<html><head><title>Icestorm: LDR (pre-index, D) measurements</title></head><body><style>body { background-color: #E7F2F8 }</style>
		<style>
		input[type=checkbox] {
			display: none;
		}
		input[type=checkbox]:checked ~ .remove-check {
		    display: none;
		}
		input[type=checkbox] ~ label > p::before {
			content: "\25BC\A0";
			width: 50px;
		font-family: "Arial", monospace;
		}
		input[type=checkbox]:checked ~ label > p::before {
			content: "\25BA\A0";
			width: 50px;
			font-family: "Arial", monospace;
		}
		pre { margin: 0; }
		label {
			cursor: pointer;
		}
		.clicky {
			text-decoration: underline;
		}
		td {
			text-align: right;
		}
		thead > tr > td {
			font-weight: bold;
			text-align: center;
		}
		</style>
		<pre><strong>Apple Microarchitecture Research</strong> by <a href="https://twitter.com/dougallj">Dougall Johnson</a>

M1/A14 P-core (Firestorm): <a href="../../firestorm.html">Overview</a> | <a href="../../firestorm-int.html">Base Instructions</a> | <a href="../../firestorm-simd.html">SIMD and FP Instructions</a>
M1/A14 E-core (Icestorm):  <a href="../../icestorm.html">Overview</a> | <a href="../../icestorm-int.html">Base Instructions</a> | <a href="../../icestorm-simd.html">SIMD and FP Instructions</a>

</pre><h1>LDR (pre-index, D)</h1><h2>Test 1: uops</h2><div style="margin-left: 40px"><p>Code:</p><pre>  ldr d0, [x6, #8]!</pre><div><input type="checkbox" id="checkbox-0" checked="checked"><label for="checkbox-0"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x0, 1
  mov x1, 2
  mov x8, 0</pre></div></div><p>(no loop instructions)</p><h3>1000 unrolls and 1 iteration</h3><div style="margin-left: 40px"><p>Retires: 1.000</p><p>Issues: 2.000</p><p>Integer unit issues: 1.001</p><p>Load/store unit issues: 1.000</p><p>SIMD/FP unit issues: 0.000</p><div><input type="checkbox" id="checkbox-1" checked="checked"><label for="checkbox-1"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map ldst uop (7d)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td></tr></thead><tr><td>1005</td><td>1233</td><td>2073</td><td>1043</td><td>1030</td><td>1052</td><td>1000</td><td>18073</td><td>17048</td><td>2000</td><td>1000</td><td>1000</td><td>1001</td><td>1000</td></tr><tr><td>1004</td><td>1042</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>18473</td><td>16813</td><td>2000</td><td>1000</td><td>1000</td><td>1001</td><td>1000</td></tr><tr><td>1004</td><td>1051</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>17877</td><td>17227</td><td>2000</td><td>1000</td><td>1000</td><td>1001</td><td>1000</td></tr><tr><td>1004</td><td>1034</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>17953</td><td>17304</td><td>2000</td><td>1000</td><td>1000</td><td>1001</td><td>1000</td></tr><tr><td>1004</td><td>1033</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>18453</td><td>16972</td><td>2000</td><td>1000</td><td>1000</td><td>1001</td><td>1000</td></tr><tr><td>1004</td><td>1049</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>18525</td><td>16814</td><td>2000</td><td>1000</td><td>1000</td><td>1001</td><td>1000</td></tr><tr><td>1004</td><td>1038</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>18369</td><td>17246</td><td>2000</td><td>1000</td><td>1000</td><td>1001</td><td>1000</td></tr><tr><td>1004</td><td>1038</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>18085</td><td>17154</td><td>2000</td><td>1000</td><td>1000</td><td>1001</td><td>1000</td></tr><tr><td>1004</td><td>1033</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>18337</td><td>16944</td><td>2000</td><td>1000</td><td>1000</td><td>1001</td><td>1000</td></tr><tr><td>1004</td><td>1033</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>18317</td><td>16812</td><td>2000</td><td>1000</td><td>1000</td><td>1001</td><td>1000</td></tr></table></div></div></div></div><h2>Test 2: Latency 1->2 roundtrip</h2><div style="margin-left: 40px"><p>Chain cycles: 3</p><p>Code:</p><pre>  ldr d0, [x6, #8]!
  fmov x0, d0
  eor x8, x8, x0
  eor x8, x8, x0
  add x6, x6, x8</pre><div><input type="checkbox" id="checkbox-2" checked="checked"><label for="checkbox-2"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x0, 1
  mov x1, 2
  mov x8, 0</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code, minus 3 chain cycles): 7.0074</p><div><input type="checkbox" id="checkbox-3" checked="checked"><label for="checkbox-3"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>50209</td><td>101151</td><td>70161</td><td>50107</td><td>10049</td><td>10005</td><td>40245</td><td>10045</td><td>10002</td><td>2660236</td><td>766940</td><td>794475</td><td>60108</td><td>30208</td><td>10003</td><td>10003</td><td>60218</td><td>10004</td><td>10003</td><td>50001</td><td>10000</td><td>0</td><td>40100</td></tr><tr><td>50204</td><td>100086</td><td>70104</td><td>50101</td><td>10003</td><td>10000</td><td>40104</td><td>10003</td><td>10003</td><td>2660555</td><td>767097</td><td>794638</td><td>60110</td><td>30209</td><td>10004</td><td>10003</td><td>60218</td><td>10004</td><td>10003</td><td>50001</td><td>10000</td><td>0</td><td>40100</td></tr><tr><td>50204</td><td>100088</td><td>70104</td><td>50101</td><td>10003</td><td>10000</td><td>40104</td><td>10003</td><td>10003</td><td>2660285</td><td>767009</td><td>794550</td><td>60110</td><td>30209</td><td>10004</td><td>10003</td><td>60218</td><td>10004</td><td>10003</td><td>50001</td><td>10000</td><td>0</td><td>40100</td></tr><tr><td>50204</td><td>100088</td><td>70104</td><td>50101</td><td>10003</td><td>10000</td><td>40104</td><td>10003</td><td>10003</td><td>2660636</td><td>767121</td><td>794662</td><td>60110</td><td>30209</td><td>10004</td><td>10003</td><td>60218</td><td>10004</td><td>10003</td><td>50001</td><td>10000</td><td>0</td><td>40100</td></tr><tr><td>50204</td><td>100094</td><td>70104</td><td>50101</td><td>10003</td><td>10000</td><td>40104</td><td>10003</td><td>10011</td><td>2662440</td><td>767647</td><td>795233</td><td>60158</td><td>30238</td><td>10013</td><td>10013</td><td>60218</td><td>10004</td><td>10003</td><td>50001</td><td>10000</td><td>0</td><td>40100</td></tr><tr><td>50204</td><td>100074</td><td>70104</td><td>50101</td><td>10003</td><td>10000</td><td>40104</td><td>10003</td><td>10003</td><td>2660231</td><td>766993</td><td>794534</td><td>60110</td><td>30209</td><td>10004</td><td>10003</td><td>60218</td><td>10004</td><td>10003</td><td>50001</td><td>10000</td><td>0</td><td>40100</td></tr><tr><td>50204</td><td>100074</td><td>70104</td><td>50101</td><td>10003</td><td>10000</td><td>40104</td><td>10003</td><td>10003</td><td>2660231</td><td>766993</td><td>794534</td><td>60110</td><td>30209</td><td>10004</td><td>10003</td><td>60218</td><td>10004</td><td>10003</td><td>50001</td><td>10000</td><td>0</td><td>40100</td></tr><tr><td>50204</td><td>100074</td><td>70104</td><td>50101</td><td>10003</td><td>10000</td><td>40104</td><td>10003</td><td>10003</td><td>2660231</td><td>766993</td><td>794534</td><td>60110</td><td>30209</td><td>10004</td><td>10003</td><td>60218</td><td>10004</td><td>10003</td><td>50001</td><td>10000</td><td>0</td><td>40100</td></tr><tr><td>50204</td><td>100074</td><td>70104</td><td>50101</td><td>10003</td><td>10000</td><td>40104</td><td>10003</td><td>10003</td><td>2660231</td><td>766993</td><td>794534</td><td>60110</td><td>30209</td><td>10004</td><td>10003</td><td>60218</td><td>10004</td><td>10003</td><td>50001</td><td>10000</td><td>0</td><td>40100</td></tr><tr><td>50204</td><td>100074</td><td>70104</td><td>50101</td><td>10003</td><td>10000</td><td>40104</td><td>10003</td><td>10003</td><td>2660231</td><td>766993</td><td>794534</td><td>60110</td><td>30209</td><td>10004</td><td>10003</td><td>60218</td><td>10004</td><td>10003</td><td>50001</td><td>10000</td><td>0</td><td>40100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code, minus 3 chain cycles): 7.0076</p><div><input type="checkbox" id="checkbox-4" checked="checked"><label for="checkbox-4"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>50029</td><td>101204</td><td>70067</td><td>50016</td><td>10046</td><td>10005</td><td>40154</td><td>10044</td><td>10003</td><td>2662152</td><td>768054</td><td>795579</td><td>60020</td><td>30029</td><td>10004</td><td>10003</td><td>60020</td><td>10000</td><td>10000</td><td>50001</td><td>10000</td><td>40010</td></tr><tr><td>50024</td><td>100066</td><td>70014</td><td>50011</td><td>10003</td><td>10000</td><td>40010</td><td>10000</td><td>10000</td><td>2660079</td><td>767392</td><td>794925</td><td>60010</td><td>30020</td><td>10000</td><td>10000</td><td>60020</td><td>10000</td><td>10000</td><td>50001</td><td>10000</td><td>40010</td></tr><tr><td>50024</td><td>100066</td><td>70014</td><td>50011</td><td>10003</td><td>10000</td><td>40010</td><td>10000</td><td>10000</td><td>2660862</td><td>767634</td><td>795166</td><td>60010</td><td>30020</td><td>10000</td><td>10000</td><td>60020</td><td>10000</td><td>10000</td><td>50001</td><td>10000</td><td>40010</td></tr><tr><td>50024</td><td>100066</td><td>70014</td><td>50011</td><td>10003</td><td>10000</td><td>40010</td><td>10000</td><td>10000</td><td>2660079</td><td>767392</td><td>794925</td><td>60010</td><td>30020</td><td>10000</td><td>10000</td><td>60020</td><td>10000</td><td>10000</td><td>50001</td><td>10000</td><td>40010</td></tr><tr><td>50024</td><td>100066</td><td>70014</td><td>50011</td><td>10003</td><td>10000</td><td>40010</td><td>10000</td><td>10000</td><td>2660079</td><td>767392</td><td>794925</td><td>60010</td><td>30020</td><td>10000</td><td>10000</td><td>60020</td><td>10000</td><td>10000</td><td>50001</td><td>10000</td><td>40010</td></tr><tr><td>50024</td><td>100066</td><td>70014</td><td>50011</td><td>10003</td><td>10000</td><td>40010</td><td>10000</td><td>10000</td><td>2660079</td><td>767392</td><td>794925</td><td>60010</td><td>30020</td><td>10000</td><td>10000</td><td>60020</td><td>10000</td><td>10000</td><td>50001</td><td>10000</td><td>40010</td></tr><tr><td>50024</td><td>100076</td><td>70015</td><td>50011</td><td>10004</td><td>10000</td><td>40010</td><td>10000</td><td>10000</td><td>2660349</td><td>767472</td><td>795005</td><td>60010</td><td>30020</td><td>10000</td><td>10000</td><td>60020</td><td>10000</td><td>10000</td><td>50001</td><td>10000</td><td>40010</td></tr><tr><td>50024</td><td>100066</td><td>70014</td><td>50011</td><td>10003</td><td>10000</td><td>40010</td><td>10000</td><td>10000</td><td>2660079</td><td>767392</td><td>794925</td><td>60010</td><td>30020</td><td>10000</td><td>10000</td><td>60020</td><td>10000</td><td>10000</td><td>50001</td><td>10000</td><td>40010</td></tr><tr><td>50025</td><td>100146</td><td>70028</td><td>50018</td><td>10009</td><td>10001</td><td>40045</td><td>10012</td><td>10000</td><td>2660079</td><td>767392</td><td>794925</td><td>60010</td><td>30020</td><td>10000</td><td>10000</td><td>60020</td><td>10000</td><td>10000</td><td>50001</td><td>10000</td><td>40010</td></tr><tr><td>50024</td><td>100066</td><td>70014</td><td>50011</td><td>10003</td><td>10000</td><td>40010</td><td>10000</td><td>10000</td><td>2660079</td><td>767392</td><td>794925</td><td>60010</td><td>30020</td><td>10000</td><td>10000</td><td>60020</td><td>10000</td><td>10000</td><td>50001</td><td>10000</td><td>40010</td></tr></table></div></div></div></div><h2>Test 3: throughput</h2><div style="margin-left: 40px"><p>Count: 8</p><p>Code:</p><pre>  ldr d0, [x6, #8]!
  ldr d0, [x7, #8]!
  ldr d0, [x8, #8]!
  ldr d0, [x9, #8]!
  ldr d0, [x10, #8]!
  ldr d0, [x11, #8]!
  ldr d0, [x12, #8]!
  ldr d0, [x13, #8]!</pre><div><input type="checkbox" id="checkbox-5" checked="checked"><label for="checkbox-5"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x7, x6
  mov x8, x6
  mov x9, x6
  mov x10, x6
  mov x11, x6
  mov x12, x6
  mov x13, x6</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 0.5403</p><div><input type="checkbox" id="checkbox-6" checked="checked"><label for="checkbox-6"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>80209</td><td>44187</td><td>160524</td><td>80374</td><td>80150</td><td>80376</td><td>80007</td><td>240324</td><td>696474</td><td>0</td><td>160115</td><td>200</td><td>80012</td><td>0</td><td>200</td><td>80012</td><td>80009</td><td>80000</td><td>100</td></tr><tr><td>80204</td><td>43223</td><td>160109</td><td>80109</td><td>80000</td><td>80108</td><td>80006</td><td>240324</td><td>697150</td><td>0</td><td>160114</td><td>200</td><td>80012</td><td>0</td><td>200</td><td>80012</td><td>80009</td><td>80000</td><td>100</td></tr><tr><td>80204</td><td>43220</td><td>160109</td><td>80109</td><td>80000</td><td>80108</td><td>80006</td><td>240324</td><td>697150</td><td>0</td><td>160114</td><td>200</td><td>80012</td><td>0</td><td>200</td><td>80012</td><td>80009</td><td>80000</td><td>100</td></tr><tr><td>80204</td><td>43220</td><td>160109</td><td>80109</td><td>80000</td><td>80108</td><td>80006</td><td>240324</td><td>697150</td><td>0</td><td>160114</td><td>200</td><td>80012</td><td>0</td><td>200</td><td>80012</td><td>80009</td><td>80000</td><td>100</td></tr><tr><td>80205</td><td>43282</td><td>160191</td><td>80161</td><td>80030</td><td>80160</td><td>80007</td><td>240324</td><td>697384</td><td>0</td><td>160115</td><td>200</td><td>80012</td><td>0</td><td>200</td><td>80012</td><td>80009</td><td>80000</td><td>100</td></tr><tr><td>80205</td><td>43473</td><td>160189</td><td>80159</td><td>80030</td><td>80161</td><td>80006</td><td>240324</td><td>697186</td><td>0</td><td>160114</td><td>200</td><td>80012</td><td>0</td><td>200</td><td>80012</td><td>80009</td><td>80000</td><td>100</td></tr><tr><td>80204</td><td>43220</td><td>160109</td><td>80109</td><td>80000</td><td>80108</td><td>80006</td><td>240324</td><td>697294</td><td>0</td><td>160114</td><td>200</td><td>80012</td><td>0</td><td>200</td><td>80012</td><td>80009</td><td>80000</td><td>100</td></tr><tr><td>80204</td><td>43220</td><td>160109</td><td>80109</td><td>80000</td><td>80108</td><td>80006</td><td>240324</td><td>697240</td><td>0</td><td>160114</td><td>200</td><td>80012</td><td>0</td><td>202</td><td>80070</td><td>80064</td><td>80000</td><td>100</td></tr><tr><td>80204</td><td>43230</td><td>160109</td><td>80109</td><td>80000</td><td>80112</td><td>82240</td><td>278132</td><td>713302</td><td>311</td><td>164995</td><td>3914</td><td>82663</td><td>23</td><td>200</td><td>80012</td><td>80009</td><td>80000</td><td>100</td></tr><tr><td>80204</td><td>43230</td><td>160109</td><td>80109</td><td>80000</td><td>80108</td><td>80007</td><td>240324</td><td>697245</td><td>0</td><td>160115</td><td>200</td><td>80012</td><td>0</td><td>200</td><td>80012</td><td>80005</td><td>80000</td><td>100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 0.5402</p><div><input type="checkbox" id="checkbox-7" checked="checked"><label for="checkbox-7"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>80029</td><td>44210</td><td>160425</td><td>80275</td><td>80150</td><td>80278</td><td>80007</td><td>240054</td><td>697294</td><td>160025</td><td>20</td><td>80012</td><td>20</td><td>80000</td><td>80001</td><td>80000</td><td>10</td></tr><tr><td>80024</td><td>43224</td><td>160011</td><td>80011</td><td>80000</td><td>80010</td><td>80000</td><td>240030</td><td>697260</td><td>160010</td><td>20</td><td>80000</td><td>20</td><td>80000</td><td>80001</td><td>80000</td><td>10</td></tr><tr><td>80024</td><td>43223</td><td>160011</td><td>80011</td><td>80000</td><td>80010</td><td>80000</td><td>240030</td><td>697260</td><td>160010</td><td>20</td><td>80000</td><td>20</td><td>80000</td><td>80001</td><td>80000</td><td>10</td></tr><tr><td>80024</td><td>43223</td><td>160011</td><td>80011</td><td>80000</td><td>80010</td><td>80000</td><td>240030</td><td>697260</td><td>160010</td><td>20</td><td>80000</td><td>20</td><td>80000</td><td>80001</td><td>80000</td><td>10</td></tr><tr><td>80024</td><td>43223</td><td>160011</td><td>80011</td><td>80000</td><td>80010</td><td>80000</td><td>240030</td><td>697260</td><td>160010</td><td>20</td><td>80000</td><td>20</td><td>80000</td><td>80001</td><td>80000</td><td>10</td></tr><tr><td>80024</td><td>43223</td><td>160011</td><td>80011</td><td>80000</td><td>80010</td><td>80000</td><td>240030</td><td>697260</td><td>160010</td><td>20</td><td>80000</td><td>20</td><td>80000</td><td>80001</td><td>80000</td><td>10</td></tr><tr><td>80024</td><td>43233</td><td>160011</td><td>80011</td><td>80000</td><td>80010</td><td>80000</td><td>240030</td><td>697260</td><td>160010</td><td>20</td><td>80000</td><td>20</td><td>80000</td><td>80001</td><td>80000</td><td>10</td></tr><tr><td>80024</td><td>43231</td><td>160011</td><td>80011</td><td>80000</td><td>80010</td><td>80000</td><td>240030</td><td>697323</td><td>160010</td><td>20</td><td>80000</td><td>20</td><td>80000</td><td>80001</td><td>80000</td><td>10</td></tr><tr><td>80024</td><td>43230</td><td>160011</td><td>80011</td><td>80000</td><td>80010</td><td>80000</td><td>240030</td><td>697296</td><td>160010</td><td>20</td><td>80000</td><td>20</td><td>80000</td><td>80001</td><td>80000</td><td>10</td></tr><tr><td>80024</td><td>43225</td><td>160011</td><td>80011</td><td>80000</td><td>80010</td><td>80000</td><td>240030</td><td>697260</td><td>160010</td><td>20</td><td>80000</td><td>20</td><td>80000</td><td>80001</td><td>80000</td><td>10</td></tr></table></div></div></div></div></body></html>