	component nios2_system is
		port (
			clk_clk                            : in  std_logic                    := 'X';             -- clk
			pio_irq_external_connection_export : in  std_logic_vector(2 downto 0) := (others => 'X'); -- export
			pio_led_external_connection_export : out std_logic_vector(9 downto 0);                    -- export
			pio_sw_external_connection_export  : in  std_logic_vector(9 downto 0) := (others => 'X'); -- export
			reset_reset_n                      : in  std_logic                    := 'X';             -- reset_n
			spi_external_connection_MISO       : in  std_logic                    := 'X';             -- MISO
			spi_external_connection_MOSI       : out std_logic;                                       -- MOSI
			spi_external_connection_SCLK       : out std_logic;                                       -- SCLK
			spi_external_connection_SS_n       : out std_logic;                                       -- SS_n
			uart_basic_external_connection_tx  : out std_logic;                                       -- tx
			uart_basic_external_connection_rx  : in  std_logic                    := 'X'              -- rx
		);
	end component nios2_system;

