//
<<<<<<< HEAD
// Generated by Bluespec Compiler, version 2017.07.A (build 4f360250d, 2017-07-21)
=======
// Generated by Bluespec Compiler, version 2017.07.A (build e1df8052c, 2017-07-21)
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
//
//
//
//
// Ports:
// Name                         I/O  size props
// RDY_hart0_server_reset_request_put  O     1 reg
// hart0_server_reset_response_get  O     1 reg
// RDY_hart0_server_reset_response_get  O     1 reg
// imem_master_awvalid            O     1 reg
// imem_master_awid               O     4 reg
// imem_master_awaddr             O    64 reg
// imem_master_awlen              O     8 reg
// imem_master_awsize             O     3 reg
// imem_master_awburst            O     2 reg
// imem_master_awlock             O     1 reg
// imem_master_awcache            O     4 reg
// imem_master_awprot             O     3 reg
// imem_master_awqos              O     4 reg
// imem_master_awregion           O     4 reg
// imem_master_wvalid             O     1 reg
// imem_master_wdata              O    64 reg
// imem_master_wstrb              O     8 reg
// imem_master_wlast              O     1 reg
// imem_master_bready             O     1 reg
// imem_master_arvalid            O     1 reg
// imem_master_arid               O     4 reg
// imem_master_araddr             O    64 reg
// imem_master_arlen              O     8 reg
// imem_master_arsize             O     3 reg
// imem_master_arburst            O     2 reg
// imem_master_arlock             O     1 reg
// imem_master_arcache            O     4 reg
// imem_master_arprot             O     3 reg
// imem_master_arqos              O     4 reg
// imem_master_arregion           O     4 reg
// imem_master_rready             O     1 reg
// dmem_master_awvalid            O     1 reg
// dmem_master_awid               O     4 reg
// dmem_master_awaddr             O    64 reg
// dmem_master_awlen              O     8 reg
// dmem_master_awsize             O     3 reg
// dmem_master_awburst            O     2 reg
// dmem_master_awlock             O     1 reg
// dmem_master_awcache            O     4 reg
// dmem_master_awprot             O     3 reg
// dmem_master_awqos              O     4 reg
// dmem_master_awregion           O     4 reg
// dmem_master_wvalid             O     1 reg
// dmem_master_wdata              O    64 reg
// dmem_master_wstrb              O     8 reg
// dmem_master_wlast              O     1 reg
// dmem_master_bready             O     1 reg
// dmem_master_arvalid            O     1 reg
// dmem_master_arid               O     4 reg
// dmem_master_araddr             O    64 reg
// dmem_master_arlen              O     8 reg
// dmem_master_arsize             O     3 reg
// dmem_master_arburst            O     2 reg
// dmem_master_arlock             O     1 reg
// dmem_master_arcache            O     4 reg
// dmem_master_arprot             O     3 reg
// dmem_master_arqos              O     4 reg
// dmem_master_arregion           O     4 reg
// dmem_master_rready             O     1 reg
// RDY_set_verbosity              O     1 const
// trace_data_out_get             O   362 reg
// RDY_trace_data_out_get         O     1 reg
// RDY_hart0_server_run_halt_request_put  O     1 reg
// hart0_server_run_halt_response_get  O     1 reg
// RDY_hart0_server_run_halt_response_get  O     1 reg
// RDY_hart0_put_other_req_put    O     1 const
// RDY_hart0_gpr_mem_server_request_put  O     1 reg
// hart0_gpr_mem_server_response_get  O    65 reg
// RDY_hart0_gpr_mem_server_response_get  O     1 reg
// RDY_hart0_fpr_mem_server_request_put  O     1 reg
// hart0_fpr_mem_server_response_get  O    65 reg
// RDY_hart0_fpr_mem_server_response_get  O     1 reg
// RDY_hart0_csr_mem_server_request_put  O     1 reg
// hart0_csr_mem_server_response_get  O    65 reg
// RDY_hart0_csr_mem_server_response_get  O     1 reg
// CLK                            I     1 clock
// RST_N                          I     1 reset
// hart0_server_reset_request_put  I     1 reg
// imem_master_awready            I     1
// imem_master_wready             I     1
// imem_master_bvalid             I     1
// imem_master_bid                I     4 reg
// imem_master_bresp              I     2 reg
// imem_master_arready            I     1
// imem_master_rvalid             I     1
// imem_master_rid                I     4 reg
// imem_master_rdata              I    64 reg
// imem_master_rresp              I     2 reg
// imem_master_rlast              I     1 reg
// dmem_master_awready            I     1
// dmem_master_wready             I     1
// dmem_master_bvalid             I     1
// dmem_master_bid                I     4 reg
// dmem_master_bresp              I     2 reg
// dmem_master_arready            I     1
// dmem_master_rvalid             I     1
// dmem_master_rid                I     4 reg
// dmem_master_rdata              I    64 reg
// dmem_master_rresp              I     2 reg
// dmem_master_rlast              I     1 reg
// m_external_interrupt_req_set_not_clear  I     1 reg
// s_external_interrupt_req_set_not_clear  I     1 reg
// software_interrupt_req_set_not_clear  I     1 reg
// timer_interrupt_req_set_not_clear  I     1 reg
// nmi_req_set_not_clear          I     1
// set_verbosity_verbosity        I     4
// set_verbosity_logdelay         I    64 reg
// hart0_server_run_halt_request_put  I     1 reg
// hart0_put_other_req_put        I     4
// hart0_gpr_mem_server_request_put  I    70 reg
// hart0_fpr_mem_server_request_put  I    70 reg
// hart0_csr_mem_server_request_put  I    77 reg
// EN_hart0_server_reset_request_put  I     1
// EN_set_verbosity               I     1
// EN_hart0_server_run_halt_request_put  I     1
// EN_hart0_put_other_req_put     I     1
// EN_hart0_gpr_mem_server_request_put  I     1
// EN_hart0_fpr_mem_server_request_put  I     1
// EN_hart0_csr_mem_server_request_put  I     1
// EN_hart0_server_reset_response_get  I     1
// EN_trace_data_out_get          I     1
// EN_hart0_server_run_halt_response_get  I     1
// EN_hart0_gpr_mem_server_response_get  I     1
// EN_hart0_fpr_mem_server_response_get  I     1
// EN_hart0_csr_mem_server_response_get  I     1
//
// No combinational paths from inputs to outputs
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
  `define BSV_ASSIGNMENT_DELAY
`endif

`ifdef BSV_POSITIVE_RESET
  `define BSV_RESET_VALUE 1'b1
  `define BSV_RESET_EDGE posedge
`else
  `define BSV_RESET_VALUE 1'b0
  `define BSV_RESET_EDGE negedge
`endif

module mkCPU(CLK,
	     RST_N,

	     hart0_server_reset_request_put,
	     EN_hart0_server_reset_request_put,
	     RDY_hart0_server_reset_request_put,

	     EN_hart0_server_reset_response_get,
	     hart0_server_reset_response_get,
	     RDY_hart0_server_reset_response_get,

	     imem_master_awvalid,

	     imem_master_awid,

	     imem_master_awaddr,

	     imem_master_awlen,

	     imem_master_awsize,

	     imem_master_awburst,

	     imem_master_awlock,

	     imem_master_awcache,

	     imem_master_awprot,

	     imem_master_awqos,

	     imem_master_awregion,

	     imem_master_awready,

	     imem_master_wvalid,

	     imem_master_wdata,

	     imem_master_wstrb,

	     imem_master_wlast,

	     imem_master_wready,

	     imem_master_bvalid,
	     imem_master_bid,
	     imem_master_bresp,

	     imem_master_bready,

	     imem_master_arvalid,

	     imem_master_arid,

	     imem_master_araddr,

	     imem_master_arlen,

	     imem_master_arsize,

	     imem_master_arburst,

	     imem_master_arlock,

	     imem_master_arcache,

	     imem_master_arprot,

	     imem_master_arqos,

	     imem_master_arregion,

	     imem_master_arready,

	     imem_master_rvalid,
	     imem_master_rid,
	     imem_master_rdata,
	     imem_master_rresp,
	     imem_master_rlast,

	     imem_master_rready,

	     dmem_master_awvalid,

	     dmem_master_awid,

	     dmem_master_awaddr,

	     dmem_master_awlen,

	     dmem_master_awsize,

	     dmem_master_awburst,

	     dmem_master_awlock,

	     dmem_master_awcache,

	     dmem_master_awprot,

	     dmem_master_awqos,

	     dmem_master_awregion,

	     dmem_master_awready,

	     dmem_master_wvalid,

	     dmem_master_wdata,

	     dmem_master_wstrb,

	     dmem_master_wlast,

	     dmem_master_wready,

	     dmem_master_bvalid,
	     dmem_master_bid,
	     dmem_master_bresp,

	     dmem_master_bready,

	     dmem_master_arvalid,

	     dmem_master_arid,

	     dmem_master_araddr,

	     dmem_master_arlen,

	     dmem_master_arsize,

	     dmem_master_arburst,

	     dmem_master_arlock,

	     dmem_master_arcache,

	     dmem_master_arprot,

	     dmem_master_arqos,

	     dmem_master_arregion,

	     dmem_master_arready,

	     dmem_master_rvalid,
	     dmem_master_rid,
	     dmem_master_rdata,
	     dmem_master_rresp,
	     dmem_master_rlast,

	     dmem_master_rready,

	     m_external_interrupt_req_set_not_clear,

	     s_external_interrupt_req_set_not_clear,

	     software_interrupt_req_set_not_clear,

	     timer_interrupt_req_set_not_clear,

	     nmi_req_set_not_clear,

	     set_verbosity_verbosity,
	     set_verbosity_logdelay,
	     EN_set_verbosity,
	     RDY_set_verbosity,

	     EN_trace_data_out_get,
	     trace_data_out_get,
	     RDY_trace_data_out_get,

	     hart0_server_run_halt_request_put,
	     EN_hart0_server_run_halt_request_put,
	     RDY_hart0_server_run_halt_request_put,

	     EN_hart0_server_run_halt_response_get,
	     hart0_server_run_halt_response_get,
	     RDY_hart0_server_run_halt_response_get,

	     hart0_put_other_req_put,
	     EN_hart0_put_other_req_put,
	     RDY_hart0_put_other_req_put,

	     hart0_gpr_mem_server_request_put,
	     EN_hart0_gpr_mem_server_request_put,
	     RDY_hart0_gpr_mem_server_request_put,

	     EN_hart0_gpr_mem_server_response_get,
	     hart0_gpr_mem_server_response_get,
	     RDY_hart0_gpr_mem_server_response_get,

	     hart0_fpr_mem_server_request_put,
	     EN_hart0_fpr_mem_server_request_put,
	     RDY_hart0_fpr_mem_server_request_put,

	     EN_hart0_fpr_mem_server_response_get,
	     hart0_fpr_mem_server_response_get,
	     RDY_hart0_fpr_mem_server_response_get,

	     hart0_csr_mem_server_request_put,
	     EN_hart0_csr_mem_server_request_put,
	     RDY_hart0_csr_mem_server_request_put,

	     EN_hart0_csr_mem_server_response_get,
	     hart0_csr_mem_server_response_get,
	     RDY_hart0_csr_mem_server_response_get);
  input  CLK;
  input  RST_N;

  // action method hart0_server_reset_request_put
  input  hart0_server_reset_request_put;
  input  EN_hart0_server_reset_request_put;
  output RDY_hart0_server_reset_request_put;

  // actionvalue method hart0_server_reset_response_get
  input  EN_hart0_server_reset_response_get;
  output hart0_server_reset_response_get;
  output RDY_hart0_server_reset_response_get;

  // value method imem_master_m_awvalid
  output imem_master_awvalid;

  // value method imem_master_m_awid
  output [3 : 0] imem_master_awid;

  // value method imem_master_m_awaddr
  output [63 : 0] imem_master_awaddr;

  // value method imem_master_m_awlen
  output [7 : 0] imem_master_awlen;

  // value method imem_master_m_awsize
  output [2 : 0] imem_master_awsize;

  // value method imem_master_m_awburst
  output [1 : 0] imem_master_awburst;

  // value method imem_master_m_awlock
  output imem_master_awlock;

  // value method imem_master_m_awcache
  output [3 : 0] imem_master_awcache;

  // value method imem_master_m_awprot
  output [2 : 0] imem_master_awprot;

  // value method imem_master_m_awqos
  output [3 : 0] imem_master_awqos;

  // value method imem_master_m_awregion
  output [3 : 0] imem_master_awregion;

  // value method imem_master_m_awuser

  // action method imem_master_m_awready
  input  imem_master_awready;

  // value method imem_master_m_wvalid
  output imem_master_wvalid;

  // value method imem_master_m_wdata
  output [63 : 0] imem_master_wdata;

  // value method imem_master_m_wstrb
  output [7 : 0] imem_master_wstrb;

  // value method imem_master_m_wlast
  output imem_master_wlast;

  // value method imem_master_m_wuser

  // action method imem_master_m_wready
  input  imem_master_wready;

  // action method imem_master_m_bvalid
  input  imem_master_bvalid;
  input  [3 : 0] imem_master_bid;
  input  [1 : 0] imem_master_bresp;

  // value method imem_master_m_bready
  output imem_master_bready;

  // value method imem_master_m_arvalid
  output imem_master_arvalid;

  // value method imem_master_m_arid
  output [3 : 0] imem_master_arid;

  // value method imem_master_m_araddr
  output [63 : 0] imem_master_araddr;

  // value method imem_master_m_arlen
  output [7 : 0] imem_master_arlen;

  // value method imem_master_m_arsize
  output [2 : 0] imem_master_arsize;

  // value method imem_master_m_arburst
  output [1 : 0] imem_master_arburst;

  // value method imem_master_m_arlock
  output imem_master_arlock;

  // value method imem_master_m_arcache
  output [3 : 0] imem_master_arcache;

  // value method imem_master_m_arprot
  output [2 : 0] imem_master_arprot;

  // value method imem_master_m_arqos
  output [3 : 0] imem_master_arqos;

  // value method imem_master_m_arregion
  output [3 : 0] imem_master_arregion;

  // value method imem_master_m_aruser

  // action method imem_master_m_arready
  input  imem_master_arready;

  // action method imem_master_m_rvalid
  input  imem_master_rvalid;
  input  [3 : 0] imem_master_rid;
  input  [63 : 0] imem_master_rdata;
  input  [1 : 0] imem_master_rresp;
  input  imem_master_rlast;

  // value method imem_master_m_rready
  output imem_master_rready;

  // value method dmem_master_m_awvalid
  output dmem_master_awvalid;

  // value method dmem_master_m_awid
  output [3 : 0] dmem_master_awid;

  // value method dmem_master_m_awaddr
  output [63 : 0] dmem_master_awaddr;

  // value method dmem_master_m_awlen
  output [7 : 0] dmem_master_awlen;

  // value method dmem_master_m_awsize
  output [2 : 0] dmem_master_awsize;

  // value method dmem_master_m_awburst
  output [1 : 0] dmem_master_awburst;

  // value method dmem_master_m_awlock
  output dmem_master_awlock;

  // value method dmem_master_m_awcache
  output [3 : 0] dmem_master_awcache;

  // value method dmem_master_m_awprot
  output [2 : 0] dmem_master_awprot;

  // value method dmem_master_m_awqos
  output [3 : 0] dmem_master_awqos;

  // value method dmem_master_m_awregion
  output [3 : 0] dmem_master_awregion;

  // value method dmem_master_m_awuser

  // action method dmem_master_m_awready
  input  dmem_master_awready;

  // value method dmem_master_m_wvalid
  output dmem_master_wvalid;

  // value method dmem_master_m_wdata
  output [63 : 0] dmem_master_wdata;

  // value method dmem_master_m_wstrb
  output [7 : 0] dmem_master_wstrb;

  // value method dmem_master_m_wlast
  output dmem_master_wlast;

  // value method dmem_master_m_wuser

  // action method dmem_master_m_wready
  input  dmem_master_wready;

  // action method dmem_master_m_bvalid
  input  dmem_master_bvalid;
  input  [3 : 0] dmem_master_bid;
  input  [1 : 0] dmem_master_bresp;

  // value method dmem_master_m_bready
  output dmem_master_bready;

  // value method dmem_master_m_arvalid
  output dmem_master_arvalid;

  // value method dmem_master_m_arid
  output [3 : 0] dmem_master_arid;

  // value method dmem_master_m_araddr
  output [63 : 0] dmem_master_araddr;

  // value method dmem_master_m_arlen
  output [7 : 0] dmem_master_arlen;

  // value method dmem_master_m_arsize
  output [2 : 0] dmem_master_arsize;

  // value method dmem_master_m_arburst
  output [1 : 0] dmem_master_arburst;

  // value method dmem_master_m_arlock
  output dmem_master_arlock;

  // value method dmem_master_m_arcache
  output [3 : 0] dmem_master_arcache;

  // value method dmem_master_m_arprot
  output [2 : 0] dmem_master_arprot;

  // value method dmem_master_m_arqos
  output [3 : 0] dmem_master_arqos;

  // value method dmem_master_m_arregion
  output [3 : 0] dmem_master_arregion;

  // value method dmem_master_m_aruser

  // action method dmem_master_m_arready
  input  dmem_master_arready;

  // action method dmem_master_m_rvalid
  input  dmem_master_rvalid;
  input  [3 : 0] dmem_master_rid;
  input  [63 : 0] dmem_master_rdata;
  input  [1 : 0] dmem_master_rresp;
  input  dmem_master_rlast;

  // value method dmem_master_m_rready
  output dmem_master_rready;

  // action method m_external_interrupt_req
  input  m_external_interrupt_req_set_not_clear;

  // action method s_external_interrupt_req
  input  s_external_interrupt_req_set_not_clear;

  // action method software_interrupt_req
  input  software_interrupt_req_set_not_clear;

  // action method timer_interrupt_req
  input  timer_interrupt_req_set_not_clear;

  // action method nmi_req
  input  nmi_req_set_not_clear;

  // action method set_verbosity
  input  [3 : 0] set_verbosity_verbosity;
  input  [63 : 0] set_verbosity_logdelay;
  input  EN_set_verbosity;
  output RDY_set_verbosity;

  // actionvalue method trace_data_out_get
  input  EN_trace_data_out_get;
  output [361 : 0] trace_data_out_get;
  output RDY_trace_data_out_get;

  // action method hart0_server_run_halt_request_put
  input  hart0_server_run_halt_request_put;
  input  EN_hart0_server_run_halt_request_put;
  output RDY_hart0_server_run_halt_request_put;

  // actionvalue method hart0_server_run_halt_response_get
  input  EN_hart0_server_run_halt_response_get;
  output hart0_server_run_halt_response_get;
  output RDY_hart0_server_run_halt_response_get;

  // action method hart0_put_other_req_put
  input  [3 : 0] hart0_put_other_req_put;
  input  EN_hart0_put_other_req_put;
  output RDY_hart0_put_other_req_put;

  // action method hart0_gpr_mem_server_request_put
  input  [69 : 0] hart0_gpr_mem_server_request_put;
  input  EN_hart0_gpr_mem_server_request_put;
  output RDY_hart0_gpr_mem_server_request_put;

  // actionvalue method hart0_gpr_mem_server_response_get
  input  EN_hart0_gpr_mem_server_response_get;
  output [64 : 0] hart0_gpr_mem_server_response_get;
  output RDY_hart0_gpr_mem_server_response_get;

  // action method hart0_fpr_mem_server_request_put
  input  [69 : 0] hart0_fpr_mem_server_request_put;
  input  EN_hart0_fpr_mem_server_request_put;
  output RDY_hart0_fpr_mem_server_request_put;

  // actionvalue method hart0_fpr_mem_server_response_get
  input  EN_hart0_fpr_mem_server_response_get;
  output [64 : 0] hart0_fpr_mem_server_response_get;
  output RDY_hart0_fpr_mem_server_response_get;

  // action method hart0_csr_mem_server_request_put
  input  [76 : 0] hart0_csr_mem_server_request_put;
  input  EN_hart0_csr_mem_server_request_put;
  output RDY_hart0_csr_mem_server_request_put;

  // actionvalue method hart0_csr_mem_server_response_get
  input  EN_hart0_csr_mem_server_response_get;
  output [64 : 0] hart0_csr_mem_server_response_get;
  output RDY_hart0_csr_mem_server_response_get;

  // signals for module outputs
  wire [361 : 0] trace_data_out_get;
  wire [64 : 0] hart0_csr_mem_server_response_get,
		hart0_fpr_mem_server_response_get,
		hart0_gpr_mem_server_response_get;
  wire [63 : 0] dmem_master_araddr,
		dmem_master_awaddr,
		dmem_master_wdata,
		imem_master_araddr,
		imem_master_awaddr,
		imem_master_wdata;
  wire [7 : 0] dmem_master_arlen,
	       dmem_master_awlen,
	       dmem_master_wstrb,
	       imem_master_arlen,
	       imem_master_awlen,
	       imem_master_wstrb;
  wire [3 : 0] dmem_master_arcache,
	       dmem_master_arid,
	       dmem_master_arqos,
	       dmem_master_arregion,
	       dmem_master_awcache,
	       dmem_master_awid,
	       dmem_master_awqos,
	       dmem_master_awregion,
	       imem_master_arcache,
	       imem_master_arid,
	       imem_master_arqos,
	       imem_master_arregion,
	       imem_master_awcache,
	       imem_master_awid,
	       imem_master_awqos,
	       imem_master_awregion;
  wire [2 : 0] dmem_master_arprot,
	       dmem_master_arsize,
	       dmem_master_awprot,
	       dmem_master_awsize,
	       imem_master_arprot,
	       imem_master_arsize,
	       imem_master_awprot,
	       imem_master_awsize;
  wire [1 : 0] dmem_master_arburst,
	       dmem_master_awburst,
	       imem_master_arburst,
	       imem_master_awburst;
  wire RDY_hart0_csr_mem_server_request_put,
       RDY_hart0_csr_mem_server_response_get,
       RDY_hart0_fpr_mem_server_request_put,
       RDY_hart0_fpr_mem_server_response_get,
       RDY_hart0_gpr_mem_server_request_put,
       RDY_hart0_gpr_mem_server_response_get,
       RDY_hart0_put_other_req_put,
       RDY_hart0_server_reset_request_put,
       RDY_hart0_server_reset_response_get,
       RDY_hart0_server_run_halt_request_put,
       RDY_hart0_server_run_halt_response_get,
       RDY_set_verbosity,
       RDY_trace_data_out_get,
       dmem_master_arlock,
       dmem_master_arvalid,
       dmem_master_awlock,
       dmem_master_awvalid,
       dmem_master_bready,
       dmem_master_rready,
       dmem_master_wlast,
       dmem_master_wvalid,
       hart0_server_reset_response_get,
       hart0_server_run_halt_response_get,
       imem_master_arlock,
       imem_master_arvalid,
       imem_master_awlock,
       imem_master_awvalid,
       imem_master_bready,
       imem_master_rready,
       imem_master_wlast,
       imem_master_wvalid;

  // register cfg_logdelay
  reg [63 : 0] cfg_logdelay;
  wire [63 : 0] cfg_logdelay$D_IN;
  wire cfg_logdelay$EN;

  // register cfg_verbosity
  reg [3 : 0] cfg_verbosity;
  wire [3 : 0] cfg_verbosity$D_IN;
  wire cfg_verbosity$EN;

  // register imem_rg_f3
  reg [2 : 0] imem_rg_f3;
  wire [2 : 0] imem_rg_f3$D_IN;
  wire imem_rg_f3$EN;

  // register imem_rg_instr_15_0
  reg [15 : 0] imem_rg_instr_15_0;
  wire [15 : 0] imem_rg_instr_15_0$D_IN;
  wire imem_rg_instr_15_0$EN;

  // register imem_rg_mstatus_MXR
  reg imem_rg_mstatus_MXR;
  wire imem_rg_mstatus_MXR$D_IN, imem_rg_mstatus_MXR$EN;

  // register imem_rg_pc
  reg [63 : 0] imem_rg_pc;
  reg [63 : 0] imem_rg_pc$D_IN;
  wire imem_rg_pc$EN;

  // register imem_rg_priv
  reg [1 : 0] imem_rg_priv;
  wire [1 : 0] imem_rg_priv$D_IN;
  wire imem_rg_priv$EN;

  // register imem_rg_satp
  reg [63 : 0] imem_rg_satp;
  wire [63 : 0] imem_rg_satp$D_IN;
  wire imem_rg_satp$EN;

  // register imem_rg_sstatus_SUM
  reg imem_rg_sstatus_SUM;
  wire imem_rg_sstatus_SUM$D_IN, imem_rg_sstatus_SUM$EN;

  // register imem_rg_tval
  reg [63 : 0] imem_rg_tval;
  reg [63 : 0] imem_rg_tval$D_IN;
  wire imem_rg_tval$EN;

  // register rg_cur_priv
  reg [1 : 0] rg_cur_priv;
  reg [1 : 0] rg_cur_priv$D_IN;
  wire rg_cur_priv$EN;

  // register rg_epoch
  reg [1 : 0] rg_epoch;
  reg [1 : 0] rg_epoch$D_IN;
  wire rg_epoch$EN;

  // register rg_mstatus_MXR
  reg rg_mstatus_MXR;
  wire rg_mstatus_MXR$D_IN, rg_mstatus_MXR$EN;

  // register rg_next_pc
  reg [63 : 0] rg_next_pc;
  reg [63 : 0] rg_next_pc$D_IN;
  wire rg_next_pc$EN;

  // register rg_prev_mip
  reg [63 : 0] rg_prev_mip;
  wire [63 : 0] rg_prev_mip$D_IN;
  wire rg_prev_mip$EN;

  // register rg_run_on_reset
  reg rg_run_on_reset;
  wire rg_run_on_reset$D_IN, rg_run_on_reset$EN;

  // register rg_sstatus_SUM
  reg rg_sstatus_SUM;
  wire rg_sstatus_SUM$D_IN, rg_sstatus_SUM$EN;

  // register rg_start_CPI_cycles
  reg [63 : 0] rg_start_CPI_cycles;
  wire [63 : 0] rg_start_CPI_cycles$D_IN;
  wire rg_start_CPI_cycles$EN;

  // register rg_start_CPI_instrs
  reg [63 : 0] rg_start_CPI_instrs;
  wire [63 : 0] rg_start_CPI_instrs$D_IN;
  wire rg_start_CPI_instrs$EN;

  // register rg_state
  reg [3 : 0] rg_state;
  reg [3 : 0] rg_state$D_IN;
  wire rg_state$EN;

  // register rg_step_count
  reg rg_step_count;
  wire rg_step_count$D_IN, rg_step_count$EN;

  // register rg_stop_req
  reg rg_stop_req;
  wire rg_stop_req$D_IN, rg_stop_req$EN;

  // register stage1_rg_full
  reg stage1_rg_full;
  reg stage1_rg_full$D_IN;
  wire stage1_rg_full$EN;

  // register stage1_rg_stage_input
  reg [401 : 0] stage1_rg_stage_input;
  wire [401 : 0] stage1_rg_stage_input$D_IN;
  wire stage1_rg_stage_input$EN;

  // register stage2_rg_full
  reg stage2_rg_full;
  reg stage2_rg_full$D_IN;
  wire stage2_rg_full$EN;

  // register stage2_rg_resetting
  reg stage2_rg_resetting;
  wire stage2_rg_resetting$D_IN, stage2_rg_resetting$EN;

  // register stage2_rg_stage2
  reg [727 : 0] stage2_rg_stage2;
  wire [727 : 0] stage2_rg_stage2$D_IN;
  wire stage2_rg_stage2$EN;

  // register stage3_rg_full
  reg stage3_rg_full;
  reg stage3_rg_full$D_IN;
  wire stage3_rg_full$EN;

  // register stage3_rg_stage3
  reg [174 : 0] stage3_rg_stage3;
  wire [174 : 0] stage3_rg_stage3$D_IN;
  wire stage3_rg_stage3$EN;

  // register stageD_rg_data
  reg [233 : 0] stageD_rg_data;
  wire [233 : 0] stageD_rg_data$D_IN;
  wire stageD_rg_data$EN;

  // register stageD_rg_full
  reg stageD_rg_full;
  reg stageD_rg_full$D_IN;
  wire stageD_rg_full$EN;

  // register stageF_rg_epoch
  reg [1 : 0] stageF_rg_epoch;
  reg [1 : 0] stageF_rg_epoch$D_IN;
  wire stageF_rg_epoch$EN;

  // register stageF_rg_full
  reg stageF_rg_full;
  reg stageF_rg_full$D_IN;
  wire stageF_rg_full$EN;

  // register stageF_rg_priv
  reg [1 : 0] stageF_rg_priv;
  wire [1 : 0] stageF_rg_priv$D_IN;
  wire stageF_rg_priv$EN;

  // ports of submodule csr_regfile
  reg [63 : 0] csr_regfile$csr_trap_actions_xtval,
	       csr_regfile$mav_csr_write_word;
  reg [3 : 0] csr_regfile$csr_trap_actions_exc_code;
  reg [2 : 0] csr_regfile$write_dcsr_cause_priv_cause;
  reg [1 : 0] csr_regfile$csr_ret_actions_from_priv;
  wire [193 : 0] csr_regfile$csr_trap_actions;
  wire [129 : 0] csr_regfile$csr_ret_actions;
  wire [64 : 0] csr_regfile$read_csr, csr_regfile$read_csr_port2;
  wire [63 : 0] csr_regfile$csr_mip_read,
		csr_regfile$csr_trap_actions_pc,
		csr_regfile$mav_csr_write,
		csr_regfile$read_csr_mcycle,
		csr_regfile$read_csr_minstret,
		csr_regfile$read_dpc,
		csr_regfile$read_mstatus,
		csr_regfile$read_satp,
		csr_regfile$read_sstatus,
		csr_regfile$write_dpc_pc;
  wire [27 : 0] csr_regfile$read_misa;
  wire [11 : 0] csr_regfile$access_permitted_1_csr_addr,
		csr_regfile$access_permitted_2_csr_addr,
		csr_regfile$csr_counter_read_fault_csr_addr,
		csr_regfile$mav_csr_write_csr_addr,
		csr_regfile$mav_read_csr_csr_addr,
		csr_regfile$read_csr_csr_addr,
		csr_regfile$read_csr_port2_csr_addr;
  wire [4 : 0] csr_regfile$interrupt_pending,
	       csr_regfile$ma_update_fcsr_fflags_flags;
  wire [2 : 0] csr_regfile$read_frm;
  wire [1 : 0] csr_regfile$access_permitted_1_priv,
	       csr_regfile$access_permitted_2_priv,
	       csr_regfile$csr_counter_read_fault_priv,
	       csr_regfile$csr_trap_actions_from_priv,
	       csr_regfile$dcsr_break_enters_debug_cur_priv,
	       csr_regfile$interrupt_pending_cur_priv,
	       csr_regfile$ma_update_mstatus_fs_fs,
	       csr_regfile$write_dcsr_cause_priv_priv;
  wire csr_regfile$EN_csr_minstret_incr,
       csr_regfile$EN_csr_ret_actions,
       csr_regfile$EN_csr_trap_actions,
       csr_regfile$EN_debug,
       csr_regfile$EN_ma_update_fcsr_fflags,
       csr_regfile$EN_ma_update_mstatus_fs,
       csr_regfile$EN_mav_csr_write,
       csr_regfile$EN_mav_read_csr,
       csr_regfile$EN_server_reset_request_put,
       csr_regfile$EN_server_reset_response_get,
       csr_regfile$EN_write_dcsr_cause_priv,
       csr_regfile$EN_write_dpc,
       csr_regfile$RDY_server_reset_request_put,
       csr_regfile$RDY_server_reset_response_get,
       csr_regfile$access_permitted_1,
       csr_regfile$access_permitted_1_read_not_write,
       csr_regfile$access_permitted_2,
       csr_regfile$access_permitted_2_read_not_write,
       csr_regfile$csr_trap_actions_interrupt,
       csr_regfile$csr_trap_actions_nmi,
       csr_regfile$dcsr_break_enters_debug,
       csr_regfile$m_external_interrupt_req_set_not_clear,
       csr_regfile$nmi_pending,
       csr_regfile$nmi_req_set_not_clear,
       csr_regfile$read_dcsr_step,
       csr_regfile$s_external_interrupt_req_set_not_clear,
       csr_regfile$software_interrupt_req_set_not_clear,
       csr_regfile$timer_interrupt_req_set_not_clear,
       csr_regfile$wfi_resume;

  // ports of submodule f_csr_reqs
  wire [76 : 0] f_csr_reqs$D_IN, f_csr_reqs$D_OUT;
  wire f_csr_reqs$CLR,
       f_csr_reqs$DEQ,
       f_csr_reqs$EMPTY_N,
       f_csr_reqs$ENQ,
       f_csr_reqs$FULL_N;

  // ports of submodule f_csr_rsps
  reg [64 : 0] f_csr_rsps$D_IN;
  wire [64 : 0] f_csr_rsps$D_OUT;
  wire f_csr_rsps$CLR,
       f_csr_rsps$DEQ,
       f_csr_rsps$EMPTY_N,
       f_csr_rsps$ENQ,
       f_csr_rsps$FULL_N;

  // ports of submodule f_fpr_reqs
  wire [69 : 0] f_fpr_reqs$D_IN, f_fpr_reqs$D_OUT;
  wire f_fpr_reqs$CLR,
       f_fpr_reqs$DEQ,
       f_fpr_reqs$EMPTY_N,
       f_fpr_reqs$ENQ,
       f_fpr_reqs$FULL_N;

  // ports of submodule f_fpr_rsps
  reg [64 : 0] f_fpr_rsps$D_IN;
  wire [64 : 0] f_fpr_rsps$D_OUT;
  wire f_fpr_rsps$CLR,
       f_fpr_rsps$DEQ,
       f_fpr_rsps$EMPTY_N,
       f_fpr_rsps$ENQ,
       f_fpr_rsps$FULL_N;

  // ports of submodule f_gpr_reqs
  wire [69 : 0] f_gpr_reqs$D_IN, f_gpr_reqs$D_OUT;
  wire f_gpr_reqs$CLR,
       f_gpr_reqs$DEQ,
       f_gpr_reqs$EMPTY_N,
       f_gpr_reqs$ENQ,
       f_gpr_reqs$FULL_N;

  // ports of submodule f_gpr_rsps
  reg [64 : 0] f_gpr_rsps$D_IN;
  wire [64 : 0] f_gpr_rsps$D_OUT;
  wire f_gpr_rsps$CLR,
       f_gpr_rsps$DEQ,
       f_gpr_rsps$EMPTY_N,
       f_gpr_rsps$ENQ,
       f_gpr_rsps$FULL_N;

  // ports of submodule f_redirects
  wire [129 : 0] f_redirects$D_IN, f_redirects$D_OUT;
  wire f_redirects$CLR,
       f_redirects$DEQ,
       f_redirects$EMPTY_N,
       f_redirects$ENQ,
       f_redirects$FULL_N;

  // ports of submodule f_reset_reqs
  wire f_reset_reqs$CLR,
       f_reset_reqs$DEQ,
       f_reset_reqs$D_IN,
       f_reset_reqs$D_OUT,
       f_reset_reqs$EMPTY_N,
       f_reset_reqs$ENQ,
       f_reset_reqs$FULL_N;

  // ports of submodule f_reset_rsps
  wire f_reset_rsps$CLR,
       f_reset_rsps$DEQ,
       f_reset_rsps$D_IN,
       f_reset_rsps$D_OUT,
       f_reset_rsps$EMPTY_N,
       f_reset_rsps$ENQ,
       f_reset_rsps$FULL_N;

  // ports of submodule f_run_halt_reqs
  wire f_run_halt_reqs$CLR,
       f_run_halt_reqs$DEQ,
       f_run_halt_reqs$D_IN,
       f_run_halt_reqs$D_OUT,
       f_run_halt_reqs$EMPTY_N,
       f_run_halt_reqs$ENQ,
       f_run_halt_reqs$FULL_N;

  // ports of submodule f_run_halt_rsps
  wire f_run_halt_rsps$CLR,
       f_run_halt_rsps$DEQ,
       f_run_halt_rsps$D_IN,
       f_run_halt_rsps$D_OUT,
       f_run_halt_rsps$EMPTY_N,
       f_run_halt_rsps$ENQ,
       f_run_halt_rsps$FULL_N;

  // ports of submodule f_trace_data
  reg [361 : 0] f_trace_data$D_IN;
  wire [361 : 0] f_trace_data$D_OUT;
  wire f_trace_data$CLR,
       f_trace_data$DEQ,
       f_trace_data$EMPTY_N,
       f_trace_data$ENQ,
       f_trace_data$FULL_N;

  // ports of submodule fpr_regfile
  wire [63 : 0] fpr_regfile$read_rs1,
		fpr_regfile$read_rs1_port2,
		fpr_regfile$read_rs2,
		fpr_regfile$read_rs3,
		fpr_regfile$write_rd_rd_val;
  wire [4 : 0] fpr_regfile$read_rs1_port2_rs1,
	       fpr_regfile$read_rs1_rs1,
	       fpr_regfile$read_rs2_rs2,
	       fpr_regfile$read_rs3_rs3,
	       fpr_regfile$write_rd_rd;
  wire fpr_regfile$EN_server_reset_request_put,
       fpr_regfile$EN_server_reset_response_get,
       fpr_regfile$EN_write_rd,
       fpr_regfile$RDY_server_reset_request_put,
       fpr_regfile$RDY_server_reset_response_get;

  // ports of submodule gpr_regfile
  reg [63 : 0] gpr_regfile$write_rd_rd_val;
  reg [4 : 0] gpr_regfile$write_rd_rd;
  wire [63 : 0] gpr_regfile$read_rs1,
		gpr_regfile$read_rs1_port2,
		gpr_regfile$read_rs2;
  wire [4 : 0] gpr_regfile$read_rs1_port2_rs1,
	       gpr_regfile$read_rs1_rs1,
	       gpr_regfile$read_rs2_rs2;
  wire gpr_regfile$EN_server_reset_request_put,
       gpr_regfile$EN_server_reset_response_get,
       gpr_regfile$EN_write_rd,
       gpr_regfile$RDY_server_reset_request_put,
       gpr_regfile$RDY_server_reset_response_get;

  // ports of submodule near_mem
  reg [63 : 0] near_mem$imem_req_addr;
  reg [1 : 0] near_mem$dmem_req_op;
  reg near_mem$imem_req_mstatus_MXR, near_mem$imem_req_sstatus_SUM;
  wire [63 : 0] near_mem$dmem_master_araddr,
		near_mem$dmem_master_awaddr,
		near_mem$dmem_master_rdata,
		near_mem$dmem_master_wdata,
		near_mem$dmem_req_addr,
		near_mem$dmem_req_satp,
		near_mem$dmem_req_store_value,
		near_mem$dmem_word64,
		near_mem$imem_master_araddr,
		near_mem$imem_master_awaddr,
		near_mem$imem_master_rdata,
		near_mem$imem_master_wdata,
		near_mem$imem_pc,
		near_mem$imem_req_satp;
  wire [31 : 0] near_mem$imem_instr;
  wire [7 : 0] near_mem$dmem_master_arlen,
	       near_mem$dmem_master_awlen,
	       near_mem$dmem_master_wstrb,
	       near_mem$imem_master_arlen,
	       near_mem$imem_master_awlen,
	       near_mem$imem_master_wstrb,
	       near_mem$server_fence_request_put;
  wire [6 : 0] near_mem$dmem_req_amo_funct7;
  wire [3 : 0] near_mem$dmem_exc_code,
	       near_mem$dmem_master_arcache,
	       near_mem$dmem_master_arid,
	       near_mem$dmem_master_arqos,
	       near_mem$dmem_master_arregion,
	       near_mem$dmem_master_awcache,
	       near_mem$dmem_master_awid,
	       near_mem$dmem_master_awqos,
	       near_mem$dmem_master_awregion,
	       near_mem$dmem_master_bid,
	       near_mem$dmem_master_rid,
	       near_mem$imem_exc_code,
	       near_mem$imem_master_arcache,
	       near_mem$imem_master_arid,
	       near_mem$imem_master_arqos,
	       near_mem$imem_master_arregion,
	       near_mem$imem_master_awcache,
	       near_mem$imem_master_awid,
	       near_mem$imem_master_awqos,
	       near_mem$imem_master_awregion,
	       near_mem$imem_master_bid,
	       near_mem$imem_master_rid;
  wire [2 : 0] near_mem$dmem_master_arprot,
	       near_mem$dmem_master_arsize,
	       near_mem$dmem_master_awprot,
	       near_mem$dmem_master_awsize,
	       near_mem$dmem_req_f3,
	       near_mem$imem_master_arprot,
	       near_mem$imem_master_arsize,
	       near_mem$imem_master_awprot,
	       near_mem$imem_master_awsize,
	       near_mem$imem_req_f3;
  wire [1 : 0] near_mem$dmem_master_arburst,
	       near_mem$dmem_master_awburst,
	       near_mem$dmem_master_bresp,
	       near_mem$dmem_master_rresp,
	       near_mem$dmem_req_priv,
	       near_mem$imem_master_arburst,
	       near_mem$imem_master_awburst,
	       near_mem$imem_master_bresp,
	       near_mem$imem_master_rresp,
	       near_mem$imem_req_priv;
  wire near_mem$EN_dmem_req,
       near_mem$EN_imem_req,
       near_mem$EN_server_fence_i_request_put,
       near_mem$EN_server_fence_i_response_get,
       near_mem$EN_server_fence_request_put,
       near_mem$EN_server_fence_response_get,
       near_mem$EN_server_reset_request_put,
       near_mem$EN_server_reset_response_get,
       near_mem$EN_sfence_vma,
       near_mem$RDY_server_fence_i_request_put,
       near_mem$RDY_server_fence_i_response_get,
       near_mem$RDY_server_fence_request_put,
       near_mem$RDY_server_fence_response_get,
       near_mem$RDY_server_reset_request_put,
       near_mem$RDY_server_reset_response_get,
       near_mem$dmem_exc,
       near_mem$dmem_master_arlock,
       near_mem$dmem_master_arready,
       near_mem$dmem_master_arvalid,
       near_mem$dmem_master_awlock,
       near_mem$dmem_master_awready,
       near_mem$dmem_master_awvalid,
       near_mem$dmem_master_bready,
       near_mem$dmem_master_bvalid,
       near_mem$dmem_master_rlast,
       near_mem$dmem_master_rready,
       near_mem$dmem_master_rvalid,
       near_mem$dmem_master_wlast,
       near_mem$dmem_master_wready,
       near_mem$dmem_master_wvalid,
       near_mem$dmem_req_mstatus_MXR,
       near_mem$dmem_req_sstatus_SUM,
       near_mem$dmem_valid,
       near_mem$imem_exc,
       near_mem$imem_is_i32_not_i16,
       near_mem$imem_master_arlock,
       near_mem$imem_master_arready,
       near_mem$imem_master_arvalid,
       near_mem$imem_master_awlock,
       near_mem$imem_master_awready,
       near_mem$imem_master_awvalid,
       near_mem$imem_master_bready,
       near_mem$imem_master_bvalid,
       near_mem$imem_master_rlast,
       near_mem$imem_master_rready,
       near_mem$imem_master_rvalid,
       near_mem$imem_master_wlast,
       near_mem$imem_master_wready,
       near_mem$imem_master_wvalid,
       near_mem$imem_valid;

  // ports of submodule soc_map
  wire [63 : 0] soc_map$m_is_IO_addr_addr,
		soc_map$m_is_mem_addr_addr,
		soc_map$m_is_near_mem_IO_addr_addr,
		soc_map$m_pc_reset_value;

  // ports of submodule stage1_f_reset_reqs
  wire stage1_f_reset_reqs$CLR,
       stage1_f_reset_reqs$DEQ,
       stage1_f_reset_reqs$EMPTY_N,
       stage1_f_reset_reqs$ENQ,
       stage1_f_reset_reqs$FULL_N;

  // ports of submodule stage1_f_reset_rsps
  wire stage1_f_reset_rsps$CLR,
       stage1_f_reset_rsps$DEQ,
       stage1_f_reset_rsps$EMPTY_N,
       stage1_f_reset_rsps$ENQ,
       stage1_f_reset_rsps$FULL_N;

  // ports of submodule stage2_f_reset_reqs
  wire stage2_f_reset_reqs$CLR,
       stage2_f_reset_reqs$DEQ,
       stage2_f_reset_reqs$EMPTY_N,
       stage2_f_reset_reqs$ENQ,
       stage2_f_reset_reqs$FULL_N;

  // ports of submodule stage2_f_reset_rsps
  wire stage2_f_reset_rsps$CLR,
       stage2_f_reset_rsps$DEQ,
       stage2_f_reset_rsps$EMPTY_N,
       stage2_f_reset_rsps$ENQ,
       stage2_f_reset_rsps$FULL_N;

  // ports of submodule stage2_fbox
  wire [63 : 0] stage2_fbox$req_v1,
		stage2_fbox$req_v2,
		stage2_fbox$req_v3,
		stage2_fbox$word_fst;
  wire [6 : 0] stage2_fbox$req_f7, stage2_fbox$req_opcode;
  wire [4 : 0] stage2_fbox$req_rs2, stage2_fbox$word_snd;
  wire [2 : 0] stage2_fbox$req_rm;
  wire stage2_fbox$EN_req,
       stage2_fbox$EN_server_reset_request_put,
       stage2_fbox$EN_server_reset_response_get,
       stage2_fbox$RDY_server_reset_request_put,
       stage2_fbox$RDY_server_reset_response_get,
       stage2_fbox$valid;

  // ports of submodule stage2_mbox
  wire [63 : 0] stage2_mbox$req_v1, stage2_mbox$req_v2, stage2_mbox$word;
  wire [3 : 0] stage2_mbox$set_verbosity_verbosity;
  wire [2 : 0] stage2_mbox$req_f3;
  wire stage2_mbox$EN_req,
       stage2_mbox$EN_req_reset,
       stage2_mbox$EN_rsp_reset,
       stage2_mbox$EN_set_verbosity,
       stage2_mbox$req_is_OP_not_OP_32,
       stage2_mbox$valid;

  // ports of submodule stage3_f_reset_reqs
  wire stage3_f_reset_reqs$CLR,
       stage3_f_reset_reqs$DEQ,
       stage3_f_reset_reqs$EMPTY_N,
       stage3_f_reset_reqs$ENQ,
       stage3_f_reset_reqs$FULL_N;

  // ports of submodule stage3_f_reset_rsps
  wire stage3_f_reset_rsps$CLR,
       stage3_f_reset_rsps$DEQ,
       stage3_f_reset_rsps$EMPTY_N,
       stage3_f_reset_rsps$ENQ,
       stage3_f_reset_rsps$FULL_N;

  // ports of submodule stageD_f_reset_reqs
  wire stageD_f_reset_reqs$CLR,
       stageD_f_reset_reqs$DEQ,
       stageD_f_reset_reqs$EMPTY_N,
       stageD_f_reset_reqs$ENQ,
       stageD_f_reset_reqs$FULL_N;

  // ports of submodule stageD_f_reset_rsps
  wire stageD_f_reset_rsps$CLR,
       stageD_f_reset_rsps$DEQ,
       stageD_f_reset_rsps$EMPTY_N,
       stageD_f_reset_rsps$ENQ,
       stageD_f_reset_rsps$FULL_N;

  // ports of submodule stageF_branch_predictor
  reg [63 : 0] stageF_branch_predictor$predict_req_pc;
  wire [64 : 0] stageF_branch_predictor$predict_req_m_old_pc;
  wire [63 : 0] stageF_branch_predictor$predict_rsp;
  wire stageF_branch_predictor$EN_predict_req,
       stageF_branch_predictor$EN_reset,
       stageF_branch_predictor$RDY_predict_req;

  // ports of submodule stageF_f_reset_reqs
  wire stageF_f_reset_reqs$CLR,
       stageF_f_reset_reqs$DEQ,
       stageF_f_reset_reqs$EMPTY_N,
       stageF_f_reset_reqs$ENQ,
       stageF_f_reset_reqs$FULL_N;

  // ports of submodule stageF_f_reset_rsps
  wire stageF_f_reset_rsps$CLR,
       stageF_f_reset_rsps$DEQ,
       stageF_f_reset_rsps$EMPTY_N,
       stageF_f_reset_rsps$ENQ,
       stageF_f_reset_rsps$FULL_N;

  // rule scheduling signals
  wire CAN_FIRE_RL_imem_rl_assert_fail,
       CAN_FIRE_RL_imem_rl_fetch_next_32b,
       CAN_FIRE_RL_rl_BREAK_cache_flush_finish,
       CAN_FIRE_RL_rl_WFI_resume,
       CAN_FIRE_RL_rl_debug_csr_access_busy,
       CAN_FIRE_RL_rl_debug_fpr_access_busy,
       CAN_FIRE_RL_rl_debug_gpr_access_busy,
       CAN_FIRE_RL_rl_debug_halt,
       CAN_FIRE_RL_rl_debug_halt_redundant,
       CAN_FIRE_RL_rl_debug_read_csr,
       CAN_FIRE_RL_rl_debug_read_fpr,
       CAN_FIRE_RL_rl_debug_read_gpr,
       CAN_FIRE_RL_rl_debug_run,
       CAN_FIRE_RL_rl_debug_run_redundant,
       CAN_FIRE_RL_rl_debug_write_csr,
       CAN_FIRE_RL_rl_debug_write_fpr,
       CAN_FIRE_RL_rl_debug_write_gpr,
       CAN_FIRE_RL_rl_finish_FENCE,
       CAN_FIRE_RL_rl_finish_FENCE_I,
       CAN_FIRE_RL_rl_finish_SFENCE_VMA,
       CAN_FIRE_RL_rl_pipe,
       CAN_FIRE_RL_rl_reset_complete,
       CAN_FIRE_RL_rl_reset_from_Debug_Module,
       CAN_FIRE_RL_rl_reset_from_WFI,
       CAN_FIRE_RL_rl_reset_start,
       CAN_FIRE_RL_rl_show_pipe,
       CAN_FIRE_RL_rl_stage1_CSRR_S_or_C,
       CAN_FIRE_RL_rl_stage1_CSRR_W,
       CAN_FIRE_RL_rl_stage1_FENCE,
       CAN_FIRE_RL_rl_stage1_FENCE_I,
       CAN_FIRE_RL_rl_stage1_SFENCE_VMA,
       CAN_FIRE_RL_rl_stage1_WFI,
       CAN_FIRE_RL_rl_stage1_interrupt,
       CAN_FIRE_RL_rl_stage1_mip_cmd,
       CAN_FIRE_RL_rl_stage1_restart_after_csrrx,
       CAN_FIRE_RL_rl_stage1_stop,
       CAN_FIRE_RL_rl_stage1_trap,
       CAN_FIRE_RL_rl_stage1_xRET,
       CAN_FIRE_RL_rl_stage2_nonpipe,
       CAN_FIRE_RL_rl_trap_BREAK_to_Debug_Mode,
       CAN_FIRE_RL_rl_trap_fetch,
       CAN_FIRE_RL_stage1_rl_reset,
       CAN_FIRE_RL_stage2_rl_reset_begin,
       CAN_FIRE_RL_stage2_rl_reset_end,
       CAN_FIRE_RL_stage3_rl_reset,
       CAN_FIRE_RL_stageD_rl_reset,
       CAN_FIRE_RL_stageF_rl_reset,
       CAN_FIRE_dmem_master_m_arready,
       CAN_FIRE_dmem_master_m_awready,
       CAN_FIRE_dmem_master_m_bvalid,
       CAN_FIRE_dmem_master_m_rvalid,
       CAN_FIRE_dmem_master_m_wready,
       CAN_FIRE_hart0_csr_mem_server_request_put,
       CAN_FIRE_hart0_csr_mem_server_response_get,
       CAN_FIRE_hart0_fpr_mem_server_request_put,
       CAN_FIRE_hart0_fpr_mem_server_response_get,
       CAN_FIRE_hart0_gpr_mem_server_request_put,
       CAN_FIRE_hart0_gpr_mem_server_response_get,
       CAN_FIRE_hart0_put_other_req_put,
       CAN_FIRE_hart0_server_reset_request_put,
       CAN_FIRE_hart0_server_reset_response_get,
       CAN_FIRE_hart0_server_run_halt_request_put,
       CAN_FIRE_hart0_server_run_halt_response_get,
       CAN_FIRE_imem_master_m_arready,
       CAN_FIRE_imem_master_m_awready,
       CAN_FIRE_imem_master_m_bvalid,
       CAN_FIRE_imem_master_m_rvalid,
       CAN_FIRE_imem_master_m_wready,
       CAN_FIRE_m_external_interrupt_req,
       CAN_FIRE_nmi_req,
       CAN_FIRE_s_external_interrupt_req,
       CAN_FIRE_set_verbosity,
       CAN_FIRE_software_interrupt_req,
       CAN_FIRE_timer_interrupt_req,
       CAN_FIRE_trace_data_out_get,
       WILL_FIRE_RL_imem_rl_assert_fail,
       WILL_FIRE_RL_imem_rl_fetch_next_32b,
       WILL_FIRE_RL_rl_BREAK_cache_flush_finish,
       WILL_FIRE_RL_rl_WFI_resume,
       WILL_FIRE_RL_rl_debug_csr_access_busy,
       WILL_FIRE_RL_rl_debug_fpr_access_busy,
       WILL_FIRE_RL_rl_debug_gpr_access_busy,
       WILL_FIRE_RL_rl_debug_halt,
       WILL_FIRE_RL_rl_debug_halt_redundant,
       WILL_FIRE_RL_rl_debug_read_csr,
       WILL_FIRE_RL_rl_debug_read_fpr,
       WILL_FIRE_RL_rl_debug_read_gpr,
       WILL_FIRE_RL_rl_debug_run,
       WILL_FIRE_RL_rl_debug_run_redundant,
       WILL_FIRE_RL_rl_debug_write_csr,
       WILL_FIRE_RL_rl_debug_write_fpr,
       WILL_FIRE_RL_rl_debug_write_gpr,
       WILL_FIRE_RL_rl_finish_FENCE,
       WILL_FIRE_RL_rl_finish_FENCE_I,
       WILL_FIRE_RL_rl_finish_SFENCE_VMA,
       WILL_FIRE_RL_rl_pipe,
       WILL_FIRE_RL_rl_reset_complete,
       WILL_FIRE_RL_rl_reset_from_Debug_Module,
       WILL_FIRE_RL_rl_reset_from_WFI,
       WILL_FIRE_RL_rl_reset_start,
       WILL_FIRE_RL_rl_show_pipe,
       WILL_FIRE_RL_rl_stage1_CSRR_S_or_C,
       WILL_FIRE_RL_rl_stage1_CSRR_W,
       WILL_FIRE_RL_rl_stage1_FENCE,
       WILL_FIRE_RL_rl_stage1_FENCE_I,
       WILL_FIRE_RL_rl_stage1_SFENCE_VMA,
       WILL_FIRE_RL_rl_stage1_WFI,
       WILL_FIRE_RL_rl_stage1_interrupt,
       WILL_FIRE_RL_rl_stage1_mip_cmd,
       WILL_FIRE_RL_rl_stage1_restart_after_csrrx,
       WILL_FIRE_RL_rl_stage1_stop,
       WILL_FIRE_RL_rl_stage1_trap,
       WILL_FIRE_RL_rl_stage1_xRET,
       WILL_FIRE_RL_rl_stage2_nonpipe,
       WILL_FIRE_RL_rl_trap_BREAK_to_Debug_Mode,
       WILL_FIRE_RL_rl_trap_fetch,
       WILL_FIRE_RL_stage1_rl_reset,
       WILL_FIRE_RL_stage2_rl_reset_begin,
       WILL_FIRE_RL_stage2_rl_reset_end,
       WILL_FIRE_RL_stage3_rl_reset,
       WILL_FIRE_RL_stageD_rl_reset,
       WILL_FIRE_RL_stageF_rl_reset,
       WILL_FIRE_dmem_master_m_arready,
       WILL_FIRE_dmem_master_m_awready,
       WILL_FIRE_dmem_master_m_bvalid,
       WILL_FIRE_dmem_master_m_rvalid,
       WILL_FIRE_dmem_master_m_wready,
       WILL_FIRE_hart0_csr_mem_server_request_put,
       WILL_FIRE_hart0_csr_mem_server_response_get,
       WILL_FIRE_hart0_fpr_mem_server_request_put,
       WILL_FIRE_hart0_fpr_mem_server_response_get,
       WILL_FIRE_hart0_gpr_mem_server_request_put,
       WILL_FIRE_hart0_gpr_mem_server_response_get,
       WILL_FIRE_hart0_put_other_req_put,
       WILL_FIRE_hart0_server_reset_request_put,
       WILL_FIRE_hart0_server_reset_response_get,
       WILL_FIRE_hart0_server_run_halt_request_put,
       WILL_FIRE_hart0_server_run_halt_response_get,
       WILL_FIRE_imem_master_m_arready,
       WILL_FIRE_imem_master_m_awready,
       WILL_FIRE_imem_master_m_bvalid,
       WILL_FIRE_imem_master_m_rvalid,
       WILL_FIRE_imem_master_m_wready,
       WILL_FIRE_m_external_interrupt_req,
       WILL_FIRE_nmi_req,
       WILL_FIRE_s_external_interrupt_req,
       WILL_FIRE_set_verbosity,
       WILL_FIRE_software_interrupt_req,
       WILL_FIRE_timer_interrupt_req,
       WILL_FIRE_trace_data_out_get;

  // inputs to muxes for submodule ports
  reg [63 : 0] MUX_csr_regfile$mav_csr_write_2__VAL_2;
  wire [361 : 0] MUX_f_trace_data$enq_1__VAL_1,
		 MUX_f_trace_data$enq_1__VAL_10,
		 MUX_f_trace_data$enq_1__VAL_2,
		 MUX_f_trace_data$enq_1__VAL_3,
		 MUX_f_trace_data$enq_1__VAL_6,
		 MUX_f_trace_data$enq_1__VAL_7,
		 MUX_f_trace_data$enq_1__VAL_8,
		 MUX_f_trace_data$enq_1__VAL_9;
  wire [64 : 0] MUX_f_csr_rsps$enq_1__VAL_3,
		MUX_f_fpr_rsps$enq_1__VAL_3,
		MUX_f_gpr_rsps$enq_1__VAL_3,
		MUX_stageF_branch_predictor$predict_req_2__VAL_2;
  wire [63 : 0] MUX_imem_rg_tval$write_1__VAL_6,
		MUX_near_mem$imem_req_2__VAL_1,
		MUX_near_mem$imem_req_2__VAL_2,
		MUX_near_mem$imem_req_2__VAL_4,
		MUX_near_mem$imem_req_2__VAL_5,
		MUX_near_mem$imem_req_2__VAL_7;
  wire [3 : 0] MUX_csr_regfile$csr_trap_actions_5__VAL_2,
	       MUX_rg_state$write_1__VAL_1,
	       MUX_rg_state$write_1__VAL_2,
	       MUX_rg_state$write_1__VAL_3;
  wire [2 : 0] MUX_csr_regfile$write_dcsr_cause_priv_1__VAL_2;
  wire MUX_csr_regfile$mav_csr_write_1__SEL_1,
       MUX_csr_regfile$mav_csr_write_1__SEL_2,
       MUX_csr_regfile$write_dcsr_cause_priv_1__SEL_1,
       MUX_f_run_halt_rsps$enq_1__SEL_1,
       MUX_f_trace_data$enq_1__SEL_1,
       MUX_f_trace_data$enq_1__SEL_3,
       MUX_f_trace_data$enq_1__SEL_4,
       MUX_fpr_regfile$write_rd_1__SEL_1,
       MUX_gpr_regfile$write_rd_1__SEL_3,
       MUX_imem_rg_f3$write_1__SEL_1,
       MUX_imem_rg_f3$write_1__SEL_2,
       MUX_imem_rg_mstatus_MXR$write_1__SEL_4,
       MUX_imem_rg_pc$write_1__SEL_4,
       MUX_near_mem$imem_req_1__SEL_6,
       MUX_rg_cur_priv$write_1__SEL_2,
       MUX_rg_epoch$write_1__SEL_2,
       MUX_rg_state$write_1__SEL_1,
       MUX_rg_state$write_1__SEL_10,
       MUX_rg_state$write_1__SEL_11,
       MUX_rg_state$write_1__SEL_12,
       MUX_rg_state$write_1__SEL_13,
       MUX_rg_state$write_1__SEL_2,
       MUX_rg_state$write_1__SEL_3,
       MUX_rg_state$write_1__SEL_4,
       MUX_rg_state$write_1__SEL_5,
       MUX_rg_state$write_1__SEL_6,
       MUX_rg_state$write_1__SEL_7,
       MUX_rg_state$write_1__SEL_8,
       MUX_rg_state$write_1__SEL_9,
       MUX_rg_step_count$write_1__PSEL_1,
       MUX_rg_step_count$write_1__SEL_3,
       MUX_stage1_rg_full$write_1__VAL_9,
       MUX_stage2_rg_full$write_1__VAL_3,
       MUX_stageD_rg_full$write_1__VAL_8;

  // remaining internal signals
  reg [127 : 0] CASE_stage2_rg_stage2_BITS_629_TO_627_1_stage2_ETC__q26;
  reg [63 : 0] CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q24,
	       CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q25,
	       IF_stage1_rg_stage_input_20_BITS_151_TO_145_47_ETC___d1271,
	       IF_stage1_rg_stage_input_20_BITS_151_TO_145_47_ETC___d2259,
	       IF_stage2_rg_stage2_15_BITS_629_TO_627_16_EQ_0_ETC___d2149,
<<<<<<< HEAD
<<<<<<< HEAD
	       _theResult_____1_fst__h10941,
	       alu_outputs_trace_data_pc__h25914,
	       alu_outputs_trace_data_word1__h25918,
	       alu_outputs_trace_data_word2__h25919,
	       alu_outputs_trace_data_word3__h25920,
	       rd_val__h9736,
	       rs1_val__h31435,
	       value__h8614,
	       value__h8675,
	       x_out_bypass_rd_val__h8910,
	       x_out_data_to_stage2_addr__h9371,
	       x_out_data_to_stage2_val1__h9372,
	       x_out_data_to_stage3_rd_val__h8435,
	       x_out_fbypass_rd_val__h9059;
  reg [4 : 0] alu_outputs_trace_data_rd__h25917,
	      data_to_stage2_rd__h9356,
	      x_out_bypass_rd__h8909,
	      x_out_data_to_stage3_fpr_flags__h8434,
	      x_out_data_to_stage3_rd__h8431,
	      x_out_fbypass_rd__h9058;
=======
	       _theResult_____1_fst__h11019,
	       alu_outputs_trace_data_pc__h25992,
	       alu_outputs_trace_data_word1__h25996,
	       alu_outputs_trace_data_word2__h25997,
	       alu_outputs_trace_data_word3__h25998,
	       rd_val__h9814,
	       rs1_val__h31657,
	       value__h8692,
	       value__h8753,
	       x_out_bypass_rd_val__h8988,
	       x_out_data_to_stage2_addr__h9449,
	       x_out_data_to_stage2_val1__h9450,
	       x_out_data_to_stage3_rd_val__h8513,
	       x_out_fbypass_rd_val__h9137;
  reg [4 : 0] alu_outputs_trace_data_rd__h25995,
	      data_to_stage2_rd__h9434,
	      x_out_bypass_rd__h8987,
	      x_out_data_to_stage3_fpr_flags__h8512,
	      x_out_data_to_stage3_rd__h8509,
	      x_out_fbypass_rd__h9136;
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
	       _theResult_____1_fst__h11055,
	       alu_outputs_trace_data_pc__h26028,
	       alu_outputs_trace_data_word1__h26032,
	       alu_outputs_trace_data_word2__h26033,
	       alu_outputs_trace_data_word3__h26034,
	       rd_val__h9850,
	       rs1_val__h31693,
	       value__h8728,
	       value__h8789,
	       x_out_bypass_rd_val__h9024,
	       x_out_data_to_stage2_addr__h9485,
	       x_out_data_to_stage2_val1__h9486,
	       x_out_data_to_stage3_rd_val__h8549,
	       x_out_fbypass_rd_val__h9173;
  reg [4 : 0] alu_outputs_trace_data_rd__h26031,
	      data_to_stage2_rd__h9470,
	      x_out_bypass_rd__h9023,
	      x_out_data_to_stage3_fpr_flags__h8548,
	      x_out_data_to_stage3_rd__h8545,
	      x_out_fbypass_rd__h9172;
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
  reg [3 : 0] CASE_rg_cur_priv_0b0_8_0b1_9_11__q16,
	      CASE_stage1_rg_stage_input_BITS_112_TO_110_0b0_ETC__q18,
	      CASE_stage1_rg_stage_input_BITS_112_TO_110_0b0_ETC__q19,
	      CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q27,
	      CASE_stage1_rg_stage_input_BITS_87_TO_76_0b0_C_ETC__q17,
	      IF_stage1_rg_stage_input_20_BITS_151_TO_145_47_ETC___d986,
	      IF_stage1_rg_stage_input_20_BITS_151_TO_145_47_ETC___d989,
	      IF_stage1_rg_stage_input_20_BITS_87_TO_76_41_E_ETC___d964,
<<<<<<< HEAD
<<<<<<< HEAD
	      alu_outputs_exc_code__h10377,
	      x_out_trap_info_exc_code__h8651;
=======
	      alu_outputs_exc_code__h10455,
	      x_out_trap_info_exc_code__h8729;
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
	      alu_outputs_exc_code__h10491,
	      x_out_trap_info_exc_code__h8765;
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
  reg [2 : 0] CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q20,
	      CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q21;
  reg [1 : 0] CASE_stage2_rg_stage2_BITS_629_TO_627_0_2_1_IF_ETC__q4,
	      CASE_stage2_rg_stage2_BITS_629_TO_627_0_2_1_IF_ETC__q5,
	      CASE_stage2_rg_stage2_BITS_629_TO_627_1_IF_NOT_ETC__q6;
  reg CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q12,
      CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q13,
      CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q14,
      CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q15,
      IF_stage1_rg_stage_input_20_BITS_112_TO_110_49_ETC___d395,
      IF_stage1_rg_stage_input_20_BITS_112_TO_110_49_ETC___d719,
      IF_stage1_rg_stage_input_20_BITS_151_TO_145_47_ETC___d702,
      IF_stage1_rg_stage_input_20_BITS_151_TO_145_47_ETC___d710,
      IF_stage1_rg_stage_input_20_BITS_151_TO_145_47_ETC___d895,
      IF_stage1_rg_stage_input_20_BITS_151_TO_145_47_ETC___d903,
      IF_stage2_rg_stage2_15_BITS_629_TO_627_16_EQ_1_ETC___d166,
      IF_stage2_rg_stage2_15_BITS_629_TO_627_16_EQ_1_ETC___d176,
      IF_stage2_rg_stage2_15_BITS_629_TO_627_16_EQ_1_ETC___d211,
      IF_stage2_rg_stage2_15_BITS_629_TO_627_16_EQ_1_ETC___d245;
  wire [361 : 0] IF_stage1_rg_full_19_THEN_IF_stage1_rg_stage_i_ETC___d2287;
  wire [260 : 0] _0_CONCAT_csr_regfile_csr_trap_actions_414_BITS_ETC___d2427;
  wire [127 : 0] csr_regfile_read_csr_mcycle__8_MINUS_rg_start__ETC___d2616;
  wire [63 : 0] IF_csr_regfile_read_csr_IF_stage1_rg_full_19_T_ETC___d2484,
		IF_stage1_rg_stage_input_20_BITS_139_TO_135_23_ETC___d1153,
		IF_stage1_rg_stage_input_20_BITS_151_TO_145_47_ETC___d1272,
		IF_stage1_rg_stage_input_20_BITS_151_TO_145_47_ETC___d1273,
		IF_stage1_rg_stage_input_20_BITS_151_TO_145_47_ETC___d1290,
		IF_stage1_rg_stage_input_20_BITS_151_TO_145_47_ETC___d2260,
		SEXT_stage1_rg_stage_input_20_BITS_87_TO_76_41___d1152,
<<<<<<< HEAD
<<<<<<< HEAD
		_theResult_____1_fst__h10934,
		_theResult_____1_fst__h10969,
		_theResult_____1_fst_rd_val__h8888,
		_theResult_____1_snd_fst_rd_val__h9044,
		_theResult_____2_fst_rd_val__h8885,
		_theResult_____2_snd_rd_val__h9041,
		_theResult____h39943,
		_theResult____h9642,
		_theResult___fst__h11059,
		_theResult___fst__h11066,
		_theResult___fst__h11146,
		_theResult___fst_rd_val__h8899,
		_theResult___snd__h13241,
		_theResult___snd_rd_val__h9050,
		alu_outputs___1_addr__h9512,
		alu_outputs___1_addr__h9536,
		alu_outputs___1_addr__h9565,
		alu_outputs___1_addr__h9848,
		alu_outputs___1_trace_data_pc__h25869,
		alu_outputs___1_val1__h10125,
		alu_outputs___1_val1__h10149,
		alu_outputs___1_val1__h10350,
		alu_outputs___1_val2__h9850,
		branch_target__h9491,
		cpi__h39945,
		cpifrac__h39946,
		data_to_stage2_addr__h9357,
		data_to_stage3_rd_val__h8329,
		delta_CPI_cycles__h39941,
		delta_CPI_instrs___1__h39978,
		delta_CPI_instrs__h39942,
		fall_through_pc__h9302,
		frs1_val_bypassed__h4861,
		frs2_val_bypassed__h4866,
		next_pc___1__h12640,
		next_pc__h12637,
		next_pc__h29548,
		next_pc__h9303,
		rd_val___1__h10922,
		rd_val___1__h10930,
		rd_val___1__h10937,
		rd_val___1__h10944,
		rd_val___1__h10951,
		rd_val___1__h10958,
		rd_val___1__h13272,
		rd_val___1__h13303,
		rd_val___1__h13356,
		rd_val___1__h13385,
		rd_val___1__h13439,
		rd_val___1__h13487,
		rd_val___1__h13493,
		rd_val___1__h13538,
		rd_val__h13136,
		rd_val__h13187,
		rd_val__h13209,
		rd_val__h13805,
		rd_val__h13868,
		rd_val__h13929,
		rd_val__h9254,
		rd_val__h9279,
		rd_val__h9684,
		rd_val__h9710,
		rd_val__h9756,
		rd_val__h9775,
		rs1_val__h30843,
		rs1_val_bypassed__h4850,
		rs2_val_bypassed__h4856,
		trap_info_tval__h12871,
		val__h9256,
		val__h9281,
		value__h12921,
		x__h27357,
		x__h27420,
		x__h27692,
		x__h31260,
		x__h31890,
		x__h31899,
		x__h39944,
		x_out_data_to_stage2_val2__h9373,
		x_out_data_to_stage2_val3__h9374,
		x_out_next_pc__h9318,
		y__h31739;
=======
		_theResult_____1_fst__h11012,
		_theResult_____1_fst__h11047,
		_theResult_____1_fst_rd_val__h8966,
		_theResult_____1_snd_fst_rd_val__h9122,
		_theResult_____2_fst_rd_val__h8963,
		_theResult_____2_snd_rd_val__h9119,
		_theResult____h40165,
		_theResult____h9720,
		_theResult___fst__h11137,
		_theResult___fst__h11144,
		_theResult___fst__h11224,
		_theResult___fst_rd_val__h8977,
		_theResult___snd__h13319,
		_theResult___snd_rd_val__h9128,
		alu_outputs___1_addr__h9590,
		alu_outputs___1_addr__h9614,
		alu_outputs___1_addr__h9643,
		alu_outputs___1_addr__h9926,
		alu_outputs___1_trace_data_pc__h25947,
		alu_outputs___1_val1__h10203,
		alu_outputs___1_val1__h10227,
		alu_outputs___1_val1__h10428,
		alu_outputs___1_val2__h9928,
		branch_target__h9569,
		cpi__h40167,
		cpifrac__h40168,
		data_to_stage2_addr__h9435,
		data_to_stage3_rd_val__h8407,
		delta_CPI_cycles__h40163,
		delta_CPI_instrs___1__h40200,
		delta_CPI_instrs__h40164,
		fall_through_pc__h9380,
=======
		_theResult_____1_fst__h11048,
		_theResult_____1_fst__h11083,
		_theResult_____1_fst_rd_val__h9002,
		_theResult_____1_snd_fst_rd_val__h9158,
		_theResult_____2_fst_rd_val__h8999,
		_theResult_____2_snd_rd_val__h9155,
		_theResult____h40201,
		_theResult____h9756,
		_theResult___fst__h11173,
		_theResult___fst__h11180,
		_theResult___fst__h11260,
		_theResult___fst_rd_val__h9013,
		_theResult___snd__h13355,
		_theResult___snd_rd_val__h9164,
		alu_outputs___1_addr__h9626,
		alu_outputs___1_addr__h9650,
		alu_outputs___1_addr__h9679,
		alu_outputs___1_addr__h9962,
		alu_outputs___1_trace_data_pc__h25983,
		alu_outputs___1_val1__h10239,
		alu_outputs___1_val1__h10263,
		alu_outputs___1_val1__h10464,
		alu_outputs___1_val2__h9964,
		branch_target__h9605,
		cpi__h40203,
		cpifrac__h40204,
		data_to_stage2_addr__h9471,
		data_to_stage3_rd_val__h8443,
		delta_CPI_cycles__h40199,
		delta_CPI_instrs___1__h40236,
		delta_CPI_instrs__h40200,
		fall_through_pc__h9416,
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
		frs1_val_bypassed__h4940,
		frs2_val_bypassed__h4945,
		next_pc___1__h12754,
		next_pc__h12751,
		next_pc__h29662,
		next_pc__h9417,
		rd_val___1__h11036,
		rd_val___1__h11044,
		rd_val___1__h11051,
		rd_val___1__h11058,
		rd_val___1__h11065,
		rd_val___1__h11072,
		rd_val___1__h13386,
		rd_val___1__h13417,
		rd_val___1__h13470,
		rd_val___1__h13499,
		rd_val___1__h13553,
		rd_val___1__h13601,
		rd_val___1__h13607,
		rd_val___1__h13652,
		rd_val__h13250,
		rd_val__h13301,
		rd_val__h13323,
		rd_val__h13919,
		rd_val__h13982,
		rd_val__h14043,
		rd_val__h9368,
		rd_val__h9393,
		rd_val__h9798,
		rd_val__h9824,
		rd_val__h9870,
		rd_val__h9889,
		rs1_val__h31101,
		rs1_val_bypassed__h4929,
		rs2_val_bypassed__h4935,
<<<<<<< HEAD
		trap_info_tval__h12949,
		val__h9334,
		val__h9359,
		value__h12999,
		x__h27435,
		x__h27498,
		x__h27770,
		x__h31482,
		x__h32112,
		x__h32121,
		x__h40166,
		x_out_data_to_stage2_val2__h9451,
		x_out_data_to_stage2_val3__h9452,
		x_out_next_pc__h9396,
		y__h31961;
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
		trap_info_tval__h12985,
		val__h9370,
		val__h9395,
		value__h13035,
		x__h27471,
		x__h27534,
		x__h27806,
		x__h31518,
		x__h32148,
		x__h32157,
		x__h40202,
		x_out_data_to_stage2_val2__h9487,
		x_out_data_to_stage2_val3__h9488,
		x_out_next_pc__h9432,
		y__h31997;
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
  wire [31 : 0] IF_csr_regfile_read_misa__7_BIT_2_420_AND_stag_ETC___d1674,
		IF_csr_regfile_read_misa__7_BIT_2_420_AND_stag_ETC___d1675,
		IF_csr_regfile_read_misa__7_BIT_2_420_AND_stag_ETC___d1676,
		IF_csr_regfile_read_misa__7_BIT_2_420_AND_stag_ETC___d1677,
		IF_csr_regfile_read_misa__7_BIT_2_420_AND_stag_ETC___d1678,
		IF_csr_regfile_read_misa__7_BIT_2_420_AND_stag_ETC___d1679,
		IF_csr_regfile_read_misa__7_BIT_2_420_AND_stag_ETC___d1681,
		IF_csr_regfile_read_misa__7_BIT_2_420_AND_stag_ETC___d1683,
		IF_csr_regfile_read_misa__7_BIT_2_420_AND_stag_ETC___d1685,
		IF_csr_regfile_read_misa__7_BIT_2_420_AND_stag_ETC___d1687,
		IF_csr_regfile_read_misa__7_BIT_2_420_AND_stag_ETC___d1688,
		IF_csr_regfile_read_misa__7_BIT_2_420_AND_stag_ETC___d1689,
		IF_csr_regfile_read_misa__7_BIT_2_420_AND_stag_ETC___d1691,
		IF_csr_regfile_read_misa__7_BIT_2_420_AND_stag_ETC___d1692,
		IF_csr_regfile_read_misa__7_BIT_2_420_AND_stag_ETC___d1693,
		IF_csr_regfile_read_misa__7_BIT_2_420_AND_stag_ETC___d1695,
		IF_csr_regfile_read_misa__7_BIT_2_420_AND_stag_ETC___d1697,
		IF_csr_regfile_read_misa__7_BIT_2_420_AND_stag_ETC___d1698,
		IF_csr_regfile_read_misa__7_BIT_2_420_AND_stag_ETC___d1700,
		IF_csr_regfile_read_misa__7_BIT_2_420_AND_stag_ETC___d1701,
		IF_csr_regfile_read_misa__7_BIT_2_420_AND_stag_ETC___d1702,
		IF_csr_regfile_read_misa__7_BIT_2_420_AND_stag_ETC___d1703,
		IF_csr_regfile_read_misa__7_BIT_2_420_AND_stag_ETC___d1704,
		IF_csr_regfile_read_misa__7_BIT_2_420_AND_stag_ETC___d1705,
		IF_csr_regfile_read_misa__7_BIT_2_420_AND_stag_ETC___d1706,
		IF_csr_regfile_read_misa__7_BIT_2_420_AND_stag_ETC___d1707,
		IF_stage1_rg_stage_input_20_BITS_139_TO_135_23_ETC__q23,
<<<<<<< HEAD
		_theResult____h5208,
		_theResult___fst__h21699,
		_theResult___fst__h21727,
		alu_outputs___1_trace_data_instr__h25871,
		d_instr__h21667,
		instr___1__h14079,
		instr__h14256,
		instr__h14401,
		instr__h14593,
		instr__h14788,
		instr__h15017,
		instr__h15470,
		instr__h15586,
		instr__h15651,
		instr__h15968,
		instr__h16306,
		instr__h16490,
		instr__h16619,
		instr__h16846,
		instr__h17101,
		instr__h17273,
		instr__h17442,
		instr__h17631,
		instr__h17820,
		instr__h17937,
		instr__h18115,
		instr__h18234,
		instr__h18329,
		instr__h18465,
		instr__h18601,
		instr__h18737,
		instr__h18875,
		instr__h19013,
		instr__h19171,
		instr__h19267,
		instr__h19420,
		instr__h19619,
		instr__h19770,
		instr__h20809,
		instr__h20962,
		instr__h21161,
		instr__h21312,
		instr_out___1__h21669,
		instr_out___1__h21701,
		instr_out___1__h21729,
		result___1__h27099,
		rs1_val_bypassed850_BITS_31_TO_0_MINUS_rs2_val_ETC__q11,
		rs1_val_bypassed850_BITS_31_TO_0_PLUS_rs2_val__ETC__q10,
		rs1_val_bypassed850_BITS_31_TO_0_SRL_rs2_val_b_ETC__q9,
		rs1_val_bypassed850_BITS_31_TO_0__q8,
		stage1_rg_stage_input_BITS_263_TO_232__q1,
		tmp__h13384,
		v32__h9754,
		x__h13306,
		x__h13359,
		x__h13496,
		x__h13541,
		x_out_data_to_stage1_instr__h14043;
  wire [20 : 0] SEXT_stageD_rg_data_415_BIT_76_432_CONCAT_stag_ETC___d1485,
		decoded_instr_imm21_UJ__h28592,
		stage1_rg_stage_input_BITS_30_TO_10__q3;
  wire [19 : 0] imm20__h16358;
  wire [12 : 0] SEXT_stageD_rg_data_415_BIT_76_432_CONCAT_stag_ETC___d1510,
		decoded_instr_imm13_SB__h28590,
		stage1_rg_stage_input_BITS_63_TO_51__q2;
  wire [11 : 0] decoded_instr_imm12_S__h28589,
		imm12__h14257,
		imm12__h14594,
		imm12__h16230,
		imm12__h16899,
		imm12__h17114,
		imm12__h17310,
		imm12__h17647,
		imm12__h19268,
		imm12__h19620,
		offset__h14964,
		stage1_rg_stage_input_BITS_75_TO_64__q7,
		stage1_rg_stage_input_BITS_87_TO_76__q22;
  wire [9 : 0] decoded_instr_funct10__h28587,
	       nzimm10__h16897,
	       nzimm10__h17112;
  wire [8 : 0] offset__h15595, offset__h19182;
  wire [7 : 0] offset__h14129, offset__h19554;
  wire [6 : 0] offset__h14536;
  wire [5 : 0] imm6__h16228, shamt__h9638;
  wire [4 : 0] offset_BITS_4_TO_0___h14525,
	       offset_BITS_4_TO_0___h14956,
	       offset_BITS_4_TO_0___h19895,
	       rd__h14596,
	       rs1__h14595,
	       td1_rd__h33135,
	       trace_data_rd__h39643,
	       x_out_data_to_stage2_rd__h9370,
	       x_out_data_to_stage2_trace_data_rd__h25928;
=======
		_theResult____h5287,
		_theResult___fst__h21813,
		_theResult___fst__h21841,
		alu_outputs___1_trace_data_instr__h25985,
		d_instr__h21781,
		instr___1__h14193,
		instr__h14370,
		instr__h14515,
		instr__h14707,
		instr__h14902,
		instr__h15131,
		instr__h15584,
		instr__h15700,
		instr__h15765,
		instr__h16082,
		instr__h16420,
		instr__h16604,
		instr__h16733,
		instr__h16960,
		instr__h17215,
		instr__h17387,
		instr__h17556,
		instr__h17745,
		instr__h17934,
		instr__h18051,
		instr__h18229,
		instr__h18348,
		instr__h18443,
		instr__h18579,
		instr__h18715,
		instr__h18851,
		instr__h18989,
		instr__h19127,
		instr__h19285,
		instr__h19381,
		instr__h19534,
		instr__h19733,
		instr__h19884,
		instr__h20923,
		instr__h21076,
		instr__h21275,
		instr__h21426,
		instr_out___1__h21783,
		instr_out___1__h21815,
		instr_out___1__h21843,
		result___1__h27213,
		rs1_val_bypassed929_BITS_31_TO_0_MINUS_rs2_val_ETC__q11,
		rs1_val_bypassed929_BITS_31_TO_0_PLUS_rs2_val__ETC__q10,
		rs1_val_bypassed929_BITS_31_TO_0_SRL_rs2_val_b_ETC__q9,
		rs1_val_bypassed929_BITS_31_TO_0__q8,
		stage1_rg_stage_input_BITS_263_TO_232__q1,
		tmp__h13498,
		v32__h9868,
		x__h13420,
		x__h13473,
		x__h13610,
		x__h13655,
		x_out_data_to_stage1_instr__h14157;
  wire [20 : 0] SEXT_stageD_rg_data_415_BIT_76_432_CONCAT_stag_ETC___d1485,
		decoded_instr_imm21_UJ__h28706,
		stage1_rg_stage_input_BITS_30_TO_10__q3;
  wire [19 : 0] imm20__h16472;
  wire [12 : 0] SEXT_stageD_rg_data_415_BIT_76_432_CONCAT_stag_ETC___d1510,
		decoded_instr_imm13_SB__h28704,
		stage1_rg_stage_input_BITS_63_TO_51__q2;
  wire [11 : 0] decoded_instr_imm12_S__h28703,
		imm12__h14371,
		imm12__h14708,
		imm12__h16344,
		imm12__h17013,
		imm12__h17228,
		imm12__h17424,
		imm12__h17761,
		imm12__h19382,
		imm12__h19734,
		offset__h15078,
		stage1_rg_stage_input_BITS_75_TO_64__q7,
		stage1_rg_stage_input_BITS_87_TO_76__q22;
<<<<<<< HEAD
  wire [9 : 0] decoded_instr_funct10__h28665,
	       nzimm10__h16975,
	       nzimm10__h17190;
  wire [8 : 0] offset__h15673, offset__h19260;
  wire [7 : 0] offset__h14207, offset__h19632;
  wire [6 : 0] offset__h14614;
  wire [5 : 0] imm6__h16306, shamt__h9716;
  wire [4 : 0] offset_BITS_4_TO_0___h14603,
	       offset_BITS_4_TO_0___h15034,
	       offset_BITS_4_TO_0___h19973,
	       rd__h14674,
	       rs1__h14673,
	       td1_rd__h33357,
	       trace_data_rd__h39865,
	       x_out_data_to_stage2_rd__h9448,
	       x_out_data_to_stage2_trace_data_rd__h26006;
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
  wire [9 : 0] decoded_instr_funct10__h28701,
	       nzimm10__h17011,
	       nzimm10__h17226;
  wire [8 : 0] offset__h15709, offset__h19296;
  wire [7 : 0] offset__h14243, offset__h19668;
  wire [6 : 0] offset__h14650;
  wire [5 : 0] imm6__h16342, shamt__h9752;
  wire [4 : 0] offset_BITS_4_TO_0___h14639,
	       offset_BITS_4_TO_0___h15070,
	       offset_BITS_4_TO_0___h20009,
	       rd__h14710,
	       rs1__h14709,
	       td1_rd__h33393,
	       trace_data_rd__h39901,
	       x_out_data_to_stage2_rd__h9484,
	       x_out_data_to_stage2_trace_data_rd__h26042;
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
  wire [3 : 0] IF_NOT_csr_regfile_read_mstatus__0_BITS_14_TO__ETC___d974,
	       IF_NOT_stage1_rg_stage_input_20_BITS_104_TO_98_ETC___d2216,
	       IF_NOT_stage1_rg_stage_input_20_BITS_112_TO_11_ETC___d918,
	       IF_rg_cur_priv_9_EQ_0b11_33_OR_rg_cur_priv_9_E_ETC___d962,
	       IF_stage1_rg_stage_input_20_BITS_112_TO_110_49_ETC___d924,
	       IF_stage1_rg_stage_input_20_BITS_112_TO_110_49_ETC___d928,
	       IF_stage1_rg_stage_input_20_BITS_144_TO_140_31_ETC___d966,
	       IF_stage1_rg_stage_input_20_BITS_151_TO_145_47_ETC___d2215,
	       IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d992,
<<<<<<< HEAD
<<<<<<< HEAD
	       alu_outputs___1_exc_code__h10121,
	       cur_verbosity__h3308,
	       x_out_trap_info_exc_code__h12876;
  wire [2 : 0] IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d1086,
	       rm__h10253,
	       x_out_data_to_stage2_rounding_mode__h9376;
=======
	       alu_outputs___1_exc_code__h10199,
=======
	       alu_outputs___1_exc_code__h10235,
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
	       cur_verbosity__h3292,
	       x_out_trap_info_exc_code__h12990;
  wire [2 : 0] IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d1086,
<<<<<<< HEAD
	       rm__h10331,
	       x_out_data_to_stage2_rounding_mode__h9454;
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
	       rm__h10367,
	       x_out_data_to_stage2_rounding_mode__h9490;
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
  wire [1 : 0] IF_NOT_near_mem_dmem_valid__38_60_OR_NOT_near__ETC___d271,
	       IF_NOT_near_mem_dmem_valid__38_60_OR_NOT_near__ETC___d297,
	       IF_NOT_stage2_rg_full_14_51_OR_stage2_rg_stage_ETC___d302,
	       IF_near_mem_dmem_valid__38_AND_NOT_near_mem_dm_ETC___d269,
	       IF_near_mem_dmem_valid__38_THEN_IF_near_mem_dm_ETC___d141,
	       IF_stage2_fbox_valid__44_THEN_2_ELSE_1___d145,
	       IF_stage2_mbox_valid__42_THEN_2_ELSE_1___d143,
	       IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150,
	       IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d278,
<<<<<<< HEAD
<<<<<<< HEAD
	       epoch__h29546,
	       sxl__h7225,
	       uxl__h7226,
	       v__h23141;
=======
	       epoch__h29624,
	       sxl__h7303,
	       uxl__h7304,
	       v__h23219;
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
	       epoch__h29660,
	       sxl__h7339,
	       uxl__h7340,
	       v__h23255;
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
  wire IF_IF_stage1_rg_stage_input_20_BITS_151_TO_145_ETC___d1405,
       IF_NOT_stage1_rg_full_19_15_OR_NOT_stage1_rg_s_ETC___d2175,
       IF_NOT_stage1_rg_stage_input_20_BITS_335_TO_33_ETC___d2043,
       IF_stage1_rg_stage_input_20_BITS_139_TO_135_23_ETC___d384,
       IF_stage1_rg_stage_input_20_BITS_139_TO_135_23_ETC___d386,
       IF_stage1_rg_stage_input_20_BITS_139_TO_135_23_ETC___d388,
       IF_stage1_rg_stage_input_20_BITS_151_TO_145_47_ETC___d713,
       IF_stage1_rg_stage_input_20_BITS_151_TO_145_47_ETC___d724,
       IF_stage1_rg_stage_input_20_BITS_151_TO_145_47_ETC___d906,
       IF_stage1_rg_stage_input_20_BITS_151_TO_145_47_ETC___d908,
       IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d2066,
       IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d2069,
       IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d2330,
       IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d2371,
       IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d2399,
       IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d2038,
       IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d324,
       IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d326,
       IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d911,
       NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51,
       NOT_IF_stage2_rg_full_14_THEN_IF_stage2_rg_sta_ETC___d2005,
       NOT_IF_stage2_rg_full_14_THEN_IF_stage2_rg_sta_ETC___d2078,
       NOT_IF_stage2_rg_full_14_THEN_IF_stage2_rg_sta_ETC___d727,
       NOT_cfg_verbosity_read__8_ULE_1_993___d1994,
       NOT_csr_regfile_interrupt_pending_rg_cur_priv__ETC___d2169,
       NOT_csr_regfile_interrupt_pending_rg_cur_priv__ETC___d2438,
       NOT_csr_regfile_read_mstatus__0_BITS_14_TO_13__ETC___d891,
       NOT_near_mem_imem_pc_BITS_63_TO_2_EQ_imem_rg_p_ETC___d1978,
       NOT_near_mem_imem_pc_BITS_63_TO_2_EQ_imem_rg_p_ETC___d2526,
       NOT_near_mem_imem_pc_BITS_63_TO_2_EQ_imem_rg_p_ETC___d2539,
       NOT_near_mem_imem_pc_BITS_63_TO_2_EQ_imem_rg_p_ETC___d2630,
       NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9_80_ETC___d1832,
       NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9_80_ETC___d1834,
       NOT_rg_cur_priv_9_EQ_0b11_33_384_AND_NOT_rg_cu_ETC___d1390,
       NOT_stage1_rg_full_19_15_OR_stage1_rg_stage_in_ETC___d2090,
       NOT_stage1_rg_full_19_15_OR_stage1_rg_stage_in_ETC___d2092,
       NOT_stage1_rg_full_19_15_OR_stage1_rg_stage_in_ETC___d2094,
       NOT_stage1_rg_full_19_15_OR_stage1_rg_stage_in_ETC___d2095,
       NOT_stage1_rg_stage_input_20_BITS_112_TO_110_4_ETC___d431,
       NOT_stage1_rg_stage_input_20_BITS_335_TO_334_2_ETC___d1065,
       NOT_stage1_rg_stage_input_20_BITS_335_TO_334_2_ETC___d2028,
       NOT_stage1_rg_stage_input_20_BITS_335_TO_334_2_ETC___d2041,
       NOT_stage1_rg_stage_input_20_BITS_335_TO_334_2_ETC___d2159,
       NOT_stage1_rg_stage_input_20_BITS_335_TO_334_2_ETC___d2161,
       NOT_stage1_rg_stage_input_20_BITS_335_TO_334_2_ETC___d2163,
       NOT_stage1_rg_stage_input_20_BITS_335_TO_334_2_ETC___d2589,
       NOT_stage1_rg_stage_input_20_BITS_335_TO_334_2_ETC___d2605,
       NOT_stage1_rg_stage_input_20_BITS_335_TO_334_2_ETC___d2610,
       NOT_stage1_rg_stage_input_20_BITS_335_TO_334_2_ETC___d731,
       NOT_stage1_rg_stage_input_20_BIT_332_46_32_AND_ETC___d2436,
       csr_regfile_csr_mip_read__011_EQ_rg_prev_mip_012___d2013,
       csr_regfile_interrupt_pending_rg_cur_priv_9_03_ETC___d2034,
       csr_regfile_interrupt_pending_rg_cur_priv_9_03_ETC___d2591,
       csr_regfile_interrupt_pending_rg_cur_priv_9_03_ETC___d2592,
       csr_regfile_read_misa__7_BIT_2_420_AND_stageD__ETC___d1495,
       csr_regfile_read_misa__7_BIT_2_420_AND_stageD__ETC___d1501,
       csr_regfile_read_mstatus__0_BITS_14_TO_13_2_EQ_ETC___d698,
       f_reset_reqs_i_notEmpty__942_AND_stageF_f_rese_ETC___d1954,
       fpr_regfile_RDY_server_reset_request_put__939__ETC___d1957,
       near_mem_imem_pc_BITS_63_TO_2_EQ_imem_rg_pc_BI_ETC___d8,
       near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9_805_OR_ETC___d1838,
       near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9_805_OR_ETC___d1840,
       near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9___d1805,
       near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1936,
       rg_cur_priv_9_EQ_0b11_33_OR_rg_cur_priv_9_EQ_0_ETC___d1375,
       rg_cur_priv_9_EQ_0b11_33_OR_rg_cur_priv_9_EQ_0_ETC___d960,
       rg_state_2_EQ_11_5_AND_csr_regfile_wfi_resume__ETC___d2552,
       rg_state_2_EQ_4_004_AND_NOT_stage1_rg_stage_in_ETC___d2443,
       rg_state_2_EQ_4_004_AND_NOT_stage1_rg_stage_in_ETC___d2506,
       rg_state_2_EQ_4_004_AND_NOT_stage1_rg_stage_in_ETC___d2522,
       rg_state_2_EQ_4_004_AND_NOT_stage1_rg_stage_in_ETC___d2535,
       rg_state_2_EQ_4_004_AND_NOT_stage1_rg_stage_in_ETC___d2543,
       rg_state_2_EQ_4_004_AND_NOT_stage1_rg_stage_in_ETC___d2548,
       rg_state_2_EQ_4_004_AND_NOT_stage1_rg_stage_in_ETC___d2579,
       rg_state_2_EQ_4_004_AND_NOT_stage1_rg_stage_in_ETC___d2612,
       rg_state_2_EQ_4_004_AND_NOT_stage3_rg_full_9_0_ETC___d2412,
       rg_state_2_EQ_4_004_AND_stage3_rg_full_9_OR_NO_ETC___d2088,
<<<<<<< HEAD
       rg_state_2_EQ_5_556_OR_rg_state_2_EQ_4_004_AND_ETC___d2565,
       rg_state_2_EQ_5_556_OR_rg_state_2_EQ_4_004_AND_ETC___d2566,
       rg_state_2_EQ_7_498_AND_NOT_stageF_rg_full_823_ETC___d2499,
=======
       rg_state_2_EQ_5_418_AND_NOT_stageF_rg_full_823_ETC___d2419,
       rg_state_2_EQ_7_562_OR_rg_state_2_EQ_4_004_AND_ETC___d2571,
       rg_state_2_EQ_7_562_OR_rg_state_2_EQ_4_004_AND_ETC___d2572,
       rg_state_2_EQ_8_504_AND_NOT_stageF_rg_full_823_ETC___d2505,
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
       stage1_rg_full_19_AND_NOT_stage1_rg_stage_inpu_ETC___d2008,
       stage1_rg_full_19_AND_NOT_stage1_rg_stage_inpu_ETC___d2402,
       stage1_rg_full_19_AND_NOT_stage1_rg_stage_inpu_ETC___d914,
       stage1_rg_stage_input_20_BITS_112_TO_110_49_EQ_ETC___d751,
       stage1_rg_stage_input_20_BITS_144_TO_140_31_EQ_ETC___d939,
       stage1_rg_stage_input_20_BITS_151_TO_145_47_EQ_ETC___d744,
       stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d1344,
       stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d2050,
       stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d2055,
       stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d2060,
       stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d2064,
       stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d2167,
       stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d2172,
       stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d2322,
       stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d322,
       stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d340,
       stage3_rg_full_9_OR_NOT_IF_stage2_rg_full_14_T_ETC___d2086,
       stage3_rg_stage3_01_BITS_75_TO_71_10_EQ_stage1_ETC___d370,
       stage3_rg_stage3_01_BITS_75_TO_71_10_EQ_stage1_ETC___d378,
       stageD_f_reset_rsps_i_notEmpty__969_AND_stage1_ETC___d1984,
       stageF_rg_full_823_AND_near_mem_imem_valid_AND_ETC___d1849,
       stageF_rg_full_823_AND_near_mem_imem_valid_AND_ETC___d1855,
       stageF_rg_full_823_AND_near_mem_imem_valid_AND_ETC___d1859,
       stageF_rg_full_823_AND_near_mem_imem_valid_AND_ETC___d1863,
       stageF_rg_full_823_AND_near_mem_imem_valid_AND_ETC___d1867,
       stageF_rg_full_823_AND_near_mem_imem_valid_AND_ETC___d1871,
       stageF_rg_full_823_AND_near_mem_imem_valid_AND_ETC___d1875,
       stageF_rg_full_823_AND_near_mem_imem_valid_AND_ETC___d1879,
       stageF_rg_full_823_AND_near_mem_imem_valid_AND_ETC___d1883,
       stageF_rg_full_823_AND_near_mem_imem_valid_AND_ETC___d1887,
       stageF_rg_full_823_AND_near_mem_imem_valid_AND_ETC___d1891,
       stageF_rg_full_823_AND_near_mem_imem_valid_AND_ETC___d1895,
       stageF_rg_full_823_AND_near_mem_imem_valid_AND_ETC___d1899,
       stageF_rg_full_823_AND_near_mem_imem_valid_AND_ETC___d1903,
       stageF_rg_full_823_AND_near_mem_imem_valid_AND_ETC___d1907;

  // action method hart0_server_reset_request_put
  assign RDY_hart0_server_reset_request_put = f_reset_reqs$FULL_N ;
  assign CAN_FIRE_hart0_server_reset_request_put = f_reset_reqs$FULL_N ;
  assign WILL_FIRE_hart0_server_reset_request_put =
	     EN_hart0_server_reset_request_put ;

  // actionvalue method hart0_server_reset_response_get
  assign hart0_server_reset_response_get = f_reset_rsps$D_OUT ;
  assign RDY_hart0_server_reset_response_get = f_reset_rsps$EMPTY_N ;
  assign CAN_FIRE_hart0_server_reset_response_get = f_reset_rsps$EMPTY_N ;
  assign WILL_FIRE_hart0_server_reset_response_get =
	     EN_hart0_server_reset_response_get ;

  // value method imem_master_m_awvalid
  assign imem_master_awvalid = near_mem$imem_master_awvalid ;

  // value method imem_master_m_awid
  assign imem_master_awid = near_mem$imem_master_awid ;

  // value method imem_master_m_awaddr
  assign imem_master_awaddr = near_mem$imem_master_awaddr ;

  // value method imem_master_m_awlen
  assign imem_master_awlen = near_mem$imem_master_awlen ;

  // value method imem_master_m_awsize
  assign imem_master_awsize = near_mem$imem_master_awsize ;

  // value method imem_master_m_awburst
  assign imem_master_awburst = near_mem$imem_master_awburst ;

  // value method imem_master_m_awlock
  assign imem_master_awlock = near_mem$imem_master_awlock ;

  // value method imem_master_m_awcache
  assign imem_master_awcache = near_mem$imem_master_awcache ;

  // value method imem_master_m_awprot
  assign imem_master_awprot = near_mem$imem_master_awprot ;

  // value method imem_master_m_awqos
  assign imem_master_awqos = near_mem$imem_master_awqos ;

  // value method imem_master_m_awregion
  assign imem_master_awregion = near_mem$imem_master_awregion ;

  // action method imem_master_m_awready
  assign CAN_FIRE_imem_master_m_awready = 1'd1 ;
  assign WILL_FIRE_imem_master_m_awready = 1'd1 ;

  // value method imem_master_m_wvalid
  assign imem_master_wvalid = near_mem$imem_master_wvalid ;

  // value method imem_master_m_wdata
  assign imem_master_wdata = near_mem$imem_master_wdata ;

  // value method imem_master_m_wstrb
  assign imem_master_wstrb = near_mem$imem_master_wstrb ;

  // value method imem_master_m_wlast
  assign imem_master_wlast = near_mem$imem_master_wlast ;

  // action method imem_master_m_wready
  assign CAN_FIRE_imem_master_m_wready = 1'd1 ;
  assign WILL_FIRE_imem_master_m_wready = 1'd1 ;

  // action method imem_master_m_bvalid
  assign CAN_FIRE_imem_master_m_bvalid = 1'd1 ;
  assign WILL_FIRE_imem_master_m_bvalid = 1'd1 ;

  // value method imem_master_m_bready
  assign imem_master_bready = near_mem$imem_master_bready ;

  // value method imem_master_m_arvalid
  assign imem_master_arvalid = near_mem$imem_master_arvalid ;

  // value method imem_master_m_arid
  assign imem_master_arid = near_mem$imem_master_arid ;

  // value method imem_master_m_araddr
  assign imem_master_araddr = near_mem$imem_master_araddr ;

  // value method imem_master_m_arlen
  assign imem_master_arlen = near_mem$imem_master_arlen ;

  // value method imem_master_m_arsize
  assign imem_master_arsize = near_mem$imem_master_arsize ;

  // value method imem_master_m_arburst
  assign imem_master_arburst = near_mem$imem_master_arburst ;

  // value method imem_master_m_arlock
  assign imem_master_arlock = near_mem$imem_master_arlock ;

  // value method imem_master_m_arcache
  assign imem_master_arcache = near_mem$imem_master_arcache ;

  // value method imem_master_m_arprot
  assign imem_master_arprot = near_mem$imem_master_arprot ;

  // value method imem_master_m_arqos
  assign imem_master_arqos = near_mem$imem_master_arqos ;

  // value method imem_master_m_arregion
  assign imem_master_arregion = near_mem$imem_master_arregion ;

  // action method imem_master_m_arready
  assign CAN_FIRE_imem_master_m_arready = 1'd1 ;
  assign WILL_FIRE_imem_master_m_arready = 1'd1 ;

  // action method imem_master_m_rvalid
  assign CAN_FIRE_imem_master_m_rvalid = 1'd1 ;
  assign WILL_FIRE_imem_master_m_rvalid = 1'd1 ;

  // value method imem_master_m_rready
  assign imem_master_rready = near_mem$imem_master_rready ;

  // value method dmem_master_m_awvalid
  assign dmem_master_awvalid = near_mem$dmem_master_awvalid ;

  // value method dmem_master_m_awid
  assign dmem_master_awid = near_mem$dmem_master_awid ;

  // value method dmem_master_m_awaddr
  assign dmem_master_awaddr = near_mem$dmem_master_awaddr ;

  // value method dmem_master_m_awlen
  assign dmem_master_awlen = near_mem$dmem_master_awlen ;

  // value method dmem_master_m_awsize
  assign dmem_master_awsize = near_mem$dmem_master_awsize ;

  // value method dmem_master_m_awburst
  assign dmem_master_awburst = near_mem$dmem_master_awburst ;

  // value method dmem_master_m_awlock
  assign dmem_master_awlock = near_mem$dmem_master_awlock ;

  // value method dmem_master_m_awcache
  assign dmem_master_awcache = near_mem$dmem_master_awcache ;

  // value method dmem_master_m_awprot
  assign dmem_master_awprot = near_mem$dmem_master_awprot ;

  // value method dmem_master_m_awqos
  assign dmem_master_awqos = near_mem$dmem_master_awqos ;

  // value method dmem_master_m_awregion
  assign dmem_master_awregion = near_mem$dmem_master_awregion ;

  // action method dmem_master_m_awready
  assign CAN_FIRE_dmem_master_m_awready = 1'd1 ;
  assign WILL_FIRE_dmem_master_m_awready = 1'd1 ;

  // value method dmem_master_m_wvalid
  assign dmem_master_wvalid = near_mem$dmem_master_wvalid ;

  // value method dmem_master_m_wdata
  assign dmem_master_wdata = near_mem$dmem_master_wdata ;

  // value method dmem_master_m_wstrb
  assign dmem_master_wstrb = near_mem$dmem_master_wstrb ;

  // value method dmem_master_m_wlast
  assign dmem_master_wlast = near_mem$dmem_master_wlast ;

  // action method dmem_master_m_wready
  assign CAN_FIRE_dmem_master_m_wready = 1'd1 ;
  assign WILL_FIRE_dmem_master_m_wready = 1'd1 ;

  // action method dmem_master_m_bvalid
  assign CAN_FIRE_dmem_master_m_bvalid = 1'd1 ;
  assign WILL_FIRE_dmem_master_m_bvalid = 1'd1 ;

  // value method dmem_master_m_bready
  assign dmem_master_bready = near_mem$dmem_master_bready ;

  // value method dmem_master_m_arvalid
  assign dmem_master_arvalid = near_mem$dmem_master_arvalid ;

  // value method dmem_master_m_arid
  assign dmem_master_arid = near_mem$dmem_master_arid ;

  // value method dmem_master_m_araddr
  assign dmem_master_araddr = near_mem$dmem_master_araddr ;

  // value method dmem_master_m_arlen
  assign dmem_master_arlen = near_mem$dmem_master_arlen ;

  // value method dmem_master_m_arsize
  assign dmem_master_arsize = near_mem$dmem_master_arsize ;

  // value method dmem_master_m_arburst
  assign dmem_master_arburst = near_mem$dmem_master_arburst ;

  // value method dmem_master_m_arlock
  assign dmem_master_arlock = near_mem$dmem_master_arlock ;

  // value method dmem_master_m_arcache
  assign dmem_master_arcache = near_mem$dmem_master_arcache ;

  // value method dmem_master_m_arprot
  assign dmem_master_arprot = near_mem$dmem_master_arprot ;

  // value method dmem_master_m_arqos
  assign dmem_master_arqos = near_mem$dmem_master_arqos ;

  // value method dmem_master_m_arregion
  assign dmem_master_arregion = near_mem$dmem_master_arregion ;

  // action method dmem_master_m_arready
  assign CAN_FIRE_dmem_master_m_arready = 1'd1 ;
  assign WILL_FIRE_dmem_master_m_arready = 1'd1 ;

  // action method dmem_master_m_rvalid
  assign CAN_FIRE_dmem_master_m_rvalid = 1'd1 ;
  assign WILL_FIRE_dmem_master_m_rvalid = 1'd1 ;

  // value method dmem_master_m_rready
  assign dmem_master_rready = near_mem$dmem_master_rready ;

  // action method m_external_interrupt_req
  assign CAN_FIRE_m_external_interrupt_req = 1'd1 ;
  assign WILL_FIRE_m_external_interrupt_req = 1'd1 ;

  // action method s_external_interrupt_req
  assign CAN_FIRE_s_external_interrupt_req = 1'd1 ;
  assign WILL_FIRE_s_external_interrupt_req = 1'd1 ;

  // action method software_interrupt_req
  assign CAN_FIRE_software_interrupt_req = 1'd1 ;
  assign WILL_FIRE_software_interrupt_req = 1'd1 ;

  // action method timer_interrupt_req
  assign CAN_FIRE_timer_interrupt_req = 1'd1 ;
  assign WILL_FIRE_timer_interrupt_req = 1'd1 ;

  // action method nmi_req
  assign CAN_FIRE_nmi_req = 1'd1 ;
  assign WILL_FIRE_nmi_req = 1'd1 ;

  // action method set_verbosity
  assign RDY_set_verbosity = 1'd1 ;
  assign CAN_FIRE_set_verbosity = 1'd1 ;
  assign WILL_FIRE_set_verbosity = EN_set_verbosity ;

  // actionvalue method trace_data_out_get
  assign trace_data_out_get = f_trace_data$D_OUT ;
  assign RDY_trace_data_out_get = f_trace_data$EMPTY_N ;
  assign CAN_FIRE_trace_data_out_get = f_trace_data$EMPTY_N ;
  assign WILL_FIRE_trace_data_out_get = EN_trace_data_out_get ;

  // action method hart0_server_run_halt_request_put
  assign RDY_hart0_server_run_halt_request_put = f_run_halt_reqs$FULL_N ;
  assign CAN_FIRE_hart0_server_run_halt_request_put = f_run_halt_reqs$FULL_N ;
  assign WILL_FIRE_hart0_server_run_halt_request_put =
	     EN_hart0_server_run_halt_request_put ;

  // actionvalue method hart0_server_run_halt_response_get
  assign hart0_server_run_halt_response_get = f_run_halt_rsps$D_OUT ;
  assign RDY_hart0_server_run_halt_response_get = f_run_halt_rsps$EMPTY_N ;
  assign CAN_FIRE_hart0_server_run_halt_response_get =
	     f_run_halt_rsps$EMPTY_N ;
  assign WILL_FIRE_hart0_server_run_halt_response_get =
	     EN_hart0_server_run_halt_response_get ;

  // action method hart0_put_other_req_put
  assign RDY_hart0_put_other_req_put = 1'd1 ;
  assign CAN_FIRE_hart0_put_other_req_put = 1'd1 ;
  assign WILL_FIRE_hart0_put_other_req_put = EN_hart0_put_other_req_put ;

  // action method hart0_gpr_mem_server_request_put
  assign RDY_hart0_gpr_mem_server_request_put = f_gpr_reqs$FULL_N ;
  assign CAN_FIRE_hart0_gpr_mem_server_request_put = f_gpr_reqs$FULL_N ;
  assign WILL_FIRE_hart0_gpr_mem_server_request_put =
	     EN_hart0_gpr_mem_server_request_put ;

  // actionvalue method hart0_gpr_mem_server_response_get
  assign hart0_gpr_mem_server_response_get = f_gpr_rsps$D_OUT ;
  assign RDY_hart0_gpr_mem_server_response_get = f_gpr_rsps$EMPTY_N ;
  assign CAN_FIRE_hart0_gpr_mem_server_response_get = f_gpr_rsps$EMPTY_N ;
  assign WILL_FIRE_hart0_gpr_mem_server_response_get =
	     EN_hart0_gpr_mem_server_response_get ;

  // action method hart0_fpr_mem_server_request_put
  assign RDY_hart0_fpr_mem_server_request_put = f_fpr_reqs$FULL_N ;
  assign CAN_FIRE_hart0_fpr_mem_server_request_put = f_fpr_reqs$FULL_N ;
  assign WILL_FIRE_hart0_fpr_mem_server_request_put =
	     EN_hart0_fpr_mem_server_request_put ;

  // actionvalue method hart0_fpr_mem_server_response_get
  assign hart0_fpr_mem_server_response_get = f_fpr_rsps$D_OUT ;
  assign RDY_hart0_fpr_mem_server_response_get = f_fpr_rsps$EMPTY_N ;
  assign CAN_FIRE_hart0_fpr_mem_server_response_get = f_fpr_rsps$EMPTY_N ;
  assign WILL_FIRE_hart0_fpr_mem_server_response_get =
	     EN_hart0_fpr_mem_server_response_get ;

  // action method hart0_csr_mem_server_request_put
  assign RDY_hart0_csr_mem_server_request_put = f_csr_reqs$FULL_N ;
  assign CAN_FIRE_hart0_csr_mem_server_request_put = f_csr_reqs$FULL_N ;
  assign WILL_FIRE_hart0_csr_mem_server_request_put =
	     EN_hart0_csr_mem_server_request_put ;

  // actionvalue method hart0_csr_mem_server_response_get
  assign hart0_csr_mem_server_response_get = f_csr_rsps$D_OUT ;
  assign RDY_hart0_csr_mem_server_response_get = f_csr_rsps$EMPTY_N ;
  assign CAN_FIRE_hart0_csr_mem_server_response_get = f_csr_rsps$EMPTY_N ;
  assign WILL_FIRE_hart0_csr_mem_server_response_get =
	     EN_hart0_csr_mem_server_response_get ;

  // submodule csr_regfile
  mkCSR_RegFile csr_regfile(.CLK(CLK),
			    .RST_N(RST_N),
			    .access_permitted_1_csr_addr(csr_regfile$access_permitted_1_csr_addr),
			    .access_permitted_1_priv(csr_regfile$access_permitted_1_priv),
			    .access_permitted_1_read_not_write(csr_regfile$access_permitted_1_read_not_write),
			    .access_permitted_2_csr_addr(csr_regfile$access_permitted_2_csr_addr),
			    .access_permitted_2_priv(csr_regfile$access_permitted_2_priv),
			    .access_permitted_2_read_not_write(csr_regfile$access_permitted_2_read_not_write),
			    .csr_counter_read_fault_csr_addr(csr_regfile$csr_counter_read_fault_csr_addr),
			    .csr_counter_read_fault_priv(csr_regfile$csr_counter_read_fault_priv),
			    .csr_ret_actions_from_priv(csr_regfile$csr_ret_actions_from_priv),
			    .csr_trap_actions_exc_code(csr_regfile$csr_trap_actions_exc_code),
			    .csr_trap_actions_from_priv(csr_regfile$csr_trap_actions_from_priv),
			    .csr_trap_actions_interrupt(csr_regfile$csr_trap_actions_interrupt),
			    .csr_trap_actions_nmi(csr_regfile$csr_trap_actions_nmi),
			    .csr_trap_actions_pc(csr_regfile$csr_trap_actions_pc),
			    .csr_trap_actions_xtval(csr_regfile$csr_trap_actions_xtval),
			    .dcsr_break_enters_debug_cur_priv(csr_regfile$dcsr_break_enters_debug_cur_priv),
			    .interrupt_pending_cur_priv(csr_regfile$interrupt_pending_cur_priv),
			    .m_external_interrupt_req_set_not_clear(csr_regfile$m_external_interrupt_req_set_not_clear),
			    .ma_update_fcsr_fflags_flags(csr_regfile$ma_update_fcsr_fflags_flags),
			    .ma_update_mstatus_fs_fs(csr_regfile$ma_update_mstatus_fs_fs),
			    .mav_csr_write_csr_addr(csr_regfile$mav_csr_write_csr_addr),
			    .mav_csr_write_word(csr_regfile$mav_csr_write_word),
			    .mav_read_csr_csr_addr(csr_regfile$mav_read_csr_csr_addr),
			    .nmi_req_set_not_clear(csr_regfile$nmi_req_set_not_clear),
			    .read_csr_csr_addr(csr_regfile$read_csr_csr_addr),
			    .read_csr_port2_csr_addr(csr_regfile$read_csr_port2_csr_addr),
			    .s_external_interrupt_req_set_not_clear(csr_regfile$s_external_interrupt_req_set_not_clear),
			    .software_interrupt_req_set_not_clear(csr_regfile$software_interrupt_req_set_not_clear),
			    .timer_interrupt_req_set_not_clear(csr_regfile$timer_interrupt_req_set_not_clear),
			    .write_dcsr_cause_priv_cause(csr_regfile$write_dcsr_cause_priv_cause),
			    .write_dcsr_cause_priv_priv(csr_regfile$write_dcsr_cause_priv_priv),
			    .write_dpc_pc(csr_regfile$write_dpc_pc),
			    .EN_server_reset_request_put(csr_regfile$EN_server_reset_request_put),
			    .EN_server_reset_response_get(csr_regfile$EN_server_reset_response_get),
			    .EN_mav_read_csr(csr_regfile$EN_mav_read_csr),
			    .EN_mav_csr_write(csr_regfile$EN_mav_csr_write),
			    .EN_ma_update_fcsr_fflags(csr_regfile$EN_ma_update_fcsr_fflags),
			    .EN_ma_update_mstatus_fs(csr_regfile$EN_ma_update_mstatus_fs),
			    .EN_csr_trap_actions(csr_regfile$EN_csr_trap_actions),
			    .EN_csr_ret_actions(csr_regfile$EN_csr_ret_actions),
			    .EN_csr_minstret_incr(csr_regfile$EN_csr_minstret_incr),
			    .EN_write_dpc(csr_regfile$EN_write_dpc),
			    .EN_write_dcsr_cause_priv(csr_regfile$EN_write_dcsr_cause_priv),
			    .EN_debug(csr_regfile$EN_debug),
			    .RDY_server_reset_request_put(csr_regfile$RDY_server_reset_request_put),
			    .RDY_server_reset_response_get(csr_regfile$RDY_server_reset_response_get),
			    .read_csr(csr_regfile$read_csr),
			    .read_csr_port2(csr_regfile$read_csr_port2),
			    .mav_read_csr(),
			    .mav_csr_write(csr_regfile$mav_csr_write),
			    .read_frm(csr_regfile$read_frm),
			    .read_misa(csr_regfile$read_misa),
			    .read_mstatus(csr_regfile$read_mstatus),
			    .read_sstatus(csr_regfile$read_sstatus),
			    .read_ustatus(),
			    .read_satp(csr_regfile$read_satp),
			    .csr_trap_actions(csr_regfile$csr_trap_actions),
			    .RDY_csr_trap_actions(),
			    .csr_ret_actions(csr_regfile$csr_ret_actions),
			    .RDY_csr_ret_actions(),
			    .read_csr_minstret(csr_regfile$read_csr_minstret),
			    .read_csr_mcycle(csr_regfile$read_csr_mcycle),
			    .read_csr_mtime(),
			    .access_permitted_1(csr_regfile$access_permitted_1),
			    .access_permitted_2(csr_regfile$access_permitted_2),
			    .csr_counter_read_fault(),
			    .csr_mip_read(csr_regfile$csr_mip_read),
			    .interrupt_pending(csr_regfile$interrupt_pending),
			    .wfi_resume(csr_regfile$wfi_resume),
			    .nmi_pending(csr_regfile$nmi_pending),
			    .read_dpc(csr_regfile$read_dpc),
			    .RDY_read_dpc(),
			    .RDY_write_dpc(),
			    .dcsr_break_enters_debug(csr_regfile$dcsr_break_enters_debug),
			    .RDY_dcsr_break_enters_debug(),
			    .read_dcsr_step(csr_regfile$read_dcsr_step),
			    .RDY_read_dcsr_step(),
			    .RDY_debug());

  // submodule f_csr_reqs
  FIFO2 #(.width(32'd77), .guarded(32'd1)) f_csr_reqs(.RST(RST_N),
						      .CLK(CLK),
						      .D_IN(f_csr_reqs$D_IN),
						      .ENQ(f_csr_reqs$ENQ),
						      .DEQ(f_csr_reqs$DEQ),
						      .CLR(f_csr_reqs$CLR),
						      .D_OUT(f_csr_reqs$D_OUT),
						      .FULL_N(f_csr_reqs$FULL_N),
						      .EMPTY_N(f_csr_reqs$EMPTY_N));

  // submodule f_csr_rsps
  FIFO2 #(.width(32'd65), .guarded(32'd1)) f_csr_rsps(.RST(RST_N),
						      .CLK(CLK),
						      .D_IN(f_csr_rsps$D_IN),
						      .ENQ(f_csr_rsps$ENQ),
						      .DEQ(f_csr_rsps$DEQ),
						      .CLR(f_csr_rsps$CLR),
						      .D_OUT(f_csr_rsps$D_OUT),
						      .FULL_N(f_csr_rsps$FULL_N),
						      .EMPTY_N(f_csr_rsps$EMPTY_N));

  // submodule f_fpr_reqs
  FIFO2 #(.width(32'd70), .guarded(32'd1)) f_fpr_reqs(.RST(RST_N),
						      .CLK(CLK),
						      .D_IN(f_fpr_reqs$D_IN),
						      .ENQ(f_fpr_reqs$ENQ),
						      .DEQ(f_fpr_reqs$DEQ),
						      .CLR(f_fpr_reqs$CLR),
						      .D_OUT(f_fpr_reqs$D_OUT),
						      .FULL_N(f_fpr_reqs$FULL_N),
						      .EMPTY_N(f_fpr_reqs$EMPTY_N));

  // submodule f_fpr_rsps
  FIFO2 #(.width(32'd65), .guarded(32'd1)) f_fpr_rsps(.RST(RST_N),
						      .CLK(CLK),
						      .D_IN(f_fpr_rsps$D_IN),
						      .ENQ(f_fpr_rsps$ENQ),
						      .DEQ(f_fpr_rsps$DEQ),
						      .CLR(f_fpr_rsps$CLR),
						      .D_OUT(f_fpr_rsps$D_OUT),
						      .FULL_N(f_fpr_rsps$FULL_N),
						      .EMPTY_N(f_fpr_rsps$EMPTY_N));

  // submodule f_gpr_reqs
  FIFO2 #(.width(32'd70), .guarded(32'd1)) f_gpr_reqs(.RST(RST_N),
						      .CLK(CLK),
						      .D_IN(f_gpr_reqs$D_IN),
						      .ENQ(f_gpr_reqs$ENQ),
						      .DEQ(f_gpr_reqs$DEQ),
						      .CLR(f_gpr_reqs$CLR),
						      .D_OUT(f_gpr_reqs$D_OUT),
						      .FULL_N(f_gpr_reqs$FULL_N),
						      .EMPTY_N(f_gpr_reqs$EMPTY_N));

  // submodule f_gpr_rsps
  FIFO2 #(.width(32'd65), .guarded(32'd1)) f_gpr_rsps(.RST(RST_N),
						      .CLK(CLK),
						      .D_IN(f_gpr_rsps$D_IN),
						      .ENQ(f_gpr_rsps$ENQ),
						      .DEQ(f_gpr_rsps$DEQ),
						      .CLR(f_gpr_rsps$CLR),
						      .D_OUT(f_gpr_rsps$D_OUT),
						      .FULL_N(f_gpr_rsps$FULL_N),
						      .EMPTY_N(f_gpr_rsps$EMPTY_N));

  // submodule f_redirects
  FIFO2 #(.width(32'd130), .guarded(32'd1)) f_redirects(.RST(RST_N),
							.CLK(CLK),
							.D_IN(f_redirects$D_IN),
							.ENQ(f_redirects$ENQ),
							.DEQ(f_redirects$DEQ),
							.CLR(f_redirects$CLR),
							.D_OUT(f_redirects$D_OUT),
							.FULL_N(f_redirects$FULL_N),
							.EMPTY_N(f_redirects$EMPTY_N));

  // submodule f_reset_reqs
  FIFO2 #(.width(32'd1), .guarded(32'd1)) f_reset_reqs(.RST(RST_N),
						       .CLK(CLK),
						       .D_IN(f_reset_reqs$D_IN),
						       .ENQ(f_reset_reqs$ENQ),
						       .DEQ(f_reset_reqs$DEQ),
						       .CLR(f_reset_reqs$CLR),
						       .D_OUT(f_reset_reqs$D_OUT),
						       .FULL_N(f_reset_reqs$FULL_N),
						       .EMPTY_N(f_reset_reqs$EMPTY_N));

  // submodule f_reset_rsps
  FIFO2 #(.width(32'd1), .guarded(32'd1)) f_reset_rsps(.RST(RST_N),
						       .CLK(CLK),
						       .D_IN(f_reset_rsps$D_IN),
						       .ENQ(f_reset_rsps$ENQ),
						       .DEQ(f_reset_rsps$DEQ),
						       .CLR(f_reset_rsps$CLR),
						       .D_OUT(f_reset_rsps$D_OUT),
						       .FULL_N(f_reset_rsps$FULL_N),
						       .EMPTY_N(f_reset_rsps$EMPTY_N));

  // submodule f_run_halt_reqs
  FIFO2 #(.width(32'd1), .guarded(32'd1)) f_run_halt_reqs(.RST(RST_N),
							  .CLK(CLK),
							  .D_IN(f_run_halt_reqs$D_IN),
							  .ENQ(f_run_halt_reqs$ENQ),
							  .DEQ(f_run_halt_reqs$DEQ),
							  .CLR(f_run_halt_reqs$CLR),
							  .D_OUT(f_run_halt_reqs$D_OUT),
							  .FULL_N(f_run_halt_reqs$FULL_N),
							  .EMPTY_N(f_run_halt_reqs$EMPTY_N));

  // submodule f_run_halt_rsps
  FIFO2 #(.width(32'd1), .guarded(32'd1)) f_run_halt_rsps(.RST(RST_N),
							  .CLK(CLK),
							  .D_IN(f_run_halt_rsps$D_IN),
							  .ENQ(f_run_halt_rsps$ENQ),
							  .DEQ(f_run_halt_rsps$DEQ),
							  .CLR(f_run_halt_rsps$CLR),
							  .D_OUT(f_run_halt_rsps$D_OUT),
							  .FULL_N(f_run_halt_rsps$FULL_N),
							  .EMPTY_N(f_run_halt_rsps$EMPTY_N));

  // submodule f_trace_data
  FIFO2 #(.width(32'd362), .guarded(32'd1)) f_trace_data(.RST(RST_N),
							 .CLK(CLK),
							 .D_IN(f_trace_data$D_IN),
							 .ENQ(f_trace_data$ENQ),
							 .DEQ(f_trace_data$DEQ),
							 .CLR(f_trace_data$CLR),
							 .D_OUT(f_trace_data$D_OUT),
							 .FULL_N(f_trace_data$FULL_N),
							 .EMPTY_N(f_trace_data$EMPTY_N));

  // submodule fpr_regfile
  mkFPR_RegFile fpr_regfile(.CLK(CLK),
			    .RST_N(RST_N),
			    .read_rs1_port2_rs1(fpr_regfile$read_rs1_port2_rs1),
			    .read_rs1_rs1(fpr_regfile$read_rs1_rs1),
			    .read_rs2_rs2(fpr_regfile$read_rs2_rs2),
			    .read_rs3_rs3(fpr_regfile$read_rs3_rs3),
			    .write_rd_rd(fpr_regfile$write_rd_rd),
			    .write_rd_rd_val(fpr_regfile$write_rd_rd_val),
			    .EN_server_reset_request_put(fpr_regfile$EN_server_reset_request_put),
			    .EN_server_reset_response_get(fpr_regfile$EN_server_reset_response_get),
			    .EN_write_rd(fpr_regfile$EN_write_rd),
			    .RDY_server_reset_request_put(fpr_regfile$RDY_server_reset_request_put),
			    .RDY_server_reset_response_get(fpr_regfile$RDY_server_reset_response_get),
			    .read_rs1(fpr_regfile$read_rs1),
			    .read_rs1_port2(fpr_regfile$read_rs1_port2),
			    .read_rs2(fpr_regfile$read_rs2),
			    .read_rs3(fpr_regfile$read_rs3));

  // submodule gpr_regfile
  mkGPR_RegFile gpr_regfile(.CLK(CLK),
			    .RST_N(RST_N),
			    .read_rs1_port2_rs1(gpr_regfile$read_rs1_port2_rs1),
			    .read_rs1_rs1(gpr_regfile$read_rs1_rs1),
			    .read_rs2_rs2(gpr_regfile$read_rs2_rs2),
			    .write_rd_rd(gpr_regfile$write_rd_rd),
			    .write_rd_rd_val(gpr_regfile$write_rd_rd_val),
			    .EN_server_reset_request_put(gpr_regfile$EN_server_reset_request_put),
			    .EN_server_reset_response_get(gpr_regfile$EN_server_reset_response_get),
			    .EN_write_rd(gpr_regfile$EN_write_rd),
			    .RDY_server_reset_request_put(gpr_regfile$RDY_server_reset_request_put),
			    .RDY_server_reset_response_get(gpr_regfile$RDY_server_reset_response_get),
			    .read_rs1(gpr_regfile$read_rs1),
			    .read_rs1_port2(gpr_regfile$read_rs1_port2),
			    .read_rs2(gpr_regfile$read_rs2));

  // submodule near_mem
  mkNear_Mem near_mem(.CLK(CLK),
		      .RST_N(RST_N),
		      .dmem_master_arready(near_mem$dmem_master_arready),
		      .dmem_master_awready(near_mem$dmem_master_awready),
		      .dmem_master_bid(near_mem$dmem_master_bid),
		      .dmem_master_bresp(near_mem$dmem_master_bresp),
		      .dmem_master_bvalid(near_mem$dmem_master_bvalid),
		      .dmem_master_rdata(near_mem$dmem_master_rdata),
		      .dmem_master_rid(near_mem$dmem_master_rid),
		      .dmem_master_rlast(near_mem$dmem_master_rlast),
		      .dmem_master_rresp(near_mem$dmem_master_rresp),
		      .dmem_master_rvalid(near_mem$dmem_master_rvalid),
		      .dmem_master_wready(near_mem$dmem_master_wready),
		      .dmem_req_addr(near_mem$dmem_req_addr),
		      .dmem_req_amo_funct7(near_mem$dmem_req_amo_funct7),
		      .dmem_req_f3(near_mem$dmem_req_f3),
		      .dmem_req_mstatus_MXR(near_mem$dmem_req_mstatus_MXR),
		      .dmem_req_op(near_mem$dmem_req_op),
		      .dmem_req_priv(near_mem$dmem_req_priv),
		      .dmem_req_satp(near_mem$dmem_req_satp),
		      .dmem_req_sstatus_SUM(near_mem$dmem_req_sstatus_SUM),
		      .dmem_req_store_value(near_mem$dmem_req_store_value),
		      .imem_master_arready(near_mem$imem_master_arready),
		      .imem_master_awready(near_mem$imem_master_awready),
		      .imem_master_bid(near_mem$imem_master_bid),
		      .imem_master_bresp(near_mem$imem_master_bresp),
		      .imem_master_bvalid(near_mem$imem_master_bvalid),
		      .imem_master_rdata(near_mem$imem_master_rdata),
		      .imem_master_rid(near_mem$imem_master_rid),
		      .imem_master_rlast(near_mem$imem_master_rlast),
		      .imem_master_rresp(near_mem$imem_master_rresp),
		      .imem_master_rvalid(near_mem$imem_master_rvalid),
		      .imem_master_wready(near_mem$imem_master_wready),
		      .imem_req_addr(near_mem$imem_req_addr),
		      .imem_req_f3(near_mem$imem_req_f3),
		      .imem_req_mstatus_MXR(near_mem$imem_req_mstatus_MXR),
		      .imem_req_priv(near_mem$imem_req_priv),
		      .imem_req_satp(near_mem$imem_req_satp),
		      .imem_req_sstatus_SUM(near_mem$imem_req_sstatus_SUM),
		      .server_fence_request_put(near_mem$server_fence_request_put),
		      .EN_server_reset_request_put(near_mem$EN_server_reset_request_put),
		      .EN_server_reset_response_get(near_mem$EN_server_reset_response_get),
		      .EN_imem_req(near_mem$EN_imem_req),
		      .EN_dmem_req(near_mem$EN_dmem_req),
		      .EN_server_fence_i_request_put(near_mem$EN_server_fence_i_request_put),
		      .EN_server_fence_i_response_get(near_mem$EN_server_fence_i_response_get),
		      .EN_server_fence_request_put(near_mem$EN_server_fence_request_put),
		      .EN_server_fence_response_get(near_mem$EN_server_fence_response_get),
		      .EN_sfence_vma(near_mem$EN_sfence_vma),
		      .RDY_server_reset_request_put(near_mem$RDY_server_reset_request_put),
		      .RDY_server_reset_response_get(near_mem$RDY_server_reset_response_get),
		      .imem_valid(near_mem$imem_valid),
		      .imem_is_i32_not_i16(near_mem$imem_is_i32_not_i16),
		      .imem_pc(near_mem$imem_pc),
		      .imem_instr(near_mem$imem_instr),
		      .imem_exc(near_mem$imem_exc),
		      .imem_exc_code(near_mem$imem_exc_code),
		      .imem_tval(),
		      .imem_master_awvalid(near_mem$imem_master_awvalid),
		      .imem_master_awid(near_mem$imem_master_awid),
		      .imem_master_awaddr(near_mem$imem_master_awaddr),
		      .imem_master_awlen(near_mem$imem_master_awlen),
		      .imem_master_awsize(near_mem$imem_master_awsize),
		      .imem_master_awburst(near_mem$imem_master_awburst),
		      .imem_master_awlock(near_mem$imem_master_awlock),
		      .imem_master_awcache(near_mem$imem_master_awcache),
		      .imem_master_awprot(near_mem$imem_master_awprot),
		      .imem_master_awqos(near_mem$imem_master_awqos),
		      .imem_master_awregion(near_mem$imem_master_awregion),
		      .imem_master_wvalid(near_mem$imem_master_wvalid),
		      .imem_master_wdata(near_mem$imem_master_wdata),
		      .imem_master_wstrb(near_mem$imem_master_wstrb),
		      .imem_master_wlast(near_mem$imem_master_wlast),
		      .imem_master_bready(near_mem$imem_master_bready),
		      .imem_master_arvalid(near_mem$imem_master_arvalid),
		      .imem_master_arid(near_mem$imem_master_arid),
		      .imem_master_araddr(near_mem$imem_master_araddr),
		      .imem_master_arlen(near_mem$imem_master_arlen),
		      .imem_master_arsize(near_mem$imem_master_arsize),
		      .imem_master_arburst(near_mem$imem_master_arburst),
		      .imem_master_arlock(near_mem$imem_master_arlock),
		      .imem_master_arcache(near_mem$imem_master_arcache),
		      .imem_master_arprot(near_mem$imem_master_arprot),
		      .imem_master_arqos(near_mem$imem_master_arqos),
		      .imem_master_arregion(near_mem$imem_master_arregion),
		      .imem_master_rready(near_mem$imem_master_rready),
		      .dmem_valid(near_mem$dmem_valid),
		      .dmem_word64(near_mem$dmem_word64),
		      .dmem_st_amo_val(),
		      .dmem_exc(near_mem$dmem_exc),
		      .dmem_exc_code(near_mem$dmem_exc_code),
		      .dmem_master_awvalid(near_mem$dmem_master_awvalid),
		      .dmem_master_awid(near_mem$dmem_master_awid),
		      .dmem_master_awaddr(near_mem$dmem_master_awaddr),
		      .dmem_master_awlen(near_mem$dmem_master_awlen),
		      .dmem_master_awsize(near_mem$dmem_master_awsize),
		      .dmem_master_awburst(near_mem$dmem_master_awburst),
		      .dmem_master_awlock(near_mem$dmem_master_awlock),
		      .dmem_master_awcache(near_mem$dmem_master_awcache),
		      .dmem_master_awprot(near_mem$dmem_master_awprot),
		      .dmem_master_awqos(near_mem$dmem_master_awqos),
		      .dmem_master_awregion(near_mem$dmem_master_awregion),
		      .dmem_master_wvalid(near_mem$dmem_master_wvalid),
		      .dmem_master_wdata(near_mem$dmem_master_wdata),
		      .dmem_master_wstrb(near_mem$dmem_master_wstrb),
		      .dmem_master_wlast(near_mem$dmem_master_wlast),
		      .dmem_master_bready(near_mem$dmem_master_bready),
		      .dmem_master_arvalid(near_mem$dmem_master_arvalid),
		      .dmem_master_arid(near_mem$dmem_master_arid),
		      .dmem_master_araddr(near_mem$dmem_master_araddr),
		      .dmem_master_arlen(near_mem$dmem_master_arlen),
		      .dmem_master_arsize(near_mem$dmem_master_arsize),
		      .dmem_master_arburst(near_mem$dmem_master_arburst),
		      .dmem_master_arlock(near_mem$dmem_master_arlock),
		      .dmem_master_arcache(near_mem$dmem_master_arcache),
		      .dmem_master_arprot(near_mem$dmem_master_arprot),
		      .dmem_master_arqos(near_mem$dmem_master_arqos),
		      .dmem_master_arregion(near_mem$dmem_master_arregion),
		      .dmem_master_rready(near_mem$dmem_master_rready),
		      .RDY_server_fence_i_request_put(near_mem$RDY_server_fence_i_request_put),
		      .RDY_server_fence_i_response_get(near_mem$RDY_server_fence_i_response_get),
		      .RDY_server_fence_request_put(near_mem$RDY_server_fence_request_put),
		      .RDY_server_fence_response_get(near_mem$RDY_server_fence_response_get),
		      .RDY_sfence_vma());

  // submodule soc_map
  mkSoC_Map soc_map(.CLK(CLK),
		    .RST_N(RST_N),
		    .m_is_IO_addr_addr(soc_map$m_is_IO_addr_addr),
		    .m_is_mem_addr_addr(soc_map$m_is_mem_addr_addr),
		    .m_is_near_mem_IO_addr_addr(soc_map$m_is_near_mem_IO_addr_addr),
		    .m_plic_addr_base(),
		    .m_plic_addr_size(),
		    .m_plic_addr_lim(),
		    .m_near_mem_io_addr_base(),
		    .m_near_mem_io_addr_size(),
		    .m_near_mem_io_addr_lim(),
		    .m_flash_mem_addr_base(),
		    .m_flash_mem_addr_size(),
		    .m_flash_mem_addr_lim(),
		    .m_ethernet_0_addr_base(),
		    .m_ethernet_0_addr_size(),
		    .m_ethernet_0_addr_lim(),
		    .m_dma_0_addr_base(),
		    .m_dma_0_addr_size(),
		    .m_dma_0_addr_lim(),
		    .m_uart16550_0_addr_base(),
		    .m_uart16550_0_addr_size(),
		    .m_uart16550_0_addr_lim(),
		    .m_gpio_0_addr_base(),
		    .m_gpio_0_addr_size(),
		    .m_gpio_0_addr_lim(),
		    .m_boot_rom_addr_base(),
		    .m_boot_rom_addr_size(),
		    .m_boot_rom_addr_lim(),
		    .m_ddr4_0_uncached_addr_base(),
		    .m_ddr4_0_uncached_addr_size(),
		    .m_ddr4_0_uncached_addr_lim(),
		    .m_ddr4_0_cached_addr_base(),
		    .m_ddr4_0_cached_addr_size(),
		    .m_ddr4_0_cached_addr_lim(),
		    .m_is_mem_addr(),
		    .m_is_IO_addr(),
		    .m_is_near_mem_IO_addr(),
		    .m_pc_reset_value(soc_map$m_pc_reset_value),
		    .m_mtvec_reset_value(),
		    .m_nmivec_reset_value());

  // submodule stage1_f_reset_reqs
  FIFO20 #(.guarded(32'd1)) stage1_f_reset_reqs(.RST(RST_N),
						.CLK(CLK),
						.ENQ(stage1_f_reset_reqs$ENQ),
						.DEQ(stage1_f_reset_reqs$DEQ),
						.CLR(stage1_f_reset_reqs$CLR),
						.FULL_N(stage1_f_reset_reqs$FULL_N),
						.EMPTY_N(stage1_f_reset_reqs$EMPTY_N));

  // submodule stage1_f_reset_rsps
  FIFO20 #(.guarded(32'd1)) stage1_f_reset_rsps(.RST(RST_N),
						.CLK(CLK),
						.ENQ(stage1_f_reset_rsps$ENQ),
						.DEQ(stage1_f_reset_rsps$DEQ),
						.CLR(stage1_f_reset_rsps$CLR),
						.FULL_N(stage1_f_reset_rsps$FULL_N),
						.EMPTY_N(stage1_f_reset_rsps$EMPTY_N));

  // submodule stage2_f_reset_reqs
  FIFO20 #(.guarded(32'd1)) stage2_f_reset_reqs(.RST(RST_N),
						.CLK(CLK),
						.ENQ(stage2_f_reset_reqs$ENQ),
						.DEQ(stage2_f_reset_reqs$DEQ),
						.CLR(stage2_f_reset_reqs$CLR),
						.FULL_N(stage2_f_reset_reqs$FULL_N),
						.EMPTY_N(stage2_f_reset_reqs$EMPTY_N));

  // submodule stage2_f_reset_rsps
  FIFO20 #(.guarded(32'd1)) stage2_f_reset_rsps(.RST(RST_N),
						.CLK(CLK),
						.ENQ(stage2_f_reset_rsps$ENQ),
						.DEQ(stage2_f_reset_rsps$DEQ),
						.CLR(stage2_f_reset_rsps$CLR),
						.FULL_N(stage2_f_reset_rsps$FULL_N),
						.EMPTY_N(stage2_f_reset_rsps$EMPTY_N));

  // submodule stage2_fbox
  mkFBox_Top stage2_fbox(.CLK(CLK),
			 .RST_N(RST_N),
			 .req_f7(stage2_fbox$req_f7),
			 .req_opcode(stage2_fbox$req_opcode),
			 .req_rm(stage2_fbox$req_rm),
			 .req_rs2(stage2_fbox$req_rs2),
			 .req_v1(stage2_fbox$req_v1),
			 .req_v2(stage2_fbox$req_v2),
			 .req_v3(stage2_fbox$req_v3),
			 .EN_server_reset_request_put(stage2_fbox$EN_server_reset_request_put),
			 .EN_server_reset_response_get(stage2_fbox$EN_server_reset_response_get),
			 .EN_req(stage2_fbox$EN_req),
			 .RDY_server_reset_request_put(stage2_fbox$RDY_server_reset_request_put),
			 .RDY_server_reset_response_get(stage2_fbox$RDY_server_reset_response_get),
			 .valid(stage2_fbox$valid),
			 .word_fst(stage2_fbox$word_fst),
			 .word_snd(stage2_fbox$word_snd));

  // submodule stage2_mbox
  mkRISCV_MBox stage2_mbox(.CLK(CLK),
			   .RST_N(RST_N),
			   .req_f3(stage2_mbox$req_f3),
			   .req_is_OP_not_OP_32(stage2_mbox$req_is_OP_not_OP_32),
			   .req_v1(stage2_mbox$req_v1),
			   .req_v2(stage2_mbox$req_v2),
			   .set_verbosity_verbosity(stage2_mbox$set_verbosity_verbosity),
			   .EN_set_verbosity(stage2_mbox$EN_set_verbosity),
			   .EN_req_reset(stage2_mbox$EN_req_reset),
			   .EN_rsp_reset(stage2_mbox$EN_rsp_reset),
			   .EN_req(stage2_mbox$EN_req),
			   .RDY_set_verbosity(),
			   .RDY_req_reset(),
			   .RDY_rsp_reset(),
			   .valid(stage2_mbox$valid),
			   .word(stage2_mbox$word));

  // submodule stage3_f_reset_reqs
  FIFO20 #(.guarded(32'd1)) stage3_f_reset_reqs(.RST(RST_N),
						.CLK(CLK),
						.ENQ(stage3_f_reset_reqs$ENQ),
						.DEQ(stage3_f_reset_reqs$DEQ),
						.CLR(stage3_f_reset_reqs$CLR),
						.FULL_N(stage3_f_reset_reqs$FULL_N),
						.EMPTY_N(stage3_f_reset_reqs$EMPTY_N));

  // submodule stage3_f_reset_rsps
  FIFO20 #(.guarded(32'd1)) stage3_f_reset_rsps(.RST(RST_N),
						.CLK(CLK),
						.ENQ(stage3_f_reset_rsps$ENQ),
						.DEQ(stage3_f_reset_rsps$DEQ),
						.CLR(stage3_f_reset_rsps$CLR),
						.FULL_N(stage3_f_reset_rsps$FULL_N),
						.EMPTY_N(stage3_f_reset_rsps$EMPTY_N));

  // submodule stageD_f_reset_reqs
  FIFO20 #(.guarded(32'd1)) stageD_f_reset_reqs(.RST(RST_N),
						.CLK(CLK),
						.ENQ(stageD_f_reset_reqs$ENQ),
						.DEQ(stageD_f_reset_reqs$DEQ),
						.CLR(stageD_f_reset_reqs$CLR),
						.FULL_N(stageD_f_reset_reqs$FULL_N),
						.EMPTY_N(stageD_f_reset_reqs$EMPTY_N));

  // submodule stageD_f_reset_rsps
  FIFO20 #(.guarded(32'd1)) stageD_f_reset_rsps(.RST(RST_N),
						.CLK(CLK),
						.ENQ(stageD_f_reset_rsps$ENQ),
						.DEQ(stageD_f_reset_rsps$DEQ),
						.CLR(stageD_f_reset_rsps$CLR),
						.FULL_N(stageD_f_reset_rsps$FULL_N),
						.EMPTY_N(stageD_f_reset_rsps$EMPTY_N));

  // submodule stageF_branch_predictor
  mkBranch_Predictor stageF_branch_predictor(.CLK(CLK),
					     .RST_N(RST_N),
					     .predict_req_m_old_pc(stageF_branch_predictor$predict_req_m_old_pc),
					     .predict_req_pc(stageF_branch_predictor$predict_req_pc),
					     .EN_reset(stageF_branch_predictor$EN_reset),
					     .EN_predict_req(stageF_branch_predictor$EN_predict_req),
					     .RDY_reset(),
					     .RDY_predict_req(stageF_branch_predictor$RDY_predict_req),
					     .predict_rsp(stageF_branch_predictor$predict_rsp));

  // submodule stageF_f_reset_reqs
  FIFO20 #(.guarded(32'd1)) stageF_f_reset_reqs(.RST(RST_N),
						.CLK(CLK),
						.ENQ(stageF_f_reset_reqs$ENQ),
						.DEQ(stageF_f_reset_reqs$DEQ),
						.CLR(stageF_f_reset_reqs$CLR),
						.FULL_N(stageF_f_reset_reqs$FULL_N),
						.EMPTY_N(stageF_f_reset_reqs$EMPTY_N));

  // submodule stageF_f_reset_rsps
  FIFO20 #(.guarded(32'd1)) stageF_f_reset_rsps(.RST(RST_N),
						.CLK(CLK),
						.ENQ(stageF_f_reset_rsps$ENQ),
						.DEQ(stageF_f_reset_rsps$DEQ),
						.CLR(stageF_f_reset_rsps$CLR),
						.FULL_N(stageF_f_reset_rsps$FULL_N),
						.EMPTY_N(stageF_f_reset_rsps$EMPTY_N));

  // rule RL_rl_show_pipe
  assign CAN_FIRE_RL_rl_show_pipe =
	     NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51 &&
	     rg_state != 4'd0 &&
	     rg_state != 4'd1 &&
	     rg_state != 4'd2 &&
	     rg_state != 4'd3 &&
	     rg_state != 4'd11 ;
  assign WILL_FIRE_RL_rl_show_pipe = CAN_FIRE_RL_rl_show_pipe ;

  // rule RL_rl_stage1_mip_cmd
  assign CAN_FIRE_RL_rl_stage1_mip_cmd =
	     f_trace_data$FULL_N && rg_state == 4'd4 &&
	     stage1_rg_full_19_AND_NOT_stage1_rg_stage_inpu_ETC___d2008 &&
	     IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 ==
	     2'd0 &&
	     !stage3_rg_full &&
	     !csr_regfile_csr_mip_read__011_EQ_rg_prev_mip_012___d2013 ;
  assign WILL_FIRE_RL_rl_stage1_mip_cmd = CAN_FIRE_RL_rl_stage1_mip_cmd ;

  // rule RL_rl_debug_run_redundant
  assign CAN_FIRE_RL_rl_debug_run_redundant =
	     f_run_halt_rsps$FULL_N && f_run_halt_reqs$EMPTY_N &&
	     f_run_halt_reqs$D_OUT &&
	     rg_state != 4'd0 &&
	     rg_state != 4'd1 &&
	     rg_state != 4'd2 &&
	     rg_state != 4'd3 ;
  assign WILL_FIRE_RL_rl_debug_run_redundant =
	     CAN_FIRE_RL_rl_debug_run_redundant &&
	     !WILL_FIRE_RL_rl_trap_BREAK_to_Debug_Mode ;

  // rule RL_rl_debug_halt_redundant
  assign CAN_FIRE_RL_rl_debug_halt_redundant =
	     f_run_halt_rsps$FULL_N && f_run_halt_reqs$EMPTY_N &&
	     !f_run_halt_reqs$D_OUT &&
	     (rg_state == 4'd0 || rg_state == 4'd1 || rg_state == 4'd2 ||
	      rg_state == 4'd3) ;
  assign WILL_FIRE_RL_rl_debug_halt_redundant =
	     CAN_FIRE_RL_rl_debug_halt_redundant &&
	     !WILL_FIRE_RL_rl_BREAK_cache_flush_finish ;

  // rule RL_rl_debug_read_gpr
  assign CAN_FIRE_RL_rl_debug_read_gpr =
	     f_gpr_reqs$EMPTY_N && f_gpr_rsps$FULL_N && rg_state == 4'd3 &&
	     !f_gpr_reqs$D_OUT[69] ;
  assign WILL_FIRE_RL_rl_debug_read_gpr = CAN_FIRE_RL_rl_debug_read_gpr ;

  // rule RL_rl_debug_write_gpr
  assign CAN_FIRE_RL_rl_debug_write_gpr =
	     f_gpr_reqs$EMPTY_N && f_gpr_rsps$FULL_N && rg_state == 4'd3 &&
	     f_gpr_reqs$D_OUT[69] ;
  assign WILL_FIRE_RL_rl_debug_write_gpr = CAN_FIRE_RL_rl_debug_write_gpr ;

  // rule RL_rl_debug_gpr_access_busy
  assign CAN_FIRE_RL_rl_debug_gpr_access_busy =
	     f_gpr_reqs$EMPTY_N && f_gpr_rsps$FULL_N && rg_state != 4'd3 ;
  assign WILL_FIRE_RL_rl_debug_gpr_access_busy =
	     CAN_FIRE_RL_rl_debug_gpr_access_busy ;

  // rule RL_rl_debug_read_fpr
  assign CAN_FIRE_RL_rl_debug_read_fpr =
	     f_fpr_reqs$EMPTY_N && f_fpr_rsps$FULL_N && rg_state == 4'd3 &&
	     !f_fpr_reqs$D_OUT[69] ;
  assign WILL_FIRE_RL_rl_debug_read_fpr = CAN_FIRE_RL_rl_debug_read_fpr ;

  // rule RL_rl_debug_write_fpr
  assign CAN_FIRE_RL_rl_debug_write_fpr =
	     f_fpr_reqs$EMPTY_N && f_fpr_rsps$FULL_N && rg_state == 4'd3 &&
	     f_fpr_reqs$D_OUT[69] ;
  assign WILL_FIRE_RL_rl_debug_write_fpr = CAN_FIRE_RL_rl_debug_write_fpr ;

  // rule RL_rl_debug_fpr_access_busy
  assign CAN_FIRE_RL_rl_debug_fpr_access_busy =
	     f_fpr_reqs$EMPTY_N && f_fpr_rsps$FULL_N && rg_state != 4'd3 ;
  assign WILL_FIRE_RL_rl_debug_fpr_access_busy =
	     CAN_FIRE_RL_rl_debug_fpr_access_busy ;

  // rule RL_rl_debug_read_csr
  assign CAN_FIRE_RL_rl_debug_read_csr =
	     f_csr_reqs$EMPTY_N && f_csr_rsps$FULL_N && rg_state == 4'd3 &&
	     !f_csr_reqs$D_OUT[76] ;
  assign WILL_FIRE_RL_rl_debug_read_csr = CAN_FIRE_RL_rl_debug_read_csr ;

  // rule RL_rl_debug_run
  assign CAN_FIRE_RL_rl_debug_run =
	     NOT_near_mem_imem_pc_BITS_63_TO_2_EQ_imem_rg_p_ETC___d2630 &&
	     f_run_halt_reqs$D_OUT &&
	     rg_state == 4'd3 ;
  assign WILL_FIRE_RL_rl_debug_run =
	     CAN_FIRE_RL_rl_debug_run &&
	     !WILL_FIRE_RL_rl_reset_from_Debug_Module ;

  // rule RL_rl_debug_write_csr
  assign CAN_FIRE_RL_rl_debug_write_csr =
	     f_csr_reqs$EMPTY_N && f_csr_rsps$FULL_N && rg_state == 4'd3 &&
	     f_csr_reqs$D_OUT[76] ;
  assign WILL_FIRE_RL_rl_debug_write_csr =
	     CAN_FIRE_RL_rl_debug_write_csr && !WILL_FIRE_RL_rl_debug_run ;

  // rule RL_rl_debug_csr_access_busy
  assign CAN_FIRE_RL_rl_debug_csr_access_busy =
	     f_csr_reqs$EMPTY_N && f_csr_rsps$FULL_N && rg_state != 4'd3 ;
  assign WILL_FIRE_RL_rl_debug_csr_access_busy =
	     CAN_FIRE_RL_rl_debug_csr_access_busy ;

  // rule RL_rl_stage1_CSRR_W
  assign CAN_FIRE_RL_rl_stage1_CSRR_W = MUX_rg_state$write_1__SEL_2 ;
  assign WILL_FIRE_RL_rl_stage1_CSRR_W = MUX_rg_state$write_1__SEL_2 ;

  // rule RL_rl_stage1_CSRR_S_or_C
  assign CAN_FIRE_RL_rl_stage1_CSRR_S_or_C = MUX_rg_state$write_1__SEL_3 ;
  assign WILL_FIRE_RL_rl_stage1_CSRR_S_or_C = MUX_rg_state$write_1__SEL_3 ;

  // rule RL_rl_stage1_xRET
  assign CAN_FIRE_RL_rl_stage1_xRET =
	     f_trace_data$FULL_N &&
	     rg_state_2_EQ_4_004_AND_NOT_stage1_rg_stage_in_ETC___d2506 ;
  assign WILL_FIRE_RL_rl_stage1_xRET = CAN_FIRE_RL_rl_stage1_xRET ;

  // rule RL_rl_stage1_FENCE_I
  assign CAN_FIRE_RL_rl_stage1_FENCE_I = MUX_rg_state$write_1__SEL_10 ;
  assign WILL_FIRE_RL_rl_stage1_FENCE_I = MUX_rg_state$write_1__SEL_10 ;

  // rule RL_rl_stage1_FENCE
<<<<<<< HEAD
  assign CAN_FIRE_RL_rl_stage1_FENCE = MUX_rg_state$write_1__SEL_11 ;
  assign WILL_FIRE_RL_rl_stage1_FENCE = MUX_rg_state$write_1__SEL_11 ;
=======
  assign CAN_FIRE_RL_rl_stage1_FENCE = MUX_rg_state$write_1__SEL_12 ;
  assign WILL_FIRE_RL_rl_stage1_FENCE = MUX_rg_state$write_1__SEL_12 ;
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.

  // rule RL_rl_stage1_WFI
  assign CAN_FIRE_RL_rl_stage1_WFI = MUX_rg_state$write_1__SEL_14 ;
  assign WILL_FIRE_RL_rl_stage1_WFI = MUX_rg_state$write_1__SEL_14 ;

  // rule RL_rl_stage1_trap
  assign CAN_FIRE_RL_rl_stage1_trap =
	     f_trace_data$FULL_N &&
	     rg_state_2_EQ_5_556_OR_rg_state_2_EQ_4_004_AND_ETC___d2566 ;
  assign WILL_FIRE_RL_rl_stage1_trap = CAN_FIRE_RL_rl_stage1_trap ;

<<<<<<< HEAD
  // rule RL_rl_stage1_WFI
<<<<<<< HEAD
  assign CAN_FIRE_RL_rl_stage1_WFI = MUX_rg_state$write_1__SEL_13 ;
  assign WILL_FIRE_RL_rl_stage1_WFI = MUX_rg_state$write_1__SEL_13 ;
=======
  assign CAN_FIRE_RL_rl_stage1_WFI = MUX_rg_state$write_1__SEL_14 ;
  assign WILL_FIRE_RL_rl_stage1_WFI = MUX_rg_state$write_1__SEL_14 ;
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.

=======
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
  // rule RL_rl_trap_BREAK_to_Debug_Mode
  assign CAN_FIRE_RL_rl_trap_BREAK_to_Debug_Mode =
	     near_mem$RDY_server_fence_i_request_put &&
	     f_run_halt_rsps$FULL_N &&
<<<<<<< HEAD
	     rg_state_2_EQ_4_004_AND_NOT_stage1_rg_stage_in_ETC___d2579 &&
	     x_out_trap_info_exc_code__h12876 == 4'd3 &&
=======
	     rg_state_2_EQ_4_004_AND_NOT_stage1_rg_stage_in_ETC___d2585 &&
<<<<<<< HEAD
	     x_out_trap_info_exc_code__h12954 == 4'd3 &&
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
	     x_out_trap_info_exc_code__h12990 == 4'd3 &&
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
	     csr_regfile$dcsr_break_enters_debug ;
  assign WILL_FIRE_RL_rl_trap_BREAK_to_Debug_Mode =
	     CAN_FIRE_RL_rl_trap_BREAK_to_Debug_Mode ;

  // rule RL_rl_BREAK_cache_flush_finish
  assign CAN_FIRE_RL_rl_BREAK_cache_flush_finish =
	     MUX_rg_state$write_1__SEL_7 ;
  assign WILL_FIRE_RL_rl_BREAK_cache_flush_finish =
	     MUX_rg_state$write_1__SEL_7 ;

  // rule RL_rl_stage1_stop
  assign CAN_FIRE_RL_rl_stage1_stop =
	     near_mem$RDY_server_fence_i_request_put &&
	     rg_state_2_EQ_4_004_AND_NOT_stage1_rg_stage_in_ETC___d2612 ;
  assign WILL_FIRE_RL_rl_stage1_stop =
	     CAN_FIRE_RL_rl_stage1_stop &&
	     !WILL_FIRE_RL_rl_reset_from_Debug_Module ;

  // rule RL_imem_rl_assert_fail
  assign CAN_FIRE_RL_imem_rl_assert_fail = !near_mem$imem_is_i32_not_i16 ;
  assign WILL_FIRE_RL_imem_rl_assert_fail = CAN_FIRE_RL_imem_rl_assert_fail ;

  // rule RL_rl_reset_complete
  assign CAN_FIRE_RL_rl_reset_complete =
	     gpr_regfile$RDY_server_reset_response_get &&
	     fpr_regfile$RDY_server_reset_response_get &&
	     near_mem$RDY_server_reset_response_get &&
	     csr_regfile$RDY_server_reset_response_get &&
	     stageF_f_reset_rsps$EMPTY_N &&
	     stageD_f_reset_rsps_i_notEmpty__969_AND_stage1_ETC___d1984 &&
	     rg_state == 4'd1 ;
  assign WILL_FIRE_RL_rl_reset_complete = MUX_rg_state$write_1__SEL_1 ;

  // rule RL_rl_pipe
  assign CAN_FIRE_RL_rl_pipe =
	     NOT_IF_stage2_rg_full_14_THEN_IF_stage2_rg_sta_ETC___d2078 &&
	     rg_state_2_EQ_4_004_AND_stage3_rg_full_9_OR_NO_ETC___d2088 &&
	     (NOT_stage1_rg_full_19_15_OR_stage1_rg_stage_in_ETC___d2094 ||
	      NOT_stage1_rg_full_19_15_OR_stage1_rg_stage_in_ETC___d2095 ||
	      IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 !=
	      2'd0 ||
	      stage3_rg_full) ;
  assign WILL_FIRE_RL_rl_pipe =
	     CAN_FIRE_RL_rl_pipe && !WILL_FIRE_RL_imem_rl_fetch_next_32b ;

  // rule RL_rl_stage1_SFENCE_VMA
  assign CAN_FIRE_RL_rl_stage1_SFENCE_VMA =
	     f_trace_data$FULL_N &&
	     rg_state_2_EQ_4_004_AND_NOT_stage1_rg_stage_in_ETC___d2543 ;
  assign WILL_FIRE_RL_rl_stage1_SFENCE_VMA = MUX_rg_state$write_1__SEL_12 ;

  // rule RL_rl_debug_halt
  assign CAN_FIRE_RL_rl_debug_halt =
	     f_run_halt_reqs$EMPTY_N && !f_run_halt_reqs$D_OUT &&
	     rg_state != 4'd0 &&
	     rg_state != 4'd1 &&
	     rg_state != 4'd2 &&
	     rg_state != 4'd3 ;
  assign WILL_FIRE_RL_rl_debug_halt =
	     CAN_FIRE_RL_rl_debug_halt && !WILL_FIRE_RL_rl_stage1_stop &&
	     !WILL_FIRE_RL_rl_trap_BREAK_to_Debug_Mode &&
	     !WILL_FIRE_RL_rl_stage1_trap &&
	     !WILL_FIRE_RL_rl_stage1_WFI &&
	     !WILL_FIRE_RL_rl_stage1_FENCE &&
	     !WILL_FIRE_RL_rl_stage1_FENCE_I &&
	     !WILL_FIRE_RL_rl_stage1_xRET &&
	     !WILL_FIRE_RL_rl_stage1_CSRR_S_or_C &&
	     !WILL_FIRE_RL_rl_stage1_CSRR_W ;

  // rule RL_rl_stage2_nonpipe
<<<<<<< HEAD
  assign CAN_FIRE_RL_rl_stage2_nonpipe =
	     f_trace_data$FULL_N &&
	     rg_state_2_EQ_4_004_AND_NOT_stage3_rg_full_9_0_ETC___d2412 ;
  assign WILL_FIRE_RL_rl_stage2_nonpipe = CAN_FIRE_RL_rl_stage2_nonpipe ;
=======
  assign CAN_FIRE_RL_rl_stage2_nonpipe = MUX_rg_state$write_1__SEL_9 ;
  assign WILL_FIRE_RL_rl_stage2_nonpipe = MUX_rg_state$write_1__SEL_9 ;

  // rule RL_rl_trap
  assign CAN_FIRE_RL_rl_trap =
	     f_trace_data$FULL_N &&
	     rg_state_2_EQ_5_418_AND_NOT_stageF_rg_full_823_ETC___d2419 ;
  assign WILL_FIRE_RL_rl_trap = CAN_FIRE_RL_rl_trap ;
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.

  // rule RL_rl_stage1_restart_after_csrrx
  assign CAN_FIRE_RL_rl_stage1_restart_after_csrrx =
	     NOT_near_mem_imem_pc_BITS_63_TO_2_EQ_imem_rg_p_ETC___d1978 &&
	     rg_state_2_EQ_7_498_AND_NOT_stageF_rg_full_823_ETC___d2499 ;
  assign WILL_FIRE_RL_rl_stage1_restart_after_csrrx =
	     CAN_FIRE_RL_rl_stage1_restart_after_csrrx ;

  // rule RL_rl_finish_FENCE_I
  assign CAN_FIRE_RL_rl_finish_FENCE_I =
	     NOT_near_mem_imem_pc_BITS_63_TO_2_EQ_imem_rg_p_ETC___d2526 &&
	     rg_state == 4'd8 ;
  assign WILL_FIRE_RL_rl_finish_FENCE_I = CAN_FIRE_RL_rl_finish_FENCE_I ;

  // rule RL_rl_finish_FENCE
  assign CAN_FIRE_RL_rl_finish_FENCE =
	     NOT_near_mem_imem_pc_BITS_63_TO_2_EQ_imem_rg_p_ETC___d2539 &&
	     rg_state == 4'd9 ;
  assign WILL_FIRE_RL_rl_finish_FENCE = CAN_FIRE_RL_rl_finish_FENCE ;

  // rule RL_rl_finish_SFENCE_VMA
  assign CAN_FIRE_RL_rl_finish_SFENCE_VMA =
	     NOT_near_mem_imem_pc_BITS_63_TO_2_EQ_imem_rg_p_ETC___d1978 &&
	     rg_state == 4'd10 ;
  assign WILL_FIRE_RL_rl_finish_SFENCE_VMA =
	     CAN_FIRE_RL_rl_finish_SFENCE_VMA ;

<<<<<<< HEAD
<<<<<<< HEAD
  // rule RL_rl_WFI_resume
  assign CAN_FIRE_RL_rl_WFI_resume =
	     NOT_near_mem_imem_pc_BITS_63_TO_2_EQ_imem_rg_p_ETC___d1978 &&
	     rg_state_2_EQ_11_5_AND_csr_regfile_wfi_resume__ETC___d2552 ;
  assign WILL_FIRE_RL_rl_WFI_resume = CAN_FIRE_RL_rl_WFI_resume ;

=======
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
  // rule RL_rl_reset_from_WFI
  assign CAN_FIRE_RL_rl_reset_from_WFI =
	     rg_state == 4'd11 && f_reset_reqs$EMPTY_N ;
  assign WILL_FIRE_RL_rl_reset_from_WFI =
	     CAN_FIRE_RL_rl_reset_from_WFI && !WILL_FIRE_RL_rl_WFI_resume ;

=======
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
  // rule RL_rl_WFI_resume
  assign CAN_FIRE_RL_rl_WFI_resume =
	     NOT_near_mem_imem_pc_BITS_63_TO_2_EQ_imem_rg_p_ETC___d1978 &&
	     rg_state_2_EQ_12_5_AND_csr_regfile_wfi_resume__ETC___d2558 ;
  assign WILL_FIRE_RL_rl_WFI_resume = CAN_FIRE_RL_rl_WFI_resume ;

  // rule RL_rl_trap_fetch
  assign CAN_FIRE_RL_rl_trap_fetch =
	     NOT_near_mem_imem_pc_BITS_63_TO_2_EQ_imem_rg_p_ETC___d1978 &&
	     rg_state == 4'd6 ;
  assign WILL_FIRE_RL_rl_trap_fetch = CAN_FIRE_RL_rl_trap_fetch ;

  // rule RL_rl_reset_from_WFI
  assign CAN_FIRE_RL_rl_reset_from_WFI =
	     rg_state == 4'd12 && f_reset_reqs$EMPTY_N ;
  assign WILL_FIRE_RL_rl_reset_from_WFI =
	     CAN_FIRE_RL_rl_reset_from_WFI && !WILL_FIRE_RL_rl_WFI_resume ;

  // rule RL_rl_reset_from_Debug_Module
  assign CAN_FIRE_RL_rl_reset_from_Debug_Module =
	     f_reset_reqs$EMPTY_N && rg_state != 4'd0 ;
  assign WILL_FIRE_RL_rl_reset_from_Debug_Module =
	     CAN_FIRE_RL_rl_reset_from_Debug_Module &&
	     !WILL_FIRE_RL_rl_BREAK_cache_flush_finish &&
	     !WILL_FIRE_RL_rl_trap_BREAK_to_Debug_Mode &&
	     !WILL_FIRE_RL_rl_trap_fetch &&
	     !WILL_FIRE_RL_rl_stage1_trap &&
	     !WILL_FIRE_RL_rl_reset_from_WFI &&
	     !WILL_FIRE_RL_rl_WFI_resume &&
	     !WILL_FIRE_RL_rl_stage1_WFI &&
	     !WILL_FIRE_RL_rl_finish_SFENCE_VMA &&
	     !WILL_FIRE_RL_rl_finish_FENCE &&
	     !WILL_FIRE_RL_rl_stage1_FENCE &&
	     !WILL_FIRE_RL_rl_finish_FENCE_I &&
	     !WILL_FIRE_RL_rl_stage1_FENCE_I &&
	     !WILL_FIRE_RL_rl_stage1_xRET &&
	     !WILL_FIRE_RL_rl_stage1_restart_after_csrrx &&
	     !WILL_FIRE_RL_rl_stage1_CSRR_S_or_C &&
	     !WILL_FIRE_RL_rl_stage1_CSRR_W &&
	     !WILL_FIRE_RL_rl_stage2_nonpipe ;

  // rule RL_rl_stage1_interrupt
  assign CAN_FIRE_RL_rl_stage1_interrupt =
	     f_trace_data$FULL_N &&
	     csr_regfile_interrupt_pending_rg_cur_priv_9_03_ETC___d2592 ;
  assign WILL_FIRE_RL_rl_stage1_interrupt =
	     CAN_FIRE_RL_rl_stage1_interrupt &&
	     !WILL_FIRE_RL_rl_reset_from_Debug_Module ;

  // rule RL_rl_reset_start
<<<<<<< HEAD
  assign CAN_FIRE_RL_rl_reset_start =
	     gpr_regfile$RDY_server_reset_request_put &&
	     fpr_regfile_RDY_server_reset_request_put__939__ETC___d1957 &&
	     rg_state == 4'd0 ;
  assign WILL_FIRE_RL_rl_reset_start = CAN_FIRE_RL_rl_reset_start ;
=======
  assign CAN_FIRE_RL_rl_reset_start = MUX_rg_state$write_1__SEL_5 ;
  assign WILL_FIRE_RL_rl_reset_start = MUX_rg_state$write_1__SEL_5 ;
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL

  // rule RL_imem_rl_fetch_next_32b
  assign CAN_FIRE_RL_imem_rl_fetch_next_32b =
	     near_mem$imem_valid &&
	     near_mem_imem_pc_BITS_63_TO_2_EQ_imem_rg_pc_BI_ETC___d8 &&
	     imem_rg_pc[1:0] != 2'b0 &&
	     near_mem$imem_instr[17:16] == 2'b11 ;
  assign WILL_FIRE_RL_imem_rl_fetch_next_32b =
	     CAN_FIRE_RL_imem_rl_fetch_next_32b ;

  // rule RL_stage3_rl_reset
  assign CAN_FIRE_RL_stage3_rl_reset =
	     stage3_f_reset_reqs$EMPTY_N && stage3_f_reset_rsps$FULL_N ;
  assign WILL_FIRE_RL_stage3_rl_reset = CAN_FIRE_RL_stage3_rl_reset ;

  // rule RL_stage2_rl_reset_end
  assign CAN_FIRE_RL_stage2_rl_reset_end =
	     stage2_fbox$RDY_server_reset_response_get &&
	     stage2_f_reset_rsps$FULL_N &&
	     stage2_rg_resetting ;
  assign WILL_FIRE_RL_stage2_rl_reset_end = CAN_FIRE_RL_stage2_rl_reset_end ;

  // rule RL_stage2_rl_reset_begin
  assign CAN_FIRE_RL_stage2_rl_reset_begin =
	     stage2_fbox$RDY_server_reset_request_put &&
	     stage2_f_reset_reqs$EMPTY_N ;
  assign WILL_FIRE_RL_stage2_rl_reset_begin =
	     CAN_FIRE_RL_stage2_rl_reset_begin ;

  // rule RL_stage1_rl_reset
  assign CAN_FIRE_RL_stage1_rl_reset =
	     stage1_f_reset_reqs$EMPTY_N && stage1_f_reset_rsps$FULL_N ;
  assign WILL_FIRE_RL_stage1_rl_reset = CAN_FIRE_RL_stage1_rl_reset ;

  // rule RL_stageD_rl_reset
  assign CAN_FIRE_RL_stageD_rl_reset =
	     stageD_f_reset_reqs$EMPTY_N && stageD_f_reset_rsps$FULL_N ;
  assign WILL_FIRE_RL_stageD_rl_reset = CAN_FIRE_RL_stageD_rl_reset ;

  // rule RL_stageF_rl_reset
  assign CAN_FIRE_RL_stageF_rl_reset =
	     stageF_f_reset_reqs$EMPTY_N && stageF_f_reset_rsps$FULL_N ;
  assign WILL_FIRE_RL_stageF_rl_reset = CAN_FIRE_RL_stageF_rl_reset ;

  // inputs to muxes for submodule ports
  assign MUX_csr_regfile$mav_csr_write_1__SEL_1 =
	     WILL_FIRE_RL_rl_stage1_CSRR_W && csr_regfile$access_permitted_1 ;
  assign MUX_csr_regfile$mav_csr_write_1__SEL_2 =
	     WILL_FIRE_RL_rl_stage1_CSRR_S_or_C &&
	     csr_regfile$access_permitted_2 &&
	     stage1_rg_stage_input_BITS_263_TO_232__q1[19:15] != 5'd0 ;
  assign MUX_csr_regfile$write_dcsr_cause_priv_1__SEL_1 =
	     WILL_FIRE_RL_rl_reset_complete && !rg_run_on_reset ;
  assign MUX_f_run_halt_rsps$enq_1__SEL_1 =
	     WILL_FIRE_RL_rl_debug_halt_redundant ||
	     WILL_FIRE_RL_rl_BREAK_cache_flush_finish ||
	     WILL_FIRE_RL_rl_trap_BREAK_to_Debug_Mode ;
  assign MUX_f_trace_data$enq_1__SEL_1 =
	     WILL_FIRE_RL_rl_pipe &&
	     IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 ==
	     2'd2 ;
  assign MUX_f_trace_data$enq_1__SEL_3 =
	     WILL_FIRE_RL_rl_stage1_CSRR_S_or_C &&
	     csr_regfile$access_permitted_2 ;
  assign MUX_f_trace_data$enq_1__SEL_4 =
	     WILL_FIRE_RL_rl_stage1_WFI || WILL_FIRE_RL_rl_stage1_FENCE ||
	     WILL_FIRE_RL_rl_stage1_FENCE_I ||
	     WILL_FIRE_RL_rl_stage1_SFENCE_VMA ;
  assign MUX_fpr_regfile$write_rd_1__SEL_1 =
	     WILL_FIRE_RL_rl_pipe && stage3_rg_full && stage3_rg_stage3[76] &&
	     stage3_rg_stage3[69] ;
  assign MUX_gpr_regfile$write_rd_1__SEL_3 =
	     WILL_FIRE_RL_rl_pipe && stage3_rg_full && stage3_rg_stage3[76] &&
	     !stage3_rg_stage3[69] ;
  assign MUX_imem_rg_f3$write_1__SEL_1 =
	     WILL_FIRE_RL_rl_reset_complete && rg_run_on_reset ;
  assign MUX_imem_rg_f3$write_1__SEL_2 =
	     WILL_FIRE_RL_rl_pipe &&
	     IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d2371 ;
  assign MUX_imem_rg_mstatus_MXR$write_1__SEL_4 =
	     WILL_FIRE_RL_rl_debug_run || WILL_FIRE_RL_rl_WFI_resume ||
	     WILL_FIRE_RL_rl_finish_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_finish_FENCE ||
	     WILL_FIRE_RL_rl_finish_FENCE_I ||
	     WILL_FIRE_RL_rl_stage1_restart_after_csrrx ;
  assign MUX_imem_rg_pc$write_1__SEL_4 =
	     WILL_FIRE_RL_rl_trap_fetch || WILL_FIRE_RL_rl_WFI_resume ||
	     WILL_FIRE_RL_rl_finish_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_finish_FENCE ||
	     WILL_FIRE_RL_rl_finish_FENCE_I ;
  assign MUX_near_mem$imem_req_1__SEL_6 =
	     WILL_FIRE_RL_rl_WFI_resume ||
	     WILL_FIRE_RL_rl_finish_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_finish_FENCE ||
	     WILL_FIRE_RL_rl_finish_FENCE_I ;
  assign MUX_rg_cur_priv$write_1__SEL_2 =
	     WILL_FIRE_RL_rl_stage1_interrupt ||
	     WILL_FIRE_RL_rl_stage1_trap ||
	     WILL_FIRE_RL_rl_stage2_nonpipe ;
  assign MUX_rg_epoch$write_1__SEL_2 =
	     WILL_FIRE_RL_rl_pipe &&
	     stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d2322 ;
  assign MUX_rg_state$write_1__SEL_1 =
	     CAN_FIRE_RL_rl_reset_complete &&
	     !WILL_FIRE_RL_imem_rl_fetch_next_32b &&
	     !WILL_FIRE_RL_rl_reset_from_Debug_Module ;
  assign MUX_rg_state$write_1__SEL_2 =
	     (!csr_regfile$access_permitted_1 || f_trace_data$FULL_N) &&
	     rg_state_2_EQ_4_004_AND_NOT_stage1_rg_stage_in_ETC___d2443 &&
	     IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d992 ==
	     4'd3 ;
  assign MUX_rg_state$write_1__SEL_3 =
	     (!csr_regfile$access_permitted_2 || f_trace_data$FULL_N) &&
	     rg_state_2_EQ_4_004_AND_NOT_stage1_rg_stage_in_ETC___d2443 &&
	     IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d992 ==
	     4'd4 ;
  assign MUX_rg_state$write_1__SEL_4 =
	     WILL_FIRE_RL_rl_reset_from_Debug_Module ||
	     WILL_FIRE_RL_rl_reset_from_WFI ;
  assign MUX_rg_state$write_1__SEL_5 =
	     gpr_regfile$RDY_server_reset_request_put &&
	     fpr_regfile$RDY_server_reset_request_put &&
	     near_mem$RDY_server_reset_request_put &&
	     csr_regfile$RDY_server_reset_request_put &&
	     f_reset_reqs_i_notEmpty__942_AND_stageF_f_rese_ETC___d1954 &&
	     rg_state == 4'd0 ;
  assign MUX_rg_state$write_1__SEL_6 =
	     WILL_FIRE_RL_rl_stage1_stop ||
	     WILL_FIRE_RL_rl_trap_BREAK_to_Debug_Mode ;
  assign MUX_rg_state$write_1__SEL_7 =
	     near_mem$RDY_server_fence_i_response_get &&
	     f_run_halt_rsps$FULL_N &&
	     rg_state == 4'd2 ;
  assign MUX_rg_state$write_1__SEL_8 =
	     WILL_FIRE_RL_rl_debug_run || WILL_FIRE_RL_rl_trap_fetch ||
	     WILL_FIRE_RL_rl_WFI_resume ||
	     WILL_FIRE_RL_rl_finish_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_finish_FENCE ||
	     WILL_FIRE_RL_rl_finish_FENCE_I ||
	     WILL_FIRE_RL_rl_stage1_restart_after_csrrx ;
  assign MUX_rg_state$write_1__SEL_9 =
<<<<<<< HEAD
=======
	     rg_state == 4'd4 && !stage3_rg_full &&
	     IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 ==
	     2'd3 ;
  assign MUX_rg_state$write_1__SEL_10 =
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
	     WILL_FIRE_RL_rl_stage1_interrupt ||
	     WILL_FIRE_RL_rl_stage1_trap ||
	     WILL_FIRE_RL_rl_stage1_xRET ||
	     WILL_FIRE_RL_rl_stage2_nonpipe ;
  assign MUX_rg_state$write_1__SEL_10 =
	     near_mem$RDY_server_fence_i_request_put && f_trace_data$FULL_N &&
	     rg_state_2_EQ_4_004_AND_NOT_stage1_rg_stage_in_ETC___d2522 ;
  assign MUX_rg_state$write_1__SEL_11 =
	     near_mem$RDY_server_fence_request_put && f_trace_data$FULL_N &&
	     rg_state_2_EQ_4_004_AND_NOT_stage1_rg_stage_in_ETC___d2535 ;
  assign MUX_rg_state$write_1__SEL_12 =
	     CAN_FIRE_RL_rl_stage1_SFENCE_VMA &&
	     !WILL_FIRE_RL_imem_rl_fetch_next_32b &&
	     !WILL_FIRE_RL_rl_debug_halt &&
	     !WILL_FIRE_RL_rl_reset_from_Debug_Module ;
  assign MUX_rg_state$write_1__SEL_13 =
	     f_trace_data$FULL_N &&
	     rg_state_2_EQ_4_004_AND_NOT_stage1_rg_stage_in_ETC___d2548 ;
  assign MUX_rg_step_count$write_1__PSEL_1 =
	     WILL_FIRE_RL_rl_stage1_trap || WILL_FIRE_RL_rl_WFI_resume ||
	     WILL_FIRE_RL_rl_finish_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_finish_FENCE ||
	     WILL_FIRE_RL_rl_finish_FENCE_I ||
	     WILL_FIRE_RL_rl_stage1_restart_after_csrrx ||
	     WILL_FIRE_RL_rl_pipe ;
  assign MUX_rg_step_count$write_1__SEL_3 =
	     WILL_FIRE_RL_rl_stage1_stop || WILL_FIRE_RL_rl_reset_start ;
  assign MUX_csr_regfile$csr_trap_actions_5__VAL_2 =
	     (csr_regfile$interrupt_pending[4] && !csr_regfile$nmi_pending) ?
	       csr_regfile$interrupt_pending[3:0] :
	       4'd0 ;
  always@(stage1_rg_stage_input_BITS_263_TO_232__q1 or
	  csr_regfile$read_csr or
<<<<<<< HEAD
<<<<<<< HEAD
	  y__h31739 or
	  IF_csr_regfile_read_csr_IF_stage1_rg_full_19_T_ETC___d2484)
=======
	  y__h31961 or
=======
	  y__h31997 or
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
	  IF_csr_regfile_read_csr_IF_stage1_rg_full_19_T_ETC___d2490)
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
  begin
    case (stage1_rg_stage_input_BITS_263_TO_232__q1[14:12])
      3'b010, 3'b110:
	  MUX_csr_regfile$mav_csr_write_2__VAL_2 =
	      IF_csr_regfile_read_csr_IF_stage1_rg_full_19_T_ETC___d2484;
      default: MUX_csr_regfile$mav_csr_write_2__VAL_2 =
<<<<<<< HEAD
<<<<<<< HEAD
		   csr_regfile$read_csr[63:0] & y__h31739;
=======
		   csr_regfile$read_csr[63:0] & y__h31961;
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
		   csr_regfile$read_csr[63:0] & y__h31997;
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
    endcase
  end
  assign MUX_csr_regfile$write_dcsr_cause_priv_1__VAL_2 =
	     rg_stop_req ? 3'd3 : 3'd4 ;
  assign MUX_f_csr_rsps$enq_1__VAL_3 =
	     { 1'd1, csr_regfile$read_csr_port2[63:0] } ;
  assign MUX_f_fpr_rsps$enq_1__VAL_3 = { 1'd1, fpr_regfile$read_rs1_port2 } ;
  assign MUX_f_gpr_rsps$enq_1__VAL_3 = { 1'd1, gpr_regfile$read_rs1_port2 } ;
  assign MUX_f_trace_data$enq_1__VAL_1 =
	     { stage2_rg_stage2[361:256],
	       IF_stage2_rg_stage2_15_BITS_629_TO_627_16_EQ_0_ETC___d2149,
	       stage2_rg_stage2[191:0] } ;
  assign MUX_f_trace_data$enq_1__VAL_2 =
	     { 4'd14,
<<<<<<< HEAD
<<<<<<< HEAD
	       alu_outputs_trace_data_pc__h25914,
	       stage1_rg_stage_input[333],
	       alu_outputs___1_trace_data_instr__h25871,
	       stage1_rg_stage_input_BITS_263_TO_232__q1[11:7],
	       csr_regfile$read_csr[63:0],
	       64'd1,
	       x__h31260,
	       csr_regfile$mav_csr_write } ;
  assign MUX_f_trace_data$enq_1__VAL_3 =
	     { 4'd14,
	       alu_outputs_trace_data_pc__h25914,
	       stage1_rg_stage_input[333],
	       alu_outputs___1_trace_data_instr__h25871,
	       stage1_rg_stage_input_BITS_263_TO_232__q1[11:7],
	       csr_regfile$read_csr[63:0],
	       x__h31890,
	       x__h31260,
	       x__h31899 } ;
=======
	       alu_outputs_trace_data_pc__h25992,
=======
	       alu_outputs_trace_data_pc__h26028,
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
	       stage1_rg_stage_input[333],
	       alu_outputs___1_trace_data_instr__h25985,
	       stage1_rg_stage_input_BITS_263_TO_232__q1[11:7],
	       csr_regfile$read_csr[63:0],
	       64'd1,
	       x__h31518,
	       csr_regfile$mav_csr_write } ;
  assign MUX_f_trace_data$enq_1__VAL_3 =
	     { 4'd14,
	       alu_outputs_trace_data_pc__h26028,
	       stage1_rg_stage_input[333],
	       alu_outputs___1_trace_data_instr__h25985,
	       stage1_rg_stage_input_BITS_263_TO_232__q1[11:7],
	       csr_regfile$read_csr[63:0],
<<<<<<< HEAD
	       x__h32112,
	       x__h31482,
	       x__h32121 } ;
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
	       x__h32148,
	       x__h31518,
	       x__h32157 } ;
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
  assign MUX_f_trace_data$enq_1__VAL_6 =
	     { 298'h0EAAAAAAAAAAAAAAA955555554AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA0000000000000344,
	       csr_regfile$csr_mip_read } ;
  assign MUX_f_trace_data$enq_1__VAL_7 =
	     { 4'd12,
	       csr_regfile$csr_trap_actions[193:130],
<<<<<<< HEAD
	       stage2_rg_stage2[293:261],
	       _0_CONCAT_csr_regfile_csr_trap_actions_414_BITS_ETC___d2427 } ;
=======
	       rg_trap_trace_data[293:261],
	       trace_data_rd__h39901,
	       csr_regfile$csr_trap_actions[129:2],
	       rg_trap_info[131:68],
	       rg_trap_info[63:0] } ;
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
  assign MUX_f_trace_data$enq_1__VAL_8 =
	     { 4'd13,
	       csr_regfile$csr_ret_actions[129:66],
	       stage1_rg_stage_input[333],
<<<<<<< HEAD
<<<<<<< HEAD
	       alu_outputs___1_trace_data_instr__h25871,
	       td1_rd__h33135,
=======
	       alu_outputs___1_trace_data_instr__h25949,
	       td1_rd__h33357,
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
	       alu_outputs___1_trace_data_instr__h25985,
	       td1_rd__h33393,
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
	       csr_regfile$csr_ret_actions[63:0],
	       192'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA } ;
  assign MUX_f_trace_data$enq_1__VAL_9 =
	     { 4'd12,
	       csr_regfile$csr_trap_actions[193:130],
	       stage1_rg_stage_input[333],
<<<<<<< HEAD
<<<<<<< HEAD
	       alu_outputs___1_trace_data_instr__h25871,
	       trace_data_rd__h39643,
=======
	       alu_outputs___1_trace_data_instr__h25949,
	       trace_data_rd__h39865,
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
	       alu_outputs___1_trace_data_instr__h25985,
	       trace_data_rd__h39901,
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
	       csr_regfile$csr_trap_actions[129:2],
	       stage1_rg_stage_input[401:338],
	       stage1_rg_stage_input[332] ?
		 stage1_rg_stage_input[327:264] :
<<<<<<< HEAD
<<<<<<< HEAD
		 trap_info_tval__h12871 } ;
=======
		 trap_info_tval__h12949 } ;
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
		 trap_info_tval__h12985 } ;
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
  assign MUX_f_trace_data$enq_1__VAL_10 =
	     { 4'd15,
	       csr_regfile$csr_trap_actions[193:130],
	       33'h0AAAAAAAA,
<<<<<<< HEAD
<<<<<<< HEAD
	       trace_data_rd__h39643,
=======
	       trace_data_rd__h39865,
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
	       trace_data_rd__h39901,
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
	       csr_regfile$csr_trap_actions[129:2],
	       stage1_rg_stage_input[401:338],
	       64'd0 } ;
  assign MUX_imem_rg_tval$write_1__VAL_6 = imem_rg_pc + 64'd2 ;
  assign MUX_near_mem$imem_req_2__VAL_1 =
	     { soc_map$m_pc_reset_value[63:2], 2'b0 } ;
<<<<<<< HEAD
<<<<<<< HEAD
  assign MUX_near_mem$imem_req_2__VAL_2 = { next_pc__h29548[63:2], 2'b0 } ;
  assign MUX_near_mem$imem_req_2__VAL_4 =
	     { x_out_next_pc__h9318[63:2], 2'b0 } ;
=======
  assign MUX_near_mem$imem_req_2__VAL_2 = { next_pc__h29626[63:2], 2'b0 } ;
  assign MUX_near_mem$imem_req_2__VAL_4 =
	     { x_out_next_pc__h9396[63:2], 2'b0 } ;
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
  assign MUX_near_mem$imem_req_2__VAL_2 = { next_pc__h29662[63:2], 2'b0 } ;
  assign MUX_near_mem$imem_req_2__VAL_4 =
	     { x_out_next_pc__h9432[63:2], 2'b0 } ;
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
  assign MUX_near_mem$imem_req_2__VAL_5 = { rg_next_pc[63:2], 2'b0 } ;
  assign MUX_near_mem$imem_req_2__VAL_7 =
	     { csr_regfile$read_dpc[63:2], 2'b0 } ;
  assign MUX_rg_state$write_1__VAL_1 = rg_run_on_reset ? 4'd4 : 4'd3 ;
  assign MUX_rg_state$write_1__VAL_2 =
	     csr_regfile$access_permitted_1 ? 4'd7 : 4'd5 ;
  assign MUX_rg_state$write_1__VAL_3 =
	     csr_regfile$access_permitted_2 ? 4'd7 : 4'd5 ;
  assign MUX_stage1_rg_full$write_1__VAL_9 =
	     IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d2330 &&
	     stageD_rg_full ||
	     IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d2399 ;
  assign MUX_stage2_rg_full$write_1__VAL_3 =
	     stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d2064 ?
	       IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d992 !=
	       4'd0 &&
	       IF_NOT_stage1_rg_full_19_15_OR_NOT_stage1_rg_s_ETC___d2175 :
	       IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 !=
	       2'd2 &&
	       IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 !=
	       2'd0 ;
  assign MUX_stageD_rg_full$write_1__VAL_8 =
	     IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d2371 ||
	     IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d2066 &&
	     stageD_rg_full ;
  assign MUX_stageF_branch_predictor$predict_req_2__VAL_2 =
	     { f_redirects$EMPTY_N, f_redirects$D_OUT[127:64] } ;

  // register cfg_logdelay
  assign cfg_logdelay$D_IN = set_verbosity_logdelay ;
  assign cfg_logdelay$EN = EN_set_verbosity ;

  // register cfg_verbosity
  assign cfg_verbosity$D_IN =
	     EN_hart0_put_other_req_put ?
	       hart0_put_other_req_put :
	       set_verbosity_verbosity ;
  assign cfg_verbosity$EN = EN_set_verbosity || EN_hart0_put_other_req_put ;

  // register imem_rg_f3
  assign imem_rg_f3$D_IN = 3'b010 ;
  assign imem_rg_f3$EN =
	     WILL_FIRE_RL_rl_reset_complete && rg_run_on_reset ||
	     WILL_FIRE_RL_rl_pipe &&
	     IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d2371 ||
	     WILL_FIRE_RL_rl_debug_run ||
	     WILL_FIRE_RL_rl_trap_fetch ||
	     WILL_FIRE_RL_rl_WFI_resume ||
	     WILL_FIRE_RL_rl_finish_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_finish_FENCE ||
	     WILL_FIRE_RL_rl_finish_FENCE_I ||
	     WILL_FIRE_RL_rl_stage1_restart_after_csrrx ;

  // register imem_rg_instr_15_0
  assign imem_rg_instr_15_0$D_IN = near_mem$imem_instr[31:16] ;
  assign imem_rg_instr_15_0$EN = CAN_FIRE_RL_imem_rl_fetch_next_32b ;

  // register imem_rg_mstatus_MXR
  assign imem_rg_mstatus_MXR$D_IN =
	     (MUX_imem_rg_f3$write_1__SEL_1 ||
	      MUX_imem_rg_f3$write_1__SEL_2 ||
	      MUX_imem_rg_mstatus_MXR$write_1__SEL_4) ?
	       csr_regfile$read_mstatus[19] :
	       rg_mstatus_MXR ;
  assign imem_rg_mstatus_MXR$EN =
	     WILL_FIRE_RL_rl_reset_complete && rg_run_on_reset ||
	     WILL_FIRE_RL_rl_pipe &&
	     IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d2371 ||
	     WILL_FIRE_RL_rl_trap_fetch ||
	     WILL_FIRE_RL_rl_debug_run ||
	     WILL_FIRE_RL_rl_WFI_resume ||
	     WILL_FIRE_RL_rl_finish_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_finish_FENCE ||
	     WILL_FIRE_RL_rl_finish_FENCE_I ||
	     WILL_FIRE_RL_rl_stage1_restart_after_csrrx ;

  // register imem_rg_pc
  always@(MUX_imem_rg_f3$write_1__SEL_1 or
	  soc_map$m_pc_reset_value or
	  MUX_imem_rg_f3$write_1__SEL_2 or
<<<<<<< HEAD
<<<<<<< HEAD
	  next_pc__h29548 or
	  WILL_FIRE_RL_rl_stage1_restart_after_csrrx or
	  x_out_next_pc__h9318 or
=======
	  next_pc__h29626 or
	  WILL_FIRE_RL_rl_stage1_restart_after_csrrx or
	  x_out_next_pc__h9396 or
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
	  next_pc__h29662 or
	  WILL_FIRE_RL_rl_stage1_restart_after_csrrx or
	  x_out_next_pc__h9432 or
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
	  MUX_imem_rg_pc$write_1__SEL_4 or
	  rg_next_pc or WILL_FIRE_RL_rl_debug_run or csr_regfile$read_dpc)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_imem_rg_f3$write_1__SEL_1:
	  imem_rg_pc$D_IN = soc_map$m_pc_reset_value;
<<<<<<< HEAD
<<<<<<< HEAD
      MUX_imem_rg_f3$write_1__SEL_2: imem_rg_pc$D_IN = next_pc__h29548;
      WILL_FIRE_RL_rl_stage1_restart_after_csrrx:
	  imem_rg_pc$D_IN = x_out_next_pc__h9318;
=======
      MUX_imem_rg_f3$write_1__SEL_2: imem_rg_pc$D_IN = next_pc__h29626;
      WILL_FIRE_RL_rl_stage1_restart_after_csrrx:
	  imem_rg_pc$D_IN = x_out_next_pc__h9396;
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
      MUX_imem_rg_f3$write_1__SEL_2: imem_rg_pc$D_IN = next_pc__h29662;
      WILL_FIRE_RL_rl_stage1_restart_after_csrrx:
	  imem_rg_pc$D_IN = x_out_next_pc__h9432;
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
      MUX_imem_rg_pc$write_1__SEL_4: imem_rg_pc$D_IN = rg_next_pc;
      WILL_FIRE_RL_rl_debug_run: imem_rg_pc$D_IN = csr_regfile$read_dpc;
      default: imem_rg_pc$D_IN =
		   64'hAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign imem_rg_pc$EN =
	     WILL_FIRE_RL_rl_reset_complete && rg_run_on_reset ||
	     WILL_FIRE_RL_rl_pipe &&
	     IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d2371 ||
	     WILL_FIRE_RL_rl_stage1_restart_after_csrrx ||
	     WILL_FIRE_RL_rl_trap_fetch ||
	     WILL_FIRE_RL_rl_WFI_resume ||
	     WILL_FIRE_RL_rl_finish_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_finish_FENCE ||
	     WILL_FIRE_RL_rl_finish_FENCE_I ||
	     WILL_FIRE_RL_rl_debug_run ;

  // register imem_rg_priv
  assign imem_rg_priv$D_IN = rg_cur_priv ;
  assign imem_rg_priv$EN =
	     WILL_FIRE_RL_rl_reset_complete && rg_run_on_reset ||
	     WILL_FIRE_RL_rl_pipe &&
	     IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d2371 ||
	     WILL_FIRE_RL_rl_debug_run ||
	     WILL_FIRE_RL_rl_trap_fetch ||
	     WILL_FIRE_RL_rl_WFI_resume ||
	     WILL_FIRE_RL_rl_finish_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_finish_FENCE ||
	     WILL_FIRE_RL_rl_finish_FENCE_I ||
	     WILL_FIRE_RL_rl_stage1_restart_after_csrrx ;

  // register imem_rg_satp
  assign imem_rg_satp$D_IN = csr_regfile$read_satp ;
  assign imem_rg_satp$EN =
	     WILL_FIRE_RL_rl_reset_complete && rg_run_on_reset ||
	     WILL_FIRE_RL_rl_pipe &&
	     IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d2371 ||
	     WILL_FIRE_RL_rl_debug_run ||
	     WILL_FIRE_RL_rl_trap_fetch ||
	     WILL_FIRE_RL_rl_WFI_resume ||
	     WILL_FIRE_RL_rl_finish_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_finish_FENCE ||
	     WILL_FIRE_RL_rl_finish_FENCE_I ||
	     WILL_FIRE_RL_rl_stage1_restart_after_csrrx ;

  // register imem_rg_sstatus_SUM
  assign imem_rg_sstatus_SUM$D_IN =
	     (MUX_imem_rg_f3$write_1__SEL_1 ||
	      MUX_imem_rg_f3$write_1__SEL_2 ||
	      MUX_imem_rg_mstatus_MXR$write_1__SEL_4) ?
	       csr_regfile$read_sstatus[18] :
	       rg_sstatus_SUM ;
  assign imem_rg_sstatus_SUM$EN =
	     WILL_FIRE_RL_rl_reset_complete && rg_run_on_reset ||
	     WILL_FIRE_RL_rl_pipe &&
	     IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d2371 ||
	     WILL_FIRE_RL_rl_trap_fetch ||
	     WILL_FIRE_RL_rl_debug_run ||
	     WILL_FIRE_RL_rl_WFI_resume ||
	     WILL_FIRE_RL_rl_finish_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_finish_FENCE ||
	     WILL_FIRE_RL_rl_finish_FENCE_I ||
	     WILL_FIRE_RL_rl_stage1_restart_after_csrrx ;

  // register imem_rg_tval
  always@(MUX_imem_rg_f3$write_1__SEL_1 or
	  soc_map$m_pc_reset_value or
	  MUX_imem_rg_f3$write_1__SEL_2 or
<<<<<<< HEAD
<<<<<<< HEAD
	  next_pc__h29548 or
	  WILL_FIRE_RL_rl_stage1_restart_after_csrrx or
	  x_out_next_pc__h9318 or
=======
	  next_pc__h29626 or
	  WILL_FIRE_RL_rl_stage1_restart_after_csrrx or
	  x_out_next_pc__h9396 or
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
	  next_pc__h29662 or
	  WILL_FIRE_RL_rl_stage1_restart_after_csrrx or
	  x_out_next_pc__h9432 or
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
	  MUX_imem_rg_pc$write_1__SEL_4 or
	  rg_next_pc or
	  WILL_FIRE_RL_rl_debug_run or
	  csr_regfile$read_dpc or
	  WILL_FIRE_RL_imem_rl_fetch_next_32b or
	  MUX_imem_rg_tval$write_1__VAL_6)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_imem_rg_f3$write_1__SEL_1:
	  imem_rg_tval$D_IN = soc_map$m_pc_reset_value;
<<<<<<< HEAD
<<<<<<< HEAD
      MUX_imem_rg_f3$write_1__SEL_2: imem_rg_tval$D_IN = next_pc__h29548;
      WILL_FIRE_RL_rl_stage1_restart_after_csrrx:
	  imem_rg_tval$D_IN = x_out_next_pc__h9318;
=======
      MUX_imem_rg_f3$write_1__SEL_2: imem_rg_tval$D_IN = next_pc__h29626;
      WILL_FIRE_RL_rl_stage1_restart_after_csrrx:
	  imem_rg_tval$D_IN = x_out_next_pc__h9396;
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
      MUX_imem_rg_f3$write_1__SEL_2: imem_rg_tval$D_IN = next_pc__h29662;
      WILL_FIRE_RL_rl_stage1_restart_after_csrrx:
	  imem_rg_tval$D_IN = x_out_next_pc__h9432;
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
      MUX_imem_rg_pc$write_1__SEL_4: imem_rg_tval$D_IN = rg_next_pc;
      WILL_FIRE_RL_rl_debug_run: imem_rg_tval$D_IN = csr_regfile$read_dpc;
      WILL_FIRE_RL_imem_rl_fetch_next_32b:
	  imem_rg_tval$D_IN = MUX_imem_rg_tval$write_1__VAL_6;
      default: imem_rg_tval$D_IN =
		   64'hAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign imem_rg_tval$EN =
	     WILL_FIRE_RL_rl_reset_complete && rg_run_on_reset ||
	     WILL_FIRE_RL_rl_pipe &&
	     IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d2371 ||
	     WILL_FIRE_RL_rl_stage1_restart_after_csrrx ||
	     WILL_FIRE_RL_rl_trap_fetch ||
	     WILL_FIRE_RL_rl_WFI_resume ||
	     WILL_FIRE_RL_rl_finish_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_finish_FENCE ||
	     WILL_FIRE_RL_rl_finish_FENCE_I ||
	     WILL_FIRE_RL_rl_debug_run ||
	     WILL_FIRE_RL_imem_rl_fetch_next_32b ;

  // register rg_cur_priv
  always@(WILL_FIRE_RL_rl_stage1_xRET or
	  csr_regfile$csr_ret_actions or
	  MUX_rg_cur_priv$write_1__SEL_2 or
	  csr_regfile$csr_trap_actions or WILL_FIRE_RL_rl_reset_start)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_rl_stage1_xRET:
	  rg_cur_priv$D_IN = csr_regfile$csr_ret_actions[65:64];
      MUX_rg_cur_priv$write_1__SEL_2:
	  rg_cur_priv$D_IN = csr_regfile$csr_trap_actions[1:0];
      WILL_FIRE_RL_rl_reset_start: rg_cur_priv$D_IN = 2'b11;
      default: rg_cur_priv$D_IN = 2'b10 /* unspecified value */ ;
    endcase
  end
  assign rg_cur_priv$EN =
	     WILL_FIRE_RL_rl_stage1_xRET ||
	     WILL_FIRE_RL_rl_stage1_interrupt ||
	     WILL_FIRE_RL_rl_stage1_trap ||
	     WILL_FIRE_RL_rl_stage2_nonpipe ||
	     WILL_FIRE_RL_rl_reset_start ;

  // register rg_epoch
  always@(MUX_imem_rg_f3$write_1__SEL_1 or
<<<<<<< HEAD
<<<<<<< HEAD
	  v__h23141 or
=======
	  v__h23219 or
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
	  v__h23255 or
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
	  MUX_rg_epoch$write_1__SEL_2 or
	  MUX_rg_state$write_1__SEL_8 or WILL_FIRE_RL_rl_reset_start)
  begin
    case (1'b1) // synopsys parallel_case
<<<<<<< HEAD
<<<<<<< HEAD
      MUX_imem_rg_f3$write_1__SEL_1: rg_epoch$D_IN = v__h23141;
      MUX_rg_epoch$write_1__SEL_2: rg_epoch$D_IN = v__h23141;
      MUX_rg_state$write_1__SEL_8: rg_epoch$D_IN = v__h23141;
=======
      MUX_imem_rg_f3$write_1__SEL_1: rg_epoch$D_IN = v__h23219;
      MUX_rg_epoch$write_1__SEL_2: rg_epoch$D_IN = v__h23219;
      MUX_rg_state$write_1__SEL_8: rg_epoch$D_IN = v__h23219;
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
      MUX_imem_rg_f3$write_1__SEL_1: rg_epoch$D_IN = v__h23255;
      MUX_rg_epoch$write_1__SEL_2: rg_epoch$D_IN = v__h23255;
      MUX_rg_state$write_1__SEL_8: rg_epoch$D_IN = v__h23255;
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
      WILL_FIRE_RL_rl_reset_start: rg_epoch$D_IN = 2'd0;
      default: rg_epoch$D_IN = 2'b10 /* unspecified value */ ;
    endcase
  end
  assign rg_epoch$EN =
	     WILL_FIRE_RL_rl_reset_complete && rg_run_on_reset ||
	     WILL_FIRE_RL_rl_pipe &&
	     stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d2322 ||
	     WILL_FIRE_RL_rl_debug_run ||
	     WILL_FIRE_RL_rl_trap_fetch ||
	     WILL_FIRE_RL_rl_WFI_resume ||
	     WILL_FIRE_RL_rl_finish_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_finish_FENCE ||
	     WILL_FIRE_RL_rl_finish_FENCE_I ||
	     WILL_FIRE_RL_rl_stage1_restart_after_csrrx ||
	     WILL_FIRE_RL_rl_reset_start ;

  // register rg_mstatus_MXR
  assign rg_mstatus_MXR$D_IN =
	     WILL_FIRE_RL_rl_stage1_interrupt ?
	       csr_regfile$csr_trap_actions[85] :
	       csr_regfile$read_mstatus[19] ;
  assign rg_mstatus_MXR$EN = MUX_rg_state$write_1__SEL_9 ;

  // register rg_next_pc
  always@(MUX_f_trace_data$enq_1__SEL_4 or
<<<<<<< HEAD
<<<<<<< HEAD
	  x_out_next_pc__h9318 or
=======
	  x_out_next_pc__h9396 or
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
	  x_out_next_pc__h9432 or
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
	  WILL_FIRE_RL_rl_stage1_xRET or
	  csr_regfile$csr_ret_actions or
	  MUX_rg_cur_priv$write_1__SEL_2 or csr_regfile$csr_trap_actions)
  begin
    case (1'b1) // synopsys parallel_case
<<<<<<< HEAD
<<<<<<< HEAD
      MUX_f_trace_data$enq_1__SEL_4: rg_next_pc$D_IN = x_out_next_pc__h9318;
=======
      MUX_f_trace_data$enq_1__SEL_4: rg_next_pc$D_IN = x_out_next_pc__h9396;
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
      MUX_f_trace_data$enq_1__SEL_4: rg_next_pc$D_IN = x_out_next_pc__h9432;
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
      WILL_FIRE_RL_rl_stage1_xRET:
	  rg_next_pc$D_IN = csr_regfile$csr_ret_actions[129:66];
      MUX_rg_cur_priv$write_1__SEL_2:
	  rg_next_pc$D_IN = csr_regfile$csr_trap_actions[193:130];
      default: rg_next_pc$D_IN =
		   64'hAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign rg_next_pc$EN =
	     WILL_FIRE_RL_rl_stage1_WFI || WILL_FIRE_RL_rl_stage1_FENCE ||
	     WILL_FIRE_RL_rl_stage1_FENCE_I ||
	     WILL_FIRE_RL_rl_stage1_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_stage1_xRET ||
	     WILL_FIRE_RL_rl_stage1_interrupt ||
	     WILL_FIRE_RL_rl_stage1_trap ||
	     WILL_FIRE_RL_rl_stage2_nonpipe ;

  // register rg_prev_mip
  assign rg_prev_mip$D_IN =
	     WILL_FIRE_RL_rl_stage1_mip_cmd ?
	       csr_regfile$csr_mip_read :
	       64'd0 ;
  assign rg_prev_mip$EN =
	     WILL_FIRE_RL_rl_stage1_mip_cmd || WILL_FIRE_RL_rl_reset_start ;

  // register rg_run_on_reset
  assign rg_run_on_reset$D_IN = f_reset_reqs$D_OUT ;
  assign rg_run_on_reset$EN = MUX_rg_state$write_1__SEL_5 ;

  // register rg_sstatus_SUM
  assign rg_sstatus_SUM$D_IN =
	     WILL_FIRE_RL_rl_stage1_interrupt ?
	       csr_regfile$csr_trap_actions[84] :
	       csr_regfile$read_sstatus[18] ;
  assign rg_sstatus_SUM$EN = MUX_rg_state$write_1__SEL_9 ;

  // register rg_start_CPI_cycles
  assign rg_start_CPI_cycles$D_IN = csr_regfile$read_csr_mcycle ;
  assign rg_start_CPI_cycles$EN =
	     WILL_FIRE_RL_rl_reset_complete && rg_run_on_reset ||
	     WILL_FIRE_RL_rl_debug_run ;

  // register rg_start_CPI_instrs
  assign rg_start_CPI_instrs$D_IN = csr_regfile$read_csr_minstret ;
  assign rg_start_CPI_instrs$EN =
	     WILL_FIRE_RL_rl_reset_complete && rg_run_on_reset ||
	     WILL_FIRE_RL_rl_debug_run ;

  // register rg_state
  always@(WILL_FIRE_RL_rl_reset_complete or
	  MUX_rg_state$write_1__VAL_1 or
	  WILL_FIRE_RL_rl_stage1_CSRR_W or
	  MUX_rg_state$write_1__VAL_2 or
	  WILL_FIRE_RL_rl_stage1_CSRR_S_or_C or
	  MUX_rg_state$write_1__VAL_3 or
	  MUX_rg_state$write_1__SEL_4 or
	  WILL_FIRE_RL_rl_reset_start or
	  MUX_rg_state$write_1__SEL_6 or
	  WILL_FIRE_RL_rl_BREAK_cache_flush_finish or
	  MUX_rg_state$write_1__SEL_8 or
	  MUX_rg_state$write_1__SEL_9 or
	  WILL_FIRE_RL_rl_stage1_FENCE_I or
	  WILL_FIRE_RL_rl_stage1_FENCE or
	  WILL_FIRE_RL_rl_stage1_SFENCE_VMA or WILL_FIRE_RL_rl_stage1_WFI)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_rl_reset_complete:
	  rg_state$D_IN = MUX_rg_state$write_1__VAL_1;
      WILL_FIRE_RL_rl_stage1_CSRR_W:
	  rg_state$D_IN = MUX_rg_state$write_1__VAL_2;
      WILL_FIRE_RL_rl_stage1_CSRR_S_or_C:
	  rg_state$D_IN = MUX_rg_state$write_1__VAL_3;
      MUX_rg_state$write_1__SEL_4: rg_state$D_IN = 4'd0;
      WILL_FIRE_RL_rl_reset_start: rg_state$D_IN = 4'd1;
      MUX_rg_state$write_1__SEL_6: rg_state$D_IN = 4'd2;
      WILL_FIRE_RL_rl_BREAK_cache_flush_finish: rg_state$D_IN = 4'd3;
      MUX_rg_state$write_1__SEL_8: rg_state$D_IN = 4'd4;
      MUX_rg_state$write_1__SEL_9: rg_state$D_IN = 4'd6;
      WILL_FIRE_RL_rl_stage1_FENCE_I: rg_state$D_IN = 4'd8;
      WILL_FIRE_RL_rl_stage1_FENCE: rg_state$D_IN = 4'd9;
      WILL_FIRE_RL_rl_stage1_SFENCE_VMA: rg_state$D_IN = 4'd10;
      WILL_FIRE_RL_rl_stage1_WFI: rg_state$D_IN = 4'd11;
      default: rg_state$D_IN = 4'b1010 /* unspecified value */ ;
    endcase
  end
  assign rg_state$EN =
	     WILL_FIRE_RL_rl_reset_complete ||
	     WILL_FIRE_RL_rl_stage1_CSRR_W ||
	     WILL_FIRE_RL_rl_stage1_CSRR_S_or_C ||
	     WILL_FIRE_RL_rl_reset_from_Debug_Module ||
	     WILL_FIRE_RL_rl_reset_from_WFI ||
	     WILL_FIRE_RL_rl_reset_start ||
	     WILL_FIRE_RL_rl_stage1_stop ||
	     WILL_FIRE_RL_rl_trap_BREAK_to_Debug_Mode ||
	     WILL_FIRE_RL_rl_BREAK_cache_flush_finish ||
	     WILL_FIRE_RL_rl_debug_run ||
	     WILL_FIRE_RL_rl_trap_fetch ||
	     WILL_FIRE_RL_rl_WFI_resume ||
	     WILL_FIRE_RL_rl_finish_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_finish_FENCE ||
	     WILL_FIRE_RL_rl_finish_FENCE_I ||
	     WILL_FIRE_RL_rl_stage1_restart_after_csrrx ||
	     WILL_FIRE_RL_rl_stage1_interrupt ||
	     WILL_FIRE_RL_rl_stage1_trap ||
	     WILL_FIRE_RL_rl_stage1_xRET ||
	     WILL_FIRE_RL_rl_stage2_nonpipe ||
	     WILL_FIRE_RL_rl_stage1_FENCE_I ||
	     WILL_FIRE_RL_rl_stage1_FENCE ||
	     WILL_FIRE_RL_rl_stage1_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_stage1_WFI ;

  // register rg_step_count
  assign rg_step_count$D_IN = !MUX_rg_step_count$write_1__SEL_3 ;
  assign rg_step_count$EN =
	     MUX_rg_step_count$write_1__PSEL_1 &&
	     stage1_rg_full_19_AND_NOT_stage1_rg_stage_inpu_ETC___d2402 &&
	     csr_regfile$read_dcsr_step &&
	     !rg_step_count ||
	     WILL_FIRE_RL_rl_stage1_xRET && csr_regfile$read_dcsr_step &&
	     !rg_step_count ||
	     WILL_FIRE_RL_rl_stage1_stop ||
	     WILL_FIRE_RL_rl_reset_start ;

  // register rg_stop_req
  assign rg_stop_req$D_IN = !MUX_rg_step_count$write_1__SEL_3 ;
  assign rg_stop_req$EN =
	     WILL_FIRE_RL_rl_stage1_stop || WILL_FIRE_RL_rl_reset_start ||
	     WILL_FIRE_RL_rl_debug_halt ;

  // register stage1_rg_full
  always@(WILL_FIRE_RL_stage1_rl_reset or
	  WILL_FIRE_RL_rl_stage1_interrupt or
	  WILL_FIRE_RL_rl_WFI_resume or
	  WILL_FIRE_RL_rl_finish_SFENCE_VMA or
	  WILL_FIRE_RL_rl_finish_FENCE or
	  WILL_FIRE_RL_rl_finish_FENCE_I or
	  WILL_FIRE_RL_rl_stage1_restart_after_csrrx or
	  WILL_FIRE_RL_rl_stage2_nonpipe or
	  WILL_FIRE_RL_rl_pipe or
	  MUX_stage1_rg_full$write_1__VAL_9 or
	  MUX_imem_rg_f3$write_1__SEL_1 or
	  WILL_FIRE_RL_rl_stage1_trap or
	  WILL_FIRE_RL_rl_stage1_xRET or WILL_FIRE_RL_rl_debug_run)
  case (1'b1)
    WILL_FIRE_RL_stage1_rl_reset || WILL_FIRE_RL_rl_stage1_interrupt ||
    WILL_FIRE_RL_rl_WFI_resume ||
    WILL_FIRE_RL_rl_finish_SFENCE_VMA ||
    WILL_FIRE_RL_rl_finish_FENCE ||
    WILL_FIRE_RL_rl_finish_FENCE_I ||
    WILL_FIRE_RL_rl_stage1_restart_after_csrrx ||
    WILL_FIRE_RL_rl_stage2_nonpipe:
	stage1_rg_full$D_IN = 1'd0;
    WILL_FIRE_RL_rl_pipe:
	stage1_rg_full$D_IN = MUX_stage1_rg_full$write_1__VAL_9;
    MUX_imem_rg_f3$write_1__SEL_1 || WILL_FIRE_RL_rl_stage1_trap ||
    WILL_FIRE_RL_rl_stage1_xRET ||
    WILL_FIRE_RL_rl_debug_run:
	stage1_rg_full$D_IN = 1'd0;
    default: stage1_rg_full$D_IN = 1'b0 /* unspecified value */ ;
  endcase
  assign stage1_rg_full$EN =
	     WILL_FIRE_RL_rl_reset_complete && rg_run_on_reset ||
	     WILL_FIRE_RL_rl_pipe ||
	     WILL_FIRE_RL_rl_debug_run ||
	     WILL_FIRE_RL_rl_stage1_interrupt ||
	     WILL_FIRE_RL_rl_stage1_trap ||
	     WILL_FIRE_RL_rl_WFI_resume ||
	     WILL_FIRE_RL_rl_finish_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_finish_FENCE ||
	     WILL_FIRE_RL_rl_finish_FENCE_I ||
	     WILL_FIRE_RL_rl_stage1_xRET ||
	     WILL_FIRE_RL_rl_stage1_restart_after_csrrx ||
	     WILL_FIRE_RL_rl_stage2_nonpipe ||
	     WILL_FIRE_RL_stage1_rl_reset ;

  // register stage1_rg_stage_input
  assign stage1_rg_stage_input$D_IN =
	     { stageD_rg_data[233:170],
	       stageD_rg_data[167:166],
	       stageD_rg_data[169:168],
	       stageD_rg_data[165:96],
<<<<<<< HEAD
	       _theResult____h5208,
	       stageD_rg_data[79:0],
	       _theResult____h5208[6:0],
	       _theResult____h5208[11:7],
	       _theResult____h5208[19:15],
	       _theResult____h5208[24:20],
	       _theResult____h5208[31:27],
	       _theResult____h5208[31:20],
	       _theResult____h5208[14:12],
	       _theResult____h5208[31:27],
	       _theResult____h5208[31:25],
	       decoded_instr_funct10__h28587,
	       _theResult____h5208[31:20],
	       decoded_instr_imm12_S__h28589,
	       decoded_instr_imm13_SB__h28590,
	       _theResult____h5208[31:12],
	       decoded_instr_imm21_UJ__h28592,
	       _theResult____h5208[27:20],
	       _theResult____h5208[26:25] } ;
=======
	       _theResult____h5287,
	       stageD_rg_data[79:0],
	       _theResult____h5287[6:0],
	       _theResult____h5287[11:7],
	       _theResult____h5287[19:15],
	       _theResult____h5287[24:20],
	       _theResult____h5287[31:27],
	       _theResult____h5287[31:20],
	       _theResult____h5287[14:12],
	       _theResult____h5287[31:27],
	       _theResult____h5287[31:25],
	       decoded_instr_funct10__h28701,
	       _theResult____h5287[31:20],
	       decoded_instr_imm12_S__h28703,
	       decoded_instr_imm13_SB__h28704,
	       _theResult____h5287[31:12],
	       decoded_instr_imm21_UJ__h28706,
	       _theResult____h5287[27:20],
	       _theResult____h5287[26:25] } ;
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
  assign stage1_rg_stage_input$EN =
	     WILL_FIRE_RL_rl_pipe &&
	     IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d2330 &&
	     stageD_rg_full ;

  // register stage2_rg_full
  always@(WILL_FIRE_RL_stage2_rl_reset_begin or
	  WILL_FIRE_RL_rl_stage2_nonpipe or
	  WILL_FIRE_RL_rl_pipe or
	  MUX_stage2_rg_full$write_1__VAL_3 or
	  MUX_imem_rg_f3$write_1__SEL_1 or WILL_FIRE_RL_rl_debug_run)
  case (1'b1)
    WILL_FIRE_RL_stage2_rl_reset_begin || WILL_FIRE_RL_rl_stage2_nonpipe:
	stage2_rg_full$D_IN = 1'd0;
    WILL_FIRE_RL_rl_pipe:
	stage2_rg_full$D_IN = MUX_stage2_rg_full$write_1__VAL_3;
    MUX_imem_rg_f3$write_1__SEL_1 || WILL_FIRE_RL_rl_debug_run:
	stage2_rg_full$D_IN = 1'd0;
    default: stage2_rg_full$D_IN = 1'b0 /* unspecified value */ ;
  endcase
  assign stage2_rg_full$EN =
	     WILL_FIRE_RL_rl_reset_complete && rg_run_on_reset ||
	     WILL_FIRE_RL_rl_pipe ||
	     WILL_FIRE_RL_rl_debug_run ||
	     WILL_FIRE_RL_rl_stage2_nonpipe ||
	     WILL_FIRE_RL_stage2_rl_reset_begin ;

  // register stage2_rg_resetting
  assign stage2_rg_resetting$D_IN = WILL_FIRE_RL_stage2_rl_reset_begin ;
  assign stage2_rg_resetting$EN =
	     WILL_FIRE_RL_stage2_rl_reset_end ||
	     WILL_FIRE_RL_stage2_rl_reset_begin ;

  // register stage2_rg_stage2
  assign stage2_rg_stage2$D_IN =
	     { rg_cur_priv,
	       stage1_rg_stage_input[401:338],
	       stage1_rg_stage_input[263:232],
	       IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d1086,
<<<<<<< HEAD
<<<<<<< HEAD
	       x_out_data_to_stage2_rd__h9370,
	       x_out_data_to_stage2_addr__h9371,
	       x_out_data_to_stage2_val1__h9372,
	       x_out_data_to_stage2_val2__h9373,
	       x_out_data_to_stage2_val3__h9374,
=======
	       x_out_data_to_stage2_rd__h9448,
	       x_out_data_to_stage2_addr__h9449,
	       x_out_data_to_stage2_val1__h9450,
	       x_out_data_to_stage2_val2__h9451,
	       x_out_data_to_stage2_val3__h9452,
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
	       x_out_data_to_stage2_rd__h9484,
	       x_out_data_to_stage2_addr__h9485,
	       x_out_data_to_stage2_val1__h9486,
	       x_out_data_to_stage2_val2__h9487,
	       x_out_data_to_stage2_val3__h9488,
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
	       stage1_rg_stage_input[151:145] == 7'b0000111 ||
	       (stage1_rg_stage_input[151:145] == 7'b1010011 ||
		stage1_rg_stage_input[151:145] == 7'b1000011 ||
		stage1_rg_stage_input[151:145] == 7'b1000111 ||
		stage1_rg_stage_input[151:145] == 7'b1001011 ||
		stage1_rg_stage_input[151:145] == 7'b1001111) &&
	       (stage1_rg_stage_input[104:98] != 7'h61 ||
		stage1_rg_stage_input[134:130] != 5'd0) &&
	       (stage1_rg_stage_input[104:98] != 7'h61 ||
		stage1_rg_stage_input[134:130] != 5'd1) &&
	       (stage1_rg_stage_input[104:98] != 7'h61 ||
		stage1_rg_stage_input[134:130] != 5'd2) &&
	       (stage1_rg_stage_input[104:98] != 7'h61 ||
		stage1_rg_stage_input[134:130] != 5'd3) &&
	       stage1_rg_stage_input[104:98] != 7'h71 &&
	       stage1_rg_stage_input[104:98] != 7'h51 &&
	       (stage1_rg_stage_input[104:98] != 7'h60 ||
		stage1_rg_stage_input[134:130] != 5'd2) &&
	       (stage1_rg_stage_input[104:98] != 7'h60 ||
		stage1_rg_stage_input[134:130] != 5'd3) &&
	       (stage1_rg_stage_input[104:98] != 7'h60 ||
		stage1_rg_stage_input[134:130] != 5'd0) &&
	       (stage1_rg_stage_input[104:98] != 7'h60 ||
		stage1_rg_stage_input[134:130] != 5'd1) &&
	       stage1_rg_stage_input[104:98] != 7'h70 &&
	       stage1_rg_stage_input[104:98] != 7'h50,
<<<<<<< HEAD
<<<<<<< HEAD
	       x_out_data_to_stage2_rounding_mode__h9376,
=======
	       x_out_data_to_stage2_rounding_mode__h9454,
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
	       x_out_data_to_stage2_rounding_mode__h9490,
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
	       IF_stage1_rg_full_19_THEN_IF_stage1_rg_stage_i_ETC___d2287 } ;
  assign stage2_rg_stage2$EN =
	     WILL_FIRE_RL_rl_pipe &&
	     stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d2172 &&
	     IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d992 !=
	     4'd0 &&
	     IF_NOT_stage1_rg_full_19_15_OR_NOT_stage1_rg_s_ETC___d2175 ;

  // register stage3_rg_full
  always@(WILL_FIRE_RL_stage3_rl_reset or
	  WILL_FIRE_RL_rl_pipe or
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 or
	  MUX_imem_rg_f3$write_1__SEL_1 or WILL_FIRE_RL_rl_debug_run)
  case (1'b1)
    WILL_FIRE_RL_stage3_rl_reset: stage3_rg_full$D_IN = 1'd0;
    WILL_FIRE_RL_rl_pipe:
	stage3_rg_full$D_IN =
	    IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd2;
    MUX_imem_rg_f3$write_1__SEL_1 || WILL_FIRE_RL_rl_debug_run:
	stage3_rg_full$D_IN = 1'd0;
    default: stage3_rg_full$D_IN = 1'b0 /* unspecified value */ ;
  endcase
  assign stage3_rg_full$EN =
	     WILL_FIRE_RL_rl_reset_complete && rg_run_on_reset ||
	     WILL_FIRE_RL_rl_pipe ||
	     WILL_FIRE_RL_rl_debug_run ||
	     WILL_FIRE_RL_stage3_rl_reset ;

  // register stage3_rg_stage3
  assign stage3_rg_stage3$D_IN =
	     { stage2_rg_stage2[725:630],
	       stage2_rg_stage2[727:726],
	       stage2_rg_stage2[629:627] == 3'd0 ||
	       IF_stage2_rg_stage2_15_BITS_629_TO_627_16_EQ_1_ETC___d176,
<<<<<<< HEAD
<<<<<<< HEAD
	       x_out_data_to_stage3_rd__h8431,
=======
	       x_out_data_to_stage3_rd__h8509,
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
	       x_out_data_to_stage3_rd__h8545,
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
	       stage2_rg_stage2[629:627] != 3'd0 &&
	       stage2_rg_stage2[629:627] != 3'd1 &&
	       stage2_rg_stage2[629:627] != 3'd4 &&
	       stage2_rg_stage2[629:627] != 3'd2 &&
	       stage2_rg_stage2[629:627] != 3'd3,
	       stage2_rg_stage2[629:627] != 3'd0 &&
	       IF_stage2_rg_stage2_15_BITS_629_TO_627_16_EQ_1_ETC___d211,
<<<<<<< HEAD
<<<<<<< HEAD
	       x_out_data_to_stage3_fpr_flags__h8434,
	       x_out_data_to_stage3_rd_val__h8435 } ;
=======
	       x_out_data_to_stage3_fpr_flags__h8512,
	       x_out_data_to_stage3_rd_val__h8513 } ;
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
	       x_out_data_to_stage3_fpr_flags__h8548,
	       x_out_data_to_stage3_rd_val__h8549 } ;
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
  assign stage3_rg_stage3$EN = MUX_f_trace_data$enq_1__SEL_1 ;

  // register stageD_rg_data
  assign stageD_rg_data$D_IN =
	     { imem_rg_pc,
	       stageF_rg_epoch,
	       stageF_rg_priv,
	       near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9_805_OR_ETC___d1838,
	       near_mem$imem_exc,
	       near_mem$imem_exc_code,
	       imem_rg_tval,
<<<<<<< HEAD
<<<<<<< HEAD
	       d_instr__h21667,
=======
	       d_instr__h21745,
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
	       d_instr__h21781,
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
	       stageF_branch_predictor$predict_rsp } ;
  assign stageD_rg_data$EN = MUX_imem_rg_f3$write_1__SEL_2 ;

  // register stageD_rg_full
  always@(WILL_FIRE_RL_stageD_rl_reset or
	  WILL_FIRE_RL_rl_trap_fetch or
	  WILL_FIRE_RL_rl_WFI_resume or
	  WILL_FIRE_RL_rl_finish_SFENCE_VMA or
	  WILL_FIRE_RL_rl_finish_FENCE or
	  WILL_FIRE_RL_rl_finish_FENCE_I or
	  WILL_FIRE_RL_rl_stage1_restart_after_csrrx or
	  WILL_FIRE_RL_rl_pipe or
	  MUX_stageD_rg_full$write_1__VAL_8 or
	  MUX_imem_rg_f3$write_1__SEL_1 or
	  WILL_FIRE_RL_rl_stage1_trap or
	  WILL_FIRE_RL_rl_stage1_xRET or WILL_FIRE_RL_rl_debug_run)
  case (1'b1)
    WILL_FIRE_RL_stageD_rl_reset || WILL_FIRE_RL_rl_trap_fetch ||
    WILL_FIRE_RL_rl_WFI_resume ||
    WILL_FIRE_RL_rl_finish_SFENCE_VMA ||
    WILL_FIRE_RL_rl_finish_FENCE ||
    WILL_FIRE_RL_rl_finish_FENCE_I ||
    WILL_FIRE_RL_rl_stage1_restart_after_csrrx:
	stageD_rg_full$D_IN = 1'd0;
    WILL_FIRE_RL_rl_pipe:
	stageD_rg_full$D_IN = MUX_stageD_rg_full$write_1__VAL_8;
    MUX_imem_rg_f3$write_1__SEL_1 || WILL_FIRE_RL_rl_stage1_trap ||
    WILL_FIRE_RL_rl_stage1_xRET ||
    WILL_FIRE_RL_rl_debug_run:
	stageD_rg_full$D_IN = 1'd0;
    default: stageD_rg_full$D_IN = 1'b0 /* unspecified value */ ;
  endcase
  assign stageD_rg_full$EN =
	     WILL_FIRE_RL_rl_reset_complete && rg_run_on_reset ||
	     WILL_FIRE_RL_rl_pipe ||
	     WILL_FIRE_RL_rl_debug_run ||
	     WILL_FIRE_RL_rl_trap_fetch ||
	     WILL_FIRE_RL_rl_stage1_trap ||
	     WILL_FIRE_RL_rl_WFI_resume ||
	     WILL_FIRE_RL_rl_finish_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_finish_FENCE ||
	     WILL_FIRE_RL_rl_finish_FENCE_I ||
	     WILL_FIRE_RL_rl_stage1_xRET ||
	     WILL_FIRE_RL_rl_stage1_restart_after_csrrx ||
	     WILL_FIRE_RL_stageD_rl_reset ;

  // register stageF_rg_epoch
  always@(WILL_FIRE_RL_stageF_rl_reset or
	  WILL_FIRE_RL_rl_trap_fetch or
<<<<<<< HEAD
<<<<<<< HEAD
	  v__h23141 or
=======
	  v__h23219 or
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
	  v__h23255 or
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
	  WILL_FIRE_RL_rl_WFI_resume or
	  WILL_FIRE_RL_rl_finish_SFENCE_VMA or
	  WILL_FIRE_RL_rl_finish_FENCE or
	  WILL_FIRE_RL_rl_finish_FENCE_I or
	  WILL_FIRE_RL_rl_stage1_restart_after_csrrx or
	  MUX_imem_rg_f3$write_1__SEL_2 or
<<<<<<< HEAD
<<<<<<< HEAD
	  epoch__h29546 or
	  MUX_imem_rg_f3$write_1__SEL_1 or WILL_FIRE_RL_rl_debug_run)
  case (1'b1)
    WILL_FIRE_RL_stageF_rl_reset: stageF_rg_epoch$D_IN = 2'd0;
    WILL_FIRE_RL_rl_trap_fetch: stageF_rg_epoch$D_IN = v__h23141;
    WILL_FIRE_RL_rl_WFI_resume: stageF_rg_epoch$D_IN = v__h23141;
    WILL_FIRE_RL_rl_finish_SFENCE_VMA: stageF_rg_epoch$D_IN = v__h23141;
    WILL_FIRE_RL_rl_finish_FENCE: stageF_rg_epoch$D_IN = v__h23141;
    WILL_FIRE_RL_rl_finish_FENCE_I: stageF_rg_epoch$D_IN = v__h23141;
    WILL_FIRE_RL_rl_stage1_restart_after_csrrx:
	stageF_rg_epoch$D_IN = v__h23141;
    MUX_imem_rg_f3$write_1__SEL_2: stageF_rg_epoch$D_IN = epoch__h29546;
    MUX_imem_rg_f3$write_1__SEL_1: stageF_rg_epoch$D_IN = v__h23141;
    WILL_FIRE_RL_rl_debug_run: stageF_rg_epoch$D_IN = v__h23141;
=======
	  epoch__h29624 or
=======
	  epoch__h29660 or
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
	  MUX_imem_rg_f3$write_1__SEL_1 or WILL_FIRE_RL_rl_debug_run)
  case (1'b1)
    WILL_FIRE_RL_stageF_rl_reset: stageF_rg_epoch$D_IN = 2'd0;
    WILL_FIRE_RL_rl_trap_fetch: stageF_rg_epoch$D_IN = v__h23255;
    WILL_FIRE_RL_rl_WFI_resume: stageF_rg_epoch$D_IN = v__h23255;
    WILL_FIRE_RL_rl_finish_SFENCE_VMA: stageF_rg_epoch$D_IN = v__h23255;
    WILL_FIRE_RL_rl_finish_FENCE: stageF_rg_epoch$D_IN = v__h23255;
    WILL_FIRE_RL_rl_finish_FENCE_I: stageF_rg_epoch$D_IN = v__h23255;
    WILL_FIRE_RL_rl_stage1_restart_after_csrrx:
<<<<<<< HEAD
	stageF_rg_epoch$D_IN = v__h23219;
    MUX_imem_rg_f3$write_1__SEL_2: stageF_rg_epoch$D_IN = epoch__h29624;
    MUX_imem_rg_f3$write_1__SEL_1: stageF_rg_epoch$D_IN = v__h23219;
    WILL_FIRE_RL_rl_debug_run: stageF_rg_epoch$D_IN = v__h23219;
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
	stageF_rg_epoch$D_IN = v__h23255;
    MUX_imem_rg_f3$write_1__SEL_2: stageF_rg_epoch$D_IN = epoch__h29660;
    MUX_imem_rg_f3$write_1__SEL_1: stageF_rg_epoch$D_IN = v__h23255;
    WILL_FIRE_RL_rl_debug_run: stageF_rg_epoch$D_IN = v__h23255;
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
    default: stageF_rg_epoch$D_IN = 2'b10 /* unspecified value */ ;
  endcase
  assign stageF_rg_epoch$EN =
	     WILL_FIRE_RL_rl_reset_complete && rg_run_on_reset ||
	     WILL_FIRE_RL_rl_pipe &&
	     IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d2371 ||
	     WILL_FIRE_RL_rl_debug_run ||
	     WILL_FIRE_RL_rl_trap_fetch ||
	     WILL_FIRE_RL_rl_WFI_resume ||
	     WILL_FIRE_RL_rl_finish_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_finish_FENCE ||
	     WILL_FIRE_RL_rl_finish_FENCE_I ||
	     WILL_FIRE_RL_rl_stage1_restart_after_csrrx ||
	     WILL_FIRE_RL_stageF_rl_reset ;

  // register stageF_rg_full
  always@(WILL_FIRE_RL_stageF_rl_reset or
	  WILL_FIRE_RL_rl_trap_fetch or
	  WILL_FIRE_RL_rl_WFI_resume or
	  WILL_FIRE_RL_rl_finish_SFENCE_VMA or
	  WILL_FIRE_RL_rl_finish_FENCE or
	  WILL_FIRE_RL_rl_finish_FENCE_I or
	  WILL_FIRE_RL_rl_stage1_restart_after_csrrx or
	  WILL_FIRE_RL_rl_pipe or
	  stageF_rg_full or
	  MUX_imem_rg_f3$write_1__SEL_1 or WILL_FIRE_RL_rl_debug_run)
  case (1'b1)
    WILL_FIRE_RL_stageF_rl_reset: stageF_rg_full$D_IN = 1'd0;
    WILL_FIRE_RL_rl_trap_fetch || WILL_FIRE_RL_rl_WFI_resume ||
    WILL_FIRE_RL_rl_finish_SFENCE_VMA ||
    WILL_FIRE_RL_rl_finish_FENCE ||
    WILL_FIRE_RL_rl_finish_FENCE_I ||
    WILL_FIRE_RL_rl_stage1_restart_after_csrrx:
	stageF_rg_full$D_IN = 1'd1;
    WILL_FIRE_RL_rl_pipe: stageF_rg_full$D_IN = stageF_rg_full;
    MUX_imem_rg_f3$write_1__SEL_1 || WILL_FIRE_RL_rl_debug_run:
	stageF_rg_full$D_IN = 1'd1;
    default: stageF_rg_full$D_IN = 1'b0 /* unspecified value */ ;
  endcase
  assign stageF_rg_full$EN =
	     WILL_FIRE_RL_rl_reset_complete && rg_run_on_reset ||
	     WILL_FIRE_RL_rl_pipe ||
	     WILL_FIRE_RL_stageF_rl_reset ||
	     WILL_FIRE_RL_rl_debug_run ||
	     WILL_FIRE_RL_rl_trap_fetch ||
	     WILL_FIRE_RL_rl_WFI_resume ||
	     WILL_FIRE_RL_rl_finish_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_finish_FENCE ||
	     WILL_FIRE_RL_rl_finish_FENCE_I ||
	     WILL_FIRE_RL_rl_stage1_restart_after_csrrx ;

  // register stageF_rg_priv
  assign stageF_rg_priv$D_IN = rg_cur_priv ;
  assign stageF_rg_priv$EN =
	     WILL_FIRE_RL_rl_reset_complete && rg_run_on_reset ||
	     WILL_FIRE_RL_rl_pipe &&
	     IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d2371 ||
	     WILL_FIRE_RL_rl_debug_run ||
	     WILL_FIRE_RL_rl_trap_fetch ||
	     WILL_FIRE_RL_rl_WFI_resume ||
	     WILL_FIRE_RL_rl_finish_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_finish_FENCE ||
	     WILL_FIRE_RL_rl_finish_FENCE_I ||
	     WILL_FIRE_RL_rl_stage1_restart_after_csrrx ;

  // submodule csr_regfile
  assign csr_regfile$access_permitted_1_csr_addr =
	     stage1_rg_stage_input_BITS_263_TO_232__q1[31:20] ;
  assign csr_regfile$access_permitted_1_priv = rg_cur_priv ;
  assign csr_regfile$access_permitted_1_read_not_write = 1'd0 ;
  assign csr_regfile$access_permitted_2_csr_addr =
	     stage1_rg_stage_input_BITS_263_TO_232__q1[31:20] ;
  assign csr_regfile$access_permitted_2_priv = rg_cur_priv ;
  assign csr_regfile$access_permitted_2_read_not_write =
<<<<<<< HEAD
<<<<<<< HEAD
	     rs1_val__h31435 == 64'd0 ;
=======
	     rs1_val__h31657 == 64'd0 ;
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
	     rs1_val__h31693 == 64'd0 ;
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
  assign csr_regfile$csr_counter_read_fault_csr_addr = 12'h0 ;
  assign csr_regfile$csr_counter_read_fault_priv = 2'h0 ;
  always@(IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d992)
  begin
    case (IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d992)
      4'd8: csr_regfile$csr_ret_actions_from_priv = 2'b11;
      4'd9: csr_regfile$csr_ret_actions_from_priv = 2'b01;
      default: csr_regfile$csr_ret_actions_from_priv = 2'b0;
    endcase
  end
<<<<<<< HEAD
  always@(WILL_FIRE_RL_rl_stage2_nonpipe or
	  x_out_trap_info_exc_code__h8651 or
	  WILL_FIRE_RL_rl_stage1_interrupt or
	  MUX_csr_regfile$csr_trap_actions_5__VAL_2 or
	  WILL_FIRE_RL_rl_stage1_trap or x_out_trap_info_exc_code__h12876)
=======
  always@(WILL_FIRE_RL_rl_stage1_interrupt or
	  MUX_csr_regfile$csr_trap_actions_5__VAL_1 or
	  WILL_FIRE_RL_rl_stage1_trap or
	  x_out_trap_info_exc_code__h12990 or
	  WILL_FIRE_RL_rl_trap or rg_trap_info)
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_rl_stage2_nonpipe:
	  csr_regfile$csr_trap_actions_exc_code =
	      x_out_trap_info_exc_code__h8651;
      WILL_FIRE_RL_rl_stage1_interrupt:
	  csr_regfile$csr_trap_actions_exc_code =
	      MUX_csr_regfile$csr_trap_actions_5__VAL_2;
      WILL_FIRE_RL_rl_stage1_trap:
	  csr_regfile$csr_trap_actions_exc_code =
<<<<<<< HEAD
<<<<<<< HEAD
	      x_out_trap_info_exc_code__h12876;
=======
	      x_out_trap_info_exc_code__h12954;
=======
	      x_out_trap_info_exc_code__h12990;
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
      WILL_FIRE_RL_rl_trap:
	  csr_regfile$csr_trap_actions_exc_code = rg_trap_info[67:64];
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
      default: csr_regfile$csr_trap_actions_exc_code =
		   4'b1010 /* unspecified value */ ;
    endcase
  end
  assign csr_regfile$csr_trap_actions_from_priv = rg_cur_priv ;
  assign csr_regfile$csr_trap_actions_interrupt =
	     WILL_FIRE_RL_rl_stage1_interrupt && !csr_regfile$nmi_pending ;
  assign csr_regfile$csr_trap_actions_nmi =
	     WILL_FIRE_RL_rl_stage1_interrupt && csr_regfile$nmi_pending ;
  assign csr_regfile$csr_trap_actions_pc =
<<<<<<< HEAD
	     (WILL_FIRE_RL_rl_stage1_interrupt ||
	      WILL_FIRE_RL_rl_stage1_trap) ?
	       stage1_rg_stage_input[401:338] :
	       value__h8614 ;
  always@(WILL_FIRE_RL_rl_stage2_nonpipe or
	  value__h8675 or
	  WILL_FIRE_RL_rl_stage1_interrupt or
	  WILL_FIRE_RL_rl_stage1_trap or value__h12921)
=======
	     WILL_FIRE_RL_rl_trap ?
	       rg_trap_info[131:68] :
	       stage1_rg_stage_input[401:338] ;
  always@(WILL_FIRE_RL_rl_stage1_interrupt or
	  WILL_FIRE_RL_rl_stage1_trap or
<<<<<<< HEAD
	  value__h12999 or WILL_FIRE_RL_rl_trap or rg_trap_info)
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
	  value__h13035 or WILL_FIRE_RL_rl_trap or rg_trap_info)
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_rl_stage2_nonpipe:
	  csr_regfile$csr_trap_actions_xtval = value__h8675;
      WILL_FIRE_RL_rl_stage1_interrupt:
	  csr_regfile$csr_trap_actions_xtval = 64'd0;
      WILL_FIRE_RL_rl_stage1_trap:
<<<<<<< HEAD
<<<<<<< HEAD
	  csr_regfile$csr_trap_actions_xtval = value__h12921;
=======
	  csr_regfile$csr_trap_actions_xtval = value__h12999;
=======
	  csr_regfile$csr_trap_actions_xtval = value__h13035;
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
      WILL_FIRE_RL_rl_trap:
	  csr_regfile$csr_trap_actions_xtval = rg_trap_info[63:0];
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
      default: csr_regfile$csr_trap_actions_xtval =
		   64'hAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign csr_regfile$dcsr_break_enters_debug_cur_priv = rg_cur_priv ;
  assign csr_regfile$interrupt_pending_cur_priv = rg_cur_priv ;
  assign csr_regfile$m_external_interrupt_req_set_not_clear =
	     m_external_interrupt_req_set_not_clear ;
  assign csr_regfile$ma_update_fcsr_fflags_flags = stage3_rg_stage3[68:64] ;
  assign csr_regfile$ma_update_mstatus_fs_fs = 2'h3 ;
  assign csr_regfile$mav_csr_write_csr_addr =
	     (MUX_csr_regfile$mav_csr_write_1__SEL_1 ||
	      MUX_csr_regfile$mav_csr_write_1__SEL_2) ?
	       stage1_rg_stage_input_BITS_263_TO_232__q1[31:20] :
	       f_csr_reqs$D_OUT[75:64] ;
  always@(MUX_csr_regfile$mav_csr_write_1__SEL_1 or
<<<<<<< HEAD
<<<<<<< HEAD
	  rs1_val__h30843 or
=======
	  rs1_val__h31065 or
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
	  rs1_val__h31101 or
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
	  MUX_csr_regfile$mav_csr_write_1__SEL_2 or
	  MUX_csr_regfile$mav_csr_write_2__VAL_2 or
	  WILL_FIRE_RL_rl_debug_write_csr or f_csr_reqs$D_OUT)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_csr_regfile$mav_csr_write_1__SEL_1:
<<<<<<< HEAD
<<<<<<< HEAD
	  csr_regfile$mav_csr_write_word = rs1_val__h30843;
=======
	  csr_regfile$mav_csr_write_word = rs1_val__h31065;
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
	  csr_regfile$mav_csr_write_word = rs1_val__h31101;
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
      MUX_csr_regfile$mav_csr_write_1__SEL_2:
	  csr_regfile$mav_csr_write_word =
	      MUX_csr_regfile$mav_csr_write_2__VAL_2;
      WILL_FIRE_RL_rl_debug_write_csr:
	  csr_regfile$mav_csr_write_word = f_csr_reqs$D_OUT[63:0];
      default: csr_regfile$mav_csr_write_word =
		   64'hAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign csr_regfile$mav_read_csr_csr_addr = 12'h0 ;
  assign csr_regfile$nmi_req_set_not_clear = nmi_req_set_not_clear ;
  assign csr_regfile$read_csr_csr_addr =
	     stage1_rg_stage_input_BITS_263_TO_232__q1[31:20] ;
  assign csr_regfile$read_csr_port2_csr_addr = f_csr_reqs$D_OUT[75:64] ;
  assign csr_regfile$s_external_interrupt_req_set_not_clear =
	     s_external_interrupt_req_set_not_clear ;
  assign csr_regfile$software_interrupt_req_set_not_clear =
	     software_interrupt_req_set_not_clear ;
  assign csr_regfile$timer_interrupt_req_set_not_clear =
	     timer_interrupt_req_set_not_clear ;
  always@(MUX_csr_regfile$write_dcsr_cause_priv_1__SEL_1 or
	  WILL_FIRE_RL_rl_stage1_stop or
	  MUX_csr_regfile$write_dcsr_cause_priv_1__VAL_2 or
	  WILL_FIRE_RL_rl_trap_BREAK_to_Debug_Mode)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_csr_regfile$write_dcsr_cause_priv_1__SEL_1:
	  csr_regfile$write_dcsr_cause_priv_cause = 3'd3;
      WILL_FIRE_RL_rl_stage1_stop:
	  csr_regfile$write_dcsr_cause_priv_cause =
	      MUX_csr_regfile$write_dcsr_cause_priv_1__VAL_2;
      WILL_FIRE_RL_rl_trap_BREAK_to_Debug_Mode:
	  csr_regfile$write_dcsr_cause_priv_cause = 3'd1;
      default: csr_regfile$write_dcsr_cause_priv_cause =
		   3'b010 /* unspecified value */ ;
    endcase
  end
  assign csr_regfile$write_dcsr_cause_priv_priv =
	     (WILL_FIRE_RL_rl_stage1_stop ||
	      WILL_FIRE_RL_rl_trap_BREAK_to_Debug_Mode) ?
	       rg_cur_priv :
	       2'b11 ;
  assign csr_regfile$write_dpc_pc =
	     MUX_csr_regfile$write_dcsr_cause_priv_1__SEL_1 ?
	       soc_map$m_pc_reset_value :
	       stage1_rg_stage_input[401:338] ;
  assign csr_regfile$EN_server_reset_request_put =
	     MUX_rg_state$write_1__SEL_5 ;
  assign csr_regfile$EN_server_reset_response_get =
	     MUX_rg_state$write_1__SEL_1 ;
  assign csr_regfile$EN_mav_read_csr = 1'b0 ;
  assign csr_regfile$EN_mav_csr_write =
	     WILL_FIRE_RL_rl_stage1_CSRR_W &&
	     csr_regfile$access_permitted_1 ||
	     WILL_FIRE_RL_rl_stage1_CSRR_S_or_C &&
	     csr_regfile$access_permitted_2 &&
	     stage1_rg_stage_input_BITS_263_TO_232__q1[19:15] != 5'd0 ||
	     WILL_FIRE_RL_rl_debug_write_csr ;
  assign csr_regfile$EN_ma_update_fcsr_fflags =
	     WILL_FIRE_RL_rl_pipe && stage3_rg_full && stage3_rg_stage3[76] &&
	     stage3_rg_stage3[70] ;
  assign csr_regfile$EN_ma_update_mstatus_fs =
	     WILL_FIRE_RL_rl_pipe && stage3_rg_full && stage3_rg_stage3[76] &&
	     (stage3_rg_stage3[70] || stage3_rg_stage3[69]) ;
  assign csr_regfile$EN_csr_trap_actions =
	     WILL_FIRE_RL_rl_stage2_nonpipe ||
	     WILL_FIRE_RL_rl_stage1_interrupt ||
	     WILL_FIRE_RL_rl_stage1_trap ;
  assign csr_regfile$EN_csr_ret_actions = CAN_FIRE_RL_rl_stage1_xRET ;
  assign csr_regfile$EN_csr_minstret_incr =
	     WILL_FIRE_RL_rl_pipe &&
	     IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 ==
	     2'd2 ||
	     WILL_FIRE_RL_rl_stage1_CSRR_W &&
	     csr_regfile$access_permitted_1 ||
	     WILL_FIRE_RL_rl_stage1_CSRR_S_or_C &&
	     csr_regfile$access_permitted_2 ||
	     WILL_FIRE_RL_rl_stage1_WFI ||
	     WILL_FIRE_RL_rl_stage1_FENCE ||
	     WILL_FIRE_RL_rl_stage1_FENCE_I ||
	     WILL_FIRE_RL_rl_stage1_xRET ||
	     WILL_FIRE_RL_rl_stage2_nonpipe ||
	     WILL_FIRE_RL_rl_stage1_SFENCE_VMA ;
  assign csr_regfile$EN_write_dpc =
	     WILL_FIRE_RL_rl_reset_complete && !rg_run_on_reset ||
	     WILL_FIRE_RL_rl_stage1_stop ||
	     WILL_FIRE_RL_rl_trap_BREAK_to_Debug_Mode ;
  assign csr_regfile$EN_write_dcsr_cause_priv =
	     WILL_FIRE_RL_rl_reset_complete && !rg_run_on_reset ||
	     WILL_FIRE_RL_rl_stage1_stop ||
	     WILL_FIRE_RL_rl_trap_BREAK_to_Debug_Mode ;
  assign csr_regfile$EN_debug = 1'b0 ;

  // submodule f_csr_reqs
  assign f_csr_reqs$D_IN = hart0_csr_mem_server_request_put ;
  assign f_csr_reqs$ENQ = EN_hart0_csr_mem_server_request_put ;
  assign f_csr_reqs$DEQ =
	     WILL_FIRE_RL_rl_debug_csr_access_busy ||
	     WILL_FIRE_RL_rl_debug_write_csr ||
	     WILL_FIRE_RL_rl_debug_read_csr ;
  assign f_csr_reqs$CLR = 1'b0 ;

  // submodule f_csr_rsps
  always@(WILL_FIRE_RL_rl_debug_csr_access_busy or
	  WILL_FIRE_RL_rl_debug_write_csr or
	  WILL_FIRE_RL_rl_debug_read_csr or MUX_f_csr_rsps$enq_1__VAL_3)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_rl_debug_csr_access_busy:
	  f_csr_rsps$D_IN = 65'h0AAAAAAAAAAAAAAAA;
      WILL_FIRE_RL_rl_debug_write_csr:
	  f_csr_rsps$D_IN = 65'h1AAAAAAAAAAAAAAAA;
      WILL_FIRE_RL_rl_debug_read_csr:
	  f_csr_rsps$D_IN = MUX_f_csr_rsps$enq_1__VAL_3;
      default: f_csr_rsps$D_IN =
		   65'h0AAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign f_csr_rsps$ENQ =
	     WILL_FIRE_RL_rl_debug_csr_access_busy ||
	     WILL_FIRE_RL_rl_debug_write_csr ||
	     WILL_FIRE_RL_rl_debug_read_csr ;
  assign f_csr_rsps$DEQ = EN_hart0_csr_mem_server_response_get ;
  assign f_csr_rsps$CLR = 1'b0 ;

  // submodule f_fpr_reqs
  assign f_fpr_reqs$D_IN = hart0_fpr_mem_server_request_put ;
  assign f_fpr_reqs$ENQ = EN_hart0_fpr_mem_server_request_put ;
  assign f_fpr_reqs$DEQ =
	     WILL_FIRE_RL_rl_debug_fpr_access_busy ||
	     WILL_FIRE_RL_rl_debug_write_fpr ||
	     WILL_FIRE_RL_rl_debug_read_fpr ;
  assign f_fpr_reqs$CLR = 1'b0 ;

  // submodule f_fpr_rsps
  always@(WILL_FIRE_RL_rl_debug_fpr_access_busy or
	  WILL_FIRE_RL_rl_debug_write_fpr or
	  WILL_FIRE_RL_rl_debug_read_fpr or MUX_f_fpr_rsps$enq_1__VAL_3)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_rl_debug_fpr_access_busy:
	  f_fpr_rsps$D_IN = 65'h0AAAAAAAAAAAAAAAA;
      WILL_FIRE_RL_rl_debug_write_fpr:
	  f_fpr_rsps$D_IN = 65'h1AAAAAAAAAAAAAAAA;
      WILL_FIRE_RL_rl_debug_read_fpr:
	  f_fpr_rsps$D_IN = MUX_f_fpr_rsps$enq_1__VAL_3;
      default: f_fpr_rsps$D_IN =
		   65'h0AAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign f_fpr_rsps$ENQ =
	     WILL_FIRE_RL_rl_debug_fpr_access_busy ||
	     WILL_FIRE_RL_rl_debug_write_fpr ||
	     WILL_FIRE_RL_rl_debug_read_fpr ;
  assign f_fpr_rsps$DEQ = EN_hart0_fpr_mem_server_response_get ;
  assign f_fpr_rsps$CLR = 1'b0 ;

  // submodule f_gpr_reqs
  assign f_gpr_reqs$D_IN = hart0_gpr_mem_server_request_put ;
  assign f_gpr_reqs$ENQ = EN_hart0_gpr_mem_server_request_put ;
  assign f_gpr_reqs$DEQ =
	     WILL_FIRE_RL_rl_debug_gpr_access_busy ||
	     WILL_FIRE_RL_rl_debug_write_gpr ||
	     WILL_FIRE_RL_rl_debug_read_gpr ;
  assign f_gpr_reqs$CLR = 1'b0 ;

  // submodule f_gpr_rsps
  always@(WILL_FIRE_RL_rl_debug_gpr_access_busy or
	  WILL_FIRE_RL_rl_debug_write_gpr or
	  WILL_FIRE_RL_rl_debug_read_gpr or MUX_f_gpr_rsps$enq_1__VAL_3)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_rl_debug_gpr_access_busy:
	  f_gpr_rsps$D_IN = 65'h0AAAAAAAAAAAAAAAA;
      WILL_FIRE_RL_rl_debug_write_gpr:
	  f_gpr_rsps$D_IN = 65'h1AAAAAAAAAAAAAAAA;
      WILL_FIRE_RL_rl_debug_read_gpr:
	  f_gpr_rsps$D_IN = MUX_f_gpr_rsps$enq_1__VAL_3;
      default: f_gpr_rsps$D_IN =
		   65'h0AAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign f_gpr_rsps$ENQ =
	     WILL_FIRE_RL_rl_debug_gpr_access_busy ||
	     WILL_FIRE_RL_rl_debug_write_gpr ||
	     WILL_FIRE_RL_rl_debug_read_gpr ;
  assign f_gpr_rsps$DEQ = EN_hart0_gpr_mem_server_response_get ;
  assign f_gpr_rsps$CLR = 1'b0 ;

  // submodule f_redirects
  assign f_redirects$D_IN =
<<<<<<< HEAD
<<<<<<< HEAD
	     { v__h23141,
	       stage1_rg_stage_input[401:338],
	       x_out_next_pc__h9318 } ;
=======
	     { v__h23219,
	       stage1_rg_stage_input[401:338],
	       x_out_next_pc__h9396 } ;
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
	     { v__h23255,
	       stage1_rg_stage_input[401:338],
	       x_out_next_pc__h9432 } ;
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
  assign f_redirects$ENQ = MUX_rg_epoch$write_1__SEL_2 ;
  assign f_redirects$DEQ =
	     WILL_FIRE_RL_rl_pipe &&
	     IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d2371 &&
	     f_redirects$EMPTY_N ;
  assign f_redirects$CLR = 1'b0 ;

  // submodule f_reset_reqs
  assign f_reset_reqs$D_IN = hart0_server_reset_request_put ;
  assign f_reset_reqs$ENQ = EN_hart0_server_reset_request_put ;
<<<<<<< HEAD
  assign f_reset_reqs$DEQ =
	     gpr_regfile$RDY_server_reset_request_put &&
	     fpr_regfile_RDY_server_reset_request_put__939__ETC___d1957 &&
	     rg_state == 4'd0 ;
=======
  assign f_reset_reqs$DEQ = MUX_rg_state$write_1__SEL_5 ;
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
  assign f_reset_reqs$CLR = 1'b0 ;

  // submodule f_reset_rsps
  assign f_reset_rsps$D_IN = rg_run_on_reset ;
  assign f_reset_rsps$ENQ = MUX_rg_state$write_1__SEL_1 ;
  assign f_reset_rsps$DEQ = EN_hart0_server_reset_response_get ;
  assign f_reset_rsps$CLR = 1'b0 ;

  // submodule f_run_halt_reqs
  assign f_run_halt_reqs$D_IN = hart0_server_run_halt_request_put ;
  assign f_run_halt_reqs$ENQ = EN_hart0_server_run_halt_request_put ;
  assign f_run_halt_reqs$DEQ =
	     WILL_FIRE_RL_rl_debug_halt_redundant ||
	     WILL_FIRE_RL_rl_debug_run ||
	     WILL_FIRE_RL_rl_debug_halt ||
	     WILL_FIRE_RL_rl_debug_run_redundant ;
  assign f_run_halt_reqs$CLR = 1'b0 ;

  // submodule f_run_halt_rsps
  assign f_run_halt_rsps$D_IN = !MUX_f_run_halt_rsps$enq_1__SEL_1 ;
  assign f_run_halt_rsps$ENQ =
	     WILL_FIRE_RL_rl_debug_halt_redundant ||
	     WILL_FIRE_RL_rl_BREAK_cache_flush_finish ||
	     WILL_FIRE_RL_rl_trap_BREAK_to_Debug_Mode ||
	     WILL_FIRE_RL_rl_debug_run ||
	     WILL_FIRE_RL_rl_debug_run_redundant ;
  assign f_run_halt_rsps$DEQ = EN_hart0_server_run_halt_response_get ;
  assign f_run_halt_rsps$CLR = 1'b0 ;

  // submodule f_trace_data
  always@(MUX_f_trace_data$enq_1__SEL_1 or
	  MUX_f_trace_data$enq_1__VAL_1 or
	  MUX_csr_regfile$mav_csr_write_1__SEL_1 or
	  MUX_f_trace_data$enq_1__VAL_2 or
	  MUX_f_trace_data$enq_1__SEL_3 or
	  MUX_f_trace_data$enq_1__VAL_3 or
	  MUX_f_trace_data$enq_1__SEL_4 or
	  IF_stage1_rg_full_19_THEN_IF_stage1_rg_stage_i_ETC___d2287 or
	  WILL_FIRE_RL_rl_reset_start or
	  WILL_FIRE_RL_rl_stage1_mip_cmd or
	  MUX_f_trace_data$enq_1__VAL_6 or
	  WILL_FIRE_RL_rl_stage2_nonpipe or
	  MUX_f_trace_data$enq_1__VAL_7 or
	  WILL_FIRE_RL_rl_stage1_xRET or
	  MUX_f_trace_data$enq_1__VAL_8 or
	  WILL_FIRE_RL_rl_stage1_trap or
	  MUX_f_trace_data$enq_1__VAL_9 or
	  WILL_FIRE_RL_rl_stage1_interrupt or MUX_f_trace_data$enq_1__VAL_10)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_f_trace_data$enq_1__SEL_1:
	  f_trace_data$D_IN = MUX_f_trace_data$enq_1__VAL_1;
      MUX_csr_regfile$mav_csr_write_1__SEL_1:
	  f_trace_data$D_IN = MUX_f_trace_data$enq_1__VAL_2;
      MUX_f_trace_data$enq_1__SEL_3:
	  f_trace_data$D_IN = MUX_f_trace_data$enq_1__VAL_3;
      MUX_f_trace_data$enq_1__SEL_4:
	  f_trace_data$D_IN =
	      IF_stage1_rg_full_19_THEN_IF_stage1_rg_stage_i_ETC___d2287;
      WILL_FIRE_RL_rl_reset_start:
	  f_trace_data$D_IN =
	      362'h02AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
      WILL_FIRE_RL_rl_stage1_mip_cmd:
	  f_trace_data$D_IN = MUX_f_trace_data$enq_1__VAL_6;
      WILL_FIRE_RL_rl_stage2_nonpipe:
	  f_trace_data$D_IN = MUX_f_trace_data$enq_1__VAL_7;
      WILL_FIRE_RL_rl_stage1_xRET:
	  f_trace_data$D_IN = MUX_f_trace_data$enq_1__VAL_8;
      WILL_FIRE_RL_rl_stage1_trap:
	  f_trace_data$D_IN = MUX_f_trace_data$enq_1__VAL_9;
      WILL_FIRE_RL_rl_stage1_interrupt:
	  f_trace_data$D_IN = MUX_f_trace_data$enq_1__VAL_10;
      default: f_trace_data$D_IN =
		   362'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign f_trace_data$ENQ =
	     WILL_FIRE_RL_rl_pipe &&
	     IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 ==
	     2'd2 ||
	     WILL_FIRE_RL_rl_stage1_CSRR_W &&
	     csr_regfile$access_permitted_1 ||
	     WILL_FIRE_RL_rl_stage1_CSRR_S_or_C &&
	     csr_regfile$access_permitted_2 ||
	     WILL_FIRE_RL_rl_stage1_WFI ||
	     WILL_FIRE_RL_rl_stage1_FENCE ||
	     WILL_FIRE_RL_rl_stage1_FENCE_I ||
	     WILL_FIRE_RL_rl_stage1_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_reset_start ||
	     WILL_FIRE_RL_rl_stage1_mip_cmd ||
	     WILL_FIRE_RL_rl_stage2_nonpipe ||
	     WILL_FIRE_RL_rl_stage1_xRET ||
	     WILL_FIRE_RL_rl_stage1_trap ||
	     WILL_FIRE_RL_rl_stage1_interrupt ;
  assign f_trace_data$DEQ = EN_trace_data_out_get ;
  assign f_trace_data$CLR = 1'b0 ;

  // submodule fpr_regfile
  assign fpr_regfile$read_rs1_port2_rs1 = f_fpr_reqs$D_OUT[68:64] ;
  assign fpr_regfile$read_rs1_rs1 = stage1_rg_stage_input[139:135] ;
  assign fpr_regfile$read_rs2_rs2 = stage1_rg_stage_input[134:130] ;
  assign fpr_regfile$read_rs3_rs3 = stage1_rg_stage_input[129:125] ;
  assign fpr_regfile$write_rd_rd =
	     MUX_fpr_regfile$write_rd_1__SEL_1 ?
	       stage3_rg_stage3[75:71] :
	       f_fpr_reqs$D_OUT[68:64] ;
  assign fpr_regfile$write_rd_rd_val =
	     MUX_fpr_regfile$write_rd_1__SEL_1 ?
	       stage3_rg_stage3[63:0] :
	       f_fpr_reqs$D_OUT[63:0] ;
  assign fpr_regfile$EN_server_reset_request_put =
	     MUX_rg_state$write_1__SEL_5 ;
  assign fpr_regfile$EN_server_reset_response_get =
	     MUX_rg_state$write_1__SEL_1 ;
  assign fpr_regfile$EN_write_rd =
	     WILL_FIRE_RL_rl_pipe && stage3_rg_full && stage3_rg_stage3[76] &&
	     stage3_rg_stage3[69] ||
	     WILL_FIRE_RL_rl_debug_write_fpr ;

  // submodule gpr_regfile
  assign gpr_regfile$read_rs1_port2_rs1 = f_gpr_reqs$D_OUT[68:64] ;
  assign gpr_regfile$read_rs1_rs1 = stage1_rg_stage_input[139:135] ;
  assign gpr_regfile$read_rs2_rs2 = stage1_rg_stage_input[134:130] ;
  always@(MUX_csr_regfile$mav_csr_write_1__SEL_1 or
	  MUX_f_trace_data$enq_1__SEL_3 or
	  stage1_rg_stage_input_BITS_263_TO_232__q1 or
	  WILL_FIRE_RL_rl_debug_write_gpr or
	  f_gpr_reqs$D_OUT or
	  MUX_gpr_regfile$write_rd_1__SEL_3 or stage3_rg_stage3)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_csr_regfile$mav_csr_write_1__SEL_1 || MUX_f_trace_data$enq_1__SEL_3:
	  gpr_regfile$write_rd_rd =
	      stage1_rg_stage_input_BITS_263_TO_232__q1[11:7];
      WILL_FIRE_RL_rl_debug_write_gpr:
	  gpr_regfile$write_rd_rd = f_gpr_reqs$D_OUT[68:64];
      MUX_gpr_regfile$write_rd_1__SEL_3:
	  gpr_regfile$write_rd_rd = stage3_rg_stage3[75:71];
      default: gpr_regfile$write_rd_rd = 5'b01010 /* unspecified value */ ;
    endcase
  end
  always@(MUX_csr_regfile$mav_csr_write_1__SEL_1 or
	  MUX_f_trace_data$enq_1__SEL_3 or
	  csr_regfile$read_csr or
	  WILL_FIRE_RL_rl_debug_write_gpr or
	  f_gpr_reqs$D_OUT or
	  MUX_gpr_regfile$write_rd_1__SEL_3 or stage3_rg_stage3)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_csr_regfile$mav_csr_write_1__SEL_1 || MUX_f_trace_data$enq_1__SEL_3:
	  gpr_regfile$write_rd_rd_val = csr_regfile$read_csr[63:0];
      WILL_FIRE_RL_rl_debug_write_gpr:
	  gpr_regfile$write_rd_rd_val = f_gpr_reqs$D_OUT[63:0];
      MUX_gpr_regfile$write_rd_1__SEL_3:
	  gpr_regfile$write_rd_rd_val = stage3_rg_stage3[63:0];
      default: gpr_regfile$write_rd_rd_val =
		   64'hAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign gpr_regfile$EN_server_reset_request_put =
	     MUX_rg_state$write_1__SEL_5 ;
  assign gpr_regfile$EN_server_reset_response_get =
	     MUX_rg_state$write_1__SEL_1 ;
  assign gpr_regfile$EN_write_rd =
	     WILL_FIRE_RL_rl_stage1_CSRR_W &&
	     csr_regfile$access_permitted_1 ||
	     WILL_FIRE_RL_rl_stage1_CSRR_S_or_C &&
	     csr_regfile$access_permitted_2 ||
	     WILL_FIRE_RL_rl_pipe && stage3_rg_full && stage3_rg_stage3[76] &&
	     !stage3_rg_stage3[69] ||
	     WILL_FIRE_RL_rl_debug_write_gpr ;

  // submodule near_mem
  assign near_mem$dmem_master_arready = dmem_master_arready ;
  assign near_mem$dmem_master_awready = dmem_master_awready ;
  assign near_mem$dmem_master_bid = dmem_master_bid ;
  assign near_mem$dmem_master_bresp = dmem_master_bresp ;
  assign near_mem$dmem_master_bvalid = dmem_master_bvalid ;
  assign near_mem$dmem_master_rdata = dmem_master_rdata ;
  assign near_mem$dmem_master_rid = dmem_master_rid ;
  assign near_mem$dmem_master_rlast = dmem_master_rlast ;
  assign near_mem$dmem_master_rresp = dmem_master_rresp ;
  assign near_mem$dmem_master_rvalid = dmem_master_rvalid ;
  assign near_mem$dmem_master_wready = dmem_master_wready ;
<<<<<<< HEAD
<<<<<<< HEAD
  assign near_mem$dmem_req_addr = x_out_data_to_stage2_addr__h9371 ;
  assign near_mem$dmem_req_amo_funct7 =
	     x_out_data_to_stage2_val1__h9372[6:0] ;
=======
  assign near_mem$dmem_req_addr = x_out_data_to_stage2_addr__h9449 ;
  assign near_mem$dmem_req_amo_funct7 =
	     x_out_data_to_stage2_val1__h9450[6:0] ;
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
  assign near_mem$dmem_req_addr = x_out_data_to_stage2_addr__h9485 ;
  assign near_mem$dmem_req_amo_funct7 =
	     x_out_data_to_stage2_val1__h9486[6:0] ;
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
  assign near_mem$dmem_req_f3 =
	     stage1_rg_stage_input_BITS_263_TO_232__q1[14:12] ;
  assign near_mem$dmem_req_mstatus_MXR = csr_regfile$read_mstatus[19] ;
  always@(IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d1086)
  begin
    case (IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d1086)
      3'd1: near_mem$dmem_req_op = 2'd0;
      3'd2: near_mem$dmem_req_op = 2'd1;
      default: near_mem$dmem_req_op = 2'd2;
    endcase
  end
  assign near_mem$dmem_req_priv =
	     csr_regfile$read_mstatus[17] ?
	       csr_regfile$read_mstatus[12:11] :
	       rg_cur_priv ;
  assign near_mem$dmem_req_satp = csr_regfile$read_satp ;
  assign near_mem$dmem_req_sstatus_SUM = csr_regfile$read_sstatus[18] ;
<<<<<<< HEAD
<<<<<<< HEAD
  assign near_mem$dmem_req_store_value = x_out_data_to_stage2_val2__h9373 ;
=======
  assign near_mem$dmem_req_store_value = x_out_data_to_stage2_val2__h9451 ;
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
  assign near_mem$dmem_req_store_value = x_out_data_to_stage2_val2__h9487 ;
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
  assign near_mem$imem_master_arready = imem_master_arready ;
  assign near_mem$imem_master_awready = imem_master_awready ;
  assign near_mem$imem_master_bid = imem_master_bid ;
  assign near_mem$imem_master_bresp = imem_master_bresp ;
  assign near_mem$imem_master_bvalid = imem_master_bvalid ;
  assign near_mem$imem_master_rdata = imem_master_rdata ;
  assign near_mem$imem_master_rid = imem_master_rid ;
  assign near_mem$imem_master_rlast = imem_master_rlast ;
  assign near_mem$imem_master_rresp = imem_master_rresp ;
  assign near_mem$imem_master_rvalid = imem_master_rvalid ;
  assign near_mem$imem_master_wready = imem_master_wready ;
  always@(MUX_imem_rg_f3$write_1__SEL_1 or
	  MUX_near_mem$imem_req_2__VAL_1 or
	  MUX_imem_rg_f3$write_1__SEL_2 or
	  MUX_near_mem$imem_req_2__VAL_2 or
	  WILL_FIRE_RL_imem_rl_fetch_next_32b or
	  MUX_imem_rg_tval$write_1__VAL_6 or
	  WILL_FIRE_RL_rl_stage1_restart_after_csrrx or
	  MUX_near_mem$imem_req_2__VAL_4 or
	  WILL_FIRE_RL_rl_trap_fetch or
	  MUX_near_mem$imem_req_2__VAL_5 or
	  MUX_near_mem$imem_req_1__SEL_6 or
	  WILL_FIRE_RL_rl_debug_run or MUX_near_mem$imem_req_2__VAL_7)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_imem_rg_f3$write_1__SEL_1:
	  near_mem$imem_req_addr = MUX_near_mem$imem_req_2__VAL_1;
      MUX_imem_rg_f3$write_1__SEL_2:
	  near_mem$imem_req_addr = MUX_near_mem$imem_req_2__VAL_2;
      WILL_FIRE_RL_imem_rl_fetch_next_32b:
	  near_mem$imem_req_addr = MUX_imem_rg_tval$write_1__VAL_6;
      WILL_FIRE_RL_rl_stage1_restart_after_csrrx:
	  near_mem$imem_req_addr = MUX_near_mem$imem_req_2__VAL_4;
      WILL_FIRE_RL_rl_trap_fetch:
	  near_mem$imem_req_addr = MUX_near_mem$imem_req_2__VAL_5;
      MUX_near_mem$imem_req_1__SEL_6:
	  near_mem$imem_req_addr = MUX_near_mem$imem_req_2__VAL_5;
      WILL_FIRE_RL_rl_debug_run:
	  near_mem$imem_req_addr = MUX_near_mem$imem_req_2__VAL_7;
      default: near_mem$imem_req_addr =
		   64'hAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign near_mem$imem_req_f3 =
	     WILL_FIRE_RL_imem_rl_fetch_next_32b ? imem_rg_f3 : 3'b010 ;
  always@(MUX_imem_rg_f3$write_1__SEL_1 or
	  MUX_imem_rg_f3$write_1__SEL_2 or
	  WILL_FIRE_RL_rl_stage1_restart_after_csrrx or
	  MUX_near_mem$imem_req_1__SEL_6 or
	  WILL_FIRE_RL_rl_debug_run or
	  csr_regfile$read_mstatus or
	  WILL_FIRE_RL_rl_trap_fetch or
	  rg_mstatus_MXR or
	  WILL_FIRE_RL_imem_rl_fetch_next_32b or imem_rg_mstatus_MXR)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_imem_rg_f3$write_1__SEL_1 || MUX_imem_rg_f3$write_1__SEL_2 ||
      WILL_FIRE_RL_rl_stage1_restart_after_csrrx ||
      MUX_near_mem$imem_req_1__SEL_6 ||
      WILL_FIRE_RL_rl_debug_run:
	  near_mem$imem_req_mstatus_MXR = csr_regfile$read_mstatus[19];
      WILL_FIRE_RL_rl_trap_fetch:
	  near_mem$imem_req_mstatus_MXR = rg_mstatus_MXR;
      WILL_FIRE_RL_imem_rl_fetch_next_32b:
	  near_mem$imem_req_mstatus_MXR = imem_rg_mstatus_MXR;
      default: near_mem$imem_req_mstatus_MXR = 1'b0 /* unspecified value */ ;
    endcase
  end
  assign near_mem$imem_req_priv =
	     (MUX_imem_rg_f3$write_1__SEL_1 ||
	      MUX_imem_rg_f3$write_1__SEL_2 ||
	      WILL_FIRE_RL_rl_stage1_restart_after_csrrx ||
	      WILL_FIRE_RL_rl_trap_fetch ||
	      MUX_near_mem$imem_req_1__SEL_6 ||
	      WILL_FIRE_RL_rl_debug_run) ?
	       rg_cur_priv :
	       imem_rg_priv ;
  assign near_mem$imem_req_satp =
	     WILL_FIRE_RL_imem_rl_fetch_next_32b ?
	       imem_rg_satp :
	       csr_regfile$read_satp ;
  always@(MUX_imem_rg_f3$write_1__SEL_1 or
	  MUX_imem_rg_f3$write_1__SEL_2 or
	  WILL_FIRE_RL_rl_stage1_restart_after_csrrx or
	  MUX_near_mem$imem_req_1__SEL_6 or
	  WILL_FIRE_RL_rl_debug_run or
	  csr_regfile$read_sstatus or
	  WILL_FIRE_RL_rl_trap_fetch or
	  rg_sstatus_SUM or
	  WILL_FIRE_RL_imem_rl_fetch_next_32b or imem_rg_sstatus_SUM)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_imem_rg_f3$write_1__SEL_1 || MUX_imem_rg_f3$write_1__SEL_2 ||
      WILL_FIRE_RL_rl_stage1_restart_after_csrrx ||
      MUX_near_mem$imem_req_1__SEL_6 ||
      WILL_FIRE_RL_rl_debug_run:
	  near_mem$imem_req_sstatus_SUM = csr_regfile$read_sstatus[18];
      WILL_FIRE_RL_rl_trap_fetch:
	  near_mem$imem_req_sstatus_SUM = rg_sstatus_SUM;
      WILL_FIRE_RL_imem_rl_fetch_next_32b:
	  near_mem$imem_req_sstatus_SUM = imem_rg_sstatus_SUM;
      default: near_mem$imem_req_sstatus_SUM = 1'b0 /* unspecified value */ ;
    endcase
  end
  assign near_mem$server_fence_request_put =
	     8'b10101010 /* unspecified value */  ;
  assign near_mem$EN_server_reset_request_put = MUX_rg_state$write_1__SEL_5 ;
  assign near_mem$EN_server_reset_response_get = MUX_rg_state$write_1__SEL_1 ;
  assign near_mem$EN_imem_req =
	     WILL_FIRE_RL_rl_reset_complete && rg_run_on_reset ||
	     WILL_FIRE_RL_rl_pipe &&
	     IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d2371 ||
	     WILL_FIRE_RL_imem_rl_fetch_next_32b ||
	     WILL_FIRE_RL_rl_stage1_restart_after_csrrx ||
	     WILL_FIRE_RL_rl_trap_fetch ||
	     WILL_FIRE_RL_rl_WFI_resume ||
	     WILL_FIRE_RL_rl_finish_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_finish_FENCE ||
	     WILL_FIRE_RL_rl_finish_FENCE_I ||
	     WILL_FIRE_RL_rl_debug_run ;
  assign near_mem$EN_dmem_req =
	     WILL_FIRE_RL_rl_pipe &&
	     stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d2172 &&
	     IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d992 !=
	     4'd0 &&
	     IF_NOT_stage1_rg_full_19_15_OR_NOT_stage1_rg_s_ETC___d2175 &&
	     (IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d1086 ==
	      3'd1 ||
	      IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d1086 ==
	      3'd2 ||
	      IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d1086 ==
	      3'd4) ;
  assign near_mem$EN_server_fence_i_request_put =
	     WILL_FIRE_RL_rl_stage1_stop ||
	     WILL_FIRE_RL_rl_trap_BREAK_to_Debug_Mode ||
	     WILL_FIRE_RL_rl_stage1_FENCE_I ;
  assign near_mem$EN_server_fence_i_response_get =
	     WILL_FIRE_RL_rl_BREAK_cache_flush_finish ||
	     WILL_FIRE_RL_rl_finish_FENCE_I ;
  assign near_mem$EN_server_fence_request_put = MUX_rg_state$write_1__SEL_11 ;
  assign near_mem$EN_server_fence_response_get = CAN_FIRE_RL_rl_finish_FENCE ;
  assign near_mem$EN_sfence_vma = MUX_rg_state$write_1__SEL_12 ;

  // submodule soc_map
  assign soc_map$m_is_IO_addr_addr = 64'h0 ;
  assign soc_map$m_is_mem_addr_addr = 64'h0 ;
  assign soc_map$m_is_near_mem_IO_addr_addr = 64'h0 ;

  // submodule stage1_f_reset_reqs
  assign stage1_f_reset_reqs$ENQ = MUX_rg_state$write_1__SEL_5 ;
  assign stage1_f_reset_reqs$DEQ = CAN_FIRE_RL_stage1_rl_reset ;
  assign stage1_f_reset_reqs$CLR = 1'b0 ;

  // submodule stage1_f_reset_rsps
  assign stage1_f_reset_rsps$ENQ = CAN_FIRE_RL_stage1_rl_reset ;
  assign stage1_f_reset_rsps$DEQ = MUX_rg_state$write_1__SEL_1 ;
  assign stage1_f_reset_rsps$CLR = 1'b0 ;

  // submodule stage2_f_reset_reqs
  assign stage2_f_reset_reqs$ENQ = MUX_rg_state$write_1__SEL_5 ;
  assign stage2_f_reset_reqs$DEQ = CAN_FIRE_RL_stage2_rl_reset_begin ;
  assign stage2_f_reset_reqs$CLR = 1'b0 ;

  // submodule stage2_f_reset_rsps
  assign stage2_f_reset_rsps$ENQ = CAN_FIRE_RL_stage2_rl_reset_end ;
  assign stage2_f_reset_rsps$DEQ = MUX_rg_state$write_1__SEL_1 ;
  assign stage2_f_reset_rsps$CLR = 1'b0 ;

  // submodule stage2_fbox
  assign stage2_fbox$req_f7 =
	     stage1_rg_stage_input_BITS_263_TO_232__q1[31:25] ;
  assign stage2_fbox$req_opcode =
	     stage1_rg_stage_input_BITS_263_TO_232__q1[6:0] ;
<<<<<<< HEAD
<<<<<<< HEAD
  assign stage2_fbox$req_rm = x_out_data_to_stage2_rounding_mode__h9376 ;
  assign stage2_fbox$req_rs2 =
	     stage1_rg_stage_input_BITS_263_TO_232__q1[24:20] ;
  assign stage2_fbox$req_v1 = x_out_data_to_stage2_val1__h9372 ;
  assign stage2_fbox$req_v2 = x_out_data_to_stage2_val2__h9373 ;
  assign stage2_fbox$req_v3 = x_out_data_to_stage2_val3__h9374 ;
=======
  assign stage2_fbox$req_rm = x_out_data_to_stage2_rounding_mode__h9454 ;
  assign stage2_fbox$req_rs2 =
	     stage1_rg_stage_input_BITS_263_TO_232__q1[24:20] ;
  assign stage2_fbox$req_v1 = x_out_data_to_stage2_val1__h9450 ;
  assign stage2_fbox$req_v2 = x_out_data_to_stage2_val2__h9451 ;
  assign stage2_fbox$req_v3 = x_out_data_to_stage2_val3__h9452 ;
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
  assign stage2_fbox$req_rm = x_out_data_to_stage2_rounding_mode__h9490 ;
  assign stage2_fbox$req_rs2 =
	     stage1_rg_stage_input_BITS_263_TO_232__q1[24:20] ;
  assign stage2_fbox$req_v1 = x_out_data_to_stage2_val1__h9486 ;
  assign stage2_fbox$req_v2 = x_out_data_to_stage2_val2__h9487 ;
  assign stage2_fbox$req_v3 = x_out_data_to_stage2_val3__h9488 ;
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
  assign stage2_fbox$EN_server_reset_request_put =
	     CAN_FIRE_RL_stage2_rl_reset_begin ;
  assign stage2_fbox$EN_server_reset_response_get =
	     CAN_FIRE_RL_stage2_rl_reset_end ;
  assign stage2_fbox$EN_req =
	     WILL_FIRE_RL_rl_pipe &&
	     stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d2172 &&
	     IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d992 !=
	     4'd0 &&
	     IF_NOT_stage1_rg_full_19_15_OR_NOT_stage1_rg_s_ETC___d2175 &&
	     IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d1086 ==
	     3'd5 ;

  // submodule stage2_mbox
  assign stage2_mbox$req_f3 =
	     stage1_rg_stage_input_BITS_263_TO_232__q1[14:12] ;
  assign stage2_mbox$req_is_OP_not_OP_32 =
	     !stage1_rg_stage_input_BITS_263_TO_232__q1[3] ;
<<<<<<< HEAD
<<<<<<< HEAD
  assign stage2_mbox$req_v1 = x_out_data_to_stage2_val1__h9372 ;
  assign stage2_mbox$req_v2 = x_out_data_to_stage2_val2__h9373 ;
=======
  assign stage2_mbox$req_v1 = x_out_data_to_stage2_val1__h9450 ;
  assign stage2_mbox$req_v2 = x_out_data_to_stage2_val2__h9451 ;
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
  assign stage2_mbox$req_v1 = x_out_data_to_stage2_val1__h9486 ;
  assign stage2_mbox$req_v2 = x_out_data_to_stage2_val2__h9487 ;
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
  assign stage2_mbox$set_verbosity_verbosity = 4'h0 ;
  assign stage2_mbox$EN_set_verbosity = 1'b0 ;
  assign stage2_mbox$EN_req_reset = 1'b0 ;
  assign stage2_mbox$EN_rsp_reset = 1'b0 ;
  assign stage2_mbox$EN_req =
	     WILL_FIRE_RL_rl_pipe &&
	     stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d2172 &&
	     IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d992 !=
	     4'd0 &&
	     IF_NOT_stage1_rg_full_19_15_OR_NOT_stage1_rg_s_ETC___d2175 &&
	     IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d1086 ==
	     3'd3 ;

  // submodule stage3_f_reset_reqs
  assign stage3_f_reset_reqs$ENQ = MUX_rg_state$write_1__SEL_5 ;
  assign stage3_f_reset_reqs$DEQ = CAN_FIRE_RL_stage3_rl_reset ;
  assign stage3_f_reset_reqs$CLR = 1'b0 ;

  // submodule stage3_f_reset_rsps
  assign stage3_f_reset_rsps$ENQ = CAN_FIRE_RL_stage3_rl_reset ;
  assign stage3_f_reset_rsps$DEQ = MUX_rg_state$write_1__SEL_1 ;
  assign stage3_f_reset_rsps$CLR = 1'b0 ;

  // submodule stageD_f_reset_reqs
  assign stageD_f_reset_reqs$ENQ = MUX_rg_state$write_1__SEL_5 ;
  assign stageD_f_reset_reqs$DEQ = CAN_FIRE_RL_stageD_rl_reset ;
  assign stageD_f_reset_reqs$CLR = 1'b0 ;

  // submodule stageD_f_reset_rsps
  assign stageD_f_reset_rsps$ENQ = CAN_FIRE_RL_stageD_rl_reset ;
  assign stageD_f_reset_rsps$DEQ = MUX_rg_state$write_1__SEL_1 ;
  assign stageD_f_reset_rsps$CLR = 1'b0 ;

  // submodule stageF_branch_predictor
  assign stageF_branch_predictor$predict_req_m_old_pc =
	     MUX_imem_rg_f3$write_1__SEL_2 ?
	       MUX_stageF_branch_predictor$predict_req_2__VAL_2 :
	       65'h0AAAAAAAAAAAAAAAA ;
  always@(MUX_imem_rg_f3$write_1__SEL_1 or
	  soc_map$m_pc_reset_value or
	  MUX_imem_rg_f3$write_1__SEL_2 or
<<<<<<< HEAD
<<<<<<< HEAD
	  next_pc__h29548 or
	  WILL_FIRE_RL_rl_stage1_restart_after_csrrx or
	  x_out_next_pc__h9318 or
=======
	  next_pc__h29626 or
	  WILL_FIRE_RL_rl_stage1_restart_after_csrrx or
	  x_out_next_pc__h9396 or
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
	  next_pc__h29662 or
	  WILL_FIRE_RL_rl_stage1_restart_after_csrrx or
	  x_out_next_pc__h9432 or
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
	  MUX_imem_rg_pc$write_1__SEL_4 or
	  rg_next_pc or WILL_FIRE_RL_rl_debug_run or csr_regfile$read_dpc)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_imem_rg_f3$write_1__SEL_1:
	  stageF_branch_predictor$predict_req_pc = soc_map$m_pc_reset_value;
      MUX_imem_rg_f3$write_1__SEL_2:
<<<<<<< HEAD
<<<<<<< HEAD
	  stageF_branch_predictor$predict_req_pc = next_pc__h29548;
      WILL_FIRE_RL_rl_stage1_restart_after_csrrx:
	  stageF_branch_predictor$predict_req_pc = x_out_next_pc__h9318;
=======
	  stageF_branch_predictor$predict_req_pc = next_pc__h29626;
      WILL_FIRE_RL_rl_stage1_restart_after_csrrx:
	  stageF_branch_predictor$predict_req_pc = x_out_next_pc__h9396;
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
	  stageF_branch_predictor$predict_req_pc = next_pc__h29662;
      WILL_FIRE_RL_rl_stage1_restart_after_csrrx:
	  stageF_branch_predictor$predict_req_pc = x_out_next_pc__h9432;
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
      MUX_imem_rg_pc$write_1__SEL_4:
	  stageF_branch_predictor$predict_req_pc = rg_next_pc;
      WILL_FIRE_RL_rl_debug_run:
	  stageF_branch_predictor$predict_req_pc = csr_regfile$read_dpc;
      default: stageF_branch_predictor$predict_req_pc =
		   64'hAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign stageF_branch_predictor$EN_reset = 1'b0 ;
  assign stageF_branch_predictor$EN_predict_req =
	     WILL_FIRE_RL_rl_reset_complete && rg_run_on_reset ||
	     WILL_FIRE_RL_rl_pipe &&
	     IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d2371 ||
	     WILL_FIRE_RL_rl_stage1_restart_after_csrrx ||
	     WILL_FIRE_RL_rl_trap_fetch ||
	     WILL_FIRE_RL_rl_WFI_resume ||
	     WILL_FIRE_RL_rl_finish_SFENCE_VMA ||
	     WILL_FIRE_RL_rl_finish_FENCE ||
	     WILL_FIRE_RL_rl_finish_FENCE_I ||
	     WILL_FIRE_RL_rl_debug_run ;

  // submodule stageF_f_reset_reqs
  assign stageF_f_reset_reqs$ENQ = MUX_rg_state$write_1__SEL_5 ;
  assign stageF_f_reset_reqs$DEQ = CAN_FIRE_RL_stageF_rl_reset ;
  assign stageF_f_reset_reqs$CLR = 1'b0 ;

  // submodule stageF_f_reset_rsps
  assign stageF_f_reset_rsps$ENQ = CAN_FIRE_RL_stageF_rl_reset ;
  assign stageF_f_reset_rsps$DEQ = MUX_rg_state$write_1__SEL_1 ;
  assign stageF_f_reset_rsps$CLR = 1'b0 ;

  // remaining internal signals
  assign IF_IF_stage1_rg_stage_input_20_BITS_151_TO_145_ETC___d1405 =
<<<<<<< HEAD
<<<<<<< HEAD
	     next_pc__h9303 == stage1_rg_stage_input[215:152] ;
=======
	     next_pc__h9381 == stage1_rg_stage_input[215:152] ;
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
	     next_pc__h9417 == stage1_rg_stage_input[215:152] ;
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
  assign IF_NOT_csr_regfile_read_mstatus__0_BITS_14_TO__ETC___d974 =
	     NOT_csr_regfile_read_mstatus__0_BITS_14_TO_13__ETC___d891 ?
	       4'd1 :
	       4'd12 ;
  assign IF_NOT_near_mem_dmem_valid__38_60_OR_NOT_near__ETC___d271 =
	     (!near_mem$dmem_valid || !near_mem$dmem_exc) ?
	       ((stage2_rg_stage2[365] || stage2_rg_stage2[626:622] == 5'd0) ?
		  2'd0 :
		  IF_near_mem_dmem_valid__38_AND_NOT_near_mem_dm_ETC___d269) :
	       2'd0 ;
  assign IF_NOT_near_mem_dmem_valid__38_60_OR_NOT_near__ETC___d297 =
	     (!near_mem$dmem_valid || !near_mem$dmem_exc) ?
	       (stage2_rg_stage2[365] ?
		  IF_near_mem_dmem_valid__38_AND_NOT_near_mem_dm_ETC___d269 :
		  2'd0) :
	       2'd0 ;
  assign IF_NOT_stage1_rg_full_19_15_OR_NOT_stage1_rg_s_ETC___d2175 =
	     IF_IF_stage1_rg_stage_input_20_BITS_151_TO_145_ETC___d1405 ||
	     !stageF_rg_full ||
	     near_mem$imem_valid &&
	     near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9_805_OR_ETC___d1840 ;
  assign IF_NOT_stage1_rg_stage_input_20_BITS_104_TO_98_ETC___d2216 =
	     ((stage1_rg_stage_input[104:98] != 7'h61 ||
	       stage1_rg_stage_input[134:130] != 5'd0) &&
	      (stage1_rg_stage_input[104:98] != 7'h61 ||
	       stage1_rg_stage_input[134:130] != 5'd1) &&
	      (stage1_rg_stage_input[104:98] != 7'h61 ||
	       stage1_rg_stage_input[134:130] != 5'd2) &&
	      (stage1_rg_stage_input[104:98] != 7'h61 ||
	       stage1_rg_stage_input[134:130] != 5'd3) &&
	      stage1_rg_stage_input[104:98] != 7'h71 &&
	      stage1_rg_stage_input[104:98] != 7'h51 &&
	      (stage1_rg_stage_input[104:98] != 7'h60 ||
	       stage1_rg_stage_input[134:130] != 5'd2) &&
	      (stage1_rg_stage_input[104:98] != 7'h60 ||
	       stage1_rg_stage_input[134:130] != 5'd3) &&
	      (stage1_rg_stage_input[104:98] != 7'h60 ||
	       stage1_rg_stage_input[134:130] != 5'd0) &&
	      (stage1_rg_stage_input[104:98] != 7'h60 ||
	       stage1_rg_stage_input[134:130] != 5'd1) &&
	      stage1_rg_stage_input[104:98] != 7'h70 &&
	      stage1_rg_stage_input[104:98] != 7'h50) ?
	       4'd7 :
	       4'd6 ;
  assign IF_NOT_stage1_rg_stage_input_20_BITS_112_TO_11_ETC___d918 =
	     NOT_stage1_rg_stage_input_20_BITS_112_TO_110_4_ETC___d431 ?
	       4'd12 :
	       4'd1 ;
  assign IF_NOT_stage1_rg_stage_input_20_BITS_335_TO_33_ETC___d2043 =
	     !IF_IF_stage1_rg_stage_input_20_BITS_151_TO_145_ETC___d1405 &&
	     stageF_rg_full &&
	     (!near_mem$imem_valid ||
	      NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9_80_ETC___d1834) ;
  assign IF_NOT_stage2_rg_full_14_51_OR_stage2_rg_stage_ETC___d302 =
	     (!stage2_rg_full || stage2_rg_stage2[629:627] == 3'd0) ?
	       2'd0 :
	       CASE_stage2_rg_stage2_BITS_629_TO_627_1_IF_NOT_ETC__q6 ;
<<<<<<< HEAD
  assign IF_csr_regfile_read_csr_IF_stage1_rg_full_19_T_ETC___d2484 =
	     csr_regfile$read_csr[63:0] | rs1_val__h31435 ;
  assign IF_csr_regfile_read_misa__7_BIT_2_420_AND_stag_ETC___d1674 =
	     (csr_regfile$read_misa[2] && stageD_rg_data[65:64] == 2'b0 &&
	      stageD_rg_data[79:77] == 3'b001) ?
	       instr__h21161 :
	       ((csr_regfile$read_misa[2] && stageD_rg_data[65:64] == 2'b0 &&
		 stageD_rg_data[79:77] == 3'b101) ?
		  instr__h21312 :
=======
  assign IF_csr_regfile_read_csr_IF_stage1_rg_full_19_T_ETC___d2490 =
	     csr_regfile$read_csr[63:0] | rs1_val__h31693 ;
  assign IF_csr_regfile_read_misa__7_BIT_2_420_AND_stag_ETC___d1674 =
	     (csr_regfile$read_misa[2] && stageD_rg_data[65:64] == 2'b0 &&
	      stageD_rg_data[79:77] == 3'b001) ?
	       instr__h21275 :
	       ((csr_regfile$read_misa[2] && stageD_rg_data[65:64] == 2'b0 &&
		 stageD_rg_data[79:77] == 3'b101) ?
<<<<<<< HEAD
		  instr__h21390 :
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
		  instr__h21426 :
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
		  32'h0) ;
  assign IF_csr_regfile_read_misa__7_BIT_2_420_AND_stag_ETC___d1675 =
	     (csr_regfile$read_misa[2] && stageD_rg_data[65:64] == 2'b10 &&
	      stageD_rg_data[79:77] == 3'b101) ?
<<<<<<< HEAD
<<<<<<< HEAD
	       instr__h20962 :
=======
	       instr__h21040 :
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
	       instr__h21076 :
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
	       IF_csr_regfile_read_misa__7_BIT_2_420_AND_stag_ETC___d1674 ;
  assign IF_csr_regfile_read_misa__7_BIT_2_420_AND_stag_ETC___d1676 =
	     (csr_regfile$read_misa[2] && stageD_rg_data[65:64] == 2'b10 &&
	      stageD_rg_data[75:71] != 5'd0 &&
	      stageD_rg_data[79:77] == 3'b001 &&
	      csr_regfile$read_misa[3]) ?
<<<<<<< HEAD
<<<<<<< HEAD
	       instr__h20809 :
=======
	       instr__h20887 :
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
	       instr__h20923 :
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
	       IF_csr_regfile_read_misa__7_BIT_2_420_AND_stag_ETC___d1675 ;
  assign IF_csr_regfile_read_misa__7_BIT_2_420_AND_stag_ETC___d1677 =
	     (csr_regfile$read_misa[2] && stageD_rg_data[65:64] == 2'b0 &&
	      stageD_rg_data[79:77] == 3'b111) ?
<<<<<<< HEAD
<<<<<<< HEAD
	       instr__h19770 :
=======
	       instr__h19848 :
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
	       instr__h19884 :
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
	       IF_csr_regfile_read_misa__7_BIT_2_420_AND_stag_ETC___d1676 ;
  assign IF_csr_regfile_read_misa__7_BIT_2_420_AND_stag_ETC___d1678 =
	     (csr_regfile$read_misa[2] && stageD_rg_data[65:64] == 2'b0 &&
	      stageD_rg_data[79:77] == 3'b011) ?
<<<<<<< HEAD
<<<<<<< HEAD
	       instr__h19619 :
=======
	       instr__h19697 :
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
	       instr__h19733 :
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
	       IF_csr_regfile_read_misa__7_BIT_2_420_AND_stag_ETC___d1677 ;
  assign IF_csr_regfile_read_misa__7_BIT_2_420_AND_stag_ETC___d1679 =
	     (csr_regfile$read_misa[2] && stageD_rg_data[65:64] == 2'b10 &&
	      stageD_rg_data[79:77] == 3'b111) ?
<<<<<<< HEAD
<<<<<<< HEAD
	       instr__h19420 :
=======
	       instr__h19498 :
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
	       instr__h19534 :
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
	       IF_csr_regfile_read_misa__7_BIT_2_420_AND_stag_ETC___d1678 ;
  assign IF_csr_regfile_read_misa__7_BIT_2_420_AND_stag_ETC___d1681 =
	     (csr_regfile$read_misa[2] && stageD_rg_data[65:64] == 2'b10 &&
	      stageD_rg_data[79:76] == 4'b1001 &&
	      stageD_rg_data[75:71] == 5'd0 &&
	      stageD_rg_data[70:66] == 5'd0) ?
<<<<<<< HEAD
<<<<<<< HEAD
	       instr__h19171 :
	       ((csr_regfile$read_misa[2] && stageD_rg_data[65:64] == 2'b10 &&
		 stageD_rg_data[75:71] != 5'd0 &&
		 stageD_rg_data[79:77] == 3'b011) ?
		  instr__h19267 :
=======
	       instr__h19249 :
	       ((csr_regfile$read_misa[2] && stageD_rg_data[65:64] == 2'b10 &&
		 stageD_rg_data[75:71] != 5'd0 &&
		 stageD_rg_data[79:77] == 3'b011) ?
		  instr__h19345 :
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
	       instr__h19285 :
	       ((csr_regfile$read_misa[2] && stageD_rg_data[65:64] == 2'b10 &&
		 stageD_rg_data[75:71] != 5'd0 &&
		 stageD_rg_data[79:77] == 3'b011) ?
		  instr__h19381 :
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
		  IF_csr_regfile_read_misa__7_BIT_2_420_AND_stag_ETC___d1679) ;
  assign IF_csr_regfile_read_misa__7_BIT_2_420_AND_stag_ETC___d1683 =
	     (csr_regfile$read_misa[2] && stageD_rg_data[65:64] == 2'b01 &&
	      stageD_rg_data[79:74] == 6'b100111 &&
	      stageD_rg_data[70:69] == 2'b01) ?
<<<<<<< HEAD
<<<<<<< HEAD
	       instr__h18875 :
	       ((csr_regfile$read_misa[2] && stageD_rg_data[65:64] == 2'b01 &&
		 stageD_rg_data[79:74] == 6'b100111 &&
		 stageD_rg_data[70:69] == 2'b0) ?
		  instr__h19013 :
=======
	       instr__h18953 :
	       ((csr_regfile$read_misa[2] && stageD_rg_data[65:64] == 2'b01 &&
		 stageD_rg_data[79:74] == 6'b100111 &&
		 stageD_rg_data[70:69] == 2'b0) ?
		  instr__h19091 :
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
	       instr__h18989 :
	       ((csr_regfile$read_misa[2] && stageD_rg_data[65:64] == 2'b01 &&
		 stageD_rg_data[79:74] == 6'b100111 &&
		 stageD_rg_data[70:69] == 2'b0) ?
		  instr__h19127 :
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
		  IF_csr_regfile_read_misa__7_BIT_2_420_AND_stag_ETC___d1681) ;
  assign IF_csr_regfile_read_misa__7_BIT_2_420_AND_stag_ETC___d1685 =
	     (csr_regfile$read_misa[2] && stageD_rg_data[65:64] == 2'b01 &&
	      stageD_rg_data[79:74] == 6'b100011 &&
	      stageD_rg_data[70:69] == 2'b01) ?
<<<<<<< HEAD
<<<<<<< HEAD
	       instr__h18601 :
	       ((csr_regfile$read_misa[2] && stageD_rg_data[65:64] == 2'b01 &&
		 stageD_rg_data[79:74] == 6'b100011 &&
		 stageD_rg_data[70:69] == 2'b0) ?
		  instr__h18737 :
=======
	       instr__h18679 :
	       ((csr_regfile$read_misa[2] && stageD_rg_data[65:64] == 2'b01 &&
		 stageD_rg_data[79:74] == 6'b100011 &&
		 stageD_rg_data[70:69] == 2'b0) ?
		  instr__h18815 :
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
	       instr__h18715 :
	       ((csr_regfile$read_misa[2] && stageD_rg_data[65:64] == 2'b01 &&
		 stageD_rg_data[79:74] == 6'b100011 &&
		 stageD_rg_data[70:69] == 2'b0) ?
		  instr__h18851 :
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
		  IF_csr_regfile_read_misa__7_BIT_2_420_AND_stag_ETC___d1683) ;
  assign IF_csr_regfile_read_misa__7_BIT_2_420_AND_stag_ETC___d1687 =
	     (csr_regfile$read_misa[2] && stageD_rg_data[65:64] == 2'b01 &&
	      stageD_rg_data[79:74] == 6'b100011 &&
	      stageD_rg_data[70:69] == 2'b11) ?
<<<<<<< HEAD
<<<<<<< HEAD
	       instr__h18329 :
	       ((csr_regfile$read_misa[2] && stageD_rg_data[65:64] == 2'b01 &&
		 stageD_rg_data[79:74] == 6'b100011 &&
		 stageD_rg_data[70:69] == 2'b10) ?
		  instr__h18465 :
=======
	       instr__h18407 :
	       ((csr_regfile$read_misa[2] && stageD_rg_data[65:64] == 2'b01 &&
		 stageD_rg_data[79:74] == 6'b100011 &&
		 stageD_rg_data[70:69] == 2'b10) ?
		  instr__h18543 :
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
	       instr__h18443 :
	       ((csr_regfile$read_misa[2] && stageD_rg_data[65:64] == 2'b01 &&
		 stageD_rg_data[79:74] == 6'b100011 &&
		 stageD_rg_data[70:69] == 2'b10) ?
		  instr__h18579 :
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
		  IF_csr_regfile_read_misa__7_BIT_2_420_AND_stag_ETC___d1685) ;
  assign IF_csr_regfile_read_misa__7_BIT_2_420_AND_stag_ETC___d1688 =
	     (csr_regfile_read_misa__7_BIT_2_420_AND_stageD__ETC___d1501 &&
	      stageD_rg_data[70:66] != 5'd0) ?
<<<<<<< HEAD
<<<<<<< HEAD
	       instr__h18234 :
=======
	       instr__h18312 :
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
	       instr__h18348 :
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
	       IF_csr_regfile_read_misa__7_BIT_2_420_AND_stag_ETC___d1687 ;
  assign IF_csr_regfile_read_misa__7_BIT_2_420_AND_stag_ETC___d1689 =
	     (csr_regfile_read_misa__7_BIT_2_420_AND_stageD__ETC___d1495 &&
	      stageD_rg_data[70:66] != 5'd0) ?
<<<<<<< HEAD
<<<<<<< HEAD
	       instr__h18115 :
=======
	       instr__h18193 :
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
	       instr__h18229 :
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
	       IF_csr_regfile_read_misa__7_BIT_2_420_AND_stag_ETC___d1688 ;
  assign IF_csr_regfile_read_misa__7_BIT_2_420_AND_stag_ETC___d1691 =
	     (csr_regfile$read_misa[2] && stageD_rg_data[65:64] == 2'b01 &&
	      stageD_rg_data[79:77] == 3'b100 &&
	      stageD_rg_data[75:74] == 2'b01 &&
<<<<<<< HEAD
<<<<<<< HEAD
	      imm6__h16228 != 6'd0) ?
	       instr__h17820 :
	       ((csr_regfile$read_misa[2] && stageD_rg_data[65:64] == 2'b01 &&
		 stageD_rg_data[79:77] == 3'b100 &&
		 stageD_rg_data[75:74] == 2'b10) ?
		  instr__h17937 :
=======
	      imm6__h16306 != 6'd0) ?
	       instr__h17898 :
	       ((csr_regfile$read_misa[2] && stageD_rg_data[65:64] == 2'b01 &&
		 stageD_rg_data[79:77] == 3'b100 &&
		 stageD_rg_data[75:74] == 2'b10) ?
		  instr__h18015 :
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
	      imm6__h16342 != 6'd0) ?
	       instr__h17934 :
	       ((csr_regfile$read_misa[2] && stageD_rg_data[65:64] == 2'b01 &&
		 stageD_rg_data[79:77] == 3'b100 &&
		 stageD_rg_data[75:74] == 2'b10) ?
		  instr__h18051 :
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
		  IF_csr_regfile_read_misa__7_BIT_2_420_AND_stag_ETC___d1689) ;
  assign IF_csr_regfile_read_misa__7_BIT_2_420_AND_stag_ETC___d1692 =
	     (csr_regfile$read_misa[2] && stageD_rg_data[65:64] == 2'b01 &&
	      stageD_rg_data[79:77] == 3'b100 &&
	      stageD_rg_data[75:74] == 2'b0 &&
<<<<<<< HEAD
<<<<<<< HEAD
	      imm6__h16228 != 6'd0) ?
	       instr__h17631 :
=======
	      imm6__h16306 != 6'd0) ?
	       instr__h17709 :
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
	      imm6__h16342 != 6'd0) ?
	       instr__h17745 :
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
	       IF_csr_regfile_read_misa__7_BIT_2_420_AND_stag_ETC___d1691 ;
  assign IF_csr_regfile_read_misa__7_BIT_2_420_AND_stag_ETC___d1693 =
	     (csr_regfile$read_misa[2] && stageD_rg_data[65:64] == 2'b10 &&
	      stageD_rg_data[79:77] == 3'b0 &&
	      stageD_rg_data[75:71] != 5'd0 &&
<<<<<<< HEAD
<<<<<<< HEAD
	      imm6__h16228 != 6'd0) ?
	       instr__h17442 :
=======
	      imm6__h16306 != 6'd0) ?
	       instr__h17520 :
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
	      imm6__h16342 != 6'd0) ?
	       instr__h17556 :
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
	       IF_csr_regfile_read_misa__7_BIT_2_420_AND_stag_ETC___d1692 ;
  assign IF_csr_regfile_read_misa__7_BIT_2_420_AND_stag_ETC___d1695 =
	     (csr_regfile$read_misa[2] && stageD_rg_data[65:64] == 2'b01 &&
	      stageD_rg_data[79:77] == 3'b011 &&
	      stageD_rg_data[75:71] == 5'd2 &&
<<<<<<< HEAD
<<<<<<< HEAD
	      nzimm10__h16897 != 10'd0) ?
	       instr__h17101 :
	       ((csr_regfile$read_misa[2] && stageD_rg_data[65:64] == 2'b0 &&
		 stageD_rg_data[79:77] == 3'b0 &&
		 nzimm10__h17112 != 10'd0) ?
		  instr__h17273 :
=======
	      nzimm10__h16975 != 10'd0) ?
	       instr__h17179 :
	       ((csr_regfile$read_misa[2] && stageD_rg_data[65:64] == 2'b0 &&
		 stageD_rg_data[79:77] == 3'b0 &&
		 nzimm10__h17190 != 10'd0) ?
		  instr__h17351 :
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
	      nzimm10__h17011 != 10'd0) ?
	       instr__h17215 :
	       ((csr_regfile$read_misa[2] && stageD_rg_data[65:64] == 2'b0 &&
		 stageD_rg_data[79:77] == 3'b0 &&
		 nzimm10__h17226 != 10'd0) ?
		  instr__h17387 :
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
		  IF_csr_regfile_read_misa__7_BIT_2_420_AND_stag_ETC___d1693) ;
  assign IF_csr_regfile_read_misa__7_BIT_2_420_AND_stag_ETC___d1697 =
	     (csr_regfile$read_misa[2] && stageD_rg_data[65:64] == 2'b01 &&
	      stageD_rg_data[79:77] == 3'b0 &&
	      stageD_rg_data[75:71] != 5'd0 &&
<<<<<<< HEAD
<<<<<<< HEAD
	      imm6__h16228 != 6'd0 ||
	      csr_regfile$read_misa[2] && stageD_rg_data[65:64] == 2'b01 &&
	      stageD_rg_data[79:77] == 3'b0 &&
	      stageD_rg_data[75:71] == 5'd0 &&
	      imm6__h16228 == 6'd0) ?
	       instr__h16619 :
	       ((csr_regfile$read_misa[2] && stageD_rg_data[65:64] == 2'b01 &&
		 stageD_rg_data[79:77] == 3'b001 &&
		 stageD_rg_data[75:71] != 5'd0) ?
		  instr__h16846 :
=======
	      imm6__h16306 != 6'd0 ||
=======
	      imm6__h16342 != 6'd0 ||
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
	      csr_regfile$read_misa[2] && stageD_rg_data[65:64] == 2'b01 &&
	      stageD_rg_data[79:77] == 3'b0 &&
	      stageD_rg_data[75:71] == 5'd0 &&
	      imm6__h16342 == 6'd0) ?
	       instr__h16733 :
	       ((csr_regfile$read_misa[2] && stageD_rg_data[65:64] == 2'b01 &&
		 stageD_rg_data[79:77] == 3'b001 &&
		 stageD_rg_data[75:71] != 5'd0) ?
<<<<<<< HEAD
		  instr__h16924 :
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
		  instr__h16960 :
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
		  IF_csr_regfile_read_misa__7_BIT_2_420_AND_stag_ETC___d1695) ;
  assign IF_csr_regfile_read_misa__7_BIT_2_420_AND_stag_ETC___d1698 =
	     (csr_regfile$read_misa[2] && stageD_rg_data[65:64] == 2'b01 &&
	      stageD_rg_data[79:77] == 3'b011 &&
	      stageD_rg_data[75:71] != 5'd0 &&
	      stageD_rg_data[75:71] != 5'd2 &&
<<<<<<< HEAD
<<<<<<< HEAD
	      imm6__h16228 != 6'd0) ?
	       instr__h16490 :
=======
	      imm6__h16306 != 6'd0) ?
	       instr__h16568 :
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
	      imm6__h16342 != 6'd0) ?
	       instr__h16604 :
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
	       IF_csr_regfile_read_misa__7_BIT_2_420_AND_stag_ETC___d1697 ;
  assign IF_csr_regfile_read_misa__7_BIT_2_420_AND_stag_ETC___d1700 =
	     (csr_regfile$read_misa[2] && stageD_rg_data[65:64] == 2'b01 &&
	      stageD_rg_data[79:77] == 3'b111) ?
<<<<<<< HEAD
<<<<<<< HEAD
	       instr__h15968 :
	       ((csr_regfile$read_misa[2] && stageD_rg_data[65:64] == 2'b01 &&
		 stageD_rg_data[79:77] == 3'b010 &&
		 stageD_rg_data[75:71] != 5'd0) ?
		  instr__h16306 :
=======
	       instr__h16046 :
	       ((csr_regfile$read_misa[2] && stageD_rg_data[65:64] == 2'b01 &&
		 stageD_rg_data[79:77] == 3'b010 &&
		 stageD_rg_data[75:71] != 5'd0) ?
		  instr__h16384 :
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
	       instr__h16082 :
	       ((csr_regfile$read_misa[2] && stageD_rg_data[65:64] == 2'b01 &&
		 stageD_rg_data[79:77] == 3'b010 &&
		 stageD_rg_data[75:71] != 5'd0) ?
		  instr__h16420 :
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
		  IF_csr_regfile_read_misa__7_BIT_2_420_AND_stag_ETC___d1698) ;
  assign IF_csr_regfile_read_misa__7_BIT_2_420_AND_stag_ETC___d1701 =
	     (csr_regfile$read_misa[2] && stageD_rg_data[65:64] == 2'b01 &&
	      stageD_rg_data[79:77] == 3'b110) ?
<<<<<<< HEAD
<<<<<<< HEAD
	       instr__h15651 :
=======
	       instr__h15729 :
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
	       instr__h15765 :
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
	       IF_csr_regfile_read_misa__7_BIT_2_420_AND_stag_ETC___d1700 ;
  assign IF_csr_regfile_read_misa__7_BIT_2_420_AND_stag_ETC___d1702 =
	     (csr_regfile_read_misa__7_BIT_2_420_AND_stageD__ETC___d1501 &&
	      stageD_rg_data[70:66] == 5'd0) ?
<<<<<<< HEAD
<<<<<<< HEAD
	       instr__h15586 :
=======
	       instr__h15664 :
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
	       instr__h15700 :
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
	       IF_csr_regfile_read_misa__7_BIT_2_420_AND_stag_ETC___d1701 ;
  assign IF_csr_regfile_read_misa__7_BIT_2_420_AND_stag_ETC___d1703 =
	     (csr_regfile_read_misa__7_BIT_2_420_AND_stageD__ETC___d1495 &&
	      stageD_rg_data[70:66] == 5'd0) ?
<<<<<<< HEAD
<<<<<<< HEAD
	       instr__h15470 :
=======
	       instr__h15548 :
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
	       instr__h15584 :
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
	       IF_csr_regfile_read_misa__7_BIT_2_420_AND_stag_ETC___d1702 ;
  assign IF_csr_regfile_read_misa__7_BIT_2_420_AND_stag_ETC___d1704 =
	     (csr_regfile$read_misa[2] && stageD_rg_data[65:64] == 2'b01 &&
	      stageD_rg_data[79:77] == 3'b101) ?
<<<<<<< HEAD
<<<<<<< HEAD
	       instr__h15017 :
=======
	       instr__h15095 :
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
	       instr__h15131 :
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
	       IF_csr_regfile_read_misa__7_BIT_2_420_AND_stag_ETC___d1703 ;
  assign IF_csr_regfile_read_misa__7_BIT_2_420_AND_stag_ETC___d1705 =
	     (csr_regfile$read_misa[2] && stageD_rg_data[65:64] == 2'b0 &&
	      stageD_rg_data[79:77] == 3'b110) ?
<<<<<<< HEAD
<<<<<<< HEAD
	       instr__h14788 :
=======
	       instr__h14866 :
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
	       instr__h14902 :
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
	       IF_csr_regfile_read_misa__7_BIT_2_420_AND_stag_ETC___d1704 ;
  assign IF_csr_regfile_read_misa__7_BIT_2_420_AND_stag_ETC___d1706 =
	     (csr_regfile$read_misa[2] && stageD_rg_data[65:64] == 2'b0 &&
	      stageD_rg_data[79:77] == 3'b010) ?
<<<<<<< HEAD
<<<<<<< HEAD
	       instr__h14593 :
=======
	       instr__h14671 :
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
	       instr__h14707 :
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
	       IF_csr_regfile_read_misa__7_BIT_2_420_AND_stag_ETC___d1705 ;
  assign IF_csr_regfile_read_misa__7_BIT_2_420_AND_stag_ETC___d1707 =
	     (csr_regfile$read_misa[2] && stageD_rg_data[65:64] == 2'b10 &&
	      stageD_rg_data[79:77] == 3'b110) ?
<<<<<<< HEAD
<<<<<<< HEAD
	       instr__h14401 :
=======
	       instr__h14479 :
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
	       instr__h14515 :
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
	       IF_csr_regfile_read_misa__7_BIT_2_420_AND_stag_ETC___d1706 ;
  assign IF_near_mem_dmem_valid__38_AND_NOT_near_mem_dm_ETC___d269 =
	     (near_mem$dmem_valid && !near_mem$dmem_exc) ? 2'd2 : 2'd1 ;
  assign IF_near_mem_dmem_valid__38_THEN_IF_near_mem_dm_ETC___d141 =
	     near_mem$dmem_valid ? (near_mem$dmem_exc ? 2'd3 : 2'd2) : 2'd1 ;
  assign IF_rg_cur_priv_9_EQ_0b11_33_OR_rg_cur_priv_9_E_ETC___d962 =
	     ((rg_cur_priv == 2'b11 ||
	       rg_cur_priv == 2'b01 && !csr_regfile$read_mstatus[22]) &&
	      stage1_rg_stage_input[87:76] == 12'b000100000010) ?
	       4'd9 :
	       (rg_cur_priv_9_EQ_0b11_33_OR_rg_cur_priv_9_EQ_0_ETC___d960 ?
		  4'd11 :
		  4'd12) ;
  assign IF_stage1_rg_full_19_THEN_IF_stage1_rg_stage_i_ETC___d2287 =
<<<<<<< HEAD
	     { CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q27,
	       alu_outputs_trace_data_pc__h25914,
	       stage1_rg_stage_input[333],
	       alu_outputs___1_trace_data_instr__h25871,
	       x_out_data_to_stage2_trace_data_rd__h25928,
	       x__h27357,
	       x__h27420,
	       x__h27692,
=======
	     { CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q26,
	       alu_outputs_trace_data_pc__h26028,
	       stage1_rg_stage_input[333],
<<<<<<< HEAD
	       alu_outputs___1_trace_data_instr__h25949,
	       x_out_data_to_stage2_trace_data_rd__h26006,
	       x__h27435,
	       x__h27498,
	       x__h27770,
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
	       alu_outputs___1_trace_data_instr__h25985,
	       x_out_data_to_stage2_trace_data_rd__h26042,
	       x__h27471,
	       x__h27534,
	       x__h27806,
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
	       64'hAAAAAAAAAAAAAAAA } ;
  assign IF_stage1_rg_stage_input_20_BITS_112_TO_110_49_ETC___d924 =
	     ((stage1_rg_stage_input[112:110] == 3'b0 ||
	       stage1_rg_stage_input[112:110] == 3'b100 ||
	       stage1_rg_stage_input[112:110] == 3'b001 ||
	       stage1_rg_stage_input[112:110] == 3'b101 ||
	       stage1_rg_stage_input[112:110] == 3'b010 ||
	       stage1_rg_stage_input[112:110] == 3'b110 ||
	       stage1_rg_stage_input[112:110] == 3'b011) &&
	      (stage1_rg_stage_input[151:145] != 7'b0000111 ||
	       csr_regfile$read_mstatus[14:13] != 2'h0)) ?
	       4'd1 :
	       4'd12 ;
  assign IF_stage1_rg_stage_input_20_BITS_112_TO_110_49_ETC___d928 =
	     ((stage1_rg_stage_input[112:110] == 3'b0 ||
	       stage1_rg_stage_input[112:110] == 3'b001 ||
	       stage1_rg_stage_input[112:110] == 3'b010 ||
	       stage1_rg_stage_input[112:110] == 3'b011) &&
	      (stage1_rg_stage_input[151:145] != 7'b0100111 ||
	       csr_regfile$read_mstatus[14:13] != 2'h0)) ?
	       4'd1 :
	       4'd12 ;
  assign IF_stage1_rg_stage_input_20_BITS_139_TO_135_23_ETC___d1153 =
<<<<<<< HEAD
	     rs1_val_bypassed__h4850 +
	     SEXT_stage1_rg_stage_input_20_BITS_87_TO_76_41___d1152 ;
  assign IF_stage1_rg_stage_input_20_BITS_139_TO_135_23_ETC___d384 =
	     rs1_val_bypassed__h4850 == rs2_val_bypassed__h4856 ;
  assign IF_stage1_rg_stage_input_20_BITS_139_TO_135_23_ETC___d386 =
	     (rs1_val_bypassed__h4850 ^ 64'h8000000000000000) <
	     (rs2_val_bypassed__h4856 ^ 64'h8000000000000000) ;
  assign IF_stage1_rg_stage_input_20_BITS_139_TO_135_23_ETC___d388 =
	     rs1_val_bypassed__h4850 < rs2_val_bypassed__h4856 ;
=======
	     rs1_val_bypassed__h4929 +
	     SEXT_stage1_rg_stage_input_20_BITS_87_TO_76_41___d1152 ;
  assign IF_stage1_rg_stage_input_20_BITS_139_TO_135_23_ETC___d384 =
	     rs1_val_bypassed__h4929 == rs2_val_bypassed__h4935 ;
  assign IF_stage1_rg_stage_input_20_BITS_139_TO_135_23_ETC___d386 =
	     (rs1_val_bypassed__h4929 ^ 64'h8000000000000000) <
	     (rs2_val_bypassed__h4935 ^ 64'h8000000000000000) ;
  assign IF_stage1_rg_stage_input_20_BITS_139_TO_135_23_ETC___d388 =
	     rs1_val_bypassed__h4929 < rs2_val_bypassed__h4935 ;
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
  assign IF_stage1_rg_stage_input_20_BITS_139_TO_135_23_ETC__q23 =
	     IF_stage1_rg_stage_input_20_BITS_139_TO_135_23_ETC___d1153[31:0] ;
  assign IF_stage1_rg_stage_input_20_BITS_144_TO_140_31_ETC___d966 =
	     stage1_rg_stage_input_20_BITS_144_TO_140_31_EQ_ETC___d939 ?
	       4'd7 :
	       ((stage1_rg_stage_input[144:140] == 5'd0 &&
		 stage1_rg_stage_input[139:135] == 5'd0) ?
		  IF_stage1_rg_stage_input_20_BITS_87_TO_76_41_E_ETC___d964 :
		  4'd12) ;
  assign IF_stage1_rg_stage_input_20_BITS_151_TO_145_47_ETC___d1272 =
	     ((stage1_rg_stage_input[151:145] == 7'b0010011 ||
	       stage1_rg_stage_input[151:145] == 7'b0110011) &&
	      (stage1_rg_stage_input[112:110] == 3'b001 ||
	       stage1_rg_stage_input[112:110] == 3'b101)) ?
<<<<<<< HEAD
<<<<<<< HEAD
	       _theResult____h9642 :
=======
	       _theResult____h9720 :
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
	       _theResult____h9756 :
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
	       IF_stage1_rg_stage_input_20_BITS_151_TO_145_47_ETC___d1271 ;
  assign IF_stage1_rg_stage_input_20_BITS_151_TO_145_47_ETC___d1273 =
	     ((stage1_rg_stage_input[151:145] == 7'b0110011 ||
	       stage1_rg_stage_input[151:145] == 7'b0111011) &&
	      stage1_rg_stage_input[104:98] == 7'b0000001) ?
<<<<<<< HEAD
	       rs1_val_bypassed__h4850 :
=======
	       rs1_val_bypassed__h4929 :
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
	       IF_stage1_rg_stage_input_20_BITS_151_TO_145_47_ETC___d1272 ;
  assign IF_stage1_rg_stage_input_20_BITS_151_TO_145_47_ETC___d1290 =
	     ((stage1_rg_stage_input[151:145] == 7'b0110011 ||
	       stage1_rg_stage_input[151:145] == 7'b0111011) &&
	      stage1_rg_stage_input[104:98] == 7'b0000001) ?
<<<<<<< HEAD
	       rs2_val_bypassed__h4856 :
=======
	       rs2_val_bypassed__h4935 :
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
	       CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q24 ;
  assign IF_stage1_rg_stage_input_20_BITS_151_TO_145_47_ETC___d2215 =
	     (stage1_rg_stage_input[151:145] == 7'b0000111) ? 4'd9 : 4'd8 ;
  assign IF_stage1_rg_stage_input_20_BITS_151_TO_145_47_ETC___d2260 =
	     ((stage1_rg_stage_input[151:145] == 7'b0010011 ||
	       stage1_rg_stage_input[151:145] == 7'b0110011) &&
	      (stage1_rg_stage_input[112:110] == 3'b001 ||
	       stage1_rg_stage_input[112:110] == 3'b101)) ?
<<<<<<< HEAD
<<<<<<< HEAD
	       _theResult____h9642 :
=======
	       _theResult____h9720 :
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
	       _theResult____h9756 :
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
	       IF_stage1_rg_stage_input_20_BITS_151_TO_145_47_ETC___d2259 ;
  assign IF_stage1_rg_stage_input_20_BITS_151_TO_145_47_ETC___d713 =
	     (stage1_rg_stage_input[151:145] == 7'b1100011) ?
	       stage1_rg_stage_input[112:110] != 3'b0 &&
	       stage1_rg_stage_input[112:110] != 3'b001 &&
	       stage1_rg_stage_input[112:110] != 3'b100 &&
	       stage1_rg_stage_input[112:110] != 3'b101 &&
	       stage1_rg_stage_input[112:110] != 3'b110 &&
	       stage1_rg_stage_input[112:110] != 3'b111 ||
	       IF_stage1_rg_stage_input_20_BITS_112_TO_110_49_ETC___d395 :
	       stage1_rg_stage_input[151:145] == 7'b1101111 ||
	       stage1_rg_stage_input[151:145] == 7'b1100111 ||
	       (stage1_rg_stage_input[151:145] != 7'b0110011 ||
		stage1_rg_stage_input[104:98] != 7'b0000001) &&
	       (stage1_rg_stage_input[151:145] != 7'b0111011 ||
		stage1_rg_stage_input[104:98] != 7'b0000001) &&
	       (stage1_rg_stage_input[151:145] != 7'b0010011 &&
		stage1_rg_stage_input[151:145] != 7'b0110011 ||
		stage1_rg_stage_input[112:110] != 3'b001 &&
		stage1_rg_stage_input[112:110] != 3'b101) &&
	       IF_stage1_rg_stage_input_20_BITS_151_TO_145_47_ETC___d710 ;
  assign IF_stage1_rg_stage_input_20_BITS_151_TO_145_47_ETC___d724 =
	     (stage1_rg_stage_input[151:145] == 7'b1100011) ?
	       stage1_rg_stage_input[112:110] != 3'b0 &&
	       stage1_rg_stage_input[112:110] != 3'b001 &&
	       stage1_rg_stage_input[112:110] != 3'b100 &&
	       stage1_rg_stage_input[112:110] != 3'b101 &&
	       stage1_rg_stage_input[112:110] != 3'b110 &&
	       stage1_rg_stage_input[112:110] != 3'b111 ||
	       IF_stage1_rg_stage_input_20_BITS_112_TO_110_49_ETC___d719 :
	       stage1_rg_stage_input[151:145] != 7'b1101111 &&
	       stage1_rg_stage_input[151:145] != 7'b1100111 ;
  assign IF_stage1_rg_stage_input_20_BITS_151_TO_145_47_ETC___d906 =
	     (stage1_rg_stage_input[151:145] == 7'b1100011) ?
	       (stage1_rg_stage_input[112:110] == 3'b0 ||
		stage1_rg_stage_input[112:110] == 3'b001 ||
		stage1_rg_stage_input[112:110] == 3'b100 ||
		stage1_rg_stage_input[112:110] == 3'b101 ||
		stage1_rg_stage_input[112:110] == 3'b110 ||
		stage1_rg_stage_input[112:110] == 3'b111) &&
	       IF_stage1_rg_stage_input_20_BITS_112_TO_110_49_ETC___d719 :
	       stage1_rg_stage_input[151:145] != 7'b1101111 &&
	       stage1_rg_stage_input[151:145] != 7'b1100111 &&
	       (stage1_rg_stage_input_20_BITS_151_TO_145_47_EQ_ETC___d744 ||
		IF_stage1_rg_stage_input_20_BITS_151_TO_145_47_ETC___d903) ;
  assign IF_stage1_rg_stage_input_20_BITS_151_TO_145_47_ETC___d908 =
	     (stage1_rg_stage_input[151:145] == 7'b1100011) ?
	       (stage1_rg_stage_input[112:110] == 3'b0 ||
		stage1_rg_stage_input[112:110] == 3'b001 ||
		stage1_rg_stage_input[112:110] == 3'b100 ||
		stage1_rg_stage_input[112:110] == 3'b101 ||
		stage1_rg_stage_input[112:110] == 3'b110 ||
		stage1_rg_stage_input[112:110] == 3'b111) &&
	       IF_stage1_rg_stage_input_20_BITS_112_TO_110_49_ETC___d395 :
	       stage1_rg_stage_input[151:145] == 7'b1101111 ||
	       stage1_rg_stage_input[151:145] == 7'b1100111 ;
  assign IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d1086 =
	     stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d322 ?
	       CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q21 :
	       3'd0 ;
  assign IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d2066 =
	     stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d2064 ?
	       IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d992 !=
	       4'd0 &&
	       IF_NOT_stage1_rg_stage_input_20_BITS_335_TO_33_ETC___d2043 :
	       stage1_rg_full ;
  assign IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d2069 =
	     IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d2066 &&
	     stageD_rg_full ||
	     !stageF_rg_full ||
	     !near_mem$imem_valid ||
	     NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9_80_ETC___d1834 ;
  assign IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d2330 =
	     stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d2064 ?
	       IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d992 ==
	       4'd0 ||
	       IF_IF_stage1_rg_stage_input_20_BITS_151_TO_145_ETC___d1405 ||
	       !stageF_rg_full ||
	       near_mem$imem_valid &&
	       near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9_805_OR_ETC___d1840 :
	       !stage1_rg_full ;
  assign IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d2371 =
	     (IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d2330 ||
	      !stageD_rg_full) &&
	     stageF_rg_full &&
	     near_mem$imem_valid &&
	     near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9_805_OR_ETC___d1840 ;
  assign IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d2399 =
	     stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d2064 ?
	       IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d992 !=
	       4'd0 &&
	       !IF_IF_stage1_rg_stage_input_20_BITS_151_TO_145_ETC___d1405 &&
	       stageF_rg_full &&
	       (!near_mem$imem_valid ||
		NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9_80_ETC___d1834) :
	       stage1_rg_full ;
  assign IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d992 =
	     stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d322 ?
	       (stage1_rg_stage_input[332] ?
		  4'd12 :
		  IF_stage1_rg_stage_input_20_BITS_151_TO_145_47_ETC___d989) :
	       4'd0 ;
  assign IF_stage2_fbox_valid__44_THEN_2_ELSE_1___d145 =
	     stage2_fbox$valid ? 2'd2 : 2'd1 ;
  assign IF_stage2_mbox_valid__42_THEN_2_ELSE_1___d143 =
	     stage2_mbox$valid ? 2'd2 : 2'd1 ;
  assign IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 =
	     stage2_rg_full ?
	       CASE_stage2_rg_stage2_BITS_629_TO_627_0_2_1_IF_ETC__q4 :
	       2'd0 ;
  assign IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d2038 =
	     IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d278 ==
	     2'd1 &&
	     (IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d324 ||
	      IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d326) ||
	     stage1_rg_stage_input[332] ||
	     IF_stage1_rg_stage_input_20_BITS_151_TO_145_47_ETC___d713 &&
	     IF_stage1_rg_stage_input_20_BITS_151_TO_145_47_ETC___d724 ;
  assign IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d278 =
	     stage2_rg_full ?
	       CASE_stage2_rg_stage2_BITS_629_TO_627_0_2_1_IF_ETC__q5 :
	       2'd0 ;
  assign IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d324 =
<<<<<<< HEAD
<<<<<<< HEAD
	     x_out_bypass_rd__h8909 == stage1_rg_stage_input[139:135] ;
  assign IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d326 =
	     x_out_bypass_rd__h8909 == stage1_rg_stage_input[134:130] ;
=======
	     x_out_bypass_rd__h8987 == stage1_rg_stage_input[139:135] ;
  assign IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d326 =
	     x_out_bypass_rd__h8987 == stage1_rg_stage_input[134:130] ;
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
	     x_out_bypass_rd__h9023 == stage1_rg_stage_input[139:135] ;
  assign IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d326 =
	     x_out_bypass_rd__h9023 == stage1_rg_stage_input[134:130] ;
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
  assign IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d911 =
	     IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d278 ==
	     2'd1 &&
	     (IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d324 ||
	      IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d326) ||
	     !stage1_rg_stage_input[332] &&
	     (IF_stage1_rg_stage_input_20_BITS_151_TO_145_47_ETC___d906 ||
	      IF_stage1_rg_stage_input_20_BITS_151_TO_145_47_ETC___d908) ;
  assign NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51 =
	     cur_verbosity__h3292 > 4'd1 ;
  assign NOT_IF_stage2_rg_full_14_THEN_IF_stage2_rg_sta_ETC___d2005 =
	     (IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d278 !=
	      2'd1 ||
	      !IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d324 &&
	      !IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d326) &&
	     !stage1_rg_stage_input[332] &&
	     (IF_stage1_rg_stage_input_20_BITS_151_TO_145_47_ETC___d906 ||
	      IF_stage1_rg_stage_input_20_BITS_151_TO_145_47_ETC___d908) ;
  assign NOT_IF_stage2_rg_full_14_THEN_IF_stage2_rg_sta_ETC___d2078 =
	     (IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 !=
	      2'd2 ||
	      f_trace_data$FULL_N) &&
	     (NOT_stage1_rg_stage_input_20_BITS_335_TO_334_2_ETC___d2041 ||
	      IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d992 ==
	      4'd0 ||
	      IF_NOT_stage1_rg_stage_input_20_BITS_335_TO_33_ETC___d2043 ||
	      IF_IF_stage1_rg_stage_input_20_BITS_151_TO_145_ETC___d1405 ||
	      f_redirects$FULL_N) &&
	     (IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d2069 ||
	      (!near_mem_imem_pc_BITS_63_TO_2_EQ_imem_rg_pc_BI_ETC___d8 ||
	       imem_rg_pc[1:0] == 2'b0 ||
	       near_mem$imem_instr[17:16] != 2'b11) &&
	      stageF_branch_predictor$RDY_predict_req) ;
  assign NOT_IF_stage2_rg_full_14_THEN_IF_stage2_rg_sta_ETC___d727 =
	     (IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d278 !=
	      2'd1 ||
	      !IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d324 &&
	      !IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d326) &&
	     (stage1_rg_stage_input[332] ||
	      IF_stage1_rg_stage_input_20_BITS_151_TO_145_47_ETC___d713 &&
	      IF_stage1_rg_stage_input_20_BITS_151_TO_145_47_ETC___d724) ;
  assign NOT_cfg_verbosity_read__8_ULE_1_993___d1994 = cfg_verbosity > 4'd1 ;
  assign NOT_csr_regfile_interrupt_pending_rg_cur_priv__ETC___d2169 =
	     !csr_regfile$interrupt_pending[4] && !csr_regfile$nmi_pending ||
	     stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d322 &&
	     IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d2038 &&
	     IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d911 ;
  assign NOT_csr_regfile_interrupt_pending_rg_cur_priv__ETC___d2438 =
	     !csr_regfile$interrupt_pending[4] && !csr_regfile$nmi_pending ||
	     !stage1_rg_stage_input[332] &&
	     (IF_stage1_rg_stage_input_20_BITS_151_TO_145_47_ETC___d906 ||
	      IF_stage1_rg_stage_input_20_BITS_151_TO_145_47_ETC___d908) ;
  assign NOT_csr_regfile_read_mstatus__0_BITS_14_TO_13__ETC___d891 =
	     csr_regfile$read_mstatus[14:13] != 2'h0 &&
	     CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q14 &&
	     ((stage1_rg_stage_input[112:110] == 3'b111) ?
		csr_regfile$read_frm != 3'b101 &&
		csr_regfile$read_frm != 3'b110 &&
		csr_regfile$read_frm != 3'b111 :
		stage1_rg_stage_input[112:110] != 3'b101 &&
		stage1_rg_stage_input[112:110] != 3'b110) ;
  assign NOT_near_mem_imem_pc_BITS_63_TO_2_EQ_imem_rg_p_ETC___d1978 =
	     (!near_mem_imem_pc_BITS_63_TO_2_EQ_imem_rg_pc_BI_ETC___d8 ||
	      imem_rg_pc[1:0] == 2'b0 ||
	      near_mem$imem_instr[17:16] != 2'b11) &&
	     stageF_branch_predictor$RDY_predict_req ;
  assign NOT_near_mem_imem_pc_BITS_63_TO_2_EQ_imem_rg_p_ETC___d2526 =
	     (!near_mem_imem_pc_BITS_63_TO_2_EQ_imem_rg_pc_BI_ETC___d8 ||
	      imem_rg_pc[1:0] == 2'b0 ||
	      near_mem$imem_instr[17:16] != 2'b11) &&
<<<<<<< HEAD
	     stageF_branch_predictor$RDY_predict_req &&
	     near_mem$RDY_server_fence_i_response_get ;
<<<<<<< HEAD
  assign NOT_near_mem_imem_pc_BITS_63_TO_2_EQ_imem_rg_p_ETC___d2539 =
=======
=======
	     near_mem$RDY_server_fence_i_response_get &&
	     stageF_branch_predictor$RDY_predict_req ;
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
  assign NOT_near_mem_imem_pc_BITS_63_TO_2_EQ_imem_rg_p_ETC___d2545 =
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
	     (!near_mem_imem_pc_BITS_63_TO_2_EQ_imem_rg_pc_BI_ETC___d8 ||
	      imem_rg_pc[1:0] == 2'b0 ||
	      near_mem$imem_instr[17:16] != 2'b11) &&
<<<<<<< HEAD
	     stageF_branch_predictor$RDY_predict_req &&
	     near_mem$RDY_server_fence_response_get ;
<<<<<<< HEAD
  assign NOT_near_mem_imem_pc_BITS_63_TO_2_EQ_imem_rg_p_ETC___d2630 =
=======
=======
	     near_mem$RDY_server_fence_response_get &&
	     stageF_branch_predictor$RDY_predict_req ;
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
  assign NOT_near_mem_imem_pc_BITS_63_TO_2_EQ_imem_rg_p_ETC___d2636 =
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
	     (!near_mem_imem_pc_BITS_63_TO_2_EQ_imem_rg_pc_BI_ETC___d8 ||
	      imem_rg_pc[1:0] == 2'b0 ||
	      near_mem$imem_instr[17:16] != 2'b11) &&
	     stageF_branch_predictor$RDY_predict_req &&
	     f_run_halt_rsps$FULL_N &&
	     f_run_halt_reqs$EMPTY_N ;
  assign NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9_80_ETC___d1832 =
	     !near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9___d1805 &&
	     (!near_mem_imem_pc_BITS_63_TO_2_EQ_imem_rg_pc_BI_ETC___d8 ||
	      imem_rg_pc[1:0] != 2'b0 ||
	      near_mem$imem_instr[1:0] != 2'b11) &&
	     (!near_mem_imem_pc_BITS_63_TO_2_EQ_imem_rg_pc_BI_ETC___d8 ||
	      imem_rg_pc[1:0] == 2'b0 ||
	      near_mem$imem_instr[17:16] == 2'b11) ;
  assign NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9_80_ETC___d1834 =
	     NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9_80_ETC___d1832 &&
	     (!near_mem_imem_pc_BITS_63_TO_2_EQ_imem_rg_pc_BI_ETC___d8 ||
	      imem_rg_pc[1:0] != 2'b0 ||
	      near_mem$imem_instr[1:0] == 2'b11) ;
  assign NOT_rg_cur_priv_9_EQ_0b11_33_384_AND_NOT_rg_cu_ETC___d1390 =
	     (rg_cur_priv != 2'b11 &&
	      (rg_cur_priv != 2'b01 || csr_regfile$read_mstatus[20]) ||
	      stage1_rg_stage_input[104:98] != 7'b0001001) &&
	     stage1_rg_stage_input[144:140] == 5'd0 &&
	     stage1_rg_stage_input[139:135] == 5'd0 &&
	     stage1_rg_stage_input[87:76] == 12'b000000000001 ;
  assign NOT_stage1_rg_full_19_15_OR_stage1_rg_stage_in_ETC___d2090 =
	     (!stage1_rg_full ||
	      stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d322 &&
	      IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d2038 ||
	      IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d992 ==
	      4'd0) &&
	     (!stage1_rg_full ||
	      !stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d322 ||
	      IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d911) ;
  assign NOT_stage1_rg_full_19_15_OR_stage1_rg_stage_in_ETC___d2092 =
	     (NOT_stage1_rg_full_19_15_OR_stage1_rg_stage_in_ETC___d2090 ||
	      !rg_stop_req && !rg_step_count) &&
	     csr_regfile_csr_mip_read__011_EQ_rg_prev_mip_012___d2013 ;
  assign NOT_stage1_rg_full_19_15_OR_stage1_rg_stage_in_ETC___d2094 =
	     NOT_stage1_rg_full_19_15_OR_stage1_rg_stage_in_ETC___d2092 &&
	     (!csr_regfile$interrupt_pending[4] && !csr_regfile$nmi_pending ||
	      NOT_stage1_rg_full_19_15_OR_stage1_rg_stage_in_ETC___d2090) ;
  assign NOT_stage1_rg_full_19_15_OR_stage1_rg_stage_in_ETC___d2095 =
	     (!stage1_rg_full ||
	      stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d322 &&
	      IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d2038) &&
	     (!stage1_rg_full ||
	      !stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d322 ||
	      IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d911) ;
  assign NOT_stage1_rg_stage_input_20_BITS_112_TO_110_4_ETC___d431 =
	     (stage1_rg_stage_input[112:110] != 3'b0 ||
	      stage1_rg_stage_input[151:145] == 7'b0110011 &&
	      stage1_rg_stage_input[262]) &&
	     (stage1_rg_stage_input[112:110] != 3'b0 ||
	      stage1_rg_stage_input[151:145] != 7'b0110011 ||
	      !stage1_rg_stage_input[262]) &&
	     stage1_rg_stage_input[112:110] != 3'b010 &&
	     stage1_rg_stage_input[112:110] != 3'b011 &&
	     stage1_rg_stage_input[112:110] != 3'b100 &&
	     stage1_rg_stage_input[112:110] != 3'b110 &&
	     stage1_rg_stage_input[112:110] != 3'b111 ;
  assign NOT_stage1_rg_stage_input_20_BITS_335_TO_334_2_ETC___d1065 =
	     (!stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d322 ||
	      IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d911) &&
	     IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d992 !=
	     4'd0 &&
	     IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d992 !=
	     4'd1 &&
	     IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d992 !=
	     4'd2 &&
	     IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d992 !=
	     4'd3 &&
	     IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d992 !=
	     4'd4 &&
	     IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d992 !=
	     4'd5 &&
	     IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d992 !=
	     4'd6 &&
	     IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d992 !=
	     4'd7 &&
	     IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d992 !=
	     4'd8 &&
	     IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d992 !=
	     4'd9 &&
	     IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d992 !=
	     4'd10 &&
	     IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d992 !=
	     4'd11 ;
  assign NOT_stage1_rg_stage_input_20_BITS_335_TO_334_2_ETC___d2028 =
	     (!stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d322 ||
	      NOT_IF_stage2_rg_full_14_THEN_IF_stage2_rg_sta_ETC___d2005 ||
	      NOT_IF_stage2_rg_full_14_THEN_IF_stage2_rg_sta_ETC___d727) &&
	     (rg_stop_req || rg_step_count) ;
  assign NOT_stage1_rg_stage_input_20_BITS_335_TO_334_2_ETC___d2041 =
	     NOT_stage1_rg_stage_input_20_BITS_335_TO_334_2_ETC___d2028 ||
	     !csr_regfile_csr_mip_read__011_EQ_rg_prev_mip_012___d2013 ||
	     csr_regfile_interrupt_pending_rg_cur_priv_9_03_ETC___d2034 ||
	     IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 !=
	     2'd2 &&
	     IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 !=
	     2'd0 ||
	     !stage1_rg_full ||
	     stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d322 &&
	     IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d2038 ;
  assign NOT_stage1_rg_stage_input_20_BITS_335_TO_334_2_ETC___d2159 =
	     (!stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d322 ||
	      IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d911 ||
	      !rg_stop_req && !rg_step_count) &&
	     csr_regfile_csr_mip_read__011_EQ_rg_prev_mip_012___d2013 ;
  assign NOT_stage1_rg_stage_input_20_BITS_335_TO_334_2_ETC___d2161 =
	     NOT_stage1_rg_stage_input_20_BITS_335_TO_334_2_ETC___d2159 &&
	     (!csr_regfile$interrupt_pending[4] && !csr_regfile$nmi_pending ||
	      !stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d322 ||
	      IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d911) ;
  assign NOT_stage1_rg_stage_input_20_BITS_335_TO_334_2_ETC___d2163 =
	     NOT_stage1_rg_stage_input_20_BITS_335_TO_334_2_ETC___d2161 &&
	     (IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 ==
	      2'd2 ||
	      IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 ==
	      2'd0) &&
	     stage1_rg_full &&
	     (!stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d322 ||
	      NOT_IF_stage2_rg_full_14_THEN_IF_stage2_rg_sta_ETC___d2005) ;
  assign NOT_stage1_rg_stage_input_20_BITS_335_TO_334_2_ETC___d2589 =
	     (!stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d322 ||
	      NOT_IF_stage2_rg_full_14_THEN_IF_stage2_rg_sta_ETC___d2005) &&
	     IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d992 !=
	     4'd0 ||
	     stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d322 &&
	     NOT_IF_stage2_rg_full_14_THEN_IF_stage2_rg_sta_ETC___d727 ;
  assign NOT_stage1_rg_stage_input_20_BITS_335_TO_334_2_ETC___d2605 =
	     NOT_stage1_rg_stage_input_20_BITS_335_TO_334_2_ETC___d2589 &&
	     (rg_stop_req || rg_step_count) ||
	     (csr_regfile$interrupt_pending[4] || csr_regfile$nmi_pending) &&
	     NOT_stage1_rg_stage_input_20_BITS_335_TO_334_2_ETC___d2589 ;
  assign NOT_stage1_rg_stage_input_20_BITS_335_TO_334_2_ETC___d2610 =
	     NOT_stage1_rg_stage_input_20_BITS_335_TO_334_2_ETC___d2605 &&
	     stage1_rg_full_19_AND_NOT_stage1_rg_stage_inpu_ETC___d2008 &&
	     IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 ==
	     2'd0 &&
	     !stage3_rg_full &&
	     csr_regfile_csr_mip_read__011_EQ_rg_prev_mip_012___d2013 &&
	     (!csr_regfile$interrupt_pending[4] && !csr_regfile$nmi_pending ||
	      stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d2050) ;
  assign NOT_stage1_rg_stage_input_20_BITS_335_TO_334_2_ETC___d731 =
	     !stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d322 ||
	     IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d278 !=
	     2'd1 ||
	     !IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d324 &&
	     !IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d326 ;
  assign NOT_stage1_rg_stage_input_20_BIT_332_46_32_AND_ETC___d2436 =
	     !stage1_rg_stage_input[332] &&
	     (IF_stage1_rg_stage_input_20_BITS_151_TO_145_47_ETC___d906 ||
	      IF_stage1_rg_stage_input_20_BITS_151_TO_145_47_ETC___d908) ||
	     !rg_stop_req && !rg_step_count ;
  assign SEXT_stage1_rg_stage_input_20_BITS_87_TO_76_41___d1152 =
	     { {52{stage1_rg_stage_input_BITS_87_TO_76__q22[11]}},
	       stage1_rg_stage_input_BITS_87_TO_76__q22 } ;
  assign SEXT_stageD_rg_data_415_BIT_76_432_CONCAT_stag_ETC___d1485 =
<<<<<<< HEAD
<<<<<<< HEAD
	     { {9{offset__h14964[11]}}, offset__h14964 } ;
  assign SEXT_stageD_rg_data_415_BIT_76_432_CONCAT_stag_ETC___d1510 =
	     { {4{offset__h15595[8]}}, offset__h15595 } ;
  assign _0_CONCAT_csr_regfile_csr_trap_actions_414_BITS_ETC___d2427 =
	     { trace_data_rd__h39643,
	       csr_regfile$csr_trap_actions[129:2],
	       CASE_stage2_rg_stage2_BITS_629_TO_627_1_stage2_ETC__q26 } ;
  assign _theResult_____1_fst__h10934 =
	     (stage1_rg_stage_input[112:110] == 3'b0 &&
	      stage1_rg_stage_input[151:145] == 7'b0110011 &&
	      stage1_rg_stage_input[262]) ?
	       rd_val___1__h10930 :
	       _theResult_____1_fst__h10941 ;
  assign _theResult_____1_fst__h10969 =
	     rs1_val_bypassed__h4850 & _theResult___snd__h13241 ;
  assign _theResult_____1_fst_rd_val__h8888 =
	     (!near_mem$dmem_valid || !near_mem$dmem_exc) ?
	       _theResult_____2_fst_rd_val__h8885 :
	       stage2_rg_stage2[557:494] ;
  assign _theResult_____1_snd_fst_rd_val__h9044 =
	     (!near_mem$dmem_valid || !near_mem$dmem_exc) ?
	       _theResult_____2_snd_rd_val__h9041 :
	       stage2_rg_stage2[557:494] ;
  assign _theResult_____2_fst_rd_val__h8885 =
	     (stage2_rg_stage2[365] || stage2_rg_stage2[626:622] == 5'd0) ?
	       stage2_rg_stage2[557:494] :
	       near_mem$dmem_word64 ;
  assign _theResult_____2_snd_rd_val__h9041 =
	     stage2_rg_stage2[365] ?
	       data_to_stage3_rd_val__h8329 :
	       stage2_rg_stage2[557:494] ;
  assign _theResult____h39943 =
	     (delta_CPI_instrs__h39942 == 64'd0) ?
	       delta_CPI_instrs___1__h39978 :
	       delta_CPI_instrs__h39942 ;
  assign _theResult____h5208 = x_out_data_to_stage1_instr__h14043 ;
  assign _theResult____h9642 =
	     (stage1_rg_stage_input[112:110] == 3'b001) ?
	       rd_val__h13136 :
	       (stage1_rg_stage_input[262] ?
		  rd_val__h13209 :
		  rd_val__h13187) ;
  assign _theResult___fst__h11059 =
	     (stage1_rg_stage_input[112:110] == 3'b001 &&
	      !stage1_rg_stage_input[257]) ?
	       rd_val___1__h13303 :
	       _theResult___fst__h11066 ;
  assign _theResult___fst__h11066 =
	     stage1_rg_stage_input[262] ?
	       rd_val___1__h13385 :
	       rd_val___1__h13356 ;
  assign _theResult___fst__h11146 =
	     { {32{rs1_val_bypassed850_BITS_31_TO_0_SRL_rs2_val_b_ETC__q9[31]}},
	       rs1_val_bypassed850_BITS_31_TO_0_SRL_rs2_val_b_ETC__q9 } ;
  assign _theResult___fst__h21699 =
	     (near_mem_imem_pc_BITS_63_TO_2_EQ_imem_rg_pc_BI_ETC___d8 &&
	      imem_rg_pc[1:0] == 2'b0 &&
	      near_mem$imem_instr[1:0] != 2'b11) ?
	       instr_out___1__h21701 :
	       _theResult___fst__h21727 ;
  assign _theResult___fst__h21727 =
	     (near_mem_imem_pc_BITS_63_TO_2_EQ_imem_rg_pc_BI_ETC___d8 &&
	      imem_rg_pc[1:0] != 2'b0 &&
	      near_mem$imem_instr[17:16] != 2'b11) ?
	       instr_out___1__h21729 :
	       near_mem$imem_instr ;
  assign _theResult___fst_rd_val__h8899 =
	     stage2_rg_stage2[365] ?
	       stage2_rg_stage2[557:494] :
	       stage2_fbox$word_fst ;
  assign _theResult___snd__h13241 =
	     (stage1_rg_stage_input[151:145] == 7'b0010011) ?
	       SEXT_stage1_rg_stage_input_20_BITS_87_TO_76_41___d1152 :
	       rs2_val_bypassed__h4856 ;
  assign _theResult___snd_rd_val__h9050 =
	     stage2_rg_stage2[365] ?
	       stage2_fbox$word_fst :
	       stage2_rg_stage2[557:494] ;
  assign alu_outputs___1_addr__h9512 =
	     IF_stage1_rg_stage_input_20_BITS_112_TO_110_49_ETC___d395 ?
	       branch_target__h9491 :
	       alu_outputs___1_trace_data_pc__h25869 ;
  assign alu_outputs___1_addr__h9536 =
	     stage1_rg_stage_input[401:338] +
	     { {43{stage1_rg_stage_input_BITS_30_TO_10__q3[20]}},
	       stage1_rg_stage_input_BITS_30_TO_10__q3 } ;
  assign alu_outputs___1_addr__h9565 =
	     { IF_stage1_rg_stage_input_20_BITS_139_TO_135_23_ETC___d1153[63:1],
	       1'd0 } ;
  assign alu_outputs___1_addr__h9848 =
	     rs1_val_bypassed__h4850 +
	     { {52{stage1_rg_stage_input_BITS_75_TO_64__q7[11]}},
	       stage1_rg_stage_input_BITS_75_TO_64__q7 } ;
  assign alu_outputs___1_exc_code__h10121 =
=======
	     { {9{offset__h15042[11]}}, offset__h15042 } ;
=======
	     { {9{offset__h15078[11]}}, offset__h15078 } ;
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
  assign SEXT_stageD_rg_data_415_BIT_76_432_CONCAT_stag_ETC___d1510 =
	     { {4{offset__h15709[8]}}, offset__h15709 } ;
  assign _theResult_____1_fst__h11048 =
	     (stage1_rg_stage_input[112:110] == 3'b0 &&
	      stage1_rg_stage_input[151:145] == 7'b0110011 &&
	      stage1_rg_stage_input[262]) ?
	       rd_val___1__h11044 :
	       _theResult_____1_fst__h11055 ;
  assign _theResult_____1_fst__h11083 =
	     rs1_val_bypassed__h4929 & _theResult___snd__h13355 ;
  assign _theResult_____1_fst_rd_val__h9002 =
	     (!near_mem$dmem_valid || !near_mem$dmem_exc) ?
	       _theResult_____2_fst_rd_val__h8999 :
	       stage2_rg_stage2[557:494] ;
  assign _theResult_____1_snd_fst_rd_val__h9158 =
	     (!near_mem$dmem_valid || !near_mem$dmem_exc) ?
	       _theResult_____2_snd_rd_val__h9155 :
	       stage2_rg_stage2[557:494] ;
  assign _theResult_____2_fst_rd_val__h8999 =
	     (stage2_rg_stage2[365] || stage2_rg_stage2[626:622] == 5'd0) ?
	       stage2_rg_stage2[557:494] :
	       near_mem$dmem_word64 ;
  assign _theResult_____2_snd_rd_val__h9155 =
	     stage2_rg_stage2[365] ?
	       data_to_stage3_rd_val__h8443 :
	       stage2_rg_stage2[557:494] ;
  assign _theResult____h40201 =
	     (delta_CPI_instrs__h40200 == 64'd0) ?
	       delta_CPI_instrs___1__h40236 :
	       delta_CPI_instrs__h40200 ;
  assign _theResult____h5287 = x_out_data_to_stage1_instr__h14157 ;
  assign _theResult____h9756 =
	     (stage1_rg_stage_input[112:110] == 3'b001) ?
	       rd_val__h13250 :
	       (stage1_rg_stage_input[262] ?
		  rd_val__h13323 :
		  rd_val__h13301) ;
  assign _theResult___fst__h11173 =
	     (stage1_rg_stage_input[112:110] == 3'b001 &&
	      !stage1_rg_stage_input[257]) ?
	       rd_val___1__h13417 :
	       _theResult___fst__h11180 ;
  assign _theResult___fst__h11180 =
	     stage1_rg_stage_input[262] ?
	       rd_val___1__h13499 :
	       rd_val___1__h13470 ;
  assign _theResult___fst__h11260 =
	     { {32{rs1_val_bypassed929_BITS_31_TO_0_SRL_rs2_val_b_ETC__q9[31]}},
	       rs1_val_bypassed929_BITS_31_TO_0_SRL_rs2_val_b_ETC__q9 } ;
  assign _theResult___fst__h21813 =
	     (near_mem_imem_pc_BITS_63_TO_2_EQ_imem_rg_pc_BI_ETC___d8 &&
	      imem_rg_pc[1:0] == 2'b0 &&
	      near_mem$imem_instr[1:0] != 2'b11) ?
	       instr_out___1__h21815 :
	       _theResult___fst__h21841 ;
  assign _theResult___fst__h21841 =
	     (near_mem_imem_pc_BITS_63_TO_2_EQ_imem_rg_pc_BI_ETC___d8 &&
	      imem_rg_pc[1:0] != 2'b0 &&
	      near_mem$imem_instr[17:16] != 2'b11) ?
	       instr_out___1__h21843 :
	       near_mem$imem_instr ;
  assign _theResult___fst_rd_val__h9013 =
	     stage2_rg_stage2[365] ?
	       stage2_rg_stage2[557:494] :
	       stage2_fbox$word_fst ;
  assign _theResult___snd__h13355 =
	     (stage1_rg_stage_input[151:145] == 7'b0010011) ?
	       SEXT_stage1_rg_stage_input_20_BITS_87_TO_76_41___d1152 :
	       rs2_val_bypassed__h4935 ;
  assign _theResult___snd_rd_val__h9164 =
	     stage2_rg_stage2[365] ?
	       stage2_fbox$word_fst :
	       stage2_rg_stage2[557:494] ;
  assign alu_outputs___1_addr__h9626 =
	     IF_stage1_rg_stage_input_20_BITS_112_TO_110_49_ETC___d395 ?
	       branch_target__h9605 :
	       alu_outputs___1_trace_data_pc__h25983 ;
  assign alu_outputs___1_addr__h9650 =
	     stage1_rg_stage_input[401:338] +
	     { {43{stage1_rg_stage_input_BITS_30_TO_10__q3[20]}},
	       stage1_rg_stage_input_BITS_30_TO_10__q3 } ;
  assign alu_outputs___1_addr__h9679 =
	     { IF_stage1_rg_stage_input_20_BITS_139_TO_135_23_ETC___d1153[63:1],
	       1'd0 } ;
  assign alu_outputs___1_addr__h9962 =
	     rs1_val_bypassed__h4929 +
	     { {52{stage1_rg_stage_input_BITS_75_TO_64__q7[11]}},
	       stage1_rg_stage_input_BITS_75_TO_64__q7 } ;
<<<<<<< HEAD
  assign alu_outputs___1_exc_code__h10199 =
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
  assign alu_outputs___1_exc_code__h10235 =
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
	     (stage1_rg_stage_input[112:110] == 3'b0) ?
	       (stage1_rg_stage_input_20_BITS_144_TO_140_31_EQ_ETC___d939 ?
		  4'd2 :
		  ((stage1_rg_stage_input[144:140] == 5'd0 &&
		    stage1_rg_stage_input[139:135] == 5'd0) ?
		     CASE_stage1_rg_stage_input_BITS_87_TO_76_0b0_C_ETC__q17 :
		     4'd2)) :
	       4'd2 ;
<<<<<<< HEAD
<<<<<<< HEAD
  assign alu_outputs___1_trace_data_instr__h25871 =
	     stage1_rg_stage_input[333] ?
	       stage1_rg_stage_input[263:232] :
	       result___1__h27099 ;
  assign alu_outputs___1_trace_data_pc__h25869 =
	     stage1_rg_stage_input[333] ?
	       next_pc__h12637 :
	       next_pc___1__h12640 ;
  assign alu_outputs___1_val1__h10125 =
	     stage1_rg_stage_input[112] ?
	       { 59'd0, stage1_rg_stage_input[139:135] } :
	       rs1_val_bypassed__h4850 ;
  assign alu_outputs___1_val1__h10149 =
	     { 57'd0, stage1_rg_stage_input[104:98] } ;
  assign alu_outputs___1_val1__h10350 =
=======
  assign alu_outputs___1_trace_data_instr__h25949 =
=======
  assign alu_outputs___1_trace_data_instr__h25985 =
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
	     stage1_rg_stage_input[333] ?
	       stage1_rg_stage_input[263:232] :
	       result___1__h27213 ;
  assign alu_outputs___1_trace_data_pc__h25983 =
	     stage1_rg_stage_input[333] ?
	       next_pc__h12751 :
	       next_pc___1__h12754 ;
  assign alu_outputs___1_val1__h10239 =
	     stage1_rg_stage_input[112] ?
	       { 59'd0, stage1_rg_stage_input[139:135] } :
	       rs1_val_bypassed__h4929 ;
  assign alu_outputs___1_val1__h10263 =
	     { 57'd0, stage1_rg_stage_input[104:98] } ;
<<<<<<< HEAD
  assign alu_outputs___1_val1__h10428 =
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
  assign alu_outputs___1_val1__h10464 =
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
	     (stage1_rg_stage_input[151:145] == 7'b1010011 &&
	      (stage1_rg_stage_input[104:98] == 7'h69 &&
	       (stage1_rg_stage_input[134:130] == 5'd0 ||
		stage1_rg_stage_input[134:130] == 5'd1 ||
		stage1_rg_stage_input[134:130] == 5'd2 ||
		stage1_rg_stage_input[134:130] == 5'd3) ||
	       stage1_rg_stage_input[104:98] == 7'h79 ||
	       stage1_rg_stage_input[104:98] == 7'h68 &&
	       (stage1_rg_stage_input[134:130] == 5'd0 ||
		stage1_rg_stage_input[134:130] == 5'd1 ||
		stage1_rg_stage_input[134:130] == 5'd2 ||
		stage1_rg_stage_input[134:130] == 5'd3) ||
	       stage1_rg_stage_input[104:98] == 7'h78)) ?
<<<<<<< HEAD
	       rs1_val_bypassed__h4850 :
	       frs1_val_bypassed__h4861 ;
  assign alu_outputs___1_val2__h9850 =
	     (stage1_rg_stage_input[151:145] == 7'b0100111) ?
	       frs2_val_bypassed__h4866 :
	       rs2_val_bypassed__h4856 ;
  assign branch_target__h9491 =
	     stage1_rg_stage_input[401:338] +
	     { {51{stage1_rg_stage_input_BITS_63_TO_51__q2[12]}},
	       stage1_rg_stage_input_BITS_63_TO_51__q2 } ;
  assign cpi__h39945 = x__h39944 / 64'd10 ;
  assign cpifrac__h39946 = x__h39944 % 64'd10 ;
=======
	       rs1_val_bypassed__h4929 :
	       frs1_val_bypassed__h4940 ;
  assign alu_outputs___1_val2__h9964 =
	     (stage1_rg_stage_input[151:145] == 7'b0100111) ?
	       frs2_val_bypassed__h4945 :
	       rs2_val_bypassed__h4935 ;
  assign branch_target__h9605 =
	     stage1_rg_stage_input[401:338] +
	     { {51{stage1_rg_stage_input_BITS_63_TO_51__q2[12]}},
	       stage1_rg_stage_input_BITS_63_TO_51__q2 } ;
<<<<<<< HEAD
  assign cpi__h40167 = x__h40166 / 64'd10 ;
  assign cpifrac__h40168 = x__h40166 % 64'd10 ;
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
  assign cpi__h40203 = x__h40202 / 64'd10 ;
  assign cpifrac__h40204 = x__h40202 % 64'd10 ;
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
  assign csr_regfile_csr_mip_read__011_EQ_rg_prev_mip_012___d2013 =
	     csr_regfile$csr_mip_read == rg_prev_mip ;
  assign csr_regfile_interrupt_pending_rg_cur_priv_9_03_ETC___d2034 =
	     (csr_regfile$interrupt_pending[4] || csr_regfile$nmi_pending) &&
	     (!stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d322 ||
	      NOT_IF_stage2_rg_full_14_THEN_IF_stage2_rg_sta_ETC___d2005 ||
	      NOT_IF_stage2_rg_full_14_THEN_IF_stage2_rg_sta_ETC___d727) ;
  assign csr_regfile_interrupt_pending_rg_cur_priv_9_03_ETC___d2591 =
	     (csr_regfile$interrupt_pending[4] || csr_regfile$nmi_pending) &&
	     rg_state == 4'd4 &&
	     stage1_rg_full_19_AND_NOT_stage1_rg_stage_inpu_ETC___d2008 &&
	     IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 ==
	     2'd0 &&
	     !stage3_rg_full &&
	     csr_regfile_csr_mip_read__011_EQ_rg_prev_mip_012___d2013 &&
	     NOT_stage1_rg_stage_input_20_BITS_335_TO_334_2_ETC___d2589 ;
  assign csr_regfile_interrupt_pending_rg_cur_priv_9_03_ETC___d2592 =
	     csr_regfile_interrupt_pending_rg_cur_priv_9_03_ETC___d2591 &&
	     (!stageF_rg_full ||
	      near_mem$imem_valid &&
	      near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9_805_OR_ETC___d1840) ;
<<<<<<< HEAD
  assign csr_regfile_read_csr_mcycle__8_MINUS_rg_start__ETC___d2616 =
	     delta_CPI_cycles__h39941 * 64'd10 ;
=======
  assign csr_regfile_read_csr_mcycle__8_MINUS_rg_start__ETC___d2622 =
<<<<<<< HEAD
	     delta_CPI_cycles__h40163 * 64'd10 ;
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
	     delta_CPI_cycles__h40199 * 64'd10 ;
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
  assign csr_regfile_read_misa__7_BIT_2_420_AND_stageD__ETC___d1495 =
	     csr_regfile$read_misa[2] && stageD_rg_data[65:64] == 2'b10 &&
	     stageD_rg_data[79:76] == 4'b1000 &&
	     stageD_rg_data[75:71] != 5'd0 ;
  assign csr_regfile_read_misa__7_BIT_2_420_AND_stageD__ETC___d1501 =
	     csr_regfile$read_misa[2] && stageD_rg_data[65:64] == 2'b10 &&
	     stageD_rg_data[79:76] == 4'b1001 &&
	     stageD_rg_data[75:71] != 5'd0 ;
  assign csr_regfile_read_mstatus__0_BITS_14_TO_13_2_EQ_ETC___d698 =
	     csr_regfile$read_mstatus[14:13] == 2'h0 ||
	     CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q12 ||
	     ((stage1_rg_stage_input[112:110] == 3'b111) ?
		csr_regfile$read_frm == 3'b101 ||
		csr_regfile$read_frm == 3'b110 ||
		csr_regfile$read_frm == 3'b111 :
		stage1_rg_stage_input[112:110] == 3'b101 ||
		stage1_rg_stage_input[112:110] == 3'b110) ;
  assign cur_verbosity__h3292 =
	     (csr_regfile$read_csr_minstret < cfg_logdelay) ?
	       4'd0 :
	       cfg_verbosity ;
<<<<<<< HEAD
<<<<<<< HEAD
  assign d_instr__h21667 =
	     near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9___d1805 ?
	       instr_out___1__h21669 :
	       _theResult___fst__h21699 ;
  assign data_to_stage2_addr__h9357 = x_out_data_to_stage2_addr__h9371 ;
  assign data_to_stage3_rd_val__h8329 =
=======
  assign d_instr__h21745 =
	     near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9___d1805 ?
	       instr_out___1__h21747 :
	       _theResult___fst__h21777 ;
  assign data_to_stage2_addr__h9435 = x_out_data_to_stage2_addr__h9449 ;
  assign data_to_stage3_rd_val__h8407 =
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
  assign d_instr__h21781 =
	     near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9___d1805 ?
	       instr_out___1__h21783 :
	       _theResult___fst__h21813 ;
  assign data_to_stage2_addr__h9471 = x_out_data_to_stage2_addr__h9485 ;
  assign data_to_stage3_rd_val__h8443 =
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
	     stage2_rg_stage2[365] ?
	       ((stage2_rg_stage2[644:642] == 3'b010) ?
		  { 32'hFFFFFFFF, near_mem$dmem_word64[31:0] } :
		  near_mem$dmem_word64) :
	       near_mem$dmem_word64 ;
<<<<<<< HEAD
<<<<<<< HEAD
  assign decoded_instr_funct10__h28587 =
	     { _theResult____h5208[31:25], _theResult____h5208[14:12] } ;
  assign decoded_instr_imm12_S__h28589 =
	     { _theResult____h5208[31:25], _theResult____h5208[11:7] } ;
  assign decoded_instr_imm13_SB__h28590 =
	     { _theResult____h5208[31],
	       _theResult____h5208[7],
	       _theResult____h5208[30:25],
	       _theResult____h5208[11:8],
	       1'b0 } ;
  assign decoded_instr_imm21_UJ__h28592 =
	     { _theResult____h5208[31],
	       _theResult____h5208[19:12],
	       _theResult____h5208[20],
	       _theResult____h5208[30:21],
	       1'b0 } ;
  assign delta_CPI_cycles__h39941 =
	     csr_regfile$read_csr_mcycle - rg_start_CPI_cycles ;
  assign delta_CPI_instrs___1__h39978 = delta_CPI_instrs__h39942 + 64'd1 ;
  assign delta_CPI_instrs__h39942 =
	     csr_regfile$read_csr_minstret - rg_start_CPI_instrs ;
  assign epoch__h29546 =
=======
  assign decoded_instr_funct10__h28665 =
=======
  assign decoded_instr_funct10__h28701 =
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
	     { _theResult____h5287[31:25], _theResult____h5287[14:12] } ;
  assign decoded_instr_imm12_S__h28703 =
	     { _theResult____h5287[31:25], _theResult____h5287[11:7] } ;
  assign decoded_instr_imm13_SB__h28704 =
	     { _theResult____h5287[31],
	       _theResult____h5287[7],
	       _theResult____h5287[30:25],
	       _theResult____h5287[11:8],
	       1'b0 } ;
  assign decoded_instr_imm21_UJ__h28706 =
	     { _theResult____h5287[31],
	       _theResult____h5287[19:12],
	       _theResult____h5287[20],
	       _theResult____h5287[30:21],
	       1'b0 } ;
  assign delta_CPI_cycles__h40199 =
	     csr_regfile$read_csr_mcycle - rg_start_CPI_cycles ;
  assign delta_CPI_instrs___1__h40236 = delta_CPI_instrs__h40200 + 64'd1 ;
  assign delta_CPI_instrs__h40200 =
	     csr_regfile$read_csr_minstret - rg_start_CPI_instrs ;
<<<<<<< HEAD
  assign epoch__h29624 =
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
  assign epoch__h29660 =
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
	     f_redirects$EMPTY_N ?
	       f_redirects$D_OUT[129:128] :
	       stageF_rg_epoch ;
  assign f_reset_reqs_i_notEmpty__942_AND_stageF_f_rese_ETC___d1954 =
	     f_reset_reqs$EMPTY_N && stageF_f_reset_reqs$FULL_N &&
	     stageD_f_reset_reqs$FULL_N &&
	     stage1_f_reset_reqs$FULL_N &&
	     stage2_f_reset_reqs$FULL_N &&
	     stage3_f_reset_reqs$FULL_N &&
	     f_trace_data$FULL_N ;
<<<<<<< HEAD
<<<<<<< HEAD
  assign fall_through_pc__h9302 =
	     stage1_rg_stage_input[401:338] +
	     (stage1_rg_stage_input[333] ? 64'd4 : 64'd2) ;
  assign fpr_regfile_RDY_server_reset_request_put__939__ETC___d1957 =
	     fpr_regfile$RDY_server_reset_request_put &&
	     near_mem$RDY_server_reset_request_put &&
	     csr_regfile$RDY_server_reset_request_put &&
	     f_reset_reqs_i_notEmpty__942_AND_stageF_f_rese_ETC___d1954 ;
  assign frs1_val_bypassed__h4861 =
	     (IF_NOT_stage2_rg_full_14_51_OR_stage2_rg_stage_ETC___d302 ==
	      2'd2 &&
	      x_out_fbypass_rd__h9058 == stage1_rg_stage_input[139:135]) ?
	       x_out_fbypass_rd_val__h9059 :
	       rd_val__h13805 ;
  assign frs2_val_bypassed__h4866 =
	     (IF_NOT_stage2_rg_full_14_51_OR_stage2_rg_stage_ETC___d302 ==
	      2'd2 &&
	      x_out_fbypass_rd__h9058 == stage1_rg_stage_input[134:130]) ?
	       x_out_fbypass_rd_val__h9059 :
	       rd_val__h13868 ;
  assign imm12__h14257 = { 4'd0, offset__h14129 } ;
  assign imm12__h14594 = { 5'd0, offset__h14536 } ;
  assign imm12__h16230 = { {6{imm6__h16228[5]}}, imm6__h16228 } ;
  assign imm12__h16899 = { {2{nzimm10__h16897[9]}}, nzimm10__h16897 } ;
  assign imm12__h17114 = { 2'd0, nzimm10__h17112 } ;
  assign imm12__h17310 = { 6'b0, imm6__h16228 } ;
  assign imm12__h17647 = { 6'b010000, imm6__h16228 } ;
  assign imm12__h19268 = { 3'd0, offset__h19182 } ;
  assign imm12__h19620 = { 4'd0, offset__h19554 } ;
  assign imm20__h16358 = { {14{imm6__h16228[5]}}, imm6__h16228 } ;
  assign imm6__h16228 = { stageD_rg_data[76], stageD_rg_data[70:66] } ;
  assign instr___1__h14079 =
	     (csr_regfile$read_misa[2] && stageD_rg_data[65:64] == 2'b10 &&
	      stageD_rg_data[75:71] != 5'd0 &&
	      stageD_rg_data[79:77] == 3'b010) ?
	       instr__h14256 :
	       IF_csr_regfile_read_misa__7_BIT_2_420_AND_stag_ETC___d1707 ;
  assign instr__h14256 =
	     { imm12__h14257, 8'd18, stageD_rg_data[75:71], 7'b0000011 } ;
  assign instr__h14401 =
=======
  assign fall_through_pc__h9380 =
=======
  assign fall_through_pc__h9416 =
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
	     stage1_rg_stage_input[401:338] +
	     (stage1_rg_stage_input[333] ? 64'd4 : 64'd2) ;
  assign frs1_val_bypassed__h4940 =
	     (IF_NOT_stage2_rg_full_14_51_OR_stage2_rg_stage_ETC___d302 ==
	      2'd2 &&
	      x_out_fbypass_rd__h9172 == stage1_rg_stage_input[139:135]) ?
	       x_out_fbypass_rd_val__h9173 :
	       rd_val__h13919 ;
  assign frs2_val_bypassed__h4945 =
	     (IF_NOT_stage2_rg_full_14_51_OR_stage2_rg_stage_ETC___d302 ==
	      2'd2 &&
	      x_out_fbypass_rd__h9172 == stage1_rg_stage_input[134:130]) ?
	       x_out_fbypass_rd_val__h9173 :
	       rd_val__h13982 ;
  assign imm12__h14371 = { 4'd0, offset__h14243 } ;
  assign imm12__h14708 = { 5'd0, offset__h14650 } ;
  assign imm12__h16344 = { {6{imm6__h16342[5]}}, imm6__h16342 } ;
  assign imm12__h17013 = { {2{nzimm10__h17011[9]}}, nzimm10__h17011 } ;
  assign imm12__h17228 = { 2'd0, nzimm10__h17226 } ;
  assign imm12__h17424 = { 6'b0, imm6__h16342 } ;
  assign imm12__h17761 = { 6'b010000, imm6__h16342 } ;
  assign imm12__h19382 = { 3'd0, offset__h19296 } ;
  assign imm12__h19734 = { 4'd0, offset__h19668 } ;
  assign imm20__h16472 = { {14{imm6__h16342[5]}}, imm6__h16342 } ;
  assign imm6__h16342 = { stageD_rg_data[76], stageD_rg_data[70:66] } ;
  assign instr___1__h14193 =
	     (csr_regfile$read_misa[2] && stageD_rg_data[65:64] == 2'b10 &&
	      stageD_rg_data[75:71] != 5'd0 &&
	      stageD_rg_data[79:77] == 3'b010) ?
	       instr__h14370 :
	       IF_csr_regfile_read_misa__7_BIT_2_420_AND_stag_ETC___d1707 ;
<<<<<<< HEAD
  assign instr__h14334 =
	     { imm12__h14335, 8'd18, stageD_rg_data[75:71], 7'b0000011 } ;
  assign instr__h14479 =
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
  assign instr__h14370 =
	     { imm12__h14371, 8'd18, stageD_rg_data[75:71], 7'b0000011 } ;
  assign instr__h14515 =
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
	     { 4'd0,
	       stageD_rg_data[72:71],
	       stageD_rg_data[76],
	       stageD_rg_data[70:66],
	       8'd18,
<<<<<<< HEAD
<<<<<<< HEAD
	       offset_BITS_4_TO_0___h14525,
	       7'b0100011 } ;
  assign instr__h14593 =
	     { imm12__h14594, rs1__h14595, 3'b010, rd__h14596, 7'b0000011 } ;
  assign instr__h14788 =
	     { 5'd0,
	       stageD_rg_data[69],
	       stageD_rg_data[76],
	       rd__h14596,
	       rs1__h14595,
	       3'b010,
	       offset_BITS_4_TO_0___h14956,
	       7'b0100011 } ;
  assign instr__h15017 =
=======
	       offset_BITS_4_TO_0___h14603,
=======
	       offset_BITS_4_TO_0___h14639,
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
	       7'b0100011 } ;
  assign instr__h14707 =
	     { imm12__h14708, rs1__h14709, 3'b010, rd__h14710, 7'b0000011 } ;
  assign instr__h14902 =
	     { 5'd0,
	       stageD_rg_data[69],
	       stageD_rg_data[76],
	       rd__h14710,
	       rs1__h14709,
	       3'b010,
	       offset_BITS_4_TO_0___h15070,
	       7'b0100011 } ;
<<<<<<< HEAD
  assign instr__h15095 =
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
  assign instr__h15131 =
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
	     { SEXT_stageD_rg_data_415_BIT_76_432_CONCAT_stag_ETC___d1485[20],
	       SEXT_stageD_rg_data_415_BIT_76_432_CONCAT_stag_ETC___d1485[10:1],
	       SEXT_stageD_rg_data_415_BIT_76_432_CONCAT_stag_ETC___d1485[11],
	       SEXT_stageD_rg_data_415_BIT_76_432_CONCAT_stag_ETC___d1485[19:12],
	       12'd111 } ;
<<<<<<< HEAD
<<<<<<< HEAD
  assign instr__h15470 = { 12'd0, stageD_rg_data[75:71], 15'd103 } ;
  assign instr__h15586 = { 12'd0, stageD_rg_data[75:71], 15'd231 } ;
  assign instr__h15651 =
	     { SEXT_stageD_rg_data_415_BIT_76_432_CONCAT_stag_ETC___d1510[12],
	       SEXT_stageD_rg_data_415_BIT_76_432_CONCAT_stag_ETC___d1510[10:5],
	       5'd0,
	       rs1__h14595,
=======
  assign instr__h15548 = { 12'd0, stageD_rg_data[75:71], 15'd103 } ;
  assign instr__h15664 = { 12'd0, stageD_rg_data[75:71], 15'd231 } ;
  assign instr__h15729 =
	     { SEXT_stageD_rg_data_415_BIT_76_432_CONCAT_stag_ETC___d1510[12],
	       SEXT_stageD_rg_data_415_BIT_76_432_CONCAT_stag_ETC___d1510[10:5],
	       5'd0,
	       rs1__h14673,
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
  assign instr__h15584 = { 12'd0, stageD_rg_data[75:71], 15'd103 } ;
  assign instr__h15700 = { 12'd0, stageD_rg_data[75:71], 15'd231 } ;
  assign instr__h15765 =
	     { SEXT_stageD_rg_data_415_BIT_76_432_CONCAT_stag_ETC___d1510[12],
	       SEXT_stageD_rg_data_415_BIT_76_432_CONCAT_stag_ETC___d1510[10:5],
	       5'd0,
	       rs1__h14709,
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
	       3'b0,
	       SEXT_stageD_rg_data_415_BIT_76_432_CONCAT_stag_ETC___d1510[4:1],
	       SEXT_stageD_rg_data_415_BIT_76_432_CONCAT_stag_ETC___d1510[11],
	       7'b1100011 } ;
<<<<<<< HEAD
<<<<<<< HEAD
  assign instr__h15968 =
	     { SEXT_stageD_rg_data_415_BIT_76_432_CONCAT_stag_ETC___d1510[12],
	       SEXT_stageD_rg_data_415_BIT_76_432_CONCAT_stag_ETC___d1510[10:5],
	       5'd0,
	       rs1__h14595,
=======
  assign instr__h16046 =
	     { SEXT_stageD_rg_data_415_BIT_76_432_CONCAT_stag_ETC___d1510[12],
	       SEXT_stageD_rg_data_415_BIT_76_432_CONCAT_stag_ETC___d1510[10:5],
	       5'd0,
	       rs1__h14673,
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
  assign instr__h16082 =
	     { SEXT_stageD_rg_data_415_BIT_76_432_CONCAT_stag_ETC___d1510[12],
	       SEXT_stageD_rg_data_415_BIT_76_432_CONCAT_stag_ETC___d1510[10:5],
	       5'd0,
	       rs1__h14709,
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
	       3'b001,
	       SEXT_stageD_rg_data_415_BIT_76_432_CONCAT_stag_ETC___d1510[4:1],
	       SEXT_stageD_rg_data_415_BIT_76_432_CONCAT_stag_ETC___d1510[11],
	       7'b1100011 } ;
<<<<<<< HEAD
<<<<<<< HEAD
  assign instr__h16306 =
	     { imm12__h16230, 8'd0, stageD_rg_data[75:71], 7'b0010011 } ;
  assign instr__h16490 =
	     { imm20__h16358, stageD_rg_data[75:71], 7'b0110111 } ;
  assign instr__h16619 =
	     { imm12__h16230,
=======
  assign instr__h16384 =
	     { imm12__h16308, 8'd0, stageD_rg_data[75:71], 7'b0010011 } ;
  assign instr__h16568 =
	     { imm20__h16436, stageD_rg_data[75:71], 7'b0110111 } ;
  assign instr__h16697 =
	     { imm12__h16308,
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
  assign instr__h16420 =
	     { imm12__h16344, 8'd0, stageD_rg_data[75:71], 7'b0010011 } ;
  assign instr__h16604 =
	     { imm20__h16472, stageD_rg_data[75:71], 7'b0110111 } ;
  assign instr__h16733 =
	     { imm12__h16344,
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
	       stageD_rg_data[75:71],
	       3'b0,
	       stageD_rg_data[75:71],
	       7'b0010011 } ;
<<<<<<< HEAD
<<<<<<< HEAD
  assign instr__h16846 =
	     { imm12__h16230,
=======
  assign instr__h16924 =
	     { imm12__h16308,
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
  assign instr__h16960 =
	     { imm12__h16344,
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
	       stageD_rg_data[75:71],
	       3'b0,
	       stageD_rg_data[75:71],
	       7'b0011011 } ;
<<<<<<< HEAD
<<<<<<< HEAD
  assign instr__h17101 =
	     { imm12__h16899,
=======
  assign instr__h17179 =
	     { imm12__h16977,
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
  assign instr__h17215 =
	     { imm12__h17013,
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
	       stageD_rg_data[75:71],
	       3'b0,
	       stageD_rg_data[75:71],
	       7'b0010011 } ;
<<<<<<< HEAD
<<<<<<< HEAD
  assign instr__h17273 = { imm12__h17114, 8'd16, rd__h14596, 7'b0010011 } ;
  assign instr__h17442 =
	     { imm12__h17310,
=======
  assign instr__h17351 = { imm12__h17192, 8'd16, rd__h14674, 7'b0010011 } ;
  assign instr__h17520 =
	     { imm12__h17388,
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
  assign instr__h17387 = { imm12__h17228, 8'd16, rd__h14710, 7'b0010011 } ;
  assign instr__h17556 =
	     { imm12__h17424,
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
	       stageD_rg_data[75:71],
	       3'b001,
	       stageD_rg_data[75:71],
	       7'b0010011 } ;
<<<<<<< HEAD
<<<<<<< HEAD
  assign instr__h17631 =
	     { imm12__h17310, rs1__h14595, 3'b101, rs1__h14595, 7'b0010011 } ;
  assign instr__h17820 =
	     { imm12__h17647, rs1__h14595, 3'b101, rs1__h14595, 7'b0010011 } ;
  assign instr__h17937 =
	     { imm12__h16230, rs1__h14595, 3'b111, rs1__h14595, 7'b0010011 } ;
  assign instr__h18115 =
=======
  assign instr__h17709 =
	     { imm12__h17388, rs1__h14673, 3'b101, rs1__h14673, 7'b0010011 } ;
  assign instr__h17898 =
	     { imm12__h17725, rs1__h14673, 3'b101, rs1__h14673, 7'b0010011 } ;
  assign instr__h18015 =
	     { imm12__h16308, rs1__h14673, 3'b111, rs1__h14673, 7'b0010011 } ;
  assign instr__h18193 =
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
  assign instr__h17745 =
	     { imm12__h17424, rs1__h14709, 3'b101, rs1__h14709, 7'b0010011 } ;
  assign instr__h17934 =
	     { imm12__h17761, rs1__h14709, 3'b101, rs1__h14709, 7'b0010011 } ;
  assign instr__h18051 =
	     { imm12__h16344, rs1__h14709, 3'b111, rs1__h14709, 7'b0010011 } ;
  assign instr__h18229 =
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
	     { 7'b0,
	       stageD_rg_data[70:66],
	       8'd0,
	       stageD_rg_data[75:71],
	       7'b0110011 } ;
<<<<<<< HEAD
<<<<<<< HEAD
  assign instr__h18234 =
=======
  assign instr__h18312 =
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
  assign instr__h18348 =
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
	     { 7'b0,
	       stageD_rg_data[70:66],
	       stageD_rg_data[75:71],
	       3'b0,
	       stageD_rg_data[75:71],
	       7'b0110011 } ;
<<<<<<< HEAD
<<<<<<< HEAD
  assign instr__h18329 =
	     { 7'b0,
	       rd__h14596,
	       rs1__h14595,
	       3'b111,
	       rs1__h14595,
	       7'b0110011 } ;
  assign instr__h18465 =
	     { 7'b0,
	       rd__h14596,
	       rs1__h14595,
	       3'b110,
	       rs1__h14595,
	       7'b0110011 } ;
  assign instr__h18601 =
	     { 7'b0,
	       rd__h14596,
	       rs1__h14595,
	       3'b100,
	       rs1__h14595,
	       7'b0110011 } ;
  assign instr__h18737 =
	     { 7'b0100000,
	       rd__h14596,
	       rs1__h14595,
	       3'b0,
	       rs1__h14595,
	       7'b0110011 } ;
  assign instr__h18875 =
	     { 7'b0,
	       rd__h14596,
	       rs1__h14595,
	       3'b0,
	       rs1__h14595,
	       7'b0111011 } ;
  assign instr__h19013 =
	     { 7'b0100000,
	       rd__h14596,
	       rs1__h14595,
	       3'b0,
	       rs1__h14595,
	       7'b0111011 } ;
  assign instr__h19171 =
=======
  assign instr__h18407 =
=======
  assign instr__h18443 =
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
	     { 7'b0,
	       rd__h14710,
	       rs1__h14709,
	       3'b111,
	       rs1__h14709,
	       7'b0110011 } ;
  assign instr__h18579 =
	     { 7'b0,
	       rd__h14710,
	       rs1__h14709,
	       3'b110,
	       rs1__h14709,
	       7'b0110011 } ;
  assign instr__h18715 =
	     { 7'b0,
	       rd__h14710,
	       rs1__h14709,
	       3'b100,
	       rs1__h14709,
	       7'b0110011 } ;
  assign instr__h18851 =
	     { 7'b0100000,
	       rd__h14710,
	       rs1__h14709,
	       3'b0,
	       rs1__h14709,
	       7'b0110011 } ;
  assign instr__h18989 =
	     { 7'b0,
	       rd__h14710,
	       rs1__h14709,
	       3'b0,
	       rs1__h14709,
	       7'b0111011 } ;
  assign instr__h19127 =
	     { 7'b0100000,
	       rd__h14710,
	       rs1__h14709,
	       3'b0,
	       rs1__h14709,
	       7'b0111011 } ;
<<<<<<< HEAD
  assign instr__h19249 =
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
  assign instr__h19285 =
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
	     { 12'b000000000001,
	       stageD_rg_data[75:71],
	       3'b0,
	       stageD_rg_data[75:71],
	       7'b1110011 } ;
<<<<<<< HEAD
<<<<<<< HEAD
  assign instr__h19267 =
	     { imm12__h19268, 8'd19, stageD_rg_data[75:71], 7'b0000011 } ;
  assign instr__h19420 =
=======
  assign instr__h19345 =
	     { imm12__h19346, 8'd19, stageD_rg_data[75:71], 7'b0000011 } ;
  assign instr__h19498 =
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
  assign instr__h19381 =
	     { imm12__h19382, 8'd19, stageD_rg_data[75:71], 7'b0000011 } ;
  assign instr__h19534 =
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
	     { 3'd0,
	       stageD_rg_data[73:71],
	       stageD_rg_data[76],
	       stageD_rg_data[70:66],
	       8'd19,
<<<<<<< HEAD
<<<<<<< HEAD
	       offset_BITS_4_TO_0___h19895,
	       7'b0100011 } ;
  assign instr__h19619 =
	     { imm12__h19620, rs1__h14595, 3'b011, rd__h14596, 7'b0000011 } ;
  assign instr__h19770 =
	     { 4'd0,
	       stageD_rg_data[70:69],
	       stageD_rg_data[76],
	       rd__h14596,
	       rs1__h14595,
	       3'b011,
	       offset_BITS_4_TO_0___h19895,
	       7'b0100011 } ;
  assign instr__h20809 =
	     { imm12__h19268, 8'd19, stageD_rg_data[75:71], 7'b0000111 } ;
  assign instr__h20962 =
=======
	       offset_BITS_4_TO_0___h19973,
=======
	       offset_BITS_4_TO_0___h20009,
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
	       7'b0100011 } ;
  assign instr__h19733 =
	     { imm12__h19734, rs1__h14709, 3'b011, rd__h14710, 7'b0000011 } ;
  assign instr__h19884 =
	     { 4'd0,
	       stageD_rg_data[70:69],
	       stageD_rg_data[76],
	       rd__h14710,
	       rs1__h14709,
	       3'b011,
	       offset_BITS_4_TO_0___h20009,
	       7'b0100011 } ;
<<<<<<< HEAD
  assign instr__h20887 =
	     { imm12__h19346, 8'd19, stageD_rg_data[75:71], 7'b0000111 } ;
  assign instr__h21040 =
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
  assign instr__h20923 =
	     { imm12__h19382, 8'd19, stageD_rg_data[75:71], 7'b0000111 } ;
  assign instr__h21076 =
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
	     { 3'd0,
	       stageD_rg_data[73:71],
	       stageD_rg_data[76],
	       stageD_rg_data[70:66],
	       8'd19,
<<<<<<< HEAD
<<<<<<< HEAD
	       offset_BITS_4_TO_0___h19895,
	       7'b0100111 } ;
  assign instr__h21161 =
	     { imm12__h19620, rs1__h14595, 3'b011, rd__h14596, 7'b0000111 } ;
  assign instr__h21312 =
	     { 4'd0,
	       stageD_rg_data[70:69],
	       stageD_rg_data[76],
	       rd__h14596,
	       rs1__h14595,
	       3'b011,
	       offset_BITS_4_TO_0___h19895,
	       7'b0100111 } ;
  assign instr_out___1__h21669 =
	     { near_mem$imem_instr[15:0], imem_rg_instr_15_0 } ;
  assign instr_out___1__h21701 = { 16'b0, near_mem$imem_instr[15:0] } ;
  assign instr_out___1__h21729 = { 16'b0, near_mem$imem_instr[31:16] } ;
=======
	       offset_BITS_4_TO_0___h19973,
=======
	       offset_BITS_4_TO_0___h20009,
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
	       7'b0100111 } ;
  assign instr__h21275 =
	     { imm12__h19734, rs1__h14709, 3'b011, rd__h14710, 7'b0000111 } ;
  assign instr__h21426 =
	     { 4'd0,
	       stageD_rg_data[70:69],
	       stageD_rg_data[76],
	       rd__h14710,
	       rs1__h14709,
	       3'b011,
	       offset_BITS_4_TO_0___h20009,
	       7'b0100111 } ;
  assign instr_out___1__h21783 =
	     { near_mem$imem_instr[15:0], imem_rg_instr_15_0 } ;
<<<<<<< HEAD
  assign instr_out___1__h21779 = { 16'b0, near_mem$imem_instr[15:0] } ;
  assign instr_out___1__h21807 = { 16'b0, near_mem$imem_instr[31:16] } ;
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
  assign instr_out___1__h21815 = { 16'b0, near_mem$imem_instr[15:0] } ;
  assign instr_out___1__h21843 = { 16'b0, near_mem$imem_instr[31:16] } ;
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
  assign near_mem_imem_pc_BITS_63_TO_2_EQ_imem_rg_pc_BI_ETC___d8 =
	     near_mem$imem_pc[63:2] == imem_rg_pc[63:2] ;
  assign near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9_805_OR_ETC___d1838 =
	     near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9___d1805 ||
	     near_mem_imem_pc_BITS_63_TO_2_EQ_imem_rg_pc_BI_ETC___d8 &&
	     imem_rg_pc[1:0] == 2'b0 &&
	     near_mem$imem_instr[1:0] == 2'b11 ;
  assign near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9_805_OR_ETC___d1840 =
	     near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9_805_OR_ETC___d1838 ||
	     near_mem_imem_pc_BITS_63_TO_2_EQ_imem_rg_pc_BI_ETC___d8 &&
	     imem_rg_pc[1:0] != 2'b0 &&
	     near_mem$imem_instr[17:16] != 2'b11 ||
	     near_mem_imem_pc_BITS_63_TO_2_EQ_imem_rg_pc_BI_ETC___d8 &&
	     imem_rg_pc[1:0] == 2'b0 &&
	     near_mem$imem_instr[1:0] != 2'b11 ;
  assign near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9___d1805 =
	     near_mem$imem_pc == imem_rg_pc + 64'd2 ;
  assign near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1936 =
	     near_mem$imem_valid &&
	     near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9_805_OR_ETC___d1840 &&
	     near_mem$imem_exc &&
	     near_mem$imem_exc_code != 4'd0 &&
	     near_mem$imem_exc_code != 4'd1 &&
	     near_mem$imem_exc_code != 4'd2 &&
	     near_mem$imem_exc_code != 4'd3 &&
	     near_mem$imem_exc_code != 4'd4 &&
	     near_mem$imem_exc_code != 4'd5 &&
	     near_mem$imem_exc_code != 4'd6 &&
	     near_mem$imem_exc_code != 4'd7 &&
	     near_mem$imem_exc_code != 4'd8 &&
	     near_mem$imem_exc_code != 4'd9 &&
	     near_mem$imem_exc_code != 4'd11 &&
	     near_mem$imem_exc_code != 4'd12 &&
	     near_mem$imem_exc_code != 4'd13 &&
	     near_mem$imem_exc_code != 4'd15 ;
<<<<<<< HEAD
<<<<<<< HEAD
  assign next_pc___1__h12640 = stage1_rg_stage_input[401:338] + 64'd2 ;
  assign next_pc__h12637 = stage1_rg_stage_input[401:338] + 64'd4 ;
  assign next_pc__h29548 =
	     f_redirects$EMPTY_N ?
	       f_redirects$D_OUT[63:0] :
	       stageF_branch_predictor$predict_rsp ;
  assign next_pc__h9303 = x_out_next_pc__h9318 ;
  assign nzimm10__h16897 =
=======
  assign next_pc___1__h12718 = stage1_rg_stage_input[401:338] + 64'd2 ;
  assign next_pc__h12715 = stage1_rg_stage_input[401:338] + 64'd4 ;
  assign next_pc__h29626 =
	     f_redirects$EMPTY_N ?
	       f_redirects$D_OUT[63:0] :
	       stageF_branch_predictor$predict_rsp ;
  assign next_pc__h9381 = x_out_next_pc__h9396 ;
  assign nzimm10__h16975 =
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
  assign next_pc___1__h12754 = stage1_rg_stage_input[401:338] + 64'd2 ;
  assign next_pc__h12751 = stage1_rg_stage_input[401:338] + 64'd4 ;
  assign next_pc__h29662 =
	     f_redirects$EMPTY_N ?
	       f_redirects$D_OUT[63:0] :
	       stageF_branch_predictor$predict_rsp ;
  assign next_pc__h9417 = x_out_next_pc__h9432 ;
  assign nzimm10__h17011 =
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
	     { stageD_rg_data[76],
	       stageD_rg_data[68:67],
	       stageD_rg_data[69],
	       stageD_rg_data[66],
	       stageD_rg_data[70],
	       4'b0 } ;
<<<<<<< HEAD
<<<<<<< HEAD
  assign nzimm10__h17112 =
=======
  assign nzimm10__h17190 =
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
  assign nzimm10__h17226 =
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
	     { stageD_rg_data[74:71],
	       stageD_rg_data[76:75],
	       stageD_rg_data[69],
	       stageD_rg_data[70],
	       2'b0 } ;
<<<<<<< HEAD
<<<<<<< HEAD
  assign offset_BITS_4_TO_0___h14525 = { stageD_rg_data[75:73], 2'b0 } ;
  assign offset_BITS_4_TO_0___h14956 =
	     { stageD_rg_data[75:74], stageD_rg_data[70], 2'b0 } ;
  assign offset_BITS_4_TO_0___h19895 = { stageD_rg_data[75:74], 3'b0 } ;
  assign offset__h14129 =
=======
  assign offset_BITS_4_TO_0___h14603 = { stageD_rg_data[75:73], 2'b0 } ;
  assign offset_BITS_4_TO_0___h15034 =
	     { stageD_rg_data[75:74], stageD_rg_data[70], 2'b0 } ;
  assign offset_BITS_4_TO_0___h19973 = { stageD_rg_data[75:74], 3'b0 } ;
  assign offset__h14207 =
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
  assign offset_BITS_4_TO_0___h14639 = { stageD_rg_data[75:73], 2'b0 } ;
  assign offset_BITS_4_TO_0___h15070 =
	     { stageD_rg_data[75:74], stageD_rg_data[70], 2'b0 } ;
  assign offset_BITS_4_TO_0___h20009 = { stageD_rg_data[75:74], 3'b0 } ;
  assign offset__h14243 =
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
	     { stageD_rg_data[67:66],
	       stageD_rg_data[76],
	       stageD_rg_data[70:68],
	       2'b0 } ;
<<<<<<< HEAD
<<<<<<< HEAD
  assign offset__h14536 =
=======
  assign offset__h14614 =
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
  assign offset__h14650 =
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
	     { stageD_rg_data[69],
	       stageD_rg_data[76:74],
	       stageD_rg_data[70],
	       2'b0 } ;
<<<<<<< HEAD
<<<<<<< HEAD
  assign offset__h14964 =
=======
  assign offset__h15042 =
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
  assign offset__h15078 =
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
	     { stageD_rg_data[76],
	       stageD_rg_data[72],
	       stageD_rg_data[74:73],
	       stageD_rg_data[70],
	       stageD_rg_data[71],
	       stageD_rg_data[66],
	       stageD_rg_data[75],
	       stageD_rg_data[69:67],
	       1'b0 } ;
<<<<<<< HEAD
<<<<<<< HEAD
  assign offset__h15595 =
=======
  assign offset__h15673 =
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
  assign offset__h15709 =
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
	     { stageD_rg_data[76],
	       stageD_rg_data[70:69],
	       stageD_rg_data[66],
	       stageD_rg_data[75:74],
	       stageD_rg_data[68:67],
	       1'b0 } ;
<<<<<<< HEAD
<<<<<<< HEAD
  assign offset__h19182 =
=======
  assign offset__h19260 =
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
  assign offset__h19296 =
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
	     { stageD_rg_data[68:66],
	       stageD_rg_data[76],
	       stageD_rg_data[70:69],
	       3'b0 } ;
<<<<<<< HEAD
<<<<<<< HEAD
  assign offset__h19554 =
	     { stageD_rg_data[70:69], stageD_rg_data[76:74], 3'b0 } ;
  assign rd__h14596 = { 2'b01, stageD_rg_data[68:66] } ;
  assign rd_val___1__h10922 =
	     rs1_val_bypassed__h4850 + _theResult___snd__h13241 ;
  assign rd_val___1__h10930 =
	     rs1_val_bypassed__h4850 - _theResult___snd__h13241 ;
  assign rd_val___1__h10937 =
	     ((rs1_val_bypassed__h4850 ^ 64'h8000000000000000) <
	      (_theResult___snd__h13241 ^ 64'h8000000000000000)) ?
	       64'd1 :
	       64'd0 ;
  assign rd_val___1__h10944 =
	     (rs1_val_bypassed__h4850 < _theResult___snd__h13241) ?
	       64'd1 :
	       64'd0 ;
  assign rd_val___1__h10951 =
	     rs1_val_bypassed__h4850 ^ _theResult___snd__h13241 ;
  assign rd_val___1__h10958 =
	     rs1_val_bypassed__h4850 | _theResult___snd__h13241 ;
  assign rd_val___1__h13272 =
	     { {32{IF_stage1_rg_stage_input_20_BITS_139_TO_135_23_ETC__q23[31]}},
	       IF_stage1_rg_stage_input_20_BITS_139_TO_135_23_ETC__q23 } ;
  assign rd_val___1__h13303 = { {32{x__h13306[31]}}, x__h13306 } ;
  assign rd_val___1__h13356 = { {32{x__h13359[31]}}, x__h13359 } ;
  assign rd_val___1__h13385 = { {32{tmp__h13384[31]}}, tmp__h13384 } ;
  assign rd_val___1__h13439 =
	     { {32{rs1_val_bypassed850_BITS_31_TO_0_PLUS_rs2_val__ETC__q10[31]}},
	       rs1_val_bypassed850_BITS_31_TO_0_PLUS_rs2_val__ETC__q10 } ;
  assign rd_val___1__h13487 =
	     { {32{rs1_val_bypassed850_BITS_31_TO_0_MINUS_rs2_val_ETC__q11[31]}},
	       rs1_val_bypassed850_BITS_31_TO_0_MINUS_rs2_val_ETC__q11 } ;
  assign rd_val___1__h13493 = { {32{x__h13496[31]}}, x__h13496 } ;
  assign rd_val___1__h13538 = { {32{x__h13541[31]}}, x__h13541 } ;
  assign rd_val__h13136 = rs1_val_bypassed__h4850 << shamt__h9638 ;
  assign rd_val__h13187 = rs1_val_bypassed__h4850 >> shamt__h9638 ;
  assign rd_val__h13209 =
	     rs1_val_bypassed__h4850 >> shamt__h9638 |
	     ~(64'hFFFFFFFFFFFFFFFF >> shamt__h9638) &
	     {64{rs1_val_bypassed__h4850[63]}} ;
  assign rd_val__h13805 =
=======
  assign offset__h19632 =
=======
  assign offset__h19668 =
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
	     { stageD_rg_data[70:69], stageD_rg_data[76:74], 3'b0 } ;
  assign rd__h14710 = { 2'b01, stageD_rg_data[68:66] } ;
  assign rd_val___1__h11036 =
	     rs1_val_bypassed__h4929 + _theResult___snd__h13355 ;
  assign rd_val___1__h11044 =
	     rs1_val_bypassed__h4929 - _theResult___snd__h13355 ;
  assign rd_val___1__h11051 =
	     ((rs1_val_bypassed__h4929 ^ 64'h8000000000000000) <
	      (_theResult___snd__h13355 ^ 64'h8000000000000000)) ?
	       64'd1 :
	       64'd0 ;
  assign rd_val___1__h11058 =
	     (rs1_val_bypassed__h4929 < _theResult___snd__h13355) ?
	       64'd1 :
	       64'd0 ;
  assign rd_val___1__h11065 =
	     rs1_val_bypassed__h4929 ^ _theResult___snd__h13355 ;
  assign rd_val___1__h11072 =
	     rs1_val_bypassed__h4929 | _theResult___snd__h13355 ;
  assign rd_val___1__h13386 =
	     { {32{IF_stage1_rg_stage_input_20_BITS_139_TO_135_23_ETC__q23[31]}},
	       IF_stage1_rg_stage_input_20_BITS_139_TO_135_23_ETC__q23 } ;
  assign rd_val___1__h13417 = { {32{x__h13420[31]}}, x__h13420 } ;
  assign rd_val___1__h13470 = { {32{x__h13473[31]}}, x__h13473 } ;
  assign rd_val___1__h13499 = { {32{tmp__h13498[31]}}, tmp__h13498 } ;
  assign rd_val___1__h13553 =
	     { {32{rs1_val_bypassed929_BITS_31_TO_0_PLUS_rs2_val__ETC__q10[31]}},
	       rs1_val_bypassed929_BITS_31_TO_0_PLUS_rs2_val__ETC__q10 } ;
  assign rd_val___1__h13601 =
	     { {32{rs1_val_bypassed929_BITS_31_TO_0_MINUS_rs2_val_ETC__q11[31]}},
	       rs1_val_bypassed929_BITS_31_TO_0_MINUS_rs2_val_ETC__q11 } ;
  assign rd_val___1__h13607 = { {32{x__h13610[31]}}, x__h13610 } ;
  assign rd_val___1__h13652 = { {32{x__h13655[31]}}, x__h13655 } ;
  assign rd_val__h13250 = rs1_val_bypassed__h4929 << shamt__h9752 ;
  assign rd_val__h13301 = rs1_val_bypassed__h4929 >> shamt__h9752 ;
  assign rd_val__h13323 =
	     rs1_val_bypassed__h4929 >> shamt__h9752 |
	     ~(64'hFFFFFFFFFFFFFFFF >> shamt__h9752) &
	     {64{rs1_val_bypassed__h4929[63]}} ;
<<<<<<< HEAD
  assign rd_val__h13883 =
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
  assign rd_val__h13919 =
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
	     (stage3_rg_stage3[69] && stage3_rg_full &&
	      stage3_rg_stage3[76] &&
	      stage3_rg_stage3_01_BITS_75_TO_71_10_EQ_stage1_ETC___d370) ?
	       stage3_rg_stage3[63:0] :
	       fpr_regfile$read_rs1 ;
<<<<<<< HEAD
<<<<<<< HEAD
  assign rd_val__h13868 =
=======
  assign rd_val__h13946 =
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
  assign rd_val__h13982 =
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
	     (stage3_rg_stage3[69] && stage3_rg_full &&
	      stage3_rg_stage3[76] &&
	      stage3_rg_stage3_01_BITS_75_TO_71_10_EQ_stage1_ETC___d378) ?
	       stage3_rg_stage3[63:0] :
	       fpr_regfile$read_rs2 ;
<<<<<<< HEAD
<<<<<<< HEAD
  assign rd_val__h13929 =
=======
  assign rd_val__h14007 =
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
  assign rd_val__h14043 =
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
	     (stage3_rg_stage3[69] && stage3_rg_full &&
	      stage3_rg_stage3[76] &&
	      stage3_rg_stage3[75:71] == stage1_rg_stage_input[129:125]) ?
	       stage3_rg_stage3[63:0] :
	       fpr_regfile$read_rs3 ;
<<<<<<< HEAD
<<<<<<< HEAD
  assign rd_val__h9254 =
=======
  assign rd_val__h9332 =
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
  assign rd_val__h9368 =
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
	     (!stage3_rg_stage3[69] && stage3_rg_full &&
	      stage3_rg_stage3[76] &&
	      stage3_rg_stage3_01_BITS_75_TO_71_10_EQ_stage1_ETC___d370) ?
	       stage3_rg_stage3[63:0] :
	       gpr_regfile$read_rs1 ;
<<<<<<< HEAD
<<<<<<< HEAD
  assign rd_val__h9279 =
=======
  assign rd_val__h9357 =
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
  assign rd_val__h9393 =
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
	     (!stage3_rg_stage3[69] && stage3_rg_full &&
	      stage3_rg_stage3[76] &&
	      stage3_rg_stage3_01_BITS_75_TO_71_10_EQ_stage1_ETC___d378) ?
	       stage3_rg_stage3[63:0] :
	       gpr_regfile$read_rs2 ;
<<<<<<< HEAD
<<<<<<< HEAD
  assign rd_val__h9684 =
	     (stage1_rg_stage_input[112:110] == 3'b0 &&
	      (stage1_rg_stage_input[151:145] != 7'b0110011 ||
	       !stage1_rg_stage_input[262])) ?
	       rd_val___1__h10922 :
	       _theResult_____1_fst__h10934 ;
  assign rd_val__h9710 =
	     (stage1_rg_stage_input[112:110] == 3'b0) ?
	       rd_val___1__h13272 :
	       _theResult___fst__h11059 ;
  assign rd_val__h9756 = { {32{v32__h9754[31]}}, v32__h9754 } ;
  assign rd_val__h9775 = stage1_rg_stage_input[401:338] + rd_val__h9756 ;
  assign result___1__h27099 = { 16'd0, stage1_rg_stage_input[231:216] } ;
=======
  assign rd_val__h9762 =
=======
  assign rd_val__h9798 =
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
	     (stage1_rg_stage_input[112:110] == 3'b0 &&
	      (stage1_rg_stage_input[151:145] != 7'b0110011 ||
	       !stage1_rg_stage_input[262])) ?
	       rd_val___1__h11036 :
	       _theResult_____1_fst__h11048 ;
  assign rd_val__h9824 =
	     (stage1_rg_stage_input[112:110] == 3'b0) ?
<<<<<<< HEAD
	       rd_val___1__h13350 :
	       _theResult___fst__h11137 ;
  assign rd_val__h9834 = { {32{v32__h9832[31]}}, v32__h9832 } ;
  assign rd_val__h9853 = stage1_rg_stage_input[401:338] + rd_val__h9834 ;
  assign result___1__h27177 = { 16'd0, stage1_rg_stage_input[231:216] } ;
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
	       rd_val___1__h13386 :
	       _theResult___fst__h11173 ;
  assign rd_val__h9870 = { {32{v32__h9868[31]}}, v32__h9868 } ;
  assign rd_val__h9889 = stage1_rg_stage_input[401:338] + rd_val__h9870 ;
  assign result___1__h27213 = { 16'd0, stage1_rg_stage_input[231:216] } ;
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
  assign rg_cur_priv_9_EQ_0b11_33_OR_rg_cur_priv_9_EQ_0_ETC___d1375 =
	     (rg_cur_priv == 2'b11 ||
	      rg_cur_priv == 2'b01 && !csr_regfile$read_mstatus[20]) &&
	     stage1_rg_stage_input[104:98] == 7'b0001001 ||
	     stage1_rg_stage_input[144:140] != 5'd0 ||
	     stage1_rg_stage_input[139:135] != 5'd0 ||
	     stage1_rg_stage_input[87:76] != 12'b0 &&
	     stage1_rg_stage_input[87:76] != 12'b000000000001 ;
  assign rg_cur_priv_9_EQ_0b11_33_OR_rg_cur_priv_9_EQ_0_ETC___d960 =
	     (rg_cur_priv == 2'b11 ||
	      rg_cur_priv == 2'b01 && !csr_regfile$read_mstatus[21] ||
	      rg_cur_priv == 2'b0 && csr_regfile$read_misa[13]) &&
	     stage1_rg_stage_input[87:76] == 12'b000100000101 ;
  assign rg_state_2_EQ_11_5_AND_csr_regfile_wfi_resume__ETC___d2552 =
	     rg_state == 4'd11 && csr_regfile$wfi_resume &&
	     (!stageF_rg_full ||
	      near_mem$imem_valid &&
	      near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9_805_OR_ETC___d1840) ;
  assign rg_state_2_EQ_4_004_AND_NOT_stage1_rg_stage_in_ETC___d2443 =
	     rg_state == 4'd4 &&
	     NOT_stage1_rg_stage_input_20_BIT_332_46_32_AND_ETC___d2436 &&
	     csr_regfile_csr_mip_read__011_EQ_rg_prev_mip_012___d2013 &&
	     NOT_csr_regfile_interrupt_pending_rg_cur_priv__ETC___d2438 &&
	     !stage3_rg_full &&
	     IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 ==
	     2'd0 &&
	     stage1_rg_full &&
	     stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d322 &&
	     NOT_IF_stage2_rg_full_14_THEN_IF_stage2_rg_sta_ETC___d727 ;
  assign rg_state_2_EQ_4_004_AND_NOT_stage1_rg_stage_in_ETC___d2506 =
	     rg_state_2_EQ_4_004_AND_NOT_stage1_rg_stage_in_ETC___d2443 &&
	     (IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d992 ==
	      4'd8 ||
	      IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d992 ==
	      4'd9 ||
	      IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d992 ==
	      4'd10) &&
	     (!stageF_rg_full ||
	      near_mem$imem_valid &&
	      near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9_805_OR_ETC___d1840) ;
  assign rg_state_2_EQ_4_004_AND_NOT_stage1_rg_stage_in_ETC___d2522 =
	     rg_state_2_EQ_4_004_AND_NOT_stage1_rg_stage_in_ETC___d2443 &&
	     IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d992 ==
	     4'd6 &&
	     (!stageF_rg_full ||
	      near_mem$imem_valid &&
	      near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9_805_OR_ETC___d1840) ;
  assign rg_state_2_EQ_4_004_AND_NOT_stage1_rg_stage_in_ETC___d2535 =
	     rg_state_2_EQ_4_004_AND_NOT_stage1_rg_stage_in_ETC___d2443 &&
	     IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d992 ==
	     4'd5 &&
	     (!stageF_rg_full ||
	      near_mem$imem_valid &&
	      near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9_805_OR_ETC___d1840) ;
  assign rg_state_2_EQ_4_004_AND_NOT_stage1_rg_stage_in_ETC___d2543 =
	     rg_state_2_EQ_4_004_AND_NOT_stage1_rg_stage_in_ETC___d2443 &&
	     IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d992 ==
	     4'd7 &&
	     (!stageF_rg_full ||
	      near_mem$imem_valid &&
	      near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9_805_OR_ETC___d1840) ;
  assign rg_state_2_EQ_4_004_AND_NOT_stage1_rg_stage_in_ETC___d2548 =
	     rg_state_2_EQ_4_004_AND_NOT_stage1_rg_stage_in_ETC___d2443 &&
	     IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d992 ==
	     4'd11 &&
	     (!stageF_rg_full ||
	      near_mem$imem_valid &&
	      near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9_805_OR_ETC___d1840) ;
  assign rg_state_2_EQ_4_004_AND_NOT_stage1_rg_stage_in_ETC___d2579 =
	     rg_state_2_EQ_4_004_AND_NOT_stage1_rg_stage_in_ETC___d2443 &&
	     IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d992 ==
	     4'd12 &&
	     (!stageF_rg_full ||
	      near_mem$imem_valid &&
	      near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9_805_OR_ETC___d1840) ;
  assign rg_state_2_EQ_4_004_AND_NOT_stage1_rg_stage_in_ETC___d2612 =
	     rg_state == 4'd4 &&
	     NOT_stage1_rg_stage_input_20_BITS_335_TO_334_2_ETC___d2610 &&
	     (!stageF_rg_full ||
	      near_mem$imem_valid &&
	      near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9_805_OR_ETC___d1840) ;
  assign rg_state_2_EQ_4_004_AND_NOT_stage3_rg_full_9_0_ETC___d2412 =
	     rg_state == 4'd4 && !stage3_rg_full &&
	     IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 ==
	     2'd3 &&
	     (!stageF_rg_full ||
	      near_mem$imem_valid &&
	      near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9_805_OR_ETC___d1840) ;
  assign rg_state_2_EQ_4_004_AND_stage3_rg_full_9_OR_NO_ETC___d2088 =
	     rg_state == 4'd4 &&
	     (stage3_rg_full ||
	      IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 !=
	      2'd0 ||
	      stage1_rg_full ||
	      stageD_rg_full ||
	      stageF_rg_full) &&
	     (stage3_rg_full ||
	      IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 !=
	      2'd3) &&
	     stage3_rg_full_9_OR_NOT_IF_stage2_rg_full_14_T_ETC___d2086 ;
<<<<<<< HEAD
  assign rg_state_2_EQ_5_556_OR_rg_state_2_EQ_4_004_AND_ETC___d2565 =
	     rg_state == 4'd5 ||
	     rg_state_2_EQ_4_004_AND_NOT_stage1_rg_stage_in_ETC___d2443 &&
	     IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d992 ==
	     4'd12 &&
	     (x_out_trap_info_exc_code__h12876 != 4'd3 ||
=======
  assign rg_state_2_EQ_5_418_AND_NOT_stageF_rg_full_823_ETC___d2419 =
	     rg_state == 4'd5 &&
	     (!stageF_rg_full ||
	      near_mem$imem_valid &&
	      near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9_805_OR_ETC___d1840) ;
  assign rg_state_2_EQ_7_562_OR_rg_state_2_EQ_4_004_AND_ETC___d2571 =
	     rg_state == 4'd7 ||
	     rg_state_2_EQ_4_004_AND_NOT_stage1_rg_stage_in_ETC___d2449 &&
	     IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d992 ==
	     4'd12 &&
<<<<<<< HEAD
	     (x_out_trap_info_exc_code__h12954 != 4'd3 ||
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
	     (x_out_trap_info_exc_code__h12990 != 4'd3 ||
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
	      !csr_regfile$dcsr_break_enters_debug) ;
  assign rg_state_2_EQ_5_556_OR_rg_state_2_EQ_4_004_AND_ETC___d2566 =
	     rg_state_2_EQ_5_556_OR_rg_state_2_EQ_4_004_AND_ETC___d2565 &&
	     (!stageF_rg_full ||
	      near_mem$imem_valid &&
	      near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9_805_OR_ETC___d1840) ;
  assign rg_state_2_EQ_7_498_AND_NOT_stageF_rg_full_823_ETC___d2499 =
	     rg_state == 4'd7 &&
	     (!stageF_rg_full ||
	      near_mem$imem_valid &&
	      near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9_805_OR_ETC___d1840) ;
<<<<<<< HEAD
<<<<<<< HEAD
  assign rm__h10253 = x_out_data_to_stage2_rounding_mode__h9376 ;
  assign rs1__h14595 = { 2'b01, stageD_rg_data[73:71] } ;
  assign rs1_val__h30843 =
	     (stage1_rg_stage_input_BITS_263_TO_232__q1[14:12] == 3'b001) ?
	       x_out_data_to_stage2_val1__h9372 :
	       { 59'd0, stage1_rg_stage_input_BITS_263_TO_232__q1[19:15] } ;
  assign rs1_val_bypassed850_BITS_31_TO_0_MINUS_rs2_val_ETC__q11 =
	     rs1_val_bypassed__h4850[31:0] - rs2_val_bypassed__h4856[31:0] ;
  assign rs1_val_bypassed850_BITS_31_TO_0_PLUS_rs2_val__ETC__q10 =
	     rs1_val_bypassed__h4850[31:0] + rs2_val_bypassed__h4856[31:0] ;
  assign rs1_val_bypassed850_BITS_31_TO_0_SRL_rs2_val_b_ETC__q9 =
	     rs1_val_bypassed__h4850[31:0] >> rs2_val_bypassed__h4856[4:0] |
	     ~(32'hFFFFFFFF >> rs2_val_bypassed__h4856[4:0]) &
	     {32{rs1_val_bypassed850_BITS_31_TO_0__q8[31]}} ;
  assign rs1_val_bypassed850_BITS_31_TO_0__q8 =
	     rs1_val_bypassed__h4850[31:0] ;
  assign rs1_val_bypassed__h4850 =
	     (stage1_rg_stage_input[139:135] == 5'd0) ? 64'd0 : val__h9256 ;
  assign rs2_val_bypassed__h4856 =
	     (stage1_rg_stage_input[134:130] == 5'd0) ? 64'd0 : val__h9281 ;
  assign shamt__h9638 =
	     (stage1_rg_stage_input[151:145] == 7'b0010011) ?
	       stage1_rg_stage_input[81:76] :
	       rs2_val_bypassed__h4856[5:0] ;
=======
  assign rm__h10331 = x_out_data_to_stage2_rounding_mode__h9454 ;
  assign rs1__h14673 = { 2'b01, stageD_rg_data[73:71] } ;
  assign rs1_val__h31065 =
=======
  assign rm__h10367 = x_out_data_to_stage2_rounding_mode__h9490 ;
  assign rs1__h14709 = { 2'b01, stageD_rg_data[73:71] } ;
  assign rs1_val__h31101 =
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
	     (stage1_rg_stage_input_BITS_263_TO_232__q1[14:12] == 3'b001) ?
	       x_out_data_to_stage2_val1__h9486 :
	       { 59'd0, stage1_rg_stage_input_BITS_263_TO_232__q1[19:15] } ;
  assign rs1_val_bypassed929_BITS_31_TO_0_MINUS_rs2_val_ETC__q11 =
	     rs1_val_bypassed__h4929[31:0] - rs2_val_bypassed__h4935[31:0] ;
  assign rs1_val_bypassed929_BITS_31_TO_0_PLUS_rs2_val__ETC__q10 =
	     rs1_val_bypassed__h4929[31:0] + rs2_val_bypassed__h4935[31:0] ;
  assign rs1_val_bypassed929_BITS_31_TO_0_SRL_rs2_val_b_ETC__q9 =
	     rs1_val_bypassed__h4929[31:0] >> rs2_val_bypassed__h4935[4:0] |
	     ~(32'hFFFFFFFF >> rs2_val_bypassed__h4935[4:0]) &
	     {32{rs1_val_bypassed929_BITS_31_TO_0__q8[31]}} ;
  assign rs1_val_bypassed929_BITS_31_TO_0__q8 =
	     rs1_val_bypassed__h4929[31:0] ;
  assign rs1_val_bypassed__h4929 =
	     (stage1_rg_stage_input[139:135] == 5'd0) ? 64'd0 : val__h9370 ;
  assign rs2_val_bypassed__h4935 =
	     (stage1_rg_stage_input[134:130] == 5'd0) ? 64'd0 : val__h9395 ;
  assign shamt__h9752 =
	     (stage1_rg_stage_input[151:145] == 7'b0010011) ?
	       stage1_rg_stage_input[81:76] :
	       rs2_val_bypassed__h4935[5:0] ;
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
  assign stage1_rg_full_19_AND_NOT_stage1_rg_stage_inpu_ETC___d2008 =
	     stage1_rg_full &&
	     (!stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d322 ||
	      NOT_IF_stage2_rg_full_14_THEN_IF_stage2_rg_sta_ETC___d2005 ||
	      NOT_IF_stage2_rg_full_14_THEN_IF_stage2_rg_sta_ETC___d727) ;
  assign stage1_rg_full_19_AND_NOT_stage1_rg_stage_inpu_ETC___d2402 =
	     stage1_rg_full &&
	     (!stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d322 ||
	      NOT_IF_stage2_rg_full_14_THEN_IF_stage2_rg_sta_ETC___d2005) &&
	     IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d992 !=
	     4'd0 ||
	     stage1_rg_full &&
	     stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d322 &&
	     NOT_IF_stage2_rg_full_14_THEN_IF_stage2_rg_sta_ETC___d727 ;
  assign stage1_rg_full_19_AND_NOT_stage1_rg_stage_inpu_ETC___d914 =
	     stage1_rg_full &&
	     NOT_stage1_rg_stage_input_20_BITS_335_TO_334_2_ETC___d731 &&
	     (!stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d322 ||
	      IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d911) ;
  assign stage1_rg_stage_input_20_BITS_112_TO_110_49_EQ_ETC___d751 =
	     stage1_rg_stage_input[112:110] == 3'b0 &&
	     (stage1_rg_stage_input[151:145] != 7'b0110011 ||
	      !stage1_rg_stage_input[262]) ||
	     stage1_rg_stage_input[112:110] == 3'b0 &&
	     stage1_rg_stage_input[151:145] == 7'b0110011 &&
	     stage1_rg_stage_input[262] ||
	     stage1_rg_stage_input[112:110] == 3'b010 ||
	     stage1_rg_stage_input[112:110] == 3'b011 ||
	     stage1_rg_stage_input[112:110] == 3'b100 ||
	     stage1_rg_stage_input[112:110] == 3'b110 ||
	     stage1_rg_stage_input[112:110] == 3'b111 ;
  assign stage1_rg_stage_input_20_BITS_144_TO_140_31_EQ_ETC___d939 =
	     stage1_rg_stage_input[144:140] == 5'd0 &&
	     (rg_cur_priv == 2'b11 ||
	      rg_cur_priv == 2'b01 && !csr_regfile$read_mstatus[20]) &&
	     stage1_rg_stage_input[104:98] == 7'b0001001 ;
  assign stage1_rg_stage_input_20_BITS_151_TO_145_47_EQ_ETC___d744 =
	     stage1_rg_stage_input[151:145] == 7'b0110011 &&
	     stage1_rg_stage_input[104:98] == 7'b0000001 ||
	     stage1_rg_stage_input[151:145] == 7'b0111011 &&
	     stage1_rg_stage_input[104:98] == 7'b0000001 ||
	     (stage1_rg_stage_input[151:145] == 7'b0010011 ||
	      stage1_rg_stage_input[151:145] == 7'b0110011) &&
	     (stage1_rg_stage_input[112:110] == 3'b001 ||
	      stage1_rg_stage_input[112:110] == 3'b101) ;
  assign stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d1344 =
	     stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d322 &&
	     NOT_IF_stage2_rg_full_14_THEN_IF_stage2_rg_sta_ETC___d727 &&
	     IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d992 !=
	     4'd0 &&
	     IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d992 !=
	     4'd1 &&
	     IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d992 !=
	     4'd2 &&
	     IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d992 !=
	     4'd3 &&
	     IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d992 !=
	     4'd4 &&
	     IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d992 !=
	     4'd5 &&
	     IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d992 !=
	     4'd6 &&
	     IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d992 !=
	     4'd7 &&
	     IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d992 !=
	     4'd8 &&
	     IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d992 !=
	     4'd9 &&
	     IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d992 !=
	     4'd10 &&
	     IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d992 !=
	     4'd11 ;
  assign stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d2050 =
	     (stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d322 &&
	      IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d2038 ||
	      IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d992 ==
	      4'd0) &&
	     (!stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d322 ||
	      IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d911) ;
  assign stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d2055 =
	     (stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d2050 ||
	      !rg_stop_req && !rg_step_count) &&
	     csr_regfile_csr_mip_read__011_EQ_rg_prev_mip_012___d2013 ;
  assign stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d2060 =
	     stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d2055 &&
	     (!csr_regfile$interrupt_pending[4] && !csr_regfile$nmi_pending ||
	      stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d2050) ;
  assign stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d2064 =
	     stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d2060 &&
	     (IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 ==
	      2'd2 ||
	      IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 ==
	      2'd0) &&
	     stage1_rg_full &&
	     (!stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d322 ||
	      NOT_IF_stage2_rg_full_14_THEN_IF_stage2_rg_sta_ETC___d2005) ;
  assign stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d2167 =
	     stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d322 &&
	     IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d2038 &&
	     IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d911 ||
	     !rg_stop_req && !rg_step_count ;
  assign stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d2172 =
	     stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d2167 &&
	     csr_regfile_csr_mip_read__011_EQ_rg_prev_mip_012___d2013 &&
	     NOT_csr_regfile_interrupt_pending_rg_cur_priv__ETC___d2169 &&
	     (IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 ==
	      2'd2 ||
	      IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 ==
	      2'd0) &&
	     stage1_rg_full &&
	     (!stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d322 ||
	      NOT_IF_stage2_rg_full_14_THEN_IF_stage2_rg_sta_ETC___d2005) ;
  assign stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d2322 =
	     stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d2172 &&
	     IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d992 !=
	     4'd0 &&
	     IF_NOT_stage1_rg_full_19_15_OR_NOT_stage1_rg_s_ETC___d2175 &&
	     !IF_IF_stage1_rg_stage_input_20_BITS_151_TO_145_ETC___d1405 ;
  assign stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d322 =
	     stage1_rg_stage_input[335:334] == rg_epoch ;
  assign stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d340 =
	     stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d322 &&
	     IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d278 ==
	     2'd1 &&
	     (IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d324 ||
	      IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d326) ;
  assign stage1_rg_stage_input_BITS_263_TO_232__q1 =
	     stage1_rg_stage_input[263:232] ;
  assign stage1_rg_stage_input_BITS_30_TO_10__q3 =
	     stage1_rg_stage_input[30:10] ;
  assign stage1_rg_stage_input_BITS_63_TO_51__q2 =
	     stage1_rg_stage_input[63:51] ;
  assign stage1_rg_stage_input_BITS_75_TO_64__q7 =
	     stage1_rg_stage_input[75:64] ;
  assign stage1_rg_stage_input_BITS_87_TO_76__q22 =
	     stage1_rg_stage_input[87:76] ;
  assign stage3_rg_full_9_OR_NOT_IF_stage2_rg_full_14_T_ETC___d2086 =
	     stage3_rg_full ||
	     IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 !=
	     2'd0 ||
	     !stage1_rg_full ||
	     !stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d322 ||
	     IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d911 ;
  assign stage3_rg_stage3_01_BITS_75_TO_71_10_EQ_stage1_ETC___d370 =
	     stage3_rg_stage3[75:71] == stage1_rg_stage_input[139:135] ;
  assign stage3_rg_stage3_01_BITS_75_TO_71_10_EQ_stage1_ETC___d378 =
	     stage3_rg_stage3[75:71] == stage1_rg_stage_input[134:130] ;
  assign stageD_f_reset_rsps_i_notEmpty__969_AND_stage1_ETC___d1984 =
	     stageD_f_reset_rsps$EMPTY_N && stage1_f_reset_rsps$EMPTY_N &&
	     stage2_f_reset_rsps$EMPTY_N &&
	     stage3_f_reset_rsps$EMPTY_N &&
	     f_reset_rsps$FULL_N &&
	     (!rg_run_on_reset ||
	      NOT_near_mem_imem_pc_BITS_63_TO_2_EQ_imem_rg_p_ETC___d1978) ;
  assign stageF_rg_full_823_AND_near_mem_imem_valid_AND_ETC___d1849 =
	     stageF_rg_full && near_mem$imem_valid &&
	     near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9_805_OR_ETC___d1840 &&
	     !near_mem$imem_exc ;
  assign stageF_rg_full_823_AND_near_mem_imem_valid_AND_ETC___d1855 =
	     stageF_rg_full && near_mem$imem_valid &&
	     near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9_805_OR_ETC___d1840 &&
	     near_mem$imem_exc &&
	     near_mem$imem_exc_code == 4'd0 ;
  assign stageF_rg_full_823_AND_near_mem_imem_valid_AND_ETC___d1859 =
	     stageF_rg_full && near_mem$imem_valid &&
	     near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9_805_OR_ETC___d1840 &&
	     near_mem$imem_exc &&
	     near_mem$imem_exc_code == 4'd1 ;
  assign stageF_rg_full_823_AND_near_mem_imem_valid_AND_ETC___d1863 =
	     stageF_rg_full && near_mem$imem_valid &&
	     near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9_805_OR_ETC___d1840 &&
	     near_mem$imem_exc &&
	     near_mem$imem_exc_code == 4'd2 ;
  assign stageF_rg_full_823_AND_near_mem_imem_valid_AND_ETC___d1867 =
	     stageF_rg_full && near_mem$imem_valid &&
	     near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9_805_OR_ETC___d1840 &&
	     near_mem$imem_exc &&
	     near_mem$imem_exc_code == 4'd3 ;
  assign stageF_rg_full_823_AND_near_mem_imem_valid_AND_ETC___d1871 =
	     stageF_rg_full && near_mem$imem_valid &&
	     near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9_805_OR_ETC___d1840 &&
	     near_mem$imem_exc &&
	     near_mem$imem_exc_code == 4'd4 ;
  assign stageF_rg_full_823_AND_near_mem_imem_valid_AND_ETC___d1875 =
	     stageF_rg_full && near_mem$imem_valid &&
	     near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9_805_OR_ETC___d1840 &&
	     near_mem$imem_exc &&
	     near_mem$imem_exc_code == 4'd5 ;
  assign stageF_rg_full_823_AND_near_mem_imem_valid_AND_ETC___d1879 =
	     stageF_rg_full && near_mem$imem_valid &&
	     near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9_805_OR_ETC___d1840 &&
	     near_mem$imem_exc &&
	     near_mem$imem_exc_code == 4'd6 ;
  assign stageF_rg_full_823_AND_near_mem_imem_valid_AND_ETC___d1883 =
	     stageF_rg_full && near_mem$imem_valid &&
	     near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9_805_OR_ETC___d1840 &&
	     near_mem$imem_exc &&
	     near_mem$imem_exc_code == 4'd7 ;
  assign stageF_rg_full_823_AND_near_mem_imem_valid_AND_ETC___d1887 =
	     stageF_rg_full && near_mem$imem_valid &&
	     near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9_805_OR_ETC___d1840 &&
	     near_mem$imem_exc &&
	     near_mem$imem_exc_code == 4'd8 ;
  assign stageF_rg_full_823_AND_near_mem_imem_valid_AND_ETC___d1891 =
	     stageF_rg_full && near_mem$imem_valid &&
	     near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9_805_OR_ETC___d1840 &&
	     near_mem$imem_exc &&
	     near_mem$imem_exc_code == 4'd9 ;
  assign stageF_rg_full_823_AND_near_mem_imem_valid_AND_ETC___d1895 =
	     stageF_rg_full && near_mem$imem_valid &&
	     near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9_805_OR_ETC___d1840 &&
	     near_mem$imem_exc &&
	     near_mem$imem_exc_code == 4'd11 ;
  assign stageF_rg_full_823_AND_near_mem_imem_valid_AND_ETC___d1899 =
	     stageF_rg_full && near_mem$imem_valid &&
	     near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9_805_OR_ETC___d1840 &&
	     near_mem$imem_exc &&
	     near_mem$imem_exc_code == 4'd12 ;
  assign stageF_rg_full_823_AND_near_mem_imem_valid_AND_ETC___d1903 =
	     stageF_rg_full && near_mem$imem_valid &&
	     near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9_805_OR_ETC___d1840 &&
	     near_mem$imem_exc &&
	     near_mem$imem_exc_code == 4'd13 ;
  assign stageF_rg_full_823_AND_near_mem_imem_valid_AND_ETC___d1907 =
	     stageF_rg_full && near_mem$imem_valid &&
	     near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9_805_OR_ETC___d1840 &&
	     near_mem$imem_exc &&
	     near_mem$imem_exc_code == 4'd15 ;
<<<<<<< HEAD
<<<<<<< HEAD
  assign sxl__h7225 =
	     (csr_regfile$read_misa[27:26] == 2'd2) ?
	       csr_regfile$read_mstatus[35:34] :
	       2'd0 ;
  assign td1_rd__h33135 = { 3'd0, csr_regfile$csr_ret_actions[65:64] } ;
  assign tmp__h13384 =
	     rs1_val_bypassed__h4850[31:0] >> stage1_rg_stage_input[80:76] |
	     ~(32'hFFFFFFFF >> stage1_rg_stage_input[80:76]) &
	     {32{rs1_val_bypassed850_BITS_31_TO_0__q8[31]}} ;
  assign trace_data_rd__h39643 = { 3'd0, csr_regfile$csr_trap_actions[1:0] } ;
  assign trap_info_tval__h12871 =
=======
  assign sxl__h7303 =
=======
  assign sxl__h7339 =
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
	     (csr_regfile$read_misa[27:26] == 2'd2) ?
	       csr_regfile$read_mstatus[35:34] :
	       2'd0 ;
  assign td1_rd__h33393 = { 3'd0, csr_regfile$csr_ret_actions[65:64] } ;
  assign tmp__h13498 =
	     rs1_val_bypassed__h4929[31:0] >> stage1_rg_stage_input[80:76] |
	     ~(32'hFFFFFFFF >> stage1_rg_stage_input[80:76]) &
	     {32{rs1_val_bypassed929_BITS_31_TO_0__q8[31]}} ;
<<<<<<< HEAD
  assign trace_data_rd__h39865 = { 3'd0, csr_regfile$csr_trap_actions[1:0] } ;
  assign trap_info_tval__h12949 =
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
  assign trace_data_rd__h39901 = { 3'd0, csr_regfile$csr_trap_actions[1:0] } ;
  assign trap_info_tval__h12985 =
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
	     (stage1_rg_stage_input[151:145] != 7'b1101111 &&
	      stage1_rg_stage_input[151:145] != 7'b1100111 &&
	      (stage1_rg_stage_input[151:145] != 7'b1110011 ||
	       stage1_rg_stage_input[112:110] != 3'b0 ||
	       rg_cur_priv_9_EQ_0b11_33_OR_rg_cur_priv_9_EQ_0_ETC___d1375)) ?
	       (stage1_rg_stage_input[333] ?
		  { 32'd0, stage1_rg_stage_input[263:232] } :
		  { 48'd0, stage1_rg_stage_input[231:216] }) :
	       CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q25 ;
<<<<<<< HEAD
<<<<<<< HEAD
  assign uxl__h7226 =
	     (csr_regfile$read_misa[27:26] == 2'd2) ?
	       csr_regfile$read_mstatus[33:32] :
	       2'd0 ;
  assign v32__h9754 = { stage1_rg_stage_input[50:31], 12'h0 } ;
  assign v__h23141 = rg_epoch + 2'd1 ;
  assign val__h9256 =
	     (IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d278 ==
	      2'd2 &&
	      IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d324) ?
	       x_out_bypass_rd_val__h8910 :
	       rd_val__h9254 ;
  assign val__h9281 =
	     (IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d278 ==
	      2'd2 &&
	      IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d326) ?
	       x_out_bypass_rd_val__h8910 :
	       rd_val__h9279 ;
  assign value__h12921 =
	     stage1_rg_stage_input[332] ?
	       stage1_rg_stage_input[327:264] :
	       trap_info_tval__h12871 ;
  assign x__h13306 =
	     rs1_val_bypassed__h4850[31:0] << stage1_rg_stage_input[80:76] ;
  assign x__h13359 =
	     rs1_val_bypassed__h4850[31:0] >> stage1_rg_stage_input[80:76] ;
  assign x__h13496 =
	     rs1_val_bypassed__h4850[31:0] << rs2_val_bypassed__h4856[4:0] ;
  assign x__h13541 =
	     rs1_val_bypassed__h4850[31:0] >> rs2_val_bypassed__h4856[4:0] ;
  assign x__h27357 =
	     stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d322 ?
	       alu_outputs_trace_data_word1__h25918 :
	       alu_outputs_trace_data_word1__h25918 ;
  assign x__h27420 =
	     stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d322 ?
	       alu_outputs_trace_data_word2__h25919 :
	       alu_outputs_trace_data_word2__h25919 ;
  assign x__h27692 =
	     stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d322 ?
	       alu_outputs_trace_data_word3__h25920 :
	       alu_outputs_trace_data_word3__h25920 ;
  assign x__h31260 =
	     { 52'd0, stage1_rg_stage_input_BITS_263_TO_232__q1[31:20] } ;
  assign x__h31890 =
	     (stage1_rg_stage_input_BITS_263_TO_232__q1[19:15] == 5'd0) ?
	       64'd0 :
	       64'd1 ;
  assign x__h31899 =
	     (stage1_rg_stage_input_BITS_263_TO_232__q1[19:15] == 5'd0) ?
	       64'hAAAAAAAAAAAAAAAA :
	       csr_regfile$mav_csr_write ;
  assign x__h39944 =
	     csr_regfile_read_csr_mcycle__8_MINUS_rg_start__ETC___d2616[63:0] /
	     _theResult____h39943 ;
  assign x_out_data_to_stage1_instr__h14043 =
	     stageD_rg_data[165] ? stageD_rg_data[95:64] : instr___1__h14079 ;
  assign x_out_data_to_stage2_rd__h9370 =
	     stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d322 ?
	       data_to_stage2_rd__h9356 :
	       5'd0 ;
  assign x_out_data_to_stage2_rounding_mode__h9376 =
	     (stage1_rg_stage_input[112:110] == 3'b111) ?
	       csr_regfile$read_frm :
	       stage1_rg_stage_input[112:110] ;
  assign x_out_data_to_stage2_trace_data_rd__h25928 =
	     stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d322 ?
	       alu_outputs_trace_data_rd__h25917 :
	       alu_outputs_trace_data_rd__h25917 ;
  assign x_out_data_to_stage2_val2__h9373 =
	     (stage1_rg_stage_input[151:145] == 7'b1100011) ?
	       branch_target__h9491 :
	       IF_stage1_rg_stage_input_20_BITS_151_TO_145_47_ETC___d1290 ;
  assign x_out_data_to_stage2_val3__h9374 =
	     (IF_NOT_stage2_rg_full_14_51_OR_stage2_rg_stage_ETC___d302 ==
	      2'd2 &&
	      x_out_fbypass_rd__h9058 == stage1_rg_stage_input[129:125]) ?
	       x_out_fbypass_rd_val__h9059 :
	       rd_val__h13929 ;
  assign x_out_next_pc__h9318 =
	     IF_stage1_rg_stage_input_20_BITS_151_TO_145_47_ETC___d908 ?
	       data_to_stage2_addr__h9357 :
	       fall_through_pc__h9302 ;
  assign x_out_trap_info_exc_code__h12876 =
	     stage1_rg_stage_input[332] ?
	       stage1_rg_stage_input[331:328] :
	       alu_outputs_exc_code__h10377 ;
  assign y__h31739 = ~rs1_val__h31435 ;
  always@(stage2_rg_stage2)
  begin
    case (stage2_rg_stage2[629:627])
      3'd1, 3'd2, 3'd4: value__h8614 = stage2_rg_stage2[725:662];
      default: value__h8614 = stage2_rg_stage2[725:662];
=======
  assign uxl__h7304 =
=======
  assign uxl__h7340 =
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
	     (csr_regfile$read_misa[27:26] == 2'd2) ?
	       csr_regfile$read_mstatus[33:32] :
	       2'd0 ;
  assign v32__h9868 = { stage1_rg_stage_input[50:31], 12'h0 } ;
  assign v__h23255 = rg_epoch + 2'd1 ;
  assign val__h9370 =
	     (IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d278 ==
	      2'd2 &&
	      IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d324) ?
	       x_out_bypass_rd_val__h9024 :
	       rd_val__h9368 ;
  assign val__h9395 =
	     (IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d278 ==
	      2'd2 &&
	      IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d326) ?
	       x_out_bypass_rd_val__h9024 :
	       rd_val__h9393 ;
  assign value__h13035 =
	     stage1_rg_stage_input[332] ?
	       stage1_rg_stage_input[327:264] :
	       trap_info_tval__h12985 ;
  assign x__h13420 =
	     rs1_val_bypassed__h4929[31:0] << stage1_rg_stage_input[80:76] ;
  assign x__h13473 =
	     rs1_val_bypassed__h4929[31:0] >> stage1_rg_stage_input[80:76] ;
  assign x__h13610 =
	     rs1_val_bypassed__h4929[31:0] << rs2_val_bypassed__h4935[4:0] ;
  assign x__h13655 =
	     rs1_val_bypassed__h4929[31:0] >> rs2_val_bypassed__h4935[4:0] ;
  assign x__h27471 =
	     stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d322 ?
	       alu_outputs_trace_data_word1__h26032 :
	       alu_outputs_trace_data_word1__h26032 ;
  assign x__h27534 =
	     stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d322 ?
	       alu_outputs_trace_data_word2__h26033 :
	       alu_outputs_trace_data_word2__h26033 ;
  assign x__h27806 =
	     stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d322 ?
	       alu_outputs_trace_data_word3__h26034 :
	       alu_outputs_trace_data_word3__h26034 ;
  assign x__h31518 =
	     { 52'd0, stage1_rg_stage_input_BITS_263_TO_232__q1[31:20] } ;
  assign x__h32148 =
	     (stage1_rg_stage_input_BITS_263_TO_232__q1[19:15] == 5'd0) ?
	       64'd0 :
	       64'd1 ;
  assign x__h32157 =
	     (stage1_rg_stage_input_BITS_263_TO_232__q1[19:15] == 5'd0) ?
	       64'hAAAAAAAAAAAAAAAA :
	       csr_regfile$mav_csr_write ;
  assign x__h40202 =
	     csr_regfile_read_csr_mcycle__8_MINUS_rg_start__ETC___d2622[63:0] /
	     _theResult____h40201 ;
  assign x_out_data_to_stage1_instr__h14157 =
	     stageD_rg_data[165] ? stageD_rg_data[95:64] : instr___1__h14193 ;
  assign x_out_data_to_stage2_rd__h9484 =
	     stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d322 ?
	       data_to_stage2_rd__h9470 :
	       5'd0 ;
  assign x_out_data_to_stage2_rounding_mode__h9490 =
	     (stage1_rg_stage_input[112:110] == 3'b111) ?
	       csr_regfile$read_frm :
	       stage1_rg_stage_input[112:110] ;
  assign x_out_data_to_stage2_trace_data_rd__h26042 =
	     stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d322 ?
	       alu_outputs_trace_data_rd__h26031 :
	       alu_outputs_trace_data_rd__h26031 ;
  assign x_out_data_to_stage2_val2__h9487 =
	     (stage1_rg_stage_input[151:145] == 7'b1100011) ?
	       branch_target__h9605 :
	       IF_stage1_rg_stage_input_20_BITS_151_TO_145_47_ETC___d1290 ;
  assign x_out_data_to_stage2_val3__h9488 =
	     (IF_NOT_stage2_rg_full_14_51_OR_stage2_rg_stage_ETC___d302 ==
	      2'd2 &&
	      x_out_fbypass_rd__h9172 == stage1_rg_stage_input[129:125]) ?
	       x_out_fbypass_rd_val__h9173 :
	       rd_val__h14043 ;
  assign x_out_next_pc__h9432 =
	     IF_stage1_rg_stage_input_20_BITS_151_TO_145_47_ETC___d908 ?
	       data_to_stage2_addr__h9471 :
	       fall_through_pc__h9416 ;
  assign x_out_trap_info_exc_code__h12990 =
	     stage1_rg_stage_input[332] ?
	       stage1_rg_stage_input[331:328] :
	       alu_outputs_exc_code__h10491 ;
  assign y__h31997 = ~rs1_val__h31693 ;
  always@(stage2_rg_stage2)
  begin
    case (stage2_rg_stage2[629:627])
<<<<<<< HEAD
      3'd1, 3'd2, 3'd4: value__h8692 = stage2_rg_stage2[725:662];
      default: value__h8692 = stage2_rg_stage2[725:662];
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
      3'd1, 3'd2, 3'd4: value__h8728 = stage2_rg_stage2[725:662];
      default: value__h8728 = stage2_rg_stage2[725:662];
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
    endcase
  end
  always@(stage2_rg_stage2 or near_mem$dmem_exc_code)
  begin
    case (stage2_rg_stage2[629:627])
<<<<<<< HEAD
      3'd1, 3'd2, 3'd4: value__h8675 = stage2_rg_stage2[621:558];
      default: value__h8675 = 64'd0;
=======
      3'd1, 3'd2, 3'd4:
<<<<<<< HEAD
	  x_out_trap_info_exc_code__h8729 = near_mem$dmem_exc_code;
      default: x_out_trap_info_exc_code__h8729 = 4'd2;
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
	  x_out_trap_info_exc_code__h8765 = near_mem$dmem_exc_code;
      default: x_out_trap_info_exc_code__h8765 = 4'd2;
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
    endcase
  end
  always@(stage2_rg_stage2)
  begin
    case (stage2_rg_stage2[629:627])
<<<<<<< HEAD
<<<<<<< HEAD
      3'd1, 3'd2, 3'd4:
	  x_out_trap_info_exc_code__h8651 = near_mem$dmem_exc_code;
      default: x_out_trap_info_exc_code__h8651 = 4'd2;
=======
      3'd1, 3'd2, 3'd4: value__h8753 = stage2_rg_stage2[621:558];
      default: value__h8753 = 64'd0;
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
      3'd1, 3'd2, 3'd4: value__h8789 = stage2_rg_stage2[621:558];
      default: value__h8789 = 64'd0;
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
    endcase
  end
  always@(stage2_rg_stage2 or stage2_fbox$word_snd)
  begin
    case (stage2_rg_stage2[629:627])
      3'd0, 3'd1, 3'd2, 3'd3, 3'd4:
<<<<<<< HEAD
<<<<<<< HEAD
	  x_out_data_to_stage3_fpr_flags__h8434 = 5'd0;
      default: x_out_data_to_stage3_fpr_flags__h8434 = stage2_fbox$word_snd;
=======
	  x_out_data_to_stage3_fpr_flags__h8512 = 5'd0;
      default: x_out_data_to_stage3_fpr_flags__h8512 = stage2_fbox$word_snd;
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
	  x_out_data_to_stage3_fpr_flags__h8548 = 5'd0;
      default: x_out_data_to_stage3_fpr_flags__h8548 = stage2_fbox$word_snd;
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
    endcase
  end
  always@(stage2_rg_stage2)
  begin
    case (stage2_rg_stage2[629:627])
      3'd0, 3'd1, 3'd4:
<<<<<<< HEAD
<<<<<<< HEAD
	  x_out_data_to_stage3_rd__h8431 = stage2_rg_stage2[626:622];
      3'd2: x_out_data_to_stage3_rd__h8431 = 5'd0;
      default: x_out_data_to_stage3_rd__h8431 = stage2_rg_stage2[626:622];
=======
	  x_out_data_to_stage3_rd__h8509 = stage2_rg_stage2[626:622];
      3'd2: x_out_data_to_stage3_rd__h8509 = 5'd0;
      default: x_out_data_to_stage3_rd__h8509 = stage2_rg_stage2[626:622];
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
	  x_out_data_to_stage3_rd__h8545 = stage2_rg_stage2[626:622];
      3'd2: x_out_data_to_stage3_rd__h8545 = 5'd0;
      default: x_out_data_to_stage3_rd__h8545 = stage2_rg_stage2[626:622];
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
    endcase
  end
  always@(stage2_rg_stage2)
  begin
    case (stage2_rg_stage2[629:627])
<<<<<<< HEAD
<<<<<<< HEAD
      3'd0, 3'd1, 3'd4: x_out_bypass_rd__h8909 = stage2_rg_stage2[626:622];
      default: x_out_bypass_rd__h8909 = stage2_rg_stage2[626:622];
=======
      3'd0, 3'd1, 3'd4: x_out_bypass_rd__h8987 = stage2_rg_stage2[626:622];
      default: x_out_bypass_rd__h8987 = stage2_rg_stage2[626:622];
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
      3'd0, 3'd1, 3'd4: x_out_bypass_rd__h9023 = stage2_rg_stage2[626:622];
      default: x_out_bypass_rd__h9023 = stage2_rg_stage2[626:622];
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
    endcase
  end
  always@(stage2_rg_stage2)
  begin
    case (stage2_rg_stage2[629:627])
<<<<<<< HEAD
<<<<<<< HEAD
      3'd1, 3'd4: x_out_fbypass_rd__h9058 = stage2_rg_stage2[626:622];
      default: x_out_fbypass_rd__h9058 = stage2_rg_stage2[626:622];
=======
      3'd1, 3'd4: x_out_fbypass_rd__h9136 = stage2_rg_stage2[626:622];
      default: x_out_fbypass_rd__h9136 = stage2_rg_stage2[626:622];
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
      3'd1, 3'd4: x_out_fbypass_rd__h9172 = stage2_rg_stage2[626:622];
      default: x_out_fbypass_rd__h9172 = stage2_rg_stage2[626:622];
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
    endcase
  end
  always@(stage2_rg_stage2 or
	  stage2_fbox$word_fst or
<<<<<<< HEAD
<<<<<<< HEAD
	  data_to_stage3_rd_val__h8329 or stage2_mbox$word)
  begin
    case (stage2_rg_stage2[629:627])
      3'd0: x_out_data_to_stage3_rd_val__h8435 = stage2_rg_stage2[557:494];
      3'd1, 3'd4:
	  x_out_data_to_stage3_rd_val__h8435 = data_to_stage3_rd_val__h8329;
      3'd3: x_out_data_to_stage3_rd_val__h8435 = stage2_mbox$word;
      default: x_out_data_to_stage3_rd_val__h8435 = stage2_fbox$word_fst;
    endcase
  end
  always@(stage2_rg_stage2 or
	  _theResult___fst_rd_val__h8899 or
	  _theResult_____1_fst_rd_val__h8888 or stage2_mbox$word)
  begin
    case (stage2_rg_stage2[629:627])
      3'd0: x_out_bypass_rd_val__h8910 = stage2_rg_stage2[557:494];
      3'd1, 3'd4:
	  x_out_bypass_rd_val__h8910 = _theResult_____1_fst_rd_val__h8888;
      3'd3: x_out_bypass_rd_val__h8910 = stage2_mbox$word;
      default: x_out_bypass_rd_val__h8910 = _theResult___fst_rd_val__h8899;
    endcase
  end
  always@(stage2_rg_stage2 or
	  _theResult___snd_rd_val__h9050 or
	  _theResult_____1_snd_fst_rd_val__h9044)
  begin
    case (stage2_rg_stage2[629:627])
      3'd1, 3'd4:
	  x_out_fbypass_rd_val__h9059 =
	      _theResult_____1_snd_fst_rd_val__h9044;
      default: x_out_fbypass_rd_val__h9059 = _theResult___snd_rd_val__h9050;
=======
	  data_to_stage3_rd_val__h8407 or stage2_mbox$word)
=======
	  data_to_stage3_rd_val__h8443 or stage2_mbox$word)
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
  begin
    case (stage2_rg_stage2[629:627])
      3'd0: x_out_data_to_stage3_rd_val__h8549 = stage2_rg_stage2[557:494];
      3'd1, 3'd4:
	  x_out_data_to_stage3_rd_val__h8549 = data_to_stage3_rd_val__h8443;
      3'd3: x_out_data_to_stage3_rd_val__h8549 = stage2_mbox$word;
      default: x_out_data_to_stage3_rd_val__h8549 = stage2_fbox$word_fst;
    endcase
  end
  always@(stage2_rg_stage2 or
	  _theResult___fst_rd_val__h9013 or
	  _theResult_____1_fst_rd_val__h9002 or stage2_mbox$word)
  begin
    case (stage2_rg_stage2[629:627])
      3'd0: x_out_bypass_rd_val__h9024 = stage2_rg_stage2[557:494];
      3'd1, 3'd4:
	  x_out_bypass_rd_val__h9024 = _theResult_____1_fst_rd_val__h9002;
      3'd3: x_out_bypass_rd_val__h9024 = stage2_mbox$word;
      default: x_out_bypass_rd_val__h9024 = _theResult___fst_rd_val__h9013;
    endcase
  end
  always@(stage2_rg_stage2 or
	  _theResult___snd_rd_val__h9164 or
	  _theResult_____1_snd_fst_rd_val__h9158)
  begin
    case (stage2_rg_stage2[629:627])
      3'd1, 3'd4:
<<<<<<< HEAD
	  x_out_fbypass_rd_val__h9137 =
	      _theResult_____1_snd_fst_rd_val__h9122;
      default: x_out_fbypass_rd_val__h9137 = _theResult___snd_rd_val__h9128;
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
	  x_out_fbypass_rd_val__h9173 =
	      _theResult_____1_snd_fst_rd_val__h9158;
      default: x_out_fbypass_rd_val__h9173 = _theResult___snd_rd_val__h9164;
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
    endcase
  end
  always@(stage1_rg_stage_input)
  begin
    case (stage1_rg_stage_input[151:145])
      7'b0000011,
      7'b0000111,
      7'b0010011,
      7'b0010111,
      7'b0011011,
      7'b0101111,
      7'b0110011,
      7'b0110111,
      7'b0111011,
      7'b1000011,
      7'b1000111,
      7'b1001011,
      7'b1001111,
      7'b1010011,
      7'b1100111,
      7'b1101111:
<<<<<<< HEAD
<<<<<<< HEAD
	  alu_outputs_trace_data_rd__h25917 = stage1_rg_stage_input[144:140];
      default: alu_outputs_trace_data_rd__h25917 = 5'd2;
=======
	  alu_outputs_trace_data_rd__h25995 = stage1_rg_stage_input[144:140];
      default: alu_outputs_trace_data_rd__h25995 = 5'd2;
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
	  alu_outputs_trace_data_rd__h26031 = stage1_rg_stage_input[144:140];
      default: alu_outputs_trace_data_rd__h26031 = 5'd2;
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
    endcase
  end
  always@(stage1_rg_stage_input)
  begin
    case (stage1_rg_stage_input[151:145])
      7'b0000011,
      7'b0000111,
      7'b0010011,
      7'b0010111,
      7'b0011011,
      7'b0110011,
      7'b0110111,
      7'b0111011,
      7'b1100111,
      7'b1101111:
<<<<<<< HEAD
<<<<<<< HEAD
	  data_to_stage2_rd__h9356 = stage1_rg_stage_input[144:140];
      7'b1100011: data_to_stage2_rd__h9356 = 5'd0;
      default: data_to_stage2_rd__h9356 = stage1_rg_stage_input[144:140];
=======
	  data_to_stage2_rd__h9434 = stage1_rg_stage_input[144:140];
      7'b1100011: data_to_stage2_rd__h9434 = 5'd0;
      default: data_to_stage2_rd__h9434 = stage1_rg_stage_input[144:140];
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
	  data_to_stage2_rd__h9470 = stage1_rg_stage_input[144:140];
      7'b1100011: data_to_stage2_rd__h9470 = 5'd0;
      default: data_to_stage2_rd__h9470 = stage1_rg_stage_input[144:140];
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
    endcase
  end
  always@(stage2_rg_stage2 or
	  IF_stage2_fbox_valid__44_THEN_2_ELSE_1___d145 or
	  IF_near_mem_dmem_valid__38_THEN_IF_near_mem_dm_ETC___d141 or
	  IF_stage2_mbox_valid__42_THEN_2_ELSE_1___d143)
  begin
    case (stage2_rg_stage2[629:627])
      3'd0: CASE_stage2_rg_stage2_BITS_629_TO_627_0_2_1_IF_ETC__q4 = 2'd2;
      3'd1, 3'd2, 3'd4:
	  CASE_stage2_rg_stage2_BITS_629_TO_627_0_2_1_IF_ETC__q4 =
	      IF_near_mem_dmem_valid__38_THEN_IF_near_mem_dm_ETC___d141;
      3'd3:
	  CASE_stage2_rg_stage2_BITS_629_TO_627_0_2_1_IF_ETC__q4 =
	      IF_stage2_mbox_valid__42_THEN_2_ELSE_1___d143;
      default: CASE_stage2_rg_stage2_BITS_629_TO_627_0_2_1_IF_ETC__q4 =
		   IF_stage2_fbox_valid__44_THEN_2_ELSE_1___d145;
    endcase
  end
  always@(stage2_rg_stage2 or
	  stage2_fbox$valid or
	  near_mem$dmem_valid or near_mem$dmem_exc or stage2_mbox$valid)
  begin
    case (stage2_rg_stage2[629:627])
      3'd1, 3'd2, 3'd4:
	  IF_stage2_rg_stage2_15_BITS_629_TO_627_16_EQ_1_ETC___d166 =
	      !near_mem$dmem_valid || near_mem$dmem_exc;
      3'd3:
	  IF_stage2_rg_stage2_15_BITS_629_TO_627_16_EQ_1_ETC___d166 =
	      !stage2_mbox$valid;
      default: IF_stage2_rg_stage2_15_BITS_629_TO_627_16_EQ_1_ETC___d166 =
		   !stage2_fbox$valid;
    endcase
  end
  always@(stage2_rg_stage2 or
	  stage2_fbox$valid or
	  near_mem$dmem_valid or near_mem$dmem_exc or stage2_mbox$valid)
  begin
    case (stage2_rg_stage2[629:627])
      3'd1, 3'd2, 3'd4:
	  IF_stage2_rg_stage2_15_BITS_629_TO_627_16_EQ_1_ETC___d176 =
	      near_mem$dmem_valid && !near_mem$dmem_exc;
      3'd3:
	  IF_stage2_rg_stage2_15_BITS_629_TO_627_16_EQ_1_ETC___d176 =
	      stage2_mbox$valid;
      default: IF_stage2_rg_stage2_15_BITS_629_TO_627_16_EQ_1_ETC___d176 =
		   stage2_fbox$valid;
    endcase
  end
  always@(stage2_rg_stage2 or near_mem$dmem_valid or near_mem$dmem_exc)
  begin
    case (stage2_rg_stage2[629:627])
      3'd1, 3'd4:
	  IF_stage2_rg_stage2_15_BITS_629_TO_627_16_EQ_1_ETC___d211 =
	      (!near_mem$dmem_valid || !near_mem$dmem_exc) &&
	      stage2_rg_stage2[365];
      default: IF_stage2_rg_stage2_15_BITS_629_TO_627_16_EQ_1_ETC___d211 =
		   stage2_rg_stage2[629:627] != 3'd2 &&
		   stage2_rg_stage2[629:627] != 3'd3 &&
		   stage2_rg_stage2[365];
    endcase
  end
  always@(stage2_rg_stage2 or near_mem$dmem_valid or near_mem$dmem_exc)
  begin
    case (stage2_rg_stage2[629:627])
      3'd1, 3'd4:
	  IF_stage2_rg_stage2_15_BITS_629_TO_627_16_EQ_1_ETC___d245 =
	      near_mem$dmem_valid && near_mem$dmem_exc ||
	      !stage2_rg_stage2[365];
      default: IF_stage2_rg_stage2_15_BITS_629_TO_627_16_EQ_1_ETC___d245 =
		   stage2_rg_stage2[629:627] == 3'd2 ||
		   stage2_rg_stage2[629:627] == 3'd3 ||
		   !stage2_rg_stage2[365];
    endcase
  end
  always@(stage2_rg_stage2 or
	  IF_stage2_fbox_valid__44_THEN_2_ELSE_1___d145 or
	  IF_NOT_near_mem_dmem_valid__38_60_OR_NOT_near__ETC___d271 or
	  IF_stage2_mbox_valid__42_THEN_2_ELSE_1___d143)
  begin
    case (stage2_rg_stage2[629:627])
      3'd0: CASE_stage2_rg_stage2_BITS_629_TO_627_0_2_1_IF_ETC__q5 = 2'd2;
      3'd1, 3'd4:
	  CASE_stage2_rg_stage2_BITS_629_TO_627_0_2_1_IF_ETC__q5 =
	      IF_NOT_near_mem_dmem_valid__38_60_OR_NOT_near__ETC___d271;
      3'd2: CASE_stage2_rg_stage2_BITS_629_TO_627_0_2_1_IF_ETC__q5 = 2'd0;
      3'd3:
	  CASE_stage2_rg_stage2_BITS_629_TO_627_0_2_1_IF_ETC__q5 =
	      IF_stage2_mbox_valid__42_THEN_2_ELSE_1___d143;
      default: CASE_stage2_rg_stage2_BITS_629_TO_627_0_2_1_IF_ETC__q5 =
		   stage2_rg_stage2[365] ?
		     2'd0 :
		     IF_stage2_fbox_valid__44_THEN_2_ELSE_1___d145;
    endcase
  end
  always@(stage2_rg_stage2 or
	  IF_stage2_fbox_valid__44_THEN_2_ELSE_1___d145 or
	  IF_NOT_near_mem_dmem_valid__38_60_OR_NOT_near__ETC___d297)
  begin
    case (stage2_rg_stage2[629:627])
      3'd1, 3'd4:
	  CASE_stage2_rg_stage2_BITS_629_TO_627_1_IF_NOT_ETC__q6 =
	      IF_NOT_near_mem_dmem_valid__38_60_OR_NOT_near__ETC___d297;
      3'd2, 3'd3:
	  CASE_stage2_rg_stage2_BITS_629_TO_627_1_IF_NOT_ETC__q6 = 2'd0;
      default: CASE_stage2_rg_stage2_BITS_629_TO_627_1_IF_NOT_ETC__q6 =
		   stage2_rg_stage2[365] ?
		     IF_stage2_fbox_valid__44_THEN_2_ELSE_1___d145 :
		     2'd0;
    endcase
  end
  always@(stage1_rg_stage_input or
<<<<<<< HEAD
	  rs2_val_bypassed__h4856 or
	  alu_outputs___1_val2__h9850 or frs2_val_bypassed__h4866)
  begin
    case (stage1_rg_stage_input[151:145])
      7'b0100011:
	  alu_outputs_trace_data_word2__h25919 = alu_outputs___1_val2__h9850;
      7'b0100111:
	  alu_outputs_trace_data_word2__h25919 = frs2_val_bypassed__h4866;
      7'b0101111:
	  alu_outputs_trace_data_word2__h25919 = rs2_val_bypassed__h4856;
      default: alu_outputs_trace_data_word2__h25919 = rs2_val_bypassed__h4856;
    endcase
  end
  always@(stage1_rg_stage_input or
	  _theResult___fst__h11146 or
	  rd_val___1__h13439 or
	  rd_val___1__h13493 or rd_val___1__h13538 or rd_val___1__h13487)
  begin
    case (stage1_rg_stage_input[97:88])
      10'b0: rd_val__h9736 = rd_val___1__h13439;
      10'b0000000001: rd_val__h9736 = rd_val___1__h13493;
      10'b0000000101: rd_val__h9736 = rd_val___1__h13538;
      10'b0100000000: rd_val__h9736 = rd_val___1__h13487;
      default: rd_val__h9736 = _theResult___fst__h11146;
=======
	  rs2_val_bypassed__h4935 or
	  alu_outputs___1_val2__h9964 or frs2_val_bypassed__h4945)
  begin
    case (stage1_rg_stage_input[151:145])
      7'b0100011:
	  alu_outputs_trace_data_word2__h26033 = alu_outputs___1_val2__h9964;
      7'b0100111:
	  alu_outputs_trace_data_word2__h26033 = frs2_val_bypassed__h4945;
      7'b0101111:
	  alu_outputs_trace_data_word2__h26033 = rs2_val_bypassed__h4935;
      default: alu_outputs_trace_data_word2__h26033 = rs2_val_bypassed__h4935;
    endcase
  end
  always@(stage1_rg_stage_input or
	  _theResult___fst__h11260 or
	  rd_val___1__h13553 or
	  rd_val___1__h13607 or rd_val___1__h13652 or rd_val___1__h13601)
  begin
    case (stage1_rg_stage_input[97:88])
<<<<<<< HEAD
      10'b0: rd_val__h9814 = rd_val___1__h13517;
      10'b0000000001: rd_val__h9814 = rd_val___1__h13571;
      10'b0000000101: rd_val__h9814 = rd_val___1__h13616;
      10'b0100000000: rd_val__h9814 = rd_val___1__h13565;
      default: rd_val__h9814 = _theResult___fst__h11224;
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
      10'b0: rd_val__h9850 = rd_val___1__h13553;
      10'b0000000001: rd_val__h9850 = rd_val___1__h13607;
      10'b0000000101: rd_val__h9850 = rd_val___1__h13652;
      10'b0100000000: rd_val__h9850 = rd_val___1__h13601;
      default: rd_val__h9850 = _theResult___fst__h11260;
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
    endcase
  end
  always@(stage1_rg_stage_input or
	  IF_stage1_rg_stage_input_20_BITS_139_TO_135_23_ETC___d388 or
	  IF_stage1_rg_stage_input_20_BITS_139_TO_135_23_ETC___d384 or
	  IF_stage1_rg_stage_input_20_BITS_139_TO_135_23_ETC___d386)
  begin
    case (stage1_rg_stage_input[112:110])
      3'b0:
	  IF_stage1_rg_stage_input_20_BITS_112_TO_110_49_ETC___d719 =
	      !IF_stage1_rg_stage_input_20_BITS_139_TO_135_23_ETC___d384;
      3'b001:
	  IF_stage1_rg_stage_input_20_BITS_112_TO_110_49_ETC___d719 =
	      IF_stage1_rg_stage_input_20_BITS_139_TO_135_23_ETC___d384;
      3'b100:
	  IF_stage1_rg_stage_input_20_BITS_112_TO_110_49_ETC___d719 =
	      !IF_stage1_rg_stage_input_20_BITS_139_TO_135_23_ETC___d386;
      3'b101:
	  IF_stage1_rg_stage_input_20_BITS_112_TO_110_49_ETC___d719 =
	      IF_stage1_rg_stage_input_20_BITS_139_TO_135_23_ETC___d386;
      3'b110:
	  IF_stage1_rg_stage_input_20_BITS_112_TO_110_49_ETC___d719 =
	      !IF_stage1_rg_stage_input_20_BITS_139_TO_135_23_ETC___d388;
      default: IF_stage1_rg_stage_input_20_BITS_112_TO_110_49_ETC___d719 =
		   stage1_rg_stage_input[112:110] != 3'b111 ||
		   IF_stage1_rg_stage_input_20_BITS_139_TO_135_23_ETC___d388;
    endcase
  end
  always@(stage1_rg_stage_input or
	  IF_stage1_rg_stage_input_20_BITS_139_TO_135_23_ETC___d388 or
	  IF_stage1_rg_stage_input_20_BITS_139_TO_135_23_ETC___d384 or
	  IF_stage1_rg_stage_input_20_BITS_139_TO_135_23_ETC___d386)
  begin
    case (stage1_rg_stage_input[112:110])
      3'b0:
	  IF_stage1_rg_stage_input_20_BITS_112_TO_110_49_ETC___d395 =
	      IF_stage1_rg_stage_input_20_BITS_139_TO_135_23_ETC___d384;
      3'b001:
	  IF_stage1_rg_stage_input_20_BITS_112_TO_110_49_ETC___d395 =
	      !IF_stage1_rg_stage_input_20_BITS_139_TO_135_23_ETC___d384;
      3'b100:
	  IF_stage1_rg_stage_input_20_BITS_112_TO_110_49_ETC___d395 =
	      IF_stage1_rg_stage_input_20_BITS_139_TO_135_23_ETC___d386;
      3'b101:
	  IF_stage1_rg_stage_input_20_BITS_112_TO_110_49_ETC___d395 =
	      !IF_stage1_rg_stage_input_20_BITS_139_TO_135_23_ETC___d386;
      3'b110:
	  IF_stage1_rg_stage_input_20_BITS_112_TO_110_49_ETC___d395 =
	      IF_stage1_rg_stage_input_20_BITS_139_TO_135_23_ETC___d388;
      default: IF_stage1_rg_stage_input_20_BITS_112_TO_110_49_ETC___d395 =
		   stage1_rg_stage_input[112:110] == 3'b111 &&
		   !IF_stage1_rg_stage_input_20_BITS_139_TO_135_23_ETC___d388;
    endcase
  end
<<<<<<< HEAD
<<<<<<< HEAD
  always@(stage1_rg_stage_input or rm__h10253)
=======
  always@(stage1_rg_stage_input or rm__h10331)
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
  always@(stage1_rg_stage_input or rm__h10367)
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
  begin
    case (stage1_rg_stage_input[151:145])
      7'b1000011, 7'b1000111, 7'b1001011, 7'b1001111:
	  CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q12 =
	      stage1_rg_stage_input[99:98] != 2'b0 &&
	      stage1_rg_stage_input[99:98] != 2'b01;
      default: CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q12 =
		   stage1_rg_stage_input[104:98] != 7'h0 &&
		   stage1_rg_stage_input[104:98] != 7'h04 &&
		   stage1_rg_stage_input[104:98] != 7'h08 &&
		   stage1_rg_stage_input[104:98] != 7'h0C &&
		   stage1_rg_stage_input[104:98] != 7'h2C &&
		   (stage1_rg_stage_input[104:98] != 7'h10 ||
<<<<<<< HEAD
<<<<<<< HEAD
		    rm__h10253 != 3'd0) &&
		   (stage1_rg_stage_input[104:98] != 7'h10 ||
		    rm__h10253 != 3'd1) &&
		   (stage1_rg_stage_input[104:98] != 7'h10 ||
		    rm__h10253 != 3'd2) &&
=======
		    rm__h10331 != 3'd0) &&
=======
		    rm__h10367 != 3'd0) &&
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
		   (stage1_rg_stage_input[104:98] != 7'h10 ||
		    rm__h10367 != 3'd1) &&
		   (stage1_rg_stage_input[104:98] != 7'h10 ||
<<<<<<< HEAD
		    rm__h10331 != 3'd2) &&
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
		    rm__h10367 != 3'd2) &&
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
		   (stage1_rg_stage_input[104:98] != 7'h60 ||
		    stage1_rg_stage_input[134:130] != 5'd0) &&
		   (stage1_rg_stage_input[104:98] != 7'h60 ||
		    stage1_rg_stage_input[134:130] != 5'd1) &&
		   (stage1_rg_stage_input[104:98] != 7'h60 ||
		    stage1_rg_stage_input[134:130] != 5'd2) &&
		   (stage1_rg_stage_input[104:98] != 7'h60 ||
		    stage1_rg_stage_input[134:130] != 5'd3) &&
		   (stage1_rg_stage_input[104:98] != 7'h68 ||
		    stage1_rg_stage_input[134:130] != 5'd0) &&
		   (stage1_rg_stage_input[104:98] != 7'h68 ||
		    stage1_rg_stage_input[134:130] != 5'd1) &&
		   (stage1_rg_stage_input[104:98] != 7'h68 ||
		    stage1_rg_stage_input[134:130] != 5'd2) &&
		   (stage1_rg_stage_input[104:98] != 7'h68 ||
		    stage1_rg_stage_input[134:130] != 5'd3) &&
		   (stage1_rg_stage_input[104:98] != 7'h14 ||
<<<<<<< HEAD
<<<<<<< HEAD
		    rm__h10253 != 3'd0) &&
		   (stage1_rg_stage_input[104:98] != 7'h14 ||
		    rm__h10253 != 3'd1) &&
		   (stage1_rg_stage_input[104:98] != 7'h50 ||
		    rm__h10253 != 3'd0) &&
		   (stage1_rg_stage_input[104:98] != 7'h50 ||
		    rm__h10253 != 3'd1) &&
		   (stage1_rg_stage_input[104:98] != 7'h50 ||
		    rm__h10253 != 3'd2) &&
		   (stage1_rg_stage_input[104:98] != 7'h70 ||
		    rm__h10253 != 3'd0) &&
		   (stage1_rg_stage_input[104:98] != 7'h78 ||
		    rm__h10253 != 3'd0) &&
		   (stage1_rg_stage_input[104:98] != 7'h70 ||
		    rm__h10253 != 3'd1) &&
=======
		    rm__h10331 != 3'd0) &&
=======
		    rm__h10367 != 3'd0) &&
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
		   (stage1_rg_stage_input[104:98] != 7'h14 ||
		    rm__h10367 != 3'd1) &&
		   (stage1_rg_stage_input[104:98] != 7'h50 ||
		    rm__h10367 != 3'd0) &&
		   (stage1_rg_stage_input[104:98] != 7'h50 ||
		    rm__h10367 != 3'd1) &&
		   (stage1_rg_stage_input[104:98] != 7'h50 ||
		    rm__h10367 != 3'd2) &&
		   (stage1_rg_stage_input[104:98] != 7'h70 ||
		    rm__h10367 != 3'd0) &&
		   (stage1_rg_stage_input[104:98] != 7'h78 ||
		    rm__h10367 != 3'd0) &&
		   (stage1_rg_stage_input[104:98] != 7'h70 ||
<<<<<<< HEAD
		    rm__h10331 != 3'd1) &&
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
		    rm__h10367 != 3'd1) &&
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
		   stage1_rg_stage_input[104:98] != 7'b0000001 &&
		   stage1_rg_stage_input[104:98] != 7'h05 &&
		   stage1_rg_stage_input[104:98] != 7'b0001001 &&
		   stage1_rg_stage_input[104:98] != 7'h0D &&
		   stage1_rg_stage_input[104:98] != 7'h2D &&
		   (stage1_rg_stage_input[104:98] != 7'h11 ||
<<<<<<< HEAD
<<<<<<< HEAD
		    rm__h10253 != 3'd0) &&
		   (stage1_rg_stage_input[104:98] != 7'h11 ||
		    rm__h10253 != 3'd1) &&
		   (stage1_rg_stage_input[104:98] != 7'h11 ||
		    rm__h10253 != 3'd2) &&
=======
		    rm__h10331 != 3'd0) &&
=======
		    rm__h10367 != 3'd0) &&
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
		   (stage1_rg_stage_input[104:98] != 7'h11 ||
		    rm__h10367 != 3'd1) &&
		   (stage1_rg_stage_input[104:98] != 7'h11 ||
<<<<<<< HEAD
		    rm__h10331 != 3'd2) &&
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
		    rm__h10367 != 3'd2) &&
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
		   (stage1_rg_stage_input[104:98] != 7'h61 ||
		    stage1_rg_stage_input[134:130] != 5'd0) &&
		   (stage1_rg_stage_input[104:98] != 7'h61 ||
		    stage1_rg_stage_input[134:130] != 5'd1) &&
		   (stage1_rg_stage_input[104:98] != 7'h61 ||
		    stage1_rg_stage_input[134:130] != 5'd2) &&
		   (stage1_rg_stage_input[104:98] != 7'h61 ||
		    stage1_rg_stage_input[134:130] != 5'd3) &&
		   (stage1_rg_stage_input[104:98] != 7'h69 ||
		    stage1_rg_stage_input[134:130] != 5'd0) &&
		   (stage1_rg_stage_input[104:98] != 7'h69 ||
		    stage1_rg_stage_input[134:130] != 5'd1) &&
		   (stage1_rg_stage_input[104:98] != 7'h69 ||
		    stage1_rg_stage_input[134:130] != 5'd2) &&
		   (stage1_rg_stage_input[104:98] != 7'h69 ||
		    stage1_rg_stage_input[134:130] != 5'd3) &&
		   (stage1_rg_stage_input[104:98] != 7'h21 ||
		    stage1_rg_stage_input[134:130] != 5'd0) &&
		   (stage1_rg_stage_input[104:98] != 7'h20 ||
		    stage1_rg_stage_input[134:130] != 5'd1) &&
		   (stage1_rg_stage_input[104:98] != 7'h15 ||
<<<<<<< HEAD
<<<<<<< HEAD
		    rm__h10253 != 3'd0) &&
		   (stage1_rg_stage_input[104:98] != 7'h15 ||
		    rm__h10253 != 3'd1) &&
		   (stage1_rg_stage_input[104:98] != 7'h51 ||
		    rm__h10253 != 3'd0) &&
		   (stage1_rg_stage_input[104:98] != 7'h51 ||
		    rm__h10253 != 3'd1) &&
		   (stage1_rg_stage_input[104:98] != 7'h51 ||
		    rm__h10253 != 3'd2) &&
		   (stage1_rg_stage_input[104:98] != 7'h71 ||
		    rm__h10253 != 3'd0) &&
		   (stage1_rg_stage_input[104:98] != 7'h79 ||
		    rm__h10253 != 3'd0) &&
		   (stage1_rg_stage_input[104:98] != 7'h71 ||
		    rm__h10253 != 3'd1);
=======
		    rm__h10331 != 3'd0) &&
=======
		    rm__h10367 != 3'd0) &&
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
		   (stage1_rg_stage_input[104:98] != 7'h15 ||
		    rm__h10367 != 3'd1) &&
		   (stage1_rg_stage_input[104:98] != 7'h51 ||
		    rm__h10367 != 3'd0) &&
		   (stage1_rg_stage_input[104:98] != 7'h51 ||
		    rm__h10367 != 3'd1) &&
		   (stage1_rg_stage_input[104:98] != 7'h51 ||
		    rm__h10367 != 3'd2) &&
		   (stage1_rg_stage_input[104:98] != 7'h71 ||
		    rm__h10367 != 3'd0) &&
		   (stage1_rg_stage_input[104:98] != 7'h79 ||
		    rm__h10367 != 3'd0) &&
		   (stage1_rg_stage_input[104:98] != 7'h71 ||
<<<<<<< HEAD
		    rm__h10331 != 3'd1);
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
		    rm__h10367 != 3'd1);
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
    endcase
  end
  always@(stage1_rg_stage_input or
	  csr_regfile_read_mstatus__0_BITS_14_TO_13_2_EQ_ETC___d698 or
	  csr_regfile$read_mstatus)
  begin
    case (stage1_rg_stage_input[151:145])
      7'b0000111:
	  IF_stage1_rg_stage_input_20_BITS_151_TO_145_47_ETC___d702 =
	      stage1_rg_stage_input[112:110] != 3'b0 &&
	      stage1_rg_stage_input[112:110] != 3'b100 &&
	      stage1_rg_stage_input[112:110] != 3'b001 &&
	      stage1_rg_stage_input[112:110] != 3'b101 &&
	      stage1_rg_stage_input[112:110] != 3'b010 &&
	      stage1_rg_stage_input[112:110] != 3'b110 &&
	      stage1_rg_stage_input[112:110] != 3'b011 ||
	      csr_regfile$read_mstatus[14:13] == 2'h0;
      7'b0100111:
	  IF_stage1_rg_stage_input_20_BITS_151_TO_145_47_ETC___d702 =
	      stage1_rg_stage_input[112:110] != 3'b0 &&
	      stage1_rg_stage_input[112:110] != 3'b001 &&
	      stage1_rg_stage_input[112:110] != 3'b010 &&
	      stage1_rg_stage_input[112:110] != 3'b011 ||
	      csr_regfile$read_mstatus[14:13] == 2'h0;
      7'b0101111:
	  IF_stage1_rg_stage_input_20_BITS_151_TO_145_47_ETC___d702 =
	      stage1_rg_stage_input[109:105] != 5'b00010 &&
	      stage1_rg_stage_input[109:105] != 5'b00011 &&
	      stage1_rg_stage_input[109:105] != 5'b0 &&
	      stage1_rg_stage_input[109:105] != 5'b00001 &&
	      stage1_rg_stage_input[109:105] != 5'b01100 &&
	      stage1_rg_stage_input[109:105] != 5'b01000 &&
	      stage1_rg_stage_input[109:105] != 5'b00100 &&
	      stage1_rg_stage_input[109:105] != 5'b10000 &&
	      stage1_rg_stage_input[109:105] != 5'b11000 &&
	      stage1_rg_stage_input[109:105] != 5'b10100 &&
	      stage1_rg_stage_input[109:105] != 5'b11100 ||
	      stage1_rg_stage_input[112:110] != 3'b010 &&
	      stage1_rg_stage_input[112:110] != 3'b011;
      default: IF_stage1_rg_stage_input_20_BITS_151_TO_145_47_ETC___d702 =
		   stage1_rg_stage_input[151:145] != 7'b1010011 &&
		   stage1_rg_stage_input[151:145] != 7'b1000011 &&
		   stage1_rg_stage_input[151:145] != 7'b1000111 &&
		   stage1_rg_stage_input[151:145] != 7'b1001011 &&
		   stage1_rg_stage_input[151:145] != 7'b1001111 ||
		   csr_regfile_read_mstatus__0_BITS_14_TO_13_2_EQ_ETC___d698;
    endcase
  end
  always@(stage1_rg_stage_input or
	  IF_stage1_rg_stage_input_20_BITS_151_TO_145_47_ETC___d702)
  begin
    case (stage1_rg_stage_input[151:145])
      7'b0000011:
	  CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q13 =
	      stage1_rg_stage_input[112:110] != 3'b0 &&
	      stage1_rg_stage_input[112:110] != 3'b100 &&
	      stage1_rg_stage_input[112:110] != 3'b001 &&
	      stage1_rg_stage_input[112:110] != 3'b101 &&
	      stage1_rg_stage_input[112:110] != 3'b010 &&
	      stage1_rg_stage_input[112:110] != 3'b110 &&
	      stage1_rg_stage_input[112:110] != 3'b011;
      7'b0100011:
	  CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q13 =
	      stage1_rg_stage_input[112:110] != 3'b0 &&
	      stage1_rg_stage_input[112:110] != 3'b001 &&
	      stage1_rg_stage_input[112:110] != 3'b010 &&
	      stage1_rg_stage_input[112:110] != 3'b011;
      default: CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q13 =
		   stage1_rg_stage_input[151:145] == 7'b0001111 ||
		   stage1_rg_stage_input[151:145] == 7'b1110011 ||
		   IF_stage1_rg_stage_input_20_BITS_151_TO_145_47_ETC___d702;
    endcase
  end
  always@(stage1_rg_stage_input or
	  CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q13 or
	  NOT_stage1_rg_stage_input_20_BITS_112_TO_110_4_ETC___d431)
  begin
    case (stage1_rg_stage_input[151:145])
      7'b0010011, 7'b0110011:
	  IF_stage1_rg_stage_input_20_BITS_151_TO_145_47_ETC___d710 =
	      NOT_stage1_rg_stage_input_20_BITS_112_TO_110_4_ETC___d431;
      7'b0011011:
	  IF_stage1_rg_stage_input_20_BITS_151_TO_145_47_ETC___d710 =
	      stage1_rg_stage_input[112:110] != 3'b0 &&
	      (stage1_rg_stage_input[112:110] != 3'b001 ||
	       stage1_rg_stage_input[257]) &&
	      (stage1_rg_stage_input[112:110] != 3'b101 ||
	       stage1_rg_stage_input[257]);
      7'b0111011:
	  IF_stage1_rg_stage_input_20_BITS_151_TO_145_47_ETC___d710 =
	      stage1_rg_stage_input[97:88] != 10'b0 &&
	      stage1_rg_stage_input[97:88] != 10'b0100000000 &&
	      stage1_rg_stage_input[97:88] != 10'b0000000001 &&
	      stage1_rg_stage_input[97:88] != 10'b0000000101 &&
	      stage1_rg_stage_input[97:88] != 10'b0100000101;
      default: IF_stage1_rg_stage_input_20_BITS_151_TO_145_47_ETC___d710 =
		   stage1_rg_stage_input[151:145] != 7'b0110111 &&
		   stage1_rg_stage_input[151:145] != 7'b0010111 &&
		   CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q13;
    endcase
  end
<<<<<<< HEAD
<<<<<<< HEAD
  always@(stage1_rg_stage_input or rm__h10253)
=======
  always@(stage1_rg_stage_input or rm__h10331)
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
  always@(stage1_rg_stage_input or rm__h10367)
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
  begin
    case (stage1_rg_stage_input[151:145])
      7'b1000011, 7'b1000111, 7'b1001011, 7'b1001111:
	  CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q14 =
	      stage1_rg_stage_input[99:98] == 2'b0 ||
	      stage1_rg_stage_input[99:98] == 2'b01;
      default: CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q14 =
		   stage1_rg_stage_input[104:98] == 7'h0 ||
		   stage1_rg_stage_input[104:98] == 7'h04 ||
		   stage1_rg_stage_input[104:98] == 7'h08 ||
		   stage1_rg_stage_input[104:98] == 7'h0C ||
		   stage1_rg_stage_input[104:98] == 7'h2C ||
		   stage1_rg_stage_input[104:98] == 7'h10 &&
<<<<<<< HEAD
<<<<<<< HEAD
		   (rm__h10253 == 3'd0 || rm__h10253 == 3'd1 ||
		    rm__h10253 == 3'd2) ||
=======
		   (rm__h10331 == 3'd0 || rm__h10331 == 3'd1 ||
		    rm__h10331 == 3'd2) ||
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
		   (rm__h10367 == 3'd0 || rm__h10367 == 3'd1 ||
		    rm__h10367 == 3'd2) ||
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
		   stage1_rg_stage_input[104:98] == 7'h60 &&
		   stage1_rg_stage_input[134:130] == 5'd0 ||
		   stage1_rg_stage_input[104:98] == 7'h60 &&
		   (stage1_rg_stage_input[134:130] == 5'd1 ||
		    stage1_rg_stage_input[134:130] == 5'd2 ||
		    stage1_rg_stage_input[134:130] == 5'd3) ||
		   stage1_rg_stage_input[104:98] == 7'h68 &&
		   (stage1_rg_stage_input[134:130] == 5'd0 ||
		    stage1_rg_stage_input[134:130] == 5'd1 ||
		    stage1_rg_stage_input[134:130] == 5'd2) ||
		   stage1_rg_stage_input[104:98] == 7'h68 &&
		   stage1_rg_stage_input[134:130] == 5'd3 ||
		   stage1_rg_stage_input[104:98] == 7'h14 &&
<<<<<<< HEAD
<<<<<<< HEAD
		   rm__h10253 == 3'd0 ||
		   stage1_rg_stage_input[104:98] == 7'h14 &&
		   rm__h10253 == 3'd1 ||
		   stage1_rg_stage_input[104:98] == 7'h50 &&
		   (rm__h10253 == 3'd0 || rm__h10253 == 3'd1) ||
		   stage1_rg_stage_input[104:98] == 7'h50 &&
		   rm__h10253 == 3'd2 ||
		   (stage1_rg_stage_input[104:98] == 7'h70 ||
		    stage1_rg_stage_input[104:98] == 7'h78) &&
		   rm__h10253 == 3'd0 ||
		   stage1_rg_stage_input[104:98] == 7'h70 &&
		   rm__h10253 == 3'd1 ||
=======
		   rm__h10331 == 3'd0 ||
=======
		   rm__h10367 == 3'd0 ||
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
		   stage1_rg_stage_input[104:98] == 7'h14 &&
		   rm__h10367 == 3'd1 ||
		   stage1_rg_stage_input[104:98] == 7'h50 &&
		   (rm__h10367 == 3'd0 || rm__h10367 == 3'd1) ||
		   stage1_rg_stage_input[104:98] == 7'h50 &&
		   rm__h10367 == 3'd2 ||
		   (stage1_rg_stage_input[104:98] == 7'h70 ||
		    stage1_rg_stage_input[104:98] == 7'h78) &&
		   rm__h10367 == 3'd0 ||
		   stage1_rg_stage_input[104:98] == 7'h70 &&
<<<<<<< HEAD
		   rm__h10331 == 3'd1 ||
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
		   rm__h10367 == 3'd1 ||
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
		   stage1_rg_stage_input[104:98] == 7'b0000001 ||
		   stage1_rg_stage_input[104:98] == 7'h05 ||
		   stage1_rg_stage_input[104:98] == 7'b0001001 ||
		   stage1_rg_stage_input[104:98] == 7'h0D ||
		   stage1_rg_stage_input[104:98] == 7'h2D ||
		   stage1_rg_stage_input[104:98] == 7'h11 &&
<<<<<<< HEAD
<<<<<<< HEAD
		   rm__h10253 == 3'd0 ||
		   stage1_rg_stage_input[104:98] == 7'h11 &&
		   (rm__h10253 == 3'd1 || rm__h10253 == 3'd2) ||
=======
		   rm__h10331 == 3'd0 ||
		   stage1_rg_stage_input[104:98] == 7'h11 &&
		   (rm__h10331 == 3'd1 || rm__h10331 == 3'd2) ||
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
		   rm__h10367 == 3'd0 ||
		   stage1_rg_stage_input[104:98] == 7'h11 &&
		   (rm__h10367 == 3'd1 || rm__h10367 == 3'd2) ||
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
		   stage1_rg_stage_input[104:98] == 7'h61 &&
		   stage1_rg_stage_input[134:130] == 5'd0 ||
		   stage1_rg_stage_input[104:98] == 7'h61 &&
		   (stage1_rg_stage_input[134:130] == 5'd1 ||
		    stage1_rg_stage_input[134:130] == 5'd2 ||
		    stage1_rg_stage_input[134:130] == 5'd3) ||
		   stage1_rg_stage_input[104:98] == 7'h69 &&
		   (stage1_rg_stage_input[134:130] == 5'd0 ||
		    stage1_rg_stage_input[134:130] == 5'd1 ||
		    stage1_rg_stage_input[134:130] == 5'd2) ||
		   stage1_rg_stage_input[104:98] == 7'h69 &&
		   stage1_rg_stage_input[134:130] == 5'd3 ||
		   stage1_rg_stage_input[104:98] == 7'h21 &&
		   stage1_rg_stage_input[134:130] == 5'd0 ||
		   stage1_rg_stage_input[104:98] == 7'h20 &&
		   stage1_rg_stage_input[134:130] == 5'd1 ||
		   stage1_rg_stage_input[104:98] == 7'h15 &&
<<<<<<< HEAD
<<<<<<< HEAD
		   (rm__h10253 == 3'd0 || rm__h10253 == 3'd1) ||
		   stage1_rg_stage_input[104:98] == 7'h51 &&
		   rm__h10253 == 3'd0 ||
		   stage1_rg_stage_input[104:98] == 7'h51 &&
		   (rm__h10253 == 3'd1 || rm__h10253 == 3'd2) ||
		   stage1_rg_stage_input[104:98] == 7'h71 &&
		   rm__h10253 == 3'd0 ||
		   stage1_rg_stage_input[104:98] == 7'h79 &&
		   rm__h10253 == 3'd0 ||
		   stage1_rg_stage_input[104:98] == 7'h71 &&
		   rm__h10253 == 3'd1;
=======
		   (rm__h10331 == 3'd0 || rm__h10331 == 3'd1) ||
=======
		   (rm__h10367 == 3'd0 || rm__h10367 == 3'd1) ||
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
		   stage1_rg_stage_input[104:98] == 7'h51 &&
		   rm__h10367 == 3'd0 ||
		   stage1_rg_stage_input[104:98] == 7'h51 &&
		   (rm__h10367 == 3'd1 || rm__h10367 == 3'd2) ||
		   stage1_rg_stage_input[104:98] == 7'h71 &&
		   rm__h10367 == 3'd0 ||
		   stage1_rg_stage_input[104:98] == 7'h79 &&
		   rm__h10367 == 3'd0 ||
		   stage1_rg_stage_input[104:98] == 7'h71 &&
<<<<<<< HEAD
		   rm__h10331 == 3'd1;
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
		   rm__h10367 == 3'd1;
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
    endcase
  end
  always@(stage1_rg_stage_input or
	  NOT_csr_regfile_read_mstatus__0_BITS_14_TO_13__ETC___d891 or
	  csr_regfile$read_mstatus)
  begin
    case (stage1_rg_stage_input[151:145])
      7'b0000111:
	  IF_stage1_rg_stage_input_20_BITS_151_TO_145_47_ETC___d895 =
	      (stage1_rg_stage_input[112:110] == 3'b0 ||
	       stage1_rg_stage_input[112:110] == 3'b100 ||
	       stage1_rg_stage_input[112:110] == 3'b001 ||
	       stage1_rg_stage_input[112:110] == 3'b101 ||
	       stage1_rg_stage_input[112:110] == 3'b010 ||
	       stage1_rg_stage_input[112:110] == 3'b110 ||
	       stage1_rg_stage_input[112:110] == 3'b011) &&
	      csr_regfile$read_mstatus[14:13] != 2'h0;
      7'b0100111:
	  IF_stage1_rg_stage_input_20_BITS_151_TO_145_47_ETC___d895 =
	      (stage1_rg_stage_input[112:110] == 3'b0 ||
	       stage1_rg_stage_input[112:110] == 3'b001 ||
	       stage1_rg_stage_input[112:110] == 3'b010 ||
	       stage1_rg_stage_input[112:110] == 3'b011) &&
	      csr_regfile$read_mstatus[14:13] != 2'h0;
      7'b0101111:
	  IF_stage1_rg_stage_input_20_BITS_151_TO_145_47_ETC___d895 =
	      (stage1_rg_stage_input[109:105] == 5'b00010 ||
	       stage1_rg_stage_input[109:105] == 5'b00011 ||
	       stage1_rg_stage_input[109:105] == 5'b0 ||
	       stage1_rg_stage_input[109:105] == 5'b00001 ||
	       stage1_rg_stage_input[109:105] == 5'b01100 ||
	       stage1_rg_stage_input[109:105] == 5'b01000 ||
	       stage1_rg_stage_input[109:105] == 5'b00100 ||
	       stage1_rg_stage_input[109:105] == 5'b10000 ||
	       stage1_rg_stage_input[109:105] == 5'b11000 ||
	       stage1_rg_stage_input[109:105] == 5'b10100 ||
	       stage1_rg_stage_input[109:105] == 5'b11100) &&
	      (stage1_rg_stage_input[112:110] == 3'b010 ||
	       stage1_rg_stage_input[112:110] == 3'b011);
      default: IF_stage1_rg_stage_input_20_BITS_151_TO_145_47_ETC___d895 =
		   (stage1_rg_stage_input[151:145] == 7'b1010011 ||
		    stage1_rg_stage_input[151:145] == 7'b1000011 ||
		    stage1_rg_stage_input[151:145] == 7'b1000111 ||
		    stage1_rg_stage_input[151:145] == 7'b1001011 ||
		    stage1_rg_stage_input[151:145] == 7'b1001111) &&
		   NOT_csr_regfile_read_mstatus__0_BITS_14_TO_13__ETC___d891;
    endcase
  end
  always@(stage1_rg_stage_input or
	  IF_stage1_rg_stage_input_20_BITS_151_TO_145_47_ETC___d895)
  begin
    case (stage1_rg_stage_input[151:145])
      7'b0000011:
	  CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q15 =
	      stage1_rg_stage_input[112:110] == 3'b0 ||
	      stage1_rg_stage_input[112:110] == 3'b100 ||
	      stage1_rg_stage_input[112:110] == 3'b001 ||
	      stage1_rg_stage_input[112:110] == 3'b101 ||
	      stage1_rg_stage_input[112:110] == 3'b010 ||
	      stage1_rg_stage_input[112:110] == 3'b110 ||
	      stage1_rg_stage_input[112:110] == 3'b011;
      7'b0100011:
	  CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q15 =
	      stage1_rg_stage_input[112:110] == 3'b0 ||
	      stage1_rg_stage_input[112:110] == 3'b001 ||
	      stage1_rg_stage_input[112:110] == 3'b010 ||
	      stage1_rg_stage_input[112:110] == 3'b011;
      default: CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q15 =
		   stage1_rg_stage_input[151:145] != 7'b0001111 &&
		   stage1_rg_stage_input[151:145] != 7'b1110011 &&
		   IF_stage1_rg_stage_input_20_BITS_151_TO_145_47_ETC___d895;
    endcase
  end
  always@(stage1_rg_stage_input or
	  CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q15 or
	  stage1_rg_stage_input_20_BITS_112_TO_110_49_EQ_ETC___d751)
  begin
    case (stage1_rg_stage_input[151:145])
      7'b0010011, 7'b0110011:
	  IF_stage1_rg_stage_input_20_BITS_151_TO_145_47_ETC___d903 =
	      stage1_rg_stage_input_20_BITS_112_TO_110_49_EQ_ETC___d751;
      7'b0011011:
	  IF_stage1_rg_stage_input_20_BITS_151_TO_145_47_ETC___d903 =
	      stage1_rg_stage_input[112:110] == 3'b0 ||
	      (stage1_rg_stage_input[112:110] == 3'b001 ||
	       stage1_rg_stage_input[112:110] == 3'b101) &&
	      !stage1_rg_stage_input[257];
      7'b0111011:
	  IF_stage1_rg_stage_input_20_BITS_151_TO_145_47_ETC___d903 =
	      stage1_rg_stage_input[97:88] == 10'b0 ||
	      stage1_rg_stage_input[97:88] == 10'b0100000000 ||
	      stage1_rg_stage_input[97:88] == 10'b0000000001 ||
	      stage1_rg_stage_input[97:88] == 10'b0000000101 ||
	      stage1_rg_stage_input[97:88] == 10'b0100000101;
      default: IF_stage1_rg_stage_input_20_BITS_151_TO_145_47_ETC___d903 =
		   stage1_rg_stage_input[151:145] == 7'b0110111 ||
		   stage1_rg_stage_input[151:145] == 7'b0010111 ||
		   CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q15;
    endcase
  end
  always@(rg_cur_priv)
  begin
    case (rg_cur_priv)
      2'b0: CASE_rg_cur_priv_0b0_8_0b1_9_11__q16 = 4'd8;
      2'b01: CASE_rg_cur_priv_0b0_8_0b1_9_11__q16 = 4'd9;
      default: CASE_rg_cur_priv_0b0_8_0b1_9_11__q16 = 4'd11;
    endcase
  end
  always@(stage1_rg_stage_input or CASE_rg_cur_priv_0b0_8_0b1_9_11__q16)
  begin
    case (stage1_rg_stage_input[87:76])
      12'b0:
	  CASE_stage1_rg_stage_input_BITS_87_TO_76_0b0_C_ETC__q17 =
	      CASE_rg_cur_priv_0b0_8_0b1_9_11__q16;
      12'b000000000001:
	  CASE_stage1_rg_stage_input_BITS_87_TO_76_0b0_C_ETC__q17 = 4'd3;
      default: CASE_stage1_rg_stage_input_BITS_87_TO_76_0b0_C_ETC__q17 = 4'd2;
    endcase
  end
<<<<<<< HEAD
<<<<<<< HEAD
  always@(stage1_rg_stage_input or alu_outputs___1_exc_code__h10121)
=======
  always@(stage1_rg_stage_input or alu_outputs___1_exc_code__h10199)
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
  always@(stage1_rg_stage_input or alu_outputs___1_exc_code__h10235)
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
  begin
    case (stage1_rg_stage_input[151:145])
      7'b0000011,
      7'b0001111,
      7'b0010011,
      7'b0010111,
      7'b0011011,
      7'b0100011,
      7'b0110011,
      7'b0110111,
      7'b0111011,
      7'b1100011:
<<<<<<< HEAD
<<<<<<< HEAD
	  alu_outputs_exc_code__h10377 = 4'd2;
      7'b1100111, 7'b1101111: alu_outputs_exc_code__h10377 = 4'd0;
      7'b1110011:
	  alu_outputs_exc_code__h10377 = alu_outputs___1_exc_code__h10121;
      default: alu_outputs_exc_code__h10377 = 4'd2;
=======
	  alu_outputs_exc_code__h10455 = 4'd2;
      7'b1100111, 7'b1101111: alu_outputs_exc_code__h10455 = 4'd0;
      7'b1110011:
	  alu_outputs_exc_code__h10455 = alu_outputs___1_exc_code__h10199;
      default: alu_outputs_exc_code__h10455 = 4'd2;
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
	  alu_outputs_exc_code__h10491 = 4'd2;
      7'b1100111, 7'b1101111: alu_outputs_exc_code__h10491 = 4'd0;
      7'b1110011:
	  alu_outputs_exc_code__h10491 = alu_outputs___1_exc_code__h10235;
      default: alu_outputs_exc_code__h10491 = 4'd2;
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
    endcase
  end
  always@(stage1_rg_stage_input or
	  rg_cur_priv or
	  IF_rg_cur_priv_9_EQ_0b11_33_OR_rg_cur_priv_9_E_ETC___d962)
  begin
    case (stage1_rg_stage_input[87:76])
      12'b0, 12'b000000000001:
	  IF_stage1_rg_stage_input_20_BITS_87_TO_76_41_E_ETC___d964 = 4'd12;
      default: IF_stage1_rg_stage_input_20_BITS_87_TO_76_41_E_ETC___d964 =
		   (rg_cur_priv == 2'b11 &&
		    stage1_rg_stage_input[87:76] == 12'b001100000010) ?
		     4'd8 :
		     IF_rg_cur_priv_9_EQ_0b11_33_OR_rg_cur_priv_9_E_ETC___d962;
    endcase
  end
  always@(stage1_rg_stage_input)
  begin
    case (stage1_rg_stage_input[112:110])
      3'b0: CASE_stage1_rg_stage_input_BITS_112_TO_110_0b0_ETC__q18 = 4'd5;
      3'b001: CASE_stage1_rg_stage_input_BITS_112_TO_110_0b0_ETC__q18 = 4'd6;
      default: CASE_stage1_rg_stage_input_BITS_112_TO_110_0b0_ETC__q18 =
		   4'd12;
    endcase
  end
  always@(stage1_rg_stage_input or
	  IF_stage1_rg_stage_input_20_BITS_144_TO_140_31_ETC___d966)
  begin
    case (stage1_rg_stage_input[112:110])
      3'b0:
	  CASE_stage1_rg_stage_input_BITS_112_TO_110_0b0_ETC__q19 =
	      IF_stage1_rg_stage_input_20_BITS_144_TO_140_31_ETC___d966;
      3'b001, 3'b101:
	  CASE_stage1_rg_stage_input_BITS_112_TO_110_0b0_ETC__q19 = 4'd3;
      3'b010, 3'b011, 3'b110, 3'b111:
	  CASE_stage1_rg_stage_input_BITS_112_TO_110_0b0_ETC__q19 = 4'd4;
      3'd4: CASE_stage1_rg_stage_input_BITS_112_TO_110_0b0_ETC__q19 = 4'd12;
    endcase
  end
  always@(stage1_rg_stage_input or
	  IF_stage1_rg_stage_input_20_BITS_112_TO_110_49_ETC___d924 or
	  CASE_stage1_rg_stage_input_BITS_112_TO_110_0b0_ETC__q18 or
	  IF_NOT_stage1_rg_stage_input_20_BITS_112_TO_11_ETC___d918 or
	  IF_stage1_rg_stage_input_20_BITS_112_TO_110_49_ETC___d928 or
	  IF_NOT_csr_regfile_read_mstatus__0_BITS_14_TO__ETC___d974 or
	  CASE_stage1_rg_stage_input_BITS_112_TO_110_0b0_ETC__q19)
  begin
    case (stage1_rg_stage_input[151:145])
      7'b0000011, 7'b0000111:
	  IF_stage1_rg_stage_input_20_BITS_151_TO_145_47_ETC___d986 =
	      IF_stage1_rg_stage_input_20_BITS_112_TO_110_49_ETC___d924;
      7'b0001111:
	  IF_stage1_rg_stage_input_20_BITS_151_TO_145_47_ETC___d986 =
	      CASE_stage1_rg_stage_input_BITS_112_TO_110_0b0_ETC__q18;
      7'b0010011, 7'b0110011:
	  IF_stage1_rg_stage_input_20_BITS_151_TO_145_47_ETC___d986 =
	      IF_NOT_stage1_rg_stage_input_20_BITS_112_TO_11_ETC___d918;
      7'b0010111, 7'b0110111:
	  IF_stage1_rg_stage_input_20_BITS_151_TO_145_47_ETC___d986 = 4'd1;
      7'b0011011:
	  IF_stage1_rg_stage_input_20_BITS_151_TO_145_47_ETC___d986 =
	      (stage1_rg_stage_input[112:110] != 3'b0 &&
	       (stage1_rg_stage_input[112:110] != 3'b001 ||
		stage1_rg_stage_input[257]) &&
	       (stage1_rg_stage_input[112:110] != 3'b101 ||
		stage1_rg_stage_input[257])) ?
		4'd12 :
		4'd1;
      7'b0100011, 7'b0100111:
	  IF_stage1_rg_stage_input_20_BITS_151_TO_145_47_ETC___d986 =
	      IF_stage1_rg_stage_input_20_BITS_112_TO_110_49_ETC___d928;
      7'b0101111:
	  IF_stage1_rg_stage_input_20_BITS_151_TO_145_47_ETC___d986 =
	      ((stage1_rg_stage_input[109:105] == 5'b00010 ||
		stage1_rg_stage_input[109:105] == 5'b00011 ||
		stage1_rg_stage_input[109:105] == 5'b0 ||
		stage1_rg_stage_input[109:105] == 5'b00001 ||
		stage1_rg_stage_input[109:105] == 5'b01100 ||
		stage1_rg_stage_input[109:105] == 5'b01000 ||
		stage1_rg_stage_input[109:105] == 5'b00100 ||
		stage1_rg_stage_input[109:105] == 5'b10000 ||
		stage1_rg_stage_input[109:105] == 5'b11000 ||
		stage1_rg_stage_input[109:105] == 5'b10100 ||
		stage1_rg_stage_input[109:105] == 5'b11100) &&
	       (stage1_rg_stage_input[112:110] == 3'b010 ||
		stage1_rg_stage_input[112:110] == 3'b011)) ?
		4'd1 :
		4'd12;
      7'b0111011:
	  IF_stage1_rg_stage_input_20_BITS_151_TO_145_47_ETC___d986 =
	      (stage1_rg_stage_input[97:88] != 10'b0 &&
	       stage1_rg_stage_input[97:88] != 10'b0100000000 &&
	       stage1_rg_stage_input[97:88] != 10'b0000000001 &&
	       stage1_rg_stage_input[97:88] != 10'b0000000101 &&
	       stage1_rg_stage_input[97:88] != 10'b0100000101) ?
		4'd12 :
		4'd1;
      7'b1000011, 7'b1000111, 7'b1001011, 7'b1001111, 7'b1010011:
	  IF_stage1_rg_stage_input_20_BITS_151_TO_145_47_ETC___d986 =
	      IF_NOT_csr_regfile_read_mstatus__0_BITS_14_TO__ETC___d974;
      7'b1110011:
	  IF_stage1_rg_stage_input_20_BITS_151_TO_145_47_ETC___d986 =
	      CASE_stage1_rg_stage_input_BITS_112_TO_110_0b0_ETC__q19;
      default: IF_stage1_rg_stage_input_20_BITS_151_TO_145_47_ETC___d986 =
		   4'd12;
    endcase
  end
  always@(stage1_rg_stage_input or
	  stage1_rg_stage_input_20_BITS_151_TO_145_47_EQ_ETC___d744 or
	  IF_stage1_rg_stage_input_20_BITS_151_TO_145_47_ETC___d986 or
	  IF_stage1_rg_stage_input_20_BITS_112_TO_110_49_ETC___d395)
  begin
    case (stage1_rg_stage_input[151:145])
      7'b1100011:
	  IF_stage1_rg_stage_input_20_BITS_151_TO_145_47_ETC___d989 =
	      (stage1_rg_stage_input[112:110] != 3'b0 &&
	       stage1_rg_stage_input[112:110] != 3'b001 &&
	       stage1_rg_stage_input[112:110] != 3'b100 &&
	       stage1_rg_stage_input[112:110] != 3'b101 &&
	       stage1_rg_stage_input[112:110] != 3'b110 &&
	       stage1_rg_stage_input[112:110] != 3'b111) ?
		4'd12 :
		(IF_stage1_rg_stage_input_20_BITS_112_TO_110_49_ETC___d395 ?
		   4'd2 :
		   4'd1);
      7'b1100111, 7'b1101111:
	  IF_stage1_rg_stage_input_20_BITS_151_TO_145_47_ETC___d989 = 4'd2;
      default: IF_stage1_rg_stage_input_20_BITS_151_TO_145_47_ETC___d989 =
		   stage1_rg_stage_input_20_BITS_151_TO_145_47_EQ_ETC___d744 ?
		     4'd1 :
		     IF_stage1_rg_stage_input_20_BITS_151_TO_145_47_ETC___d986;
    endcase
  end
  always@(stage1_rg_stage_input)
  begin
    case (stage1_rg_stage_input[151:145])
      7'b0000011, 7'b0000111:
	  CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q20 = 3'd1;
      7'b0010011, 7'b0010111, 7'b0011011, 7'b0110011, 7'b0110111, 7'b0111011:
	  CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q20 = 3'd0;
      7'b0100011, 7'b0100111:
	  CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q20 = 3'd2;
      7'b0101111:
	  CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q20 = 3'd4;
      default: CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q20 = 3'd5;
    endcase
  end
  always@(stage1_rg_stage_input or
	  CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q20)
  begin
    case (stage1_rg_stage_input[151:145])
      7'b1100011, 7'b1100111, 7'b1101111:
	  CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q21 = 3'd0;
      default: CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q21 =
		   ((stage1_rg_stage_input[151:145] == 7'b0110011 ||
		     stage1_rg_stage_input[151:145] == 7'b0111011) &&
		    stage1_rg_stage_input[104:98] == 7'b0000001) ?
		     3'd3 :
		     CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q20;
    endcase
  end
  always@(stage1_rg_stage_input or
<<<<<<< HEAD
<<<<<<< HEAD
	  _theResult_____1_fst__h10969 or
	  rd_val___1__h10937 or
	  rd_val___1__h10944 or rd_val___1__h10951 or rd_val___1__h10958)
  begin
    case (stage1_rg_stage_input[112:110])
      3'b010: _theResult_____1_fst__h10941 = rd_val___1__h10937;
      3'b011: _theResult_____1_fst__h10941 = rd_val___1__h10944;
      3'b100: _theResult_____1_fst__h10941 = rd_val___1__h10951;
      3'b110: _theResult_____1_fst__h10941 = rd_val___1__h10958;
      default: _theResult_____1_fst__h10941 = _theResult_____1_fst__h10969;
    endcase
  end
  always@(stage1_rg_stage_input or
	  alu_outputs___1_addr__h9848 or
	  IF_stage1_rg_stage_input_20_BITS_139_TO_135_23_ETC___d1153 or
	  rs1_val_bypassed__h4850)
  begin
    case (stage1_rg_stage_input[151:145])
      7'b0000011, 7'b0000111:
	  alu_outputs_trace_data_word3__h25920 =
	      IF_stage1_rg_stage_input_20_BITS_139_TO_135_23_ETC___d1153;
      7'b0100011:
	  alu_outputs_trace_data_word3__h25920 = alu_outputs___1_addr__h9848;
      7'b0101111:
	  alu_outputs_trace_data_word3__h25920 = rs1_val_bypassed__h4850;
      default: alu_outputs_trace_data_word3__h25920 =
		   alu_outputs___1_addr__h9848;
    endcase
  end
  always@(stage1_rg_stage_input or
	  alu_outputs___1_addr__h9848 or
	  IF_stage1_rg_stage_input_20_BITS_139_TO_135_23_ETC___d1153 or
	  rs1_val_bypassed__h4850 or
	  alu_outputs___1_addr__h9512 or
	  alu_outputs___1_addr__h9565 or alu_outputs___1_addr__h9536)
  begin
    case (stage1_rg_stage_input[151:145])
      7'b0000011, 7'b0000111:
	  x_out_data_to_stage2_addr__h9371 =
	      IF_stage1_rg_stage_input_20_BITS_139_TO_135_23_ETC___d1153;
      7'b0100011:
	  x_out_data_to_stage2_addr__h9371 = alu_outputs___1_addr__h9848;
      7'b0101111: x_out_data_to_stage2_addr__h9371 = rs1_val_bypassed__h4850;
      7'b1100011:
	  x_out_data_to_stage2_addr__h9371 = alu_outputs___1_addr__h9512;
      7'b1100111:
	  x_out_data_to_stage2_addr__h9371 = alu_outputs___1_addr__h9565;
      7'b1101111:
	  x_out_data_to_stage2_addr__h9371 = alu_outputs___1_addr__h9536;
      default: x_out_data_to_stage2_addr__h9371 = alu_outputs___1_addr__h9848;
    endcase
  end
  always@(stage1_rg_stage_input or
	  alu_outputs___1_trace_data_pc__h25869 or
	  alu_outputs___1_addr__h9512 or
	  alu_outputs___1_addr__h9565 or alu_outputs___1_addr__h9536)
  begin
    case (stage1_rg_stage_input[151:145])
      7'b1100011:
	  alu_outputs_trace_data_pc__h25914 = alu_outputs___1_addr__h9512;
      7'b1100111:
	  alu_outputs_trace_data_pc__h25914 = alu_outputs___1_addr__h9565;
      7'b1101111:
	  alu_outputs_trace_data_pc__h25914 = alu_outputs___1_addr__h9536;
      default: alu_outputs_trace_data_pc__h25914 =
		   alu_outputs___1_trace_data_pc__h25869;
    endcase
  end
  always@(stage1_rg_stage_input or
	  frs2_val_bypassed__h4866 or
	  alu_outputs___1_val2__h9850 or rs2_val_bypassed__h4856)
=======
	  _theResult_____1_fst__h11047 or
	  rd_val___1__h11015 or
	  rd_val___1__h11022 or rd_val___1__h11029 or rd_val___1__h11036)
=======
	  _theResult_____1_fst__h11083 or
	  rd_val___1__h11051 or
	  rd_val___1__h11058 or rd_val___1__h11065 or rd_val___1__h11072)
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
  begin
    case (stage1_rg_stage_input[112:110])
      3'b010: _theResult_____1_fst__h11055 = rd_val___1__h11051;
      3'b011: _theResult_____1_fst__h11055 = rd_val___1__h11058;
      3'b100: _theResult_____1_fst__h11055 = rd_val___1__h11065;
      3'b110: _theResult_____1_fst__h11055 = rd_val___1__h11072;
      default: _theResult_____1_fst__h11055 = _theResult_____1_fst__h11083;
    endcase
  end
  always@(stage1_rg_stage_input or
	  alu_outputs___1_addr__h9962 or
	  IF_stage1_rg_stage_input_20_BITS_139_TO_135_23_ETC___d1153 or
	  rs1_val_bypassed__h4929)
  begin
    case (stage1_rg_stage_input[151:145])
      7'b0000011, 7'b0000111:
	  alu_outputs_trace_data_word3__h26034 =
	      IF_stage1_rg_stage_input_20_BITS_139_TO_135_23_ETC___d1153;
      7'b0100011:
	  alu_outputs_trace_data_word3__h26034 = alu_outputs___1_addr__h9962;
      7'b0101111:
	  alu_outputs_trace_data_word3__h26034 = rs1_val_bypassed__h4929;
      default: alu_outputs_trace_data_word3__h26034 =
		   alu_outputs___1_addr__h9962;
    endcase
  end
  always@(stage1_rg_stage_input or
	  alu_outputs___1_addr__h9962 or
	  IF_stage1_rg_stage_input_20_BITS_139_TO_135_23_ETC___d1153 or
	  rs1_val_bypassed__h4929 or
	  alu_outputs___1_addr__h9626 or
	  alu_outputs___1_addr__h9679 or alu_outputs___1_addr__h9650)
  begin
    case (stage1_rg_stage_input[151:145])
      7'b0000011, 7'b0000111:
	  x_out_data_to_stage2_addr__h9485 =
	      IF_stage1_rg_stage_input_20_BITS_139_TO_135_23_ETC___d1153;
      7'b0100011:
	  x_out_data_to_stage2_addr__h9485 = alu_outputs___1_addr__h9962;
      7'b0101111: x_out_data_to_stage2_addr__h9485 = rs1_val_bypassed__h4929;
      7'b1100011:
	  x_out_data_to_stage2_addr__h9485 = alu_outputs___1_addr__h9626;
      7'b1100111:
	  x_out_data_to_stage2_addr__h9485 = alu_outputs___1_addr__h9679;
      7'b1101111:
	  x_out_data_to_stage2_addr__h9485 = alu_outputs___1_addr__h9650;
      default: x_out_data_to_stage2_addr__h9485 = alu_outputs___1_addr__h9962;
    endcase
  end
  always@(stage1_rg_stage_input or
	  alu_outputs___1_trace_data_pc__h25983 or
	  alu_outputs___1_addr__h9626 or
	  alu_outputs___1_addr__h9679 or alu_outputs___1_addr__h9650)
  begin
    case (stage1_rg_stage_input[151:145])
      7'b1100011:
	  alu_outputs_trace_data_pc__h26028 = alu_outputs___1_addr__h9626;
      7'b1100111:
	  alu_outputs_trace_data_pc__h26028 = alu_outputs___1_addr__h9679;
      7'b1101111:
	  alu_outputs_trace_data_pc__h26028 = alu_outputs___1_addr__h9650;
      default: alu_outputs_trace_data_pc__h26028 =
		   alu_outputs___1_trace_data_pc__h25983;
    endcase
  end
  always@(stage1_rg_stage_input or
	  frs2_val_bypassed__h4945 or
<<<<<<< HEAD
	  alu_outputs___1_val2__h9928 or rs2_val_bypassed__h4935)
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
	  alu_outputs___1_val2__h9964 or rs2_val_bypassed__h4935)
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
  begin
    case (stage1_rg_stage_input[151:145])
      7'b0100011, 7'b0100111:
	  CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q24 =
<<<<<<< HEAD
<<<<<<< HEAD
	      alu_outputs___1_val2__h9850;
      7'b0101111:
	  CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q24 =
	      rs2_val_bypassed__h4856;
      default: CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q24 =
		   frs2_val_bypassed__h4866;
=======
	      alu_outputs___1_val2__h9928;
=======
	      alu_outputs___1_val2__h9964;
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
      7'b0101111:
	  CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q24 =
	      rs2_val_bypassed__h4935;
      default: CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q24 =
		   frs2_val_bypassed__h4945;
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
    endcase
  end
  always@(stage1_rg_stage_input or
	  NOT_rg_cur_priv_9_EQ_0b11_33_384_AND_NOT_rg_cu_ETC___d1390 or
<<<<<<< HEAD
<<<<<<< HEAD
	  data_to_stage2_addr__h9357)
=======
	  data_to_stage2_addr__h9435)
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
	  data_to_stage2_addr__h9471)
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
  begin
    case (stage1_rg_stage_input[151:145])
      7'b1100111, 7'b1101111:
	  CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q25 =
<<<<<<< HEAD
<<<<<<< HEAD
	      data_to_stage2_addr__h9357;
=======
	      data_to_stage2_addr__h9435;
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
	      data_to_stage2_addr__h9471;
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
      default: CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q25 =
		   (stage1_rg_stage_input[151:145] == 7'b1110011 &&
		    stage1_rg_stage_input[112:110] == 3'b0 &&
		    NOT_rg_cur_priv_9_EQ_0b11_33_384_AND_NOT_rg_cu_ETC___d1390) ?
		     stage1_rg_stage_input[401:338] :
		     64'd0;
    endcase
  end
  always@(stage1_rg_stage_input or
<<<<<<< HEAD
<<<<<<< HEAD
	  rd_val__h9775 or
	  rd_val__h9684 or rd_val__h9710 or rd_val__h9756 or rd_val__h9736)
=======
	  rd_val__h9853 or
	  rd_val__h9762 or rd_val__h9788 or rd_val__h9834 or rd_val__h9814)
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
	  rd_val__h9889 or
	  rd_val__h9798 or rd_val__h9824 or rd_val__h9870 or rd_val__h9850)
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
  begin
    case (stage1_rg_stage_input[151:145])
      7'b0010011, 7'b0110011:
	  IF_stage1_rg_stage_input_20_BITS_151_TO_145_47_ETC___d2259 =
<<<<<<< HEAD
<<<<<<< HEAD
	      rd_val__h9684;
      7'b0011011:
	  IF_stage1_rg_stage_input_20_BITS_151_TO_145_47_ETC___d2259 =
	      rd_val__h9710;
      7'b0110111:
	  IF_stage1_rg_stage_input_20_BITS_151_TO_145_47_ETC___d2259 =
	      rd_val__h9756;
      7'b0111011:
	  IF_stage1_rg_stage_input_20_BITS_151_TO_145_47_ETC___d2259 =
	      rd_val__h9736;
      default: IF_stage1_rg_stage_input_20_BITS_151_TO_145_47_ETC___d2259 =
		   rd_val__h9775;
    endcase
  end
  always@(stage1_rg_stage_input or
	  alu_outputs___1_val1__h10350 or
	  rd_val__h9684 or
	  rd_val__h9775 or
	  rd_val__h9710 or
	  alu_outputs___1_val1__h10149 or
	  rd_val__h9756 or rd_val__h9736 or alu_outputs___1_val1__h10125)
=======
	      rd_val__h9762;
=======
	      rd_val__h9798;
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
      7'b0011011:
	  IF_stage1_rg_stage_input_20_BITS_151_TO_145_47_ETC___d2259 =
	      rd_val__h9824;
      7'b0110111:
	  IF_stage1_rg_stage_input_20_BITS_151_TO_145_47_ETC___d2259 =
	      rd_val__h9870;
      7'b0111011:
	  IF_stage1_rg_stage_input_20_BITS_151_TO_145_47_ETC___d2259 =
	      rd_val__h9850;
      default: IF_stage1_rg_stage_input_20_BITS_151_TO_145_47_ETC___d2259 =
		   rd_val__h9889;
    endcase
  end
  always@(stage1_rg_stage_input or
<<<<<<< HEAD
	  alu_outputs___1_val1__h10428 or
	  rd_val__h9762 or
	  rd_val__h9853 or
	  rd_val__h9788 or
	  alu_outputs___1_val1__h10227 or
	  rd_val__h9834 or rd_val__h9814 or alu_outputs___1_val1__h10203)
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
	  alu_outputs___1_val1__h10464 or
	  rd_val__h9798 or
	  rd_val__h9889 or
	  rd_val__h9824 or
	  alu_outputs___1_val1__h10263 or
	  rd_val__h9870 or rd_val__h9850 or alu_outputs___1_val1__h10239)
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
  begin
    case (stage1_rg_stage_input[151:145])
      7'b0010011, 7'b0110011:
	  IF_stage1_rg_stage_input_20_BITS_151_TO_145_47_ETC___d1271 =
<<<<<<< HEAD
<<<<<<< HEAD
	      rd_val__h9684;
      7'b0010111:
	  IF_stage1_rg_stage_input_20_BITS_151_TO_145_47_ETC___d1271 =
	      rd_val__h9775;
      7'b0011011:
	  IF_stage1_rg_stage_input_20_BITS_151_TO_145_47_ETC___d1271 =
	      rd_val__h9710;
      7'b0101111:
	  IF_stage1_rg_stage_input_20_BITS_151_TO_145_47_ETC___d1271 =
	      alu_outputs___1_val1__h10149;
      7'b0110111:
	  IF_stage1_rg_stage_input_20_BITS_151_TO_145_47_ETC___d1271 =
	      rd_val__h9756;
      7'b0111011:
	  IF_stage1_rg_stage_input_20_BITS_151_TO_145_47_ETC___d1271 =
	      rd_val__h9736;
      7'b1110011:
	  IF_stage1_rg_stage_input_20_BITS_151_TO_145_47_ETC___d1271 =
	      alu_outputs___1_val1__h10125;
      default: IF_stage1_rg_stage_input_20_BITS_151_TO_145_47_ETC___d1271 =
		   alu_outputs___1_val1__h10350;
=======
	      rd_val__h9762;
=======
	      rd_val__h9798;
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
      7'b0010111:
	  IF_stage1_rg_stage_input_20_BITS_151_TO_145_47_ETC___d1271 =
	      rd_val__h9889;
      7'b0011011:
	  IF_stage1_rg_stage_input_20_BITS_151_TO_145_47_ETC___d1271 =
	      rd_val__h9824;
      7'b0101111:
	  IF_stage1_rg_stage_input_20_BITS_151_TO_145_47_ETC___d1271 =
	      alu_outputs___1_val1__h10263;
      7'b0110111:
	  IF_stage1_rg_stage_input_20_BITS_151_TO_145_47_ETC___d1271 =
	      rd_val__h9870;
      7'b0111011:
	  IF_stage1_rg_stage_input_20_BITS_151_TO_145_47_ETC___d1271 =
	      rd_val__h9850;
      7'b1110011:
	  IF_stage1_rg_stage_input_20_BITS_151_TO_145_47_ETC___d1271 =
	      alu_outputs___1_val1__h10239;
      default: IF_stage1_rg_stage_input_20_BITS_151_TO_145_47_ETC___d1271 =
<<<<<<< HEAD
		   alu_outputs___1_val1__h10428;
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
		   alu_outputs___1_val1__h10464;
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
    endcase
  end
  always@(stage1_rg_stage_input or
	  IF_stage1_rg_stage_input_20_BITS_151_TO_145_47_ETC___d2260 or
<<<<<<< HEAD
<<<<<<< HEAD
	  alu_outputs___1_trace_data_pc__h25869)
  begin
    case (stage1_rg_stage_input[151:145])
      7'b1100111, 7'b1101111:
	  alu_outputs_trace_data_word1__h25918 =
	      alu_outputs___1_trace_data_pc__h25869;
      default: alu_outputs_trace_data_word1__h25918 =
=======
	  alu_outputs___1_trace_data_pc__h25947)
  begin
    case (stage1_rg_stage_input[151:145])
      7'b1100111, 7'b1101111:
	  alu_outputs_trace_data_word1__h25996 =
	      alu_outputs___1_trace_data_pc__h25947;
      default: alu_outputs_trace_data_word1__h25996 =
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
	  alu_outputs___1_trace_data_pc__h25983)
  begin
    case (stage1_rg_stage_input[151:145])
      7'b1100111, 7'b1101111:
	  alu_outputs_trace_data_word1__h26032 =
	      alu_outputs___1_trace_data_pc__h25983;
      default: alu_outputs_trace_data_word1__h26032 =
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
		   IF_stage1_rg_stage_input_20_BITS_151_TO_145_47_ETC___d2260;
    endcase
  end
  always@(stage1_rg_stage_input or
	  IF_stage1_rg_stage_input_20_BITS_151_TO_145_47_ETC___d1273 or
<<<<<<< HEAD
<<<<<<< HEAD
	  alu_outputs___1_trace_data_pc__h25869)
  begin
    case (stage1_rg_stage_input[151:145])
      7'b1100111, 7'b1101111:
	  x_out_data_to_stage2_val1__h9372 =
	      alu_outputs___1_trace_data_pc__h25869;
      default: x_out_data_to_stage2_val1__h9372 =
=======
	  alu_outputs___1_trace_data_pc__h25947)
  begin
    case (stage1_rg_stage_input[151:145])
      7'b1100111, 7'b1101111:
	  x_out_data_to_stage2_val1__h9450 =
	      alu_outputs___1_trace_data_pc__h25947;
      default: x_out_data_to_stage2_val1__h9450 =
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
	  alu_outputs___1_trace_data_pc__h25983)
  begin
    case (stage1_rg_stage_input[151:145])
      7'b1100111, 7'b1101111:
	  x_out_data_to_stage2_val1__h9486 =
	      alu_outputs___1_trace_data_pc__h25983;
      default: x_out_data_to_stage2_val1__h9486 =
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
		   IF_stage1_rg_stage_input_20_BITS_151_TO_145_47_ETC___d1273;
    endcase
  end
  always@(stage1_rg_stage_input_BITS_263_TO_232__q1 or
<<<<<<< HEAD
<<<<<<< HEAD
	  x_out_data_to_stage2_val1__h9372)
  begin
    case (stage1_rg_stage_input_BITS_263_TO_232__q1[14:12])
      3'b010, 3'b011: rs1_val__h31435 = x_out_data_to_stage2_val1__h9372;
      default: rs1_val__h31435 =
=======
	  x_out_data_to_stage2_val1__h9450)
  begin
    case (stage1_rg_stage_input_BITS_263_TO_232__q1[14:12])
      3'b010, 3'b011: rs1_val__h31657 = x_out_data_to_stage2_val1__h9450;
      default: rs1_val__h31657 =
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
	  x_out_data_to_stage2_val1__h9486)
  begin
    case (stage1_rg_stage_input_BITS_263_TO_232__q1[14:12])
      3'b010, 3'b011: rs1_val__h31693 = x_out_data_to_stage2_val1__h9486;
      default: rs1_val__h31693 =
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
		   { 59'd0,
		     stage1_rg_stage_input_BITS_263_TO_232__q1[19:15] };
    endcase
  end
<<<<<<< HEAD
  always@(stage2_rg_stage2)
  begin
    case (stage2_rg_stage2[629:627])
      3'd1, 3'd2, 3'd4:
	  CASE_stage2_rg_stage2_BITS_629_TO_627_1_stage2_ETC__q26 =
	      { stage2_rg_stage2[725:662], stage2_rg_stage2[621:558] };
      default: CASE_stage2_rg_stage2_BITS_629_TO_627_1_stage2_ETC__q26 =
		   { stage2_rg_stage2[725:662], 64'd0 };
    endcase
  end
=======
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
  always@(stage1_rg_stage_input or
	  IF_stage1_rg_stage_input_20_BITS_151_TO_145_47_ETC___d2215 or
	  IF_NOT_stage1_rg_stage_input_20_BITS_104_TO_98_ETC___d2216)
  begin
    case (stage1_rg_stage_input[151:145])
      7'b0000011, 7'b0000111:
	  CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q27 =
	      IF_stage1_rg_stage_input_20_BITS_151_TO_145_47_ETC___d2215;
      7'b0001111, 7'b1100011, 7'b1110011:
	  CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q27 = 4'd5;
      7'b0010011,
      7'b0010111,
      7'b0011011,
      7'b0110011,
      7'b0110111,
      7'b0111011,
      7'b1100111,
      7'b1101111:
	  CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q27 = 4'd6;
      7'b0100011, 7'b0100111:
	  CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q27 = 4'd10;
      7'b0101111:
	  CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q27 = 4'd11;
      7'b1000011, 7'b1000111, 7'b1001011, 7'b1001111, 7'b1010011:
	  CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q27 =
	      IF_NOT_stage1_rg_stage_input_20_BITS_104_TO_98_ETC___d2216;
      default: CASE_stage1_rg_stage_input_BITS_151_TO_145_0b1_ETC__q27 =
		   4'd12;
    endcase
  end
  always@(stage2_rg_stage2 or
	  stage2_fbox$word_fst or near_mem$dmem_word64 or stage2_mbox$word)
  begin
    case (stage2_rg_stage2[629:627])
      3'd0, 3'd2:
	  IF_stage2_rg_stage2_15_BITS_629_TO_627_16_EQ_0_ETC___d2149 =
	      stage2_rg_stage2[255:192];
      3'd1, 3'd4:
	  IF_stage2_rg_stage2_15_BITS_629_TO_627_16_EQ_0_ETC___d2149 =
	      near_mem$dmem_word64;
      3'd3:
	  IF_stage2_rg_stage2_15_BITS_629_TO_627_16_EQ_0_ETC___d2149 =
	      stage2_mbox$word;
      default: IF_stage2_rg_stage2_15_BITS_629_TO_627_16_EQ_0_ETC___d2149 =
		   stage2_fbox$word_fst;
    endcase
  end

  // handling of inlined registers

  always@(posedge CLK)
  begin
    if (RST_N == `BSV_RESET_VALUE)
      begin
        cfg_logdelay <= `BSV_ASSIGNMENT_DELAY 64'd0;
	cfg_verbosity <= `BSV_ASSIGNMENT_DELAY 4'd0;
	rg_cur_priv <= `BSV_ASSIGNMENT_DELAY 2'b11;
	rg_prev_mip <= `BSV_ASSIGNMENT_DELAY 64'd0;
	rg_run_on_reset <= `BSV_ASSIGNMENT_DELAY 1'd0;
	rg_state <= `BSV_ASSIGNMENT_DELAY 4'd0;
	rg_step_count <= `BSV_ASSIGNMENT_DELAY 1'd0;
	rg_stop_req <= `BSV_ASSIGNMENT_DELAY 1'd0;
	stage1_rg_full <= `BSV_ASSIGNMENT_DELAY 1'd0;
	stage2_rg_full <= `BSV_ASSIGNMENT_DELAY 1'd0;
	stage2_rg_resetting <= `BSV_ASSIGNMENT_DELAY 1'd0;
	stage3_rg_full <= `BSV_ASSIGNMENT_DELAY 1'd0;
	stageD_rg_full <= `BSV_ASSIGNMENT_DELAY 1'd0;
	stageF_rg_epoch <= `BSV_ASSIGNMENT_DELAY 2'd0;
	stageF_rg_full <= `BSV_ASSIGNMENT_DELAY 1'd0;
      end
    else
      begin
        if (cfg_logdelay$EN)
	  cfg_logdelay <= `BSV_ASSIGNMENT_DELAY cfg_logdelay$D_IN;
	if (cfg_verbosity$EN)
	  cfg_verbosity <= `BSV_ASSIGNMENT_DELAY cfg_verbosity$D_IN;
	if (rg_cur_priv$EN)
	  rg_cur_priv <= `BSV_ASSIGNMENT_DELAY rg_cur_priv$D_IN;
	if (rg_prev_mip$EN)
	  rg_prev_mip <= `BSV_ASSIGNMENT_DELAY rg_prev_mip$D_IN;
	if (rg_run_on_reset$EN)
	  rg_run_on_reset <= `BSV_ASSIGNMENT_DELAY rg_run_on_reset$D_IN;
	if (rg_state$EN) rg_state <= `BSV_ASSIGNMENT_DELAY rg_state$D_IN;
	if (rg_step_count$EN)
	  rg_step_count <= `BSV_ASSIGNMENT_DELAY rg_step_count$D_IN;
	if (rg_stop_req$EN)
	  rg_stop_req <= `BSV_ASSIGNMENT_DELAY rg_stop_req$D_IN;
	if (stage1_rg_full$EN)
	  stage1_rg_full <= `BSV_ASSIGNMENT_DELAY stage1_rg_full$D_IN;
	if (stage2_rg_full$EN)
	  stage2_rg_full <= `BSV_ASSIGNMENT_DELAY stage2_rg_full$D_IN;
	if (stage2_rg_resetting$EN)
	  stage2_rg_resetting <= `BSV_ASSIGNMENT_DELAY
	      stage2_rg_resetting$D_IN;
	if (stage3_rg_full$EN)
	  stage3_rg_full <= `BSV_ASSIGNMENT_DELAY stage3_rg_full$D_IN;
	if (stageD_rg_full$EN)
	  stageD_rg_full <= `BSV_ASSIGNMENT_DELAY stageD_rg_full$D_IN;
	if (stageF_rg_epoch$EN)
	  stageF_rg_epoch <= `BSV_ASSIGNMENT_DELAY stageF_rg_epoch$D_IN;
	if (stageF_rg_full$EN)
	  stageF_rg_full <= `BSV_ASSIGNMENT_DELAY stageF_rg_full$D_IN;
      end
    if (imem_rg_f3$EN) imem_rg_f3 <= `BSV_ASSIGNMENT_DELAY imem_rg_f3$D_IN;
    if (imem_rg_instr_15_0$EN)
      imem_rg_instr_15_0 <= `BSV_ASSIGNMENT_DELAY imem_rg_instr_15_0$D_IN;
    if (imem_rg_mstatus_MXR$EN)
      imem_rg_mstatus_MXR <= `BSV_ASSIGNMENT_DELAY imem_rg_mstatus_MXR$D_IN;
    if (imem_rg_pc$EN) imem_rg_pc <= `BSV_ASSIGNMENT_DELAY imem_rg_pc$D_IN;
    if (imem_rg_priv$EN)
      imem_rg_priv <= `BSV_ASSIGNMENT_DELAY imem_rg_priv$D_IN;
    if (imem_rg_satp$EN)
      imem_rg_satp <= `BSV_ASSIGNMENT_DELAY imem_rg_satp$D_IN;
    if (imem_rg_sstatus_SUM$EN)
      imem_rg_sstatus_SUM <= `BSV_ASSIGNMENT_DELAY imem_rg_sstatus_SUM$D_IN;
    if (imem_rg_tval$EN)
      imem_rg_tval <= `BSV_ASSIGNMENT_DELAY imem_rg_tval$D_IN;
    if (rg_epoch$EN) rg_epoch <= `BSV_ASSIGNMENT_DELAY rg_epoch$D_IN;
    if (rg_mstatus_MXR$EN)
      rg_mstatus_MXR <= `BSV_ASSIGNMENT_DELAY rg_mstatus_MXR$D_IN;
    if (rg_next_pc$EN) rg_next_pc <= `BSV_ASSIGNMENT_DELAY rg_next_pc$D_IN;
    if (rg_sstatus_SUM$EN)
      rg_sstatus_SUM <= `BSV_ASSIGNMENT_DELAY rg_sstatus_SUM$D_IN;
    if (rg_start_CPI_cycles$EN)
      rg_start_CPI_cycles <= `BSV_ASSIGNMENT_DELAY rg_start_CPI_cycles$D_IN;
    if (rg_start_CPI_instrs$EN)
      rg_start_CPI_instrs <= `BSV_ASSIGNMENT_DELAY rg_start_CPI_instrs$D_IN;
    if (stage1_rg_stage_input$EN)
      stage1_rg_stage_input <= `BSV_ASSIGNMENT_DELAY
	  stage1_rg_stage_input$D_IN;
    if (stage2_rg_stage2$EN)
      stage2_rg_stage2 <= `BSV_ASSIGNMENT_DELAY stage2_rg_stage2$D_IN;
    if (stage3_rg_stage3$EN)
      stage3_rg_stage3 <= `BSV_ASSIGNMENT_DELAY stage3_rg_stage3$D_IN;
    if (stageD_rg_data$EN)
      stageD_rg_data <= `BSV_ASSIGNMENT_DELAY stageD_rg_data$D_IN;
    if (stageF_rg_priv$EN)
      stageF_rg_priv <= `BSV_ASSIGNMENT_DELAY stageF_rg_priv$D_IN;
  end

  // synopsys translate_off
  `ifdef BSV_NO_INITIAL_BLOCKS
  `else // not BSV_NO_INITIAL_BLOCKS
  initial
  begin
    cfg_logdelay = 64'hAAAAAAAAAAAAAAAA;
    cfg_verbosity = 4'hA;
    imem_rg_f3 = 3'h2;
    imem_rg_instr_15_0 = 16'hAAAA;
    imem_rg_mstatus_MXR = 1'h0;
    imem_rg_pc = 64'hAAAAAAAAAAAAAAAA;
    imem_rg_priv = 2'h2;
    imem_rg_satp = 64'hAAAAAAAAAAAAAAAA;
    imem_rg_sstatus_SUM = 1'h0;
    imem_rg_tval = 64'hAAAAAAAAAAAAAAAA;
    rg_cur_priv = 2'h2;
    rg_epoch = 2'h2;
    rg_mstatus_MXR = 1'h0;
    rg_next_pc = 64'hAAAAAAAAAAAAAAAA;
    rg_prev_mip = 64'hAAAAAAAAAAAAAAAA;
    rg_run_on_reset = 1'h0;
    rg_sstatus_SUM = 1'h0;
    rg_start_CPI_cycles = 64'hAAAAAAAAAAAAAAAA;
    rg_start_CPI_instrs = 64'hAAAAAAAAAAAAAAAA;
    rg_state = 4'hA;
    rg_step_count = 1'h0;
    rg_stop_req = 1'h0;
    stage1_rg_full = 1'h0;
    stage1_rg_stage_input =
	402'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    stage2_rg_full = 1'h0;
    stage2_rg_resetting = 1'h0;
    stage2_rg_stage2 =
	728'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    stage3_rg_full = 1'h0;
    stage3_rg_stage3 = 175'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    stageD_rg_data =
	234'h2AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
    stageD_rg_full = 1'h0;
    stageF_rg_epoch = 2'h2;
    stageF_rg_full = 1'h0;
    stageF_rg_priv = 2'h2;
  end
  `endif // BSV_NO_INITIAL_BLOCKS
  // synopsys translate_on

  // handling of system tasks

  // synopsys translate_off
  always@(negedge CLK)
  begin
    #0;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe)
	$display("================================================================");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe)
	$display("%0d: Pipeline State:  minstret:%0d  cur_priv:%0d  mstatus:%0x  epoch:%0d",
		 csr_regfile$read_csr_mcycle,
		 csr_regfile$read_csr_minstret,
		 rg_cur_priv,
		 csr_regfile$read_mstatus,
		 rg_epoch);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("    ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe)
	$write("MStatus{",
	       "sd:%0d",
	       csr_regfile$read_mstatus[14:13] == 2'h3 ||
	       csr_regfile$read_mstatus[16:15] == 2'h3);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && csr_regfile$read_misa[27:26] == 2'd2)
<<<<<<< HEAD
<<<<<<< HEAD
	$write(" sxl:%0d uxl:%0d", sxl__h7225, uxl__h7226);
=======
	$write(" sxl:%0d uxl:%0d", sxl__h7303, uxl__h7304);
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
	$write(" sxl:%0d uxl:%0d", sxl__h7339, uxl__h7340);
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && csr_regfile$read_misa[27:26] != 2'd2)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe)
	$write(" tsr:%0d", csr_regfile$read_mstatus[22]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe)
	$write(" tw:%0d", csr_regfile$read_mstatus[21]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe)
	$write(" tvm:%0d", csr_regfile$read_mstatus[20]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe)
	$write(" mxr:%0d", csr_regfile$read_mstatus[19]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe)
	$write(" sum:%0d", csr_regfile$read_mstatus[18]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe)
	$write(" mprv:%0d", csr_regfile$read_mstatus[17]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe)
	$write(" xs:%0d", csr_regfile$read_mstatus[16:15]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe)
	$write(" fs:%0d", csr_regfile$read_mstatus[14:13]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe)
	$write(" mpp:%0d", csr_regfile$read_mstatus[12:11]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe)
	$write(" spp:%0d", csr_regfile$read_mstatus[8]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe)
	$write(" pies:%0d_%0d%0d",
	       csr_regfile$read_mstatus[7],
	       csr_regfile$read_mstatus[5],
	       csr_regfile$read_mstatus[4]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe)
	$write(" ies:%0d_%0d%0d",
	       csr_regfile$read_mstatus[3],
	       csr_regfile$read_mstatus[1],
	       csr_regfile$read_mstatus[0]);
    if (RST_N != `BSV_RESET_VALUE) if (WILL_FIRE_RL_rl_show_pipe) $write("}");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("    Stage3: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("Output_Stage3");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage3_rg_full) $write(" PIPE");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage3_rg_full) $write(" EMPTY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("        Bypass  to Stage1: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("Bypass {");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  (stage3_rg_stage3[69] || !stage3_rg_full || !stage3_rg_stage3[76]))
	$write("Rd -");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage3_rg_stage3[69] &&
	  stage3_rg_full &&
	  stage3_rg_stage3[76])
	$write("Rd %0d ", stage3_rg_stage3[75:71]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  (stage3_rg_stage3[69] || !stage3_rg_full || !stage3_rg_stage3[76]))
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage3_rg_stage3[69] &&
	  stage3_rg_full &&
	  stage3_rg_stage3[76])
	$write("rd_val:%h", stage3_rg_stage3[63:0]);
    if (RST_N != `BSV_RESET_VALUE) if (WILL_FIRE_RL_rl_show_pipe) $write("}");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("        FBypass to Stage1: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("FBypass {");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  (!stage3_rg_stage3[69] || !stage3_rg_full || !stage3_rg_stage3[76]))
	$write("FRd -");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage3_rg_stage3[69] &&
	  stage3_rg_full &&
	  stage3_rg_stage3[76])
	$write("FRd %0d ", stage3_rg_stage3[75:71]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  (!stage3_rg_stage3[69] || !stage3_rg_full || !stage3_rg_stage3[76]))
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage3_rg_stage3[69] &&
	  stage3_rg_full &&
	  stage3_rg_stage3[76])
	$write("frd_val:%h", stage3_rg_stage3[63:0]);
    if (RST_N != `BSV_RESET_VALUE) if (WILL_FIRE_RL_rl_show_pipe) $write("}");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe)
	$display("    Stage2: pc 0x%08h instr 0x%08h priv %0d",
		 stage2_rg_stage2[725:662],
		 stage2_rg_stage2[661:630],
		 stage2_rg_stage2[727:726]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("        ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd0)
	$write("Output_Stage2", " EMPTY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd1)
	$write("Output_Stage2", " BUSY: pc:%0h", stage2_rg_stage2[725:662]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd3)
	$write("Output_Stage2", " NONPIPE: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd0 &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd1 &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd3)
	$write("Output_Stage2", " PIPE: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd0)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd1)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd3)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd0 &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd1 &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd3)
	$write("data_to_Stage3 {pc:%h  instr:%h  priv:%0d\n",
	       stage2_rg_stage2[725:662],
	       stage2_rg_stage2[661:630],
	       stage2_rg_stage2[727:726]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd0)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd1)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd3)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd0 &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd1 &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd3)
	$write("        rd_valid:");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd0)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd1)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd3)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd0 &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd1 &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd3 &&
	  stage2_rg_stage2[629:627] != 3'd0 &&
	  IF_stage2_rg_stage2_15_BITS_629_TO_627_16_EQ_1_ETC___d166)
	$write("False");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd0 &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd1 &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd3 &&
	  (stage2_rg_stage2[629:627] == 3'd0 ||
	   IF_stage2_rg_stage2_15_BITS_629_TO_627_16_EQ_1_ETC___d176))
	$write("True");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd0)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd1)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd3)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd0 &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd1 &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd3 &&
	  stage2_rg_stage2[629:627] != 3'd0 &&
	  stage2_rg_stage2[629:627] != 3'd1 &&
	  stage2_rg_stage2[629:627] != 3'd4 &&
	  stage2_rg_stage2[629:627] != 3'd2 &&
	  stage2_rg_stage2[629:627] != 3'd3)
	$write("  fflags: %05b",
	       "'h%h",
<<<<<<< HEAD
<<<<<<< HEAD
	       x_out_data_to_stage3_fpr_flags__h8434);
=======
	       x_out_data_to_stage3_fpr_flags__h8512);
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
	       x_out_data_to_stage3_fpr_flags__h8548);
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd0 &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd1 &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd3 &&
	  (stage2_rg_stage2[629:627] == 3'd0 ||
	   stage2_rg_stage2[629:627] == 3'd1 ||
	   stage2_rg_stage2[629:627] == 3'd4 ||
	   stage2_rg_stage2[629:627] == 3'd2 ||
	   stage2_rg_stage2[629:627] == 3'd3))
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd0)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd1)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd3)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd0 &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd1 &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd3 &&
	  stage2_rg_stage2[629:627] != 3'd0 &&
	  IF_stage2_rg_stage2_15_BITS_629_TO_627_16_EQ_1_ETC___d211)
	$write("  frd:%0d  rd_val:%h\n",
<<<<<<< HEAD
<<<<<<< HEAD
	       x_out_data_to_stage3_rd__h8431,
	       x_out_data_to_stage3_rd_val__h8435);
=======
	       x_out_data_to_stage3_rd__h8509,
	       x_out_data_to_stage3_rd_val__h8513);
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
	       x_out_data_to_stage3_rd__h8545,
	       x_out_data_to_stage3_rd_val__h8549);
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd0 &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd1 &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd3 &&
	  (stage2_rg_stage2[629:627] == 3'd0 ||
	   IF_stage2_rg_stage2_15_BITS_629_TO_627_16_EQ_1_ETC___d245))
	$write("  grd:%0d  rd_val:%h\n",
<<<<<<< HEAD
<<<<<<< HEAD
	       x_out_data_to_stage3_rd__h8431,
	       x_out_data_to_stage3_rd_val__h8435);
=======
	       x_out_data_to_stage3_rd__h8509,
	       x_out_data_to_stage3_rd_val__h8513);
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
	       x_out_data_to_stage3_rd__h8545,
	       x_out_data_to_stage3_rd_val__h8549);
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd0)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd1)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd3)
	$write("Trap_Info { ", "epc: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd0 &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd1 &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd3)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd0)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd1)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd3)
<<<<<<< HEAD
<<<<<<< HEAD
	$write("'h%h", value__h8614);
=======
	$write("'h%h", value__h8692);
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
	$write("'h%h", value__h8728);
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd0 &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd1 &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd3)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd0)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd1)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd3)
	$write(", ", "exc_code: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd0 &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd1 &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd3)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd0)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd1)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd3)
<<<<<<< HEAD
<<<<<<< HEAD
	$write("'h%h", x_out_trap_info_exc_code__h8651);
=======
	$write("'h%h", x_out_trap_info_exc_code__h8729);
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
	$write("'h%h", x_out_trap_info_exc_code__h8765);
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd0 &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd1 &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd3)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd0)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd1)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd3)
	$write(", ", "tval: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd0 &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd1 &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd3)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd0)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd1)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd3)
<<<<<<< HEAD
<<<<<<< HEAD
	$write("'h%h", value__h8675, " }");
=======
	$write("'h%h", value__h8753, " }");
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
	$write("'h%h", value__h8789, " }");
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd0 &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd1 &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd3)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd0)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd1)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd3)
	$write(" ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd0 &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd1 &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd3)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd0)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd1)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd3)
	$write("Trap_Info { ", "epc: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd0 &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd1 &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd3)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd0)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd1)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd3)
<<<<<<< HEAD
<<<<<<< HEAD
	$write("'h%h", value__h8614);
=======
	$write("'h%h", value__h8692);
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
	$write("'h%h", value__h8728);
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd0 &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd1 &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd3)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd0)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd1)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd3)
	$write(", ", "exc_code: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd0 &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd1 &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd3)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd0)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd1)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd3)
<<<<<<< HEAD
<<<<<<< HEAD
	$write("'h%h", x_out_trap_info_exc_code__h8651);
=======
	$write("'h%h", x_out_trap_info_exc_code__h8729);
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
	$write("'h%h", x_out_trap_info_exc_code__h8765);
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd0 &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd1 &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd3)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd0)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd1)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd3)
	$write(", ", "tval: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd0 &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd1 &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd3)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd0)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd1)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd3)
<<<<<<< HEAD
<<<<<<< HEAD
	$write("'h%h", value__h8675, " }");
=======
	$write("'h%h", value__h8753, " }");
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
	$write("'h%h", value__h8789, " }");
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd0 &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd1 &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 != 2'd3)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("        Bypass  to Stage1: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("Bypass {");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d278 == 2'd0)
	$write("Rd -");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d278 != 2'd0)
<<<<<<< HEAD
<<<<<<< HEAD
	$write("Rd %0d ", x_out_bypass_rd__h8909);
=======
	$write("Rd %0d ", x_out_bypass_rd__h8987);
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
	$write("Rd %0d ", x_out_bypass_rd__h9023);
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d278 == 2'd0)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d278 == 2'd1)
	$write("-");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d278 != 2'd0 &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d278 != 2'd1)
<<<<<<< HEAD
<<<<<<< HEAD
	$write("rd_val:%h", x_out_bypass_rd_val__h8910);
=======
	$write("rd_val:%h", x_out_bypass_rd_val__h8988);
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
	$write("rd_val:%h", x_out_bypass_rd_val__h9024);
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
    if (RST_N != `BSV_RESET_VALUE) if (WILL_FIRE_RL_rl_show_pipe) $write("}");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("        FBypass to Stage1: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("FBypass {");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_NOT_stage2_rg_full_14_51_OR_stage2_rg_stage_ETC___d302 == 2'd0)
	$write("FRd -");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_NOT_stage2_rg_full_14_51_OR_stage2_rg_stage_ETC___d302 != 2'd0)
<<<<<<< HEAD
<<<<<<< HEAD
	$write("FRd %0d ", x_out_fbypass_rd__h9058);
=======
	$write("FRd %0d ", x_out_fbypass_rd__h9136);
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
	$write("FRd %0d ", x_out_fbypass_rd__h9172);
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_NOT_stage2_rg_full_14_51_OR_stage2_rg_stage_ETC___d302 == 2'd0)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_NOT_stage2_rg_full_14_51_OR_stage2_rg_stage_ETC___d302 == 2'd1)
	$write("-");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  IF_NOT_stage2_rg_full_14_51_OR_stage2_rg_stage_ETC___d302 != 2'd0 &&
	  IF_NOT_stage2_rg_full_14_51_OR_stage2_rg_stage_ETC___d302 != 2'd1)
<<<<<<< HEAD
<<<<<<< HEAD
	$write("frd_val:%h", x_out_fbypass_rd_val__h9059);
=======
	$write("frd_val:%h", x_out_fbypass_rd_val__h9137);
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
	$write("frd_val:%h", x_out_fbypass_rd_val__h9173);
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
    if (RST_N != `BSV_RESET_VALUE) if (WILL_FIRE_RL_rl_show_pipe) $write("}");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe)
	$display("    Stage1: pc 0x%08h instr 0x%08h priv %0d",
		 stage1_rg_stage_input[401:338],
		 stage1_rg_stage_input[263:232],
		 rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("        ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d340)
	$write("Output_Stage1",
	       " BUSY pc:%h",
	       stage1_rg_stage_input[401:338]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d322 &&
	  NOT_IF_stage2_rg_full_14_THEN_IF_stage2_rg_sta_ETC___d727)
	$write("Output_Stage1",
	       " NONPIPE: pc:%h",
	       stage1_rg_stage_input[401:338]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stage1_rg_full_19_AND_NOT_stage1_rg_stage_inpu_ETC___d914)
	$write("Output_Stage1");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full)
	$write("Output_Stage1", " EMPTY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d340)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d322 &&
	  NOT_IF_stage2_rg_full_14_THEN_IF_stage2_rg_sta_ETC___d727)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stage1_rg_full_19_AND_NOT_stage1_rg_stage_inpu_ETC___d914)
	$write(" PIPE: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d340)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d322 &&
	  NOT_IF_stage2_rg_full_14_THEN_IF_stage2_rg_sta_ETC___d727)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  NOT_stage1_rg_stage_input_20_BITS_335_TO_334_2_ETC___d731 &&
	  (!stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d322 ||
	   IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d911) &&
	  IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d992 == 4'd0)
	$write("CONTROL_DISCARD");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  NOT_stage1_rg_stage_input_20_BITS_335_TO_334_2_ETC___d731 &&
	  (!stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d322 ||
	   IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d911) &&
	  IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d992 == 4'd1)
	$write("CONTROL_STRAIGHT");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  NOT_stage1_rg_stage_input_20_BITS_335_TO_334_2_ETC___d731 &&
	  (!stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d322 ||
	   IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d911) &&
	  IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d992 == 4'd2)
	$write("CONTROL_BRANCH");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  NOT_stage1_rg_stage_input_20_BITS_335_TO_334_2_ETC___d731 &&
	  (!stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d322 ||
	   IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d911) &&
	  IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d992 == 4'd3)
	$write("CONTROL_CSRR_W");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  NOT_stage1_rg_stage_input_20_BITS_335_TO_334_2_ETC___d731 &&
	  (!stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d322 ||
	   IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d911) &&
	  IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d992 == 4'd4)
	$write("CONTROL_CSRR_S_or_C");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  NOT_stage1_rg_stage_input_20_BITS_335_TO_334_2_ETC___d731 &&
	  (!stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d322 ||
	   IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d911) &&
	  IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d992 == 4'd5)
	$write("CONTROL_FENCE");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  NOT_stage1_rg_stage_input_20_BITS_335_TO_334_2_ETC___d731 &&
	  (!stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d322 ||
	   IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d911) &&
	  IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d992 == 4'd6)
	$write("CONTROL_FENCE_I");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  NOT_stage1_rg_stage_input_20_BITS_335_TO_334_2_ETC___d731 &&
	  (!stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d322 ||
	   IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d911) &&
	  IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d992 == 4'd7)
	$write("CONTROL_SFENCE_VMA");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  NOT_stage1_rg_stage_input_20_BITS_335_TO_334_2_ETC___d731 &&
	  (!stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d322 ||
	   IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d911) &&
	  IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d992 == 4'd8)
	$write("CONTROL_MRET");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  NOT_stage1_rg_stage_input_20_BITS_335_TO_334_2_ETC___d731 &&
	  (!stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d322 ||
	   IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d911) &&
	  IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d992 == 4'd9)
	$write("CONTROL_SRET");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  NOT_stage1_rg_stage_input_20_BITS_335_TO_334_2_ETC___d731 &&
	  (!stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d322 ||
	   IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d911) &&
	  IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d992 == 4'd10)
	$write("CONTROL_URET");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  NOT_stage1_rg_stage_input_20_BITS_335_TO_334_2_ETC___d731 &&
	  (!stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d322 ||
	   IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d911) &&
	  IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d992 == 4'd11)
	$write("CONTROL_WFI");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  NOT_stage1_rg_stage_input_20_BITS_335_TO_334_2_ETC___d731 &&
	  NOT_stage1_rg_stage_input_20_BITS_335_TO_334_2_ETC___d1065)
	$write("CONTROL_TRAP");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d340)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d322 &&
	  NOT_IF_stage2_rg_full_14_THEN_IF_stage2_rg_sta_ETC___d727)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stage1_rg_full_19_AND_NOT_stage1_rg_stage_inpu_ETC___d914)
	$write(" ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d340)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d322 &&
	  NOT_IF_stage2_rg_full_14_THEN_IF_stage2_rg_sta_ETC___d727)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stage1_rg_full_19_AND_NOT_stage1_rg_stage_inpu_ETC___d914)
	$write("data_to_Stage 2 {pc:%h  instr:%h  priv:%0d\n",
	       stage1_rg_stage_input[401:338],
	       stage1_rg_stage_input[263:232],
	       rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d340)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d322 &&
	  NOT_IF_stage2_rg_full_14_THEN_IF_stage2_rg_sta_ETC___d727)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stage1_rg_full_19_AND_NOT_stage1_rg_stage_inpu_ETC___d914)
	$write("            op_stage2:");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d340)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d322 &&
	  NOT_IF_stage2_rg_full_14_THEN_IF_stage2_rg_sta_ETC___d727)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  NOT_stage1_rg_stage_input_20_BITS_335_TO_334_2_ETC___d731 &&
	  (!stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d322 ||
	   IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d911) &&
	  IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d1086 == 3'd0)
	$write("OP_Stage2_ALU");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  NOT_stage1_rg_stage_input_20_BITS_335_TO_334_2_ETC___d731 &&
	  (!stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d322 ||
	   IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d911) &&
	  IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d1086 == 3'd1)
	$write("OP_Stage2_LD");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  NOT_stage1_rg_stage_input_20_BITS_335_TO_334_2_ETC___d731 &&
	  (!stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d322 ||
	   IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d911) &&
	  IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d1086 == 3'd2)
	$write("OP_Stage2_ST");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  NOT_stage1_rg_stage_input_20_BITS_335_TO_334_2_ETC___d731 &&
	  (!stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d322 ||
	   IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d911) &&
	  IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d1086 == 3'd3)
	$write("OP_Stage2_M");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  NOT_stage1_rg_stage_input_20_BITS_335_TO_334_2_ETC___d731 &&
	  (!stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d322 ||
	   IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d911) &&
	  IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d1086 == 3'd4)
	$write("OP_Stage2_AMO");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  NOT_stage1_rg_stage_input_20_BITS_335_TO_334_2_ETC___d731 &&
	  (!stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d322 ||
	   IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d911) &&
	  IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d1086 !=
	  3'd0 &&
	  IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d1086 !=
	  3'd1 &&
	  IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d1086 !=
	  3'd2 &&
	  IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d1086 !=
	  3'd3 &&
	  IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d1086 != 3'd4)
	$write("OP_Stage2_FD");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d340)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d322 &&
	  NOT_IF_stage2_rg_full_14_THEN_IF_stage2_rg_sta_ETC___d727)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stage1_rg_full_19_AND_NOT_stage1_rg_stage_inpu_ETC___d914)
<<<<<<< HEAD
<<<<<<< HEAD
	$write("  rd:%0d\n", x_out_data_to_stage2_rd__h9370);
=======
	$write("  rd:%0d\n", x_out_data_to_stage2_rd__h9448);
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
	$write("  rd:%0d\n", x_out_data_to_stage2_rd__h9484);
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d340)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d322 &&
	  NOT_IF_stage2_rg_full_14_THEN_IF_stage2_rg_sta_ETC___d727)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stage1_rg_full_19_AND_NOT_stage1_rg_stage_inpu_ETC___d914)
	$write("            addr:%h  val1:%h  val2:%h  val3:%h}",
<<<<<<< HEAD
<<<<<<< HEAD
	       x_out_data_to_stage2_addr__h9371,
	       x_out_data_to_stage2_val1__h9372,
	       x_out_data_to_stage2_val2__h9373,
	       x_out_data_to_stage2_val3__h9374);
=======
	       x_out_data_to_stage2_addr__h9449,
	       x_out_data_to_stage2_val1__h9450,
	       x_out_data_to_stage2_val2__h9451,
	       x_out_data_to_stage2_val3__h9452);
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
	       x_out_data_to_stage2_addr__h9485,
	       x_out_data_to_stage2_val1__h9486,
	       x_out_data_to_stage2_val2__h9487,
	       x_out_data_to_stage2_val3__h9488);
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d340)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d322 &&
	  NOT_IF_stage2_rg_full_14_THEN_IF_stage2_rg_sta_ETC___d727)
	$write(" ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stage1_rg_full_19_AND_NOT_stage1_rg_stage_inpu_ETC___d914)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d340)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d322 &&
	  NOT_IF_stage2_rg_full_14_THEN_IF_stage2_rg_sta_ETC___d727 &&
	  IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d992 == 4'd0)
	$write("CONTROL_DISCARD");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d322 &&
	  NOT_IF_stage2_rg_full_14_THEN_IF_stage2_rg_sta_ETC___d727 &&
	  IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d992 == 4'd1)
	$write("CONTROL_STRAIGHT");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d322 &&
	  NOT_IF_stage2_rg_full_14_THEN_IF_stage2_rg_sta_ETC___d727 &&
	  IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d992 == 4'd2)
	$write("CONTROL_BRANCH");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d322 &&
	  NOT_IF_stage2_rg_full_14_THEN_IF_stage2_rg_sta_ETC___d727 &&
	  IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d992 == 4'd3)
	$write("CONTROL_CSRR_W");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d322 &&
	  NOT_IF_stage2_rg_full_14_THEN_IF_stage2_rg_sta_ETC___d727 &&
	  IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d992 == 4'd4)
	$write("CONTROL_CSRR_S_or_C");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d322 &&
	  NOT_IF_stage2_rg_full_14_THEN_IF_stage2_rg_sta_ETC___d727 &&
	  IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d992 == 4'd5)
	$write("CONTROL_FENCE");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d322 &&
	  NOT_IF_stage2_rg_full_14_THEN_IF_stage2_rg_sta_ETC___d727 &&
	  IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d992 == 4'd6)
	$write("CONTROL_FENCE_I");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d322 &&
	  NOT_IF_stage2_rg_full_14_THEN_IF_stage2_rg_sta_ETC___d727 &&
	  IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d992 == 4'd7)
	$write("CONTROL_SFENCE_VMA");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d322 &&
	  NOT_IF_stage2_rg_full_14_THEN_IF_stage2_rg_sta_ETC___d727 &&
	  IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d992 == 4'd8)
	$write("CONTROL_MRET");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d322 &&
	  NOT_IF_stage2_rg_full_14_THEN_IF_stage2_rg_sta_ETC___d727 &&
	  IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d992 == 4'd9)
	$write("CONTROL_SRET");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d322 &&
	  NOT_IF_stage2_rg_full_14_THEN_IF_stage2_rg_sta_ETC___d727 &&
	  IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d992 == 4'd10)
	$write("CONTROL_URET");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d322 &&
	  NOT_IF_stage2_rg_full_14_THEN_IF_stage2_rg_sta_ETC___d727 &&
	  IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d992 == 4'd11)
	$write("CONTROL_WFI");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d1344)
	$write("CONTROL_TRAP");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stage1_rg_full_19_AND_NOT_stage1_rg_stage_inpu_ETC___d914)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d340)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d322 &&
	  NOT_IF_stage2_rg_full_14_THEN_IF_stage2_rg_sta_ETC___d727)
	$write(" ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stage1_rg_full_19_AND_NOT_stage1_rg_stage_inpu_ETC___d914)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d340)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d322 &&
	  NOT_IF_stage2_rg_full_14_THEN_IF_stage2_rg_sta_ETC___d727)
	$write("Trap_Info { ", "epc: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stage1_rg_full_19_AND_NOT_stage1_rg_stage_inpu_ETC___d914)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d340)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d322 &&
	  NOT_IF_stage2_rg_full_14_THEN_IF_stage2_rg_sta_ETC___d727)
	$write("'h%h", stage1_rg_stage_input[401:338]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stage1_rg_full_19_AND_NOT_stage1_rg_stage_inpu_ETC___d914)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d340)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d322 &&
	  NOT_IF_stage2_rg_full_14_THEN_IF_stage2_rg_sta_ETC___d727)
	$write(", ", "exc_code: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stage1_rg_full_19_AND_NOT_stage1_rg_stage_inpu_ETC___d914)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d340)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d322 &&
	  NOT_IF_stage2_rg_full_14_THEN_IF_stage2_rg_sta_ETC___d727)
<<<<<<< HEAD
<<<<<<< HEAD
	$write("'h%h", x_out_trap_info_exc_code__h12876);
=======
	$write("'h%h", x_out_trap_info_exc_code__h12954);
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
	$write("'h%h", x_out_trap_info_exc_code__h12990);
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stage1_rg_full_19_AND_NOT_stage1_rg_stage_inpu_ETC___d914)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d340)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d322 &&
	  NOT_IF_stage2_rg_full_14_THEN_IF_stage2_rg_sta_ETC___d727)
	$write(", ", "tval: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stage1_rg_full_19_AND_NOT_stage1_rg_stage_inpu_ETC___d914)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d340)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d322 &&
	  NOT_IF_stage2_rg_full_14_THEN_IF_stage2_rg_sta_ETC___d727)
<<<<<<< HEAD
<<<<<<< HEAD
	$write("'h%h", value__h12921, " }");
=======
	$write("'h%h", value__h12999, " }");
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
	$write("'h%h", value__h13035, " }");
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stage1_rg_full_19_AND_NOT_stage1_rg_stage_inpu_ETC___d914)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d340)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  NOT_stage1_rg_stage_input_20_BITS_335_TO_334_2_ETC___d731 &&
	  !IF_IF_stage1_rg_stage_input_20_BITS_151_TO_145_ETC___d1405)
<<<<<<< HEAD
<<<<<<< HEAD
	$write("\n        redirect next_pc:%h", x_out_next_pc__h9318);
=======
	$write("\n        redirect next_pc:%h", x_out_next_pc__h9396);
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
	$write("\n        redirect next_pc:%h", x_out_next_pc__h9432);
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stage1_rg_full &&
	  NOT_stage1_rg_stage_input_20_BITS_335_TO_334_2_ETC___d731 &&
	  IF_IF_stage1_rg_stage_input_20_BITS_151_TO_145_ETC___d1405)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stage1_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe)
	$display("    StageD: pc 0x%08h instr 0x%08h priv %0d epoch %0d",
		 stageD_rg_data[233:170],
<<<<<<< HEAD
<<<<<<< HEAD
		 x_out_data_to_stage1_instr__h14043,
=======
		 x_out_data_to_stage1_instr__h14121,
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
		 x_out_data_to_stage1_instr__h14157,
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
		 stageD_rg_data[167:166],
		 stageD_rg_data[169:168]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("        ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("Output_StageD");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageD_rg_full) $write(" PIPE: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stageD_rg_full) $write(" EMPTY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageD_rg_full && stageD_rg_data[164])
	$write("data_to_Stage1 {pc:%0h  priv:%0d  epoch:%0d",
	       stageD_rg_data[233:170],
	       stageD_rg_data[167:166],
	       stageD_rg_data[169:168]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageD_rg_full && !stageD_rg_data[164])
	$write("data_to_Stage1 {pc:%0h  priv:%0d  epoch:%0d",
	       stageD_rg_data[233:170],
	       stageD_rg_data[167:166],
	       stageD_rg_data[169:168]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stageD_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageD_rg_full && stageD_rg_data[164])
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageD_rg_full &&
	  !stageD_rg_data[164] &&
	  stageD_rg_data[165])
	$write("  instr_C:%0h", stageD_rg_data[79:64]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageD_rg_full &&
	  !stageD_rg_data[164] &&
	  !stageD_rg_data[165])
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stageD_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageD_rg_full && stageD_rg_data[164])
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageD_rg_full && !stageD_rg_data[164])
	$write("  instr:%0h  pred_pc:%0h",
<<<<<<< HEAD
<<<<<<< HEAD
	       x_out_data_to_stage1_instr__h14043,
=======
	       x_out_data_to_stage1_instr__h14121,
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
	       x_out_data_to_stage1_instr__h14157,
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
	       stageD_rg_data[63:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stageD_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageD_rg_full && stageD_rg_data[164])
	$write("  ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageD_rg_full && !stageD_rg_data[164])
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stageD_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageD_rg_full &&
	  stageD_rg_data[164] &&
	  stageD_rg_data[163:160] == 4'd0)
	$write("INSTRUCTION_ADDR_MISALIGNED");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageD_rg_full &&
	  stageD_rg_data[164] &&
	  stageD_rg_data[163:160] == 4'd1)
	$write("INSTRUCTION_ACCESS_FAULT");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageD_rg_full &&
	  stageD_rg_data[164] &&
	  stageD_rg_data[163:160] == 4'd2)
	$write("ILLEGAL_INSTRUCTION");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageD_rg_full &&
	  stageD_rg_data[164] &&
	  stageD_rg_data[163:160] == 4'd3)
	$write("BREAKPOINT");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageD_rg_full &&
	  stageD_rg_data[164] &&
	  stageD_rg_data[163:160] == 4'd4)
	$write("LOAD_ADDR_MISALIGNED");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageD_rg_full &&
	  stageD_rg_data[164] &&
	  stageD_rg_data[163:160] == 4'd5)
	$write("LOAD_ACCESS_FAULT");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageD_rg_full &&
	  stageD_rg_data[164] &&
	  stageD_rg_data[163:160] == 4'd6)
	$write("STORE_AMO_ADDR_MISALIGNED");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageD_rg_full &&
	  stageD_rg_data[164] &&
	  stageD_rg_data[163:160] == 4'd7)
	$write("STORE_AMO_ACCESS_FAULT");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageD_rg_full &&
	  stageD_rg_data[164] &&
	  stageD_rg_data[163:160] == 4'd8)
	$write("ECALL_FROM_U");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageD_rg_full &&
	  stageD_rg_data[164] &&
	  stageD_rg_data[163:160] == 4'd9)
	$write("ECALL_FROM_S");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageD_rg_full &&
	  stageD_rg_data[164] &&
	  stageD_rg_data[163:160] == 4'd11)
	$write("ECALL_FROM_M");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageD_rg_full &&
	  stageD_rg_data[164] &&
	  stageD_rg_data[163:160] == 4'd12)
	$write("INSTRUCTION_PAGE_FAULT");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageD_rg_full &&
	  stageD_rg_data[164] &&
	  stageD_rg_data[163:160] == 4'd13)
	$write("LOAD_PAGE_FAULT");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageD_rg_full &&
	  stageD_rg_data[164] &&
	  stageD_rg_data[163:160] == 4'd15)
	$write("STORE_AMO_PAGE_FAULT");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageD_rg_full &&
	  stageD_rg_data[164] &&
	  stageD_rg_data[163:160] != 4'd0 &&
	  stageD_rg_data[163:160] != 4'd1 &&
	  stageD_rg_data[163:160] != 4'd2 &&
	  stageD_rg_data[163:160] != 4'd3 &&
	  stageD_rg_data[163:160] != 4'd4 &&
	  stageD_rg_data[163:160] != 4'd5 &&
	  stageD_rg_data[163:160] != 4'd6 &&
	  stageD_rg_data[163:160] != 4'd7 &&
	  stageD_rg_data[163:160] != 4'd8 &&
	  stageD_rg_data[163:160] != 4'd9 &&
	  stageD_rg_data[163:160] != 4'd11 &&
	  stageD_rg_data[163:160] != 4'd12 &&
	  stageD_rg_data[163:160] != 4'd13 &&
	  stageD_rg_data[163:160] != 4'd15)
	$write("unknown trap Exc_Code %d", stageD_rg_data[163:160]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageD_rg_full && !stageD_rg_data[164])
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stageD_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageD_rg_full && stageD_rg_data[164])
	$write(" tval %0h", stageD_rg_data[159:96]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageD_rg_full && !stageD_rg_data[164])
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stageD_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageD_rg_full) $write("}");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stageD_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe)
	$display("    StageF: pc 0x%08h instr 0x%08h priv %0d epoch %0d",
		 imem_rg_pc,
<<<<<<< HEAD
<<<<<<< HEAD
		 d_instr__h21667,
=======
		 d_instr__h21745,
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
		 d_instr__h21781,
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
		 stageF_rg_priv,
		 stageF_rg_epoch);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("        ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("Output_StageF");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageF_rg_full &&
	  (!near_mem$imem_valid ||
	   NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9_80_ETC___d1834))
	$write(" BUSY: pc:%h", imem_rg_pc);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageF_rg_full &&
	  near_mem$imem_valid &&
	  near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9_805_OR_ETC___d1840)
	$write(" PIPE: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stageF_rg_full) $write(" EMPTY");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageF_rg_full &&
	  (!near_mem$imem_valid ||
	   NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9_80_ETC___d1834))
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageF_rg_full &&
	  near_mem$imem_valid &&
	  near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9_805_OR_ETC___d1840)
	$write("data_to_StageD {pc:%h  priv:%0d  epoch:%0d",
	       imem_rg_pc,
	       stageF_rg_priv,
	       stageF_rg_epoch);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stageF_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageF_rg_full &&
	  (!near_mem$imem_valid ||
	   NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9_80_ETC___d1834))
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageF_rg_full &&
	  near_mem$imem_valid &&
	  near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9_805_OR_ETC___d1840 &&
	  near_mem$imem_exc)
	$write("  ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stageF_rg_full_823_AND_near_mem_imem_valid_AND_ETC___d1849)
	$write("  instr:%h  pred_pc:%h",
<<<<<<< HEAD
<<<<<<< HEAD
	       d_instr__h21667,
=======
	       d_instr__h21745,
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
	       d_instr__h21781,
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
	       stageF_branch_predictor$predict_rsp);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stageF_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageF_rg_full &&
	  (!near_mem$imem_valid ||
	   NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9_80_ETC___d1834))
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stageF_rg_full_823_AND_near_mem_imem_valid_AND_ETC___d1855)
	$write("INSTRUCTION_ADDR_MISALIGNED");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stageF_rg_full_823_AND_near_mem_imem_valid_AND_ETC___d1859)
	$write("INSTRUCTION_ACCESS_FAULT");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stageF_rg_full_823_AND_near_mem_imem_valid_AND_ETC___d1863)
	$write("ILLEGAL_INSTRUCTION");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stageF_rg_full_823_AND_near_mem_imem_valid_AND_ETC___d1867)
	$write("BREAKPOINT");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stageF_rg_full_823_AND_near_mem_imem_valid_AND_ETC___d1871)
	$write("LOAD_ADDR_MISALIGNED");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stageF_rg_full_823_AND_near_mem_imem_valid_AND_ETC___d1875)
	$write("LOAD_ACCESS_FAULT");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stageF_rg_full_823_AND_near_mem_imem_valid_AND_ETC___d1879)
	$write("STORE_AMO_ADDR_MISALIGNED");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stageF_rg_full_823_AND_near_mem_imem_valid_AND_ETC___d1883)
	$write("STORE_AMO_ACCESS_FAULT");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stageF_rg_full_823_AND_near_mem_imem_valid_AND_ETC___d1887)
	$write("ECALL_FROM_U");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stageF_rg_full_823_AND_near_mem_imem_valid_AND_ETC___d1891)
	$write("ECALL_FROM_S");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stageF_rg_full_823_AND_near_mem_imem_valid_AND_ETC___d1895)
	$write("ECALL_FROM_M");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stageF_rg_full_823_AND_near_mem_imem_valid_AND_ETC___d1899)
	$write("INSTRUCTION_PAGE_FAULT");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stageF_rg_full_823_AND_near_mem_imem_valid_AND_ETC___d1903)
	$write("LOAD_PAGE_FAULT");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stageF_rg_full_823_AND_near_mem_imem_valid_AND_ETC___d1907)
	$write("STORE_AMO_PAGE_FAULT");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageF_rg_full &&
	  near_mem_imem_valid_AND_near_mem_imem_pc_EQ_im_ETC___d1936)
	$write("unknown trap Exc_Code %d", near_mem$imem_exc_code);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe &&
	  stageF_rg_full_823_AND_near_mem_imem_valid_AND_ETC___d1849)
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stageF_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageF_rg_full &&
	  (!near_mem$imem_valid ||
	   NOT_near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9_80_ETC___d1834))
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && stageF_rg_full &&
	  near_mem$imem_valid &&
	  near_mem_imem_pc_EQ_imem_rg_pc_PLUS_2_9_805_OR_ETC___d1840)
	$write("}");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe && !stageF_rg_full) $write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_show_pipe) $display("----------------");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_mip_cmd &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$display("%0d: CPU.rl_stage1_mip_cmd: MIP new 0x%0h, old 0x%0h",
		 csr_regfile$read_csr_mcycle,
		 csr_regfile$csr_mip_read,
		 rg_prev_mip);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_debug_run_redundant &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$display("%0d: CPU.rl_debug_run_redundant",
		 csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_debug_run_redundant)
	$display("%0d: CPU.debug_run_redundant: CPU already running.",
		 csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_debug_halt_redundant &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$display("%0d: CPU.rl_debug_halt_redundant",
		 csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_debug_halt_redundant)
	$display("%0d: CPU.rl_debug_halt_redundant: CPU already halted.",
		 csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_debug_halt_redundant) $write("    state = ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_debug_halt_redundant && rg_state == 4'd0)
	$write("CPU_RESET1");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_debug_halt_redundant && rg_state == 4'd1)
	$write("CPU_RESET2");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_debug_halt_redundant && rg_state == 4'd2)
	$write("CPU_GDB_PAUSING");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_debug_halt_redundant && rg_state == 4'd3)
	$write("CPU_DEBUG_MODE");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_debug_halt_redundant && rg_state == 4'd4)
	$write("CPU_RUNNING");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_debug_halt_redundant && rg_state == 4'd5)
	$write("CPU_TRAP");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_debug_halt_redundant && rg_state == 4'd6)
	$write("CPU_SPLIT_FETCH");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_debug_halt_redundant && rg_state == 4'd7)
	$write("CPU_CSRRX_RESTART");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_debug_halt_redundant && rg_state == 4'd8)
	$write("CPU_FENCE_I");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_debug_halt_redundant && rg_state == 4'd9)
	$write("CPU_FENCE");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_debug_halt_redundant && rg_state == 4'd10)
	$write("CPU_SFENCE_VMA");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_debug_halt_redundant && rg_state != 4'd0 &&
	  rg_state != 4'd1 &&
	  rg_state != 4'd2 &&
	  rg_state != 4'd3 &&
	  rg_state != 4'd4 &&
	  rg_state != 4'd5 &&
	  rg_state != 4'd6 &&
	  rg_state != 4'd7 &&
	  rg_state != 4'd8 &&
	  rg_state != 4'd9 &&
	  rg_state != 4'd10)
	$write("CPU_WFI_PAUSED");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_debug_halt_redundant) $write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_debug_read_gpr &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$display("%0d: CPU.rl_debug_read_gpr: reg %0d => 0x%0h",
		 csr_regfile$read_csr_mcycle,
		 f_gpr_reqs$D_OUT[68:64],
		 gpr_regfile$read_rs1_port2);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_debug_write_gpr &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$display("%0d: CPU.rl_debug_write_gpr: reg %0d <= 0x%0h",
		 csr_regfile$read_csr_mcycle,
		 f_gpr_reqs$D_OUT[68:64],
		 f_gpr_reqs$D_OUT[63:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_debug_gpr_access_busy &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$display("%0d: CPU.rl_debug_gpr_access_busy",
		 csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_debug_read_fpr &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$display("%0d: CPU.rl_debug_read_fpr: reg %0d => 0x%0h",
		 csr_regfile$read_csr_mcycle,
		 f_fpr_reqs$D_OUT[68:64],
		 fpr_regfile$read_rs1_port2);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_debug_write_fpr &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$display("%0d: CPU.rl_debug_write_fpr: reg %0d <= 0x%0h",
		 csr_regfile$read_csr_mcycle,
		 f_fpr_reqs$D_OUT[68:64],
		 f_fpr_reqs$D_OUT[63:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_debug_fpr_access_busy &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$display("%0d: CPU.rl_debug_fpr_access_busy",
		 csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_debug_read_csr &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$display("%0d: CPU.rl_debug_read_csr: csr %0d => 0x%0h",
		 csr_regfile$read_csr_mcycle,
		 f_csr_reqs$D_OUT[75:64],
		 csr_regfile$read_csr_port2[63:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_debug_run &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$display("%0d: CPU.rl_debug_run", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_debug_run &&
	  NOT_cfg_verbosity_read__8_ULE_1_993___d1994)
	$display("%0d: fav_update_epoch: %0d -> %0d",
		 csr_regfile$read_csr_mcycle,
		 rg_epoch,
<<<<<<< HEAD
<<<<<<< HEAD
		 v__h23141);
=======
		 v__h23219);
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
		 v__h23255);
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_debug_run &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$write("    CPU_StageF.enq:  pc:0x%0h  epoch:%0d  priv:%0d",
	       csr_regfile$read_dpc,
<<<<<<< HEAD
<<<<<<< HEAD
	       v__h23141,
=======
	       v__h23219,
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
	       v__h23255,
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
	       rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_debug_run &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$write("  sstatus_SUM:%0d  mstatus_MXR:%0d  satp:0x%0h  m_old_pc:",
	       csr_regfile$read_sstatus[18],
	       csr_regfile$read_mstatus[19],
	       csr_regfile$read_satp);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_debug_run &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$write("tagged Invalid ", "");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_debug_run &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_debug_run)
	$display("%0d: CPU.rl_debug_run: restart at PC = 0x%0h",
		 csr_regfile$read_csr_mcycle,
		 csr_regfile$read_dpc);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_debug_run &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$display("%0d: CPU.rl_debug_run: 'run' from dpc 0x%0h",
		 csr_regfile$read_csr_mcycle,
		 csr_regfile$read_dpc);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_debug_write_csr &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$display("%0d: CPU.rl_debug_write_csr: csr 0x%0h 0x%0h <= 0x%0h",
		 csr_regfile$read_csr_mcycle,
		 f_csr_reqs$D_OUT[75:64],
		 f_csr_reqs$D_OUT[63:0],
		 csr_regfile$mav_csr_write);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_debug_csr_access_busy &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$display("%0d: CPU.rl_debug_csr_access_busy",
		 csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_CSRR_W &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$display("%0d: CPU.rl_stage1_CSRR_W", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_CSRR_W && csr_regfile$access_permitted_1 &&
	  cur_verbosity__h3292 == 4'd1)
	$display("instret:%0d  PC:0x%0h  instr:0x%0h  priv:%0d",
		 csr_regfile$read_csr_minstret,
		 stage1_rg_stage_input[401:338],
		 stage1_rg_stage_input[263:232],
		 rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_CSRR_W && csr_regfile$access_permitted_1 &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$display("    S1: write CSRRW/CSRRWI Rs1 %0d Rs1_val 0x%0h csr 0x%0h csr_val 0x%0h Rd %0d",
		 stage1_rg_stage_input_BITS_263_TO_232__q1[19:15],
<<<<<<< HEAD
<<<<<<< HEAD
		 rs1_val__h30843,
=======
		 rs1_val__h31065,
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
		 rs1_val__h31101,
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
		 stage1_rg_stage_input_BITS_263_TO_232__q1[31:20],
		 csr_regfile$read_csr[63:0],
		 stage1_rg_stage_input_BITS_263_TO_232__q1[11:7]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_CSRR_W && !csr_regfile$access_permitted_1 &&
	  cur_verbosity__h3292 == 4'd1)
	$display("instret:%0d  PC:0x%0h  instr:0x%0h  priv:%0d",
		 csr_regfile$read_csr_minstret,
		 stage1_rg_stage_input[401:338],
		 stage1_rg_stage_input[263:232],
		 rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_CSRR_W && !csr_regfile$access_permitted_1 &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$display("    rl_stage1_CSRR_W: Trap on CSR permissions: Rs1 %0d Rs1_val 0x%0h csr 0x%0h Rd %0d",
		 stage1_rg_stage_input_BITS_263_TO_232__q1[19:15],
<<<<<<< HEAD
<<<<<<< HEAD
		 rs1_val__h30843,
=======
		 rs1_val__h31065,
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
		 rs1_val__h31101,
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
		 stage1_rg_stage_input_BITS_263_TO_232__q1[31:20],
		 stage1_rg_stage_input_BITS_263_TO_232__q1[11:7]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_CSRR_S_or_C &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$display("%0d: CPU.rl_stage1_CSRR_S_or_C",
		 csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_CSRR_S_or_C &&
	  csr_regfile$access_permitted_2 &&
	  cur_verbosity__h3292 == 4'd1)
	$display("instret:%0d  PC:0x%0h  instr:0x%0h  priv:%0d",
		 csr_regfile$read_csr_minstret,
		 stage1_rg_stage_input[401:338],
		 stage1_rg_stage_input[263:232],
		 rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_CSRR_S_or_C &&
	  csr_regfile$access_permitted_2 &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$display("    S1: write CSRR_S_or_C: Rs1 %0d Rs1_val 0x%0h csr 0x%0h csr_val 0x%0h Rd %0d",
		 stage1_rg_stage_input_BITS_263_TO_232__q1[19:15],
<<<<<<< HEAD
<<<<<<< HEAD
		 rs1_val__h31435,
=======
		 rs1_val__h31657,
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
		 rs1_val__h31693,
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
		 stage1_rg_stage_input_BITS_263_TO_232__q1[31:20],
		 csr_regfile$read_csr[63:0],
		 stage1_rg_stage_input_BITS_263_TO_232__q1[11:7]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_CSRR_S_or_C &&
	  !csr_regfile$access_permitted_2 &&
	  cur_verbosity__h3292 == 4'd1)
	$display("instret:%0d  PC:0x%0h  instr:0x%0h  priv:%0d",
		 csr_regfile$read_csr_minstret,
		 stage1_rg_stage_input[401:338],
		 stage1_rg_stage_input[263:232],
		 rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_CSRR_S_or_C &&
	  !csr_regfile$access_permitted_2 &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$display("    rl_stage1_CSRR_S_or_C: Trap on CSR permissions: Rs1 %0d Rs1_val 0x%0h csr 0x%0h Rd %0d",
		 stage1_rg_stage_input_BITS_263_TO_232__q1[19:15],
<<<<<<< HEAD
<<<<<<< HEAD
		 rs1_val__h31435,
=======
		 rs1_val__h31657,
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
		 rs1_val__h31693,
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
		 stage1_rg_stage_input_BITS_263_TO_232__q1[31:20],
		 stage1_rg_stage_input_BITS_263_TO_232__q1[11:7]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_xRET &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$display("%0d: CPU.rl_stage1_xRET", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_xRET && cur_verbosity__h3292 == 4'd1)
	$display("instret:%0d  PC:0x%0h  instr:0x%0h  priv:%0d",
		 csr_regfile$read_csr_minstret,
		 stage1_rg_stage_input[401:338],
		 stage1_rg_stage_input[263:232],
		 rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_xRET && cur_verbosity__h3292 != 4'd0)
	$display("    xRET: next_pc:0x%0h  new mstatus:0x%0h  new priv:%0d",
		 csr_regfile$csr_ret_actions[129:66],
		 csr_regfile$csr_ret_actions[63:0],
		 csr_regfile$csr_ret_actions[65:64]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_FENCE_I &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$display("%0d: CPU.rl_stage1_FENCE_I", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_FENCE_I && cur_verbosity__h3292 == 4'd1)
	$display("instret:%0d  PC:0x%0h  instr:0x%0h  priv:%0d",
		 csr_regfile$read_csr_minstret,
		 stage1_rg_stage_input[401:338],
		 stage1_rg_stage_input[263:232],
		 rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_FENCE_I &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$display("%0d: CPU.rl_stage1_FENCE_I", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_FENCE &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$display("%0d: CPU.rl_stage1_FENCE", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_FENCE && cur_verbosity__h3292 == 4'd1)
	$display("instret:%0d  PC:0x%0h  instr:0x%0h  priv:%0d",
		 csr_regfile$read_csr_minstret,
		 stage1_rg_stage_input[401:338],
		 stage1_rg_stage_input[263:232],
		 rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_FENCE &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$display("%0d: CPU.rl_stage1_FENCE", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_WFI &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$display("%0d: CPU.rl_stage1_WFI", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_WFI && cur_verbosity__h3292 == 4'd1)
	$display("instret:%0d  PC:0x%0h  instr:0x%0h  priv:%0d",
		 csr_regfile$read_csr_minstret,
		 stage1_rg_stage_input[401:338],
		 stage1_rg_stage_input[263:232],
		 rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_WFI &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$display("    CPU.rl_stage1_WFI");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_trap &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$display("%0d: CPU.rl_stage1_trap", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_trap && cur_verbosity__h3292 == 4'd1)
	$display("instret:%0d  PC:0x%0h  instr:0x%0h  priv:%0d",
		 csr_regfile$read_csr_minstret,
		 stage1_rg_stage_input[401:338],
		 stage1_rg_stage_input[263:232],
		 rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_trap && cur_verbosity__h3292 != 4'd0)
	$display("%0d: CPU.rl_stage1_trap: priv:%0d  mcause:0x%0h  epc:0x%0h",
		 csr_regfile$read_csr_mcycle,
		 rg_cur_priv,
		 csr_regfile$csr_trap_actions[65:2],
		 stage1_rg_stage_input[401:338]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_trap && cur_verbosity__h3292 != 4'd0)
	$display("    tval:0x%0h  new pc:0x%0h  new mstatus:0x%0h",
<<<<<<< HEAD
<<<<<<< HEAD
		 value__h12921,
=======
		 value__h12999,
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
		 csr_regfile$csr_trap_actions[193:130],
		 csr_regfile$csr_trap_actions[129:66]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_WFI &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$display("%0d: CPU.rl_stage1_WFI", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
<<<<<<< HEAD
      if (WILL_FIRE_RL_rl_stage1_WFI && cur_verbosity__h3308 == 4'd1)
=======
      if (WILL_FIRE_RL_rl_stage1_WFI && cur_verbosity__h3292 == 4'd1)
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
	$display("instret:%0d  PC:0x%0h  instr:0x%0h  priv:%0d",
		 csr_regfile$read_csr_minstret,
		 stage1_rg_stage_input[401:338],
		 stage1_rg_stage_input[263:232],
		 rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_WFI &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$display("    CPU.rl_stage1_WFI");
    if (RST_N != `BSV_RESET_VALUE)
=======
		 value__h13035,
		 csr_regfile$csr_trap_actions[193:130],
		 csr_regfile$csr_trap_actions[129:66]);
    if (RST_N != `BSV_RESET_VALUE)
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
      if (WILL_FIRE_RL_rl_trap_BREAK_to_Debug_Mode &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$display("%0d: CPU.rl_trap_BREAK_to_Debug_Mode",
		 csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_trap_BREAK_to_Debug_Mode)
	$display("%0d: CPU.rl_trap_BREAK_to_Debug_Mode: PC 0x%08h instr 0x%08h",
		 csr_regfile$read_csr_mcycle,
		 stage1_rg_stage_input[401:338],
		 stage1_rg_stage_input[263:232]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_trap_BREAK_to_Debug_Mode &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$display("    Flushing caches");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_BREAK_cache_flush_finish &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$display("%0d: CPU.rl_BREAK_cache_flush_finish",
		 csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_stop &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$display("%0d: CPU.rl_stage1_stop", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_stop && rg_stop_req)
	$display("%0d: CPU.rl_stage1_stop: Stop for debugger. minstret %0d priv %0d PC 0x%0h instr 0x%0h",
		 csr_regfile$read_csr_mcycle,
		 csr_regfile$read_csr_minstret,
		 rg_cur_priv,
		 stage1_rg_stage_input[401:338],
		 stage1_rg_stage_input[263:232]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_stop && rg_stop_req)
	$display("CPI: %0d.%0d = (%0d/%0d) since last 'continue'",
<<<<<<< HEAD
<<<<<<< HEAD
		 cpi__h39945,
		 cpifrac__h39946,
		 delta_CPI_cycles__h39941,
		 _theResult____h39943);
=======
		 cpi__h40167,
		 cpifrac__h40168,
		 delta_CPI_cycles__h40163,
		 _theResult____h40165);
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
		 cpi__h40203,
		 cpifrac__h40204,
		 delta_CPI_cycles__h40199,
		 _theResult____h40201);
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_stop && !rg_stop_req)
	$display("%0d: CPU.rl_stage1_stop: Stop after single-step. PC = 0x%08h",
		 csr_regfile$read_csr_mcycle,
		 stage1_rg_stage_input[401:338]);
    if (WILL_FIRE_RL_imem_rl_assert_fail)
      $display("ERROR: CPU_Fetch_C: imem32.is_i32_not_i16 is False");
    if (WILL_FIRE_RL_imem_rl_assert_fail) $finish(32'd1);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_reset_complete && rg_run_on_reset &&
	  NOT_cfg_verbosity_read__8_ULE_1_993___d1994)
	$display("%0d: fav_update_epoch: %0d -> %0d",
		 csr_regfile$read_csr_mcycle,
		 rg_epoch,
<<<<<<< HEAD
<<<<<<< HEAD
		 v__h23141);
=======
		 v__h23219);
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
		 v__h23255);
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_reset_complete && rg_run_on_reset &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$write("    CPU_StageF.enq:  pc:0x%0h  epoch:%0d  priv:%0d",
	       soc_map$m_pc_reset_value,
<<<<<<< HEAD
<<<<<<< HEAD
	       v__h23141,
=======
	       v__h23219,
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
	       v__h23255,
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
	       rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_reset_complete && rg_run_on_reset &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$write("  sstatus_SUM:%0d  mstatus_MXR:%0d  satp:0x%0h  m_old_pc:",
	       csr_regfile$read_sstatus[18],
	       csr_regfile$read_mstatus[19],
	       csr_regfile$read_satp);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_reset_complete && rg_run_on_reset &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$write("tagged Invalid ", "");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_reset_complete && rg_run_on_reset &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_reset_complete && rg_run_on_reset)
	$display("%0d: CPU.rl_reset_complete: restart at PC = 0x%0h",
		 csr_regfile$read_csr_mcycle,
		 soc_map$m_pc_reset_value);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_reset_complete && !rg_run_on_reset)
	$display("%0d: CPU.rl_reset_complete: entering DEBUG_MODE",
		 csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$display("%0d: CPU.rl_pipe", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe && stage3_rg_full && stage3_rg_stage3[76] &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51 &&
	  stage3_rg_stage3[69])
	$display("    S3.fa_deq: write FRd 0x%0h, rd_val 0x%0h",
		 stage3_rg_stage3[75:71],
		 stage3_rg_stage3[63:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe && stage3_rg_full && stage3_rg_stage3[76] &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51 &&
	  !stage3_rg_stage3[69])
	$display("    S3.fa_deq: write GRd 0x%0h, rd_val 0x%0h",
		 stage3_rg_stage3[75:71],
		 stage3_rg_stage3[63:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd2 &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$write("    S3.enq: ");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd2 &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$write("data_to_Stage3 {pc:%h  instr:%h  priv:%0d\n",
	       stage2_rg_stage2[725:662],
	       stage2_rg_stage2[661:630],
	       stage2_rg_stage2[727:726]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd2 &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$write("        rd_valid:");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd2 &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51 &&
	  stage2_rg_stage2[629:627] != 3'd0 &&
	  IF_stage2_rg_stage2_15_BITS_629_TO_627_16_EQ_1_ETC___d166)
	$write("False");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd2 &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51 &&
	  (stage2_rg_stage2[629:627] == 3'd0 ||
	   IF_stage2_rg_stage2_15_BITS_629_TO_627_16_EQ_1_ETC___d176))
	$write("True");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd2 &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51 &&
	  stage2_rg_stage2[629:627] != 3'd0 &&
	  stage2_rg_stage2[629:627] != 3'd1 &&
	  stage2_rg_stage2[629:627] != 3'd4 &&
	  stage2_rg_stage2[629:627] != 3'd2 &&
	  stage2_rg_stage2[629:627] != 3'd3)
	$write("  fflags: %05b",
	       "'h%h",
<<<<<<< HEAD
<<<<<<< HEAD
	       x_out_data_to_stage3_fpr_flags__h8434);
=======
	       x_out_data_to_stage3_fpr_flags__h8512);
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
	       x_out_data_to_stage3_fpr_flags__h8548);
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd2 &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51 &&
	  (stage2_rg_stage2[629:627] == 3'd0 ||
	   stage2_rg_stage2[629:627] == 3'd1 ||
	   stage2_rg_stage2[629:627] == 3'd4 ||
	   stage2_rg_stage2[629:627] == 3'd2 ||
	   stage2_rg_stage2[629:627] == 3'd3))
	$write("");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd2 &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51 &&
	  stage2_rg_stage2[629:627] != 3'd0 &&
	  IF_stage2_rg_stage2_15_BITS_629_TO_627_16_EQ_1_ETC___d211)
	$write("  frd:%0d  rd_val:%h\n",
<<<<<<< HEAD
<<<<<<< HEAD
	       x_out_data_to_stage3_rd__h8431,
	       x_out_data_to_stage3_rd_val__h8435);
=======
	       x_out_data_to_stage3_rd__h8509,
	       x_out_data_to_stage3_rd_val__h8513);
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
	       x_out_data_to_stage3_rd__h8545,
	       x_out_data_to_stage3_rd_val__h8549);
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd2 &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51 &&
	  (stage2_rg_stage2[629:627] == 3'd0 ||
	   IF_stage2_rg_stage2_15_BITS_629_TO_627_16_EQ_1_ETC___d245))
	$write("  grd:%0d  rd_val:%h\n",
<<<<<<< HEAD
<<<<<<< HEAD
	       x_out_data_to_stage3_rd__h8431,
	       x_out_data_to_stage3_rd_val__h8435);
=======
	       x_out_data_to_stage3_rd__h8509,
	       x_out_data_to_stage3_rd_val__h8513);
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
	       x_out_data_to_stage3_rd__h8545,
	       x_out_data_to_stage3_rd_val__h8549);
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd2 &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  IF_stage2_rg_full_14_THEN_IF_stage2_rg_stage2__ETC___d150 == 2'd2 &&
	  cur_verbosity__h3292 == 4'd1)
	$display("instret:%0d  PC:0x%0h  instr:0x%0h  priv:%0d",
		 csr_regfile$read_csr_minstret,
		 stage2_rg_stage2[725:662],
		 stage2_rg_stage2[661:630],
		 rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  NOT_stage1_rg_stage_input_20_BITS_335_TO_334_2_ETC___d2163 &&
	  IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d992 == 4'd0 &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$display("    rl_pipe: Discarding stage1 due to redirection");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d2172 &&
	  IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d992 != 4'd0 &&
	  IF_NOT_stage1_rg_full_19_15_OR_NOT_stage1_rg_s_ETC___d2175 &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$display("    CPU_Stage2.enq (Data_Stage1_to_Stage2)");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  stage1_rg_stage_input_20_BITS_335_TO_334_21_EQ_ETC___d2172 &&
	  IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d992 != 4'd0 &&
	  IF_NOT_stage1_rg_full_19_15_OR_NOT_stage1_rg_s_ETC___d2175 &&
	  !IF_IF_stage1_rg_stage_input_20_BITS_151_TO_145_ETC___d1405 &&
	  NOT_cfg_verbosity_read__8_ULE_1_993___d1994)
	$display("%0d: fav_update_epoch: %0d -> %0d",
		 csr_regfile$read_csr_mcycle,
		 rg_epoch,
<<<<<<< HEAD
<<<<<<< HEAD
		 v__h23141);
=======
		 v__h23219);
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
		 v__h23255);
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d2330 &&
	  stageD_rg_full &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$display("    CPU_Stage1.enq: 0x%08h", stageD_rg_data[233:170]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d2371 &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$display("    CPU_StageD.enq (Data_StageF_to_StageD)");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d2371 &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$write("    CPU_StageF.enq:  pc:0x%0h  epoch:%0d  priv:%0d",
<<<<<<< HEAD
<<<<<<< HEAD
	       next_pc__h29548,
	       epoch__h29546,
=======
	       next_pc__h29626,
	       epoch__h29624,
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
	       next_pc__h29662,
	       epoch__h29660,
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
	       rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d2371 &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$write("  sstatus_SUM:%0d  mstatus_MXR:%0d  satp:0x%0h  m_old_pc:",
	       csr_regfile$read_sstatus[18],
	       csr_regfile$read_mstatus[19],
	       csr_regfile$read_satp);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d2371 &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51 &&
	  f_redirects$EMPTY_N)
	$write("tagged Valid ", "'h%h", f_redirects$D_OUT[127:64]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d2371 &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51 &&
	  !f_redirects$EMPTY_N)
	$write("tagged Invalid ", "");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_pipe &&
	  IF_stage1_rg_stage_input_20_BITS_335_TO_334_21_ETC___d2371 &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_SFENCE_VMA &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$display("%0d: CPU.rl_stage1_SFENCE_VMA",
		 csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_SFENCE_VMA && cur_verbosity__h3292 == 4'd1)
	$display("instret:%0d  PC:0x%0h  instr:0x%0h  priv:%0d",
		 csr_regfile$read_csr_minstret,
		 stage1_rg_stage_input[401:338],
		 stage1_rg_stage_input[263:232],
		 rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_SFENCE_VMA &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$display("%0d: CPU.rl_stage1_SFENCE_VMA",
		 csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_debug_halt &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$display("%0d: CPU.rl_debug_halt", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_debug_halt &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$display("%0d: CPU.rl_debug_halt", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage2_nonpipe &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$display("%0d: CPU.rl_stage2_nonpipe", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
<<<<<<< HEAD
      if (WILL_FIRE_RL_rl_stage2_nonpipe && cur_verbosity__h3308 == 4'd1)
=======
      if (WILL_FIRE_RL_rl_trap && cur_verbosity__h3292 == 4'd1)
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
	$display("instret:%0d  PC:0x%0h  instr:0x%0h  priv:%0d",
		 csr_regfile$read_csr_minstret,
		 value__h8614,
		 stage2_rg_stage2[661:630],
		 rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
<<<<<<< HEAD
      if (WILL_FIRE_RL_rl_stage2_nonpipe && cur_verbosity__h3308 != 4'd0)
=======
      if (WILL_FIRE_RL_rl_trap && cur_verbosity__h3292 != 4'd0)
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
	$display("    mcause:0x%0h  epc 0x%0h  tval:0x%0h  new pc 0x%0h, new mstatus 0x%0h",
		 csr_regfile$csr_trap_actions[65:2],
		 value__h8614,
		 value__h8675,
		 csr_regfile$csr_trap_actions[193:130],
		 csr_regfile$csr_trap_actions[129:66]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_restart_after_csrrx &&
	  NOT_cfg_verbosity_read__8_ULE_1_993___d1994)
	$display("%0d: fav_update_epoch: %0d -> %0d",
		 csr_regfile$read_csr_mcycle,
		 rg_epoch,
<<<<<<< HEAD
<<<<<<< HEAD
		 v__h23141);
=======
		 v__h23219);
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
		 v__h23255);
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_restart_after_csrrx &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$write("    CPU_StageF.enq:  pc:0x%0h  epoch:%0d  priv:%0d",
<<<<<<< HEAD
<<<<<<< HEAD
	       x_out_next_pc__h9318,
	       v__h23141,
=======
	       x_out_next_pc__h9396,
	       v__h23219,
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
	       x_out_next_pc__h9432,
	       v__h23255,
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
	       rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_restart_after_csrrx &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$write("  sstatus_SUM:%0d  mstatus_MXR:%0d  satp:0x%0h  m_old_pc:",
	       csr_regfile$read_sstatus[18],
	       csr_regfile$read_mstatus[19],
	       csr_regfile$read_satp);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_restart_after_csrrx &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$write("tagged Invalid ", "");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_restart_after_csrrx &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_restart_after_csrrx &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$display("%0d: rl_stage1_restart_after_csrrx: minstret:%0d  pc:%0x  cur_priv:%0d  epoch:%0d",
		 csr_regfile$read_csr_mcycle,
		 csr_regfile$read_csr_minstret,
<<<<<<< HEAD
<<<<<<< HEAD
		 x_out_next_pc__h9318,
		 rg_cur_priv,
		 v__h23141);
=======
		 x_out_next_pc__h9396,
		 rg_cur_priv,
		 v__h23219);
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
		 x_out_next_pc__h9432,
		 rg_cur_priv,
		 v__h23255);
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_finish_FENCE_I &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$display("%0d: CPU.rl_finish_FENCE_I", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_finish_FENCE_I &&
	  NOT_cfg_verbosity_read__8_ULE_1_993___d1994)
	$display("%0d: fav_update_epoch: %0d -> %0d",
		 csr_regfile$read_csr_mcycle,
		 rg_epoch,
<<<<<<< HEAD
<<<<<<< HEAD
		 v__h23141);
=======
		 v__h23219);
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
		 v__h23255);
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_finish_FENCE_I &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$write("    CPU_StageF.enq:  pc:0x%0h  epoch:%0d  priv:%0d",
	       rg_next_pc,
<<<<<<< HEAD
<<<<<<< HEAD
	       v__h23141,
=======
	       v__h23219,
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
	       v__h23255,
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
	       rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_finish_FENCE_I &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$write("  sstatus_SUM:%0d  mstatus_MXR:%0d  satp:0x%0h  m_old_pc:",
	       csr_regfile$read_sstatus[18],
	       csr_regfile$read_mstatus[19],
	       csr_regfile$read_satp);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_finish_FENCE_I &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$write("tagged Invalid ", "");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_finish_FENCE_I &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_finish_FENCE_I &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$display("    CPU.rl_finish_FENCE_I");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_finish_FENCE &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$display("%0d: CPU.rl_finish_FENCE", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_finish_FENCE &&
	  NOT_cfg_verbosity_read__8_ULE_1_993___d1994)
	$display("%0d: fav_update_epoch: %0d -> %0d",
		 csr_regfile$read_csr_mcycle,
		 rg_epoch,
<<<<<<< HEAD
<<<<<<< HEAD
		 v__h23141);
=======
		 v__h23219);
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
		 v__h23255);
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_finish_FENCE &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$write("    CPU_StageF.enq:  pc:0x%0h  epoch:%0d  priv:%0d",
	       rg_next_pc,
<<<<<<< HEAD
<<<<<<< HEAD
	       v__h23141,
=======
	       v__h23219,
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
	       v__h23255,
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
	       rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_finish_FENCE &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$write("  sstatus_SUM:%0d  mstatus_MXR:%0d  satp:0x%0h  m_old_pc:",
	       csr_regfile$read_sstatus[18],
	       csr_regfile$read_mstatus[19],
	       csr_regfile$read_satp);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_finish_FENCE &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$write("tagged Invalid ", "");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_finish_FENCE &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_finish_FENCE &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$display("    CPU.rl_finish_FENCE");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_finish_SFENCE_VMA &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$display("%0d: CPU.rl_finish_SFENCE_VMA",
		 csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_finish_SFENCE_VMA &&
	  NOT_cfg_verbosity_read__8_ULE_1_993___d1994)
	$display("%0d: fav_update_epoch: %0d -> %0d",
		 csr_regfile$read_csr_mcycle,
		 rg_epoch,
<<<<<<< HEAD
<<<<<<< HEAD
		 v__h23141);
=======
		 v__h23219);
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
		 v__h23255);
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_finish_SFENCE_VMA &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$write("    CPU_StageF.enq:  pc:0x%0h  epoch:%0d  priv:%0d",
	       rg_next_pc,
<<<<<<< HEAD
<<<<<<< HEAD
	       v__h23141,
=======
	       v__h23219,
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
	       v__h23255,
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
	       rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_finish_SFENCE_VMA &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$write("  sstatus_SUM:%0d  mstatus_MXR:%0d  satp:0x%0h  m_old_pc:",
	       csr_regfile$read_sstatus[18],
	       csr_regfile$read_mstatus[19],
	       csr_regfile$read_satp);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_finish_SFENCE_VMA &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$write("tagged Invalid ", "");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_finish_SFENCE_VMA &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_finish_SFENCE_VMA &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$display("    CPU.rl_finish_SFENCE_VMA");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_WFI_resume &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$display("%0d: CPU.rl_WFI_resume", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_WFI_resume && cur_verbosity__h3292 != 4'd0)
	$display("    WFI resume");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_WFI_resume &&
	  NOT_cfg_verbosity_read__8_ULE_1_993___d1994)
	$display("%0d: fav_update_epoch: %0d -> %0d",
		 csr_regfile$read_csr_mcycle,
		 rg_epoch,
<<<<<<< HEAD
<<<<<<< HEAD
		 v__h23141);
=======
		 v__h23219);
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
		 v__h23255);
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_WFI_resume &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$write("    CPU_StageF.enq:  pc:0x%0h  epoch:%0d  priv:%0d",
	       rg_next_pc,
<<<<<<< HEAD
<<<<<<< HEAD
	       v__h23141,
=======
	       v__h23219,
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
	       v__h23255,
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
	       rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_WFI_resume &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$write("  sstatus_SUM:%0d  mstatus_MXR:%0d  satp:0x%0h  m_old_pc:",
	       csr_regfile$read_sstatus[18],
	       csr_regfile$read_mstatus[19],
	       csr_regfile$read_satp);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_WFI_resume &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$write("tagged Invalid ", "");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_WFI_resume &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_trap_fetch &&
	  NOT_cfg_verbosity_read__8_ULE_1_993___d1994)
	$display("%0d: fav_update_epoch: %0d -> %0d",
		 csr_regfile$read_csr_mcycle,
		 rg_epoch,
<<<<<<< HEAD
<<<<<<< HEAD
		 v__h23141);
=======
		 v__h23219);
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
		 v__h23255);
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_trap_fetch &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$write("    CPU_StageF.enq:  pc:0x%0h  epoch:%0d  priv:%0d",
	       rg_next_pc,
<<<<<<< HEAD
<<<<<<< HEAD
	       v__h23141,
=======
	       v__h23219,
>>>>>>> Removed 'wid' from AXI4 Wr_Data structs. Regen'd SSITH RTL.
=======
	       v__h23255,
>>>>>>> remove a wid in MMU_Cache; regen SSITH RTL
	       rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_trap_fetch &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$write("  sstatus_SUM:%0d  mstatus_MXR:%0d  satp:0x%0h  m_old_pc:",
	       rg_sstatus_SUM,
	       rg_mstatus_MXR,
	       csr_regfile$read_satp);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_trap_fetch &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$write("tagged Invalid ", "");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_trap_fetch &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$write("\n");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_reset_from_WFI &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$display("%0d: CPU.rl_reset_from_WFI", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_reset_from_Debug_Module)
	$display("%0d: CPU.rl_reset_from_Debug_Module",
		 csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_interrupt &&
	  NOT_IF_csr_regfile_read_csr_minstret__5_ULT_cf_ETC___d51)
	$display("%0d: CPU.rl_stage1_interrupt", csr_regfile$read_csr_mcycle);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_interrupt && cur_verbosity__h3292 == 4'd1)
	$display("instret:%0d  PC:0x%0h  instr:0x%0h  priv:%0d",
		 csr_regfile$read_csr_minstret,
		 stage1_rg_stage_input[401:338],
		 stage1_rg_stage_input[263:232],
		 rg_cur_priv);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_stage1_interrupt && cur_verbosity__h3292 != 4'd0)
	$display("%0d: CPU.rl_stage1_interrupt: epc 0x%0h  next PC 0x%0h  new_priv %0d  new mstatus 0x%0h",
		 csr_regfile$read_csr_mcycle,
		 stage1_rg_stage_input[401:338],
		 csr_regfile$csr_trap_actions[193:130],
		 csr_regfile$csr_trap_actions[1:0],
		 csr_regfile$csr_trap_actions[129:66]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_reset_start)
	$display("================================================================");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_reset_start)
	$write("CPU: Bluespec  RISC-V  Flute  v3.0");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_reset_start) $display(" (RV64)");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_reset_start)
	$display("Copyright (c) 2016-2019 Bluespec, Inc. All Rights Reserved.");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_reset_start)
	$display("================================================================");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_rl_reset_start && cur_verbosity__h3292 != 4'd0)
	$display("%0d: CPU.rl_reset_start", csr_regfile$read_csr_mcycle);
  end
  // synopsys translate_on
endmodule  // mkCPU

