
Dev Board CubeMX.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006c98  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000144  08006da8  08006da8  00016da8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006eec  08006eec  00020010  2**0
                  CONTENTS
  4 .ARM          00000000  08006eec  08006eec  00020010  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006eec  08006eec  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006eec  08006eec  00016eec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006ef0  08006ef0  00016ef0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  08006ef4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000011d4  20000010  08006f04  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200011e4  08006f04  000211e4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014b74  00000000  00000000  00020039  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003931  00000000  00000000  00034bad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001358  00000000  00000000  000384e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000011b0  00000000  00000000  00039838  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019f27  00000000  00000000  0003a9e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000153b4  00000000  00000000  0005490f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000978a9  00000000  00000000  00069cc3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0010156c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004e3c  00000000  00000000  001015bc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000010 	.word	0x20000010
 800012c:	00000000 	.word	0x00000000
 8000130:	08006d90 	.word	0x08006d90

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000014 	.word	0x20000014
 800014c:	08006d90 	.word	0x08006d90

08000150 <servo_init>:

static TIM_HandleTypeDef htim2;
static void MX_TIM2_Init(void);
static void Error_Handler(void);

void servo_init(){
 8000150:	b580      	push	{r7, lr}
 8000152:	af00      	add	r7, sp, #0
	MX_TIM2_Init();
 8000154:	f000 f81e 	bl	8000194 <MX_TIM2_Init>
}
 8000158:	bf00      	nop
 800015a:	bd80      	pop	{r7, pc}

0800015c <set_servo_pos>:



// Set Speed of the motor
void set_servo_pos(uint32_t pos){
 800015c:	b580      	push	{r7, lr}
 800015e:	b082      	sub	sp, #8
 8000160:	af00      	add	r7, sp, #0
 8000162:	6078      	str	r0, [r7, #4]
	// Motor speed PWM 50 Hz 100 Ticks at 5000 Hz
	TIM2->CCR4 = 1000 - (pos/3 + 58);
 8000164:	687b      	ldr	r3, [r7, #4]
 8000166:	4a09      	ldr	r2, [pc, #36]	; (800018c <set_servo_pos+0x30>)
 8000168:	fba2 2303 	umull	r2, r3, r2, r3
 800016c:	085b      	lsrs	r3, r3, #1
 800016e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000172:	f5c3 736b 	rsb	r3, r3, #940	; 0x3ac
 8000176:	3302      	adds	r3, #2
 8000178:	6413      	str	r3, [r2, #64]	; 0x40
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 800017a:	210c      	movs	r1, #12
 800017c:	4804      	ldr	r0, [pc, #16]	; (8000190 <set_servo_pos+0x34>)
 800017e:	f003 fef5 	bl	8003f6c <HAL_TIM_PWM_Start>
}
 8000182:	bf00      	nop
 8000184:	3708      	adds	r7, #8
 8000186:	46bd      	mov	sp, r7
 8000188:	bd80      	pop	{r7, pc}
 800018a:	bf00      	nop
 800018c:	aaaaaaab 	.word	0xaaaaaaab
 8000190:	2000002c 	.word	0x2000002c

08000194 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000194:	b580      	push	{r7, lr}
 8000196:	b08e      	sub	sp, #56	; 0x38
 8000198:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800019a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800019e:	2200      	movs	r2, #0
 80001a0:	601a      	str	r2, [r3, #0]
 80001a2:	605a      	str	r2, [r3, #4]
 80001a4:	609a      	str	r2, [r3, #8]
 80001a6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80001a8:	f107 0320 	add.w	r3, r7, #32
 80001ac:	2200      	movs	r2, #0
 80001ae:	601a      	str	r2, [r3, #0]
 80001b0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80001b2:	1d3b      	adds	r3, r7, #4
 80001b4:	2200      	movs	r2, #0
 80001b6:	601a      	str	r2, [r3, #0]
 80001b8:	605a      	str	r2, [r3, #4]
 80001ba:	609a      	str	r2, [r3, #8]
 80001bc:	60da      	str	r2, [r3, #12]
 80001be:	611a      	str	r2, [r3, #16]
 80001c0:	615a      	str	r2, [r3, #20]
 80001c2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80001c4:	4b2d      	ldr	r3, [pc, #180]	; (800027c <MX_TIM2_Init+0xe8>)
 80001c6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80001ca:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 160-1;
 80001cc:	4b2b      	ldr	r3, [pc, #172]	; (800027c <MX_TIM2_Init+0xe8>)
 80001ce:	229f      	movs	r2, #159	; 0x9f
 80001d0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80001d2:	4b2a      	ldr	r3, [pc, #168]	; (800027c <MX_TIM2_Init+0xe8>)
 80001d4:	2200      	movs	r2, #0
 80001d6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 80001d8:	4b28      	ldr	r3, [pc, #160]	; (800027c <MX_TIM2_Init+0xe8>)
 80001da:	f240 32e7 	movw	r2, #999	; 0x3e7
 80001de:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80001e0:	4b26      	ldr	r3, [pc, #152]	; (800027c <MX_TIM2_Init+0xe8>)
 80001e2:	2200      	movs	r2, #0
 80001e4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80001e6:	4b25      	ldr	r3, [pc, #148]	; (800027c <MX_TIM2_Init+0xe8>)
 80001e8:	2200      	movs	r2, #0
 80001ea:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80001ec:	4823      	ldr	r0, [pc, #140]	; (800027c <MX_TIM2_Init+0xe8>)
 80001ee:	f003 fdcb 	bl	8003d88 <HAL_TIM_Base_Init>
 80001f2:	4603      	mov	r3, r0
 80001f4:	2b00      	cmp	r3, #0
 80001f6:	d001      	beq.n	80001fc <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 80001f8:	f000 f842 	bl	8000280 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80001fc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000200:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000202:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000206:	4619      	mov	r1, r3
 8000208:	481c      	ldr	r0, [pc, #112]	; (800027c <MX_TIM2_Init+0xe8>)
 800020a:	f004 f97b 	bl	8004504 <HAL_TIM_ConfigClockSource>
 800020e:	4603      	mov	r3, r0
 8000210:	2b00      	cmp	r3, #0
 8000212:	d001      	beq.n	8000218 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8000214:	f000 f834 	bl	8000280 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000218:	4818      	ldr	r0, [pc, #96]	; (800027c <MX_TIM2_Init+0xe8>)
 800021a:	f003 fe57 	bl	8003ecc <HAL_TIM_PWM_Init>
 800021e:	4603      	mov	r3, r0
 8000220:	2b00      	cmp	r3, #0
 8000222:	d001      	beq.n	8000228 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8000224:	f000 f82c 	bl	8000280 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000228:	2300      	movs	r3, #0
 800022a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800022c:	2300      	movs	r3, #0
 800022e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000230:	f107 0320 	add.w	r3, r7, #32
 8000234:	4619      	mov	r1, r3
 8000236:	4811      	ldr	r0, [pc, #68]	; (800027c <MX_TIM2_Init+0xe8>)
 8000238:	f004 fcf0 	bl	8004c1c <HAL_TIMEx_MasterConfigSynchronization>
 800023c:	4603      	mov	r3, r0
 800023e:	2b00      	cmp	r3, #0
 8000240:	d001      	beq.n	8000246 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8000242:	f000 f81d 	bl	8000280 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000246:	2360      	movs	r3, #96	; 0x60
 8000248:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800024a:	2300      	movs	r3, #0
 800024c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800024e:	2300      	movs	r3, #0
 8000250:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000252:	2300      	movs	r3, #0
 8000254:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000256:	1d3b      	adds	r3, r7, #4
 8000258:	220c      	movs	r2, #12
 800025a:	4619      	mov	r1, r3
 800025c:	4807      	ldr	r0, [pc, #28]	; (800027c <MX_TIM2_Init+0xe8>)
 800025e:	f004 f893 	bl	8004388 <HAL_TIM_PWM_ConfigChannel>
 8000262:	4603      	mov	r3, r0
 8000264:	2b00      	cmp	r3, #0
 8000266:	d001      	beq.n	800026c <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8000268:	f000 f80a 	bl	8000280 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800026c:	4803      	ldr	r0, [pc, #12]	; (800027c <MX_TIM2_Init+0xe8>)
 800026e:	f001 f84f 	bl	8001310 <HAL_TIM_MspPostInit>

}
 8000272:	bf00      	nop
 8000274:	3738      	adds	r7, #56	; 0x38
 8000276:	46bd      	mov	sp, r7
 8000278:	bd80      	pop	{r7, pc}
 800027a:	bf00      	nop
 800027c:	2000002c 	.word	0x2000002c

08000280 <Error_Handler>:

static void Error_Handler(void)
{
 8000280:	b480      	push	{r7}
 8000282:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000284:	b672      	cpsid	i
}
 8000286:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000288:	e7fe      	b.n	8000288 <Error_Handler+0x8>

0800028a <current_sense_init>:
static void Error_Handler(void);

ADC_HandleTypeDef hadc1;
ADC_HandleTypeDef hadc2;

void current_sense_init(){
 800028a:	b580      	push	{r7, lr}
 800028c:	af00      	add	r7, sp, #0
	MX_ADC1_Init();
 800028e:	f000 f835 	bl	80002fc <MX_ADC1_Init>
}
 8000292:	bf00      	nop
 8000294:	bd80      	pop	{r7, pc}
	...

08000298 <current_sense_read>:

uint16_t current_sense_read(){
 8000298:	b580      	push	{r7, lr}
 800029a:	b082      	sub	sp, #8
 800029c:	af00      	add	r7, sp, #0
	// read
	uint16_t raw;
	HAL_ADC_Start(&hadc1);
 800029e:	4808      	ldr	r0, [pc, #32]	; (80002c0 <current_sense_read+0x28>)
 80002a0:	f001 fb8c 	bl	80019bc <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, 5);
 80002a4:	2105      	movs	r1, #5
 80002a6:	4806      	ldr	r0, [pc, #24]	; (80002c0 <current_sense_read+0x28>)
 80002a8:	f001 fc36 	bl	8001b18 <HAL_ADC_PollForConversion>
	raw = HAL_ADC_GetValue(&hadc1);
 80002ac:	4804      	ldr	r0, [pc, #16]	; (80002c0 <current_sense_read+0x28>)
 80002ae:	f001 fd39 	bl	8001d24 <HAL_ADC_GetValue>
 80002b2:	4603      	mov	r3, r0
 80002b4:	80fb      	strh	r3, [r7, #6]
	return raw;
 80002b6:	88fb      	ldrh	r3, [r7, #6]
}
 80002b8:	4618      	mov	r0, r3
 80002ba:	3708      	adds	r7, #8
 80002bc:	46bd      	mov	sp, r7
 80002be:	bd80      	pop	{r7, pc}
 80002c0:	20000074 	.word	0x20000074

080002c4 <pot_sense_init>:

void pot_sense_init(){
 80002c4:	b580      	push	{r7, lr}
 80002c6:	af00      	add	r7, sp, #0
	MX_ADC2_Init();
 80002c8:	f000 f856 	bl	8000378 <MX_ADC2_Init>
}
 80002cc:	bf00      	nop
 80002ce:	bd80      	pop	{r7, pc}

080002d0 <pot_sense_read>:

uint16_t pot_sense_read(){
 80002d0:	b580      	push	{r7, lr}
 80002d2:	b082      	sub	sp, #8
 80002d4:	af00      	add	r7, sp, #0
	// read
	HAL_ADC_Start(&hadc2);
 80002d6:	4808      	ldr	r0, [pc, #32]	; (80002f8 <pot_sense_read+0x28>)
 80002d8:	f001 fb70 	bl	80019bc <HAL_ADC_Start>
	uint16_t raw;
	HAL_ADC_PollForConversion(&hadc2, 5);
 80002dc:	2105      	movs	r1, #5
 80002de:	4806      	ldr	r0, [pc, #24]	; (80002f8 <pot_sense_read+0x28>)
 80002e0:	f001 fc1a 	bl	8001b18 <HAL_ADC_PollForConversion>
	raw = HAL_ADC_GetValue(&hadc2);
 80002e4:	4804      	ldr	r0, [pc, #16]	; (80002f8 <pot_sense_read+0x28>)
 80002e6:	f001 fd1d 	bl	8001d24 <HAL_ADC_GetValue>
 80002ea:	4603      	mov	r3, r0
 80002ec:	80fb      	strh	r3, [r7, #6]
	return raw;
 80002ee:	88fb      	ldrh	r3, [r7, #6]
}
 80002f0:	4618      	mov	r0, r3
 80002f2:	3708      	adds	r7, #8
 80002f4:	46bd      	mov	sp, r7
 80002f6:	bd80      	pop	{r7, pc}
 80002f8:	200000a4 	.word	0x200000a4

080002fc <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80002fc:	b580      	push	{r7, lr}
 80002fe:	b084      	sub	sp, #16
 8000300:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000302:	1d3b      	adds	r3, r7, #4
 8000304:	2200      	movs	r2, #0
 8000306:	601a      	str	r2, [r3, #0]
 8000308:	605a      	str	r2, [r3, #4]
 800030a:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800030c:	4b18      	ldr	r3, [pc, #96]	; (8000370 <MX_ADC1_Init+0x74>)
 800030e:	4a19      	ldr	r2, [pc, #100]	; (8000374 <MX_ADC1_Init+0x78>)
 8000310:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000312:	4b17      	ldr	r3, [pc, #92]	; (8000370 <MX_ADC1_Init+0x74>)
 8000314:	2200      	movs	r2, #0
 8000316:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000318:	4b15      	ldr	r3, [pc, #84]	; (8000370 <MX_ADC1_Init+0x74>)
 800031a:	2200      	movs	r2, #0
 800031c:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800031e:	4b14      	ldr	r3, [pc, #80]	; (8000370 <MX_ADC1_Init+0x74>)
 8000320:	2200      	movs	r2, #0
 8000322:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000324:	4b12      	ldr	r3, [pc, #72]	; (8000370 <MX_ADC1_Init+0x74>)
 8000326:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 800032a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800032c:	4b10      	ldr	r3, [pc, #64]	; (8000370 <MX_ADC1_Init+0x74>)
 800032e:	2200      	movs	r2, #0
 8000330:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8000332:	4b0f      	ldr	r3, [pc, #60]	; (8000370 <MX_ADC1_Init+0x74>)
 8000334:	2201      	movs	r2, #1
 8000336:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000338:	480d      	ldr	r0, [pc, #52]	; (8000370 <MX_ADC1_Init+0x74>)
 800033a:	f001 fa67 	bl	800180c <HAL_ADC_Init>
 800033e:	4603      	mov	r3, r0
 8000340:	2b00      	cmp	r3, #0
 8000342:	d001      	beq.n	8000348 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8000344:	f000 f856 	bl	80003f4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000348:	2304      	movs	r3, #4
 800034a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800034c:	2301      	movs	r3, #1
 800034e:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000350:	2300      	movs	r3, #0
 8000352:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000354:	1d3b      	adds	r3, r7, #4
 8000356:	4619      	mov	r1, r3
 8000358:	4805      	ldr	r0, [pc, #20]	; (8000370 <MX_ADC1_Init+0x74>)
 800035a:	f001 fcef 	bl	8001d3c <HAL_ADC_ConfigChannel>
 800035e:	4603      	mov	r3, r0
 8000360:	2b00      	cmp	r3, #0
 8000362:	d001      	beq.n	8000368 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8000364:	f000 f846 	bl	80003f4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000368:	bf00      	nop
 800036a:	3710      	adds	r7, #16
 800036c:	46bd      	mov	sp, r7
 800036e:	bd80      	pop	{r7, pc}
 8000370:	20000074 	.word	0x20000074
 8000374:	40012400 	.word	0x40012400

08000378 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8000378:	b580      	push	{r7, lr}
 800037a:	b084      	sub	sp, #16
 800037c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800037e:	1d3b      	adds	r3, r7, #4
 8000380:	2200      	movs	r2, #0
 8000382:	601a      	str	r2, [r3, #0]
 8000384:	605a      	str	r2, [r3, #4]
 8000386:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8000388:	4b18      	ldr	r3, [pc, #96]	; (80003ec <MX_ADC2_Init+0x74>)
 800038a:	4a19      	ldr	r2, [pc, #100]	; (80003f0 <MX_ADC2_Init+0x78>)
 800038c:	601a      	str	r2, [r3, #0]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800038e:	4b17      	ldr	r3, [pc, #92]	; (80003ec <MX_ADC2_Init+0x74>)
 8000390:	2200      	movs	r2, #0
 8000392:	609a      	str	r2, [r3, #8]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8000394:	4b15      	ldr	r3, [pc, #84]	; (80003ec <MX_ADC2_Init+0x74>)
 8000396:	2200      	movs	r2, #0
 8000398:	731a      	strb	r2, [r3, #12]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800039a:	4b14      	ldr	r3, [pc, #80]	; (80003ec <MX_ADC2_Init+0x74>)
 800039c:	2200      	movs	r2, #0
 800039e:	751a      	strb	r2, [r3, #20]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80003a0:	4b12      	ldr	r3, [pc, #72]	; (80003ec <MX_ADC2_Init+0x74>)
 80003a2:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 80003a6:	61da      	str	r2, [r3, #28]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80003a8:	4b10      	ldr	r3, [pc, #64]	; (80003ec <MX_ADC2_Init+0x74>)
 80003aa:	2200      	movs	r2, #0
 80003ac:	605a      	str	r2, [r3, #4]
  hadc2.Init.NbrOfConversion = 1;
 80003ae:	4b0f      	ldr	r3, [pc, #60]	; (80003ec <MX_ADC2_Init+0x74>)
 80003b0:	2201      	movs	r2, #1
 80003b2:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80003b4:	480d      	ldr	r0, [pc, #52]	; (80003ec <MX_ADC2_Init+0x74>)
 80003b6:	f001 fa29 	bl	800180c <HAL_ADC_Init>
 80003ba:	4603      	mov	r3, r0
 80003bc:	2b00      	cmp	r3, #0
 80003be:	d001      	beq.n	80003c4 <MX_ADC2_Init+0x4c>
  {
    Error_Handler();
 80003c0:	f000 f818 	bl	80003f4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 80003c4:	2305      	movs	r3, #5
 80003c6:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80003c8:	2301      	movs	r3, #1
 80003ca:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80003cc:	2300      	movs	r3, #0
 80003ce:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80003d0:	1d3b      	adds	r3, r7, #4
 80003d2:	4619      	mov	r1, r3
 80003d4:	4805      	ldr	r0, [pc, #20]	; (80003ec <MX_ADC2_Init+0x74>)
 80003d6:	f001 fcb1 	bl	8001d3c <HAL_ADC_ConfigChannel>
 80003da:	4603      	mov	r3, r0
 80003dc:	2b00      	cmp	r3, #0
 80003de:	d001      	beq.n	80003e4 <MX_ADC2_Init+0x6c>
  {
    Error_Handler();
 80003e0:	f000 f808 	bl	80003f4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80003e4:	bf00      	nop
 80003e6:	3710      	adds	r7, #16
 80003e8:	46bd      	mov	sp, r7
 80003ea:	bd80      	pop	{r7, pc}
 80003ec:	200000a4 	.word	0x200000a4
 80003f0:	40012800 	.word	0x40012800

080003f4 <Error_Handler>:

static void Error_Handler(void)
{
 80003f4:	b480      	push	{r7}
 80003f6:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80003f8:	b672      	cpsid	i
}
 80003fa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80003fc:	e7fe      	b.n	80003fc <Error_Handler+0x8>

080003fe <Error_Handler>:
#include "stm32f1xx_hal.h"
#include "cmsis_os.h"


static void Error_Handler(void)
{
 80003fe:	b480      	push	{r7}
 8000400:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000402:	b672      	cpsid	i
}
 8000404:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000406:	e7fe      	b.n	8000406 <Error_Handler+0x8>

08000408 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000408:	b580      	push	{r7, lr}
 800040a:	b08a      	sub	sp, #40	; 0x28
 800040c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800040e:	f107 0320 	add.w	r3, r7, #32
 8000412:	2200      	movs	r2, #0
 8000414:	601a      	str	r2, [r3, #0]
 8000416:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000418:	1d3b      	adds	r3, r7, #4
 800041a:	2200      	movs	r2, #0
 800041c:	601a      	str	r2, [r3, #0]
 800041e:	605a      	str	r2, [r3, #4]
 8000420:	609a      	str	r2, [r3, #8]
 8000422:	60da      	str	r2, [r3, #12]
 8000424:	611a      	str	r2, [r3, #16]
 8000426:	615a      	str	r2, [r3, #20]
 8000428:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800042a:	4b28      	ldr	r3, [pc, #160]	; (80004cc <MX_TIM3_Init+0xc4>)
 800042c:	4a28      	ldr	r2, [pc, #160]	; (80004d0 <MX_TIM3_Init+0xc8>)
 800042e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 8000-1;
 8000430:	4b26      	ldr	r3, [pc, #152]	; (80004cc <MX_TIM3_Init+0xc4>)
 8000432:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8000436:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000438:	4b24      	ldr	r3, [pc, #144]	; (80004cc <MX_TIM3_Init+0xc4>)
 800043a:	2200      	movs	r2, #0
 800043c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000-1;
 800043e:	4b23      	ldr	r3, [pc, #140]	; (80004cc <MX_TIM3_Init+0xc4>)
 8000440:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000444:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000446:	4b21      	ldr	r3, [pc, #132]	; (80004cc <MX_TIM3_Init+0xc4>)
 8000448:	2200      	movs	r2, #0
 800044a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800044c:	4b1f      	ldr	r3, [pc, #124]	; (80004cc <MX_TIM3_Init+0xc4>)
 800044e:	2200      	movs	r2, #0
 8000450:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000452:	481e      	ldr	r0, [pc, #120]	; (80004cc <MX_TIM3_Init+0xc4>)
 8000454:	f003 fd3a 	bl	8003ecc <HAL_TIM_PWM_Init>
 8000458:	4603      	mov	r3, r0
 800045a:	2b00      	cmp	r3, #0
 800045c:	d001      	beq.n	8000462 <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 800045e:	f7ff ffce 	bl	80003fe <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000462:	2300      	movs	r3, #0
 8000464:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000466:	2300      	movs	r3, #0
 8000468:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800046a:	f107 0320 	add.w	r3, r7, #32
 800046e:	4619      	mov	r1, r3
 8000470:	4816      	ldr	r0, [pc, #88]	; (80004cc <MX_TIM3_Init+0xc4>)
 8000472:	f004 fbd3 	bl	8004c1c <HAL_TIMEx_MasterConfigSynchronization>
 8000476:	4603      	mov	r3, r0
 8000478:	2b00      	cmp	r3, #0
 800047a:	d001      	beq.n	8000480 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 800047c:	f7ff ffbf 	bl	80003fe <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000480:	2360      	movs	r3, #96	; 0x60
 8000482:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000484:	2300      	movs	r3, #0
 8000486:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000488:	2300      	movs	r3, #0
 800048a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800048c:	2300      	movs	r3, #0
 800048e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000490:	1d3b      	adds	r3, r7, #4
 8000492:	2204      	movs	r2, #4
 8000494:	4619      	mov	r1, r3
 8000496:	480d      	ldr	r0, [pc, #52]	; (80004cc <MX_TIM3_Init+0xc4>)
 8000498:	f003 ff76 	bl	8004388 <HAL_TIM_PWM_ConfigChannel>
 800049c:	4603      	mov	r3, r0
 800049e:	2b00      	cmp	r3, #0
 80004a0:	d001      	beq.n	80004a6 <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 80004a2:	f7ff ffac 	bl	80003fe <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80004a6:	1d3b      	adds	r3, r7, #4
 80004a8:	220c      	movs	r2, #12
 80004aa:	4619      	mov	r1, r3
 80004ac:	4807      	ldr	r0, [pc, #28]	; (80004cc <MX_TIM3_Init+0xc4>)
 80004ae:	f003 ff6b 	bl	8004388 <HAL_TIM_PWM_ConfigChannel>
 80004b2:	4603      	mov	r3, r0
 80004b4:	2b00      	cmp	r3, #0
 80004b6:	d001      	beq.n	80004bc <MX_TIM3_Init+0xb4>
  {
    Error_Handler();
 80004b8:	f7ff ffa1 	bl	80003fe <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80004bc:	4803      	ldr	r0, [pc, #12]	; (80004cc <MX_TIM3_Init+0xc4>)
 80004be:	f000 ff27 	bl	8001310 <HAL_TIM_MspPostInit>

}
 80004c2:	bf00      	nop
 80004c4:	3728      	adds	r7, #40	; 0x28
 80004c6:	46bd      	mov	sp, r7
 80004c8:	bd80      	pop	{r7, pc}
 80004ca:	bf00      	nop
 80004cc:	200000d4 	.word	0x200000d4
 80004d0:	40000400 	.word	0x40000400

080004d4 <blinkers_init>:
uint8_t left_state  = 0;
uint8_t right_state = 0;



void blinkers_init(){
 80004d4:	b580      	push	{r7, lr}
 80004d6:	af00      	add	r7, sp, #0
	MX_TIM3_Init();
 80004d8:	f7ff ff96 	bl	8000408 <MX_TIM3_Init>
}
 80004dc:	bf00      	nop
 80004de:	bd80      	pop	{r7, pc}

080004e0 <set_blinkers>:

void set_blinkers(uint8_t hazard, uint8_t right, uint8_t left){
 80004e0:	b580      	push	{r7, lr}
 80004e2:	b082      	sub	sp, #8
 80004e4:	af00      	add	r7, sp, #0
 80004e6:	4603      	mov	r3, r0
 80004e8:	71fb      	strb	r3, [r7, #7]
 80004ea:	460b      	mov	r3, r1
 80004ec:	71bb      	strb	r3, [r7, #6]
 80004ee:	4613      	mov	r3, r2
 80004f0:	717b      	strb	r3, [r7, #5]
	if (hazard == 1 && hazard_state == 0){
 80004f2:	79fb      	ldrb	r3, [r7, #7]
 80004f4:	2b01      	cmp	r3, #1
 80004f6:	d106      	bne.n	8000506 <set_blinkers+0x26>
 80004f8:	4b1f      	ldr	r3, [pc, #124]	; (8000578 <set_blinkers+0x98>)
 80004fa:	781b      	ldrb	r3, [r3, #0]
 80004fc:	2b00      	cmp	r3, #0
 80004fe:	d102      	bne.n	8000506 <set_blinkers+0x26>
		hazards_on();
 8000500:	f000 f890 	bl	8000624 <hazards_on>
 8000504:	e033      	b.n	800056e <set_blinkers+0x8e>
	}
	else if (hazard == 0 && hazard_state == 1){
 8000506:	79fb      	ldrb	r3, [r7, #7]
 8000508:	2b00      	cmp	r3, #0
 800050a:	d106      	bne.n	800051a <set_blinkers+0x3a>
 800050c:	4b1a      	ldr	r3, [pc, #104]	; (8000578 <set_blinkers+0x98>)
 800050e:	781b      	ldrb	r3, [r3, #0]
 8000510:	2b01      	cmp	r3, #1
 8000512:	d102      	bne.n	800051a <set_blinkers+0x3a>
		hazards_off();
 8000514:	f000 f894 	bl	8000640 <hazards_off>
 8000518:	e029      	b.n	800056e <set_blinkers+0x8e>
	}
	else if (hazard == 0){
 800051a:	79fb      	ldrb	r3, [r7, #7]
 800051c:	2b00      	cmp	r3, #0
 800051e:	d126      	bne.n	800056e <set_blinkers+0x8e>
		if (left == 1 && left_state == 0){
 8000520:	797b      	ldrb	r3, [r7, #5]
 8000522:	2b01      	cmp	r3, #1
 8000524:	d106      	bne.n	8000534 <set_blinkers+0x54>
 8000526:	4b15      	ldr	r3, [pc, #84]	; (800057c <set_blinkers+0x9c>)
 8000528:	781b      	ldrb	r3, [r3, #0]
 800052a:	2b00      	cmp	r3, #0
 800052c:	d102      	bne.n	8000534 <set_blinkers+0x54>
			left_blinker_on();
 800052e:	f000 f829 	bl	8000584 <left_blinker_on>
 8000532:	e008      	b.n	8000546 <set_blinkers+0x66>
		}
		else if (left == 0 && left_state == 1){
 8000534:	797b      	ldrb	r3, [r7, #5]
 8000536:	2b00      	cmp	r3, #0
 8000538:	d105      	bne.n	8000546 <set_blinkers+0x66>
 800053a:	4b10      	ldr	r3, [pc, #64]	; (800057c <set_blinkers+0x9c>)
 800053c:	781b      	ldrb	r3, [r3, #0]
 800053e:	2b01      	cmp	r3, #1
 8000540:	d101      	bne.n	8000546 <set_blinkers+0x66>
			left_blinker_off();
 8000542:	f000 f837 	bl	80005b4 <left_blinker_off>
		}
		if (right == 1 && right_state == 0){
 8000546:	79bb      	ldrb	r3, [r7, #6]
 8000548:	2b01      	cmp	r3, #1
 800054a:	d106      	bne.n	800055a <set_blinkers+0x7a>
 800054c:	4b0c      	ldr	r3, [pc, #48]	; (8000580 <set_blinkers+0xa0>)
 800054e:	781b      	ldrb	r3, [r3, #0]
 8000550:	2b00      	cmp	r3, #0
 8000552:	d102      	bne.n	800055a <set_blinkers+0x7a>
			right_blinker_on();
 8000554:	f000 f83e 	bl	80005d4 <right_blinker_on>
 8000558:	e009      	b.n	800056e <set_blinkers+0x8e>
		}
		else if (right == 0 && right_state == 1){
 800055a:	79bb      	ldrb	r3, [r7, #6]
 800055c:	2b00      	cmp	r3, #0
 800055e:	d106      	bne.n	800056e <set_blinkers+0x8e>
 8000560:	4b07      	ldr	r3, [pc, #28]	; (8000580 <set_blinkers+0xa0>)
 8000562:	781b      	ldrb	r3, [r3, #0]
 8000564:	2b01      	cmp	r3, #1
 8000566:	d102      	bne.n	800056e <set_blinkers+0x8e>
			right_blinker_off();
 8000568:	f000 f84c 	bl	8000604 <right_blinker_off>
		}
	}
}
 800056c:	e7ff      	b.n	800056e <set_blinkers+0x8e>
 800056e:	bf00      	nop
 8000570:	3708      	adds	r7, #8
 8000572:	46bd      	mov	sp, r7
 8000574:	bd80      	pop	{r7, pc}
 8000576:	bf00      	nop
 8000578:	2000011c 	.word	0x2000011c
 800057c:	2000011d 	.word	0x2000011d
 8000580:	2000011e 	.word	0x2000011e

08000584 <left_blinker_on>:


void left_blinker_on(){
 8000584:	b580      	push	{r7, lr}
 8000586:	af00      	add	r7, sp, #0
	TIM3->CCR2 = 500;
 8000588:	4b07      	ldr	r3, [pc, #28]	; (80005a8 <left_blinker_on+0x24>)
 800058a:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800058e:	639a      	str	r2, [r3, #56]	; 0x38
	TIM3->RCR = 0;
 8000590:	4b05      	ldr	r3, [pc, #20]	; (80005a8 <left_blinker_on+0x24>)
 8000592:	2200      	movs	r2, #0
 8000594:	631a      	str	r2, [r3, #48]	; 0x30
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8000596:	2104      	movs	r1, #4
 8000598:	4804      	ldr	r0, [pc, #16]	; (80005ac <left_blinker_on+0x28>)
 800059a:	f003 fce7 	bl	8003f6c <HAL_TIM_PWM_Start>
	left_state = 1;
 800059e:	4b04      	ldr	r3, [pc, #16]	; (80005b0 <left_blinker_on+0x2c>)
 80005a0:	2201      	movs	r2, #1
 80005a2:	701a      	strb	r2, [r3, #0]
}
 80005a4:	bf00      	nop
 80005a6:	bd80      	pop	{r7, pc}
 80005a8:	40000400 	.word	0x40000400
 80005ac:	200000d4 	.word	0x200000d4
 80005b0:	2000011d 	.word	0x2000011d

080005b4 <left_blinker_off>:

void left_blinker_off(){
 80005b4:	b580      	push	{r7, lr}
 80005b6:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_2);
 80005b8:	2104      	movs	r1, #4
 80005ba:	4804      	ldr	r0, [pc, #16]	; (80005cc <left_blinker_off+0x18>)
 80005bc:	f003 fd78 	bl	80040b0 <HAL_TIM_PWM_Stop>
	left_state = 0;
 80005c0:	4b03      	ldr	r3, [pc, #12]	; (80005d0 <left_blinker_off+0x1c>)
 80005c2:	2200      	movs	r2, #0
 80005c4:	701a      	strb	r2, [r3, #0]
}
 80005c6:	bf00      	nop
 80005c8:	bd80      	pop	{r7, pc}
 80005ca:	bf00      	nop
 80005cc:	200000d4 	.word	0x200000d4
 80005d0:	2000011d 	.word	0x2000011d

080005d4 <right_blinker_on>:

void right_blinker_on(){
 80005d4:	b580      	push	{r7, lr}
 80005d6:	af00      	add	r7, sp, #0
	TIM3->CCR4 = 500;
 80005d8:	4b07      	ldr	r3, [pc, #28]	; (80005f8 <right_blinker_on+0x24>)
 80005da:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80005de:	641a      	str	r2, [r3, #64]	; 0x40
	TIM3->RCR = 0;
 80005e0:	4b05      	ldr	r3, [pc, #20]	; (80005f8 <right_blinker_on+0x24>)
 80005e2:	2200      	movs	r2, #0
 80005e4:	631a      	str	r2, [r3, #48]	; 0x30
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 80005e6:	210c      	movs	r1, #12
 80005e8:	4804      	ldr	r0, [pc, #16]	; (80005fc <right_blinker_on+0x28>)
 80005ea:	f003 fcbf 	bl	8003f6c <HAL_TIM_PWM_Start>
	right_state = 1;
 80005ee:	4b04      	ldr	r3, [pc, #16]	; (8000600 <right_blinker_on+0x2c>)
 80005f0:	2201      	movs	r2, #1
 80005f2:	701a      	strb	r2, [r3, #0]
}
 80005f4:	bf00      	nop
 80005f6:	bd80      	pop	{r7, pc}
 80005f8:	40000400 	.word	0x40000400
 80005fc:	200000d4 	.word	0x200000d4
 8000600:	2000011e 	.word	0x2000011e

08000604 <right_blinker_off>:

void right_blinker_off(){
 8000604:	b580      	push	{r7, lr}
 8000606:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_4);
 8000608:	210c      	movs	r1, #12
 800060a:	4804      	ldr	r0, [pc, #16]	; (800061c <right_blinker_off+0x18>)
 800060c:	f003 fd50 	bl	80040b0 <HAL_TIM_PWM_Stop>
	right_state = 0;
 8000610:	4b03      	ldr	r3, [pc, #12]	; (8000620 <right_blinker_off+0x1c>)
 8000612:	2200      	movs	r2, #0
 8000614:	701a      	strb	r2, [r3, #0]
}
 8000616:	bf00      	nop
 8000618:	bd80      	pop	{r7, pc}
 800061a:	bf00      	nop
 800061c:	200000d4 	.word	0x200000d4
 8000620:	2000011e 	.word	0x2000011e

08000624 <hazards_on>:


void hazards_on(){
 8000624:	b580      	push	{r7, lr}
 8000626:	af00      	add	r7, sp, #0
	left_blinker_on();
 8000628:	f7ff ffac 	bl	8000584 <left_blinker_on>
	right_blinker_on();
 800062c:	f7ff ffd2 	bl	80005d4 <right_blinker_on>
	hazard_state = 1;
 8000630:	4b02      	ldr	r3, [pc, #8]	; (800063c <hazards_on+0x18>)
 8000632:	2201      	movs	r2, #1
 8000634:	701a      	strb	r2, [r3, #0]
}
 8000636:	bf00      	nop
 8000638:	bd80      	pop	{r7, pc}
 800063a:	bf00      	nop
 800063c:	2000011c 	.word	0x2000011c

08000640 <hazards_off>:

void hazards_off(){
 8000640:	b580      	push	{r7, lr}
 8000642:	af00      	add	r7, sp, #0
	left_blinker_off();
 8000644:	f7ff ffb6 	bl	80005b4 <left_blinker_off>
	right_blinker_off();
 8000648:	f7ff ffdc 	bl	8000604 <right_blinker_off>
	hazard_state = 0;
 800064c:	4b02      	ldr	r3, [pc, #8]	; (8000658 <hazards_off+0x18>)
 800064e:	2200      	movs	r2, #0
 8000650:	701a      	strb	r2, [r3, #0]
}
 8000652:	bf00      	nop
 8000654:	bd80      	pop	{r7, pc}
 8000656:	bf00      	nop
 8000658:	2000011c 	.word	0x2000011c

0800065c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 800065c:	b480      	push	{r7}
 800065e:	b085      	sub	sp, #20
 8000660:	af00      	add	r7, sp, #0
 8000662:	60f8      	str	r0, [r7, #12]
 8000664:	60b9      	str	r1, [r7, #8]
 8000666:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000668:	68fb      	ldr	r3, [r7, #12]
 800066a:	4a06      	ldr	r2, [pc, #24]	; (8000684 <vApplicationGetIdleTaskMemory+0x28>)
 800066c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800066e:	68bb      	ldr	r3, [r7, #8]
 8000670:	4a05      	ldr	r2, [pc, #20]	; (8000688 <vApplicationGetIdleTaskMemory+0x2c>)
 8000672:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000674:	687b      	ldr	r3, [r7, #4]
 8000676:	2280      	movs	r2, #128	; 0x80
 8000678:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800067a:	bf00      	nop
 800067c:	3714      	adds	r7, #20
 800067e:	46bd      	mov	sp, r7
 8000680:	bc80      	pop	{r7}
 8000682:	4770      	bx	lr
 8000684:	20000120 	.word	0x20000120
 8000688:	20000174 	.word	0x20000174

0800068c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800068c:	b5b0      	push	{r4, r5, r7, lr}
 800068e:	b0b2      	sub	sp, #200	; 0xc8
 8000690:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
   HAL_Init();
 8000692:	f001 f865 	bl	8001760 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000696:	f000 f8cf 	bl	8000838 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800069a:	f000 f91d 	bl	80008d8 <MX_GPIO_Init>
  HAL_GPIO_WritePin(GPIO_1_GPIO_Port, GPIO_1_Pin, GPIO_PIN_RESET);
 800069e:	2200      	movs	r2, #0
 80006a0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80006a4:	4856      	ldr	r0, [pc, #344]	; (8000800 <main+0x174>)
 80006a6:	f002 fd92 	bl	80031ce <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIO_3_GPIO_Port, GPIO_3_Pin, GPIO_PIN_SET);
 80006aa:	2201      	movs	r2, #1
 80006ac:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80006b0:	4853      	ldr	r0, [pc, #332]	; (8000800 <main+0x174>)
 80006b2:	f002 fd8c 	bl	80031ce <HAL_GPIO_WritePin>
  GPIO_PinState zone_indicator = HAL_GPIO_ReadPin(GPIO_2_GPIO_Port,GPIO_2_Pin);
 80006b6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80006ba:	4851      	ldr	r0, [pc, #324]	; (8000800 <main+0x174>)
 80006bc:	f002 fd70 	bl	80031a0 <HAL_GPIO_ReadPin>
 80006c0:	4603      	mov	r3, r0
 80006c2:	f887 30c7 	strb.w	r3, [r7, #199]	; 0xc7
  /* USER CODE BEGIN 2 */
  blinkers_init();
 80006c6:	f7ff ff05 	bl	80004d4 <blinkers_init>
  can_init();
 80006ca:	f000 ff4d 	bl	8001568 <can_init>
  // Front Zone is set and Rear is reset (re re)
  if (zone_indicator == GPIO_PIN_RESET){ // Rear
 80006ce:	f897 30c7 	ldrb.w	r3, [r7, #199]	; 0xc7
 80006d2:	2b00      	cmp	r3, #0
 80006d4:	d139      	bne.n	800074a <main+0xbe>
	osThreadDef(motorControl, motor_controller, osPriorityHigh, 0, 128);
 80006d6:	4b4b      	ldr	r3, [pc, #300]	; (8000804 <main+0x178>)
 80006d8:	f107 048c 	add.w	r4, r7, #140	; 0x8c
 80006dc:	461d      	mov	r5, r3
 80006de:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80006e0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80006e2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80006e6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	motorControlHandle = osThreadCreate(osThread(motorControl), NULL);
 80006ea:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 80006ee:	2100      	movs	r1, #0
 80006f0:	4618      	mov	r0, r3
 80006f2:	f004 fb21 	bl	8004d38 <osThreadCreate>
 80006f6:	4603      	mov	r3, r0
 80006f8:	4a43      	ldr	r2, [pc, #268]	; (8000808 <main+0x17c>)
 80006fa:	6013      	str	r3, [r2, #0]
	osThreadDef(canRecieve, can_rx_rear, osPriorityHigh, 0, 128);
 80006fc:	4b43      	ldr	r3, [pc, #268]	; (800080c <main+0x180>)
 80006fe:	f107 0470 	add.w	r4, r7, #112	; 0x70
 8000702:	461d      	mov	r5, r3
 8000704:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000706:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000708:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800070c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	canRecieveHandle = osThreadCreate(osThread(canRecieve), NULL);
 8000710:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8000714:	2100      	movs	r1, #0
 8000716:	4618      	mov	r0, r3
 8000718:	f004 fb0e 	bl	8004d38 <osThreadCreate>
 800071c:	4603      	mov	r3, r0
 800071e:	4a3c      	ldr	r2, [pc, #240]	; (8000810 <main+0x184>)
 8000720:	6013      	str	r3, [r2, #0]
	osThreadDef(canTransmit, can_tx_rear, osPriorityNormal, 0, 128);
 8000722:	4b3c      	ldr	r3, [pc, #240]	; (8000814 <main+0x188>)
 8000724:	f107 0454 	add.w	r4, r7, #84	; 0x54
 8000728:	461d      	mov	r5, r3
 800072a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800072c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800072e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000732:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	canTransmitHandle = osThreadCreate(osThread(canTransmit), NULL);
 8000736:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800073a:	2100      	movs	r1, #0
 800073c:	4618      	mov	r0, r3
 800073e:	f004 fafb 	bl	8004d38 <osThreadCreate>
 8000742:	4603      	mov	r3, r0
 8000744:	4a34      	ldr	r2, [pc, #208]	; (8000818 <main+0x18c>)
 8000746:	6013      	str	r3, [r2, #0]
 8000748:	e03c      	b.n	80007c4 <main+0x138>
  }
  else{ // Front
	servo_init();
 800074a:	f7ff fd01 	bl	8000150 <servo_init>
	current_sense_init();
 800074e:	f7ff fd9c 	bl	800028a <current_sense_init>
	pot_sense_init();
 8000752:	f7ff fdb7 	bl	80002c4 <pot_sense_init>
	osThreadDef(canRecieve, can_rx_front, osPriorityHigh, 0, 128);
 8000756:	4b31      	ldr	r3, [pc, #196]	; (800081c <main+0x190>)
 8000758:	f107 0438 	add.w	r4, r7, #56	; 0x38
 800075c:	461d      	mov	r5, r3
 800075e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000760:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000762:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000766:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	canRecieveHandle = osThreadCreate(osThread(canRecieve), NULL);
 800076a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800076e:	2100      	movs	r1, #0
 8000770:	4618      	mov	r0, r3
 8000772:	f004 fae1 	bl	8004d38 <osThreadCreate>
 8000776:	4603      	mov	r3, r0
 8000778:	4a25      	ldr	r2, [pc, #148]	; (8000810 <main+0x184>)
 800077a:	6013      	str	r3, [r2, #0]
	osThreadDef(steering, steering_task, osPriorityHigh, 0, 128);
 800077c:	4b28      	ldr	r3, [pc, #160]	; (8000820 <main+0x194>)
 800077e:	f107 041c 	add.w	r4, r7, #28
 8000782:	461d      	mov	r5, r3
 8000784:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000786:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000788:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800078c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	steeringHandle = osThreadCreate(osThread(steering), NULL);
 8000790:	f107 031c 	add.w	r3, r7, #28
 8000794:	2100      	movs	r1, #0
 8000796:	4618      	mov	r0, r3
 8000798:	f004 face 	bl	8004d38 <osThreadCreate>
 800079c:	4603      	mov	r3, r0
 800079e:	4a21      	ldr	r2, [pc, #132]	; (8000824 <main+0x198>)
 80007a0:	6013      	str	r3, [r2, #0]
	osThreadDef(canTransmit, can_tx_front, osPriorityNormal, 0, 128);
 80007a2:	4b21      	ldr	r3, [pc, #132]	; (8000828 <main+0x19c>)
 80007a4:	463c      	mov	r4, r7
 80007a6:	461d      	mov	r5, r3
 80007a8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80007aa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80007ac:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80007b0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	canTransmitHandle = osThreadCreate(osThread(canTransmit), NULL);
 80007b4:	463b      	mov	r3, r7
 80007b6:	2100      	movs	r1, #0
 80007b8:	4618      	mov	r0, r3
 80007ba:	f004 fabd 	bl	8004d38 <osThreadCreate>
 80007be:	4603      	mov	r3, r0
 80007c0:	4a15      	ldr	r2, [pc, #84]	; (8000818 <main+0x18c>)
 80007c2:	6013      	str	r3, [r2, #0]
  /* add threads, ... */




  osThreadDef(selfTest, self_test, osPriorityNormal, 0, 128);
 80007c4:	4b19      	ldr	r3, [pc, #100]	; (800082c <main+0x1a0>)
 80007c6:	f107 04a8 	add.w	r4, r7, #168	; 0xa8
 80007ca:	461d      	mov	r5, r3
 80007cc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80007ce:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80007d0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80007d4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  selfTestHandle = osThreadCreate(osThread(selfTest), NULL);
 80007d8:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 80007dc:	2100      	movs	r1, #0
 80007de:	4618      	mov	r0, r3
 80007e0:	f004 faaa 	bl	8004d38 <osThreadCreate>
 80007e4:	4603      	mov	r3, r0
 80007e6:	4a12      	ldr	r2, [pc, #72]	; (8000830 <main+0x1a4>)
 80007e8:	6013      	str	r3, [r2, #0]


  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 80007ea:	f004 fa9e 	bl	8004d2a <osKernelStart>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  HAL_GPIO_TogglePin(MCU_IND_GPIO_Port,MCU_IND_Pin);
 80007ee:	2104      	movs	r1, #4
 80007f0:	4810      	ldr	r0, [pc, #64]	; (8000834 <main+0x1a8>)
 80007f2:	f002 fd04 	bl	80031fe <HAL_GPIO_TogglePin>
	  HAL_Delay(500);
 80007f6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80007fa:	f000 ffe3 	bl	80017c4 <HAL_Delay>
	  HAL_GPIO_TogglePin(MCU_IND_GPIO_Port,MCU_IND_Pin);
 80007fe:	e7f6      	b.n	80007ee <main+0x162>
 8000800:	40010c00 	.word	0x40010c00
 8000804:	08006de8 	.word	0x08006de8
 8000808:	20000374 	.word	0x20000374
 800080c:	08006e04 	.word	0x08006e04
 8000810:	20000378 	.word	0x20000378
 8000814:	08006e20 	.word	0x08006e20
 8000818:	2000037c 	.word	0x2000037c
 800081c:	08006e3c 	.word	0x08006e3c
 8000820:	08006e58 	.word	0x08006e58
 8000824:	20000384 	.word	0x20000384
 8000828:	08006e74 	.word	0x08006e74
 800082c:	08006e90 	.word	0x08006e90
 8000830:	20000380 	.word	0x20000380
 8000834:	40010800 	.word	0x40010800

08000838 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000838:	b580      	push	{r7, lr}
 800083a:	b094      	sub	sp, #80	; 0x50
 800083c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800083e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000842:	2228      	movs	r2, #40	; 0x28
 8000844:	2100      	movs	r1, #0
 8000846:	4618      	mov	r0, r3
 8000848:	f006 fa9a 	bl	8006d80 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800084c:	f107 0314 	add.w	r3, r7, #20
 8000850:	2200      	movs	r2, #0
 8000852:	601a      	str	r2, [r3, #0]
 8000854:	605a      	str	r2, [r3, #4]
 8000856:	609a      	str	r2, [r3, #8]
 8000858:	60da      	str	r2, [r3, #12]
 800085a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800085c:	1d3b      	adds	r3, r7, #4
 800085e:	2200      	movs	r2, #0
 8000860:	601a      	str	r2, [r3, #0]
 8000862:	605a      	str	r2, [r3, #4]
 8000864:	609a      	str	r2, [r3, #8]
 8000866:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000868:	2301      	movs	r3, #1
 800086a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800086c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000870:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000872:	2300      	movs	r3, #0
 8000874:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000876:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800087a:	4618      	mov	r0, r3
 800087c:	f002 fcd8 	bl	8003230 <HAL_RCC_OscConfig>
 8000880:	4603      	mov	r3, r0
 8000882:	2b00      	cmp	r3, #0
 8000884:	d001      	beq.n	800088a <SystemClock_Config+0x52>
  {
    Error_Handler();
 8000886:	f000 fb1b 	bl	8000ec0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800088a:	230f      	movs	r3, #15
 800088c:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 800088e:	2301      	movs	r3, #1
 8000890:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000892:	2300      	movs	r3, #0
 8000894:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000896:	2300      	movs	r3, #0
 8000898:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800089a:	2300      	movs	r3, #0
 800089c:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800089e:	f107 0314 	add.w	r3, r7, #20
 80008a2:	2100      	movs	r1, #0
 80008a4:	4618      	mov	r0, r3
 80008a6:	f002 ff45 	bl	8003734 <HAL_RCC_ClockConfig>
 80008aa:	4603      	mov	r3, r0
 80008ac:	2b00      	cmp	r3, #0
 80008ae:	d001      	beq.n	80008b4 <SystemClock_Config+0x7c>
  {
    Error_Handler();
 80008b0:	f000 fb06 	bl	8000ec0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80008b4:	2302      	movs	r3, #2
 80008b6:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 80008b8:	2300      	movs	r3, #0
 80008ba:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80008bc:	1d3b      	adds	r3, r7, #4
 80008be:	4618      	mov	r0, r3
 80008c0:	f003 f8ec 	bl	8003a9c <HAL_RCCEx_PeriphCLKConfig>
 80008c4:	4603      	mov	r3, r0
 80008c6:	2b00      	cmp	r3, #0
 80008c8:	d001      	beq.n	80008ce <SystemClock_Config+0x96>
  {
    Error_Handler();
 80008ca:	f000 faf9 	bl	8000ec0 <Error_Handler>
  }
}
 80008ce:	bf00      	nop
 80008d0:	3750      	adds	r7, #80	; 0x50
 80008d2:	46bd      	mov	sp, r7
 80008d4:	bd80      	pop	{r7, pc}
	...

080008d8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80008d8:	b580      	push	{r7, lr}
 80008da:	b088      	sub	sp, #32
 80008dc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008de:	f107 0310 	add.w	r3, r7, #16
 80008e2:	2200      	movs	r2, #0
 80008e4:	601a      	str	r2, [r3, #0]
 80008e6:	605a      	str	r2, [r3, #4]
 80008e8:	609a      	str	r2, [r3, #8]
 80008ea:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80008ec:	4b34      	ldr	r3, [pc, #208]	; (80009c0 <MX_GPIO_Init+0xe8>)
 80008ee:	699b      	ldr	r3, [r3, #24]
 80008f0:	4a33      	ldr	r2, [pc, #204]	; (80009c0 <MX_GPIO_Init+0xe8>)
 80008f2:	f043 0310 	orr.w	r3, r3, #16
 80008f6:	6193      	str	r3, [r2, #24]
 80008f8:	4b31      	ldr	r3, [pc, #196]	; (80009c0 <MX_GPIO_Init+0xe8>)
 80008fa:	699b      	ldr	r3, [r3, #24]
 80008fc:	f003 0310 	and.w	r3, r3, #16
 8000900:	60fb      	str	r3, [r7, #12]
 8000902:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000904:	4b2e      	ldr	r3, [pc, #184]	; (80009c0 <MX_GPIO_Init+0xe8>)
 8000906:	699b      	ldr	r3, [r3, #24]
 8000908:	4a2d      	ldr	r2, [pc, #180]	; (80009c0 <MX_GPIO_Init+0xe8>)
 800090a:	f043 0320 	orr.w	r3, r3, #32
 800090e:	6193      	str	r3, [r2, #24]
 8000910:	4b2b      	ldr	r3, [pc, #172]	; (80009c0 <MX_GPIO_Init+0xe8>)
 8000912:	699b      	ldr	r3, [r3, #24]
 8000914:	f003 0320 	and.w	r3, r3, #32
 8000918:	60bb      	str	r3, [r7, #8]
 800091a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800091c:	4b28      	ldr	r3, [pc, #160]	; (80009c0 <MX_GPIO_Init+0xe8>)
 800091e:	699b      	ldr	r3, [r3, #24]
 8000920:	4a27      	ldr	r2, [pc, #156]	; (80009c0 <MX_GPIO_Init+0xe8>)
 8000922:	f043 0304 	orr.w	r3, r3, #4
 8000926:	6193      	str	r3, [r2, #24]
 8000928:	4b25      	ldr	r3, [pc, #148]	; (80009c0 <MX_GPIO_Init+0xe8>)
 800092a:	699b      	ldr	r3, [r3, #24]
 800092c:	f003 0304 	and.w	r3, r3, #4
 8000930:	607b      	str	r3, [r7, #4]
 8000932:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000934:	4b22      	ldr	r3, [pc, #136]	; (80009c0 <MX_GPIO_Init+0xe8>)
 8000936:	699b      	ldr	r3, [r3, #24]
 8000938:	4a21      	ldr	r2, [pc, #132]	; (80009c0 <MX_GPIO_Init+0xe8>)
 800093a:	f043 0308 	orr.w	r3, r3, #8
 800093e:	6193      	str	r3, [r2, #24]
 8000940:	4b1f      	ldr	r3, [pc, #124]	; (80009c0 <MX_GPIO_Init+0xe8>)
 8000942:	699b      	ldr	r3, [r3, #24]
 8000944:	f003 0308 	and.w	r3, r3, #8
 8000948:	603b      	str	r3, [r7, #0]
 800094a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MCU_IND_GPIO_Port, MCU_IND_Pin, GPIO_PIN_RESET);
 800094c:	2200      	movs	r2, #0
 800094e:	2104      	movs	r1, #4
 8000950:	481c      	ldr	r0, [pc, #112]	; (80009c4 <MX_GPIO_Init+0xec>)
 8000952:	f002 fc3c 	bl	80031ce <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, MOTOR_IN2_Pin|MOTOR_IN1_Pin|GPIO_1_Pin|GPIO_2_Pin
 8000956:	2200      	movs	r2, #0
 8000958:	f247 4104 	movw	r1, #29700	; 0x7404
 800095c:	481a      	ldr	r0, [pc, #104]	; (80009c8 <MX_GPIO_Init+0xf0>)
 800095e:	f002 fc36 	bl	80031ce <HAL_GPIO_WritePin>
                          |GPIO_3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : BUTTON_Pin */
  GPIO_InitStruct.Pin = BUTTON_Pin;
 8000962:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000966:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000968:	2300      	movs	r3, #0
 800096a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800096c:	2300      	movs	r3, #0
 800096e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BUTTON_GPIO_Port, &GPIO_InitStruct);
 8000970:	f107 0310 	add.w	r3, r7, #16
 8000974:	4619      	mov	r1, r3
 8000976:	4815      	ldr	r0, [pc, #84]	; (80009cc <MX_GPIO_Init+0xf4>)
 8000978:	f002 fa8e 	bl	8002e98 <HAL_GPIO_Init>

  /*Configure GPIO pin : MCU_IND_Pin */
  GPIO_InitStruct.Pin = MCU_IND_Pin;
 800097c:	2304      	movs	r3, #4
 800097e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000980:	2301      	movs	r3, #1
 8000982:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000984:	2300      	movs	r3, #0
 8000986:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000988:	2302      	movs	r3, #2
 800098a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(MCU_IND_GPIO_Port, &GPIO_InitStruct);
 800098c:	f107 0310 	add.w	r3, r7, #16
 8000990:	4619      	mov	r1, r3
 8000992:	480c      	ldr	r0, [pc, #48]	; (80009c4 <MX_GPIO_Init+0xec>)
 8000994:	f002 fa80 	bl	8002e98 <HAL_GPIO_Init>

  /*Configure GPIO pins : MOTOR_IN2_Pin MOTOR_IN1_Pin GPIO_1_Pin GPIO_2_Pin
                           GPIO_3_Pin */
  GPIO_InitStruct.Pin = MOTOR_IN2_Pin|MOTOR_IN1_Pin|GPIO_1_Pin|GPIO_2_Pin
 8000998:	f247 4304 	movw	r3, #29700	; 0x7404
 800099c:	613b      	str	r3, [r7, #16]
                          |GPIO_3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800099e:	2301      	movs	r3, #1
 80009a0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009a2:	2300      	movs	r3, #0
 80009a4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009a6:	2302      	movs	r3, #2
 80009a8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009aa:	f107 0310 	add.w	r3, r7, #16
 80009ae:	4619      	mov	r1, r3
 80009b0:	4805      	ldr	r0, [pc, #20]	; (80009c8 <MX_GPIO_Init+0xf0>)
 80009b2:	f002 fa71 	bl	8002e98 <HAL_GPIO_Init>

}
 80009b6:	bf00      	nop
 80009b8:	3720      	adds	r7, #32
 80009ba:	46bd      	mov	sp, r7
 80009bc:	bd80      	pop	{r7, pc}
 80009be:	bf00      	nop
 80009c0:	40021000 	.word	0x40021000
 80009c4:	40010800 	.word	0x40010800
 80009c8:	40010c00 	.word	0x40010c00
 80009cc:	40011000 	.word	0x40011000

080009d0 <can_rx_rear>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_blink */
void can_rx_rear(void const * argument)
{
 80009d0:	b580      	push	{r7, lr}
 80009d2:	b086      	sub	sp, #24
 80009d4:	af00      	add	r7, sp, #0
 80009d6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN blink */
	can_msg_t msg;
	xQueueMotor = xQueueCreate( 10,sizeof(pi_motor_command));
 80009d8:	2200      	movs	r2, #0
 80009da:	2102      	movs	r1, #2
 80009dc:	200a      	movs	r0, #10
 80009de:	f004 fb23 	bl	8005028 <xQueueGenericCreate>
 80009e2:	4603      	mov	r3, r0
 80009e4:	4a1a      	ldr	r2, [pc, #104]	; (8000a50 <can_rx_rear+0x80>)
 80009e6:	6013      	str	r3, [r2, #0]
  /* Infinite loop */
  for(;;)
  {
	if( xQueueCANRx != NULL )
 80009e8:	4b1a      	ldr	r3, [pc, #104]	; (8000a54 <can_rx_rear+0x84>)
 80009ea:	681b      	ldr	r3, [r3, #0]
 80009ec:	2b00      	cmp	r3, #0
 80009ee:	d02a      	beq.n	8000a46 <can_rx_rear+0x76>
	{
	  if( xQueueReceive( xQueueCANRx,
 80009f0:	4b18      	ldr	r3, [pc, #96]	; (8000a54 <can_rx_rear+0x84>)
 80009f2:	681b      	ldr	r3, [r3, #0]
 80009f4:	f107 010c 	add.w	r1, r7, #12
 80009f8:	2200      	movs	r2, #0
 80009fa:	4618      	mov	r0, r3
 80009fc:	f004 fd08 	bl	8005410 <xQueueReceive>
 8000a00:	4603      	mov	r3, r0
 8000a02:	2b00      	cmp	r3, #0
 8000a04:	d01f      	beq.n	8000a46 <can_rx_rear+0x76>
						 &( msg ),
						 ( TickType_t ) 0 ))
	  {
		 if (msg.id == 0x100){
 8000a06:	89bb      	ldrh	r3, [r7, #12]
 8000a08:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000a0c:	d112      	bne.n	8000a34 <can_rx_rear+0x64>
			 set_blinkers(msg.msg[3],msg.msg[4],msg.msg[5]);
 8000a0e:	7c7b      	ldrb	r3, [r7, #17]
 8000a10:	7cb9      	ldrb	r1, [r7, #18]
 8000a12:	7cfa      	ldrb	r2, [r7, #19]
 8000a14:	4618      	mov	r0, r3
 8000a16:	f7ff fd63 	bl	80004e0 <set_blinkers>
			 pi_motor_command motor_command;
			 motor_command.brake = msg.msg[0];
 8000a1a:	7bbb      	ldrb	r3, [r7, #14]
 8000a1c:	723b      	strb	r3, [r7, #8]
			 motor_command.throttle = msg.msg[1];
 8000a1e:	7bfb      	ldrb	r3, [r7, #15]
 8000a20:	727b      	strb	r3, [r7, #9]
			 xQueueSend(xQueueMotor, &motor_command,( TickType_t ) 10);
 8000a22:	4b0b      	ldr	r3, [pc, #44]	; (8000a50 <can_rx_rear+0x80>)
 8000a24:	6818      	ldr	r0, [r3, #0]
 8000a26:	f107 0108 	add.w	r1, r7, #8
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	220a      	movs	r2, #10
 8000a2e:	f004 fb59 	bl	80050e4 <xQueueGenericSend>
 8000a32:	e008      	b.n	8000a46 <can_rx_rear+0x76>
		 }
		 else if (msg.id == 0x446){
 8000a34:	89bb      	ldrh	r3, [r7, #12]
 8000a36:	f240 4246 	movw	r2, #1094	; 0x446
 8000a3a:	4293      	cmp	r3, r2
 8000a3c:	d103      	bne.n	8000a46 <can_rx_rear+0x76>
			 HAL_GPIO_TogglePin(MCU_IND_GPIO_Port, MCU_IND_Pin);
 8000a3e:	2104      	movs	r1, #4
 8000a40:	4805      	ldr	r0, [pc, #20]	; (8000a58 <can_rx_rear+0x88>)
 8000a42:	f002 fbdc 	bl	80031fe <HAL_GPIO_TogglePin>
		 }
	  }
	}
	osDelay(10);
 8000a46:	200a      	movs	r0, #10
 8000a48:	f004 f9c2 	bl	8004dd0 <osDelay>
	if( xQueueCANRx != NULL )
 8000a4c:	e7cc      	b.n	80009e8 <can_rx_rear+0x18>
 8000a4e:	bf00      	nop
 8000a50:	20000388 	.word	0x20000388
 8000a54:	20000490 	.word	0x20000490
 8000a58:	40010800 	.word	0x40010800

08000a5c <can_rx_front>:
  /* USER CODE END blink */
}


void can_rx_front(void const * argument)
{
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	b086      	sub	sp, #24
 8000a60:	af00      	add	r7, sp, #0
 8000a62:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN blink */
	can_msg_t msg;
	xQueueSteering = xQueueCreate( 10,sizeof(uint8_t));
 8000a64:	2200      	movs	r2, #0
 8000a66:	2101      	movs	r1, #1
 8000a68:	200a      	movs	r0, #10
 8000a6a:	f004 fadd 	bl	8005028 <xQueueGenericCreate>
 8000a6e:	4603      	mov	r3, r0
 8000a70:	4a19      	ldr	r2, [pc, #100]	; (8000ad8 <can_rx_front+0x7c>)
 8000a72:	6013      	str	r3, [r2, #0]
  /* Infinite loop */
  for(;;)
  {
	if( xQueueCANRx != NULL )
 8000a74:	4b19      	ldr	r3, [pc, #100]	; (8000adc <can_rx_front+0x80>)
 8000a76:	681b      	ldr	r3, [r3, #0]
 8000a78:	2b00      	cmp	r3, #0
 8000a7a:	d028      	beq.n	8000ace <can_rx_front+0x72>
	{
	  if( xQueueReceive( xQueueCANRx,
 8000a7c:	4b17      	ldr	r3, [pc, #92]	; (8000adc <can_rx_front+0x80>)
 8000a7e:	681b      	ldr	r3, [r3, #0]
 8000a80:	f107 010c 	add.w	r1, r7, #12
 8000a84:	2200      	movs	r2, #0
 8000a86:	4618      	mov	r0, r3
 8000a88:	f004 fcc2 	bl	8005410 <xQueueReceive>
 8000a8c:	4603      	mov	r3, r0
 8000a8e:	2b00      	cmp	r3, #0
 8000a90:	d01d      	beq.n	8000ace <can_rx_front+0x72>
						 &( msg ),
						 ( TickType_t ) 0 ))
	  {
		 if (msg.id == 0x100){
 8000a92:	89bb      	ldrh	r3, [r7, #12]
 8000a94:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000a98:	d110      	bne.n	8000abc <can_rx_front+0x60>
			 set_blinkers(msg.msg[3],msg.msg[4],msg.msg[5]);
 8000a9a:	7c7b      	ldrb	r3, [r7, #17]
 8000a9c:	7cb9      	ldrb	r1, [r7, #18]
 8000a9e:	7cfa      	ldrb	r2, [r7, #19]
 8000aa0:	4618      	mov	r0, r3
 8000aa2:	f7ff fd1d 	bl	80004e0 <set_blinkers>
			 uint8_t steering_angle = msg.msg[2];
 8000aa6:	7c3b      	ldrb	r3, [r7, #16]
 8000aa8:	72fb      	strb	r3, [r7, #11]
			 xQueueSend(xQueueSteering, &steering_angle,( TickType_t ) 10);
 8000aaa:	4b0b      	ldr	r3, [pc, #44]	; (8000ad8 <can_rx_front+0x7c>)
 8000aac:	6818      	ldr	r0, [r3, #0]
 8000aae:	f107 010b 	add.w	r1, r7, #11
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	220a      	movs	r2, #10
 8000ab6:	f004 fb15 	bl	80050e4 <xQueueGenericSend>
 8000aba:	e008      	b.n	8000ace <can_rx_front+0x72>
		 }
		 else if (msg.id == 0x446){
 8000abc:	89bb      	ldrh	r3, [r7, #12]
 8000abe:	f240 4246 	movw	r2, #1094	; 0x446
 8000ac2:	4293      	cmp	r3, r2
 8000ac4:	d103      	bne.n	8000ace <can_rx_front+0x72>
			 HAL_GPIO_TogglePin(MCU_IND_GPIO_Port, MCU_IND_Pin);
 8000ac6:	2104      	movs	r1, #4
 8000ac8:	4805      	ldr	r0, [pc, #20]	; (8000ae0 <can_rx_front+0x84>)
 8000aca:	f002 fb98 	bl	80031fe <HAL_GPIO_TogglePin>
		 }
	  }
	}
	osDelay(10);
 8000ace:	200a      	movs	r0, #10
 8000ad0:	f004 f97e 	bl	8004dd0 <osDelay>
	if( xQueueCANRx != NULL )
 8000ad4:	e7ce      	b.n	8000a74 <can_rx_front+0x18>
 8000ad6:	bf00      	nop
 8000ad8:	2000038c 	.word	0x2000038c
 8000adc:	20000490 	.word	0x20000490
 8000ae0:	40010800 	.word	0x40010800

08000ae4 <can_tx_rear>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_blink */
void can_tx_rear(void const * argument)
{
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	b086      	sub	sp, #24
 8000ae8:	af00      	add	r7, sp, #0
 8000aea:	6078      	str	r0, [r7, #4]
  /* Infinite loop */
	uint8_t data[8];
	uint16_t id = 0x300;
 8000aec:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000af0:	82bb      	strh	r3, [r7, #20]
  zone_state_e zone_state = NORMAL;
 8000af2:	2304      	movs	r3, #4
 8000af4:	75fb      	strb	r3, [r7, #23]
  zone_state_e zone_state_queue = NORMAL;
 8000af6:	2304      	movs	r3, #4
 8000af8:	72fb      	strb	r3, [r7, #11]
  for(;;)
  {
	if (xQueueCANState != NULL){
 8000afa:	4b1f      	ldr	r3, [pc, #124]	; (8000b78 <can_tx_rear+0x94>)
 8000afc:	681b      	ldr	r3, [r3, #0]
 8000afe:	2b00      	cmp	r3, #0
 8000b00:	d00c      	beq.n	8000b1c <can_tx_rear+0x38>
		if (xQueueReceive(xQueueCANState, &zone_state_queue, ( TickType_t ) 0) == pdPASS){
 8000b02:	4b1d      	ldr	r3, [pc, #116]	; (8000b78 <can_tx_rear+0x94>)
 8000b04:	681b      	ldr	r3, [r3, #0]
 8000b06:	f107 010b 	add.w	r1, r7, #11
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	4618      	mov	r0, r3
 8000b0e:	f004 fc7f 	bl	8005410 <xQueueReceive>
 8000b12:	4603      	mov	r3, r0
 8000b14:	2b01      	cmp	r3, #1
 8000b16:	d101      	bne.n	8000b1c <can_tx_rear+0x38>
			zone_state = zone_state_queue;
 8000b18:	7afb      	ldrb	r3, [r7, #11]
 8000b1a:	75fb      	strb	r3, [r7, #23]
		}
	}
	switch(zone_state){
 8000b1c:	7dfb      	ldrb	r3, [r7, #23]
 8000b1e:	3b01      	subs	r3, #1
 8000b20:	2b04      	cmp	r3, #4
 8000b22:	d825      	bhi.n	8000b70 <can_tx_rear+0x8c>
 8000b24:	a201      	add	r2, pc, #4	; (adr r2, 8000b2c <can_tx_rear+0x48>)
 8000b26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b2a:	bf00      	nop
 8000b2c:	08000b71 	.word	0x08000b71
 8000b30:	08000b71 	.word	0x08000b71
 8000b34:	08000b61 	.word	0x08000b61
 8000b38:	08000b41 	.word	0x08000b41
 8000b3c:	08000b51 	.word	0x08000b51
	case NORMAL:
		throuple_can_tx(id, data);
 8000b40:	f107 020c 	add.w	r2, r7, #12
 8000b44:	8abb      	ldrh	r3, [r7, #20]
 8000b46:	4611      	mov	r1, r2
 8000b48:	4618      	mov	r0, r3
 8000b4a:	f000 fdbb 	bl	80016c4 <throuple_can_tx>
		break;
 8000b4e:	e00f      	b.n	8000b70 <can_tx_rear+0x8c>
	case NORMAL_PUSHED:
		throuple_can_tx(id, data);
 8000b50:	f107 020c 	add.w	r2, r7, #12
 8000b54:	8abb      	ldrh	r3, [r7, #20]
 8000b56:	4611      	mov	r1, r2
 8000b58:	4618      	mov	r0, r3
 8000b5a:	f000 fdb3 	bl	80016c4 <throuple_can_tx>
		break;
 8000b5e:	e007      	b.n	8000b70 <can_tx_rear+0x8c>
	case ERROR_BUTTON:
		break;
	case ERROR_BUTTON_RELEASED:
		break;
	case ERROR_HB:
		throuple_can_tx(id, data);
 8000b60:	f107 020c 	add.w	r2, r7, #12
 8000b64:	8abb      	ldrh	r3, [r7, #20]
 8000b66:	4611      	mov	r1, r2
 8000b68:	4618      	mov	r0, r3
 8000b6a:	f000 fdab 	bl	80016c4 <throuple_can_tx>
		break;
 8000b6e:	bf00      	nop
	}
	osDelay(20);
 8000b70:	2014      	movs	r0, #20
 8000b72:	f004 f92d 	bl	8004dd0 <osDelay>
	if (xQueueCANState != NULL){
 8000b76:	e7c0      	b.n	8000afa <can_tx_rear+0x16>
 8000b78:	20000394 	.word	0x20000394

08000b7c <can_tx_front>:
  }
}

void can_tx_front(void const * argument)
{
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	b088      	sub	sp, #32
 8000b80:	af00      	add	r7, sp, #0
 8000b82:	6078      	str	r0, [r7, #4]
	/* Infinite loop */
	uint8_t data[8];
	uint16_t id = 0x200;
 8000b84:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000b88:	83bb      	strh	r3, [r7, #28]
  zone_state_e zone_state = NORMAL;
 8000b8a:	2304      	movs	r3, #4
 8000b8c:	77fb      	strb	r3, [r7, #31]
  zone_state_e zone_state_queue = NORMAL;
 8000b8e:	2304      	movs	r3, #4
 8000b90:	73fb      	strb	r3, [r7, #15]
  for(;;)
  {
	if (xQueueCANState != NULL){
 8000b92:	4b2b      	ldr	r3, [pc, #172]	; (8000c40 <can_tx_front+0xc4>)
 8000b94:	681b      	ldr	r3, [r3, #0]
 8000b96:	2b00      	cmp	r3, #0
 8000b98:	d00c      	beq.n	8000bb4 <can_tx_front+0x38>
		if (xQueueReceive(xQueueCANState, &zone_state_queue, ( TickType_t ) 0) == pdPASS){
 8000b9a:	4b29      	ldr	r3, [pc, #164]	; (8000c40 <can_tx_front+0xc4>)
 8000b9c:	681b      	ldr	r3, [r3, #0]
 8000b9e:	f107 010f 	add.w	r1, r7, #15
 8000ba2:	2200      	movs	r2, #0
 8000ba4:	4618      	mov	r0, r3
 8000ba6:	f004 fc33 	bl	8005410 <xQueueReceive>
 8000baa:	4603      	mov	r3, r0
 8000bac:	2b01      	cmp	r3, #1
 8000bae:	d101      	bne.n	8000bb4 <can_tx_front+0x38>
			zone_state = zone_state_queue;
 8000bb0:	7bfb      	ldrb	r3, [r7, #15]
 8000bb2:	77fb      	strb	r3, [r7, #31]
		}
	}
	// fill in with data
	uint16_t servo_current = current_sense_read();
 8000bb4:	f7ff fb70 	bl	8000298 <current_sense_read>
 8000bb8:	4603      	mov	r3, r0
 8000bba:	837b      	strh	r3, [r7, #26]
	uint16_t servo_pot = pot_sense_read();
 8000bbc:	f7ff fb88 	bl	80002d0 <pot_sense_read>
 8000bc0:	4603      	mov	r3, r0
 8000bc2:	833b      	strh	r3, [r7, #24]
	data[0] = (uint8_t)(servo_current >> 8);
 8000bc4:	8b7b      	ldrh	r3, [r7, #26]
 8000bc6:	0a1b      	lsrs	r3, r3, #8
 8000bc8:	b29b      	uxth	r3, r3
 8000bca:	b2db      	uxtb	r3, r3
 8000bcc:	743b      	strb	r3, [r7, #16]
	data[1] = (uint8_t)(servo_current & 0xFF);
 8000bce:	8b7b      	ldrh	r3, [r7, #26]
 8000bd0:	b2db      	uxtb	r3, r3
 8000bd2:	747b      	strb	r3, [r7, #17]
	data[2] = (uint8_t)(servo_pot >> 8);
 8000bd4:	8b3b      	ldrh	r3, [r7, #24]
 8000bd6:	0a1b      	lsrs	r3, r3, #8
 8000bd8:	b29b      	uxth	r3, r3
 8000bda:	b2db      	uxtb	r3, r3
 8000bdc:	74bb      	strb	r3, [r7, #18]
	data[3] = (uint8_t)(servo_pot & 0xFF);
 8000bde:	8b3b      	ldrh	r3, [r7, #24]
 8000be0:	b2db      	uxtb	r3, r3
 8000be2:	74fb      	strb	r3, [r7, #19]

	switch(zone_state){
 8000be4:	7ffb      	ldrb	r3, [r7, #31]
 8000be6:	3b01      	subs	r3, #1
 8000be8:	2b04      	cmp	r3, #4
 8000bea:	d825      	bhi.n	8000c38 <can_tx_front+0xbc>
 8000bec:	a201      	add	r2, pc, #4	; (adr r2, 8000bf4 <can_tx_front+0x78>)
 8000bee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000bf2:	bf00      	nop
 8000bf4:	08000c39 	.word	0x08000c39
 8000bf8:	08000c39 	.word	0x08000c39
 8000bfc:	08000c29 	.word	0x08000c29
 8000c00:	08000c09 	.word	0x08000c09
 8000c04:	08000c19 	.word	0x08000c19
	case NORMAL:
		throuple_can_tx(id, data);
 8000c08:	f107 0210 	add.w	r2, r7, #16
 8000c0c:	8bbb      	ldrh	r3, [r7, #28]
 8000c0e:	4611      	mov	r1, r2
 8000c10:	4618      	mov	r0, r3
 8000c12:	f000 fd57 	bl	80016c4 <throuple_can_tx>
		break;
 8000c16:	e00f      	b.n	8000c38 <can_tx_front+0xbc>
	case NORMAL_PUSHED:
		throuple_can_tx(id, data);
 8000c18:	f107 0210 	add.w	r2, r7, #16
 8000c1c:	8bbb      	ldrh	r3, [r7, #28]
 8000c1e:	4611      	mov	r1, r2
 8000c20:	4618      	mov	r0, r3
 8000c22:	f000 fd4f 	bl	80016c4 <throuple_can_tx>
		break;
 8000c26:	e007      	b.n	8000c38 <can_tx_front+0xbc>
	case ERROR_BUTTON:
		break;
	case ERROR_BUTTON_RELEASED:
		break;
	case ERROR_HB:
		throuple_can_tx(id, data);
 8000c28:	f107 0210 	add.w	r2, r7, #16
 8000c2c:	8bbb      	ldrh	r3, [r7, #28]
 8000c2e:	4611      	mov	r1, r2
 8000c30:	4618      	mov	r0, r3
 8000c32:	f000 fd47 	bl	80016c4 <throuple_can_tx>
		break;
 8000c36:	bf00      	nop
	}
	osDelay(20);
 8000c38:	2014      	movs	r0, #20
 8000c3a:	f004 f8c9 	bl	8004dd0 <osDelay>
  {
 8000c3e:	e7a8      	b.n	8000b92 <can_tx_front+0x16>
 8000c40:	20000394 	.word	0x20000394

08000c44 <motor_control>:
  }
}

void motor_control(zone_state_e state) {
 8000c44:	b580      	push	{r7, lr}
 8000c46:	b084      	sub	sp, #16
 8000c48:	af00      	add	r7, sp, #0
 8000c4a:	4603      	mov	r3, r0
 8000c4c:	71fb      	strb	r3, [r7, #7]
	pi_motor_command motor_command;
	motor_direction dir;
	uint8_t speed;
	// Receive CAN
	if (xQueueMotor != NULL){
 8000c4e:	4b1e      	ldr	r3, [pc, #120]	; (8000cc8 <motor_control+0x84>)
 8000c50:	681b      	ldr	r3, [r3, #0]
 8000c52:	2b00      	cmp	r3, #0
 8000c54:	d02b      	beq.n	8000cae <motor_control+0x6a>
		if (xQueueReceive(xQueueMotor, &motor_command, ( TickType_t ) 0)){
 8000c56:	4b1c      	ldr	r3, [pc, #112]	; (8000cc8 <motor_control+0x84>)
 8000c58:	681b      	ldr	r3, [r3, #0]
 8000c5a:	f107 010c 	add.w	r1, r7, #12
 8000c5e:	2200      	movs	r2, #0
 8000c60:	4618      	mov	r0, r3
 8000c62:	f004 fbd5 	bl	8005410 <xQueueReceive>
 8000c66:	4603      	mov	r3, r0
 8000c68:	2b00      	cmp	r3, #0
 8000c6a:	d020      	beq.n	8000cae <motor_control+0x6a>
			// Received motor message
			if (motor_command.brake!= 0){
 8000c6c:	7b3b      	ldrb	r3, [r7, #12]
 8000c6e:	2b00      	cmp	r3, #0
 8000c70:	d004      	beq.n	8000c7c <motor_control+0x38>
				dir = BRAKE;
 8000c72:	2304      	movs	r3, #4
 8000c74:	73fb      	strb	r3, [r7, #15]
				speed = motor_command.brake;
 8000c76:	7b3b      	ldrb	r3, [r7, #12]
 8000c78:	73bb      	strb	r3, [r7, #14]
 8000c7a:	e003      	b.n	8000c84 <motor_control+0x40>
			}
			else {
				dir = FORWARD;
 8000c7c:	2301      	movs	r3, #1
 8000c7e:	73fb      	strb	r3, [r7, #15]
				speed = motor_command.throttle;
 8000c80:	7b7b      	ldrb	r3, [r7, #13]
 8000c82:	73bb      	strb	r3, [r7, #14]
			}
			// Adjust motor speed
			if (state == NORMAL || state == NORMAL_PUSHED){
 8000c84:	79fb      	ldrb	r3, [r7, #7]
 8000c86:	2b04      	cmp	r3, #4
 8000c88:	d002      	beq.n	8000c90 <motor_control+0x4c>
 8000c8a:	79fb      	ldrb	r3, [r7, #7]
 8000c8c:	2b05      	cmp	r3, #5
 8000c8e:	d10e      	bne.n	8000cae <motor_control+0x6a>
				if (dir == FORWARD){
 8000c90:	7bfb      	ldrb	r3, [r7, #15]
 8000c92:	2b01      	cmp	r3, #1
 8000c94:	d104      	bne.n	8000ca0 <motor_control+0x5c>
					set_drive_speed(speed);
 8000c96:	7bbb      	ldrb	r3, [r7, #14]
 8000c98:	4618      	mov	r0, r3
 8000c9a:	f000 f96b 	bl	8000f74 <set_drive_speed>
 8000c9e:	e006      	b.n	8000cae <motor_control+0x6a>
				}
				else if (dir == BRAKE){
 8000ca0:	7bfb      	ldrb	r3, [r7, #15]
 8000ca2:	2b04      	cmp	r3, #4
 8000ca4:	d103      	bne.n	8000cae <motor_control+0x6a>
					set_brake_speed(speed);
 8000ca6:	7bbb      	ldrb	r3, [r7, #14]
 8000ca8:	4618      	mov	r0, r3
 8000caa:	f000 f971 	bl	8000f90 <set_brake_speed>
				}
			}
		}
	}
	if (!(state == NORMAL || state == NORMAL_PUSHED)){
 8000cae:	79fb      	ldrb	r3, [r7, #7]
 8000cb0:	2b04      	cmp	r3, #4
 8000cb2:	d005      	beq.n	8000cc0 <motor_control+0x7c>
 8000cb4:	79fb      	ldrb	r3, [r7, #7]
 8000cb6:	2b05      	cmp	r3, #5
 8000cb8:	d002      	beq.n	8000cc0 <motor_control+0x7c>
		set_brake_speed(100);
 8000cba:	2064      	movs	r0, #100	; 0x64
 8000cbc:	f000 f968 	bl	8000f90 <set_brake_speed>
	}
}
 8000cc0:	bf00      	nop
 8000cc2:	3710      	adds	r7, #16
 8000cc4:	46bd      	mov	sp, r7
 8000cc6:	bd80      	pop	{r7, pc}
 8000cc8:	20000388 	.word	0x20000388

08000ccc <motor_controller>:

// Motor Controller Task
void motor_controller(void const * argument){
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	b084      	sub	sp, #16
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	6078      	str	r0, [r7, #4]
	motor_init();
 8000cd4:	f000 f8f9 	bl	8000eca <motor_init>
	zone_state_e zone_state_queue = NORMAL;
 8000cd8:	2304      	movs	r3, #4
 8000cda:	73bb      	strb	r3, [r7, #14]
	zone_state_e zone_state = NORMAL;
 8000cdc:	2304      	movs	r3, #4
 8000cde:	73fb      	strb	r3, [r7, #15]

	for(;;){
		// Receive State
		if (xQueueMotorState != NULL){
 8000ce0:	4b0c      	ldr	r3, [pc, #48]	; (8000d14 <motor_controller+0x48>)
 8000ce2:	681b      	ldr	r3, [r3, #0]
 8000ce4:	2b00      	cmp	r3, #0
 8000ce6:	d00c      	beq.n	8000d02 <motor_controller+0x36>
			if (xQueueReceive(xQueueMotorState, &zone_state_queue, ( TickType_t ) 0) == pdPASS){
 8000ce8:	4b0a      	ldr	r3, [pc, #40]	; (8000d14 <motor_controller+0x48>)
 8000cea:	681b      	ldr	r3, [r3, #0]
 8000cec:	f107 010e 	add.w	r1, r7, #14
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	4618      	mov	r0, r3
 8000cf4:	f004 fb8c 	bl	8005410 <xQueueReceive>
 8000cf8:	4603      	mov	r3, r0
 8000cfa:	2b01      	cmp	r3, #1
 8000cfc:	d101      	bne.n	8000d02 <motor_controller+0x36>
				zone_state = zone_state_queue;
 8000cfe:	7bbb      	ldrb	r3, [r7, #14]
 8000d00:	73fb      	strb	r3, [r7, #15]
			}
		}
		motor_control(zone_state);
 8000d02:	7bfb      	ldrb	r3, [r7, #15]
 8000d04:	4618      	mov	r0, r3
 8000d06:	f7ff ff9d 	bl	8000c44 <motor_control>

		osDelay(10);
 8000d0a:	200a      	movs	r0, #10
 8000d0c:	f004 f860 	bl	8004dd0 <osDelay>
		if (xQueueMotorState != NULL){
 8000d10:	e7e6      	b.n	8000ce0 <motor_controller+0x14>
 8000d12:	bf00      	nop
 8000d14:	20000390 	.word	0x20000390

08000d18 <steering_task>:
	}
}

// Steering Angle Task
void steering_task(void const * argument){
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	b084      	sub	sp, #16
 8000d1c:	af00      	add	r7, sp, #0
 8000d1e:	6078      	str	r0, [r7, #4]
	uint8_t steering_angle;
	uint8_t steering_angle_queue;
	for(;;){
		// Receive State
		if (xQueueSteering != NULL){
 8000d20:	4b0c      	ldr	r3, [pc, #48]	; (8000d54 <steering_task+0x3c>)
 8000d22:	681b      	ldr	r3, [r3, #0]
 8000d24:	2b00      	cmp	r3, #0
 8000d26:	d00c      	beq.n	8000d42 <steering_task+0x2a>
			if (xQueueReceive(xQueueSteering, &steering_angle_queue, ( TickType_t ) 0) == pdPASS){
 8000d28:	4b0a      	ldr	r3, [pc, #40]	; (8000d54 <steering_task+0x3c>)
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	f107 010e 	add.w	r1, r7, #14
 8000d30:	2200      	movs	r2, #0
 8000d32:	4618      	mov	r0, r3
 8000d34:	f004 fb6c 	bl	8005410 <xQueueReceive>
 8000d38:	4603      	mov	r3, r0
 8000d3a:	2b01      	cmp	r3, #1
 8000d3c:	d101      	bne.n	8000d42 <steering_task+0x2a>
				steering_angle = steering_angle_queue;
 8000d3e:	7bbb      	ldrb	r3, [r7, #14]
 8000d40:	73fb      	strb	r3, [r7, #15]
			}
		}
		set_servo_pos(steering_angle);
 8000d42:	7bfb      	ldrb	r3, [r7, #15]
 8000d44:	4618      	mov	r0, r3
 8000d46:	f7ff fa09 	bl	800015c <set_servo_pos>
		osDelay(10);
 8000d4a:	200a      	movs	r0, #10
 8000d4c:	f004 f840 	bl	8004dd0 <osDelay>
		if (xQueueSteering != NULL){
 8000d50:	e7e6      	b.n	8000d20 <steering_task+0x8>
 8000d52:	bf00      	nop
 8000d54:	2000038c 	.word	0x2000038c

08000d58 <self_test>:
	}
}

// Self-Test Button Task
void self_test(void const * argument){
 8000d58:	b580      	push	{r7, lr}
 8000d5a:	b084      	sub	sp, #16
 8000d5c:	af00      	add	r7, sp, #0
 8000d5e:	6078      	str	r0, [r7, #4]
	zone_state_e zone_state = NORMAL;
 8000d60:	2304      	movs	r3, #4
 8000d62:	733b      	strb	r3, [r7, #12]
	uint8_t button_debounce = 0;
 8000d64:	2300      	movs	r3, #0
 8000d66:	73fb      	strb	r3, [r7, #15]
	uint8_t button_state = 0;
 8000d68:	2300      	movs	r3, #0
 8000d6a:	73bb      	strb	r3, [r7, #14]

	xQueueMotorState = xQueueCreate( 10,sizeof(zone_state_e));
 8000d6c:	2200      	movs	r2, #0
 8000d6e:	2101      	movs	r1, #1
 8000d70:	200a      	movs	r0, #10
 8000d72:	f004 f959 	bl	8005028 <xQueueGenericCreate>
 8000d76:	4603      	mov	r3, r0
 8000d78:	4a44      	ldr	r2, [pc, #272]	; (8000e8c <self_test+0x134>)
 8000d7a:	6013      	str	r3, [r2, #0]
	xQueueCANState = xQueueCreate( 10,sizeof(zone_state_e));
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	2101      	movs	r1, #1
 8000d80:	200a      	movs	r0, #10
 8000d82:	f004 f951 	bl	8005028 <xQueueGenericCreate>
 8000d86:	4603      	mov	r3, r0
 8000d88:	4a41      	ldr	r2, [pc, #260]	; (8000e90 <self_test+0x138>)
 8000d8a:	6013      	str	r3, [r2, #0]


	for (;;){
		GPIO_PinState button = HAL_GPIO_ReadPin(BUTTON_GPIO_Port,BUTTON_Pin);
 8000d8c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000d90:	4840      	ldr	r0, [pc, #256]	; (8000e94 <self_test+0x13c>)
 8000d92:	f002 fa05 	bl	80031a0 <HAL_GPIO_ReadPin>
 8000d96:	4603      	mov	r3, r0
 8000d98:	737b      	strb	r3, [r7, #13]
		// debounce button
		if (button == GPIO_PIN_SET){
 8000d9a:	7b7b      	ldrb	r3, [r7, #13]
 8000d9c:	2b01      	cmp	r3, #1
 8000d9e:	d107      	bne.n	8000db0 <self_test+0x58>
			button_debounce = (button_debounce << 1) | 1;
 8000da0:	7bfb      	ldrb	r3, [r7, #15]
 8000da2:	005b      	lsls	r3, r3, #1
 8000da4:	b25b      	sxtb	r3, r3
 8000da6:	f043 0301 	orr.w	r3, r3, #1
 8000daa:	b25b      	sxtb	r3, r3
 8000dac:	73fb      	strb	r3, [r7, #15]
 8000dae:	e002      	b.n	8000db6 <self_test+0x5e>
		}
		else {
			button_debounce = button_debounce << 1;
 8000db0:	7bfb      	ldrb	r3, [r7, #15]
 8000db2:	005b      	lsls	r3, r3, #1
 8000db4:	73fb      	strb	r3, [r7, #15]
		}
		if (button_debounce == 0xFF && button_state == 0){
 8000db6:	7bfb      	ldrb	r3, [r7, #15]
 8000db8:	2bff      	cmp	r3, #255	; 0xff
 8000dba:	d105      	bne.n	8000dc8 <self_test+0x70>
 8000dbc:	7bbb      	ldrb	r3, [r7, #14]
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	d102      	bne.n	8000dc8 <self_test+0x70>
			button_state = 1;
 8000dc2:	2301      	movs	r3, #1
 8000dc4:	73bb      	strb	r3, [r7, #14]
 8000dc6:	e007      	b.n	8000dd8 <self_test+0x80>
		}
		else if (button_debounce == 0 && button_state == 1){
 8000dc8:	7bfb      	ldrb	r3, [r7, #15]
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	d104      	bne.n	8000dd8 <self_test+0x80>
 8000dce:	7bbb      	ldrb	r3, [r7, #14]
 8000dd0:	2b01      	cmp	r3, #1
 8000dd2:	d101      	bne.n	8000dd8 <self_test+0x80>
			button_state = 0;
 8000dd4:	2300      	movs	r3, #0
 8000dd6:	73bb      	strb	r3, [r7, #14]
		}
		switch (zone_state) {
 8000dd8:	7b3b      	ldrb	r3, [r7, #12]
 8000dda:	3b01      	subs	r3, #1
 8000ddc:	2b04      	cmp	r3, #4
 8000dde:	d840      	bhi.n	8000e62 <self_test+0x10a>
 8000de0:	a201      	add	r2, pc, #4	; (adr r2, 8000de8 <self_test+0x90>)
 8000de2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000de6:	bf00      	nop
 8000de8:	08000e29 	.word	0x08000e29
 8000dec:	08000e3f 	.word	0x08000e3f
 8000df0:	08000e63 	.word	0x08000e63
 8000df4:	08000dfd 	.word	0x08000dfd
 8000df8:	08000e13 	.word	0x08000e13
			case NORMAL:
				if (button_state == 1) {
 8000dfc:	7bbb      	ldrb	r3, [r7, #14]
 8000dfe:	2b01      	cmp	r3, #1
 8000e00:	d128      	bne.n	8000e54 <self_test+0xfc>
					HAL_GPIO_WritePin(MCU_IND_GPIO_Port,MCU_IND_Pin,GPIO_PIN_SET);
 8000e02:	2201      	movs	r2, #1
 8000e04:	2104      	movs	r1, #4
 8000e06:	4824      	ldr	r0, [pc, #144]	; (8000e98 <self_test+0x140>)
 8000e08:	f002 f9e1 	bl	80031ce <HAL_GPIO_WritePin>
					zone_state = ERROR_BUTTON;
 8000e0c:	2301      	movs	r3, #1
 8000e0e:	733b      	strb	r3, [r7, #12]
				}
				break;
 8000e10:	e020      	b.n	8000e54 <self_test+0xfc>
			case NORMAL_PUSHED:
				if (button_state == 0){
 8000e12:	7bbb      	ldrb	r3, [r7, #14]
 8000e14:	2b00      	cmp	r3, #0
 8000e16:	d11f      	bne.n	8000e58 <self_test+0x100>
					zone_state = NORMAL;
 8000e18:	2304      	movs	r3, #4
 8000e1a:	733b      	strb	r3, [r7, #12]
					HAL_GPIO_WritePin(MCU_IND_GPIO_Port,MCU_IND_Pin,GPIO_PIN_RESET);
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	2104      	movs	r1, #4
 8000e20:	481d      	ldr	r0, [pc, #116]	; (8000e98 <self_test+0x140>)
 8000e22:	f002 f9d4 	bl	80031ce <HAL_GPIO_WritePin>
				}
				break;
 8000e26:	e017      	b.n	8000e58 <self_test+0x100>
			case ERROR_BUTTON:
				if (button_state == 0) {
 8000e28:	7bbb      	ldrb	r3, [r7, #14]
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d116      	bne.n	8000e5c <self_test+0x104>
					zone_state = ERROR_BUTTON_RELEASED;
 8000e2e:	2302      	movs	r3, #2
 8000e30:	733b      	strb	r3, [r7, #12]
					HAL_GPIO_WritePin(MCU_IND_GPIO_Port,MCU_IND_Pin,GPIO_PIN_SET);
 8000e32:	2201      	movs	r2, #1
 8000e34:	2104      	movs	r1, #4
 8000e36:	4818      	ldr	r0, [pc, #96]	; (8000e98 <self_test+0x140>)
 8000e38:	f002 f9c9 	bl	80031ce <HAL_GPIO_WritePin>
				}
				break;
 8000e3c:	e00e      	b.n	8000e5c <self_test+0x104>
			case ERROR_BUTTON_RELEASED:
				if (button_state == 1){
 8000e3e:	7bbb      	ldrb	r3, [r7, #14]
 8000e40:	2b01      	cmp	r3, #1
 8000e42:	d10d      	bne.n	8000e60 <self_test+0x108>
					zone_state = NORMAL_PUSHED;
 8000e44:	2305      	movs	r3, #5
 8000e46:	733b      	strb	r3, [r7, #12]
					HAL_GPIO_WritePin(MCU_IND_GPIO_Port,MCU_IND_Pin,GPIO_PIN_RESET);
 8000e48:	2200      	movs	r2, #0
 8000e4a:	2104      	movs	r1, #4
 8000e4c:	4812      	ldr	r0, [pc, #72]	; (8000e98 <self_test+0x140>)
 8000e4e:	f002 f9be 	bl	80031ce <HAL_GPIO_WritePin>
				}
				break;
 8000e52:	e005      	b.n	8000e60 <self_test+0x108>
				break;
 8000e54:	bf00      	nop
 8000e56:	e004      	b.n	8000e62 <self_test+0x10a>
				break;
 8000e58:	bf00      	nop
 8000e5a:	e002      	b.n	8000e62 <self_test+0x10a>
				break;
 8000e5c:	bf00      	nop
 8000e5e:	e000      	b.n	8000e62 <self_test+0x10a>
				break;
 8000e60:	bf00      	nop
		}
		xQueueSend(xQueueMotorState, &zone_state,( TickType_t ) 10);
 8000e62:	4b0a      	ldr	r3, [pc, #40]	; (8000e8c <self_test+0x134>)
 8000e64:	6818      	ldr	r0, [r3, #0]
 8000e66:	f107 010c 	add.w	r1, r7, #12
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	220a      	movs	r2, #10
 8000e6e:	f004 f939 	bl	80050e4 <xQueueGenericSend>
		xQueueSend(xQueueCANState, &zone_state,( TickType_t ) 10);
 8000e72:	4b07      	ldr	r3, [pc, #28]	; (8000e90 <self_test+0x138>)
 8000e74:	6818      	ldr	r0, [r3, #0]
 8000e76:	f107 010c 	add.w	r1, r7, #12
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	220a      	movs	r2, #10
 8000e7e:	f004 f931 	bl	80050e4 <xQueueGenericSend>
		osDelay(10);
 8000e82:	200a      	movs	r0, #10
 8000e84:	f003 ffa4 	bl	8004dd0 <osDelay>
	for (;;){
 8000e88:	e780      	b.n	8000d8c <self_test+0x34>
 8000e8a:	bf00      	nop
 8000e8c:	20000390 	.word	0x20000390
 8000e90:	20000394 	.word	0x20000394
 8000e94:	40011000 	.word	0x40011000
 8000e98:	40010800 	.word	0x40010800

08000e9c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	b082      	sub	sp, #8
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	4a04      	ldr	r2, [pc, #16]	; (8000ebc <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000eaa:	4293      	cmp	r3, r2
 8000eac:	d101      	bne.n	8000eb2 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000eae:	f000 fc6d 	bl	800178c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000eb2:	bf00      	nop
 8000eb4:	3708      	adds	r7, #8
 8000eb6:	46bd      	mov	sp, r7
 8000eb8:	bd80      	pop	{r7, pc}
 8000eba:	bf00      	nop
 8000ebc:	40012c00 	.word	0x40012c00

08000ec0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ec0:	b480      	push	{r7}
 8000ec2:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000ec4:	b672      	cpsid	i
}
 8000ec6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ec8:	e7fe      	b.n	8000ec8 <Error_Handler+0x8>

08000eca <motor_init>:

static TIM_HandleTypeDef htim2;
static void MX_TIM2_Init(void);
static void Error_Handler(void);

void motor_init(){
 8000eca:	b580      	push	{r7, lr}
 8000ecc:	af00      	add	r7, sp, #0
	MX_TIM2_Init();
 8000ece:	f000 f86d 	bl	8000fac <MX_TIM2_Init>
}
 8000ed2:	bf00      	nop
 8000ed4:	bd80      	pop	{r7, pc}
	...

08000ed8 <set_motor_direction>:



// Sets the direction of the motor
void set_motor_direction(motor_direction direction){
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	b082      	sub	sp, #8
 8000edc:	af00      	add	r7, sp, #0
 8000ede:	4603      	mov	r3, r0
 8000ee0:	71fb      	strb	r3, [r7, #7]
	// Mosfet logic means output is filled (set => low output, reset => high output)
	switch(direction){
 8000ee2:	79fb      	ldrb	r3, [r7, #7]
 8000ee4:	2b04      	cmp	r3, #4
 8000ee6:	d01e      	beq.n	8000f26 <set_motor_direction+0x4e>
 8000ee8:	2b04      	cmp	r3, #4
 8000eea:	dc28      	bgt.n	8000f3e <set_motor_direction+0x66>
 8000eec:	2b01      	cmp	r3, #1
 8000eee:	d002      	beq.n	8000ef6 <set_motor_direction+0x1e>
 8000ef0:	2b02      	cmp	r3, #2
 8000ef2:	d00c      	beq.n	8000f0e <set_motor_direction+0x36>
			HAL_GPIO_WritePin(MOTOR_IN2_GPIO_Port, MOTOR_IN2_Pin, GPIO_PIN_SET);
			break;
		default:
			(void)direction;
	}
}
 8000ef4:	e023      	b.n	8000f3e <set_motor_direction+0x66>
			HAL_GPIO_WritePin(MOTOR_IN1_GPIO_Port, MOTOR_IN1_Pin, GPIO_PIN_RESET);
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	2104      	movs	r1, #4
 8000efa:	4813      	ldr	r0, [pc, #76]	; (8000f48 <set_motor_direction+0x70>)
 8000efc:	f002 f967 	bl	80031ce <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MOTOR_IN2_GPIO_Port, MOTOR_IN2_Pin, GPIO_PIN_SET);
 8000f00:	2201      	movs	r2, #1
 8000f02:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000f06:	4810      	ldr	r0, [pc, #64]	; (8000f48 <set_motor_direction+0x70>)
 8000f08:	f002 f961 	bl	80031ce <HAL_GPIO_WritePin>
			break;
 8000f0c:	e017      	b.n	8000f3e <set_motor_direction+0x66>
			HAL_GPIO_WritePin(MOTOR_IN1_GPIO_Port, MOTOR_IN1_Pin, GPIO_PIN_SET);
 8000f0e:	2201      	movs	r2, #1
 8000f10:	2104      	movs	r1, #4
 8000f12:	480d      	ldr	r0, [pc, #52]	; (8000f48 <set_motor_direction+0x70>)
 8000f14:	f002 f95b 	bl	80031ce <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MOTOR_IN2_GPIO_Port, MOTOR_IN2_Pin, GPIO_PIN_RESET);
 8000f18:	2200      	movs	r2, #0
 8000f1a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000f1e:	480a      	ldr	r0, [pc, #40]	; (8000f48 <set_motor_direction+0x70>)
 8000f20:	f002 f955 	bl	80031ce <HAL_GPIO_WritePin>
			break;
 8000f24:	e00b      	b.n	8000f3e <set_motor_direction+0x66>
			HAL_GPIO_WritePin(MOTOR_IN1_GPIO_Port, MOTOR_IN1_Pin, GPIO_PIN_SET);
 8000f26:	2201      	movs	r2, #1
 8000f28:	2104      	movs	r1, #4
 8000f2a:	4807      	ldr	r0, [pc, #28]	; (8000f48 <set_motor_direction+0x70>)
 8000f2c:	f002 f94f 	bl	80031ce <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MOTOR_IN2_GPIO_Port, MOTOR_IN2_Pin, GPIO_PIN_SET);
 8000f30:	2201      	movs	r2, #1
 8000f32:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000f36:	4804      	ldr	r0, [pc, #16]	; (8000f48 <set_motor_direction+0x70>)
 8000f38:	f002 f949 	bl	80031ce <HAL_GPIO_WritePin>
			break;
 8000f3c:	bf00      	nop
}
 8000f3e:	bf00      	nop
 8000f40:	3708      	adds	r7, #8
 8000f42:	46bd      	mov	sp, r7
 8000f44:	bd80      	pop	{r7, pc}
 8000f46:	bf00      	nop
 8000f48:	40010c00 	.word	0x40010c00

08000f4c <set_motor_speed>:

// Set Speed of the motor
void set_motor_speed(uint32_t percent_speed){
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b082      	sub	sp, #8
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	6078      	str	r0, [r7, #4]
	// Motor speed PWM 50 Hz 100 Ticks at 5000 Hz
	TIM2->CCR4 = 100-percent_speed;
 8000f54:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	f1c3 0364 	rsb	r3, r3, #100	; 0x64
 8000f5e:	6413      	str	r3, [r2, #64]	; 0x40
      	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 8000f60:	210c      	movs	r1, #12
 8000f62:	4803      	ldr	r0, [pc, #12]	; (8000f70 <set_motor_speed+0x24>)
 8000f64:	f003 f802 	bl	8003f6c <HAL_TIM_PWM_Start>
}
 8000f68:	bf00      	nop
 8000f6a:	3708      	adds	r7, #8
 8000f6c:	46bd      	mov	sp, r7
 8000f6e:	bd80      	pop	{r7, pc}
 8000f70:	20000398 	.word	0x20000398

08000f74 <set_drive_speed>:

// Set Speed of motor in forward direction
void set_drive_speed(uint32_t percent_speed){
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b082      	sub	sp, #8
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	6078      	str	r0, [r7, #4]
	set_motor_direction(FORWARD);
 8000f7c:	2001      	movs	r0, #1
 8000f7e:	f7ff ffab 	bl	8000ed8 <set_motor_direction>
	set_motor_speed(percent_speed);
 8000f82:	6878      	ldr	r0, [r7, #4]
 8000f84:	f7ff ffe2 	bl	8000f4c <set_motor_speed>
}
 8000f88:	bf00      	nop
 8000f8a:	3708      	adds	r7, #8
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	bd80      	pop	{r7, pc}

08000f90 <set_brake_speed>:
	set_motor_direction(BACKWARD);
	set_motor_speed(percent_speed);
}

// Set Speed of motor in brake direction
void set_brake_speed(uint32_t percent_speed){
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b082      	sub	sp, #8
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	6078      	str	r0, [r7, #4]
	set_motor_direction(BRAKE);
 8000f98:	2004      	movs	r0, #4
 8000f9a:	f7ff ff9d 	bl	8000ed8 <set_motor_direction>
	set_motor_speed(percent_speed);
 8000f9e:	6878      	ldr	r0, [r7, #4]
 8000fa0:	f7ff ffd4 	bl	8000f4c <set_motor_speed>
}
 8000fa4:	bf00      	nop
 8000fa6:	3708      	adds	r7, #8
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	bd80      	pop	{r7, pc}

08000fac <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b08e      	sub	sp, #56	; 0x38
 8000fb0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000fb2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	601a      	str	r2, [r3, #0]
 8000fba:	605a      	str	r2, [r3, #4]
 8000fbc:	609a      	str	r2, [r3, #8]
 8000fbe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000fc0:	f107 0320 	add.w	r3, r7, #32
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	601a      	str	r2, [r3, #0]
 8000fc8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000fca:	1d3b      	adds	r3, r7, #4
 8000fcc:	2200      	movs	r2, #0
 8000fce:	601a      	str	r2, [r3, #0]
 8000fd0:	605a      	str	r2, [r3, #4]
 8000fd2:	609a      	str	r2, [r3, #8]
 8000fd4:	60da      	str	r2, [r3, #12]
 8000fd6:	611a      	str	r2, [r3, #16]
 8000fd8:	615a      	str	r2, [r3, #20]
 8000fda:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000fdc:	4b2d      	ldr	r3, [pc, #180]	; (8001094 <MX_TIM2_Init+0xe8>)
 8000fde:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000fe2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1600-1;
 8000fe4:	4b2b      	ldr	r3, [pc, #172]	; (8001094 <MX_TIM2_Init+0xe8>)
 8000fe6:	f240 623f 	movw	r2, #1599	; 0x63f
 8000fea:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000fec:	4b29      	ldr	r3, [pc, #164]	; (8001094 <MX_TIM2_Init+0xe8>)
 8000fee:	2200      	movs	r2, #0
 8000ff0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 8000ff2:	4b28      	ldr	r3, [pc, #160]	; (8001094 <MX_TIM2_Init+0xe8>)
 8000ff4:	2263      	movs	r2, #99	; 0x63
 8000ff6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ff8:	4b26      	ldr	r3, [pc, #152]	; (8001094 <MX_TIM2_Init+0xe8>)
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ffe:	4b25      	ldr	r3, [pc, #148]	; (8001094 <MX_TIM2_Init+0xe8>)
 8001000:	2200      	movs	r2, #0
 8001002:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001004:	4823      	ldr	r0, [pc, #140]	; (8001094 <MX_TIM2_Init+0xe8>)
 8001006:	f002 febf 	bl	8003d88 <HAL_TIM_Base_Init>
 800100a:	4603      	mov	r3, r0
 800100c:	2b00      	cmp	r3, #0
 800100e:	d001      	beq.n	8001014 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8001010:	f000 f842 	bl	8001098 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001014:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001018:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800101a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800101e:	4619      	mov	r1, r3
 8001020:	481c      	ldr	r0, [pc, #112]	; (8001094 <MX_TIM2_Init+0xe8>)
 8001022:	f003 fa6f 	bl	8004504 <HAL_TIM_ConfigClockSource>
 8001026:	4603      	mov	r3, r0
 8001028:	2b00      	cmp	r3, #0
 800102a:	d001      	beq.n	8001030 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 800102c:	f000 f834 	bl	8001098 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001030:	4818      	ldr	r0, [pc, #96]	; (8001094 <MX_TIM2_Init+0xe8>)
 8001032:	f002 ff4b 	bl	8003ecc <HAL_TIM_PWM_Init>
 8001036:	4603      	mov	r3, r0
 8001038:	2b00      	cmp	r3, #0
 800103a:	d001      	beq.n	8001040 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 800103c:	f000 f82c 	bl	8001098 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001040:	2300      	movs	r3, #0
 8001042:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001044:	2300      	movs	r3, #0
 8001046:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001048:	f107 0320 	add.w	r3, r7, #32
 800104c:	4619      	mov	r1, r3
 800104e:	4811      	ldr	r0, [pc, #68]	; (8001094 <MX_TIM2_Init+0xe8>)
 8001050:	f003 fde4 	bl	8004c1c <HAL_TIMEx_MasterConfigSynchronization>
 8001054:	4603      	mov	r3, r0
 8001056:	2b00      	cmp	r3, #0
 8001058:	d001      	beq.n	800105e <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 800105a:	f000 f81d 	bl	8001098 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800105e:	2360      	movs	r3, #96	; 0x60
 8001060:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001062:	2300      	movs	r3, #0
 8001064:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001066:	2300      	movs	r3, #0
 8001068:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800106a:	2300      	movs	r3, #0
 800106c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800106e:	1d3b      	adds	r3, r7, #4
 8001070:	220c      	movs	r2, #12
 8001072:	4619      	mov	r1, r3
 8001074:	4807      	ldr	r0, [pc, #28]	; (8001094 <MX_TIM2_Init+0xe8>)
 8001076:	f003 f987 	bl	8004388 <HAL_TIM_PWM_ConfigChannel>
 800107a:	4603      	mov	r3, r0
 800107c:	2b00      	cmp	r3, #0
 800107e:	d001      	beq.n	8001084 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8001080:	f000 f80a 	bl	8001098 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001084:	4803      	ldr	r0, [pc, #12]	; (8001094 <MX_TIM2_Init+0xe8>)
 8001086:	f000 f943 	bl	8001310 <HAL_TIM_MspPostInit>

}
 800108a:	bf00      	nop
 800108c:	3738      	adds	r7, #56	; 0x38
 800108e:	46bd      	mov	sp, r7
 8001090:	bd80      	pop	{r7, pc}
 8001092:	bf00      	nop
 8001094:	20000398 	.word	0x20000398

08001098 <Error_Handler>:

static void Error_Handler(void)
{
 8001098:	b480      	push	{r7}
 800109a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800109c:	b672      	cpsid	i
}
 800109e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80010a0:	e7fe      	b.n	80010a0 <Error_Handler+0x8>
	...

080010a4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	b084      	sub	sp, #16
 80010a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80010aa:	4b18      	ldr	r3, [pc, #96]	; (800110c <HAL_MspInit+0x68>)
 80010ac:	699b      	ldr	r3, [r3, #24]
 80010ae:	4a17      	ldr	r2, [pc, #92]	; (800110c <HAL_MspInit+0x68>)
 80010b0:	f043 0301 	orr.w	r3, r3, #1
 80010b4:	6193      	str	r3, [r2, #24]
 80010b6:	4b15      	ldr	r3, [pc, #84]	; (800110c <HAL_MspInit+0x68>)
 80010b8:	699b      	ldr	r3, [r3, #24]
 80010ba:	f003 0301 	and.w	r3, r3, #1
 80010be:	60bb      	str	r3, [r7, #8]
 80010c0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80010c2:	4b12      	ldr	r3, [pc, #72]	; (800110c <HAL_MspInit+0x68>)
 80010c4:	69db      	ldr	r3, [r3, #28]
 80010c6:	4a11      	ldr	r2, [pc, #68]	; (800110c <HAL_MspInit+0x68>)
 80010c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80010cc:	61d3      	str	r3, [r2, #28]
 80010ce:	4b0f      	ldr	r3, [pc, #60]	; (800110c <HAL_MspInit+0x68>)
 80010d0:	69db      	ldr	r3, [r3, #28]
 80010d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010d6:	607b      	str	r3, [r7, #4]
 80010d8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80010da:	2200      	movs	r2, #0
 80010dc:	210f      	movs	r1, #15
 80010de:	f06f 0001 	mvn.w	r0, #1
 80010e2:	f001 feae 	bl	8002e42 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80010e6:	4b0a      	ldr	r3, [pc, #40]	; (8001110 <HAL_MspInit+0x6c>)
 80010e8:	685b      	ldr	r3, [r3, #4]
 80010ea:	60fb      	str	r3, [r7, #12]
 80010ec:	68fb      	ldr	r3, [r7, #12]
 80010ee:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80010f2:	60fb      	str	r3, [r7, #12]
 80010f4:	68fb      	ldr	r3, [r7, #12]
 80010f6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80010fa:	60fb      	str	r3, [r7, #12]
 80010fc:	4a04      	ldr	r2, [pc, #16]	; (8001110 <HAL_MspInit+0x6c>)
 80010fe:	68fb      	ldr	r3, [r7, #12]
 8001100:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001102:	bf00      	nop
 8001104:	3710      	adds	r7, #16
 8001106:	46bd      	mov	sp, r7
 8001108:	bd80      	pop	{r7, pc}
 800110a:	bf00      	nop
 800110c:	40021000 	.word	0x40021000
 8001110:	40010000 	.word	0x40010000

08001114 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	b08a      	sub	sp, #40	; 0x28
 8001118:	af00      	add	r7, sp, #0
 800111a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800111c:	f107 0318 	add.w	r3, r7, #24
 8001120:	2200      	movs	r2, #0
 8001122:	601a      	str	r2, [r3, #0]
 8001124:	605a      	str	r2, [r3, #4]
 8001126:	609a      	str	r2, [r3, #8]
 8001128:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	4a28      	ldr	r2, [pc, #160]	; (80011d0 <HAL_ADC_MspInit+0xbc>)
 8001130:	4293      	cmp	r3, r2
 8001132:	d122      	bne.n	800117a <HAL_ADC_MspInit+0x66>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001134:	4b27      	ldr	r3, [pc, #156]	; (80011d4 <HAL_ADC_MspInit+0xc0>)
 8001136:	699b      	ldr	r3, [r3, #24]
 8001138:	4a26      	ldr	r2, [pc, #152]	; (80011d4 <HAL_ADC_MspInit+0xc0>)
 800113a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800113e:	6193      	str	r3, [r2, #24]
 8001140:	4b24      	ldr	r3, [pc, #144]	; (80011d4 <HAL_ADC_MspInit+0xc0>)
 8001142:	699b      	ldr	r3, [r3, #24]
 8001144:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001148:	617b      	str	r3, [r7, #20]
 800114a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800114c:	4b21      	ldr	r3, [pc, #132]	; (80011d4 <HAL_ADC_MspInit+0xc0>)
 800114e:	699b      	ldr	r3, [r3, #24]
 8001150:	4a20      	ldr	r2, [pc, #128]	; (80011d4 <HAL_ADC_MspInit+0xc0>)
 8001152:	f043 0304 	orr.w	r3, r3, #4
 8001156:	6193      	str	r3, [r2, #24]
 8001158:	4b1e      	ldr	r3, [pc, #120]	; (80011d4 <HAL_ADC_MspInit+0xc0>)
 800115a:	699b      	ldr	r3, [r3, #24]
 800115c:	f003 0304 	and.w	r3, r3, #4
 8001160:	613b      	str	r3, [r7, #16]
 8001162:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = I_SENSE_Pin;
 8001164:	2310      	movs	r3, #16
 8001166:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001168:	2303      	movs	r3, #3
 800116a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(I_SENSE_GPIO_Port, &GPIO_InitStruct);
 800116c:	f107 0318 	add.w	r3, r7, #24
 8001170:	4619      	mov	r1, r3
 8001172:	4819      	ldr	r0, [pc, #100]	; (80011d8 <HAL_ADC_MspInit+0xc4>)
 8001174:	f001 fe90 	bl	8002e98 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8001178:	e026      	b.n	80011c8 <HAL_ADC_MspInit+0xb4>
  else if(hadc->Instance==ADC2)
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	4a17      	ldr	r2, [pc, #92]	; (80011dc <HAL_ADC_MspInit+0xc8>)
 8001180:	4293      	cmp	r3, r2
 8001182:	d121      	bne.n	80011c8 <HAL_ADC_MspInit+0xb4>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8001184:	4b13      	ldr	r3, [pc, #76]	; (80011d4 <HAL_ADC_MspInit+0xc0>)
 8001186:	699b      	ldr	r3, [r3, #24]
 8001188:	4a12      	ldr	r2, [pc, #72]	; (80011d4 <HAL_ADC_MspInit+0xc0>)
 800118a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800118e:	6193      	str	r3, [r2, #24]
 8001190:	4b10      	ldr	r3, [pc, #64]	; (80011d4 <HAL_ADC_MspInit+0xc0>)
 8001192:	699b      	ldr	r3, [r3, #24]
 8001194:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001198:	60fb      	str	r3, [r7, #12]
 800119a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800119c:	4b0d      	ldr	r3, [pc, #52]	; (80011d4 <HAL_ADC_MspInit+0xc0>)
 800119e:	699b      	ldr	r3, [r3, #24]
 80011a0:	4a0c      	ldr	r2, [pc, #48]	; (80011d4 <HAL_ADC_MspInit+0xc0>)
 80011a2:	f043 0304 	orr.w	r3, r3, #4
 80011a6:	6193      	str	r3, [r2, #24]
 80011a8:	4b0a      	ldr	r3, [pc, #40]	; (80011d4 <HAL_ADC_MspInit+0xc0>)
 80011aa:	699b      	ldr	r3, [r3, #24]
 80011ac:	f003 0304 	and.w	r3, r3, #4
 80011b0:	60bb      	str	r3, [r7, #8]
 80011b2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = POTENTIOMETER_Pin;
 80011b4:	2320      	movs	r3, #32
 80011b6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80011b8:	2303      	movs	r3, #3
 80011ba:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(POTENTIOMETER_GPIO_Port, &GPIO_InitStruct);
 80011bc:	f107 0318 	add.w	r3, r7, #24
 80011c0:	4619      	mov	r1, r3
 80011c2:	4805      	ldr	r0, [pc, #20]	; (80011d8 <HAL_ADC_MspInit+0xc4>)
 80011c4:	f001 fe68 	bl	8002e98 <HAL_GPIO_Init>
}
 80011c8:	bf00      	nop
 80011ca:	3728      	adds	r7, #40	; 0x28
 80011cc:	46bd      	mov	sp, r7
 80011ce:	bd80      	pop	{r7, pc}
 80011d0:	40012400 	.word	0x40012400
 80011d4:	40021000 	.word	0x40021000
 80011d8:	40010800 	.word	0x40010800
 80011dc:	40012800 	.word	0x40012800

080011e0 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	b088      	sub	sp, #32
 80011e4:	af00      	add	r7, sp, #0
 80011e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011e8:	f107 0310 	add.w	r3, r7, #16
 80011ec:	2200      	movs	r2, #0
 80011ee:	601a      	str	r2, [r3, #0]
 80011f0:	605a      	str	r2, [r3, #4]
 80011f2:	609a      	str	r2, [r3, #8]
 80011f4:	60da      	str	r2, [r3, #12]
  if(hcan->Instance==CAN1)
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	4a25      	ldr	r2, [pc, #148]	; (8001290 <HAL_CAN_MspInit+0xb0>)
 80011fc:	4293      	cmp	r3, r2
 80011fe:	d143      	bne.n	8001288 <HAL_CAN_MspInit+0xa8>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001200:	4b24      	ldr	r3, [pc, #144]	; (8001294 <HAL_CAN_MspInit+0xb4>)
 8001202:	69db      	ldr	r3, [r3, #28]
 8001204:	4a23      	ldr	r2, [pc, #140]	; (8001294 <HAL_CAN_MspInit+0xb4>)
 8001206:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800120a:	61d3      	str	r3, [r2, #28]
 800120c:	4b21      	ldr	r3, [pc, #132]	; (8001294 <HAL_CAN_MspInit+0xb4>)
 800120e:	69db      	ldr	r3, [r3, #28]
 8001210:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001214:	60fb      	str	r3, [r7, #12]
 8001216:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001218:	4b1e      	ldr	r3, [pc, #120]	; (8001294 <HAL_CAN_MspInit+0xb4>)
 800121a:	699b      	ldr	r3, [r3, #24]
 800121c:	4a1d      	ldr	r2, [pc, #116]	; (8001294 <HAL_CAN_MspInit+0xb4>)
 800121e:	f043 0304 	orr.w	r3, r3, #4
 8001222:	6193      	str	r3, [r2, #24]
 8001224:	4b1b      	ldr	r3, [pc, #108]	; (8001294 <HAL_CAN_MspInit+0xb4>)
 8001226:	699b      	ldr	r3, [r3, #24]
 8001228:	f003 0304 	and.w	r3, r3, #4
 800122c:	60bb      	str	r3, [r7, #8]
 800122e:	68bb      	ldr	r3, [r7, #8]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001230:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001234:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001236:	2300      	movs	r3, #0
 8001238:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800123a:	2301      	movs	r3, #1
 800123c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800123e:	2303      	movs	r3, #3
 8001240:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001242:	f107 0310 	add.w	r3, r7, #16
 8001246:	4619      	mov	r1, r3
 8001248:	4813      	ldr	r0, [pc, #76]	; (8001298 <HAL_CAN_MspInit+0xb8>)
 800124a:	f001 fe25 	bl	8002e98 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 800124e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001252:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001254:	2302      	movs	r3, #2
 8001256:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001258:	2303      	movs	r3, #3
 800125a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800125c:	f107 0310 	add.w	r3, r7, #16
 8001260:	4619      	mov	r1, r3
 8001262:	480d      	ldr	r0, [pc, #52]	; (8001298 <HAL_CAN_MspInit+0xb8>)
 8001264:	f001 fe18 	bl	8002e98 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 5, 0);
 8001268:	2200      	movs	r2, #0
 800126a:	2105      	movs	r1, #5
 800126c:	2014      	movs	r0, #20
 800126e:	f001 fde8 	bl	8002e42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 8001272:	2014      	movs	r0, #20
 8001274:	f001 fe01 	bl	8002e7a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 5, 0);
 8001278:	2200      	movs	r2, #0
 800127a:	2105      	movs	r1, #5
 800127c:	2015      	movs	r0, #21
 800127e:	f001 fde0 	bl	8002e42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 8001282:	2015      	movs	r0, #21
 8001284:	f001 fdf9 	bl	8002e7a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8001288:	bf00      	nop
 800128a:	3720      	adds	r7, #32
 800128c:	46bd      	mov	sp, r7
 800128e:	bd80      	pop	{r7, pc}
 8001290:	40006400 	.word	0x40006400
 8001294:	40021000 	.word	0x40021000
 8001298:	40010800 	.word	0x40010800

0800129c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800129c:	b480      	push	{r7}
 800129e:	b085      	sub	sp, #20
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80012ac:	d10b      	bne.n	80012c6 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80012ae:	4b08      	ldr	r3, [pc, #32]	; (80012d0 <HAL_TIM_Base_MspInit+0x34>)
 80012b0:	69db      	ldr	r3, [r3, #28]
 80012b2:	4a07      	ldr	r2, [pc, #28]	; (80012d0 <HAL_TIM_Base_MspInit+0x34>)
 80012b4:	f043 0301 	orr.w	r3, r3, #1
 80012b8:	61d3      	str	r3, [r2, #28]
 80012ba:	4b05      	ldr	r3, [pc, #20]	; (80012d0 <HAL_TIM_Base_MspInit+0x34>)
 80012bc:	69db      	ldr	r3, [r3, #28]
 80012be:	f003 0301 	and.w	r3, r3, #1
 80012c2:	60fb      	str	r3, [r7, #12]
 80012c4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80012c6:	bf00      	nop
 80012c8:	3714      	adds	r7, #20
 80012ca:	46bd      	mov	sp, r7
 80012cc:	bc80      	pop	{r7}
 80012ce:	4770      	bx	lr
 80012d0:	40021000 	.word	0x40021000

080012d4 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80012d4:	b480      	push	{r7}
 80012d6:	b085      	sub	sp, #20
 80012d8:	af00      	add	r7, sp, #0
 80012da:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	4a09      	ldr	r2, [pc, #36]	; (8001308 <HAL_TIM_PWM_MspInit+0x34>)
 80012e2:	4293      	cmp	r3, r2
 80012e4:	d10b      	bne.n	80012fe <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80012e6:	4b09      	ldr	r3, [pc, #36]	; (800130c <HAL_TIM_PWM_MspInit+0x38>)
 80012e8:	69db      	ldr	r3, [r3, #28]
 80012ea:	4a08      	ldr	r2, [pc, #32]	; (800130c <HAL_TIM_PWM_MspInit+0x38>)
 80012ec:	f043 0302 	orr.w	r3, r3, #2
 80012f0:	61d3      	str	r3, [r2, #28]
 80012f2:	4b06      	ldr	r3, [pc, #24]	; (800130c <HAL_TIM_PWM_MspInit+0x38>)
 80012f4:	69db      	ldr	r3, [r3, #28]
 80012f6:	f003 0302 	and.w	r3, r3, #2
 80012fa:	60fb      	str	r3, [r7, #12]
 80012fc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80012fe:	bf00      	nop
 8001300:	3714      	adds	r7, #20
 8001302:	46bd      	mov	sp, r7
 8001304:	bc80      	pop	{r7}
 8001306:	4770      	bx	lr
 8001308:	40000400 	.word	0x40000400
 800130c:	40021000 	.word	0x40021000

08001310 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	b08a      	sub	sp, #40	; 0x28
 8001314:	af00      	add	r7, sp, #0
 8001316:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001318:	f107 0314 	add.w	r3, r7, #20
 800131c:	2200      	movs	r2, #0
 800131e:	601a      	str	r2, [r3, #0]
 8001320:	605a      	str	r2, [r3, #4]
 8001322:	609a      	str	r2, [r3, #8]
 8001324:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM2)
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800132e:	d12b      	bne.n	8001388 <HAL_TIM_MspPostInit+0x78>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001330:	4b32      	ldr	r3, [pc, #200]	; (80013fc <HAL_TIM_MspPostInit+0xec>)
 8001332:	699b      	ldr	r3, [r3, #24]
 8001334:	4a31      	ldr	r2, [pc, #196]	; (80013fc <HAL_TIM_MspPostInit+0xec>)
 8001336:	f043 0308 	orr.w	r3, r3, #8
 800133a:	6193      	str	r3, [r2, #24]
 800133c:	4b2f      	ldr	r3, [pc, #188]	; (80013fc <HAL_TIM_MspPostInit+0xec>)
 800133e:	699b      	ldr	r3, [r3, #24]
 8001340:	f003 0308 	and.w	r3, r3, #8
 8001344:	613b      	str	r3, [r7, #16]
 8001346:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PB11     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = MOTOR_EN_PWM_Pin;
 8001348:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800134c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800134e:	2302      	movs	r3, #2
 8001350:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001352:	2302      	movs	r3, #2
 8001354:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(MOTOR_EN_PWM_GPIO_Port, &GPIO_InitStruct);
 8001356:	f107 0314 	add.w	r3, r7, #20
 800135a:	4619      	mov	r1, r3
 800135c:	4828      	ldr	r0, [pc, #160]	; (8001400 <HAL_TIM_MspPostInit+0xf0>)
 800135e:	f001 fd9b 	bl	8002e98 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM2_PARTIAL_2();
 8001362:	4b28      	ldr	r3, [pc, #160]	; (8001404 <HAL_TIM_MspPostInit+0xf4>)
 8001364:	685b      	ldr	r3, [r3, #4]
 8001366:	627b      	str	r3, [r7, #36]	; 0x24
 8001368:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800136a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800136e:	627b      	str	r3, [r7, #36]	; 0x24
 8001370:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001372:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8001376:	627b      	str	r3, [r7, #36]	; 0x24
 8001378:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800137a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800137e:	627b      	str	r3, [r7, #36]	; 0x24
 8001380:	4a20      	ldr	r2, [pc, #128]	; (8001404 <HAL_TIM_MspPostInit+0xf4>)
 8001382:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001384:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001386:	e034      	b.n	80013f2 <HAL_TIM_MspPostInit+0xe2>
  else if(htim->Instance==TIM3)
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	4a1e      	ldr	r2, [pc, #120]	; (8001408 <HAL_TIM_MspPostInit+0xf8>)
 800138e:	4293      	cmp	r3, r2
 8001390:	d12f      	bne.n	80013f2 <HAL_TIM_MspPostInit+0xe2>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001392:	4b1a      	ldr	r3, [pc, #104]	; (80013fc <HAL_TIM_MspPostInit+0xec>)
 8001394:	699b      	ldr	r3, [r3, #24]
 8001396:	4a19      	ldr	r2, [pc, #100]	; (80013fc <HAL_TIM_MspPostInit+0xec>)
 8001398:	f043 0304 	orr.w	r3, r3, #4
 800139c:	6193      	str	r3, [r2, #24]
 800139e:	4b17      	ldr	r3, [pc, #92]	; (80013fc <HAL_TIM_MspPostInit+0xec>)
 80013a0:	699b      	ldr	r3, [r3, #24]
 80013a2:	f003 0304 	and.w	r3, r3, #4
 80013a6:	60fb      	str	r3, [r7, #12]
 80013a8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013aa:	4b14      	ldr	r3, [pc, #80]	; (80013fc <HAL_TIM_MspPostInit+0xec>)
 80013ac:	699b      	ldr	r3, [r3, #24]
 80013ae:	4a13      	ldr	r2, [pc, #76]	; (80013fc <HAL_TIM_MspPostInit+0xec>)
 80013b0:	f043 0308 	orr.w	r3, r3, #8
 80013b4:	6193      	str	r3, [r2, #24]
 80013b6:	4b11      	ldr	r3, [pc, #68]	; (80013fc <HAL_TIM_MspPostInit+0xec>)
 80013b8:	699b      	ldr	r3, [r3, #24]
 80013ba:	f003 0308 	and.w	r3, r3, #8
 80013be:	60bb      	str	r3, [r7, #8]
 80013c0:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = LEFT_BLINKER_Pin;
 80013c2:	2380      	movs	r3, #128	; 0x80
 80013c4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013c6:	2302      	movs	r3, #2
 80013c8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013ca:	2302      	movs	r3, #2
 80013cc:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(LEFT_BLINKER_GPIO_Port, &GPIO_InitStruct);
 80013ce:	f107 0314 	add.w	r3, r7, #20
 80013d2:	4619      	mov	r1, r3
 80013d4:	480d      	ldr	r0, [pc, #52]	; (800140c <HAL_TIM_MspPostInit+0xfc>)
 80013d6:	f001 fd5f 	bl	8002e98 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = RIGHT_BLINKER_Pin;
 80013da:	2302      	movs	r3, #2
 80013dc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013de:	2302      	movs	r3, #2
 80013e0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013e2:	2302      	movs	r3, #2
 80013e4:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(RIGHT_BLINKER_GPIO_Port, &GPIO_InitStruct);
 80013e6:	f107 0314 	add.w	r3, r7, #20
 80013ea:	4619      	mov	r1, r3
 80013ec:	4804      	ldr	r0, [pc, #16]	; (8001400 <HAL_TIM_MspPostInit+0xf0>)
 80013ee:	f001 fd53 	bl	8002e98 <HAL_GPIO_Init>
}
 80013f2:	bf00      	nop
 80013f4:	3728      	adds	r7, #40	; 0x28
 80013f6:	46bd      	mov	sp, r7
 80013f8:	bd80      	pop	{r7, pc}
 80013fa:	bf00      	nop
 80013fc:	40021000 	.word	0x40021000
 8001400:	40010c00 	.word	0x40010c00
 8001404:	40010000 	.word	0x40010000
 8001408:	40000400 	.word	0x40000400
 800140c:	40010800 	.word	0x40010800

08001410 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	b08c      	sub	sp, #48	; 0x30
 8001414:	af00      	add	r7, sp, #0
 8001416:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8001418:	2300      	movs	r3, #0
 800141a:	62bb      	str	r3, [r7, #40]	; 0x28

  uint32_t              uwPrescalerValue = 0U;
 800141c:	2300      	movs	r3, #0
 800141e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8001420:	2300      	movs	r3, #0
 8001422:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001426:	4b2e      	ldr	r3, [pc, #184]	; (80014e0 <HAL_InitTick+0xd0>)
 8001428:	699b      	ldr	r3, [r3, #24]
 800142a:	4a2d      	ldr	r2, [pc, #180]	; (80014e0 <HAL_InitTick+0xd0>)
 800142c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001430:	6193      	str	r3, [r2, #24]
 8001432:	4b2b      	ldr	r3, [pc, #172]	; (80014e0 <HAL_InitTick+0xd0>)
 8001434:	699b      	ldr	r3, [r3, #24]
 8001436:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800143a:	60bb      	str	r3, [r7, #8]
 800143c:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800143e:	f107 020c 	add.w	r2, r7, #12
 8001442:	f107 0310 	add.w	r3, r7, #16
 8001446:	4611      	mov	r1, r2
 8001448:	4618      	mov	r0, r3
 800144a:	f002 fad9 	bl	8003a00 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 800144e:	f002 fac3 	bl	80039d8 <HAL_RCC_GetPCLK2Freq>
 8001452:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001454:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001456:	4a23      	ldr	r2, [pc, #140]	; (80014e4 <HAL_InitTick+0xd4>)
 8001458:	fba2 2303 	umull	r2, r3, r2, r3
 800145c:	0c9b      	lsrs	r3, r3, #18
 800145e:	3b01      	subs	r3, #1
 8001460:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001462:	4b21      	ldr	r3, [pc, #132]	; (80014e8 <HAL_InitTick+0xd8>)
 8001464:	4a21      	ldr	r2, [pc, #132]	; (80014ec <HAL_InitTick+0xdc>)
 8001466:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8001468:	4b1f      	ldr	r3, [pc, #124]	; (80014e8 <HAL_InitTick+0xd8>)
 800146a:	f240 32e7 	movw	r2, #999	; 0x3e7
 800146e:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001470:	4a1d      	ldr	r2, [pc, #116]	; (80014e8 <HAL_InitTick+0xd8>)
 8001472:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001474:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001476:	4b1c      	ldr	r3, [pc, #112]	; (80014e8 <HAL_InitTick+0xd8>)
 8001478:	2200      	movs	r2, #0
 800147a:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800147c:	4b1a      	ldr	r3, [pc, #104]	; (80014e8 <HAL_InitTick+0xd8>)
 800147e:	2200      	movs	r2, #0
 8001480:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001482:	4b19      	ldr	r3, [pc, #100]	; (80014e8 <HAL_InitTick+0xd8>)
 8001484:	2200      	movs	r2, #0
 8001486:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8001488:	4817      	ldr	r0, [pc, #92]	; (80014e8 <HAL_InitTick+0xd8>)
 800148a:	f002 fc7d 	bl	8003d88 <HAL_TIM_Base_Init>
 800148e:	4603      	mov	r3, r0
 8001490:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 8001494:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001498:	2b00      	cmp	r3, #0
 800149a:	d11b      	bne.n	80014d4 <HAL_InitTick+0xc4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 800149c:	4812      	ldr	r0, [pc, #72]	; (80014e8 <HAL_InitTick+0xd8>)
 800149e:	f002 fcc3 	bl	8003e28 <HAL_TIM_Base_Start_IT>
 80014a2:	4603      	mov	r3, r0
 80014a4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 80014a8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d111      	bne.n	80014d4 <HAL_InitTick+0xc4>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 80014b0:	2019      	movs	r0, #25
 80014b2:	f001 fce2 	bl	8002e7a <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	2b0f      	cmp	r3, #15
 80014ba:	d808      	bhi.n	80014ce <HAL_InitTick+0xbe>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority, 0U);
 80014bc:	2200      	movs	r2, #0
 80014be:	6879      	ldr	r1, [r7, #4]
 80014c0:	2019      	movs	r0, #25
 80014c2:	f001 fcbe 	bl	8002e42 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80014c6:	4a0a      	ldr	r2, [pc, #40]	; (80014f0 <HAL_InitTick+0xe0>)
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	6013      	str	r3, [r2, #0]
 80014cc:	e002      	b.n	80014d4 <HAL_InitTick+0xc4>
      }
      else
      {
        status = HAL_ERROR;
 80014ce:	2301      	movs	r3, #1
 80014d0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 80014d4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 80014d8:	4618      	mov	r0, r3
 80014da:	3730      	adds	r7, #48	; 0x30
 80014dc:	46bd      	mov	sp, r7
 80014de:	bd80      	pop	{r7, pc}
 80014e0:	40021000 	.word	0x40021000
 80014e4:	431bde83 	.word	0x431bde83
 80014e8:	200003e0 	.word	0x200003e0
 80014ec:	40012c00 	.word	0x40012c00
 80014f0:	20000004 	.word	0x20000004

080014f4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80014f4:	b480      	push	{r7}
 80014f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80014f8:	e7fe      	b.n	80014f8 <NMI_Handler+0x4>

080014fa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80014fa:	b480      	push	{r7}
 80014fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80014fe:	e7fe      	b.n	80014fe <HardFault_Handler+0x4>

08001500 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001500:	b480      	push	{r7}
 8001502:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001504:	e7fe      	b.n	8001504 <MemManage_Handler+0x4>

08001506 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001506:	b480      	push	{r7}
 8001508:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800150a:	e7fe      	b.n	800150a <BusFault_Handler+0x4>

0800150c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800150c:	b480      	push	{r7}
 800150e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001510:	e7fe      	b.n	8001510 <UsageFault_Handler+0x4>

08001512 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001512:	b480      	push	{r7}
 8001514:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001516:	bf00      	nop
 8001518:	46bd      	mov	sp, r7
 800151a:	bc80      	pop	{r7}
 800151c:	4770      	bx	lr
	...

08001520 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8001524:	4802      	ldr	r0, [pc, #8]	; (8001530 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 8001526:	f001 f9b4 	bl	8002892 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 800152a:	bf00      	nop
 800152c:	bd80      	pop	{r7, pc}
 800152e:	bf00      	nop
 8001530:	20000428 	.word	0x20000428

08001534 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8001538:	4802      	ldr	r0, [pc, #8]	; (8001544 <CAN1_RX1_IRQHandler+0x10>)
 800153a:	f001 f9aa 	bl	8002892 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 800153e:	bf00      	nop
 8001540:	bd80      	pop	{r7, pc}
 8001542:	bf00      	nop
 8001544:	20000428 	.word	0x20000428

08001548 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800154c:	4802      	ldr	r0, [pc, #8]	; (8001558 <TIM1_UP_IRQHandler+0x10>)
 800154e:	f002 fe13 	bl	8004178 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8001552:	bf00      	nop
 8001554:	bd80      	pop	{r7, pc}
 8001556:	bf00      	nop
 8001558:	200003e0 	.word	0x200003e0

0800155c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800155c:	b480      	push	{r7}
 800155e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001560:	bf00      	nop
 8001562:	46bd      	mov	sp, r7
 8001564:	bc80      	pop	{r7}
 8001566:	4770      	bx	lr

08001568 <can_init>:
CAN_TxHeaderTypeDef TxHeader;
CAN_RxHeaderTypeDef RxHeader;

QueueHandle_t xQueueCANRx;

void can_init(){
 8001568:	b580      	push	{r7, lr}
 800156a:	af00      	add	r7, sp, #0
	MX_CAN_Init();
 800156c:	f000 f840 	bl	80015f0 <MX_CAN_Init>
	xQueueCANRx = xQueueCreate( 10,sizeof(can_msg_t));
 8001570:	2200      	movs	r2, #0
 8001572:	210a      	movs	r1, #10
 8001574:	200a      	movs	r0, #10
 8001576:	f003 fd57 	bl	8005028 <xQueueGenericCreate>
 800157a:	4603      	mov	r3, r0
 800157c:	4a01      	ldr	r2, [pc, #4]	; (8001584 <can_init+0x1c>)
 800157e:	6013      	str	r3, [r2, #0]
}
 8001580:	bf00      	nop
 8001582:	bd80      	pop	{r7, pc}
 8001584:	20000490 	.word	0x20000490

08001588 <HAL_CAN_RxFifo0MsgPendingCallback>:

// Interrupt Handler for receiving a can message.
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan){
 8001588:	b580      	push	{r7, lr}
 800158a:	b088      	sub	sp, #32
 800158c:	af00      	add	r7, sp, #0
 800158e:	6078      	str	r0, [r7, #4]
 	HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxHeader, RxData);
 8001590:	4b14      	ldr	r3, [pc, #80]	; (80015e4 <HAL_CAN_RxFifo0MsgPendingCallback+0x5c>)
 8001592:	4a15      	ldr	r2, [pc, #84]	; (80015e8 <HAL_CAN_RxFifo0MsgPendingCallback+0x60>)
 8001594:	2100      	movs	r1, #0
 8001596:	6878      	ldr	r0, [r7, #4]
 8001598:	f001 f845 	bl	8002626 <HAL_CAN_GetRxMessage>
	can_msg_t msg;
	BaseType_t xHigherPriorityTaskWoken;
	xHigherPriorityTaskWoken = pdFALSE;
 800159c:	2300      	movs	r3, #0
 800159e:	60fb      	str	r3, [r7, #12]
	if (RxHeader.DLC !=0)
 80015a0:	4b11      	ldr	r3, [pc, #68]	; (80015e8 <HAL_CAN_RxFifo0MsgPendingCallback+0x60>)
 80015a2:	691b      	ldr	r3, [r3, #16]
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d018      	beq.n	80015da <HAL_CAN_RxFifo0MsgPendingCallback+0x52>
	{
		msg.id = RxHeader.StdId;
 80015a8:	4b0f      	ldr	r3, [pc, #60]	; (80015e8 <HAL_CAN_RxFifo0MsgPendingCallback+0x60>)
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	b29b      	uxth	r3, r3
 80015ae:	823b      	strh	r3, [r7, #16]
		memcpy(msg.msg, RxData, 8);
 80015b0:	4b0c      	ldr	r3, [pc, #48]	; (80015e4 <HAL_CAN_RxFifo0MsgPendingCallback+0x5c>)
 80015b2:	f107 0212 	add.w	r2, r7, #18
 80015b6:	cb03      	ldmia	r3!, {r0, r1}
 80015b8:	6010      	str	r0, [r2, #0]
 80015ba:	6051      	str	r1, [r2, #4]
		BaseType_t res = xQueueSendFromISR(xQueueCANRx,(void * )&msg, &xHigherPriorityTaskWoken );
 80015bc:	4b0b      	ldr	r3, [pc, #44]	; (80015ec <HAL_CAN_RxFifo0MsgPendingCallback+0x64>)
 80015be:	6818      	ldr	r0, [r3, #0]
 80015c0:	f107 020c 	add.w	r2, r7, #12
 80015c4:	f107 0110 	add.w	r1, r7, #16
 80015c8:	2300      	movs	r3, #0
 80015ca:	f003 fe89 	bl	80052e0 <xQueueGenericSendFromISR>
 80015ce:	61f8      	str	r0, [r7, #28]
		if (res == pdTRUE){
 80015d0:	69fb      	ldr	r3, [r7, #28]
 80015d2:	2b01      	cmp	r3, #1
 80015d4:	d101      	bne.n	80015da <HAL_CAN_RxFifo0MsgPendingCallback+0x52>
			res = 0;
 80015d6:	2300      	movs	r3, #0
 80015d8:	61fb      	str	r3, [r7, #28]
	if( xHigherPriorityTaskWoken )
	{
	        /* Actual macro used here is port specific. */

	}
}
 80015da:	bf00      	nop
 80015dc:	3720      	adds	r7, #32
 80015de:	46bd      	mov	sp, r7
 80015e0:	bd80      	pop	{r7, pc}
 80015e2:	bf00      	nop
 80015e4:	20000454 	.word	0x20000454
 80015e8:	20000474 	.word	0x20000474
 80015ec:	20000490 	.word	0x20000490

080015f0 <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	b08a      	sub	sp, #40	; 0x28
 80015f4:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN1;
 80015f6:	4b31      	ldr	r3, [pc, #196]	; (80016bc <MX_CAN_Init+0xcc>)
 80015f8:	4a31      	ldr	r2, [pc, #196]	; (80016c0 <MX_CAN_Init+0xd0>)
 80015fa:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 4;
 80015fc:	4b2f      	ldr	r3, [pc, #188]	; (80016bc <MX_CAN_Init+0xcc>)
 80015fe:	2204      	movs	r2, #4
 8001600:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8001602:	4b2e      	ldr	r3, [pc, #184]	; (80016bc <MX_CAN_Init+0xcc>)
 8001604:	2200      	movs	r2, #0
 8001606:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001608:	4b2c      	ldr	r3, [pc, #176]	; (80016bc <MX_CAN_Init+0xcc>)
 800160a:	2200      	movs	r2, #0
 800160c:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_2TQ;
 800160e:	4b2b      	ldr	r3, [pc, #172]	; (80016bc <MX_CAN_Init+0xcc>)
 8001610:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001614:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_1TQ;
 8001616:	4b29      	ldr	r3, [pc, #164]	; (80016bc <MX_CAN_Init+0xcc>)
 8001618:	2200      	movs	r2, #0
 800161a:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 800161c:	4b27      	ldr	r3, [pc, #156]	; (80016bc <MX_CAN_Init+0xcc>)
 800161e:	2200      	movs	r2, #0
 8001620:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 8001622:	4b26      	ldr	r3, [pc, #152]	; (80016bc <MX_CAN_Init+0xcc>)
 8001624:	2200      	movs	r2, #0
 8001626:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = ENABLE;
 8001628:	4b24      	ldr	r3, [pc, #144]	; (80016bc <MX_CAN_Init+0xcc>)
 800162a:	2201      	movs	r2, #1
 800162c:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 800162e:	4b23      	ldr	r3, [pc, #140]	; (80016bc <MX_CAN_Init+0xcc>)
 8001630:	2200      	movs	r2, #0
 8001632:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8001634:	4b21      	ldr	r3, [pc, #132]	; (80016bc <MX_CAN_Init+0xcc>)
 8001636:	2200      	movs	r2, #0
 8001638:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 800163a:	4b20      	ldr	r3, [pc, #128]	; (80016bc <MX_CAN_Init+0xcc>)
 800163c:	2200      	movs	r2, #0
 800163e:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8001640:	481e      	ldr	r0, [pc, #120]	; (80016bc <MX_CAN_Init+0xcc>)
 8001642:	f000 fd0e 	bl	8002062 <HAL_CAN_Init>
 8001646:	4603      	mov	r3, r0
 8001648:	2b00      	cmp	r3, #0
 800164a:	d001      	beq.n	8001650 <MX_CAN_Init+0x60>
  {
    Error_Handler();
 800164c:	f000 f85c 	bl	8001708 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */
  CAN_FilterTypeDef canfilterconfig;

	canfilterconfig.FilterActivation = CAN_FILTER_ENABLE;
 8001650:	2301      	movs	r3, #1
 8001652:	623b      	str	r3, [r7, #32]
	canfilterconfig.FilterBank = 0;  // which filter bank to use from the assigned ones
 8001654:	2300      	movs	r3, #0
 8001656:	617b      	str	r3, [r7, #20]
	canfilterconfig.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8001658:	2300      	movs	r3, #0
 800165a:	613b      	str	r3, [r7, #16]
	canfilterconfig.FilterIdHigh = 0x200<<5;
 800165c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001660:	603b      	str	r3, [r7, #0]
	canfilterconfig.FilterIdLow = 0;
 8001662:	2300      	movs	r3, #0
 8001664:	607b      	str	r3, [r7, #4]
	canfilterconfig.FilterMaskIdHigh = 0x100<<5;
 8001666:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800166a:	60bb      	str	r3, [r7, #8]
	canfilterconfig.FilterMaskIdLow = 0x0000;
 800166c:	2300      	movs	r3, #0
 800166e:	60fb      	str	r3, [r7, #12]
	canfilterconfig.FilterMode = CAN_FILTERMODE_IDLIST;
 8001670:	2301      	movs	r3, #1
 8001672:	61bb      	str	r3, [r7, #24]
	canfilterconfig.FilterScale = CAN_FILTERSCALE_16BIT;
 8001674:	2300      	movs	r3, #0
 8001676:	61fb      	str	r3, [r7, #28]
	canfilterconfig.SlaveStartFilterBank = 14;  // doesn't matter in single can controllers
 8001678:	230e      	movs	r3, #14
 800167a:	627b      	str	r3, [r7, #36]	; 0x24

	if (HAL_CAN_ConfigFilter(&hcan, &canfilterconfig)!= HAL_OK){
 800167c:	463b      	mov	r3, r7
 800167e:	4619      	mov	r1, r3
 8001680:	480e      	ldr	r0, [pc, #56]	; (80016bc <MX_CAN_Init+0xcc>)
 8001682:	f000 fde9 	bl	8002258 <HAL_CAN_ConfigFilter>
 8001686:	4603      	mov	r3, r0
 8001688:	2b00      	cmp	r3, #0
 800168a:	d001      	beq.n	8001690 <MX_CAN_Init+0xa0>
		// Filter Config Error
		Error_Handler();
 800168c:	f000 f83c 	bl	8001708 <Error_Handler>
	}

	// Start CAN
	if (HAL_CAN_Start(&hcan) != HAL_OK)
 8001690:	480a      	ldr	r0, [pc, #40]	; (80016bc <MX_CAN_Init+0xcc>)
 8001692:	f000 feaa 	bl	80023ea <HAL_CAN_Start>
 8001696:	4603      	mov	r3, r0
 8001698:	2b00      	cmp	r3, #0
 800169a:	d001      	beq.n	80016a0 <MX_CAN_Init+0xb0>
	{
	  /* Start Error */
	  Error_Handler();
 800169c:	f000 f834 	bl	8001708 <Error_Handler>
	}
	// Activate RX Notification
	if (HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING)!= HAL_OK){
 80016a0:	2102      	movs	r1, #2
 80016a2:	4806      	ldr	r0, [pc, #24]	; (80016bc <MX_CAN_Init+0xcc>)
 80016a4:	f001 f8d0 	bl	8002848 <HAL_CAN_ActivateNotification>
 80016a8:	4603      	mov	r3, r0
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d001      	beq.n	80016b2 <MX_CAN_Init+0xc2>
		// Notification Error
		Error_Handler();
 80016ae:	f000 f82b 	bl	8001708 <Error_Handler>
	}

  /* USER CODE END CAN_Init 2 */
}
 80016b2:	bf00      	nop
 80016b4:	3728      	adds	r7, #40	; 0x28
 80016b6:	46bd      	mov	sp, r7
 80016b8:	bd80      	pop	{r7, pc}
 80016ba:	bf00      	nop
 80016bc:	20000428 	.word	0x20000428
 80016c0:	40006400 	.word	0x40006400

080016c4 <throuple_can_tx>:


CAN_TxHeaderTypeDef	TxHeader;
uint32_t TxMailbox;
uint8_t real_data[8];
void throuple_can_tx(uint16_t id, uint8_t * data){
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b082      	sub	sp, #8
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	4603      	mov	r3, r0
 80016cc:	6039      	str	r1, [r7, #0]
 80016ce:	80fb      	strh	r3, [r7, #6]

	TxHeader.DLC = 8;
 80016d0:	4b0a      	ldr	r3, [pc, #40]	; (80016fc <throuple_can_tx+0x38>)
 80016d2:	2208      	movs	r2, #8
 80016d4:	611a      	str	r2, [r3, #16]
	TxHeader.IDE = CAN_ID_STD;
 80016d6:	4b09      	ldr	r3, [pc, #36]	; (80016fc <throuple_can_tx+0x38>)
 80016d8:	2200      	movs	r2, #0
 80016da:	609a      	str	r2, [r3, #8]
	TxHeader.RTR = CAN_RTR_DATA;
 80016dc:	4b07      	ldr	r3, [pc, #28]	; (80016fc <throuple_can_tx+0x38>)
 80016de:	2200      	movs	r2, #0
 80016e0:	60da      	str	r2, [r3, #12]
	TxHeader.StdId = id;
 80016e2:	88fb      	ldrh	r3, [r7, #6]
 80016e4:	4a05      	ldr	r2, [pc, #20]	; (80016fc <throuple_can_tx+0x38>)
 80016e6:	6013      	str	r3, [r2, #0]

	HAL_CAN_AddTxMessage(&hcan, &TxHeader, data, &TxMailbox);
 80016e8:	4b05      	ldr	r3, [pc, #20]	; (8001700 <throuple_can_tx+0x3c>)
 80016ea:	683a      	ldr	r2, [r7, #0]
 80016ec:	4903      	ldr	r1, [pc, #12]	; (80016fc <throuple_can_tx+0x38>)
 80016ee:	4805      	ldr	r0, [pc, #20]	; (8001704 <throuple_can_tx+0x40>)
 80016f0:	f000 febf 	bl	8002472 <HAL_CAN_AddTxMessage>
}
 80016f4:	bf00      	nop
 80016f6:	3708      	adds	r7, #8
 80016f8:	46bd      	mov	sp, r7
 80016fa:	bd80      	pop	{r7, pc}
 80016fc:	2000045c 	.word	0x2000045c
 8001700:	20000450 	.word	0x20000450
 8001704:	20000428 	.word	0x20000428

08001708 <Error_Handler>:


void Error_Handler(void)
{
 8001708:	b480      	push	{r7}
 800170a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800170c:	b672      	cpsid	i
}
 800170e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001710:	e7fe      	b.n	8001710 <Error_Handler+0x8>
	...

08001714 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001714:	480c      	ldr	r0, [pc, #48]	; (8001748 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001716:	490d      	ldr	r1, [pc, #52]	; (800174c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001718:	4a0d      	ldr	r2, [pc, #52]	; (8001750 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800171a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800171c:	e002      	b.n	8001724 <LoopCopyDataInit>

0800171e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800171e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001720:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001722:	3304      	adds	r3, #4

08001724 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001724:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001726:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001728:	d3f9      	bcc.n	800171e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800172a:	4a0a      	ldr	r2, [pc, #40]	; (8001754 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800172c:	4c0a      	ldr	r4, [pc, #40]	; (8001758 <LoopFillZerobss+0x22>)
  movs r3, #0
 800172e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001730:	e001      	b.n	8001736 <LoopFillZerobss>

08001732 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001732:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001734:	3204      	adds	r2, #4

08001736 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001736:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001738:	d3fb      	bcc.n	8001732 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800173a:	f7ff ff0f 	bl	800155c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800173e:	f005 faed 	bl	8006d1c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001742:	f7fe ffa3 	bl	800068c <main>
  bx lr
 8001746:	4770      	bx	lr
  ldr r0, =_sdata
 8001748:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800174c:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8001750:	08006ef4 	.word	0x08006ef4
  ldr r2, =_sbss
 8001754:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8001758:	200011e4 	.word	0x200011e4

0800175c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800175c:	e7fe      	b.n	800175c <ADC1_2_IRQHandler>
	...

08001760 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001764:	4b08      	ldr	r3, [pc, #32]	; (8001788 <HAL_Init+0x28>)
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	4a07      	ldr	r2, [pc, #28]	; (8001788 <HAL_Init+0x28>)
 800176a:	f043 0310 	orr.w	r3, r3, #16
 800176e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001770:	2003      	movs	r0, #3
 8001772:	f001 fb5b 	bl	8002e2c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001776:	200f      	movs	r0, #15
 8001778:	f7ff fe4a 	bl	8001410 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800177c:	f7ff fc92 	bl	80010a4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001780:	2300      	movs	r3, #0
}
 8001782:	4618      	mov	r0, r3
 8001784:	bd80      	pop	{r7, pc}
 8001786:	bf00      	nop
 8001788:	40022000 	.word	0x40022000

0800178c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800178c:	b480      	push	{r7}
 800178e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001790:	4b05      	ldr	r3, [pc, #20]	; (80017a8 <HAL_IncTick+0x1c>)
 8001792:	781b      	ldrb	r3, [r3, #0]
 8001794:	461a      	mov	r2, r3
 8001796:	4b05      	ldr	r3, [pc, #20]	; (80017ac <HAL_IncTick+0x20>)
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	4413      	add	r3, r2
 800179c:	4a03      	ldr	r2, [pc, #12]	; (80017ac <HAL_IncTick+0x20>)
 800179e:	6013      	str	r3, [r2, #0]
}
 80017a0:	bf00      	nop
 80017a2:	46bd      	mov	sp, r7
 80017a4:	bc80      	pop	{r7}
 80017a6:	4770      	bx	lr
 80017a8:	20000008 	.word	0x20000008
 80017ac:	20000494 	.word	0x20000494

080017b0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80017b0:	b480      	push	{r7}
 80017b2:	af00      	add	r7, sp, #0
  return uwTick;
 80017b4:	4b02      	ldr	r3, [pc, #8]	; (80017c0 <HAL_GetTick+0x10>)
 80017b6:	681b      	ldr	r3, [r3, #0]
}
 80017b8:	4618      	mov	r0, r3
 80017ba:	46bd      	mov	sp, r7
 80017bc:	bc80      	pop	{r7}
 80017be:	4770      	bx	lr
 80017c0:	20000494 	.word	0x20000494

080017c4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b084      	sub	sp, #16
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80017cc:	f7ff fff0 	bl	80017b0 <HAL_GetTick>
 80017d0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80017d6:	68fb      	ldr	r3, [r7, #12]
 80017d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80017dc:	d005      	beq.n	80017ea <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80017de:	4b0a      	ldr	r3, [pc, #40]	; (8001808 <HAL_Delay+0x44>)
 80017e0:	781b      	ldrb	r3, [r3, #0]
 80017e2:	461a      	mov	r2, r3
 80017e4:	68fb      	ldr	r3, [r7, #12]
 80017e6:	4413      	add	r3, r2
 80017e8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80017ea:	bf00      	nop
 80017ec:	f7ff ffe0 	bl	80017b0 <HAL_GetTick>
 80017f0:	4602      	mov	r2, r0
 80017f2:	68bb      	ldr	r3, [r7, #8]
 80017f4:	1ad3      	subs	r3, r2, r3
 80017f6:	68fa      	ldr	r2, [r7, #12]
 80017f8:	429a      	cmp	r2, r3
 80017fa:	d8f7      	bhi.n	80017ec <HAL_Delay+0x28>
  {
  }
}
 80017fc:	bf00      	nop
 80017fe:	bf00      	nop
 8001800:	3710      	adds	r7, #16
 8001802:	46bd      	mov	sp, r7
 8001804:	bd80      	pop	{r7, pc}
 8001806:	bf00      	nop
 8001808:	20000008 	.word	0x20000008

0800180c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800180c:	b580      	push	{r7, lr}
 800180e:	b086      	sub	sp, #24
 8001810:	af00      	add	r7, sp, #0
 8001812:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001814:	2300      	movs	r3, #0
 8001816:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001818:	2300      	movs	r3, #0
 800181a:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 800181c:	2300      	movs	r3, #0
 800181e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001820:	2300      	movs	r3, #0
 8001822:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	2b00      	cmp	r3, #0
 8001828:	d101      	bne.n	800182e <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800182a:	2301      	movs	r3, #1
 800182c:	e0be      	b.n	80019ac <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	689b      	ldr	r3, [r3, #8]
 8001832:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001838:	2b00      	cmp	r3, #0
 800183a:	d109      	bne.n	8001850 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	2200      	movs	r2, #0
 8001840:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	2200      	movs	r2, #0
 8001846:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800184a:	6878      	ldr	r0, [r7, #4]
 800184c:	f7ff fc62 	bl	8001114 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001850:	6878      	ldr	r0, [r7, #4]
 8001852:	f000 fbc5 	bl	8001fe0 <ADC_ConversionStop_Disable>
 8001856:	4603      	mov	r3, r0
 8001858:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800185e:	f003 0310 	and.w	r3, r3, #16
 8001862:	2b00      	cmp	r3, #0
 8001864:	f040 8099 	bne.w	800199a <HAL_ADC_Init+0x18e>
 8001868:	7dfb      	ldrb	r3, [r7, #23]
 800186a:	2b00      	cmp	r3, #0
 800186c:	f040 8095 	bne.w	800199a <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001874:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001878:	f023 0302 	bic.w	r3, r3, #2
 800187c:	f043 0202 	orr.w	r2, r3, #2
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800188c:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	7b1b      	ldrb	r3, [r3, #12]
 8001892:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001894:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001896:	68ba      	ldr	r2, [r7, #8]
 8001898:	4313      	orrs	r3, r2
 800189a:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	689b      	ldr	r3, [r3, #8]
 80018a0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80018a4:	d003      	beq.n	80018ae <HAL_ADC_Init+0xa2>
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	689b      	ldr	r3, [r3, #8]
 80018aa:	2b01      	cmp	r3, #1
 80018ac:	d102      	bne.n	80018b4 <HAL_ADC_Init+0xa8>
 80018ae:	f44f 7380 	mov.w	r3, #256	; 0x100
 80018b2:	e000      	b.n	80018b6 <HAL_ADC_Init+0xaa>
 80018b4:	2300      	movs	r3, #0
 80018b6:	693a      	ldr	r2, [r7, #16]
 80018b8:	4313      	orrs	r3, r2
 80018ba:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	7d1b      	ldrb	r3, [r3, #20]
 80018c0:	2b01      	cmp	r3, #1
 80018c2:	d119      	bne.n	80018f8 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	7b1b      	ldrb	r3, [r3, #12]
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d109      	bne.n	80018e0 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	699b      	ldr	r3, [r3, #24]
 80018d0:	3b01      	subs	r3, #1
 80018d2:	035a      	lsls	r2, r3, #13
 80018d4:	693b      	ldr	r3, [r7, #16]
 80018d6:	4313      	orrs	r3, r2
 80018d8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80018dc:	613b      	str	r3, [r7, #16]
 80018de:	e00b      	b.n	80018f8 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018e4:	f043 0220 	orr.w	r2, r3, #32
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018f0:	f043 0201 	orr.w	r2, r3, #1
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	685b      	ldr	r3, [r3, #4]
 80018fe:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	693a      	ldr	r2, [r7, #16]
 8001908:	430a      	orrs	r2, r1
 800190a:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	689a      	ldr	r2, [r3, #8]
 8001912:	4b28      	ldr	r3, [pc, #160]	; (80019b4 <HAL_ADC_Init+0x1a8>)
 8001914:	4013      	ands	r3, r2
 8001916:	687a      	ldr	r2, [r7, #4]
 8001918:	6812      	ldr	r2, [r2, #0]
 800191a:	68b9      	ldr	r1, [r7, #8]
 800191c:	430b      	orrs	r3, r1
 800191e:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	689b      	ldr	r3, [r3, #8]
 8001924:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001928:	d003      	beq.n	8001932 <HAL_ADC_Init+0x126>
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	689b      	ldr	r3, [r3, #8]
 800192e:	2b01      	cmp	r3, #1
 8001930:	d104      	bne.n	800193c <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	691b      	ldr	r3, [r3, #16]
 8001936:	3b01      	subs	r3, #1
 8001938:	051b      	lsls	r3, r3, #20
 800193a:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001942:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	68fa      	ldr	r2, [r7, #12]
 800194c:	430a      	orrs	r2, r1
 800194e:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	689a      	ldr	r2, [r3, #8]
 8001956:	4b18      	ldr	r3, [pc, #96]	; (80019b8 <HAL_ADC_Init+0x1ac>)
 8001958:	4013      	ands	r3, r2
 800195a:	68ba      	ldr	r2, [r7, #8]
 800195c:	429a      	cmp	r2, r3
 800195e:	d10b      	bne.n	8001978 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	2200      	movs	r2, #0
 8001964:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800196a:	f023 0303 	bic.w	r3, r3, #3
 800196e:	f043 0201 	orr.w	r2, r3, #1
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001976:	e018      	b.n	80019aa <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800197c:	f023 0312 	bic.w	r3, r3, #18
 8001980:	f043 0210 	orr.w	r2, r3, #16
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800198c:	f043 0201 	orr.w	r2, r3, #1
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001994:	2301      	movs	r3, #1
 8001996:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001998:	e007      	b.n	80019aa <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800199e:	f043 0210 	orr.w	r2, r3, #16
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 80019a6:	2301      	movs	r3, #1
 80019a8:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80019aa:	7dfb      	ldrb	r3, [r7, #23]
}
 80019ac:	4618      	mov	r0, r3
 80019ae:	3718      	adds	r7, #24
 80019b0:	46bd      	mov	sp, r7
 80019b2:	bd80      	pop	{r7, pc}
 80019b4:	ffe1f7fd 	.word	0xffe1f7fd
 80019b8:	ff1f0efe 	.word	0xff1f0efe

080019bc <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	b084      	sub	sp, #16
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80019c4:	2300      	movs	r3, #0
 80019c6:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80019ce:	2b01      	cmp	r3, #1
 80019d0:	d101      	bne.n	80019d6 <HAL_ADC_Start+0x1a>
 80019d2:	2302      	movs	r3, #2
 80019d4:	e098      	b.n	8001b08 <HAL_ADC_Start+0x14c>
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	2201      	movs	r2, #1
 80019da:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 80019de:	6878      	ldr	r0, [r7, #4]
 80019e0:	f000 faa4 	bl	8001f2c <ADC_Enable>
 80019e4:	4603      	mov	r3, r0
 80019e6:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 80019e8:	7bfb      	ldrb	r3, [r7, #15]
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	f040 8087 	bne.w	8001afe <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019f4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80019f8:	f023 0301 	bic.w	r3, r3, #1
 80019fc:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	4a41      	ldr	r2, [pc, #260]	; (8001b10 <HAL_ADC_Start+0x154>)
 8001a0a:	4293      	cmp	r3, r2
 8001a0c:	d105      	bne.n	8001a1a <HAL_ADC_Start+0x5e>
 8001a0e:	4b41      	ldr	r3, [pc, #260]	; (8001b14 <HAL_ADC_Start+0x158>)
 8001a10:	685b      	ldr	r3, [r3, #4]
 8001a12:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d115      	bne.n	8001a46 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a1e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	685b      	ldr	r3, [r3, #4]
 8001a2c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d026      	beq.n	8001a82 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a38:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001a3c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001a44:	e01d      	b.n	8001a82 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a4a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	4a2f      	ldr	r2, [pc, #188]	; (8001b14 <HAL_ADC_Start+0x158>)
 8001a58:	4293      	cmp	r3, r2
 8001a5a:	d004      	beq.n	8001a66 <HAL_ADC_Start+0xaa>
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	4a2b      	ldr	r2, [pc, #172]	; (8001b10 <HAL_ADC_Start+0x154>)
 8001a62:	4293      	cmp	r3, r2
 8001a64:	d10d      	bne.n	8001a82 <HAL_ADC_Start+0xc6>
 8001a66:	4b2b      	ldr	r3, [pc, #172]	; (8001b14 <HAL_ADC_Start+0x158>)
 8001a68:	685b      	ldr	r3, [r3, #4]
 8001a6a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d007      	beq.n	8001a82 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a76:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001a7a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a86:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d006      	beq.n	8001a9c <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a92:	f023 0206 	bic.w	r2, r3, #6
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	62da      	str	r2, [r3, #44]	; 0x2c
 8001a9a:	e002      	b.n	8001aa2 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	f06f 0202 	mvn.w	r2, #2
 8001ab2:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	689b      	ldr	r3, [r3, #8]
 8001aba:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8001abe:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8001ac2:	d113      	bne.n	8001aec <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001ac8:	4a11      	ldr	r2, [pc, #68]	; (8001b10 <HAL_ADC_Start+0x154>)
 8001aca:	4293      	cmp	r3, r2
 8001acc:	d105      	bne.n	8001ada <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8001ace:	4b11      	ldr	r3, [pc, #68]	; (8001b14 <HAL_ADC_Start+0x158>)
 8001ad0:	685b      	ldr	r3, [r3, #4]
 8001ad2:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d108      	bne.n	8001aec <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	689a      	ldr	r2, [r3, #8]
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8001ae8:	609a      	str	r2, [r3, #8]
 8001aea:	e00c      	b.n	8001b06 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	689a      	ldr	r2, [r3, #8]
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8001afa:	609a      	str	r2, [r3, #8]
 8001afc:	e003      	b.n	8001b06 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	2200      	movs	r2, #0
 8001b02:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8001b06:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b08:	4618      	mov	r0, r3
 8001b0a:	3710      	adds	r7, #16
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	bd80      	pop	{r7, pc}
 8001b10:	40012800 	.word	0x40012800
 8001b14:	40012400 	.word	0x40012400

08001b18 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8001b18:	b590      	push	{r4, r7, lr}
 8001b1a:	b087      	sub	sp, #28
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]
 8001b20:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001b22:	2300      	movs	r3, #0
 8001b24:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8001b26:	2300      	movs	r3, #0
 8001b28:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8001b2e:	f7ff fe3f 	bl	80017b0 <HAL_GetTick>
 8001b32:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	689b      	ldr	r3, [r3, #8]
 8001b3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d00b      	beq.n	8001b5a <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b46:	f043 0220 	orr.w	r2, r3, #32
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	2200      	movs	r2, #0
 8001b52:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    return HAL_ERROR;
 8001b56:	2301      	movs	r3, #1
 8001b58:	e0d3      	b.n	8001d02 <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	685b      	ldr	r3, [r3, #4]
 8001b60:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d131      	bne.n	8001bcc <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b6e:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d12a      	bne.n	8001bcc <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8001b76:	e021      	b.n	8001bbc <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8001b78:	683b      	ldr	r3, [r7, #0]
 8001b7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b7e:	d01d      	beq.n	8001bbc <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8001b80:	683b      	ldr	r3, [r7, #0]
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d007      	beq.n	8001b96 <HAL_ADC_PollForConversion+0x7e>
 8001b86:	f7ff fe13 	bl	80017b0 <HAL_GetTick>
 8001b8a:	4602      	mov	r2, r0
 8001b8c:	697b      	ldr	r3, [r7, #20]
 8001b8e:	1ad3      	subs	r3, r2, r3
 8001b90:	683a      	ldr	r2, [r7, #0]
 8001b92:	429a      	cmp	r2, r3
 8001b94:	d212      	bcs.n	8001bbc <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	f003 0302 	and.w	r3, r3, #2
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d10b      	bne.n	8001bbc <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ba8:	f043 0204 	orr.w	r2, r3, #4
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	629a      	str	r2, [r3, #40]	; 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
            
            return HAL_TIMEOUT;
 8001bb8:	2303      	movs	r3, #3
 8001bba:	e0a2      	b.n	8001d02 <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	f003 0302 	and.w	r3, r3, #2
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d0d6      	beq.n	8001b78 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8001bca:	e070      	b.n	8001cae <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8001bcc:	4b4f      	ldr	r3, [pc, #316]	; (8001d0c <HAL_ADC_PollForConversion+0x1f4>)
 8001bce:	681c      	ldr	r4, [r3, #0]
 8001bd0:	2002      	movs	r0, #2
 8001bd2:	f002 f819 	bl	8003c08 <HAL_RCCEx_GetPeriphCLKFreq>
 8001bd6:	4603      	mov	r3, r0
 8001bd8:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	6919      	ldr	r1, [r3, #16]
 8001be2:	4b4b      	ldr	r3, [pc, #300]	; (8001d10 <HAL_ADC_PollForConversion+0x1f8>)
 8001be4:	400b      	ands	r3, r1
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d118      	bne.n	8001c1c <HAL_ADC_PollForConversion+0x104>
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	68d9      	ldr	r1, [r3, #12]
 8001bf0:	4b48      	ldr	r3, [pc, #288]	; (8001d14 <HAL_ADC_PollForConversion+0x1fc>)
 8001bf2:	400b      	ands	r3, r1
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d111      	bne.n	8001c1c <HAL_ADC_PollForConversion+0x104>
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	6919      	ldr	r1, [r3, #16]
 8001bfe:	4b46      	ldr	r3, [pc, #280]	; (8001d18 <HAL_ADC_PollForConversion+0x200>)
 8001c00:	400b      	ands	r3, r1
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d108      	bne.n	8001c18 <HAL_ADC_PollForConversion+0x100>
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	68d9      	ldr	r1, [r3, #12]
 8001c0c:	4b43      	ldr	r3, [pc, #268]	; (8001d1c <HAL_ADC_PollForConversion+0x204>)
 8001c0e:	400b      	ands	r3, r1
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d101      	bne.n	8001c18 <HAL_ADC_PollForConversion+0x100>
 8001c14:	2314      	movs	r3, #20
 8001c16:	e020      	b.n	8001c5a <HAL_ADC_PollForConversion+0x142>
 8001c18:	2329      	movs	r3, #41	; 0x29
 8001c1a:	e01e      	b.n	8001c5a <HAL_ADC_PollForConversion+0x142>
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	6919      	ldr	r1, [r3, #16]
 8001c22:	4b3d      	ldr	r3, [pc, #244]	; (8001d18 <HAL_ADC_PollForConversion+0x200>)
 8001c24:	400b      	ands	r3, r1
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d106      	bne.n	8001c38 <HAL_ADC_PollForConversion+0x120>
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	68d9      	ldr	r1, [r3, #12]
 8001c30:	4b3a      	ldr	r3, [pc, #232]	; (8001d1c <HAL_ADC_PollForConversion+0x204>)
 8001c32:	400b      	ands	r3, r1
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d00d      	beq.n	8001c54 <HAL_ADC_PollForConversion+0x13c>
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	6919      	ldr	r1, [r3, #16]
 8001c3e:	4b38      	ldr	r3, [pc, #224]	; (8001d20 <HAL_ADC_PollForConversion+0x208>)
 8001c40:	400b      	ands	r3, r1
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d108      	bne.n	8001c58 <HAL_ADC_PollForConversion+0x140>
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	68d9      	ldr	r1, [r3, #12]
 8001c4c:	4b34      	ldr	r3, [pc, #208]	; (8001d20 <HAL_ADC_PollForConversion+0x208>)
 8001c4e:	400b      	ands	r3, r1
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d101      	bne.n	8001c58 <HAL_ADC_PollForConversion+0x140>
 8001c54:	2354      	movs	r3, #84	; 0x54
 8001c56:	e000      	b.n	8001c5a <HAL_ADC_PollForConversion+0x142>
 8001c58:	23fc      	movs	r3, #252	; 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8001c5a:	fb02 f303 	mul.w	r3, r2, r3
 8001c5e:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8001c60:	e021      	b.n	8001ca6 <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8001c62:	683b      	ldr	r3, [r7, #0]
 8001c64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c68:	d01a      	beq.n	8001ca0 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8001c6a:	683b      	ldr	r3, [r7, #0]
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d007      	beq.n	8001c80 <HAL_ADC_PollForConversion+0x168>
 8001c70:	f7ff fd9e 	bl	80017b0 <HAL_GetTick>
 8001c74:	4602      	mov	r2, r0
 8001c76:	697b      	ldr	r3, [r7, #20]
 8001c78:	1ad3      	subs	r3, r2, r3
 8001c7a:	683a      	ldr	r2, [r7, #0]
 8001c7c:	429a      	cmp	r2, r3
 8001c7e:	d20f      	bcs.n	8001ca0 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	693a      	ldr	r2, [r7, #16]
 8001c84:	429a      	cmp	r2, r3
 8001c86:	d90b      	bls.n	8001ca0 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c8c:	f043 0204 	orr.w	r2, r3, #4
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	629a      	str	r2, [r3, #40]	; 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	2200      	movs	r2, #0
 8001c98:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

            return HAL_TIMEOUT;
 8001c9c:	2303      	movs	r3, #3
 8001c9e:	e030      	b.n	8001d02 <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	3301      	adds	r3, #1
 8001ca4:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8001ca6:	68fb      	ldr	r3, [r7, #12]
 8001ca8:	693a      	ldr	r2, [r7, #16]
 8001caa:	429a      	cmp	r2, r3
 8001cac:	d8d9      	bhi.n	8001c62 <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	f06f 0212 	mvn.w	r2, #18
 8001cb6:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001cbc:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	629a      	str	r2, [r3, #40]	; 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	689b      	ldr	r3, [r3, #8]
 8001cca:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8001cce:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8001cd2:	d115      	bne.n	8001d00 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d111      	bne.n	8001d00 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ce0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	629a      	str	r2, [r3, #40]	; 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001cec:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d105      	bne.n	8001d00 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001cf8:	f043 0201 	orr.w	r2, r3, #1
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8001d00:	2300      	movs	r3, #0
}
 8001d02:	4618      	mov	r0, r3
 8001d04:	371c      	adds	r7, #28
 8001d06:	46bd      	mov	sp, r7
 8001d08:	bd90      	pop	{r4, r7, pc}
 8001d0a:	bf00      	nop
 8001d0c:	20000000 	.word	0x20000000
 8001d10:	24924924 	.word	0x24924924
 8001d14:	00924924 	.word	0x00924924
 8001d18:	12492492 	.word	0x12492492
 8001d1c:	00492492 	.word	0x00492492
 8001d20:	00249249 	.word	0x00249249

08001d24 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8001d24:	b480      	push	{r7}
 8001d26:	b083      	sub	sp, #12
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8001d32:	4618      	mov	r0, r3
 8001d34:	370c      	adds	r7, #12
 8001d36:	46bd      	mov	sp, r7
 8001d38:	bc80      	pop	{r7}
 8001d3a:	4770      	bx	lr

08001d3c <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8001d3c:	b480      	push	{r7}
 8001d3e:	b085      	sub	sp, #20
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	6078      	str	r0, [r7, #4]
 8001d44:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001d46:	2300      	movs	r3, #0
 8001d48:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8001d4a:	2300      	movs	r3, #0
 8001d4c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001d54:	2b01      	cmp	r3, #1
 8001d56:	d101      	bne.n	8001d5c <HAL_ADC_ConfigChannel+0x20>
 8001d58:	2302      	movs	r3, #2
 8001d5a:	e0dc      	b.n	8001f16 <HAL_ADC_ConfigChannel+0x1da>
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	2201      	movs	r2, #1
 8001d60:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001d64:	683b      	ldr	r3, [r7, #0]
 8001d66:	685b      	ldr	r3, [r3, #4]
 8001d68:	2b06      	cmp	r3, #6
 8001d6a:	d81c      	bhi.n	8001da6 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001d72:	683b      	ldr	r3, [r7, #0]
 8001d74:	685a      	ldr	r2, [r3, #4]
 8001d76:	4613      	mov	r3, r2
 8001d78:	009b      	lsls	r3, r3, #2
 8001d7a:	4413      	add	r3, r2
 8001d7c:	3b05      	subs	r3, #5
 8001d7e:	221f      	movs	r2, #31
 8001d80:	fa02 f303 	lsl.w	r3, r2, r3
 8001d84:	43db      	mvns	r3, r3
 8001d86:	4019      	ands	r1, r3
 8001d88:	683b      	ldr	r3, [r7, #0]
 8001d8a:	6818      	ldr	r0, [r3, #0]
 8001d8c:	683b      	ldr	r3, [r7, #0]
 8001d8e:	685a      	ldr	r2, [r3, #4]
 8001d90:	4613      	mov	r3, r2
 8001d92:	009b      	lsls	r3, r3, #2
 8001d94:	4413      	add	r3, r2
 8001d96:	3b05      	subs	r3, #5
 8001d98:	fa00 f203 	lsl.w	r2, r0, r3
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	430a      	orrs	r2, r1
 8001da2:	635a      	str	r2, [r3, #52]	; 0x34
 8001da4:	e03c      	b.n	8001e20 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001da6:	683b      	ldr	r3, [r7, #0]
 8001da8:	685b      	ldr	r3, [r3, #4]
 8001daa:	2b0c      	cmp	r3, #12
 8001dac:	d81c      	bhi.n	8001de8 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001db4:	683b      	ldr	r3, [r7, #0]
 8001db6:	685a      	ldr	r2, [r3, #4]
 8001db8:	4613      	mov	r3, r2
 8001dba:	009b      	lsls	r3, r3, #2
 8001dbc:	4413      	add	r3, r2
 8001dbe:	3b23      	subs	r3, #35	; 0x23
 8001dc0:	221f      	movs	r2, #31
 8001dc2:	fa02 f303 	lsl.w	r3, r2, r3
 8001dc6:	43db      	mvns	r3, r3
 8001dc8:	4019      	ands	r1, r3
 8001dca:	683b      	ldr	r3, [r7, #0]
 8001dcc:	6818      	ldr	r0, [r3, #0]
 8001dce:	683b      	ldr	r3, [r7, #0]
 8001dd0:	685a      	ldr	r2, [r3, #4]
 8001dd2:	4613      	mov	r3, r2
 8001dd4:	009b      	lsls	r3, r3, #2
 8001dd6:	4413      	add	r3, r2
 8001dd8:	3b23      	subs	r3, #35	; 0x23
 8001dda:	fa00 f203 	lsl.w	r2, r0, r3
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	430a      	orrs	r2, r1
 8001de4:	631a      	str	r2, [r3, #48]	; 0x30
 8001de6:	e01b      	b.n	8001e20 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001dee:	683b      	ldr	r3, [r7, #0]
 8001df0:	685a      	ldr	r2, [r3, #4]
 8001df2:	4613      	mov	r3, r2
 8001df4:	009b      	lsls	r3, r3, #2
 8001df6:	4413      	add	r3, r2
 8001df8:	3b41      	subs	r3, #65	; 0x41
 8001dfa:	221f      	movs	r2, #31
 8001dfc:	fa02 f303 	lsl.w	r3, r2, r3
 8001e00:	43db      	mvns	r3, r3
 8001e02:	4019      	ands	r1, r3
 8001e04:	683b      	ldr	r3, [r7, #0]
 8001e06:	6818      	ldr	r0, [r3, #0]
 8001e08:	683b      	ldr	r3, [r7, #0]
 8001e0a:	685a      	ldr	r2, [r3, #4]
 8001e0c:	4613      	mov	r3, r2
 8001e0e:	009b      	lsls	r3, r3, #2
 8001e10:	4413      	add	r3, r2
 8001e12:	3b41      	subs	r3, #65	; 0x41
 8001e14:	fa00 f203 	lsl.w	r2, r0, r3
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	430a      	orrs	r2, r1
 8001e1e:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8001e20:	683b      	ldr	r3, [r7, #0]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	2b09      	cmp	r3, #9
 8001e26:	d91c      	bls.n	8001e62 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	68d9      	ldr	r1, [r3, #12]
 8001e2e:	683b      	ldr	r3, [r7, #0]
 8001e30:	681a      	ldr	r2, [r3, #0]
 8001e32:	4613      	mov	r3, r2
 8001e34:	005b      	lsls	r3, r3, #1
 8001e36:	4413      	add	r3, r2
 8001e38:	3b1e      	subs	r3, #30
 8001e3a:	2207      	movs	r2, #7
 8001e3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e40:	43db      	mvns	r3, r3
 8001e42:	4019      	ands	r1, r3
 8001e44:	683b      	ldr	r3, [r7, #0]
 8001e46:	6898      	ldr	r0, [r3, #8]
 8001e48:	683b      	ldr	r3, [r7, #0]
 8001e4a:	681a      	ldr	r2, [r3, #0]
 8001e4c:	4613      	mov	r3, r2
 8001e4e:	005b      	lsls	r3, r3, #1
 8001e50:	4413      	add	r3, r2
 8001e52:	3b1e      	subs	r3, #30
 8001e54:	fa00 f203 	lsl.w	r2, r0, r3
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	430a      	orrs	r2, r1
 8001e5e:	60da      	str	r2, [r3, #12]
 8001e60:	e019      	b.n	8001e96 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	6919      	ldr	r1, [r3, #16]
 8001e68:	683b      	ldr	r3, [r7, #0]
 8001e6a:	681a      	ldr	r2, [r3, #0]
 8001e6c:	4613      	mov	r3, r2
 8001e6e:	005b      	lsls	r3, r3, #1
 8001e70:	4413      	add	r3, r2
 8001e72:	2207      	movs	r2, #7
 8001e74:	fa02 f303 	lsl.w	r3, r2, r3
 8001e78:	43db      	mvns	r3, r3
 8001e7a:	4019      	ands	r1, r3
 8001e7c:	683b      	ldr	r3, [r7, #0]
 8001e7e:	6898      	ldr	r0, [r3, #8]
 8001e80:	683b      	ldr	r3, [r7, #0]
 8001e82:	681a      	ldr	r2, [r3, #0]
 8001e84:	4613      	mov	r3, r2
 8001e86:	005b      	lsls	r3, r3, #1
 8001e88:	4413      	add	r3, r2
 8001e8a:	fa00 f203 	lsl.w	r2, r0, r3
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	430a      	orrs	r2, r1
 8001e94:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001e96:	683b      	ldr	r3, [r7, #0]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	2b10      	cmp	r3, #16
 8001e9c:	d003      	beq.n	8001ea6 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8001e9e:	683b      	ldr	r3, [r7, #0]
 8001ea0:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001ea2:	2b11      	cmp	r3, #17
 8001ea4:	d132      	bne.n	8001f0c <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	4a1d      	ldr	r2, [pc, #116]	; (8001f20 <HAL_ADC_ConfigChannel+0x1e4>)
 8001eac:	4293      	cmp	r3, r2
 8001eae:	d125      	bne.n	8001efc <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	689b      	ldr	r3, [r3, #8]
 8001eb6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d126      	bne.n	8001f0c <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	689a      	ldr	r2, [r3, #8]
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8001ecc:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001ece:	683b      	ldr	r3, [r7, #0]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	2b10      	cmp	r3, #16
 8001ed4:	d11a      	bne.n	8001f0c <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001ed6:	4b13      	ldr	r3, [pc, #76]	; (8001f24 <HAL_ADC_ConfigChannel+0x1e8>)
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	4a13      	ldr	r2, [pc, #76]	; (8001f28 <HAL_ADC_ConfigChannel+0x1ec>)
 8001edc:	fba2 2303 	umull	r2, r3, r2, r3
 8001ee0:	0c9a      	lsrs	r2, r3, #18
 8001ee2:	4613      	mov	r3, r2
 8001ee4:	009b      	lsls	r3, r3, #2
 8001ee6:	4413      	add	r3, r2
 8001ee8:	005b      	lsls	r3, r3, #1
 8001eea:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001eec:	e002      	b.n	8001ef4 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8001eee:	68bb      	ldr	r3, [r7, #8]
 8001ef0:	3b01      	subs	r3, #1
 8001ef2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001ef4:	68bb      	ldr	r3, [r7, #8]
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d1f9      	bne.n	8001eee <HAL_ADC_ConfigChannel+0x1b2>
 8001efa:	e007      	b.n	8001f0c <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f00:	f043 0220 	orr.w	r2, r3, #32
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8001f08:	2301      	movs	r3, #1
 8001f0a:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	2200      	movs	r2, #0
 8001f10:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001f14:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f16:	4618      	mov	r0, r3
 8001f18:	3714      	adds	r7, #20
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	bc80      	pop	{r7}
 8001f1e:	4770      	bx	lr
 8001f20:	40012400 	.word	0x40012400
 8001f24:	20000000 	.word	0x20000000
 8001f28:	431bde83 	.word	0x431bde83

08001f2c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	b084      	sub	sp, #16
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001f34:	2300      	movs	r3, #0
 8001f36:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8001f38:	2300      	movs	r3, #0
 8001f3a:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	689b      	ldr	r3, [r3, #8]
 8001f42:	f003 0301 	and.w	r3, r3, #1
 8001f46:	2b01      	cmp	r3, #1
 8001f48:	d040      	beq.n	8001fcc <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	689a      	ldr	r2, [r3, #8]
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	f042 0201 	orr.w	r2, r2, #1
 8001f58:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001f5a:	4b1f      	ldr	r3, [pc, #124]	; (8001fd8 <ADC_Enable+0xac>)
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	4a1f      	ldr	r2, [pc, #124]	; (8001fdc <ADC_Enable+0xb0>)
 8001f60:	fba2 2303 	umull	r2, r3, r2, r3
 8001f64:	0c9b      	lsrs	r3, r3, #18
 8001f66:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001f68:	e002      	b.n	8001f70 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8001f6a:	68bb      	ldr	r3, [r7, #8]
 8001f6c:	3b01      	subs	r3, #1
 8001f6e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001f70:	68bb      	ldr	r3, [r7, #8]
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d1f9      	bne.n	8001f6a <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001f76:	f7ff fc1b 	bl	80017b0 <HAL_GetTick>
 8001f7a:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001f7c:	e01f      	b.n	8001fbe <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001f7e:	f7ff fc17 	bl	80017b0 <HAL_GetTick>
 8001f82:	4602      	mov	r2, r0
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	1ad3      	subs	r3, r2, r3
 8001f88:	2b02      	cmp	r3, #2
 8001f8a:	d918      	bls.n	8001fbe <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	689b      	ldr	r3, [r3, #8]
 8001f92:	f003 0301 	and.w	r3, r3, #1
 8001f96:	2b01      	cmp	r3, #1
 8001f98:	d011      	beq.n	8001fbe <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f9e:	f043 0210 	orr.w	r2, r3, #16
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001faa:	f043 0201 	orr.w	r2, r3, #1
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	2200      	movs	r2, #0
 8001fb6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8001fba:	2301      	movs	r3, #1
 8001fbc:	e007      	b.n	8001fce <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	689b      	ldr	r3, [r3, #8]
 8001fc4:	f003 0301 	and.w	r3, r3, #1
 8001fc8:	2b01      	cmp	r3, #1
 8001fca:	d1d8      	bne.n	8001f7e <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8001fcc:	2300      	movs	r3, #0
}
 8001fce:	4618      	mov	r0, r3
 8001fd0:	3710      	adds	r7, #16
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	bd80      	pop	{r7, pc}
 8001fd6:	bf00      	nop
 8001fd8:	20000000 	.word	0x20000000
 8001fdc:	431bde83 	.word	0x431bde83

08001fe0 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	b084      	sub	sp, #16
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001fe8:	2300      	movs	r3, #0
 8001fea:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	689b      	ldr	r3, [r3, #8]
 8001ff2:	f003 0301 	and.w	r3, r3, #1
 8001ff6:	2b01      	cmp	r3, #1
 8001ff8:	d12e      	bne.n	8002058 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	689a      	ldr	r2, [r3, #8]
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	f022 0201 	bic.w	r2, r2, #1
 8002008:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800200a:	f7ff fbd1 	bl	80017b0 <HAL_GetTick>
 800200e:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002010:	e01b      	b.n	800204a <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002012:	f7ff fbcd 	bl	80017b0 <HAL_GetTick>
 8002016:	4602      	mov	r2, r0
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	1ad3      	subs	r3, r2, r3
 800201c:	2b02      	cmp	r3, #2
 800201e:	d914      	bls.n	800204a <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	689b      	ldr	r3, [r3, #8]
 8002026:	f003 0301 	and.w	r3, r3, #1
 800202a:	2b01      	cmp	r3, #1
 800202c:	d10d      	bne.n	800204a <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002032:	f043 0210 	orr.w	r2, r3, #16
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800203e:	f043 0201 	orr.w	r2, r3, #1
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8002046:	2301      	movs	r3, #1
 8002048:	e007      	b.n	800205a <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	689b      	ldr	r3, [r3, #8]
 8002050:	f003 0301 	and.w	r3, r3, #1
 8002054:	2b01      	cmp	r3, #1
 8002056:	d0dc      	beq.n	8002012 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002058:	2300      	movs	r3, #0
}
 800205a:	4618      	mov	r0, r3
 800205c:	3710      	adds	r7, #16
 800205e:	46bd      	mov	sp, r7
 8002060:	bd80      	pop	{r7, pc}

08002062 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8002062:	b580      	push	{r7, lr}
 8002064:	b084      	sub	sp, #16
 8002066:	af00      	add	r7, sp, #0
 8002068:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	2b00      	cmp	r3, #0
 800206e:	d101      	bne.n	8002074 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8002070:	2301      	movs	r3, #1
 8002072:	e0ed      	b.n	8002250 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	f893 3020 	ldrb.w	r3, [r3, #32]
 800207a:	b2db      	uxtb	r3, r3
 800207c:	2b00      	cmp	r3, #0
 800207e:	d102      	bne.n	8002086 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8002080:	6878      	ldr	r0, [r7, #4]
 8002082:	f7ff f8ad 	bl	80011e0 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	681a      	ldr	r2, [r3, #0]
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	f042 0201 	orr.w	r2, r2, #1
 8002094:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002096:	f7ff fb8b 	bl	80017b0 <HAL_GetTick>
 800209a:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800209c:	e012      	b.n	80020c4 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800209e:	f7ff fb87 	bl	80017b0 <HAL_GetTick>
 80020a2:	4602      	mov	r2, r0
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	1ad3      	subs	r3, r2, r3
 80020a8:	2b0a      	cmp	r3, #10
 80020aa:	d90b      	bls.n	80020c4 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020b0:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	2205      	movs	r2, #5
 80020bc:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80020c0:	2301      	movs	r3, #1
 80020c2:	e0c5      	b.n	8002250 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	685b      	ldr	r3, [r3, #4]
 80020ca:	f003 0301 	and.w	r3, r3, #1
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d0e5      	beq.n	800209e <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	681a      	ldr	r2, [r3, #0]
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	f022 0202 	bic.w	r2, r2, #2
 80020e0:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80020e2:	f7ff fb65 	bl	80017b0 <HAL_GetTick>
 80020e6:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80020e8:	e012      	b.n	8002110 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80020ea:	f7ff fb61 	bl	80017b0 <HAL_GetTick>
 80020ee:	4602      	mov	r2, r0
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	1ad3      	subs	r3, r2, r3
 80020f4:	2b0a      	cmp	r3, #10
 80020f6:	d90b      	bls.n	8002110 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020fc:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	2205      	movs	r2, #5
 8002108:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800210c:	2301      	movs	r3, #1
 800210e:	e09f      	b.n	8002250 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	685b      	ldr	r3, [r3, #4]
 8002116:	f003 0302 	and.w	r3, r3, #2
 800211a:	2b00      	cmp	r3, #0
 800211c:	d1e5      	bne.n	80020ea <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	7e1b      	ldrb	r3, [r3, #24]
 8002122:	2b01      	cmp	r3, #1
 8002124:	d108      	bne.n	8002138 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	681a      	ldr	r2, [r3, #0]
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002134:	601a      	str	r2, [r3, #0]
 8002136:	e007      	b.n	8002148 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	681a      	ldr	r2, [r3, #0]
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002146:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	7e5b      	ldrb	r3, [r3, #25]
 800214c:	2b01      	cmp	r3, #1
 800214e:	d108      	bne.n	8002162 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	681a      	ldr	r2, [r3, #0]
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800215e:	601a      	str	r2, [r3, #0]
 8002160:	e007      	b.n	8002172 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	681a      	ldr	r2, [r3, #0]
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002170:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	7e9b      	ldrb	r3, [r3, #26]
 8002176:	2b01      	cmp	r3, #1
 8002178:	d108      	bne.n	800218c <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	681a      	ldr	r2, [r3, #0]
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	f042 0220 	orr.w	r2, r2, #32
 8002188:	601a      	str	r2, [r3, #0]
 800218a:	e007      	b.n	800219c <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	681a      	ldr	r2, [r3, #0]
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	f022 0220 	bic.w	r2, r2, #32
 800219a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	7edb      	ldrb	r3, [r3, #27]
 80021a0:	2b01      	cmp	r3, #1
 80021a2:	d108      	bne.n	80021b6 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	681a      	ldr	r2, [r3, #0]
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	f022 0210 	bic.w	r2, r2, #16
 80021b2:	601a      	str	r2, [r3, #0]
 80021b4:	e007      	b.n	80021c6 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	681a      	ldr	r2, [r3, #0]
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	f042 0210 	orr.w	r2, r2, #16
 80021c4:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	7f1b      	ldrb	r3, [r3, #28]
 80021ca:	2b01      	cmp	r3, #1
 80021cc:	d108      	bne.n	80021e0 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	681a      	ldr	r2, [r3, #0]
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	f042 0208 	orr.w	r2, r2, #8
 80021dc:	601a      	str	r2, [r3, #0]
 80021de:	e007      	b.n	80021f0 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	681a      	ldr	r2, [r3, #0]
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	f022 0208 	bic.w	r2, r2, #8
 80021ee:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	7f5b      	ldrb	r3, [r3, #29]
 80021f4:	2b01      	cmp	r3, #1
 80021f6:	d108      	bne.n	800220a <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	681a      	ldr	r2, [r3, #0]
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	f042 0204 	orr.w	r2, r2, #4
 8002206:	601a      	str	r2, [r3, #0]
 8002208:	e007      	b.n	800221a <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	681a      	ldr	r2, [r3, #0]
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	f022 0204 	bic.w	r2, r2, #4
 8002218:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	689a      	ldr	r2, [r3, #8]
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	68db      	ldr	r3, [r3, #12]
 8002222:	431a      	orrs	r2, r3
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	691b      	ldr	r3, [r3, #16]
 8002228:	431a      	orrs	r2, r3
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	695b      	ldr	r3, [r3, #20]
 800222e:	ea42 0103 	orr.w	r1, r2, r3
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	685b      	ldr	r3, [r3, #4]
 8002236:	1e5a      	subs	r2, r3, #1
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	430a      	orrs	r2, r1
 800223e:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	2200      	movs	r2, #0
 8002244:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	2201      	movs	r2, #1
 800224a:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 800224e:	2300      	movs	r3, #0
}
 8002250:	4618      	mov	r0, r3
 8002252:	3710      	adds	r7, #16
 8002254:	46bd      	mov	sp, r7
 8002256:	bd80      	pop	{r7, pc}

08002258 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8002258:	b480      	push	{r7}
 800225a:	b087      	sub	sp, #28
 800225c:	af00      	add	r7, sp, #0
 800225e:	6078      	str	r0, [r7, #4]
 8002260:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800226e:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8002270:	7cfb      	ldrb	r3, [r7, #19]
 8002272:	2b01      	cmp	r3, #1
 8002274:	d003      	beq.n	800227e <HAL_CAN_ConfigFilter+0x26>
 8002276:	7cfb      	ldrb	r3, [r7, #19]
 8002278:	2b02      	cmp	r3, #2
 800227a:	f040 80aa 	bne.w	80023d2 <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800227e:	697b      	ldr	r3, [r7, #20]
 8002280:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002284:	f043 0201 	orr.w	r2, r3, #1
 8002288:	697b      	ldr	r3, [r7, #20]
 800228a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 800228e:	683b      	ldr	r3, [r7, #0]
 8002290:	695b      	ldr	r3, [r3, #20]
 8002292:	f003 031f 	and.w	r3, r3, #31
 8002296:	2201      	movs	r2, #1
 8002298:	fa02 f303 	lsl.w	r3, r2, r3
 800229c:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 800229e:	697b      	ldr	r3, [r7, #20]
 80022a0:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	43db      	mvns	r3, r3
 80022a8:	401a      	ands	r2, r3
 80022aa:	697b      	ldr	r3, [r7, #20]
 80022ac:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80022b0:	683b      	ldr	r3, [r7, #0]
 80022b2:	69db      	ldr	r3, [r3, #28]
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d123      	bne.n	8002300 <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80022b8:	697b      	ldr	r3, [r7, #20]
 80022ba:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	43db      	mvns	r3, r3
 80022c2:	401a      	ands	r2, r3
 80022c4:	697b      	ldr	r3, [r7, #20]
 80022c6:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80022ca:	683b      	ldr	r3, [r7, #0]
 80022cc:	68db      	ldr	r3, [r3, #12]
 80022ce:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80022d0:	683b      	ldr	r3, [r7, #0]
 80022d2:	685b      	ldr	r3, [r3, #4]
 80022d4:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80022d6:	683a      	ldr	r2, [r7, #0]
 80022d8:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80022da:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80022dc:	697b      	ldr	r3, [r7, #20]
 80022de:	3248      	adds	r2, #72	; 0x48
 80022e0:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80022e4:	683b      	ldr	r3, [r7, #0]
 80022e6:	689b      	ldr	r3, [r3, #8]
 80022e8:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80022ea:	683b      	ldr	r3, [r7, #0]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80022f0:	683b      	ldr	r3, [r7, #0]
 80022f2:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80022f4:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80022f6:	6979      	ldr	r1, [r7, #20]
 80022f8:	3348      	adds	r3, #72	; 0x48
 80022fa:	00db      	lsls	r3, r3, #3
 80022fc:	440b      	add	r3, r1
 80022fe:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8002300:	683b      	ldr	r3, [r7, #0]
 8002302:	69db      	ldr	r3, [r3, #28]
 8002304:	2b01      	cmp	r3, #1
 8002306:	d122      	bne.n	800234e <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8002308:	697b      	ldr	r3, [r7, #20]
 800230a:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	431a      	orrs	r2, r3
 8002312:	697b      	ldr	r3, [r7, #20]
 8002314:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002318:	683b      	ldr	r3, [r7, #0]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800231e:	683b      	ldr	r3, [r7, #0]
 8002320:	685b      	ldr	r3, [r3, #4]
 8002322:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002324:	683a      	ldr	r2, [r7, #0]
 8002326:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002328:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800232a:	697b      	ldr	r3, [r7, #20]
 800232c:	3248      	adds	r2, #72	; 0x48
 800232e:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002332:	683b      	ldr	r3, [r7, #0]
 8002334:	689b      	ldr	r3, [r3, #8]
 8002336:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8002338:	683b      	ldr	r3, [r7, #0]
 800233a:	68db      	ldr	r3, [r3, #12]
 800233c:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800233e:	683b      	ldr	r3, [r7, #0]
 8002340:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002342:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002344:	6979      	ldr	r1, [r7, #20]
 8002346:	3348      	adds	r3, #72	; 0x48
 8002348:	00db      	lsls	r3, r3, #3
 800234a:	440b      	add	r3, r1
 800234c:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 800234e:	683b      	ldr	r3, [r7, #0]
 8002350:	699b      	ldr	r3, [r3, #24]
 8002352:	2b00      	cmp	r3, #0
 8002354:	d109      	bne.n	800236a <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8002356:	697b      	ldr	r3, [r7, #20]
 8002358:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	43db      	mvns	r3, r3
 8002360:	401a      	ands	r2, r3
 8002362:	697b      	ldr	r3, [r7, #20]
 8002364:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8002368:	e007      	b.n	800237a <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 800236a:	697b      	ldr	r3, [r7, #20]
 800236c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	431a      	orrs	r2, r3
 8002374:	697b      	ldr	r3, [r7, #20]
 8002376:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 800237a:	683b      	ldr	r3, [r7, #0]
 800237c:	691b      	ldr	r3, [r3, #16]
 800237e:	2b00      	cmp	r3, #0
 8002380:	d109      	bne.n	8002396 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8002382:	697b      	ldr	r3, [r7, #20]
 8002384:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	43db      	mvns	r3, r3
 800238c:	401a      	ands	r2, r3
 800238e:	697b      	ldr	r3, [r7, #20]
 8002390:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8002394:	e007      	b.n	80023a6 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8002396:	697b      	ldr	r3, [r7, #20]
 8002398:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	431a      	orrs	r2, r3
 80023a0:	697b      	ldr	r3, [r7, #20]
 80023a2:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80023a6:	683b      	ldr	r3, [r7, #0]
 80023a8:	6a1b      	ldr	r3, [r3, #32]
 80023aa:	2b01      	cmp	r3, #1
 80023ac:	d107      	bne.n	80023be <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80023ae:	697b      	ldr	r3, [r7, #20]
 80023b0:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	431a      	orrs	r2, r3
 80023b8:	697b      	ldr	r3, [r7, #20]
 80023ba:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80023be:	697b      	ldr	r3, [r7, #20]
 80023c0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80023c4:	f023 0201 	bic.w	r2, r3, #1
 80023c8:	697b      	ldr	r3, [r7, #20]
 80023ca:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 80023ce:	2300      	movs	r3, #0
 80023d0:	e006      	b.n	80023e0 <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023d6:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80023de:	2301      	movs	r3, #1
  }
}
 80023e0:	4618      	mov	r0, r3
 80023e2:	371c      	adds	r7, #28
 80023e4:	46bd      	mov	sp, r7
 80023e6:	bc80      	pop	{r7}
 80023e8:	4770      	bx	lr

080023ea <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80023ea:	b580      	push	{r7, lr}
 80023ec:	b084      	sub	sp, #16
 80023ee:	af00      	add	r7, sp, #0
 80023f0:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80023f8:	b2db      	uxtb	r3, r3
 80023fa:	2b01      	cmp	r3, #1
 80023fc:	d12e      	bne.n	800245c <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	2202      	movs	r2, #2
 8002402:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	681a      	ldr	r2, [r3, #0]
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	f022 0201 	bic.w	r2, r2, #1
 8002414:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002416:	f7ff f9cb 	bl	80017b0 <HAL_GetTick>
 800241a:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800241c:	e012      	b.n	8002444 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800241e:	f7ff f9c7 	bl	80017b0 <HAL_GetTick>
 8002422:	4602      	mov	r2, r0
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	1ad3      	subs	r3, r2, r3
 8002428:	2b0a      	cmp	r3, #10
 800242a:	d90b      	bls.n	8002444 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002430:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	2205      	movs	r2, #5
 800243c:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8002440:	2301      	movs	r3, #1
 8002442:	e012      	b.n	800246a <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	685b      	ldr	r3, [r3, #4]
 800244a:	f003 0301 	and.w	r3, r3, #1
 800244e:	2b00      	cmp	r3, #0
 8002450:	d1e5      	bne.n	800241e <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	2200      	movs	r2, #0
 8002456:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8002458:	2300      	movs	r3, #0
 800245a:	e006      	b.n	800246a <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002460:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002468:	2301      	movs	r3, #1
  }
}
 800246a:	4618      	mov	r0, r3
 800246c:	3710      	adds	r7, #16
 800246e:	46bd      	mov	sp, r7
 8002470:	bd80      	pop	{r7, pc}

08002472 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8002472:	b480      	push	{r7}
 8002474:	b089      	sub	sp, #36	; 0x24
 8002476:	af00      	add	r7, sp, #0
 8002478:	60f8      	str	r0, [r7, #12]
 800247a:	60b9      	str	r1, [r7, #8]
 800247c:	607a      	str	r2, [r7, #4]
 800247e:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002486:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	689b      	ldr	r3, [r3, #8]
 800248e:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8002490:	7ffb      	ldrb	r3, [r7, #31]
 8002492:	2b01      	cmp	r3, #1
 8002494:	d003      	beq.n	800249e <HAL_CAN_AddTxMessage+0x2c>
 8002496:	7ffb      	ldrb	r3, [r7, #31]
 8002498:	2b02      	cmp	r3, #2
 800249a:	f040 80b8 	bne.w	800260e <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800249e:	69bb      	ldr	r3, [r7, #24]
 80024a0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d10a      	bne.n	80024be <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80024a8:	69bb      	ldr	r3, [r7, #24]
 80024aa:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d105      	bne.n	80024be <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 80024b2:	69bb      	ldr	r3, [r7, #24]
 80024b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	f000 80a0 	beq.w	80025fe <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 80024be:	69bb      	ldr	r3, [r7, #24]
 80024c0:	0e1b      	lsrs	r3, r3, #24
 80024c2:	f003 0303 	and.w	r3, r3, #3
 80024c6:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 80024c8:	697b      	ldr	r3, [r7, #20]
 80024ca:	2b02      	cmp	r3, #2
 80024cc:	d907      	bls.n	80024de <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024d2:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80024da:	2301      	movs	r3, #1
 80024dc:	e09e      	b.n	800261c <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80024de:	2201      	movs	r2, #1
 80024e0:	697b      	ldr	r3, [r7, #20]
 80024e2:	409a      	lsls	r2, r3
 80024e4:	683b      	ldr	r3, [r7, #0]
 80024e6:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 80024e8:	68bb      	ldr	r3, [r7, #8]
 80024ea:	689b      	ldr	r3, [r3, #8]
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d10d      	bne.n	800250c <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80024f0:	68bb      	ldr	r3, [r7, #8]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 80024f6:	68bb      	ldr	r3, [r7, #8]
 80024f8:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80024fa:	68f9      	ldr	r1, [r7, #12]
 80024fc:	6809      	ldr	r1, [r1, #0]
 80024fe:	431a      	orrs	r2, r3
 8002500:	697b      	ldr	r3, [r7, #20]
 8002502:	3318      	adds	r3, #24
 8002504:	011b      	lsls	r3, r3, #4
 8002506:	440b      	add	r3, r1
 8002508:	601a      	str	r2, [r3, #0]
 800250a:	e00f      	b.n	800252c <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800250c:	68bb      	ldr	r3, [r7, #8]
 800250e:	685b      	ldr	r3, [r3, #4]
 8002510:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8002512:	68bb      	ldr	r3, [r7, #8]
 8002514:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002516:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8002518:	68bb      	ldr	r3, [r7, #8]
 800251a:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800251c:	68f9      	ldr	r1, [r7, #12]
 800251e:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8002520:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002522:	697b      	ldr	r3, [r7, #20]
 8002524:	3318      	adds	r3, #24
 8002526:	011b      	lsls	r3, r3, #4
 8002528:	440b      	add	r3, r1
 800252a:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	6819      	ldr	r1, [r3, #0]
 8002530:	68bb      	ldr	r3, [r7, #8]
 8002532:	691a      	ldr	r2, [r3, #16]
 8002534:	697b      	ldr	r3, [r7, #20]
 8002536:	3318      	adds	r3, #24
 8002538:	011b      	lsls	r3, r3, #4
 800253a:	440b      	add	r3, r1
 800253c:	3304      	adds	r3, #4
 800253e:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8002540:	68bb      	ldr	r3, [r7, #8]
 8002542:	7d1b      	ldrb	r3, [r3, #20]
 8002544:	2b01      	cmp	r3, #1
 8002546:	d111      	bne.n	800256c <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	681a      	ldr	r2, [r3, #0]
 800254c:	697b      	ldr	r3, [r7, #20]
 800254e:	3318      	adds	r3, #24
 8002550:	011b      	lsls	r3, r3, #4
 8002552:	4413      	add	r3, r2
 8002554:	3304      	adds	r3, #4
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	68fa      	ldr	r2, [r7, #12]
 800255a:	6811      	ldr	r1, [r2, #0]
 800255c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002560:	697b      	ldr	r3, [r7, #20]
 8002562:	3318      	adds	r3, #24
 8002564:	011b      	lsls	r3, r3, #4
 8002566:	440b      	add	r3, r1
 8002568:	3304      	adds	r3, #4
 800256a:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	3307      	adds	r3, #7
 8002570:	781b      	ldrb	r3, [r3, #0]
 8002572:	061a      	lsls	r2, r3, #24
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	3306      	adds	r3, #6
 8002578:	781b      	ldrb	r3, [r3, #0]
 800257a:	041b      	lsls	r3, r3, #16
 800257c:	431a      	orrs	r2, r3
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	3305      	adds	r3, #5
 8002582:	781b      	ldrb	r3, [r3, #0]
 8002584:	021b      	lsls	r3, r3, #8
 8002586:	4313      	orrs	r3, r2
 8002588:	687a      	ldr	r2, [r7, #4]
 800258a:	3204      	adds	r2, #4
 800258c:	7812      	ldrb	r2, [r2, #0]
 800258e:	4610      	mov	r0, r2
 8002590:	68fa      	ldr	r2, [r7, #12]
 8002592:	6811      	ldr	r1, [r2, #0]
 8002594:	ea43 0200 	orr.w	r2, r3, r0
 8002598:	697b      	ldr	r3, [r7, #20]
 800259a:	011b      	lsls	r3, r3, #4
 800259c:	440b      	add	r3, r1
 800259e:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 80025a2:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	3303      	adds	r3, #3
 80025a8:	781b      	ldrb	r3, [r3, #0]
 80025aa:	061a      	lsls	r2, r3, #24
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	3302      	adds	r3, #2
 80025b0:	781b      	ldrb	r3, [r3, #0]
 80025b2:	041b      	lsls	r3, r3, #16
 80025b4:	431a      	orrs	r2, r3
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	3301      	adds	r3, #1
 80025ba:	781b      	ldrb	r3, [r3, #0]
 80025bc:	021b      	lsls	r3, r3, #8
 80025be:	4313      	orrs	r3, r2
 80025c0:	687a      	ldr	r2, [r7, #4]
 80025c2:	7812      	ldrb	r2, [r2, #0]
 80025c4:	4610      	mov	r0, r2
 80025c6:	68fa      	ldr	r2, [r7, #12]
 80025c8:	6811      	ldr	r1, [r2, #0]
 80025ca:	ea43 0200 	orr.w	r2, r3, r0
 80025ce:	697b      	ldr	r3, [r7, #20]
 80025d0:	011b      	lsls	r3, r3, #4
 80025d2:	440b      	add	r3, r1
 80025d4:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 80025d8:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	681a      	ldr	r2, [r3, #0]
 80025de:	697b      	ldr	r3, [r7, #20]
 80025e0:	3318      	adds	r3, #24
 80025e2:	011b      	lsls	r3, r3, #4
 80025e4:	4413      	add	r3, r2
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	68fa      	ldr	r2, [r7, #12]
 80025ea:	6811      	ldr	r1, [r2, #0]
 80025ec:	f043 0201 	orr.w	r2, r3, #1
 80025f0:	697b      	ldr	r3, [r7, #20]
 80025f2:	3318      	adds	r3, #24
 80025f4:	011b      	lsls	r3, r3, #4
 80025f6:	440b      	add	r3, r1
 80025f8:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 80025fa:	2300      	movs	r3, #0
 80025fc:	e00e      	b.n	800261c <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002602:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 800260a:	2301      	movs	r3, #1
 800260c:	e006      	b.n	800261c <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002612:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800261a:	2301      	movs	r3, #1
  }
}
 800261c:	4618      	mov	r0, r3
 800261e:	3724      	adds	r7, #36	; 0x24
 8002620:	46bd      	mov	sp, r7
 8002622:	bc80      	pop	{r7}
 8002624:	4770      	bx	lr

08002626 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8002626:	b480      	push	{r7}
 8002628:	b087      	sub	sp, #28
 800262a:	af00      	add	r7, sp, #0
 800262c:	60f8      	str	r0, [r7, #12]
 800262e:	60b9      	str	r1, [r7, #8]
 8002630:	607a      	str	r2, [r7, #4]
 8002632:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	f893 3020 	ldrb.w	r3, [r3, #32]
 800263a:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 800263c:	7dfb      	ldrb	r3, [r7, #23]
 800263e:	2b01      	cmp	r3, #1
 8002640:	d003      	beq.n	800264a <HAL_CAN_GetRxMessage+0x24>
 8002642:	7dfb      	ldrb	r3, [r7, #23]
 8002644:	2b02      	cmp	r3, #2
 8002646:	f040 80f3 	bne.w	8002830 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800264a:	68bb      	ldr	r3, [r7, #8]
 800264c:	2b00      	cmp	r3, #0
 800264e:	d10e      	bne.n	800266e <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	68db      	ldr	r3, [r3, #12]
 8002656:	f003 0303 	and.w	r3, r3, #3
 800265a:	2b00      	cmp	r3, #0
 800265c:	d116      	bne.n	800268c <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002662:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800266a:	2301      	movs	r3, #1
 800266c:	e0e7      	b.n	800283e <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	691b      	ldr	r3, [r3, #16]
 8002674:	f003 0303 	and.w	r3, r3, #3
 8002678:	2b00      	cmp	r3, #0
 800267a:	d107      	bne.n	800268c <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002680:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8002688:	2301      	movs	r3, #1
 800268a:	e0d8      	b.n	800283e <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	681a      	ldr	r2, [r3, #0]
 8002690:	68bb      	ldr	r3, [r7, #8]
 8002692:	331b      	adds	r3, #27
 8002694:	011b      	lsls	r3, r3, #4
 8002696:	4413      	add	r3, r2
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	f003 0204 	and.w	r2, r3, #4
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	689b      	ldr	r3, [r3, #8]
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d10c      	bne.n	80026c4 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	681a      	ldr	r2, [r3, #0]
 80026ae:	68bb      	ldr	r3, [r7, #8]
 80026b0:	331b      	adds	r3, #27
 80026b2:	011b      	lsls	r3, r3, #4
 80026b4:	4413      	add	r3, r2
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	0d5b      	lsrs	r3, r3, #21
 80026ba:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	601a      	str	r2, [r3, #0]
 80026c2:	e00b      	b.n	80026dc <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	681a      	ldr	r2, [r3, #0]
 80026c8:	68bb      	ldr	r3, [r7, #8]
 80026ca:	331b      	adds	r3, #27
 80026cc:	011b      	lsls	r3, r3, #4
 80026ce:	4413      	add	r3, r2
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	08db      	lsrs	r3, r3, #3
 80026d4:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	681a      	ldr	r2, [r3, #0]
 80026e0:	68bb      	ldr	r3, [r7, #8]
 80026e2:	331b      	adds	r3, #27
 80026e4:	011b      	lsls	r3, r3, #4
 80026e6:	4413      	add	r3, r2
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	f003 0202 	and.w	r2, r3, #2
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	681a      	ldr	r2, [r3, #0]
 80026f6:	68bb      	ldr	r3, [r7, #8]
 80026f8:	331b      	adds	r3, #27
 80026fa:	011b      	lsls	r3, r3, #4
 80026fc:	4413      	add	r3, r2
 80026fe:	3304      	adds	r3, #4
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	f003 020f 	and.w	r2, r3, #15
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	681a      	ldr	r2, [r3, #0]
 800270e:	68bb      	ldr	r3, [r7, #8]
 8002710:	331b      	adds	r3, #27
 8002712:	011b      	lsls	r3, r3, #4
 8002714:	4413      	add	r3, r2
 8002716:	3304      	adds	r3, #4
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	0a1b      	lsrs	r3, r3, #8
 800271c:	b2da      	uxtb	r2, r3
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	681a      	ldr	r2, [r3, #0]
 8002726:	68bb      	ldr	r3, [r7, #8]
 8002728:	331b      	adds	r3, #27
 800272a:	011b      	lsls	r3, r3, #4
 800272c:	4413      	add	r3, r2
 800272e:	3304      	adds	r3, #4
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	0c1b      	lsrs	r3, r3, #16
 8002734:	b29a      	uxth	r2, r3
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	681a      	ldr	r2, [r3, #0]
 800273e:	68bb      	ldr	r3, [r7, #8]
 8002740:	011b      	lsls	r3, r3, #4
 8002742:	4413      	add	r3, r2
 8002744:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	b2da      	uxtb	r2, r3
 800274c:	683b      	ldr	r3, [r7, #0]
 800274e:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	681a      	ldr	r2, [r3, #0]
 8002754:	68bb      	ldr	r3, [r7, #8]
 8002756:	011b      	lsls	r3, r3, #4
 8002758:	4413      	add	r3, r2
 800275a:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	0a1a      	lsrs	r2, r3, #8
 8002762:	683b      	ldr	r3, [r7, #0]
 8002764:	3301      	adds	r3, #1
 8002766:	b2d2      	uxtb	r2, r2
 8002768:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	681a      	ldr	r2, [r3, #0]
 800276e:	68bb      	ldr	r3, [r7, #8]
 8002770:	011b      	lsls	r3, r3, #4
 8002772:	4413      	add	r3, r2
 8002774:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	0c1a      	lsrs	r2, r3, #16
 800277c:	683b      	ldr	r3, [r7, #0]
 800277e:	3302      	adds	r3, #2
 8002780:	b2d2      	uxtb	r2, r2
 8002782:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	681a      	ldr	r2, [r3, #0]
 8002788:	68bb      	ldr	r3, [r7, #8]
 800278a:	011b      	lsls	r3, r3, #4
 800278c:	4413      	add	r3, r2
 800278e:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	0e1a      	lsrs	r2, r3, #24
 8002796:	683b      	ldr	r3, [r7, #0]
 8002798:	3303      	adds	r3, #3
 800279a:	b2d2      	uxtb	r2, r2
 800279c:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	681a      	ldr	r2, [r3, #0]
 80027a2:	68bb      	ldr	r3, [r7, #8]
 80027a4:	011b      	lsls	r3, r3, #4
 80027a6:	4413      	add	r3, r2
 80027a8:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80027ac:	681a      	ldr	r2, [r3, #0]
 80027ae:	683b      	ldr	r3, [r7, #0]
 80027b0:	3304      	adds	r3, #4
 80027b2:	b2d2      	uxtb	r2, r2
 80027b4:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	681a      	ldr	r2, [r3, #0]
 80027ba:	68bb      	ldr	r3, [r7, #8]
 80027bc:	011b      	lsls	r3, r3, #4
 80027be:	4413      	add	r3, r2
 80027c0:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	0a1a      	lsrs	r2, r3, #8
 80027c8:	683b      	ldr	r3, [r7, #0]
 80027ca:	3305      	adds	r3, #5
 80027cc:	b2d2      	uxtb	r2, r2
 80027ce:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	681a      	ldr	r2, [r3, #0]
 80027d4:	68bb      	ldr	r3, [r7, #8]
 80027d6:	011b      	lsls	r3, r3, #4
 80027d8:	4413      	add	r3, r2
 80027da:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	0c1a      	lsrs	r2, r3, #16
 80027e2:	683b      	ldr	r3, [r7, #0]
 80027e4:	3306      	adds	r3, #6
 80027e6:	b2d2      	uxtb	r2, r2
 80027e8:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	681a      	ldr	r2, [r3, #0]
 80027ee:	68bb      	ldr	r3, [r7, #8]
 80027f0:	011b      	lsls	r3, r3, #4
 80027f2:	4413      	add	r3, r2
 80027f4:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	0e1a      	lsrs	r2, r3, #24
 80027fc:	683b      	ldr	r3, [r7, #0]
 80027fe:	3307      	adds	r3, #7
 8002800:	b2d2      	uxtb	r2, r2
 8002802:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002804:	68bb      	ldr	r3, [r7, #8]
 8002806:	2b00      	cmp	r3, #0
 8002808:	d108      	bne.n	800281c <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	68da      	ldr	r2, [r3, #12]
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	f042 0220 	orr.w	r2, r2, #32
 8002818:	60da      	str	r2, [r3, #12]
 800281a:	e007      	b.n	800282c <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	691a      	ldr	r2, [r3, #16]
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	f042 0220 	orr.w	r2, r2, #32
 800282a:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 800282c:	2300      	movs	r3, #0
 800282e:	e006      	b.n	800283e <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002834:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800283c:	2301      	movs	r3, #1
  }
}
 800283e:	4618      	mov	r0, r3
 8002840:	371c      	adds	r7, #28
 8002842:	46bd      	mov	sp, r7
 8002844:	bc80      	pop	{r7}
 8002846:	4770      	bx	lr

08002848 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8002848:	b480      	push	{r7}
 800284a:	b085      	sub	sp, #20
 800284c:	af00      	add	r7, sp, #0
 800284e:	6078      	str	r0, [r7, #4]
 8002850:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002858:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 800285a:	7bfb      	ldrb	r3, [r7, #15]
 800285c:	2b01      	cmp	r3, #1
 800285e:	d002      	beq.n	8002866 <HAL_CAN_ActivateNotification+0x1e>
 8002860:	7bfb      	ldrb	r3, [r7, #15]
 8002862:	2b02      	cmp	r3, #2
 8002864:	d109      	bne.n	800287a <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	6959      	ldr	r1, [r3, #20]
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	683a      	ldr	r2, [r7, #0]
 8002872:	430a      	orrs	r2, r1
 8002874:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8002876:	2300      	movs	r3, #0
 8002878:	e006      	b.n	8002888 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800287e:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002886:	2301      	movs	r3, #1
  }
}
 8002888:	4618      	mov	r0, r3
 800288a:	3714      	adds	r7, #20
 800288c:	46bd      	mov	sp, r7
 800288e:	bc80      	pop	{r7}
 8002890:	4770      	bx	lr

08002892 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8002892:	b580      	push	{r7, lr}
 8002894:	b08a      	sub	sp, #40	; 0x28
 8002896:	af00      	add	r7, sp, #0
 8002898:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 800289a:	2300      	movs	r3, #0
 800289c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	695b      	ldr	r3, [r3, #20]
 80028a4:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	685b      	ldr	r3, [r3, #4]
 80028ac:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	689b      	ldr	r3, [r3, #8]
 80028b4:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	68db      	ldr	r3, [r3, #12]
 80028bc:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	691b      	ldr	r3, [r3, #16]
 80028c4:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	699b      	ldr	r3, [r3, #24]
 80028cc:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80028ce:	6a3b      	ldr	r3, [r7, #32]
 80028d0:	f003 0301 	and.w	r3, r3, #1
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d07c      	beq.n	80029d2 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80028d8:	69bb      	ldr	r3, [r7, #24]
 80028da:	f003 0301 	and.w	r3, r3, #1
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d023      	beq.n	800292a <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	2201      	movs	r2, #1
 80028e8:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80028ea:	69bb      	ldr	r3, [r7, #24]
 80028ec:	f003 0302 	and.w	r3, r3, #2
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d003      	beq.n	80028fc <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80028f4:	6878      	ldr	r0, [r7, #4]
 80028f6:	f000 f983 	bl	8002c00 <HAL_CAN_TxMailbox0CompleteCallback>
 80028fa:	e016      	b.n	800292a <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80028fc:	69bb      	ldr	r3, [r7, #24]
 80028fe:	f003 0304 	and.w	r3, r3, #4
 8002902:	2b00      	cmp	r3, #0
 8002904:	d004      	beq.n	8002910 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8002906:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002908:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800290c:	627b      	str	r3, [r7, #36]	; 0x24
 800290e:	e00c      	b.n	800292a <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8002910:	69bb      	ldr	r3, [r7, #24]
 8002912:	f003 0308 	and.w	r3, r3, #8
 8002916:	2b00      	cmp	r3, #0
 8002918:	d004      	beq.n	8002924 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 800291a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800291c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002920:	627b      	str	r3, [r7, #36]	; 0x24
 8002922:	e002      	b.n	800292a <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8002924:	6878      	ldr	r0, [r7, #4]
 8002926:	f000 f986 	bl	8002c36 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 800292a:	69bb      	ldr	r3, [r7, #24]
 800292c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002930:	2b00      	cmp	r3, #0
 8002932:	d024      	beq.n	800297e <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	f44f 7280 	mov.w	r2, #256	; 0x100
 800293c:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 800293e:	69bb      	ldr	r3, [r7, #24]
 8002940:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002944:	2b00      	cmp	r3, #0
 8002946:	d003      	beq.n	8002950 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8002948:	6878      	ldr	r0, [r7, #4]
 800294a:	f000 f962 	bl	8002c12 <HAL_CAN_TxMailbox1CompleteCallback>
 800294e:	e016      	b.n	800297e <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8002950:	69bb      	ldr	r3, [r7, #24]
 8002952:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002956:	2b00      	cmp	r3, #0
 8002958:	d004      	beq.n	8002964 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 800295a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800295c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002960:	627b      	str	r3, [r7, #36]	; 0x24
 8002962:	e00c      	b.n	800297e <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8002964:	69bb      	ldr	r3, [r7, #24]
 8002966:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800296a:	2b00      	cmp	r3, #0
 800296c:	d004      	beq.n	8002978 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 800296e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002970:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002974:	627b      	str	r3, [r7, #36]	; 0x24
 8002976:	e002      	b.n	800297e <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8002978:	6878      	ldr	r0, [r7, #4]
 800297a:	f000 f965 	bl	8002c48 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 800297e:	69bb      	ldr	r3, [r7, #24]
 8002980:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002984:	2b00      	cmp	r3, #0
 8002986:	d024      	beq.n	80029d2 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002990:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8002992:	69bb      	ldr	r3, [r7, #24]
 8002994:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002998:	2b00      	cmp	r3, #0
 800299a:	d003      	beq.n	80029a4 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 800299c:	6878      	ldr	r0, [r7, #4]
 800299e:	f000 f941 	bl	8002c24 <HAL_CAN_TxMailbox2CompleteCallback>
 80029a2:	e016      	b.n	80029d2 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80029a4:	69bb      	ldr	r3, [r7, #24]
 80029a6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d004      	beq.n	80029b8 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80029ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029b0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80029b4:	627b      	str	r3, [r7, #36]	; 0x24
 80029b6:	e00c      	b.n	80029d2 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80029b8:	69bb      	ldr	r3, [r7, #24]
 80029ba:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d004      	beq.n	80029cc <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80029c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029c4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80029c8:	627b      	str	r3, [r7, #36]	; 0x24
 80029ca:	e002      	b.n	80029d2 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80029cc:	6878      	ldr	r0, [r7, #4]
 80029ce:	f000 f944 	bl	8002c5a <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80029d2:	6a3b      	ldr	r3, [r7, #32]
 80029d4:	f003 0308 	and.w	r3, r3, #8
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d00c      	beq.n	80029f6 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80029dc:	697b      	ldr	r3, [r7, #20]
 80029de:	f003 0310 	and.w	r3, r3, #16
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d007      	beq.n	80029f6 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80029e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029e8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80029ec:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	2210      	movs	r2, #16
 80029f4:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80029f6:	6a3b      	ldr	r3, [r7, #32]
 80029f8:	f003 0304 	and.w	r3, r3, #4
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d00b      	beq.n	8002a18 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8002a00:	697b      	ldr	r3, [r7, #20]
 8002a02:	f003 0308 	and.w	r3, r3, #8
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d006      	beq.n	8002a18 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	2208      	movs	r2, #8
 8002a10:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8002a12:	6878      	ldr	r0, [r7, #4]
 8002a14:	f000 f92a 	bl	8002c6c <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8002a18:	6a3b      	ldr	r3, [r7, #32]
 8002a1a:	f003 0302 	and.w	r3, r3, #2
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d009      	beq.n	8002a36 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	68db      	ldr	r3, [r3, #12]
 8002a28:	f003 0303 	and.w	r3, r3, #3
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d002      	beq.n	8002a36 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8002a30:	6878      	ldr	r0, [r7, #4]
 8002a32:	f7fe fda9 	bl	8001588 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8002a36:	6a3b      	ldr	r3, [r7, #32]
 8002a38:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d00c      	beq.n	8002a5a <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8002a40:	693b      	ldr	r3, [r7, #16]
 8002a42:	f003 0310 	and.w	r3, r3, #16
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d007      	beq.n	8002a5a <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8002a4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a4c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002a50:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	2210      	movs	r2, #16
 8002a58:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8002a5a:	6a3b      	ldr	r3, [r7, #32]
 8002a5c:	f003 0320 	and.w	r3, r3, #32
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d00b      	beq.n	8002a7c <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8002a64:	693b      	ldr	r3, [r7, #16]
 8002a66:	f003 0308 	and.w	r3, r3, #8
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d006      	beq.n	8002a7c <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	2208      	movs	r2, #8
 8002a74:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8002a76:	6878      	ldr	r0, [r7, #4]
 8002a78:	f000 f90a 	bl	8002c90 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8002a7c:	6a3b      	ldr	r3, [r7, #32]
 8002a7e:	f003 0310 	and.w	r3, r3, #16
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d009      	beq.n	8002a9a <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	691b      	ldr	r3, [r3, #16]
 8002a8c:	f003 0303 	and.w	r3, r3, #3
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d002      	beq.n	8002a9a <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8002a94:	6878      	ldr	r0, [r7, #4]
 8002a96:	f000 f8f2 	bl	8002c7e <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8002a9a:	6a3b      	ldr	r3, [r7, #32]
 8002a9c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d00b      	beq.n	8002abc <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8002aa4:	69fb      	ldr	r3, [r7, #28]
 8002aa6:	f003 0310 	and.w	r3, r3, #16
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d006      	beq.n	8002abc <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	2210      	movs	r2, #16
 8002ab4:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8002ab6:	6878      	ldr	r0, [r7, #4]
 8002ab8:	f000 f8f3 	bl	8002ca2 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8002abc:	6a3b      	ldr	r3, [r7, #32]
 8002abe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d00b      	beq.n	8002ade <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8002ac6:	69fb      	ldr	r3, [r7, #28]
 8002ac8:	f003 0308 	and.w	r3, r3, #8
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d006      	beq.n	8002ade <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	2208      	movs	r2, #8
 8002ad6:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8002ad8:	6878      	ldr	r0, [r7, #4]
 8002ada:	f000 f8eb 	bl	8002cb4 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8002ade:	6a3b      	ldr	r3, [r7, #32]
 8002ae0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d07b      	beq.n	8002be0 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8002ae8:	69fb      	ldr	r3, [r7, #28]
 8002aea:	f003 0304 	and.w	r3, r3, #4
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d072      	beq.n	8002bd8 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002af2:	6a3b      	ldr	r3, [r7, #32]
 8002af4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d008      	beq.n	8002b0e <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d003      	beq.n	8002b0e <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8002b06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b08:	f043 0301 	orr.w	r3, r3, #1
 8002b0c:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002b0e:	6a3b      	ldr	r3, [r7, #32]
 8002b10:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d008      	beq.n	8002b2a <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d003      	beq.n	8002b2a <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8002b22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b24:	f043 0302 	orr.w	r3, r3, #2
 8002b28:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002b2a:	6a3b      	ldr	r3, [r7, #32]
 8002b2c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d008      	beq.n	8002b46 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d003      	beq.n	8002b46 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8002b3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b40:	f043 0304 	orr.w	r3, r3, #4
 8002b44:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002b46:	6a3b      	ldr	r3, [r7, #32]
 8002b48:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d043      	beq.n	8002bd8 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d03e      	beq.n	8002bd8 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002b60:	2b60      	cmp	r3, #96	; 0x60
 8002b62:	d02b      	beq.n	8002bbc <HAL_CAN_IRQHandler+0x32a>
 8002b64:	2b60      	cmp	r3, #96	; 0x60
 8002b66:	d82e      	bhi.n	8002bc6 <HAL_CAN_IRQHandler+0x334>
 8002b68:	2b50      	cmp	r3, #80	; 0x50
 8002b6a:	d022      	beq.n	8002bb2 <HAL_CAN_IRQHandler+0x320>
 8002b6c:	2b50      	cmp	r3, #80	; 0x50
 8002b6e:	d82a      	bhi.n	8002bc6 <HAL_CAN_IRQHandler+0x334>
 8002b70:	2b40      	cmp	r3, #64	; 0x40
 8002b72:	d019      	beq.n	8002ba8 <HAL_CAN_IRQHandler+0x316>
 8002b74:	2b40      	cmp	r3, #64	; 0x40
 8002b76:	d826      	bhi.n	8002bc6 <HAL_CAN_IRQHandler+0x334>
 8002b78:	2b30      	cmp	r3, #48	; 0x30
 8002b7a:	d010      	beq.n	8002b9e <HAL_CAN_IRQHandler+0x30c>
 8002b7c:	2b30      	cmp	r3, #48	; 0x30
 8002b7e:	d822      	bhi.n	8002bc6 <HAL_CAN_IRQHandler+0x334>
 8002b80:	2b10      	cmp	r3, #16
 8002b82:	d002      	beq.n	8002b8a <HAL_CAN_IRQHandler+0x2f8>
 8002b84:	2b20      	cmp	r3, #32
 8002b86:	d005      	beq.n	8002b94 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8002b88:	e01d      	b.n	8002bc6 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8002b8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b8c:	f043 0308 	orr.w	r3, r3, #8
 8002b90:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002b92:	e019      	b.n	8002bc8 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8002b94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b96:	f043 0310 	orr.w	r3, r3, #16
 8002b9a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002b9c:	e014      	b.n	8002bc8 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8002b9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ba0:	f043 0320 	orr.w	r3, r3, #32
 8002ba4:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002ba6:	e00f      	b.n	8002bc8 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8002ba8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002baa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002bae:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002bb0:	e00a      	b.n	8002bc8 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8002bb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bb4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002bb8:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002bba:	e005      	b.n	8002bc8 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8002bbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bbe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002bc2:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002bc4:	e000      	b.n	8002bc8 <HAL_CAN_IRQHandler+0x336>
            break;
 8002bc6:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	699a      	ldr	r2, [r3, #24]
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8002bd6:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	2204      	movs	r2, #4
 8002bde:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8002be0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d008      	beq.n	8002bf8 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002bea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bec:	431a      	orrs	r2, r3
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8002bf2:	6878      	ldr	r0, [r7, #4]
 8002bf4:	f000 f867 	bl	8002cc6 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8002bf8:	bf00      	nop
 8002bfa:	3728      	adds	r7, #40	; 0x28
 8002bfc:	46bd      	mov	sp, r7
 8002bfe:	bd80      	pop	{r7, pc}

08002c00 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002c00:	b480      	push	{r7}
 8002c02:	b083      	sub	sp, #12
 8002c04:	af00      	add	r7, sp, #0
 8002c06:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8002c08:	bf00      	nop
 8002c0a:	370c      	adds	r7, #12
 8002c0c:	46bd      	mov	sp, r7
 8002c0e:	bc80      	pop	{r7}
 8002c10:	4770      	bx	lr

08002c12 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002c12:	b480      	push	{r7}
 8002c14:	b083      	sub	sp, #12
 8002c16:	af00      	add	r7, sp, #0
 8002c18:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8002c1a:	bf00      	nop
 8002c1c:	370c      	adds	r7, #12
 8002c1e:	46bd      	mov	sp, r7
 8002c20:	bc80      	pop	{r7}
 8002c22:	4770      	bx	lr

08002c24 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002c24:	b480      	push	{r7}
 8002c26:	b083      	sub	sp, #12
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8002c2c:	bf00      	nop
 8002c2e:	370c      	adds	r7, #12
 8002c30:	46bd      	mov	sp, r7
 8002c32:	bc80      	pop	{r7}
 8002c34:	4770      	bx	lr

08002c36 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002c36:	b480      	push	{r7}
 8002c38:	b083      	sub	sp, #12
 8002c3a:	af00      	add	r7, sp, #0
 8002c3c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8002c3e:	bf00      	nop
 8002c40:	370c      	adds	r7, #12
 8002c42:	46bd      	mov	sp, r7
 8002c44:	bc80      	pop	{r7}
 8002c46:	4770      	bx	lr

08002c48 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002c48:	b480      	push	{r7}
 8002c4a:	b083      	sub	sp, #12
 8002c4c:	af00      	add	r7, sp, #0
 8002c4e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8002c50:	bf00      	nop
 8002c52:	370c      	adds	r7, #12
 8002c54:	46bd      	mov	sp, r7
 8002c56:	bc80      	pop	{r7}
 8002c58:	4770      	bx	lr

08002c5a <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002c5a:	b480      	push	{r7}
 8002c5c:	b083      	sub	sp, #12
 8002c5e:	af00      	add	r7, sp, #0
 8002c60:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8002c62:	bf00      	nop
 8002c64:	370c      	adds	r7, #12
 8002c66:	46bd      	mov	sp, r7
 8002c68:	bc80      	pop	{r7}
 8002c6a:	4770      	bx	lr

08002c6c <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8002c6c:	b480      	push	{r7}
 8002c6e:	b083      	sub	sp, #12
 8002c70:	af00      	add	r7, sp, #0
 8002c72:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8002c74:	bf00      	nop
 8002c76:	370c      	adds	r7, #12
 8002c78:	46bd      	mov	sp, r7
 8002c7a:	bc80      	pop	{r7}
 8002c7c:	4770      	bx	lr

08002c7e <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8002c7e:	b480      	push	{r7}
 8002c80:	b083      	sub	sp, #12
 8002c82:	af00      	add	r7, sp, #0
 8002c84:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8002c86:	bf00      	nop
 8002c88:	370c      	adds	r7, #12
 8002c8a:	46bd      	mov	sp, r7
 8002c8c:	bc80      	pop	{r7}
 8002c8e:	4770      	bx	lr

08002c90 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8002c90:	b480      	push	{r7}
 8002c92:	b083      	sub	sp, #12
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8002c98:	bf00      	nop
 8002c9a:	370c      	adds	r7, #12
 8002c9c:	46bd      	mov	sp, r7
 8002c9e:	bc80      	pop	{r7}
 8002ca0:	4770      	bx	lr

08002ca2 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8002ca2:	b480      	push	{r7}
 8002ca4:	b083      	sub	sp, #12
 8002ca6:	af00      	add	r7, sp, #0
 8002ca8:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8002caa:	bf00      	nop
 8002cac:	370c      	adds	r7, #12
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	bc80      	pop	{r7}
 8002cb2:	4770      	bx	lr

08002cb4 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8002cb4:	b480      	push	{r7}
 8002cb6:	b083      	sub	sp, #12
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8002cbc:	bf00      	nop
 8002cbe:	370c      	adds	r7, #12
 8002cc0:	46bd      	mov	sp, r7
 8002cc2:	bc80      	pop	{r7}
 8002cc4:	4770      	bx	lr

08002cc6 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8002cc6:	b480      	push	{r7}
 8002cc8:	b083      	sub	sp, #12
 8002cca:	af00      	add	r7, sp, #0
 8002ccc:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8002cce:	bf00      	nop
 8002cd0:	370c      	adds	r7, #12
 8002cd2:	46bd      	mov	sp, r7
 8002cd4:	bc80      	pop	{r7}
 8002cd6:	4770      	bx	lr

08002cd8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002cd8:	b480      	push	{r7}
 8002cda:	b085      	sub	sp, #20
 8002cdc:	af00      	add	r7, sp, #0
 8002cde:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	f003 0307 	and.w	r3, r3, #7
 8002ce6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002ce8:	4b0c      	ldr	r3, [pc, #48]	; (8002d1c <__NVIC_SetPriorityGrouping+0x44>)
 8002cea:	68db      	ldr	r3, [r3, #12]
 8002cec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002cee:	68ba      	ldr	r2, [r7, #8]
 8002cf0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002cf4:	4013      	ands	r3, r2
 8002cf6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002cfc:	68bb      	ldr	r3, [r7, #8]
 8002cfe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002d00:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002d04:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002d08:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002d0a:	4a04      	ldr	r2, [pc, #16]	; (8002d1c <__NVIC_SetPriorityGrouping+0x44>)
 8002d0c:	68bb      	ldr	r3, [r7, #8]
 8002d0e:	60d3      	str	r3, [r2, #12]
}
 8002d10:	bf00      	nop
 8002d12:	3714      	adds	r7, #20
 8002d14:	46bd      	mov	sp, r7
 8002d16:	bc80      	pop	{r7}
 8002d18:	4770      	bx	lr
 8002d1a:	bf00      	nop
 8002d1c:	e000ed00 	.word	0xe000ed00

08002d20 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002d20:	b480      	push	{r7}
 8002d22:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002d24:	4b04      	ldr	r3, [pc, #16]	; (8002d38 <__NVIC_GetPriorityGrouping+0x18>)
 8002d26:	68db      	ldr	r3, [r3, #12]
 8002d28:	0a1b      	lsrs	r3, r3, #8
 8002d2a:	f003 0307 	and.w	r3, r3, #7
}
 8002d2e:	4618      	mov	r0, r3
 8002d30:	46bd      	mov	sp, r7
 8002d32:	bc80      	pop	{r7}
 8002d34:	4770      	bx	lr
 8002d36:	bf00      	nop
 8002d38:	e000ed00 	.word	0xe000ed00

08002d3c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d3c:	b480      	push	{r7}
 8002d3e:	b083      	sub	sp, #12
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	4603      	mov	r3, r0
 8002d44:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	db0b      	blt.n	8002d66 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002d4e:	79fb      	ldrb	r3, [r7, #7]
 8002d50:	f003 021f 	and.w	r2, r3, #31
 8002d54:	4906      	ldr	r1, [pc, #24]	; (8002d70 <__NVIC_EnableIRQ+0x34>)
 8002d56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d5a:	095b      	lsrs	r3, r3, #5
 8002d5c:	2001      	movs	r0, #1
 8002d5e:	fa00 f202 	lsl.w	r2, r0, r2
 8002d62:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002d66:	bf00      	nop
 8002d68:	370c      	adds	r7, #12
 8002d6a:	46bd      	mov	sp, r7
 8002d6c:	bc80      	pop	{r7}
 8002d6e:	4770      	bx	lr
 8002d70:	e000e100 	.word	0xe000e100

08002d74 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002d74:	b480      	push	{r7}
 8002d76:	b083      	sub	sp, #12
 8002d78:	af00      	add	r7, sp, #0
 8002d7a:	4603      	mov	r3, r0
 8002d7c:	6039      	str	r1, [r7, #0]
 8002d7e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d80:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	db0a      	blt.n	8002d9e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d88:	683b      	ldr	r3, [r7, #0]
 8002d8a:	b2da      	uxtb	r2, r3
 8002d8c:	490c      	ldr	r1, [pc, #48]	; (8002dc0 <__NVIC_SetPriority+0x4c>)
 8002d8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d92:	0112      	lsls	r2, r2, #4
 8002d94:	b2d2      	uxtb	r2, r2
 8002d96:	440b      	add	r3, r1
 8002d98:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002d9c:	e00a      	b.n	8002db4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d9e:	683b      	ldr	r3, [r7, #0]
 8002da0:	b2da      	uxtb	r2, r3
 8002da2:	4908      	ldr	r1, [pc, #32]	; (8002dc4 <__NVIC_SetPriority+0x50>)
 8002da4:	79fb      	ldrb	r3, [r7, #7]
 8002da6:	f003 030f 	and.w	r3, r3, #15
 8002daa:	3b04      	subs	r3, #4
 8002dac:	0112      	lsls	r2, r2, #4
 8002dae:	b2d2      	uxtb	r2, r2
 8002db0:	440b      	add	r3, r1
 8002db2:	761a      	strb	r2, [r3, #24]
}
 8002db4:	bf00      	nop
 8002db6:	370c      	adds	r7, #12
 8002db8:	46bd      	mov	sp, r7
 8002dba:	bc80      	pop	{r7}
 8002dbc:	4770      	bx	lr
 8002dbe:	bf00      	nop
 8002dc0:	e000e100 	.word	0xe000e100
 8002dc4:	e000ed00 	.word	0xe000ed00

08002dc8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002dc8:	b480      	push	{r7}
 8002dca:	b089      	sub	sp, #36	; 0x24
 8002dcc:	af00      	add	r7, sp, #0
 8002dce:	60f8      	str	r0, [r7, #12]
 8002dd0:	60b9      	str	r1, [r7, #8]
 8002dd2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	f003 0307 	and.w	r3, r3, #7
 8002dda:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002ddc:	69fb      	ldr	r3, [r7, #28]
 8002dde:	f1c3 0307 	rsb	r3, r3, #7
 8002de2:	2b04      	cmp	r3, #4
 8002de4:	bf28      	it	cs
 8002de6:	2304      	movcs	r3, #4
 8002de8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002dea:	69fb      	ldr	r3, [r7, #28]
 8002dec:	3304      	adds	r3, #4
 8002dee:	2b06      	cmp	r3, #6
 8002df0:	d902      	bls.n	8002df8 <NVIC_EncodePriority+0x30>
 8002df2:	69fb      	ldr	r3, [r7, #28]
 8002df4:	3b03      	subs	r3, #3
 8002df6:	e000      	b.n	8002dfa <NVIC_EncodePriority+0x32>
 8002df8:	2300      	movs	r3, #0
 8002dfa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002dfc:	f04f 32ff 	mov.w	r2, #4294967295
 8002e00:	69bb      	ldr	r3, [r7, #24]
 8002e02:	fa02 f303 	lsl.w	r3, r2, r3
 8002e06:	43da      	mvns	r2, r3
 8002e08:	68bb      	ldr	r3, [r7, #8]
 8002e0a:	401a      	ands	r2, r3
 8002e0c:	697b      	ldr	r3, [r7, #20]
 8002e0e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002e10:	f04f 31ff 	mov.w	r1, #4294967295
 8002e14:	697b      	ldr	r3, [r7, #20]
 8002e16:	fa01 f303 	lsl.w	r3, r1, r3
 8002e1a:	43d9      	mvns	r1, r3
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e20:	4313      	orrs	r3, r2
         );
}
 8002e22:	4618      	mov	r0, r3
 8002e24:	3724      	adds	r7, #36	; 0x24
 8002e26:	46bd      	mov	sp, r7
 8002e28:	bc80      	pop	{r7}
 8002e2a:	4770      	bx	lr

08002e2c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e2c:	b580      	push	{r7, lr}
 8002e2e:	b082      	sub	sp, #8
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002e34:	6878      	ldr	r0, [r7, #4]
 8002e36:	f7ff ff4f 	bl	8002cd8 <__NVIC_SetPriorityGrouping>
}
 8002e3a:	bf00      	nop
 8002e3c:	3708      	adds	r7, #8
 8002e3e:	46bd      	mov	sp, r7
 8002e40:	bd80      	pop	{r7, pc}

08002e42 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002e42:	b580      	push	{r7, lr}
 8002e44:	b086      	sub	sp, #24
 8002e46:	af00      	add	r7, sp, #0
 8002e48:	4603      	mov	r3, r0
 8002e4a:	60b9      	str	r1, [r7, #8]
 8002e4c:	607a      	str	r2, [r7, #4]
 8002e4e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002e50:	2300      	movs	r3, #0
 8002e52:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002e54:	f7ff ff64 	bl	8002d20 <__NVIC_GetPriorityGrouping>
 8002e58:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002e5a:	687a      	ldr	r2, [r7, #4]
 8002e5c:	68b9      	ldr	r1, [r7, #8]
 8002e5e:	6978      	ldr	r0, [r7, #20]
 8002e60:	f7ff ffb2 	bl	8002dc8 <NVIC_EncodePriority>
 8002e64:	4602      	mov	r2, r0
 8002e66:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002e6a:	4611      	mov	r1, r2
 8002e6c:	4618      	mov	r0, r3
 8002e6e:	f7ff ff81 	bl	8002d74 <__NVIC_SetPriority>
}
 8002e72:	bf00      	nop
 8002e74:	3718      	adds	r7, #24
 8002e76:	46bd      	mov	sp, r7
 8002e78:	bd80      	pop	{r7, pc}

08002e7a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e7a:	b580      	push	{r7, lr}
 8002e7c:	b082      	sub	sp, #8
 8002e7e:	af00      	add	r7, sp, #0
 8002e80:	4603      	mov	r3, r0
 8002e82:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002e84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e88:	4618      	mov	r0, r3
 8002e8a:	f7ff ff57 	bl	8002d3c <__NVIC_EnableIRQ>
}
 8002e8e:	bf00      	nop
 8002e90:	3708      	adds	r7, #8
 8002e92:	46bd      	mov	sp, r7
 8002e94:	bd80      	pop	{r7, pc}
	...

08002e98 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002e98:	b480      	push	{r7}
 8002e9a:	b08b      	sub	sp, #44	; 0x2c
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	6078      	str	r0, [r7, #4]
 8002ea0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002ea2:	2300      	movs	r3, #0
 8002ea4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002ea6:	2300      	movs	r3, #0
 8002ea8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002eaa:	e169      	b.n	8003180 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002eac:	2201      	movs	r2, #1
 8002eae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002eb0:	fa02 f303 	lsl.w	r3, r2, r3
 8002eb4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002eb6:	683b      	ldr	r3, [r7, #0]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	69fa      	ldr	r2, [r7, #28]
 8002ebc:	4013      	ands	r3, r2
 8002ebe:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002ec0:	69ba      	ldr	r2, [r7, #24]
 8002ec2:	69fb      	ldr	r3, [r7, #28]
 8002ec4:	429a      	cmp	r2, r3
 8002ec6:	f040 8158 	bne.w	800317a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002eca:	683b      	ldr	r3, [r7, #0]
 8002ecc:	685b      	ldr	r3, [r3, #4]
 8002ece:	4a9a      	ldr	r2, [pc, #616]	; (8003138 <HAL_GPIO_Init+0x2a0>)
 8002ed0:	4293      	cmp	r3, r2
 8002ed2:	d05e      	beq.n	8002f92 <HAL_GPIO_Init+0xfa>
 8002ed4:	4a98      	ldr	r2, [pc, #608]	; (8003138 <HAL_GPIO_Init+0x2a0>)
 8002ed6:	4293      	cmp	r3, r2
 8002ed8:	d875      	bhi.n	8002fc6 <HAL_GPIO_Init+0x12e>
 8002eda:	4a98      	ldr	r2, [pc, #608]	; (800313c <HAL_GPIO_Init+0x2a4>)
 8002edc:	4293      	cmp	r3, r2
 8002ede:	d058      	beq.n	8002f92 <HAL_GPIO_Init+0xfa>
 8002ee0:	4a96      	ldr	r2, [pc, #600]	; (800313c <HAL_GPIO_Init+0x2a4>)
 8002ee2:	4293      	cmp	r3, r2
 8002ee4:	d86f      	bhi.n	8002fc6 <HAL_GPIO_Init+0x12e>
 8002ee6:	4a96      	ldr	r2, [pc, #600]	; (8003140 <HAL_GPIO_Init+0x2a8>)
 8002ee8:	4293      	cmp	r3, r2
 8002eea:	d052      	beq.n	8002f92 <HAL_GPIO_Init+0xfa>
 8002eec:	4a94      	ldr	r2, [pc, #592]	; (8003140 <HAL_GPIO_Init+0x2a8>)
 8002eee:	4293      	cmp	r3, r2
 8002ef0:	d869      	bhi.n	8002fc6 <HAL_GPIO_Init+0x12e>
 8002ef2:	4a94      	ldr	r2, [pc, #592]	; (8003144 <HAL_GPIO_Init+0x2ac>)
 8002ef4:	4293      	cmp	r3, r2
 8002ef6:	d04c      	beq.n	8002f92 <HAL_GPIO_Init+0xfa>
 8002ef8:	4a92      	ldr	r2, [pc, #584]	; (8003144 <HAL_GPIO_Init+0x2ac>)
 8002efa:	4293      	cmp	r3, r2
 8002efc:	d863      	bhi.n	8002fc6 <HAL_GPIO_Init+0x12e>
 8002efe:	4a92      	ldr	r2, [pc, #584]	; (8003148 <HAL_GPIO_Init+0x2b0>)
 8002f00:	4293      	cmp	r3, r2
 8002f02:	d046      	beq.n	8002f92 <HAL_GPIO_Init+0xfa>
 8002f04:	4a90      	ldr	r2, [pc, #576]	; (8003148 <HAL_GPIO_Init+0x2b0>)
 8002f06:	4293      	cmp	r3, r2
 8002f08:	d85d      	bhi.n	8002fc6 <HAL_GPIO_Init+0x12e>
 8002f0a:	2b12      	cmp	r3, #18
 8002f0c:	d82a      	bhi.n	8002f64 <HAL_GPIO_Init+0xcc>
 8002f0e:	2b12      	cmp	r3, #18
 8002f10:	d859      	bhi.n	8002fc6 <HAL_GPIO_Init+0x12e>
 8002f12:	a201      	add	r2, pc, #4	; (adr r2, 8002f18 <HAL_GPIO_Init+0x80>)
 8002f14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f18:	08002f93 	.word	0x08002f93
 8002f1c:	08002f6d 	.word	0x08002f6d
 8002f20:	08002f7f 	.word	0x08002f7f
 8002f24:	08002fc1 	.word	0x08002fc1
 8002f28:	08002fc7 	.word	0x08002fc7
 8002f2c:	08002fc7 	.word	0x08002fc7
 8002f30:	08002fc7 	.word	0x08002fc7
 8002f34:	08002fc7 	.word	0x08002fc7
 8002f38:	08002fc7 	.word	0x08002fc7
 8002f3c:	08002fc7 	.word	0x08002fc7
 8002f40:	08002fc7 	.word	0x08002fc7
 8002f44:	08002fc7 	.word	0x08002fc7
 8002f48:	08002fc7 	.word	0x08002fc7
 8002f4c:	08002fc7 	.word	0x08002fc7
 8002f50:	08002fc7 	.word	0x08002fc7
 8002f54:	08002fc7 	.word	0x08002fc7
 8002f58:	08002fc7 	.word	0x08002fc7
 8002f5c:	08002f75 	.word	0x08002f75
 8002f60:	08002f89 	.word	0x08002f89
 8002f64:	4a79      	ldr	r2, [pc, #484]	; (800314c <HAL_GPIO_Init+0x2b4>)
 8002f66:	4293      	cmp	r3, r2
 8002f68:	d013      	beq.n	8002f92 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002f6a:	e02c      	b.n	8002fc6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002f6c:	683b      	ldr	r3, [r7, #0]
 8002f6e:	68db      	ldr	r3, [r3, #12]
 8002f70:	623b      	str	r3, [r7, #32]
          break;
 8002f72:	e029      	b.n	8002fc8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002f74:	683b      	ldr	r3, [r7, #0]
 8002f76:	68db      	ldr	r3, [r3, #12]
 8002f78:	3304      	adds	r3, #4
 8002f7a:	623b      	str	r3, [r7, #32]
          break;
 8002f7c:	e024      	b.n	8002fc8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002f7e:	683b      	ldr	r3, [r7, #0]
 8002f80:	68db      	ldr	r3, [r3, #12]
 8002f82:	3308      	adds	r3, #8
 8002f84:	623b      	str	r3, [r7, #32]
          break;
 8002f86:	e01f      	b.n	8002fc8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002f88:	683b      	ldr	r3, [r7, #0]
 8002f8a:	68db      	ldr	r3, [r3, #12]
 8002f8c:	330c      	adds	r3, #12
 8002f8e:	623b      	str	r3, [r7, #32]
          break;
 8002f90:	e01a      	b.n	8002fc8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002f92:	683b      	ldr	r3, [r7, #0]
 8002f94:	689b      	ldr	r3, [r3, #8]
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d102      	bne.n	8002fa0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002f9a:	2304      	movs	r3, #4
 8002f9c:	623b      	str	r3, [r7, #32]
          break;
 8002f9e:	e013      	b.n	8002fc8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002fa0:	683b      	ldr	r3, [r7, #0]
 8002fa2:	689b      	ldr	r3, [r3, #8]
 8002fa4:	2b01      	cmp	r3, #1
 8002fa6:	d105      	bne.n	8002fb4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002fa8:	2308      	movs	r3, #8
 8002faa:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	69fa      	ldr	r2, [r7, #28]
 8002fb0:	611a      	str	r2, [r3, #16]
          break;
 8002fb2:	e009      	b.n	8002fc8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002fb4:	2308      	movs	r3, #8
 8002fb6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	69fa      	ldr	r2, [r7, #28]
 8002fbc:	615a      	str	r2, [r3, #20]
          break;
 8002fbe:	e003      	b.n	8002fc8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002fc0:	2300      	movs	r3, #0
 8002fc2:	623b      	str	r3, [r7, #32]
          break;
 8002fc4:	e000      	b.n	8002fc8 <HAL_GPIO_Init+0x130>
          break;
 8002fc6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002fc8:	69bb      	ldr	r3, [r7, #24]
 8002fca:	2bff      	cmp	r3, #255	; 0xff
 8002fcc:	d801      	bhi.n	8002fd2 <HAL_GPIO_Init+0x13a>
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	e001      	b.n	8002fd6 <HAL_GPIO_Init+0x13e>
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	3304      	adds	r3, #4
 8002fd6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002fd8:	69bb      	ldr	r3, [r7, #24]
 8002fda:	2bff      	cmp	r3, #255	; 0xff
 8002fdc:	d802      	bhi.n	8002fe4 <HAL_GPIO_Init+0x14c>
 8002fde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fe0:	009b      	lsls	r3, r3, #2
 8002fe2:	e002      	b.n	8002fea <HAL_GPIO_Init+0x152>
 8002fe4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fe6:	3b08      	subs	r3, #8
 8002fe8:	009b      	lsls	r3, r3, #2
 8002fea:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002fec:	697b      	ldr	r3, [r7, #20]
 8002fee:	681a      	ldr	r2, [r3, #0]
 8002ff0:	210f      	movs	r1, #15
 8002ff2:	693b      	ldr	r3, [r7, #16]
 8002ff4:	fa01 f303 	lsl.w	r3, r1, r3
 8002ff8:	43db      	mvns	r3, r3
 8002ffa:	401a      	ands	r2, r3
 8002ffc:	6a39      	ldr	r1, [r7, #32]
 8002ffe:	693b      	ldr	r3, [r7, #16]
 8003000:	fa01 f303 	lsl.w	r3, r1, r3
 8003004:	431a      	orrs	r2, r3
 8003006:	697b      	ldr	r3, [r7, #20]
 8003008:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800300a:	683b      	ldr	r3, [r7, #0]
 800300c:	685b      	ldr	r3, [r3, #4]
 800300e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003012:	2b00      	cmp	r3, #0
 8003014:	f000 80b1 	beq.w	800317a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003018:	4b4d      	ldr	r3, [pc, #308]	; (8003150 <HAL_GPIO_Init+0x2b8>)
 800301a:	699b      	ldr	r3, [r3, #24]
 800301c:	4a4c      	ldr	r2, [pc, #304]	; (8003150 <HAL_GPIO_Init+0x2b8>)
 800301e:	f043 0301 	orr.w	r3, r3, #1
 8003022:	6193      	str	r3, [r2, #24]
 8003024:	4b4a      	ldr	r3, [pc, #296]	; (8003150 <HAL_GPIO_Init+0x2b8>)
 8003026:	699b      	ldr	r3, [r3, #24]
 8003028:	f003 0301 	and.w	r3, r3, #1
 800302c:	60bb      	str	r3, [r7, #8]
 800302e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003030:	4a48      	ldr	r2, [pc, #288]	; (8003154 <HAL_GPIO_Init+0x2bc>)
 8003032:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003034:	089b      	lsrs	r3, r3, #2
 8003036:	3302      	adds	r3, #2
 8003038:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800303c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800303e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003040:	f003 0303 	and.w	r3, r3, #3
 8003044:	009b      	lsls	r3, r3, #2
 8003046:	220f      	movs	r2, #15
 8003048:	fa02 f303 	lsl.w	r3, r2, r3
 800304c:	43db      	mvns	r3, r3
 800304e:	68fa      	ldr	r2, [r7, #12]
 8003050:	4013      	ands	r3, r2
 8003052:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	4a40      	ldr	r2, [pc, #256]	; (8003158 <HAL_GPIO_Init+0x2c0>)
 8003058:	4293      	cmp	r3, r2
 800305a:	d013      	beq.n	8003084 <HAL_GPIO_Init+0x1ec>
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	4a3f      	ldr	r2, [pc, #252]	; (800315c <HAL_GPIO_Init+0x2c4>)
 8003060:	4293      	cmp	r3, r2
 8003062:	d00d      	beq.n	8003080 <HAL_GPIO_Init+0x1e8>
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	4a3e      	ldr	r2, [pc, #248]	; (8003160 <HAL_GPIO_Init+0x2c8>)
 8003068:	4293      	cmp	r3, r2
 800306a:	d007      	beq.n	800307c <HAL_GPIO_Init+0x1e4>
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	4a3d      	ldr	r2, [pc, #244]	; (8003164 <HAL_GPIO_Init+0x2cc>)
 8003070:	4293      	cmp	r3, r2
 8003072:	d101      	bne.n	8003078 <HAL_GPIO_Init+0x1e0>
 8003074:	2303      	movs	r3, #3
 8003076:	e006      	b.n	8003086 <HAL_GPIO_Init+0x1ee>
 8003078:	2304      	movs	r3, #4
 800307a:	e004      	b.n	8003086 <HAL_GPIO_Init+0x1ee>
 800307c:	2302      	movs	r3, #2
 800307e:	e002      	b.n	8003086 <HAL_GPIO_Init+0x1ee>
 8003080:	2301      	movs	r3, #1
 8003082:	e000      	b.n	8003086 <HAL_GPIO_Init+0x1ee>
 8003084:	2300      	movs	r3, #0
 8003086:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003088:	f002 0203 	and.w	r2, r2, #3
 800308c:	0092      	lsls	r2, r2, #2
 800308e:	4093      	lsls	r3, r2
 8003090:	68fa      	ldr	r2, [r7, #12]
 8003092:	4313      	orrs	r3, r2
 8003094:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003096:	492f      	ldr	r1, [pc, #188]	; (8003154 <HAL_GPIO_Init+0x2bc>)
 8003098:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800309a:	089b      	lsrs	r3, r3, #2
 800309c:	3302      	adds	r3, #2
 800309e:	68fa      	ldr	r2, [r7, #12]
 80030a0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80030a4:	683b      	ldr	r3, [r7, #0]
 80030a6:	685b      	ldr	r3, [r3, #4]
 80030a8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d006      	beq.n	80030be <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80030b0:	4b2d      	ldr	r3, [pc, #180]	; (8003168 <HAL_GPIO_Init+0x2d0>)
 80030b2:	681a      	ldr	r2, [r3, #0]
 80030b4:	492c      	ldr	r1, [pc, #176]	; (8003168 <HAL_GPIO_Init+0x2d0>)
 80030b6:	69bb      	ldr	r3, [r7, #24]
 80030b8:	4313      	orrs	r3, r2
 80030ba:	600b      	str	r3, [r1, #0]
 80030bc:	e006      	b.n	80030cc <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80030be:	4b2a      	ldr	r3, [pc, #168]	; (8003168 <HAL_GPIO_Init+0x2d0>)
 80030c0:	681a      	ldr	r2, [r3, #0]
 80030c2:	69bb      	ldr	r3, [r7, #24]
 80030c4:	43db      	mvns	r3, r3
 80030c6:	4928      	ldr	r1, [pc, #160]	; (8003168 <HAL_GPIO_Init+0x2d0>)
 80030c8:	4013      	ands	r3, r2
 80030ca:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80030cc:	683b      	ldr	r3, [r7, #0]
 80030ce:	685b      	ldr	r3, [r3, #4]
 80030d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d006      	beq.n	80030e6 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80030d8:	4b23      	ldr	r3, [pc, #140]	; (8003168 <HAL_GPIO_Init+0x2d0>)
 80030da:	685a      	ldr	r2, [r3, #4]
 80030dc:	4922      	ldr	r1, [pc, #136]	; (8003168 <HAL_GPIO_Init+0x2d0>)
 80030de:	69bb      	ldr	r3, [r7, #24]
 80030e0:	4313      	orrs	r3, r2
 80030e2:	604b      	str	r3, [r1, #4]
 80030e4:	e006      	b.n	80030f4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80030e6:	4b20      	ldr	r3, [pc, #128]	; (8003168 <HAL_GPIO_Init+0x2d0>)
 80030e8:	685a      	ldr	r2, [r3, #4]
 80030ea:	69bb      	ldr	r3, [r7, #24]
 80030ec:	43db      	mvns	r3, r3
 80030ee:	491e      	ldr	r1, [pc, #120]	; (8003168 <HAL_GPIO_Init+0x2d0>)
 80030f0:	4013      	ands	r3, r2
 80030f2:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80030f4:	683b      	ldr	r3, [r7, #0]
 80030f6:	685b      	ldr	r3, [r3, #4]
 80030f8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d006      	beq.n	800310e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003100:	4b19      	ldr	r3, [pc, #100]	; (8003168 <HAL_GPIO_Init+0x2d0>)
 8003102:	689a      	ldr	r2, [r3, #8]
 8003104:	4918      	ldr	r1, [pc, #96]	; (8003168 <HAL_GPIO_Init+0x2d0>)
 8003106:	69bb      	ldr	r3, [r7, #24]
 8003108:	4313      	orrs	r3, r2
 800310a:	608b      	str	r3, [r1, #8]
 800310c:	e006      	b.n	800311c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800310e:	4b16      	ldr	r3, [pc, #88]	; (8003168 <HAL_GPIO_Init+0x2d0>)
 8003110:	689a      	ldr	r2, [r3, #8]
 8003112:	69bb      	ldr	r3, [r7, #24]
 8003114:	43db      	mvns	r3, r3
 8003116:	4914      	ldr	r1, [pc, #80]	; (8003168 <HAL_GPIO_Init+0x2d0>)
 8003118:	4013      	ands	r3, r2
 800311a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800311c:	683b      	ldr	r3, [r7, #0]
 800311e:	685b      	ldr	r3, [r3, #4]
 8003120:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003124:	2b00      	cmp	r3, #0
 8003126:	d021      	beq.n	800316c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003128:	4b0f      	ldr	r3, [pc, #60]	; (8003168 <HAL_GPIO_Init+0x2d0>)
 800312a:	68da      	ldr	r2, [r3, #12]
 800312c:	490e      	ldr	r1, [pc, #56]	; (8003168 <HAL_GPIO_Init+0x2d0>)
 800312e:	69bb      	ldr	r3, [r7, #24]
 8003130:	4313      	orrs	r3, r2
 8003132:	60cb      	str	r3, [r1, #12]
 8003134:	e021      	b.n	800317a <HAL_GPIO_Init+0x2e2>
 8003136:	bf00      	nop
 8003138:	10320000 	.word	0x10320000
 800313c:	10310000 	.word	0x10310000
 8003140:	10220000 	.word	0x10220000
 8003144:	10210000 	.word	0x10210000
 8003148:	10120000 	.word	0x10120000
 800314c:	10110000 	.word	0x10110000
 8003150:	40021000 	.word	0x40021000
 8003154:	40010000 	.word	0x40010000
 8003158:	40010800 	.word	0x40010800
 800315c:	40010c00 	.word	0x40010c00
 8003160:	40011000 	.word	0x40011000
 8003164:	40011400 	.word	0x40011400
 8003168:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800316c:	4b0b      	ldr	r3, [pc, #44]	; (800319c <HAL_GPIO_Init+0x304>)
 800316e:	68da      	ldr	r2, [r3, #12]
 8003170:	69bb      	ldr	r3, [r7, #24]
 8003172:	43db      	mvns	r3, r3
 8003174:	4909      	ldr	r1, [pc, #36]	; (800319c <HAL_GPIO_Init+0x304>)
 8003176:	4013      	ands	r3, r2
 8003178:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800317a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800317c:	3301      	adds	r3, #1
 800317e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003180:	683b      	ldr	r3, [r7, #0]
 8003182:	681a      	ldr	r2, [r3, #0]
 8003184:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003186:	fa22 f303 	lsr.w	r3, r2, r3
 800318a:	2b00      	cmp	r3, #0
 800318c:	f47f ae8e 	bne.w	8002eac <HAL_GPIO_Init+0x14>
  }
}
 8003190:	bf00      	nop
 8003192:	bf00      	nop
 8003194:	372c      	adds	r7, #44	; 0x2c
 8003196:	46bd      	mov	sp, r7
 8003198:	bc80      	pop	{r7}
 800319a:	4770      	bx	lr
 800319c:	40010400 	.word	0x40010400

080031a0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80031a0:	b480      	push	{r7}
 80031a2:	b085      	sub	sp, #20
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	6078      	str	r0, [r7, #4]
 80031a8:	460b      	mov	r3, r1
 80031aa:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	689a      	ldr	r2, [r3, #8]
 80031b0:	887b      	ldrh	r3, [r7, #2]
 80031b2:	4013      	ands	r3, r2
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d002      	beq.n	80031be <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80031b8:	2301      	movs	r3, #1
 80031ba:	73fb      	strb	r3, [r7, #15]
 80031bc:	e001      	b.n	80031c2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80031be:	2300      	movs	r3, #0
 80031c0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80031c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80031c4:	4618      	mov	r0, r3
 80031c6:	3714      	adds	r7, #20
 80031c8:	46bd      	mov	sp, r7
 80031ca:	bc80      	pop	{r7}
 80031cc:	4770      	bx	lr

080031ce <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80031ce:	b480      	push	{r7}
 80031d0:	b083      	sub	sp, #12
 80031d2:	af00      	add	r7, sp, #0
 80031d4:	6078      	str	r0, [r7, #4]
 80031d6:	460b      	mov	r3, r1
 80031d8:	807b      	strh	r3, [r7, #2]
 80031da:	4613      	mov	r3, r2
 80031dc:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80031de:	787b      	ldrb	r3, [r7, #1]
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d003      	beq.n	80031ec <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80031e4:	887a      	ldrh	r2, [r7, #2]
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80031ea:	e003      	b.n	80031f4 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80031ec:	887b      	ldrh	r3, [r7, #2]
 80031ee:	041a      	lsls	r2, r3, #16
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	611a      	str	r2, [r3, #16]
}
 80031f4:	bf00      	nop
 80031f6:	370c      	adds	r7, #12
 80031f8:	46bd      	mov	sp, r7
 80031fa:	bc80      	pop	{r7}
 80031fc:	4770      	bx	lr

080031fe <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80031fe:	b480      	push	{r7}
 8003200:	b085      	sub	sp, #20
 8003202:	af00      	add	r7, sp, #0
 8003204:	6078      	str	r0, [r7, #4]
 8003206:	460b      	mov	r3, r1
 8003208:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	68db      	ldr	r3, [r3, #12]
 800320e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003210:	887a      	ldrh	r2, [r7, #2]
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	4013      	ands	r3, r2
 8003216:	041a      	lsls	r2, r3, #16
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	43d9      	mvns	r1, r3
 800321c:	887b      	ldrh	r3, [r7, #2]
 800321e:	400b      	ands	r3, r1
 8003220:	431a      	orrs	r2, r3
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	611a      	str	r2, [r3, #16]
}
 8003226:	bf00      	nop
 8003228:	3714      	adds	r7, #20
 800322a:	46bd      	mov	sp, r7
 800322c:	bc80      	pop	{r7}
 800322e:	4770      	bx	lr

08003230 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003230:	b580      	push	{r7, lr}
 8003232:	b086      	sub	sp, #24
 8003234:	af00      	add	r7, sp, #0
 8003236:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	2b00      	cmp	r3, #0
 800323c:	d101      	bne.n	8003242 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800323e:	2301      	movs	r3, #1
 8003240:	e272      	b.n	8003728 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	f003 0301 	and.w	r3, r3, #1
 800324a:	2b00      	cmp	r3, #0
 800324c:	f000 8087 	beq.w	800335e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003250:	4b92      	ldr	r3, [pc, #584]	; (800349c <HAL_RCC_OscConfig+0x26c>)
 8003252:	685b      	ldr	r3, [r3, #4]
 8003254:	f003 030c 	and.w	r3, r3, #12
 8003258:	2b04      	cmp	r3, #4
 800325a:	d00c      	beq.n	8003276 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800325c:	4b8f      	ldr	r3, [pc, #572]	; (800349c <HAL_RCC_OscConfig+0x26c>)
 800325e:	685b      	ldr	r3, [r3, #4]
 8003260:	f003 030c 	and.w	r3, r3, #12
 8003264:	2b08      	cmp	r3, #8
 8003266:	d112      	bne.n	800328e <HAL_RCC_OscConfig+0x5e>
 8003268:	4b8c      	ldr	r3, [pc, #560]	; (800349c <HAL_RCC_OscConfig+0x26c>)
 800326a:	685b      	ldr	r3, [r3, #4]
 800326c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003270:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003274:	d10b      	bne.n	800328e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003276:	4b89      	ldr	r3, [pc, #548]	; (800349c <HAL_RCC_OscConfig+0x26c>)
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800327e:	2b00      	cmp	r3, #0
 8003280:	d06c      	beq.n	800335c <HAL_RCC_OscConfig+0x12c>
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	685b      	ldr	r3, [r3, #4]
 8003286:	2b00      	cmp	r3, #0
 8003288:	d168      	bne.n	800335c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800328a:	2301      	movs	r3, #1
 800328c:	e24c      	b.n	8003728 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	685b      	ldr	r3, [r3, #4]
 8003292:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003296:	d106      	bne.n	80032a6 <HAL_RCC_OscConfig+0x76>
 8003298:	4b80      	ldr	r3, [pc, #512]	; (800349c <HAL_RCC_OscConfig+0x26c>)
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	4a7f      	ldr	r2, [pc, #508]	; (800349c <HAL_RCC_OscConfig+0x26c>)
 800329e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80032a2:	6013      	str	r3, [r2, #0]
 80032a4:	e02e      	b.n	8003304 <HAL_RCC_OscConfig+0xd4>
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	685b      	ldr	r3, [r3, #4]
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d10c      	bne.n	80032c8 <HAL_RCC_OscConfig+0x98>
 80032ae:	4b7b      	ldr	r3, [pc, #492]	; (800349c <HAL_RCC_OscConfig+0x26c>)
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	4a7a      	ldr	r2, [pc, #488]	; (800349c <HAL_RCC_OscConfig+0x26c>)
 80032b4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80032b8:	6013      	str	r3, [r2, #0]
 80032ba:	4b78      	ldr	r3, [pc, #480]	; (800349c <HAL_RCC_OscConfig+0x26c>)
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	4a77      	ldr	r2, [pc, #476]	; (800349c <HAL_RCC_OscConfig+0x26c>)
 80032c0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80032c4:	6013      	str	r3, [r2, #0]
 80032c6:	e01d      	b.n	8003304 <HAL_RCC_OscConfig+0xd4>
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	685b      	ldr	r3, [r3, #4]
 80032cc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80032d0:	d10c      	bne.n	80032ec <HAL_RCC_OscConfig+0xbc>
 80032d2:	4b72      	ldr	r3, [pc, #456]	; (800349c <HAL_RCC_OscConfig+0x26c>)
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	4a71      	ldr	r2, [pc, #452]	; (800349c <HAL_RCC_OscConfig+0x26c>)
 80032d8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80032dc:	6013      	str	r3, [r2, #0]
 80032de:	4b6f      	ldr	r3, [pc, #444]	; (800349c <HAL_RCC_OscConfig+0x26c>)
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	4a6e      	ldr	r2, [pc, #440]	; (800349c <HAL_RCC_OscConfig+0x26c>)
 80032e4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80032e8:	6013      	str	r3, [r2, #0]
 80032ea:	e00b      	b.n	8003304 <HAL_RCC_OscConfig+0xd4>
 80032ec:	4b6b      	ldr	r3, [pc, #428]	; (800349c <HAL_RCC_OscConfig+0x26c>)
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	4a6a      	ldr	r2, [pc, #424]	; (800349c <HAL_RCC_OscConfig+0x26c>)
 80032f2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80032f6:	6013      	str	r3, [r2, #0]
 80032f8:	4b68      	ldr	r3, [pc, #416]	; (800349c <HAL_RCC_OscConfig+0x26c>)
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	4a67      	ldr	r2, [pc, #412]	; (800349c <HAL_RCC_OscConfig+0x26c>)
 80032fe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003302:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	685b      	ldr	r3, [r3, #4]
 8003308:	2b00      	cmp	r3, #0
 800330a:	d013      	beq.n	8003334 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800330c:	f7fe fa50 	bl	80017b0 <HAL_GetTick>
 8003310:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003312:	e008      	b.n	8003326 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003314:	f7fe fa4c 	bl	80017b0 <HAL_GetTick>
 8003318:	4602      	mov	r2, r0
 800331a:	693b      	ldr	r3, [r7, #16]
 800331c:	1ad3      	subs	r3, r2, r3
 800331e:	2b64      	cmp	r3, #100	; 0x64
 8003320:	d901      	bls.n	8003326 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003322:	2303      	movs	r3, #3
 8003324:	e200      	b.n	8003728 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003326:	4b5d      	ldr	r3, [pc, #372]	; (800349c <HAL_RCC_OscConfig+0x26c>)
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800332e:	2b00      	cmp	r3, #0
 8003330:	d0f0      	beq.n	8003314 <HAL_RCC_OscConfig+0xe4>
 8003332:	e014      	b.n	800335e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003334:	f7fe fa3c 	bl	80017b0 <HAL_GetTick>
 8003338:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800333a:	e008      	b.n	800334e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800333c:	f7fe fa38 	bl	80017b0 <HAL_GetTick>
 8003340:	4602      	mov	r2, r0
 8003342:	693b      	ldr	r3, [r7, #16]
 8003344:	1ad3      	subs	r3, r2, r3
 8003346:	2b64      	cmp	r3, #100	; 0x64
 8003348:	d901      	bls.n	800334e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800334a:	2303      	movs	r3, #3
 800334c:	e1ec      	b.n	8003728 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800334e:	4b53      	ldr	r3, [pc, #332]	; (800349c <HAL_RCC_OscConfig+0x26c>)
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003356:	2b00      	cmp	r3, #0
 8003358:	d1f0      	bne.n	800333c <HAL_RCC_OscConfig+0x10c>
 800335a:	e000      	b.n	800335e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800335c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	f003 0302 	and.w	r3, r3, #2
 8003366:	2b00      	cmp	r3, #0
 8003368:	d063      	beq.n	8003432 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800336a:	4b4c      	ldr	r3, [pc, #304]	; (800349c <HAL_RCC_OscConfig+0x26c>)
 800336c:	685b      	ldr	r3, [r3, #4]
 800336e:	f003 030c 	and.w	r3, r3, #12
 8003372:	2b00      	cmp	r3, #0
 8003374:	d00b      	beq.n	800338e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003376:	4b49      	ldr	r3, [pc, #292]	; (800349c <HAL_RCC_OscConfig+0x26c>)
 8003378:	685b      	ldr	r3, [r3, #4]
 800337a:	f003 030c 	and.w	r3, r3, #12
 800337e:	2b08      	cmp	r3, #8
 8003380:	d11c      	bne.n	80033bc <HAL_RCC_OscConfig+0x18c>
 8003382:	4b46      	ldr	r3, [pc, #280]	; (800349c <HAL_RCC_OscConfig+0x26c>)
 8003384:	685b      	ldr	r3, [r3, #4]
 8003386:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800338a:	2b00      	cmp	r3, #0
 800338c:	d116      	bne.n	80033bc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800338e:	4b43      	ldr	r3, [pc, #268]	; (800349c <HAL_RCC_OscConfig+0x26c>)
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	f003 0302 	and.w	r3, r3, #2
 8003396:	2b00      	cmp	r3, #0
 8003398:	d005      	beq.n	80033a6 <HAL_RCC_OscConfig+0x176>
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	691b      	ldr	r3, [r3, #16]
 800339e:	2b01      	cmp	r3, #1
 80033a0:	d001      	beq.n	80033a6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80033a2:	2301      	movs	r3, #1
 80033a4:	e1c0      	b.n	8003728 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80033a6:	4b3d      	ldr	r3, [pc, #244]	; (800349c <HAL_RCC_OscConfig+0x26c>)
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	695b      	ldr	r3, [r3, #20]
 80033b2:	00db      	lsls	r3, r3, #3
 80033b4:	4939      	ldr	r1, [pc, #228]	; (800349c <HAL_RCC_OscConfig+0x26c>)
 80033b6:	4313      	orrs	r3, r2
 80033b8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80033ba:	e03a      	b.n	8003432 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	691b      	ldr	r3, [r3, #16]
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d020      	beq.n	8003406 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80033c4:	4b36      	ldr	r3, [pc, #216]	; (80034a0 <HAL_RCC_OscConfig+0x270>)
 80033c6:	2201      	movs	r2, #1
 80033c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033ca:	f7fe f9f1 	bl	80017b0 <HAL_GetTick>
 80033ce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80033d0:	e008      	b.n	80033e4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80033d2:	f7fe f9ed 	bl	80017b0 <HAL_GetTick>
 80033d6:	4602      	mov	r2, r0
 80033d8:	693b      	ldr	r3, [r7, #16]
 80033da:	1ad3      	subs	r3, r2, r3
 80033dc:	2b02      	cmp	r3, #2
 80033de:	d901      	bls.n	80033e4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80033e0:	2303      	movs	r3, #3
 80033e2:	e1a1      	b.n	8003728 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80033e4:	4b2d      	ldr	r3, [pc, #180]	; (800349c <HAL_RCC_OscConfig+0x26c>)
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	f003 0302 	and.w	r3, r3, #2
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d0f0      	beq.n	80033d2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80033f0:	4b2a      	ldr	r3, [pc, #168]	; (800349c <HAL_RCC_OscConfig+0x26c>)
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	695b      	ldr	r3, [r3, #20]
 80033fc:	00db      	lsls	r3, r3, #3
 80033fe:	4927      	ldr	r1, [pc, #156]	; (800349c <HAL_RCC_OscConfig+0x26c>)
 8003400:	4313      	orrs	r3, r2
 8003402:	600b      	str	r3, [r1, #0]
 8003404:	e015      	b.n	8003432 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003406:	4b26      	ldr	r3, [pc, #152]	; (80034a0 <HAL_RCC_OscConfig+0x270>)
 8003408:	2200      	movs	r2, #0
 800340a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800340c:	f7fe f9d0 	bl	80017b0 <HAL_GetTick>
 8003410:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003412:	e008      	b.n	8003426 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003414:	f7fe f9cc 	bl	80017b0 <HAL_GetTick>
 8003418:	4602      	mov	r2, r0
 800341a:	693b      	ldr	r3, [r7, #16]
 800341c:	1ad3      	subs	r3, r2, r3
 800341e:	2b02      	cmp	r3, #2
 8003420:	d901      	bls.n	8003426 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003422:	2303      	movs	r3, #3
 8003424:	e180      	b.n	8003728 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003426:	4b1d      	ldr	r3, [pc, #116]	; (800349c <HAL_RCC_OscConfig+0x26c>)
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	f003 0302 	and.w	r3, r3, #2
 800342e:	2b00      	cmp	r3, #0
 8003430:	d1f0      	bne.n	8003414 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	f003 0308 	and.w	r3, r3, #8
 800343a:	2b00      	cmp	r3, #0
 800343c:	d03a      	beq.n	80034b4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	699b      	ldr	r3, [r3, #24]
 8003442:	2b00      	cmp	r3, #0
 8003444:	d019      	beq.n	800347a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003446:	4b17      	ldr	r3, [pc, #92]	; (80034a4 <HAL_RCC_OscConfig+0x274>)
 8003448:	2201      	movs	r2, #1
 800344a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800344c:	f7fe f9b0 	bl	80017b0 <HAL_GetTick>
 8003450:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003452:	e008      	b.n	8003466 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003454:	f7fe f9ac 	bl	80017b0 <HAL_GetTick>
 8003458:	4602      	mov	r2, r0
 800345a:	693b      	ldr	r3, [r7, #16]
 800345c:	1ad3      	subs	r3, r2, r3
 800345e:	2b02      	cmp	r3, #2
 8003460:	d901      	bls.n	8003466 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003462:	2303      	movs	r3, #3
 8003464:	e160      	b.n	8003728 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003466:	4b0d      	ldr	r3, [pc, #52]	; (800349c <HAL_RCC_OscConfig+0x26c>)
 8003468:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800346a:	f003 0302 	and.w	r3, r3, #2
 800346e:	2b00      	cmp	r3, #0
 8003470:	d0f0      	beq.n	8003454 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003472:	2001      	movs	r0, #1
 8003474:	f000 faf4 	bl	8003a60 <RCC_Delay>
 8003478:	e01c      	b.n	80034b4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800347a:	4b0a      	ldr	r3, [pc, #40]	; (80034a4 <HAL_RCC_OscConfig+0x274>)
 800347c:	2200      	movs	r2, #0
 800347e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003480:	f7fe f996 	bl	80017b0 <HAL_GetTick>
 8003484:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003486:	e00f      	b.n	80034a8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003488:	f7fe f992 	bl	80017b0 <HAL_GetTick>
 800348c:	4602      	mov	r2, r0
 800348e:	693b      	ldr	r3, [r7, #16]
 8003490:	1ad3      	subs	r3, r2, r3
 8003492:	2b02      	cmp	r3, #2
 8003494:	d908      	bls.n	80034a8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003496:	2303      	movs	r3, #3
 8003498:	e146      	b.n	8003728 <HAL_RCC_OscConfig+0x4f8>
 800349a:	bf00      	nop
 800349c:	40021000 	.word	0x40021000
 80034a0:	42420000 	.word	0x42420000
 80034a4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80034a8:	4b92      	ldr	r3, [pc, #584]	; (80036f4 <HAL_RCC_OscConfig+0x4c4>)
 80034aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034ac:	f003 0302 	and.w	r3, r3, #2
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d1e9      	bne.n	8003488 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	f003 0304 	and.w	r3, r3, #4
 80034bc:	2b00      	cmp	r3, #0
 80034be:	f000 80a6 	beq.w	800360e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80034c2:	2300      	movs	r3, #0
 80034c4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80034c6:	4b8b      	ldr	r3, [pc, #556]	; (80036f4 <HAL_RCC_OscConfig+0x4c4>)
 80034c8:	69db      	ldr	r3, [r3, #28]
 80034ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d10d      	bne.n	80034ee <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80034d2:	4b88      	ldr	r3, [pc, #544]	; (80036f4 <HAL_RCC_OscConfig+0x4c4>)
 80034d4:	69db      	ldr	r3, [r3, #28]
 80034d6:	4a87      	ldr	r2, [pc, #540]	; (80036f4 <HAL_RCC_OscConfig+0x4c4>)
 80034d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80034dc:	61d3      	str	r3, [r2, #28]
 80034de:	4b85      	ldr	r3, [pc, #532]	; (80036f4 <HAL_RCC_OscConfig+0x4c4>)
 80034e0:	69db      	ldr	r3, [r3, #28]
 80034e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80034e6:	60bb      	str	r3, [r7, #8]
 80034e8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80034ea:	2301      	movs	r3, #1
 80034ec:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80034ee:	4b82      	ldr	r3, [pc, #520]	; (80036f8 <HAL_RCC_OscConfig+0x4c8>)
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d118      	bne.n	800352c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80034fa:	4b7f      	ldr	r3, [pc, #508]	; (80036f8 <HAL_RCC_OscConfig+0x4c8>)
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	4a7e      	ldr	r2, [pc, #504]	; (80036f8 <HAL_RCC_OscConfig+0x4c8>)
 8003500:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003504:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003506:	f7fe f953 	bl	80017b0 <HAL_GetTick>
 800350a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800350c:	e008      	b.n	8003520 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800350e:	f7fe f94f 	bl	80017b0 <HAL_GetTick>
 8003512:	4602      	mov	r2, r0
 8003514:	693b      	ldr	r3, [r7, #16]
 8003516:	1ad3      	subs	r3, r2, r3
 8003518:	2b64      	cmp	r3, #100	; 0x64
 800351a:	d901      	bls.n	8003520 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800351c:	2303      	movs	r3, #3
 800351e:	e103      	b.n	8003728 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003520:	4b75      	ldr	r3, [pc, #468]	; (80036f8 <HAL_RCC_OscConfig+0x4c8>)
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003528:	2b00      	cmp	r3, #0
 800352a:	d0f0      	beq.n	800350e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	68db      	ldr	r3, [r3, #12]
 8003530:	2b01      	cmp	r3, #1
 8003532:	d106      	bne.n	8003542 <HAL_RCC_OscConfig+0x312>
 8003534:	4b6f      	ldr	r3, [pc, #444]	; (80036f4 <HAL_RCC_OscConfig+0x4c4>)
 8003536:	6a1b      	ldr	r3, [r3, #32]
 8003538:	4a6e      	ldr	r2, [pc, #440]	; (80036f4 <HAL_RCC_OscConfig+0x4c4>)
 800353a:	f043 0301 	orr.w	r3, r3, #1
 800353e:	6213      	str	r3, [r2, #32]
 8003540:	e02d      	b.n	800359e <HAL_RCC_OscConfig+0x36e>
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	68db      	ldr	r3, [r3, #12]
 8003546:	2b00      	cmp	r3, #0
 8003548:	d10c      	bne.n	8003564 <HAL_RCC_OscConfig+0x334>
 800354a:	4b6a      	ldr	r3, [pc, #424]	; (80036f4 <HAL_RCC_OscConfig+0x4c4>)
 800354c:	6a1b      	ldr	r3, [r3, #32]
 800354e:	4a69      	ldr	r2, [pc, #420]	; (80036f4 <HAL_RCC_OscConfig+0x4c4>)
 8003550:	f023 0301 	bic.w	r3, r3, #1
 8003554:	6213      	str	r3, [r2, #32]
 8003556:	4b67      	ldr	r3, [pc, #412]	; (80036f4 <HAL_RCC_OscConfig+0x4c4>)
 8003558:	6a1b      	ldr	r3, [r3, #32]
 800355a:	4a66      	ldr	r2, [pc, #408]	; (80036f4 <HAL_RCC_OscConfig+0x4c4>)
 800355c:	f023 0304 	bic.w	r3, r3, #4
 8003560:	6213      	str	r3, [r2, #32]
 8003562:	e01c      	b.n	800359e <HAL_RCC_OscConfig+0x36e>
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	68db      	ldr	r3, [r3, #12]
 8003568:	2b05      	cmp	r3, #5
 800356a:	d10c      	bne.n	8003586 <HAL_RCC_OscConfig+0x356>
 800356c:	4b61      	ldr	r3, [pc, #388]	; (80036f4 <HAL_RCC_OscConfig+0x4c4>)
 800356e:	6a1b      	ldr	r3, [r3, #32]
 8003570:	4a60      	ldr	r2, [pc, #384]	; (80036f4 <HAL_RCC_OscConfig+0x4c4>)
 8003572:	f043 0304 	orr.w	r3, r3, #4
 8003576:	6213      	str	r3, [r2, #32]
 8003578:	4b5e      	ldr	r3, [pc, #376]	; (80036f4 <HAL_RCC_OscConfig+0x4c4>)
 800357a:	6a1b      	ldr	r3, [r3, #32]
 800357c:	4a5d      	ldr	r2, [pc, #372]	; (80036f4 <HAL_RCC_OscConfig+0x4c4>)
 800357e:	f043 0301 	orr.w	r3, r3, #1
 8003582:	6213      	str	r3, [r2, #32]
 8003584:	e00b      	b.n	800359e <HAL_RCC_OscConfig+0x36e>
 8003586:	4b5b      	ldr	r3, [pc, #364]	; (80036f4 <HAL_RCC_OscConfig+0x4c4>)
 8003588:	6a1b      	ldr	r3, [r3, #32]
 800358a:	4a5a      	ldr	r2, [pc, #360]	; (80036f4 <HAL_RCC_OscConfig+0x4c4>)
 800358c:	f023 0301 	bic.w	r3, r3, #1
 8003590:	6213      	str	r3, [r2, #32]
 8003592:	4b58      	ldr	r3, [pc, #352]	; (80036f4 <HAL_RCC_OscConfig+0x4c4>)
 8003594:	6a1b      	ldr	r3, [r3, #32]
 8003596:	4a57      	ldr	r2, [pc, #348]	; (80036f4 <HAL_RCC_OscConfig+0x4c4>)
 8003598:	f023 0304 	bic.w	r3, r3, #4
 800359c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	68db      	ldr	r3, [r3, #12]
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d015      	beq.n	80035d2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80035a6:	f7fe f903 	bl	80017b0 <HAL_GetTick>
 80035aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80035ac:	e00a      	b.n	80035c4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80035ae:	f7fe f8ff 	bl	80017b0 <HAL_GetTick>
 80035b2:	4602      	mov	r2, r0
 80035b4:	693b      	ldr	r3, [r7, #16]
 80035b6:	1ad3      	subs	r3, r2, r3
 80035b8:	f241 3288 	movw	r2, #5000	; 0x1388
 80035bc:	4293      	cmp	r3, r2
 80035be:	d901      	bls.n	80035c4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80035c0:	2303      	movs	r3, #3
 80035c2:	e0b1      	b.n	8003728 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80035c4:	4b4b      	ldr	r3, [pc, #300]	; (80036f4 <HAL_RCC_OscConfig+0x4c4>)
 80035c6:	6a1b      	ldr	r3, [r3, #32]
 80035c8:	f003 0302 	and.w	r3, r3, #2
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d0ee      	beq.n	80035ae <HAL_RCC_OscConfig+0x37e>
 80035d0:	e014      	b.n	80035fc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80035d2:	f7fe f8ed 	bl	80017b0 <HAL_GetTick>
 80035d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80035d8:	e00a      	b.n	80035f0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80035da:	f7fe f8e9 	bl	80017b0 <HAL_GetTick>
 80035de:	4602      	mov	r2, r0
 80035e0:	693b      	ldr	r3, [r7, #16]
 80035e2:	1ad3      	subs	r3, r2, r3
 80035e4:	f241 3288 	movw	r2, #5000	; 0x1388
 80035e8:	4293      	cmp	r3, r2
 80035ea:	d901      	bls.n	80035f0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80035ec:	2303      	movs	r3, #3
 80035ee:	e09b      	b.n	8003728 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80035f0:	4b40      	ldr	r3, [pc, #256]	; (80036f4 <HAL_RCC_OscConfig+0x4c4>)
 80035f2:	6a1b      	ldr	r3, [r3, #32]
 80035f4:	f003 0302 	and.w	r3, r3, #2
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d1ee      	bne.n	80035da <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80035fc:	7dfb      	ldrb	r3, [r7, #23]
 80035fe:	2b01      	cmp	r3, #1
 8003600:	d105      	bne.n	800360e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003602:	4b3c      	ldr	r3, [pc, #240]	; (80036f4 <HAL_RCC_OscConfig+0x4c4>)
 8003604:	69db      	ldr	r3, [r3, #28]
 8003606:	4a3b      	ldr	r2, [pc, #236]	; (80036f4 <HAL_RCC_OscConfig+0x4c4>)
 8003608:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800360c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	69db      	ldr	r3, [r3, #28]
 8003612:	2b00      	cmp	r3, #0
 8003614:	f000 8087 	beq.w	8003726 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003618:	4b36      	ldr	r3, [pc, #216]	; (80036f4 <HAL_RCC_OscConfig+0x4c4>)
 800361a:	685b      	ldr	r3, [r3, #4]
 800361c:	f003 030c 	and.w	r3, r3, #12
 8003620:	2b08      	cmp	r3, #8
 8003622:	d061      	beq.n	80036e8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	69db      	ldr	r3, [r3, #28]
 8003628:	2b02      	cmp	r3, #2
 800362a:	d146      	bne.n	80036ba <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800362c:	4b33      	ldr	r3, [pc, #204]	; (80036fc <HAL_RCC_OscConfig+0x4cc>)
 800362e:	2200      	movs	r2, #0
 8003630:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003632:	f7fe f8bd 	bl	80017b0 <HAL_GetTick>
 8003636:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003638:	e008      	b.n	800364c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800363a:	f7fe f8b9 	bl	80017b0 <HAL_GetTick>
 800363e:	4602      	mov	r2, r0
 8003640:	693b      	ldr	r3, [r7, #16]
 8003642:	1ad3      	subs	r3, r2, r3
 8003644:	2b02      	cmp	r3, #2
 8003646:	d901      	bls.n	800364c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003648:	2303      	movs	r3, #3
 800364a:	e06d      	b.n	8003728 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800364c:	4b29      	ldr	r3, [pc, #164]	; (80036f4 <HAL_RCC_OscConfig+0x4c4>)
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003654:	2b00      	cmp	r3, #0
 8003656:	d1f0      	bne.n	800363a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	6a1b      	ldr	r3, [r3, #32]
 800365c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003660:	d108      	bne.n	8003674 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003662:	4b24      	ldr	r3, [pc, #144]	; (80036f4 <HAL_RCC_OscConfig+0x4c4>)
 8003664:	685b      	ldr	r3, [r3, #4]
 8003666:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	689b      	ldr	r3, [r3, #8]
 800366e:	4921      	ldr	r1, [pc, #132]	; (80036f4 <HAL_RCC_OscConfig+0x4c4>)
 8003670:	4313      	orrs	r3, r2
 8003672:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003674:	4b1f      	ldr	r3, [pc, #124]	; (80036f4 <HAL_RCC_OscConfig+0x4c4>)
 8003676:	685b      	ldr	r3, [r3, #4]
 8003678:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	6a19      	ldr	r1, [r3, #32]
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003684:	430b      	orrs	r3, r1
 8003686:	491b      	ldr	r1, [pc, #108]	; (80036f4 <HAL_RCC_OscConfig+0x4c4>)
 8003688:	4313      	orrs	r3, r2
 800368a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800368c:	4b1b      	ldr	r3, [pc, #108]	; (80036fc <HAL_RCC_OscConfig+0x4cc>)
 800368e:	2201      	movs	r2, #1
 8003690:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003692:	f7fe f88d 	bl	80017b0 <HAL_GetTick>
 8003696:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003698:	e008      	b.n	80036ac <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800369a:	f7fe f889 	bl	80017b0 <HAL_GetTick>
 800369e:	4602      	mov	r2, r0
 80036a0:	693b      	ldr	r3, [r7, #16]
 80036a2:	1ad3      	subs	r3, r2, r3
 80036a4:	2b02      	cmp	r3, #2
 80036a6:	d901      	bls.n	80036ac <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80036a8:	2303      	movs	r3, #3
 80036aa:	e03d      	b.n	8003728 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80036ac:	4b11      	ldr	r3, [pc, #68]	; (80036f4 <HAL_RCC_OscConfig+0x4c4>)
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d0f0      	beq.n	800369a <HAL_RCC_OscConfig+0x46a>
 80036b8:	e035      	b.n	8003726 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80036ba:	4b10      	ldr	r3, [pc, #64]	; (80036fc <HAL_RCC_OscConfig+0x4cc>)
 80036bc:	2200      	movs	r2, #0
 80036be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036c0:	f7fe f876 	bl	80017b0 <HAL_GetTick>
 80036c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80036c6:	e008      	b.n	80036da <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80036c8:	f7fe f872 	bl	80017b0 <HAL_GetTick>
 80036cc:	4602      	mov	r2, r0
 80036ce:	693b      	ldr	r3, [r7, #16]
 80036d0:	1ad3      	subs	r3, r2, r3
 80036d2:	2b02      	cmp	r3, #2
 80036d4:	d901      	bls.n	80036da <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80036d6:	2303      	movs	r3, #3
 80036d8:	e026      	b.n	8003728 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80036da:	4b06      	ldr	r3, [pc, #24]	; (80036f4 <HAL_RCC_OscConfig+0x4c4>)
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d1f0      	bne.n	80036c8 <HAL_RCC_OscConfig+0x498>
 80036e6:	e01e      	b.n	8003726 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	69db      	ldr	r3, [r3, #28]
 80036ec:	2b01      	cmp	r3, #1
 80036ee:	d107      	bne.n	8003700 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80036f0:	2301      	movs	r3, #1
 80036f2:	e019      	b.n	8003728 <HAL_RCC_OscConfig+0x4f8>
 80036f4:	40021000 	.word	0x40021000
 80036f8:	40007000 	.word	0x40007000
 80036fc:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003700:	4b0b      	ldr	r3, [pc, #44]	; (8003730 <HAL_RCC_OscConfig+0x500>)
 8003702:	685b      	ldr	r3, [r3, #4]
 8003704:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	6a1b      	ldr	r3, [r3, #32]
 8003710:	429a      	cmp	r2, r3
 8003712:	d106      	bne.n	8003722 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800371e:	429a      	cmp	r2, r3
 8003720:	d001      	beq.n	8003726 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003722:	2301      	movs	r3, #1
 8003724:	e000      	b.n	8003728 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003726:	2300      	movs	r3, #0
}
 8003728:	4618      	mov	r0, r3
 800372a:	3718      	adds	r7, #24
 800372c:	46bd      	mov	sp, r7
 800372e:	bd80      	pop	{r7, pc}
 8003730:	40021000 	.word	0x40021000

08003734 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003734:	b580      	push	{r7, lr}
 8003736:	b084      	sub	sp, #16
 8003738:	af00      	add	r7, sp, #0
 800373a:	6078      	str	r0, [r7, #4]
 800373c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	2b00      	cmp	r3, #0
 8003742:	d101      	bne.n	8003748 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003744:	2301      	movs	r3, #1
 8003746:	e0d0      	b.n	80038ea <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003748:	4b6a      	ldr	r3, [pc, #424]	; (80038f4 <HAL_RCC_ClockConfig+0x1c0>)
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f003 0307 	and.w	r3, r3, #7
 8003750:	683a      	ldr	r2, [r7, #0]
 8003752:	429a      	cmp	r2, r3
 8003754:	d910      	bls.n	8003778 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003756:	4b67      	ldr	r3, [pc, #412]	; (80038f4 <HAL_RCC_ClockConfig+0x1c0>)
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	f023 0207 	bic.w	r2, r3, #7
 800375e:	4965      	ldr	r1, [pc, #404]	; (80038f4 <HAL_RCC_ClockConfig+0x1c0>)
 8003760:	683b      	ldr	r3, [r7, #0]
 8003762:	4313      	orrs	r3, r2
 8003764:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003766:	4b63      	ldr	r3, [pc, #396]	; (80038f4 <HAL_RCC_ClockConfig+0x1c0>)
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f003 0307 	and.w	r3, r3, #7
 800376e:	683a      	ldr	r2, [r7, #0]
 8003770:	429a      	cmp	r2, r3
 8003772:	d001      	beq.n	8003778 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003774:	2301      	movs	r3, #1
 8003776:	e0b8      	b.n	80038ea <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	f003 0302 	and.w	r3, r3, #2
 8003780:	2b00      	cmp	r3, #0
 8003782:	d020      	beq.n	80037c6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	f003 0304 	and.w	r3, r3, #4
 800378c:	2b00      	cmp	r3, #0
 800378e:	d005      	beq.n	800379c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003790:	4b59      	ldr	r3, [pc, #356]	; (80038f8 <HAL_RCC_ClockConfig+0x1c4>)
 8003792:	685b      	ldr	r3, [r3, #4]
 8003794:	4a58      	ldr	r2, [pc, #352]	; (80038f8 <HAL_RCC_ClockConfig+0x1c4>)
 8003796:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800379a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	f003 0308 	and.w	r3, r3, #8
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d005      	beq.n	80037b4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80037a8:	4b53      	ldr	r3, [pc, #332]	; (80038f8 <HAL_RCC_ClockConfig+0x1c4>)
 80037aa:	685b      	ldr	r3, [r3, #4]
 80037ac:	4a52      	ldr	r2, [pc, #328]	; (80038f8 <HAL_RCC_ClockConfig+0x1c4>)
 80037ae:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80037b2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80037b4:	4b50      	ldr	r3, [pc, #320]	; (80038f8 <HAL_RCC_ClockConfig+0x1c4>)
 80037b6:	685b      	ldr	r3, [r3, #4]
 80037b8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	689b      	ldr	r3, [r3, #8]
 80037c0:	494d      	ldr	r1, [pc, #308]	; (80038f8 <HAL_RCC_ClockConfig+0x1c4>)
 80037c2:	4313      	orrs	r3, r2
 80037c4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	f003 0301 	and.w	r3, r3, #1
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d040      	beq.n	8003854 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	685b      	ldr	r3, [r3, #4]
 80037d6:	2b01      	cmp	r3, #1
 80037d8:	d107      	bne.n	80037ea <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80037da:	4b47      	ldr	r3, [pc, #284]	; (80038f8 <HAL_RCC_ClockConfig+0x1c4>)
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d115      	bne.n	8003812 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80037e6:	2301      	movs	r3, #1
 80037e8:	e07f      	b.n	80038ea <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	685b      	ldr	r3, [r3, #4]
 80037ee:	2b02      	cmp	r3, #2
 80037f0:	d107      	bne.n	8003802 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80037f2:	4b41      	ldr	r3, [pc, #260]	; (80038f8 <HAL_RCC_ClockConfig+0x1c4>)
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d109      	bne.n	8003812 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80037fe:	2301      	movs	r3, #1
 8003800:	e073      	b.n	80038ea <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003802:	4b3d      	ldr	r3, [pc, #244]	; (80038f8 <HAL_RCC_ClockConfig+0x1c4>)
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f003 0302 	and.w	r3, r3, #2
 800380a:	2b00      	cmp	r3, #0
 800380c:	d101      	bne.n	8003812 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800380e:	2301      	movs	r3, #1
 8003810:	e06b      	b.n	80038ea <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003812:	4b39      	ldr	r3, [pc, #228]	; (80038f8 <HAL_RCC_ClockConfig+0x1c4>)
 8003814:	685b      	ldr	r3, [r3, #4]
 8003816:	f023 0203 	bic.w	r2, r3, #3
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	685b      	ldr	r3, [r3, #4]
 800381e:	4936      	ldr	r1, [pc, #216]	; (80038f8 <HAL_RCC_ClockConfig+0x1c4>)
 8003820:	4313      	orrs	r3, r2
 8003822:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003824:	f7fd ffc4 	bl	80017b0 <HAL_GetTick>
 8003828:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800382a:	e00a      	b.n	8003842 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800382c:	f7fd ffc0 	bl	80017b0 <HAL_GetTick>
 8003830:	4602      	mov	r2, r0
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	1ad3      	subs	r3, r2, r3
 8003836:	f241 3288 	movw	r2, #5000	; 0x1388
 800383a:	4293      	cmp	r3, r2
 800383c:	d901      	bls.n	8003842 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800383e:	2303      	movs	r3, #3
 8003840:	e053      	b.n	80038ea <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003842:	4b2d      	ldr	r3, [pc, #180]	; (80038f8 <HAL_RCC_ClockConfig+0x1c4>)
 8003844:	685b      	ldr	r3, [r3, #4]
 8003846:	f003 020c 	and.w	r2, r3, #12
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	685b      	ldr	r3, [r3, #4]
 800384e:	009b      	lsls	r3, r3, #2
 8003850:	429a      	cmp	r2, r3
 8003852:	d1eb      	bne.n	800382c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003854:	4b27      	ldr	r3, [pc, #156]	; (80038f4 <HAL_RCC_ClockConfig+0x1c0>)
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	f003 0307 	and.w	r3, r3, #7
 800385c:	683a      	ldr	r2, [r7, #0]
 800385e:	429a      	cmp	r2, r3
 8003860:	d210      	bcs.n	8003884 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003862:	4b24      	ldr	r3, [pc, #144]	; (80038f4 <HAL_RCC_ClockConfig+0x1c0>)
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f023 0207 	bic.w	r2, r3, #7
 800386a:	4922      	ldr	r1, [pc, #136]	; (80038f4 <HAL_RCC_ClockConfig+0x1c0>)
 800386c:	683b      	ldr	r3, [r7, #0]
 800386e:	4313      	orrs	r3, r2
 8003870:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003872:	4b20      	ldr	r3, [pc, #128]	; (80038f4 <HAL_RCC_ClockConfig+0x1c0>)
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	f003 0307 	and.w	r3, r3, #7
 800387a:	683a      	ldr	r2, [r7, #0]
 800387c:	429a      	cmp	r2, r3
 800387e:	d001      	beq.n	8003884 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003880:	2301      	movs	r3, #1
 8003882:	e032      	b.n	80038ea <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	f003 0304 	and.w	r3, r3, #4
 800388c:	2b00      	cmp	r3, #0
 800388e:	d008      	beq.n	80038a2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003890:	4b19      	ldr	r3, [pc, #100]	; (80038f8 <HAL_RCC_ClockConfig+0x1c4>)
 8003892:	685b      	ldr	r3, [r3, #4]
 8003894:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	68db      	ldr	r3, [r3, #12]
 800389c:	4916      	ldr	r1, [pc, #88]	; (80038f8 <HAL_RCC_ClockConfig+0x1c4>)
 800389e:	4313      	orrs	r3, r2
 80038a0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	f003 0308 	and.w	r3, r3, #8
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d009      	beq.n	80038c2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80038ae:	4b12      	ldr	r3, [pc, #72]	; (80038f8 <HAL_RCC_ClockConfig+0x1c4>)
 80038b0:	685b      	ldr	r3, [r3, #4]
 80038b2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	691b      	ldr	r3, [r3, #16]
 80038ba:	00db      	lsls	r3, r3, #3
 80038bc:	490e      	ldr	r1, [pc, #56]	; (80038f8 <HAL_RCC_ClockConfig+0x1c4>)
 80038be:	4313      	orrs	r3, r2
 80038c0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80038c2:	f000 f821 	bl	8003908 <HAL_RCC_GetSysClockFreq>
 80038c6:	4602      	mov	r2, r0
 80038c8:	4b0b      	ldr	r3, [pc, #44]	; (80038f8 <HAL_RCC_ClockConfig+0x1c4>)
 80038ca:	685b      	ldr	r3, [r3, #4]
 80038cc:	091b      	lsrs	r3, r3, #4
 80038ce:	f003 030f 	and.w	r3, r3, #15
 80038d2:	490a      	ldr	r1, [pc, #40]	; (80038fc <HAL_RCC_ClockConfig+0x1c8>)
 80038d4:	5ccb      	ldrb	r3, [r1, r3]
 80038d6:	fa22 f303 	lsr.w	r3, r2, r3
 80038da:	4a09      	ldr	r2, [pc, #36]	; (8003900 <HAL_RCC_ClockConfig+0x1cc>)
 80038dc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80038de:	4b09      	ldr	r3, [pc, #36]	; (8003904 <HAL_RCC_ClockConfig+0x1d0>)
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	4618      	mov	r0, r3
 80038e4:	f7fd fd94 	bl	8001410 <HAL_InitTick>

  return HAL_OK;
 80038e8:	2300      	movs	r3, #0
}
 80038ea:	4618      	mov	r0, r3
 80038ec:	3710      	adds	r7, #16
 80038ee:	46bd      	mov	sp, r7
 80038f0:	bd80      	pop	{r7, pc}
 80038f2:	bf00      	nop
 80038f4:	40022000 	.word	0x40022000
 80038f8:	40021000 	.word	0x40021000
 80038fc:	08006ed4 	.word	0x08006ed4
 8003900:	20000000 	.word	0x20000000
 8003904:	20000004 	.word	0x20000004

08003908 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003908:	b490      	push	{r4, r7}
 800390a:	b08a      	sub	sp, #40	; 0x28
 800390c:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800390e:	4b29      	ldr	r3, [pc, #164]	; (80039b4 <HAL_RCC_GetSysClockFreq+0xac>)
 8003910:	1d3c      	adds	r4, r7, #4
 8003912:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003914:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003918:	f240 2301 	movw	r3, #513	; 0x201
 800391c:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800391e:	2300      	movs	r3, #0
 8003920:	61fb      	str	r3, [r7, #28]
 8003922:	2300      	movs	r3, #0
 8003924:	61bb      	str	r3, [r7, #24]
 8003926:	2300      	movs	r3, #0
 8003928:	627b      	str	r3, [r7, #36]	; 0x24
 800392a:	2300      	movs	r3, #0
 800392c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800392e:	2300      	movs	r3, #0
 8003930:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003932:	4b21      	ldr	r3, [pc, #132]	; (80039b8 <HAL_RCC_GetSysClockFreq+0xb0>)
 8003934:	685b      	ldr	r3, [r3, #4]
 8003936:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003938:	69fb      	ldr	r3, [r7, #28]
 800393a:	f003 030c 	and.w	r3, r3, #12
 800393e:	2b04      	cmp	r3, #4
 8003940:	d002      	beq.n	8003948 <HAL_RCC_GetSysClockFreq+0x40>
 8003942:	2b08      	cmp	r3, #8
 8003944:	d003      	beq.n	800394e <HAL_RCC_GetSysClockFreq+0x46>
 8003946:	e02b      	b.n	80039a0 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003948:	4b1c      	ldr	r3, [pc, #112]	; (80039bc <HAL_RCC_GetSysClockFreq+0xb4>)
 800394a:	623b      	str	r3, [r7, #32]
      break;
 800394c:	e02b      	b.n	80039a6 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800394e:	69fb      	ldr	r3, [r7, #28]
 8003950:	0c9b      	lsrs	r3, r3, #18
 8003952:	f003 030f 	and.w	r3, r3, #15
 8003956:	3328      	adds	r3, #40	; 0x28
 8003958:	443b      	add	r3, r7
 800395a:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800395e:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003960:	69fb      	ldr	r3, [r7, #28]
 8003962:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003966:	2b00      	cmp	r3, #0
 8003968:	d012      	beq.n	8003990 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800396a:	4b13      	ldr	r3, [pc, #76]	; (80039b8 <HAL_RCC_GetSysClockFreq+0xb0>)
 800396c:	685b      	ldr	r3, [r3, #4]
 800396e:	0c5b      	lsrs	r3, r3, #17
 8003970:	f003 0301 	and.w	r3, r3, #1
 8003974:	3328      	adds	r3, #40	; 0x28
 8003976:	443b      	add	r3, r7
 8003978:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800397c:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800397e:	697b      	ldr	r3, [r7, #20]
 8003980:	4a0e      	ldr	r2, [pc, #56]	; (80039bc <HAL_RCC_GetSysClockFreq+0xb4>)
 8003982:	fb03 f202 	mul.w	r2, r3, r2
 8003986:	69bb      	ldr	r3, [r7, #24]
 8003988:	fbb2 f3f3 	udiv	r3, r2, r3
 800398c:	627b      	str	r3, [r7, #36]	; 0x24
 800398e:	e004      	b.n	800399a <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003990:	697b      	ldr	r3, [r7, #20]
 8003992:	4a0b      	ldr	r2, [pc, #44]	; (80039c0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003994:	fb02 f303 	mul.w	r3, r2, r3
 8003998:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800399a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800399c:	623b      	str	r3, [r7, #32]
      break;
 800399e:	e002      	b.n	80039a6 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80039a0:	4b06      	ldr	r3, [pc, #24]	; (80039bc <HAL_RCC_GetSysClockFreq+0xb4>)
 80039a2:	623b      	str	r3, [r7, #32]
      break;
 80039a4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80039a6:	6a3b      	ldr	r3, [r7, #32]
}
 80039a8:	4618      	mov	r0, r3
 80039aa:	3728      	adds	r7, #40	; 0x28
 80039ac:	46bd      	mov	sp, r7
 80039ae:	bc90      	pop	{r4, r7}
 80039b0:	4770      	bx	lr
 80039b2:	bf00      	nop
 80039b4:	08006eac 	.word	0x08006eac
 80039b8:	40021000 	.word	0x40021000
 80039bc:	007a1200 	.word	0x007a1200
 80039c0:	003d0900 	.word	0x003d0900

080039c4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80039c4:	b480      	push	{r7}
 80039c6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80039c8:	4b02      	ldr	r3, [pc, #8]	; (80039d4 <HAL_RCC_GetHCLKFreq+0x10>)
 80039ca:	681b      	ldr	r3, [r3, #0]
}
 80039cc:	4618      	mov	r0, r3
 80039ce:	46bd      	mov	sp, r7
 80039d0:	bc80      	pop	{r7}
 80039d2:	4770      	bx	lr
 80039d4:	20000000 	.word	0x20000000

080039d8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80039d8:	b580      	push	{r7, lr}
 80039da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80039dc:	f7ff fff2 	bl	80039c4 <HAL_RCC_GetHCLKFreq>
 80039e0:	4602      	mov	r2, r0
 80039e2:	4b05      	ldr	r3, [pc, #20]	; (80039f8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80039e4:	685b      	ldr	r3, [r3, #4]
 80039e6:	0adb      	lsrs	r3, r3, #11
 80039e8:	f003 0307 	and.w	r3, r3, #7
 80039ec:	4903      	ldr	r1, [pc, #12]	; (80039fc <HAL_RCC_GetPCLK2Freq+0x24>)
 80039ee:	5ccb      	ldrb	r3, [r1, r3]
 80039f0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80039f4:	4618      	mov	r0, r3
 80039f6:	bd80      	pop	{r7, pc}
 80039f8:	40021000 	.word	0x40021000
 80039fc:	08006ee4 	.word	0x08006ee4

08003a00 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003a00:	b480      	push	{r7}
 8003a02:	b083      	sub	sp, #12
 8003a04:	af00      	add	r7, sp, #0
 8003a06:	6078      	str	r0, [r7, #4]
 8003a08:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	220f      	movs	r2, #15
 8003a0e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003a10:	4b11      	ldr	r3, [pc, #68]	; (8003a58 <HAL_RCC_GetClockConfig+0x58>)
 8003a12:	685b      	ldr	r3, [r3, #4]
 8003a14:	f003 0203 	and.w	r2, r3, #3
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003a1c:	4b0e      	ldr	r3, [pc, #56]	; (8003a58 <HAL_RCC_GetClockConfig+0x58>)
 8003a1e:	685b      	ldr	r3, [r3, #4]
 8003a20:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003a28:	4b0b      	ldr	r3, [pc, #44]	; (8003a58 <HAL_RCC_GetClockConfig+0x58>)
 8003a2a:	685b      	ldr	r3, [r3, #4]
 8003a2c:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8003a34:	4b08      	ldr	r3, [pc, #32]	; (8003a58 <HAL_RCC_GetClockConfig+0x58>)
 8003a36:	685b      	ldr	r3, [r3, #4]
 8003a38:	08db      	lsrs	r3, r3, #3
 8003a3a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003a42:	4b06      	ldr	r3, [pc, #24]	; (8003a5c <HAL_RCC_GetClockConfig+0x5c>)
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	f003 0207 	and.w	r2, r3, #7
 8003a4a:	683b      	ldr	r3, [r7, #0]
 8003a4c:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8003a4e:	bf00      	nop
 8003a50:	370c      	adds	r7, #12
 8003a52:	46bd      	mov	sp, r7
 8003a54:	bc80      	pop	{r7}
 8003a56:	4770      	bx	lr
 8003a58:	40021000 	.word	0x40021000
 8003a5c:	40022000 	.word	0x40022000

08003a60 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003a60:	b480      	push	{r7}
 8003a62:	b085      	sub	sp, #20
 8003a64:	af00      	add	r7, sp, #0
 8003a66:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003a68:	4b0a      	ldr	r3, [pc, #40]	; (8003a94 <RCC_Delay+0x34>)
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	4a0a      	ldr	r2, [pc, #40]	; (8003a98 <RCC_Delay+0x38>)
 8003a6e:	fba2 2303 	umull	r2, r3, r2, r3
 8003a72:	0a5b      	lsrs	r3, r3, #9
 8003a74:	687a      	ldr	r2, [r7, #4]
 8003a76:	fb02 f303 	mul.w	r3, r2, r3
 8003a7a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003a7c:	bf00      	nop
  }
  while (Delay --);
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	1e5a      	subs	r2, r3, #1
 8003a82:	60fa      	str	r2, [r7, #12]
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d1f9      	bne.n	8003a7c <RCC_Delay+0x1c>
}
 8003a88:	bf00      	nop
 8003a8a:	bf00      	nop
 8003a8c:	3714      	adds	r7, #20
 8003a8e:	46bd      	mov	sp, r7
 8003a90:	bc80      	pop	{r7}
 8003a92:	4770      	bx	lr
 8003a94:	20000000 	.word	0x20000000
 8003a98:	10624dd3 	.word	0x10624dd3

08003a9c <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003a9c:	b580      	push	{r7, lr}
 8003a9e:	b086      	sub	sp, #24
 8003aa0:	af00      	add	r7, sp, #0
 8003aa2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8003aa4:	2300      	movs	r3, #0
 8003aa6:	613b      	str	r3, [r7, #16]
 8003aa8:	2300      	movs	r3, #0
 8003aaa:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	f003 0301 	and.w	r3, r3, #1
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d07d      	beq.n	8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8003ab8:	2300      	movs	r3, #0
 8003aba:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003abc:	4b4f      	ldr	r3, [pc, #316]	; (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003abe:	69db      	ldr	r3, [r3, #28]
 8003ac0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d10d      	bne.n	8003ae4 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003ac8:	4b4c      	ldr	r3, [pc, #304]	; (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003aca:	69db      	ldr	r3, [r3, #28]
 8003acc:	4a4b      	ldr	r2, [pc, #300]	; (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ace:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003ad2:	61d3      	str	r3, [r2, #28]
 8003ad4:	4b49      	ldr	r3, [pc, #292]	; (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ad6:	69db      	ldr	r3, [r3, #28]
 8003ad8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003adc:	60bb      	str	r3, [r7, #8]
 8003ade:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003ae0:	2301      	movs	r3, #1
 8003ae2:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ae4:	4b46      	ldr	r3, [pc, #280]	; (8003c00 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d118      	bne.n	8003b22 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003af0:	4b43      	ldr	r3, [pc, #268]	; (8003c00 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	4a42      	ldr	r2, [pc, #264]	; (8003c00 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003af6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003afa:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003afc:	f7fd fe58 	bl	80017b0 <HAL_GetTick>
 8003b00:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b02:	e008      	b.n	8003b16 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b04:	f7fd fe54 	bl	80017b0 <HAL_GetTick>
 8003b08:	4602      	mov	r2, r0
 8003b0a:	693b      	ldr	r3, [r7, #16]
 8003b0c:	1ad3      	subs	r3, r2, r3
 8003b0e:	2b64      	cmp	r3, #100	; 0x64
 8003b10:	d901      	bls.n	8003b16 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8003b12:	2303      	movs	r3, #3
 8003b14:	e06d      	b.n	8003bf2 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b16:	4b3a      	ldr	r3, [pc, #232]	; (8003c00 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d0f0      	beq.n	8003b04 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003b22:	4b36      	ldr	r3, [pc, #216]	; (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003b24:	6a1b      	ldr	r3, [r3, #32]
 8003b26:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003b2a:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d02e      	beq.n	8003b90 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	685b      	ldr	r3, [r3, #4]
 8003b36:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003b3a:	68fa      	ldr	r2, [r7, #12]
 8003b3c:	429a      	cmp	r2, r3
 8003b3e:	d027      	beq.n	8003b90 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003b40:	4b2e      	ldr	r3, [pc, #184]	; (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003b42:	6a1b      	ldr	r3, [r3, #32]
 8003b44:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003b48:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003b4a:	4b2e      	ldr	r3, [pc, #184]	; (8003c04 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003b4c:	2201      	movs	r2, #1
 8003b4e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003b50:	4b2c      	ldr	r3, [pc, #176]	; (8003c04 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003b52:	2200      	movs	r2, #0
 8003b54:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003b56:	4a29      	ldr	r2, [pc, #164]	; (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	f003 0301 	and.w	r3, r3, #1
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d014      	beq.n	8003b90 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b66:	f7fd fe23 	bl	80017b0 <HAL_GetTick>
 8003b6a:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b6c:	e00a      	b.n	8003b84 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b6e:	f7fd fe1f 	bl	80017b0 <HAL_GetTick>
 8003b72:	4602      	mov	r2, r0
 8003b74:	693b      	ldr	r3, [r7, #16]
 8003b76:	1ad3      	subs	r3, r2, r3
 8003b78:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b7c:	4293      	cmp	r3, r2
 8003b7e:	d901      	bls.n	8003b84 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003b80:	2303      	movs	r3, #3
 8003b82:	e036      	b.n	8003bf2 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b84:	4b1d      	ldr	r3, [pc, #116]	; (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003b86:	6a1b      	ldr	r3, [r3, #32]
 8003b88:	f003 0302 	and.w	r3, r3, #2
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d0ee      	beq.n	8003b6e <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003b90:	4b1a      	ldr	r3, [pc, #104]	; (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003b92:	6a1b      	ldr	r3, [r3, #32]
 8003b94:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	685b      	ldr	r3, [r3, #4]
 8003b9c:	4917      	ldr	r1, [pc, #92]	; (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003b9e:	4313      	orrs	r3, r2
 8003ba0:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003ba2:	7dfb      	ldrb	r3, [r7, #23]
 8003ba4:	2b01      	cmp	r3, #1
 8003ba6:	d105      	bne.n	8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003ba8:	4b14      	ldr	r3, [pc, #80]	; (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003baa:	69db      	ldr	r3, [r3, #28]
 8003bac:	4a13      	ldr	r2, [pc, #76]	; (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003bae:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003bb2:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	f003 0302 	and.w	r3, r3, #2
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d008      	beq.n	8003bd2 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003bc0:	4b0e      	ldr	r3, [pc, #56]	; (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003bc2:	685b      	ldr	r3, [r3, #4]
 8003bc4:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	689b      	ldr	r3, [r3, #8]
 8003bcc:	490b      	ldr	r1, [pc, #44]	; (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003bce:	4313      	orrs	r3, r2
 8003bd0:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	f003 0310 	and.w	r3, r3, #16
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d008      	beq.n	8003bf0 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003bde:	4b07      	ldr	r3, [pc, #28]	; (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003be0:	685b      	ldr	r3, [r3, #4]
 8003be2:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	68db      	ldr	r3, [r3, #12]
 8003bea:	4904      	ldr	r1, [pc, #16]	; (8003bfc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003bec:	4313      	orrs	r3, r2
 8003bee:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003bf0:	2300      	movs	r3, #0
}
 8003bf2:	4618      	mov	r0, r3
 8003bf4:	3718      	adds	r7, #24
 8003bf6:	46bd      	mov	sp, r7
 8003bf8:	bd80      	pop	{r7, pc}
 8003bfa:	bf00      	nop
 8003bfc:	40021000 	.word	0x40021000
 8003c00:	40007000 	.word	0x40007000
 8003c04:	42420440 	.word	0x42420440

08003c08 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8003c08:	b590      	push	{r4, r7, lr}
 8003c0a:	b08d      	sub	sp, #52	; 0x34
 8003c0c:	af00      	add	r7, sp, #0
 8003c0e:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003c10:	4b58      	ldr	r3, [pc, #352]	; (8003d74 <HAL_RCCEx_GetPeriphCLKFreq+0x16c>)
 8003c12:	f107 040c 	add.w	r4, r7, #12
 8003c16:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003c18:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003c1c:	f240 2301 	movw	r3, #513	; 0x201
 8003c20:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8003c22:	2300      	movs	r3, #0
 8003c24:	627b      	str	r3, [r7, #36]	; 0x24
 8003c26:	2300      	movs	r3, #0
 8003c28:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003c2a:	2300      	movs	r3, #0
 8003c2c:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8003c2e:	2300      	movs	r3, #0
 8003c30:	61fb      	str	r3, [r7, #28]
 8003c32:	2300      	movs	r3, #0
 8003c34:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	2b10      	cmp	r3, #16
 8003c3a:	d00a      	beq.n	8003c52 <HAL_RCCEx_GetPeriphCLKFreq+0x4a>
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	2b10      	cmp	r3, #16
 8003c40:	f200 808e 	bhi.w	8003d60 <HAL_RCCEx_GetPeriphCLKFreq+0x158>
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	2b01      	cmp	r3, #1
 8003c48:	d049      	beq.n	8003cde <HAL_RCCEx_GetPeriphCLKFreq+0xd6>
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	2b02      	cmp	r3, #2
 8003c4e:	d079      	beq.n	8003d44 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8003c50:	e086      	b.n	8003d60 <HAL_RCCEx_GetPeriphCLKFreq+0x158>
      temp_reg = RCC->CFGR;
 8003c52:	4b49      	ldr	r3, [pc, #292]	; (8003d78 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8003c54:	685b      	ldr	r3, [r3, #4]
 8003c56:	61fb      	str	r3, [r7, #28]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8003c58:	4b47      	ldr	r3, [pc, #284]	; (8003d78 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d07f      	beq.n	8003d64 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003c64:	69fb      	ldr	r3, [r7, #28]
 8003c66:	0c9b      	lsrs	r3, r3, #18
 8003c68:	f003 030f 	and.w	r3, r3, #15
 8003c6c:	3330      	adds	r3, #48	; 0x30
 8003c6e:	443b      	add	r3, r7
 8003c70:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8003c74:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003c76:	69fb      	ldr	r3, [r7, #28]
 8003c78:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d017      	beq.n	8003cb0 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003c80:	4b3d      	ldr	r3, [pc, #244]	; (8003d78 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8003c82:	685b      	ldr	r3, [r3, #4]
 8003c84:	0c5b      	lsrs	r3, r3, #17
 8003c86:	f003 0301 	and.w	r3, r3, #1
 8003c8a:	3330      	adds	r3, #48	; 0x30
 8003c8c:	443b      	add	r3, r7
 8003c8e:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003c92:	627b      	str	r3, [r7, #36]	; 0x24
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003c94:	69fb      	ldr	r3, [r7, #28]
 8003c96:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d00d      	beq.n	8003cba <HAL_RCCEx_GetPeriphCLKFreq+0xb2>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8003c9e:	4a37      	ldr	r2, [pc, #220]	; (8003d7c <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 8003ca0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ca2:	fbb2 f2f3 	udiv	r2, r2, r3
 8003ca6:	6a3b      	ldr	r3, [r7, #32]
 8003ca8:	fb02 f303 	mul.w	r3, r2, r3
 8003cac:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003cae:	e004      	b.n	8003cba <HAL_RCCEx_GetPeriphCLKFreq+0xb2>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003cb0:	6a3b      	ldr	r3, [r7, #32]
 8003cb2:	4a33      	ldr	r2, [pc, #204]	; (8003d80 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8003cb4:	fb02 f303 	mul.w	r3, r2, r3
 8003cb8:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8003cba:	4b2f      	ldr	r3, [pc, #188]	; (8003d78 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8003cbc:	685b      	ldr	r3, [r3, #4]
 8003cbe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003cc2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003cc6:	d102      	bne.n	8003cce <HAL_RCCEx_GetPeriphCLKFreq+0xc6>
          frequency = pllclk;
 8003cc8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003cca:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8003ccc:	e04a      	b.n	8003d64 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
          frequency = (pllclk * 2) / 3;
 8003cce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003cd0:	005b      	lsls	r3, r3, #1
 8003cd2:	4a2c      	ldr	r2, [pc, #176]	; (8003d84 <HAL_RCCEx_GetPeriphCLKFreq+0x17c>)
 8003cd4:	fba2 2303 	umull	r2, r3, r2, r3
 8003cd8:	085b      	lsrs	r3, r3, #1
 8003cda:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8003cdc:	e042      	b.n	8003d64 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
      temp_reg = RCC->BDCR;
 8003cde:	4b26      	ldr	r3, [pc, #152]	; (8003d78 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8003ce0:	6a1b      	ldr	r3, [r3, #32]
 8003ce2:	61fb      	str	r3, [r7, #28]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8003ce4:	69fb      	ldr	r3, [r7, #28]
 8003ce6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003cea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003cee:	d108      	bne.n	8003d02 <HAL_RCCEx_GetPeriphCLKFreq+0xfa>
 8003cf0:	69fb      	ldr	r3, [r7, #28]
 8003cf2:	f003 0302 	and.w	r3, r3, #2
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d003      	beq.n	8003d02 <HAL_RCCEx_GetPeriphCLKFreq+0xfa>
        frequency = LSE_VALUE;
 8003cfa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003cfe:	62bb      	str	r3, [r7, #40]	; 0x28
 8003d00:	e01f      	b.n	8003d42 <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8003d02:	69fb      	ldr	r3, [r7, #28]
 8003d04:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003d08:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003d0c:	d109      	bne.n	8003d22 <HAL_RCCEx_GetPeriphCLKFreq+0x11a>
 8003d0e:	4b1a      	ldr	r3, [pc, #104]	; (8003d78 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8003d10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d12:	f003 0302 	and.w	r3, r3, #2
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d003      	beq.n	8003d22 <HAL_RCCEx_GetPeriphCLKFreq+0x11a>
        frequency = LSI_VALUE;
 8003d1a:	f649 4340 	movw	r3, #40000	; 0x9c40
 8003d1e:	62bb      	str	r3, [r7, #40]	; 0x28
 8003d20:	e00f      	b.n	8003d42 <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8003d22:	69fb      	ldr	r3, [r7, #28]
 8003d24:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003d28:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003d2c:	d11c      	bne.n	8003d68 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
 8003d2e:	4b12      	ldr	r3, [pc, #72]	; (8003d78 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d016      	beq.n	8003d68 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
        frequency = HSE_VALUE / 128U;
 8003d3a:	f24f 4324 	movw	r3, #62500	; 0xf424
 8003d3e:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8003d40:	e012      	b.n	8003d68 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
 8003d42:	e011      	b.n	8003d68 <HAL_RCCEx_GetPeriphCLKFreq+0x160>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8003d44:	f7ff fe48 	bl	80039d8 <HAL_RCC_GetPCLK2Freq>
 8003d48:	4602      	mov	r2, r0
 8003d4a:	4b0b      	ldr	r3, [pc, #44]	; (8003d78 <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8003d4c:	685b      	ldr	r3, [r3, #4]
 8003d4e:	0b9b      	lsrs	r3, r3, #14
 8003d50:	f003 0303 	and.w	r3, r3, #3
 8003d54:	3301      	adds	r3, #1
 8003d56:	005b      	lsls	r3, r3, #1
 8003d58:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d5c:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8003d5e:	e004      	b.n	8003d6a <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      break;
 8003d60:	bf00      	nop
 8003d62:	e002      	b.n	8003d6a <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      break;
 8003d64:	bf00      	nop
 8003d66:	e000      	b.n	8003d6a <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      break;
 8003d68:	bf00      	nop
    }
  }
  return (frequency);
 8003d6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 8003d6c:	4618      	mov	r0, r3
 8003d6e:	3734      	adds	r7, #52	; 0x34
 8003d70:	46bd      	mov	sp, r7
 8003d72:	bd90      	pop	{r4, r7, pc}
 8003d74:	08006ebc 	.word	0x08006ebc
 8003d78:	40021000 	.word	0x40021000
 8003d7c:	007a1200 	.word	0x007a1200
 8003d80:	003d0900 	.word	0x003d0900
 8003d84:	aaaaaaab 	.word	0xaaaaaaab

08003d88 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003d88:	b580      	push	{r7, lr}
 8003d8a:	b082      	sub	sp, #8
 8003d8c:	af00      	add	r7, sp, #0
 8003d8e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d101      	bne.n	8003d9a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003d96:	2301      	movs	r3, #1
 8003d98:	e041      	b.n	8003e1e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003da0:	b2db      	uxtb	r3, r3
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d106      	bne.n	8003db4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	2200      	movs	r2, #0
 8003daa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003dae:	6878      	ldr	r0, [r7, #4]
 8003db0:	f7fd fa74 	bl	800129c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	2202      	movs	r2, #2
 8003db8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681a      	ldr	r2, [r3, #0]
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	3304      	adds	r3, #4
 8003dc4:	4619      	mov	r1, r3
 8003dc6:	4610      	mov	r0, r2
 8003dc8:	f000 fc84 	bl	80046d4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	2201      	movs	r2, #1
 8003dd0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	2201      	movs	r2, #1
 8003dd8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	2201      	movs	r2, #1
 8003de0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	2201      	movs	r2, #1
 8003de8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	2201      	movs	r2, #1
 8003df0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	2201      	movs	r2, #1
 8003df8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	2201      	movs	r2, #1
 8003e00:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	2201      	movs	r2, #1
 8003e08:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	2201      	movs	r2, #1
 8003e10:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	2201      	movs	r2, #1
 8003e18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003e1c:	2300      	movs	r3, #0
}
 8003e1e:	4618      	mov	r0, r3
 8003e20:	3708      	adds	r7, #8
 8003e22:	46bd      	mov	sp, r7
 8003e24:	bd80      	pop	{r7, pc}
	...

08003e28 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003e28:	b480      	push	{r7}
 8003e2a:	b085      	sub	sp, #20
 8003e2c:	af00      	add	r7, sp, #0
 8003e2e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003e36:	b2db      	uxtb	r3, r3
 8003e38:	2b01      	cmp	r3, #1
 8003e3a:	d001      	beq.n	8003e40 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003e3c:	2301      	movs	r3, #1
 8003e3e:	e03a      	b.n	8003eb6 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	2202      	movs	r2, #2
 8003e44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	68da      	ldr	r2, [r3, #12]
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	f042 0201 	orr.w	r2, r2, #1
 8003e56:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	4a18      	ldr	r2, [pc, #96]	; (8003ec0 <HAL_TIM_Base_Start_IT+0x98>)
 8003e5e:	4293      	cmp	r3, r2
 8003e60:	d00e      	beq.n	8003e80 <HAL_TIM_Base_Start_IT+0x58>
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003e6a:	d009      	beq.n	8003e80 <HAL_TIM_Base_Start_IT+0x58>
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	4a14      	ldr	r2, [pc, #80]	; (8003ec4 <HAL_TIM_Base_Start_IT+0x9c>)
 8003e72:	4293      	cmp	r3, r2
 8003e74:	d004      	beq.n	8003e80 <HAL_TIM_Base_Start_IT+0x58>
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	4a13      	ldr	r2, [pc, #76]	; (8003ec8 <HAL_TIM_Base_Start_IT+0xa0>)
 8003e7c:	4293      	cmp	r3, r2
 8003e7e:	d111      	bne.n	8003ea4 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	689b      	ldr	r3, [r3, #8]
 8003e86:	f003 0307 	and.w	r3, r3, #7
 8003e8a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	2b06      	cmp	r3, #6
 8003e90:	d010      	beq.n	8003eb4 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	681a      	ldr	r2, [r3, #0]
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	f042 0201 	orr.w	r2, r2, #1
 8003ea0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ea2:	e007      	b.n	8003eb4 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	681a      	ldr	r2, [r3, #0]
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	f042 0201 	orr.w	r2, r2, #1
 8003eb2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003eb4:	2300      	movs	r3, #0
}
 8003eb6:	4618      	mov	r0, r3
 8003eb8:	3714      	adds	r7, #20
 8003eba:	46bd      	mov	sp, r7
 8003ebc:	bc80      	pop	{r7}
 8003ebe:	4770      	bx	lr
 8003ec0:	40012c00 	.word	0x40012c00
 8003ec4:	40000400 	.word	0x40000400
 8003ec8:	40000800 	.word	0x40000800

08003ecc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003ecc:	b580      	push	{r7, lr}
 8003ece:	b082      	sub	sp, #8
 8003ed0:	af00      	add	r7, sp, #0
 8003ed2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d101      	bne.n	8003ede <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003eda:	2301      	movs	r3, #1
 8003edc:	e041      	b.n	8003f62 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003ee4:	b2db      	uxtb	r3, r3
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d106      	bne.n	8003ef8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	2200      	movs	r2, #0
 8003eee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003ef2:	6878      	ldr	r0, [r7, #4]
 8003ef4:	f7fd f9ee 	bl	80012d4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	2202      	movs	r2, #2
 8003efc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681a      	ldr	r2, [r3, #0]
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	3304      	adds	r3, #4
 8003f08:	4619      	mov	r1, r3
 8003f0a:	4610      	mov	r0, r2
 8003f0c:	f000 fbe2 	bl	80046d4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	2201      	movs	r2, #1
 8003f14:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	2201      	movs	r2, #1
 8003f1c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	2201      	movs	r2, #1
 8003f24:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	2201      	movs	r2, #1
 8003f2c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	2201      	movs	r2, #1
 8003f34:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	2201      	movs	r2, #1
 8003f3c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	2201      	movs	r2, #1
 8003f44:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	2201      	movs	r2, #1
 8003f4c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	2201      	movs	r2, #1
 8003f54:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	2201      	movs	r2, #1
 8003f5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003f60:	2300      	movs	r3, #0
}
 8003f62:	4618      	mov	r0, r3
 8003f64:	3708      	adds	r7, #8
 8003f66:	46bd      	mov	sp, r7
 8003f68:	bd80      	pop	{r7, pc}
	...

08003f6c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003f6c:	b580      	push	{r7, lr}
 8003f6e:	b084      	sub	sp, #16
 8003f70:	af00      	add	r7, sp, #0
 8003f72:	6078      	str	r0, [r7, #4]
 8003f74:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003f76:	683b      	ldr	r3, [r7, #0]
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d109      	bne.n	8003f90 <HAL_TIM_PWM_Start+0x24>
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003f82:	b2db      	uxtb	r3, r3
 8003f84:	2b01      	cmp	r3, #1
 8003f86:	bf14      	ite	ne
 8003f88:	2301      	movne	r3, #1
 8003f8a:	2300      	moveq	r3, #0
 8003f8c:	b2db      	uxtb	r3, r3
 8003f8e:	e022      	b.n	8003fd6 <HAL_TIM_PWM_Start+0x6a>
 8003f90:	683b      	ldr	r3, [r7, #0]
 8003f92:	2b04      	cmp	r3, #4
 8003f94:	d109      	bne.n	8003faa <HAL_TIM_PWM_Start+0x3e>
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003f9c:	b2db      	uxtb	r3, r3
 8003f9e:	2b01      	cmp	r3, #1
 8003fa0:	bf14      	ite	ne
 8003fa2:	2301      	movne	r3, #1
 8003fa4:	2300      	moveq	r3, #0
 8003fa6:	b2db      	uxtb	r3, r3
 8003fa8:	e015      	b.n	8003fd6 <HAL_TIM_PWM_Start+0x6a>
 8003faa:	683b      	ldr	r3, [r7, #0]
 8003fac:	2b08      	cmp	r3, #8
 8003fae:	d109      	bne.n	8003fc4 <HAL_TIM_PWM_Start+0x58>
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003fb6:	b2db      	uxtb	r3, r3
 8003fb8:	2b01      	cmp	r3, #1
 8003fba:	bf14      	ite	ne
 8003fbc:	2301      	movne	r3, #1
 8003fbe:	2300      	moveq	r3, #0
 8003fc0:	b2db      	uxtb	r3, r3
 8003fc2:	e008      	b.n	8003fd6 <HAL_TIM_PWM_Start+0x6a>
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003fca:	b2db      	uxtb	r3, r3
 8003fcc:	2b01      	cmp	r3, #1
 8003fce:	bf14      	ite	ne
 8003fd0:	2301      	movne	r3, #1
 8003fd2:	2300      	moveq	r3, #0
 8003fd4:	b2db      	uxtb	r3, r3
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d001      	beq.n	8003fde <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003fda:	2301      	movs	r3, #1
 8003fdc:	e05e      	b.n	800409c <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003fde:	683b      	ldr	r3, [r7, #0]
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d104      	bne.n	8003fee <HAL_TIM_PWM_Start+0x82>
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	2202      	movs	r2, #2
 8003fe8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003fec:	e013      	b.n	8004016 <HAL_TIM_PWM_Start+0xaa>
 8003fee:	683b      	ldr	r3, [r7, #0]
 8003ff0:	2b04      	cmp	r3, #4
 8003ff2:	d104      	bne.n	8003ffe <HAL_TIM_PWM_Start+0x92>
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	2202      	movs	r2, #2
 8003ff8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003ffc:	e00b      	b.n	8004016 <HAL_TIM_PWM_Start+0xaa>
 8003ffe:	683b      	ldr	r3, [r7, #0]
 8004000:	2b08      	cmp	r3, #8
 8004002:	d104      	bne.n	800400e <HAL_TIM_PWM_Start+0xa2>
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	2202      	movs	r2, #2
 8004008:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800400c:	e003      	b.n	8004016 <HAL_TIM_PWM_Start+0xaa>
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	2202      	movs	r2, #2
 8004012:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	2201      	movs	r2, #1
 800401c:	6839      	ldr	r1, [r7, #0]
 800401e:	4618      	mov	r0, r3
 8004020:	f000 fdd8 	bl	8004bd4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	4a1e      	ldr	r2, [pc, #120]	; (80040a4 <HAL_TIM_PWM_Start+0x138>)
 800402a:	4293      	cmp	r3, r2
 800402c:	d107      	bne.n	800403e <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800403c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	4a18      	ldr	r2, [pc, #96]	; (80040a4 <HAL_TIM_PWM_Start+0x138>)
 8004044:	4293      	cmp	r3, r2
 8004046:	d00e      	beq.n	8004066 <HAL_TIM_PWM_Start+0xfa>
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004050:	d009      	beq.n	8004066 <HAL_TIM_PWM_Start+0xfa>
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	4a14      	ldr	r2, [pc, #80]	; (80040a8 <HAL_TIM_PWM_Start+0x13c>)
 8004058:	4293      	cmp	r3, r2
 800405a:	d004      	beq.n	8004066 <HAL_TIM_PWM_Start+0xfa>
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	4a12      	ldr	r2, [pc, #72]	; (80040ac <HAL_TIM_PWM_Start+0x140>)
 8004062:	4293      	cmp	r3, r2
 8004064:	d111      	bne.n	800408a <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	689b      	ldr	r3, [r3, #8]
 800406c:	f003 0307 	and.w	r3, r3, #7
 8004070:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	2b06      	cmp	r3, #6
 8004076:	d010      	beq.n	800409a <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	681a      	ldr	r2, [r3, #0]
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	f042 0201 	orr.w	r2, r2, #1
 8004086:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004088:	e007      	b.n	800409a <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	681a      	ldr	r2, [r3, #0]
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	f042 0201 	orr.w	r2, r2, #1
 8004098:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800409a:	2300      	movs	r3, #0
}
 800409c:	4618      	mov	r0, r3
 800409e:	3710      	adds	r7, #16
 80040a0:	46bd      	mov	sp, r7
 80040a2:	bd80      	pop	{r7, pc}
 80040a4:	40012c00 	.word	0x40012c00
 80040a8:	40000400 	.word	0x40000400
 80040ac:	40000800 	.word	0x40000800

080040b0 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80040b0:	b580      	push	{r7, lr}
 80040b2:	b082      	sub	sp, #8
 80040b4:	af00      	add	r7, sp, #0
 80040b6:	6078      	str	r0, [r7, #4]
 80040b8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	2200      	movs	r2, #0
 80040c0:	6839      	ldr	r1, [r7, #0]
 80040c2:	4618      	mov	r0, r3
 80040c4:	f000 fd86 	bl	8004bd4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	4a29      	ldr	r2, [pc, #164]	; (8004174 <HAL_TIM_PWM_Stop+0xc4>)
 80040ce:	4293      	cmp	r3, r2
 80040d0:	d117      	bne.n	8004102 <HAL_TIM_PWM_Stop+0x52>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	6a1a      	ldr	r2, [r3, #32]
 80040d8:	f241 1311 	movw	r3, #4369	; 0x1111
 80040dc:	4013      	ands	r3, r2
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d10f      	bne.n	8004102 <HAL_TIM_PWM_Stop+0x52>
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	6a1a      	ldr	r2, [r3, #32]
 80040e8:	f240 4344 	movw	r3, #1092	; 0x444
 80040ec:	4013      	ands	r3, r2
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d107      	bne.n	8004102 <HAL_TIM_PWM_Stop+0x52>
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004100:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	6a1a      	ldr	r2, [r3, #32]
 8004108:	f241 1311 	movw	r3, #4369	; 0x1111
 800410c:	4013      	ands	r3, r2
 800410e:	2b00      	cmp	r3, #0
 8004110:	d10f      	bne.n	8004132 <HAL_TIM_PWM_Stop+0x82>
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	6a1a      	ldr	r2, [r3, #32]
 8004118:	f240 4344 	movw	r3, #1092	; 0x444
 800411c:	4013      	ands	r3, r2
 800411e:	2b00      	cmp	r3, #0
 8004120:	d107      	bne.n	8004132 <HAL_TIM_PWM_Stop+0x82>
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	681a      	ldr	r2, [r3, #0]
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	f022 0201 	bic.w	r2, r2, #1
 8004130:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8004132:	683b      	ldr	r3, [r7, #0]
 8004134:	2b00      	cmp	r3, #0
 8004136:	d104      	bne.n	8004142 <HAL_TIM_PWM_Stop+0x92>
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	2201      	movs	r2, #1
 800413c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004140:	e013      	b.n	800416a <HAL_TIM_PWM_Stop+0xba>
 8004142:	683b      	ldr	r3, [r7, #0]
 8004144:	2b04      	cmp	r3, #4
 8004146:	d104      	bne.n	8004152 <HAL_TIM_PWM_Stop+0xa2>
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	2201      	movs	r2, #1
 800414c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004150:	e00b      	b.n	800416a <HAL_TIM_PWM_Stop+0xba>
 8004152:	683b      	ldr	r3, [r7, #0]
 8004154:	2b08      	cmp	r3, #8
 8004156:	d104      	bne.n	8004162 <HAL_TIM_PWM_Stop+0xb2>
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	2201      	movs	r2, #1
 800415c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004160:	e003      	b.n	800416a <HAL_TIM_PWM_Stop+0xba>
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	2201      	movs	r2, #1
 8004166:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Return function status */
  return HAL_OK;
 800416a:	2300      	movs	r3, #0
}
 800416c:	4618      	mov	r0, r3
 800416e:	3708      	adds	r7, #8
 8004170:	46bd      	mov	sp, r7
 8004172:	bd80      	pop	{r7, pc}
 8004174:	40012c00 	.word	0x40012c00

08004178 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004178:	b580      	push	{r7, lr}
 800417a:	b082      	sub	sp, #8
 800417c:	af00      	add	r7, sp, #0
 800417e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	691b      	ldr	r3, [r3, #16]
 8004186:	f003 0302 	and.w	r3, r3, #2
 800418a:	2b02      	cmp	r3, #2
 800418c:	d122      	bne.n	80041d4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	68db      	ldr	r3, [r3, #12]
 8004194:	f003 0302 	and.w	r3, r3, #2
 8004198:	2b02      	cmp	r3, #2
 800419a:	d11b      	bne.n	80041d4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	f06f 0202 	mvn.w	r2, #2
 80041a4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	2201      	movs	r2, #1
 80041aa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	699b      	ldr	r3, [r3, #24]
 80041b2:	f003 0303 	and.w	r3, r3, #3
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d003      	beq.n	80041c2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80041ba:	6878      	ldr	r0, [r7, #4]
 80041bc:	f000 fa6f 	bl	800469e <HAL_TIM_IC_CaptureCallback>
 80041c0:	e005      	b.n	80041ce <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80041c2:	6878      	ldr	r0, [r7, #4]
 80041c4:	f000 fa62 	bl	800468c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80041c8:	6878      	ldr	r0, [r7, #4]
 80041ca:	f000 fa71 	bl	80046b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	2200      	movs	r2, #0
 80041d2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	691b      	ldr	r3, [r3, #16]
 80041da:	f003 0304 	and.w	r3, r3, #4
 80041de:	2b04      	cmp	r3, #4
 80041e0:	d122      	bne.n	8004228 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	68db      	ldr	r3, [r3, #12]
 80041e8:	f003 0304 	and.w	r3, r3, #4
 80041ec:	2b04      	cmp	r3, #4
 80041ee:	d11b      	bne.n	8004228 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	f06f 0204 	mvn.w	r2, #4
 80041f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	2202      	movs	r2, #2
 80041fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	699b      	ldr	r3, [r3, #24]
 8004206:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800420a:	2b00      	cmp	r3, #0
 800420c:	d003      	beq.n	8004216 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800420e:	6878      	ldr	r0, [r7, #4]
 8004210:	f000 fa45 	bl	800469e <HAL_TIM_IC_CaptureCallback>
 8004214:	e005      	b.n	8004222 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004216:	6878      	ldr	r0, [r7, #4]
 8004218:	f000 fa38 	bl	800468c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800421c:	6878      	ldr	r0, [r7, #4]
 800421e:	f000 fa47 	bl	80046b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	2200      	movs	r2, #0
 8004226:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	691b      	ldr	r3, [r3, #16]
 800422e:	f003 0308 	and.w	r3, r3, #8
 8004232:	2b08      	cmp	r3, #8
 8004234:	d122      	bne.n	800427c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	68db      	ldr	r3, [r3, #12]
 800423c:	f003 0308 	and.w	r3, r3, #8
 8004240:	2b08      	cmp	r3, #8
 8004242:	d11b      	bne.n	800427c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	f06f 0208 	mvn.w	r2, #8
 800424c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	2204      	movs	r2, #4
 8004252:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	69db      	ldr	r3, [r3, #28]
 800425a:	f003 0303 	and.w	r3, r3, #3
 800425e:	2b00      	cmp	r3, #0
 8004260:	d003      	beq.n	800426a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004262:	6878      	ldr	r0, [r7, #4]
 8004264:	f000 fa1b 	bl	800469e <HAL_TIM_IC_CaptureCallback>
 8004268:	e005      	b.n	8004276 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800426a:	6878      	ldr	r0, [r7, #4]
 800426c:	f000 fa0e 	bl	800468c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004270:	6878      	ldr	r0, [r7, #4]
 8004272:	f000 fa1d 	bl	80046b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	2200      	movs	r2, #0
 800427a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	691b      	ldr	r3, [r3, #16]
 8004282:	f003 0310 	and.w	r3, r3, #16
 8004286:	2b10      	cmp	r3, #16
 8004288:	d122      	bne.n	80042d0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	68db      	ldr	r3, [r3, #12]
 8004290:	f003 0310 	and.w	r3, r3, #16
 8004294:	2b10      	cmp	r3, #16
 8004296:	d11b      	bne.n	80042d0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	f06f 0210 	mvn.w	r2, #16
 80042a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	2208      	movs	r2, #8
 80042a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	69db      	ldr	r3, [r3, #28]
 80042ae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d003      	beq.n	80042be <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80042b6:	6878      	ldr	r0, [r7, #4]
 80042b8:	f000 f9f1 	bl	800469e <HAL_TIM_IC_CaptureCallback>
 80042bc:	e005      	b.n	80042ca <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80042be:	6878      	ldr	r0, [r7, #4]
 80042c0:	f000 f9e4 	bl	800468c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80042c4:	6878      	ldr	r0, [r7, #4]
 80042c6:	f000 f9f3 	bl	80046b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	2200      	movs	r2, #0
 80042ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	691b      	ldr	r3, [r3, #16]
 80042d6:	f003 0301 	and.w	r3, r3, #1
 80042da:	2b01      	cmp	r3, #1
 80042dc:	d10e      	bne.n	80042fc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	68db      	ldr	r3, [r3, #12]
 80042e4:	f003 0301 	and.w	r3, r3, #1
 80042e8:	2b01      	cmp	r3, #1
 80042ea:	d107      	bne.n	80042fc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	f06f 0201 	mvn.w	r2, #1
 80042f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80042f6:	6878      	ldr	r0, [r7, #4]
 80042f8:	f7fc fdd0 	bl	8000e9c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	691b      	ldr	r3, [r3, #16]
 8004302:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004306:	2b80      	cmp	r3, #128	; 0x80
 8004308:	d10e      	bne.n	8004328 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	68db      	ldr	r3, [r3, #12]
 8004310:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004314:	2b80      	cmp	r3, #128	; 0x80
 8004316:	d107      	bne.n	8004328 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004320:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004322:	6878      	ldr	r0, [r7, #4]
 8004324:	f000 fce1 	bl	8004cea <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	691b      	ldr	r3, [r3, #16]
 800432e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004332:	2b40      	cmp	r3, #64	; 0x40
 8004334:	d10e      	bne.n	8004354 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	68db      	ldr	r3, [r3, #12]
 800433c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004340:	2b40      	cmp	r3, #64	; 0x40
 8004342:	d107      	bne.n	8004354 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800434c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800434e:	6878      	ldr	r0, [r7, #4]
 8004350:	f000 f9b7 	bl	80046c2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	691b      	ldr	r3, [r3, #16]
 800435a:	f003 0320 	and.w	r3, r3, #32
 800435e:	2b20      	cmp	r3, #32
 8004360:	d10e      	bne.n	8004380 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	68db      	ldr	r3, [r3, #12]
 8004368:	f003 0320 	and.w	r3, r3, #32
 800436c:	2b20      	cmp	r3, #32
 800436e:	d107      	bne.n	8004380 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	f06f 0220 	mvn.w	r2, #32
 8004378:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800437a:	6878      	ldr	r0, [r7, #4]
 800437c:	f000 fcac 	bl	8004cd8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004380:	bf00      	nop
 8004382:	3708      	adds	r7, #8
 8004384:	46bd      	mov	sp, r7
 8004386:	bd80      	pop	{r7, pc}

08004388 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004388:	b580      	push	{r7, lr}
 800438a:	b084      	sub	sp, #16
 800438c:	af00      	add	r7, sp, #0
 800438e:	60f8      	str	r0, [r7, #12]
 8004390:	60b9      	str	r1, [r7, #8]
 8004392:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800439a:	2b01      	cmp	r3, #1
 800439c:	d101      	bne.n	80043a2 <HAL_TIM_PWM_ConfigChannel+0x1a>
 800439e:	2302      	movs	r3, #2
 80043a0:	e0ac      	b.n	80044fc <HAL_TIM_PWM_ConfigChannel+0x174>
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	2201      	movs	r2, #1
 80043a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	2b0c      	cmp	r3, #12
 80043ae:	f200 809f 	bhi.w	80044f0 <HAL_TIM_PWM_ConfigChannel+0x168>
 80043b2:	a201      	add	r2, pc, #4	; (adr r2, 80043b8 <HAL_TIM_PWM_ConfigChannel+0x30>)
 80043b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80043b8:	080043ed 	.word	0x080043ed
 80043bc:	080044f1 	.word	0x080044f1
 80043c0:	080044f1 	.word	0x080044f1
 80043c4:	080044f1 	.word	0x080044f1
 80043c8:	0800442d 	.word	0x0800442d
 80043cc:	080044f1 	.word	0x080044f1
 80043d0:	080044f1 	.word	0x080044f1
 80043d4:	080044f1 	.word	0x080044f1
 80043d8:	0800446f 	.word	0x0800446f
 80043dc:	080044f1 	.word	0x080044f1
 80043e0:	080044f1 	.word	0x080044f1
 80043e4:	080044f1 	.word	0x080044f1
 80043e8:	080044af 	.word	0x080044af
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	68b9      	ldr	r1, [r7, #8]
 80043f2:	4618      	mov	r0, r3
 80043f4:	f000 f9d0 	bl	8004798 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	699a      	ldr	r2, [r3, #24]
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	f042 0208 	orr.w	r2, r2, #8
 8004406:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	699a      	ldr	r2, [r3, #24]
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	f022 0204 	bic.w	r2, r2, #4
 8004416:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	6999      	ldr	r1, [r3, #24]
 800441e:	68bb      	ldr	r3, [r7, #8]
 8004420:	691a      	ldr	r2, [r3, #16]
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	430a      	orrs	r2, r1
 8004428:	619a      	str	r2, [r3, #24]
      break;
 800442a:	e062      	b.n	80044f2 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	68b9      	ldr	r1, [r7, #8]
 8004432:	4618      	mov	r0, r3
 8004434:	f000 fa16 	bl	8004864 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	699a      	ldr	r2, [r3, #24]
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004446:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	699a      	ldr	r2, [r3, #24]
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004456:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	6999      	ldr	r1, [r3, #24]
 800445e:	68bb      	ldr	r3, [r7, #8]
 8004460:	691b      	ldr	r3, [r3, #16]
 8004462:	021a      	lsls	r2, r3, #8
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	430a      	orrs	r2, r1
 800446a:	619a      	str	r2, [r3, #24]
      break;
 800446c:	e041      	b.n	80044f2 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	68b9      	ldr	r1, [r7, #8]
 8004474:	4618      	mov	r0, r3
 8004476:	f000 fa5f 	bl	8004938 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	69da      	ldr	r2, [r3, #28]
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	f042 0208 	orr.w	r2, r2, #8
 8004488:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	69da      	ldr	r2, [r3, #28]
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	f022 0204 	bic.w	r2, r2, #4
 8004498:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	69d9      	ldr	r1, [r3, #28]
 80044a0:	68bb      	ldr	r3, [r7, #8]
 80044a2:	691a      	ldr	r2, [r3, #16]
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	430a      	orrs	r2, r1
 80044aa:	61da      	str	r2, [r3, #28]
      break;
 80044ac:	e021      	b.n	80044f2 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	68b9      	ldr	r1, [r7, #8]
 80044b4:	4618      	mov	r0, r3
 80044b6:	f000 faa9 	bl	8004a0c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	69da      	ldr	r2, [r3, #28]
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80044c8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	69da      	ldr	r2, [r3, #28]
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80044d8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	69d9      	ldr	r1, [r3, #28]
 80044e0:	68bb      	ldr	r3, [r7, #8]
 80044e2:	691b      	ldr	r3, [r3, #16]
 80044e4:	021a      	lsls	r2, r3, #8
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	430a      	orrs	r2, r1
 80044ec:	61da      	str	r2, [r3, #28]
      break;
 80044ee:	e000      	b.n	80044f2 <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 80044f0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	2200      	movs	r2, #0
 80044f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80044fa:	2300      	movs	r3, #0
}
 80044fc:	4618      	mov	r0, r3
 80044fe:	3710      	adds	r7, #16
 8004500:	46bd      	mov	sp, r7
 8004502:	bd80      	pop	{r7, pc}

08004504 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004504:	b580      	push	{r7, lr}
 8004506:	b084      	sub	sp, #16
 8004508:	af00      	add	r7, sp, #0
 800450a:	6078      	str	r0, [r7, #4]
 800450c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004514:	2b01      	cmp	r3, #1
 8004516:	d101      	bne.n	800451c <HAL_TIM_ConfigClockSource+0x18>
 8004518:	2302      	movs	r3, #2
 800451a:	e0b3      	b.n	8004684 <HAL_TIM_ConfigClockSource+0x180>
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	2201      	movs	r2, #1
 8004520:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	2202      	movs	r2, #2
 8004528:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	689b      	ldr	r3, [r3, #8]
 8004532:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800453a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004542:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	68fa      	ldr	r2, [r7, #12]
 800454a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800454c:	683b      	ldr	r3, [r7, #0]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004554:	d03e      	beq.n	80045d4 <HAL_TIM_ConfigClockSource+0xd0>
 8004556:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800455a:	f200 8087 	bhi.w	800466c <HAL_TIM_ConfigClockSource+0x168>
 800455e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004562:	f000 8085 	beq.w	8004670 <HAL_TIM_ConfigClockSource+0x16c>
 8004566:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800456a:	d87f      	bhi.n	800466c <HAL_TIM_ConfigClockSource+0x168>
 800456c:	2b70      	cmp	r3, #112	; 0x70
 800456e:	d01a      	beq.n	80045a6 <HAL_TIM_ConfigClockSource+0xa2>
 8004570:	2b70      	cmp	r3, #112	; 0x70
 8004572:	d87b      	bhi.n	800466c <HAL_TIM_ConfigClockSource+0x168>
 8004574:	2b60      	cmp	r3, #96	; 0x60
 8004576:	d050      	beq.n	800461a <HAL_TIM_ConfigClockSource+0x116>
 8004578:	2b60      	cmp	r3, #96	; 0x60
 800457a:	d877      	bhi.n	800466c <HAL_TIM_ConfigClockSource+0x168>
 800457c:	2b50      	cmp	r3, #80	; 0x50
 800457e:	d03c      	beq.n	80045fa <HAL_TIM_ConfigClockSource+0xf6>
 8004580:	2b50      	cmp	r3, #80	; 0x50
 8004582:	d873      	bhi.n	800466c <HAL_TIM_ConfigClockSource+0x168>
 8004584:	2b40      	cmp	r3, #64	; 0x40
 8004586:	d058      	beq.n	800463a <HAL_TIM_ConfigClockSource+0x136>
 8004588:	2b40      	cmp	r3, #64	; 0x40
 800458a:	d86f      	bhi.n	800466c <HAL_TIM_ConfigClockSource+0x168>
 800458c:	2b30      	cmp	r3, #48	; 0x30
 800458e:	d064      	beq.n	800465a <HAL_TIM_ConfigClockSource+0x156>
 8004590:	2b30      	cmp	r3, #48	; 0x30
 8004592:	d86b      	bhi.n	800466c <HAL_TIM_ConfigClockSource+0x168>
 8004594:	2b20      	cmp	r3, #32
 8004596:	d060      	beq.n	800465a <HAL_TIM_ConfigClockSource+0x156>
 8004598:	2b20      	cmp	r3, #32
 800459a:	d867      	bhi.n	800466c <HAL_TIM_ConfigClockSource+0x168>
 800459c:	2b00      	cmp	r3, #0
 800459e:	d05c      	beq.n	800465a <HAL_TIM_ConfigClockSource+0x156>
 80045a0:	2b10      	cmp	r3, #16
 80045a2:	d05a      	beq.n	800465a <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80045a4:	e062      	b.n	800466c <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	6818      	ldr	r0, [r3, #0]
 80045aa:	683b      	ldr	r3, [r7, #0]
 80045ac:	6899      	ldr	r1, [r3, #8]
 80045ae:	683b      	ldr	r3, [r7, #0]
 80045b0:	685a      	ldr	r2, [r3, #4]
 80045b2:	683b      	ldr	r3, [r7, #0]
 80045b4:	68db      	ldr	r3, [r3, #12]
 80045b6:	f000 faee 	bl	8004b96 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	689b      	ldr	r3, [r3, #8]
 80045c0:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80045c8:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	68fa      	ldr	r2, [r7, #12]
 80045d0:	609a      	str	r2, [r3, #8]
      break;
 80045d2:	e04e      	b.n	8004672 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	6818      	ldr	r0, [r3, #0]
 80045d8:	683b      	ldr	r3, [r7, #0]
 80045da:	6899      	ldr	r1, [r3, #8]
 80045dc:	683b      	ldr	r3, [r7, #0]
 80045de:	685a      	ldr	r2, [r3, #4]
 80045e0:	683b      	ldr	r3, [r7, #0]
 80045e2:	68db      	ldr	r3, [r3, #12]
 80045e4:	f000 fad7 	bl	8004b96 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	689a      	ldr	r2, [r3, #8]
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80045f6:	609a      	str	r2, [r3, #8]
      break;
 80045f8:	e03b      	b.n	8004672 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	6818      	ldr	r0, [r3, #0]
 80045fe:	683b      	ldr	r3, [r7, #0]
 8004600:	6859      	ldr	r1, [r3, #4]
 8004602:	683b      	ldr	r3, [r7, #0]
 8004604:	68db      	ldr	r3, [r3, #12]
 8004606:	461a      	mov	r2, r3
 8004608:	f000 fa4e 	bl	8004aa8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	2150      	movs	r1, #80	; 0x50
 8004612:	4618      	mov	r0, r3
 8004614:	f000 faa5 	bl	8004b62 <TIM_ITRx_SetConfig>
      break;
 8004618:	e02b      	b.n	8004672 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	6818      	ldr	r0, [r3, #0]
 800461e:	683b      	ldr	r3, [r7, #0]
 8004620:	6859      	ldr	r1, [r3, #4]
 8004622:	683b      	ldr	r3, [r7, #0]
 8004624:	68db      	ldr	r3, [r3, #12]
 8004626:	461a      	mov	r2, r3
 8004628:	f000 fa6c 	bl	8004b04 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	2160      	movs	r1, #96	; 0x60
 8004632:	4618      	mov	r0, r3
 8004634:	f000 fa95 	bl	8004b62 <TIM_ITRx_SetConfig>
      break;
 8004638:	e01b      	b.n	8004672 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	6818      	ldr	r0, [r3, #0]
 800463e:	683b      	ldr	r3, [r7, #0]
 8004640:	6859      	ldr	r1, [r3, #4]
 8004642:	683b      	ldr	r3, [r7, #0]
 8004644:	68db      	ldr	r3, [r3, #12]
 8004646:	461a      	mov	r2, r3
 8004648:	f000 fa2e 	bl	8004aa8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	2140      	movs	r1, #64	; 0x40
 8004652:	4618      	mov	r0, r3
 8004654:	f000 fa85 	bl	8004b62 <TIM_ITRx_SetConfig>
      break;
 8004658:	e00b      	b.n	8004672 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681a      	ldr	r2, [r3, #0]
 800465e:	683b      	ldr	r3, [r7, #0]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	4619      	mov	r1, r3
 8004664:	4610      	mov	r0, r2
 8004666:	f000 fa7c 	bl	8004b62 <TIM_ITRx_SetConfig>
        break;
 800466a:	e002      	b.n	8004672 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800466c:	bf00      	nop
 800466e:	e000      	b.n	8004672 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8004670:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	2201      	movs	r2, #1
 8004676:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	2200      	movs	r2, #0
 800467e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004682:	2300      	movs	r3, #0
}
 8004684:	4618      	mov	r0, r3
 8004686:	3710      	adds	r7, #16
 8004688:	46bd      	mov	sp, r7
 800468a:	bd80      	pop	{r7, pc}

0800468c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800468c:	b480      	push	{r7}
 800468e:	b083      	sub	sp, #12
 8004690:	af00      	add	r7, sp, #0
 8004692:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004694:	bf00      	nop
 8004696:	370c      	adds	r7, #12
 8004698:	46bd      	mov	sp, r7
 800469a:	bc80      	pop	{r7}
 800469c:	4770      	bx	lr

0800469e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800469e:	b480      	push	{r7}
 80046a0:	b083      	sub	sp, #12
 80046a2:	af00      	add	r7, sp, #0
 80046a4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80046a6:	bf00      	nop
 80046a8:	370c      	adds	r7, #12
 80046aa:	46bd      	mov	sp, r7
 80046ac:	bc80      	pop	{r7}
 80046ae:	4770      	bx	lr

080046b0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80046b0:	b480      	push	{r7}
 80046b2:	b083      	sub	sp, #12
 80046b4:	af00      	add	r7, sp, #0
 80046b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80046b8:	bf00      	nop
 80046ba:	370c      	adds	r7, #12
 80046bc:	46bd      	mov	sp, r7
 80046be:	bc80      	pop	{r7}
 80046c0:	4770      	bx	lr

080046c2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80046c2:	b480      	push	{r7}
 80046c4:	b083      	sub	sp, #12
 80046c6:	af00      	add	r7, sp, #0
 80046c8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80046ca:	bf00      	nop
 80046cc:	370c      	adds	r7, #12
 80046ce:	46bd      	mov	sp, r7
 80046d0:	bc80      	pop	{r7}
 80046d2:	4770      	bx	lr

080046d4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80046d4:	b480      	push	{r7}
 80046d6:	b085      	sub	sp, #20
 80046d8:	af00      	add	r7, sp, #0
 80046da:	6078      	str	r0, [r7, #4]
 80046dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	4a29      	ldr	r2, [pc, #164]	; (800478c <TIM_Base_SetConfig+0xb8>)
 80046e8:	4293      	cmp	r3, r2
 80046ea:	d00b      	beq.n	8004704 <TIM_Base_SetConfig+0x30>
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80046f2:	d007      	beq.n	8004704 <TIM_Base_SetConfig+0x30>
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	4a26      	ldr	r2, [pc, #152]	; (8004790 <TIM_Base_SetConfig+0xbc>)
 80046f8:	4293      	cmp	r3, r2
 80046fa:	d003      	beq.n	8004704 <TIM_Base_SetConfig+0x30>
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	4a25      	ldr	r2, [pc, #148]	; (8004794 <TIM_Base_SetConfig+0xc0>)
 8004700:	4293      	cmp	r3, r2
 8004702:	d108      	bne.n	8004716 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800470a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800470c:	683b      	ldr	r3, [r7, #0]
 800470e:	685b      	ldr	r3, [r3, #4]
 8004710:	68fa      	ldr	r2, [r7, #12]
 8004712:	4313      	orrs	r3, r2
 8004714:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	4a1c      	ldr	r2, [pc, #112]	; (800478c <TIM_Base_SetConfig+0xb8>)
 800471a:	4293      	cmp	r3, r2
 800471c:	d00b      	beq.n	8004736 <TIM_Base_SetConfig+0x62>
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004724:	d007      	beq.n	8004736 <TIM_Base_SetConfig+0x62>
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	4a19      	ldr	r2, [pc, #100]	; (8004790 <TIM_Base_SetConfig+0xbc>)
 800472a:	4293      	cmp	r3, r2
 800472c:	d003      	beq.n	8004736 <TIM_Base_SetConfig+0x62>
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	4a18      	ldr	r2, [pc, #96]	; (8004794 <TIM_Base_SetConfig+0xc0>)
 8004732:	4293      	cmp	r3, r2
 8004734:	d108      	bne.n	8004748 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800473c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800473e:	683b      	ldr	r3, [r7, #0]
 8004740:	68db      	ldr	r3, [r3, #12]
 8004742:	68fa      	ldr	r2, [r7, #12]
 8004744:	4313      	orrs	r3, r2
 8004746:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800474e:	683b      	ldr	r3, [r7, #0]
 8004750:	695b      	ldr	r3, [r3, #20]
 8004752:	4313      	orrs	r3, r2
 8004754:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	68fa      	ldr	r2, [r7, #12]
 800475a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800475c:	683b      	ldr	r3, [r7, #0]
 800475e:	689a      	ldr	r2, [r3, #8]
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004764:	683b      	ldr	r3, [r7, #0]
 8004766:	681a      	ldr	r2, [r3, #0]
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	4a07      	ldr	r2, [pc, #28]	; (800478c <TIM_Base_SetConfig+0xb8>)
 8004770:	4293      	cmp	r3, r2
 8004772:	d103      	bne.n	800477c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004774:	683b      	ldr	r3, [r7, #0]
 8004776:	691a      	ldr	r2, [r3, #16]
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	2201      	movs	r2, #1
 8004780:	615a      	str	r2, [r3, #20]
}
 8004782:	bf00      	nop
 8004784:	3714      	adds	r7, #20
 8004786:	46bd      	mov	sp, r7
 8004788:	bc80      	pop	{r7}
 800478a:	4770      	bx	lr
 800478c:	40012c00 	.word	0x40012c00
 8004790:	40000400 	.word	0x40000400
 8004794:	40000800 	.word	0x40000800

08004798 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004798:	b480      	push	{r7}
 800479a:	b087      	sub	sp, #28
 800479c:	af00      	add	r7, sp, #0
 800479e:	6078      	str	r0, [r7, #4]
 80047a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	6a1b      	ldr	r3, [r3, #32]
 80047a6:	f023 0201 	bic.w	r2, r3, #1
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	6a1b      	ldr	r3, [r3, #32]
 80047b2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	685b      	ldr	r3, [r3, #4]
 80047b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	699b      	ldr	r3, [r3, #24]
 80047be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80047c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	f023 0303 	bic.w	r3, r3, #3
 80047ce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80047d0:	683b      	ldr	r3, [r7, #0]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	68fa      	ldr	r2, [r7, #12]
 80047d6:	4313      	orrs	r3, r2
 80047d8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80047da:	697b      	ldr	r3, [r7, #20]
 80047dc:	f023 0302 	bic.w	r3, r3, #2
 80047e0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80047e2:	683b      	ldr	r3, [r7, #0]
 80047e4:	689b      	ldr	r3, [r3, #8]
 80047e6:	697a      	ldr	r2, [r7, #20]
 80047e8:	4313      	orrs	r3, r2
 80047ea:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	4a1c      	ldr	r2, [pc, #112]	; (8004860 <TIM_OC1_SetConfig+0xc8>)
 80047f0:	4293      	cmp	r3, r2
 80047f2:	d10c      	bne.n	800480e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80047f4:	697b      	ldr	r3, [r7, #20]
 80047f6:	f023 0308 	bic.w	r3, r3, #8
 80047fa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80047fc:	683b      	ldr	r3, [r7, #0]
 80047fe:	68db      	ldr	r3, [r3, #12]
 8004800:	697a      	ldr	r2, [r7, #20]
 8004802:	4313      	orrs	r3, r2
 8004804:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004806:	697b      	ldr	r3, [r7, #20]
 8004808:	f023 0304 	bic.w	r3, r3, #4
 800480c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	4a13      	ldr	r2, [pc, #76]	; (8004860 <TIM_OC1_SetConfig+0xc8>)
 8004812:	4293      	cmp	r3, r2
 8004814:	d111      	bne.n	800483a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004816:	693b      	ldr	r3, [r7, #16]
 8004818:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800481c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800481e:	693b      	ldr	r3, [r7, #16]
 8004820:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004824:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004826:	683b      	ldr	r3, [r7, #0]
 8004828:	695b      	ldr	r3, [r3, #20]
 800482a:	693a      	ldr	r2, [r7, #16]
 800482c:	4313      	orrs	r3, r2
 800482e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004830:	683b      	ldr	r3, [r7, #0]
 8004832:	699b      	ldr	r3, [r3, #24]
 8004834:	693a      	ldr	r2, [r7, #16]
 8004836:	4313      	orrs	r3, r2
 8004838:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	693a      	ldr	r2, [r7, #16]
 800483e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	68fa      	ldr	r2, [r7, #12]
 8004844:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004846:	683b      	ldr	r3, [r7, #0]
 8004848:	685a      	ldr	r2, [r3, #4]
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	697a      	ldr	r2, [r7, #20]
 8004852:	621a      	str	r2, [r3, #32]
}
 8004854:	bf00      	nop
 8004856:	371c      	adds	r7, #28
 8004858:	46bd      	mov	sp, r7
 800485a:	bc80      	pop	{r7}
 800485c:	4770      	bx	lr
 800485e:	bf00      	nop
 8004860:	40012c00 	.word	0x40012c00

08004864 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004864:	b480      	push	{r7}
 8004866:	b087      	sub	sp, #28
 8004868:	af00      	add	r7, sp, #0
 800486a:	6078      	str	r0, [r7, #4]
 800486c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	6a1b      	ldr	r3, [r3, #32]
 8004872:	f023 0210 	bic.w	r2, r3, #16
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	6a1b      	ldr	r3, [r3, #32]
 800487e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	685b      	ldr	r3, [r3, #4]
 8004884:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	699b      	ldr	r3, [r3, #24]
 800488a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004892:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800489a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800489c:	683b      	ldr	r3, [r7, #0]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	021b      	lsls	r3, r3, #8
 80048a2:	68fa      	ldr	r2, [r7, #12]
 80048a4:	4313      	orrs	r3, r2
 80048a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80048a8:	697b      	ldr	r3, [r7, #20]
 80048aa:	f023 0320 	bic.w	r3, r3, #32
 80048ae:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80048b0:	683b      	ldr	r3, [r7, #0]
 80048b2:	689b      	ldr	r3, [r3, #8]
 80048b4:	011b      	lsls	r3, r3, #4
 80048b6:	697a      	ldr	r2, [r7, #20]
 80048b8:	4313      	orrs	r3, r2
 80048ba:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	4a1d      	ldr	r2, [pc, #116]	; (8004934 <TIM_OC2_SetConfig+0xd0>)
 80048c0:	4293      	cmp	r3, r2
 80048c2:	d10d      	bne.n	80048e0 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80048c4:	697b      	ldr	r3, [r7, #20]
 80048c6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80048ca:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80048cc:	683b      	ldr	r3, [r7, #0]
 80048ce:	68db      	ldr	r3, [r3, #12]
 80048d0:	011b      	lsls	r3, r3, #4
 80048d2:	697a      	ldr	r2, [r7, #20]
 80048d4:	4313      	orrs	r3, r2
 80048d6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80048d8:	697b      	ldr	r3, [r7, #20]
 80048da:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80048de:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	4a14      	ldr	r2, [pc, #80]	; (8004934 <TIM_OC2_SetConfig+0xd0>)
 80048e4:	4293      	cmp	r3, r2
 80048e6:	d113      	bne.n	8004910 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80048e8:	693b      	ldr	r3, [r7, #16]
 80048ea:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80048ee:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80048f0:	693b      	ldr	r3, [r7, #16]
 80048f2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80048f6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80048f8:	683b      	ldr	r3, [r7, #0]
 80048fa:	695b      	ldr	r3, [r3, #20]
 80048fc:	009b      	lsls	r3, r3, #2
 80048fe:	693a      	ldr	r2, [r7, #16]
 8004900:	4313      	orrs	r3, r2
 8004902:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004904:	683b      	ldr	r3, [r7, #0]
 8004906:	699b      	ldr	r3, [r3, #24]
 8004908:	009b      	lsls	r3, r3, #2
 800490a:	693a      	ldr	r2, [r7, #16]
 800490c:	4313      	orrs	r3, r2
 800490e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	693a      	ldr	r2, [r7, #16]
 8004914:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	68fa      	ldr	r2, [r7, #12]
 800491a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800491c:	683b      	ldr	r3, [r7, #0]
 800491e:	685a      	ldr	r2, [r3, #4]
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	697a      	ldr	r2, [r7, #20]
 8004928:	621a      	str	r2, [r3, #32]
}
 800492a:	bf00      	nop
 800492c:	371c      	adds	r7, #28
 800492e:	46bd      	mov	sp, r7
 8004930:	bc80      	pop	{r7}
 8004932:	4770      	bx	lr
 8004934:	40012c00 	.word	0x40012c00

08004938 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004938:	b480      	push	{r7}
 800493a:	b087      	sub	sp, #28
 800493c:	af00      	add	r7, sp, #0
 800493e:	6078      	str	r0, [r7, #4]
 8004940:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	6a1b      	ldr	r3, [r3, #32]
 8004946:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	6a1b      	ldr	r3, [r3, #32]
 8004952:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	685b      	ldr	r3, [r3, #4]
 8004958:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	69db      	ldr	r3, [r3, #28]
 800495e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004966:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	f023 0303 	bic.w	r3, r3, #3
 800496e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004970:	683b      	ldr	r3, [r7, #0]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	68fa      	ldr	r2, [r7, #12]
 8004976:	4313      	orrs	r3, r2
 8004978:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800497a:	697b      	ldr	r3, [r7, #20]
 800497c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004980:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004982:	683b      	ldr	r3, [r7, #0]
 8004984:	689b      	ldr	r3, [r3, #8]
 8004986:	021b      	lsls	r3, r3, #8
 8004988:	697a      	ldr	r2, [r7, #20]
 800498a:	4313      	orrs	r3, r2
 800498c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	4a1d      	ldr	r2, [pc, #116]	; (8004a08 <TIM_OC3_SetConfig+0xd0>)
 8004992:	4293      	cmp	r3, r2
 8004994:	d10d      	bne.n	80049b2 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004996:	697b      	ldr	r3, [r7, #20]
 8004998:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800499c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800499e:	683b      	ldr	r3, [r7, #0]
 80049a0:	68db      	ldr	r3, [r3, #12]
 80049a2:	021b      	lsls	r3, r3, #8
 80049a4:	697a      	ldr	r2, [r7, #20]
 80049a6:	4313      	orrs	r3, r2
 80049a8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80049aa:	697b      	ldr	r3, [r7, #20]
 80049ac:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80049b0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	4a14      	ldr	r2, [pc, #80]	; (8004a08 <TIM_OC3_SetConfig+0xd0>)
 80049b6:	4293      	cmp	r3, r2
 80049b8:	d113      	bne.n	80049e2 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80049ba:	693b      	ldr	r3, [r7, #16]
 80049bc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80049c0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80049c2:	693b      	ldr	r3, [r7, #16]
 80049c4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80049c8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80049ca:	683b      	ldr	r3, [r7, #0]
 80049cc:	695b      	ldr	r3, [r3, #20]
 80049ce:	011b      	lsls	r3, r3, #4
 80049d0:	693a      	ldr	r2, [r7, #16]
 80049d2:	4313      	orrs	r3, r2
 80049d4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80049d6:	683b      	ldr	r3, [r7, #0]
 80049d8:	699b      	ldr	r3, [r3, #24]
 80049da:	011b      	lsls	r3, r3, #4
 80049dc:	693a      	ldr	r2, [r7, #16]
 80049de:	4313      	orrs	r3, r2
 80049e0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	693a      	ldr	r2, [r7, #16]
 80049e6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	68fa      	ldr	r2, [r7, #12]
 80049ec:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80049ee:	683b      	ldr	r3, [r7, #0]
 80049f0:	685a      	ldr	r2, [r3, #4]
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	697a      	ldr	r2, [r7, #20]
 80049fa:	621a      	str	r2, [r3, #32]
}
 80049fc:	bf00      	nop
 80049fe:	371c      	adds	r7, #28
 8004a00:	46bd      	mov	sp, r7
 8004a02:	bc80      	pop	{r7}
 8004a04:	4770      	bx	lr
 8004a06:	bf00      	nop
 8004a08:	40012c00 	.word	0x40012c00

08004a0c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004a0c:	b480      	push	{r7}
 8004a0e:	b087      	sub	sp, #28
 8004a10:	af00      	add	r7, sp, #0
 8004a12:	6078      	str	r0, [r7, #4]
 8004a14:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	6a1b      	ldr	r3, [r3, #32]
 8004a1a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	6a1b      	ldr	r3, [r3, #32]
 8004a26:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	685b      	ldr	r3, [r3, #4]
 8004a2c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	69db      	ldr	r3, [r3, #28]
 8004a32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004a3a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004a42:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004a44:	683b      	ldr	r3, [r7, #0]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	021b      	lsls	r3, r3, #8
 8004a4a:	68fa      	ldr	r2, [r7, #12]
 8004a4c:	4313      	orrs	r3, r2
 8004a4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004a50:	693b      	ldr	r3, [r7, #16]
 8004a52:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004a56:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004a58:	683b      	ldr	r3, [r7, #0]
 8004a5a:	689b      	ldr	r3, [r3, #8]
 8004a5c:	031b      	lsls	r3, r3, #12
 8004a5e:	693a      	ldr	r2, [r7, #16]
 8004a60:	4313      	orrs	r3, r2
 8004a62:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	4a0f      	ldr	r2, [pc, #60]	; (8004aa4 <TIM_OC4_SetConfig+0x98>)
 8004a68:	4293      	cmp	r3, r2
 8004a6a:	d109      	bne.n	8004a80 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004a6c:	697b      	ldr	r3, [r7, #20]
 8004a6e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004a72:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004a74:	683b      	ldr	r3, [r7, #0]
 8004a76:	695b      	ldr	r3, [r3, #20]
 8004a78:	019b      	lsls	r3, r3, #6
 8004a7a:	697a      	ldr	r2, [r7, #20]
 8004a7c:	4313      	orrs	r3, r2
 8004a7e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	697a      	ldr	r2, [r7, #20]
 8004a84:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	68fa      	ldr	r2, [r7, #12]
 8004a8a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004a8c:	683b      	ldr	r3, [r7, #0]
 8004a8e:	685a      	ldr	r2, [r3, #4]
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	693a      	ldr	r2, [r7, #16]
 8004a98:	621a      	str	r2, [r3, #32]
}
 8004a9a:	bf00      	nop
 8004a9c:	371c      	adds	r7, #28
 8004a9e:	46bd      	mov	sp, r7
 8004aa0:	bc80      	pop	{r7}
 8004aa2:	4770      	bx	lr
 8004aa4:	40012c00 	.word	0x40012c00

08004aa8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004aa8:	b480      	push	{r7}
 8004aaa:	b087      	sub	sp, #28
 8004aac:	af00      	add	r7, sp, #0
 8004aae:	60f8      	str	r0, [r7, #12]
 8004ab0:	60b9      	str	r1, [r7, #8]
 8004ab2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	6a1b      	ldr	r3, [r3, #32]
 8004ab8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	6a1b      	ldr	r3, [r3, #32]
 8004abe:	f023 0201 	bic.w	r2, r3, #1
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	699b      	ldr	r3, [r3, #24]
 8004aca:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004acc:	693b      	ldr	r3, [r7, #16]
 8004ace:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004ad2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	011b      	lsls	r3, r3, #4
 8004ad8:	693a      	ldr	r2, [r7, #16]
 8004ada:	4313      	orrs	r3, r2
 8004adc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004ade:	697b      	ldr	r3, [r7, #20]
 8004ae0:	f023 030a 	bic.w	r3, r3, #10
 8004ae4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004ae6:	697a      	ldr	r2, [r7, #20]
 8004ae8:	68bb      	ldr	r3, [r7, #8]
 8004aea:	4313      	orrs	r3, r2
 8004aec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	693a      	ldr	r2, [r7, #16]
 8004af2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	697a      	ldr	r2, [r7, #20]
 8004af8:	621a      	str	r2, [r3, #32]
}
 8004afa:	bf00      	nop
 8004afc:	371c      	adds	r7, #28
 8004afe:	46bd      	mov	sp, r7
 8004b00:	bc80      	pop	{r7}
 8004b02:	4770      	bx	lr

08004b04 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004b04:	b480      	push	{r7}
 8004b06:	b087      	sub	sp, #28
 8004b08:	af00      	add	r7, sp, #0
 8004b0a:	60f8      	str	r0, [r7, #12]
 8004b0c:	60b9      	str	r1, [r7, #8]
 8004b0e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	6a1b      	ldr	r3, [r3, #32]
 8004b14:	f023 0210 	bic.w	r2, r3, #16
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	699b      	ldr	r3, [r3, #24]
 8004b20:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	6a1b      	ldr	r3, [r3, #32]
 8004b26:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004b28:	697b      	ldr	r3, [r7, #20]
 8004b2a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004b2e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	031b      	lsls	r3, r3, #12
 8004b34:	697a      	ldr	r2, [r7, #20]
 8004b36:	4313      	orrs	r3, r2
 8004b38:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004b3a:	693b      	ldr	r3, [r7, #16]
 8004b3c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004b40:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004b42:	68bb      	ldr	r3, [r7, #8]
 8004b44:	011b      	lsls	r3, r3, #4
 8004b46:	693a      	ldr	r2, [r7, #16]
 8004b48:	4313      	orrs	r3, r2
 8004b4a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	697a      	ldr	r2, [r7, #20]
 8004b50:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	693a      	ldr	r2, [r7, #16]
 8004b56:	621a      	str	r2, [r3, #32]
}
 8004b58:	bf00      	nop
 8004b5a:	371c      	adds	r7, #28
 8004b5c:	46bd      	mov	sp, r7
 8004b5e:	bc80      	pop	{r7}
 8004b60:	4770      	bx	lr

08004b62 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004b62:	b480      	push	{r7}
 8004b64:	b085      	sub	sp, #20
 8004b66:	af00      	add	r7, sp, #0
 8004b68:	6078      	str	r0, [r7, #4]
 8004b6a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	689b      	ldr	r3, [r3, #8]
 8004b70:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004b78:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004b7a:	683a      	ldr	r2, [r7, #0]
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	4313      	orrs	r3, r2
 8004b80:	f043 0307 	orr.w	r3, r3, #7
 8004b84:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	68fa      	ldr	r2, [r7, #12]
 8004b8a:	609a      	str	r2, [r3, #8]
}
 8004b8c:	bf00      	nop
 8004b8e:	3714      	adds	r7, #20
 8004b90:	46bd      	mov	sp, r7
 8004b92:	bc80      	pop	{r7}
 8004b94:	4770      	bx	lr

08004b96 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004b96:	b480      	push	{r7}
 8004b98:	b087      	sub	sp, #28
 8004b9a:	af00      	add	r7, sp, #0
 8004b9c:	60f8      	str	r0, [r7, #12]
 8004b9e:	60b9      	str	r1, [r7, #8]
 8004ba0:	607a      	str	r2, [r7, #4]
 8004ba2:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	689b      	ldr	r3, [r3, #8]
 8004ba8:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004baa:	697b      	ldr	r3, [r7, #20]
 8004bac:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004bb0:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004bb2:	683b      	ldr	r3, [r7, #0]
 8004bb4:	021a      	lsls	r2, r3, #8
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	431a      	orrs	r2, r3
 8004bba:	68bb      	ldr	r3, [r7, #8]
 8004bbc:	4313      	orrs	r3, r2
 8004bbe:	697a      	ldr	r2, [r7, #20]
 8004bc0:	4313      	orrs	r3, r2
 8004bc2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	697a      	ldr	r2, [r7, #20]
 8004bc8:	609a      	str	r2, [r3, #8]
}
 8004bca:	bf00      	nop
 8004bcc:	371c      	adds	r7, #28
 8004bce:	46bd      	mov	sp, r7
 8004bd0:	bc80      	pop	{r7}
 8004bd2:	4770      	bx	lr

08004bd4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004bd4:	b480      	push	{r7}
 8004bd6:	b087      	sub	sp, #28
 8004bd8:	af00      	add	r7, sp, #0
 8004bda:	60f8      	str	r0, [r7, #12]
 8004bdc:	60b9      	str	r1, [r7, #8]
 8004bde:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004be0:	68bb      	ldr	r3, [r7, #8]
 8004be2:	f003 031f 	and.w	r3, r3, #31
 8004be6:	2201      	movs	r2, #1
 8004be8:	fa02 f303 	lsl.w	r3, r2, r3
 8004bec:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	6a1a      	ldr	r2, [r3, #32]
 8004bf2:	697b      	ldr	r3, [r7, #20]
 8004bf4:	43db      	mvns	r3, r3
 8004bf6:	401a      	ands	r2, r3
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	6a1a      	ldr	r2, [r3, #32]
 8004c00:	68bb      	ldr	r3, [r7, #8]
 8004c02:	f003 031f 	and.w	r3, r3, #31
 8004c06:	6879      	ldr	r1, [r7, #4]
 8004c08:	fa01 f303 	lsl.w	r3, r1, r3
 8004c0c:	431a      	orrs	r2, r3
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	621a      	str	r2, [r3, #32]
}
 8004c12:	bf00      	nop
 8004c14:	371c      	adds	r7, #28
 8004c16:	46bd      	mov	sp, r7
 8004c18:	bc80      	pop	{r7}
 8004c1a:	4770      	bx	lr

08004c1c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004c1c:	b480      	push	{r7}
 8004c1e:	b085      	sub	sp, #20
 8004c20:	af00      	add	r7, sp, #0
 8004c22:	6078      	str	r0, [r7, #4]
 8004c24:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004c2c:	2b01      	cmp	r3, #1
 8004c2e:	d101      	bne.n	8004c34 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004c30:	2302      	movs	r3, #2
 8004c32:	e046      	b.n	8004cc2 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	2201      	movs	r2, #1
 8004c38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	2202      	movs	r2, #2
 8004c40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	685b      	ldr	r3, [r3, #4]
 8004c4a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	689b      	ldr	r3, [r3, #8]
 8004c52:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c5a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004c5c:	683b      	ldr	r3, [r7, #0]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	68fa      	ldr	r2, [r7, #12]
 8004c62:	4313      	orrs	r3, r2
 8004c64:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	68fa      	ldr	r2, [r7, #12]
 8004c6c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	4a16      	ldr	r2, [pc, #88]	; (8004ccc <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004c74:	4293      	cmp	r3, r2
 8004c76:	d00e      	beq.n	8004c96 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004c80:	d009      	beq.n	8004c96 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	4a12      	ldr	r2, [pc, #72]	; (8004cd0 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004c88:	4293      	cmp	r3, r2
 8004c8a:	d004      	beq.n	8004c96 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	4a10      	ldr	r2, [pc, #64]	; (8004cd4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004c92:	4293      	cmp	r3, r2
 8004c94:	d10c      	bne.n	8004cb0 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004c96:	68bb      	ldr	r3, [r7, #8]
 8004c98:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004c9c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004c9e:	683b      	ldr	r3, [r7, #0]
 8004ca0:	685b      	ldr	r3, [r3, #4]
 8004ca2:	68ba      	ldr	r2, [r7, #8]
 8004ca4:	4313      	orrs	r3, r2
 8004ca6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	68ba      	ldr	r2, [r7, #8]
 8004cae:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	2201      	movs	r2, #1
 8004cb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	2200      	movs	r2, #0
 8004cbc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004cc0:	2300      	movs	r3, #0
}
 8004cc2:	4618      	mov	r0, r3
 8004cc4:	3714      	adds	r7, #20
 8004cc6:	46bd      	mov	sp, r7
 8004cc8:	bc80      	pop	{r7}
 8004cca:	4770      	bx	lr
 8004ccc:	40012c00 	.word	0x40012c00
 8004cd0:	40000400 	.word	0x40000400
 8004cd4:	40000800 	.word	0x40000800

08004cd8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004cd8:	b480      	push	{r7}
 8004cda:	b083      	sub	sp, #12
 8004cdc:	af00      	add	r7, sp, #0
 8004cde:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004ce0:	bf00      	nop
 8004ce2:	370c      	adds	r7, #12
 8004ce4:	46bd      	mov	sp, r7
 8004ce6:	bc80      	pop	{r7}
 8004ce8:	4770      	bx	lr

08004cea <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004cea:	b480      	push	{r7}
 8004cec:	b083      	sub	sp, #12
 8004cee:	af00      	add	r7, sp, #0
 8004cf0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004cf2:	bf00      	nop
 8004cf4:	370c      	adds	r7, #12
 8004cf6:	46bd      	mov	sp, r7
 8004cf8:	bc80      	pop	{r7}
 8004cfa:	4770      	bx	lr

08004cfc <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8004cfc:	b480      	push	{r7}
 8004cfe:	b085      	sub	sp, #20
 8004d00:	af00      	add	r7, sp, #0
 8004d02:	4603      	mov	r3, r0
 8004d04:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8004d06:	2300      	movs	r3, #0
 8004d08:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8004d0a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004d0e:	2b84      	cmp	r3, #132	; 0x84
 8004d10:	d005      	beq.n	8004d1e <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8004d12:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	4413      	add	r3, r2
 8004d1a:	3303      	adds	r3, #3
 8004d1c:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8004d1e:	68fb      	ldr	r3, [r7, #12]
}
 8004d20:	4618      	mov	r0, r3
 8004d22:	3714      	adds	r7, #20
 8004d24:	46bd      	mov	sp, r7
 8004d26:	bc80      	pop	{r7}
 8004d28:	4770      	bx	lr

08004d2a <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8004d2a:	b580      	push	{r7, lr}
 8004d2c:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8004d2e:	f000 ff1d 	bl	8005b6c <vTaskStartScheduler>
  
  return osOK;
 8004d32:	2300      	movs	r3, #0
}
 8004d34:	4618      	mov	r0, r3
 8004d36:	bd80      	pop	{r7, pc}

08004d38 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8004d38:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004d3a:	b089      	sub	sp, #36	; 0x24
 8004d3c:	af04      	add	r7, sp, #16
 8004d3e:	6078      	str	r0, [r7, #4]
 8004d40:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	695b      	ldr	r3, [r3, #20]
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d020      	beq.n	8004d8c <osThreadCreate+0x54>
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	699b      	ldr	r3, [r3, #24]
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d01c      	beq.n	8004d8c <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	685c      	ldr	r4, [r3, #4]
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681d      	ldr	r5, [r3, #0]
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	691e      	ldr	r6, [r3, #16]
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8004d64:	4618      	mov	r0, r3
 8004d66:	f7ff ffc9 	bl	8004cfc <makeFreeRtosPriority>
 8004d6a:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	695b      	ldr	r3, [r3, #20]
 8004d70:	687a      	ldr	r2, [r7, #4]
 8004d72:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004d74:	9202      	str	r2, [sp, #8]
 8004d76:	9301      	str	r3, [sp, #4]
 8004d78:	9100      	str	r1, [sp, #0]
 8004d7a:	683b      	ldr	r3, [r7, #0]
 8004d7c:	4632      	mov	r2, r6
 8004d7e:	4629      	mov	r1, r5
 8004d80:	4620      	mov	r0, r4
 8004d82:	f000 fd35 	bl	80057f0 <xTaskCreateStatic>
 8004d86:	4603      	mov	r3, r0
 8004d88:	60fb      	str	r3, [r7, #12]
 8004d8a:	e01c      	b.n	8004dc6 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	685c      	ldr	r4, [r3, #4]
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004d98:	b29e      	uxth	r6, r3
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8004da0:	4618      	mov	r0, r3
 8004da2:	f7ff ffab 	bl	8004cfc <makeFreeRtosPriority>
 8004da6:	4602      	mov	r2, r0
 8004da8:	f107 030c 	add.w	r3, r7, #12
 8004dac:	9301      	str	r3, [sp, #4]
 8004dae:	9200      	str	r2, [sp, #0]
 8004db0:	683b      	ldr	r3, [r7, #0]
 8004db2:	4632      	mov	r2, r6
 8004db4:	4629      	mov	r1, r5
 8004db6:	4620      	mov	r0, r4
 8004db8:	f000 fd76 	bl	80058a8 <xTaskCreate>
 8004dbc:	4603      	mov	r3, r0
 8004dbe:	2b01      	cmp	r3, #1
 8004dc0:	d001      	beq.n	8004dc6 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8004dc2:	2300      	movs	r3, #0
 8004dc4:	e000      	b.n	8004dc8 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8004dc6:	68fb      	ldr	r3, [r7, #12]
}
 8004dc8:	4618      	mov	r0, r3
 8004dca:	3714      	adds	r7, #20
 8004dcc:	46bd      	mov	sp, r7
 8004dce:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004dd0 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8004dd0:	b580      	push	{r7, lr}
 8004dd2:	b084      	sub	sp, #16
 8004dd4:	af00      	add	r7, sp, #0
 8004dd6:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d001      	beq.n	8004de6 <osDelay+0x16>
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	e000      	b.n	8004de8 <osDelay+0x18>
 8004de6:	2301      	movs	r3, #1
 8004de8:	4618      	mov	r0, r3
 8004dea:	f000 fe8b 	bl	8005b04 <vTaskDelay>
  
  return osOK;
 8004dee:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8004df0:	4618      	mov	r0, r3
 8004df2:	3710      	adds	r7, #16
 8004df4:	46bd      	mov	sp, r7
 8004df6:	bd80      	pop	{r7, pc}

08004df8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004df8:	b480      	push	{r7}
 8004dfa:	b083      	sub	sp, #12
 8004dfc:	af00      	add	r7, sp, #0
 8004dfe:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	f103 0208 	add.w	r2, r3, #8
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	f04f 32ff 	mov.w	r2, #4294967295
 8004e10:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	f103 0208 	add.w	r2, r3, #8
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	f103 0208 	add.w	r2, r3, #8
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	2200      	movs	r2, #0
 8004e2a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004e2c:	bf00      	nop
 8004e2e:	370c      	adds	r7, #12
 8004e30:	46bd      	mov	sp, r7
 8004e32:	bc80      	pop	{r7}
 8004e34:	4770      	bx	lr

08004e36 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004e36:	b480      	push	{r7}
 8004e38:	b083      	sub	sp, #12
 8004e3a:	af00      	add	r7, sp, #0
 8004e3c:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	2200      	movs	r2, #0
 8004e42:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004e44:	bf00      	nop
 8004e46:	370c      	adds	r7, #12
 8004e48:	46bd      	mov	sp, r7
 8004e4a:	bc80      	pop	{r7}
 8004e4c:	4770      	bx	lr

08004e4e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004e4e:	b480      	push	{r7}
 8004e50:	b085      	sub	sp, #20
 8004e52:	af00      	add	r7, sp, #0
 8004e54:	6078      	str	r0, [r7, #4]
 8004e56:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	685b      	ldr	r3, [r3, #4]
 8004e5c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004e5e:	683b      	ldr	r3, [r7, #0]
 8004e60:	68fa      	ldr	r2, [r7, #12]
 8004e62:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	689a      	ldr	r2, [r3, #8]
 8004e68:	683b      	ldr	r3, [r7, #0]
 8004e6a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	689b      	ldr	r3, [r3, #8]
 8004e70:	683a      	ldr	r2, [r7, #0]
 8004e72:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	683a      	ldr	r2, [r7, #0]
 8004e78:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8004e7a:	683b      	ldr	r3, [r7, #0]
 8004e7c:	687a      	ldr	r2, [r7, #4]
 8004e7e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	1c5a      	adds	r2, r3, #1
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	601a      	str	r2, [r3, #0]
}
 8004e8a:	bf00      	nop
 8004e8c:	3714      	adds	r7, #20
 8004e8e:	46bd      	mov	sp, r7
 8004e90:	bc80      	pop	{r7}
 8004e92:	4770      	bx	lr

08004e94 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004e94:	b480      	push	{r7}
 8004e96:	b085      	sub	sp, #20
 8004e98:	af00      	add	r7, sp, #0
 8004e9a:	6078      	str	r0, [r7, #4]
 8004e9c:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004e9e:	683b      	ldr	r3, [r7, #0]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004ea4:	68bb      	ldr	r3, [r7, #8]
 8004ea6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004eaa:	d103      	bne.n	8004eb4 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	691b      	ldr	r3, [r3, #16]
 8004eb0:	60fb      	str	r3, [r7, #12]
 8004eb2:	e00c      	b.n	8004ece <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	3308      	adds	r3, #8
 8004eb8:	60fb      	str	r3, [r7, #12]
 8004eba:	e002      	b.n	8004ec2 <vListInsert+0x2e>
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	685b      	ldr	r3, [r3, #4]
 8004ec0:	60fb      	str	r3, [r7, #12]
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	685b      	ldr	r3, [r3, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	68ba      	ldr	r2, [r7, #8]
 8004eca:	429a      	cmp	r2, r3
 8004ecc:	d2f6      	bcs.n	8004ebc <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	685a      	ldr	r2, [r3, #4]
 8004ed2:	683b      	ldr	r3, [r7, #0]
 8004ed4:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004ed6:	683b      	ldr	r3, [r7, #0]
 8004ed8:	685b      	ldr	r3, [r3, #4]
 8004eda:	683a      	ldr	r2, [r7, #0]
 8004edc:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004ede:	683b      	ldr	r3, [r7, #0]
 8004ee0:	68fa      	ldr	r2, [r7, #12]
 8004ee2:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	683a      	ldr	r2, [r7, #0]
 8004ee8:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8004eea:	683b      	ldr	r3, [r7, #0]
 8004eec:	687a      	ldr	r2, [r7, #4]
 8004eee:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	1c5a      	adds	r2, r3, #1
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	601a      	str	r2, [r3, #0]
}
 8004efa:	bf00      	nop
 8004efc:	3714      	adds	r7, #20
 8004efe:	46bd      	mov	sp, r7
 8004f00:	bc80      	pop	{r7}
 8004f02:	4770      	bx	lr

08004f04 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004f04:	b480      	push	{r7}
 8004f06:	b085      	sub	sp, #20
 8004f08:	af00      	add	r7, sp, #0
 8004f0a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	691b      	ldr	r3, [r3, #16]
 8004f10:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	685b      	ldr	r3, [r3, #4]
 8004f16:	687a      	ldr	r2, [r7, #4]
 8004f18:	6892      	ldr	r2, [r2, #8]
 8004f1a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	689b      	ldr	r3, [r3, #8]
 8004f20:	687a      	ldr	r2, [r7, #4]
 8004f22:	6852      	ldr	r2, [r2, #4]
 8004f24:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	685b      	ldr	r3, [r3, #4]
 8004f2a:	687a      	ldr	r2, [r7, #4]
 8004f2c:	429a      	cmp	r2, r3
 8004f2e:	d103      	bne.n	8004f38 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	689a      	ldr	r2, [r3, #8]
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	2200      	movs	r2, #0
 8004f3c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	1e5a      	subs	r2, r3, #1
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	681b      	ldr	r3, [r3, #0]
}
 8004f4c:	4618      	mov	r0, r3
 8004f4e:	3714      	adds	r7, #20
 8004f50:	46bd      	mov	sp, r7
 8004f52:	bc80      	pop	{r7}
 8004f54:	4770      	bx	lr
	...

08004f58 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004f58:	b580      	push	{r7, lr}
 8004f5a:	b084      	sub	sp, #16
 8004f5c:	af00      	add	r7, sp, #0
 8004f5e:	6078      	str	r0, [r7, #4]
 8004f60:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d10a      	bne.n	8004f82 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004f6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f70:	f383 8811 	msr	BASEPRI, r3
 8004f74:	f3bf 8f6f 	isb	sy
 8004f78:	f3bf 8f4f 	dsb	sy
 8004f7c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8004f7e:	bf00      	nop
 8004f80:	e7fe      	b.n	8004f80 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8004f82:	f001 fbf3 	bl	800676c <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	681a      	ldr	r2, [r3, #0]
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f8e:	68f9      	ldr	r1, [r7, #12]
 8004f90:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8004f92:	fb01 f303 	mul.w	r3, r1, r3
 8004f96:	441a      	add	r2, r3
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	2200      	movs	r2, #0
 8004fa0:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	681a      	ldr	r2, [r3, #0]
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	681a      	ldr	r2, [r3, #0]
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004fb2:	3b01      	subs	r3, #1
 8004fb4:	68f9      	ldr	r1, [r7, #12]
 8004fb6:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8004fb8:	fb01 f303 	mul.w	r3, r1, r3
 8004fbc:	441a      	add	r2, r3
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	22ff      	movs	r2, #255	; 0xff
 8004fc6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	22ff      	movs	r2, #255	; 0xff
 8004fce:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8004fd2:	683b      	ldr	r3, [r7, #0]
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d114      	bne.n	8005002 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	691b      	ldr	r3, [r3, #16]
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d01a      	beq.n	8005016 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	3310      	adds	r3, #16
 8004fe4:	4618      	mov	r0, r3
 8004fe6:	f001 f807 	bl	8005ff8 <xTaskRemoveFromEventList>
 8004fea:	4603      	mov	r3, r0
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d012      	beq.n	8005016 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004ff0:	4b0c      	ldr	r3, [pc, #48]	; (8005024 <xQueueGenericReset+0xcc>)
 8004ff2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004ff6:	601a      	str	r2, [r3, #0]
 8004ff8:	f3bf 8f4f 	dsb	sy
 8004ffc:	f3bf 8f6f 	isb	sy
 8005000:	e009      	b.n	8005016 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	3310      	adds	r3, #16
 8005006:	4618      	mov	r0, r3
 8005008:	f7ff fef6 	bl	8004df8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	3324      	adds	r3, #36	; 0x24
 8005010:	4618      	mov	r0, r3
 8005012:	f7ff fef1 	bl	8004df8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8005016:	f001 fbd9 	bl	80067cc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800501a:	2301      	movs	r3, #1
}
 800501c:	4618      	mov	r0, r3
 800501e:	3710      	adds	r7, #16
 8005020:	46bd      	mov	sp, r7
 8005022:	bd80      	pop	{r7, pc}
 8005024:	e000ed04 	.word	0xe000ed04

08005028 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8005028:	b580      	push	{r7, lr}
 800502a:	b08a      	sub	sp, #40	; 0x28
 800502c:	af02      	add	r7, sp, #8
 800502e:	60f8      	str	r0, [r7, #12]
 8005030:	60b9      	str	r1, [r7, #8]
 8005032:	4613      	mov	r3, r2
 8005034:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	2b00      	cmp	r3, #0
 800503a:	d10a      	bne.n	8005052 <xQueueGenericCreate+0x2a>
	__asm volatile
 800503c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005040:	f383 8811 	msr	BASEPRI, r3
 8005044:	f3bf 8f6f 	isb	sy
 8005048:	f3bf 8f4f 	dsb	sy
 800504c:	613b      	str	r3, [r7, #16]
}
 800504e:	bf00      	nop
 8005050:	e7fe      	b.n	8005050 <xQueueGenericCreate+0x28>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8005052:	68bb      	ldr	r3, [r7, #8]
 8005054:	2b00      	cmp	r3, #0
 8005056:	d102      	bne.n	800505e <xQueueGenericCreate+0x36>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8005058:	2300      	movs	r3, #0
 800505a:	61fb      	str	r3, [r7, #28]
 800505c:	e004      	b.n	8005068 <xQueueGenericCreate+0x40>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	68ba      	ldr	r2, [r7, #8]
 8005062:	fb02 f303 	mul.w	r3, r2, r3
 8005066:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8005068:	69fb      	ldr	r3, [r7, #28]
 800506a:	3348      	adds	r3, #72	; 0x48
 800506c:	4618      	mov	r0, r3
 800506e:	f001 fc7d 	bl	800696c <pvPortMalloc>
 8005072:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8005074:	69bb      	ldr	r3, [r7, #24]
 8005076:	2b00      	cmp	r3, #0
 8005078:	d00f      	beq.n	800509a <xQueueGenericCreate+0x72>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 800507a:	69bb      	ldr	r3, [r7, #24]
 800507c:	3348      	adds	r3, #72	; 0x48
 800507e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8005080:	69bb      	ldr	r3, [r7, #24]
 8005082:	2200      	movs	r2, #0
 8005084:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005088:	79fa      	ldrb	r2, [r7, #7]
 800508a:	69bb      	ldr	r3, [r7, #24]
 800508c:	9300      	str	r3, [sp, #0]
 800508e:	4613      	mov	r3, r2
 8005090:	697a      	ldr	r2, [r7, #20]
 8005092:	68b9      	ldr	r1, [r7, #8]
 8005094:	68f8      	ldr	r0, [r7, #12]
 8005096:	f000 f805 	bl	80050a4 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 800509a:	69bb      	ldr	r3, [r7, #24]
	}
 800509c:	4618      	mov	r0, r3
 800509e:	3720      	adds	r7, #32
 80050a0:	46bd      	mov	sp, r7
 80050a2:	bd80      	pop	{r7, pc}

080050a4 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80050a4:	b580      	push	{r7, lr}
 80050a6:	b084      	sub	sp, #16
 80050a8:	af00      	add	r7, sp, #0
 80050aa:	60f8      	str	r0, [r7, #12]
 80050ac:	60b9      	str	r1, [r7, #8]
 80050ae:	607a      	str	r2, [r7, #4]
 80050b0:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80050b2:	68bb      	ldr	r3, [r7, #8]
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d103      	bne.n	80050c0 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80050b8:	69bb      	ldr	r3, [r7, #24]
 80050ba:	69ba      	ldr	r2, [r7, #24]
 80050bc:	601a      	str	r2, [r3, #0]
 80050be:	e002      	b.n	80050c6 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80050c0:	69bb      	ldr	r3, [r7, #24]
 80050c2:	687a      	ldr	r2, [r7, #4]
 80050c4:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80050c6:	69bb      	ldr	r3, [r7, #24]
 80050c8:	68fa      	ldr	r2, [r7, #12]
 80050ca:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80050cc:	69bb      	ldr	r3, [r7, #24]
 80050ce:	68ba      	ldr	r2, [r7, #8]
 80050d0:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80050d2:	2101      	movs	r1, #1
 80050d4:	69b8      	ldr	r0, [r7, #24]
 80050d6:	f7ff ff3f 	bl	8004f58 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80050da:	bf00      	nop
 80050dc:	3710      	adds	r7, #16
 80050de:	46bd      	mov	sp, r7
 80050e0:	bd80      	pop	{r7, pc}
	...

080050e4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80050e4:	b580      	push	{r7, lr}
 80050e6:	b08e      	sub	sp, #56	; 0x38
 80050e8:	af00      	add	r7, sp, #0
 80050ea:	60f8      	str	r0, [r7, #12]
 80050ec:	60b9      	str	r1, [r7, #8]
 80050ee:	607a      	str	r2, [r7, #4]
 80050f0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80050f2:	2300      	movs	r3, #0
 80050f4:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80050fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d10a      	bne.n	8005116 <xQueueGenericSend+0x32>
	__asm volatile
 8005100:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005104:	f383 8811 	msr	BASEPRI, r3
 8005108:	f3bf 8f6f 	isb	sy
 800510c:	f3bf 8f4f 	dsb	sy
 8005110:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8005112:	bf00      	nop
 8005114:	e7fe      	b.n	8005114 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005116:	68bb      	ldr	r3, [r7, #8]
 8005118:	2b00      	cmp	r3, #0
 800511a:	d103      	bne.n	8005124 <xQueueGenericSend+0x40>
 800511c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800511e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005120:	2b00      	cmp	r3, #0
 8005122:	d101      	bne.n	8005128 <xQueueGenericSend+0x44>
 8005124:	2301      	movs	r3, #1
 8005126:	e000      	b.n	800512a <xQueueGenericSend+0x46>
 8005128:	2300      	movs	r3, #0
 800512a:	2b00      	cmp	r3, #0
 800512c:	d10a      	bne.n	8005144 <xQueueGenericSend+0x60>
	__asm volatile
 800512e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005132:	f383 8811 	msr	BASEPRI, r3
 8005136:	f3bf 8f6f 	isb	sy
 800513a:	f3bf 8f4f 	dsb	sy
 800513e:	627b      	str	r3, [r7, #36]	; 0x24
}
 8005140:	bf00      	nop
 8005142:	e7fe      	b.n	8005142 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005144:	683b      	ldr	r3, [r7, #0]
 8005146:	2b02      	cmp	r3, #2
 8005148:	d103      	bne.n	8005152 <xQueueGenericSend+0x6e>
 800514a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800514c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800514e:	2b01      	cmp	r3, #1
 8005150:	d101      	bne.n	8005156 <xQueueGenericSend+0x72>
 8005152:	2301      	movs	r3, #1
 8005154:	e000      	b.n	8005158 <xQueueGenericSend+0x74>
 8005156:	2300      	movs	r3, #0
 8005158:	2b00      	cmp	r3, #0
 800515a:	d10a      	bne.n	8005172 <xQueueGenericSend+0x8e>
	__asm volatile
 800515c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005160:	f383 8811 	msr	BASEPRI, r3
 8005164:	f3bf 8f6f 	isb	sy
 8005168:	f3bf 8f4f 	dsb	sy
 800516c:	623b      	str	r3, [r7, #32]
}
 800516e:	bf00      	nop
 8005170:	e7fe      	b.n	8005170 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005172:	f001 f901 	bl	8006378 <xTaskGetSchedulerState>
 8005176:	4603      	mov	r3, r0
 8005178:	2b00      	cmp	r3, #0
 800517a:	d102      	bne.n	8005182 <xQueueGenericSend+0x9e>
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	2b00      	cmp	r3, #0
 8005180:	d101      	bne.n	8005186 <xQueueGenericSend+0xa2>
 8005182:	2301      	movs	r3, #1
 8005184:	e000      	b.n	8005188 <xQueueGenericSend+0xa4>
 8005186:	2300      	movs	r3, #0
 8005188:	2b00      	cmp	r3, #0
 800518a:	d10a      	bne.n	80051a2 <xQueueGenericSend+0xbe>
	__asm volatile
 800518c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005190:	f383 8811 	msr	BASEPRI, r3
 8005194:	f3bf 8f6f 	isb	sy
 8005198:	f3bf 8f4f 	dsb	sy
 800519c:	61fb      	str	r3, [r7, #28]
}
 800519e:	bf00      	nop
 80051a0:	e7fe      	b.n	80051a0 <xQueueGenericSend+0xbc>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80051a2:	f001 fae3 	bl	800676c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80051a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051a8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80051aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80051ae:	429a      	cmp	r2, r3
 80051b0:	d302      	bcc.n	80051b8 <xQueueGenericSend+0xd4>
 80051b2:	683b      	ldr	r3, [r7, #0]
 80051b4:	2b02      	cmp	r3, #2
 80051b6:	d129      	bne.n	800520c <xQueueGenericSend+0x128>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80051b8:	683a      	ldr	r2, [r7, #0]
 80051ba:	68b9      	ldr	r1, [r7, #8]
 80051bc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80051be:	f000 fa07 	bl	80055d0 <prvCopyDataToQueue>
 80051c2:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80051c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d010      	beq.n	80051ee <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80051cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051ce:	3324      	adds	r3, #36	; 0x24
 80051d0:	4618      	mov	r0, r3
 80051d2:	f000 ff11 	bl	8005ff8 <xTaskRemoveFromEventList>
 80051d6:	4603      	mov	r3, r0
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d013      	beq.n	8005204 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80051dc:	4b3f      	ldr	r3, [pc, #252]	; (80052dc <xQueueGenericSend+0x1f8>)
 80051de:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80051e2:	601a      	str	r2, [r3, #0]
 80051e4:	f3bf 8f4f 	dsb	sy
 80051e8:	f3bf 8f6f 	isb	sy
 80051ec:	e00a      	b.n	8005204 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80051ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d007      	beq.n	8005204 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80051f4:	4b39      	ldr	r3, [pc, #228]	; (80052dc <xQueueGenericSend+0x1f8>)
 80051f6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80051fa:	601a      	str	r2, [r3, #0]
 80051fc:	f3bf 8f4f 	dsb	sy
 8005200:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8005204:	f001 fae2 	bl	80067cc <vPortExitCritical>
				return pdPASS;
 8005208:	2301      	movs	r3, #1
 800520a:	e063      	b.n	80052d4 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	2b00      	cmp	r3, #0
 8005210:	d103      	bne.n	800521a <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005212:	f001 fadb 	bl	80067cc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8005216:	2300      	movs	r3, #0
 8005218:	e05c      	b.n	80052d4 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800521a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800521c:	2b00      	cmp	r3, #0
 800521e:	d106      	bne.n	800522e <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005220:	f107 0314 	add.w	r3, r7, #20
 8005224:	4618      	mov	r0, r3
 8005226:	f000 ff49 	bl	80060bc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800522a:	2301      	movs	r3, #1
 800522c:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800522e:	f001 facd 	bl	80067cc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005232:	f000 fcfb 	bl	8005c2c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005236:	f001 fa99 	bl	800676c <vPortEnterCritical>
 800523a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800523c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005240:	b25b      	sxtb	r3, r3
 8005242:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005246:	d103      	bne.n	8005250 <xQueueGenericSend+0x16c>
 8005248:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800524a:	2200      	movs	r2, #0
 800524c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005250:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005252:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005256:	b25b      	sxtb	r3, r3
 8005258:	f1b3 3fff 	cmp.w	r3, #4294967295
 800525c:	d103      	bne.n	8005266 <xQueueGenericSend+0x182>
 800525e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005260:	2200      	movs	r2, #0
 8005262:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005266:	f001 fab1 	bl	80067cc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800526a:	1d3a      	adds	r2, r7, #4
 800526c:	f107 0314 	add.w	r3, r7, #20
 8005270:	4611      	mov	r1, r2
 8005272:	4618      	mov	r0, r3
 8005274:	f000 ff38 	bl	80060e8 <xTaskCheckForTimeOut>
 8005278:	4603      	mov	r3, r0
 800527a:	2b00      	cmp	r3, #0
 800527c:	d124      	bne.n	80052c8 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800527e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005280:	f000 fa9e 	bl	80057c0 <prvIsQueueFull>
 8005284:	4603      	mov	r3, r0
 8005286:	2b00      	cmp	r3, #0
 8005288:	d018      	beq.n	80052bc <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800528a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800528c:	3310      	adds	r3, #16
 800528e:	687a      	ldr	r2, [r7, #4]
 8005290:	4611      	mov	r1, r2
 8005292:	4618      	mov	r0, r3
 8005294:	f000 fe8c 	bl	8005fb0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8005298:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800529a:	f000 fa29 	bl	80056f0 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800529e:	f000 fcd3 	bl	8005c48 <xTaskResumeAll>
 80052a2:	4603      	mov	r3, r0
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	f47f af7c 	bne.w	80051a2 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 80052aa:	4b0c      	ldr	r3, [pc, #48]	; (80052dc <xQueueGenericSend+0x1f8>)
 80052ac:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80052b0:	601a      	str	r2, [r3, #0]
 80052b2:	f3bf 8f4f 	dsb	sy
 80052b6:	f3bf 8f6f 	isb	sy
 80052ba:	e772      	b.n	80051a2 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80052bc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80052be:	f000 fa17 	bl	80056f0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80052c2:	f000 fcc1 	bl	8005c48 <xTaskResumeAll>
 80052c6:	e76c      	b.n	80051a2 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80052c8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80052ca:	f000 fa11 	bl	80056f0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80052ce:	f000 fcbb 	bl	8005c48 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80052d2:	2300      	movs	r3, #0
		}
	}
}
 80052d4:	4618      	mov	r0, r3
 80052d6:	3738      	adds	r7, #56	; 0x38
 80052d8:	46bd      	mov	sp, r7
 80052da:	bd80      	pop	{r7, pc}
 80052dc:	e000ed04 	.word	0xe000ed04

080052e0 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80052e0:	b580      	push	{r7, lr}
 80052e2:	b08e      	sub	sp, #56	; 0x38
 80052e4:	af00      	add	r7, sp, #0
 80052e6:	60f8      	str	r0, [r7, #12]
 80052e8:	60b9      	str	r1, [r7, #8]
 80052ea:	607a      	str	r2, [r7, #4]
 80052ec:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80052f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d10a      	bne.n	800530e <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 80052f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80052fc:	f383 8811 	msr	BASEPRI, r3
 8005300:	f3bf 8f6f 	isb	sy
 8005304:	f3bf 8f4f 	dsb	sy
 8005308:	627b      	str	r3, [r7, #36]	; 0x24
}
 800530a:	bf00      	nop
 800530c:	e7fe      	b.n	800530c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800530e:	68bb      	ldr	r3, [r7, #8]
 8005310:	2b00      	cmp	r3, #0
 8005312:	d103      	bne.n	800531c <xQueueGenericSendFromISR+0x3c>
 8005314:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005316:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005318:	2b00      	cmp	r3, #0
 800531a:	d101      	bne.n	8005320 <xQueueGenericSendFromISR+0x40>
 800531c:	2301      	movs	r3, #1
 800531e:	e000      	b.n	8005322 <xQueueGenericSendFromISR+0x42>
 8005320:	2300      	movs	r3, #0
 8005322:	2b00      	cmp	r3, #0
 8005324:	d10a      	bne.n	800533c <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8005326:	f04f 0350 	mov.w	r3, #80	; 0x50
 800532a:	f383 8811 	msr	BASEPRI, r3
 800532e:	f3bf 8f6f 	isb	sy
 8005332:	f3bf 8f4f 	dsb	sy
 8005336:	623b      	str	r3, [r7, #32]
}
 8005338:	bf00      	nop
 800533a:	e7fe      	b.n	800533a <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800533c:	683b      	ldr	r3, [r7, #0]
 800533e:	2b02      	cmp	r3, #2
 8005340:	d103      	bne.n	800534a <xQueueGenericSendFromISR+0x6a>
 8005342:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005344:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005346:	2b01      	cmp	r3, #1
 8005348:	d101      	bne.n	800534e <xQueueGenericSendFromISR+0x6e>
 800534a:	2301      	movs	r3, #1
 800534c:	e000      	b.n	8005350 <xQueueGenericSendFromISR+0x70>
 800534e:	2300      	movs	r3, #0
 8005350:	2b00      	cmp	r3, #0
 8005352:	d10a      	bne.n	800536a <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8005354:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005358:	f383 8811 	msr	BASEPRI, r3
 800535c:	f3bf 8f6f 	isb	sy
 8005360:	f3bf 8f4f 	dsb	sy
 8005364:	61fb      	str	r3, [r7, #28]
}
 8005366:	bf00      	nop
 8005368:	e7fe      	b.n	8005368 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800536a:	f001 fac1 	bl	80068f0 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800536e:	f3ef 8211 	mrs	r2, BASEPRI
 8005372:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005376:	f383 8811 	msr	BASEPRI, r3
 800537a:	f3bf 8f6f 	isb	sy
 800537e:	f3bf 8f4f 	dsb	sy
 8005382:	61ba      	str	r2, [r7, #24]
 8005384:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8005386:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005388:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800538a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800538c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800538e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005390:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005392:	429a      	cmp	r2, r3
 8005394:	d302      	bcc.n	800539c <xQueueGenericSendFromISR+0xbc>
 8005396:	683b      	ldr	r3, [r7, #0]
 8005398:	2b02      	cmp	r3, #2
 800539a:	d12c      	bne.n	80053f6 <xQueueGenericSendFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800539c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800539e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80053a2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80053a6:	683a      	ldr	r2, [r7, #0]
 80053a8:	68b9      	ldr	r1, [r7, #8]
 80053aa:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80053ac:	f000 f910 	bl	80055d0 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80053b0:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 80053b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053b8:	d112      	bne.n	80053e0 <xQueueGenericSendFromISR+0x100>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80053ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80053bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d016      	beq.n	80053f0 <xQueueGenericSendFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80053c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80053c4:	3324      	adds	r3, #36	; 0x24
 80053c6:	4618      	mov	r0, r3
 80053c8:	f000 fe16 	bl	8005ff8 <xTaskRemoveFromEventList>
 80053cc:	4603      	mov	r3, r0
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d00e      	beq.n	80053f0 <xQueueGenericSendFromISR+0x110>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d00b      	beq.n	80053f0 <xQueueGenericSendFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	2201      	movs	r2, #1
 80053dc:	601a      	str	r2, [r3, #0]
 80053de:	e007      	b.n	80053f0 <xQueueGenericSendFromISR+0x110>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80053e0:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80053e4:	3301      	adds	r3, #1
 80053e6:	b2db      	uxtb	r3, r3
 80053e8:	b25a      	sxtb	r2, r3
 80053ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80053ec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80053f0:	2301      	movs	r3, #1
 80053f2:	637b      	str	r3, [r7, #52]	; 0x34
		{
 80053f4:	e001      	b.n	80053fa <xQueueGenericSendFromISR+0x11a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80053f6:	2300      	movs	r3, #0
 80053f8:	637b      	str	r3, [r7, #52]	; 0x34
 80053fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80053fc:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80053fe:	693b      	ldr	r3, [r7, #16]
 8005400:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8005404:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005406:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8005408:	4618      	mov	r0, r3
 800540a:	3738      	adds	r7, #56	; 0x38
 800540c:	46bd      	mov	sp, r7
 800540e:	bd80      	pop	{r7, pc}

08005410 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8005410:	b580      	push	{r7, lr}
 8005412:	b08c      	sub	sp, #48	; 0x30
 8005414:	af00      	add	r7, sp, #0
 8005416:	60f8      	str	r0, [r7, #12]
 8005418:	60b9      	str	r1, [r7, #8]
 800541a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800541c:	2300      	movs	r3, #0
 800541e:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005424:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005426:	2b00      	cmp	r3, #0
 8005428:	d10a      	bne.n	8005440 <xQueueReceive+0x30>
	__asm volatile
 800542a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800542e:	f383 8811 	msr	BASEPRI, r3
 8005432:	f3bf 8f6f 	isb	sy
 8005436:	f3bf 8f4f 	dsb	sy
 800543a:	623b      	str	r3, [r7, #32]
}
 800543c:	bf00      	nop
 800543e:	e7fe      	b.n	800543e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005440:	68bb      	ldr	r3, [r7, #8]
 8005442:	2b00      	cmp	r3, #0
 8005444:	d103      	bne.n	800544e <xQueueReceive+0x3e>
 8005446:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005448:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800544a:	2b00      	cmp	r3, #0
 800544c:	d101      	bne.n	8005452 <xQueueReceive+0x42>
 800544e:	2301      	movs	r3, #1
 8005450:	e000      	b.n	8005454 <xQueueReceive+0x44>
 8005452:	2300      	movs	r3, #0
 8005454:	2b00      	cmp	r3, #0
 8005456:	d10a      	bne.n	800546e <xQueueReceive+0x5e>
	__asm volatile
 8005458:	f04f 0350 	mov.w	r3, #80	; 0x50
 800545c:	f383 8811 	msr	BASEPRI, r3
 8005460:	f3bf 8f6f 	isb	sy
 8005464:	f3bf 8f4f 	dsb	sy
 8005468:	61fb      	str	r3, [r7, #28]
}
 800546a:	bf00      	nop
 800546c:	e7fe      	b.n	800546c <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800546e:	f000 ff83 	bl	8006378 <xTaskGetSchedulerState>
 8005472:	4603      	mov	r3, r0
 8005474:	2b00      	cmp	r3, #0
 8005476:	d102      	bne.n	800547e <xQueueReceive+0x6e>
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	2b00      	cmp	r3, #0
 800547c:	d101      	bne.n	8005482 <xQueueReceive+0x72>
 800547e:	2301      	movs	r3, #1
 8005480:	e000      	b.n	8005484 <xQueueReceive+0x74>
 8005482:	2300      	movs	r3, #0
 8005484:	2b00      	cmp	r3, #0
 8005486:	d10a      	bne.n	800549e <xQueueReceive+0x8e>
	__asm volatile
 8005488:	f04f 0350 	mov.w	r3, #80	; 0x50
 800548c:	f383 8811 	msr	BASEPRI, r3
 8005490:	f3bf 8f6f 	isb	sy
 8005494:	f3bf 8f4f 	dsb	sy
 8005498:	61bb      	str	r3, [r7, #24]
}
 800549a:	bf00      	nop
 800549c:	e7fe      	b.n	800549c <xQueueReceive+0x8c>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 800549e:	f001 f965 	bl	800676c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80054a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80054a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054a6:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80054a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d01f      	beq.n	80054ee <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80054ae:	68b9      	ldr	r1, [r7, #8]
 80054b0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80054b2:	f000 f8f7 	bl	80056a4 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80054b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054b8:	1e5a      	subs	r2, r3, #1
 80054ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80054bc:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80054be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80054c0:	691b      	ldr	r3, [r3, #16]
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d00f      	beq.n	80054e6 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80054c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80054c8:	3310      	adds	r3, #16
 80054ca:	4618      	mov	r0, r3
 80054cc:	f000 fd94 	bl	8005ff8 <xTaskRemoveFromEventList>
 80054d0:	4603      	mov	r3, r0
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d007      	beq.n	80054e6 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80054d6:	4b3d      	ldr	r3, [pc, #244]	; (80055cc <xQueueReceive+0x1bc>)
 80054d8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80054dc:	601a      	str	r2, [r3, #0]
 80054de:	f3bf 8f4f 	dsb	sy
 80054e2:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80054e6:	f001 f971 	bl	80067cc <vPortExitCritical>
				return pdPASS;
 80054ea:	2301      	movs	r3, #1
 80054ec:	e069      	b.n	80055c2 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d103      	bne.n	80054fc <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80054f4:	f001 f96a 	bl	80067cc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80054f8:	2300      	movs	r3, #0
 80054fa:	e062      	b.n	80055c2 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 80054fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d106      	bne.n	8005510 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005502:	f107 0310 	add.w	r3, r7, #16
 8005506:	4618      	mov	r0, r3
 8005508:	f000 fdd8 	bl	80060bc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800550c:	2301      	movs	r3, #1
 800550e:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005510:	f001 f95c 	bl	80067cc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005514:	f000 fb8a 	bl	8005c2c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005518:	f001 f928 	bl	800676c <vPortEnterCritical>
 800551c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800551e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005522:	b25b      	sxtb	r3, r3
 8005524:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005528:	d103      	bne.n	8005532 <xQueueReceive+0x122>
 800552a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800552c:	2200      	movs	r2, #0
 800552e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005532:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005534:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005538:	b25b      	sxtb	r3, r3
 800553a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800553e:	d103      	bne.n	8005548 <xQueueReceive+0x138>
 8005540:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005542:	2200      	movs	r2, #0
 8005544:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005548:	f001 f940 	bl	80067cc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800554c:	1d3a      	adds	r2, r7, #4
 800554e:	f107 0310 	add.w	r3, r7, #16
 8005552:	4611      	mov	r1, r2
 8005554:	4618      	mov	r0, r3
 8005556:	f000 fdc7 	bl	80060e8 <xTaskCheckForTimeOut>
 800555a:	4603      	mov	r3, r0
 800555c:	2b00      	cmp	r3, #0
 800555e:	d123      	bne.n	80055a8 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005560:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005562:	f000 f917 	bl	8005794 <prvIsQueueEmpty>
 8005566:	4603      	mov	r3, r0
 8005568:	2b00      	cmp	r3, #0
 800556a:	d017      	beq.n	800559c <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800556c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800556e:	3324      	adds	r3, #36	; 0x24
 8005570:	687a      	ldr	r2, [r7, #4]
 8005572:	4611      	mov	r1, r2
 8005574:	4618      	mov	r0, r3
 8005576:	f000 fd1b 	bl	8005fb0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800557a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800557c:	f000 f8b8 	bl	80056f0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005580:	f000 fb62 	bl	8005c48 <xTaskResumeAll>
 8005584:	4603      	mov	r3, r0
 8005586:	2b00      	cmp	r3, #0
 8005588:	d189      	bne.n	800549e <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800558a:	4b10      	ldr	r3, [pc, #64]	; (80055cc <xQueueReceive+0x1bc>)
 800558c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005590:	601a      	str	r2, [r3, #0]
 8005592:	f3bf 8f4f 	dsb	sy
 8005596:	f3bf 8f6f 	isb	sy
 800559a:	e780      	b.n	800549e <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800559c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800559e:	f000 f8a7 	bl	80056f0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80055a2:	f000 fb51 	bl	8005c48 <xTaskResumeAll>
 80055a6:	e77a      	b.n	800549e <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80055a8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80055aa:	f000 f8a1 	bl	80056f0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80055ae:	f000 fb4b 	bl	8005c48 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80055b2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80055b4:	f000 f8ee 	bl	8005794 <prvIsQueueEmpty>
 80055b8:	4603      	mov	r3, r0
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	f43f af6f 	beq.w	800549e <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80055c0:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 80055c2:	4618      	mov	r0, r3
 80055c4:	3730      	adds	r7, #48	; 0x30
 80055c6:	46bd      	mov	sp, r7
 80055c8:	bd80      	pop	{r7, pc}
 80055ca:	bf00      	nop
 80055cc:	e000ed04 	.word	0xe000ed04

080055d0 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80055d0:	b580      	push	{r7, lr}
 80055d2:	b086      	sub	sp, #24
 80055d4:	af00      	add	r7, sp, #0
 80055d6:	60f8      	str	r0, [r7, #12]
 80055d8:	60b9      	str	r1, [r7, #8]
 80055da:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80055dc:	2300      	movs	r3, #0
 80055de:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055e4:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d10d      	bne.n	800560a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d14d      	bne.n	8005692 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	685b      	ldr	r3, [r3, #4]
 80055fa:	4618      	mov	r0, r3
 80055fc:	f000 feda 	bl	80063b4 <xTaskPriorityDisinherit>
 8005600:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	2200      	movs	r2, #0
 8005606:	605a      	str	r2, [r3, #4]
 8005608:	e043      	b.n	8005692 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	2b00      	cmp	r3, #0
 800560e:	d119      	bne.n	8005644 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	6898      	ldr	r0, [r3, #8]
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005618:	461a      	mov	r2, r3
 800561a:	68b9      	ldr	r1, [r7, #8]
 800561c:	f001 fba2 	bl	8006d64 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	689a      	ldr	r2, [r3, #8]
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005628:	441a      	add	r2, r3
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	689a      	ldr	r2, [r3, #8]
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	685b      	ldr	r3, [r3, #4]
 8005636:	429a      	cmp	r2, r3
 8005638:	d32b      	bcc.n	8005692 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	681a      	ldr	r2, [r3, #0]
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	609a      	str	r2, [r3, #8]
 8005642:	e026      	b.n	8005692 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	68d8      	ldr	r0, [r3, #12]
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800564c:	461a      	mov	r2, r3
 800564e:	68b9      	ldr	r1, [r7, #8]
 8005650:	f001 fb88 	bl	8006d64 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	68da      	ldr	r2, [r3, #12]
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800565c:	425b      	negs	r3, r3
 800565e:	441a      	add	r2, r3
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	68da      	ldr	r2, [r3, #12]
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	429a      	cmp	r2, r3
 800566e:	d207      	bcs.n	8005680 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	685a      	ldr	r2, [r3, #4]
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005678:	425b      	negs	r3, r3
 800567a:	441a      	add	r2, r3
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	2b02      	cmp	r3, #2
 8005684:	d105      	bne.n	8005692 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005686:	693b      	ldr	r3, [r7, #16]
 8005688:	2b00      	cmp	r3, #0
 800568a:	d002      	beq.n	8005692 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800568c:	693b      	ldr	r3, [r7, #16]
 800568e:	3b01      	subs	r3, #1
 8005690:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005692:	693b      	ldr	r3, [r7, #16]
 8005694:	1c5a      	adds	r2, r3, #1
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800569a:	697b      	ldr	r3, [r7, #20]
}
 800569c:	4618      	mov	r0, r3
 800569e:	3718      	adds	r7, #24
 80056a0:	46bd      	mov	sp, r7
 80056a2:	bd80      	pop	{r7, pc}

080056a4 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80056a4:	b580      	push	{r7, lr}
 80056a6:	b082      	sub	sp, #8
 80056a8:	af00      	add	r7, sp, #0
 80056aa:	6078      	str	r0, [r7, #4]
 80056ac:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d018      	beq.n	80056e8 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	68da      	ldr	r2, [r3, #12]
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056be:	441a      	add	r2, r3
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	68da      	ldr	r2, [r3, #12]
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	685b      	ldr	r3, [r3, #4]
 80056cc:	429a      	cmp	r2, r3
 80056ce:	d303      	bcc.n	80056d8 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681a      	ldr	r2, [r3, #0]
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	68d9      	ldr	r1, [r3, #12]
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056e0:	461a      	mov	r2, r3
 80056e2:	6838      	ldr	r0, [r7, #0]
 80056e4:	f001 fb3e 	bl	8006d64 <memcpy>
	}
}
 80056e8:	bf00      	nop
 80056ea:	3708      	adds	r7, #8
 80056ec:	46bd      	mov	sp, r7
 80056ee:	bd80      	pop	{r7, pc}

080056f0 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80056f0:	b580      	push	{r7, lr}
 80056f2:	b084      	sub	sp, #16
 80056f4:	af00      	add	r7, sp, #0
 80056f6:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80056f8:	f001 f838 	bl	800676c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005702:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005704:	e011      	b.n	800572a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800570a:	2b00      	cmp	r3, #0
 800570c:	d012      	beq.n	8005734 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	3324      	adds	r3, #36	; 0x24
 8005712:	4618      	mov	r0, r3
 8005714:	f000 fc70 	bl	8005ff8 <xTaskRemoveFromEventList>
 8005718:	4603      	mov	r3, r0
 800571a:	2b00      	cmp	r3, #0
 800571c:	d001      	beq.n	8005722 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800571e:	f000 fd45 	bl	80061ac <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8005722:	7bfb      	ldrb	r3, [r7, #15]
 8005724:	3b01      	subs	r3, #1
 8005726:	b2db      	uxtb	r3, r3
 8005728:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800572a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800572e:	2b00      	cmp	r3, #0
 8005730:	dce9      	bgt.n	8005706 <prvUnlockQueue+0x16>
 8005732:	e000      	b.n	8005736 <prvUnlockQueue+0x46>
					break;
 8005734:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	22ff      	movs	r2, #255	; 0xff
 800573a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800573e:	f001 f845 	bl	80067cc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8005742:	f001 f813 	bl	800676c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800574c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800574e:	e011      	b.n	8005774 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	691b      	ldr	r3, [r3, #16]
 8005754:	2b00      	cmp	r3, #0
 8005756:	d012      	beq.n	800577e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	3310      	adds	r3, #16
 800575c:	4618      	mov	r0, r3
 800575e:	f000 fc4b 	bl	8005ff8 <xTaskRemoveFromEventList>
 8005762:	4603      	mov	r3, r0
 8005764:	2b00      	cmp	r3, #0
 8005766:	d001      	beq.n	800576c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8005768:	f000 fd20 	bl	80061ac <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800576c:	7bbb      	ldrb	r3, [r7, #14]
 800576e:	3b01      	subs	r3, #1
 8005770:	b2db      	uxtb	r3, r3
 8005772:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005774:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005778:	2b00      	cmp	r3, #0
 800577a:	dce9      	bgt.n	8005750 <prvUnlockQueue+0x60>
 800577c:	e000      	b.n	8005780 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800577e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	22ff      	movs	r2, #255	; 0xff
 8005784:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8005788:	f001 f820 	bl	80067cc <vPortExitCritical>
}
 800578c:	bf00      	nop
 800578e:	3710      	adds	r7, #16
 8005790:	46bd      	mov	sp, r7
 8005792:	bd80      	pop	{r7, pc}

08005794 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8005794:	b580      	push	{r7, lr}
 8005796:	b084      	sub	sp, #16
 8005798:	af00      	add	r7, sp, #0
 800579a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800579c:	f000 ffe6 	bl	800676c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d102      	bne.n	80057ae <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80057a8:	2301      	movs	r3, #1
 80057aa:	60fb      	str	r3, [r7, #12]
 80057ac:	e001      	b.n	80057b2 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80057ae:	2300      	movs	r3, #0
 80057b0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80057b2:	f001 f80b 	bl	80067cc <vPortExitCritical>

	return xReturn;
 80057b6:	68fb      	ldr	r3, [r7, #12]
}
 80057b8:	4618      	mov	r0, r3
 80057ba:	3710      	adds	r7, #16
 80057bc:	46bd      	mov	sp, r7
 80057be:	bd80      	pop	{r7, pc}

080057c0 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80057c0:	b580      	push	{r7, lr}
 80057c2:	b084      	sub	sp, #16
 80057c4:	af00      	add	r7, sp, #0
 80057c6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80057c8:	f000 ffd0 	bl	800676c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80057d4:	429a      	cmp	r2, r3
 80057d6:	d102      	bne.n	80057de <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80057d8:	2301      	movs	r3, #1
 80057da:	60fb      	str	r3, [r7, #12]
 80057dc:	e001      	b.n	80057e2 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80057de:	2300      	movs	r3, #0
 80057e0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80057e2:	f000 fff3 	bl	80067cc <vPortExitCritical>

	return xReturn;
 80057e6:	68fb      	ldr	r3, [r7, #12]
}
 80057e8:	4618      	mov	r0, r3
 80057ea:	3710      	adds	r7, #16
 80057ec:	46bd      	mov	sp, r7
 80057ee:	bd80      	pop	{r7, pc}

080057f0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80057f0:	b580      	push	{r7, lr}
 80057f2:	b08e      	sub	sp, #56	; 0x38
 80057f4:	af04      	add	r7, sp, #16
 80057f6:	60f8      	str	r0, [r7, #12]
 80057f8:	60b9      	str	r1, [r7, #8]
 80057fa:	607a      	str	r2, [r7, #4]
 80057fc:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80057fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005800:	2b00      	cmp	r3, #0
 8005802:	d10a      	bne.n	800581a <xTaskCreateStatic+0x2a>
	__asm volatile
 8005804:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005808:	f383 8811 	msr	BASEPRI, r3
 800580c:	f3bf 8f6f 	isb	sy
 8005810:	f3bf 8f4f 	dsb	sy
 8005814:	623b      	str	r3, [r7, #32]
}
 8005816:	bf00      	nop
 8005818:	e7fe      	b.n	8005818 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800581a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800581c:	2b00      	cmp	r3, #0
 800581e:	d10a      	bne.n	8005836 <xTaskCreateStatic+0x46>
	__asm volatile
 8005820:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005824:	f383 8811 	msr	BASEPRI, r3
 8005828:	f3bf 8f6f 	isb	sy
 800582c:	f3bf 8f4f 	dsb	sy
 8005830:	61fb      	str	r3, [r7, #28]
}
 8005832:	bf00      	nop
 8005834:	e7fe      	b.n	8005834 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005836:	2354      	movs	r3, #84	; 0x54
 8005838:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800583a:	693b      	ldr	r3, [r7, #16]
 800583c:	2b54      	cmp	r3, #84	; 0x54
 800583e:	d00a      	beq.n	8005856 <xTaskCreateStatic+0x66>
	__asm volatile
 8005840:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005844:	f383 8811 	msr	BASEPRI, r3
 8005848:	f3bf 8f6f 	isb	sy
 800584c:	f3bf 8f4f 	dsb	sy
 8005850:	61bb      	str	r3, [r7, #24]
}
 8005852:	bf00      	nop
 8005854:	e7fe      	b.n	8005854 <xTaskCreateStatic+0x64>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005856:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005858:	2b00      	cmp	r3, #0
 800585a:	d01e      	beq.n	800589a <xTaskCreateStatic+0xaa>
 800585c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800585e:	2b00      	cmp	r3, #0
 8005860:	d01b      	beq.n	800589a <xTaskCreateStatic+0xaa>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005862:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005864:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005866:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005868:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800586a:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800586c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800586e:	2202      	movs	r2, #2
 8005870:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005874:	2300      	movs	r3, #0
 8005876:	9303      	str	r3, [sp, #12]
 8005878:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800587a:	9302      	str	r3, [sp, #8]
 800587c:	f107 0314 	add.w	r3, r7, #20
 8005880:	9301      	str	r3, [sp, #4]
 8005882:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005884:	9300      	str	r3, [sp, #0]
 8005886:	683b      	ldr	r3, [r7, #0]
 8005888:	687a      	ldr	r2, [r7, #4]
 800588a:	68b9      	ldr	r1, [r7, #8]
 800588c:	68f8      	ldr	r0, [r7, #12]
 800588e:	f000 f850 	bl	8005932 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005892:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005894:	f000 f8cc 	bl	8005a30 <prvAddNewTaskToReadyList>
 8005898:	e001      	b.n	800589e <xTaskCreateStatic+0xae>
		}
		else
		{
			xReturn = NULL;
 800589a:	2300      	movs	r3, #0
 800589c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800589e:	697b      	ldr	r3, [r7, #20]
	}
 80058a0:	4618      	mov	r0, r3
 80058a2:	3728      	adds	r7, #40	; 0x28
 80058a4:	46bd      	mov	sp, r7
 80058a6:	bd80      	pop	{r7, pc}

080058a8 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80058a8:	b580      	push	{r7, lr}
 80058aa:	b08c      	sub	sp, #48	; 0x30
 80058ac:	af04      	add	r7, sp, #16
 80058ae:	60f8      	str	r0, [r7, #12]
 80058b0:	60b9      	str	r1, [r7, #8]
 80058b2:	603b      	str	r3, [r7, #0]
 80058b4:	4613      	mov	r3, r2
 80058b6:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80058b8:	88fb      	ldrh	r3, [r7, #6]
 80058ba:	009b      	lsls	r3, r3, #2
 80058bc:	4618      	mov	r0, r3
 80058be:	f001 f855 	bl	800696c <pvPortMalloc>
 80058c2:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80058c4:	697b      	ldr	r3, [r7, #20]
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d00e      	beq.n	80058e8 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 80058ca:	2054      	movs	r0, #84	; 0x54
 80058cc:	f001 f84e 	bl	800696c <pvPortMalloc>
 80058d0:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80058d2:	69fb      	ldr	r3, [r7, #28]
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d003      	beq.n	80058e0 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80058d8:	69fb      	ldr	r3, [r7, #28]
 80058da:	697a      	ldr	r2, [r7, #20]
 80058dc:	631a      	str	r2, [r3, #48]	; 0x30
 80058de:	e005      	b.n	80058ec <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80058e0:	6978      	ldr	r0, [r7, #20]
 80058e2:	f001 f907 	bl	8006af4 <vPortFree>
 80058e6:	e001      	b.n	80058ec <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80058e8:	2300      	movs	r3, #0
 80058ea:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80058ec:	69fb      	ldr	r3, [r7, #28]
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d017      	beq.n	8005922 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80058f2:	69fb      	ldr	r3, [r7, #28]
 80058f4:	2200      	movs	r2, #0
 80058f6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80058fa:	88fa      	ldrh	r2, [r7, #6]
 80058fc:	2300      	movs	r3, #0
 80058fe:	9303      	str	r3, [sp, #12]
 8005900:	69fb      	ldr	r3, [r7, #28]
 8005902:	9302      	str	r3, [sp, #8]
 8005904:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005906:	9301      	str	r3, [sp, #4]
 8005908:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800590a:	9300      	str	r3, [sp, #0]
 800590c:	683b      	ldr	r3, [r7, #0]
 800590e:	68b9      	ldr	r1, [r7, #8]
 8005910:	68f8      	ldr	r0, [r7, #12]
 8005912:	f000 f80e 	bl	8005932 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005916:	69f8      	ldr	r0, [r7, #28]
 8005918:	f000 f88a 	bl	8005a30 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800591c:	2301      	movs	r3, #1
 800591e:	61bb      	str	r3, [r7, #24]
 8005920:	e002      	b.n	8005928 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005922:	f04f 33ff 	mov.w	r3, #4294967295
 8005926:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005928:	69bb      	ldr	r3, [r7, #24]
	}
 800592a:	4618      	mov	r0, r3
 800592c:	3720      	adds	r7, #32
 800592e:	46bd      	mov	sp, r7
 8005930:	bd80      	pop	{r7, pc}

08005932 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005932:	b580      	push	{r7, lr}
 8005934:	b088      	sub	sp, #32
 8005936:	af00      	add	r7, sp, #0
 8005938:	60f8      	str	r0, [r7, #12]
 800593a:	60b9      	str	r1, [r7, #8]
 800593c:	607a      	str	r2, [r7, #4]
 800593e:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8005940:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005942:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800594a:	3b01      	subs	r3, #1
 800594c:	009b      	lsls	r3, r3, #2
 800594e:	4413      	add	r3, r2
 8005950:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8005952:	69bb      	ldr	r3, [r7, #24]
 8005954:	f023 0307 	bic.w	r3, r3, #7
 8005958:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800595a:	69bb      	ldr	r3, [r7, #24]
 800595c:	f003 0307 	and.w	r3, r3, #7
 8005960:	2b00      	cmp	r3, #0
 8005962:	d00a      	beq.n	800597a <prvInitialiseNewTask+0x48>
	__asm volatile
 8005964:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005968:	f383 8811 	msr	BASEPRI, r3
 800596c:	f3bf 8f6f 	isb	sy
 8005970:	f3bf 8f4f 	dsb	sy
 8005974:	617b      	str	r3, [r7, #20]
}
 8005976:	bf00      	nop
 8005978:	e7fe      	b.n	8005978 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800597a:	2300      	movs	r3, #0
 800597c:	61fb      	str	r3, [r7, #28]
 800597e:	e012      	b.n	80059a6 <prvInitialiseNewTask+0x74>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005980:	68ba      	ldr	r2, [r7, #8]
 8005982:	69fb      	ldr	r3, [r7, #28]
 8005984:	4413      	add	r3, r2
 8005986:	7819      	ldrb	r1, [r3, #0]
 8005988:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800598a:	69fb      	ldr	r3, [r7, #28]
 800598c:	4413      	add	r3, r2
 800598e:	3334      	adds	r3, #52	; 0x34
 8005990:	460a      	mov	r2, r1
 8005992:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8005994:	68ba      	ldr	r2, [r7, #8]
 8005996:	69fb      	ldr	r3, [r7, #28]
 8005998:	4413      	add	r3, r2
 800599a:	781b      	ldrb	r3, [r3, #0]
 800599c:	2b00      	cmp	r3, #0
 800599e:	d006      	beq.n	80059ae <prvInitialiseNewTask+0x7c>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80059a0:	69fb      	ldr	r3, [r7, #28]
 80059a2:	3301      	adds	r3, #1
 80059a4:	61fb      	str	r3, [r7, #28]
 80059a6:	69fb      	ldr	r3, [r7, #28]
 80059a8:	2b0f      	cmp	r3, #15
 80059aa:	d9e9      	bls.n	8005980 <prvInitialiseNewTask+0x4e>
 80059ac:	e000      	b.n	80059b0 <prvInitialiseNewTask+0x7e>
		{
			break;
 80059ae:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80059b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059b2:	2200      	movs	r2, #0
 80059b4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80059b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059ba:	2b06      	cmp	r3, #6
 80059bc:	d901      	bls.n	80059c2 <prvInitialiseNewTask+0x90>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80059be:	2306      	movs	r3, #6
 80059c0:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80059c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059c4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80059c6:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80059c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059ca:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80059cc:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80059ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059d0:	2200      	movs	r2, #0
 80059d2:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80059d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059d6:	3304      	adds	r3, #4
 80059d8:	4618      	mov	r0, r3
 80059da:	f7ff fa2c 	bl	8004e36 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80059de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059e0:	3318      	adds	r3, #24
 80059e2:	4618      	mov	r0, r3
 80059e4:	f7ff fa27 	bl	8004e36 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80059e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059ea:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80059ec:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80059ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059f0:	f1c3 0207 	rsb	r2, r3, #7
 80059f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059f6:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80059f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059fa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80059fc:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80059fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a00:	2200      	movs	r2, #0
 8005a02:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005a04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a06:	2200      	movs	r2, #0
 8005a08:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005a0c:	683a      	ldr	r2, [r7, #0]
 8005a0e:	68f9      	ldr	r1, [r7, #12]
 8005a10:	69b8      	ldr	r0, [r7, #24]
 8005a12:	f000 fdbb 	bl	800658c <pxPortInitialiseStack>
 8005a16:	4602      	mov	r2, r0
 8005a18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a1a:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8005a1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d002      	beq.n	8005a28 <prvInitialiseNewTask+0xf6>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005a22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a24:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005a26:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005a28:	bf00      	nop
 8005a2a:	3720      	adds	r7, #32
 8005a2c:	46bd      	mov	sp, r7
 8005a2e:	bd80      	pop	{r7, pc}

08005a30 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005a30:	b580      	push	{r7, lr}
 8005a32:	b082      	sub	sp, #8
 8005a34:	af00      	add	r7, sp, #0
 8005a36:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005a38:	f000 fe98 	bl	800676c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005a3c:	4b2a      	ldr	r3, [pc, #168]	; (8005ae8 <prvAddNewTaskToReadyList+0xb8>)
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	3301      	adds	r3, #1
 8005a42:	4a29      	ldr	r2, [pc, #164]	; (8005ae8 <prvAddNewTaskToReadyList+0xb8>)
 8005a44:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005a46:	4b29      	ldr	r3, [pc, #164]	; (8005aec <prvAddNewTaskToReadyList+0xbc>)
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d109      	bne.n	8005a62 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005a4e:	4a27      	ldr	r2, [pc, #156]	; (8005aec <prvAddNewTaskToReadyList+0xbc>)
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005a54:	4b24      	ldr	r3, [pc, #144]	; (8005ae8 <prvAddNewTaskToReadyList+0xb8>)
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	2b01      	cmp	r3, #1
 8005a5a:	d110      	bne.n	8005a7e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005a5c:	f000 fbca 	bl	80061f4 <prvInitialiseTaskLists>
 8005a60:	e00d      	b.n	8005a7e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005a62:	4b23      	ldr	r3, [pc, #140]	; (8005af0 <prvAddNewTaskToReadyList+0xc0>)
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d109      	bne.n	8005a7e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005a6a:	4b20      	ldr	r3, [pc, #128]	; (8005aec <prvAddNewTaskToReadyList+0xbc>)
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a74:	429a      	cmp	r2, r3
 8005a76:	d802      	bhi.n	8005a7e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005a78:	4a1c      	ldr	r2, [pc, #112]	; (8005aec <prvAddNewTaskToReadyList+0xbc>)
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005a7e:	4b1d      	ldr	r3, [pc, #116]	; (8005af4 <prvAddNewTaskToReadyList+0xc4>)
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	3301      	adds	r3, #1
 8005a84:	4a1b      	ldr	r2, [pc, #108]	; (8005af4 <prvAddNewTaskToReadyList+0xc4>)
 8005a86:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a8c:	2201      	movs	r2, #1
 8005a8e:	409a      	lsls	r2, r3
 8005a90:	4b19      	ldr	r3, [pc, #100]	; (8005af8 <prvAddNewTaskToReadyList+0xc8>)
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	4313      	orrs	r3, r2
 8005a96:	4a18      	ldr	r2, [pc, #96]	; (8005af8 <prvAddNewTaskToReadyList+0xc8>)
 8005a98:	6013      	str	r3, [r2, #0]
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005a9e:	4613      	mov	r3, r2
 8005aa0:	009b      	lsls	r3, r3, #2
 8005aa2:	4413      	add	r3, r2
 8005aa4:	009b      	lsls	r3, r3, #2
 8005aa6:	4a15      	ldr	r2, [pc, #84]	; (8005afc <prvAddNewTaskToReadyList+0xcc>)
 8005aa8:	441a      	add	r2, r3
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	3304      	adds	r3, #4
 8005aae:	4619      	mov	r1, r3
 8005ab0:	4610      	mov	r0, r2
 8005ab2:	f7ff f9cc 	bl	8004e4e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005ab6:	f000 fe89 	bl	80067cc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005aba:	4b0d      	ldr	r3, [pc, #52]	; (8005af0 <prvAddNewTaskToReadyList+0xc0>)
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d00e      	beq.n	8005ae0 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005ac2:	4b0a      	ldr	r3, [pc, #40]	; (8005aec <prvAddNewTaskToReadyList+0xbc>)
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005acc:	429a      	cmp	r2, r3
 8005ace:	d207      	bcs.n	8005ae0 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005ad0:	4b0b      	ldr	r3, [pc, #44]	; (8005b00 <prvAddNewTaskToReadyList+0xd0>)
 8005ad2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005ad6:	601a      	str	r2, [r3, #0]
 8005ad8:	f3bf 8f4f 	dsb	sy
 8005adc:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005ae0:	bf00      	nop
 8005ae2:	3708      	adds	r7, #8
 8005ae4:	46bd      	mov	sp, r7
 8005ae6:	bd80      	pop	{r7, pc}
 8005ae8:	20000598 	.word	0x20000598
 8005aec:	20000498 	.word	0x20000498
 8005af0:	200005a4 	.word	0x200005a4
 8005af4:	200005b4 	.word	0x200005b4
 8005af8:	200005a0 	.word	0x200005a0
 8005afc:	2000049c 	.word	0x2000049c
 8005b00:	e000ed04 	.word	0xe000ed04

08005b04 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005b04:	b580      	push	{r7, lr}
 8005b06:	b084      	sub	sp, #16
 8005b08:	af00      	add	r7, sp, #0
 8005b0a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005b0c:	2300      	movs	r3, #0
 8005b0e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d017      	beq.n	8005b46 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005b16:	4b13      	ldr	r3, [pc, #76]	; (8005b64 <vTaskDelay+0x60>)
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d00a      	beq.n	8005b34 <vTaskDelay+0x30>
	__asm volatile
 8005b1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b22:	f383 8811 	msr	BASEPRI, r3
 8005b26:	f3bf 8f6f 	isb	sy
 8005b2a:	f3bf 8f4f 	dsb	sy
 8005b2e:	60bb      	str	r3, [r7, #8]
}
 8005b30:	bf00      	nop
 8005b32:	e7fe      	b.n	8005b32 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8005b34:	f000 f87a 	bl	8005c2c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005b38:	2100      	movs	r1, #0
 8005b3a:	6878      	ldr	r0, [r7, #4]
 8005b3c:	f000 fcc0 	bl	80064c0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005b40:	f000 f882 	bl	8005c48 <xTaskResumeAll>
 8005b44:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d107      	bne.n	8005b5c <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8005b4c:	4b06      	ldr	r3, [pc, #24]	; (8005b68 <vTaskDelay+0x64>)
 8005b4e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005b52:	601a      	str	r2, [r3, #0]
 8005b54:	f3bf 8f4f 	dsb	sy
 8005b58:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005b5c:	bf00      	nop
 8005b5e:	3710      	adds	r7, #16
 8005b60:	46bd      	mov	sp, r7
 8005b62:	bd80      	pop	{r7, pc}
 8005b64:	200005c0 	.word	0x200005c0
 8005b68:	e000ed04 	.word	0xe000ed04

08005b6c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005b6c:	b580      	push	{r7, lr}
 8005b6e:	b08a      	sub	sp, #40	; 0x28
 8005b70:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005b72:	2300      	movs	r3, #0
 8005b74:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005b76:	2300      	movs	r3, #0
 8005b78:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005b7a:	463a      	mov	r2, r7
 8005b7c:	1d39      	adds	r1, r7, #4
 8005b7e:	f107 0308 	add.w	r3, r7, #8
 8005b82:	4618      	mov	r0, r3
 8005b84:	f7fa fd6a 	bl	800065c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005b88:	6839      	ldr	r1, [r7, #0]
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	68ba      	ldr	r2, [r7, #8]
 8005b8e:	9202      	str	r2, [sp, #8]
 8005b90:	9301      	str	r3, [sp, #4]
 8005b92:	2300      	movs	r3, #0
 8005b94:	9300      	str	r3, [sp, #0]
 8005b96:	2300      	movs	r3, #0
 8005b98:	460a      	mov	r2, r1
 8005b9a:	491e      	ldr	r1, [pc, #120]	; (8005c14 <vTaskStartScheduler+0xa8>)
 8005b9c:	481e      	ldr	r0, [pc, #120]	; (8005c18 <vTaskStartScheduler+0xac>)
 8005b9e:	f7ff fe27 	bl	80057f0 <xTaskCreateStatic>
 8005ba2:	4603      	mov	r3, r0
 8005ba4:	4a1d      	ldr	r2, [pc, #116]	; (8005c1c <vTaskStartScheduler+0xb0>)
 8005ba6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005ba8:	4b1c      	ldr	r3, [pc, #112]	; (8005c1c <vTaskStartScheduler+0xb0>)
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d002      	beq.n	8005bb6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005bb0:	2301      	movs	r3, #1
 8005bb2:	617b      	str	r3, [r7, #20]
 8005bb4:	e001      	b.n	8005bba <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005bb6:	2300      	movs	r3, #0
 8005bb8:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005bba:	697b      	ldr	r3, [r7, #20]
 8005bbc:	2b01      	cmp	r3, #1
 8005bbe:	d116      	bne.n	8005bee <vTaskStartScheduler+0x82>
	__asm volatile
 8005bc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005bc4:	f383 8811 	msr	BASEPRI, r3
 8005bc8:	f3bf 8f6f 	isb	sy
 8005bcc:	f3bf 8f4f 	dsb	sy
 8005bd0:	613b      	str	r3, [r7, #16]
}
 8005bd2:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005bd4:	4b12      	ldr	r3, [pc, #72]	; (8005c20 <vTaskStartScheduler+0xb4>)
 8005bd6:	f04f 32ff 	mov.w	r2, #4294967295
 8005bda:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005bdc:	4b11      	ldr	r3, [pc, #68]	; (8005c24 <vTaskStartScheduler+0xb8>)
 8005bde:	2201      	movs	r2, #1
 8005be0:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8005be2:	4b11      	ldr	r3, [pc, #68]	; (8005c28 <vTaskStartScheduler+0xbc>)
 8005be4:	2200      	movs	r2, #0
 8005be6:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005be8:	f000 fd4e 	bl	8006688 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005bec:	e00e      	b.n	8005c0c <vTaskStartScheduler+0xa0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005bee:	697b      	ldr	r3, [r7, #20]
 8005bf0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005bf4:	d10a      	bne.n	8005c0c <vTaskStartScheduler+0xa0>
	__asm volatile
 8005bf6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005bfa:	f383 8811 	msr	BASEPRI, r3
 8005bfe:	f3bf 8f6f 	isb	sy
 8005c02:	f3bf 8f4f 	dsb	sy
 8005c06:	60fb      	str	r3, [r7, #12]
}
 8005c08:	bf00      	nop
 8005c0a:	e7fe      	b.n	8005c0a <vTaskStartScheduler+0x9e>
}
 8005c0c:	bf00      	nop
 8005c0e:	3718      	adds	r7, #24
 8005c10:	46bd      	mov	sp, r7
 8005c12:	bd80      	pop	{r7, pc}
 8005c14:	08006ecc 	.word	0x08006ecc
 8005c18:	080061c5 	.word	0x080061c5
 8005c1c:	200005bc 	.word	0x200005bc
 8005c20:	200005b8 	.word	0x200005b8
 8005c24:	200005a4 	.word	0x200005a4
 8005c28:	2000059c 	.word	0x2000059c

08005c2c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005c2c:	b480      	push	{r7}
 8005c2e:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8005c30:	4b04      	ldr	r3, [pc, #16]	; (8005c44 <vTaskSuspendAll+0x18>)
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	3301      	adds	r3, #1
 8005c36:	4a03      	ldr	r2, [pc, #12]	; (8005c44 <vTaskSuspendAll+0x18>)
 8005c38:	6013      	str	r3, [r2, #0]
}
 8005c3a:	bf00      	nop
 8005c3c:	46bd      	mov	sp, r7
 8005c3e:	bc80      	pop	{r7}
 8005c40:	4770      	bx	lr
 8005c42:	bf00      	nop
 8005c44:	200005c0 	.word	0x200005c0

08005c48 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005c48:	b580      	push	{r7, lr}
 8005c4a:	b084      	sub	sp, #16
 8005c4c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005c4e:	2300      	movs	r3, #0
 8005c50:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005c52:	2300      	movs	r3, #0
 8005c54:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005c56:	4b41      	ldr	r3, [pc, #260]	; (8005d5c <xTaskResumeAll+0x114>)
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d10a      	bne.n	8005c74 <xTaskResumeAll+0x2c>
	__asm volatile
 8005c5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c62:	f383 8811 	msr	BASEPRI, r3
 8005c66:	f3bf 8f6f 	isb	sy
 8005c6a:	f3bf 8f4f 	dsb	sy
 8005c6e:	603b      	str	r3, [r7, #0]
}
 8005c70:	bf00      	nop
 8005c72:	e7fe      	b.n	8005c72 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005c74:	f000 fd7a 	bl	800676c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005c78:	4b38      	ldr	r3, [pc, #224]	; (8005d5c <xTaskResumeAll+0x114>)
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	3b01      	subs	r3, #1
 8005c7e:	4a37      	ldr	r2, [pc, #220]	; (8005d5c <xTaskResumeAll+0x114>)
 8005c80:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005c82:	4b36      	ldr	r3, [pc, #216]	; (8005d5c <xTaskResumeAll+0x114>)
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d161      	bne.n	8005d4e <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005c8a:	4b35      	ldr	r3, [pc, #212]	; (8005d60 <xTaskResumeAll+0x118>)
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d05d      	beq.n	8005d4e <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005c92:	e02e      	b.n	8005cf2 <xTaskResumeAll+0xaa>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8005c94:	4b33      	ldr	r3, [pc, #204]	; (8005d64 <xTaskResumeAll+0x11c>)
 8005c96:	68db      	ldr	r3, [r3, #12]
 8005c98:	68db      	ldr	r3, [r3, #12]
 8005c9a:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	3318      	adds	r3, #24
 8005ca0:	4618      	mov	r0, r3
 8005ca2:	f7ff f92f 	bl	8004f04 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	3304      	adds	r3, #4
 8005caa:	4618      	mov	r0, r3
 8005cac:	f7ff f92a 	bl	8004f04 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005cb4:	2201      	movs	r2, #1
 8005cb6:	409a      	lsls	r2, r3
 8005cb8:	4b2b      	ldr	r3, [pc, #172]	; (8005d68 <xTaskResumeAll+0x120>)
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	4313      	orrs	r3, r2
 8005cbe:	4a2a      	ldr	r2, [pc, #168]	; (8005d68 <xTaskResumeAll+0x120>)
 8005cc0:	6013      	str	r3, [r2, #0]
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005cc6:	4613      	mov	r3, r2
 8005cc8:	009b      	lsls	r3, r3, #2
 8005cca:	4413      	add	r3, r2
 8005ccc:	009b      	lsls	r3, r3, #2
 8005cce:	4a27      	ldr	r2, [pc, #156]	; (8005d6c <xTaskResumeAll+0x124>)
 8005cd0:	441a      	add	r2, r3
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	3304      	adds	r3, #4
 8005cd6:	4619      	mov	r1, r3
 8005cd8:	4610      	mov	r0, r2
 8005cda:	f7ff f8b8 	bl	8004e4e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005ce2:	4b23      	ldr	r3, [pc, #140]	; (8005d70 <xTaskResumeAll+0x128>)
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ce8:	429a      	cmp	r2, r3
 8005cea:	d302      	bcc.n	8005cf2 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8005cec:	4b21      	ldr	r3, [pc, #132]	; (8005d74 <xTaskResumeAll+0x12c>)
 8005cee:	2201      	movs	r2, #1
 8005cf0:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005cf2:	4b1c      	ldr	r3, [pc, #112]	; (8005d64 <xTaskResumeAll+0x11c>)
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d1cc      	bne.n	8005c94 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d001      	beq.n	8005d04 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005d00:	f000 fb16 	bl	8006330 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8005d04:	4b1c      	ldr	r3, [pc, #112]	; (8005d78 <xTaskResumeAll+0x130>)
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d010      	beq.n	8005d32 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005d10:	f000 f836 	bl	8005d80 <xTaskIncrementTick>
 8005d14:	4603      	mov	r3, r0
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d002      	beq.n	8005d20 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8005d1a:	4b16      	ldr	r3, [pc, #88]	; (8005d74 <xTaskResumeAll+0x12c>)
 8005d1c:	2201      	movs	r2, #1
 8005d1e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	3b01      	subs	r3, #1
 8005d24:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d1f1      	bne.n	8005d10 <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 8005d2c:	4b12      	ldr	r3, [pc, #72]	; (8005d78 <xTaskResumeAll+0x130>)
 8005d2e:	2200      	movs	r2, #0
 8005d30:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005d32:	4b10      	ldr	r3, [pc, #64]	; (8005d74 <xTaskResumeAll+0x12c>)
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d009      	beq.n	8005d4e <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005d3a:	2301      	movs	r3, #1
 8005d3c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005d3e:	4b0f      	ldr	r3, [pc, #60]	; (8005d7c <xTaskResumeAll+0x134>)
 8005d40:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005d44:	601a      	str	r2, [r3, #0]
 8005d46:	f3bf 8f4f 	dsb	sy
 8005d4a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005d4e:	f000 fd3d 	bl	80067cc <vPortExitCritical>

	return xAlreadyYielded;
 8005d52:	68bb      	ldr	r3, [r7, #8]
}
 8005d54:	4618      	mov	r0, r3
 8005d56:	3710      	adds	r7, #16
 8005d58:	46bd      	mov	sp, r7
 8005d5a:	bd80      	pop	{r7, pc}
 8005d5c:	200005c0 	.word	0x200005c0
 8005d60:	20000598 	.word	0x20000598
 8005d64:	20000558 	.word	0x20000558
 8005d68:	200005a0 	.word	0x200005a0
 8005d6c:	2000049c 	.word	0x2000049c
 8005d70:	20000498 	.word	0x20000498
 8005d74:	200005ac 	.word	0x200005ac
 8005d78:	200005a8 	.word	0x200005a8
 8005d7c:	e000ed04 	.word	0xe000ed04

08005d80 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005d80:	b580      	push	{r7, lr}
 8005d82:	b086      	sub	sp, #24
 8005d84:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005d86:	2300      	movs	r3, #0
 8005d88:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005d8a:	4b51      	ldr	r3, [pc, #324]	; (8005ed0 <xTaskIncrementTick+0x150>)
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	f040 808d 	bne.w	8005eae <xTaskIncrementTick+0x12e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005d94:	4b4f      	ldr	r3, [pc, #316]	; (8005ed4 <xTaskIncrementTick+0x154>)
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	3301      	adds	r3, #1
 8005d9a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005d9c:	4a4d      	ldr	r2, [pc, #308]	; (8005ed4 <xTaskIncrementTick+0x154>)
 8005d9e:	693b      	ldr	r3, [r7, #16]
 8005da0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005da2:	693b      	ldr	r3, [r7, #16]
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d120      	bne.n	8005dea <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8005da8:	4b4b      	ldr	r3, [pc, #300]	; (8005ed8 <xTaskIncrementTick+0x158>)
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d00a      	beq.n	8005dc8 <xTaskIncrementTick+0x48>
	__asm volatile
 8005db2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005db6:	f383 8811 	msr	BASEPRI, r3
 8005dba:	f3bf 8f6f 	isb	sy
 8005dbe:	f3bf 8f4f 	dsb	sy
 8005dc2:	603b      	str	r3, [r7, #0]
}
 8005dc4:	bf00      	nop
 8005dc6:	e7fe      	b.n	8005dc6 <xTaskIncrementTick+0x46>
 8005dc8:	4b43      	ldr	r3, [pc, #268]	; (8005ed8 <xTaskIncrementTick+0x158>)
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	60fb      	str	r3, [r7, #12]
 8005dce:	4b43      	ldr	r3, [pc, #268]	; (8005edc <xTaskIncrementTick+0x15c>)
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	4a41      	ldr	r2, [pc, #260]	; (8005ed8 <xTaskIncrementTick+0x158>)
 8005dd4:	6013      	str	r3, [r2, #0]
 8005dd6:	4a41      	ldr	r2, [pc, #260]	; (8005edc <xTaskIncrementTick+0x15c>)
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	6013      	str	r3, [r2, #0]
 8005ddc:	4b40      	ldr	r3, [pc, #256]	; (8005ee0 <xTaskIncrementTick+0x160>)
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	3301      	adds	r3, #1
 8005de2:	4a3f      	ldr	r2, [pc, #252]	; (8005ee0 <xTaskIncrementTick+0x160>)
 8005de4:	6013      	str	r3, [r2, #0]
 8005de6:	f000 faa3 	bl	8006330 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005dea:	4b3e      	ldr	r3, [pc, #248]	; (8005ee4 <xTaskIncrementTick+0x164>)
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	693a      	ldr	r2, [r7, #16]
 8005df0:	429a      	cmp	r2, r3
 8005df2:	d34d      	bcc.n	8005e90 <xTaskIncrementTick+0x110>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005df4:	4b38      	ldr	r3, [pc, #224]	; (8005ed8 <xTaskIncrementTick+0x158>)
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d101      	bne.n	8005e02 <xTaskIncrementTick+0x82>
 8005dfe:	2301      	movs	r3, #1
 8005e00:	e000      	b.n	8005e04 <xTaskIncrementTick+0x84>
 8005e02:	2300      	movs	r3, #0
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d004      	beq.n	8005e12 <xTaskIncrementTick+0x92>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005e08:	4b36      	ldr	r3, [pc, #216]	; (8005ee4 <xTaskIncrementTick+0x164>)
 8005e0a:	f04f 32ff 	mov.w	r2, #4294967295
 8005e0e:	601a      	str	r2, [r3, #0]
					break;
 8005e10:	e03e      	b.n	8005e90 <xTaskIncrementTick+0x110>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8005e12:	4b31      	ldr	r3, [pc, #196]	; (8005ed8 <xTaskIncrementTick+0x158>)
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	68db      	ldr	r3, [r3, #12]
 8005e18:	68db      	ldr	r3, [r3, #12]
 8005e1a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005e1c:	68bb      	ldr	r3, [r7, #8]
 8005e1e:	685b      	ldr	r3, [r3, #4]
 8005e20:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005e22:	693a      	ldr	r2, [r7, #16]
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	429a      	cmp	r2, r3
 8005e28:	d203      	bcs.n	8005e32 <xTaskIncrementTick+0xb2>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005e2a:	4a2e      	ldr	r2, [pc, #184]	; (8005ee4 <xTaskIncrementTick+0x164>)
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	6013      	str	r3, [r2, #0]
						break;
 8005e30:	e02e      	b.n	8005e90 <xTaskIncrementTick+0x110>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005e32:	68bb      	ldr	r3, [r7, #8]
 8005e34:	3304      	adds	r3, #4
 8005e36:	4618      	mov	r0, r3
 8005e38:	f7ff f864 	bl	8004f04 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005e3c:	68bb      	ldr	r3, [r7, #8]
 8005e3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d004      	beq.n	8005e4e <xTaskIncrementTick+0xce>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005e44:	68bb      	ldr	r3, [r7, #8]
 8005e46:	3318      	adds	r3, #24
 8005e48:	4618      	mov	r0, r3
 8005e4a:	f7ff f85b 	bl	8004f04 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005e4e:	68bb      	ldr	r3, [r7, #8]
 8005e50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e52:	2201      	movs	r2, #1
 8005e54:	409a      	lsls	r2, r3
 8005e56:	4b24      	ldr	r3, [pc, #144]	; (8005ee8 <xTaskIncrementTick+0x168>)
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	4313      	orrs	r3, r2
 8005e5c:	4a22      	ldr	r2, [pc, #136]	; (8005ee8 <xTaskIncrementTick+0x168>)
 8005e5e:	6013      	str	r3, [r2, #0]
 8005e60:	68bb      	ldr	r3, [r7, #8]
 8005e62:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005e64:	4613      	mov	r3, r2
 8005e66:	009b      	lsls	r3, r3, #2
 8005e68:	4413      	add	r3, r2
 8005e6a:	009b      	lsls	r3, r3, #2
 8005e6c:	4a1f      	ldr	r2, [pc, #124]	; (8005eec <xTaskIncrementTick+0x16c>)
 8005e6e:	441a      	add	r2, r3
 8005e70:	68bb      	ldr	r3, [r7, #8]
 8005e72:	3304      	adds	r3, #4
 8005e74:	4619      	mov	r1, r3
 8005e76:	4610      	mov	r0, r2
 8005e78:	f7fe ffe9 	bl	8004e4e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005e7c:	68bb      	ldr	r3, [r7, #8]
 8005e7e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005e80:	4b1b      	ldr	r3, [pc, #108]	; (8005ef0 <xTaskIncrementTick+0x170>)
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e86:	429a      	cmp	r2, r3
 8005e88:	d3b4      	bcc.n	8005df4 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8005e8a:	2301      	movs	r3, #1
 8005e8c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005e8e:	e7b1      	b.n	8005df4 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005e90:	4b17      	ldr	r3, [pc, #92]	; (8005ef0 <xTaskIncrementTick+0x170>)
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005e96:	4915      	ldr	r1, [pc, #84]	; (8005eec <xTaskIncrementTick+0x16c>)
 8005e98:	4613      	mov	r3, r2
 8005e9a:	009b      	lsls	r3, r3, #2
 8005e9c:	4413      	add	r3, r2
 8005e9e:	009b      	lsls	r3, r3, #2
 8005ea0:	440b      	add	r3, r1
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	2b01      	cmp	r3, #1
 8005ea6:	d907      	bls.n	8005eb8 <xTaskIncrementTick+0x138>
			{
				xSwitchRequired = pdTRUE;
 8005ea8:	2301      	movs	r3, #1
 8005eaa:	617b      	str	r3, [r7, #20]
 8005eac:	e004      	b.n	8005eb8 <xTaskIncrementTick+0x138>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8005eae:	4b11      	ldr	r3, [pc, #68]	; (8005ef4 <xTaskIncrementTick+0x174>)
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	3301      	adds	r3, #1
 8005eb4:	4a0f      	ldr	r2, [pc, #60]	; (8005ef4 <xTaskIncrementTick+0x174>)
 8005eb6:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8005eb8:	4b0f      	ldr	r3, [pc, #60]	; (8005ef8 <xTaskIncrementTick+0x178>)
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d001      	beq.n	8005ec4 <xTaskIncrementTick+0x144>
		{
			xSwitchRequired = pdTRUE;
 8005ec0:	2301      	movs	r3, #1
 8005ec2:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8005ec4:	697b      	ldr	r3, [r7, #20]
}
 8005ec6:	4618      	mov	r0, r3
 8005ec8:	3718      	adds	r7, #24
 8005eca:	46bd      	mov	sp, r7
 8005ecc:	bd80      	pop	{r7, pc}
 8005ece:	bf00      	nop
 8005ed0:	200005c0 	.word	0x200005c0
 8005ed4:	2000059c 	.word	0x2000059c
 8005ed8:	20000550 	.word	0x20000550
 8005edc:	20000554 	.word	0x20000554
 8005ee0:	200005b0 	.word	0x200005b0
 8005ee4:	200005b8 	.word	0x200005b8
 8005ee8:	200005a0 	.word	0x200005a0
 8005eec:	2000049c 	.word	0x2000049c
 8005ef0:	20000498 	.word	0x20000498
 8005ef4:	200005a8 	.word	0x200005a8
 8005ef8:	200005ac 	.word	0x200005ac

08005efc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005efc:	b480      	push	{r7}
 8005efe:	b087      	sub	sp, #28
 8005f00:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005f02:	4b26      	ldr	r3, [pc, #152]	; (8005f9c <vTaskSwitchContext+0xa0>)
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d003      	beq.n	8005f12 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005f0a:	4b25      	ldr	r3, [pc, #148]	; (8005fa0 <vTaskSwitchContext+0xa4>)
 8005f0c:	2201      	movs	r2, #1
 8005f0e:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005f10:	e03f      	b.n	8005f92 <vTaskSwitchContext+0x96>
		xYieldPending = pdFALSE;
 8005f12:	4b23      	ldr	r3, [pc, #140]	; (8005fa0 <vTaskSwitchContext+0xa4>)
 8005f14:	2200      	movs	r2, #0
 8005f16:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8005f18:	4b22      	ldr	r3, [pc, #136]	; (8005fa4 <vTaskSwitchContext+0xa8>)
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	fab3 f383 	clz	r3, r3
 8005f24:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8005f26:	7afb      	ldrb	r3, [r7, #11]
 8005f28:	f1c3 031f 	rsb	r3, r3, #31
 8005f2c:	617b      	str	r3, [r7, #20]
 8005f2e:	491e      	ldr	r1, [pc, #120]	; (8005fa8 <vTaskSwitchContext+0xac>)
 8005f30:	697a      	ldr	r2, [r7, #20]
 8005f32:	4613      	mov	r3, r2
 8005f34:	009b      	lsls	r3, r3, #2
 8005f36:	4413      	add	r3, r2
 8005f38:	009b      	lsls	r3, r3, #2
 8005f3a:	440b      	add	r3, r1
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d10a      	bne.n	8005f58 <vTaskSwitchContext+0x5c>
	__asm volatile
 8005f42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f46:	f383 8811 	msr	BASEPRI, r3
 8005f4a:	f3bf 8f6f 	isb	sy
 8005f4e:	f3bf 8f4f 	dsb	sy
 8005f52:	607b      	str	r3, [r7, #4]
}
 8005f54:	bf00      	nop
 8005f56:	e7fe      	b.n	8005f56 <vTaskSwitchContext+0x5a>
 8005f58:	697a      	ldr	r2, [r7, #20]
 8005f5a:	4613      	mov	r3, r2
 8005f5c:	009b      	lsls	r3, r3, #2
 8005f5e:	4413      	add	r3, r2
 8005f60:	009b      	lsls	r3, r3, #2
 8005f62:	4a11      	ldr	r2, [pc, #68]	; (8005fa8 <vTaskSwitchContext+0xac>)
 8005f64:	4413      	add	r3, r2
 8005f66:	613b      	str	r3, [r7, #16]
 8005f68:	693b      	ldr	r3, [r7, #16]
 8005f6a:	685b      	ldr	r3, [r3, #4]
 8005f6c:	685a      	ldr	r2, [r3, #4]
 8005f6e:	693b      	ldr	r3, [r7, #16]
 8005f70:	605a      	str	r2, [r3, #4]
 8005f72:	693b      	ldr	r3, [r7, #16]
 8005f74:	685a      	ldr	r2, [r3, #4]
 8005f76:	693b      	ldr	r3, [r7, #16]
 8005f78:	3308      	adds	r3, #8
 8005f7a:	429a      	cmp	r2, r3
 8005f7c:	d104      	bne.n	8005f88 <vTaskSwitchContext+0x8c>
 8005f7e:	693b      	ldr	r3, [r7, #16]
 8005f80:	685b      	ldr	r3, [r3, #4]
 8005f82:	685a      	ldr	r2, [r3, #4]
 8005f84:	693b      	ldr	r3, [r7, #16]
 8005f86:	605a      	str	r2, [r3, #4]
 8005f88:	693b      	ldr	r3, [r7, #16]
 8005f8a:	685b      	ldr	r3, [r3, #4]
 8005f8c:	68db      	ldr	r3, [r3, #12]
 8005f8e:	4a07      	ldr	r2, [pc, #28]	; (8005fac <vTaskSwitchContext+0xb0>)
 8005f90:	6013      	str	r3, [r2, #0]
}
 8005f92:	bf00      	nop
 8005f94:	371c      	adds	r7, #28
 8005f96:	46bd      	mov	sp, r7
 8005f98:	bc80      	pop	{r7}
 8005f9a:	4770      	bx	lr
 8005f9c:	200005c0 	.word	0x200005c0
 8005fa0:	200005ac 	.word	0x200005ac
 8005fa4:	200005a0 	.word	0x200005a0
 8005fa8:	2000049c 	.word	0x2000049c
 8005fac:	20000498 	.word	0x20000498

08005fb0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8005fb0:	b580      	push	{r7, lr}
 8005fb2:	b084      	sub	sp, #16
 8005fb4:	af00      	add	r7, sp, #0
 8005fb6:	6078      	str	r0, [r7, #4]
 8005fb8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	d10a      	bne.n	8005fd6 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8005fc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005fc4:	f383 8811 	msr	BASEPRI, r3
 8005fc8:	f3bf 8f6f 	isb	sy
 8005fcc:	f3bf 8f4f 	dsb	sy
 8005fd0:	60fb      	str	r3, [r7, #12]
}
 8005fd2:	bf00      	nop
 8005fd4:	e7fe      	b.n	8005fd4 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005fd6:	4b07      	ldr	r3, [pc, #28]	; (8005ff4 <vTaskPlaceOnEventList+0x44>)
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	3318      	adds	r3, #24
 8005fdc:	4619      	mov	r1, r3
 8005fde:	6878      	ldr	r0, [r7, #4]
 8005fe0:	f7fe ff58 	bl	8004e94 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005fe4:	2101      	movs	r1, #1
 8005fe6:	6838      	ldr	r0, [r7, #0]
 8005fe8:	f000 fa6a 	bl	80064c0 <prvAddCurrentTaskToDelayedList>
}
 8005fec:	bf00      	nop
 8005fee:	3710      	adds	r7, #16
 8005ff0:	46bd      	mov	sp, r7
 8005ff2:	bd80      	pop	{r7, pc}
 8005ff4:	20000498 	.word	0x20000498

08005ff8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005ff8:	b580      	push	{r7, lr}
 8005ffa:	b086      	sub	sp, #24
 8005ffc:	af00      	add	r7, sp, #0
 8005ffe:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	68db      	ldr	r3, [r3, #12]
 8006004:	68db      	ldr	r3, [r3, #12]
 8006006:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006008:	693b      	ldr	r3, [r7, #16]
 800600a:	2b00      	cmp	r3, #0
 800600c:	d10a      	bne.n	8006024 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800600e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006012:	f383 8811 	msr	BASEPRI, r3
 8006016:	f3bf 8f6f 	isb	sy
 800601a:	f3bf 8f4f 	dsb	sy
 800601e:	60fb      	str	r3, [r7, #12]
}
 8006020:	bf00      	nop
 8006022:	e7fe      	b.n	8006022 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8006024:	693b      	ldr	r3, [r7, #16]
 8006026:	3318      	adds	r3, #24
 8006028:	4618      	mov	r0, r3
 800602a:	f7fe ff6b 	bl	8004f04 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800602e:	4b1d      	ldr	r3, [pc, #116]	; (80060a4 <xTaskRemoveFromEventList+0xac>)
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	2b00      	cmp	r3, #0
 8006034:	d11c      	bne.n	8006070 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006036:	693b      	ldr	r3, [r7, #16]
 8006038:	3304      	adds	r3, #4
 800603a:	4618      	mov	r0, r3
 800603c:	f7fe ff62 	bl	8004f04 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8006040:	693b      	ldr	r3, [r7, #16]
 8006042:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006044:	2201      	movs	r2, #1
 8006046:	409a      	lsls	r2, r3
 8006048:	4b17      	ldr	r3, [pc, #92]	; (80060a8 <xTaskRemoveFromEventList+0xb0>)
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	4313      	orrs	r3, r2
 800604e:	4a16      	ldr	r2, [pc, #88]	; (80060a8 <xTaskRemoveFromEventList+0xb0>)
 8006050:	6013      	str	r3, [r2, #0]
 8006052:	693b      	ldr	r3, [r7, #16]
 8006054:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006056:	4613      	mov	r3, r2
 8006058:	009b      	lsls	r3, r3, #2
 800605a:	4413      	add	r3, r2
 800605c:	009b      	lsls	r3, r3, #2
 800605e:	4a13      	ldr	r2, [pc, #76]	; (80060ac <xTaskRemoveFromEventList+0xb4>)
 8006060:	441a      	add	r2, r3
 8006062:	693b      	ldr	r3, [r7, #16]
 8006064:	3304      	adds	r3, #4
 8006066:	4619      	mov	r1, r3
 8006068:	4610      	mov	r0, r2
 800606a:	f7fe fef0 	bl	8004e4e <vListInsertEnd>
 800606e:	e005      	b.n	800607c <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8006070:	693b      	ldr	r3, [r7, #16]
 8006072:	3318      	adds	r3, #24
 8006074:	4619      	mov	r1, r3
 8006076:	480e      	ldr	r0, [pc, #56]	; (80060b0 <xTaskRemoveFromEventList+0xb8>)
 8006078:	f7fe fee9 	bl	8004e4e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800607c:	693b      	ldr	r3, [r7, #16]
 800607e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006080:	4b0c      	ldr	r3, [pc, #48]	; (80060b4 <xTaskRemoveFromEventList+0xbc>)
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006086:	429a      	cmp	r2, r3
 8006088:	d905      	bls.n	8006096 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800608a:	2301      	movs	r3, #1
 800608c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800608e:	4b0a      	ldr	r3, [pc, #40]	; (80060b8 <xTaskRemoveFromEventList+0xc0>)
 8006090:	2201      	movs	r2, #1
 8006092:	601a      	str	r2, [r3, #0]
 8006094:	e001      	b.n	800609a <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 8006096:	2300      	movs	r3, #0
 8006098:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 800609a:	697b      	ldr	r3, [r7, #20]
}
 800609c:	4618      	mov	r0, r3
 800609e:	3718      	adds	r7, #24
 80060a0:	46bd      	mov	sp, r7
 80060a2:	bd80      	pop	{r7, pc}
 80060a4:	200005c0 	.word	0x200005c0
 80060a8:	200005a0 	.word	0x200005a0
 80060ac:	2000049c 	.word	0x2000049c
 80060b0:	20000558 	.word	0x20000558
 80060b4:	20000498 	.word	0x20000498
 80060b8:	200005ac 	.word	0x200005ac

080060bc <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80060bc:	b480      	push	{r7}
 80060be:	b083      	sub	sp, #12
 80060c0:	af00      	add	r7, sp, #0
 80060c2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80060c4:	4b06      	ldr	r3, [pc, #24]	; (80060e0 <vTaskInternalSetTimeOutState+0x24>)
 80060c6:	681a      	ldr	r2, [r3, #0]
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80060cc:	4b05      	ldr	r3, [pc, #20]	; (80060e4 <vTaskInternalSetTimeOutState+0x28>)
 80060ce:	681a      	ldr	r2, [r3, #0]
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	605a      	str	r2, [r3, #4]
}
 80060d4:	bf00      	nop
 80060d6:	370c      	adds	r7, #12
 80060d8:	46bd      	mov	sp, r7
 80060da:	bc80      	pop	{r7}
 80060dc:	4770      	bx	lr
 80060de:	bf00      	nop
 80060e0:	200005b0 	.word	0x200005b0
 80060e4:	2000059c 	.word	0x2000059c

080060e8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80060e8:	b580      	push	{r7, lr}
 80060ea:	b088      	sub	sp, #32
 80060ec:	af00      	add	r7, sp, #0
 80060ee:	6078      	str	r0, [r7, #4]
 80060f0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	d10a      	bne.n	800610e <xTaskCheckForTimeOut+0x26>
	__asm volatile
 80060f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80060fc:	f383 8811 	msr	BASEPRI, r3
 8006100:	f3bf 8f6f 	isb	sy
 8006104:	f3bf 8f4f 	dsb	sy
 8006108:	613b      	str	r3, [r7, #16]
}
 800610a:	bf00      	nop
 800610c:	e7fe      	b.n	800610c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800610e:	683b      	ldr	r3, [r7, #0]
 8006110:	2b00      	cmp	r3, #0
 8006112:	d10a      	bne.n	800612a <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8006114:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006118:	f383 8811 	msr	BASEPRI, r3
 800611c:	f3bf 8f6f 	isb	sy
 8006120:	f3bf 8f4f 	dsb	sy
 8006124:	60fb      	str	r3, [r7, #12]
}
 8006126:	bf00      	nop
 8006128:	e7fe      	b.n	8006128 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800612a:	f000 fb1f 	bl	800676c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800612e:	4b1d      	ldr	r3, [pc, #116]	; (80061a4 <xTaskCheckForTimeOut+0xbc>)
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	685b      	ldr	r3, [r3, #4]
 8006138:	69ba      	ldr	r2, [r7, #24]
 800613a:	1ad3      	subs	r3, r2, r3
 800613c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800613e:	683b      	ldr	r3, [r7, #0]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006146:	d102      	bne.n	800614e <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8006148:	2300      	movs	r3, #0
 800614a:	61fb      	str	r3, [r7, #28]
 800614c:	e023      	b.n	8006196 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	681a      	ldr	r2, [r3, #0]
 8006152:	4b15      	ldr	r3, [pc, #84]	; (80061a8 <xTaskCheckForTimeOut+0xc0>)
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	429a      	cmp	r2, r3
 8006158:	d007      	beq.n	800616a <xTaskCheckForTimeOut+0x82>
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	685b      	ldr	r3, [r3, #4]
 800615e:	69ba      	ldr	r2, [r7, #24]
 8006160:	429a      	cmp	r2, r3
 8006162:	d302      	bcc.n	800616a <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8006164:	2301      	movs	r3, #1
 8006166:	61fb      	str	r3, [r7, #28]
 8006168:	e015      	b.n	8006196 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800616a:	683b      	ldr	r3, [r7, #0]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	697a      	ldr	r2, [r7, #20]
 8006170:	429a      	cmp	r2, r3
 8006172:	d20b      	bcs.n	800618c <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8006174:	683b      	ldr	r3, [r7, #0]
 8006176:	681a      	ldr	r2, [r3, #0]
 8006178:	697b      	ldr	r3, [r7, #20]
 800617a:	1ad2      	subs	r2, r2, r3
 800617c:	683b      	ldr	r3, [r7, #0]
 800617e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8006180:	6878      	ldr	r0, [r7, #4]
 8006182:	f7ff ff9b 	bl	80060bc <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8006186:	2300      	movs	r3, #0
 8006188:	61fb      	str	r3, [r7, #28]
 800618a:	e004      	b.n	8006196 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800618c:	683b      	ldr	r3, [r7, #0]
 800618e:	2200      	movs	r2, #0
 8006190:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8006192:	2301      	movs	r3, #1
 8006194:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8006196:	f000 fb19 	bl	80067cc <vPortExitCritical>

	return xReturn;
 800619a:	69fb      	ldr	r3, [r7, #28]
}
 800619c:	4618      	mov	r0, r3
 800619e:	3720      	adds	r7, #32
 80061a0:	46bd      	mov	sp, r7
 80061a2:	bd80      	pop	{r7, pc}
 80061a4:	2000059c 	.word	0x2000059c
 80061a8:	200005b0 	.word	0x200005b0

080061ac <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80061ac:	b480      	push	{r7}
 80061ae:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80061b0:	4b03      	ldr	r3, [pc, #12]	; (80061c0 <vTaskMissedYield+0x14>)
 80061b2:	2201      	movs	r2, #1
 80061b4:	601a      	str	r2, [r3, #0]
}
 80061b6:	bf00      	nop
 80061b8:	46bd      	mov	sp, r7
 80061ba:	bc80      	pop	{r7}
 80061bc:	4770      	bx	lr
 80061be:	bf00      	nop
 80061c0:	200005ac 	.word	0x200005ac

080061c4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80061c4:	b580      	push	{r7, lr}
 80061c6:	b082      	sub	sp, #8
 80061c8:	af00      	add	r7, sp, #0
 80061ca:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80061cc:	f000 f852 	bl	8006274 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80061d0:	4b06      	ldr	r3, [pc, #24]	; (80061ec <prvIdleTask+0x28>)
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	2b01      	cmp	r3, #1
 80061d6:	d9f9      	bls.n	80061cc <prvIdleTask+0x8>
			{
				taskYIELD();
 80061d8:	4b05      	ldr	r3, [pc, #20]	; (80061f0 <prvIdleTask+0x2c>)
 80061da:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80061de:	601a      	str	r2, [r3, #0]
 80061e0:	f3bf 8f4f 	dsb	sy
 80061e4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80061e8:	e7f0      	b.n	80061cc <prvIdleTask+0x8>
 80061ea:	bf00      	nop
 80061ec:	2000049c 	.word	0x2000049c
 80061f0:	e000ed04 	.word	0xe000ed04

080061f4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80061f4:	b580      	push	{r7, lr}
 80061f6:	b082      	sub	sp, #8
 80061f8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80061fa:	2300      	movs	r3, #0
 80061fc:	607b      	str	r3, [r7, #4]
 80061fe:	e00c      	b.n	800621a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006200:	687a      	ldr	r2, [r7, #4]
 8006202:	4613      	mov	r3, r2
 8006204:	009b      	lsls	r3, r3, #2
 8006206:	4413      	add	r3, r2
 8006208:	009b      	lsls	r3, r3, #2
 800620a:	4a12      	ldr	r2, [pc, #72]	; (8006254 <prvInitialiseTaskLists+0x60>)
 800620c:	4413      	add	r3, r2
 800620e:	4618      	mov	r0, r3
 8006210:	f7fe fdf2 	bl	8004df8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	3301      	adds	r3, #1
 8006218:	607b      	str	r3, [r7, #4]
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	2b06      	cmp	r3, #6
 800621e:	d9ef      	bls.n	8006200 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006220:	480d      	ldr	r0, [pc, #52]	; (8006258 <prvInitialiseTaskLists+0x64>)
 8006222:	f7fe fde9 	bl	8004df8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006226:	480d      	ldr	r0, [pc, #52]	; (800625c <prvInitialiseTaskLists+0x68>)
 8006228:	f7fe fde6 	bl	8004df8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800622c:	480c      	ldr	r0, [pc, #48]	; (8006260 <prvInitialiseTaskLists+0x6c>)
 800622e:	f7fe fde3 	bl	8004df8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8006232:	480c      	ldr	r0, [pc, #48]	; (8006264 <prvInitialiseTaskLists+0x70>)
 8006234:	f7fe fde0 	bl	8004df8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006238:	480b      	ldr	r0, [pc, #44]	; (8006268 <prvInitialiseTaskLists+0x74>)
 800623a:	f7fe fddd 	bl	8004df8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800623e:	4b0b      	ldr	r3, [pc, #44]	; (800626c <prvInitialiseTaskLists+0x78>)
 8006240:	4a05      	ldr	r2, [pc, #20]	; (8006258 <prvInitialiseTaskLists+0x64>)
 8006242:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006244:	4b0a      	ldr	r3, [pc, #40]	; (8006270 <prvInitialiseTaskLists+0x7c>)
 8006246:	4a05      	ldr	r2, [pc, #20]	; (800625c <prvInitialiseTaskLists+0x68>)
 8006248:	601a      	str	r2, [r3, #0]
}
 800624a:	bf00      	nop
 800624c:	3708      	adds	r7, #8
 800624e:	46bd      	mov	sp, r7
 8006250:	bd80      	pop	{r7, pc}
 8006252:	bf00      	nop
 8006254:	2000049c 	.word	0x2000049c
 8006258:	20000528 	.word	0x20000528
 800625c:	2000053c 	.word	0x2000053c
 8006260:	20000558 	.word	0x20000558
 8006264:	2000056c 	.word	0x2000056c
 8006268:	20000584 	.word	0x20000584
 800626c:	20000550 	.word	0x20000550
 8006270:	20000554 	.word	0x20000554

08006274 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006274:	b580      	push	{r7, lr}
 8006276:	b082      	sub	sp, #8
 8006278:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800627a:	e019      	b.n	80062b0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800627c:	f000 fa76 	bl	800676c <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8006280:	4b10      	ldr	r3, [pc, #64]	; (80062c4 <prvCheckTasksWaitingTermination+0x50>)
 8006282:	68db      	ldr	r3, [r3, #12]
 8006284:	68db      	ldr	r3, [r3, #12]
 8006286:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	3304      	adds	r3, #4
 800628c:	4618      	mov	r0, r3
 800628e:	f7fe fe39 	bl	8004f04 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8006292:	4b0d      	ldr	r3, [pc, #52]	; (80062c8 <prvCheckTasksWaitingTermination+0x54>)
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	3b01      	subs	r3, #1
 8006298:	4a0b      	ldr	r2, [pc, #44]	; (80062c8 <prvCheckTasksWaitingTermination+0x54>)
 800629a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800629c:	4b0b      	ldr	r3, [pc, #44]	; (80062cc <prvCheckTasksWaitingTermination+0x58>)
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	3b01      	subs	r3, #1
 80062a2:	4a0a      	ldr	r2, [pc, #40]	; (80062cc <prvCheckTasksWaitingTermination+0x58>)
 80062a4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80062a6:	f000 fa91 	bl	80067cc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80062aa:	6878      	ldr	r0, [r7, #4]
 80062ac:	f000 f810 	bl	80062d0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80062b0:	4b06      	ldr	r3, [pc, #24]	; (80062cc <prvCheckTasksWaitingTermination+0x58>)
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d1e1      	bne.n	800627c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80062b8:	bf00      	nop
 80062ba:	bf00      	nop
 80062bc:	3708      	adds	r7, #8
 80062be:	46bd      	mov	sp, r7
 80062c0:	bd80      	pop	{r7, pc}
 80062c2:	bf00      	nop
 80062c4:	2000056c 	.word	0x2000056c
 80062c8:	20000598 	.word	0x20000598
 80062cc:	20000580 	.word	0x20000580

080062d0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80062d0:	b580      	push	{r7, lr}
 80062d2:	b084      	sub	sp, #16
 80062d4:	af00      	add	r7, sp, #0
 80062d6:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d108      	bne.n	80062f4 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062e6:	4618      	mov	r0, r3
 80062e8:	f000 fc04 	bl	8006af4 <vPortFree>
				vPortFree( pxTCB );
 80062ec:	6878      	ldr	r0, [r7, #4]
 80062ee:	f000 fc01 	bl	8006af4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80062f2:	e018      	b.n	8006326 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80062fa:	2b01      	cmp	r3, #1
 80062fc:	d103      	bne.n	8006306 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80062fe:	6878      	ldr	r0, [r7, #4]
 8006300:	f000 fbf8 	bl	8006af4 <vPortFree>
	}
 8006304:	e00f      	b.n	8006326 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800630c:	2b02      	cmp	r3, #2
 800630e:	d00a      	beq.n	8006326 <prvDeleteTCB+0x56>
	__asm volatile
 8006310:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006314:	f383 8811 	msr	BASEPRI, r3
 8006318:	f3bf 8f6f 	isb	sy
 800631c:	f3bf 8f4f 	dsb	sy
 8006320:	60fb      	str	r3, [r7, #12]
}
 8006322:	bf00      	nop
 8006324:	e7fe      	b.n	8006324 <prvDeleteTCB+0x54>
	}
 8006326:	bf00      	nop
 8006328:	3710      	adds	r7, #16
 800632a:	46bd      	mov	sp, r7
 800632c:	bd80      	pop	{r7, pc}
	...

08006330 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006330:	b480      	push	{r7}
 8006332:	b083      	sub	sp, #12
 8006334:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006336:	4b0e      	ldr	r3, [pc, #56]	; (8006370 <prvResetNextTaskUnblockTime+0x40>)
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	2b00      	cmp	r3, #0
 800633e:	d101      	bne.n	8006344 <prvResetNextTaskUnblockTime+0x14>
 8006340:	2301      	movs	r3, #1
 8006342:	e000      	b.n	8006346 <prvResetNextTaskUnblockTime+0x16>
 8006344:	2300      	movs	r3, #0
 8006346:	2b00      	cmp	r3, #0
 8006348:	d004      	beq.n	8006354 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800634a:	4b0a      	ldr	r3, [pc, #40]	; (8006374 <prvResetNextTaskUnblockTime+0x44>)
 800634c:	f04f 32ff 	mov.w	r2, #4294967295
 8006350:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006352:	e008      	b.n	8006366 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8006354:	4b06      	ldr	r3, [pc, #24]	; (8006370 <prvResetNextTaskUnblockTime+0x40>)
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	68db      	ldr	r3, [r3, #12]
 800635a:	68db      	ldr	r3, [r3, #12]
 800635c:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	685b      	ldr	r3, [r3, #4]
 8006362:	4a04      	ldr	r2, [pc, #16]	; (8006374 <prvResetNextTaskUnblockTime+0x44>)
 8006364:	6013      	str	r3, [r2, #0]
}
 8006366:	bf00      	nop
 8006368:	370c      	adds	r7, #12
 800636a:	46bd      	mov	sp, r7
 800636c:	bc80      	pop	{r7}
 800636e:	4770      	bx	lr
 8006370:	20000550 	.word	0x20000550
 8006374:	200005b8 	.word	0x200005b8

08006378 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8006378:	b480      	push	{r7}
 800637a:	b083      	sub	sp, #12
 800637c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800637e:	4b0b      	ldr	r3, [pc, #44]	; (80063ac <xTaskGetSchedulerState+0x34>)
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	2b00      	cmp	r3, #0
 8006384:	d102      	bne.n	800638c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8006386:	2301      	movs	r3, #1
 8006388:	607b      	str	r3, [r7, #4]
 800638a:	e008      	b.n	800639e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800638c:	4b08      	ldr	r3, [pc, #32]	; (80063b0 <xTaskGetSchedulerState+0x38>)
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	2b00      	cmp	r3, #0
 8006392:	d102      	bne.n	800639a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8006394:	2302      	movs	r3, #2
 8006396:	607b      	str	r3, [r7, #4]
 8006398:	e001      	b.n	800639e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800639a:	2300      	movs	r3, #0
 800639c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800639e:	687b      	ldr	r3, [r7, #4]
	}
 80063a0:	4618      	mov	r0, r3
 80063a2:	370c      	adds	r7, #12
 80063a4:	46bd      	mov	sp, r7
 80063a6:	bc80      	pop	{r7}
 80063a8:	4770      	bx	lr
 80063aa:	bf00      	nop
 80063ac:	200005a4 	.word	0x200005a4
 80063b0:	200005c0 	.word	0x200005c0

080063b4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80063b4:	b580      	push	{r7, lr}
 80063b6:	b086      	sub	sp, #24
 80063b8:	af00      	add	r7, sp, #0
 80063ba:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80063c0:	2300      	movs	r3, #0
 80063c2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	d06e      	beq.n	80064a8 <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80063ca:	4b3a      	ldr	r3, [pc, #232]	; (80064b4 <xTaskPriorityDisinherit+0x100>)
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	693a      	ldr	r2, [r7, #16]
 80063d0:	429a      	cmp	r2, r3
 80063d2:	d00a      	beq.n	80063ea <xTaskPriorityDisinherit+0x36>
	__asm volatile
 80063d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063d8:	f383 8811 	msr	BASEPRI, r3
 80063dc:	f3bf 8f6f 	isb	sy
 80063e0:	f3bf 8f4f 	dsb	sy
 80063e4:	60fb      	str	r3, [r7, #12]
}
 80063e6:	bf00      	nop
 80063e8:	e7fe      	b.n	80063e8 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80063ea:	693b      	ldr	r3, [r7, #16]
 80063ec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d10a      	bne.n	8006408 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 80063f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063f6:	f383 8811 	msr	BASEPRI, r3
 80063fa:	f3bf 8f6f 	isb	sy
 80063fe:	f3bf 8f4f 	dsb	sy
 8006402:	60bb      	str	r3, [r7, #8]
}
 8006404:	bf00      	nop
 8006406:	e7fe      	b.n	8006406 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8006408:	693b      	ldr	r3, [r7, #16]
 800640a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800640c:	1e5a      	subs	r2, r3, #1
 800640e:	693b      	ldr	r3, [r7, #16]
 8006410:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8006412:	693b      	ldr	r3, [r7, #16]
 8006414:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006416:	693b      	ldr	r3, [r7, #16]
 8006418:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800641a:	429a      	cmp	r2, r3
 800641c:	d044      	beq.n	80064a8 <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800641e:	693b      	ldr	r3, [r7, #16]
 8006420:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006422:	2b00      	cmp	r3, #0
 8006424:	d140      	bne.n	80064a8 <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006426:	693b      	ldr	r3, [r7, #16]
 8006428:	3304      	adds	r3, #4
 800642a:	4618      	mov	r0, r3
 800642c:	f7fe fd6a 	bl	8004f04 <uxListRemove>
 8006430:	4603      	mov	r3, r0
 8006432:	2b00      	cmp	r3, #0
 8006434:	d115      	bne.n	8006462 <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8006436:	693b      	ldr	r3, [r7, #16]
 8006438:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800643a:	491f      	ldr	r1, [pc, #124]	; (80064b8 <xTaskPriorityDisinherit+0x104>)
 800643c:	4613      	mov	r3, r2
 800643e:	009b      	lsls	r3, r3, #2
 8006440:	4413      	add	r3, r2
 8006442:	009b      	lsls	r3, r3, #2
 8006444:	440b      	add	r3, r1
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	2b00      	cmp	r3, #0
 800644a:	d10a      	bne.n	8006462 <xTaskPriorityDisinherit+0xae>
 800644c:	693b      	ldr	r3, [r7, #16]
 800644e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006450:	2201      	movs	r2, #1
 8006452:	fa02 f303 	lsl.w	r3, r2, r3
 8006456:	43da      	mvns	r2, r3
 8006458:	4b18      	ldr	r3, [pc, #96]	; (80064bc <xTaskPriorityDisinherit+0x108>)
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	4013      	ands	r3, r2
 800645e:	4a17      	ldr	r2, [pc, #92]	; (80064bc <xTaskPriorityDisinherit+0x108>)
 8006460:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8006462:	693b      	ldr	r3, [r7, #16]
 8006464:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006466:	693b      	ldr	r3, [r7, #16]
 8006468:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800646a:	693b      	ldr	r3, [r7, #16]
 800646c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800646e:	f1c3 0207 	rsb	r2, r3, #7
 8006472:	693b      	ldr	r3, [r7, #16]
 8006474:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8006476:	693b      	ldr	r3, [r7, #16]
 8006478:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800647a:	2201      	movs	r2, #1
 800647c:	409a      	lsls	r2, r3
 800647e:	4b0f      	ldr	r3, [pc, #60]	; (80064bc <xTaskPriorityDisinherit+0x108>)
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	4313      	orrs	r3, r2
 8006484:	4a0d      	ldr	r2, [pc, #52]	; (80064bc <xTaskPriorityDisinherit+0x108>)
 8006486:	6013      	str	r3, [r2, #0]
 8006488:	693b      	ldr	r3, [r7, #16]
 800648a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800648c:	4613      	mov	r3, r2
 800648e:	009b      	lsls	r3, r3, #2
 8006490:	4413      	add	r3, r2
 8006492:	009b      	lsls	r3, r3, #2
 8006494:	4a08      	ldr	r2, [pc, #32]	; (80064b8 <xTaskPriorityDisinherit+0x104>)
 8006496:	441a      	add	r2, r3
 8006498:	693b      	ldr	r3, [r7, #16]
 800649a:	3304      	adds	r3, #4
 800649c:	4619      	mov	r1, r3
 800649e:	4610      	mov	r0, r2
 80064a0:	f7fe fcd5 	bl	8004e4e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80064a4:	2301      	movs	r3, #1
 80064a6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80064a8:	697b      	ldr	r3, [r7, #20]
	}
 80064aa:	4618      	mov	r0, r3
 80064ac:	3718      	adds	r7, #24
 80064ae:	46bd      	mov	sp, r7
 80064b0:	bd80      	pop	{r7, pc}
 80064b2:	bf00      	nop
 80064b4:	20000498 	.word	0x20000498
 80064b8:	2000049c 	.word	0x2000049c
 80064bc:	200005a0 	.word	0x200005a0

080064c0 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80064c0:	b580      	push	{r7, lr}
 80064c2:	b084      	sub	sp, #16
 80064c4:	af00      	add	r7, sp, #0
 80064c6:	6078      	str	r0, [r7, #4]
 80064c8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80064ca:	4b29      	ldr	r3, [pc, #164]	; (8006570 <prvAddCurrentTaskToDelayedList+0xb0>)
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80064d0:	4b28      	ldr	r3, [pc, #160]	; (8006574 <prvAddCurrentTaskToDelayedList+0xb4>)
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	3304      	adds	r3, #4
 80064d6:	4618      	mov	r0, r3
 80064d8:	f7fe fd14 	bl	8004f04 <uxListRemove>
 80064dc:	4603      	mov	r3, r0
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d10b      	bne.n	80064fa <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 80064e2:	4b24      	ldr	r3, [pc, #144]	; (8006574 <prvAddCurrentTaskToDelayedList+0xb4>)
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80064e8:	2201      	movs	r2, #1
 80064ea:	fa02 f303 	lsl.w	r3, r2, r3
 80064ee:	43da      	mvns	r2, r3
 80064f0:	4b21      	ldr	r3, [pc, #132]	; (8006578 <prvAddCurrentTaskToDelayedList+0xb8>)
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	4013      	ands	r3, r2
 80064f6:	4a20      	ldr	r2, [pc, #128]	; (8006578 <prvAddCurrentTaskToDelayedList+0xb8>)
 80064f8:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006500:	d10a      	bne.n	8006518 <prvAddCurrentTaskToDelayedList+0x58>
 8006502:	683b      	ldr	r3, [r7, #0]
 8006504:	2b00      	cmp	r3, #0
 8006506:	d007      	beq.n	8006518 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006508:	4b1a      	ldr	r3, [pc, #104]	; (8006574 <prvAddCurrentTaskToDelayedList+0xb4>)
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	3304      	adds	r3, #4
 800650e:	4619      	mov	r1, r3
 8006510:	481a      	ldr	r0, [pc, #104]	; (800657c <prvAddCurrentTaskToDelayedList+0xbc>)
 8006512:	f7fe fc9c 	bl	8004e4e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006516:	e026      	b.n	8006566 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006518:	68fa      	ldr	r2, [r7, #12]
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	4413      	add	r3, r2
 800651e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006520:	4b14      	ldr	r3, [pc, #80]	; (8006574 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	68ba      	ldr	r2, [r7, #8]
 8006526:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006528:	68ba      	ldr	r2, [r7, #8]
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	429a      	cmp	r2, r3
 800652e:	d209      	bcs.n	8006544 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006530:	4b13      	ldr	r3, [pc, #76]	; (8006580 <prvAddCurrentTaskToDelayedList+0xc0>)
 8006532:	681a      	ldr	r2, [r3, #0]
 8006534:	4b0f      	ldr	r3, [pc, #60]	; (8006574 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	3304      	adds	r3, #4
 800653a:	4619      	mov	r1, r3
 800653c:	4610      	mov	r0, r2
 800653e:	f7fe fca9 	bl	8004e94 <vListInsert>
}
 8006542:	e010      	b.n	8006566 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006544:	4b0f      	ldr	r3, [pc, #60]	; (8006584 <prvAddCurrentTaskToDelayedList+0xc4>)
 8006546:	681a      	ldr	r2, [r3, #0]
 8006548:	4b0a      	ldr	r3, [pc, #40]	; (8006574 <prvAddCurrentTaskToDelayedList+0xb4>)
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	3304      	adds	r3, #4
 800654e:	4619      	mov	r1, r3
 8006550:	4610      	mov	r0, r2
 8006552:	f7fe fc9f 	bl	8004e94 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006556:	4b0c      	ldr	r3, [pc, #48]	; (8006588 <prvAddCurrentTaskToDelayedList+0xc8>)
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	68ba      	ldr	r2, [r7, #8]
 800655c:	429a      	cmp	r2, r3
 800655e:	d202      	bcs.n	8006566 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8006560:	4a09      	ldr	r2, [pc, #36]	; (8006588 <prvAddCurrentTaskToDelayedList+0xc8>)
 8006562:	68bb      	ldr	r3, [r7, #8]
 8006564:	6013      	str	r3, [r2, #0]
}
 8006566:	bf00      	nop
 8006568:	3710      	adds	r7, #16
 800656a:	46bd      	mov	sp, r7
 800656c:	bd80      	pop	{r7, pc}
 800656e:	bf00      	nop
 8006570:	2000059c 	.word	0x2000059c
 8006574:	20000498 	.word	0x20000498
 8006578:	200005a0 	.word	0x200005a0
 800657c:	20000584 	.word	0x20000584
 8006580:	20000554 	.word	0x20000554
 8006584:	20000550 	.word	0x20000550
 8006588:	200005b8 	.word	0x200005b8

0800658c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800658c:	b480      	push	{r7}
 800658e:	b085      	sub	sp, #20
 8006590:	af00      	add	r7, sp, #0
 8006592:	60f8      	str	r0, [r7, #12]
 8006594:	60b9      	str	r1, [r7, #8]
 8006596:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	3b04      	subs	r3, #4
 800659c:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80065a4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	3b04      	subs	r3, #4
 80065aa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80065ac:	68bb      	ldr	r3, [r7, #8]
 80065ae:	f023 0201 	bic.w	r2, r3, #1
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	3b04      	subs	r3, #4
 80065ba:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80065bc:	4a08      	ldr	r2, [pc, #32]	; (80065e0 <pxPortInitialiseStack+0x54>)
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	3b14      	subs	r3, #20
 80065c6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80065c8:	687a      	ldr	r2, [r7, #4]
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	3b20      	subs	r3, #32
 80065d2:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80065d4:	68fb      	ldr	r3, [r7, #12]
}
 80065d6:	4618      	mov	r0, r3
 80065d8:	3714      	adds	r7, #20
 80065da:	46bd      	mov	sp, r7
 80065dc:	bc80      	pop	{r7}
 80065de:	4770      	bx	lr
 80065e0:	080065e5 	.word	0x080065e5

080065e4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80065e4:	b480      	push	{r7}
 80065e6:	b085      	sub	sp, #20
 80065e8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 80065ea:	2300      	movs	r3, #0
 80065ec:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80065ee:	4b12      	ldr	r3, [pc, #72]	; (8006638 <prvTaskExitError+0x54>)
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80065f6:	d00a      	beq.n	800660e <prvTaskExitError+0x2a>
	__asm volatile
 80065f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065fc:	f383 8811 	msr	BASEPRI, r3
 8006600:	f3bf 8f6f 	isb	sy
 8006604:	f3bf 8f4f 	dsb	sy
 8006608:	60fb      	str	r3, [r7, #12]
}
 800660a:	bf00      	nop
 800660c:	e7fe      	b.n	800660c <prvTaskExitError+0x28>
	__asm volatile
 800660e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006612:	f383 8811 	msr	BASEPRI, r3
 8006616:	f3bf 8f6f 	isb	sy
 800661a:	f3bf 8f4f 	dsb	sy
 800661e:	60bb      	str	r3, [r7, #8]
}
 8006620:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006622:	bf00      	nop
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	2b00      	cmp	r3, #0
 8006628:	d0fc      	beq.n	8006624 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800662a:	bf00      	nop
 800662c:	bf00      	nop
 800662e:	3714      	adds	r7, #20
 8006630:	46bd      	mov	sp, r7
 8006632:	bc80      	pop	{r7}
 8006634:	4770      	bx	lr
 8006636:	bf00      	nop
 8006638:	2000000c 	.word	0x2000000c
 800663c:	00000000 	.word	0x00000000

08006640 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006640:	4b07      	ldr	r3, [pc, #28]	; (8006660 <pxCurrentTCBConst2>)
 8006642:	6819      	ldr	r1, [r3, #0]
 8006644:	6808      	ldr	r0, [r1, #0]
 8006646:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800664a:	f380 8809 	msr	PSP, r0
 800664e:	f3bf 8f6f 	isb	sy
 8006652:	f04f 0000 	mov.w	r0, #0
 8006656:	f380 8811 	msr	BASEPRI, r0
 800665a:	f04e 0e0d 	orr.w	lr, lr, #13
 800665e:	4770      	bx	lr

08006660 <pxCurrentTCBConst2>:
 8006660:	20000498 	.word	0x20000498
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006664:	bf00      	nop
 8006666:	bf00      	nop

08006668 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8006668:	4806      	ldr	r0, [pc, #24]	; (8006684 <prvPortStartFirstTask+0x1c>)
 800666a:	6800      	ldr	r0, [r0, #0]
 800666c:	6800      	ldr	r0, [r0, #0]
 800666e:	f380 8808 	msr	MSP, r0
 8006672:	b662      	cpsie	i
 8006674:	b661      	cpsie	f
 8006676:	f3bf 8f4f 	dsb	sy
 800667a:	f3bf 8f6f 	isb	sy
 800667e:	df00      	svc	0
 8006680:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8006682:	bf00      	nop
 8006684:	e000ed08 	.word	0xe000ed08

08006688 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006688:	b580      	push	{r7, lr}
 800668a:	b084      	sub	sp, #16
 800668c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800668e:	4b32      	ldr	r3, [pc, #200]	; (8006758 <xPortStartScheduler+0xd0>)
 8006690:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	781b      	ldrb	r3, [r3, #0]
 8006696:	b2db      	uxtb	r3, r3
 8006698:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	22ff      	movs	r2, #255	; 0xff
 800669e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	781b      	ldrb	r3, [r3, #0]
 80066a4:	b2db      	uxtb	r3, r3
 80066a6:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80066a8:	78fb      	ldrb	r3, [r7, #3]
 80066aa:	b2db      	uxtb	r3, r3
 80066ac:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80066b0:	b2da      	uxtb	r2, r3
 80066b2:	4b2a      	ldr	r3, [pc, #168]	; (800675c <xPortStartScheduler+0xd4>)
 80066b4:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80066b6:	4b2a      	ldr	r3, [pc, #168]	; (8006760 <xPortStartScheduler+0xd8>)
 80066b8:	2207      	movs	r2, #7
 80066ba:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80066bc:	e009      	b.n	80066d2 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 80066be:	4b28      	ldr	r3, [pc, #160]	; (8006760 <xPortStartScheduler+0xd8>)
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	3b01      	subs	r3, #1
 80066c4:	4a26      	ldr	r2, [pc, #152]	; (8006760 <xPortStartScheduler+0xd8>)
 80066c6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80066c8:	78fb      	ldrb	r3, [r7, #3]
 80066ca:	b2db      	uxtb	r3, r3
 80066cc:	005b      	lsls	r3, r3, #1
 80066ce:	b2db      	uxtb	r3, r3
 80066d0:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80066d2:	78fb      	ldrb	r3, [r7, #3]
 80066d4:	b2db      	uxtb	r3, r3
 80066d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80066da:	2b80      	cmp	r3, #128	; 0x80
 80066dc:	d0ef      	beq.n	80066be <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80066de:	4b20      	ldr	r3, [pc, #128]	; (8006760 <xPortStartScheduler+0xd8>)
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	f1c3 0307 	rsb	r3, r3, #7
 80066e6:	2b04      	cmp	r3, #4
 80066e8:	d00a      	beq.n	8006700 <xPortStartScheduler+0x78>
	__asm volatile
 80066ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066ee:	f383 8811 	msr	BASEPRI, r3
 80066f2:	f3bf 8f6f 	isb	sy
 80066f6:	f3bf 8f4f 	dsb	sy
 80066fa:	60bb      	str	r3, [r7, #8]
}
 80066fc:	bf00      	nop
 80066fe:	e7fe      	b.n	80066fe <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8006700:	4b17      	ldr	r3, [pc, #92]	; (8006760 <xPortStartScheduler+0xd8>)
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	021b      	lsls	r3, r3, #8
 8006706:	4a16      	ldr	r2, [pc, #88]	; (8006760 <xPortStartScheduler+0xd8>)
 8006708:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800670a:	4b15      	ldr	r3, [pc, #84]	; (8006760 <xPortStartScheduler+0xd8>)
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8006712:	4a13      	ldr	r2, [pc, #76]	; (8006760 <xPortStartScheduler+0xd8>)
 8006714:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	b2da      	uxtb	r2, r3
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800671e:	4b11      	ldr	r3, [pc, #68]	; (8006764 <xPortStartScheduler+0xdc>)
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	4a10      	ldr	r2, [pc, #64]	; (8006764 <xPortStartScheduler+0xdc>)
 8006724:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8006728:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800672a:	4b0e      	ldr	r3, [pc, #56]	; (8006764 <xPortStartScheduler+0xdc>)
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	4a0d      	ldr	r2, [pc, #52]	; (8006764 <xPortStartScheduler+0xdc>)
 8006730:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8006734:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006736:	f000 f8b9 	bl	80068ac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800673a:	4b0b      	ldr	r3, [pc, #44]	; (8006768 <xPortStartScheduler+0xe0>)
 800673c:	2200      	movs	r2, #0
 800673e:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8006740:	f7ff ff92 	bl	8006668 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006744:	f7ff fbda 	bl	8005efc <vTaskSwitchContext>
	prvTaskExitError();
 8006748:	f7ff ff4c 	bl	80065e4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800674c:	2300      	movs	r3, #0
}
 800674e:	4618      	mov	r0, r3
 8006750:	3710      	adds	r7, #16
 8006752:	46bd      	mov	sp, r7
 8006754:	bd80      	pop	{r7, pc}
 8006756:	bf00      	nop
 8006758:	e000e400 	.word	0xe000e400
 800675c:	200005c4 	.word	0x200005c4
 8006760:	200005c8 	.word	0x200005c8
 8006764:	e000ed20 	.word	0xe000ed20
 8006768:	2000000c 	.word	0x2000000c

0800676c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800676c:	b480      	push	{r7}
 800676e:	b083      	sub	sp, #12
 8006770:	af00      	add	r7, sp, #0
	__asm volatile
 8006772:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006776:	f383 8811 	msr	BASEPRI, r3
 800677a:	f3bf 8f6f 	isb	sy
 800677e:	f3bf 8f4f 	dsb	sy
 8006782:	607b      	str	r3, [r7, #4]
}
 8006784:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006786:	4b0f      	ldr	r3, [pc, #60]	; (80067c4 <vPortEnterCritical+0x58>)
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	3301      	adds	r3, #1
 800678c:	4a0d      	ldr	r2, [pc, #52]	; (80067c4 <vPortEnterCritical+0x58>)
 800678e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8006790:	4b0c      	ldr	r3, [pc, #48]	; (80067c4 <vPortEnterCritical+0x58>)
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	2b01      	cmp	r3, #1
 8006796:	d10f      	bne.n	80067b8 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006798:	4b0b      	ldr	r3, [pc, #44]	; (80067c8 <vPortEnterCritical+0x5c>)
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	b2db      	uxtb	r3, r3
 800679e:	2b00      	cmp	r3, #0
 80067a0:	d00a      	beq.n	80067b8 <vPortEnterCritical+0x4c>
	__asm volatile
 80067a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067a6:	f383 8811 	msr	BASEPRI, r3
 80067aa:	f3bf 8f6f 	isb	sy
 80067ae:	f3bf 8f4f 	dsb	sy
 80067b2:	603b      	str	r3, [r7, #0]
}
 80067b4:	bf00      	nop
 80067b6:	e7fe      	b.n	80067b6 <vPortEnterCritical+0x4a>
	}
}
 80067b8:	bf00      	nop
 80067ba:	370c      	adds	r7, #12
 80067bc:	46bd      	mov	sp, r7
 80067be:	bc80      	pop	{r7}
 80067c0:	4770      	bx	lr
 80067c2:	bf00      	nop
 80067c4:	2000000c 	.word	0x2000000c
 80067c8:	e000ed04 	.word	0xe000ed04

080067cc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80067cc:	b480      	push	{r7}
 80067ce:	b083      	sub	sp, #12
 80067d0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80067d2:	4b11      	ldr	r3, [pc, #68]	; (8006818 <vPortExitCritical+0x4c>)
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d10a      	bne.n	80067f0 <vPortExitCritical+0x24>
	__asm volatile
 80067da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067de:	f383 8811 	msr	BASEPRI, r3
 80067e2:	f3bf 8f6f 	isb	sy
 80067e6:	f3bf 8f4f 	dsb	sy
 80067ea:	607b      	str	r3, [r7, #4]
}
 80067ec:	bf00      	nop
 80067ee:	e7fe      	b.n	80067ee <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80067f0:	4b09      	ldr	r3, [pc, #36]	; (8006818 <vPortExitCritical+0x4c>)
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	3b01      	subs	r3, #1
 80067f6:	4a08      	ldr	r2, [pc, #32]	; (8006818 <vPortExitCritical+0x4c>)
 80067f8:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80067fa:	4b07      	ldr	r3, [pc, #28]	; (8006818 <vPortExitCritical+0x4c>)
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d105      	bne.n	800680e <vPortExitCritical+0x42>
 8006802:	2300      	movs	r3, #0
 8006804:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006806:	683b      	ldr	r3, [r7, #0]
 8006808:	f383 8811 	msr	BASEPRI, r3
}
 800680c:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800680e:	bf00      	nop
 8006810:	370c      	adds	r7, #12
 8006812:	46bd      	mov	sp, r7
 8006814:	bc80      	pop	{r7}
 8006816:	4770      	bx	lr
 8006818:	2000000c 	.word	0x2000000c
 800681c:	00000000 	.word	0x00000000

08006820 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006820:	f3ef 8009 	mrs	r0, PSP
 8006824:	f3bf 8f6f 	isb	sy
 8006828:	4b0d      	ldr	r3, [pc, #52]	; (8006860 <pxCurrentTCBConst>)
 800682a:	681a      	ldr	r2, [r3, #0]
 800682c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8006830:	6010      	str	r0, [r2, #0]
 8006832:	e92d 4008 	stmdb	sp!, {r3, lr}
 8006836:	f04f 0050 	mov.w	r0, #80	; 0x50
 800683a:	f380 8811 	msr	BASEPRI, r0
 800683e:	f7ff fb5d 	bl	8005efc <vTaskSwitchContext>
 8006842:	f04f 0000 	mov.w	r0, #0
 8006846:	f380 8811 	msr	BASEPRI, r0
 800684a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800684e:	6819      	ldr	r1, [r3, #0]
 8006850:	6808      	ldr	r0, [r1, #0]
 8006852:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8006856:	f380 8809 	msr	PSP, r0
 800685a:	f3bf 8f6f 	isb	sy
 800685e:	4770      	bx	lr

08006860 <pxCurrentTCBConst>:
 8006860:	20000498 	.word	0x20000498
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006864:	bf00      	nop
 8006866:	bf00      	nop

08006868 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006868:	b580      	push	{r7, lr}
 800686a:	b082      	sub	sp, #8
 800686c:	af00      	add	r7, sp, #0
	__asm volatile
 800686e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006872:	f383 8811 	msr	BASEPRI, r3
 8006876:	f3bf 8f6f 	isb	sy
 800687a:	f3bf 8f4f 	dsb	sy
 800687e:	607b      	str	r3, [r7, #4]
}
 8006880:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006882:	f7ff fa7d 	bl	8005d80 <xTaskIncrementTick>
 8006886:	4603      	mov	r3, r0
 8006888:	2b00      	cmp	r3, #0
 800688a:	d003      	beq.n	8006894 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800688c:	4b06      	ldr	r3, [pc, #24]	; (80068a8 <SysTick_Handler+0x40>)
 800688e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006892:	601a      	str	r2, [r3, #0]
 8006894:	2300      	movs	r3, #0
 8006896:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006898:	683b      	ldr	r3, [r7, #0]
 800689a:	f383 8811 	msr	BASEPRI, r3
}
 800689e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80068a0:	bf00      	nop
 80068a2:	3708      	adds	r7, #8
 80068a4:	46bd      	mov	sp, r7
 80068a6:	bd80      	pop	{r7, pc}
 80068a8:	e000ed04 	.word	0xe000ed04

080068ac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80068ac:	b480      	push	{r7}
 80068ae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80068b0:	4b0a      	ldr	r3, [pc, #40]	; (80068dc <vPortSetupTimerInterrupt+0x30>)
 80068b2:	2200      	movs	r2, #0
 80068b4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80068b6:	4b0a      	ldr	r3, [pc, #40]	; (80068e0 <vPortSetupTimerInterrupt+0x34>)
 80068b8:	2200      	movs	r2, #0
 80068ba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80068bc:	4b09      	ldr	r3, [pc, #36]	; (80068e4 <vPortSetupTimerInterrupt+0x38>)
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	4a09      	ldr	r2, [pc, #36]	; (80068e8 <vPortSetupTimerInterrupt+0x3c>)
 80068c2:	fba2 2303 	umull	r2, r3, r2, r3
 80068c6:	099b      	lsrs	r3, r3, #6
 80068c8:	4a08      	ldr	r2, [pc, #32]	; (80068ec <vPortSetupTimerInterrupt+0x40>)
 80068ca:	3b01      	subs	r3, #1
 80068cc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80068ce:	4b03      	ldr	r3, [pc, #12]	; (80068dc <vPortSetupTimerInterrupt+0x30>)
 80068d0:	2207      	movs	r2, #7
 80068d2:	601a      	str	r2, [r3, #0]
}
 80068d4:	bf00      	nop
 80068d6:	46bd      	mov	sp, r7
 80068d8:	bc80      	pop	{r7}
 80068da:	4770      	bx	lr
 80068dc:	e000e010 	.word	0xe000e010
 80068e0:	e000e018 	.word	0xe000e018
 80068e4:	20000000 	.word	0x20000000
 80068e8:	10624dd3 	.word	0x10624dd3
 80068ec:	e000e014 	.word	0xe000e014

080068f0 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80068f0:	b480      	push	{r7}
 80068f2:	b085      	sub	sp, #20
 80068f4:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80068f6:	f3ef 8305 	mrs	r3, IPSR
 80068fa:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	2b0f      	cmp	r3, #15
 8006900:	d914      	bls.n	800692c <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8006902:	4a16      	ldr	r2, [pc, #88]	; (800695c <vPortValidateInterruptPriority+0x6c>)
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	4413      	add	r3, r2
 8006908:	781b      	ldrb	r3, [r3, #0]
 800690a:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800690c:	4b14      	ldr	r3, [pc, #80]	; (8006960 <vPortValidateInterruptPriority+0x70>)
 800690e:	781b      	ldrb	r3, [r3, #0]
 8006910:	7afa      	ldrb	r2, [r7, #11]
 8006912:	429a      	cmp	r2, r3
 8006914:	d20a      	bcs.n	800692c <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8006916:	f04f 0350 	mov.w	r3, #80	; 0x50
 800691a:	f383 8811 	msr	BASEPRI, r3
 800691e:	f3bf 8f6f 	isb	sy
 8006922:	f3bf 8f4f 	dsb	sy
 8006926:	607b      	str	r3, [r7, #4]
}
 8006928:	bf00      	nop
 800692a:	e7fe      	b.n	800692a <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800692c:	4b0d      	ldr	r3, [pc, #52]	; (8006964 <vPortValidateInterruptPriority+0x74>)
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8006934:	4b0c      	ldr	r3, [pc, #48]	; (8006968 <vPortValidateInterruptPriority+0x78>)
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	429a      	cmp	r2, r3
 800693a:	d90a      	bls.n	8006952 <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800693c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006940:	f383 8811 	msr	BASEPRI, r3
 8006944:	f3bf 8f6f 	isb	sy
 8006948:	f3bf 8f4f 	dsb	sy
 800694c:	603b      	str	r3, [r7, #0]
}
 800694e:	bf00      	nop
 8006950:	e7fe      	b.n	8006950 <vPortValidateInterruptPriority+0x60>
	}
 8006952:	bf00      	nop
 8006954:	3714      	adds	r7, #20
 8006956:	46bd      	mov	sp, r7
 8006958:	bc80      	pop	{r7}
 800695a:	4770      	bx	lr
 800695c:	e000e3f0 	.word	0xe000e3f0
 8006960:	200005c4 	.word	0x200005c4
 8006964:	e000ed0c 	.word	0xe000ed0c
 8006968:	200005c8 	.word	0x200005c8

0800696c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800696c:	b580      	push	{r7, lr}
 800696e:	b08a      	sub	sp, #40	; 0x28
 8006970:	af00      	add	r7, sp, #0
 8006972:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006974:	2300      	movs	r3, #0
 8006976:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006978:	f7ff f958 	bl	8005c2c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800697c:	4b58      	ldr	r3, [pc, #352]	; (8006ae0 <pvPortMalloc+0x174>)
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	2b00      	cmp	r3, #0
 8006982:	d101      	bne.n	8006988 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006984:	f000 f910 	bl	8006ba8 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006988:	4b56      	ldr	r3, [pc, #344]	; (8006ae4 <pvPortMalloc+0x178>)
 800698a:	681a      	ldr	r2, [r3, #0]
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	4013      	ands	r3, r2
 8006990:	2b00      	cmp	r3, #0
 8006992:	f040 808e 	bne.w	8006ab2 <pvPortMalloc+0x146>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	2b00      	cmp	r3, #0
 800699a:	d01d      	beq.n	80069d8 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800699c:	2208      	movs	r2, #8
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	4413      	add	r3, r2
 80069a2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	f003 0307 	and.w	r3, r3, #7
 80069aa:	2b00      	cmp	r3, #0
 80069ac:	d014      	beq.n	80069d8 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	f023 0307 	bic.w	r3, r3, #7
 80069b4:	3308      	adds	r3, #8
 80069b6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	f003 0307 	and.w	r3, r3, #7
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d00a      	beq.n	80069d8 <pvPortMalloc+0x6c>
	__asm volatile
 80069c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069c6:	f383 8811 	msr	BASEPRI, r3
 80069ca:	f3bf 8f6f 	isb	sy
 80069ce:	f3bf 8f4f 	dsb	sy
 80069d2:	617b      	str	r3, [r7, #20]
}
 80069d4:	bf00      	nop
 80069d6:	e7fe      	b.n	80069d6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	2b00      	cmp	r3, #0
 80069dc:	d069      	beq.n	8006ab2 <pvPortMalloc+0x146>
 80069de:	4b42      	ldr	r3, [pc, #264]	; (8006ae8 <pvPortMalloc+0x17c>)
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	687a      	ldr	r2, [r7, #4]
 80069e4:	429a      	cmp	r2, r3
 80069e6:	d864      	bhi.n	8006ab2 <pvPortMalloc+0x146>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80069e8:	4b40      	ldr	r3, [pc, #256]	; (8006aec <pvPortMalloc+0x180>)
 80069ea:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80069ec:	4b3f      	ldr	r3, [pc, #252]	; (8006aec <pvPortMalloc+0x180>)
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80069f2:	e004      	b.n	80069fe <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 80069f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069f6:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80069f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80069fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a00:	685b      	ldr	r3, [r3, #4]
 8006a02:	687a      	ldr	r2, [r7, #4]
 8006a04:	429a      	cmp	r2, r3
 8006a06:	d903      	bls.n	8006a10 <pvPortMalloc+0xa4>
 8006a08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	d1f1      	bne.n	80069f4 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006a10:	4b33      	ldr	r3, [pc, #204]	; (8006ae0 <pvPortMalloc+0x174>)
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006a16:	429a      	cmp	r2, r3
 8006a18:	d04b      	beq.n	8006ab2 <pvPortMalloc+0x146>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006a1a:	6a3b      	ldr	r3, [r7, #32]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	2208      	movs	r2, #8
 8006a20:	4413      	add	r3, r2
 8006a22:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006a24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a26:	681a      	ldr	r2, [r3, #0]
 8006a28:	6a3b      	ldr	r3, [r7, #32]
 8006a2a:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006a2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a2e:	685a      	ldr	r2, [r3, #4]
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	1ad2      	subs	r2, r2, r3
 8006a34:	2308      	movs	r3, #8
 8006a36:	005b      	lsls	r3, r3, #1
 8006a38:	429a      	cmp	r2, r3
 8006a3a:	d91f      	bls.n	8006a7c <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006a3c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	4413      	add	r3, r2
 8006a42:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006a44:	69bb      	ldr	r3, [r7, #24]
 8006a46:	f003 0307 	and.w	r3, r3, #7
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	d00a      	beq.n	8006a64 <pvPortMalloc+0xf8>
	__asm volatile
 8006a4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a52:	f383 8811 	msr	BASEPRI, r3
 8006a56:	f3bf 8f6f 	isb	sy
 8006a5a:	f3bf 8f4f 	dsb	sy
 8006a5e:	613b      	str	r3, [r7, #16]
}
 8006a60:	bf00      	nop
 8006a62:	e7fe      	b.n	8006a62 <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006a64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a66:	685a      	ldr	r2, [r3, #4]
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	1ad2      	subs	r2, r2, r3
 8006a6c:	69bb      	ldr	r3, [r7, #24]
 8006a6e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006a70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a72:	687a      	ldr	r2, [r7, #4]
 8006a74:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006a76:	69b8      	ldr	r0, [r7, #24]
 8006a78:	f000 f8f8 	bl	8006c6c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006a7c:	4b1a      	ldr	r3, [pc, #104]	; (8006ae8 <pvPortMalloc+0x17c>)
 8006a7e:	681a      	ldr	r2, [r3, #0]
 8006a80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a82:	685b      	ldr	r3, [r3, #4]
 8006a84:	1ad3      	subs	r3, r2, r3
 8006a86:	4a18      	ldr	r2, [pc, #96]	; (8006ae8 <pvPortMalloc+0x17c>)
 8006a88:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006a8a:	4b17      	ldr	r3, [pc, #92]	; (8006ae8 <pvPortMalloc+0x17c>)
 8006a8c:	681a      	ldr	r2, [r3, #0]
 8006a8e:	4b18      	ldr	r3, [pc, #96]	; (8006af0 <pvPortMalloc+0x184>)
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	429a      	cmp	r2, r3
 8006a94:	d203      	bcs.n	8006a9e <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006a96:	4b14      	ldr	r3, [pc, #80]	; (8006ae8 <pvPortMalloc+0x17c>)
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	4a15      	ldr	r2, [pc, #84]	; (8006af0 <pvPortMalloc+0x184>)
 8006a9c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006a9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006aa0:	685a      	ldr	r2, [r3, #4]
 8006aa2:	4b10      	ldr	r3, [pc, #64]	; (8006ae4 <pvPortMalloc+0x178>)
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	431a      	orrs	r2, r3
 8006aa8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006aaa:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006aac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006aae:	2200      	movs	r2, #0
 8006ab0:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006ab2:	f7ff f8c9 	bl	8005c48 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006ab6:	69fb      	ldr	r3, [r7, #28]
 8006ab8:	f003 0307 	and.w	r3, r3, #7
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d00a      	beq.n	8006ad6 <pvPortMalloc+0x16a>
	__asm volatile
 8006ac0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ac4:	f383 8811 	msr	BASEPRI, r3
 8006ac8:	f3bf 8f6f 	isb	sy
 8006acc:	f3bf 8f4f 	dsb	sy
 8006ad0:	60fb      	str	r3, [r7, #12]
}
 8006ad2:	bf00      	nop
 8006ad4:	e7fe      	b.n	8006ad4 <pvPortMalloc+0x168>
	return pvReturn;
 8006ad6:	69fb      	ldr	r3, [r7, #28]
}
 8006ad8:	4618      	mov	r0, r3
 8006ada:	3728      	adds	r7, #40	; 0x28
 8006adc:	46bd      	mov	sp, r7
 8006ade:	bd80      	pop	{r7, pc}
 8006ae0:	200011d4 	.word	0x200011d4
 8006ae4:	200011e0 	.word	0x200011e0
 8006ae8:	200011d8 	.word	0x200011d8
 8006aec:	200011cc 	.word	0x200011cc
 8006af0:	200011dc 	.word	0x200011dc

08006af4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006af4:	b580      	push	{r7, lr}
 8006af6:	b086      	sub	sp, #24
 8006af8:	af00      	add	r7, sp, #0
 8006afa:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d048      	beq.n	8006b98 <vPortFree+0xa4>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8006b06:	2308      	movs	r3, #8
 8006b08:	425b      	negs	r3, r3
 8006b0a:	697a      	ldr	r2, [r7, #20]
 8006b0c:	4413      	add	r3, r2
 8006b0e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006b10:	697b      	ldr	r3, [r7, #20]
 8006b12:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006b14:	693b      	ldr	r3, [r7, #16]
 8006b16:	685a      	ldr	r2, [r3, #4]
 8006b18:	4b21      	ldr	r3, [pc, #132]	; (8006ba0 <vPortFree+0xac>)
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	4013      	ands	r3, r2
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	d10a      	bne.n	8006b38 <vPortFree+0x44>
	__asm volatile
 8006b22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b26:	f383 8811 	msr	BASEPRI, r3
 8006b2a:	f3bf 8f6f 	isb	sy
 8006b2e:	f3bf 8f4f 	dsb	sy
 8006b32:	60fb      	str	r3, [r7, #12]
}
 8006b34:	bf00      	nop
 8006b36:	e7fe      	b.n	8006b36 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006b38:	693b      	ldr	r3, [r7, #16]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d00a      	beq.n	8006b56 <vPortFree+0x62>
	__asm volatile
 8006b40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b44:	f383 8811 	msr	BASEPRI, r3
 8006b48:	f3bf 8f6f 	isb	sy
 8006b4c:	f3bf 8f4f 	dsb	sy
 8006b50:	60bb      	str	r3, [r7, #8]
}
 8006b52:	bf00      	nop
 8006b54:	e7fe      	b.n	8006b54 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006b56:	693b      	ldr	r3, [r7, #16]
 8006b58:	685a      	ldr	r2, [r3, #4]
 8006b5a:	4b11      	ldr	r3, [pc, #68]	; (8006ba0 <vPortFree+0xac>)
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	4013      	ands	r3, r2
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	d019      	beq.n	8006b98 <vPortFree+0xa4>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006b64:	693b      	ldr	r3, [r7, #16]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d115      	bne.n	8006b98 <vPortFree+0xa4>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006b6c:	693b      	ldr	r3, [r7, #16]
 8006b6e:	685a      	ldr	r2, [r3, #4]
 8006b70:	4b0b      	ldr	r3, [pc, #44]	; (8006ba0 <vPortFree+0xac>)
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	43db      	mvns	r3, r3
 8006b76:	401a      	ands	r2, r3
 8006b78:	693b      	ldr	r3, [r7, #16]
 8006b7a:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006b7c:	f7ff f856 	bl	8005c2c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006b80:	693b      	ldr	r3, [r7, #16]
 8006b82:	685a      	ldr	r2, [r3, #4]
 8006b84:	4b07      	ldr	r3, [pc, #28]	; (8006ba4 <vPortFree+0xb0>)
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	4413      	add	r3, r2
 8006b8a:	4a06      	ldr	r2, [pc, #24]	; (8006ba4 <vPortFree+0xb0>)
 8006b8c:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006b8e:	6938      	ldr	r0, [r7, #16]
 8006b90:	f000 f86c 	bl	8006c6c <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8006b94:	f7ff f858 	bl	8005c48 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8006b98:	bf00      	nop
 8006b9a:	3718      	adds	r7, #24
 8006b9c:	46bd      	mov	sp, r7
 8006b9e:	bd80      	pop	{r7, pc}
 8006ba0:	200011e0 	.word	0x200011e0
 8006ba4:	200011d8 	.word	0x200011d8

08006ba8 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006ba8:	b480      	push	{r7}
 8006baa:	b085      	sub	sp, #20
 8006bac:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006bae:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8006bb2:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006bb4:	4b27      	ldr	r3, [pc, #156]	; (8006c54 <prvHeapInit+0xac>)
 8006bb6:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	f003 0307 	and.w	r3, r3, #7
 8006bbe:	2b00      	cmp	r3, #0
 8006bc0:	d00c      	beq.n	8006bdc <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	3307      	adds	r3, #7
 8006bc6:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	f023 0307 	bic.w	r3, r3, #7
 8006bce:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006bd0:	68ba      	ldr	r2, [r7, #8]
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	1ad3      	subs	r3, r2, r3
 8006bd6:	4a1f      	ldr	r2, [pc, #124]	; (8006c54 <prvHeapInit+0xac>)
 8006bd8:	4413      	add	r3, r2
 8006bda:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006be0:	4a1d      	ldr	r2, [pc, #116]	; (8006c58 <prvHeapInit+0xb0>)
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006be6:	4b1c      	ldr	r3, [pc, #112]	; (8006c58 <prvHeapInit+0xb0>)
 8006be8:	2200      	movs	r2, #0
 8006bea:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	68ba      	ldr	r2, [r7, #8]
 8006bf0:	4413      	add	r3, r2
 8006bf2:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006bf4:	2208      	movs	r2, #8
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	1a9b      	subs	r3, r3, r2
 8006bfa:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	f023 0307 	bic.w	r3, r3, #7
 8006c02:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	4a15      	ldr	r2, [pc, #84]	; (8006c5c <prvHeapInit+0xb4>)
 8006c08:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006c0a:	4b14      	ldr	r3, [pc, #80]	; (8006c5c <prvHeapInit+0xb4>)
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	2200      	movs	r2, #0
 8006c10:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8006c12:	4b12      	ldr	r3, [pc, #72]	; (8006c5c <prvHeapInit+0xb4>)
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	2200      	movs	r2, #0
 8006c18:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006c1e:	683b      	ldr	r3, [r7, #0]
 8006c20:	68fa      	ldr	r2, [r7, #12]
 8006c22:	1ad2      	subs	r2, r2, r3
 8006c24:	683b      	ldr	r3, [r7, #0]
 8006c26:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006c28:	4b0c      	ldr	r3, [pc, #48]	; (8006c5c <prvHeapInit+0xb4>)
 8006c2a:	681a      	ldr	r2, [r3, #0]
 8006c2c:	683b      	ldr	r3, [r7, #0]
 8006c2e:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006c30:	683b      	ldr	r3, [r7, #0]
 8006c32:	685b      	ldr	r3, [r3, #4]
 8006c34:	4a0a      	ldr	r2, [pc, #40]	; (8006c60 <prvHeapInit+0xb8>)
 8006c36:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006c38:	683b      	ldr	r3, [r7, #0]
 8006c3a:	685b      	ldr	r3, [r3, #4]
 8006c3c:	4a09      	ldr	r2, [pc, #36]	; (8006c64 <prvHeapInit+0xbc>)
 8006c3e:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006c40:	4b09      	ldr	r3, [pc, #36]	; (8006c68 <prvHeapInit+0xc0>)
 8006c42:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8006c46:	601a      	str	r2, [r3, #0]
}
 8006c48:	bf00      	nop
 8006c4a:	3714      	adds	r7, #20
 8006c4c:	46bd      	mov	sp, r7
 8006c4e:	bc80      	pop	{r7}
 8006c50:	4770      	bx	lr
 8006c52:	bf00      	nop
 8006c54:	200005cc 	.word	0x200005cc
 8006c58:	200011cc 	.word	0x200011cc
 8006c5c:	200011d4 	.word	0x200011d4
 8006c60:	200011dc 	.word	0x200011dc
 8006c64:	200011d8 	.word	0x200011d8
 8006c68:	200011e0 	.word	0x200011e0

08006c6c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006c6c:	b480      	push	{r7}
 8006c6e:	b085      	sub	sp, #20
 8006c70:	af00      	add	r7, sp, #0
 8006c72:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006c74:	4b27      	ldr	r3, [pc, #156]	; (8006d14 <prvInsertBlockIntoFreeList+0xa8>)
 8006c76:	60fb      	str	r3, [r7, #12]
 8006c78:	e002      	b.n	8006c80 <prvInsertBlockIntoFreeList+0x14>
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	60fb      	str	r3, [r7, #12]
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	687a      	ldr	r2, [r7, #4]
 8006c86:	429a      	cmp	r2, r3
 8006c88:	d8f7      	bhi.n	8006c7a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	685b      	ldr	r3, [r3, #4]
 8006c92:	68ba      	ldr	r2, [r7, #8]
 8006c94:	4413      	add	r3, r2
 8006c96:	687a      	ldr	r2, [r7, #4]
 8006c98:	429a      	cmp	r2, r3
 8006c9a:	d108      	bne.n	8006cae <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	685a      	ldr	r2, [r3, #4]
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	685b      	ldr	r3, [r3, #4]
 8006ca4:	441a      	add	r2, r3
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	685b      	ldr	r3, [r3, #4]
 8006cb6:	68ba      	ldr	r2, [r7, #8]
 8006cb8:	441a      	add	r2, r3
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	429a      	cmp	r2, r3
 8006cc0:	d118      	bne.n	8006cf4 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	681a      	ldr	r2, [r3, #0]
 8006cc6:	4b14      	ldr	r3, [pc, #80]	; (8006d18 <prvInsertBlockIntoFreeList+0xac>)
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	429a      	cmp	r2, r3
 8006ccc:	d00d      	beq.n	8006cea <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	685a      	ldr	r2, [r3, #4]
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	685b      	ldr	r3, [r3, #4]
 8006cd8:	441a      	add	r2, r3
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	681a      	ldr	r2, [r3, #0]
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	601a      	str	r2, [r3, #0]
 8006ce8:	e008      	b.n	8006cfc <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006cea:	4b0b      	ldr	r3, [pc, #44]	; (8006d18 <prvInsertBlockIntoFreeList+0xac>)
 8006cec:	681a      	ldr	r2, [r3, #0]
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	601a      	str	r2, [r3, #0]
 8006cf2:	e003      	b.n	8006cfc <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	681a      	ldr	r2, [r3, #0]
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006cfc:	68fa      	ldr	r2, [r7, #12]
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	429a      	cmp	r2, r3
 8006d02:	d002      	beq.n	8006d0a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	687a      	ldr	r2, [r7, #4]
 8006d08:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006d0a:	bf00      	nop
 8006d0c:	3714      	adds	r7, #20
 8006d0e:	46bd      	mov	sp, r7
 8006d10:	bc80      	pop	{r7}
 8006d12:	4770      	bx	lr
 8006d14:	200011cc 	.word	0x200011cc
 8006d18:	200011d4 	.word	0x200011d4

08006d1c <__libc_init_array>:
 8006d1c:	b570      	push	{r4, r5, r6, lr}
 8006d1e:	2600      	movs	r6, #0
 8006d20:	4d0c      	ldr	r5, [pc, #48]	; (8006d54 <__libc_init_array+0x38>)
 8006d22:	4c0d      	ldr	r4, [pc, #52]	; (8006d58 <__libc_init_array+0x3c>)
 8006d24:	1b64      	subs	r4, r4, r5
 8006d26:	10a4      	asrs	r4, r4, #2
 8006d28:	42a6      	cmp	r6, r4
 8006d2a:	d109      	bne.n	8006d40 <__libc_init_array+0x24>
 8006d2c:	f000 f830 	bl	8006d90 <_init>
 8006d30:	2600      	movs	r6, #0
 8006d32:	4d0a      	ldr	r5, [pc, #40]	; (8006d5c <__libc_init_array+0x40>)
 8006d34:	4c0a      	ldr	r4, [pc, #40]	; (8006d60 <__libc_init_array+0x44>)
 8006d36:	1b64      	subs	r4, r4, r5
 8006d38:	10a4      	asrs	r4, r4, #2
 8006d3a:	42a6      	cmp	r6, r4
 8006d3c:	d105      	bne.n	8006d4a <__libc_init_array+0x2e>
 8006d3e:	bd70      	pop	{r4, r5, r6, pc}
 8006d40:	f855 3b04 	ldr.w	r3, [r5], #4
 8006d44:	4798      	blx	r3
 8006d46:	3601      	adds	r6, #1
 8006d48:	e7ee      	b.n	8006d28 <__libc_init_array+0xc>
 8006d4a:	f855 3b04 	ldr.w	r3, [r5], #4
 8006d4e:	4798      	blx	r3
 8006d50:	3601      	adds	r6, #1
 8006d52:	e7f2      	b.n	8006d3a <__libc_init_array+0x1e>
 8006d54:	08006eec 	.word	0x08006eec
 8006d58:	08006eec 	.word	0x08006eec
 8006d5c:	08006eec 	.word	0x08006eec
 8006d60:	08006ef0 	.word	0x08006ef0

08006d64 <memcpy>:
 8006d64:	440a      	add	r2, r1
 8006d66:	4291      	cmp	r1, r2
 8006d68:	f100 33ff 	add.w	r3, r0, #4294967295
 8006d6c:	d100      	bne.n	8006d70 <memcpy+0xc>
 8006d6e:	4770      	bx	lr
 8006d70:	b510      	push	{r4, lr}
 8006d72:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006d76:	4291      	cmp	r1, r2
 8006d78:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006d7c:	d1f9      	bne.n	8006d72 <memcpy+0xe>
 8006d7e:	bd10      	pop	{r4, pc}

08006d80 <memset>:
 8006d80:	4603      	mov	r3, r0
 8006d82:	4402      	add	r2, r0
 8006d84:	4293      	cmp	r3, r2
 8006d86:	d100      	bne.n	8006d8a <memset+0xa>
 8006d88:	4770      	bx	lr
 8006d8a:	f803 1b01 	strb.w	r1, [r3], #1
 8006d8e:	e7f9      	b.n	8006d84 <memset+0x4>

08006d90 <_init>:
 8006d90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d92:	bf00      	nop
 8006d94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006d96:	bc08      	pop	{r3}
 8006d98:	469e      	mov	lr, r3
 8006d9a:	4770      	bx	lr

08006d9c <_fini>:
 8006d9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d9e:	bf00      	nop
 8006da0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006da2:	bc08      	pop	{r3}
 8006da4:	469e      	mov	lr, r3
 8006da6:	4770      	bx	lr
