{
	"author": [
		"Dusung Kim",
		"Maciej J. Ciesielski",
		"Kyuho Shim",
		"Seiyang Yang"
	],
	"booktitle": "Proceedings of the 15th Conference on Design, Automation and Test in Europe",
	"booktitleshort": "DATE",
	"crossref": "conf/date/2011",
	"dblpkey": "conf/date/KimCSY11",
	"ieeearid": 5763251,
	"pages": "1584-1589",
	"publisher": "IEEE",
	"stemmed": [
		"tempor",
		"parallel",
		"simul",
		"a",
		"fast",
		"gate",
		"level",
		"hdl",
		"simul",
		"use",
		"higher",
		"level",
		"model"
	],
	"tag": [
		"modelling",
		"parallel",
		"performance",
		"simulation",
		"using"
	],
	"title": "Temporal parallel simulation: A fast gate-level HDL simulation using higher level models",
	"type": "inproceedings",
	"venue": "DATE",
	"year": 2011
}