DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 10
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
itemName "ALL"
)
(DmPackageRef
library "AhbLite"
unitName "ahbLite"
)
]
instances [
(Instance
name "I_op"
duLibraryName "Beamer"
duName "ahbBeamerOperator"
elements [
(GiElement
name "updatePeriodBitNb"
type "positive"
value "updatePeriodBitNb"
)
(GiElement
name "signalBitNb"
type "positive"
value "signalBitNb"
)
]
mwi 0
uid 16624,0
)
(Instance
name "I_regs"
duLibraryName "Beamer"
duName "ahbBeamerRegisters"
elements [
(GiElement
name "updatePeriodBitNb"
type "positive"
value "updatePeriodBitNb"
)
(GiElement
name "signalBitNb"
type "positive"
value "signalBitNb"
)
(GiElement
name "patternAddressBitNb"
type "positive"
value "patternAddressBitNb"
)
(GiElement
name "testOutBitNb"
type "positive"
value "testOutBitNb"
)
]
mwi 0
uid 17233,0
)
]
embeddedInstances [
(EmbeddedInstance
name "eb2"
number "2"
)
(EmbeddedInstance
name "eb3"
number "3"
)
]
libraryRefs [
"ieee"
"AhbLite"
]
)
version "31.1"
appVersion "2018.1 (Build 12)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable " "
value " "
)
(vvPair
variable "HDLDir"
value "C:\\Users\\johan.chenaux\\Desktop\\LAbVHDL\\Prefs\\..\\Beamer\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\Users\\johan.chenaux\\Desktop\\LAbVHDL\\Prefs\\..\\Beamer\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\Users\\johan.chenaux\\Desktop\\LAbVHDL\\Prefs\\..\\Beamer\\hds\\ahb@beamer\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\Users\\johan.chenaux\\Desktop\\LAbVHDL\\Prefs\\..\\Beamer\\hds\\ahb@beamer\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\Users\\johan.chenaux\\Desktop\\LAbVHDL\\Prefs\\..\\Beamer\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "asm_file"
value "beamer.asm"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\Users\\johan.chenaux\\Desktop\\LAbVHDL\\Prefs\\..\\Beamer\\hds\\ahb@beamer"
)
(vvPair
variable "d_logical"
value "C:\\Users\\johan.chenaux\\Desktop\\LAbVHDL\\Prefs\\..\\Beamer\\hds\\ahbBeamer"
)
(vvPair
variable "date"
value "29.04.2019"
)
(vvPair
variable "day"
value "lun."
)
(vvPair
variable "day_long"
value "lundi"
)
(vvPair
variable "dd"
value "29"
)
(vvPair
variable "designName"
value "$DESIGN_NAME"
)
(vvPair
variable "entity_name"
value "ahbBeamer"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "johan.chenaux"
)
(vvPair
variable "graphical_source_date"
value "29.04.2019"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "WEA30906"
)
(vvPair
variable "graphical_source_time"
value "14:01:33"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "WEA30906"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "Beamer"
)
(vvPair
variable "library_downstream_Generic_1_file"
value "U:\\SEm_curves\\Synthesis"
)
(vvPair
variable "library_downstream_ModelSim"
value "D:\\Users\\ELN_labs\\VHDL_comp"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/SEm/Beamer/work"
)
(vvPair
variable "library_downstream_SpyGlass"
value "U:\\SEm_curves\\Synthesis"
)
(vvPair
variable "mm"
value "04"
)
(vvPair
variable "module_name"
value "ahbBeamer"
)
(vvPair
variable "month"
value "avr."
)
(vvPair
variable "month_long"
value "avril"
)
(vvPair
variable "p"
value "C:\\Users\\johan.chenaux\\Desktop\\LAbVHDL\\Prefs\\..\\Beamer\\hds\\ahb@beamer\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\Users\\johan.chenaux\\Desktop\\LAbVHDL\\Prefs\\..\\Beamer\\hds\\ahbBeamer\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "beamer"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_ADMS"
value "<TBD>"
)
(vvPair
variable "task_AsmPath"
value "$HEI_LIBS_DIR\\NanoBlaze\\hdl"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_HDSPath"
value "$HDS_HOME"
)
(vvPair
variable "task_ISEBinPath"
value "$ISE_HOME"
)
(vvPair
variable "task_ISEPath"
value "$ISE_SCRATCH_WORK_DIR"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$MODELSIM_HOME"
)
(vvPair
variable "task_NC"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "14:01:33"
)
(vvPair
variable "unit"
value "ahbBeamer"
)
(vvPair
variable "user"
value "johan.chenaux"
)
(vvPair
variable "version"
value "2018.1 (Build 12)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2019"
)
(vvPair
variable "yy"
value "19"
)
]
)
LanguageMgr "Vhdl2002LangMgr"
uid 41,0
optionalChildren [
*1 (Grouping
uid 9,0
optionalChildren [
*2 (CommentText
uid 11,0
shape (Rectangle
uid 12,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "72000,48000,89000,49000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 13,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "72200,48000,84200,49000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
)
*3 (CommentText
uid 14,0
shape (Rectangle
uid 15,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "89000,44000,93000,45000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 16,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "89200,44000,92200,45000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*4 (CommentText
uid 17,0
shape (Rectangle
uid 18,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "72000,46000,89000,47000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 19,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "72200,46000,82200,47000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
)
*5 (CommentText
uid 20,0
shape (Rectangle
uid 21,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "68000,46000,72000,47000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 22,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "68200,46000,70300,47000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*6 (CommentText
uid 23,0
shape (Rectangle
uid 24,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "89000,45000,109000,49000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 25,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "89200,45200,98400,46200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
)
*7 (CommentText
uid 26,0
shape (Rectangle
uid 27,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "93000,44000,109000,45000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 28,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "93200,44000,103300,45000"
st "
<enter project name here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
)
*8 (CommentText
uid 29,0
shape (Rectangle
uid 30,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "68000,44000,89000,46000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 31,0
va (VaSet
fg "32768,0,0"
)
xt "75150,44500,81850,45500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
)
*9 (CommentText
uid 32,0
shape (Rectangle
uid 33,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "68000,47000,72000,48000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 34,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "68200,47000,70300,48000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*10 (CommentText
uid 35,0
shape (Rectangle
uid 36,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "68000,48000,72000,49000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 37,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "68200,48000,70900,49000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
)
*11 (CommentText
uid 38,0
shape (Rectangle
uid 39,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "72000,47000,89000,48000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 40,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "72200,47000,82100,48000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
)
]
shape (GroupingShape
uid 10,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "68000,44000,109000,49000"
)
oxt "14000,66000,55000,71000"
)
*12 (PortIoOut
uid 109,0
shape (CompositeShape
uid 110,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 111,0
sl 0
ro 270
xt "90500,625,92000,1375"
)
(Line
uid 112,0
sl 0
ro 270
xt "90000,1000,90500,1000"
pts [
"90000,1000"
"90500,1000"
]
)
]
)
tg (WTG
uid 113,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 114,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "93000,300,96700,1700"
st "outX"
blo "93000,1500"
tm "WireNameMgr"
)
)
)
*13 (Net
uid 121,0
decl (Decl
n "outX"
t "std_ulogic"
o 1
suid 4,0
)
declText (MLText
uid 122,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,26000,17000,26800"
st "outX           : std_ulogic"
)
)
*14 (PortIoOut
uid 123,0
shape (CompositeShape
uid 124,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 125,0
sl 0
ro 270
xt "90500,2625,92000,3375"
)
(Line
uid 126,0
sl 0
ro 270
xt "90000,3000,90500,3000"
pts [
"90000,3000"
"90500,3000"
]
)
]
)
tg (WTG
uid 127,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 128,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "93000,2300,96600,3700"
st "outY"
blo "93000,3500"
tm "WireNameMgr"
)
)
)
*15 (Net
uid 135,0
decl (Decl
n "outY"
t "std_ulogic"
o 3
suid 5,0
)
declText (MLText
uid 136,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,27600,17000,28400"
st "outY           : std_ulogic"
)
)
*16 (PortIoIn
uid 5080,0
shape (CompositeShape
uid 5081,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 5082,0
sl 0
ro 90
xt "90500,6625,92000,7375"
)
(Line
uid 5083,0
sl 0
ro 90
xt "90000,7000,90500,7000"
pts [
"90500,7000"
"90000,7000"
]
)
]
)
tg (WTG
uid 5084,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5085,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "93000,6300,99900,7700"
st "selSinCos"
blo "93000,7500"
tm "WireNameMgr"
)
)
)
*17 (Net
uid 6503,0
decl (Decl
n "selSinCos"
t "std_ulogic"
o 5
suid 62,0
)
declText (MLText
uid 6504,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,29200,17000,30000"
st "selSinCos      : std_ulogic"
)
)
*18 (Net
uid 14974,0
decl (Decl
n "reset"
t "std_ulogic"
o 15
suid 75,0
)
declText (MLText
uid 14975,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,40800,20500,41600"
st "SIGNAL reset          : std_ulogic"
)
)
*19 (Net
uid 15201,0
decl (Decl
n "run"
t "std_ulogic"
o 16
suid 76,0
)
declText (MLText
uid 15202,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,41600,20500,42400"
st "SIGNAL run            : std_ulogic"
)
)
*20 (Net
uid 15207,0
decl (Decl
n "interpolateLin"
t "std_ulogic"
o 17
suid 77,0
)
declText (MLText
uid 15208,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,42400,20500,43200"
st "SIGNAL interpolateLin : std_ulogic"
)
)
*21 (Net
uid 15213,0
decl (Decl
n "updatePeriod"
t "unsigned"
b "(updatePeriodBitNb-1 DOWNTO 0)"
o 18
suid 78,0
)
declText (MLText
uid 15214,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,43200,35000,44000"
st "SIGNAL updatePeriod   : unsigned(updatePeriodBitNb-1 DOWNTO 0)"
)
)
*22 (Net
uid 15462,0
decl (Decl
n "memX"
t "std_ulogic_vector"
b "(signalBitNb-1 DOWNTO 0)"
o 19
suid 79,0
)
declText (MLText
uid 15463,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,44000,36500,44800"
st "SIGNAL memX           : std_ulogic_vector(signalBitNb-1 DOWNTO 0)"
)
)
*23 (Net
uid 15468,0
decl (Decl
n "memY"
t "std_ulogic_vector"
b "(signalBitNb-1 DOWNTO 0)"
o 20
suid 80,0
)
declText (MLText
uid 15469,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,44800,36500,45600"
st "SIGNAL memY           : std_ulogic_vector(signalBitNb-1 DOWNTO 0)"
)
)
*24 (Net
uid 15574,0
decl (Decl
n "testOut"
t "std_ulogic_vector"
b "(1 TO testOutBitNb)"
o 6
suid 81,0
)
declText (MLText
uid 15575,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,30000,30500,30800"
st "testOut        : std_ulogic_vector(1 TO testOutBitNb)"
)
)
*25 (PortIoOut
uid 15582,0
shape (CompositeShape
uid 15583,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 15584,0
sl 0
ro 270
xt "50500,-7375,52000,-6625"
)
(Line
uid 15585,0
sl 0
ro 270
xt "50000,-7000,50500,-7000"
pts [
"50000,-7000"
"50500,-7000"
]
)
]
)
tg (WTG
uid 15586,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15587,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "53000,-7700,73900,-6300"
st "testOut : (1 TO testOutBitNb)"
blo "53000,-6500"
tm "WireNameMgr"
)
)
)
*26 (HdlText
uid 16006,0
optionalChildren [
*27 (EmbeddedText
uid 16011,0
commentText (CommentText
uid 16012,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 16013,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "50000,-22000,66000,-12000"
)
oxt "0,0,18000,5000"
text (MLText
uid 16014,0
va (VaSet
)
xt "50200,-21800,62500,-12800"
st "
--process
--begin
--  newPolynom <= '0';
--  for index in 1 to 2**4-1 loop
--    wait until rising_edge(clock);
--  end loop;
--  newPolynom <= '1';
--  wait until rising_edge(clock);
--end process;
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 10000
visibleWidth 16000
)
)
)
]
shape (Rectangle
uid 16007,0
va (VaSet
vasetType 1
fg "65535,65535,32768"
)
xt "50000,-23000,66000,-11000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 16008,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*28 (Text
uid 16009,0
va (VaSet
)
xt "50400,-11000,52000,-10000"
st "eb2"
blo "50400,-10200"
tm "HdlTextNameMgr"
)
*29 (Text
uid 16010,0
va (VaSet
)
xt "50400,-10000,51200,-9000"
st "2"
blo "50400,-9200"
tm "HdlTextNumberMgr"
)
]
)
)
*30 (Net
uid 16103,0
decl (Decl
n "newPolynom"
t "std_ulogic"
o 21
suid 83,0
)
declText (MLText
uid 16104,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,45600,20500,46400"
st "SIGNAL newPolynom     : std_ulogic"
)
)
*31 (SaComponent
uid 16624,0
optionalChildren [
*32 (CptPort
uid 16580,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16581,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "65250,14625,66000,15375"
)
tg (CPTG
uid 16582,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16583,0
va (VaSet
font "Verdana,9,0"
)
xt "67000,14400,70400,15600"
st "clock"
blo "67000,15400"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 3
suid 1,0
)
)
)
*33 (CptPort
uid 16584,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16585,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "65250,625,66000,1375"
)
tg (CPTG
uid 16586,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16587,0
va (VaSet
font "Verdana,9,0"
)
xt "67000,400,69300,1600"
st "run"
blo "67000,1400"
)
)
thePort (LogicalPort
decl (Decl
n "run"
t "std_ulogic"
o 2
suid 2,0
)
)
)
*34 (CptPort
uid 16588,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16589,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "82000,625,82750,1375"
)
tg (CPTG
uid 16590,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 16591,0
va (VaSet
font "Verdana,9,0"
)
xt "78001,400,81001,1600"
st "outX"
ju 2
blo "81001,1400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "outX"
t "std_ulogic"
o 1
suid 3,0
)
)
)
*35 (CptPort
uid 16592,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16593,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "65250,16625,66000,17375"
)
tg (CPTG
uid 16594,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16595,0
va (VaSet
font "Verdana,9,0"
)
xt "67000,16400,70300,17600"
st "reset"
blo "67000,17400"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 4
suid 4,0
)
)
)
*36 (CptPort
uid 16596,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16597,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "82000,2625,82750,3375"
)
tg (CPTG
uid 16598,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 16599,0
va (VaSet
font "Verdana,9,0"
)
xt "78001,2400,81001,3600"
st "outY"
ju 2
blo "81001,3400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "outY"
t "std_ulogic"
o 5
suid 5,0
)
)
)
*37 (CptPort
uid 16600,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16601,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "82000,6625,82750,7375"
)
tg (CPTG
uid 16602,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 16603,0
va (VaSet
font "Verdana,9,0"
)
xt "75201,6400,81001,7600"
st "selSinCos"
ju 2
blo "81001,7400"
)
)
thePort (LogicalPort
decl (Decl
n "selSinCos"
t "std_ulogic"
o 6
suid 13,0
)
)
)
*38 (CptPort
uid 16604,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16605,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "65250,2625,66000,3375"
)
tg (CPTG
uid 16606,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16607,0
va (VaSet
font "Verdana,9,0"
)
xt "67000,2400,75300,3600"
st "interpolateLin"
blo "67000,3400"
)
)
thePort (LogicalPort
decl (Decl
n "interpolateLin"
t "std_ulogic"
o 7
suid 2014,0
)
)
)
*39 (CptPort
uid 16608,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16609,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "65250,4625,66000,5375"
)
tg (CPTG
uid 16610,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16611,0
va (VaSet
font "Verdana,9,0"
)
xt "67000,4400,75000,5600"
st "updatePeriod"
blo "67000,5400"
)
)
thePort (LogicalPort
decl (Decl
n "updatePeriod"
t "unsigned"
b "(updatePeriodBitNb-1 DOWNTO 0)"
o 8
suid 2015,0
)
)
)
*40 (CptPort
uid 16612,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16613,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "65250,8625,66000,9375"
)
tg (CPTG
uid 16614,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16615,0
va (VaSet
font "Verdana,9,0"
)
xt "67000,8400,70800,9600"
st "memX"
blo "67000,9400"
)
)
thePort (LogicalPort
decl (Decl
n "memX"
t "std_ulogic_vector"
b "(signalBitNb-1 DOWNTO 0)"
o 9
suid 2016,0
)
)
)
*41 (CptPort
uid 16616,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16617,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "65250,10625,66000,11375"
)
tg (CPTG
uid 16618,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16619,0
va (VaSet
font "Verdana,9,0"
)
xt "67000,10400,70800,11600"
st "memY"
blo "67000,11400"
)
)
thePort (LogicalPort
decl (Decl
n "memY"
t "std_ulogic_vector"
b "(signalBitNb-1 DOWNTO 0)"
o 10
suid 2018,0
)
)
)
*42 (CptPort
uid 16620,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16621,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "65250,6625,66000,7375"
)
tg (CPTG
uid 16622,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16623,0
va (VaSet
font "Verdana,9,0"
)
xt "67000,6400,74600,7600"
st "newPolynom"
blo "67000,7400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "newPolynom"
t "std_ulogic"
o 11
suid 2019,0
)
)
)
]
shape (Rectangle
uid 16625,0
va (VaSet
vasetType 1
fg "0,65535,0"
bg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "66000,-3000,82000,19000"
)
oxt "42000,9000,58000,31000"
ttg (MlTextGroup
uid 16626,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*43 (Text
uid 16627,0
va (VaSet
font "Verdana,9,1"
)
xt "66600,18800,71000,20000"
st "Beamer"
blo "66600,19800"
tm "BdLibraryNameMgr"
)
*44 (Text
uid 16628,0
va (VaSet
font "Verdana,9,1"
)
xt "66600,20000,77900,21200"
st "ahbBeamerOperator"
blo "66600,21000"
tm "CptNameMgr"
)
*45 (Text
uid 16629,0
va (VaSet
font "Verdana,9,1"
)
xt "66600,21200,69500,22400"
st "I_op"
blo "66600,22200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 16630,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 16631,0
text (MLText
uid 16632,0
va (VaSet
font "Courier New,8,0"
)
xt "66000,22600,95500,24200"
st "updatePeriodBitNb = updatePeriodBitNb    ( positive )  
signalBitNb       = signalBitNb          ( positive )  "
)
header ""
)
elements [
(GiElement
name "updatePeriodBitNb"
type "positive"
value "updatePeriodBitNb"
)
(GiElement
name "signalBitNb"
type "positive"
value "signalBitNb"
)
]
)
ordering 1
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*46 (PortIoIn
uid 16666,0
shape (CompositeShape
uid 16667,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 16668,0
sl 0
ro 270
xt "24000,625,25500,1375"
)
(Line
uid 16669,0
sl 0
ro 270
xt "25500,1000,26000,1000"
pts [
"25500,1000"
"26000,1000"
]
)
]
)
tg (WTG
uid 16670,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16671,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "-3900,500,23000,1900"
st "hAddr : (ahbAddressBitNb-1 downto 0)"
ju 2
blo "23000,1700"
tm "WireNameMgr"
)
)
)
*47 (Net
uid 16678,0
decl (Decl
n "hAddr"
t "unsigned"
b "(ahbAddressBitNb-1 downto 0)"
o 2
suid 84,0
)
declText (MLText
uid 16679,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,26800,30500,27600"
st "hAddr          : unsigned(ahbAddressBitNb-1 downto 0)"
)
)
*48 (PortIoIn
uid 16729,0
shape (CompositeShape
uid 16730,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 16731,0
sl 0
ro 270
xt "24000,2625,25500,3375"
)
(Line
uid 16732,0
sl 0
ro 270
xt "25500,3000,26000,3000"
pts [
"25500,3000"
"26000,3000"
]
)
]
)
tg (WTG
uid 16733,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16734,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "-3200,2500,23000,3900"
st "hWData : (ahbDataBitNb-1 downto 0)"
ju 2
blo "23000,3700"
tm "WireNameMgr"
)
)
)
*49 (Net
uid 16741,0
decl (Decl
n "hWData"
t "std_ulogic_vector"
b "(ahbDataBitNb-1 downto 0)"
o 4
suid 85,0
)
declText (MLText
uid 16742,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,28400,33500,29200"
st "hWData         : std_ulogic_vector(ahbDataBitNb-1 downto 0)"
)
)
*50 (PortIoOut
uid 16743,0
shape (CompositeShape
uid 16744,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 16745,0
sl 0
ro 90
xt "24000,10625,25500,11375"
)
(Line
uid 16746,0
sl 0
ro 90
xt "25500,11000,26000,11000"
pts [
"26000,11000"
"25500,11000"
]
)
]
)
tg (WTG
uid 16747,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16748,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "-2700,10300,23000,11700"
st "hRData : (ahbDataBitNb-1 downto 0)"
ju 2
blo "23000,11500"
tm "WireNameMgr"
)
)
)
*51 (Net
uid 16755,0
decl (Decl
n "hRData"
t "std_ulogic_vector"
b "(ahbDataBitNb-1 downto 0)"
o 7
suid 86,0
)
declText (MLText
uid 16756,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,30800,33500,31600"
st "hRData         : std_ulogic_vector(ahbDataBitNb-1 downto 0)"
)
)
*52 (PortIoIn
uid 16757,0
shape (CompositeShape
uid 16758,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 16759,0
sl 0
ro 270
xt "24000,4625,25500,5375"
)
(Line
uid 16760,0
sl 0
ro 270
xt "25500,5000,26000,5000"
pts [
"25500,5000"
"26000,5000"
]
)
]
)
tg (WTG
uid 16761,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16762,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "-2900,4500,23000,5900"
st "hTrans : (ahbTransBitNb-1 downto 0)"
ju 2
blo "23000,5700"
tm "WireNameMgr"
)
)
)
*53 (Net
uid 16769,0
decl (Decl
n "hTrans"
t "std_ulogic_vector"
b "(ahbTransBitNb-1 downto 0)"
o 8
suid 87,0
)
declText (MLText
uid 16770,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,31600,34000,32400"
st "hTrans         : std_ulogic_vector(ahbTransBitNb-1 downto 0)"
)
)
*54 (PortIoIn
uid 16771,0
shape (CompositeShape
uid 16772,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 16773,0
sl 0
ro 270
xt "24000,6625,25500,7375"
)
(Line
uid 16774,0
sl 0
ro 270
xt "25500,7000,26000,7000"
pts [
"25500,7000"
"26000,7000"
]
)
]
)
tg (WTG
uid 16775,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16776,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "18000,6500,23000,7900"
st "hWrite"
ju 2
blo "23000,7700"
tm "WireNameMgr"
)
)
)
*55 (Net
uid 16783,0
decl (Decl
n "hWrite"
t "std_ulogic"
o 9
suid 88,0
)
declText (MLText
uid 16784,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,32400,17000,33200"
st "hWrite         : std_ulogic"
)
)
*56 (PortIoIn
uid 16785,0
shape (CompositeShape
uid 16786,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 16787,0
sl 0
ro 270
xt "24000,8625,25500,9375"
)
(Line
uid 16788,0
sl 0
ro 270
xt "25500,9000,26000,9000"
pts [
"25500,9000"
"26000,9000"
]
)
]
)
tg (WTG
uid 16789,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16790,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "19500,8500,23000,9900"
st "hSel"
ju 2
blo "23000,9700"
tm "WireNameMgr"
)
)
)
*57 (Net
uid 16797,0
decl (Decl
n "hSel"
t "std_ulogic"
o 10
suid 89,0
)
declText (MLText
uid 16798,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,33200,17000,34000"
st "hSel           : std_ulogic"
)
)
*58 (Net
uid 16811,0
decl (Decl
n "hReady"
t "std_ulogic"
o 11
suid 90,0
)
declText (MLText
uid 16812,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,34000,17000,34800"
st "hReady         : std_ulogic"
)
)
*59 (Net
uid 16825,0
decl (Decl
n "hResp"
t "std_ulogic"
o 12
suid 91,0
)
declText (MLText
uid 16826,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,34800,17000,35600"
st "hResp          : std_ulogic"
)
)
*60 (PortIoIn
uid 16933,0
shape (CompositeShape
uid 16934,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 16935,0
sl 0
ro 270
xt "24000,18625,25500,19375"
)
(Line
uid 16936,0
sl 0
ro 270
xt "25500,19000,26000,19000"
pts [
"25500,19000"
"26000,19000"
]
)
]
)
tg (WTG
uid 16937,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16938,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "19500,18500,23000,19900"
st "hClk"
ju 2
blo "23000,19700"
tm "WireNameMgr"
)
)
)
*61 (Net
uid 16945,0
decl (Decl
n "hClk"
t "std_ulogic"
o 13
suid 92,0
)
declText (MLText
uid 16946,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,35600,17000,36400"
st "hClk           : std_ulogic"
)
)
*62 (PortIoIn
uid 16947,0
shape (CompositeShape
uid 16948,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 16949,0
sl 0
ro 270
xt "24000,20625,25500,21375"
)
(Line
uid 16950,0
sl 0
ro 270
xt "25500,21000,26000,21000"
pts [
"25500,21000"
"26000,21000"
]
)
]
)
tg (WTG
uid 16951,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16952,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "16200,20500,23000,21900"
st "hReset_n"
ju 2
blo "23000,21700"
tm "WireNameMgr"
)
)
)
*63 (Net
uid 16959,0
decl (Decl
n "hReset_n"
t "std_ulogic"
o 14
suid 93,0
)
declText (MLText
uid 16960,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,36400,17000,37200"
st "hReset_n       : std_ulogic"
)
)
*64 (PortIoOut
uid 17020,0
shape (CompositeShape
uid 17021,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 17022,0
sl 0
ro 90
xt "24000,14625,25500,15375"
)
(Line
uid 17023,0
sl 0
ro 90
xt "25500,15000,26000,15000"
pts [
"26000,15000"
"25500,15000"
]
)
]
)
tg (WTG
uid 17024,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17025,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "18300,14300,23000,15700"
st "hResp"
ju 2
blo "23000,15500"
tm "WireNameMgr"
)
)
)
*65 (PortIoOut
uid 17026,0
shape (CompositeShape
uid 17027,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 17028,0
sl 0
ro 90
xt "24000,12625,25500,13375"
)
(Line
uid 17029,0
sl 0
ro 90
xt "25500,13000,26000,13000"
pts [
"26000,13000"
"25500,13000"
]
)
]
)
tg (WTG
uid 17030,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17031,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "17500,12300,23000,13700"
st "hReady"
ju 2
blo "23000,13500"
tm "WireNameMgr"
)
)
)
*66 (HdlText
uid 17109,0
optionalChildren [
*67 (EmbeddedText
uid 17114,0
commentText (CommentText
uid 17115,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 17116,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "54000,24000,62000,26000"
)
oxt "0,0,18000,5000"
text (MLText
uid 17117,0
va (VaSet
)
xt "54200,24200,59300,26200"
st "
reset <= not hReset_n;
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 2000
visibleWidth 8000
)
)
)
]
shape (Rectangle
uid 17110,0
va (VaSet
vasetType 1
fg "65535,65535,32768"
)
xt "54000,23000,62000,27000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 17111,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*68 (Text
uid 17112,0
va (VaSet
)
xt "54400,27000,56000,28000"
st "eb3"
blo "54400,27800"
tm "HdlTextNameMgr"
)
*69 (Text
uid 17113,0
va (VaSet
)
xt "54400,28000,55200,29000"
st "3"
blo "54400,28800"
tm "HdlTextNumberMgr"
)
]
)
)
*70 (SaComponent
uid 17233,0
optionalChildren [
*71 (CptPort
uid 17165,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17166,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,18625,34000,19375"
)
tg (CPTG
uid 17167,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 17168,0
va (VaSet
font "Verdana,9,0"
)
xt "35000,18400,38000,19600"
st "hClk"
blo "35000,19400"
)
)
thePort (LogicalPort
decl (Decl
n "hClk"
t "std_ulogic"
o 8
suid 1,0
)
)
)
*72 (CptPort
uid 17169,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17170,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,625,34000,1375"
)
tg (CPTG
uid 17171,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 17172,0
va (VaSet
font "Verdana,9,0"
)
xt "35000,400,38700,1600"
st "hAddr"
blo "35000,1400"
)
)
thePort (LogicalPort
decl (Decl
n "hAddr"
t "unsigned"
b "(ahbAddressBitNb-1 downto 0)"
o 10
suid 2,0
)
)
)
*73 (CptPort
uid 17173,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17174,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,10625,34000,11375"
)
tg (CPTG
uid 17175,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 17176,0
va (VaSet
font "Verdana,9,0"
)
xt "35000,10400,39400,11600"
st "hRData"
blo "35000,11400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "hRData"
t "std_ulogic_vector"
b "(ahbDataBitNb-1 downto 0)"
o 9
suid 11,0
)
)
)
*74 (CptPort
uid 17177,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17178,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "41625,-3750,42375,-3000"
)
tg (CPTG
uid 17179,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 17180,0
va (VaSet
font "Verdana,9,0"
)
xt "40000,-2000,44600,-800"
st "testOut"
blo "40000,-1000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "testOut"
t "std_ulogic_vector"
b "(1 TO testOutBitNb)"
o 1
suid 12,0
)
)
)
*75 (CptPort
uid 17181,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17182,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,625,50750,1375"
)
tg (CPTG
uid 17183,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 17184,0
va (VaSet
font "Verdana,9,0"
)
xt "46700,400,49000,1600"
st "run"
ju 2
blo "49000,1400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "run"
t "std_ulogic"
o 4
suid 2014,0
)
)
)
*76 (CptPort
uid 17185,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17186,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,4625,50750,5375"
)
tg (CPTG
uid 17187,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 17188,0
va (VaSet
font "Verdana,9,0"
)
xt "41000,4400,49000,5600"
st "updatePeriod"
ju 2
blo "49000,5400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "updatePeriod"
t "unsigned"
b "(updatePeriodBitNb-1 DOWNTO 0)"
o 5
suid 2015,0
)
)
)
*77 (CptPort
uid 17189,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17190,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,8625,50750,9375"
)
tg (CPTG
uid 17191,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 17192,0
va (VaSet
font "Verdana,9,0"
)
xt "45200,8400,49000,9600"
st "memX"
ju 2
blo "49000,9400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "memX"
t "std_ulogic_vector"
b "(signalBitNb-1 DOWNTO 0)"
o 2
suid 2016,0
)
)
)
*78 (CptPort
uid 17193,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17194,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,10625,50750,11375"
)
tg (CPTG
uid 17195,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 17196,0
va (VaSet
font "Verdana,9,0"
)
xt "45200,10400,49000,11600"
st "memY"
ju 2
blo "49000,11400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "memY"
t "std_ulogic_vector"
b "(signalBitNb-1 DOWNTO 0)"
o 3
suid 2017,0
)
)
)
*79 (CptPort
uid 17197,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17198,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,2625,50750,3375"
)
tg (CPTG
uid 17199,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 17200,0
va (VaSet
font "Verdana,9,0"
)
xt "40700,2400,49000,3600"
st "interpolateLin"
ju 2
blo "49000,3400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "interpolateLin"
t "std_ulogic"
o 6
suid 2018,0
)
)
)
*80 (CptPort
uid 17201,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17202,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,20625,34000,21375"
)
tg (CPTG
uid 17203,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 17204,0
va (VaSet
font "Verdana,9,0"
)
xt "35000,20400,40400,21600"
st "hReset_n"
blo "35000,21400"
)
)
thePort (LogicalPort
decl (Decl
n "hReset_n"
t "std_ulogic"
o 11
suid 2021,0
)
)
)
*81 (CptPort
uid 17205,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17206,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "50000,6625,50750,7375"
)
tg (CPTG
uid 17207,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 17208,0
va (VaSet
font "Verdana,9,0"
)
xt "41400,6400,49000,7600"
st "newPolynom"
ju 2
blo "49000,7400"
)
)
thePort (LogicalPort
decl (Decl
n "newPolynom"
t "std_ulogic"
o 7
suid 2022,0
)
)
)
*82 (CptPort
uid 17209,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17210,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,2625,34000,3375"
)
tg (CPTG
uid 17211,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 17212,0
va (VaSet
font "Verdana,9,0"
)
xt "35000,2400,39600,3600"
st "hWData"
blo "35000,3400"
)
)
thePort (LogicalPort
decl (Decl
n "hWData"
t "std_ulogic_vector"
b "(ahbDataBitNb-1 downto 0)"
o 12
suid 2023,0
)
)
)
*83 (CptPort
uid 17213,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17214,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,4625,34000,5375"
)
tg (CPTG
uid 17215,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 17216,0
va (VaSet
font "Verdana,9,0"
)
xt "35000,4400,39200,5600"
st "hTrans"
blo "35000,5400"
)
)
thePort (LogicalPort
decl (Decl
n "hTrans"
t "std_ulogic_vector"
b "(ahbTransBitNb-1 downto 0)"
o 13
suid 2024,0
)
)
)
*84 (CptPort
uid 17217,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17218,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,6625,34000,7375"
)
tg (CPTG
uid 17219,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 17220,0
va (VaSet
font "Verdana,9,0"
)
xt "35000,6400,38900,7600"
st "hWrite"
blo "35000,7400"
)
)
thePort (LogicalPort
decl (Decl
n "hWrite"
t "std_ulogic"
o 14
suid 2025,0
)
)
)
*85 (CptPort
uid 17221,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17222,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,8625,34000,9375"
)
tg (CPTG
uid 17223,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 17224,0
va (VaSet
font "Verdana,9,0"
)
xt "35000,8400,37900,9600"
st "hSel"
blo "35000,9400"
)
)
thePort (LogicalPort
decl (Decl
n "hSel"
t "std_ulogic"
o 15
suid 2026,0
)
)
)
*86 (CptPort
uid 17225,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17226,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,12625,34000,13375"
)
tg (CPTG
uid 17227,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 17228,0
va (VaSet
font "Verdana,9,0"
)
xt "35000,12400,39400,13600"
st "hReady"
blo "35000,13400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "hReady"
t "std_ulogic"
o 16
suid 2027,0
)
)
)
*87 (CptPort
uid 17229,0
ps "OnEdgeStrategy"
shape (Triangle
uid 17230,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33250,14625,34000,15375"
)
tg (CPTG
uid 17231,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 17232,0
va (VaSet
font "Verdana,9,0"
)
xt "35000,14400,38800,15600"
st "hResp"
blo "35000,15400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "hResp"
t "std_ulogic"
o 17
suid 2028,0
)
)
)
]
shape (Rectangle
uid 17234,0
va (VaSet
vasetType 1
fg "0,65535,0"
bg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "34000,-3000,50000,23000"
)
oxt "44000,4000,60000,30000"
ttg (MlTextGroup
uid 17235,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*88 (Text
uid 17236,0
va (VaSet
font "Verdana,9,1"
)
xt "34600,22800,39000,24000"
st "Beamer"
blo "34600,23800"
tm "BdLibraryNameMgr"
)
*89 (Text
uid 17237,0
va (VaSet
font "Verdana,9,1"
)
xt "34600,24000,46100,25200"
st "ahbBeamerRegisters"
blo "34600,25000"
tm "CptNameMgr"
)
*90 (Text
uid 17238,0
va (VaSet
font "Verdana,9,1"
)
xt "34600,25200,38400,26400"
st "I_regs"
blo "34600,26200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 17239,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 17240,0
text (MLText
uid 17241,0
va (VaSet
font "Courier New,8,0"
)
xt "34000,29800,65500,33000"
st "updatePeriodBitNb   = updatePeriodBitNb      ( positive )  
signalBitNb         = signalBitNb            ( positive )  
patternAddressBitNb = patternAddressBitNb    ( positive )  
testOutBitNb        = testOutBitNb           ( positive )  "
)
header ""
)
elements [
(GiElement
name "updatePeriodBitNb"
type "positive"
value "updatePeriodBitNb"
)
(GiElement
name "signalBitNb"
type "positive"
value "signalBitNb"
)
(GiElement
name "patternAddressBitNb"
type "positive"
value "patternAddressBitNb"
)
(GiElement
name "testOutBitNb"
type "positive"
value "testOutBitNb"
)
]
)
ordering 1
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*91 (Wire
uid 115,0
shape (OrthoPolyLine
uid 116,0
va (VaSet
vasetType 3
)
xt "82750,1000,90000,1000"
pts [
"82750,1000"
"90000,1000"
]
)
start &34
end &12
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 119,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 120,0
va (VaSet
font "Verdana,12,0"
)
xt "87000,-400,90700,1000"
st "outX"
blo "87000,800"
tm "WireNameMgr"
)
)
on &13
)
*92 (Wire
uid 129,0
shape (OrthoPolyLine
uid 130,0
va (VaSet
vasetType 3
)
xt "82750,3000,90000,3000"
pts [
"82750,3000"
"90000,3000"
]
)
start &36
end &14
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 133,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 134,0
va (VaSet
font "Verdana,12,0"
)
xt "87000,1600,90600,3000"
st "outY"
blo "87000,2800"
tm "WireNameMgr"
)
)
on &15
)
*93 (Wire
uid 5086,0
shape (OrthoPolyLine
uid 5087,0
va (VaSet
vasetType 3
)
xt "82750,7000,90000,7000"
pts [
"90000,7000"
"82750,7000"
]
)
start &16
end &37
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5090,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5091,0
va (VaSet
font "Verdana,12,0"
)
xt "85000,5600,91900,7000"
st "selSinCos"
blo "85000,6800"
tm "WireNameMgr"
)
)
on &17
)
*94 (Wire
uid 15203,0
shape (OrthoPolyLine
uid 15204,0
va (VaSet
vasetType 3
)
xt "50750,1000,65250,1000"
pts [
"50750,1000"
"65250,1000"
]
)
start &75
end &33
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 15205,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15206,0
va (VaSet
font "Verdana,12,0"
)
xt "52750,-400,55650,1000"
st "run"
blo "52750,800"
tm "WireNameMgr"
)
)
on &19
)
*95 (Wire
uid 15209,0
shape (OrthoPolyLine
uid 15210,0
va (VaSet
vasetType 3
)
xt "50750,3000,65250,3000"
pts [
"50750,3000"
"65250,3000"
]
)
start &79
end &38
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 15211,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15212,0
va (VaSet
font "Verdana,12,0"
)
xt "52750,1600,63050,3000"
st "interpolateLin"
blo "52750,2800"
tm "WireNameMgr"
)
)
on &20
)
*96 (Wire
uid 15215,0
shape (OrthoPolyLine
uid 15216,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "50750,5000,65250,5000"
pts [
"50750,5000"
"65250,5000"
]
)
start &76
end &39
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 15217,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15218,0
va (VaSet
font "Verdana,12,0"
)
xt "52750,3600,62850,5000"
st "updatePeriod"
blo "52750,4800"
tm "WireNameMgr"
)
)
on &21
)
*97 (Wire
uid 15464,0
shape (OrthoPolyLine
uid 15465,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "50750,9000,65250,9000"
pts [
"50750,9000"
"65250,9000"
]
)
start &77
end &40
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 15466,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15467,0
va (VaSet
font "Verdana,12,0"
)
xt "52750,7600,57350,9000"
st "memX"
blo "52750,8800"
tm "WireNameMgr"
)
)
on &22
)
*98 (Wire
uid 15470,0
shape (OrthoPolyLine
uid 15471,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "50750,11000,65250,11000"
pts [
"50750,11000"
"65250,11000"
]
)
start &78
end &41
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 15472,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15473,0
va (VaSet
font "Verdana,12,0"
)
xt "52750,9600,57250,11000"
st "memY"
blo "52750,10800"
tm "WireNameMgr"
)
)
on &23
)
*99 (Wire
uid 15576,0
shape (OrthoPolyLine
uid 15577,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "42000,-7000,50000,-3750"
pts [
"42000,-3750"
"42000,-7000"
"50000,-7000"
]
)
start &74
end &25
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 15580,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 15581,0
va (VaSet
font "Verdana,12,0"
)
xt "45000,-8400,50600,-7000"
st "testOut"
blo "45000,-7200"
tm "WireNameMgr"
)
)
on &24
)
*100 (Wire
uid 16105,0
shape (OrthoPolyLine
uid 16106,0
va (VaSet
vasetType 3
)
xt "50750,7000,65250,7000"
pts [
"50750,7000"
"65250,7000"
]
)
start &81
end &42
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16107,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16108,0
va (VaSet
font "Verdana,12,0"
)
xt "52750,5600,62350,7000"
st "newPolynom"
blo "52750,6800"
tm "WireNameMgr"
)
)
on &30
)
*101 (Wire
uid 16672,0
shape (OrthoPolyLine
uid 16673,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "26000,1000,33250,1000"
pts [
"26000,1000"
"33250,1000"
]
)
start &46
end &72
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16676,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16677,0
va (VaSet
font "Verdana,12,0"
)
xt "26000,-400,30500,1000"
st "hAddr"
blo "26000,800"
tm "WireNameMgr"
)
)
on &47
)
*102 (Wire
uid 16735,0
shape (OrthoPolyLine
uid 16736,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "26000,3000,33250,3000"
pts [
"26000,3000"
"33250,3000"
]
)
start &48
end &82
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16739,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16740,0
va (VaSet
font "Verdana,12,0"
)
xt "26000,1600,31900,3000"
st "hWData"
blo "26000,2800"
tm "WireNameMgr"
)
)
on &49
)
*103 (Wire
uid 16749,0
shape (OrthoPolyLine
uid 16750,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "26000,11000,33250,11000"
pts [
"33250,11000"
"26000,11000"
]
)
start &73
end &50
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16753,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16754,0
va (VaSet
font "Verdana,12,0"
)
xt "26000,9600,31400,11000"
st "hRData"
blo "26000,10800"
tm "WireNameMgr"
)
)
on &51
)
*104 (Wire
uid 16763,0
shape (OrthoPolyLine
uid 16764,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "26000,5000,33250,5000"
pts [
"26000,5000"
"33250,5000"
]
)
start &52
end &83
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16767,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16768,0
va (VaSet
font "Verdana,12,0"
)
xt "26000,3600,31100,5000"
st "hTrans"
blo "26000,4800"
tm "WireNameMgr"
)
)
on &53
)
*105 (Wire
uid 16777,0
shape (OrthoPolyLine
uid 16778,0
va (VaSet
vasetType 3
)
xt "26000,7000,33250,7000"
pts [
"26000,7000"
"33250,7000"
]
)
start &54
end &84
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16781,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16782,0
va (VaSet
font "Verdana,12,0"
)
xt "26000,5600,31000,7000"
st "hWrite"
blo "26000,6800"
tm "WireNameMgr"
)
)
on &55
)
*106 (Wire
uid 16791,0
shape (OrthoPolyLine
uid 16792,0
va (VaSet
vasetType 3
)
xt "26000,9000,33250,9000"
pts [
"26000,9000"
"33250,9000"
]
)
start &56
end &85
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16795,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16796,0
va (VaSet
font "Verdana,12,0"
)
xt "26000,7600,29500,9000"
st "hSel"
blo "26000,8800"
tm "WireNameMgr"
)
)
on &57
)
*107 (Wire
uid 16805,0
shape (OrthoPolyLine
uid 16806,0
va (VaSet
vasetType 3
)
xt "26000,13000,33250,13000"
pts [
"26000,13000"
"33250,13000"
]
)
start &65
end &86
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16809,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16810,0
va (VaSet
font "Verdana,12,0"
)
xt "26000,11600,31500,13000"
st "hReady"
blo "26000,12800"
tm "WireNameMgr"
)
)
on &58
)
*108 (Wire
uid 16819,0
shape (OrthoPolyLine
uid 16820,0
va (VaSet
vasetType 3
)
xt "26000,15000,33250,15000"
pts [
"26000,15000"
"33250,15000"
]
)
start &64
end &87
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16823,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16824,0
va (VaSet
font "Verdana,12,0"
)
xt "26000,13600,30700,15000"
st "hResp"
blo "26000,14800"
tm "WireNameMgr"
)
)
on &59
)
*109 (Wire
uid 16939,0
shape (OrthoPolyLine
uid 16940,0
va (VaSet
vasetType 3
)
xt "26000,19000,33250,19000"
pts [
"26000,19000"
"33250,19000"
]
)
start &60
end &71
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16943,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16944,0
va (VaSet
font "Verdana,12,0"
)
xt "26000,17600,29500,19000"
st "hClk"
blo "26000,18800"
tm "WireNameMgr"
)
)
on &61
)
*110 (Wire
uid 16953,0
shape (OrthoPolyLine
uid 16954,0
va (VaSet
vasetType 3
)
xt "26000,21000,33250,21000"
pts [
"26000,21000"
"33250,21000"
]
)
start &62
end &80
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16957,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16958,0
va (VaSet
font "Verdana,12,0"
)
xt "26000,19600,32800,21000"
st "hReset_n"
blo "26000,20800"
tm "WireNameMgr"
)
)
on &63
)
*111 (Wire
uid 17118,0
shape (OrthoPolyLine
uid 17119,0
va (VaSet
vasetType 3
)
xt "46000,25000,54000,25000"
pts [
"46000,25000"
"54000,25000"
]
)
end &66
sat 16
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 17124,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17125,0
va (VaSet
font "Verdana,12,0"
)
xt "46000,23600,52800,25000"
st "hReset_n"
blo "46000,24800"
tm "WireNameMgr"
)
)
on &63
)
*112 (Wire
uid 17126,0
shape (OrthoPolyLine
uid 17127,0
va (VaSet
vasetType 3
)
xt "62000,17000,65250,25000"
pts [
"65250,17000"
"64000,17000"
"64000,25000"
"62000,25000"
]
)
start &35
end &66
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 17132,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17133,0
va (VaSet
font "Verdana,12,0"
)
xt "61000,15600,65100,17000"
st "reset"
blo "61000,16800"
tm "WireNameMgr"
)
)
on &18
)
*113 (Wire
uid 17242,0
shape (OrthoPolyLine
uid 17243,0
va (VaSet
vasetType 3
)
xt "62000,15000,65250,15000"
pts [
"62000,15000"
"65250,15000"
]
)
end &32
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 17248,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 17249,0
va (VaSet
font "Verdana,12,0"
)
xt "62000,13600,65500,15000"
st "hClk"
blo "62000,14800"
tm "WireNameMgr"
)
)
on &61
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *114 (PackageList
uid 42,0
stg "VerticalLayoutStrategy"
textVec [
*115 (Text
uid 43,0
va (VaSet
font "arial,8,1"
)
xt "0,-25000,5400,-24000"
st "Package List"
blo "0,-24200"
)
*116 (MLText
uid 44,0
va (VaSet
)
xt "0,-24000,11300,-19000"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.ALL;
LIBRARY AhbLite;
  USE AhbLite.ahbLite.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 45,0
stg "VerticalLayoutStrategy"
textVec [
*117 (Text
uid 46,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*118 (Text
uid 47,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*119 (MLText
uid 48,0
va (VaSet
isHidden 1
)
xt "20000,2000,27500,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*120 (Text
uid 49,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*121 (MLText
uid 50,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*122 (Text
uid 51,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*123 (MLText
uid 52,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "-8,-8,1928,1058"
viewArea "-8747,-1286,82347,48741"
cachedDiagramExtent "-3900,-25000,109000,49000"
pageSetupInfo (PageSetupInfo
ptrCmd "HP LaserJet P3005 PCL 6 (A303),winspool,"
fileName "\\\\EIV\\a309_hplj4050.electro.eiv"
toPrinter 1
xMargin 48
yMargin 48
paperWidth 761
paperHeight 1077
windowsPaperWidth 761
windowsPaperHeight 1077
paperType "A4"
windowsPaperName "A4"
windowsPaperType 9
scale 67
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
)
hasePageBreakOrigin 1
pageBreakOrigin "0,-25000"
lastUid 17437,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "65535,0,0"
)
xt "200,200,2000,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Arial,10,1"
)
xt "1000,1000,4400,2200"
st "Panel0"
blo "1000,2000"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "40000,56832,65535"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*124 (Text
va (VaSet
font "Verdana,9,0"
)
xt "1700,3200,6300,4400"
st "<library>"
blo "1700,4200"
tm "BdLibraryNameMgr"
)
*125 (Text
va (VaSet
font "Verdana,9,0"
)
xt "1700,4400,5800,5600"
st "<block>"
blo "1700,5400"
tm "BlkNameMgr"
)
*126 (Text
va (VaSet
font "Verdana,9,0"
)
xt "1700,5600,2900,6800"
st "I0"
blo "1700,6600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "1700,13200,1700,13200"
)
header ""
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*127 (Text
va (VaSet
)
xt "1000,3500,3300,4500"
st "Library"
blo "1000,4300"
)
*128 (Text
va (VaSet
)
xt "1000,4500,7000,5500"
st "MWComponent"
blo "1000,5300"
)
*129 (Text
va (VaSet
)
xt "1000,5500,1600,6500"
st "I0"
blo "1000,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-6000,1500,-6000,1500"
)
header ""
)
elements [
]
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*130 (Text
va (VaSet
)
xt "1250,3500,3550,4500"
st "Library"
blo "1250,4300"
tm "BdLibraryNameMgr"
)
*131 (Text
va (VaSet
)
xt "1250,4500,6750,5500"
st "SaComponent"
blo "1250,5300"
tm "CptNameMgr"
)
*132 (Text
va (VaSet
)
xt "1250,5500,1850,6500"
st "I0"
blo "1250,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-5750,1500,-5750,1500"
)
header ""
)
elements [
]
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*133 (Text
va (VaSet
)
xt "950,3500,3250,4500"
st "Library"
blo "950,4300"
)
*134 (Text
va (VaSet
)
xt "950,4500,7050,5500"
st "VhdlComponent"
blo "950,5300"
)
*135 (Text
va (VaSet
)
xt "950,5500,1550,6500"
st "I0"
blo "950,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-6050,1500,-6050,1500"
)
header ""
)
elements [
]
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-50,0,8050,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*136 (Text
va (VaSet
)
xt "450,3500,2750,4500"
st "Library"
blo "450,4300"
)
*137 (Text
va (VaSet
)
xt "450,4500,7550,5500"
st "VerilogComponent"
blo "450,5300"
)
*138 (Text
va (VaSet
)
xt "450,5500,1050,6500"
st "I0"
blo "450,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-6550,1500,-6550,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,32768"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*139 (Text
va (VaSet
)
xt "3400,4000,4600,5000"
st "eb1"
blo "3400,4800"
tm "HdlTextNameMgr"
)
*140 (Text
va (VaSet
)
xt "3400,5000,3800,6000"
st "1"
blo "3400,5800"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,2000,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
)
xt "-300,-500,300,500"
st "G"
blo "-300,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,0,2600,1400"
st "sig0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,0,3900,1400"
st "dbus0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineStyle 3
lineWidth 1
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,2600,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,50000"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
xt "0,0,3100,1000"
st "Auto list"
)
second (MLText
va (VaSet
)
xt "0,1000,6300,2000"
st "User defined list"
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "28160,28160,28160"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,12600,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1450"
)
num (Text
va (VaSet
)
xt "350,250,750,1250"
st "1"
blo "350,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*141 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*142 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "28160,28160,28160"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,7400,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1450"
)
num (Text
va (VaSet
)
xt "350,250,750,1250"
st "1"
blo "350,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*143 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*144 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1400,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1400,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Arial,8,1"
)
xt "0,24000,5400,25000"
st "Declarations"
blo "0,24800"
)
portLabel (Text
uid 3,0
va (VaSet
font "Arial,8,1"
)
xt "0,25000,2700,26000"
st "Ports:"
blo "0,25800"
)
preUserLabel (Text
uid 4,0
va (VaSet
font "Arial,8,1"
)
xt "0,37200,3800,38200"
st "Pre User:"
blo "0,38000"
)
preUserText (MLText
uid 5,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,38200,26000,39800"
st "constant signalBitNb: positive := 16;
constant updatePeriodBitNb : positive := 16;"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "Arial,8,1"
)
xt "0,39800,7100,40800"
st "Diagram Signals:"
blo "0,40600"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "0,24000,4700,25000"
st "Post User:"
blo "0,24800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,24000,0,24000"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
ordering 1
suid 93,0
usingSuid 1
emptyRow *145 (LEmptyRow
)
uid 10774,0
optionalChildren [
*146 (RefLabelRowHdr
)
*147 (TitleRowHdr
)
*148 (FilterRowHdr
)
*149 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*150 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*151 (GroupColHdr
tm "GroupColHdrMgr"
)
*152 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*153 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*154 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*155 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*156 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*157 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*158 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "outX"
t "std_ulogic"
o 1
suid 4,0
)
)
uid 10639,0
)
*159 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "outY"
t "std_ulogic"
o 3
suid 5,0
)
)
uid 10641,0
)
*160 (LeafLogPort
port (LogicalPort
decl (Decl
n "selSinCos"
t "std_ulogic"
o 5
suid 62,0
)
)
uid 10755,0
)
*161 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reset"
t "std_ulogic"
o 15
suid 75,0
)
)
uid 14982,0
)
*162 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "run"
t "std_ulogic"
o 16
suid 76,0
)
)
uid 15219,0
)
*163 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "interpolateLin"
t "std_ulogic"
o 17
suid 77,0
)
)
uid 15221,0
)
*164 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "updatePeriod"
t "unsigned"
b "(updatePeriodBitNb-1 DOWNTO 0)"
o 18
suid 78,0
)
)
uid 15223,0
)
*165 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "memX"
t "std_ulogic_vector"
b "(signalBitNb-1 DOWNTO 0)"
o 19
suid 79,0
)
)
uid 15474,0
)
*166 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "memY"
t "std_ulogic_vector"
b "(signalBitNb-1 DOWNTO 0)"
o 20
suid 80,0
)
)
uid 15476,0
)
*167 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "testOut"
t "std_ulogic_vector"
b "(1 TO testOutBitNb)"
o 6
suid 81,0
)
)
uid 15588,0
)
*168 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "newPolynom"
t "std_ulogic"
o 21
suid 83,0
)
)
uid 16109,0
)
*169 (LeafLogPort
port (LogicalPort
decl (Decl
n "hAddr"
t "unsigned"
b "(ahbAddressBitNb-1 downto 0)"
o 2
suid 84,0
)
)
uid 16665,0
)
*170 (LeafLogPort
port (LogicalPort
decl (Decl
n "hWData"
t "std_ulogic_vector"
b "(ahbDataBitNb-1 downto 0)"
o 4
suid 85,0
)
)
uid 16716,0
)
*171 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "hRData"
t "std_ulogic_vector"
b "(ahbDataBitNb-1 downto 0)"
o 7
suid 86,0
)
)
uid 16718,0
)
*172 (LeafLogPort
port (LogicalPort
decl (Decl
n "hTrans"
t "std_ulogic_vector"
b "(ahbTransBitNb-1 downto 0)"
o 8
suid 87,0
)
)
uid 16720,0
)
*173 (LeafLogPort
port (LogicalPort
decl (Decl
n "hWrite"
t "std_ulogic"
o 9
suid 88,0
)
)
uid 16722,0
)
*174 (LeafLogPort
port (LogicalPort
decl (Decl
n "hSel"
t "std_ulogic"
o 10
suid 89,0
)
)
uid 16724,0
)
*175 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "hReady"
t "std_ulogic"
o 11
suid 90,0
)
)
uid 16726,0
)
*176 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "hResp"
t "std_ulogic"
o 12
suid 91,0
)
)
uid 16728,0
)
*177 (LeafLogPort
port (LogicalPort
decl (Decl
n "hClk"
t "std_ulogic"
o 13
suid 92,0
)
)
uid 16930,0
)
*178 (LeafLogPort
port (LogicalPort
decl (Decl
n "hReset_n"
t "std_ulogic"
o 14
suid 93,0
)
)
uid 16932,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 10787,0
optionalChildren [
*179 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *180 (MRCItem
litem &145
pos 21
dimension 20
)
uid 10789,0
optionalChildren [
*181 (MRCItem
litem &146
pos 0
dimension 20
uid 10790,0
)
*182 (MRCItem
litem &147
pos 1
dimension 23
uid 10791,0
)
*183 (MRCItem
litem &148
pos 2
hidden 1
dimension 20
uid 10792,0
)
*184 (MRCItem
litem &158
pos 1
dimension 20
uid 10640,0
)
*185 (MRCItem
litem &159
pos 2
dimension 20
uid 10642,0
)
*186 (MRCItem
litem &160
pos 5
dimension 20
uid 10756,0
)
*187 (MRCItem
litem &161
pos 14
dimension 20
uid 14983,0
)
*188 (MRCItem
litem &162
pos 15
dimension 20
uid 15220,0
)
*189 (MRCItem
litem &163
pos 16
dimension 20
uid 15222,0
)
*190 (MRCItem
litem &164
pos 17
dimension 20
uid 15224,0
)
*191 (MRCItem
litem &165
pos 18
dimension 20
uid 15475,0
)
*192 (MRCItem
litem &166
pos 19
dimension 20
uid 15477,0
)
*193 (MRCItem
litem &167
pos 7
dimension 20
uid 15589,0
)
*194 (MRCItem
litem &168
pos 20
dimension 20
uid 16110,0
)
*195 (MRCItem
litem &169
pos 0
dimension 20
uid 16664,0
)
*196 (MRCItem
litem &170
pos 4
dimension 20
uid 16715,0
)
*197 (MRCItem
litem &171
pos 8
dimension 20
uid 16717,0
)
*198 (MRCItem
litem &172
pos 9
dimension 20
uid 16719,0
)
*199 (MRCItem
litem &173
pos 10
dimension 20
uid 16721,0
)
*200 (MRCItem
litem &174
pos 11
dimension 20
uid 16723,0
)
*201 (MRCItem
litem &175
pos 12
dimension 20
uid 16725,0
)
*202 (MRCItem
litem &176
pos 13
dimension 20
uid 16727,0
)
*203 (MRCItem
litem &177
pos 6
dimension 20
uid 16929,0
)
*204 (MRCItem
litem &178
pos 3
dimension 20
uid 16931,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 10793,0
optionalChildren [
*205 (MRCItem
litem &149
pos 0
dimension 20
uid 10794,0
)
*206 (MRCItem
litem &151
pos 1
dimension 50
uid 10795,0
)
*207 (MRCItem
litem &152
pos 2
dimension 100
uid 10796,0
)
*208 (MRCItem
litem &153
pos 3
dimension 50
uid 10797,0
)
*209 (MRCItem
litem &154
pos 4
dimension 100
uid 10798,0
)
*210 (MRCItem
litem &155
pos 5
dimension 100
uid 10799,0
)
*211 (MRCItem
litem &156
pos 6
dimension 50
uid 10800,0
)
*212 (MRCItem
litem &157
pos 7
dimension 80
uid 10801,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 10788,0
vaOverrides [
]
)
]
)
uid 10773,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *213 (LEmptyRow
)
uid 10803,0
optionalChildren [
*214 (RefLabelRowHdr
)
*215 (TitleRowHdr
)
*216 (FilterRowHdr
)
*217 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*218 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*219 (GroupColHdr
tm "GroupColHdrMgr"
)
*220 (NameColHdr
tm "GenericNameColHdrMgr"
)
*221 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*222 (InitColHdr
tm "GenericValueColHdrMgr"
)
*223 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*224 (EolColHdr
tm "GenericEolColHdrMgr"
)
*225 (LogGeneric
generic (GiElement
name "testOutBitNb"
type "positive"
value "16"
)
uid 12900,0
)
*226 (LogGeneric
generic (GiElement
name "patternAddressBitNb"
type "positive"
value "9"
)
uid 17313,0
)
]
)
pdm (PhysicalDM
uid 10815,0
optionalChildren [
*227 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *228 (MRCItem
litem &213
pos 2
dimension 20
)
uid 10817,0
optionalChildren [
*229 (MRCItem
litem &214
pos 0
dimension 20
uid 10818,0
)
*230 (MRCItem
litem &215
pos 1
dimension 23
uid 10819,0
)
*231 (MRCItem
litem &216
pos 2
hidden 1
dimension 20
uid 10820,0
)
*232 (MRCItem
litem &225
pos 1
dimension 20
uid 12899,0
)
*233 (MRCItem
litem &226
pos 0
dimension 20
uid 17312,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 10821,0
optionalChildren [
*234 (MRCItem
litem &217
pos 0
dimension 20
uid 10822,0
)
*235 (MRCItem
litem &219
pos 1
dimension 50
uid 10823,0
)
*236 (MRCItem
litem &220
pos 2
dimension 100
uid 10824,0
)
*237 (MRCItem
litem &221
pos 3
dimension 100
uid 10825,0
)
*238 (MRCItem
litem &222
pos 4
dimension 50
uid 10826,0
)
*239 (MRCItem
litem &223
pos 5
dimension 50
uid 10827,0
)
*240 (MRCItem
litem &224
pos 6
dimension 80
uid 10828,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 10816,0
vaOverrides [
]
)
]
)
uid 10802,0
type 1
)
activeModelName "BlockDiag"
)
