<stg><name>HLS_MAXHEAP_HTA</name>


<trans_list>

<trans id="425" from="1" to="2">
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="2" to="3">
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="3" to="4">
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="4" to="5">
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="5" to="6">
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="6" to="7">
<condition id="268">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="6" to="18">
<condition id="298">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="7" to="8">
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="8" to="9">
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="9" to="10">
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="10" to="11">
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="11" to="12">
<condition id="281">
<or_exp><and_exp><literal name="tmp_30" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="11" to="13">
<condition id="280">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="12" to="14">
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="13" to="14">
<condition id="285">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="14" to="15">
<condition id="286">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="449" from="15" to="17">
<condition id="288">
<or_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp><and_exp><literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="450" from="15" to="16">
<condition id="289">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
<literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="16" to="11">
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="17" to="6">
<condition id="296">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="457" from="18" to="19">
<condition id="299">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="459" from="19" to="20">
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="460" from="20" to="21">
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="461" from="21" to="22">
<condition id="303">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="462" from="22" to="23">
<condition id="304">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="466" from="23" to="24">
<condition id="308">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="467" from="24" to="25">
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="468" from="25" to="26">
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="471" from="26" to="27">
<condition id="314">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="473" from="27" to="28">
<condition id="317">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp><and_exp><literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="474" from="27" to="30">
<condition id="316">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
<literal name="tmp_15" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="476" from="28" to="29">
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="477" from="29" to="30">
<condition id="320">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="478" from="30" to="31">
<condition id="321">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="tmp_20" val="1"/>
</and_exp><and_exp><literal name="tmp_15" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp><and_exp><literal name="tmp_15" val="0"/>
<literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="485" from="30" to="18">
<condition id="330">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
<literal name="tmp_15" val="1"/>
</and_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="484" from="31" to="25">
<condition id="328">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch84:7  %n_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %n)

]]></Node>
<StgValue><ssdm name="n_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="64">
<![CDATA[
branch84:10  %HTA_heap_0 = alloca [2000 x i32], align 4

]]></Node>
<StgValue><ssdm name="HTA_heap_0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="64">
<![CDATA[
branch84:11  %HTA_heap_1 = alloca [2000 x i32], align 4

]]></Node>
<StgValue><ssdm name="HTA_heap_1"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
branch84:14  call fastcc void @"HLS_malloc<1>"(i32 %n_read, i32* %alloc_HTA_size, i32* %alloc_HTA_free_target, i32* %alloc_HTA_addr, i8* %alloc_HTA_cmd)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="36" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
branch84:14  call fastcc void @"HLS_malloc<1>"(i32 %n_read, i32* %alloc_HTA_size, i32* %alloc_HTA_free_target, i32* %alloc_HTA_addr, i8* %alloc_HTA_cmd)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch84:8  %data_addr = getelementptr [20000 x i32]* %data, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="data_addr"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="8">
<![CDATA[
branch84:15  %tmp = call fastcc i32 @"HLS_malloc<2>"(i32* %alloc_HTA_size, i32* %alloc_HTA_free_target, i32* %alloc_HTA_addr, i8* %alloc_HTA_cmd)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="2" lat="2">
<core>ROM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="15">
<![CDATA[
branch84:22  %data_load = load i32* %data_addr, align 4

]]></Node>
<StgValue><ssdm name="data_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="40" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="8">
<![CDATA[
branch84:15  %tmp = call fastcc i32 @"HLS_malloc<2>"(i32* %alloc_HTA_size, i32* %alloc_HTA_free_target, i32* %alloc_HTA_addr, i8* %alloc_HTA_cmd)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="13" op_0_bw="13" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch84:16  %tmp_1 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %tmp, i32 3, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
branch84:19  %newIndex1 = call i15 @_ssdm_op_BitConcatenate.i15.i13.i2(i13 %tmp_1, i2 0)

]]></Node>
<StgValue><ssdm name="newIndex1"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="15">
<![CDATA[
branch84:20  %newIndex2 = zext i15 %newIndex1 to i64

]]></Node>
<StgValue><ssdm name="newIndex2"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch84:21  %HTA_heap_0_addr = getelementptr [2000 x i32]* %HTA_heap_0, i64 0, i64 %newIndex2

]]></Node>
<StgValue><ssdm name="HTA_heap_0_addr"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="2">
<core>ROM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="15">
<![CDATA[
branch84:22  %data_load = load i32* %data_addr, align 4

]]></Node>
<StgValue><ssdm name="data_load"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
branch84:23  store i32 %data_load, i32* %HTA_heap_0_addr, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch84:24  %tmp_2 = call i10 @_ssdm_op_PartSelect.i10.i32.i32.i32(i32 %tmp, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="13" op_0_bw="13" op_1_bw="1" op_2_bw="10" op_3_bw="2">
<![CDATA[
branch84:25  %newIndex3 = call i13 @_ssdm_op_BitConcatenate.i13.i1.i10.i2(i1 false, i10 %tmp_2, i2 0)

]]></Node>
<StgValue><ssdm name="newIndex3"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
branch84:26  %newIndex3_cast1 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %tmp_2, i2 0)

]]></Node>
<StgValue><ssdm name="newIndex3_cast1"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="13">
<![CDATA[
branch84:27  %newIndex3_cast = zext i13 %newIndex3 to i64

]]></Node>
<StgValue><ssdm name="newIndex3_cast"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch84:28  %HTA_heap_1_addr = getelementptr [2000 x i32]* %HTA_heap_1, i64 0, i64 %newIndex3_cast

]]></Node>
<StgValue><ssdm name="HTA_heap_1_addr"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
branch84:29  store i32 -1, i32* %HTA_heap_1_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
branch84:30  %newIndex4 = or i12 %newIndex3_cast1, 1

]]></Node>
<StgValue><ssdm name="newIndex4"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="12">
<![CDATA[
branch84:31  %newIndex4_cast = zext i12 %newIndex4 to i64

]]></Node>
<StgValue><ssdm name="newIndex4_cast"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch84:32  %HTA_heap_0_addr_1 = getelementptr [2000 x i32]* %HTA_heap_0, i64 0, i64 %newIndex4_cast

]]></Node>
<StgValue><ssdm name="HTA_heap_0_addr_1"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
branch84:33  store i32 -1, i32* %HTA_heap_0_addr_1, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
branch84:0  call void (...)* @_ssdm_op_SpecBitsMap(i32 %n), !map !32

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
branch84:1  call void (...)* @_ssdm_op_SpecBitsMap([20000 x i32]* %data), !map !38

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
branch84:2  call void (...)* @_ssdm_op_SpecBitsMap([200 x i32]* %dis_output), !map !44

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
branch84:3  call void (...)* @_ssdm_op_SpecBitsMap(i32* %alloc_HTA_size), !map !50

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
branch84:4  call void (...)* @_ssdm_op_SpecBitsMap(i32* %alloc_HTA_free_target), !map !54

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
branch84:5  call void (...)* @_ssdm_op_SpecBitsMap(i32* %alloc_HTA_addr), !map !58

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
branch84:6  call void (...)* @_ssdm_op_SpecBitsMap(i8* %alloc_HTA_cmd), !map !62

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
branch84:9  call void (...)* @_ssdm_op_SpecTopModule([16 x i8]* @HLS_MAXHEAP_HTA_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
branch84:12  call void (...)* @_ssdm_op_SpecMemCore([20000 x i32]* %data, [1 x i8]* @p_str, [12 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="8" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0">
<![CDATA[
branch84:13  call void (...)* @_ssdm_op_SpecInterface(i32* %alloc_HTA_size, i32* %alloc_HTA_free_target, i32* %alloc_HTA_addr, i8* %alloc_HTA_cmd, [6 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="16" op_1_bw="13" op_2_bw="3">
<![CDATA[
branch84:17  %offset_head = call i16 @_ssdm_op_BitConcatenate.i16.i13.i3(i13 %tmp_1, i3 0)

]]></Node>
<StgValue><ssdm name="offset_head"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="16">
<![CDATA[
branch84:18  %offset_head_cast = zext i16 %offset_head to i32

]]></Node>
<StgValue><ssdm name="offset_head_cast"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
branch84:34  %newIndex6 = or i12 %newIndex3_cast1, 2

]]></Node>
<StgValue><ssdm name="newIndex6"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="12">
<![CDATA[
branch84:35  %newIndex6_cast = zext i12 %newIndex6 to i64

]]></Node>
<StgValue><ssdm name="newIndex6_cast"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch84:36  %HTA_heap_1_addr_1 = getelementptr [2000 x i32]* %HTA_heap_1, i64 0, i64 %newIndex6_cast

]]></Node>
<StgValue><ssdm name="HTA_heap_1_addr_1"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
branch84:37  store i32 -1, i32* %HTA_heap_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch84:38  %HTA_heap_1_addr_2 = getelementptr [2000 x i32]* %HTA_heap_1, i64 0, i64 %newIndex4_cast

]]></Node>
<StgValue><ssdm name="HTA_heap_1_addr_2"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
branch84:39  store i32 -1, i32* %HTA_heap_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch84:40  %HTA_heap_0_addr_2 = getelementptr [2000 x i32]* %HTA_heap_0, i64 0, i64 %newIndex6_cast

]]></Node>
<StgValue><ssdm name="HTA_heap_0_addr_2"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
branch84:41  store i32 -1, i32* %HTA_heap_0_addr_2, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
branch84:42  %newIndex7 = or i12 %newIndex3_cast1, 3

]]></Node>
<StgValue><ssdm name="newIndex7"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="12">
<![CDATA[
branch84:43  %newIndex7_cast = zext i12 %newIndex7 to i64

]]></Node>
<StgValue><ssdm name="newIndex7_cast"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch84:44  %HTA_heap_0_addr_3 = getelementptr [2000 x i32]* %HTA_heap_0, i64 0, i64 %newIndex7_cast

]]></Node>
<StgValue><ssdm name="HTA_heap_0_addr_3"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
branch84:45  store i32 -1, i32* %HTA_heap_0_addr_3, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
branch84:46  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="82" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %offset_last_parent1 = phi i32 [ %offset_head_cast, %branch84 ], [ %offset_last_parent_1, %.loopexit31_ifconv ]

]]></Node>
<StgValue><ssdm name="offset_last_parent1"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:1  %offset_tail = phi i16 [ %offset_head, %branch84 ], [ %offset_new_node, %.loopexit31_ifconv ]

]]></Node>
<StgValue><ssdm name="offset_tail"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
:2  %cnt_insert = phi i31 [ 1, %branch84 ], [ %i, %.loopexit31_ifconv ]

]]></Node>
<StgValue><ssdm name="cnt_insert"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="16">
<![CDATA[
:3  %offset_tail_cast = zext i16 %offset_tail to i32

]]></Node>
<StgValue><ssdm name="offset_tail_cast"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="31">
<![CDATA[
:4  %cnt_insert_cast = zext i31 %cnt_insert to i32

]]></Node>
<StgValue><ssdm name="cnt_insert_cast"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_3 = icmp slt i32 %cnt_insert_cast, %n_read

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %tmp_3, label %branch66, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="89" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="8">
<![CDATA[
branch66:0  %tmp_4 = call fastcc i32 @"HLS_malloc<3>"(i32* %alloc_HTA_size, i32* %alloc_HTA_free_target, i32* %alloc_HTA_addr, i8* %alloc_HTA_cmd)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="31">
<![CDATA[
branch66:7  %tmp_7 = zext i31 %cnt_insert to i64

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch66:8  %data_addr_1 = getelementptr [20000 x i32]* %data, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="data_addr_1"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="2" lat="2">
<core>ROM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="15">
<![CDATA[
branch66:9  %data_load_1 = load i32* %data_addr_1, align 4

]]></Node>
<StgValue><ssdm name="data_load_1"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch66:31  %newIndex14 = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %offset_tail, i32 1, i32 12)

]]></Node>
<StgValue><ssdm name="newIndex14"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="95" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="8">
<![CDATA[
branch66:0  %tmp_4 = call fastcc i32 @"HLS_malloc<3>"(i32* %alloc_HTA_size, i32* %alloc_HTA_free_target, i32* %alloc_HTA_addr, i8* %alloc_HTA_cmd)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="13" op_0_bw="13" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch66:1  %tmp_8 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %tmp_4, i32 3, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="15" op_0_bw="15" op_1_bw="13" op_2_bw="2">
<![CDATA[
branch66:4  %newIndex8 = call i15 @_ssdm_op_BitConcatenate.i15.i13.i2(i13 %tmp_8, i2 0)

]]></Node>
<StgValue><ssdm name="newIndex8"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="15">
<![CDATA[
branch66:5  %newIndex9 = zext i15 %newIndex8 to i64

]]></Node>
<StgValue><ssdm name="newIndex9"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch66:6  %HTA_heap_0_addr_4 = getelementptr [2000 x i32]* %HTA_heap_0, i64 0, i64 %newIndex9

]]></Node>
<StgValue><ssdm name="HTA_heap_0_addr_4"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="2">
<core>ROM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="15">
<![CDATA[
branch66:9  %data_load_1 = load i32* %data_addr_1, align 4

]]></Node>
<StgValue><ssdm name="data_load_1"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
branch66:10  store i32 %data_load_1, i32* %HTA_heap_0_addr_4, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="102" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch66:11  %tmp_9 = call i10 @_ssdm_op_PartSelect.i10.i32.i32.i32(i32 %tmp_4, i32 3, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="13" op_0_bw="13" op_1_bw="1" op_2_bw="10" op_3_bw="2">
<![CDATA[
branch66:12  %newIndex10 = call i13 @_ssdm_op_BitConcatenate.i13.i1.i10.i2(i1 false, i10 %tmp_9, i2 0)

]]></Node>
<StgValue><ssdm name="newIndex10"/></StgValue>
</operation>

<operation id="104" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="9" op_0_bw="9" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch66:13  %tmp_10 = call i9 @_ssdm_op_PartSelect.i9.i32.i32.i32(i32 %tmp_4, i32 3, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="105" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="13">
<![CDATA[
branch66:16  %newIndex10_cast = zext i13 %newIndex10 to i64

]]></Node>
<StgValue><ssdm name="newIndex10_cast"/></StgValue>
</operation>

<operation id="106" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch66:17  %HTA_heap_1_addr_3 = getelementptr [2000 x i32]* %HTA_heap_1, i64 0, i64 %newIndex10_cast

]]></Node>
<StgValue><ssdm name="HTA_heap_1_addr_3"/></StgValue>
</operation>

<operation id="107" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
branch66:18  store i32 -1, i32* %HTA_heap_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="108" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
branch66:15  %newIndex10_cast2 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %tmp_9, i2 0)

]]></Node>
<StgValue><ssdm name="newIndex10_cast2"/></StgValue>
</operation>

<operation id="109" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
branch66:19  %newIndex11 = or i12 %newIndex10_cast2, 2

]]></Node>
<StgValue><ssdm name="newIndex11"/></StgValue>
</operation>

<operation id="110" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="12">
<![CDATA[
branch66:20  %newIndex11_cast = zext i12 %newIndex11 to i64

]]></Node>
<StgValue><ssdm name="newIndex11_cast"/></StgValue>
</operation>

<operation id="111" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch66:21  %HTA_heap_1_addr_4 = getelementptr [2000 x i32]* %HTA_heap_1, i64 0, i64 %newIndex11_cast

]]></Node>
<StgValue><ssdm name="HTA_heap_1_addr_4"/></StgValue>
</operation>

<operation id="112" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
branch66:22  store i32 %offset_last_parent1, i32* %HTA_heap_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="113" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
branch66:23  %newIndex13 = or i12 %newIndex10_cast2, 1

]]></Node>
<StgValue><ssdm name="newIndex13"/></StgValue>
</operation>

<operation id="114" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="12">
<![CDATA[
branch66:24  %newIndex13_cast = zext i12 %newIndex13 to i64

]]></Node>
<StgValue><ssdm name="newIndex13_cast"/></StgValue>
</operation>

<operation id="115" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch66:25  %HTA_heap_0_addr_5 = getelementptr [2000 x i32]* %HTA_heap_0, i64 0, i64 %newIndex13_cast

]]></Node>
<StgValue><ssdm name="HTA_heap_0_addr_5"/></StgValue>
</operation>

<operation id="116" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
branch66:26  store i32 %offset_tail_cast, i32* %HTA_heap_0_addr_5, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="117" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch66:27  %HTA_heap_1_addr_5 = getelementptr [2000 x i32]* %HTA_heap_1, i64 0, i64 %newIndex13_cast

]]></Node>
<StgValue><ssdm name="HTA_heap_1_addr_5"/></StgValue>
</operation>

<operation id="118" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
branch66:28  store i32 -1, i32* %HTA_heap_1_addr_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="119" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch66:29  %HTA_heap_0_addr_6 = getelementptr [2000 x i32]* %HTA_heap_0, i64 0, i64 %newIndex11_cast

]]></Node>
<StgValue><ssdm name="HTA_heap_0_addr_6"/></StgValue>
</operation>

<operation id="120" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
branch66:30  store i32 -1, i32* %HTA_heap_0_addr_6, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="121" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="16" op_1_bw="13" op_2_bw="3">
<![CDATA[
branch66:2  %offset_new_node = call i16 @_ssdm_op_BitConcatenate.i16.i13.i3(i13 %tmp_8, i3 0)

]]></Node>
<StgValue><ssdm name="offset_new_node"/></StgValue>
</operation>

<operation id="122" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="16">
<![CDATA[
branch66:3  %offset_new_node_cast = zext i16 %offset_new_node to i32

]]></Node>
<StgValue><ssdm name="offset_new_node_cast"/></StgValue>
</operation>

<operation id="123" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
branch66:14  %newIndex10_cast1 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %tmp_10, i2 0)

]]></Node>
<StgValue><ssdm name="newIndex10_cast1"/></StgValue>
</operation>

<operation id="124" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="12">
<![CDATA[
branch66:32  %newIndex14_cast = zext i12 %newIndex14 to i64

]]></Node>
<StgValue><ssdm name="newIndex14_cast"/></StgValue>
</operation>

<operation id="125" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch66:33  %HTA_heap_1_addr_6 = getelementptr [2000 x i32]* %HTA_heap_1, i64 0, i64 %newIndex14_cast

]]></Node>
<StgValue><ssdm name="HTA_heap_1_addr_6"/></StgValue>
</operation>

<operation id="126" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
branch66:34  store i32 %offset_new_node_cast, i32* %HTA_heap_1_addr_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="127" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="31">
<![CDATA[
branch66:35  %tmp_21 = trunc i31 %cnt_insert to i1

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="128" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch66:36  %tmp_s = xor i1 %tmp_21, true

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="129" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="13" op_0_bw="32">
<![CDATA[
branch66:37  %tmp_22 = trunc i32 %offset_last_parent1 to i13

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="130" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch66:38  br i1 %tmp_21, label %1, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="131" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:0  %p_sum1 = add i13 4, %tmp_22

]]></Node>
<StgValue><ssdm name="p_sum1"/></StgValue>
</operation>

<operation id="132" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="32">
<![CDATA[
:1  %tmp_24 = trunc i32 %offset_last_parent1 to i1

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="133" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="12" op_0_bw="12" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %newIndex15 = call i12 @_ssdm_op_PartSelect.i12.i13.i32.i32(i13 %p_sum1, i32 1, i32 12)

]]></Node>
<StgValue><ssdm name="newIndex15"/></StgValue>
</operation>

<operation id="134" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="12">
<![CDATA[
:3  %newIndex15_cast = zext i12 %newIndex15 to i64

]]></Node>
<StgValue><ssdm name="newIndex15_cast"/></StgValue>
</operation>

<operation id="135" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %HTA_heap_0_addr_7 = getelementptr [2000 x i32]* %HTA_heap_0, i64 0, i64 %newIndex15_cast

]]></Node>
<StgValue><ssdm name="HTA_heap_0_addr_7"/></StgValue>
</operation>

<operation id="136" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %HTA_heap_1_addr_7 = getelementptr [2000 x i32]* %HTA_heap_1, i64 0, i64 %newIndex15_cast

]]></Node>
<StgValue><ssdm name="HTA_heap_1_addr_7"/></StgValue>
</operation>

<operation id="137" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %tmp_24, label %branch49, label %branch48

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="138" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="tmp_21" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
branch48:0  store i32 %offset_new_node_cast, i32* %HTA_heap_0_addr_7, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="139" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="tmp_21" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0">
<![CDATA[
branch48:1  br label %branch46

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="140" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp><literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:0  %p_sum2 = add i13 3, %tmp_22

]]></Node>
<StgValue><ssdm name="p_sum2"/></StgValue>
</operation>

<operation id="141" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp><literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="32">
<![CDATA[
:1  %tmp_23 = trunc i32 %offset_last_parent1 to i1

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="142" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp><literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="12" op_0_bw="12" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %newIndex16 = call i12 @_ssdm_op_PartSelect.i12.i13.i32.i32(i13 %p_sum2, i32 1, i32 12)

]]></Node>
<StgValue><ssdm name="newIndex16"/></StgValue>
</operation>

<operation id="143" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp><literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="12">
<![CDATA[
:3  %newIndex16_cast = zext i12 %newIndex16 to i64

]]></Node>
<StgValue><ssdm name="newIndex16_cast"/></StgValue>
</operation>

<operation id="144" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp><literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %HTA_heap_1_addr_8 = getelementptr [2000 x i32]* %HTA_heap_1, i64 0, i64 %newIndex16_cast

]]></Node>
<StgValue><ssdm name="HTA_heap_1_addr_8"/></StgValue>
</operation>

<operation id="145" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp><literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %HTA_heap_0_addr_8 = getelementptr [2000 x i32]* %HTA_heap_0, i64 0, i64 %newIndex16_cast

]]></Node>
<StgValue><ssdm name="HTA_heap_0_addr_8"/></StgValue>
</operation>

<operation id="146" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp><literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %tmp_23, label %branch53, label %branch52

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="147" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp><literal name="tmp_21" val="1"/>
<literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
branch53:0  store i32 %offset_new_node_cast, i32* %HTA_heap_0_addr_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="148" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp><literal name="tmp_21" val="1"/>
<literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0">
<![CDATA[
branch53:1  br label %branch50

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="149" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="tmp_21" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
branch49:0  store i32 %offset_new_node_cast, i32* %HTA_heap_1_addr_7, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="150" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="tmp_21" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0">
<![CDATA[
branch49:1  br label %branch46

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="151" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
branch46:0  %newIndex19 = or i11 %newIndex10_cast1, 3

]]></Node>
<StgValue><ssdm name="newIndex19"/></StgValue>
</operation>

<operation id="152" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="11">
<![CDATA[
branch46:1  %newIndex19_cast = zext i11 %newIndex19 to i64

]]></Node>
<StgValue><ssdm name="newIndex19_cast"/></StgValue>
</operation>

<operation id="153" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch46:2  %HTA_heap_0_addr_10 = getelementptr [2000 x i32]* %HTA_heap_0, i64 0, i64 %newIndex19_cast

]]></Node>
<StgValue><ssdm name="HTA_heap_0_addr_10"/></StgValue>
</operation>

<operation id="154" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
branch46:3  store i32 0, i32* %HTA_heap_0_addr_10, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="155" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0">
<![CDATA[
branch46:4  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="156" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="tmp_21" val="1"/>
<literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
branch52:0  store i32 %offset_new_node_cast, i32* %HTA_heap_1_addr_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="157" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="160">
<or_exp><and_exp><literal name="tmp_21" val="1"/>
<literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0">
<![CDATA[
branch52:1  br label %branch50

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="158" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp><literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
branch50:0  %newIndex21 = or i11 %newIndex10_cast1, 3

]]></Node>
<StgValue><ssdm name="newIndex21"/></StgValue>
</operation>

<operation id="159" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp><literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="11">
<![CDATA[
branch50:1  %newIndex21_cast = zext i11 %newIndex21 to i64

]]></Node>
<StgValue><ssdm name="newIndex21_cast"/></StgValue>
</operation>

<operation id="160" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp><literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch50:2  %HTA_heap_0_addr_11 = getelementptr [2000 x i32]* %HTA_heap_0, i64 0, i64 %newIndex21_cast

]]></Node>
<StgValue><ssdm name="HTA_heap_0_addr_11"/></StgValue>
</operation>

<operation id="161" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp><literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
branch50:3  store i32 1, i32* %HTA_heap_0_addr_11, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="162" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp><literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0">
<![CDATA[
branch50:4  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="163" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="164" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %p_pn1 = phi i32 [ %offset_new_node_cast, %3 ], [ %offset_parent, %8 ]

]]></Node>
<StgValue><ssdm name="p_pn1"/></StgValue>
</operation>

<operation id="165" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="13" op_0_bw="32">
<![CDATA[
:1  %tmp_29 = trunc i32 %p_pn1 to i13

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="166" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="32">
<![CDATA[
:2  %tmp_30 = trunc i32 %p_pn1 to i1

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="167" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %newIndex23 = call i12 @_ssdm_op_PartSelect.i12.i32.i32.i32(i32 %p_pn1, i32 1, i32 12)

]]></Node>
<StgValue><ssdm name="newIndex23"/></StgValue>
</operation>

<operation id="168" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="12">
<![CDATA[
:4  %newIndex23_cast = zext i12 %newIndex23 to i64

]]></Node>
<StgValue><ssdm name="newIndex23_cast"/></StgValue>
</operation>

<operation id="169" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %HTA_heap_0_addr_13 = getelementptr [2000 x i32]* %HTA_heap_0, i64 0, i64 %newIndex23_cast

]]></Node>
<StgValue><ssdm name="HTA_heap_0_addr_13"/></StgValue>
</operation>

<operation id="170" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %HTA_heap_1_addr_11 = getelementptr [2000 x i32]* %HTA_heap_1, i64 0, i64 %newIndex23_cast

]]></Node>
<StgValue><ssdm name="HTA_heap_1_addr_11"/></StgValue>
</operation>

<operation id="171" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7  %now_0_sum = add i13 5, %tmp_29

]]></Node>
<StgValue><ssdm name="now_0_sum"/></StgValue>
</operation>

<operation id="172" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="12" op_0_bw="12" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8  %newIndex24 = call i12 @_ssdm_op_PartSelect.i12.i13.i32.i32(i13 %now_0_sum, i32 1, i32 12)

]]></Node>
<StgValue><ssdm name="newIndex24"/></StgValue>
</operation>

<operation id="173" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="12">
<![CDATA[
:9  %newIndex24_cast = zext i12 %newIndex24 to i64

]]></Node>
<StgValue><ssdm name="newIndex24_cast"/></StgValue>
</operation>

<operation id="174" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %HTA_heap_1_addr_12 = getelementptr [2000 x i32]* %HTA_heap_1, i64 0, i64 %newIndex24_cast

]]></Node>
<StgValue><ssdm name="HTA_heap_1_addr_12"/></StgValue>
</operation>

<operation id="175" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %HTA_heap_0_addr_14 = getelementptr [2000 x i32]* %HTA_heap_0, i64 0, i64 %newIndex24_cast

]]></Node>
<StgValue><ssdm name="HTA_heap_0_addr_14"/></StgValue>
</operation>

<operation id="176" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:12  br i1 %tmp_30, label %branch41, label %branch40

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="177" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp><literal name="tmp_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="11">
<![CDATA[
branch40:0  %HTA_heap_1_load_2 = load i32* %HTA_heap_1_addr_12, align 4

]]></Node>
<StgValue><ssdm name="HTA_heap_1_load_2"/></StgValue>
</operation>

<operation id="178" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="169">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="11">
<![CDATA[
branch41:0  %HTA_heap_0_load_3 = load i32* %HTA_heap_0_addr_14, align 4

]]></Node>
<StgValue><ssdm name="HTA_heap_0_load_3"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="179" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="11">
<![CDATA[
branch40:0  %HTA_heap_1_load_2 = load i32* %HTA_heap_1_addr_12, align 4

]]></Node>
<StgValue><ssdm name="HTA_heap_1_load_2"/></StgValue>
</operation>

<operation id="180" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0">
<![CDATA[
branch40:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="181" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="11">
<![CDATA[
branch41:0  %HTA_heap_0_load_3 = load i32* %HTA_heap_0_addr_14, align 4

]]></Node>
<StgValue><ssdm name="HTA_heap_0_load_3"/></StgValue>
</operation>

<operation id="182" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0">
<![CDATA[
branch41:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="183" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %offset_parent = phi i32 [ %HTA_heap_1_load_2, %branch40 ], [ %HTA_heap_0_load_3, %branch41 ]

]]></Node>
<StgValue><ssdm name="offset_parent"/></StgValue>
</operation>

<operation id="184" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_12 = icmp eq i32 %offset_parent, -1

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="185" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_12, label %.loopexit31_ifconv, label %_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="186" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="32">
<![CDATA[
_ifconv:0  %tmp_33 = trunc i32 %offset_parent to i1

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="187" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:1  %newIndex26 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %offset_parent, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="newIndex26"/></StgValue>
</operation>

<operation id="188" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="31">
<![CDATA[
_ifconv:2  %newIndex27 = zext i31 %newIndex26 to i64

]]></Node>
<StgValue><ssdm name="newIndex27"/></StgValue>
</operation>

<operation id="189" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:3  %HTA_heap_0_addr_16 = getelementptr [2000 x i32]* %HTA_heap_0, i64 0, i64 %newIndex27

]]></Node>
<StgValue><ssdm name="HTA_heap_0_addr_16"/></StgValue>
</operation>

<operation id="190" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:4  %HTA_heap_1_addr_14 = getelementptr [2000 x i32]* %HTA_heap_1, i64 0, i64 %newIndex27

]]></Node>
<StgValue><ssdm name="HTA_heap_1_addr_14"/></StgValue>
</operation>

<operation id="191" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="11">
<![CDATA[
_ifconv:5  %HTA_heap_1_load_4 = load i32* %HTA_heap_1_addr_14, align 4

]]></Node>
<StgValue><ssdm name="HTA_heap_1_load_4"/></StgValue>
</operation>

<operation id="192" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="173">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="11">
<![CDATA[
_ifconv:6  %HTA_heap_0_load_5 = load i32* %HTA_heap_0_addr_16, align 4

]]></Node>
<StgValue><ssdm name="HTA_heap_0_load_5"/></StgValue>
</operation>

<operation id="193" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="333">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
<literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="11">
<![CDATA[
_ifconv:8  %HTA_heap_1_load_5 = load i32* %HTA_heap_1_addr_11, align 4

]]></Node>
<StgValue><ssdm name="HTA_heap_1_load_5"/></StgValue>
</operation>

<operation id="194" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="335">
<or_exp><and_exp><literal name="tmp_30" val="0"/>
<literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="11">
<![CDATA[
_ifconv:9  %HTA_heap_0_load_6 = load i32* %HTA_heap_0_addr_13, align 4

]]></Node>
<StgValue><ssdm name="HTA_heap_0_load_6"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="195" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="11">
<![CDATA[
_ifconv:5  %HTA_heap_1_load_4 = load i32* %HTA_heap_1_addr_14, align 4

]]></Node>
<StgValue><ssdm name="HTA_heap_1_load_4"/></StgValue>
</operation>

<operation id="196" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="11">
<![CDATA[
_ifconv:6  %HTA_heap_0_load_5 = load i32* %HTA_heap_0_addr_16, align 4

]]></Node>
<StgValue><ssdm name="HTA_heap_0_load_5"/></StgValue>
</operation>

<operation id="197" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:7  %swap_tmp = select i1 %tmp_33, i32 %HTA_heap_1_load_4, i32 %HTA_heap_0_load_5

]]></Node>
<StgValue><ssdm name="swap_tmp"/></StgValue>
</operation>

<operation id="198" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="334">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
<literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="11">
<![CDATA[
_ifconv:8  %HTA_heap_1_load_5 = load i32* %HTA_heap_1_addr_11, align 4

]]></Node>
<StgValue><ssdm name="HTA_heap_1_load_5"/></StgValue>
</operation>

<operation id="199" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="tmp_30" val="0"/>
<literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="11">
<![CDATA[
_ifconv:9  %HTA_heap_0_load_6 = load i32* %HTA_heap_0_addr_13, align 4

]]></Node>
<StgValue><ssdm name="HTA_heap_0_load_6"/></StgValue>
</operation>

<operation id="200" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:10  %now_load_phi = select i1 %tmp_30, i32 %HTA_heap_1_load_5, i32 %HTA_heap_0_load_6

]]></Node>
<StgValue><ssdm name="now_load_phi"/></StgValue>
</operation>

<operation id="201" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:11  %tmp_13 = icmp sgt i32 %swap_tmp, %now_load_phi

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="202" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="174">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:12  br i1 %tmp_13, label %.loopexit31_ifconv, label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="203" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
<literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp_33, label %branch37, label %branch36

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="204" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
<literal name="tmp_13" val="0"/>
<literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
branch36:0  store i32 %now_load_phi, i32* %HTA_heap_0_addr_16, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="205" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="176">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
<literal name="tmp_13" val="0"/>
<literal name="tmp_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0">
<![CDATA[
branch36:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="206" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
<literal name="tmp_13" val="0"/>
<literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
branch37:0  store i32 %now_load_phi, i32* %HTA_heap_1_addr_14, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="207" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
<literal name="tmp_13" val="0"/>
<literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0">
<![CDATA[
branch37:1  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="208" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
<literal name="tmp_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp_30, label %branch43, label %branch42

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="209" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp><and_exp><literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.loopexit31_ifconv:0  %p_sum4 = add i13 1, %tmp_22

]]></Node>
<StgValue><ssdm name="p_sum4"/></StgValue>
</operation>

<operation id="210" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp><and_exp><literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="12" op_0_bw="12" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
.loopexit31_ifconv:2  %newIndex32 = call i12 @_ssdm_op_PartSelect.i12.i13.i32.i32(i13 %p_sum4, i32 1, i32 12)

]]></Node>
<StgValue><ssdm name="newIndex32"/></StgValue>
</operation>

<operation id="211" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp><and_exp><literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="12">
<![CDATA[
.loopexit31_ifconv:3  %newIndex32_cast = zext i12 %newIndex32 to i64

]]></Node>
<StgValue><ssdm name="newIndex32_cast"/></StgValue>
</operation>

<operation id="212" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="tmp_21" val="0"/>
<literal name="tmp_12" val="1"/>
</and_exp><and_exp><literal name="tmp_21" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit31_ifconv:4  %HTA_heap_1_addr_18 = getelementptr [2000 x i32]* %HTA_heap_1, i64 0, i64 %newIndex32_cast

]]></Node>
<StgValue><ssdm name="HTA_heap_1_addr_18"/></StgValue>
</operation>

<operation id="213" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp><and_exp><literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit31_ifconv:5  %HTA_heap_0_addr_20 = getelementptr [2000 x i32]* %HTA_heap_0, i64 0, i64 %newIndex32_cast

]]></Node>
<StgValue><ssdm name="HTA_heap_0_addr_20"/></StgValue>
</operation>

<operation id="214" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp><and_exp><literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="11">
<![CDATA[
.loopexit31_ifconv:6  %HTA_heap_0_load_8 = load i32* %HTA_heap_0_addr_20, align 4

]]></Node>
<StgValue><ssdm name="HTA_heap_0_load_8"/></StgValue>
</operation>

<operation id="215" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="338">
<or_exp><and_exp><literal name="tmp_21" val="0"/>
<literal name="tmp_12" val="1"/>
</and_exp><and_exp><literal name="tmp_21" val="0"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="11">
<![CDATA[
.loopexit31_ifconv:7  %HTA_heap_1_load_7 = load i32* %HTA_heap_1_addr_18, align 4

]]></Node>
<StgValue><ssdm name="HTA_heap_1_load_7"/></StgValue>
</operation>

<operation id="216" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="185">
<or_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp><and_exp><literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.loopexit31_ifconv:11  %i = add i31 1, %cnt_insert

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="217" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
branch42:0  store i32 %swap_tmp, i32* %HTA_heap_0_addr_13, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="218" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="tmp_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0">
<![CDATA[
branch42:1  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="219" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
branch43:0  store i32 %swap_tmp, i32* %HTA_heap_1_addr_11, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="220" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="187">
<or_exp><and_exp><literal name="tmp_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0">
<![CDATA[
branch43:1  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="221" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="222" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="32">
<![CDATA[
.loopexit31_ifconv:1  %tmp_34 = trunc i32 %offset_last_parent1 to i1

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="223" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="11">
<![CDATA[
.loopexit31_ifconv:6  %HTA_heap_0_load_8 = load i32* %HTA_heap_0_addr_20, align 4

]]></Node>
<StgValue><ssdm name="HTA_heap_0_load_8"/></StgValue>
</operation>

<operation id="224" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="339">
<or_exp><and_exp><literal name="tmp_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="11">
<![CDATA[
.loopexit31_ifconv:7  %HTA_heap_1_load_7 = load i32* %HTA_heap_1_addr_18, align 4

]]></Node>
<StgValue><ssdm name="HTA_heap_1_load_7"/></StgValue>
</operation>

<operation id="225" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.loopexit31_ifconv:8  %sel_tmp1 = select i1 %tmp_21, i32 %offset_last_parent1, i32 %HTA_heap_1_load_7

]]></Node>
<StgValue><ssdm name="sel_tmp1"/></StgValue>
</operation>

<operation id="226" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit31_ifconv:9  %sel_tmp2 = and i1 %tmp_34, %tmp_s

]]></Node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="227" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.loopexit31_ifconv:10  %offset_last_parent_1 = select i1 %sel_tmp2, i32 %HTA_heap_0_load_8, i32 %sel_tmp1

]]></Node>
<StgValue><ssdm name="offset_last_parent_1"/></StgValue>
</operation>

<operation id="228" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0">
<![CDATA[
.loopexit31_ifconv:12  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="229" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:0  %offset_now = phi i32 [ %offset_tail_3, %.loopexit ], [ %offset_tail_cast, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="offset_now"/></StgValue>
</operation>

<operation id="230" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
.preheader:1  %i_1 = phi i31 [ %i_2, %.loopexit ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="231" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="31">
<![CDATA[
.preheader:2  %i_1_cast = zext i31 %i_1 to i32

]]></Node>
<StgValue><ssdm name="i_1_cast"/></StgValue>
</operation>

<operation id="232" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:3  %tmp_5 = icmp slt i32 %i_1_cast, %n_read

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="233" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader:4  %i_2 = add i31 %i_1, 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="234" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %tmp_5, label %branch82_ifconv, label %21

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="235" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch82_ifconv:2  %newIndex17 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %offset_now, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="newIndex17"/></StgValue>
</operation>

<operation id="236" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="31">
<![CDATA[
branch82_ifconv:3  %newIndex18 = zext i31 %newIndex17 to i64

]]></Node>
<StgValue><ssdm name="newIndex18"/></StgValue>
</operation>

<operation id="237" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch82_ifconv:4  %HTA_heap_0_addr_9 = getelementptr [2000 x i32]* %HTA_heap_0, i64 0, i64 %newIndex18

]]></Node>
<StgValue><ssdm name="HTA_heap_0_addr_9"/></StgValue>
</operation>

<operation id="238" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch82_ifconv:5  %HTA_heap_1_addr_9 = getelementptr [2000 x i32]* %HTA_heap_1, i64 0, i64 %newIndex18

]]></Node>
<StgValue><ssdm name="HTA_heap_1_addr_9"/></StgValue>
</operation>

<operation id="239" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="11">
<![CDATA[
branch82_ifconv:6  %HTA_heap_0_load = load i32* %HTA_heap_0_addr, align 16

]]></Node>
<StgValue><ssdm name="HTA_heap_0_load"/></StgValue>
</operation>

<operation id="240" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="11">
<![CDATA[
branch82_ifconv:10  %HTA_heap_1_load = load i32* %HTA_heap_1_addr_9, align 4

]]></Node>
<StgValue><ssdm name="HTA_heap_1_load"/></StgValue>
</operation>

<operation id="241" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="11">
<![CDATA[
branch82_ifconv:11  %HTA_heap_0_load_1 = load i32* %HTA_heap_0_addr_9, align 4

]]></Node>
<StgValue><ssdm name="HTA_heap_0_load_1"/></StgValue>
</operation>

<operation id="242" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="243" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="32">
<![CDATA[
branch82_ifconv:1  %tmp_26 = trunc i32 %offset_now to i1

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="244" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="11">
<![CDATA[
branch82_ifconv:6  %HTA_heap_0_load = load i32* %HTA_heap_0_addr, align 16

]]></Node>
<StgValue><ssdm name="HTA_heap_0_load"/></StgValue>
</operation>

<operation id="245" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="31">
<![CDATA[
branch82_ifconv:7  %tmp_6 = zext i31 %i_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="246" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch82_ifconv:8  %dis_output_addr = getelementptr [200 x i32]* %dis_output, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="dis_output_addr"/></StgValue>
</operation>

<operation id="247" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
branch82_ifconv:9  store i32 %HTA_heap_0_load, i32* %dis_output_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="248" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="11">
<![CDATA[
branch82_ifconv:10  %HTA_heap_1_load = load i32* %HTA_heap_1_addr_9, align 4

]]></Node>
<StgValue><ssdm name="HTA_heap_1_load"/></StgValue>
</operation>

<operation id="249" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="11">
<![CDATA[
branch82_ifconv:11  %HTA_heap_0_load_1 = load i32* %HTA_heap_0_addr_9, align 4

]]></Node>
<StgValue><ssdm name="HTA_heap_0_load_1"/></StgValue>
</operation>

<operation id="250" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch82_ifconv:12  %tail_load_phi = select i1 %tmp_26, i32 %HTA_heap_1_load, i32 %HTA_heap_0_load_1

]]></Node>
<StgValue><ssdm name="tail_load_phi"/></StgValue>
</operation>

<operation id="251" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
branch82_ifconv:13  store i32 %tail_load_phi, i32* %HTA_heap_0_addr, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="252" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="13" op_0_bw="32">
<![CDATA[
branch82_ifconv:0  %tmp_25 = trunc i32 %offset_now to i13

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="253" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
branch82_ifconv:14  %p_sum = add i13 5, %tmp_25

]]></Node>
<StgValue><ssdm name="p_sum"/></StgValue>
</operation>

<operation id="254" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="12" op_0_bw="12" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch82_ifconv:15  %newIndex22 = call i12 @_ssdm_op_PartSelect.i12.i13.i32.i32(i13 %p_sum, i32 1, i32 12)

]]></Node>
<StgValue><ssdm name="newIndex22"/></StgValue>
</operation>

<operation id="255" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="12">
<![CDATA[
branch82_ifconv:16  %newIndex22_cast = zext i12 %newIndex22 to i64

]]></Node>
<StgValue><ssdm name="newIndex22_cast"/></StgValue>
</operation>

<operation id="256" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="348">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch82_ifconv:17  %HTA_heap_1_addr_10 = getelementptr [2000 x i32]* %HTA_heap_1, i64 0, i64 %newIndex22_cast

]]></Node>
<StgValue><ssdm name="HTA_heap_1_addr_10"/></StgValue>
</operation>

<operation id="257" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch82_ifconv:18  %HTA_heap_0_addr_12 = getelementptr [2000 x i32]* %HTA_heap_0, i64 0, i64 %newIndex22_cast

]]></Node>
<StgValue><ssdm name="HTA_heap_0_addr_12"/></StgValue>
</operation>

<operation id="258" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="11">
<![CDATA[
branch82_ifconv:19  %HTA_heap_0_load_2 = load i32* %HTA_heap_0_addr_12, align 4

]]></Node>
<StgValue><ssdm name="HTA_heap_0_load_2"/></StgValue>
</operation>

<operation id="259" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="11">
<![CDATA[
branch82_ifconv:20  %HTA_heap_1_load_1 = load i32* %HTA_heap_1_addr_10, align 4

]]></Node>
<StgValue><ssdm name="HTA_heap_1_load_1"/></StgValue>
</operation>

<operation id="260" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
branch82_ifconv:24  %p_sum7 = add i13 6, %tmp_25

]]></Node>
<StgValue><ssdm name="p_sum7"/></StgValue>
</operation>

<operation id="261" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="12" op_0_bw="12" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch82_ifconv:25  %newIndex25 = call i12 @_ssdm_op_PartSelect.i12.i13.i32.i32(i13 %p_sum7, i32 1, i32 12)

]]></Node>
<StgValue><ssdm name="newIndex25"/></StgValue>
</operation>

<operation id="262" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="64" op_0_bw="12">
<![CDATA[
branch82_ifconv:26  %newIndex25_cast = zext i12 %newIndex25 to i64

]]></Node>
<StgValue><ssdm name="newIndex25_cast"/></StgValue>
</operation>

<operation id="263" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="354">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch82_ifconv:27  %HTA_heap_0_addr_15 = getelementptr [2000 x i32]* %HTA_heap_0, i64 0, i64 %newIndex25_cast

]]></Node>
<StgValue><ssdm name="HTA_heap_0_addr_15"/></StgValue>
</operation>

<operation id="264" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch82_ifconv:28  %HTA_heap_1_addr_13 = getelementptr [2000 x i32]* %HTA_heap_1, i64 0, i64 %newIndex25_cast

]]></Node>
<StgValue><ssdm name="HTA_heap_1_addr_13"/></StgValue>
</operation>

<operation id="265" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="11">
<![CDATA[
branch82_ifconv:29  %HTA_heap_1_load_3 = load i32* %HTA_heap_1_addr_13, align 4

]]></Node>
<StgValue><ssdm name="HTA_heap_1_load_3"/></StgValue>
</operation>

<operation id="266" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="352">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="11">
<![CDATA[
branch82_ifconv:30  %HTA_heap_0_load_4 = load i32* %HTA_heap_0_addr_15, align 4

]]></Node>
<StgValue><ssdm name="HTA_heap_0_load_4"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="267" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="11">
<![CDATA[
branch82_ifconv:19  %HTA_heap_0_load_2 = load i32* %HTA_heap_0_addr_12, align 4

]]></Node>
<StgValue><ssdm name="HTA_heap_0_load_2"/></StgValue>
</operation>

<operation id="268" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="347">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="11">
<![CDATA[
branch82_ifconv:20  %HTA_heap_1_load_1 = load i32* %HTA_heap_1_addr_10, align 4

]]></Node>
<StgValue><ssdm name="HTA_heap_1_load_1"/></StgValue>
</operation>

<operation id="269" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch82_ifconv:21  %p_v = select i1 %tmp_26, i32 %HTA_heap_0_load_2, i32 %HTA_heap_1_load_1

]]></Node>
<StgValue><ssdm name="p_v"/></StgValue>
</operation>

<operation id="270" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="13" op_0_bw="32">
<![CDATA[
branch82_ifconv:22  %tmp_27 = trunc i32 %p_v to i13

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="271" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="32">
<![CDATA[
branch82_ifconv:23  %tmp_28 = trunc i32 %p_v to i1

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="272" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="350">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="11">
<![CDATA[
branch82_ifconv:29  %HTA_heap_1_load_3 = load i32* %HTA_heap_1_addr_13, align 4

]]></Node>
<StgValue><ssdm name="HTA_heap_1_load_3"/></StgValue>
</operation>

<operation id="273" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="353">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="11">
<![CDATA[
branch82_ifconv:30  %HTA_heap_0_load_4 = load i32* %HTA_heap_0_addr_15, align 4

]]></Node>
<StgValue><ssdm name="HTA_heap_0_load_4"/></StgValue>
</operation>

<operation id="274" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch82_ifconv:31  %HTA_heap_load_phi = select i1 %tmp_26, i32 %HTA_heap_1_load_3, i32 %HTA_heap_0_load_4

]]></Node>
<StgValue><ssdm name="HTA_heap_load_phi"/></StgValue>
</operation>

<operation id="275" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch82_ifconv:32  %tmp_11 = icmp eq i32 %HTA_heap_load_phi, 1

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="276" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch82_ifconv:33  br i1 %tmp_11, label %9, label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="277" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:0  %p_sum8 = add i13 %tmp_27, 4

]]></Node>
<StgValue><ssdm name="p_sum8"/></StgValue>
</operation>

<operation id="278" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="12" op_0_bw="12" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %newIndex29 = call i12 @_ssdm_op_PartSelect.i12.i13.i32.i32(i13 %p_sum8, i32 1, i32 12)

]]></Node>
<StgValue><ssdm name="newIndex29"/></StgValue>
</operation>

<operation id="279" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="12">
<![CDATA[
:2  %newIndex30_cast = zext i12 %newIndex29 to i64

]]></Node>
<StgValue><ssdm name="newIndex30_cast"/></StgValue>
</operation>

<operation id="280" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %HTA_heap_0_addr_18 = getelementptr [2000 x i32]* %HTA_heap_0, i64 0, i64 %newIndex30_cast

]]></Node>
<StgValue><ssdm name="HTA_heap_0_addr_18"/></StgValue>
</operation>

<operation id="281" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %HTA_heap_1_addr_16 = getelementptr [2000 x i32]* %HTA_heap_1, i64 0, i64 %newIndex30_cast

]]></Node>
<StgValue><ssdm name="HTA_heap_1_addr_16"/></StgValue>
</operation>

<operation id="282" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_28, label %branch25, label %branch24

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="283" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:0  %p_sum3 = add i13 %tmp_27, 3

]]></Node>
<StgValue><ssdm name="p_sum3"/></StgValue>
</operation>

<operation id="284" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="12" op_0_bw="12" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %newIndex28 = call i12 @_ssdm_op_PartSelect.i12.i13.i32.i32(i13 %p_sum3, i32 1, i32 12)

]]></Node>
<StgValue><ssdm name="newIndex28"/></StgValue>
</operation>

<operation id="285" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="12">
<![CDATA[
:2  %newIndex29_cast = zext i12 %newIndex28 to i64

]]></Node>
<StgValue><ssdm name="newIndex29_cast"/></StgValue>
</operation>

<operation id="286" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %HTA_heap_1_addr_15 = getelementptr [2000 x i32]* %HTA_heap_1, i64 0, i64 %newIndex29_cast

]]></Node>
<StgValue><ssdm name="HTA_heap_1_addr_15"/></StgValue>
</operation>

<operation id="287" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %HTA_heap_0_addr_17 = getelementptr [2000 x i32]* %HTA_heap_0, i64 0, i64 %newIndex29_cast

]]></Node>
<StgValue><ssdm name="HTA_heap_0_addr_17"/></StgValue>
</operation>

<operation id="288" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="201">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_28, label %branch27, label %branch26

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="289" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
<literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
branch24:0  store i32 -1, i32* %HTA_heap_0_addr_18, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="290" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="202">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
<literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0">
<![CDATA[
branch24:1  br label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="291" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
branch25:0  store i32 -1, i32* %HTA_heap_1_addr_16, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="292" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0">
<![CDATA[
branch25:1  br label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="293" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="206">
<or_exp><and_exp><literal name="tmp_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %_ifconv20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="294" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
branch26:0  store i32 -1, i32* %HTA_heap_1_addr_15, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="295" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="0">
<![CDATA[
branch26:1  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="296" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
branch27:0  store i32 -1, i32* %HTA_heap_0_addr_17, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="297" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="208">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="0">
<![CDATA[
branch27:1  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="298" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %_ifconv20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="299" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv20:0  %p_sum9 = add i13 %tmp_25, 2

]]></Node>
<StgValue><ssdm name="p_sum9"/></StgValue>
</operation>

<operation id="300" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="12" op_0_bw="12" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv20:1  %newIndex30 = call i12 @_ssdm_op_PartSelect.i12.i13.i32.i32(i13 %p_sum9, i32 1, i32 12)

]]></Node>
<StgValue><ssdm name="newIndex30"/></StgValue>
</operation>

<operation id="301" st_id="22" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="8">
<![CDATA[
_ifconv20:8  call fastcc void @"HLS_free<1>"(i32 %offset_now, i32* %alloc_HTA_size, i32* %alloc_HTA_free_target, i8* %alloc_HTA_cmd)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="302" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="12">
<![CDATA[
_ifconv20:2  %newIndex31_cast = zext i12 %newIndex30 to i64

]]></Node>
<StgValue><ssdm name="newIndex31_cast"/></StgValue>
</operation>

<operation id="303" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="360">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv20:3  %HTA_heap_0_addr_19 = getelementptr [2000 x i32]* %HTA_heap_0, i64 0, i64 %newIndex31_cast

]]></Node>
<StgValue><ssdm name="HTA_heap_0_addr_19"/></StgValue>
</operation>

<operation id="304" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="357">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv20:4  %HTA_heap_1_addr_17 = getelementptr [2000 x i32]* %HTA_heap_1, i64 0, i64 %newIndex31_cast

]]></Node>
<StgValue><ssdm name="HTA_heap_1_addr_17"/></StgValue>
</operation>

<operation id="305" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="355">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="11">
<![CDATA[
_ifconv20:5  %HTA_heap_1_load_6 = load i32* %HTA_heap_1_addr_17, align 4

]]></Node>
<StgValue><ssdm name="HTA_heap_1_load_6"/></StgValue>
</operation>

<operation id="306" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="358">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="11">
<![CDATA[
_ifconv20:6  %HTA_heap_0_load_7 = load i32* %HTA_heap_0_addr_19, align 4

]]></Node>
<StgValue><ssdm name="HTA_heap_0_load_7"/></StgValue>
</operation>

<operation id="307" st_id="23" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="8">
<![CDATA[
_ifconv20:8  call fastcc void @"HLS_free<1>"(i32 %offset_now, i32* %alloc_HTA_size, i32* %alloc_HTA_free_target, i8* %alloc_HTA_cmd)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="308" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="356">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="11">
<![CDATA[
_ifconv20:5  %HTA_heap_1_load_6 = load i32* %HTA_heap_1_addr_17, align 4

]]></Node>
<StgValue><ssdm name="HTA_heap_1_load_6"/></StgValue>
</operation>

<operation id="309" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="359">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="11">
<![CDATA[
_ifconv20:6  %HTA_heap_0_load_7 = load i32* %HTA_heap_0_addr_19, align 4

]]></Node>
<StgValue><ssdm name="HTA_heap_0_load_7"/></StgValue>
</operation>

<operation id="310" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv20:7  %offset_tail_3 = select i1 %tmp_26, i32 %HTA_heap_1_load_6, i32 %HTA_heap_0_load_7

]]></Node>
<StgValue><ssdm name="offset_tail_3"/></StgValue>
</operation>

<operation id="311" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0">
<![CDATA[
_ifconv20:9  br label %.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="312" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.backedge:0  %p_pn2 = phi i32 [ %offset_head_cast, %_ifconv20 ], [ %p_pn2_be, %.backedge.backedge ]

]]></Node>
<StgValue><ssdm name="p_pn2"/></StgValue>
</operation>

<operation id="313" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="13" op_0_bw="32">
<![CDATA[
.backedge:1  %tmp_31 = trunc i32 %p_pn2 to i13

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="314" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.backedge:2  %now_1_sum1 = add i13 3, %tmp_31

]]></Node>
<StgValue><ssdm name="now_1_sum1"/></StgValue>
</operation>

<operation id="315" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="32">
<![CDATA[
.backedge:3  %tmp_32 = trunc i32 %p_pn2 to i1

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="316" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="12" op_0_bw="12" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
.backedge:4  %newIndex31 = call i12 @_ssdm_op_PartSelect.i12.i13.i32.i32(i13 %now_1_sum1, i32 1, i32 12)

]]></Node>
<StgValue><ssdm name="newIndex31"/></StgValue>
</operation>

<operation id="317" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="12">
<![CDATA[
.backedge:5  %newIndex33_cast = zext i12 %newIndex31 to i64

]]></Node>
<StgValue><ssdm name="newIndex33_cast"/></StgValue>
</operation>

<operation id="318" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.backedge:6  %HTA_heap_1_addr_19 = getelementptr [2000 x i32]* %HTA_heap_1, i64 0, i64 %newIndex33_cast

]]></Node>
<StgValue><ssdm name="HTA_heap_1_addr_19"/></StgValue>
</operation>

<operation id="319" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.backedge:7  %HTA_heap_0_addr_21 = getelementptr [2000 x i32]* %HTA_heap_0, i64 0, i64 %newIndex33_cast

]]></Node>
<StgValue><ssdm name="HTA_heap_0_addr_21"/></StgValue>
</operation>

<operation id="320" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.backedge:8  br i1 %tmp_32, label %branch21, label %branch20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="321" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="218">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="11">
<![CDATA[
branch20:0  %HTA_heap_1_load_8 = load i32* %HTA_heap_1_addr_19, align 4

]]></Node>
<StgValue><ssdm name="HTA_heap_1_load_8"/></StgValue>
</operation>

<operation id="322" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="11">
<![CDATA[
branch21:0  %HTA_heap_0_load_9 = load i32* %HTA_heap_0_addr_21, align 4

]]></Node>
<StgValue><ssdm name="HTA_heap_0_load_9"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="323" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="11">
<![CDATA[
branch20:0  %HTA_heap_1_load_8 = load i32* %HTA_heap_1_addr_19, align 4

]]></Node>
<StgValue><ssdm name="HTA_heap_1_load_8"/></StgValue>
</operation>

<operation id="324" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="220">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="0">
<![CDATA[
branch20:1  br label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="325" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="11">
<![CDATA[
branch21:0  %HTA_heap_0_load_9 = load i32* %HTA_heap_0_addr_21, align 4

]]></Node>
<StgValue><ssdm name="HTA_heap_0_load_9"/></StgValue>
</operation>

<operation id="326" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="221">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="0">
<![CDATA[
branch21:1  br label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="327" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %HTA_heap_load_3_phi = phi i32 [ %HTA_heap_1_load_8, %branch20 ], [ %HTA_heap_0_load_9, %branch21 ]

]]></Node>
<StgValue><ssdm name="HTA_heap_load_3_phi"/></StgValue>
</operation>

<operation id="328" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_14 = icmp eq i32 %HTA_heap_load_3_phi, -1

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="329" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_14, label %_ifconv4, label %.critedge_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="330" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv4:0  %now_1_sum = add i13 %tmp_31, 4

]]></Node>
<StgValue><ssdm name="now_1_sum"/></StgValue>
</operation>

<operation id="331" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="12" op_0_bw="12" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv4:1  %newIndex33 = call i12 @_ssdm_op_PartSelect.i12.i13.i32.i32(i13 %now_1_sum, i32 1, i32 12)

]]></Node>
<StgValue><ssdm name="newIndex33"/></StgValue>
</operation>

<operation id="332" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="64" op_0_bw="12">
<![CDATA[
_ifconv4:2  %newIndex34_cast = zext i12 %newIndex33 to i64

]]></Node>
<StgValue><ssdm name="newIndex34_cast"/></StgValue>
</operation>

<operation id="333" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="368">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
<literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv4:3  %HTA_heap_0_addr_22 = getelementptr [2000 x i32]* %HTA_heap_0, i64 0, i64 %newIndex34_cast

]]></Node>
<StgValue><ssdm name="HTA_heap_0_addr_22"/></StgValue>
</operation>

<operation id="334" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="365">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
<literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv4:4  %HTA_heap_1_addr_20 = getelementptr [2000 x i32]* %HTA_heap_1, i64 0, i64 %newIndex34_cast

]]></Node>
<StgValue><ssdm name="HTA_heap_1_addr_20"/></StgValue>
</operation>

<operation id="335" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="363">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
<literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="11">
<![CDATA[
_ifconv4:5  %HTA_heap_1_load_9 = load i32* %HTA_heap_1_addr_20, align 4

]]></Node>
<StgValue><ssdm name="HTA_heap_1_load_9"/></StgValue>
</operation>

<operation id="336" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="366">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
<literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="11">
<![CDATA[
_ifconv4:6  %HTA_heap_0_load_10 = load i32* %HTA_heap_0_addr_22, align 4

]]></Node>
<StgValue><ssdm name="HTA_heap_0_load_10"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="337" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="364">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
<literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="11">
<![CDATA[
_ifconv4:5  %HTA_heap_1_load_9 = load i32* %HTA_heap_1_addr_20, align 4

]]></Node>
<StgValue><ssdm name="HTA_heap_1_load_9"/></StgValue>
</operation>

<operation id="338" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="367">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
<literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="11">
<![CDATA[
_ifconv4:6  %HTA_heap_0_load_10 = load i32* %HTA_heap_0_addr_22, align 4

]]></Node>
<StgValue><ssdm name="HTA_heap_0_load_10"/></StgValue>
</operation>

<operation id="339" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv4:7  %HTA_heap_load_5_phi = select i1 %tmp_32, i32 %HTA_heap_1_load_9, i32 %HTA_heap_0_load_10

]]></Node>
<StgValue><ssdm name="HTA_heap_load_5_phi"/></StgValue>
</operation>

<operation id="340" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv4:8  %tmp_15 = icmp eq i32 %HTA_heap_load_5_phi, -1

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="341" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="224">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv4:9  br i1 %tmp_15, label %.loopexit, label %.critedge_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="342" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp><and_exp><literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.critedge_ifconv:0  %newIndex34 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %p_pn2, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="newIndex34"/></StgValue>
</operation>

<operation id="343" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp><and_exp><literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="64" op_0_bw="31">
<![CDATA[
.critedge_ifconv:1  %newIndex35 = zext i31 %newIndex34 to i64

]]></Node>
<StgValue><ssdm name="newIndex35"/></StgValue>
</operation>

<operation id="344" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp><and_exp><literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge_ifconv:2  %HTA_heap_0_addr_23 = getelementptr [2000 x i32]* %HTA_heap_0, i64 0, i64 %newIndex35

]]></Node>
<StgValue><ssdm name="HTA_heap_0_addr_23"/></StgValue>
</operation>

<operation id="345" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp><and_exp><literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge_ifconv:3  %HTA_heap_1_addr_21 = getelementptr [2000 x i32]* %HTA_heap_1, i64 0, i64 %newIndex35

]]></Node>
<StgValue><ssdm name="HTA_heap_1_addr_21"/></StgValue>
</operation>

<operation id="346" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="369">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
<literal name="tmp_14" val="0"/>
</and_exp><and_exp><literal name="tmp_32" val="1"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="11">
<![CDATA[
.critedge_ifconv:4  %HTA_heap_0_load_11 = load i32* %HTA_heap_0_addr_21, align 4

]]></Node>
<StgValue><ssdm name="HTA_heap_0_load_11"/></StgValue>
</operation>

<operation id="347" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="371">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
<literal name="tmp_14" val="0"/>
</and_exp><and_exp><literal name="tmp_32" val="0"/>
<literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="11">
<![CDATA[
.critedge_ifconv:5  %HTA_heap_1_load_10 = load i32* %HTA_heap_1_addr_19, align 4

]]></Node>
<StgValue><ssdm name="HTA_heap_1_load_10"/></StgValue>
</operation>

<operation id="348" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp><and_exp><literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.critedge_ifconv:12  %p_sum6 = add i13 4, %tmp_31

]]></Node>
<StgValue><ssdm name="p_sum6"/></StgValue>
</operation>

<operation id="349" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp><and_exp><literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="12" op_0_bw="12" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
.critedge_ifconv:13  %newIndex12 = call i12 @_ssdm_op_PartSelect.i12.i13.i32.i32(i13 %p_sum6, i32 1, i32 12)

]]></Node>
<StgValue><ssdm name="newIndex12"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="350" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="370">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="11">
<![CDATA[
.critedge_ifconv:4  %HTA_heap_0_load_11 = load i32* %HTA_heap_0_addr_21, align 4

]]></Node>
<StgValue><ssdm name="HTA_heap_0_load_11"/></StgValue>
</operation>

<operation id="351" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="372">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="11">
<![CDATA[
.critedge_ifconv:5  %HTA_heap_1_load_10 = load i32* %HTA_heap_1_addr_19, align 4

]]></Node>
<StgValue><ssdm name="HTA_heap_1_load_10"/></StgValue>
</operation>

<operation id="352" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge_ifconv:6  %offset_left = select i1 %tmp_32, i32 %HTA_heap_0_load_11, i32 %HTA_heap_1_load_10

]]></Node>
<StgValue><ssdm name="offset_left"/></StgValue>
</operation>

<operation id="353" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="32">
<![CDATA[
.critedge_ifconv:7  %tmp_35 = trunc i32 %offset_left to i1

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="354" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.critedge_ifconv:8  %newIndex20 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %offset_left, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="newIndex20"/></StgValue>
</operation>

<operation id="355" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="64" op_0_bw="31">
<![CDATA[
.critedge_ifconv:9  %newIndex36 = zext i31 %newIndex20 to i64

]]></Node>
<StgValue><ssdm name="newIndex36"/></StgValue>
</operation>

<operation id="356" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge_ifconv:10  %HTA_heap_0_addr_24 = getelementptr [2000 x i32]* %HTA_heap_0, i64 0, i64 %newIndex36

]]></Node>
<StgValue><ssdm name="HTA_heap_0_addr_24"/></StgValue>
</operation>

<operation id="357" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge_ifconv:11  %HTA_heap_1_addr_22 = getelementptr [2000 x i32]* %HTA_heap_1, i64 0, i64 %newIndex36

]]></Node>
<StgValue><ssdm name="HTA_heap_1_addr_22"/></StgValue>
</operation>

<operation id="358" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="64" op_0_bw="12">
<![CDATA[
.critedge_ifconv:14  %newIndex12_cast = zext i12 %newIndex12 to i64

]]></Node>
<StgValue><ssdm name="newIndex12_cast"/></StgValue>
</operation>

<operation id="359" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="378">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge_ifconv:15  %HTA_heap_0_addr_25 = getelementptr [2000 x i32]* %HTA_heap_0, i64 0, i64 %newIndex12_cast

]]></Node>
<StgValue><ssdm name="HTA_heap_0_addr_25"/></StgValue>
</operation>

<operation id="360" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="375">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge_ifconv:16  %HTA_heap_1_addr_23 = getelementptr [2000 x i32]* %HTA_heap_1, i64 0, i64 %newIndex12_cast

]]></Node>
<StgValue><ssdm name="HTA_heap_1_addr_23"/></StgValue>
</operation>

<operation id="361" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="373">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="11">
<![CDATA[
.critedge_ifconv:17  %HTA_heap_1_load_11 = load i32* %HTA_heap_1_addr_23, align 4

]]></Node>
<StgValue><ssdm name="HTA_heap_1_load_11"/></StgValue>
</operation>

<operation id="362" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="376">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="11">
<![CDATA[
.critedge_ifconv:18  %HTA_heap_0_load_12 = load i32* %HTA_heap_0_addr_25, align 4

]]></Node>
<StgValue><ssdm name="HTA_heap_0_load_12"/></StgValue>
</operation>

<operation id="363" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="379">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="11">
<![CDATA[
.critedge_ifconv:25  %HTA_heap_1_load_12 = load i32* %HTA_heap_1_addr_21, align 4

]]></Node>
<StgValue><ssdm name="HTA_heap_1_load_12"/></StgValue>
</operation>

<operation id="364" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="381">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="11">
<![CDATA[
.critedge_ifconv:26  %HTA_heap_0_load_13 = load i32* %HTA_heap_0_addr_23, align 4

]]></Node>
<StgValue><ssdm name="HTA_heap_0_load_13"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="365" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="374">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="11">
<![CDATA[
.critedge_ifconv:17  %HTA_heap_1_load_11 = load i32* %HTA_heap_1_addr_23, align 4

]]></Node>
<StgValue><ssdm name="HTA_heap_1_load_11"/></StgValue>
</operation>

<operation id="366" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="377">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="11">
<![CDATA[
.critedge_ifconv:18  %HTA_heap_0_load_12 = load i32* %HTA_heap_0_addr_25, align 4

]]></Node>
<StgValue><ssdm name="HTA_heap_0_load_12"/></StgValue>
</operation>

<operation id="367" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge_ifconv:19  %offset_right = select i1 %tmp_32, i32 %HTA_heap_1_load_11, i32 %HTA_heap_0_load_12

]]></Node>
<StgValue><ssdm name="offset_right"/></StgValue>
</operation>

<operation id="368" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="32">
<![CDATA[
.critedge_ifconv:20  %tmp_36 = trunc i32 %offset_right to i1

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="369" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.critedge_ifconv:21  %newIndex = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %offset_right, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>

<operation id="370" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="64" op_0_bw="31">
<![CDATA[
.critedge_ifconv:22  %newIndex5 = zext i31 %newIndex to i64

]]></Node>
<StgValue><ssdm name="newIndex5"/></StgValue>
</operation>

<operation id="371" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge_ifconv:23  %HTA_heap_0_addr_26 = getelementptr [2000 x i32]* %HTA_heap_0, i64 0, i64 %newIndex5

]]></Node>
<StgValue><ssdm name="HTA_heap_0_addr_26"/></StgValue>
</operation>

<operation id="372" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.critedge_ifconv:24  %HTA_heap_1_addr_24 = getelementptr [2000 x i32]* %HTA_heap_1, i64 0, i64 %newIndex5

]]></Node>
<StgValue><ssdm name="HTA_heap_1_addr_24"/></StgValue>
</operation>

<operation id="373" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="380">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="11">
<![CDATA[
.critedge_ifconv:25  %HTA_heap_1_load_12 = load i32* %HTA_heap_1_addr_21, align 4

]]></Node>
<StgValue><ssdm name="HTA_heap_1_load_12"/></StgValue>
</operation>

<operation id="374" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="382">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="11">
<![CDATA[
.critedge_ifconv:26  %HTA_heap_0_load_13 = load i32* %HTA_heap_0_addr_23, align 4

]]></Node>
<StgValue><ssdm name="HTA_heap_0_load_13"/></StgValue>
</operation>

<operation id="375" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge_ifconv:27  %swap_tmp1 = select i1 %tmp_32, i32 %HTA_heap_1_load_12, i32 %HTA_heap_0_load_13

]]></Node>
<StgValue><ssdm name="swap_tmp1"/></StgValue>
</operation>

<operation id="376" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="11">
<![CDATA[
.critedge_ifconv:29  %HTA_heap_1_load_13 = load i32* %HTA_heap_1_addr_22, align 4

]]></Node>
<StgValue><ssdm name="HTA_heap_1_load_13"/></StgValue>
</operation>

<operation id="377" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="11">
<![CDATA[
.critedge_ifconv:30  %HTA_heap_0_load_14 = load i32* %HTA_heap_0_addr_24, align 4

]]></Node>
<StgValue><ssdm name="HTA_heap_0_load_14"/></StgValue>
</operation>

<operation id="378" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="11">
<![CDATA[
.critedge_ifconv:36  %HTA_heap_1_load_14 = load i32* %HTA_heap_1_addr_24, align 4

]]></Node>
<StgValue><ssdm name="HTA_heap_1_load_14"/></StgValue>
</operation>

<operation id="379" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="11">
<![CDATA[
.critedge_ifconv:37  %HTA_heap_0_load_15 = load i32* %HTA_heap_0_addr_26, align 4

]]></Node>
<StgValue><ssdm name="HTA_heap_0_load_15"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="380" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp><and_exp><literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge_ifconv:28  %tmp_16 = icmp eq i32 %offset_left, -1

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="381" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp><and_exp><literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="11">
<![CDATA[
.critedge_ifconv:29  %HTA_heap_1_load_13 = load i32* %HTA_heap_1_addr_22, align 4

]]></Node>
<StgValue><ssdm name="HTA_heap_1_load_13"/></StgValue>
</operation>

<operation id="382" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp><and_exp><literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="11">
<![CDATA[
.critedge_ifconv:30  %HTA_heap_0_load_14 = load i32* %HTA_heap_0_addr_24, align 4

]]></Node>
<StgValue><ssdm name="HTA_heap_0_load_14"/></StgValue>
</operation>

<operation id="383" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp><and_exp><literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge_ifconv:31  %sel_tmp9 = select i1 %tmp_16, i32 -1, i32 %HTA_heap_0_load_14

]]></Node>
<StgValue><ssdm name="sel_tmp9"/></StgValue>
</operation>

<operation id="384" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp><and_exp><literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge_ifconv:32  %sel_tmp = xor i1 %tmp_16, true

]]></Node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="385" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp><and_exp><literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge_ifconv:33  %sel_tmp3 = and i1 %tmp_35, %sel_tmp

]]></Node>
<StgValue><ssdm name="sel_tmp3"/></StgValue>
</operation>

<operation id="386" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp><and_exp><literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge_ifconv:34  %swap_tmp2 = select i1 %sel_tmp3, i32 %HTA_heap_1_load_13, i32 %sel_tmp9

]]></Node>
<StgValue><ssdm name="swap_tmp2"/></StgValue>
</operation>

<operation id="387" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp><and_exp><literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge_ifconv:35  %tmp_17 = icmp eq i32 %offset_right, -1

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="388" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp><and_exp><literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="11">
<![CDATA[
.critedge_ifconv:36  %HTA_heap_1_load_14 = load i32* %HTA_heap_1_addr_24, align 4

]]></Node>
<StgValue><ssdm name="HTA_heap_1_load_14"/></StgValue>
</operation>

<operation id="389" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp><and_exp><literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="11">
<![CDATA[
.critedge_ifconv:37  %HTA_heap_0_load_15 = load i32* %HTA_heap_0_addr_26, align 4

]]></Node>
<StgValue><ssdm name="HTA_heap_0_load_15"/></StgValue>
</operation>

<operation id="390" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp><and_exp><literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge_ifconv:38  %sel_tmp4 = select i1 %tmp_17, i32 -1, i32 %HTA_heap_0_load_15

]]></Node>
<StgValue><ssdm name="sel_tmp4"/></StgValue>
</operation>

<operation id="391" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp><and_exp><literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge_ifconv:39  %sel_tmp5 = xor i1 %tmp_17, true

]]></Node>
<StgValue><ssdm name="sel_tmp5"/></StgValue>
</operation>

<operation id="392" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp><and_exp><literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge_ifconv:40  %sel_tmp6 = and i1 %tmp_36, %sel_tmp5

]]></Node>
<StgValue><ssdm name="sel_tmp6"/></StgValue>
</operation>

<operation id="393" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp><and_exp><literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge_ifconv:41  %swap_tmp3 = select i1 %sel_tmp6, i32 %HTA_heap_1_load_14, i32 %sel_tmp4

]]></Node>
<StgValue><ssdm name="swap_tmp3"/></StgValue>
</operation>

<operation id="394" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp><and_exp><literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge_ifconv:42  %tmp_18 = icmp sgt i32 %swap_tmp2, %swap_tmp1

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="395" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp><and_exp><literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge_ifconv:43  %tmp_19 = icmp sgt i32 %swap_tmp2, %swap_tmp3

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="396" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp><and_exp><literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge_ifconv:44  %or_cond = and i1 %tmp_18, %tmp_19

]]></Node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="397" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
</and_exp><and_exp><literal name="tmp_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.critedge_ifconv:45  br i1 %or_cond, label %14, label %17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="398" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp><and_exp><literal name="tmp_15" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_20 = icmp sgt i32 %swap_tmp3, %swap_tmp1

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="399" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp><and_exp><literal name="tmp_15" val="0"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_20, label %18, label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="400" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_20" val="1"/>
</and_exp><and_exp><literal name="tmp_15" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp_32, label %branch13, label %branch12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="401" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_20" val="1"/>
</and_exp><and_exp><literal name="tmp_32" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
branch12:0  store i32 %swap_tmp3, i32* %HTA_heap_0_addr_23, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="402" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="231">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_20" val="1"/>
</and_exp><and_exp><literal name="tmp_32" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="0">
<![CDATA[
branch12:1  br label %19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="403" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
<literal name="tmp_14" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_20" val="1"/>
</and_exp><and_exp><literal name="tmp_32" val="1"/>
<literal name="tmp_15" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
branch13:0  store i32 %swap_tmp3, i32* %HTA_heap_1_addr_21, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="404" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
<literal name="tmp_14" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_20" val="1"/>
</and_exp><and_exp><literal name="tmp_32" val="1"/>
<literal name="tmp_15" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="0">
<![CDATA[
branch13:1  br label %19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="405" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_20" val="1"/>
</and_exp><and_exp><literal name="tmp_15" val="0"/>
<literal name="or_cond" val="0"/>
<literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp_36, label %branch1, label %branch0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="406" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp><and_exp><literal name="tmp_15" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp_32, label %branch15, label %branch14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="407" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp><and_exp><literal name="tmp_32" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
branch14:0  store i32 %swap_tmp2, i32* %HTA_heap_0_addr_23, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="408" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
<literal name="tmp_14" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp><and_exp><literal name="tmp_32" val="0"/>
<literal name="tmp_15" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="0">
<![CDATA[
branch14:1  br label %15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="409" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
<literal name="tmp_14" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp><and_exp><literal name="tmp_32" val="1"/>
<literal name="tmp_15" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
branch15:0  store i32 %swap_tmp2, i32* %HTA_heap_1_addr_21, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="410" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
<literal name="tmp_14" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp><and_exp><literal name="tmp_32" val="1"/>
<literal name="tmp_15" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="0">
<![CDATA[
branch15:1  br label %15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="411" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp><literal name="tmp_14" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp><and_exp><literal name="tmp_15" val="0"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp_35, label %branch7, label %branch6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="412" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="248">
<or_exp><and_exp><literal name="tmp_14" val="1"/>
<literal name="tmp_15" val="1"/>
</and_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="0">
<![CDATA[
.loopexit:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="413" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
branch0:0  store i32 %swap_tmp1, i32* %HTA_heap_0_addr_26, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="414" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="0">
<![CDATA[
branch0:1  br label %20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="415" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
branch1:0  store i32 %swap_tmp1, i32* %HTA_heap_1_addr_24, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="416" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp><literal name="or_cond" val="0"/>
<literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="417" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.backedge.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="418" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
branch6:0  store i32 %swap_tmp1, i32* %HTA_heap_0_addr_24, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="419" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="420" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="32" op_1_bw="11">
<![CDATA[
branch7:0  store i32 %swap_tmp1, i32* %HTA_heap_1_addr_22, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="421" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="or_cond" val="1"/>
<literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="422" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.backedge.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="423" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.backedge.backedge:0  %p_pn2_be = phi i32 [ %offset_left, %16 ], [ %offset_right, %20 ]

]]></Node>
<StgValue><ssdm name="p_pn2_be"/></StgValue>
</operation>

<operation id="424" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="0">
<![CDATA[
.backedge.backedge:1  br label %.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
