Vivado Simulator 2017.3
Time resolution is 1 ps
Entering Initial state!
WARNING: "C:\Xilinx\Vivado\2017.3\data/verilog/src/unisims/RAMB18E1.v" Line 1012: Timing violation in scope /Streamer_Test_Bench/uut/controller/dataTxFifo/memory_reg/TChk1012_1136 at time 1482 ps $setuphold (negedge CLKARDCLK,negedge ENARDEN,(0:0:0),(0:0:0),notifier_a,clkardclk_en_n,clkardclk_en_n,CLKARDCLK_delay,ENARDEN_delay) 
WARNING: "C:\Xilinx\Vivado\2017.3\data/verilog/src/unisims/FDRE.v" Line 136: Timing violation in scope /Streamer_Test_Bench/uut/controller/state_reg[0]/TChk136_1256 at time 163074 ps $setuphold (negedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_n,in_clk_enable_n,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.3\data/verilog/src/unisims/FDRE.v" Line 139: Timing violation in scope /Streamer_Test_Bench/uut/controller/state_reg[2]/TChk139_1259 at time 163074 ps $setuphold (negedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_n,in_clk_enable_n,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.3\data/verilog/src/unisims/FDRE.v" Line 136: Timing violation in scope /Streamer_Test_Bench/uut/controller/state_reg[1]/TChk136_1256 at time 163104 ps $setuphold (negedge C,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_n,in_clk_enable_n,C_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.3\data/verilog/src/unisims/LDCE.v" Line 157: Timing violation in scope /Streamer_Test_Bench/uut/dataGood_reg/TChk157_4830 at time 208139 ps $setuphold (negedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_n,in_clk_enable_n,G_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.3\data/verilog/src/unisims/LDCE.v" Line 157: Timing violation in scope /Streamer_Test_Bench/uut/dataGood_reg/TChk157_4830 at time 238139 ps $setuphold (negedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_n,in_clk_enable_n,G_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.3\data/verilog/src/unisims/LDCE.v" Line 157: Timing violation in scope /Streamer_Test_Bench/uut/dataGood_reg/TChk157_4830 at time 268139 ps $setuphold (negedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_n,in_clk_enable_n,G_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.3\data/verilog/src/unisims/LDCE.v" Line 157: Timing violation in scope /Streamer_Test_Bench/uut/dataGood_reg/TChk157_4830 at time 298139 ps $setuphold (negedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_n,in_clk_enable_n,G_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.3\data/verilog/src/unisims/LDCE.v" Line 157: Timing violation in scope /Streamer_Test_Bench/uut/dataGood_reg/TChk157_4830 at time 328139 ps $setuphold (negedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_n,in_clk_enable_n,G_dly,D_dly) 
WARNING: "C:\Xilinx\Vivado\2017.3\data/verilog/src/unisims/LDCE.v" Line 157: Timing violation in scope /Streamer_Test_Bench/uut/dataGood_reg/TChk157_4830 at time 358139 ps $setuphold (negedge G,negedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_n,in_clk_enable_n,G_dly,D_dly) 
