{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1572120719200 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572120719203 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 26 17:11:58 2019 " "Processing started: Sat Oct 26 17:11:58 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572120719203 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572120719203 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Actividad2 -c Actividad2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Actividad2 -c Actividad2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572120719203 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1572120719809 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1572120719809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "A.v 1 1 " "Found 1 design units, including 1 entities, in source file A.v" { { "Info" "ISGN_ENTITY_NAME" "1 A " "Found entity 1: A" {  } { { "A.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad2/Proyecto/A.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572120744475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572120744475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "B.v 1 1 " "Found 1 design units, including 1 entities, in source file B.v" { { "Info" "ISGN_ENTITY_NAME" "1 B " "Found entity 1: B" {  } { { "B.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad2/Proyecto/B.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572120744477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572120744477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Demultiplexor.v 1 1 " "Found 1 design units, including 1 entities, in source file Demultiplexor.v" { { "Info" "ISGN_ENTITY_NAME" "1 demultiplexor " "Found entity 1: demultiplexor" {  } { { "Demultiplexor.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad2/Proyecto/Demultiplexor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572120744478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572120744478 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Contador.v(8) " "Verilog HDL information at Contador.v(8): always construct contains both blocking and non-blocking assignments" {  } { { "Contador.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad2/Proyecto/Contador.v" 8 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1572120744479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Contador.v 1 1 " "Found 1 design units, including 1 entities, in source file Contador.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "Contador.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad2/Proyecto/Contador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572120744479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572120744479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Registro.v 1 1 " "Found 1 design units, including 1 entities, in source file Registro.v" { { "Info" "ISGN_ENTITY_NAME" "1 registro " "Found entity 1: registro" {  } { { "Registro.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad2/Proyecto/Registro.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572120744480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572120744480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Demultiplexor_1linea.v 1 1 " "Found 1 design units, including 1 entities, in source file Demultiplexor_1linea.v" { { "Info" "ISGN_ENTITY_NAME" "1 demultiplexor_1linea " "Found entity 1: demultiplexor_1linea" {  } { { "Demultiplexor_1linea.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad2/Proyecto/Demultiplexor_1linea.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572120744481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572120744481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Multiplexor.v 1 1 " "Found 1 design units, including 1 entities, in source file Multiplexor.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexor " "Found entity 1: multiplexor" {  } { { "Multiplexor.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad2/Proyecto/Multiplexor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572120744482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572120744482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BCD2HEX.v 1 1 " "Found 1 design units, including 1 entities, in source file BCD2HEX.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd2hex " "Found entity 1: bcd2hex" {  } { { "BCD2HEX.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad2/Proyecto/BCD2HEX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572120744483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572120744483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Shiftadd.v 1 1 " "Found 1 design units, including 1 entities, in source file Shiftadd.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftadd " "Found entity 1: shiftadd" {  } { { "Shiftadd.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad2/Proyecto/Shiftadd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572120744484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572120744484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Bin2BCD.v 1 1 " "Found 1 design units, including 1 entities, in source file Bin2BCD.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd " "Found entity 1: bin2bcd" {  } { { "Bin2BCD.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad2/Proyecto/Bin2BCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572120744485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572120744485 ""}
{ "Warning" "WSGN_SEARCH_FILE" "Actividad2.v 1 1 " "Using design file Actividad2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Actividad2 " "Found entity 1: Actividad2" {  } { { "Actividad2.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad2/Proyecto/Actividad2.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572120744580 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1572120744580 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Actividad2 " "Elaborating entity \"Actividad2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1572120744584 ""}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "s1 Actividad2.v(97) " "Verilog HDL Port Connection error at Actividad2.v(97): output or inout port \"s1\" must be connected to a structural net expression" {  } { { "Actividad2.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad2/Proyecto/Actividad2.v" 97 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "Analysis & Synthesis" 0 -1 1572120744587 ""}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "s2 Actividad2.v(98) " "Verilog HDL Port Connection error at Actividad2.v(98): output or inout port \"s2\" must be connected to a structural net expression" {  } { { "Actividad2.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad2/Proyecto/Actividad2.v" 98 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "Analysis & Synthesis" 0 -1 1572120744588 ""}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "s3 Actividad2.v(99) " "Verilog HDL Port Connection error at Actividad2.v(99): output or inout port \"s3\" must be connected to a structural net expression" {  } { { "Actividad2.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad2/Proyecto/Actividad2.v" 99 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "Analysis & Synthesis" 0 -1 1572120744588 ""}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "s4 Actividad2.v(100) " "Verilog HDL Port Connection error at Actividad2.v(100): output or inout port \"s4\" must be connected to a structural net expression" {  } { { "Actividad2.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad2/Proyecto/Actividad2.v" 100 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "Analysis & Synthesis" 0 -1 1572120744588 ""}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "s5 Actividad2.v(101) " "Verilog HDL Port Connection error at Actividad2.v(101): output or inout port \"s5\" must be connected to a structural net expression" {  } { { "Actividad2.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad2/Proyecto/Actividad2.v" 101 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "Analysis & Synthesis" 0 -1 1572120744588 ""}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "s6 Actividad2.v(102) " "Verilog HDL Port Connection error at Actividad2.v(102): output or inout port \"s6\" must be connected to a structural net expression" {  } { { "Actividad2.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad2/Proyecto/Actividad2.v" 102 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "Analysis & Synthesis" 0 -1 1572120744588 ""}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "s7 Actividad2.v(103) " "Verilog HDL Port Connection error at Actividad2.v(103): output or inout port \"s7\" must be connected to a structural net expression" {  } { { "Actividad2.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad2/Proyecto/Actividad2.v" 103 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "Analysis & Synthesis" 0 -1 1572120744588 ""}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "s8 Actividad2.v(104) " "Verilog HDL Port Connection error at Actividad2.v(104): output or inout port \"s8\" must be connected to a structural net expression" {  } { { "Actividad2.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad2/Proyecto/Actividad2.v" 104 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "Analysis & Synthesis" 0 -1 1572120744588 ""}
{ "Error" "EVRFX_VERI_UNRESOLVED_HIERARCHICAL_REFERENCE" "reloj Actividad2.v(97) " "Verilog HDL error at Actividad2.v(97): can't resolve reference to object \"reloj\"" {  } { { "Actividad2.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad2/Proyecto/Actividad2.v" 97 0 0 } }  } 0 10207 "Verilog HDL error at %2!s!: can't resolve reference to object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572120744588 ""}
{ "Error" "EVRFX_VERI_UNRESOLVED_HIERARCHICAL_REFERENCE" "reloj Actividad2.v(98) " "Verilog HDL error at Actividad2.v(98): can't resolve reference to object \"reloj\"" {  } { { "Actividad2.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad2/Proyecto/Actividad2.v" 98 0 0 } }  } 0 10207 "Verilog HDL error at %2!s!: can't resolve reference to object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572120744588 ""}
{ "Error" "EVRFX_VERI_UNRESOLVED_HIERARCHICAL_REFERENCE" "reloj Actividad2.v(99) " "Verilog HDL error at Actividad2.v(99): can't resolve reference to object \"reloj\"" {  } { { "Actividad2.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad2/Proyecto/Actividad2.v" 99 0 0 } }  } 0 10207 "Verilog HDL error at %2!s!: can't resolve reference to object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572120744588 ""}
{ "Error" "EVRFX_VERI_UNRESOLVED_HIERARCHICAL_REFERENCE" "reloj Actividad2.v(100) " "Verilog HDL error at Actividad2.v(100): can't resolve reference to object \"reloj\"" {  } { { "Actividad2.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad2/Proyecto/Actividad2.v" 100 0 0 } }  } 0 10207 "Verilog HDL error at %2!s!: can't resolve reference to object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572120744588 ""}
{ "Error" "EVRFX_VERI_UNRESOLVED_HIERARCHICAL_REFERENCE" "reloj Actividad2.v(101) " "Verilog HDL error at Actividad2.v(101): can't resolve reference to object \"reloj\"" {  } { { "Actividad2.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad2/Proyecto/Actividad2.v" 101 0 0 } }  } 0 10207 "Verilog HDL error at %2!s!: can't resolve reference to object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572120744588 ""}
{ "Error" "EVRFX_VERI_UNRESOLVED_HIERARCHICAL_REFERENCE" "reloj Actividad2.v(102) " "Verilog HDL error at Actividad2.v(102): can't resolve reference to object \"reloj\"" {  } { { "Actividad2.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad2/Proyecto/Actividad2.v" 102 0 0 } }  } 0 10207 "Verilog HDL error at %2!s!: can't resolve reference to object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572120744588 ""}
{ "Error" "EVRFX_VERI_UNRESOLVED_HIERARCHICAL_REFERENCE" "reloj Actividad2.v(103) " "Verilog HDL error at Actividad2.v(103): can't resolve reference to object \"reloj\"" {  } { { "Actividad2.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad2/Proyecto/Actividad2.v" 103 0 0 } }  } 0 10207 "Verilog HDL error at %2!s!: can't resolve reference to object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572120744588 ""}
{ "Error" "EVRFX_VERI_UNRESOLVED_HIERARCHICAL_REFERENCE" "reloj Actividad2.v(104) " "Verilog HDL error at Actividad2.v(104): can't resolve reference to object \"reloj\"" {  } { { "Actividad2.v" "" { Text "/home/manuel/Repos/laboratorios-embebidos/Laboratorio6/Actividad2/Proyecto/Actividad2.v" 104 0 0 } }  } 0 10207 "Verilog HDL error at %2!s!: can't resolve reference to object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572120744589 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1572120744589 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 17 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 17 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "924 " "Peak virtual memory: 924 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572120744671 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Oct 26 17:12:24 2019 " "Processing ended: Sat Oct 26 17:12:24 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572120744671 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572120744671 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:00 " "Total CPU time (on all processors): 00:01:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572120744671 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1572120744671 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 19 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 19 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1572120744871 ""}
