- ğŸ‘‹ Hi, Iâ€™m Sean Perry
- ğŸ‘€ Iâ€™m interested in compilers (c++, COBOL, llvm)
- ğŸŒ± Iâ€™m currently learning ...
- ğŸ’ï¸ Iâ€™m looking to collaborate on ...
- ğŸ“« How to reach me ...

<!---
s66perry/s66perry is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
### ğŸ“• Latest LLVM Discourse Posts

<!-- DISCOURSE-LLVM:START -->
- [Where i can find out how implement such features?](https://discourse.llvm.org/t/where-i-can-find-out-how-implement-such-features/72075#post_6)
- [July 2023 - Code of Conduct Transparency Report](https://discourse.llvm.org/t/july-2023-code-of-conduct-transparency-report/72089#post_1)
- [What is the default rvv register bits length for code generation? How about the LMUL choice support status for rvv codegen in LLVM?](https://discourse.llvm.org/t/what-is-the-default-rvv-register-bits-length-for-code-generation-how-about-the-lmul-choice-support-status-for-rvv-codegen-in-llvm/72082#post_6)
- [What is the default rvv register bits length for code generation? How about the LMUL choice support status for rvv codegen in LLVM?](https://discourse.llvm.org/t/what-is-the-default-rvv-register-bits-length-for-code-generation-how-about-the-lmul-choice-support-status-for-rvv-codegen-in-llvm/72082#post_5)
- [What is the default rvv register bits length for code generation? How about the LMUL choice support status for rvv codegen in LLVM?](https://discourse.llvm.org/t/what-is-the-default-rvv-register-bits-length-for-code-generation-how-about-the-lmul-choice-support-status-for-rvv-codegen-in-llvm/72082#post_4)
<!-- DISCOURSE-LLVM:END -->
