{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.1 Build 201 11/27/2006 SJ Full Version " "Info: Version 6.1 Build 201 11/27/2006 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 27 20:00:35 2007 " "Info: Processing started: Mon Aug 27 20:00:35 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off pacman -c pacman " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off pacman -c pacman" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "pacman_core:core_0\|lpm_ram_dq:ram_0\|altram:sram\|q\[2\]~mem_cell_wa1 " "Warning: Node \"pacman_core:core_0\|lpm_ram_dq:ram_0\|altram:sram\|q\[2\]~mem_cell_wa1\" is a latch" {  } { { "altram.tdf" "" { Text "c:/altera/61/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "pacman_core:core_0\|lpm_ram_dq:ram_0\|altram:sram\|q\[2\]~mem_cell_din1 " "Warning: Node \"pacman_core:core_0\|lpm_ram_dq:ram_0\|altram:sram\|q\[2\]~mem_cell_din1\" is a latch" {  } { { "altram.tdf" "" { Text "c:/altera/61/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "pacman_core:core_0\|lpm_ram_dq:ram_0\|altram:sram\|q\[1\]~mem_cell_wa1 " "Warning: Node \"pacman_core:core_0\|lpm_ram_dq:ram_0\|altram:sram\|q\[1\]~mem_cell_wa1\" is a latch" {  } { { "altram.tdf" "" { Text "c:/altera/61/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "pacman_core:core_0\|lpm_ram_dq:ram_0\|altram:sram\|q\[1\]~mem_cell_din1 " "Warning: Node \"pacman_core:core_0\|lpm_ram_dq:ram_0\|altram:sram\|q\[1\]~mem_cell_din1\" is a latch" {  } { { "altram.tdf" "" { Text "c:/altera/61/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "pacman_core:core_0\|lpm_ram_dq:ram_0\|altram:sram\|q\[0\]~mem_cell_wa1 " "Warning: Node \"pacman_core:core_0\|lpm_ram_dq:ram_0\|altram:sram\|q\[0\]~mem_cell_wa1\" is a latch" {  } { { "altram.tdf" "" { Text "c:/altera/61/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "pacman_core:core_0\|lpm_ram_dq:ram_0\|altram:sram\|q\[0\]~mem_cell_din1 " "Warning: Node \"pacman_core:core_0\|lpm_ram_dq:ram_0\|altram:sram\|q\[0\]~mem_cell_din1\" is a latch" {  } { { "altram.tdf" "" { Text "c:/altera/61/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_25Mhz " "Info: Assuming node \"clk_25Mhz\" is an undefined clock" {  } { { "pacman.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman.vhdl" 7 -1 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_25Mhz" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "23 " "Warning: Found 23 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "pacman_core:core_0\|clk_div_n:clk_div_n_ghost_fast\|clk " "Info: Detected ripple clock \"pacman_core:core_0\|clk_div_n:clk_div_n_ghost_fast\|clk\" as buffer" {  } { { "clk_div_n.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/clk_div_n.vhdl" 28 -1 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "pacman_core:core_0\|clk_div_n:clk_div_n_ghost_fast\|clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "pacman_core:core_0\|clk_div_n:clk_div_n_ghost_slow\|clk " "Info: Detected ripple clock \"pacman_core:core_0\|clk_div_n:clk_div_n_ghost_slow\|clk\" as buffer" {  } { { "clk_div_n.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/clk_div_n.vhdl" 28 -1 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "pacman_core:core_0\|clk_div_n:clk_div_n_ghost_slow\|clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "pacman_core:core_0\|Selector64~83 " "Info: Detected gated clock \"pacman_core:core_0\|Selector64~83\" as buffer" {  } { { "pacman_core.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman_core.vhdl" 707 -1 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "pacman_core:core_0\|Selector64~83" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "pacman_core:core_0\|Selector64~84 " "Info: Detected gated clock \"pacman_core:core_0\|Selector64~84\" as buffer" {  } { { "pacman_core.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman_core.vhdl" 707 -1 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "pacman_core:core_0\|Selector64~84" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "pacman_core:core_0\|Selector113~83 " "Info: Detected gated clock \"pacman_core:core_0\|Selector113~83\" as buffer" {  } { { "pacman_core.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman_core.vhdl" 707 -1 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "pacman_core:core_0\|Selector113~83" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "pacman_core:core_0\|Selector113~84 " "Info: Detected gated clock \"pacman_core:core_0\|Selector113~84\" as buffer" {  } { { "pacman_core.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman_core.vhdl" 707 -1 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "pacman_core:core_0\|Selector113~84" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "pacman_core:core_0\|clk_div:clk_div_0\|lpm_counter:count_rtl_3\|alt_counter_f10ke:wysi_counter\|q\[10\] " "Info: Detected ripple clock \"pacman_core:core_0\|clk_div:clk_div_0\|lpm_counter:count_rtl_3\|alt_counter_f10ke:wysi_counter\|q\[10\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/61/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "pacman_core:core_0\|clk_div:clk_div_0\|lpm_counter:count_rtl_3\|alt_counter_f10ke:wysi_counter\|q\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "pacman_core:core_0\|Selector162~83 " "Info: Detected gated clock \"pacman_core:core_0\|Selector162~83\" as buffer" {  } { { "pacman_core.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman_core.vhdl" 707 -1 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "pacman_core:core_0\|Selector162~83" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "pacman_core:core_0\|Selector162~84 " "Info: Detected gated clock \"pacman_core:core_0\|Selector162~84\" as buffer" {  } { { "pacman_core.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman_core.vhdl" 707 -1 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "pacman_core:core_0\|Selector162~84" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "pacman_core:core_0\|clk_div_n:clk_div_n_ghost_normal\|clk " "Info: Detected ripple clock \"pacman_core:core_0\|clk_div_n:clk_div_n_ghost_normal\|clk\" as buffer" {  } { { "clk_div_n.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/clk_div_n.vhdl" 28 -1 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "pacman_core:core_0\|clk_div_n:clk_div_n_ghost_normal\|clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "pacman_core:core_0\|Selector211~83 " "Info: Detected gated clock \"pacman_core:core_0\|Selector211~83\" as buffer" {  } { { "pacman_core.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman_core.vhdl" 707 -1 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "pacman_core:core_0\|Selector211~83" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_GATED_CLK" "pacman_core:core_0\|Selector211~84 " "Info: Detected gated clock \"pacman_core:core_0\|Selector211~84\" as buffer" {  } { { "pacman_core.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman_core.vhdl" 707 -1 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "pacman_core:core_0\|Selector211~84" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "pacman_core:core_0\|clk_div_n:clk_div_n_0\|clk " "Info: Detected ripple clock \"pacman_core:core_0\|clk_div_n:clk_div_n_0\|clk\" as buffer" {  } { { "clk_div_n.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/clk_div_n.vhdl" 28 -1 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "pacman_core:core_0\|clk_div_n:clk_div_n_0\|clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "pacman_core:core_0\|clk_div:clk_div_pacman\|count\[2\] " "Info: Detected ripple clock \"pacman_core:core_0\|clk_div:clk_div_pacman\|count\[2\]\" as buffer" {  } { { "clk_div.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/clk_div.vhdl" 28 -1 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "pacman_core:core_0\|clk_div:clk_div_pacman\|count\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "pacman_core:core_0\|ghost_health\[3\].alive " "Info: Detected ripple clock \"pacman_core:core_0\|ghost_health\[3\].alive\" as buffer" {  } { { "pacman_core.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman_core.vhdl" 108 -1 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "pacman_core:core_0\|ghost_health\[3\].alive" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "pacman_core:core_0\|ghost_health\[3\].weak " "Info: Detected ripple clock \"pacman_core:core_0\|ghost_health\[3\].weak\" as buffer" {  } { { "pacman_core.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman_core.vhdl" 108 -1 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "pacman_core:core_0\|ghost_health\[3\].weak" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "pacman_core:core_0\|ghost_health\[2\].alive " "Info: Detected ripple clock \"pacman_core:core_0\|ghost_health\[2\].alive\" as buffer" {  } { { "pacman_core.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman_core.vhdl" 108 -1 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "pacman_core:core_0\|ghost_health\[2\].alive" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "pacman_core:core_0\|ghost_health\[2\].weak " "Info: Detected ripple clock \"pacman_core:core_0\|ghost_health\[2\].weak\" as buffer" {  } { { "pacman_core.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman_core.vhdl" 108 -1 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "pacman_core:core_0\|ghost_health\[2\].weak" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "pacman_core:core_0\|ghost_health\[1\].alive " "Info: Detected ripple clock \"pacman_core:core_0\|ghost_health\[1\].alive\" as buffer" {  } { { "pacman_core.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman_core.vhdl" 108 -1 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "pacman_core:core_0\|ghost_health\[1\].alive" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "pacman_core:core_0\|ghost_health\[1\].weak " "Info: Detected ripple clock \"pacman_core:core_0\|ghost_health\[1\].weak\" as buffer" {  } { { "pacman_core.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman_core.vhdl" 108 -1 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "pacman_core:core_0\|ghost_health\[1\].weak" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "pacman_core:core_0\|ghost_health\[0\].alive " "Info: Detected ripple clock \"pacman_core:core_0\|ghost_health\[0\].alive\" as buffer" {  } { { "pacman_core.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman_core.vhdl" 108 -1 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "pacman_core:core_0\|ghost_health\[0\].alive" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "pacman_core:core_0\|ghost_health\[0\].weak " "Info: Detected ripple clock \"pacman_core:core_0\|ghost_health\[0\].weak\" as buffer" {  } { { "pacman_core.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman_core.vhdl" 108 -1 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "pacman_core:core_0\|ghost_health\[0\].weak" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0} { "Info" "ITAN_RIPPLE_CLK" "pacman_core:core_0\|clk_div:clk_div_1\|lpm_counter:count_rtl_1\|alt_counter_f10ke:wysi_counter\|q\[21\] " "Info: Detected ripple clock \"pacman_core:core_0\|clk_div:clk_div_1\|lpm_counter:count_rtl_1\|alt_counter_f10ke:wysi_counter\|q\[21\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/61/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "pacman_core:core_0\|clk_div:clk_div_1\|lpm_counter:count_rtl_1\|alt_counter_f10ke:wysi_counter\|q\[21\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_25Mhz register pacman_core:core_0\|vga_sync:vga_sync_0\|video_y\[5\] register pacman_core:core_0\|video_bitmap\[0\] 10.99 MHz 91.0 ns Internal " "Info: Clock \"clk_25Mhz\" has Internal fmax of 10.99 MHz between source register \"pacman_core:core_0\|vga_sync:vga_sync_0\|video_y\[5\]\" and destination register \"pacman_core:core_0\|video_bitmap\[0\]\" (period= 91.0 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "87.000 ns + Longest register register " "Info: + Longest register to register delay is 87.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pacman_core:core_0\|vga_sync:vga_sync_0\|video_y\[5\] 1 REG LC4_E29 35 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC4_E29; Fanout = 35; REG Node = 'pacman_core:core_0\|vga_sync:vga_sync_0\|video_y\[5\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { pacman_core:core_0|vga_sync:vga_sync_0|video_y[5] } "NODE_NAME" } } { "vga_sync.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/vga_sync.vhdl" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 3.200 ns pacman_core:core_0\|lpm_add_sub:Add4\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~89 2 COMB LC1_E29 2 " "Info: 2: + IC(0.500 ns) + CELL(2.700 ns) = 3.200 ns; Loc. = LC1_E29; Fanout = 2; COMB Node = 'pacman_core:core_0\|lpm_add_sub:Add4\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~89'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { pacman_core:core_0|vga_sync:vga_sync_0|video_y[5] pacman_core:core_0|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~89 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/61/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 6.100 ns pacman_core:core_0\|lpm_add_sub:Add4\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~95 3 COMB LC8_E29 2 " "Info: 3: + IC(0.500 ns) + CELL(2.400 ns) = 6.100 ns; Loc. = LC8_E29; Fanout = 2; COMB Node = 'pacman_core:core_0\|lpm_add_sub:Add4\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~95'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { pacman_core:core_0|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~89 pacman_core:core_0|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~95 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/61/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.400 ns) 11.200 ns pacman_core:core_0\|lpm_add_sub:Add4\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~101 4 COMB LC5_E28 2 " "Info: 4: + IC(2.700 ns) + CELL(2.400 ns) = 11.200 ns; Loc. = LC5_E28; Fanout = 2; COMB Node = 'pacman_core:core_0\|lpm_add_sub:Add4\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~101'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { pacman_core:core_0|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~95 pacman_core:core_0|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~101 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/61/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 14.100 ns pacman_core:core_0\|lpm_add_sub:Add4\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~108 5 COMB LC1_E28 2 " "Info: 5: + IC(0.500 ns) + CELL(2.400 ns) = 14.100 ns; Loc. = LC1_E28; Fanout = 2; COMB Node = 'pacman_core:core_0\|lpm_add_sub:Add4\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~108'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { pacman_core:core_0|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~101 pacman_core:core_0|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~108 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/61/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.400 ns) 19.200 ns pacman_core:core_0\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~61 6 COMB LC6_E27 2 " "Info: 6: + IC(2.700 ns) + CELL(2.400 ns) = 19.200 ns; Loc. = LC6_E27; Fanout = 2; COMB Node = 'pacman_core:core_0\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~61'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { pacman_core:core_0|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~108 pacman_core:core_0|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~61 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/61/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 22.100 ns pacman_core:core_0\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~69 7 COMB LC7_E27 2 " "Info: 7: + IC(0.500 ns) + CELL(2.400 ns) = 22.100 ns; Loc. = LC7_E27; Fanout = 2; COMB Node = 'pacman_core:core_0\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~69'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { pacman_core:core_0|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~61 pacman_core:core_0|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~69 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/61/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 25.000 ns pacman_core:core_0\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~77 8 COMB LC2_E27 2 " "Info: 8: + IC(0.500 ns) + CELL(2.400 ns) = 25.000 ns; Loc. = LC2_E27; Fanout = 2; COMB Node = 'pacman_core:core_0\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~77'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { pacman_core:core_0|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~69 pacman_core:core_0|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~77 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/61/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 27.900 ns pacman_core:core_0\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~85 9 COMB LC8_E27 1 " "Info: 9: + IC(0.500 ns) + CELL(2.400 ns) = 27.900 ns; Loc. = LC8_E27; Fanout = 1; COMB Node = 'pacman_core:core_0\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~85'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { pacman_core:core_0|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~77 pacman_core:core_0|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~85 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/61/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 31.100 ns pacman_core:core_0\|lpm_add_sub:Add5\|addcore:adder\|unreg_res_node\[4\] 10 COMB LC1_E27 1 " "Info: 10: + IC(0.500 ns) + CELL(2.700 ns) = 31.100 ns; Loc. = LC1_E27; Fanout = 1; COMB Node = 'pacman_core:core_0\|lpm_add_sub:Add5\|addcore:adder\|unreg_res_node\[4\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { pacman_core:core_0|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~85 pacman_core:core_0|lpm_add_sub:Add5|addcore:adder|unreg_res_node[4] } "NODE_NAME" } } { "addcore.tdf" "" { Text "c:/altera/61/quartus/libraries/megafunctions/addcore.tdf" 95 16 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.400 ns) 36.200 ns pacman_core:core_0\|lpm_add_sub:Add6\|addcore:adder\|unreg_res_node\[8\] 11 COMB LC5_E26 1 " "Info: 11: + IC(2.700 ns) + CELL(2.400 ns) = 36.200 ns; Loc. = LC5_E26; Fanout = 1; COMB Node = 'pacman_core:core_0\|lpm_add_sub:Add6\|addcore:adder\|unreg_res_node\[8\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { pacman_core:core_0|lpm_add_sub:Add5|addcore:adder|unreg_res_node[4] pacman_core:core_0|lpm_add_sub:Add6|addcore:adder|unreg_res_node[8] } "NODE_NAME" } } { "addcore.tdf" "" { Text "c:/altera/61/quartus/libraries/megafunctions/addcore.tdf" 95 16 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 39.400 ns pacman_core:core_0\|ram_address\[9\]~39 12 COMB LC6_E26 9 " "Info: 12: + IC(0.500 ns) + CELL(2.700 ns) = 39.400 ns; Loc. = LC6_E26; Fanout = 9; COMB Node = 'pacman_core:core_0\|ram_address\[9\]~39'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { pacman_core:core_0|lpm_add_sub:Add6|addcore:adder|unreg_res_node[8] pacman_core:core_0|ram_address[9]~39 } "NODE_NAME" } } { "pacman_core.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman_core.vhdl" 132 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(12.600 ns) 54.800 ns pacman_core:core_0\|lpm_ram_dq:ram_0\|altram:sram\|q\[1\]~mem_cell_wa0 13 MEM EC1_E 1 " "Info: 13: + IC(2.800 ns) + CELL(12.600 ns) = 54.800 ns; Loc. = EC1_E; Fanout = 1; MEM Node = 'pacman_core:core_0\|lpm_ram_dq:ram_0\|altram:sram\|q\[1\]~mem_cell_wa0'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "15.400 ns" { pacman_core:core_0|ram_address[9]~39 pacman_core:core_0|lpm_ram_dq:ram_0|altram:sram|q[1]~mem_cell_wa0 } "NODE_NAME" } } { "altram.tdf" "" { Text "c:/altera/61/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.500 ns) 57.300 ns pacman_core:core_0\|lpm_ram_dq:ram_0\|altram:sram\|q\[1\] 14 MEM EC1_E 29 " "Info: 14: + IC(0.000 ns) + CELL(2.500 ns) = 57.300 ns; Loc. = EC1_E; Fanout = 29; MEM Node = 'pacman_core:core_0\|lpm_ram_dq:ram_0\|altram:sram\|q\[1\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { pacman_core:core_0|lpm_ram_dq:ram_0|altram:sram|q[1]~mem_cell_wa0 pacman_core:core_0|lpm_ram_dq:ram_0|altram:sram|q[1] } "NODE_NAME" } } { "altram.tdf" "" { Text "c:/altera/61/quartus/libraries/megafunctions/altram.tdf" 98 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(9.300 ns) + CELL(2.700 ns) 69.300 ns pacman_core:core_0\|bitmap_address~14219 15 COMB LC5_F26 3 " "Info: 15: + IC(9.300 ns) + CELL(2.700 ns) = 69.300 ns; Loc. = LC5_F26; Fanout = 3; COMB Node = 'pacman_core:core_0\|bitmap_address~14219'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "12.000 ns" { pacman_core:core_0|lpm_ram_dq:ram_0|altram:sram|q[1] pacman_core:core_0|bitmap_address~14219 } "NODE_NAME" } } { "pacman_core.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman_core.vhdl" 187 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 72.500 ns pacman_core:core_0\|video_bitmap~3420 16 COMB LC8_F26 4 " "Info: 16: + IC(0.500 ns) + CELL(2.700 ns) = 72.500 ns; Loc. = LC8_F26; Fanout = 4; COMB Node = 'pacman_core:core_0\|video_bitmap~3420'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { pacman_core:core_0|bitmap_address~14219 pacman_core:core_0|video_bitmap~3420 } "NODE_NAME" } } { "pacman_core.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman_core.vhdl" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.900 ns) + CELL(2.700 ns) 78.100 ns pacman_core:core_0\|video_bitmap~3421 17 COMB LC2_F25 1 " "Info: 17: + IC(2.900 ns) + CELL(2.700 ns) = 78.100 ns; Loc. = LC2_F25; Fanout = 1; COMB Node = 'pacman_core:core_0\|video_bitmap~3421'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "5.600 ns" { pacman_core:core_0|video_bitmap~3420 pacman_core:core_0|video_bitmap~3421 } "NODE_NAME" } } { "pacman_core.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman_core.vhdl" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 81.300 ns pacman_core:core_0\|video_bitmap~3422 18 COMB LC6_F25 1 " "Info: 18: + IC(0.500 ns) + CELL(2.700 ns) = 81.300 ns; Loc. = LC6_F25; Fanout = 1; COMB Node = 'pacman_core:core_0\|video_bitmap~3422'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { pacman_core:core_0|video_bitmap~3421 pacman_core:core_0|video_bitmap~3422 } "NODE_NAME" } } { "pacman_core.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman_core.vhdl" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 84.500 ns pacman_core:core_0\|video_bitmap~3423 19 COMB LC7_F25 1 " "Info: 19: + IC(0.500 ns) + CELL(2.700 ns) = 84.500 ns; Loc. = LC7_F25; Fanout = 1; COMB Node = 'pacman_core:core_0\|video_bitmap~3423'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { pacman_core:core_0|video_bitmap~3422 pacman_core:core_0|video_bitmap~3423 } "NODE_NAME" } } { "pacman_core.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman_core.vhdl" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.000 ns) 87.000 ns pacman_core:core_0\|video_bitmap\[0\] 20 REG LC5_F25 11 " "Info: 20: + IC(0.500 ns) + CELL(2.000 ns) = 87.000 ns; Loc. = LC5_F25; Fanout = 11; REG Node = 'pacman_core:core_0\|video_bitmap\[0\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { pacman_core:core_0|video_bitmap~3423 pacman_core:core_0|video_bitmap[0] } "NODE_NAME" } } { "pacman_core.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman_core.vhdl" 387 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "57.900 ns ( 66.55 % ) " "Info: Total cell delay = 57.900 ns ( 66.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "29.100 ns ( 33.45 % ) " "Info: Total interconnect delay = 29.100 ns ( 33.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "87.000 ns" { pacman_core:core_0|vga_sync:vga_sync_0|video_y[5] pacman_core:core_0|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~89 pacman_core:core_0|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~95 pacman_core:core_0|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~101 pacman_core:core_0|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~108 pacman_core:core_0|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~61 pacman_core:core_0|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~69 pacman_core:core_0|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~77 pacman_core:core_0|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~85 pacman_core:core_0|lpm_add_sub:Add5|addcore:adder|unreg_res_node[4] pacman_core:core_0|lpm_add_sub:Add6|addcore:adder|unreg_res_node[8] pacman_core:core_0|ram_address[9]~39 pacman_core:core_0|lpm_ram_dq:ram_0|altram:sram|q[1]~mem_cell_wa0 pacman_core:core_0|lpm_ram_dq:ram_0|altram:sram|q[1] pacman_core:core_0|bitmap_address~14219 pacman_core:core_0|video_bitmap~3420 pacman_core:core_0|video_bitmap~3421 pacman_core:core_0|video_bitmap~3422 pacman_core:core_0|video_bitmap~3423 pacman_core:core_0|video_bitmap[0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "87.000 ns" { pacman_core:core_0|vga_sync:vga_sync_0|video_y[5] pacman_core:core_0|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~89 pacman_core:core_0|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~95 pacman_core:core_0|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~101 pacman_core:core_0|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~108 pacman_core:core_0|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~61 pacman_core:core_0|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~69 pacman_core:core_0|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~77 pacman_core:core_0|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~85 pacman_core:core_0|lpm_add_sub:Add5|addcore:adder|unreg_res_node[4] pacman_core:core_0|lpm_add_sub:Add6|addcore:adder|unreg_res_node[8] pacman_core:core_0|ram_address[9]~39 pacman_core:core_0|lpm_ram_dq:ram_0|altram:sram|q[1]~mem_cell_wa0 pacman_core:core_0|lpm_ram_dq:ram_0|altram:sram|q[1] pacman_core:core_0|bitmap_address~14219 pacman_core:core_0|video_bitmap~3420 pacman_core:core_0|video_bitmap~3421 pacman_core:core_0|video_bitmap~3422 pacman_core:core_0|video_bitmap~3423 pacman_core:core_0|video_bitmap[0] } { 0.000ns 0.500ns 0.500ns 2.700ns 0.500ns 2.700ns 0.500ns 0.500ns 0.500ns 0.500ns 2.700ns 0.500ns 2.800ns 0.000ns 9.300ns 0.500ns 2.900ns 0.500ns 0.500ns 0.500ns } { 0.000ns 2.700ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.700ns 2.400ns 2.700ns 12.600ns 2.500ns 2.700ns 2.700ns 2.700ns 2.700ns 2.700ns 2.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_25Mhz destination 7.000 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_25Mhz\" to destination register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk_25Mhz 1 CLK PIN_91 993 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 993; CLK Node = 'clk_25Mhz'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_25Mhz } "NODE_NAME" } } { "pacman.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman.vhdl" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns pacman_core:core_0\|video_bitmap\[0\] 2 REG LC5_F25 11 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC5_F25; Fanout = 11; REG Node = 'pacman_core:core_0\|video_bitmap\[0\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { clk_25Mhz pacman_core:core_0|video_bitmap[0] } "NODE_NAME" } } { "pacman_core.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman_core.vhdl" 387 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk_25Mhz pacman_core:core_0|video_bitmap[0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk_25Mhz clk_25Mhz~out pacman_core:core_0|video_bitmap[0] } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_25Mhz source 7.000 ns - Longest register " "Info: - Longest clock path from clock \"clk_25Mhz\" to source register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk_25Mhz 1 CLK PIN_91 993 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 993; CLK Node = 'clk_25Mhz'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_25Mhz } "NODE_NAME" } } { "pacman.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman.vhdl" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns pacman_core:core_0\|vga_sync:vga_sync_0\|video_y\[5\] 2 REG LC4_E29 35 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC4_E29; Fanout = 35; REG Node = 'pacman_core:core_0\|vga_sync:vga_sync_0\|video_y\[5\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { clk_25Mhz pacman_core:core_0|vga_sync:vga_sync_0|video_y[5] } "NODE_NAME" } } { "vga_sync.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/vga_sync.vhdl" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk_25Mhz pacman_core:core_0|vga_sync:vga_sync_0|video_y[5] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk_25Mhz clk_25Mhz~out pacman_core:core_0|vga_sync:vga_sync_0|video_y[5] } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk_25Mhz pacman_core:core_0|video_bitmap[0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk_25Mhz clk_25Mhz~out pacman_core:core_0|video_bitmap[0] } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk_25Mhz pacman_core:core_0|vga_sync:vga_sync_0|video_y[5] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk_25Mhz clk_25Mhz~out pacman_core:core_0|vga_sync:vga_sync_0|video_y[5] } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns + " "Info: + Micro clock to output delay of source is 1.400 ns" {  } { { "vga_sync.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/vga_sync.vhdl" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "2.600 ns + " "Info: + Micro setup delay of destination is 2.600 ns" {  } { { "pacman_core.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman_core.vhdl" 387 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "87.000 ns" { pacman_core:core_0|vga_sync:vga_sync_0|video_y[5] pacman_core:core_0|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~89 pacman_core:core_0|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~95 pacman_core:core_0|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~101 pacman_core:core_0|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~108 pacman_core:core_0|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~61 pacman_core:core_0|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~69 pacman_core:core_0|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~77 pacman_core:core_0|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~85 pacman_core:core_0|lpm_add_sub:Add5|addcore:adder|unreg_res_node[4] pacman_core:core_0|lpm_add_sub:Add6|addcore:adder|unreg_res_node[8] pacman_core:core_0|ram_address[9]~39 pacman_core:core_0|lpm_ram_dq:ram_0|altram:sram|q[1]~mem_cell_wa0 pacman_core:core_0|lpm_ram_dq:ram_0|altram:sram|q[1] pacman_core:core_0|bitmap_address~14219 pacman_core:core_0|video_bitmap~3420 pacman_core:core_0|video_bitmap~3421 pacman_core:core_0|video_bitmap~3422 pacman_core:core_0|video_bitmap~3423 pacman_core:core_0|video_bitmap[0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "87.000 ns" { pacman_core:core_0|vga_sync:vga_sync_0|video_y[5] pacman_core:core_0|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~89 pacman_core:core_0|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~95 pacman_core:core_0|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~101 pacman_core:core_0|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~108 pacman_core:core_0|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~61 pacman_core:core_0|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~69 pacman_core:core_0|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~77 pacman_core:core_0|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~85 pacman_core:core_0|lpm_add_sub:Add5|addcore:adder|unreg_res_node[4] pacman_core:core_0|lpm_add_sub:Add6|addcore:adder|unreg_res_node[8] pacman_core:core_0|ram_address[9]~39 pacman_core:core_0|lpm_ram_dq:ram_0|altram:sram|q[1]~mem_cell_wa0 pacman_core:core_0|lpm_ram_dq:ram_0|altram:sram|q[1] pacman_core:core_0|bitmap_address~14219 pacman_core:core_0|video_bitmap~3420 pacman_core:core_0|video_bitmap~3421 pacman_core:core_0|video_bitmap~3422 pacman_core:core_0|video_bitmap~3423 pacman_core:core_0|video_bitmap[0] } { 0.000ns 0.500ns 0.500ns 2.700ns 0.500ns 2.700ns 0.500ns 0.500ns 0.500ns 0.500ns 2.700ns 0.500ns 2.800ns 0.000ns 9.300ns 0.500ns 2.900ns 0.500ns 0.500ns 0.500ns } { 0.000ns 2.700ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.700ns 2.400ns 2.700ns 12.600ns 2.500ns 2.700ns 2.700ns 2.700ns 2.700ns 2.700ns 2.000ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk_25Mhz pacman_core:core_0|video_bitmap[0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk_25Mhz clk_25Mhz~out pacman_core:core_0|video_bitmap[0] } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk_25Mhz pacman_core:core_0|vga_sync:vga_sync_0|video_y[5] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk_25Mhz clk_25Mhz~out pacman_core:core_0|vga_sync:vga_sync_0|video_y[5] } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk_25Mhz 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clk_25Mhz\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "pacman_core:core_0\|ghost_west\[1\]\[2\] pacman_core:core_0\|ghost_next_b_signal\[1\]\[2\] clk_25Mhz 33.0 ns " "Info: Found hold time violation between source  pin or register \"pacman_core:core_0\|ghost_west\[1\]\[2\]\" and destination pin or register \"pacman_core:core_0\|ghost_next_b_signal\[1\]\[2\]\" for clock \"clk_25Mhz\" (Hold time is 33.0 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "33.800 ns + Largest " "Info: + Largest clock skew is 33.800 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_25Mhz destination 40.800 ns + Longest register " "Info: + Longest clock path from clock \"clk_25Mhz\" to destination register is 40.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk_25Mhz 1 CLK PIN_91 993 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 993; CLK Node = 'clk_25Mhz'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_25Mhz } "NODE_NAME" } } { "pacman.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman.vhdl" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns pacman_core:core_0\|clk_div:clk_div_0\|lpm_counter:count_rtl_3\|alt_counter_f10ke:wysi_counter\|q\[10\] 2 REG LC6_I4 37 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC6_I4; Fanout = 37; REG Node = 'pacman_core:core_0\|clk_div:clk_div_0\|lpm_counter:count_rtl_3\|alt_counter_f10ke:wysi_counter\|q\[10\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { clk_25Mhz pacman_core:core_0|clk_div:clk_div_0|lpm_counter:count_rtl_3|alt_counter_f10ke:wysi_counter|q[10] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/61/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.800 ns) + CELL(1.400 ns) 16.600 ns pacman_core:core_0\|clk_div_n:clk_div_n_ghost_fast\|clk 3 REG LC6_H48 5 " "Info: 3: + IC(6.800 ns) + CELL(1.400 ns) = 16.600 ns; Loc. = LC6_H48; Fanout = 5; REG Node = 'pacman_core:core_0\|clk_div_n:clk_div_n_ghost_fast\|clk'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "8.200 ns" { pacman_core:core_0|clk_div:clk_div_0|lpm_counter:count_rtl_3|alt_counter_f10ke:wysi_counter|q[10] pacman_core:core_0|clk_div_n:clk_div_n_ghost_fast|clk } "NODE_NAME" } } { "clk_div_n.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/clk_div_n.vhdl" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.500 ns) + CELL(2.700 ns) 25.800 ns pacman_core:core_0\|Selector113~83 4 COMB LC7_G8 1 " "Info: 4: + IC(6.500 ns) + CELL(2.700 ns) = 25.800 ns; Loc. = LC7_G8; Fanout = 1; COMB Node = 'pacman_core:core_0\|Selector113~83'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "9.200 ns" { pacman_core:core_0|clk_div_n:clk_div_n_ghost_fast|clk pacman_core:core_0|Selector113~83 } "NODE_NAME" } } { "pacman_core.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman_core.vhdl" 707 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 29.000 ns pacman_core:core_0\|Selector113~84 5 COMB LC1_G8 83 " "Info: 5: + IC(0.500 ns) + CELL(2.700 ns) = 29.000 ns; Loc. = LC1_G8; Fanout = 83; COMB Node = 'pacman_core:core_0\|Selector113~84'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { pacman_core:core_0|Selector113~83 pacman_core:core_0|Selector113~84 } "NODE_NAME" } } { "pacman_core.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman_core.vhdl" 707 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(11.800 ns) + CELL(0.000 ns) 40.800 ns pacman_core:core_0\|ghost_next_b_signal\[1\]\[2\] 6 REG LC6_B50 1 " "Info: 6: + IC(11.800 ns) + CELL(0.000 ns) = 40.800 ns; Loc. = LC6_B50; Fanout = 1; REG Node = 'pacman_core:core_0\|ghost_next_b_signal\[1\]\[2\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "11.800 ns" { pacman_core:core_0|Selector113~84 pacman_core:core_0|ghost_next_b_signal[1][2] } "NODE_NAME" } } { "pacman_core.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman_core.vhdl" 713 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.100 ns ( 27.21 % ) " "Info: Total cell delay = 11.100 ns ( 27.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "29.700 ns ( 72.79 % ) " "Info: Total interconnect delay = 29.700 ns ( 72.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "40.800 ns" { clk_25Mhz pacman_core:core_0|clk_div:clk_div_0|lpm_counter:count_rtl_3|alt_counter_f10ke:wysi_counter|q[10] pacman_core:core_0|clk_div_n:clk_div_n_ghost_fast|clk pacman_core:core_0|Selector113~83 pacman_core:core_0|Selector113~84 pacman_core:core_0|ghost_next_b_signal[1][2] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "40.800 ns" { clk_25Mhz clk_25Mhz~out pacman_core:core_0|clk_div:clk_div_0|lpm_counter:count_rtl_3|alt_counter_f10ke:wysi_counter|q[10] pacman_core:core_0|clk_div_n:clk_div_n_ghost_fast|clk pacman_core:core_0|Selector113~83 pacman_core:core_0|Selector113~84 pacman_core:core_0|ghost_next_b_signal[1][2] } { 0.000ns 0.000ns 4.100ns 6.800ns 6.500ns 0.500ns 11.800ns } { 0.000ns 2.900ns 1.400ns 1.400ns 2.700ns 2.700ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_25Mhz source 7.000 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_25Mhz\" to source register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk_25Mhz 1 CLK PIN_91 993 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 993; CLK Node = 'clk_25Mhz'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_25Mhz } "NODE_NAME" } } { "pacman.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman.vhdl" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns pacman_core:core_0\|ghost_west\[1\]\[2\] 2 REG LC2_B50 3 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC2_B50; Fanout = 3; REG Node = 'pacman_core:core_0\|ghost_west\[1\]\[2\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { clk_25Mhz pacman_core:core_0|ghost_west[1][2] } "NODE_NAME" } } { "pacman_core.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman_core.vhdl" 1260 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk_25Mhz pacman_core:core_0|ghost_west[1][2] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk_25Mhz clk_25Mhz~out pacman_core:core_0|ghost_west[1][2] } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "40.800 ns" { clk_25Mhz pacman_core:core_0|clk_div:clk_div_0|lpm_counter:count_rtl_3|alt_counter_f10ke:wysi_counter|q[10] pacman_core:core_0|clk_div_n:clk_div_n_ghost_fast|clk pacman_core:core_0|Selector113~83 pacman_core:core_0|Selector113~84 pacman_core:core_0|ghost_next_b_signal[1][2] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "40.800 ns" { clk_25Mhz clk_25Mhz~out pacman_core:core_0|clk_div:clk_div_0|lpm_counter:count_rtl_3|alt_counter_f10ke:wysi_counter|q[10] pacman_core:core_0|clk_div_n:clk_div_n_ghost_fast|clk pacman_core:core_0|Selector113~83 pacman_core:core_0|Selector113~84 pacman_core:core_0|ghost_next_b_signal[1][2] } { 0.000ns 0.000ns 4.100ns 6.800ns 6.500ns 0.500ns 11.800ns } { 0.000ns 2.900ns 1.400ns 1.400ns 2.700ns 2.700ns 0.000ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk_25Mhz pacman_core:core_0|ghost_west[1][2] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk_25Mhz clk_25Mhz~out pacman_core:core_0|ghost_west[1][2] } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns - " "Info: - Micro clock to output delay of source is 1.400 ns" {  } { { "pacman_core.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman_core.vhdl" 1260 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.500 ns - Shortest register register " "Info: - Shortest register to register delay is 2.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pacman_core:core_0\|ghost_west\[1\]\[2\] 1 REG LC2_B50 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC2_B50; Fanout = 3; REG Node = 'pacman_core:core_0\|ghost_west\[1\]\[2\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { pacman_core:core_0|ghost_west[1][2] } "NODE_NAME" } } { "pacman_core.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman_core.vhdl" 1260 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.000 ns) 2.500 ns pacman_core:core_0\|ghost_next_b_signal\[1\]\[2\] 2 REG LC6_B50 1 " "Info: 2: + IC(0.500 ns) + CELL(2.000 ns) = 2.500 ns; Loc. = LC6_B50; Fanout = 1; REG Node = 'pacman_core:core_0\|ghost_next_b_signal\[1\]\[2\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { pacman_core:core_0|ghost_west[1][2] pacman_core:core_0|ghost_next_b_signal[1][2] } "NODE_NAME" } } { "pacman_core.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman_core.vhdl" 713 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.000 ns ( 80.00 % ) " "Info: Total cell delay = 2.000 ns ( 80.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.500 ns ( 20.00 % ) " "Info: Total interconnect delay = 0.500 ns ( 20.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { pacman_core:core_0|ghost_west[1][2] pacman_core:core_0|ghost_next_b_signal[1][2] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.500 ns" { pacman_core:core_0|ghost_west[1][2] pacman_core:core_0|ghost_next_b_signal[1][2] } { 0.000ns 0.500ns } { 0.000ns 2.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "3.100 ns + " "Info: + Micro hold delay of destination is 3.100 ns" {  } { { "pacman_core.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman_core.vhdl" 713 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "40.800 ns" { clk_25Mhz pacman_core:core_0|clk_div:clk_div_0|lpm_counter:count_rtl_3|alt_counter_f10ke:wysi_counter|q[10] pacman_core:core_0|clk_div_n:clk_div_n_ghost_fast|clk pacman_core:core_0|Selector113~83 pacman_core:core_0|Selector113~84 pacman_core:core_0|ghost_next_b_signal[1][2] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "40.800 ns" { clk_25Mhz clk_25Mhz~out pacman_core:core_0|clk_div:clk_div_0|lpm_counter:count_rtl_3|alt_counter_f10ke:wysi_counter|q[10] pacman_core:core_0|clk_div_n:clk_div_n_ghost_fast|clk pacman_core:core_0|Selector113~83 pacman_core:core_0|Selector113~84 pacman_core:core_0|ghost_next_b_signal[1][2] } { 0.000ns 0.000ns 4.100ns 6.800ns 6.500ns 0.500ns 11.800ns } { 0.000ns 2.900ns 1.400ns 1.400ns 2.700ns 2.700ns 0.000ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk_25Mhz pacman_core:core_0|ghost_west[1][2] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk_25Mhz clk_25Mhz~out pacman_core:core_0|ghost_west[1][2] } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { pacman_core:core_0|ghost_west[1][2] pacman_core:core_0|ghost_next_b_signal[1][2] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.500 ns" { pacman_core:core_0|ghost_west[1][2] pacman_core:core_0|ghost_next_b_signal[1][2] } { 0.000ns 0.500ns } { 0.000ns 2.000ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0}
{ "Info" "ITDB_TSU_RESULT" "debouncer:debouncer_0\|debouncer_fifo\[1\]\[0\] game_speed\[0\] clk_25Mhz 15.400 ns register " "Info: tsu for register \"debouncer:debouncer_0\|debouncer_fifo\[1\]\[0\]\" (data pin = \"game_speed\[0\]\", clock pin = \"clk_25Mhz\") is 15.400 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "19.800 ns + Longest pin register " "Info: + Longest pin to register delay is 19.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns game_speed\[0\] 1 PIN PIN_40 1 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_40; Fanout = 1; PIN Node = 'game_speed\[0\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { game_speed[0] } "NODE_NAME" } } { "pacman.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman.vhdl" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.800 ns) + CELL(1.700 ns) 19.800 ns debouncer:debouncer_0\|debouncer_fifo\[1\]\[0\] 2 REG LC2_B52 3 " "Info: 2: + IC(7.800 ns) + CELL(1.700 ns) = 19.800 ns; Loc. = LC2_B52; Fanout = 3; REG Node = 'debouncer:debouncer_0\|debouncer_fifo\[1\]\[0\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "9.500 ns" { game_speed[0] debouncer:debouncer_0|debouncer_fifo[1][0] } "NODE_NAME" } } { "debouncer.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/debouncer.vhdl" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.000 ns ( 60.61 % ) " "Info: Total cell delay = 12.000 ns ( 60.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.800 ns ( 39.39 % ) " "Info: Total interconnect delay = 7.800 ns ( 39.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "19.800 ns" { game_speed[0] debouncer:debouncer_0|debouncer_fifo[1][0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "19.800 ns" { game_speed[0] game_speed[0]~out debouncer:debouncer_0|debouncer_fifo[1][0] } { 0.000ns 0.000ns 7.800ns } { 0.000ns 10.300ns 1.700ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "2.600 ns + " "Info: + Micro setup delay of destination is 2.600 ns" {  } { { "debouncer.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/debouncer.vhdl" 28 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_25Mhz destination 7.000 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_25Mhz\" to destination register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk_25Mhz 1 CLK PIN_91 993 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 993; CLK Node = 'clk_25Mhz'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_25Mhz } "NODE_NAME" } } { "pacman.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman.vhdl" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns debouncer:debouncer_0\|debouncer_fifo\[1\]\[0\] 2 REG LC2_B52 3 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC2_B52; Fanout = 3; REG Node = 'debouncer:debouncer_0\|debouncer_fifo\[1\]\[0\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { clk_25Mhz debouncer:debouncer_0|debouncer_fifo[1][0] } "NODE_NAME" } } { "debouncer.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/debouncer.vhdl" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk_25Mhz debouncer:debouncer_0|debouncer_fifo[1][0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk_25Mhz clk_25Mhz~out debouncer:debouncer_0|debouncer_fifo[1][0] } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "19.800 ns" { game_speed[0] debouncer:debouncer_0|debouncer_fifo[1][0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "19.800 ns" { game_speed[0] game_speed[0]~out debouncer:debouncer_0|debouncer_fifo[1][0] } { 0.000ns 0.000ns 7.800ns } { 0.000ns 10.300ns 1.700ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk_25Mhz debouncer:debouncer_0|debouncer_fifo[1][0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk_25Mhz clk_25Mhz~out debouncer:debouncer_0|debouncer_fifo[1][0] } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_25Mhz display\[10\] pacman_core:core_0\|level_speed\[0\] 25.800 ns register " "Info: tco from clock \"clk_25Mhz\" to destination pin \"display\[10\]\" through register \"pacman_core:core_0\|level_speed\[0\]\" is 25.800 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_25Mhz source 7.000 ns + Longest register " "Info: + Longest clock path from clock \"clk_25Mhz\" to source register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk_25Mhz 1 CLK PIN_91 993 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 993; CLK Node = 'clk_25Mhz'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_25Mhz } "NODE_NAME" } } { "pacman.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman.vhdl" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns pacman_core:core_0\|level_speed\[0\] 2 REG LC4_D20 11 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC4_D20; Fanout = 11; REG Node = 'pacman_core:core_0\|level_speed\[0\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { clk_25Mhz pacman_core:core_0|level_speed[0] } "NODE_NAME" } } { "pacman_core.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman_core.vhdl" 1260 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk_25Mhz pacman_core:core_0|level_speed[0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk_25Mhz clk_25Mhz~out pacman_core:core_0|level_speed[0] } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns + " "Info: + Micro clock to output delay of source is 1.400 ns" {  } { { "pacman_core.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman_core.vhdl" 1260 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.400 ns + Longest register pin " "Info: + Longest register to pin delay is 17.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pacman_core:core_0\|level_speed\[0\] 1 REG LC4_D20 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC4_D20; Fanout = 11; REG Node = 'pacman_core:core_0\|level_speed\[0\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { pacman_core:core_0|level_speed[0] } "NODE_NAME" } } { "pacman_core.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman_core.vhdl" 1260 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.900 ns) + CELL(2.700 ns) 8.600 ns display7:display7_1\|Mux3~3 2 COMB LC5_G6 1 " "Info: 2: + IC(5.900 ns) + CELL(2.700 ns) = 8.600 ns; Loc. = LC5_G6; Fanout = 1; COMB Node = 'display7:display7_1\|Mux3~3'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "8.600 ns" { pacman_core:core_0|level_speed[0] display7:display7_1|Mux3~3 } "NODE_NAME" } } { "display7.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/display7.vhdl" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.800 ns) + CELL(5.000 ns) 17.400 ns display\[10\] 3 PIN PIN_44 0 " "Info: 3: + IC(3.800 ns) + CELL(5.000 ns) = 17.400 ns; Loc. = PIN_44; Fanout = 0; PIN Node = 'display\[10\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "8.800 ns" { display7:display7_1|Mux3~3 display[10] } "NODE_NAME" } } { "pacman.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman.vhdl" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.700 ns ( 44.25 % ) " "Info: Total cell delay = 7.700 ns ( 44.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.700 ns ( 55.75 % ) " "Info: Total interconnect delay = 9.700 ns ( 55.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "17.400 ns" { pacman_core:core_0|level_speed[0] display7:display7_1|Mux3~3 display[10] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "17.400 ns" { pacman_core:core_0|level_speed[0] display7:display7_1|Mux3~3 display[10] } { 0.000ns 5.900ns 3.800ns } { 0.000ns 2.700ns 5.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk_25Mhz pacman_core:core_0|level_speed[0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk_25Mhz clk_25Mhz~out pacman_core:core_0|level_speed[0] } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "17.400 ns" { pacman_core:core_0|level_speed[0] display7:display7_1|Mux3~3 display[10] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "17.400 ns" { pacman_core:core_0|level_speed[0] display7:display7_1|Mux3~3 display[10] } { 0.000ns 5.900ns 3.800ns } { 0.000ns 2.700ns 5.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "debouncer:debouncer_0\|debouncer_fifo\[6\]\[0\] game_controls\[3\] clk_25Mhz -0.600 ns register " "Info: th for register \"debouncer:debouncer_0\|debouncer_fifo\[6\]\[0\]\" (data pin = \"game_controls\[3\]\", clock pin = \"clk_25Mhz\") is -0.600 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_25Mhz destination 7.000 ns + Longest register " "Info: + Longest clock path from clock \"clk_25Mhz\" to destination register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk_25Mhz 1 CLK PIN_91 993 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 993; CLK Node = 'clk_25Mhz'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_25Mhz } "NODE_NAME" } } { "pacman.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman.vhdl" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns debouncer:debouncer_0\|debouncer_fifo\[6\]\[0\] 2 REG LC2_H2 3 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC2_H2; Fanout = 3; REG Node = 'debouncer:debouncer_0\|debouncer_fifo\[6\]\[0\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { clk_25Mhz debouncer:debouncer_0|debouncer_fifo[6][0] } "NODE_NAME" } } { "debouncer.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/debouncer.vhdl" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk_25Mhz debouncer:debouncer_0|debouncer_fifo[6][0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk_25Mhz clk_25Mhz~out debouncer:debouncer_0|debouncer_fifo[6][0] } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "3.100 ns + " "Info: + Micro hold delay of destination is 3.100 ns" {  } { { "debouncer.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/debouncer.vhdl" 28 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.700 ns - Shortest pin register " "Info: - Shortest pin to register delay is 10.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns game_controls\[3\] 1 PIN PIN_92 1 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_92; Fanout = 1; PIN Node = 'game_controls\[3\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { game_controls[3] } "NODE_NAME" } } { "pacman.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/pacman.vhdl" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.100 ns) + CELL(1.700 ns) 10.700 ns debouncer:debouncer_0\|debouncer_fifo\[6\]\[0\] 2 REG LC2_H2 3 " "Info: 2: + IC(6.100 ns) + CELL(1.700 ns) = 10.700 ns; Loc. = LC2_H2; Fanout = 3; REG Node = 'debouncer:debouncer_0\|debouncer_fifo\[6\]\[0\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "7.800 ns" { game_controls[3] debouncer:debouncer_0|debouncer_fifo[6][0] } "NODE_NAME" } } { "debouncer.vhdl" "" { Text "C:/Documents and Settings/ra030845/Desktop/Pacman/debouncer.vhdl" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.600 ns ( 42.99 % ) " "Info: Total cell delay = 4.600 ns ( 42.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.100 ns ( 57.01 % ) " "Info: Total interconnect delay = 6.100 ns ( 57.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "10.700 ns" { game_controls[3] debouncer:debouncer_0|debouncer_fifo[6][0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "10.700 ns" { game_controls[3] game_controls[3]~out debouncer:debouncer_0|debouncer_fifo[6][0] } { 0.000ns 0.000ns 6.100ns } { 0.000ns 2.900ns 1.700ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { clk_25Mhz debouncer:debouncer_0|debouncer_fifo[6][0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { clk_25Mhz clk_25Mhz~out debouncer:debouncer_0|debouncer_fifo[6][0] } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "10.700 ns" { game_controls[3] debouncer:debouncer_0|debouncer_fifo[6][0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "10.700 ns" { game_controls[3] game_controls[3]~out debouncer:debouncer_0|debouncer_fifo[6][0] } { 0.000ns 0.000ns 6.100ns } { 0.000ns 2.900ns 1.700ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 10 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "115 " "Info: Allocated 115 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 27 20:01:34 2007 " "Info: Processing ended: Mon Aug 27 20:01:34 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:59 " "Info: Elapsed time: 00:00:59" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
