
I2C_MS5611.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000051a4  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000f8  08005384  08005384  00015384  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800547c  0800547c  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  0800547c  0800547c  0001547c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005484  08005484  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005484  08005484  00015484  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005488  08005488  00015488  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  0800548c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000011c  20000070  080054fc  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000018c  080054fc  0002018c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   000110ec  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000023cc  00000000  00000000  0003118c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d90  00000000  00000000  00033558  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000c98  00000000  00000000  000342e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001e80b  00000000  00000000  00034f80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001194b  00000000  00000000  0005378b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000baf43  00000000  00000000  000650d6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00120019  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003f2c  00000000  00000000  0012006c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000070 	.word	0x20000070
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800536c 	.word	0x0800536c

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000074 	.word	0x20000074
 800021c:	0800536c 	.word	0x0800536c

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002d4:	f000 b974 	b.w	80005c0 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	4604      	mov	r4, r0
 80002f8:	468e      	mov	lr, r1
 80002fa:	2b00      	cmp	r3, #0
 80002fc:	d14d      	bne.n	800039a <__udivmoddi4+0xaa>
 80002fe:	428a      	cmp	r2, r1
 8000300:	4694      	mov	ip, r2
 8000302:	d969      	bls.n	80003d8 <__udivmoddi4+0xe8>
 8000304:	fab2 f282 	clz	r2, r2
 8000308:	b152      	cbz	r2, 8000320 <__udivmoddi4+0x30>
 800030a:	fa01 f302 	lsl.w	r3, r1, r2
 800030e:	f1c2 0120 	rsb	r1, r2, #32
 8000312:	fa20 f101 	lsr.w	r1, r0, r1
 8000316:	fa0c fc02 	lsl.w	ip, ip, r2
 800031a:	ea41 0e03 	orr.w	lr, r1, r3
 800031e:	4094      	lsls	r4, r2
 8000320:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000324:	0c21      	lsrs	r1, r4, #16
 8000326:	fbbe f6f8 	udiv	r6, lr, r8
 800032a:	fa1f f78c 	uxth.w	r7, ip
 800032e:	fb08 e316 	mls	r3, r8, r6, lr
 8000332:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000336:	fb06 f107 	mul.w	r1, r6, r7
 800033a:	4299      	cmp	r1, r3
 800033c:	d90a      	bls.n	8000354 <__udivmoddi4+0x64>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000346:	f080 811f 	bcs.w	8000588 <__udivmoddi4+0x298>
 800034a:	4299      	cmp	r1, r3
 800034c:	f240 811c 	bls.w	8000588 <__udivmoddi4+0x298>
 8000350:	3e02      	subs	r6, #2
 8000352:	4463      	add	r3, ip
 8000354:	1a5b      	subs	r3, r3, r1
 8000356:	b2a4      	uxth	r4, r4
 8000358:	fbb3 f0f8 	udiv	r0, r3, r8
 800035c:	fb08 3310 	mls	r3, r8, r0, r3
 8000360:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000364:	fb00 f707 	mul.w	r7, r0, r7
 8000368:	42a7      	cmp	r7, r4
 800036a:	d90a      	bls.n	8000382 <__udivmoddi4+0x92>
 800036c:	eb1c 0404 	adds.w	r4, ip, r4
 8000370:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000374:	f080 810a 	bcs.w	800058c <__udivmoddi4+0x29c>
 8000378:	42a7      	cmp	r7, r4
 800037a:	f240 8107 	bls.w	800058c <__udivmoddi4+0x29c>
 800037e:	4464      	add	r4, ip
 8000380:	3802      	subs	r0, #2
 8000382:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000386:	1be4      	subs	r4, r4, r7
 8000388:	2600      	movs	r6, #0
 800038a:	b11d      	cbz	r5, 8000394 <__udivmoddi4+0xa4>
 800038c:	40d4      	lsrs	r4, r2
 800038e:	2300      	movs	r3, #0
 8000390:	e9c5 4300 	strd	r4, r3, [r5]
 8000394:	4631      	mov	r1, r6
 8000396:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800039a:	428b      	cmp	r3, r1
 800039c:	d909      	bls.n	80003b2 <__udivmoddi4+0xc2>
 800039e:	2d00      	cmp	r5, #0
 80003a0:	f000 80ef 	beq.w	8000582 <__udivmoddi4+0x292>
 80003a4:	2600      	movs	r6, #0
 80003a6:	e9c5 0100 	strd	r0, r1, [r5]
 80003aa:	4630      	mov	r0, r6
 80003ac:	4631      	mov	r1, r6
 80003ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b2:	fab3 f683 	clz	r6, r3
 80003b6:	2e00      	cmp	r6, #0
 80003b8:	d14a      	bne.n	8000450 <__udivmoddi4+0x160>
 80003ba:	428b      	cmp	r3, r1
 80003bc:	d302      	bcc.n	80003c4 <__udivmoddi4+0xd4>
 80003be:	4282      	cmp	r2, r0
 80003c0:	f200 80f9 	bhi.w	80005b6 <__udivmoddi4+0x2c6>
 80003c4:	1a84      	subs	r4, r0, r2
 80003c6:	eb61 0303 	sbc.w	r3, r1, r3
 80003ca:	2001      	movs	r0, #1
 80003cc:	469e      	mov	lr, r3
 80003ce:	2d00      	cmp	r5, #0
 80003d0:	d0e0      	beq.n	8000394 <__udivmoddi4+0xa4>
 80003d2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003d6:	e7dd      	b.n	8000394 <__udivmoddi4+0xa4>
 80003d8:	b902      	cbnz	r2, 80003dc <__udivmoddi4+0xec>
 80003da:	deff      	udf	#255	; 0xff
 80003dc:	fab2 f282 	clz	r2, r2
 80003e0:	2a00      	cmp	r2, #0
 80003e2:	f040 8092 	bne.w	800050a <__udivmoddi4+0x21a>
 80003e6:	eba1 010c 	sub.w	r1, r1, ip
 80003ea:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ee:	fa1f fe8c 	uxth.w	lr, ip
 80003f2:	2601      	movs	r6, #1
 80003f4:	0c20      	lsrs	r0, r4, #16
 80003f6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003fa:	fb07 1113 	mls	r1, r7, r3, r1
 80003fe:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000402:	fb0e f003 	mul.w	r0, lr, r3
 8000406:	4288      	cmp	r0, r1
 8000408:	d908      	bls.n	800041c <__udivmoddi4+0x12c>
 800040a:	eb1c 0101 	adds.w	r1, ip, r1
 800040e:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000412:	d202      	bcs.n	800041a <__udivmoddi4+0x12a>
 8000414:	4288      	cmp	r0, r1
 8000416:	f200 80cb 	bhi.w	80005b0 <__udivmoddi4+0x2c0>
 800041a:	4643      	mov	r3, r8
 800041c:	1a09      	subs	r1, r1, r0
 800041e:	b2a4      	uxth	r4, r4
 8000420:	fbb1 f0f7 	udiv	r0, r1, r7
 8000424:	fb07 1110 	mls	r1, r7, r0, r1
 8000428:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800042c:	fb0e fe00 	mul.w	lr, lr, r0
 8000430:	45a6      	cmp	lr, r4
 8000432:	d908      	bls.n	8000446 <__udivmoddi4+0x156>
 8000434:	eb1c 0404 	adds.w	r4, ip, r4
 8000438:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 800043c:	d202      	bcs.n	8000444 <__udivmoddi4+0x154>
 800043e:	45a6      	cmp	lr, r4
 8000440:	f200 80bb 	bhi.w	80005ba <__udivmoddi4+0x2ca>
 8000444:	4608      	mov	r0, r1
 8000446:	eba4 040e 	sub.w	r4, r4, lr
 800044a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800044e:	e79c      	b.n	800038a <__udivmoddi4+0x9a>
 8000450:	f1c6 0720 	rsb	r7, r6, #32
 8000454:	40b3      	lsls	r3, r6
 8000456:	fa22 fc07 	lsr.w	ip, r2, r7
 800045a:	ea4c 0c03 	orr.w	ip, ip, r3
 800045e:	fa20 f407 	lsr.w	r4, r0, r7
 8000462:	fa01 f306 	lsl.w	r3, r1, r6
 8000466:	431c      	orrs	r4, r3
 8000468:	40f9      	lsrs	r1, r7
 800046a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800046e:	fa00 f306 	lsl.w	r3, r0, r6
 8000472:	fbb1 f8f9 	udiv	r8, r1, r9
 8000476:	0c20      	lsrs	r0, r4, #16
 8000478:	fa1f fe8c 	uxth.w	lr, ip
 800047c:	fb09 1118 	mls	r1, r9, r8, r1
 8000480:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000484:	fb08 f00e 	mul.w	r0, r8, lr
 8000488:	4288      	cmp	r0, r1
 800048a:	fa02 f206 	lsl.w	r2, r2, r6
 800048e:	d90b      	bls.n	80004a8 <__udivmoddi4+0x1b8>
 8000490:	eb1c 0101 	adds.w	r1, ip, r1
 8000494:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000498:	f080 8088 	bcs.w	80005ac <__udivmoddi4+0x2bc>
 800049c:	4288      	cmp	r0, r1
 800049e:	f240 8085 	bls.w	80005ac <__udivmoddi4+0x2bc>
 80004a2:	f1a8 0802 	sub.w	r8, r8, #2
 80004a6:	4461      	add	r1, ip
 80004a8:	1a09      	subs	r1, r1, r0
 80004aa:	b2a4      	uxth	r4, r4
 80004ac:	fbb1 f0f9 	udiv	r0, r1, r9
 80004b0:	fb09 1110 	mls	r1, r9, r0, r1
 80004b4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004b8:	fb00 fe0e 	mul.w	lr, r0, lr
 80004bc:	458e      	cmp	lr, r1
 80004be:	d908      	bls.n	80004d2 <__udivmoddi4+0x1e2>
 80004c0:	eb1c 0101 	adds.w	r1, ip, r1
 80004c4:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 80004c8:	d26c      	bcs.n	80005a4 <__udivmoddi4+0x2b4>
 80004ca:	458e      	cmp	lr, r1
 80004cc:	d96a      	bls.n	80005a4 <__udivmoddi4+0x2b4>
 80004ce:	3802      	subs	r0, #2
 80004d0:	4461      	add	r1, ip
 80004d2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004d6:	fba0 9402 	umull	r9, r4, r0, r2
 80004da:	eba1 010e 	sub.w	r1, r1, lr
 80004de:	42a1      	cmp	r1, r4
 80004e0:	46c8      	mov	r8, r9
 80004e2:	46a6      	mov	lr, r4
 80004e4:	d356      	bcc.n	8000594 <__udivmoddi4+0x2a4>
 80004e6:	d053      	beq.n	8000590 <__udivmoddi4+0x2a0>
 80004e8:	b15d      	cbz	r5, 8000502 <__udivmoddi4+0x212>
 80004ea:	ebb3 0208 	subs.w	r2, r3, r8
 80004ee:	eb61 010e 	sbc.w	r1, r1, lr
 80004f2:	fa01 f707 	lsl.w	r7, r1, r7
 80004f6:	fa22 f306 	lsr.w	r3, r2, r6
 80004fa:	40f1      	lsrs	r1, r6
 80004fc:	431f      	orrs	r7, r3
 80004fe:	e9c5 7100 	strd	r7, r1, [r5]
 8000502:	2600      	movs	r6, #0
 8000504:	4631      	mov	r1, r6
 8000506:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800050a:	f1c2 0320 	rsb	r3, r2, #32
 800050e:	40d8      	lsrs	r0, r3
 8000510:	fa0c fc02 	lsl.w	ip, ip, r2
 8000514:	fa21 f303 	lsr.w	r3, r1, r3
 8000518:	4091      	lsls	r1, r2
 800051a:	4301      	orrs	r1, r0
 800051c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000520:	fa1f fe8c 	uxth.w	lr, ip
 8000524:	fbb3 f0f7 	udiv	r0, r3, r7
 8000528:	fb07 3610 	mls	r6, r7, r0, r3
 800052c:	0c0b      	lsrs	r3, r1, #16
 800052e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000532:	fb00 f60e 	mul.w	r6, r0, lr
 8000536:	429e      	cmp	r6, r3
 8000538:	fa04 f402 	lsl.w	r4, r4, r2
 800053c:	d908      	bls.n	8000550 <__udivmoddi4+0x260>
 800053e:	eb1c 0303 	adds.w	r3, ip, r3
 8000542:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000546:	d22f      	bcs.n	80005a8 <__udivmoddi4+0x2b8>
 8000548:	429e      	cmp	r6, r3
 800054a:	d92d      	bls.n	80005a8 <__udivmoddi4+0x2b8>
 800054c:	3802      	subs	r0, #2
 800054e:	4463      	add	r3, ip
 8000550:	1b9b      	subs	r3, r3, r6
 8000552:	b289      	uxth	r1, r1
 8000554:	fbb3 f6f7 	udiv	r6, r3, r7
 8000558:	fb07 3316 	mls	r3, r7, r6, r3
 800055c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000560:	fb06 f30e 	mul.w	r3, r6, lr
 8000564:	428b      	cmp	r3, r1
 8000566:	d908      	bls.n	800057a <__udivmoddi4+0x28a>
 8000568:	eb1c 0101 	adds.w	r1, ip, r1
 800056c:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000570:	d216      	bcs.n	80005a0 <__udivmoddi4+0x2b0>
 8000572:	428b      	cmp	r3, r1
 8000574:	d914      	bls.n	80005a0 <__udivmoddi4+0x2b0>
 8000576:	3e02      	subs	r6, #2
 8000578:	4461      	add	r1, ip
 800057a:	1ac9      	subs	r1, r1, r3
 800057c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000580:	e738      	b.n	80003f4 <__udivmoddi4+0x104>
 8000582:	462e      	mov	r6, r5
 8000584:	4628      	mov	r0, r5
 8000586:	e705      	b.n	8000394 <__udivmoddi4+0xa4>
 8000588:	4606      	mov	r6, r0
 800058a:	e6e3      	b.n	8000354 <__udivmoddi4+0x64>
 800058c:	4618      	mov	r0, r3
 800058e:	e6f8      	b.n	8000382 <__udivmoddi4+0x92>
 8000590:	454b      	cmp	r3, r9
 8000592:	d2a9      	bcs.n	80004e8 <__udivmoddi4+0x1f8>
 8000594:	ebb9 0802 	subs.w	r8, r9, r2
 8000598:	eb64 0e0c 	sbc.w	lr, r4, ip
 800059c:	3801      	subs	r0, #1
 800059e:	e7a3      	b.n	80004e8 <__udivmoddi4+0x1f8>
 80005a0:	4646      	mov	r6, r8
 80005a2:	e7ea      	b.n	800057a <__udivmoddi4+0x28a>
 80005a4:	4620      	mov	r0, r4
 80005a6:	e794      	b.n	80004d2 <__udivmoddi4+0x1e2>
 80005a8:	4640      	mov	r0, r8
 80005aa:	e7d1      	b.n	8000550 <__udivmoddi4+0x260>
 80005ac:	46d0      	mov	r8, sl
 80005ae:	e77b      	b.n	80004a8 <__udivmoddi4+0x1b8>
 80005b0:	3b02      	subs	r3, #2
 80005b2:	4461      	add	r1, ip
 80005b4:	e732      	b.n	800041c <__udivmoddi4+0x12c>
 80005b6:	4630      	mov	r0, r6
 80005b8:	e709      	b.n	80003ce <__udivmoddi4+0xde>
 80005ba:	4464      	add	r4, ip
 80005bc:	3802      	subs	r0, #2
 80005be:	e742      	b.n	8000446 <__udivmoddi4+0x156>

080005c0 <__aeabi_idiv0>:
 80005c0:	4770      	bx	lr
 80005c2:	bf00      	nop

080005c4 <ms5611ReadShort>:

#include "main.h"
#include "MS5611.h"

short ms5611ReadShort(MS5611TypeDef *MS5611, unsigned char address)
{
 80005c4:	b590      	push	{r4, r7, lr}
 80005c6:	b087      	sub	sp, #28
 80005c8:	af04      	add	r7, sp, #16
 80005ca:	6078      	str	r0, [r7, #4]
 80005cc:	460b      	mov	r3, r1
 80005ce:	70fb      	strb	r3, [r7, #3]
	if (HAL_I2C_Mem_Read(MS5611->hi2c, MS5611->address << 1, address, 1, &MS5611->buf[0], 2, HAL_MAX_DELAY) != HAL_OK) {
 80005d0:	687b      	ldr	r3, [r7, #4]
 80005d2:	6818      	ldr	r0, [r3, #0]
 80005d4:	687b      	ldr	r3, [r7, #4]
 80005d6:	791b      	ldrb	r3, [r3, #4]
 80005d8:	b29b      	uxth	r3, r3
 80005da:	005b      	lsls	r3, r3, #1
 80005dc:	b299      	uxth	r1, r3
 80005de:	78fb      	ldrb	r3, [r7, #3]
 80005e0:	b29a      	uxth	r2, r3
 80005e2:	687b      	ldr	r3, [r7, #4]
 80005e4:	3312      	adds	r3, #18
 80005e6:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 80005ea:	9402      	str	r4, [sp, #8]
 80005ec:	2402      	movs	r4, #2
 80005ee:	9401      	str	r4, [sp, #4]
 80005f0:	9300      	str	r3, [sp, #0]
 80005f2:	2301      	movs	r3, #1
 80005f4:	f001 fcca 	bl	8001f8c <HAL_I2C_Mem_Read>
 80005f8:	4603      	mov	r3, r0
 80005fa:	2b00      	cmp	r3, #0
 80005fc:	d001      	beq.n	8000602 <ms5611ReadShort+0x3e>
	  Error_Handler();
 80005fe:	f000 fdfd 	bl	80011fc <Error_Handler>
	}

	return (MS5611->buf[0] << 8) | MS5611->buf[1];
 8000602:	687b      	ldr	r3, [r7, #4]
 8000604:	7c9b      	ldrb	r3, [r3, #18]
 8000606:	021b      	lsls	r3, r3, #8
 8000608:	b21a      	sxth	r2, r3
 800060a:	687b      	ldr	r3, [r7, #4]
 800060c:	7cdb      	ldrb	r3, [r3, #19]
 800060e:	b21b      	sxth	r3, r3
 8000610:	4313      	orrs	r3, r2
 8000612:	b21b      	sxth	r3, r3
}
 8000614:	4618      	mov	r0, r3
 8000616:	370c      	adds	r7, #12
 8000618:	46bd      	mov	sp, r7
 800061a:	bd90      	pop	{r4, r7, pc}

0800061c <ms5611ReadLong>:

unsigned long ms5611ReadLong(MS5611TypeDef *MS5611, unsigned char address)
{
 800061c:	b590      	push	{r4, r7, lr}
 800061e:	b087      	sub	sp, #28
 8000620:	af04      	add	r7, sp, #16
 8000622:	6078      	str	r0, [r7, #4]
 8000624:	460b      	mov	r3, r1
 8000626:	70fb      	strb	r3, [r7, #3]
	if (HAL_I2C_Mem_Read(MS5611->hi2c, MS5611->address << 1, address, 1, &MS5611->buf[0], 3, HAL_MAX_DELAY) != HAL_OK) {
 8000628:	687b      	ldr	r3, [r7, #4]
 800062a:	6818      	ldr	r0, [r3, #0]
 800062c:	687b      	ldr	r3, [r7, #4]
 800062e:	791b      	ldrb	r3, [r3, #4]
 8000630:	b29b      	uxth	r3, r3
 8000632:	005b      	lsls	r3, r3, #1
 8000634:	b299      	uxth	r1, r3
 8000636:	78fb      	ldrb	r3, [r7, #3]
 8000638:	b29a      	uxth	r2, r3
 800063a:	687b      	ldr	r3, [r7, #4]
 800063c:	3312      	adds	r3, #18
 800063e:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8000642:	9402      	str	r4, [sp, #8]
 8000644:	2403      	movs	r4, #3
 8000646:	9401      	str	r4, [sp, #4]
 8000648:	9300      	str	r3, [sp, #0]
 800064a:	2301      	movs	r3, #1
 800064c:	f001 fc9e 	bl	8001f8c <HAL_I2C_Mem_Read>
 8000650:	4603      	mov	r3, r0
 8000652:	2b00      	cmp	r3, #0
 8000654:	d001      	beq.n	800065a <ms5611ReadLong+0x3e>
		Error_Handler();
 8000656:	f000 fdd1 	bl	80011fc <Error_Handler>
	}

	return (MS5611->buf[0] << 16) | (MS5611->buf[1] << 8) | MS5611->buf[2];
 800065a:	687b      	ldr	r3, [r7, #4]
 800065c:	7c9b      	ldrb	r3, [r3, #18]
 800065e:	041a      	lsls	r2, r3, #16
 8000660:	687b      	ldr	r3, [r7, #4]
 8000662:	7cdb      	ldrb	r3, [r3, #19]
 8000664:	021b      	lsls	r3, r3, #8
 8000666:	4313      	orrs	r3, r2
 8000668:	687a      	ldr	r2, [r7, #4]
 800066a:	7d12      	ldrb	r2, [r2, #20]
 800066c:	4313      	orrs	r3, r2
}
 800066e:	4618      	mov	r0, r3
 8000670:	370c      	adds	r7, #12
 8000672:	46bd      	mov	sp, r7
 8000674:	bd90      	pop	{r4, r7, pc}

08000676 <ms5611WriteByte>:

void ms5611WriteByte(MS5611TypeDef *MS5611, unsigned char data)
{
 8000676:	b580      	push	{r7, lr}
 8000678:	b084      	sub	sp, #16
 800067a:	af02      	add	r7, sp, #8
 800067c:	6078      	str	r0, [r7, #4]
 800067e:	460b      	mov	r3, r1
 8000680:	70fb      	strb	r3, [r7, #3]
	MS5611->buf[0] = data;
 8000682:	687b      	ldr	r3, [r7, #4]
 8000684:	78fa      	ldrb	r2, [r7, #3]
 8000686:	749a      	strb	r2, [r3, #18]
	if (HAL_I2C_Master_Transmit(MS5611->hi2c, MS5611->address << 1, &MS5611->buf[0], 1, HAL_MAX_DELAY) != HAL_OK) {
 8000688:	687b      	ldr	r3, [r7, #4]
 800068a:	6818      	ldr	r0, [r3, #0]
 800068c:	687b      	ldr	r3, [r7, #4]
 800068e:	791b      	ldrb	r3, [r3, #4]
 8000690:	b29b      	uxth	r3, r3
 8000692:	005b      	lsls	r3, r3, #1
 8000694:	b299      	uxth	r1, r3
 8000696:	687b      	ldr	r3, [r7, #4]
 8000698:	f103 0212 	add.w	r2, r3, #18
 800069c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80006a0:	9300      	str	r3, [sp, #0]
 80006a2:	2301      	movs	r3, #1
 80006a4:	f001 fb5a 	bl	8001d5c <HAL_I2C_Master_Transmit>
 80006a8:	4603      	mov	r3, r0
 80006aa:	2b00      	cmp	r3, #0
 80006ac:	d001      	beq.n	80006b2 <ms5611WriteByte+0x3c>
	        Error_Handler();
 80006ae:	f000 fda5 	bl	80011fc <Error_Handler>
	}
}
 80006b2:	bf00      	nop
 80006b4:	3708      	adds	r7, #8
 80006b6:	46bd      	mov	sp, r7
 80006b8:	bd80      	pop	{r7, pc}

080006ba <MS5611_Init>:


void MS5611_Init(MS5611TypeDef *MS5611, I2C_HandleTypeDef *hi2c, uint8_t address, uint8_t OSR) {
 80006ba:	b580      	push	{r7, lr}
 80006bc:	b084      	sub	sp, #16
 80006be:	af00      	add	r7, sp, #0
 80006c0:	60f8      	str	r0, [r7, #12]
 80006c2:	60b9      	str	r1, [r7, #8]
 80006c4:	4611      	mov	r1, r2
 80006c6:	461a      	mov	r2, r3
 80006c8:	460b      	mov	r3, r1
 80006ca:	71fb      	strb	r3, [r7, #7]
 80006cc:	4613      	mov	r3, r2
 80006ce:	71bb      	strb	r3, [r7, #6]
	MS5611->hi2c = hi2c;
 80006d0:	68fb      	ldr	r3, [r7, #12]
 80006d2:	68ba      	ldr	r2, [r7, #8]
 80006d4:	601a      	str	r2, [r3, #0]
	MS5611->address = address;
 80006d6:	68fb      	ldr	r3, [r7, #12]
 80006d8:	79fa      	ldrb	r2, [r7, #7]
 80006da:	711a      	strb	r2, [r3, #4]
	MS5611->OSR = OSR;
 80006dc:	68fb      	ldr	r3, [r7, #12]
 80006de:	79ba      	ldrb	r2, [r7, #6]
 80006e0:	715a      	strb	r2, [r3, #5]

	// Reset
	ms5611WriteByte(MS5611, 0x1E);
 80006e2:	211e      	movs	r1, #30
 80006e4:	68f8      	ldr	r0, [r7, #12]
 80006e6:	f7ff ffc6 	bl	8000676 <ms5611WriteByte>

	HAL_Delay(2);
 80006ea:	2002      	movs	r0, #2
 80006ec:	f000 fffa 	bl	80016e4 <HAL_Delay>

	// Read calibration data
	MS5611->C1 = ms5611ReadShort(MS5611, 0xA2);
 80006f0:	21a2      	movs	r1, #162	; 0xa2
 80006f2:	68f8      	ldr	r0, [r7, #12]
 80006f4:	f7ff ff66 	bl	80005c4 <ms5611ReadShort>
 80006f8:	4603      	mov	r3, r0
 80006fa:	b29a      	uxth	r2, r3
 80006fc:	68fb      	ldr	r3, [r7, #12]
 80006fe:	80da      	strh	r2, [r3, #6]
	MS5611->C2 = ms5611ReadShort(MS5611, 0xA4);
 8000700:	21a4      	movs	r1, #164	; 0xa4
 8000702:	68f8      	ldr	r0, [r7, #12]
 8000704:	f7ff ff5e 	bl	80005c4 <ms5611ReadShort>
 8000708:	4603      	mov	r3, r0
 800070a:	b29a      	uxth	r2, r3
 800070c:	68fb      	ldr	r3, [r7, #12]
 800070e:	811a      	strh	r2, [r3, #8]
	MS5611->C3 = ms5611ReadShort(MS5611, 0xA6);
 8000710:	21a6      	movs	r1, #166	; 0xa6
 8000712:	68f8      	ldr	r0, [r7, #12]
 8000714:	f7ff ff56 	bl	80005c4 <ms5611ReadShort>
 8000718:	4603      	mov	r3, r0
 800071a:	b29a      	uxth	r2, r3
 800071c:	68fb      	ldr	r3, [r7, #12]
 800071e:	815a      	strh	r2, [r3, #10]
	MS5611->C4 = ms5611ReadShort(MS5611, 0xA8);
 8000720:	21a8      	movs	r1, #168	; 0xa8
 8000722:	68f8      	ldr	r0, [r7, #12]
 8000724:	f7ff ff4e 	bl	80005c4 <ms5611ReadShort>
 8000728:	4603      	mov	r3, r0
 800072a:	b29a      	uxth	r2, r3
 800072c:	68fb      	ldr	r3, [r7, #12]
 800072e:	819a      	strh	r2, [r3, #12]
	MS5611->C5 = ms5611ReadShort(MS5611, 0xAA);
 8000730:	21aa      	movs	r1, #170	; 0xaa
 8000732:	68f8      	ldr	r0, [r7, #12]
 8000734:	f7ff ff46 	bl	80005c4 <ms5611ReadShort>
 8000738:	4603      	mov	r3, r0
 800073a:	b29a      	uxth	r2, r3
 800073c:	68fb      	ldr	r3, [r7, #12]
 800073e:	81da      	strh	r2, [r3, #14]
	MS5611->C6 = ms5611ReadShort(MS5611, 0xAC);
 8000740:	21ac      	movs	r1, #172	; 0xac
 8000742:	68f8      	ldr	r0, [r7, #12]
 8000744:	f7ff ff3e 	bl	80005c4 <ms5611ReadShort>
 8000748:	4603      	mov	r3, r0
 800074a:	b29a      	uxth	r2, r3
 800074c:	68fb      	ldr	r3, [r7, #12]
 800074e:	821a      	strh	r2, [r3, #16]
}
 8000750:	bf00      	nop
 8000752:	3710      	adds	r7, #16
 8000754:	46bd      	mov	sp, r7
 8000756:	bd80      	pop	{r7, pc}

08000758 <MS5611_Convert>:

void MS5611_Convert(MS5611TypeDef *MS5611, long* temperature, long* pressure) {
 8000758:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800075c:	b0f0      	sub	sp, #448	; 0x1c0
 800075e:	af00      	add	r7, sp, #0
 8000760:	f8c7 0184 	str.w	r0, [r7, #388]	; 0x184
 8000764:	f8c7 1180 	str.w	r1, [r7, #384]	; 0x180
 8000768:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
	unsigned long D1, D2;
	long dT, TEMP;
	long long OFF, SENS, OFF2, SENS2, T2;

	// Start Pressure conversion
	ms5611WriteByte(MS5611, 0x40 + MS5611->OSR * 2);
 800076c:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8000770:	795b      	ldrb	r3, [r3, #5]
 8000772:	3320      	adds	r3, #32
 8000774:	b2db      	uxtb	r3, r3
 8000776:	005b      	lsls	r3, r3, #1
 8000778:	b2db      	uxtb	r3, r3
 800077a:	4619      	mov	r1, r3
 800077c:	f8d7 0184 	ldr.w	r0, [r7, #388]	; 0x184
 8000780:	f7ff ff79 	bl	8000676 <ms5611WriteByte>
	HAL_Delay(1 + MS5611->OSR * 2);
 8000784:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8000788:	795b      	ldrb	r3, [r3, #5]
 800078a:	005b      	lsls	r3, r3, #1
 800078c:	3301      	adds	r3, #1
 800078e:	4618      	mov	r0, r3
 8000790:	f000 ffa8 	bl	80016e4 <HAL_Delay>
	// Read Pressure data
	D1 = ms5611ReadLong(MS5611, 0x00);
 8000794:	2100      	movs	r1, #0
 8000796:	f8d7 0184 	ldr.w	r0, [r7, #388]	; 0x184
 800079a:	f7ff ff3f 	bl	800061c <ms5611ReadLong>
 800079e:	f8c7 01a4 	str.w	r0, [r7, #420]	; 0x1a4

	// Start Temperature conversion
	ms5611WriteByte(MS5611, 0x50 + MS5611->OSR * 2);
 80007a2:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 80007a6:	795b      	ldrb	r3, [r3, #5]
 80007a8:	3328      	adds	r3, #40	; 0x28
 80007aa:	b2db      	uxtb	r3, r3
 80007ac:	005b      	lsls	r3, r3, #1
 80007ae:	b2db      	uxtb	r3, r3
 80007b0:	4619      	mov	r1, r3
 80007b2:	f8d7 0184 	ldr.w	r0, [r7, #388]	; 0x184
 80007b6:	f7ff ff5e 	bl	8000676 <ms5611WriteByte>
	HAL_Delay(1 + MS5611->OSR * 2);
 80007ba:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 80007be:	795b      	ldrb	r3, [r3, #5]
 80007c0:	005b      	lsls	r3, r3, #1
 80007c2:	3301      	adds	r3, #1
 80007c4:	4618      	mov	r0, r3
 80007c6:	f000 ff8d 	bl	80016e4 <HAL_Delay>
	// Read Temperature data
	D2 = ms5611ReadLong(MS5611, 0x00);
 80007ca:	2100      	movs	r1, #0
 80007cc:	f8d7 0184 	ldr.w	r0, [r7, #388]	; 0x184
 80007d0:	f7ff ff24 	bl	800061c <ms5611ReadLong>
 80007d4:	f8c7 01a0 	str.w	r0, [r7, #416]	; 0x1a0

	dT = D2 - (MS5611->C5 << 8);
 80007d8:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 80007dc:	89db      	ldrh	r3, [r3, #14]
 80007de:	021b      	lsls	r3, r3, #8
 80007e0:	461a      	mov	r2, r3
 80007e2:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 80007e6:	1a9b      	subs	r3, r3, r2
 80007e8:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
	TEMP = 2000 + (((long long)dT * (long long)MS5611->C6) >> 23);
 80007ec:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 80007f0:	17da      	asrs	r2, r3, #31
 80007f2:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
 80007f6:	f8c7 213c 	str.w	r2, [r7, #316]	; 0x13c
 80007fa:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 80007fe:	8a1b      	ldrh	r3, [r3, #16]
 8000800:	b29b      	uxth	r3, r3
 8000802:	2200      	movs	r2, #0
 8000804:	469a      	mov	sl, r3
 8000806:	4693      	mov	fp, r2
 8000808:	e9d7 014e 	ldrd	r0, r1, [r7, #312]	; 0x138
 800080c:	460b      	mov	r3, r1
 800080e:	fb0a f203 	mul.w	r2, sl, r3
 8000812:	4603      	mov	r3, r0
 8000814:	fb03 f30b 	mul.w	r3, r3, fp
 8000818:	4413      	add	r3, r2
 800081a:	4602      	mov	r2, r0
 800081c:	fba2 450a 	umull	r4, r5, r2, sl
 8000820:	442b      	add	r3, r5
 8000822:	461d      	mov	r5, r3
 8000824:	f04f 0200 	mov.w	r2, #0
 8000828:	f04f 0300 	mov.w	r3, #0
 800082c:	0de2      	lsrs	r2, r4, #23
 800082e:	ea42 2245 	orr.w	r2, r2, r5, lsl #9
 8000832:	15eb      	asrs	r3, r5, #23
 8000834:	4613      	mov	r3, r2
 8000836:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 800083a:	f8c7 3198 	str.w	r3, [r7, #408]	; 0x198
	OFF = ((long long)MS5611->C2 << 16) + (((long long)MS5611->C4 * (long long)dT) >> 7);
 800083e:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8000842:	891b      	ldrh	r3, [r3, #8]
 8000844:	b29b      	uxth	r3, r3
 8000846:	2200      	movs	r2, #0
 8000848:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
 800084c:	f8c7 2134 	str.w	r2, [r7, #308]	; 0x134
 8000850:	e9d7 124c 	ldrd	r1, r2, [r7, #304]	; 0x130
 8000854:	460b      	mov	r3, r1
 8000856:	0c1b      	lsrs	r3, r3, #16
 8000858:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 800085c:	460b      	mov	r3, r1
 800085e:	041b      	lsls	r3, r3, #16
 8000860:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8000864:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8000868:	899b      	ldrh	r3, [r3, #12]
 800086a:	b29b      	uxth	r3, r3
 800086c:	2200      	movs	r2, #0
 800086e:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8000872:	f8c7 2124 	str.w	r2, [r7, #292]	; 0x124
 8000876:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 800087a:	17da      	asrs	r2, r3, #31
 800087c:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 8000880:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 8000884:	e9d7 4548 	ldrd	r4, r5, [r7, #288]	; 0x120
 8000888:	462b      	mov	r3, r5
 800088a:	e9d7 ab46 	ldrd	sl, fp, [r7, #280]	; 0x118
 800088e:	4652      	mov	r2, sl
 8000890:	fb02 f203 	mul.w	r2, r2, r3
 8000894:	465b      	mov	r3, fp
 8000896:	4621      	mov	r1, r4
 8000898:	fb01 f303 	mul.w	r3, r1, r3
 800089c:	4413      	add	r3, r2
 800089e:	4622      	mov	r2, r4
 80008a0:	4651      	mov	r1, sl
 80008a2:	fba2 8901 	umull	r8, r9, r2, r1
 80008a6:	444b      	add	r3, r9
 80008a8:	4699      	mov	r9, r3
 80008aa:	f04f 0200 	mov.w	r2, #0
 80008ae:	f04f 0300 	mov.w	r3, #0
 80008b2:	ea4f 12d8 	mov.w	r2, r8, lsr #7
 80008b6:	ea42 6249 	orr.w	r2, r2, r9, lsl #25
 80008ba:	ea4f 13e9 	mov.w	r3, r9, asr #7
 80008be:	e9d7 454a 	ldrd	r4, r5, [r7, #296]	; 0x128
 80008c2:	4621      	mov	r1, r4
 80008c4:	1889      	adds	r1, r1, r2
 80008c6:	63b9      	str	r1, [r7, #56]	; 0x38
 80008c8:	4629      	mov	r1, r5
 80008ca:	eb43 0101 	adc.w	r1, r3, r1
 80008ce:	63f9      	str	r1, [r7, #60]	; 0x3c
 80008d0:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	; 0x38
 80008d4:	e9c7 3464 	strd	r3, r4, [r7, #400]	; 0x190
	SENS = ((long long)MS5611->C1 << 15 ) + (((long long)MS5611->C3 * (long long)dT ) >> 8);
 80008d8:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 80008dc:	88db      	ldrh	r3, [r3, #6]
 80008de:	b29b      	uxth	r3, r3
 80008e0:	2200      	movs	r2, #0
 80008e2:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 80008e6:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
 80008ea:	f04f 0000 	mov.w	r0, #0
 80008ee:	f04f 0100 	mov.w	r1, #0
 80008f2:	e9d7 4544 	ldrd	r4, r5, [r7, #272]	; 0x110
 80008f6:	462b      	mov	r3, r5
 80008f8:	03d9      	lsls	r1, r3, #15
 80008fa:	4623      	mov	r3, r4
 80008fc:	ea41 4153 	orr.w	r1, r1, r3, lsr #17
 8000900:	4623      	mov	r3, r4
 8000902:	03d8      	lsls	r0, r3, #15
 8000904:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8000908:	895b      	ldrh	r3, [r3, #10]
 800090a:	b29b      	uxth	r3, r3
 800090c:	2200      	movs	r2, #0
 800090e:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8000912:	f8c7 210c 	str.w	r2, [r7, #268]	; 0x10c
 8000916:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 800091a:	17da      	asrs	r2, r3, #31
 800091c:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8000920:	f8c7 2104 	str.w	r2, [r7, #260]	; 0x104
 8000924:	e9d7 8942 	ldrd	r8, r9, [r7, #264]	; 0x108
 8000928:	464b      	mov	r3, r9
 800092a:	e9d7 ab40 	ldrd	sl, fp, [r7, #256]	; 0x100
 800092e:	4652      	mov	r2, sl
 8000930:	fb02 f203 	mul.w	r2, r2, r3
 8000934:	465b      	mov	r3, fp
 8000936:	4644      	mov	r4, r8
 8000938:	fb04 f303 	mul.w	r3, r4, r3
 800093c:	4413      	add	r3, r2
 800093e:	4642      	mov	r2, r8
 8000940:	4654      	mov	r4, sl
 8000942:	fba2 4204 	umull	r4, r2, r2, r4
 8000946:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
 800094a:	4622      	mov	r2, r4
 800094c:	f8c7 2170 	str.w	r2, [r7, #368]	; 0x170
 8000950:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8000954:	4413      	add	r3, r2
 8000956:	f8c7 3174 	str.w	r3, [r7, #372]	; 0x174
 800095a:	f04f 0200 	mov.w	r2, #0
 800095e:	f04f 0300 	mov.w	r3, #0
 8000962:	e9d7 895c 	ldrd	r8, r9, [r7, #368]	; 0x170
 8000966:	4644      	mov	r4, r8
 8000968:	0a22      	lsrs	r2, r4, #8
 800096a:	464c      	mov	r4, r9
 800096c:	ea42 6204 	orr.w	r2, r2, r4, lsl #24
 8000970:	464c      	mov	r4, r9
 8000972:	1223      	asrs	r3, r4, #8
 8000974:	1884      	adds	r4, r0, r2
 8000976:	633c      	str	r4, [r7, #48]	; 0x30
 8000978:	eb41 0303 	adc.w	r3, r1, r3
 800097c:	637b      	str	r3, [r7, #52]	; 0x34
 800097e:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
 8000982:	e9c7 3462 	strd	r3, r4, [r7, #392]	; 0x188

	if (TEMP >= 2000) {
 8000986:	f8d7 3198 	ldr.w	r3, [r7, #408]	; 0x198
 800098a:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800098e:	db12      	blt.n	80009b6 <MS5611_Convert+0x25e>
		T2 = 0;
 8000990:	f04f 0200 	mov.w	r2, #0
 8000994:	f04f 0300 	mov.w	r3, #0
 8000998:	e9c7 236a 	strd	r2, r3, [r7, #424]	; 0x1a8
		OFF2 = 0;
 800099c:	f04f 0200 	mov.w	r2, #0
 80009a0:	f04f 0300 	mov.w	r3, #0
 80009a4:	e9c7 236e 	strd	r2, r3, [r7, #440]	; 0x1b8
		SENS2 = 0;
 80009a8:	f04f 0200 	mov.w	r2, #0
 80009ac:	f04f 0300 	mov.w	r3, #0
 80009b0:	e9c7 236c 	strd	r2, r3, [r7, #432]	; 0x1b0
 80009b4:	e1f2      	b.n	8000d9c <MS5611_Convert+0x644>
	}
	else if (TEMP < 2000) {
 80009b6:	f8d7 3198 	ldr.w	r3, [r7, #408]	; 0x198
 80009ba:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80009be:	f280 81ed 	bge.w	8000d9c <MS5611_Convert+0x644>
		T2 = (((long long)dT * (long long)dT) >> 31);
 80009c2:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 80009c6:	17da      	asrs	r2, r3, #31
 80009c8:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 80009cc:	f8c7 20fc 	str.w	r2, [r7, #252]	; 0xfc
 80009d0:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 80009d4:	17da      	asrs	r2, r3, #31
 80009d6:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 80009da:	f8c7 20f4 	str.w	r2, [r7, #244]	; 0xf4
 80009de:	e9d7 453e 	ldrd	r4, r5, [r7, #248]	; 0xf8
 80009e2:	462b      	mov	r3, r5
 80009e4:	e9d7 893c 	ldrd	r8, r9, [r7, #240]	; 0xf0
 80009e8:	4642      	mov	r2, r8
 80009ea:	fb02 f203 	mul.w	r2, r2, r3
 80009ee:	464b      	mov	r3, r9
 80009f0:	4621      	mov	r1, r4
 80009f2:	fb01 f303 	mul.w	r3, r1, r3
 80009f6:	4413      	add	r3, r2
 80009f8:	4622      	mov	r2, r4
 80009fa:	4641      	mov	r1, r8
 80009fc:	fba2 1201 	umull	r1, r2, r2, r1
 8000a00:	f8c7 216c 	str.w	r2, [r7, #364]	; 0x16c
 8000a04:	460a      	mov	r2, r1
 8000a06:	f8c7 2168 	str.w	r2, [r7, #360]	; 0x168
 8000a0a:	f8d7 216c 	ldr.w	r2, [r7, #364]	; 0x16c
 8000a0e:	4413      	add	r3, r2
 8000a10:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
 8000a14:	f04f 0200 	mov.w	r2, #0
 8000a18:	f04f 0300 	mov.w	r3, #0
 8000a1c:	e9d7 455a 	ldrd	r4, r5, [r7, #360]	; 0x168
 8000a20:	4621      	mov	r1, r4
 8000a22:	0fca      	lsrs	r2, r1, #31
 8000a24:	4629      	mov	r1, r5
 8000a26:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
 8000a2a:	4629      	mov	r1, r5
 8000a2c:	17cb      	asrs	r3, r1, #31
 8000a2e:	e9c7 236a 	strd	r2, r3, [r7, #424]	; 0x1a8
		OFF2 = 5 * (((long long)TEMP - 2000) * ((long long)TEMP - 2000)) >> 1;
 8000a32:	f8d7 3198 	ldr.w	r3, [r7, #408]	; 0x198
 8000a36:	17da      	asrs	r2, r3, #31
 8000a38:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8000a3c:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8000a40:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	; 0xe8
 8000a44:	460b      	mov	r3, r1
 8000a46:	f5b3 63fa 	subs.w	r3, r3, #2000	; 0x7d0
 8000a4a:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8000a4e:	4613      	mov	r3, r2
 8000a50:	f143 33ff 	adc.w	r3, r3, #4294967295	; 0xffffffff
 8000a54:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8000a58:	f8d7 3198 	ldr.w	r3, [r7, #408]	; 0x198
 8000a5c:	17da      	asrs	r2, r3, #31
 8000a5e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8000a62:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8000a66:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8000a6a:	460b      	mov	r3, r1
 8000a6c:	f5b3 63fa 	subs.w	r3, r3, #2000	; 0x7d0
 8000a70:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8000a74:	4613      	mov	r3, r2
 8000a76:	f143 33ff 	adc.w	r3, r3, #4294967295	; 0xffffffff
 8000a7a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8000a7e:	e9d7 4538 	ldrd	r4, r5, [r7, #224]	; 0xe0
 8000a82:	462b      	mov	r3, r5
 8000a84:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8000a88:	4642      	mov	r2, r8
 8000a8a:	fb02 f203 	mul.w	r2, r2, r3
 8000a8e:	464b      	mov	r3, r9
 8000a90:	4621      	mov	r1, r4
 8000a92:	fb01 f303 	mul.w	r3, r1, r3
 8000a96:	4413      	add	r3, r2
 8000a98:	4622      	mov	r2, r4
 8000a9a:	4641      	mov	r1, r8
 8000a9c:	fba2 1201 	umull	r1, r2, r2, r1
 8000aa0:	f8c7 2164 	str.w	r2, [r7, #356]	; 0x164
 8000aa4:	460a      	mov	r2, r1
 8000aa6:	f8c7 2160 	str.w	r2, [r7, #352]	; 0x160
 8000aaa:	f8d7 2164 	ldr.w	r2, [r7, #356]	; 0x164
 8000aae:	4413      	add	r3, r2
 8000ab0:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
 8000ab4:	e9d7 4558 	ldrd	r4, r5, [r7, #352]	; 0x160
 8000ab8:	4622      	mov	r2, r4
 8000aba:	462b      	mov	r3, r5
 8000abc:	f04f 0000 	mov.w	r0, #0
 8000ac0:	f04f 0100 	mov.w	r1, #0
 8000ac4:	0099      	lsls	r1, r3, #2
 8000ac6:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 8000aca:	0090      	lsls	r0, r2, #2
 8000acc:	4602      	mov	r2, r0
 8000ace:	460b      	mov	r3, r1
 8000ad0:	4621      	mov	r1, r4
 8000ad2:	1851      	adds	r1, r2, r1
 8000ad4:	f8c7 10c8 	str.w	r1, [r7, #200]	; 0xc8
 8000ad8:	4629      	mov	r1, r5
 8000ada:	eb43 0101 	adc.w	r1, r3, r1
 8000ade:	f8c7 10cc 	str.w	r1, [r7, #204]	; 0xcc
 8000ae2:	f04f 0200 	mov.w	r2, #0
 8000ae6:	f04f 0300 	mov.w	r3, #0
 8000aea:	e9d7 4532 	ldrd	r4, r5, [r7, #200]	; 0xc8
 8000aee:	4621      	mov	r1, r4
 8000af0:	084a      	lsrs	r2, r1, #1
 8000af2:	4629      	mov	r1, r5
 8000af4:	ea42 72c1 	orr.w	r2, r2, r1, lsl #31
 8000af8:	4629      	mov	r1, r5
 8000afa:	104b      	asrs	r3, r1, #1
 8000afc:	e9c7 236e 	strd	r2, r3, [r7, #440]	; 0x1b8
		SENS2 = 5 * (((long long)TEMP - 2000) * ((long long)TEMP - 2000)) >> 2;
 8000b00:	f8d7 3198 	ldr.w	r3, [r7, #408]	; 0x198
 8000b04:	17da      	asrs	r2, r3, #31
 8000b06:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8000b0a:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8000b0e:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8000b12:	460b      	mov	r3, r1
 8000b14:	f5b3 63fa 	subs.w	r3, r3, #2000	; 0x7d0
 8000b18:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8000b1c:	4613      	mov	r3, r2
 8000b1e:	f143 33ff 	adc.w	r3, r3, #4294967295	; 0xffffffff
 8000b22:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8000b26:	f8d7 3198 	ldr.w	r3, [r7, #408]	; 0x198
 8000b2a:	17da      	asrs	r2, r3, #31
 8000b2c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8000b30:	f8c7 20b4 	str.w	r2, [r7, #180]	; 0xb4
 8000b34:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	; 0xb0
 8000b38:	460b      	mov	r3, r1
 8000b3a:	f5b3 63fa 	subs.w	r3, r3, #2000	; 0x7d0
 8000b3e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8000b42:	4613      	mov	r3, r2
 8000b44:	f143 33ff 	adc.w	r3, r3, #4294967295	; 0xffffffff
 8000b48:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8000b4c:	e9d7 452e 	ldrd	r4, r5, [r7, #184]	; 0xb8
 8000b50:	462b      	mov	r3, r5
 8000b52:	e9d7 892a 	ldrd	r8, r9, [r7, #168]	; 0xa8
 8000b56:	4642      	mov	r2, r8
 8000b58:	fb02 f203 	mul.w	r2, r2, r3
 8000b5c:	464b      	mov	r3, r9
 8000b5e:	4621      	mov	r1, r4
 8000b60:	fb01 f303 	mul.w	r3, r1, r3
 8000b64:	4413      	add	r3, r2
 8000b66:	4622      	mov	r2, r4
 8000b68:	4641      	mov	r1, r8
 8000b6a:	fba2 1201 	umull	r1, r2, r2, r1
 8000b6e:	f8c7 215c 	str.w	r2, [r7, #348]	; 0x15c
 8000b72:	460a      	mov	r2, r1
 8000b74:	f8c7 2158 	str.w	r2, [r7, #344]	; 0x158
 8000b78:	f8d7 215c 	ldr.w	r2, [r7, #348]	; 0x15c
 8000b7c:	4413      	add	r3, r2
 8000b7e:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
 8000b82:	e9d7 4556 	ldrd	r4, r5, [r7, #344]	; 0x158
 8000b86:	4622      	mov	r2, r4
 8000b88:	462b      	mov	r3, r5
 8000b8a:	f04f 0000 	mov.w	r0, #0
 8000b8e:	f04f 0100 	mov.w	r1, #0
 8000b92:	0099      	lsls	r1, r3, #2
 8000b94:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 8000b98:	0090      	lsls	r0, r2, #2
 8000b9a:	4602      	mov	r2, r0
 8000b9c:	460b      	mov	r3, r1
 8000b9e:	4621      	mov	r1, r4
 8000ba0:	1851      	adds	r1, r2, r1
 8000ba2:	f8c7 10a0 	str.w	r1, [r7, #160]	; 0xa0
 8000ba6:	4629      	mov	r1, r5
 8000ba8:	eb43 0101 	adc.w	r1, r3, r1
 8000bac:	f8c7 10a4 	str.w	r1, [r7, #164]	; 0xa4
 8000bb0:	f04f 0200 	mov.w	r2, #0
 8000bb4:	f04f 0300 	mov.w	r3, #0
 8000bb8:	e9d7 4528 	ldrd	r4, r5, [r7, #160]	; 0xa0
 8000bbc:	4621      	mov	r1, r4
 8000bbe:	088a      	lsrs	r2, r1, #2
 8000bc0:	4629      	mov	r1, r5
 8000bc2:	ea42 7281 	orr.w	r2, r2, r1, lsl #30
 8000bc6:	4629      	mov	r1, r5
 8000bc8:	108b      	asrs	r3, r1, #2
 8000bca:	e9c7 236c 	strd	r2, r3, [r7, #432]	; 0x1b0
		if (TEMP < -1500 ) {
 8000bce:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8000bd2:	4bae      	ldr	r3, [pc, #696]	; (8000e8c <MS5611_Convert+0x734>)
 8000bd4:	429a      	cmp	r2, r3
 8000bd6:	f280 80e1 	bge.w	8000d9c <MS5611_Convert+0x644>
			OFF2 = OFF2 + 7 * (((long long)TEMP + 1500) * ((long long)TEMP + 1500));
 8000bda:	f8d7 3198 	ldr.w	r3, [r7, #408]	; 0x198
 8000bde:	17da      	asrs	r2, r3, #31
 8000be0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8000be4:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8000be8:	f240 53dc 	movw	r3, #1500	; 0x5dc
 8000bec:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8000bf0:	4602      	mov	r2, r0
 8000bf2:	18d3      	adds	r3, r2, r3
 8000bf4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8000bf8:	460b      	mov	r3, r1
 8000bfa:	f143 0300 	adc.w	r3, r3, #0
 8000bfe:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8000c02:	f8d7 3198 	ldr.w	r3, [r7, #408]	; 0x198
 8000c06:	17da      	asrs	r2, r3, #31
 8000c08:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8000c0c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8000c10:	f240 53dc 	movw	r3, #1500	; 0x5dc
 8000c14:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	; 0x88
 8000c18:	4602      	mov	r2, r0
 8000c1a:	18d3      	adds	r3, r2, r3
 8000c1c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8000c20:	460b      	mov	r3, r1
 8000c22:	f143 0300 	adc.w	r3, r3, #0
 8000c26:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8000c2a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8000c2e:	462b      	mov	r3, r5
 8000c30:	e9d7 8920 	ldrd	r8, r9, [r7, #128]	; 0x80
 8000c34:	4642      	mov	r2, r8
 8000c36:	fb02 f203 	mul.w	r2, r2, r3
 8000c3a:	464b      	mov	r3, r9
 8000c3c:	4621      	mov	r1, r4
 8000c3e:	fb01 f303 	mul.w	r3, r1, r3
 8000c42:	4413      	add	r3, r2
 8000c44:	4622      	mov	r2, r4
 8000c46:	4641      	mov	r1, r8
 8000c48:	fba2 1201 	umull	r1, r2, r2, r1
 8000c4c:	f8c7 2154 	str.w	r2, [r7, #340]	; 0x154
 8000c50:	460a      	mov	r2, r1
 8000c52:	f8c7 2150 	str.w	r2, [r7, #336]	; 0x150
 8000c56:	f8d7 2154 	ldr.w	r2, [r7, #340]	; 0x154
 8000c5a:	4413      	add	r3, r2
 8000c5c:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8000c60:	e9d7 4554 	ldrd	r4, r5, [r7, #336]	; 0x150
 8000c64:	4622      	mov	r2, r4
 8000c66:	462b      	mov	r3, r5
 8000c68:	f04f 0000 	mov.w	r0, #0
 8000c6c:	f04f 0100 	mov.w	r1, #0
 8000c70:	00d9      	lsls	r1, r3, #3
 8000c72:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8000c76:	00d0      	lsls	r0, r2, #3
 8000c78:	4602      	mov	r2, r0
 8000c7a:	460b      	mov	r3, r1
 8000c7c:	4621      	mov	r1, r4
 8000c7e:	1a51      	subs	r1, r2, r1
 8000c80:	67b9      	str	r1, [r7, #120]	; 0x78
 8000c82:	4629      	mov	r1, r5
 8000c84:	eb63 0301 	sbc.w	r3, r3, r1
 8000c88:	67fb      	str	r3, [r7, #124]	; 0x7c
 8000c8a:	e9d7 236e 	ldrd	r2, r3, [r7, #440]	; 0x1b8
 8000c8e:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 8000c92:	4621      	mov	r1, r4
 8000c94:	1851      	adds	r1, r2, r1
 8000c96:	62b9      	str	r1, [r7, #40]	; 0x28
 8000c98:	4629      	mov	r1, r5
 8000c9a:	eb43 0101 	adc.w	r1, r3, r1
 8000c9e:	62f9      	str	r1, [r7, #44]	; 0x2c
 8000ca0:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	; 0x28
 8000ca4:	e9c7 346e 	strd	r3, r4, [r7, #440]	; 0x1b8
			SENS2 = SENS2 + ((11 *(((long long)TEMP + 1500) * ((long long)TEMP + 1500))) >> 1);
 8000ca8:	f8d7 3198 	ldr.w	r3, [r7, #408]	; 0x198
 8000cac:	17da      	asrs	r2, r3, #31
 8000cae:	673b      	str	r3, [r7, #112]	; 0x70
 8000cb0:	677a      	str	r2, [r7, #116]	; 0x74
 8000cb2:	f240 53dc 	movw	r3, #1500	; 0x5dc
 8000cb6:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 8000cba:	4602      	mov	r2, r0
 8000cbc:	18d3      	adds	r3, r2, r3
 8000cbe:	66bb      	str	r3, [r7, #104]	; 0x68
 8000cc0:	460b      	mov	r3, r1
 8000cc2:	f143 0300 	adc.w	r3, r3, #0
 8000cc6:	66fb      	str	r3, [r7, #108]	; 0x6c
 8000cc8:	f8d7 3198 	ldr.w	r3, [r7, #408]	; 0x198
 8000ccc:	17da      	asrs	r2, r3, #31
 8000cce:	663b      	str	r3, [r7, #96]	; 0x60
 8000cd0:	667a      	str	r2, [r7, #100]	; 0x64
 8000cd2:	f240 53dc 	movw	r3, #1500	; 0x5dc
 8000cd6:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8000cda:	4602      	mov	r2, r0
 8000cdc:	18d3      	adds	r3, r2, r3
 8000cde:	65bb      	str	r3, [r7, #88]	; 0x58
 8000ce0:	460b      	mov	r3, r1
 8000ce2:	f143 0300 	adc.w	r3, r3, #0
 8000ce6:	65fb      	str	r3, [r7, #92]	; 0x5c
 8000ce8:	e9d7 451a 	ldrd	r4, r5, [r7, #104]	; 0x68
 8000cec:	462b      	mov	r3, r5
 8000cee:	e9d7 8916 	ldrd	r8, r9, [r7, #88]	; 0x58
 8000cf2:	4642      	mov	r2, r8
 8000cf4:	fb02 f203 	mul.w	r2, r2, r3
 8000cf8:	464b      	mov	r3, r9
 8000cfa:	4621      	mov	r1, r4
 8000cfc:	fb01 f303 	mul.w	r3, r1, r3
 8000d00:	4413      	add	r3, r2
 8000d02:	4622      	mov	r2, r4
 8000d04:	4641      	mov	r1, r8
 8000d06:	fba2 1201 	umull	r1, r2, r2, r1
 8000d0a:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 8000d0e:	460a      	mov	r2, r1
 8000d10:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 8000d14:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 8000d18:	4413      	add	r3, r2
 8000d1a:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8000d1e:	e9d7 4552 	ldrd	r4, r5, [r7, #328]	; 0x148
 8000d22:	4622      	mov	r2, r4
 8000d24:	462b      	mov	r3, r5
 8000d26:	1891      	adds	r1, r2, r2
 8000d28:	6239      	str	r1, [r7, #32]
 8000d2a:	415b      	adcs	r3, r3
 8000d2c:	627b      	str	r3, [r7, #36]	; 0x24
 8000d2e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8000d32:	4621      	mov	r1, r4
 8000d34:	1851      	adds	r1, r2, r1
 8000d36:	61b9      	str	r1, [r7, #24]
 8000d38:	4629      	mov	r1, r5
 8000d3a:	414b      	adcs	r3, r1
 8000d3c:	61fb      	str	r3, [r7, #28]
 8000d3e:	f04f 0200 	mov.w	r2, #0
 8000d42:	f04f 0300 	mov.w	r3, #0
 8000d46:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 8000d4a:	4649      	mov	r1, r9
 8000d4c:	008b      	lsls	r3, r1, #2
 8000d4e:	4641      	mov	r1, r8
 8000d50:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8000d54:	4641      	mov	r1, r8
 8000d56:	008a      	lsls	r2, r1, #2
 8000d58:	4610      	mov	r0, r2
 8000d5a:	4619      	mov	r1, r3
 8000d5c:	4603      	mov	r3, r0
 8000d5e:	4622      	mov	r2, r4
 8000d60:	1a9b      	subs	r3, r3, r2
 8000d62:	653b      	str	r3, [r7, #80]	; 0x50
 8000d64:	460b      	mov	r3, r1
 8000d66:	462a      	mov	r2, r5
 8000d68:	eb63 0302 	sbc.w	r3, r3, r2
 8000d6c:	657b      	str	r3, [r7, #84]	; 0x54
 8000d6e:	f04f 0000 	mov.w	r0, #0
 8000d72:	f04f 0100 	mov.w	r1, #0
 8000d76:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	; 0x50
 8000d7a:	4623      	mov	r3, r4
 8000d7c:	0858      	lsrs	r0, r3, #1
 8000d7e:	462b      	mov	r3, r5
 8000d80:	ea40 70c3 	orr.w	r0, r0, r3, lsl #31
 8000d84:	462b      	mov	r3, r5
 8000d86:	1059      	asrs	r1, r3, #1
 8000d88:	e9d7 236c 	ldrd	r2, r3, [r7, #432]	; 0x1b0
 8000d8c:	1814      	adds	r4, r2, r0
 8000d8e:	613c      	str	r4, [r7, #16]
 8000d90:	414b      	adcs	r3, r1
 8000d92:	617b      	str	r3, [r7, #20]
 8000d94:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8000d98:	e9c7 346c 	strd	r3, r4, [r7, #432]	; 0x1b0
		}
	}

	TEMP = TEMP - T2;
 8000d9c:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8000da0:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8000da4:	1ad3      	subs	r3, r2, r3
 8000da6:	f8c7 3198 	str.w	r3, [r7, #408]	; 0x198
	OFF = OFF - OFF2;
 8000daa:	e9d7 0164 	ldrd	r0, r1, [r7, #400]	; 0x190
 8000dae:	e9d7 236e 	ldrd	r2, r3, [r7, #440]	; 0x1b8
 8000db2:	1a84      	subs	r4, r0, r2
 8000db4:	60bc      	str	r4, [r7, #8]
 8000db6:	eb61 0303 	sbc.w	r3, r1, r3
 8000dba:	60fb      	str	r3, [r7, #12]
 8000dbc:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8000dc0:	e9c7 3464 	strd	r3, r4, [r7, #400]	; 0x190
	SENS = SENS - SENS2;
 8000dc4:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 8000dc8:	e9d7 236c 	ldrd	r2, r3, [r7, #432]	; 0x1b0
 8000dcc:	1a84      	subs	r4, r0, r2
 8000dce:	603c      	str	r4, [r7, #0]
 8000dd0:	eb61 0303 	sbc.w	r3, r1, r3
 8000dd4:	607b      	str	r3, [r7, #4]
 8000dd6:	e9d7 3400 	ldrd	r3, r4, [r7]
 8000dda:	e9c7 3462 	strd	r3, r4, [r7, #392]	; 0x188

	*pressure = (unsigned long) (((((D1 * SENS) >> 21) - OFF)) >> 15);
 8000dde:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8000de2:	2200      	movs	r2, #0
 8000de4:	64bb      	str	r3, [r7, #72]	; 0x48
 8000de6:	64fa      	str	r2, [r7, #76]	; 0x4c
 8000de8:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8000dec:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	; 0x48
 8000df0:	462a      	mov	r2, r5
 8000df2:	fb02 f203 	mul.w	r2, r2, r3
 8000df6:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8000dfa:	4621      	mov	r1, r4
 8000dfc:	fb01 f303 	mul.w	r3, r1, r3
 8000e00:	4413      	add	r3, r2
 8000e02:	f8d7 2188 	ldr.w	r2, [r7, #392]	; 0x188
 8000e06:	4621      	mov	r1, r4
 8000e08:	fba2 1201 	umull	r1, r2, r2, r1
 8000e0c:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
 8000e10:	460a      	mov	r2, r1
 8000e12:	f8c7 2140 	str.w	r2, [r7, #320]	; 0x140
 8000e16:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8000e1a:	4413      	add	r3, r2
 8000e1c:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
 8000e20:	f04f 0200 	mov.w	r2, #0
 8000e24:	f04f 0300 	mov.w	r3, #0
 8000e28:	e9d7 4550 	ldrd	r4, r5, [r7, #320]	; 0x140
 8000e2c:	4621      	mov	r1, r4
 8000e2e:	0d4a      	lsrs	r2, r1, #21
 8000e30:	4629      	mov	r1, r5
 8000e32:	ea42 22c1 	orr.w	r2, r2, r1, lsl #11
 8000e36:	4629      	mov	r1, r5
 8000e38:	154b      	asrs	r3, r1, #21
 8000e3a:	e9d7 0164 	ldrd	r0, r1, [r7, #400]	; 0x190
 8000e3e:	1a14      	subs	r4, r2, r0
 8000e40:	643c      	str	r4, [r7, #64]	; 0x40
 8000e42:	eb63 0301 	sbc.w	r3, r3, r1
 8000e46:	647b      	str	r3, [r7, #68]	; 0x44
 8000e48:	f04f 0200 	mov.w	r2, #0
 8000e4c:	f04f 0300 	mov.w	r3, #0
 8000e50:	e9d7 4510 	ldrd	r4, r5, [r7, #64]	; 0x40
 8000e54:	4621      	mov	r1, r4
 8000e56:	0bca      	lsrs	r2, r1, #15
 8000e58:	4629      	mov	r1, r5
 8000e5a:	ea42 4241 	orr.w	r2, r2, r1, lsl #17
 8000e5e:	4629      	mov	r1, r5
 8000e60:	13cb      	asrs	r3, r1, #15
 8000e62:	f8d7 317c 	ldr.w	r3, [r7, #380]	; 0x17c
 8000e66:	601a      	str	r2, [r3, #0]
	*temperature = (long)TEMP/10;
 8000e68:	f8d7 3198 	ldr.w	r3, [r7, #408]	; 0x198
 8000e6c:	4a08      	ldr	r2, [pc, #32]	; (8000e90 <MS5611_Convert+0x738>)
 8000e6e:	fb82 1203 	smull	r1, r2, r2, r3
 8000e72:	1092      	asrs	r2, r2, #2
 8000e74:	17db      	asrs	r3, r3, #31
 8000e76:	1ad2      	subs	r2, r2, r3
 8000e78:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8000e7c:	601a      	str	r2, [r3, #0]
}
 8000e7e:	bf00      	nop
 8000e80:	f507 77e0 	add.w	r7, r7, #448	; 0x1c0
 8000e84:	46bd      	mov	sp, r7
 8000e86:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8000e8a:	bf00      	nop
 8000e8c:	fffffa24 	.word	0xfffffa24
 8000e90:	66666667 	.word	0x66666667

08000e94 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8000e94:	b480      	push	{r7}
 8000e96:	b083      	sub	sp, #12
 8000e98:	af00      	add	r7, sp, #0
 8000e9a:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000e9c:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000ea0:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8000ea4:	f003 0301 	and.w	r3, r3, #1
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	d013      	beq.n	8000ed4 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000eac:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000eb0:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8000eb4:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000eb8:	2b00      	cmp	r3, #0
 8000eba:	d00b      	beq.n	8000ed4 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8000ebc:	e000      	b.n	8000ec0 <ITM_SendChar+0x2c>
    {
      __NOP();
 8000ebe:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8000ec0:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000ec4:	681b      	ldr	r3, [r3, #0]
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	d0f9      	beq.n	8000ebe <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8000eca:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000ece:	687a      	ldr	r2, [r7, #4]
 8000ed0:	b2d2      	uxtb	r2, r2
 8000ed2:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8000ed4:	687b      	ldr	r3, [r7, #4]
}
 8000ed6:	4618      	mov	r0, r3
 8000ed8:	370c      	adds	r7, #12
 8000eda:	46bd      	mov	sp, r7
 8000edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee0:	4770      	bx	lr

08000ee2 <_write>:

extern UART_HandleTypeDef huart1;

#ifdef SWV_CONSOLE
	int _write(int file, char *ptr, int len)
	{
 8000ee2:	b580      	push	{r7, lr}
 8000ee4:	b086      	sub	sp, #24
 8000ee6:	af00      	add	r7, sp, #0
 8000ee8:	60f8      	str	r0, [r7, #12]
 8000eea:	60b9      	str	r1, [r7, #8]
 8000eec:	607a      	str	r2, [r7, #4]
		(void)file;
		int DataIdx;

		for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000eee:	2300      	movs	r3, #0
 8000ef0:	617b      	str	r3, [r7, #20]
 8000ef2:	e009      	b.n	8000f08 <_write+0x26>
		{
			ITM_SendChar(*ptr++);
 8000ef4:	68bb      	ldr	r3, [r7, #8]
 8000ef6:	1c5a      	adds	r2, r3, #1
 8000ef8:	60ba      	str	r2, [r7, #8]
 8000efa:	781b      	ldrb	r3, [r3, #0]
 8000efc:	4618      	mov	r0, r3
 8000efe:	f7ff ffc9 	bl	8000e94 <ITM_SendChar>
		for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f02:	697b      	ldr	r3, [r7, #20]
 8000f04:	3301      	adds	r3, #1
 8000f06:	617b      	str	r3, [r7, #20]
 8000f08:	697a      	ldr	r2, [r7, #20]
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	429a      	cmp	r2, r3
 8000f0e:	dbf1      	blt.n	8000ef4 <_write+0x12>
		}
		return len;
 8000f10:	687b      	ldr	r3, [r7, #4]
	}
 8000f12:	4618      	mov	r0, r3
 8000f14:	3718      	adds	r7, #24
 8000f16:	46bd      	mov	sp, r7
 8000f18:	bd80      	pop	{r7, pc}
	...

08000f1c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b088      	sub	sp, #32
 8000f20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
	MS5611TypeDef MS5611;
	long temperature = 0;
 8000f22:	2300      	movs	r3, #0
 8000f24:	607b      	str	r3, [r7, #4]
	long pressure = 0;
 8000f26:	2300      	movs	r3, #0
 8000f28:	603b      	str	r3, [r7, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f2a:	f000 fb6a 	bl	8001602 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f2e:	f000 f82b 	bl	8000f88 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f32:	f000 f8ff 	bl	8001134 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000f36:	f000 f871 	bl	800101c <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8000f3a:	f000 f8af 	bl	800109c <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  MS5611_Init(&MS5611, &hi2c1, 0x77, 4);
 8000f3e:	f107 0008 	add.w	r0, r7, #8
 8000f42:	2304      	movs	r3, #4
 8000f44:	2277      	movs	r2, #119	; 0x77
 8000f46:	490d      	ldr	r1, [pc, #52]	; (8000f7c <main+0x60>)
 8000f48:	f7ff fbb7 	bl	80006ba <MS5611_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  MS5611_Convert(&MS5611, &temperature, &pressure);
 8000f4c:	463a      	mov	r2, r7
 8000f4e:	1d39      	adds	r1, r7, #4
 8000f50:	f107 0308 	add.w	r3, r7, #8
 8000f54:	4618      	mov	r0, r3
 8000f56:	f7ff fbff 	bl	8000758 <MS5611_Convert>
	  printf("Temperature: %d, Pressure: %d\r\n", (int)temperature/10, (int)pressure);
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	4a08      	ldr	r2, [pc, #32]	; (8000f80 <main+0x64>)
 8000f5e:	fb82 1203 	smull	r1, r2, r2, r3
 8000f62:	1092      	asrs	r2, r2, #2
 8000f64:	17db      	asrs	r3, r3, #31
 8000f66:	1ad3      	subs	r3, r2, r3
 8000f68:	683a      	ldr	r2, [r7, #0]
 8000f6a:	4619      	mov	r1, r3
 8000f6c:	4805      	ldr	r0, [pc, #20]	; (8000f84 <main+0x68>)
 8000f6e:	f003 fa6f 	bl	8004450 <iprintf>
	  HAL_Delay(1000);
 8000f72:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000f76:	f000 fbb5 	bl	80016e4 <HAL_Delay>
	  MS5611_Convert(&MS5611, &temperature, &pressure);
 8000f7a:	e7e7      	b.n	8000f4c <main+0x30>
 8000f7c:	2000008c 	.word	0x2000008c
 8000f80:	66666667 	.word	0x66666667
 8000f84:	08005384 	.word	0x08005384

08000f88 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b094      	sub	sp, #80	; 0x50
 8000f8c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f8e:	f107 0318 	add.w	r3, r7, #24
 8000f92:	2238      	movs	r2, #56	; 0x38
 8000f94:	2100      	movs	r1, #0
 8000f96:	4618      	mov	r0, r3
 8000f98:	f003 fa52 	bl	8004440 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f9c:	1d3b      	adds	r3, r7, #4
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	601a      	str	r2, [r3, #0]
 8000fa2:	605a      	str	r2, [r3, #4]
 8000fa4:	609a      	str	r2, [r3, #8]
 8000fa6:	60da      	str	r2, [r3, #12]
 8000fa8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8000faa:	2000      	movs	r0, #0
 8000fac:	f001 fc0e 	bl	80027cc <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000fb0:	2301      	movs	r3, #1
 8000fb2:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000fb4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000fb8:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000fba:	2302      	movs	r3, #2
 8000fbc:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000fbe:	2303      	movs	r3, #3
 8000fc0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 8000fc2:	2302      	movs	r3, #2
 8000fc4:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8000fc6:	2355      	movs	r3, #85	; 0x55
 8000fc8:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000fca:	2302      	movs	r3, #2
 8000fcc:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000fce:	2302      	movs	r3, #2
 8000fd0:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000fd2:	2302      	movs	r3, #2
 8000fd4:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000fd6:	f107 0318 	add.w	r3, r7, #24
 8000fda:	4618      	mov	r0, r3
 8000fdc:	f001 fcaa 	bl	8002934 <HAL_RCC_OscConfig>
 8000fe0:	4603      	mov	r3, r0
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	d001      	beq.n	8000fea <SystemClock_Config+0x62>
  {
    Error_Handler();
 8000fe6:	f000 f909 	bl	80011fc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000fea:	230f      	movs	r3, #15
 8000fec:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000fee:	2303      	movs	r3, #3
 8000ff0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000ffe:	1d3b      	adds	r3, r7, #4
 8001000:	2104      	movs	r1, #4
 8001002:	4618      	mov	r0, r3
 8001004:	f001 ffa8 	bl	8002f58 <HAL_RCC_ClockConfig>
 8001008:	4603      	mov	r3, r0
 800100a:	2b00      	cmp	r3, #0
 800100c:	d001      	beq.n	8001012 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 800100e:	f000 f8f5 	bl	80011fc <Error_Handler>
  }
}
 8001012:	bf00      	nop
 8001014:	3750      	adds	r7, #80	; 0x50
 8001016:	46bd      	mov	sp, r7
 8001018:	bd80      	pop	{r7, pc}
	...

0800101c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800101c:	b580      	push	{r7, lr}
 800101e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001020:	4b1b      	ldr	r3, [pc, #108]	; (8001090 <MX_I2C1_Init+0x74>)
 8001022:	4a1c      	ldr	r2, [pc, #112]	; (8001094 <MX_I2C1_Init+0x78>)
 8001024:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x40B285C2;
 8001026:	4b1a      	ldr	r3, [pc, #104]	; (8001090 <MX_I2C1_Init+0x74>)
 8001028:	4a1b      	ldr	r2, [pc, #108]	; (8001098 <MX_I2C1_Init+0x7c>)
 800102a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800102c:	4b18      	ldr	r3, [pc, #96]	; (8001090 <MX_I2C1_Init+0x74>)
 800102e:	2200      	movs	r2, #0
 8001030:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001032:	4b17      	ldr	r3, [pc, #92]	; (8001090 <MX_I2C1_Init+0x74>)
 8001034:	2201      	movs	r2, #1
 8001036:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001038:	4b15      	ldr	r3, [pc, #84]	; (8001090 <MX_I2C1_Init+0x74>)
 800103a:	2200      	movs	r2, #0
 800103c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800103e:	4b14      	ldr	r3, [pc, #80]	; (8001090 <MX_I2C1_Init+0x74>)
 8001040:	2200      	movs	r2, #0
 8001042:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001044:	4b12      	ldr	r3, [pc, #72]	; (8001090 <MX_I2C1_Init+0x74>)
 8001046:	2200      	movs	r2, #0
 8001048:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800104a:	4b11      	ldr	r3, [pc, #68]	; (8001090 <MX_I2C1_Init+0x74>)
 800104c:	2200      	movs	r2, #0
 800104e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001050:	4b0f      	ldr	r3, [pc, #60]	; (8001090 <MX_I2C1_Init+0x74>)
 8001052:	2200      	movs	r2, #0
 8001054:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001056:	480e      	ldr	r0, [pc, #56]	; (8001090 <MX_I2C1_Init+0x74>)
 8001058:	f000 fde4 	bl	8001c24 <HAL_I2C_Init>
 800105c:	4603      	mov	r3, r0
 800105e:	2b00      	cmp	r3, #0
 8001060:	d001      	beq.n	8001066 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001062:	f000 f8cb 	bl	80011fc <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001066:	2100      	movs	r1, #0
 8001068:	4809      	ldr	r0, [pc, #36]	; (8001090 <MX_I2C1_Init+0x74>)
 800106a:	f001 fb17 	bl	800269c <HAL_I2CEx_ConfigAnalogFilter>
 800106e:	4603      	mov	r3, r0
 8001070:	2b00      	cmp	r3, #0
 8001072:	d001      	beq.n	8001078 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001074:	f000 f8c2 	bl	80011fc <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001078:	2100      	movs	r1, #0
 800107a:	4805      	ldr	r0, [pc, #20]	; (8001090 <MX_I2C1_Init+0x74>)
 800107c:	f001 fb59 	bl	8002732 <HAL_I2CEx_ConfigDigitalFilter>
 8001080:	4603      	mov	r3, r0
 8001082:	2b00      	cmp	r3, #0
 8001084:	d001      	beq.n	800108a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001086:	f000 f8b9 	bl	80011fc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800108a:	bf00      	nop
 800108c:	bd80      	pop	{r7, pc}
 800108e:	bf00      	nop
 8001090:	2000008c 	.word	0x2000008c
 8001094:	40005400 	.word	0x40005400
 8001098:	40b285c2 	.word	0x40b285c2

0800109c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800109c:	b580      	push	{r7, lr}
 800109e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80010a0:	4b22      	ldr	r3, [pc, #136]	; (800112c <MX_USART1_UART_Init+0x90>)
 80010a2:	4a23      	ldr	r2, [pc, #140]	; (8001130 <MX_USART1_UART_Init+0x94>)
 80010a4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80010a6:	4b21      	ldr	r3, [pc, #132]	; (800112c <MX_USART1_UART_Init+0x90>)
 80010a8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80010ac:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80010ae:	4b1f      	ldr	r3, [pc, #124]	; (800112c <MX_USART1_UART_Init+0x90>)
 80010b0:	2200      	movs	r2, #0
 80010b2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80010b4:	4b1d      	ldr	r3, [pc, #116]	; (800112c <MX_USART1_UART_Init+0x90>)
 80010b6:	2200      	movs	r2, #0
 80010b8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80010ba:	4b1c      	ldr	r3, [pc, #112]	; (800112c <MX_USART1_UART_Init+0x90>)
 80010bc:	2200      	movs	r2, #0
 80010be:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80010c0:	4b1a      	ldr	r3, [pc, #104]	; (800112c <MX_USART1_UART_Init+0x90>)
 80010c2:	220c      	movs	r2, #12
 80010c4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80010c6:	4b19      	ldr	r3, [pc, #100]	; (800112c <MX_USART1_UART_Init+0x90>)
 80010c8:	2200      	movs	r2, #0
 80010ca:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80010cc:	4b17      	ldr	r3, [pc, #92]	; (800112c <MX_USART1_UART_Init+0x90>)
 80010ce:	2200      	movs	r2, #0
 80010d0:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80010d2:	4b16      	ldr	r3, [pc, #88]	; (800112c <MX_USART1_UART_Init+0x90>)
 80010d4:	2200      	movs	r2, #0
 80010d6:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80010d8:	4b14      	ldr	r3, [pc, #80]	; (800112c <MX_USART1_UART_Init+0x90>)
 80010da:	2200      	movs	r2, #0
 80010dc:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80010de:	4b13      	ldr	r3, [pc, #76]	; (800112c <MX_USART1_UART_Init+0x90>)
 80010e0:	2200      	movs	r2, #0
 80010e2:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80010e4:	4811      	ldr	r0, [pc, #68]	; (800112c <MX_USART1_UART_Init+0x90>)
 80010e6:	f002 fb43 	bl	8003770 <HAL_UART_Init>
 80010ea:	4603      	mov	r3, r0
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d001      	beq.n	80010f4 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80010f0:	f000 f884 	bl	80011fc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80010f4:	2100      	movs	r1, #0
 80010f6:	480d      	ldr	r0, [pc, #52]	; (800112c <MX_USART1_UART_Init+0x90>)
 80010f8:	f003 f8ae 	bl	8004258 <HAL_UARTEx_SetTxFifoThreshold>
 80010fc:	4603      	mov	r3, r0
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d001      	beq.n	8001106 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8001102:	f000 f87b 	bl	80011fc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001106:	2100      	movs	r1, #0
 8001108:	4808      	ldr	r0, [pc, #32]	; (800112c <MX_USART1_UART_Init+0x90>)
 800110a:	f003 f8e3 	bl	80042d4 <HAL_UARTEx_SetRxFifoThreshold>
 800110e:	4603      	mov	r3, r0
 8001110:	2b00      	cmp	r3, #0
 8001112:	d001      	beq.n	8001118 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001114:	f000 f872 	bl	80011fc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8001118:	4804      	ldr	r0, [pc, #16]	; (800112c <MX_USART1_UART_Init+0x90>)
 800111a:	f003 f864 	bl	80041e6 <HAL_UARTEx_DisableFifoMode>
 800111e:	4603      	mov	r3, r0
 8001120:	2b00      	cmp	r3, #0
 8001122:	d001      	beq.n	8001128 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001124:	f000 f86a 	bl	80011fc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001128:	bf00      	nop
 800112a:	bd80      	pop	{r7, pc}
 800112c:	200000e0 	.word	0x200000e0
 8001130:	40013800 	.word	0x40013800

08001134 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	b08a      	sub	sp, #40	; 0x28
 8001138:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800113a:	f107 0314 	add.w	r3, r7, #20
 800113e:	2200      	movs	r2, #0
 8001140:	601a      	str	r2, [r3, #0]
 8001142:	605a      	str	r2, [r3, #4]
 8001144:	609a      	str	r2, [r3, #8]
 8001146:	60da      	str	r2, [r3, #12]
 8001148:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800114a:	4b2a      	ldr	r3, [pc, #168]	; (80011f4 <MX_GPIO_Init+0xc0>)
 800114c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800114e:	4a29      	ldr	r2, [pc, #164]	; (80011f4 <MX_GPIO_Init+0xc0>)
 8001150:	f043 0304 	orr.w	r3, r3, #4
 8001154:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001156:	4b27      	ldr	r3, [pc, #156]	; (80011f4 <MX_GPIO_Init+0xc0>)
 8001158:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800115a:	f003 0304 	and.w	r3, r3, #4
 800115e:	613b      	str	r3, [r7, #16]
 8001160:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001162:	4b24      	ldr	r3, [pc, #144]	; (80011f4 <MX_GPIO_Init+0xc0>)
 8001164:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001166:	4a23      	ldr	r2, [pc, #140]	; (80011f4 <MX_GPIO_Init+0xc0>)
 8001168:	f043 0320 	orr.w	r3, r3, #32
 800116c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800116e:	4b21      	ldr	r3, [pc, #132]	; (80011f4 <MX_GPIO_Init+0xc0>)
 8001170:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001172:	f003 0320 	and.w	r3, r3, #32
 8001176:	60fb      	str	r3, [r7, #12]
 8001178:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800117a:	4b1e      	ldr	r3, [pc, #120]	; (80011f4 <MX_GPIO_Init+0xc0>)
 800117c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800117e:	4a1d      	ldr	r2, [pc, #116]	; (80011f4 <MX_GPIO_Init+0xc0>)
 8001180:	f043 0301 	orr.w	r3, r3, #1
 8001184:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001186:	4b1b      	ldr	r3, [pc, #108]	; (80011f4 <MX_GPIO_Init+0xc0>)
 8001188:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800118a:	f003 0301 	and.w	r3, r3, #1
 800118e:	60bb      	str	r3, [r7, #8]
 8001190:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001192:	4b18      	ldr	r3, [pc, #96]	; (80011f4 <MX_GPIO_Init+0xc0>)
 8001194:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001196:	4a17      	ldr	r2, [pc, #92]	; (80011f4 <MX_GPIO_Init+0xc0>)
 8001198:	f043 0302 	orr.w	r3, r3, #2
 800119c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800119e:	4b15      	ldr	r3, [pc, #84]	; (80011f4 <MX_GPIO_Init+0xc0>)
 80011a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011a2:	f003 0302 	and.w	r3, r3, #2
 80011a6:	607b      	str	r3, [r7, #4]
 80011a8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80011aa:	2200      	movs	r2, #0
 80011ac:	2140      	movs	r1, #64	; 0x40
 80011ae:	4812      	ldr	r0, [pc, #72]	; (80011f8 <MX_GPIO_Init+0xc4>)
 80011b0:	f000 fd20 	bl	8001bf4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : KEY_Pin */
  GPIO_InitStruct.Pin = KEY_Pin;
 80011b4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80011b8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011ba:	2300      	movs	r3, #0
 80011bc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80011be:	2302      	movs	r3, #2
 80011c0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(KEY_GPIO_Port, &GPIO_InitStruct);
 80011c2:	f107 0314 	add.w	r3, r7, #20
 80011c6:	4619      	mov	r1, r3
 80011c8:	480b      	ldr	r0, [pc, #44]	; (80011f8 <MX_GPIO_Init+0xc4>)
 80011ca:	f000 fb91 	bl	80018f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 80011ce:	2340      	movs	r3, #64	; 0x40
 80011d0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011d2:	2301      	movs	r3, #1
 80011d4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011d6:	2300      	movs	r3, #0
 80011d8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011da:	2300      	movs	r3, #0
 80011dc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 80011de:	f107 0314 	add.w	r3, r7, #20
 80011e2:	4619      	mov	r1, r3
 80011e4:	4804      	ldr	r0, [pc, #16]	; (80011f8 <MX_GPIO_Init+0xc4>)
 80011e6:	f000 fb83 	bl	80018f0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80011ea:	bf00      	nop
 80011ec:	3728      	adds	r7, #40	; 0x28
 80011ee:	46bd      	mov	sp, r7
 80011f0:	bd80      	pop	{r7, pc}
 80011f2:	bf00      	nop
 80011f4:	40021000 	.word	0x40021000
 80011f8:	48000800 	.word	0x48000800

080011fc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80011fc:	b480      	push	{r7}
 80011fe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001200:	b672      	cpsid	i
}
 8001202:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001204:	e7fe      	b.n	8001204 <Error_Handler+0x8>
	...

08001208 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001208:	b580      	push	{r7, lr}
 800120a:	b082      	sub	sp, #8
 800120c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800120e:	4b0f      	ldr	r3, [pc, #60]	; (800124c <HAL_MspInit+0x44>)
 8001210:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001212:	4a0e      	ldr	r2, [pc, #56]	; (800124c <HAL_MspInit+0x44>)
 8001214:	f043 0301 	orr.w	r3, r3, #1
 8001218:	6613      	str	r3, [r2, #96]	; 0x60
 800121a:	4b0c      	ldr	r3, [pc, #48]	; (800124c <HAL_MspInit+0x44>)
 800121c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800121e:	f003 0301 	and.w	r3, r3, #1
 8001222:	607b      	str	r3, [r7, #4]
 8001224:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001226:	4b09      	ldr	r3, [pc, #36]	; (800124c <HAL_MspInit+0x44>)
 8001228:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800122a:	4a08      	ldr	r2, [pc, #32]	; (800124c <HAL_MspInit+0x44>)
 800122c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001230:	6593      	str	r3, [r2, #88]	; 0x58
 8001232:	4b06      	ldr	r3, [pc, #24]	; (800124c <HAL_MspInit+0x44>)
 8001234:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001236:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800123a:	603b      	str	r3, [r7, #0]
 800123c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800123e:	f001 fb69 	bl	8002914 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001242:	bf00      	nop
 8001244:	3708      	adds	r7, #8
 8001246:	46bd      	mov	sp, r7
 8001248:	bd80      	pop	{r7, pc}
 800124a:	bf00      	nop
 800124c:	40021000 	.word	0x40021000

08001250 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b09c      	sub	sp, #112	; 0x70
 8001254:	af00      	add	r7, sp, #0
 8001256:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001258:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800125c:	2200      	movs	r2, #0
 800125e:	601a      	str	r2, [r3, #0]
 8001260:	605a      	str	r2, [r3, #4]
 8001262:	609a      	str	r2, [r3, #8]
 8001264:	60da      	str	r2, [r3, #12]
 8001266:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001268:	f107 0318 	add.w	r3, r7, #24
 800126c:	2244      	movs	r2, #68	; 0x44
 800126e:	2100      	movs	r1, #0
 8001270:	4618      	mov	r0, r3
 8001272:	f003 f8e5 	bl	8004440 <memset>
  if(hi2c->Instance==I2C1)
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	4a2d      	ldr	r2, [pc, #180]	; (8001330 <HAL_I2C_MspInit+0xe0>)
 800127c:	4293      	cmp	r3, r2
 800127e:	d153      	bne.n	8001328 <HAL_I2C_MspInit+0xd8>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001280:	2340      	movs	r3, #64	; 0x40
 8001282:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001284:	2300      	movs	r3, #0
 8001286:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001288:	f107 0318 	add.w	r3, r7, #24
 800128c:	4618      	mov	r0, r3
 800128e:	f002 f87f 	bl	8003390 <HAL_RCCEx_PeriphCLKConfig>
 8001292:	4603      	mov	r3, r0
 8001294:	2b00      	cmp	r3, #0
 8001296:	d001      	beq.n	800129c <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001298:	f7ff ffb0 	bl	80011fc <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800129c:	4b25      	ldr	r3, [pc, #148]	; (8001334 <HAL_I2C_MspInit+0xe4>)
 800129e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012a0:	4a24      	ldr	r2, [pc, #144]	; (8001334 <HAL_I2C_MspInit+0xe4>)
 80012a2:	f043 0301 	orr.w	r3, r3, #1
 80012a6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80012a8:	4b22      	ldr	r3, [pc, #136]	; (8001334 <HAL_I2C_MspInit+0xe4>)
 80012aa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012ac:	f003 0301 	and.w	r3, r3, #1
 80012b0:	617b      	str	r3, [r7, #20]
 80012b2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012b4:	4b1f      	ldr	r3, [pc, #124]	; (8001334 <HAL_I2C_MspInit+0xe4>)
 80012b6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012b8:	4a1e      	ldr	r2, [pc, #120]	; (8001334 <HAL_I2C_MspInit+0xe4>)
 80012ba:	f043 0302 	orr.w	r3, r3, #2
 80012be:	64d3      	str	r3, [r2, #76]	; 0x4c
 80012c0:	4b1c      	ldr	r3, [pc, #112]	; (8001334 <HAL_I2C_MspInit+0xe4>)
 80012c2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012c4:	f003 0302 	and.w	r3, r3, #2
 80012c8:	613b      	str	r3, [r7, #16]
 80012ca:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80012cc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80012d0:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80012d2:	2312      	movs	r3, #18
 80012d4:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80012d6:	2301      	movs	r3, #1
 80012d8:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012da:	2300      	movs	r3, #0
 80012dc:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80012de:	2304      	movs	r3, #4
 80012e0:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012e2:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80012e6:	4619      	mov	r1, r3
 80012e8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80012ec:	f000 fb00 	bl	80018f0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80012f0:	2380      	movs	r3, #128	; 0x80
 80012f2:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80012f4:	2312      	movs	r3, #18
 80012f6:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80012f8:	2301      	movs	r3, #1
 80012fa:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012fc:	2300      	movs	r3, #0
 80012fe:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001300:	2304      	movs	r3, #4
 8001302:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001304:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001308:	4619      	mov	r1, r3
 800130a:	480b      	ldr	r0, [pc, #44]	; (8001338 <HAL_I2C_MspInit+0xe8>)
 800130c:	f000 faf0 	bl	80018f0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001310:	4b08      	ldr	r3, [pc, #32]	; (8001334 <HAL_I2C_MspInit+0xe4>)
 8001312:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001314:	4a07      	ldr	r2, [pc, #28]	; (8001334 <HAL_I2C_MspInit+0xe4>)
 8001316:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800131a:	6593      	str	r3, [r2, #88]	; 0x58
 800131c:	4b05      	ldr	r3, [pc, #20]	; (8001334 <HAL_I2C_MspInit+0xe4>)
 800131e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001320:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001324:	60fb      	str	r3, [r7, #12]
 8001326:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001328:	bf00      	nop
 800132a:	3770      	adds	r7, #112	; 0x70
 800132c:	46bd      	mov	sp, r7
 800132e:	bd80      	pop	{r7, pc}
 8001330:	40005400 	.word	0x40005400
 8001334:	40021000 	.word	0x40021000
 8001338:	48000400 	.word	0x48000400

0800133c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	b09c      	sub	sp, #112	; 0x70
 8001340:	af00      	add	r7, sp, #0
 8001342:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001344:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001348:	2200      	movs	r2, #0
 800134a:	601a      	str	r2, [r3, #0]
 800134c:	605a      	str	r2, [r3, #4]
 800134e:	609a      	str	r2, [r3, #8]
 8001350:	60da      	str	r2, [r3, #12]
 8001352:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001354:	f107 0318 	add.w	r3, r7, #24
 8001358:	2244      	movs	r2, #68	; 0x44
 800135a:	2100      	movs	r1, #0
 800135c:	4618      	mov	r0, r3
 800135e:	f003 f86f 	bl	8004440 <memset>
  if(huart->Instance==USART1)
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	4a2d      	ldr	r2, [pc, #180]	; (800141c <HAL_UART_MspInit+0xe0>)
 8001368:	4293      	cmp	r3, r2
 800136a:	d153      	bne.n	8001414 <HAL_UART_MspInit+0xd8>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800136c:	2301      	movs	r3, #1
 800136e:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001370:	2300      	movs	r3, #0
 8001372:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001374:	f107 0318 	add.w	r3, r7, #24
 8001378:	4618      	mov	r0, r3
 800137a:	f002 f809 	bl	8003390 <HAL_RCCEx_PeriphCLKConfig>
 800137e:	4603      	mov	r3, r0
 8001380:	2b00      	cmp	r3, #0
 8001382:	d001      	beq.n	8001388 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001384:	f7ff ff3a 	bl	80011fc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001388:	4b25      	ldr	r3, [pc, #148]	; (8001420 <HAL_UART_MspInit+0xe4>)
 800138a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800138c:	4a24      	ldr	r2, [pc, #144]	; (8001420 <HAL_UART_MspInit+0xe4>)
 800138e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001392:	6613      	str	r3, [r2, #96]	; 0x60
 8001394:	4b22      	ldr	r3, [pc, #136]	; (8001420 <HAL_UART_MspInit+0xe4>)
 8001396:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001398:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800139c:	617b      	str	r3, [r7, #20]
 800139e:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80013a0:	4b1f      	ldr	r3, [pc, #124]	; (8001420 <HAL_UART_MspInit+0xe4>)
 80013a2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013a4:	4a1e      	ldr	r2, [pc, #120]	; (8001420 <HAL_UART_MspInit+0xe4>)
 80013a6:	f043 0304 	orr.w	r3, r3, #4
 80013aa:	64d3      	str	r3, [r2, #76]	; 0x4c
 80013ac:	4b1c      	ldr	r3, [pc, #112]	; (8001420 <HAL_UART_MspInit+0xe4>)
 80013ae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013b0:	f003 0304 	and.w	r3, r3, #4
 80013b4:	613b      	str	r3, [r7, #16]
 80013b6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013b8:	4b19      	ldr	r3, [pc, #100]	; (8001420 <HAL_UART_MspInit+0xe4>)
 80013ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013bc:	4a18      	ldr	r2, [pc, #96]	; (8001420 <HAL_UART_MspInit+0xe4>)
 80013be:	f043 0301 	orr.w	r3, r3, #1
 80013c2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80013c4:	4b16      	ldr	r3, [pc, #88]	; (8001420 <HAL_UART_MspInit+0xe4>)
 80013c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013c8:	f003 0301 	and.w	r3, r3, #1
 80013cc:	60fb      	str	r3, [r7, #12]
 80013ce:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80013d0:	2310      	movs	r3, #16
 80013d2:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013d4:	2302      	movs	r3, #2
 80013d6:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013d8:	2300      	movs	r3, #0
 80013da:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013dc:	2300      	movs	r3, #0
 80013de:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80013e0:	2307      	movs	r3, #7
 80013e2:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80013e4:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80013e8:	4619      	mov	r1, r3
 80013ea:	480e      	ldr	r0, [pc, #56]	; (8001424 <HAL_UART_MspInit+0xe8>)
 80013ec:	f000 fa80 	bl	80018f0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80013f0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80013f4:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013f6:	2302      	movs	r3, #2
 80013f8:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013fa:	2300      	movs	r3, #0
 80013fc:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013fe:	2300      	movs	r3, #0
 8001400:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001402:	2307      	movs	r3, #7
 8001404:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001406:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800140a:	4619      	mov	r1, r3
 800140c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001410:	f000 fa6e 	bl	80018f0 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8001414:	bf00      	nop
 8001416:	3770      	adds	r7, #112	; 0x70
 8001418:	46bd      	mov	sp, r7
 800141a:	bd80      	pop	{r7, pc}
 800141c:	40013800 	.word	0x40013800
 8001420:	40021000 	.word	0x40021000
 8001424:	48000800 	.word	0x48000800

08001428 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001428:	b480      	push	{r7}
 800142a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800142c:	e7fe      	b.n	800142c <NMI_Handler+0x4>

0800142e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800142e:	b480      	push	{r7}
 8001430:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001432:	e7fe      	b.n	8001432 <HardFault_Handler+0x4>

08001434 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001434:	b480      	push	{r7}
 8001436:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001438:	e7fe      	b.n	8001438 <MemManage_Handler+0x4>

0800143a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800143a:	b480      	push	{r7}
 800143c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800143e:	e7fe      	b.n	800143e <BusFault_Handler+0x4>

08001440 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001440:	b480      	push	{r7}
 8001442:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001444:	e7fe      	b.n	8001444 <UsageFault_Handler+0x4>

08001446 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001446:	b480      	push	{r7}
 8001448:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800144a:	bf00      	nop
 800144c:	46bd      	mov	sp, r7
 800144e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001452:	4770      	bx	lr

08001454 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001454:	b480      	push	{r7}
 8001456:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001458:	bf00      	nop
 800145a:	46bd      	mov	sp, r7
 800145c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001460:	4770      	bx	lr

08001462 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001462:	b480      	push	{r7}
 8001464:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001466:	bf00      	nop
 8001468:	46bd      	mov	sp, r7
 800146a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800146e:	4770      	bx	lr

08001470 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001474:	f000 f918 	bl	80016a8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001478:	bf00      	nop
 800147a:	bd80      	pop	{r7, pc}

0800147c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	b086      	sub	sp, #24
 8001480:	af00      	add	r7, sp, #0
 8001482:	60f8      	str	r0, [r7, #12]
 8001484:	60b9      	str	r1, [r7, #8]
 8001486:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001488:	2300      	movs	r3, #0
 800148a:	617b      	str	r3, [r7, #20]
 800148c:	e00a      	b.n	80014a4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800148e:	f3af 8000 	nop.w
 8001492:	4601      	mov	r1, r0
 8001494:	68bb      	ldr	r3, [r7, #8]
 8001496:	1c5a      	adds	r2, r3, #1
 8001498:	60ba      	str	r2, [r7, #8]
 800149a:	b2ca      	uxtb	r2, r1
 800149c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800149e:	697b      	ldr	r3, [r7, #20]
 80014a0:	3301      	adds	r3, #1
 80014a2:	617b      	str	r3, [r7, #20]
 80014a4:	697a      	ldr	r2, [r7, #20]
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	429a      	cmp	r2, r3
 80014aa:	dbf0      	blt.n	800148e <_read+0x12>
  }

  return len;
 80014ac:	687b      	ldr	r3, [r7, #4]
}
 80014ae:	4618      	mov	r0, r3
 80014b0:	3718      	adds	r7, #24
 80014b2:	46bd      	mov	sp, r7
 80014b4:	bd80      	pop	{r7, pc}

080014b6 <_close>:
  }
  return len;
}

int _close(int file)
{
 80014b6:	b480      	push	{r7}
 80014b8:	b083      	sub	sp, #12
 80014ba:	af00      	add	r7, sp, #0
 80014bc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80014be:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80014c2:	4618      	mov	r0, r3
 80014c4:	370c      	adds	r7, #12
 80014c6:	46bd      	mov	sp, r7
 80014c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014cc:	4770      	bx	lr

080014ce <_fstat>:


int _fstat(int file, struct stat *st)
{
 80014ce:	b480      	push	{r7}
 80014d0:	b083      	sub	sp, #12
 80014d2:	af00      	add	r7, sp, #0
 80014d4:	6078      	str	r0, [r7, #4]
 80014d6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80014d8:	683b      	ldr	r3, [r7, #0]
 80014da:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80014de:	605a      	str	r2, [r3, #4]
  return 0;
 80014e0:	2300      	movs	r3, #0
}
 80014e2:	4618      	mov	r0, r3
 80014e4:	370c      	adds	r7, #12
 80014e6:	46bd      	mov	sp, r7
 80014e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ec:	4770      	bx	lr

080014ee <_isatty>:

int _isatty(int file)
{
 80014ee:	b480      	push	{r7}
 80014f0:	b083      	sub	sp, #12
 80014f2:	af00      	add	r7, sp, #0
 80014f4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80014f6:	2301      	movs	r3, #1
}
 80014f8:	4618      	mov	r0, r3
 80014fa:	370c      	adds	r7, #12
 80014fc:	46bd      	mov	sp, r7
 80014fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001502:	4770      	bx	lr

08001504 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001504:	b480      	push	{r7}
 8001506:	b085      	sub	sp, #20
 8001508:	af00      	add	r7, sp, #0
 800150a:	60f8      	str	r0, [r7, #12]
 800150c:	60b9      	str	r1, [r7, #8]
 800150e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001510:	2300      	movs	r3, #0
}
 8001512:	4618      	mov	r0, r3
 8001514:	3714      	adds	r7, #20
 8001516:	46bd      	mov	sp, r7
 8001518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800151c:	4770      	bx	lr
	...

08001520 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	b086      	sub	sp, #24
 8001524:	af00      	add	r7, sp, #0
 8001526:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001528:	4a14      	ldr	r2, [pc, #80]	; (800157c <_sbrk+0x5c>)
 800152a:	4b15      	ldr	r3, [pc, #84]	; (8001580 <_sbrk+0x60>)
 800152c:	1ad3      	subs	r3, r2, r3
 800152e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001530:	697b      	ldr	r3, [r7, #20]
 8001532:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001534:	4b13      	ldr	r3, [pc, #76]	; (8001584 <_sbrk+0x64>)
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	2b00      	cmp	r3, #0
 800153a:	d102      	bne.n	8001542 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800153c:	4b11      	ldr	r3, [pc, #68]	; (8001584 <_sbrk+0x64>)
 800153e:	4a12      	ldr	r2, [pc, #72]	; (8001588 <_sbrk+0x68>)
 8001540:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001542:	4b10      	ldr	r3, [pc, #64]	; (8001584 <_sbrk+0x64>)
 8001544:	681a      	ldr	r2, [r3, #0]
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	4413      	add	r3, r2
 800154a:	693a      	ldr	r2, [r7, #16]
 800154c:	429a      	cmp	r2, r3
 800154e:	d207      	bcs.n	8001560 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001550:	f002 ff4c 	bl	80043ec <__errno>
 8001554:	4603      	mov	r3, r0
 8001556:	220c      	movs	r2, #12
 8001558:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800155a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800155e:	e009      	b.n	8001574 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001560:	4b08      	ldr	r3, [pc, #32]	; (8001584 <_sbrk+0x64>)
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001566:	4b07      	ldr	r3, [pc, #28]	; (8001584 <_sbrk+0x64>)
 8001568:	681a      	ldr	r2, [r3, #0]
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	4413      	add	r3, r2
 800156e:	4a05      	ldr	r2, [pc, #20]	; (8001584 <_sbrk+0x64>)
 8001570:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001572:	68fb      	ldr	r3, [r7, #12]
}
 8001574:	4618      	mov	r0, r3
 8001576:	3718      	adds	r7, #24
 8001578:	46bd      	mov	sp, r7
 800157a:	bd80      	pop	{r7, pc}
 800157c:	20008000 	.word	0x20008000
 8001580:	00000400 	.word	0x00000400
 8001584:	20000174 	.word	0x20000174
 8001588:	20000190 	.word	0x20000190

0800158c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800158c:	b480      	push	{r7}
 800158e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001590:	4b06      	ldr	r3, [pc, #24]	; (80015ac <SystemInit+0x20>)
 8001592:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001596:	4a05      	ldr	r2, [pc, #20]	; (80015ac <SystemInit+0x20>)
 8001598:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800159c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80015a0:	bf00      	nop
 80015a2:	46bd      	mov	sp, r7
 80015a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a8:	4770      	bx	lr
 80015aa:	bf00      	nop
 80015ac:	e000ed00 	.word	0xe000ed00

080015b0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80015b0:	480d      	ldr	r0, [pc, #52]	; (80015e8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80015b2:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80015b4:	f7ff ffea 	bl	800158c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80015b8:	480c      	ldr	r0, [pc, #48]	; (80015ec <LoopForever+0x6>)
  ldr r1, =_edata
 80015ba:	490d      	ldr	r1, [pc, #52]	; (80015f0 <LoopForever+0xa>)
  ldr r2, =_sidata
 80015bc:	4a0d      	ldr	r2, [pc, #52]	; (80015f4 <LoopForever+0xe>)
  movs r3, #0
 80015be:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80015c0:	e002      	b.n	80015c8 <LoopCopyDataInit>

080015c2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80015c2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80015c4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80015c6:	3304      	adds	r3, #4

080015c8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80015c8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80015ca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80015cc:	d3f9      	bcc.n	80015c2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80015ce:	4a0a      	ldr	r2, [pc, #40]	; (80015f8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80015d0:	4c0a      	ldr	r4, [pc, #40]	; (80015fc <LoopForever+0x16>)
  movs r3, #0
 80015d2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80015d4:	e001      	b.n	80015da <LoopFillZerobss>

080015d6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80015d6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80015d8:	3204      	adds	r2, #4

080015da <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80015da:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80015dc:	d3fb      	bcc.n	80015d6 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 80015de:	f002 ff0b 	bl	80043f8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80015e2:	f7ff fc9b 	bl	8000f1c <main>

080015e6 <LoopForever>:

LoopForever:
    b LoopForever
 80015e6:	e7fe      	b.n	80015e6 <LoopForever>
  ldr   r0, =_estack
 80015e8:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 80015ec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80015f0:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 80015f4:	0800548c 	.word	0x0800548c
  ldr r2, =_sbss
 80015f8:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 80015fc:	2000018c 	.word	0x2000018c

08001600 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001600:	e7fe      	b.n	8001600 <ADC1_2_IRQHandler>

08001602 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001602:	b580      	push	{r7, lr}
 8001604:	b082      	sub	sp, #8
 8001606:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001608:	2300      	movs	r3, #0
 800160a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800160c:	2003      	movs	r0, #3
 800160e:	f000 f93d 	bl	800188c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001612:	200f      	movs	r0, #15
 8001614:	f000 f80e 	bl	8001634 <HAL_InitTick>
 8001618:	4603      	mov	r3, r0
 800161a:	2b00      	cmp	r3, #0
 800161c:	d002      	beq.n	8001624 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800161e:	2301      	movs	r3, #1
 8001620:	71fb      	strb	r3, [r7, #7]
 8001622:	e001      	b.n	8001628 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001624:	f7ff fdf0 	bl	8001208 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001628:	79fb      	ldrb	r3, [r7, #7]

}
 800162a:	4618      	mov	r0, r3
 800162c:	3708      	adds	r7, #8
 800162e:	46bd      	mov	sp, r7
 8001630:	bd80      	pop	{r7, pc}
	...

08001634 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	b084      	sub	sp, #16
 8001638:	af00      	add	r7, sp, #0
 800163a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800163c:	2300      	movs	r3, #0
 800163e:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001640:	4b16      	ldr	r3, [pc, #88]	; (800169c <HAL_InitTick+0x68>)
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	2b00      	cmp	r3, #0
 8001646:	d022      	beq.n	800168e <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001648:	4b15      	ldr	r3, [pc, #84]	; (80016a0 <HAL_InitTick+0x6c>)
 800164a:	681a      	ldr	r2, [r3, #0]
 800164c:	4b13      	ldr	r3, [pc, #76]	; (800169c <HAL_InitTick+0x68>)
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001654:	fbb1 f3f3 	udiv	r3, r1, r3
 8001658:	fbb2 f3f3 	udiv	r3, r2, r3
 800165c:	4618      	mov	r0, r3
 800165e:	f000 f93a 	bl	80018d6 <HAL_SYSTICK_Config>
 8001662:	4603      	mov	r3, r0
 8001664:	2b00      	cmp	r3, #0
 8001666:	d10f      	bne.n	8001688 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	2b0f      	cmp	r3, #15
 800166c:	d809      	bhi.n	8001682 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800166e:	2200      	movs	r2, #0
 8001670:	6879      	ldr	r1, [r7, #4]
 8001672:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001676:	f000 f914 	bl	80018a2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800167a:	4a0a      	ldr	r2, [pc, #40]	; (80016a4 <HAL_InitTick+0x70>)
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	6013      	str	r3, [r2, #0]
 8001680:	e007      	b.n	8001692 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8001682:	2301      	movs	r3, #1
 8001684:	73fb      	strb	r3, [r7, #15]
 8001686:	e004      	b.n	8001692 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001688:	2301      	movs	r3, #1
 800168a:	73fb      	strb	r3, [r7, #15]
 800168c:	e001      	b.n	8001692 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800168e:	2301      	movs	r3, #1
 8001690:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001692:	7bfb      	ldrb	r3, [r7, #15]
}
 8001694:	4618      	mov	r0, r3
 8001696:	3710      	adds	r7, #16
 8001698:	46bd      	mov	sp, r7
 800169a:	bd80      	pop	{r7, pc}
 800169c:	20000008 	.word	0x20000008
 80016a0:	20000000 	.word	0x20000000
 80016a4:	20000004 	.word	0x20000004

080016a8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80016a8:	b480      	push	{r7}
 80016aa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80016ac:	4b05      	ldr	r3, [pc, #20]	; (80016c4 <HAL_IncTick+0x1c>)
 80016ae:	681a      	ldr	r2, [r3, #0]
 80016b0:	4b05      	ldr	r3, [pc, #20]	; (80016c8 <HAL_IncTick+0x20>)
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	4413      	add	r3, r2
 80016b6:	4a03      	ldr	r2, [pc, #12]	; (80016c4 <HAL_IncTick+0x1c>)
 80016b8:	6013      	str	r3, [r2, #0]
}
 80016ba:	bf00      	nop
 80016bc:	46bd      	mov	sp, r7
 80016be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c2:	4770      	bx	lr
 80016c4:	20000178 	.word	0x20000178
 80016c8:	20000008 	.word	0x20000008

080016cc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80016cc:	b480      	push	{r7}
 80016ce:	af00      	add	r7, sp, #0
  return uwTick;
 80016d0:	4b03      	ldr	r3, [pc, #12]	; (80016e0 <HAL_GetTick+0x14>)
 80016d2:	681b      	ldr	r3, [r3, #0]
}
 80016d4:	4618      	mov	r0, r3
 80016d6:	46bd      	mov	sp, r7
 80016d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016dc:	4770      	bx	lr
 80016de:	bf00      	nop
 80016e0:	20000178 	.word	0x20000178

080016e4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	b084      	sub	sp, #16
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80016ec:	f7ff ffee 	bl	80016cc <HAL_GetTick>
 80016f0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80016f6:	68fb      	ldr	r3, [r7, #12]
 80016f8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80016fc:	d004      	beq.n	8001708 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80016fe:	4b09      	ldr	r3, [pc, #36]	; (8001724 <HAL_Delay+0x40>)
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	68fa      	ldr	r2, [r7, #12]
 8001704:	4413      	add	r3, r2
 8001706:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001708:	bf00      	nop
 800170a:	f7ff ffdf 	bl	80016cc <HAL_GetTick>
 800170e:	4602      	mov	r2, r0
 8001710:	68bb      	ldr	r3, [r7, #8]
 8001712:	1ad3      	subs	r3, r2, r3
 8001714:	68fa      	ldr	r2, [r7, #12]
 8001716:	429a      	cmp	r2, r3
 8001718:	d8f7      	bhi.n	800170a <HAL_Delay+0x26>
  {
  }
}
 800171a:	bf00      	nop
 800171c:	bf00      	nop
 800171e:	3710      	adds	r7, #16
 8001720:	46bd      	mov	sp, r7
 8001722:	bd80      	pop	{r7, pc}
 8001724:	20000008 	.word	0x20000008

08001728 <__NVIC_SetPriorityGrouping>:
{
 8001728:	b480      	push	{r7}
 800172a:	b085      	sub	sp, #20
 800172c:	af00      	add	r7, sp, #0
 800172e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	f003 0307 	and.w	r3, r3, #7
 8001736:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001738:	4b0c      	ldr	r3, [pc, #48]	; (800176c <__NVIC_SetPriorityGrouping+0x44>)
 800173a:	68db      	ldr	r3, [r3, #12]
 800173c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800173e:	68ba      	ldr	r2, [r7, #8]
 8001740:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001744:	4013      	ands	r3, r2
 8001746:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001748:	68fb      	ldr	r3, [r7, #12]
 800174a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800174c:	68bb      	ldr	r3, [r7, #8]
 800174e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001750:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001754:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001758:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800175a:	4a04      	ldr	r2, [pc, #16]	; (800176c <__NVIC_SetPriorityGrouping+0x44>)
 800175c:	68bb      	ldr	r3, [r7, #8]
 800175e:	60d3      	str	r3, [r2, #12]
}
 8001760:	bf00      	nop
 8001762:	3714      	adds	r7, #20
 8001764:	46bd      	mov	sp, r7
 8001766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176a:	4770      	bx	lr
 800176c:	e000ed00 	.word	0xe000ed00

08001770 <__NVIC_GetPriorityGrouping>:
{
 8001770:	b480      	push	{r7}
 8001772:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001774:	4b04      	ldr	r3, [pc, #16]	; (8001788 <__NVIC_GetPriorityGrouping+0x18>)
 8001776:	68db      	ldr	r3, [r3, #12]
 8001778:	0a1b      	lsrs	r3, r3, #8
 800177a:	f003 0307 	and.w	r3, r3, #7
}
 800177e:	4618      	mov	r0, r3
 8001780:	46bd      	mov	sp, r7
 8001782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001786:	4770      	bx	lr
 8001788:	e000ed00 	.word	0xe000ed00

0800178c <__NVIC_SetPriority>:
{
 800178c:	b480      	push	{r7}
 800178e:	b083      	sub	sp, #12
 8001790:	af00      	add	r7, sp, #0
 8001792:	4603      	mov	r3, r0
 8001794:	6039      	str	r1, [r7, #0]
 8001796:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001798:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800179c:	2b00      	cmp	r3, #0
 800179e:	db0a      	blt.n	80017b6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017a0:	683b      	ldr	r3, [r7, #0]
 80017a2:	b2da      	uxtb	r2, r3
 80017a4:	490c      	ldr	r1, [pc, #48]	; (80017d8 <__NVIC_SetPriority+0x4c>)
 80017a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017aa:	0112      	lsls	r2, r2, #4
 80017ac:	b2d2      	uxtb	r2, r2
 80017ae:	440b      	add	r3, r1
 80017b0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80017b4:	e00a      	b.n	80017cc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017b6:	683b      	ldr	r3, [r7, #0]
 80017b8:	b2da      	uxtb	r2, r3
 80017ba:	4908      	ldr	r1, [pc, #32]	; (80017dc <__NVIC_SetPriority+0x50>)
 80017bc:	79fb      	ldrb	r3, [r7, #7]
 80017be:	f003 030f 	and.w	r3, r3, #15
 80017c2:	3b04      	subs	r3, #4
 80017c4:	0112      	lsls	r2, r2, #4
 80017c6:	b2d2      	uxtb	r2, r2
 80017c8:	440b      	add	r3, r1
 80017ca:	761a      	strb	r2, [r3, #24]
}
 80017cc:	bf00      	nop
 80017ce:	370c      	adds	r7, #12
 80017d0:	46bd      	mov	sp, r7
 80017d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d6:	4770      	bx	lr
 80017d8:	e000e100 	.word	0xe000e100
 80017dc:	e000ed00 	.word	0xe000ed00

080017e0 <NVIC_EncodePriority>:
{
 80017e0:	b480      	push	{r7}
 80017e2:	b089      	sub	sp, #36	; 0x24
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	60f8      	str	r0, [r7, #12]
 80017e8:	60b9      	str	r1, [r7, #8]
 80017ea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80017ec:	68fb      	ldr	r3, [r7, #12]
 80017ee:	f003 0307 	and.w	r3, r3, #7
 80017f2:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80017f4:	69fb      	ldr	r3, [r7, #28]
 80017f6:	f1c3 0307 	rsb	r3, r3, #7
 80017fa:	2b04      	cmp	r3, #4
 80017fc:	bf28      	it	cs
 80017fe:	2304      	movcs	r3, #4
 8001800:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001802:	69fb      	ldr	r3, [r7, #28]
 8001804:	3304      	adds	r3, #4
 8001806:	2b06      	cmp	r3, #6
 8001808:	d902      	bls.n	8001810 <NVIC_EncodePriority+0x30>
 800180a:	69fb      	ldr	r3, [r7, #28]
 800180c:	3b03      	subs	r3, #3
 800180e:	e000      	b.n	8001812 <NVIC_EncodePriority+0x32>
 8001810:	2300      	movs	r3, #0
 8001812:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001814:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001818:	69bb      	ldr	r3, [r7, #24]
 800181a:	fa02 f303 	lsl.w	r3, r2, r3
 800181e:	43da      	mvns	r2, r3
 8001820:	68bb      	ldr	r3, [r7, #8]
 8001822:	401a      	ands	r2, r3
 8001824:	697b      	ldr	r3, [r7, #20]
 8001826:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001828:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800182c:	697b      	ldr	r3, [r7, #20]
 800182e:	fa01 f303 	lsl.w	r3, r1, r3
 8001832:	43d9      	mvns	r1, r3
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001838:	4313      	orrs	r3, r2
}
 800183a:	4618      	mov	r0, r3
 800183c:	3724      	adds	r7, #36	; 0x24
 800183e:	46bd      	mov	sp, r7
 8001840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001844:	4770      	bx	lr
	...

08001848 <SysTick_Config>:
{
 8001848:	b580      	push	{r7, lr}
 800184a:	b082      	sub	sp, #8
 800184c:	af00      	add	r7, sp, #0
 800184e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	3b01      	subs	r3, #1
 8001854:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001858:	d301      	bcc.n	800185e <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 800185a:	2301      	movs	r3, #1
 800185c:	e00f      	b.n	800187e <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800185e:	4a0a      	ldr	r2, [pc, #40]	; (8001888 <SysTick_Config+0x40>)
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	3b01      	subs	r3, #1
 8001864:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001866:	210f      	movs	r1, #15
 8001868:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800186c:	f7ff ff8e 	bl	800178c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001870:	4b05      	ldr	r3, [pc, #20]	; (8001888 <SysTick_Config+0x40>)
 8001872:	2200      	movs	r2, #0
 8001874:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001876:	4b04      	ldr	r3, [pc, #16]	; (8001888 <SysTick_Config+0x40>)
 8001878:	2207      	movs	r2, #7
 800187a:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 800187c:	2300      	movs	r3, #0
}
 800187e:	4618      	mov	r0, r3
 8001880:	3708      	adds	r7, #8
 8001882:	46bd      	mov	sp, r7
 8001884:	bd80      	pop	{r7, pc}
 8001886:	bf00      	nop
 8001888:	e000e010 	.word	0xe000e010

0800188c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	b082      	sub	sp, #8
 8001890:	af00      	add	r7, sp, #0
 8001892:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001894:	6878      	ldr	r0, [r7, #4]
 8001896:	f7ff ff47 	bl	8001728 <__NVIC_SetPriorityGrouping>
}
 800189a:	bf00      	nop
 800189c:	3708      	adds	r7, #8
 800189e:	46bd      	mov	sp, r7
 80018a0:	bd80      	pop	{r7, pc}

080018a2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80018a2:	b580      	push	{r7, lr}
 80018a4:	b086      	sub	sp, #24
 80018a6:	af00      	add	r7, sp, #0
 80018a8:	4603      	mov	r3, r0
 80018aa:	60b9      	str	r1, [r7, #8]
 80018ac:	607a      	str	r2, [r7, #4]
 80018ae:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80018b0:	f7ff ff5e 	bl	8001770 <__NVIC_GetPriorityGrouping>
 80018b4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80018b6:	687a      	ldr	r2, [r7, #4]
 80018b8:	68b9      	ldr	r1, [r7, #8]
 80018ba:	6978      	ldr	r0, [r7, #20]
 80018bc:	f7ff ff90 	bl	80017e0 <NVIC_EncodePriority>
 80018c0:	4602      	mov	r2, r0
 80018c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80018c6:	4611      	mov	r1, r2
 80018c8:	4618      	mov	r0, r3
 80018ca:	f7ff ff5f 	bl	800178c <__NVIC_SetPriority>
}
 80018ce:	bf00      	nop
 80018d0:	3718      	adds	r7, #24
 80018d2:	46bd      	mov	sp, r7
 80018d4:	bd80      	pop	{r7, pc}

080018d6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80018d6:	b580      	push	{r7, lr}
 80018d8:	b082      	sub	sp, #8
 80018da:	af00      	add	r7, sp, #0
 80018dc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80018de:	6878      	ldr	r0, [r7, #4]
 80018e0:	f7ff ffb2 	bl	8001848 <SysTick_Config>
 80018e4:	4603      	mov	r3, r0
}
 80018e6:	4618      	mov	r0, r3
 80018e8:	3708      	adds	r7, #8
 80018ea:	46bd      	mov	sp, r7
 80018ec:	bd80      	pop	{r7, pc}
	...

080018f0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80018f0:	b480      	push	{r7}
 80018f2:	b087      	sub	sp, #28
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	6078      	str	r0, [r7, #4]
 80018f8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80018fa:	2300      	movs	r3, #0
 80018fc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80018fe:	e15a      	b.n	8001bb6 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001900:	683b      	ldr	r3, [r7, #0]
 8001902:	681a      	ldr	r2, [r3, #0]
 8001904:	2101      	movs	r1, #1
 8001906:	697b      	ldr	r3, [r7, #20]
 8001908:	fa01 f303 	lsl.w	r3, r1, r3
 800190c:	4013      	ands	r3, r2
 800190e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001910:	68fb      	ldr	r3, [r7, #12]
 8001912:	2b00      	cmp	r3, #0
 8001914:	f000 814c 	beq.w	8001bb0 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001918:	683b      	ldr	r3, [r7, #0]
 800191a:	685b      	ldr	r3, [r3, #4]
 800191c:	f003 0303 	and.w	r3, r3, #3
 8001920:	2b01      	cmp	r3, #1
 8001922:	d005      	beq.n	8001930 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001924:	683b      	ldr	r3, [r7, #0]
 8001926:	685b      	ldr	r3, [r3, #4]
 8001928:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800192c:	2b02      	cmp	r3, #2
 800192e:	d130      	bne.n	8001992 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	689b      	ldr	r3, [r3, #8]
 8001934:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001936:	697b      	ldr	r3, [r7, #20]
 8001938:	005b      	lsls	r3, r3, #1
 800193a:	2203      	movs	r2, #3
 800193c:	fa02 f303 	lsl.w	r3, r2, r3
 8001940:	43db      	mvns	r3, r3
 8001942:	693a      	ldr	r2, [r7, #16]
 8001944:	4013      	ands	r3, r2
 8001946:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001948:	683b      	ldr	r3, [r7, #0]
 800194a:	68da      	ldr	r2, [r3, #12]
 800194c:	697b      	ldr	r3, [r7, #20]
 800194e:	005b      	lsls	r3, r3, #1
 8001950:	fa02 f303 	lsl.w	r3, r2, r3
 8001954:	693a      	ldr	r2, [r7, #16]
 8001956:	4313      	orrs	r3, r2
 8001958:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	693a      	ldr	r2, [r7, #16]
 800195e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	685b      	ldr	r3, [r3, #4]
 8001964:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001966:	2201      	movs	r2, #1
 8001968:	697b      	ldr	r3, [r7, #20]
 800196a:	fa02 f303 	lsl.w	r3, r2, r3
 800196e:	43db      	mvns	r3, r3
 8001970:	693a      	ldr	r2, [r7, #16]
 8001972:	4013      	ands	r3, r2
 8001974:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001976:	683b      	ldr	r3, [r7, #0]
 8001978:	685b      	ldr	r3, [r3, #4]
 800197a:	091b      	lsrs	r3, r3, #4
 800197c:	f003 0201 	and.w	r2, r3, #1
 8001980:	697b      	ldr	r3, [r7, #20]
 8001982:	fa02 f303 	lsl.w	r3, r2, r3
 8001986:	693a      	ldr	r2, [r7, #16]
 8001988:	4313      	orrs	r3, r2
 800198a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	693a      	ldr	r2, [r7, #16]
 8001990:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001992:	683b      	ldr	r3, [r7, #0]
 8001994:	685b      	ldr	r3, [r3, #4]
 8001996:	f003 0303 	and.w	r3, r3, #3
 800199a:	2b03      	cmp	r3, #3
 800199c:	d017      	beq.n	80019ce <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	68db      	ldr	r3, [r3, #12]
 80019a2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80019a4:	697b      	ldr	r3, [r7, #20]
 80019a6:	005b      	lsls	r3, r3, #1
 80019a8:	2203      	movs	r2, #3
 80019aa:	fa02 f303 	lsl.w	r3, r2, r3
 80019ae:	43db      	mvns	r3, r3
 80019b0:	693a      	ldr	r2, [r7, #16]
 80019b2:	4013      	ands	r3, r2
 80019b4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80019b6:	683b      	ldr	r3, [r7, #0]
 80019b8:	689a      	ldr	r2, [r3, #8]
 80019ba:	697b      	ldr	r3, [r7, #20]
 80019bc:	005b      	lsls	r3, r3, #1
 80019be:	fa02 f303 	lsl.w	r3, r2, r3
 80019c2:	693a      	ldr	r2, [r7, #16]
 80019c4:	4313      	orrs	r3, r2
 80019c6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	693a      	ldr	r2, [r7, #16]
 80019cc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80019ce:	683b      	ldr	r3, [r7, #0]
 80019d0:	685b      	ldr	r3, [r3, #4]
 80019d2:	f003 0303 	and.w	r3, r3, #3
 80019d6:	2b02      	cmp	r3, #2
 80019d8:	d123      	bne.n	8001a22 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80019da:	697b      	ldr	r3, [r7, #20]
 80019dc:	08da      	lsrs	r2, r3, #3
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	3208      	adds	r2, #8
 80019e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80019e6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80019e8:	697b      	ldr	r3, [r7, #20]
 80019ea:	f003 0307 	and.w	r3, r3, #7
 80019ee:	009b      	lsls	r3, r3, #2
 80019f0:	220f      	movs	r2, #15
 80019f2:	fa02 f303 	lsl.w	r3, r2, r3
 80019f6:	43db      	mvns	r3, r3
 80019f8:	693a      	ldr	r2, [r7, #16]
 80019fa:	4013      	ands	r3, r2
 80019fc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80019fe:	683b      	ldr	r3, [r7, #0]
 8001a00:	691a      	ldr	r2, [r3, #16]
 8001a02:	697b      	ldr	r3, [r7, #20]
 8001a04:	f003 0307 	and.w	r3, r3, #7
 8001a08:	009b      	lsls	r3, r3, #2
 8001a0a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a0e:	693a      	ldr	r2, [r7, #16]
 8001a10:	4313      	orrs	r3, r2
 8001a12:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001a14:	697b      	ldr	r3, [r7, #20]
 8001a16:	08da      	lsrs	r2, r3, #3
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	3208      	adds	r2, #8
 8001a1c:	6939      	ldr	r1, [r7, #16]
 8001a1e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001a28:	697b      	ldr	r3, [r7, #20]
 8001a2a:	005b      	lsls	r3, r3, #1
 8001a2c:	2203      	movs	r2, #3
 8001a2e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a32:	43db      	mvns	r3, r3
 8001a34:	693a      	ldr	r2, [r7, #16]
 8001a36:	4013      	ands	r3, r2
 8001a38:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001a3a:	683b      	ldr	r3, [r7, #0]
 8001a3c:	685b      	ldr	r3, [r3, #4]
 8001a3e:	f003 0203 	and.w	r2, r3, #3
 8001a42:	697b      	ldr	r3, [r7, #20]
 8001a44:	005b      	lsls	r3, r3, #1
 8001a46:	fa02 f303 	lsl.w	r3, r2, r3
 8001a4a:	693a      	ldr	r2, [r7, #16]
 8001a4c:	4313      	orrs	r3, r2
 8001a4e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	693a      	ldr	r2, [r7, #16]
 8001a54:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001a56:	683b      	ldr	r3, [r7, #0]
 8001a58:	685b      	ldr	r3, [r3, #4]
 8001a5a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	f000 80a6 	beq.w	8001bb0 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a64:	4b5b      	ldr	r3, [pc, #364]	; (8001bd4 <HAL_GPIO_Init+0x2e4>)
 8001a66:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001a68:	4a5a      	ldr	r2, [pc, #360]	; (8001bd4 <HAL_GPIO_Init+0x2e4>)
 8001a6a:	f043 0301 	orr.w	r3, r3, #1
 8001a6e:	6613      	str	r3, [r2, #96]	; 0x60
 8001a70:	4b58      	ldr	r3, [pc, #352]	; (8001bd4 <HAL_GPIO_Init+0x2e4>)
 8001a72:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001a74:	f003 0301 	and.w	r3, r3, #1
 8001a78:	60bb      	str	r3, [r7, #8]
 8001a7a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001a7c:	4a56      	ldr	r2, [pc, #344]	; (8001bd8 <HAL_GPIO_Init+0x2e8>)
 8001a7e:	697b      	ldr	r3, [r7, #20]
 8001a80:	089b      	lsrs	r3, r3, #2
 8001a82:	3302      	adds	r3, #2
 8001a84:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a88:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001a8a:	697b      	ldr	r3, [r7, #20]
 8001a8c:	f003 0303 	and.w	r3, r3, #3
 8001a90:	009b      	lsls	r3, r3, #2
 8001a92:	220f      	movs	r2, #15
 8001a94:	fa02 f303 	lsl.w	r3, r2, r3
 8001a98:	43db      	mvns	r3, r3
 8001a9a:	693a      	ldr	r2, [r7, #16]
 8001a9c:	4013      	ands	r3, r2
 8001a9e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001aa6:	d01f      	beq.n	8001ae8 <HAL_GPIO_Init+0x1f8>
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	4a4c      	ldr	r2, [pc, #304]	; (8001bdc <HAL_GPIO_Init+0x2ec>)
 8001aac:	4293      	cmp	r3, r2
 8001aae:	d019      	beq.n	8001ae4 <HAL_GPIO_Init+0x1f4>
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	4a4b      	ldr	r2, [pc, #300]	; (8001be0 <HAL_GPIO_Init+0x2f0>)
 8001ab4:	4293      	cmp	r3, r2
 8001ab6:	d013      	beq.n	8001ae0 <HAL_GPIO_Init+0x1f0>
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	4a4a      	ldr	r2, [pc, #296]	; (8001be4 <HAL_GPIO_Init+0x2f4>)
 8001abc:	4293      	cmp	r3, r2
 8001abe:	d00d      	beq.n	8001adc <HAL_GPIO_Init+0x1ec>
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	4a49      	ldr	r2, [pc, #292]	; (8001be8 <HAL_GPIO_Init+0x2f8>)
 8001ac4:	4293      	cmp	r3, r2
 8001ac6:	d007      	beq.n	8001ad8 <HAL_GPIO_Init+0x1e8>
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	4a48      	ldr	r2, [pc, #288]	; (8001bec <HAL_GPIO_Init+0x2fc>)
 8001acc:	4293      	cmp	r3, r2
 8001ace:	d101      	bne.n	8001ad4 <HAL_GPIO_Init+0x1e4>
 8001ad0:	2305      	movs	r3, #5
 8001ad2:	e00a      	b.n	8001aea <HAL_GPIO_Init+0x1fa>
 8001ad4:	2306      	movs	r3, #6
 8001ad6:	e008      	b.n	8001aea <HAL_GPIO_Init+0x1fa>
 8001ad8:	2304      	movs	r3, #4
 8001ada:	e006      	b.n	8001aea <HAL_GPIO_Init+0x1fa>
 8001adc:	2303      	movs	r3, #3
 8001ade:	e004      	b.n	8001aea <HAL_GPIO_Init+0x1fa>
 8001ae0:	2302      	movs	r3, #2
 8001ae2:	e002      	b.n	8001aea <HAL_GPIO_Init+0x1fa>
 8001ae4:	2301      	movs	r3, #1
 8001ae6:	e000      	b.n	8001aea <HAL_GPIO_Init+0x1fa>
 8001ae8:	2300      	movs	r3, #0
 8001aea:	697a      	ldr	r2, [r7, #20]
 8001aec:	f002 0203 	and.w	r2, r2, #3
 8001af0:	0092      	lsls	r2, r2, #2
 8001af2:	4093      	lsls	r3, r2
 8001af4:	693a      	ldr	r2, [r7, #16]
 8001af6:	4313      	orrs	r3, r2
 8001af8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001afa:	4937      	ldr	r1, [pc, #220]	; (8001bd8 <HAL_GPIO_Init+0x2e8>)
 8001afc:	697b      	ldr	r3, [r7, #20]
 8001afe:	089b      	lsrs	r3, r3, #2
 8001b00:	3302      	adds	r3, #2
 8001b02:	693a      	ldr	r2, [r7, #16]
 8001b04:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001b08:	4b39      	ldr	r3, [pc, #228]	; (8001bf0 <HAL_GPIO_Init+0x300>)
 8001b0a:	689b      	ldr	r3, [r3, #8]
 8001b0c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b0e:	68fb      	ldr	r3, [r7, #12]
 8001b10:	43db      	mvns	r3, r3
 8001b12:	693a      	ldr	r2, [r7, #16]
 8001b14:	4013      	ands	r3, r2
 8001b16:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001b18:	683b      	ldr	r3, [r7, #0]
 8001b1a:	685b      	ldr	r3, [r3, #4]
 8001b1c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d003      	beq.n	8001b2c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8001b24:	693a      	ldr	r2, [r7, #16]
 8001b26:	68fb      	ldr	r3, [r7, #12]
 8001b28:	4313      	orrs	r3, r2
 8001b2a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001b2c:	4a30      	ldr	r2, [pc, #192]	; (8001bf0 <HAL_GPIO_Init+0x300>)
 8001b2e:	693b      	ldr	r3, [r7, #16]
 8001b30:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001b32:	4b2f      	ldr	r3, [pc, #188]	; (8001bf0 <HAL_GPIO_Init+0x300>)
 8001b34:	68db      	ldr	r3, [r3, #12]
 8001b36:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b38:	68fb      	ldr	r3, [r7, #12]
 8001b3a:	43db      	mvns	r3, r3
 8001b3c:	693a      	ldr	r2, [r7, #16]
 8001b3e:	4013      	ands	r3, r2
 8001b40:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001b42:	683b      	ldr	r3, [r7, #0]
 8001b44:	685b      	ldr	r3, [r3, #4]
 8001b46:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d003      	beq.n	8001b56 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8001b4e:	693a      	ldr	r2, [r7, #16]
 8001b50:	68fb      	ldr	r3, [r7, #12]
 8001b52:	4313      	orrs	r3, r2
 8001b54:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001b56:	4a26      	ldr	r2, [pc, #152]	; (8001bf0 <HAL_GPIO_Init+0x300>)
 8001b58:	693b      	ldr	r3, [r7, #16]
 8001b5a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8001b5c:	4b24      	ldr	r3, [pc, #144]	; (8001bf0 <HAL_GPIO_Init+0x300>)
 8001b5e:	685b      	ldr	r3, [r3, #4]
 8001b60:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b62:	68fb      	ldr	r3, [r7, #12]
 8001b64:	43db      	mvns	r3, r3
 8001b66:	693a      	ldr	r2, [r7, #16]
 8001b68:	4013      	ands	r3, r2
 8001b6a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001b6c:	683b      	ldr	r3, [r7, #0]
 8001b6e:	685b      	ldr	r3, [r3, #4]
 8001b70:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d003      	beq.n	8001b80 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8001b78:	693a      	ldr	r2, [r7, #16]
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	4313      	orrs	r3, r2
 8001b7e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001b80:	4a1b      	ldr	r2, [pc, #108]	; (8001bf0 <HAL_GPIO_Init+0x300>)
 8001b82:	693b      	ldr	r3, [r7, #16]
 8001b84:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001b86:	4b1a      	ldr	r3, [pc, #104]	; (8001bf0 <HAL_GPIO_Init+0x300>)
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	43db      	mvns	r3, r3
 8001b90:	693a      	ldr	r2, [r7, #16]
 8001b92:	4013      	ands	r3, r2
 8001b94:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001b96:	683b      	ldr	r3, [r7, #0]
 8001b98:	685b      	ldr	r3, [r3, #4]
 8001b9a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d003      	beq.n	8001baa <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8001ba2:	693a      	ldr	r2, [r7, #16]
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	4313      	orrs	r3, r2
 8001ba8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001baa:	4a11      	ldr	r2, [pc, #68]	; (8001bf0 <HAL_GPIO_Init+0x300>)
 8001bac:	693b      	ldr	r3, [r7, #16]
 8001bae:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001bb0:	697b      	ldr	r3, [r7, #20]
 8001bb2:	3301      	adds	r3, #1
 8001bb4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001bb6:	683b      	ldr	r3, [r7, #0]
 8001bb8:	681a      	ldr	r2, [r3, #0]
 8001bba:	697b      	ldr	r3, [r7, #20]
 8001bbc:	fa22 f303 	lsr.w	r3, r2, r3
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	f47f ae9d 	bne.w	8001900 <HAL_GPIO_Init+0x10>
  }
}
 8001bc6:	bf00      	nop
 8001bc8:	bf00      	nop
 8001bca:	371c      	adds	r7, #28
 8001bcc:	46bd      	mov	sp, r7
 8001bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd2:	4770      	bx	lr
 8001bd4:	40021000 	.word	0x40021000
 8001bd8:	40010000 	.word	0x40010000
 8001bdc:	48000400 	.word	0x48000400
 8001be0:	48000800 	.word	0x48000800
 8001be4:	48000c00 	.word	0x48000c00
 8001be8:	48001000 	.word	0x48001000
 8001bec:	48001400 	.word	0x48001400
 8001bf0:	40010400 	.word	0x40010400

08001bf4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001bf4:	b480      	push	{r7}
 8001bf6:	b083      	sub	sp, #12
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	6078      	str	r0, [r7, #4]
 8001bfc:	460b      	mov	r3, r1
 8001bfe:	807b      	strh	r3, [r7, #2]
 8001c00:	4613      	mov	r3, r2
 8001c02:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001c04:	787b      	ldrb	r3, [r7, #1]
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d003      	beq.n	8001c12 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001c0a:	887a      	ldrh	r2, [r7, #2]
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001c10:	e002      	b.n	8001c18 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001c12:	887a      	ldrh	r2, [r7, #2]
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001c18:	bf00      	nop
 8001c1a:	370c      	adds	r7, #12
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c22:	4770      	bx	lr

08001c24 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001c24:	b580      	push	{r7, lr}
 8001c26:	b082      	sub	sp, #8
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d101      	bne.n	8001c36 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001c32:	2301      	movs	r3, #1
 8001c34:	e08d      	b.n	8001d52 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001c3c:	b2db      	uxtb	r3, r3
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d106      	bne.n	8001c50 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	2200      	movs	r2, #0
 8001c46:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001c4a:	6878      	ldr	r0, [r7, #4]
 8001c4c:	f7ff fb00 	bl	8001250 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	2224      	movs	r2, #36	; 0x24
 8001c54:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	681a      	ldr	r2, [r3, #0]
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	f022 0201 	bic.w	r2, r2, #1
 8001c66:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	685a      	ldr	r2, [r3, #4]
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001c74:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	689a      	ldr	r2, [r3, #8]
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001c84:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	68db      	ldr	r3, [r3, #12]
 8001c8a:	2b01      	cmp	r3, #1
 8001c8c:	d107      	bne.n	8001c9e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	689a      	ldr	r2, [r3, #8]
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001c9a:	609a      	str	r2, [r3, #8]
 8001c9c:	e006      	b.n	8001cac <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	689a      	ldr	r2, [r3, #8]
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8001caa:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	68db      	ldr	r3, [r3, #12]
 8001cb0:	2b02      	cmp	r3, #2
 8001cb2:	d108      	bne.n	8001cc6 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	685a      	ldr	r2, [r3, #4]
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001cc2:	605a      	str	r2, [r3, #4]
 8001cc4:	e007      	b.n	8001cd6 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	685a      	ldr	r2, [r3, #4]
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001cd4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	685b      	ldr	r3, [r3, #4]
 8001cdc:	687a      	ldr	r2, [r7, #4]
 8001cde:	6812      	ldr	r2, [r2, #0]
 8001ce0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001ce4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001ce8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	68da      	ldr	r2, [r3, #12]
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001cf8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	691a      	ldr	r2, [r3, #16]
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	695b      	ldr	r3, [r3, #20]
 8001d02:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	699b      	ldr	r3, [r3, #24]
 8001d0a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	430a      	orrs	r2, r1
 8001d12:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	69d9      	ldr	r1, [r3, #28]
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	6a1a      	ldr	r2, [r3, #32]
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	430a      	orrs	r2, r1
 8001d22:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	681a      	ldr	r2, [r3, #0]
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	f042 0201 	orr.w	r2, r2, #1
 8001d32:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	2200      	movs	r2, #0
 8001d38:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	2220      	movs	r2, #32
 8001d3e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	2200      	movs	r2, #0
 8001d46:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8001d50:	2300      	movs	r3, #0
}
 8001d52:	4618      	mov	r0, r3
 8001d54:	3708      	adds	r7, #8
 8001d56:	46bd      	mov	sp, r7
 8001d58:	bd80      	pop	{r7, pc}
	...

08001d5c <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	b088      	sub	sp, #32
 8001d60:	af02      	add	r7, sp, #8
 8001d62:	60f8      	str	r0, [r7, #12]
 8001d64:	607a      	str	r2, [r7, #4]
 8001d66:	461a      	mov	r2, r3
 8001d68:	460b      	mov	r3, r1
 8001d6a:	817b      	strh	r3, [r7, #10]
 8001d6c:	4613      	mov	r3, r2
 8001d6e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001d70:	68fb      	ldr	r3, [r7, #12]
 8001d72:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001d76:	b2db      	uxtb	r3, r3
 8001d78:	2b20      	cmp	r3, #32
 8001d7a:	f040 80fd 	bne.w	8001f78 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001d7e:	68fb      	ldr	r3, [r7, #12]
 8001d80:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001d84:	2b01      	cmp	r3, #1
 8001d86:	d101      	bne.n	8001d8c <HAL_I2C_Master_Transmit+0x30>
 8001d88:	2302      	movs	r3, #2
 8001d8a:	e0f6      	b.n	8001f7a <HAL_I2C_Master_Transmit+0x21e>
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	2201      	movs	r2, #1
 8001d90:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001d94:	f7ff fc9a 	bl	80016cc <HAL_GetTick>
 8001d98:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001d9a:	693b      	ldr	r3, [r7, #16]
 8001d9c:	9300      	str	r3, [sp, #0]
 8001d9e:	2319      	movs	r3, #25
 8001da0:	2201      	movs	r2, #1
 8001da2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001da6:	68f8      	ldr	r0, [r7, #12]
 8001da8:	f000 fa82 	bl	80022b0 <I2C_WaitOnFlagUntilTimeout>
 8001dac:	4603      	mov	r3, r0
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d001      	beq.n	8001db6 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8001db2:	2301      	movs	r3, #1
 8001db4:	e0e1      	b.n	8001f7a <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	2221      	movs	r2, #33	; 0x21
 8001dba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	2210      	movs	r2, #16
 8001dc2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001dc6:	68fb      	ldr	r3, [r7, #12]
 8001dc8:	2200      	movs	r2, #0
 8001dca:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	687a      	ldr	r2, [r7, #4]
 8001dd0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	893a      	ldrh	r2, [r7, #8]
 8001dd6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	2200      	movs	r2, #0
 8001ddc:	635a      	str	r2, [r3, #52]	; 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001de2:	b29b      	uxth	r3, r3
 8001de4:	2bff      	cmp	r3, #255	; 0xff
 8001de6:	d906      	bls.n	8001df6 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001de8:	68fb      	ldr	r3, [r7, #12]
 8001dea:	22ff      	movs	r2, #255	; 0xff
 8001dec:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 8001dee:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001df2:	617b      	str	r3, [r7, #20]
 8001df4:	e007      	b.n	8001e06 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001df6:	68fb      	ldr	r3, [r7, #12]
 8001df8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001dfa:	b29a      	uxth	r2, r3
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_AUTOEND_MODE;
 8001e00:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001e04:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d024      	beq.n	8001e58 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e12:	781a      	ldrb	r2, [r3, #0]
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e1e:	1c5a      	adds	r2, r3, #1
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001e28:	b29b      	uxth	r3, r3
 8001e2a:	3b01      	subs	r3, #1
 8001e2c:	b29a      	uxth	r2, r3
 8001e2e:	68fb      	ldr	r3, [r7, #12]
 8001e30:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001e36:	3b01      	subs	r3, #1
 8001e38:	b29a      	uxth	r2, r3
 8001e3a:	68fb      	ldr	r3, [r7, #12]
 8001e3c:	851a      	strh	r2, [r3, #40]	; 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8001e3e:	68fb      	ldr	r3, [r7, #12]
 8001e40:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001e42:	b2db      	uxtb	r3, r3
 8001e44:	3301      	adds	r3, #1
 8001e46:	b2da      	uxtb	r2, r3
 8001e48:	8979      	ldrh	r1, [r7, #10]
 8001e4a:	4b4e      	ldr	r3, [pc, #312]	; (8001f84 <HAL_I2C_Master_Transmit+0x228>)
 8001e4c:	9300      	str	r3, [sp, #0]
 8001e4e:	697b      	ldr	r3, [r7, #20]
 8001e50:	68f8      	ldr	r0, [r7, #12]
 8001e52:	f000 fbf1 	bl	8002638 <I2C_TransferConfig>
 8001e56:	e066      	b.n	8001f26 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001e5c:	b2da      	uxtb	r2, r3
 8001e5e:	8979      	ldrh	r1, [r7, #10]
 8001e60:	4b48      	ldr	r3, [pc, #288]	; (8001f84 <HAL_I2C_Master_Transmit+0x228>)
 8001e62:	9300      	str	r3, [sp, #0]
 8001e64:	697b      	ldr	r3, [r7, #20]
 8001e66:	68f8      	ldr	r0, [r7, #12]
 8001e68:	f000 fbe6 	bl	8002638 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8001e6c:	e05b      	b.n	8001f26 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001e6e:	693a      	ldr	r2, [r7, #16]
 8001e70:	6a39      	ldr	r1, [r7, #32]
 8001e72:	68f8      	ldr	r0, [r7, #12]
 8001e74:	f000 fa75 	bl	8002362 <I2C_WaitOnTXISFlagUntilTimeout>
 8001e78:	4603      	mov	r3, r0
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d001      	beq.n	8001e82 <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8001e7e:	2301      	movs	r3, #1
 8001e80:	e07b      	b.n	8001f7a <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e86:	781a      	ldrb	r2, [r3, #0]
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001e8e:	68fb      	ldr	r3, [r7, #12]
 8001e90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e92:	1c5a      	adds	r2, r3, #1
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001e9c:	b29b      	uxth	r3, r3
 8001e9e:	3b01      	subs	r3, #1
 8001ea0:	b29a      	uxth	r2, r3
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001eaa:	3b01      	subs	r3, #1
 8001eac:	b29a      	uxth	r2, r3
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001eb2:	68fb      	ldr	r3, [r7, #12]
 8001eb4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001eb6:	b29b      	uxth	r3, r3
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d034      	beq.n	8001f26 <HAL_I2C_Master_Transmit+0x1ca>
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d130      	bne.n	8001f26 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001ec4:	693b      	ldr	r3, [r7, #16]
 8001ec6:	9300      	str	r3, [sp, #0]
 8001ec8:	6a3b      	ldr	r3, [r7, #32]
 8001eca:	2200      	movs	r2, #0
 8001ecc:	2180      	movs	r1, #128	; 0x80
 8001ece:	68f8      	ldr	r0, [r7, #12]
 8001ed0:	f000 f9ee 	bl	80022b0 <I2C_WaitOnFlagUntilTimeout>
 8001ed4:	4603      	mov	r3, r0
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d001      	beq.n	8001ede <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8001eda:	2301      	movs	r3, #1
 8001edc:	e04d      	b.n	8001f7a <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001ee2:	b29b      	uxth	r3, r3
 8001ee4:	2bff      	cmp	r3, #255	; 0xff
 8001ee6:	d90e      	bls.n	8001f06 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	22ff      	movs	r2, #255	; 0xff
 8001eec:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001ef2:	b2da      	uxtb	r2, r3
 8001ef4:	8979      	ldrh	r1, [r7, #10]
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	9300      	str	r3, [sp, #0]
 8001efa:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001efe:	68f8      	ldr	r0, [r7, #12]
 8001f00:	f000 fb9a 	bl	8002638 <I2C_TransferConfig>
 8001f04:	e00f      	b.n	8001f26 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001f0a:	b29a      	uxth	r2, r3
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001f14:	b2da      	uxtb	r2, r3
 8001f16:	8979      	ldrh	r1, [r7, #10]
 8001f18:	2300      	movs	r3, #0
 8001f1a:	9300      	str	r3, [sp, #0]
 8001f1c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001f20:	68f8      	ldr	r0, [r7, #12]
 8001f22:	f000 fb89 	bl	8002638 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001f2a:	b29b      	uxth	r3, r3
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d19e      	bne.n	8001e6e <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001f30:	693a      	ldr	r2, [r7, #16]
 8001f32:	6a39      	ldr	r1, [r7, #32]
 8001f34:	68f8      	ldr	r0, [r7, #12]
 8001f36:	f000 fa5b 	bl	80023f0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001f3a:	4603      	mov	r3, r0
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d001      	beq.n	8001f44 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8001f40:	2301      	movs	r3, #1
 8001f42:	e01a      	b.n	8001f7a <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	2220      	movs	r2, #32
 8001f4a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	6859      	ldr	r1, [r3, #4]
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	681a      	ldr	r2, [r3, #0]
 8001f56:	4b0c      	ldr	r3, [pc, #48]	; (8001f88 <HAL_I2C_Master_Transmit+0x22c>)
 8001f58:	400b      	ands	r3, r1
 8001f5a:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	2220      	movs	r2, #32
 8001f60:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	2200      	movs	r2, #0
 8001f68:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	2200      	movs	r2, #0
 8001f70:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001f74:	2300      	movs	r3, #0
 8001f76:	e000      	b.n	8001f7a <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8001f78:	2302      	movs	r3, #2
  }
}
 8001f7a:	4618      	mov	r0, r3
 8001f7c:	3718      	adds	r7, #24
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	bd80      	pop	{r7, pc}
 8001f82:	bf00      	nop
 8001f84:	80002000 	.word	0x80002000
 8001f88:	fe00e800 	.word	0xfe00e800

08001f8c <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	b088      	sub	sp, #32
 8001f90:	af02      	add	r7, sp, #8
 8001f92:	60f8      	str	r0, [r7, #12]
 8001f94:	4608      	mov	r0, r1
 8001f96:	4611      	mov	r1, r2
 8001f98:	461a      	mov	r2, r3
 8001f9a:	4603      	mov	r3, r0
 8001f9c:	817b      	strh	r3, [r7, #10]
 8001f9e:	460b      	mov	r3, r1
 8001fa0:	813b      	strh	r3, [r7, #8]
 8001fa2:	4613      	mov	r3, r2
 8001fa4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001fac:	b2db      	uxtb	r3, r3
 8001fae:	2b20      	cmp	r3, #32
 8001fb0:	f040 80fd 	bne.w	80021ae <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8001fb4:	6a3b      	ldr	r3, [r7, #32]
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d002      	beq.n	8001fc0 <HAL_I2C_Mem_Read+0x34>
 8001fba:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d105      	bne.n	8001fcc <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001fc6:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8001fc8:	2301      	movs	r3, #1
 8001fca:	e0f1      	b.n	80021b0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001fd2:	2b01      	cmp	r3, #1
 8001fd4:	d101      	bne.n	8001fda <HAL_I2C_Mem_Read+0x4e>
 8001fd6:	2302      	movs	r3, #2
 8001fd8:	e0ea      	b.n	80021b0 <HAL_I2C_Mem_Read+0x224>
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	2201      	movs	r2, #1
 8001fde:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001fe2:	f7ff fb73 	bl	80016cc <HAL_GetTick>
 8001fe6:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001fe8:	697b      	ldr	r3, [r7, #20]
 8001fea:	9300      	str	r3, [sp, #0]
 8001fec:	2319      	movs	r3, #25
 8001fee:	2201      	movs	r2, #1
 8001ff0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001ff4:	68f8      	ldr	r0, [r7, #12]
 8001ff6:	f000 f95b 	bl	80022b0 <I2C_WaitOnFlagUntilTimeout>
 8001ffa:	4603      	mov	r3, r0
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d001      	beq.n	8002004 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8002000:	2301      	movs	r3, #1
 8002002:	e0d5      	b.n	80021b0 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	2222      	movs	r2, #34	; 0x22
 8002008:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	2240      	movs	r2, #64	; 0x40
 8002010:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	2200      	movs	r2, #0
 8002018:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	6a3a      	ldr	r2, [r7, #32]
 800201e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002024:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	2200      	movs	r2, #0
 800202a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800202c:	88f8      	ldrh	r0, [r7, #6]
 800202e:	893a      	ldrh	r2, [r7, #8]
 8002030:	8979      	ldrh	r1, [r7, #10]
 8002032:	697b      	ldr	r3, [r7, #20]
 8002034:	9301      	str	r3, [sp, #4]
 8002036:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002038:	9300      	str	r3, [sp, #0]
 800203a:	4603      	mov	r3, r0
 800203c:	68f8      	ldr	r0, [r7, #12]
 800203e:	f000 f8bf 	bl	80021c0 <I2C_RequestMemoryRead>
 8002042:	4603      	mov	r3, r0
 8002044:	2b00      	cmp	r3, #0
 8002046:	d005      	beq.n	8002054 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	2200      	movs	r2, #0
 800204c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8002050:	2301      	movs	r3, #1
 8002052:	e0ad      	b.n	80021b0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002058:	b29b      	uxth	r3, r3
 800205a:	2bff      	cmp	r3, #255	; 0xff
 800205c:	d90e      	bls.n	800207c <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	22ff      	movs	r2, #255	; 0xff
 8002062:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002068:	b2da      	uxtb	r2, r3
 800206a:	8979      	ldrh	r1, [r7, #10]
 800206c:	4b52      	ldr	r3, [pc, #328]	; (80021b8 <HAL_I2C_Mem_Read+0x22c>)
 800206e:	9300      	str	r3, [sp, #0]
 8002070:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002074:	68f8      	ldr	r0, [r7, #12]
 8002076:	f000 fadf 	bl	8002638 <I2C_TransferConfig>
 800207a:	e00f      	b.n	800209c <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002080:	b29a      	uxth	r2, r3
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800208a:	b2da      	uxtb	r2, r3
 800208c:	8979      	ldrh	r1, [r7, #10]
 800208e:	4b4a      	ldr	r3, [pc, #296]	; (80021b8 <HAL_I2C_Mem_Read+0x22c>)
 8002090:	9300      	str	r3, [sp, #0]
 8002092:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002096:	68f8      	ldr	r0, [r7, #12]
 8002098:	f000 face 	bl	8002638 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800209c:	697b      	ldr	r3, [r7, #20]
 800209e:	9300      	str	r3, [sp, #0]
 80020a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80020a2:	2200      	movs	r2, #0
 80020a4:	2104      	movs	r1, #4
 80020a6:	68f8      	ldr	r0, [r7, #12]
 80020a8:	f000 f902 	bl	80022b0 <I2C_WaitOnFlagUntilTimeout>
 80020ac:	4603      	mov	r3, r0
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d001      	beq.n	80020b6 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80020b2:	2301      	movs	r3, #1
 80020b4:	e07c      	b.n	80021b0 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020c0:	b2d2      	uxtb	r2, r2
 80020c2:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020c8:	1c5a      	adds	r2, r3, #1
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80020d2:	3b01      	subs	r3, #1
 80020d4:	b29a      	uxth	r2, r3
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80020de:	b29b      	uxth	r3, r3
 80020e0:	3b01      	subs	r3, #1
 80020e2:	b29a      	uxth	r2, r3
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80020ec:	b29b      	uxth	r3, r3
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d034      	beq.n	800215c <HAL_I2C_Mem_Read+0x1d0>
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d130      	bne.n	800215c <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80020fa:	697b      	ldr	r3, [r7, #20]
 80020fc:	9300      	str	r3, [sp, #0]
 80020fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002100:	2200      	movs	r2, #0
 8002102:	2180      	movs	r1, #128	; 0x80
 8002104:	68f8      	ldr	r0, [r7, #12]
 8002106:	f000 f8d3 	bl	80022b0 <I2C_WaitOnFlagUntilTimeout>
 800210a:	4603      	mov	r3, r0
 800210c:	2b00      	cmp	r3, #0
 800210e:	d001      	beq.n	8002114 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8002110:	2301      	movs	r3, #1
 8002112:	e04d      	b.n	80021b0 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002118:	b29b      	uxth	r3, r3
 800211a:	2bff      	cmp	r3, #255	; 0xff
 800211c:	d90e      	bls.n	800213c <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	22ff      	movs	r2, #255	; 0xff
 8002122:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002128:	b2da      	uxtb	r2, r3
 800212a:	8979      	ldrh	r1, [r7, #10]
 800212c:	2300      	movs	r3, #0
 800212e:	9300      	str	r3, [sp, #0]
 8002130:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002134:	68f8      	ldr	r0, [r7, #12]
 8002136:	f000 fa7f 	bl	8002638 <I2C_TransferConfig>
 800213a:	e00f      	b.n	800215c <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002140:	b29a      	uxth	r2, r3
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800214a:	b2da      	uxtb	r2, r3
 800214c:	8979      	ldrh	r1, [r7, #10]
 800214e:	2300      	movs	r3, #0
 8002150:	9300      	str	r3, [sp, #0]
 8002152:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002156:	68f8      	ldr	r0, [r7, #12]
 8002158:	f000 fa6e 	bl	8002638 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002160:	b29b      	uxth	r3, r3
 8002162:	2b00      	cmp	r3, #0
 8002164:	d19a      	bne.n	800209c <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002166:	697a      	ldr	r2, [r7, #20]
 8002168:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800216a:	68f8      	ldr	r0, [r7, #12]
 800216c:	f000 f940 	bl	80023f0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002170:	4603      	mov	r3, r0
 8002172:	2b00      	cmp	r3, #0
 8002174:	d001      	beq.n	800217a <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8002176:	2301      	movs	r3, #1
 8002178:	e01a      	b.n	80021b0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	2220      	movs	r2, #32
 8002180:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	6859      	ldr	r1, [r3, #4]
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	681a      	ldr	r2, [r3, #0]
 800218c:	4b0b      	ldr	r3, [pc, #44]	; (80021bc <HAL_I2C_Mem_Read+0x230>)
 800218e:	400b      	ands	r3, r1
 8002190:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	2220      	movs	r2, #32
 8002196:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	2200      	movs	r2, #0
 800219e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	2200      	movs	r2, #0
 80021a6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80021aa:	2300      	movs	r3, #0
 80021ac:	e000      	b.n	80021b0 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80021ae:	2302      	movs	r3, #2
  }
}
 80021b0:	4618      	mov	r0, r3
 80021b2:	3718      	adds	r7, #24
 80021b4:	46bd      	mov	sp, r7
 80021b6:	bd80      	pop	{r7, pc}
 80021b8:	80002400 	.word	0x80002400
 80021bc:	fe00e800 	.word	0xfe00e800

080021c0 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 80021c0:	b580      	push	{r7, lr}
 80021c2:	b086      	sub	sp, #24
 80021c4:	af02      	add	r7, sp, #8
 80021c6:	60f8      	str	r0, [r7, #12]
 80021c8:	4608      	mov	r0, r1
 80021ca:	4611      	mov	r1, r2
 80021cc:	461a      	mov	r2, r3
 80021ce:	4603      	mov	r3, r0
 80021d0:	817b      	strh	r3, [r7, #10]
 80021d2:	460b      	mov	r3, r1
 80021d4:	813b      	strh	r3, [r7, #8]
 80021d6:	4613      	mov	r3, r2
 80021d8:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80021da:	88fb      	ldrh	r3, [r7, #6]
 80021dc:	b2da      	uxtb	r2, r3
 80021de:	8979      	ldrh	r1, [r7, #10]
 80021e0:	4b20      	ldr	r3, [pc, #128]	; (8002264 <I2C_RequestMemoryRead+0xa4>)
 80021e2:	9300      	str	r3, [sp, #0]
 80021e4:	2300      	movs	r3, #0
 80021e6:	68f8      	ldr	r0, [r7, #12]
 80021e8:	f000 fa26 	bl	8002638 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80021ec:	69fa      	ldr	r2, [r7, #28]
 80021ee:	69b9      	ldr	r1, [r7, #24]
 80021f0:	68f8      	ldr	r0, [r7, #12]
 80021f2:	f000 f8b6 	bl	8002362 <I2C_WaitOnTXISFlagUntilTimeout>
 80021f6:	4603      	mov	r3, r0
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d001      	beq.n	8002200 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80021fc:	2301      	movs	r3, #1
 80021fe:	e02c      	b.n	800225a <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002200:	88fb      	ldrh	r3, [r7, #6]
 8002202:	2b01      	cmp	r3, #1
 8002204:	d105      	bne.n	8002212 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002206:	893b      	ldrh	r3, [r7, #8]
 8002208:	b2da      	uxtb	r2, r3
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	629a      	str	r2, [r3, #40]	; 0x28
 8002210:	e015      	b.n	800223e <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002212:	893b      	ldrh	r3, [r7, #8]
 8002214:	0a1b      	lsrs	r3, r3, #8
 8002216:	b29b      	uxth	r3, r3
 8002218:	b2da      	uxtb	r2, r3
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002220:	69fa      	ldr	r2, [r7, #28]
 8002222:	69b9      	ldr	r1, [r7, #24]
 8002224:	68f8      	ldr	r0, [r7, #12]
 8002226:	f000 f89c 	bl	8002362 <I2C_WaitOnTXISFlagUntilTimeout>
 800222a:	4603      	mov	r3, r0
 800222c:	2b00      	cmp	r3, #0
 800222e:	d001      	beq.n	8002234 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8002230:	2301      	movs	r3, #1
 8002232:	e012      	b.n	800225a <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002234:	893b      	ldrh	r3, [r7, #8]
 8002236:	b2da      	uxtb	r2, r3
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800223e:	69fb      	ldr	r3, [r7, #28]
 8002240:	9300      	str	r3, [sp, #0]
 8002242:	69bb      	ldr	r3, [r7, #24]
 8002244:	2200      	movs	r2, #0
 8002246:	2140      	movs	r1, #64	; 0x40
 8002248:	68f8      	ldr	r0, [r7, #12]
 800224a:	f000 f831 	bl	80022b0 <I2C_WaitOnFlagUntilTimeout>
 800224e:	4603      	mov	r3, r0
 8002250:	2b00      	cmp	r3, #0
 8002252:	d001      	beq.n	8002258 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8002254:	2301      	movs	r3, #1
 8002256:	e000      	b.n	800225a <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8002258:	2300      	movs	r3, #0
}
 800225a:	4618      	mov	r0, r3
 800225c:	3710      	adds	r7, #16
 800225e:	46bd      	mov	sp, r7
 8002260:	bd80      	pop	{r7, pc}
 8002262:	bf00      	nop
 8002264:	80002000 	.word	0x80002000

08002268 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002268:	b480      	push	{r7}
 800226a:	b083      	sub	sp, #12
 800226c:	af00      	add	r7, sp, #0
 800226e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	699b      	ldr	r3, [r3, #24]
 8002276:	f003 0302 	and.w	r3, r3, #2
 800227a:	2b02      	cmp	r3, #2
 800227c:	d103      	bne.n	8002286 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	2200      	movs	r2, #0
 8002284:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	699b      	ldr	r3, [r3, #24]
 800228c:	f003 0301 	and.w	r3, r3, #1
 8002290:	2b01      	cmp	r3, #1
 8002292:	d007      	beq.n	80022a4 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	699a      	ldr	r2, [r3, #24]
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	f042 0201 	orr.w	r2, r2, #1
 80022a2:	619a      	str	r2, [r3, #24]
  }
}
 80022a4:	bf00      	nop
 80022a6:	370c      	adds	r7, #12
 80022a8:	46bd      	mov	sp, r7
 80022aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ae:	4770      	bx	lr

080022b0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80022b0:	b580      	push	{r7, lr}
 80022b2:	b084      	sub	sp, #16
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	60f8      	str	r0, [r7, #12]
 80022b8:	60b9      	str	r1, [r7, #8]
 80022ba:	603b      	str	r3, [r7, #0]
 80022bc:	4613      	mov	r3, r2
 80022be:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80022c0:	e03b      	b.n	800233a <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80022c2:	69ba      	ldr	r2, [r7, #24]
 80022c4:	6839      	ldr	r1, [r7, #0]
 80022c6:	68f8      	ldr	r0, [r7, #12]
 80022c8:	f000 f8d6 	bl	8002478 <I2C_IsErrorOccurred>
 80022cc:	4603      	mov	r3, r0
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d001      	beq.n	80022d6 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80022d2:	2301      	movs	r3, #1
 80022d4:	e041      	b.n	800235a <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80022d6:	683b      	ldr	r3, [r7, #0]
 80022d8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80022dc:	d02d      	beq.n	800233a <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80022de:	f7ff f9f5 	bl	80016cc <HAL_GetTick>
 80022e2:	4602      	mov	r2, r0
 80022e4:	69bb      	ldr	r3, [r7, #24]
 80022e6:	1ad3      	subs	r3, r2, r3
 80022e8:	683a      	ldr	r2, [r7, #0]
 80022ea:	429a      	cmp	r2, r3
 80022ec:	d302      	bcc.n	80022f4 <I2C_WaitOnFlagUntilTimeout+0x44>
 80022ee:	683b      	ldr	r3, [r7, #0]
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d122      	bne.n	800233a <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	699a      	ldr	r2, [r3, #24]
 80022fa:	68bb      	ldr	r3, [r7, #8]
 80022fc:	4013      	ands	r3, r2
 80022fe:	68ba      	ldr	r2, [r7, #8]
 8002300:	429a      	cmp	r2, r3
 8002302:	bf0c      	ite	eq
 8002304:	2301      	moveq	r3, #1
 8002306:	2300      	movne	r3, #0
 8002308:	b2db      	uxtb	r3, r3
 800230a:	461a      	mov	r2, r3
 800230c:	79fb      	ldrb	r3, [r7, #7]
 800230e:	429a      	cmp	r2, r3
 8002310:	d113      	bne.n	800233a <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002316:	f043 0220 	orr.w	r2, r3, #32
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	2220      	movs	r2, #32
 8002322:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	2200      	movs	r2, #0
 800232a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	2200      	movs	r2, #0
 8002332:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 8002336:	2301      	movs	r3, #1
 8002338:	e00f      	b.n	800235a <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	699a      	ldr	r2, [r3, #24]
 8002340:	68bb      	ldr	r3, [r7, #8]
 8002342:	4013      	ands	r3, r2
 8002344:	68ba      	ldr	r2, [r7, #8]
 8002346:	429a      	cmp	r2, r3
 8002348:	bf0c      	ite	eq
 800234a:	2301      	moveq	r3, #1
 800234c:	2300      	movne	r3, #0
 800234e:	b2db      	uxtb	r3, r3
 8002350:	461a      	mov	r2, r3
 8002352:	79fb      	ldrb	r3, [r7, #7]
 8002354:	429a      	cmp	r2, r3
 8002356:	d0b4      	beq.n	80022c2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002358:	2300      	movs	r3, #0
}
 800235a:	4618      	mov	r0, r3
 800235c:	3710      	adds	r7, #16
 800235e:	46bd      	mov	sp, r7
 8002360:	bd80      	pop	{r7, pc}

08002362 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002362:	b580      	push	{r7, lr}
 8002364:	b084      	sub	sp, #16
 8002366:	af00      	add	r7, sp, #0
 8002368:	60f8      	str	r0, [r7, #12]
 800236a:	60b9      	str	r1, [r7, #8]
 800236c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800236e:	e033      	b.n	80023d8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002370:	687a      	ldr	r2, [r7, #4]
 8002372:	68b9      	ldr	r1, [r7, #8]
 8002374:	68f8      	ldr	r0, [r7, #12]
 8002376:	f000 f87f 	bl	8002478 <I2C_IsErrorOccurred>
 800237a:	4603      	mov	r3, r0
 800237c:	2b00      	cmp	r3, #0
 800237e:	d001      	beq.n	8002384 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002380:	2301      	movs	r3, #1
 8002382:	e031      	b.n	80023e8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002384:	68bb      	ldr	r3, [r7, #8]
 8002386:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800238a:	d025      	beq.n	80023d8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800238c:	f7ff f99e 	bl	80016cc <HAL_GetTick>
 8002390:	4602      	mov	r2, r0
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	1ad3      	subs	r3, r2, r3
 8002396:	68ba      	ldr	r2, [r7, #8]
 8002398:	429a      	cmp	r2, r3
 800239a:	d302      	bcc.n	80023a2 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800239c:	68bb      	ldr	r3, [r7, #8]
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d11a      	bne.n	80023d8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	699b      	ldr	r3, [r3, #24]
 80023a8:	f003 0302 	and.w	r3, r3, #2
 80023ac:	2b02      	cmp	r3, #2
 80023ae:	d013      	beq.n	80023d8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023b4:	f043 0220 	orr.w	r2, r3, #32
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	2220      	movs	r2, #32
 80023c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	2200      	movs	r2, #0
 80023c8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	2200      	movs	r2, #0
 80023d0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 80023d4:	2301      	movs	r3, #1
 80023d6:	e007      	b.n	80023e8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	699b      	ldr	r3, [r3, #24]
 80023de:	f003 0302 	and.w	r3, r3, #2
 80023e2:	2b02      	cmp	r3, #2
 80023e4:	d1c4      	bne.n	8002370 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80023e6:	2300      	movs	r3, #0
}
 80023e8:	4618      	mov	r0, r3
 80023ea:	3710      	adds	r7, #16
 80023ec:	46bd      	mov	sp, r7
 80023ee:	bd80      	pop	{r7, pc}

080023f0 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80023f0:	b580      	push	{r7, lr}
 80023f2:	b084      	sub	sp, #16
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	60f8      	str	r0, [r7, #12]
 80023f8:	60b9      	str	r1, [r7, #8]
 80023fa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80023fc:	e02f      	b.n	800245e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80023fe:	687a      	ldr	r2, [r7, #4]
 8002400:	68b9      	ldr	r1, [r7, #8]
 8002402:	68f8      	ldr	r0, [r7, #12]
 8002404:	f000 f838 	bl	8002478 <I2C_IsErrorOccurred>
 8002408:	4603      	mov	r3, r0
 800240a:	2b00      	cmp	r3, #0
 800240c:	d001      	beq.n	8002412 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800240e:	2301      	movs	r3, #1
 8002410:	e02d      	b.n	800246e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002412:	f7ff f95b 	bl	80016cc <HAL_GetTick>
 8002416:	4602      	mov	r2, r0
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	1ad3      	subs	r3, r2, r3
 800241c:	68ba      	ldr	r2, [r7, #8]
 800241e:	429a      	cmp	r2, r3
 8002420:	d302      	bcc.n	8002428 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002422:	68bb      	ldr	r3, [r7, #8]
 8002424:	2b00      	cmp	r3, #0
 8002426:	d11a      	bne.n	800245e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	699b      	ldr	r3, [r3, #24]
 800242e:	f003 0320 	and.w	r3, r3, #32
 8002432:	2b20      	cmp	r3, #32
 8002434:	d013      	beq.n	800245e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800243a:	f043 0220 	orr.w	r2, r3, #32
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	2220      	movs	r2, #32
 8002446:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	2200      	movs	r2, #0
 800244e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	2200      	movs	r2, #0
 8002456:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800245a:	2301      	movs	r3, #1
 800245c:	e007      	b.n	800246e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	699b      	ldr	r3, [r3, #24]
 8002464:	f003 0320 	and.w	r3, r3, #32
 8002468:	2b20      	cmp	r3, #32
 800246a:	d1c8      	bne.n	80023fe <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800246c:	2300      	movs	r3, #0
}
 800246e:	4618      	mov	r0, r3
 8002470:	3710      	adds	r7, #16
 8002472:	46bd      	mov	sp, r7
 8002474:	bd80      	pop	{r7, pc}
	...

08002478 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002478:	b580      	push	{r7, lr}
 800247a:	b08a      	sub	sp, #40	; 0x28
 800247c:	af00      	add	r7, sp, #0
 800247e:	60f8      	str	r0, [r7, #12]
 8002480:	60b9      	str	r1, [r7, #8]
 8002482:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002484:	2300      	movs	r3, #0
 8002486:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	699b      	ldr	r3, [r3, #24]
 8002490:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8002492:	2300      	movs	r3, #0
 8002494:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800249a:	69bb      	ldr	r3, [r7, #24]
 800249c:	f003 0310 	and.w	r3, r3, #16
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d068      	beq.n	8002576 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	2210      	movs	r2, #16
 80024aa:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80024ac:	e049      	b.n	8002542 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80024ae:	68bb      	ldr	r3, [r7, #8]
 80024b0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80024b4:	d045      	beq.n	8002542 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80024b6:	f7ff f909 	bl	80016cc <HAL_GetTick>
 80024ba:	4602      	mov	r2, r0
 80024bc:	69fb      	ldr	r3, [r7, #28]
 80024be:	1ad3      	subs	r3, r2, r3
 80024c0:	68ba      	ldr	r2, [r7, #8]
 80024c2:	429a      	cmp	r2, r3
 80024c4:	d302      	bcc.n	80024cc <I2C_IsErrorOccurred+0x54>
 80024c6:	68bb      	ldr	r3, [r7, #8]
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d13a      	bne.n	8002542 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	685b      	ldr	r3, [r3, #4]
 80024d2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80024d6:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80024de:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	699b      	ldr	r3, [r3, #24]
 80024e6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80024ea:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80024ee:	d121      	bne.n	8002534 <I2C_IsErrorOccurred+0xbc>
 80024f0:	697b      	ldr	r3, [r7, #20]
 80024f2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80024f6:	d01d      	beq.n	8002534 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80024f8:	7cfb      	ldrb	r3, [r7, #19]
 80024fa:	2b20      	cmp	r3, #32
 80024fc:	d01a      	beq.n	8002534 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	685a      	ldr	r2, [r3, #4]
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800250c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800250e:	f7ff f8dd 	bl	80016cc <HAL_GetTick>
 8002512:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002514:	e00e      	b.n	8002534 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002516:	f7ff f8d9 	bl	80016cc <HAL_GetTick>
 800251a:	4602      	mov	r2, r0
 800251c:	69fb      	ldr	r3, [r7, #28]
 800251e:	1ad3      	subs	r3, r2, r3
 8002520:	2b19      	cmp	r3, #25
 8002522:	d907      	bls.n	8002534 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002524:	6a3b      	ldr	r3, [r7, #32]
 8002526:	f043 0320 	orr.w	r3, r3, #32
 800252a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800252c:	2301      	movs	r3, #1
 800252e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 8002532:	e006      	b.n	8002542 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	699b      	ldr	r3, [r3, #24]
 800253a:	f003 0320 	and.w	r3, r3, #32
 800253e:	2b20      	cmp	r3, #32
 8002540:	d1e9      	bne.n	8002516 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	699b      	ldr	r3, [r3, #24]
 8002548:	f003 0320 	and.w	r3, r3, #32
 800254c:	2b20      	cmp	r3, #32
 800254e:	d003      	beq.n	8002558 <I2C_IsErrorOccurred+0xe0>
 8002550:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002554:	2b00      	cmp	r3, #0
 8002556:	d0aa      	beq.n	80024ae <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002558:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800255c:	2b00      	cmp	r3, #0
 800255e:	d103      	bne.n	8002568 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	2220      	movs	r2, #32
 8002566:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002568:	6a3b      	ldr	r3, [r7, #32]
 800256a:	f043 0304 	orr.w	r3, r3, #4
 800256e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002570:	2301      	movs	r3, #1
 8002572:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	699b      	ldr	r3, [r3, #24]
 800257c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800257e:	69bb      	ldr	r3, [r7, #24]
 8002580:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002584:	2b00      	cmp	r3, #0
 8002586:	d00b      	beq.n	80025a0 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002588:	6a3b      	ldr	r3, [r7, #32]
 800258a:	f043 0301 	orr.w	r3, r3, #1
 800258e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002598:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800259a:	2301      	movs	r3, #1
 800259c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80025a0:	69bb      	ldr	r3, [r7, #24]
 80025a2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d00b      	beq.n	80025c2 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80025aa:	6a3b      	ldr	r3, [r7, #32]
 80025ac:	f043 0308 	orr.w	r3, r3, #8
 80025b0:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80025ba:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80025bc:	2301      	movs	r3, #1
 80025be:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80025c2:	69bb      	ldr	r3, [r7, #24]
 80025c4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d00b      	beq.n	80025e4 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80025cc:	6a3b      	ldr	r3, [r7, #32]
 80025ce:	f043 0302 	orr.w	r3, r3, #2
 80025d2:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80025dc:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80025de:	2301      	movs	r3, #1
 80025e0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 80025e4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d01c      	beq.n	8002626 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80025ec:	68f8      	ldr	r0, [r7, #12]
 80025ee:	f7ff fe3b 	bl	8002268 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	6859      	ldr	r1, [r3, #4]
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	681a      	ldr	r2, [r3, #0]
 80025fc:	4b0d      	ldr	r3, [pc, #52]	; (8002634 <I2C_IsErrorOccurred+0x1bc>)
 80025fe:	400b      	ands	r3, r1
 8002600:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002606:	6a3b      	ldr	r3, [r7, #32]
 8002608:	431a      	orrs	r2, r3
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	2220      	movs	r2, #32
 8002612:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	2200      	movs	r2, #0
 800261a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	2200      	movs	r2, #0
 8002622:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8002626:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800262a:	4618      	mov	r0, r3
 800262c:	3728      	adds	r7, #40	; 0x28
 800262e:	46bd      	mov	sp, r7
 8002630:	bd80      	pop	{r7, pc}
 8002632:	bf00      	nop
 8002634:	fe00e800 	.word	0xfe00e800

08002638 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002638:	b480      	push	{r7}
 800263a:	b087      	sub	sp, #28
 800263c:	af00      	add	r7, sp, #0
 800263e:	60f8      	str	r0, [r7, #12]
 8002640:	607b      	str	r3, [r7, #4]
 8002642:	460b      	mov	r3, r1
 8002644:	817b      	strh	r3, [r7, #10]
 8002646:	4613      	mov	r3, r2
 8002648:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800264a:	897b      	ldrh	r3, [r7, #10]
 800264c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002650:	7a7b      	ldrb	r3, [r7, #9]
 8002652:	041b      	lsls	r3, r3, #16
 8002654:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002658:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800265e:	6a3b      	ldr	r3, [r7, #32]
 8002660:	4313      	orrs	r3, r2
 8002662:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002666:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	685a      	ldr	r2, [r3, #4]
 800266e:	6a3b      	ldr	r3, [r7, #32]
 8002670:	0d5b      	lsrs	r3, r3, #21
 8002672:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8002676:	4b08      	ldr	r3, [pc, #32]	; (8002698 <I2C_TransferConfig+0x60>)
 8002678:	430b      	orrs	r3, r1
 800267a:	43db      	mvns	r3, r3
 800267c:	ea02 0103 	and.w	r1, r2, r3
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	697a      	ldr	r2, [r7, #20]
 8002686:	430a      	orrs	r2, r1
 8002688:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800268a:	bf00      	nop
 800268c:	371c      	adds	r7, #28
 800268e:	46bd      	mov	sp, r7
 8002690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002694:	4770      	bx	lr
 8002696:	bf00      	nop
 8002698:	03ff63ff 	.word	0x03ff63ff

0800269c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800269c:	b480      	push	{r7}
 800269e:	b083      	sub	sp, #12
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	6078      	str	r0, [r7, #4]
 80026a4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80026ac:	b2db      	uxtb	r3, r3
 80026ae:	2b20      	cmp	r3, #32
 80026b0:	d138      	bne.n	8002724 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80026b8:	2b01      	cmp	r3, #1
 80026ba:	d101      	bne.n	80026c0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80026bc:	2302      	movs	r3, #2
 80026be:	e032      	b.n	8002726 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	2201      	movs	r2, #1
 80026c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	2224      	movs	r2, #36	; 0x24
 80026cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	681a      	ldr	r2, [r3, #0]
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	f022 0201 	bic.w	r2, r2, #1
 80026de:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	681a      	ldr	r2, [r3, #0]
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80026ee:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	6819      	ldr	r1, [r3, #0]
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	683a      	ldr	r2, [r7, #0]
 80026fc:	430a      	orrs	r2, r1
 80026fe:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	681a      	ldr	r2, [r3, #0]
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	f042 0201 	orr.w	r2, r2, #1
 800270e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	2220      	movs	r2, #32
 8002714:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	2200      	movs	r2, #0
 800271c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002720:	2300      	movs	r3, #0
 8002722:	e000      	b.n	8002726 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002724:	2302      	movs	r3, #2
  }
}
 8002726:	4618      	mov	r0, r3
 8002728:	370c      	adds	r7, #12
 800272a:	46bd      	mov	sp, r7
 800272c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002730:	4770      	bx	lr

08002732 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002732:	b480      	push	{r7}
 8002734:	b085      	sub	sp, #20
 8002736:	af00      	add	r7, sp, #0
 8002738:	6078      	str	r0, [r7, #4]
 800273a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002742:	b2db      	uxtb	r3, r3
 8002744:	2b20      	cmp	r3, #32
 8002746:	d139      	bne.n	80027bc <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800274e:	2b01      	cmp	r3, #1
 8002750:	d101      	bne.n	8002756 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002752:	2302      	movs	r3, #2
 8002754:	e033      	b.n	80027be <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	2201      	movs	r2, #1
 800275a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	2224      	movs	r2, #36	; 0x24
 8002762:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	681a      	ldr	r2, [r3, #0]
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	f022 0201 	bic.w	r2, r2, #1
 8002774:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002784:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002786:	683b      	ldr	r3, [r7, #0]
 8002788:	021b      	lsls	r3, r3, #8
 800278a:	68fa      	ldr	r2, [r7, #12]
 800278c:	4313      	orrs	r3, r2
 800278e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	68fa      	ldr	r2, [r7, #12]
 8002796:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	681a      	ldr	r2, [r3, #0]
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	f042 0201 	orr.w	r2, r2, #1
 80027a6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	2220      	movs	r2, #32
 80027ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	2200      	movs	r2, #0
 80027b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80027b8:	2300      	movs	r3, #0
 80027ba:	e000      	b.n	80027be <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80027bc:	2302      	movs	r3, #2
  }
}
 80027be:	4618      	mov	r0, r3
 80027c0:	3714      	adds	r7, #20
 80027c2:	46bd      	mov	sp, r7
 80027c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c8:	4770      	bx	lr
	...

080027cc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80027cc:	b480      	push	{r7}
 80027ce:	b085      	sub	sp, #20
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d141      	bne.n	800285e <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80027da:	4b4b      	ldr	r3, [pc, #300]	; (8002908 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80027e2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80027e6:	d131      	bne.n	800284c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80027e8:	4b47      	ldr	r3, [pc, #284]	; (8002908 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80027ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80027ee:	4a46      	ldr	r2, [pc, #280]	; (8002908 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80027f0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80027f4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80027f8:	4b43      	ldr	r3, [pc, #268]	; (8002908 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002800:	4a41      	ldr	r2, [pc, #260]	; (8002908 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002802:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002806:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002808:	4b40      	ldr	r3, [pc, #256]	; (800290c <HAL_PWREx_ControlVoltageScaling+0x140>)
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	2232      	movs	r2, #50	; 0x32
 800280e:	fb02 f303 	mul.w	r3, r2, r3
 8002812:	4a3f      	ldr	r2, [pc, #252]	; (8002910 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002814:	fba2 2303 	umull	r2, r3, r2, r3
 8002818:	0c9b      	lsrs	r3, r3, #18
 800281a:	3301      	adds	r3, #1
 800281c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800281e:	e002      	b.n	8002826 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	3b01      	subs	r3, #1
 8002824:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002826:	4b38      	ldr	r3, [pc, #224]	; (8002908 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002828:	695b      	ldr	r3, [r3, #20]
 800282a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800282e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002832:	d102      	bne.n	800283a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	2b00      	cmp	r3, #0
 8002838:	d1f2      	bne.n	8002820 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800283a:	4b33      	ldr	r3, [pc, #204]	; (8002908 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800283c:	695b      	ldr	r3, [r3, #20]
 800283e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002842:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002846:	d158      	bne.n	80028fa <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002848:	2303      	movs	r3, #3
 800284a:	e057      	b.n	80028fc <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800284c:	4b2e      	ldr	r3, [pc, #184]	; (8002908 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800284e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002852:	4a2d      	ldr	r2, [pc, #180]	; (8002908 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002854:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002858:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 800285c:	e04d      	b.n	80028fa <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002864:	d141      	bne.n	80028ea <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002866:	4b28      	ldr	r3, [pc, #160]	; (8002908 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800286e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002872:	d131      	bne.n	80028d8 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002874:	4b24      	ldr	r3, [pc, #144]	; (8002908 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002876:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800287a:	4a23      	ldr	r2, [pc, #140]	; (8002908 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800287c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002880:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002884:	4b20      	ldr	r3, [pc, #128]	; (8002908 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800288c:	4a1e      	ldr	r2, [pc, #120]	; (8002908 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800288e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002892:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002894:	4b1d      	ldr	r3, [pc, #116]	; (800290c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	2232      	movs	r2, #50	; 0x32
 800289a:	fb02 f303 	mul.w	r3, r2, r3
 800289e:	4a1c      	ldr	r2, [pc, #112]	; (8002910 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80028a0:	fba2 2303 	umull	r2, r3, r2, r3
 80028a4:	0c9b      	lsrs	r3, r3, #18
 80028a6:	3301      	adds	r3, #1
 80028a8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80028aa:	e002      	b.n	80028b2 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	3b01      	subs	r3, #1
 80028b0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80028b2:	4b15      	ldr	r3, [pc, #84]	; (8002908 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80028b4:	695b      	ldr	r3, [r3, #20]
 80028b6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80028ba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80028be:	d102      	bne.n	80028c6 <HAL_PWREx_ControlVoltageScaling+0xfa>
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d1f2      	bne.n	80028ac <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80028c6:	4b10      	ldr	r3, [pc, #64]	; (8002908 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80028c8:	695b      	ldr	r3, [r3, #20]
 80028ca:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80028ce:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80028d2:	d112      	bne.n	80028fa <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80028d4:	2303      	movs	r3, #3
 80028d6:	e011      	b.n	80028fc <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80028d8:	4b0b      	ldr	r3, [pc, #44]	; (8002908 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80028da:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80028de:	4a0a      	ldr	r2, [pc, #40]	; (8002908 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80028e0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80028e4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80028e8:	e007      	b.n	80028fa <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80028ea:	4b07      	ldr	r3, [pc, #28]	; (8002908 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80028f2:	4a05      	ldr	r2, [pc, #20]	; (8002908 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80028f4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80028f8:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80028fa:	2300      	movs	r3, #0
}
 80028fc:	4618      	mov	r0, r3
 80028fe:	3714      	adds	r7, #20
 8002900:	46bd      	mov	sp, r7
 8002902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002906:	4770      	bx	lr
 8002908:	40007000 	.word	0x40007000
 800290c:	20000000 	.word	0x20000000
 8002910:	431bde83 	.word	0x431bde83

08002914 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8002914:	b480      	push	{r7}
 8002916:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8002918:	4b05      	ldr	r3, [pc, #20]	; (8002930 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800291a:	689b      	ldr	r3, [r3, #8]
 800291c:	4a04      	ldr	r2, [pc, #16]	; (8002930 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800291e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002922:	6093      	str	r3, [r2, #8]
}
 8002924:	bf00      	nop
 8002926:	46bd      	mov	sp, r7
 8002928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800292c:	4770      	bx	lr
 800292e:	bf00      	nop
 8002930:	40007000 	.word	0x40007000

08002934 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002934:	b580      	push	{r7, lr}
 8002936:	b088      	sub	sp, #32
 8002938:	af00      	add	r7, sp, #0
 800293a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	2b00      	cmp	r3, #0
 8002940:	d101      	bne.n	8002946 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002942:	2301      	movs	r3, #1
 8002944:	e2fe      	b.n	8002f44 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	f003 0301 	and.w	r3, r3, #1
 800294e:	2b00      	cmp	r3, #0
 8002950:	d075      	beq.n	8002a3e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002952:	4b97      	ldr	r3, [pc, #604]	; (8002bb0 <HAL_RCC_OscConfig+0x27c>)
 8002954:	689b      	ldr	r3, [r3, #8]
 8002956:	f003 030c 	and.w	r3, r3, #12
 800295a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800295c:	4b94      	ldr	r3, [pc, #592]	; (8002bb0 <HAL_RCC_OscConfig+0x27c>)
 800295e:	68db      	ldr	r3, [r3, #12]
 8002960:	f003 0303 	and.w	r3, r3, #3
 8002964:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8002966:	69bb      	ldr	r3, [r7, #24]
 8002968:	2b0c      	cmp	r3, #12
 800296a:	d102      	bne.n	8002972 <HAL_RCC_OscConfig+0x3e>
 800296c:	697b      	ldr	r3, [r7, #20]
 800296e:	2b03      	cmp	r3, #3
 8002970:	d002      	beq.n	8002978 <HAL_RCC_OscConfig+0x44>
 8002972:	69bb      	ldr	r3, [r7, #24]
 8002974:	2b08      	cmp	r3, #8
 8002976:	d10b      	bne.n	8002990 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002978:	4b8d      	ldr	r3, [pc, #564]	; (8002bb0 <HAL_RCC_OscConfig+0x27c>)
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002980:	2b00      	cmp	r3, #0
 8002982:	d05b      	beq.n	8002a3c <HAL_RCC_OscConfig+0x108>
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	685b      	ldr	r3, [r3, #4]
 8002988:	2b00      	cmp	r3, #0
 800298a:	d157      	bne.n	8002a3c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800298c:	2301      	movs	r3, #1
 800298e:	e2d9      	b.n	8002f44 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	685b      	ldr	r3, [r3, #4]
 8002994:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002998:	d106      	bne.n	80029a8 <HAL_RCC_OscConfig+0x74>
 800299a:	4b85      	ldr	r3, [pc, #532]	; (8002bb0 <HAL_RCC_OscConfig+0x27c>)
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	4a84      	ldr	r2, [pc, #528]	; (8002bb0 <HAL_RCC_OscConfig+0x27c>)
 80029a0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80029a4:	6013      	str	r3, [r2, #0]
 80029a6:	e01d      	b.n	80029e4 <HAL_RCC_OscConfig+0xb0>
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	685b      	ldr	r3, [r3, #4]
 80029ac:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80029b0:	d10c      	bne.n	80029cc <HAL_RCC_OscConfig+0x98>
 80029b2:	4b7f      	ldr	r3, [pc, #508]	; (8002bb0 <HAL_RCC_OscConfig+0x27c>)
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	4a7e      	ldr	r2, [pc, #504]	; (8002bb0 <HAL_RCC_OscConfig+0x27c>)
 80029b8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80029bc:	6013      	str	r3, [r2, #0]
 80029be:	4b7c      	ldr	r3, [pc, #496]	; (8002bb0 <HAL_RCC_OscConfig+0x27c>)
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	4a7b      	ldr	r2, [pc, #492]	; (8002bb0 <HAL_RCC_OscConfig+0x27c>)
 80029c4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80029c8:	6013      	str	r3, [r2, #0]
 80029ca:	e00b      	b.n	80029e4 <HAL_RCC_OscConfig+0xb0>
 80029cc:	4b78      	ldr	r3, [pc, #480]	; (8002bb0 <HAL_RCC_OscConfig+0x27c>)
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	4a77      	ldr	r2, [pc, #476]	; (8002bb0 <HAL_RCC_OscConfig+0x27c>)
 80029d2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80029d6:	6013      	str	r3, [r2, #0]
 80029d8:	4b75      	ldr	r3, [pc, #468]	; (8002bb0 <HAL_RCC_OscConfig+0x27c>)
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	4a74      	ldr	r2, [pc, #464]	; (8002bb0 <HAL_RCC_OscConfig+0x27c>)
 80029de:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80029e2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	685b      	ldr	r3, [r3, #4]
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d013      	beq.n	8002a14 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029ec:	f7fe fe6e 	bl	80016cc <HAL_GetTick>
 80029f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80029f2:	e008      	b.n	8002a06 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80029f4:	f7fe fe6a 	bl	80016cc <HAL_GetTick>
 80029f8:	4602      	mov	r2, r0
 80029fa:	693b      	ldr	r3, [r7, #16]
 80029fc:	1ad3      	subs	r3, r2, r3
 80029fe:	2b64      	cmp	r3, #100	; 0x64
 8002a00:	d901      	bls.n	8002a06 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002a02:	2303      	movs	r3, #3
 8002a04:	e29e      	b.n	8002f44 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002a06:	4b6a      	ldr	r3, [pc, #424]	; (8002bb0 <HAL_RCC_OscConfig+0x27c>)
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d0f0      	beq.n	80029f4 <HAL_RCC_OscConfig+0xc0>
 8002a12:	e014      	b.n	8002a3e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a14:	f7fe fe5a 	bl	80016cc <HAL_GetTick>
 8002a18:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002a1a:	e008      	b.n	8002a2e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002a1c:	f7fe fe56 	bl	80016cc <HAL_GetTick>
 8002a20:	4602      	mov	r2, r0
 8002a22:	693b      	ldr	r3, [r7, #16]
 8002a24:	1ad3      	subs	r3, r2, r3
 8002a26:	2b64      	cmp	r3, #100	; 0x64
 8002a28:	d901      	bls.n	8002a2e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002a2a:	2303      	movs	r3, #3
 8002a2c:	e28a      	b.n	8002f44 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002a2e:	4b60      	ldr	r3, [pc, #384]	; (8002bb0 <HAL_RCC_OscConfig+0x27c>)
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d1f0      	bne.n	8002a1c <HAL_RCC_OscConfig+0xe8>
 8002a3a:	e000      	b.n	8002a3e <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a3c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	f003 0302 	and.w	r3, r3, #2
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d075      	beq.n	8002b36 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002a4a:	4b59      	ldr	r3, [pc, #356]	; (8002bb0 <HAL_RCC_OscConfig+0x27c>)
 8002a4c:	689b      	ldr	r3, [r3, #8]
 8002a4e:	f003 030c 	and.w	r3, r3, #12
 8002a52:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002a54:	4b56      	ldr	r3, [pc, #344]	; (8002bb0 <HAL_RCC_OscConfig+0x27c>)
 8002a56:	68db      	ldr	r3, [r3, #12]
 8002a58:	f003 0303 	and.w	r3, r3, #3
 8002a5c:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8002a5e:	69bb      	ldr	r3, [r7, #24]
 8002a60:	2b0c      	cmp	r3, #12
 8002a62:	d102      	bne.n	8002a6a <HAL_RCC_OscConfig+0x136>
 8002a64:	697b      	ldr	r3, [r7, #20]
 8002a66:	2b02      	cmp	r3, #2
 8002a68:	d002      	beq.n	8002a70 <HAL_RCC_OscConfig+0x13c>
 8002a6a:	69bb      	ldr	r3, [r7, #24]
 8002a6c:	2b04      	cmp	r3, #4
 8002a6e:	d11f      	bne.n	8002ab0 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002a70:	4b4f      	ldr	r3, [pc, #316]	; (8002bb0 <HAL_RCC_OscConfig+0x27c>)
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d005      	beq.n	8002a88 <HAL_RCC_OscConfig+0x154>
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	68db      	ldr	r3, [r3, #12]
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d101      	bne.n	8002a88 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8002a84:	2301      	movs	r3, #1
 8002a86:	e25d      	b.n	8002f44 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a88:	4b49      	ldr	r3, [pc, #292]	; (8002bb0 <HAL_RCC_OscConfig+0x27c>)
 8002a8a:	685b      	ldr	r3, [r3, #4]
 8002a8c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	691b      	ldr	r3, [r3, #16]
 8002a94:	061b      	lsls	r3, r3, #24
 8002a96:	4946      	ldr	r1, [pc, #280]	; (8002bb0 <HAL_RCC_OscConfig+0x27c>)
 8002a98:	4313      	orrs	r3, r2
 8002a9a:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002a9c:	4b45      	ldr	r3, [pc, #276]	; (8002bb4 <HAL_RCC_OscConfig+0x280>)
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	4618      	mov	r0, r3
 8002aa2:	f7fe fdc7 	bl	8001634 <HAL_InitTick>
 8002aa6:	4603      	mov	r3, r0
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d043      	beq.n	8002b34 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8002aac:	2301      	movs	r3, #1
 8002aae:	e249      	b.n	8002f44 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	68db      	ldr	r3, [r3, #12]
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d023      	beq.n	8002b00 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002ab8:	4b3d      	ldr	r3, [pc, #244]	; (8002bb0 <HAL_RCC_OscConfig+0x27c>)
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	4a3c      	ldr	r2, [pc, #240]	; (8002bb0 <HAL_RCC_OscConfig+0x27c>)
 8002abe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ac2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ac4:	f7fe fe02 	bl	80016cc <HAL_GetTick>
 8002ac8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002aca:	e008      	b.n	8002ade <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002acc:	f7fe fdfe 	bl	80016cc <HAL_GetTick>
 8002ad0:	4602      	mov	r2, r0
 8002ad2:	693b      	ldr	r3, [r7, #16]
 8002ad4:	1ad3      	subs	r3, r2, r3
 8002ad6:	2b02      	cmp	r3, #2
 8002ad8:	d901      	bls.n	8002ade <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8002ada:	2303      	movs	r3, #3
 8002adc:	e232      	b.n	8002f44 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002ade:	4b34      	ldr	r3, [pc, #208]	; (8002bb0 <HAL_RCC_OscConfig+0x27c>)
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d0f0      	beq.n	8002acc <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002aea:	4b31      	ldr	r3, [pc, #196]	; (8002bb0 <HAL_RCC_OscConfig+0x27c>)
 8002aec:	685b      	ldr	r3, [r3, #4]
 8002aee:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	691b      	ldr	r3, [r3, #16]
 8002af6:	061b      	lsls	r3, r3, #24
 8002af8:	492d      	ldr	r1, [pc, #180]	; (8002bb0 <HAL_RCC_OscConfig+0x27c>)
 8002afa:	4313      	orrs	r3, r2
 8002afc:	604b      	str	r3, [r1, #4]
 8002afe:	e01a      	b.n	8002b36 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002b00:	4b2b      	ldr	r3, [pc, #172]	; (8002bb0 <HAL_RCC_OscConfig+0x27c>)
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	4a2a      	ldr	r2, [pc, #168]	; (8002bb0 <HAL_RCC_OscConfig+0x27c>)
 8002b06:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002b0a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b0c:	f7fe fdde 	bl	80016cc <HAL_GetTick>
 8002b10:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002b12:	e008      	b.n	8002b26 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b14:	f7fe fdda 	bl	80016cc <HAL_GetTick>
 8002b18:	4602      	mov	r2, r0
 8002b1a:	693b      	ldr	r3, [r7, #16]
 8002b1c:	1ad3      	subs	r3, r2, r3
 8002b1e:	2b02      	cmp	r3, #2
 8002b20:	d901      	bls.n	8002b26 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8002b22:	2303      	movs	r3, #3
 8002b24:	e20e      	b.n	8002f44 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002b26:	4b22      	ldr	r3, [pc, #136]	; (8002bb0 <HAL_RCC_OscConfig+0x27c>)
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d1f0      	bne.n	8002b14 <HAL_RCC_OscConfig+0x1e0>
 8002b32:	e000      	b.n	8002b36 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002b34:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	f003 0308 	and.w	r3, r3, #8
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d041      	beq.n	8002bc6 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	695b      	ldr	r3, [r3, #20]
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d01c      	beq.n	8002b84 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002b4a:	4b19      	ldr	r3, [pc, #100]	; (8002bb0 <HAL_RCC_OscConfig+0x27c>)
 8002b4c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002b50:	4a17      	ldr	r2, [pc, #92]	; (8002bb0 <HAL_RCC_OscConfig+0x27c>)
 8002b52:	f043 0301 	orr.w	r3, r3, #1
 8002b56:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b5a:	f7fe fdb7 	bl	80016cc <HAL_GetTick>
 8002b5e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002b60:	e008      	b.n	8002b74 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002b62:	f7fe fdb3 	bl	80016cc <HAL_GetTick>
 8002b66:	4602      	mov	r2, r0
 8002b68:	693b      	ldr	r3, [r7, #16]
 8002b6a:	1ad3      	subs	r3, r2, r3
 8002b6c:	2b02      	cmp	r3, #2
 8002b6e:	d901      	bls.n	8002b74 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002b70:	2303      	movs	r3, #3
 8002b72:	e1e7      	b.n	8002f44 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002b74:	4b0e      	ldr	r3, [pc, #56]	; (8002bb0 <HAL_RCC_OscConfig+0x27c>)
 8002b76:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002b7a:	f003 0302 	and.w	r3, r3, #2
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d0ef      	beq.n	8002b62 <HAL_RCC_OscConfig+0x22e>
 8002b82:	e020      	b.n	8002bc6 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002b84:	4b0a      	ldr	r3, [pc, #40]	; (8002bb0 <HAL_RCC_OscConfig+0x27c>)
 8002b86:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002b8a:	4a09      	ldr	r2, [pc, #36]	; (8002bb0 <HAL_RCC_OscConfig+0x27c>)
 8002b8c:	f023 0301 	bic.w	r3, r3, #1
 8002b90:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b94:	f7fe fd9a 	bl	80016cc <HAL_GetTick>
 8002b98:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002b9a:	e00d      	b.n	8002bb8 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002b9c:	f7fe fd96 	bl	80016cc <HAL_GetTick>
 8002ba0:	4602      	mov	r2, r0
 8002ba2:	693b      	ldr	r3, [r7, #16]
 8002ba4:	1ad3      	subs	r3, r2, r3
 8002ba6:	2b02      	cmp	r3, #2
 8002ba8:	d906      	bls.n	8002bb8 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002baa:	2303      	movs	r3, #3
 8002bac:	e1ca      	b.n	8002f44 <HAL_RCC_OscConfig+0x610>
 8002bae:	bf00      	nop
 8002bb0:	40021000 	.word	0x40021000
 8002bb4:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002bb8:	4b8c      	ldr	r3, [pc, #560]	; (8002dec <HAL_RCC_OscConfig+0x4b8>)
 8002bba:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002bbe:	f003 0302 	and.w	r3, r3, #2
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d1ea      	bne.n	8002b9c <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	f003 0304 	and.w	r3, r3, #4
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	f000 80a6 	beq.w	8002d20 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002bd4:	2300      	movs	r3, #0
 8002bd6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002bd8:	4b84      	ldr	r3, [pc, #528]	; (8002dec <HAL_RCC_OscConfig+0x4b8>)
 8002bda:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002bdc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d101      	bne.n	8002be8 <HAL_RCC_OscConfig+0x2b4>
 8002be4:	2301      	movs	r3, #1
 8002be6:	e000      	b.n	8002bea <HAL_RCC_OscConfig+0x2b6>
 8002be8:	2300      	movs	r3, #0
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d00d      	beq.n	8002c0a <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002bee:	4b7f      	ldr	r3, [pc, #508]	; (8002dec <HAL_RCC_OscConfig+0x4b8>)
 8002bf0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002bf2:	4a7e      	ldr	r2, [pc, #504]	; (8002dec <HAL_RCC_OscConfig+0x4b8>)
 8002bf4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002bf8:	6593      	str	r3, [r2, #88]	; 0x58
 8002bfa:	4b7c      	ldr	r3, [pc, #496]	; (8002dec <HAL_RCC_OscConfig+0x4b8>)
 8002bfc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002bfe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c02:	60fb      	str	r3, [r7, #12]
 8002c04:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002c06:	2301      	movs	r3, #1
 8002c08:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002c0a:	4b79      	ldr	r3, [pc, #484]	; (8002df0 <HAL_RCC_OscConfig+0x4bc>)
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d118      	bne.n	8002c48 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002c16:	4b76      	ldr	r3, [pc, #472]	; (8002df0 <HAL_RCC_OscConfig+0x4bc>)
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	4a75      	ldr	r2, [pc, #468]	; (8002df0 <HAL_RCC_OscConfig+0x4bc>)
 8002c1c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002c20:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002c22:	f7fe fd53 	bl	80016cc <HAL_GetTick>
 8002c26:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002c28:	e008      	b.n	8002c3c <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c2a:	f7fe fd4f 	bl	80016cc <HAL_GetTick>
 8002c2e:	4602      	mov	r2, r0
 8002c30:	693b      	ldr	r3, [r7, #16]
 8002c32:	1ad3      	subs	r3, r2, r3
 8002c34:	2b02      	cmp	r3, #2
 8002c36:	d901      	bls.n	8002c3c <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8002c38:	2303      	movs	r3, #3
 8002c3a:	e183      	b.n	8002f44 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002c3c:	4b6c      	ldr	r3, [pc, #432]	; (8002df0 <HAL_RCC_OscConfig+0x4bc>)
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d0f0      	beq.n	8002c2a <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	689b      	ldr	r3, [r3, #8]
 8002c4c:	2b01      	cmp	r3, #1
 8002c4e:	d108      	bne.n	8002c62 <HAL_RCC_OscConfig+0x32e>
 8002c50:	4b66      	ldr	r3, [pc, #408]	; (8002dec <HAL_RCC_OscConfig+0x4b8>)
 8002c52:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c56:	4a65      	ldr	r2, [pc, #404]	; (8002dec <HAL_RCC_OscConfig+0x4b8>)
 8002c58:	f043 0301 	orr.w	r3, r3, #1
 8002c5c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002c60:	e024      	b.n	8002cac <HAL_RCC_OscConfig+0x378>
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	689b      	ldr	r3, [r3, #8]
 8002c66:	2b05      	cmp	r3, #5
 8002c68:	d110      	bne.n	8002c8c <HAL_RCC_OscConfig+0x358>
 8002c6a:	4b60      	ldr	r3, [pc, #384]	; (8002dec <HAL_RCC_OscConfig+0x4b8>)
 8002c6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c70:	4a5e      	ldr	r2, [pc, #376]	; (8002dec <HAL_RCC_OscConfig+0x4b8>)
 8002c72:	f043 0304 	orr.w	r3, r3, #4
 8002c76:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002c7a:	4b5c      	ldr	r3, [pc, #368]	; (8002dec <HAL_RCC_OscConfig+0x4b8>)
 8002c7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c80:	4a5a      	ldr	r2, [pc, #360]	; (8002dec <HAL_RCC_OscConfig+0x4b8>)
 8002c82:	f043 0301 	orr.w	r3, r3, #1
 8002c86:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002c8a:	e00f      	b.n	8002cac <HAL_RCC_OscConfig+0x378>
 8002c8c:	4b57      	ldr	r3, [pc, #348]	; (8002dec <HAL_RCC_OscConfig+0x4b8>)
 8002c8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c92:	4a56      	ldr	r2, [pc, #344]	; (8002dec <HAL_RCC_OscConfig+0x4b8>)
 8002c94:	f023 0301 	bic.w	r3, r3, #1
 8002c98:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002c9c:	4b53      	ldr	r3, [pc, #332]	; (8002dec <HAL_RCC_OscConfig+0x4b8>)
 8002c9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002ca2:	4a52      	ldr	r2, [pc, #328]	; (8002dec <HAL_RCC_OscConfig+0x4b8>)
 8002ca4:	f023 0304 	bic.w	r3, r3, #4
 8002ca8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	689b      	ldr	r3, [r3, #8]
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d016      	beq.n	8002ce2 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002cb4:	f7fe fd0a 	bl	80016cc <HAL_GetTick>
 8002cb8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002cba:	e00a      	b.n	8002cd2 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002cbc:	f7fe fd06 	bl	80016cc <HAL_GetTick>
 8002cc0:	4602      	mov	r2, r0
 8002cc2:	693b      	ldr	r3, [r7, #16]
 8002cc4:	1ad3      	subs	r3, r2, r3
 8002cc6:	f241 3288 	movw	r2, #5000	; 0x1388
 8002cca:	4293      	cmp	r3, r2
 8002ccc:	d901      	bls.n	8002cd2 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8002cce:	2303      	movs	r3, #3
 8002cd0:	e138      	b.n	8002f44 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002cd2:	4b46      	ldr	r3, [pc, #280]	; (8002dec <HAL_RCC_OscConfig+0x4b8>)
 8002cd4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002cd8:	f003 0302 	and.w	r3, r3, #2
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d0ed      	beq.n	8002cbc <HAL_RCC_OscConfig+0x388>
 8002ce0:	e015      	b.n	8002d0e <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ce2:	f7fe fcf3 	bl	80016cc <HAL_GetTick>
 8002ce6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002ce8:	e00a      	b.n	8002d00 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002cea:	f7fe fcef 	bl	80016cc <HAL_GetTick>
 8002cee:	4602      	mov	r2, r0
 8002cf0:	693b      	ldr	r3, [r7, #16]
 8002cf2:	1ad3      	subs	r3, r2, r3
 8002cf4:	f241 3288 	movw	r2, #5000	; 0x1388
 8002cf8:	4293      	cmp	r3, r2
 8002cfa:	d901      	bls.n	8002d00 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8002cfc:	2303      	movs	r3, #3
 8002cfe:	e121      	b.n	8002f44 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002d00:	4b3a      	ldr	r3, [pc, #232]	; (8002dec <HAL_RCC_OscConfig+0x4b8>)
 8002d02:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d06:	f003 0302 	and.w	r3, r3, #2
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d1ed      	bne.n	8002cea <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002d0e:	7ffb      	ldrb	r3, [r7, #31]
 8002d10:	2b01      	cmp	r3, #1
 8002d12:	d105      	bne.n	8002d20 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002d14:	4b35      	ldr	r3, [pc, #212]	; (8002dec <HAL_RCC_OscConfig+0x4b8>)
 8002d16:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d18:	4a34      	ldr	r2, [pc, #208]	; (8002dec <HAL_RCC_OscConfig+0x4b8>)
 8002d1a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002d1e:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	f003 0320 	and.w	r3, r3, #32
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d03c      	beq.n	8002da6 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	699b      	ldr	r3, [r3, #24]
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d01c      	beq.n	8002d6e <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002d34:	4b2d      	ldr	r3, [pc, #180]	; (8002dec <HAL_RCC_OscConfig+0x4b8>)
 8002d36:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002d3a:	4a2c      	ldr	r2, [pc, #176]	; (8002dec <HAL_RCC_OscConfig+0x4b8>)
 8002d3c:	f043 0301 	orr.w	r3, r3, #1
 8002d40:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d44:	f7fe fcc2 	bl	80016cc <HAL_GetTick>
 8002d48:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002d4a:	e008      	b.n	8002d5e <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002d4c:	f7fe fcbe 	bl	80016cc <HAL_GetTick>
 8002d50:	4602      	mov	r2, r0
 8002d52:	693b      	ldr	r3, [r7, #16]
 8002d54:	1ad3      	subs	r3, r2, r3
 8002d56:	2b02      	cmp	r3, #2
 8002d58:	d901      	bls.n	8002d5e <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8002d5a:	2303      	movs	r3, #3
 8002d5c:	e0f2      	b.n	8002f44 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002d5e:	4b23      	ldr	r3, [pc, #140]	; (8002dec <HAL_RCC_OscConfig+0x4b8>)
 8002d60:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002d64:	f003 0302 	and.w	r3, r3, #2
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d0ef      	beq.n	8002d4c <HAL_RCC_OscConfig+0x418>
 8002d6c:	e01b      	b.n	8002da6 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002d6e:	4b1f      	ldr	r3, [pc, #124]	; (8002dec <HAL_RCC_OscConfig+0x4b8>)
 8002d70:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002d74:	4a1d      	ldr	r2, [pc, #116]	; (8002dec <HAL_RCC_OscConfig+0x4b8>)
 8002d76:	f023 0301 	bic.w	r3, r3, #1
 8002d7a:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d7e:	f7fe fca5 	bl	80016cc <HAL_GetTick>
 8002d82:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002d84:	e008      	b.n	8002d98 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002d86:	f7fe fca1 	bl	80016cc <HAL_GetTick>
 8002d8a:	4602      	mov	r2, r0
 8002d8c:	693b      	ldr	r3, [r7, #16]
 8002d8e:	1ad3      	subs	r3, r2, r3
 8002d90:	2b02      	cmp	r3, #2
 8002d92:	d901      	bls.n	8002d98 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8002d94:	2303      	movs	r3, #3
 8002d96:	e0d5      	b.n	8002f44 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002d98:	4b14      	ldr	r3, [pc, #80]	; (8002dec <HAL_RCC_OscConfig+0x4b8>)
 8002d9a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002d9e:	f003 0302 	and.w	r3, r3, #2
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d1ef      	bne.n	8002d86 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	69db      	ldr	r3, [r3, #28]
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	f000 80c9 	beq.w	8002f42 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002db0:	4b0e      	ldr	r3, [pc, #56]	; (8002dec <HAL_RCC_OscConfig+0x4b8>)
 8002db2:	689b      	ldr	r3, [r3, #8]
 8002db4:	f003 030c 	and.w	r3, r3, #12
 8002db8:	2b0c      	cmp	r3, #12
 8002dba:	f000 8083 	beq.w	8002ec4 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	69db      	ldr	r3, [r3, #28]
 8002dc2:	2b02      	cmp	r3, #2
 8002dc4:	d15e      	bne.n	8002e84 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002dc6:	4b09      	ldr	r3, [pc, #36]	; (8002dec <HAL_RCC_OscConfig+0x4b8>)
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	4a08      	ldr	r2, [pc, #32]	; (8002dec <HAL_RCC_OscConfig+0x4b8>)
 8002dcc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002dd0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002dd2:	f7fe fc7b 	bl	80016cc <HAL_GetTick>
 8002dd6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002dd8:	e00c      	b.n	8002df4 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002dda:	f7fe fc77 	bl	80016cc <HAL_GetTick>
 8002dde:	4602      	mov	r2, r0
 8002de0:	693b      	ldr	r3, [r7, #16]
 8002de2:	1ad3      	subs	r3, r2, r3
 8002de4:	2b02      	cmp	r3, #2
 8002de6:	d905      	bls.n	8002df4 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8002de8:	2303      	movs	r3, #3
 8002dea:	e0ab      	b.n	8002f44 <HAL_RCC_OscConfig+0x610>
 8002dec:	40021000 	.word	0x40021000
 8002df0:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002df4:	4b55      	ldr	r3, [pc, #340]	; (8002f4c <HAL_RCC_OscConfig+0x618>)
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d1ec      	bne.n	8002dda <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002e00:	4b52      	ldr	r3, [pc, #328]	; (8002f4c <HAL_RCC_OscConfig+0x618>)
 8002e02:	68da      	ldr	r2, [r3, #12]
 8002e04:	4b52      	ldr	r3, [pc, #328]	; (8002f50 <HAL_RCC_OscConfig+0x61c>)
 8002e06:	4013      	ands	r3, r2
 8002e08:	687a      	ldr	r2, [r7, #4]
 8002e0a:	6a11      	ldr	r1, [r2, #32]
 8002e0c:	687a      	ldr	r2, [r7, #4]
 8002e0e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002e10:	3a01      	subs	r2, #1
 8002e12:	0112      	lsls	r2, r2, #4
 8002e14:	4311      	orrs	r1, r2
 8002e16:	687a      	ldr	r2, [r7, #4]
 8002e18:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8002e1a:	0212      	lsls	r2, r2, #8
 8002e1c:	4311      	orrs	r1, r2
 8002e1e:	687a      	ldr	r2, [r7, #4]
 8002e20:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002e22:	0852      	lsrs	r2, r2, #1
 8002e24:	3a01      	subs	r2, #1
 8002e26:	0552      	lsls	r2, r2, #21
 8002e28:	4311      	orrs	r1, r2
 8002e2a:	687a      	ldr	r2, [r7, #4]
 8002e2c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002e2e:	0852      	lsrs	r2, r2, #1
 8002e30:	3a01      	subs	r2, #1
 8002e32:	0652      	lsls	r2, r2, #25
 8002e34:	4311      	orrs	r1, r2
 8002e36:	687a      	ldr	r2, [r7, #4]
 8002e38:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002e3a:	06d2      	lsls	r2, r2, #27
 8002e3c:	430a      	orrs	r2, r1
 8002e3e:	4943      	ldr	r1, [pc, #268]	; (8002f4c <HAL_RCC_OscConfig+0x618>)
 8002e40:	4313      	orrs	r3, r2
 8002e42:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002e44:	4b41      	ldr	r3, [pc, #260]	; (8002f4c <HAL_RCC_OscConfig+0x618>)
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	4a40      	ldr	r2, [pc, #256]	; (8002f4c <HAL_RCC_OscConfig+0x618>)
 8002e4a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002e4e:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002e50:	4b3e      	ldr	r3, [pc, #248]	; (8002f4c <HAL_RCC_OscConfig+0x618>)
 8002e52:	68db      	ldr	r3, [r3, #12]
 8002e54:	4a3d      	ldr	r2, [pc, #244]	; (8002f4c <HAL_RCC_OscConfig+0x618>)
 8002e56:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002e5a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e5c:	f7fe fc36 	bl	80016cc <HAL_GetTick>
 8002e60:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e62:	e008      	b.n	8002e76 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e64:	f7fe fc32 	bl	80016cc <HAL_GetTick>
 8002e68:	4602      	mov	r2, r0
 8002e6a:	693b      	ldr	r3, [r7, #16]
 8002e6c:	1ad3      	subs	r3, r2, r3
 8002e6e:	2b02      	cmp	r3, #2
 8002e70:	d901      	bls.n	8002e76 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8002e72:	2303      	movs	r3, #3
 8002e74:	e066      	b.n	8002f44 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e76:	4b35      	ldr	r3, [pc, #212]	; (8002f4c <HAL_RCC_OscConfig+0x618>)
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d0f0      	beq.n	8002e64 <HAL_RCC_OscConfig+0x530>
 8002e82:	e05e      	b.n	8002f42 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e84:	4b31      	ldr	r3, [pc, #196]	; (8002f4c <HAL_RCC_OscConfig+0x618>)
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	4a30      	ldr	r2, [pc, #192]	; (8002f4c <HAL_RCC_OscConfig+0x618>)
 8002e8a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002e8e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e90:	f7fe fc1c 	bl	80016cc <HAL_GetTick>
 8002e94:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002e96:	e008      	b.n	8002eaa <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e98:	f7fe fc18 	bl	80016cc <HAL_GetTick>
 8002e9c:	4602      	mov	r2, r0
 8002e9e:	693b      	ldr	r3, [r7, #16]
 8002ea0:	1ad3      	subs	r3, r2, r3
 8002ea2:	2b02      	cmp	r3, #2
 8002ea4:	d901      	bls.n	8002eaa <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8002ea6:	2303      	movs	r3, #3
 8002ea8:	e04c      	b.n	8002f44 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002eaa:	4b28      	ldr	r3, [pc, #160]	; (8002f4c <HAL_RCC_OscConfig+0x618>)
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d1f0      	bne.n	8002e98 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8002eb6:	4b25      	ldr	r3, [pc, #148]	; (8002f4c <HAL_RCC_OscConfig+0x618>)
 8002eb8:	68da      	ldr	r2, [r3, #12]
 8002eba:	4924      	ldr	r1, [pc, #144]	; (8002f4c <HAL_RCC_OscConfig+0x618>)
 8002ebc:	4b25      	ldr	r3, [pc, #148]	; (8002f54 <HAL_RCC_OscConfig+0x620>)
 8002ebe:	4013      	ands	r3, r2
 8002ec0:	60cb      	str	r3, [r1, #12]
 8002ec2:	e03e      	b.n	8002f42 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	69db      	ldr	r3, [r3, #28]
 8002ec8:	2b01      	cmp	r3, #1
 8002eca:	d101      	bne.n	8002ed0 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8002ecc:	2301      	movs	r3, #1
 8002ece:	e039      	b.n	8002f44 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8002ed0:	4b1e      	ldr	r3, [pc, #120]	; (8002f4c <HAL_RCC_OscConfig+0x618>)
 8002ed2:	68db      	ldr	r3, [r3, #12]
 8002ed4:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ed6:	697b      	ldr	r3, [r7, #20]
 8002ed8:	f003 0203 	and.w	r2, r3, #3
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	6a1b      	ldr	r3, [r3, #32]
 8002ee0:	429a      	cmp	r2, r3
 8002ee2:	d12c      	bne.n	8002f3e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002ee4:	697b      	ldr	r3, [r7, #20]
 8002ee6:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002eee:	3b01      	subs	r3, #1
 8002ef0:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ef2:	429a      	cmp	r2, r3
 8002ef4:	d123      	bne.n	8002f3e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002ef6:	697b      	ldr	r3, [r7, #20]
 8002ef8:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f00:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002f02:	429a      	cmp	r2, r3
 8002f04:	d11b      	bne.n	8002f3e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002f06:	697b      	ldr	r3, [r7, #20]
 8002f08:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f10:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002f12:	429a      	cmp	r2, r3
 8002f14:	d113      	bne.n	8002f3e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002f16:	697b      	ldr	r3, [r7, #20]
 8002f18:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f20:	085b      	lsrs	r3, r3, #1
 8002f22:	3b01      	subs	r3, #1
 8002f24:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002f26:	429a      	cmp	r2, r3
 8002f28:	d109      	bne.n	8002f3e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002f2a:	697b      	ldr	r3, [r7, #20]
 8002f2c:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002f34:	085b      	lsrs	r3, r3, #1
 8002f36:	3b01      	subs	r3, #1
 8002f38:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002f3a:	429a      	cmp	r2, r3
 8002f3c:	d001      	beq.n	8002f42 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8002f3e:	2301      	movs	r3, #1
 8002f40:	e000      	b.n	8002f44 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8002f42:	2300      	movs	r3, #0
}
 8002f44:	4618      	mov	r0, r3
 8002f46:	3720      	adds	r7, #32
 8002f48:	46bd      	mov	sp, r7
 8002f4a:	bd80      	pop	{r7, pc}
 8002f4c:	40021000 	.word	0x40021000
 8002f50:	019f800c 	.word	0x019f800c
 8002f54:	feeefffc 	.word	0xfeeefffc

08002f58 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002f58:	b580      	push	{r7, lr}
 8002f5a:	b086      	sub	sp, #24
 8002f5c:	af00      	add	r7, sp, #0
 8002f5e:	6078      	str	r0, [r7, #4]
 8002f60:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8002f62:	2300      	movs	r3, #0
 8002f64:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d101      	bne.n	8002f70 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002f6c:	2301      	movs	r3, #1
 8002f6e:	e11e      	b.n	80031ae <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002f70:	4b91      	ldr	r3, [pc, #580]	; (80031b8 <HAL_RCC_ClockConfig+0x260>)
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	f003 030f 	and.w	r3, r3, #15
 8002f78:	683a      	ldr	r2, [r7, #0]
 8002f7a:	429a      	cmp	r2, r3
 8002f7c:	d910      	bls.n	8002fa0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f7e:	4b8e      	ldr	r3, [pc, #568]	; (80031b8 <HAL_RCC_ClockConfig+0x260>)
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	f023 020f 	bic.w	r2, r3, #15
 8002f86:	498c      	ldr	r1, [pc, #560]	; (80031b8 <HAL_RCC_ClockConfig+0x260>)
 8002f88:	683b      	ldr	r3, [r7, #0]
 8002f8a:	4313      	orrs	r3, r2
 8002f8c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f8e:	4b8a      	ldr	r3, [pc, #552]	; (80031b8 <HAL_RCC_ClockConfig+0x260>)
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	f003 030f 	and.w	r3, r3, #15
 8002f96:	683a      	ldr	r2, [r7, #0]
 8002f98:	429a      	cmp	r2, r3
 8002f9a:	d001      	beq.n	8002fa0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002f9c:	2301      	movs	r3, #1
 8002f9e:	e106      	b.n	80031ae <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	f003 0301 	and.w	r3, r3, #1
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d073      	beq.n	8003094 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	685b      	ldr	r3, [r3, #4]
 8002fb0:	2b03      	cmp	r3, #3
 8002fb2:	d129      	bne.n	8003008 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002fb4:	4b81      	ldr	r3, [pc, #516]	; (80031bc <HAL_RCC_ClockConfig+0x264>)
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d101      	bne.n	8002fc4 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8002fc0:	2301      	movs	r3, #1
 8002fc2:	e0f4      	b.n	80031ae <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8002fc4:	f000 f99e 	bl	8003304 <RCC_GetSysClockFreqFromPLLSource>
 8002fc8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8002fca:	693b      	ldr	r3, [r7, #16]
 8002fcc:	4a7c      	ldr	r2, [pc, #496]	; (80031c0 <HAL_RCC_ClockConfig+0x268>)
 8002fce:	4293      	cmp	r3, r2
 8002fd0:	d93f      	bls.n	8003052 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002fd2:	4b7a      	ldr	r3, [pc, #488]	; (80031bc <HAL_RCC_ClockConfig+0x264>)
 8002fd4:	689b      	ldr	r3, [r3, #8]
 8002fd6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d009      	beq.n	8002ff2 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d033      	beq.n	8003052 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d12f      	bne.n	8003052 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002ff2:	4b72      	ldr	r3, [pc, #456]	; (80031bc <HAL_RCC_ClockConfig+0x264>)
 8002ff4:	689b      	ldr	r3, [r3, #8]
 8002ff6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002ffa:	4a70      	ldr	r2, [pc, #448]	; (80031bc <HAL_RCC_ClockConfig+0x264>)
 8002ffc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003000:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003002:	2380      	movs	r3, #128	; 0x80
 8003004:	617b      	str	r3, [r7, #20]
 8003006:	e024      	b.n	8003052 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	685b      	ldr	r3, [r3, #4]
 800300c:	2b02      	cmp	r3, #2
 800300e:	d107      	bne.n	8003020 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003010:	4b6a      	ldr	r3, [pc, #424]	; (80031bc <HAL_RCC_ClockConfig+0x264>)
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003018:	2b00      	cmp	r3, #0
 800301a:	d109      	bne.n	8003030 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800301c:	2301      	movs	r3, #1
 800301e:	e0c6      	b.n	80031ae <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003020:	4b66      	ldr	r3, [pc, #408]	; (80031bc <HAL_RCC_ClockConfig+0x264>)
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003028:	2b00      	cmp	r3, #0
 800302a:	d101      	bne.n	8003030 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800302c:	2301      	movs	r3, #1
 800302e:	e0be      	b.n	80031ae <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8003030:	f000 f8ce 	bl	80031d0 <HAL_RCC_GetSysClockFreq>
 8003034:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8003036:	693b      	ldr	r3, [r7, #16]
 8003038:	4a61      	ldr	r2, [pc, #388]	; (80031c0 <HAL_RCC_ClockConfig+0x268>)
 800303a:	4293      	cmp	r3, r2
 800303c:	d909      	bls.n	8003052 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800303e:	4b5f      	ldr	r3, [pc, #380]	; (80031bc <HAL_RCC_ClockConfig+0x264>)
 8003040:	689b      	ldr	r3, [r3, #8]
 8003042:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003046:	4a5d      	ldr	r2, [pc, #372]	; (80031bc <HAL_RCC_ClockConfig+0x264>)
 8003048:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800304c:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800304e:	2380      	movs	r3, #128	; 0x80
 8003050:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003052:	4b5a      	ldr	r3, [pc, #360]	; (80031bc <HAL_RCC_ClockConfig+0x264>)
 8003054:	689b      	ldr	r3, [r3, #8]
 8003056:	f023 0203 	bic.w	r2, r3, #3
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	685b      	ldr	r3, [r3, #4]
 800305e:	4957      	ldr	r1, [pc, #348]	; (80031bc <HAL_RCC_ClockConfig+0x264>)
 8003060:	4313      	orrs	r3, r2
 8003062:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003064:	f7fe fb32 	bl	80016cc <HAL_GetTick>
 8003068:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800306a:	e00a      	b.n	8003082 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800306c:	f7fe fb2e 	bl	80016cc <HAL_GetTick>
 8003070:	4602      	mov	r2, r0
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	1ad3      	subs	r3, r2, r3
 8003076:	f241 3288 	movw	r2, #5000	; 0x1388
 800307a:	4293      	cmp	r3, r2
 800307c:	d901      	bls.n	8003082 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800307e:	2303      	movs	r3, #3
 8003080:	e095      	b.n	80031ae <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003082:	4b4e      	ldr	r3, [pc, #312]	; (80031bc <HAL_RCC_ClockConfig+0x264>)
 8003084:	689b      	ldr	r3, [r3, #8]
 8003086:	f003 020c 	and.w	r2, r3, #12
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	685b      	ldr	r3, [r3, #4]
 800308e:	009b      	lsls	r3, r3, #2
 8003090:	429a      	cmp	r2, r3
 8003092:	d1eb      	bne.n	800306c <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	f003 0302 	and.w	r3, r3, #2
 800309c:	2b00      	cmp	r3, #0
 800309e:	d023      	beq.n	80030e8 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	f003 0304 	and.w	r3, r3, #4
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d005      	beq.n	80030b8 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80030ac:	4b43      	ldr	r3, [pc, #268]	; (80031bc <HAL_RCC_ClockConfig+0x264>)
 80030ae:	689b      	ldr	r3, [r3, #8]
 80030b0:	4a42      	ldr	r2, [pc, #264]	; (80031bc <HAL_RCC_ClockConfig+0x264>)
 80030b2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80030b6:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	f003 0308 	and.w	r3, r3, #8
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d007      	beq.n	80030d4 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80030c4:	4b3d      	ldr	r3, [pc, #244]	; (80031bc <HAL_RCC_ClockConfig+0x264>)
 80030c6:	689b      	ldr	r3, [r3, #8]
 80030c8:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 80030cc:	4a3b      	ldr	r2, [pc, #236]	; (80031bc <HAL_RCC_ClockConfig+0x264>)
 80030ce:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80030d2:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80030d4:	4b39      	ldr	r3, [pc, #228]	; (80031bc <HAL_RCC_ClockConfig+0x264>)
 80030d6:	689b      	ldr	r3, [r3, #8]
 80030d8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	689b      	ldr	r3, [r3, #8]
 80030e0:	4936      	ldr	r1, [pc, #216]	; (80031bc <HAL_RCC_ClockConfig+0x264>)
 80030e2:	4313      	orrs	r3, r2
 80030e4:	608b      	str	r3, [r1, #8]
 80030e6:	e008      	b.n	80030fa <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80030e8:	697b      	ldr	r3, [r7, #20]
 80030ea:	2b80      	cmp	r3, #128	; 0x80
 80030ec:	d105      	bne.n	80030fa <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80030ee:	4b33      	ldr	r3, [pc, #204]	; (80031bc <HAL_RCC_ClockConfig+0x264>)
 80030f0:	689b      	ldr	r3, [r3, #8]
 80030f2:	4a32      	ldr	r2, [pc, #200]	; (80031bc <HAL_RCC_ClockConfig+0x264>)
 80030f4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80030f8:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80030fa:	4b2f      	ldr	r3, [pc, #188]	; (80031b8 <HAL_RCC_ClockConfig+0x260>)
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	f003 030f 	and.w	r3, r3, #15
 8003102:	683a      	ldr	r2, [r7, #0]
 8003104:	429a      	cmp	r2, r3
 8003106:	d21d      	bcs.n	8003144 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003108:	4b2b      	ldr	r3, [pc, #172]	; (80031b8 <HAL_RCC_ClockConfig+0x260>)
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	f023 020f 	bic.w	r2, r3, #15
 8003110:	4929      	ldr	r1, [pc, #164]	; (80031b8 <HAL_RCC_ClockConfig+0x260>)
 8003112:	683b      	ldr	r3, [r7, #0]
 8003114:	4313      	orrs	r3, r2
 8003116:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003118:	f7fe fad8 	bl	80016cc <HAL_GetTick>
 800311c:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800311e:	e00a      	b.n	8003136 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003120:	f7fe fad4 	bl	80016cc <HAL_GetTick>
 8003124:	4602      	mov	r2, r0
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	1ad3      	subs	r3, r2, r3
 800312a:	f241 3288 	movw	r2, #5000	; 0x1388
 800312e:	4293      	cmp	r3, r2
 8003130:	d901      	bls.n	8003136 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8003132:	2303      	movs	r3, #3
 8003134:	e03b      	b.n	80031ae <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003136:	4b20      	ldr	r3, [pc, #128]	; (80031b8 <HAL_RCC_ClockConfig+0x260>)
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	f003 030f 	and.w	r3, r3, #15
 800313e:	683a      	ldr	r2, [r7, #0]
 8003140:	429a      	cmp	r2, r3
 8003142:	d1ed      	bne.n	8003120 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	f003 0304 	and.w	r3, r3, #4
 800314c:	2b00      	cmp	r3, #0
 800314e:	d008      	beq.n	8003162 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003150:	4b1a      	ldr	r3, [pc, #104]	; (80031bc <HAL_RCC_ClockConfig+0x264>)
 8003152:	689b      	ldr	r3, [r3, #8]
 8003154:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	68db      	ldr	r3, [r3, #12]
 800315c:	4917      	ldr	r1, [pc, #92]	; (80031bc <HAL_RCC_ClockConfig+0x264>)
 800315e:	4313      	orrs	r3, r2
 8003160:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	f003 0308 	and.w	r3, r3, #8
 800316a:	2b00      	cmp	r3, #0
 800316c:	d009      	beq.n	8003182 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800316e:	4b13      	ldr	r3, [pc, #76]	; (80031bc <HAL_RCC_ClockConfig+0x264>)
 8003170:	689b      	ldr	r3, [r3, #8]
 8003172:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	691b      	ldr	r3, [r3, #16]
 800317a:	00db      	lsls	r3, r3, #3
 800317c:	490f      	ldr	r1, [pc, #60]	; (80031bc <HAL_RCC_ClockConfig+0x264>)
 800317e:	4313      	orrs	r3, r2
 8003180:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003182:	f000 f825 	bl	80031d0 <HAL_RCC_GetSysClockFreq>
 8003186:	4602      	mov	r2, r0
 8003188:	4b0c      	ldr	r3, [pc, #48]	; (80031bc <HAL_RCC_ClockConfig+0x264>)
 800318a:	689b      	ldr	r3, [r3, #8]
 800318c:	091b      	lsrs	r3, r3, #4
 800318e:	f003 030f 	and.w	r3, r3, #15
 8003192:	490c      	ldr	r1, [pc, #48]	; (80031c4 <HAL_RCC_ClockConfig+0x26c>)
 8003194:	5ccb      	ldrb	r3, [r1, r3]
 8003196:	f003 031f 	and.w	r3, r3, #31
 800319a:	fa22 f303 	lsr.w	r3, r2, r3
 800319e:	4a0a      	ldr	r2, [pc, #40]	; (80031c8 <HAL_RCC_ClockConfig+0x270>)
 80031a0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80031a2:	4b0a      	ldr	r3, [pc, #40]	; (80031cc <HAL_RCC_ClockConfig+0x274>)
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	4618      	mov	r0, r3
 80031a8:	f7fe fa44 	bl	8001634 <HAL_InitTick>
 80031ac:	4603      	mov	r3, r0
}
 80031ae:	4618      	mov	r0, r3
 80031b0:	3718      	adds	r7, #24
 80031b2:	46bd      	mov	sp, r7
 80031b4:	bd80      	pop	{r7, pc}
 80031b6:	bf00      	nop
 80031b8:	40022000 	.word	0x40022000
 80031bc:	40021000 	.word	0x40021000
 80031c0:	04c4b400 	.word	0x04c4b400
 80031c4:	080053a4 	.word	0x080053a4
 80031c8:	20000000 	.word	0x20000000
 80031cc:	20000004 	.word	0x20000004

080031d0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80031d0:	b480      	push	{r7}
 80031d2:	b087      	sub	sp, #28
 80031d4:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80031d6:	4b2c      	ldr	r3, [pc, #176]	; (8003288 <HAL_RCC_GetSysClockFreq+0xb8>)
 80031d8:	689b      	ldr	r3, [r3, #8]
 80031da:	f003 030c 	and.w	r3, r3, #12
 80031de:	2b04      	cmp	r3, #4
 80031e0:	d102      	bne.n	80031e8 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80031e2:	4b2a      	ldr	r3, [pc, #168]	; (800328c <HAL_RCC_GetSysClockFreq+0xbc>)
 80031e4:	613b      	str	r3, [r7, #16]
 80031e6:	e047      	b.n	8003278 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80031e8:	4b27      	ldr	r3, [pc, #156]	; (8003288 <HAL_RCC_GetSysClockFreq+0xb8>)
 80031ea:	689b      	ldr	r3, [r3, #8]
 80031ec:	f003 030c 	and.w	r3, r3, #12
 80031f0:	2b08      	cmp	r3, #8
 80031f2:	d102      	bne.n	80031fa <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80031f4:	4b26      	ldr	r3, [pc, #152]	; (8003290 <HAL_RCC_GetSysClockFreq+0xc0>)
 80031f6:	613b      	str	r3, [r7, #16]
 80031f8:	e03e      	b.n	8003278 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80031fa:	4b23      	ldr	r3, [pc, #140]	; (8003288 <HAL_RCC_GetSysClockFreq+0xb8>)
 80031fc:	689b      	ldr	r3, [r3, #8]
 80031fe:	f003 030c 	and.w	r3, r3, #12
 8003202:	2b0c      	cmp	r3, #12
 8003204:	d136      	bne.n	8003274 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003206:	4b20      	ldr	r3, [pc, #128]	; (8003288 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003208:	68db      	ldr	r3, [r3, #12]
 800320a:	f003 0303 	and.w	r3, r3, #3
 800320e:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003210:	4b1d      	ldr	r3, [pc, #116]	; (8003288 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003212:	68db      	ldr	r3, [r3, #12]
 8003214:	091b      	lsrs	r3, r3, #4
 8003216:	f003 030f 	and.w	r3, r3, #15
 800321a:	3301      	adds	r3, #1
 800321c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	2b03      	cmp	r3, #3
 8003222:	d10c      	bne.n	800323e <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003224:	4a1a      	ldr	r2, [pc, #104]	; (8003290 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003226:	68bb      	ldr	r3, [r7, #8]
 8003228:	fbb2 f3f3 	udiv	r3, r2, r3
 800322c:	4a16      	ldr	r2, [pc, #88]	; (8003288 <HAL_RCC_GetSysClockFreq+0xb8>)
 800322e:	68d2      	ldr	r2, [r2, #12]
 8003230:	0a12      	lsrs	r2, r2, #8
 8003232:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003236:	fb02 f303 	mul.w	r3, r2, r3
 800323a:	617b      	str	r3, [r7, #20]
      break;
 800323c:	e00c      	b.n	8003258 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800323e:	4a13      	ldr	r2, [pc, #76]	; (800328c <HAL_RCC_GetSysClockFreq+0xbc>)
 8003240:	68bb      	ldr	r3, [r7, #8]
 8003242:	fbb2 f3f3 	udiv	r3, r2, r3
 8003246:	4a10      	ldr	r2, [pc, #64]	; (8003288 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003248:	68d2      	ldr	r2, [r2, #12]
 800324a:	0a12      	lsrs	r2, r2, #8
 800324c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003250:	fb02 f303 	mul.w	r3, r2, r3
 8003254:	617b      	str	r3, [r7, #20]
      break;
 8003256:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003258:	4b0b      	ldr	r3, [pc, #44]	; (8003288 <HAL_RCC_GetSysClockFreq+0xb8>)
 800325a:	68db      	ldr	r3, [r3, #12]
 800325c:	0e5b      	lsrs	r3, r3, #25
 800325e:	f003 0303 	and.w	r3, r3, #3
 8003262:	3301      	adds	r3, #1
 8003264:	005b      	lsls	r3, r3, #1
 8003266:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8003268:	697a      	ldr	r2, [r7, #20]
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003270:	613b      	str	r3, [r7, #16]
 8003272:	e001      	b.n	8003278 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8003274:	2300      	movs	r3, #0
 8003276:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8003278:	693b      	ldr	r3, [r7, #16]
}
 800327a:	4618      	mov	r0, r3
 800327c:	371c      	adds	r7, #28
 800327e:	46bd      	mov	sp, r7
 8003280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003284:	4770      	bx	lr
 8003286:	bf00      	nop
 8003288:	40021000 	.word	0x40021000
 800328c:	00f42400 	.word	0x00f42400
 8003290:	007a1200 	.word	0x007a1200

08003294 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003294:	b480      	push	{r7}
 8003296:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003298:	4b03      	ldr	r3, [pc, #12]	; (80032a8 <HAL_RCC_GetHCLKFreq+0x14>)
 800329a:	681b      	ldr	r3, [r3, #0]
}
 800329c:	4618      	mov	r0, r3
 800329e:	46bd      	mov	sp, r7
 80032a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a4:	4770      	bx	lr
 80032a6:	bf00      	nop
 80032a8:	20000000 	.word	0x20000000

080032ac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80032ac:	b580      	push	{r7, lr}
 80032ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80032b0:	f7ff fff0 	bl	8003294 <HAL_RCC_GetHCLKFreq>
 80032b4:	4602      	mov	r2, r0
 80032b6:	4b06      	ldr	r3, [pc, #24]	; (80032d0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80032b8:	689b      	ldr	r3, [r3, #8]
 80032ba:	0a1b      	lsrs	r3, r3, #8
 80032bc:	f003 0307 	and.w	r3, r3, #7
 80032c0:	4904      	ldr	r1, [pc, #16]	; (80032d4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80032c2:	5ccb      	ldrb	r3, [r1, r3]
 80032c4:	f003 031f 	and.w	r3, r3, #31
 80032c8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80032cc:	4618      	mov	r0, r3
 80032ce:	bd80      	pop	{r7, pc}
 80032d0:	40021000 	.word	0x40021000
 80032d4:	080053b4 	.word	0x080053b4

080032d8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80032d8:	b580      	push	{r7, lr}
 80032da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80032dc:	f7ff ffda 	bl	8003294 <HAL_RCC_GetHCLKFreq>
 80032e0:	4602      	mov	r2, r0
 80032e2:	4b06      	ldr	r3, [pc, #24]	; (80032fc <HAL_RCC_GetPCLK2Freq+0x24>)
 80032e4:	689b      	ldr	r3, [r3, #8]
 80032e6:	0adb      	lsrs	r3, r3, #11
 80032e8:	f003 0307 	and.w	r3, r3, #7
 80032ec:	4904      	ldr	r1, [pc, #16]	; (8003300 <HAL_RCC_GetPCLK2Freq+0x28>)
 80032ee:	5ccb      	ldrb	r3, [r1, r3]
 80032f0:	f003 031f 	and.w	r3, r3, #31
 80032f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80032f8:	4618      	mov	r0, r3
 80032fa:	bd80      	pop	{r7, pc}
 80032fc:	40021000 	.word	0x40021000
 8003300:	080053b4 	.word	0x080053b4

08003304 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8003304:	b480      	push	{r7}
 8003306:	b087      	sub	sp, #28
 8003308:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800330a:	4b1e      	ldr	r3, [pc, #120]	; (8003384 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800330c:	68db      	ldr	r3, [r3, #12]
 800330e:	f003 0303 	and.w	r3, r3, #3
 8003312:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003314:	4b1b      	ldr	r3, [pc, #108]	; (8003384 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003316:	68db      	ldr	r3, [r3, #12]
 8003318:	091b      	lsrs	r3, r3, #4
 800331a:	f003 030f 	and.w	r3, r3, #15
 800331e:	3301      	adds	r3, #1
 8003320:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8003322:	693b      	ldr	r3, [r7, #16]
 8003324:	2b03      	cmp	r3, #3
 8003326:	d10c      	bne.n	8003342 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003328:	4a17      	ldr	r2, [pc, #92]	; (8003388 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003330:	4a14      	ldr	r2, [pc, #80]	; (8003384 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003332:	68d2      	ldr	r2, [r2, #12]
 8003334:	0a12      	lsrs	r2, r2, #8
 8003336:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800333a:	fb02 f303 	mul.w	r3, r2, r3
 800333e:	617b      	str	r3, [r7, #20]
    break;
 8003340:	e00c      	b.n	800335c <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003342:	4a12      	ldr	r2, [pc, #72]	; (800338c <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	fbb2 f3f3 	udiv	r3, r2, r3
 800334a:	4a0e      	ldr	r2, [pc, #56]	; (8003384 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800334c:	68d2      	ldr	r2, [r2, #12]
 800334e:	0a12      	lsrs	r2, r2, #8
 8003350:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003354:	fb02 f303 	mul.w	r3, r2, r3
 8003358:	617b      	str	r3, [r7, #20]
    break;
 800335a:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800335c:	4b09      	ldr	r3, [pc, #36]	; (8003384 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800335e:	68db      	ldr	r3, [r3, #12]
 8003360:	0e5b      	lsrs	r3, r3, #25
 8003362:	f003 0303 	and.w	r3, r3, #3
 8003366:	3301      	adds	r3, #1
 8003368:	005b      	lsls	r3, r3, #1
 800336a:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800336c:	697a      	ldr	r2, [r7, #20]
 800336e:	68bb      	ldr	r3, [r7, #8]
 8003370:	fbb2 f3f3 	udiv	r3, r2, r3
 8003374:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8003376:	687b      	ldr	r3, [r7, #4]
}
 8003378:	4618      	mov	r0, r3
 800337a:	371c      	adds	r7, #28
 800337c:	46bd      	mov	sp, r7
 800337e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003382:	4770      	bx	lr
 8003384:	40021000 	.word	0x40021000
 8003388:	007a1200 	.word	0x007a1200
 800338c:	00f42400 	.word	0x00f42400

08003390 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003390:	b580      	push	{r7, lr}
 8003392:	b086      	sub	sp, #24
 8003394:	af00      	add	r7, sp, #0
 8003396:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003398:	2300      	movs	r3, #0
 800339a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800339c:	2300      	movs	r3, #0
 800339e:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	f000 8098 	beq.w	80034de <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80033ae:	2300      	movs	r3, #0
 80033b0:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80033b2:	4b43      	ldr	r3, [pc, #268]	; (80034c0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80033b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d10d      	bne.n	80033da <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80033be:	4b40      	ldr	r3, [pc, #256]	; (80034c0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80033c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033c2:	4a3f      	ldr	r2, [pc, #252]	; (80034c0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80033c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80033c8:	6593      	str	r3, [r2, #88]	; 0x58
 80033ca:	4b3d      	ldr	r3, [pc, #244]	; (80034c0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80033cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80033d2:	60bb      	str	r3, [r7, #8]
 80033d4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80033d6:	2301      	movs	r3, #1
 80033d8:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80033da:	4b3a      	ldr	r3, [pc, #232]	; (80034c4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	4a39      	ldr	r2, [pc, #228]	; (80034c4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80033e0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80033e4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80033e6:	f7fe f971 	bl	80016cc <HAL_GetTick>
 80033ea:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80033ec:	e009      	b.n	8003402 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80033ee:	f7fe f96d 	bl	80016cc <HAL_GetTick>
 80033f2:	4602      	mov	r2, r0
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	1ad3      	subs	r3, r2, r3
 80033f8:	2b02      	cmp	r3, #2
 80033fa:	d902      	bls.n	8003402 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80033fc:	2303      	movs	r3, #3
 80033fe:	74fb      	strb	r3, [r7, #19]
        break;
 8003400:	e005      	b.n	800340e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003402:	4b30      	ldr	r3, [pc, #192]	; (80034c4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800340a:	2b00      	cmp	r3, #0
 800340c:	d0ef      	beq.n	80033ee <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800340e:	7cfb      	ldrb	r3, [r7, #19]
 8003410:	2b00      	cmp	r3, #0
 8003412:	d159      	bne.n	80034c8 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003414:	4b2a      	ldr	r3, [pc, #168]	; (80034c0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003416:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800341a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800341e:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003420:	697b      	ldr	r3, [r7, #20]
 8003422:	2b00      	cmp	r3, #0
 8003424:	d01e      	beq.n	8003464 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800342a:	697a      	ldr	r2, [r7, #20]
 800342c:	429a      	cmp	r2, r3
 800342e:	d019      	beq.n	8003464 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003430:	4b23      	ldr	r3, [pc, #140]	; (80034c0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003432:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003436:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800343a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800343c:	4b20      	ldr	r3, [pc, #128]	; (80034c0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800343e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003442:	4a1f      	ldr	r2, [pc, #124]	; (80034c0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003444:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003448:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800344c:	4b1c      	ldr	r3, [pc, #112]	; (80034c0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800344e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003452:	4a1b      	ldr	r2, [pc, #108]	; (80034c0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003454:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003458:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800345c:	4a18      	ldr	r2, [pc, #96]	; (80034c0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800345e:	697b      	ldr	r3, [r7, #20]
 8003460:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003464:	697b      	ldr	r3, [r7, #20]
 8003466:	f003 0301 	and.w	r3, r3, #1
 800346a:	2b00      	cmp	r3, #0
 800346c:	d016      	beq.n	800349c <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800346e:	f7fe f92d 	bl	80016cc <HAL_GetTick>
 8003472:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003474:	e00b      	b.n	800348e <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003476:	f7fe f929 	bl	80016cc <HAL_GetTick>
 800347a:	4602      	mov	r2, r0
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	1ad3      	subs	r3, r2, r3
 8003480:	f241 3288 	movw	r2, #5000	; 0x1388
 8003484:	4293      	cmp	r3, r2
 8003486:	d902      	bls.n	800348e <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8003488:	2303      	movs	r3, #3
 800348a:	74fb      	strb	r3, [r7, #19]
            break;
 800348c:	e006      	b.n	800349c <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800348e:	4b0c      	ldr	r3, [pc, #48]	; (80034c0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003490:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003494:	f003 0302 	and.w	r3, r3, #2
 8003498:	2b00      	cmp	r3, #0
 800349a:	d0ec      	beq.n	8003476 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800349c:	7cfb      	ldrb	r3, [r7, #19]
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d10b      	bne.n	80034ba <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80034a2:	4b07      	ldr	r3, [pc, #28]	; (80034c0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80034a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80034a8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034b0:	4903      	ldr	r1, [pc, #12]	; (80034c0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80034b2:	4313      	orrs	r3, r2
 80034b4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80034b8:	e008      	b.n	80034cc <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80034ba:	7cfb      	ldrb	r3, [r7, #19]
 80034bc:	74bb      	strb	r3, [r7, #18]
 80034be:	e005      	b.n	80034cc <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80034c0:	40021000 	.word	0x40021000
 80034c4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80034c8:	7cfb      	ldrb	r3, [r7, #19]
 80034ca:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80034cc:	7c7b      	ldrb	r3, [r7, #17]
 80034ce:	2b01      	cmp	r3, #1
 80034d0:	d105      	bne.n	80034de <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80034d2:	4ba6      	ldr	r3, [pc, #664]	; (800376c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80034d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80034d6:	4aa5      	ldr	r2, [pc, #660]	; (800376c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80034d8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80034dc:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	f003 0301 	and.w	r3, r3, #1
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d00a      	beq.n	8003500 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80034ea:	4ba0      	ldr	r3, [pc, #640]	; (800376c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80034ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80034f0:	f023 0203 	bic.w	r2, r3, #3
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	685b      	ldr	r3, [r3, #4]
 80034f8:	499c      	ldr	r1, [pc, #624]	; (800376c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80034fa:	4313      	orrs	r3, r2
 80034fc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	f003 0302 	and.w	r3, r3, #2
 8003508:	2b00      	cmp	r3, #0
 800350a:	d00a      	beq.n	8003522 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800350c:	4b97      	ldr	r3, [pc, #604]	; (800376c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800350e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003512:	f023 020c 	bic.w	r2, r3, #12
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	689b      	ldr	r3, [r3, #8]
 800351a:	4994      	ldr	r1, [pc, #592]	; (800376c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800351c:	4313      	orrs	r3, r2
 800351e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	f003 0304 	and.w	r3, r3, #4
 800352a:	2b00      	cmp	r3, #0
 800352c:	d00a      	beq.n	8003544 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800352e:	4b8f      	ldr	r3, [pc, #572]	; (800376c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003530:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003534:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	68db      	ldr	r3, [r3, #12]
 800353c:	498b      	ldr	r1, [pc, #556]	; (800376c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800353e:	4313      	orrs	r3, r2
 8003540:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f003 0308 	and.w	r3, r3, #8
 800354c:	2b00      	cmp	r3, #0
 800354e:	d00a      	beq.n	8003566 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003550:	4b86      	ldr	r3, [pc, #536]	; (800376c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003552:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003556:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	691b      	ldr	r3, [r3, #16]
 800355e:	4983      	ldr	r1, [pc, #524]	; (800376c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003560:	4313      	orrs	r3, r2
 8003562:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	f003 0320 	and.w	r3, r3, #32
 800356e:	2b00      	cmp	r3, #0
 8003570:	d00a      	beq.n	8003588 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003572:	4b7e      	ldr	r3, [pc, #504]	; (800376c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003574:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003578:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	695b      	ldr	r3, [r3, #20]
 8003580:	497a      	ldr	r1, [pc, #488]	; (800376c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003582:	4313      	orrs	r3, r2
 8003584:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003590:	2b00      	cmp	r3, #0
 8003592:	d00a      	beq.n	80035aa <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003594:	4b75      	ldr	r3, [pc, #468]	; (800376c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003596:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800359a:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	699b      	ldr	r3, [r3, #24]
 80035a2:	4972      	ldr	r1, [pc, #456]	; (800376c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80035a4:	4313      	orrs	r3, r2
 80035a6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d00a      	beq.n	80035cc <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80035b6:	4b6d      	ldr	r3, [pc, #436]	; (800376c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80035b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035bc:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	69db      	ldr	r3, [r3, #28]
 80035c4:	4969      	ldr	r1, [pc, #420]	; (800376c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80035c6:	4313      	orrs	r3, r2
 80035c8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d00a      	beq.n	80035ee <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80035d8:	4b64      	ldr	r3, [pc, #400]	; (800376c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80035da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035de:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	6a1b      	ldr	r3, [r3, #32]
 80035e6:	4961      	ldr	r1, [pc, #388]	; (800376c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80035e8:	4313      	orrs	r3, r2
 80035ea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d00a      	beq.n	8003610 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80035fa:	4b5c      	ldr	r3, [pc, #368]	; (800376c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80035fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003600:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003608:	4958      	ldr	r1, [pc, #352]	; (800376c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800360a:	4313      	orrs	r3, r2
 800360c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003618:	2b00      	cmp	r3, #0
 800361a:	d015      	beq.n	8003648 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800361c:	4b53      	ldr	r3, [pc, #332]	; (800376c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800361e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003622:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800362a:	4950      	ldr	r1, [pc, #320]	; (800376c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800362c:	4313      	orrs	r3, r2
 800362e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003636:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800363a:	d105      	bne.n	8003648 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800363c:	4b4b      	ldr	r3, [pc, #300]	; (800376c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800363e:	68db      	ldr	r3, [r3, #12]
 8003640:	4a4a      	ldr	r2, [pc, #296]	; (800376c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003642:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003646:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003650:	2b00      	cmp	r3, #0
 8003652:	d015      	beq.n	8003680 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003654:	4b45      	ldr	r3, [pc, #276]	; (800376c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003656:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800365a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003662:	4942      	ldr	r1, [pc, #264]	; (800376c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003664:	4313      	orrs	r3, r2
 8003666:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800366e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003672:	d105      	bne.n	8003680 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003674:	4b3d      	ldr	r3, [pc, #244]	; (800376c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003676:	68db      	ldr	r3, [r3, #12]
 8003678:	4a3c      	ldr	r2, [pc, #240]	; (800376c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800367a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800367e:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003688:	2b00      	cmp	r3, #0
 800368a:	d015      	beq.n	80036b8 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800368c:	4b37      	ldr	r3, [pc, #220]	; (800376c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800368e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003692:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800369a:	4934      	ldr	r1, [pc, #208]	; (800376c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800369c:	4313      	orrs	r3, r2
 800369e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036a6:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80036aa:	d105      	bne.n	80036b8 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80036ac:	4b2f      	ldr	r3, [pc, #188]	; (800376c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80036ae:	68db      	ldr	r3, [r3, #12]
 80036b0:	4a2e      	ldr	r2, [pc, #184]	; (800376c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80036b2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80036b6:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d015      	beq.n	80036f0 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80036c4:	4b29      	ldr	r3, [pc, #164]	; (800376c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80036c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036ca:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80036d2:	4926      	ldr	r1, [pc, #152]	; (800376c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80036d4:	4313      	orrs	r3, r2
 80036d6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80036de:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80036e2:	d105      	bne.n	80036f0 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80036e4:	4b21      	ldr	r3, [pc, #132]	; (800376c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80036e6:	68db      	ldr	r3, [r3, #12]
 80036e8:	4a20      	ldr	r2, [pc, #128]	; (800376c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80036ea:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80036ee:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d015      	beq.n	8003728 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80036fc:	4b1b      	ldr	r3, [pc, #108]	; (800376c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80036fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003702:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800370a:	4918      	ldr	r1, [pc, #96]	; (800376c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800370c:	4313      	orrs	r3, r2
 800370e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003716:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800371a:	d105      	bne.n	8003728 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800371c:	4b13      	ldr	r3, [pc, #76]	; (800376c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800371e:	68db      	ldr	r3, [r3, #12]
 8003720:	4a12      	ldr	r2, [pc, #72]	; (800376c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003722:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003726:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003730:	2b00      	cmp	r3, #0
 8003732:	d015      	beq.n	8003760 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003734:	4b0d      	ldr	r3, [pc, #52]	; (800376c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003736:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800373a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003742:	490a      	ldr	r1, [pc, #40]	; (800376c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003744:	4313      	orrs	r3, r2
 8003746:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800374e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003752:	d105      	bne.n	8003760 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8003754:	4b05      	ldr	r3, [pc, #20]	; (800376c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003756:	68db      	ldr	r3, [r3, #12]
 8003758:	4a04      	ldr	r2, [pc, #16]	; (800376c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800375a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800375e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8003760:	7cbb      	ldrb	r3, [r7, #18]
}
 8003762:	4618      	mov	r0, r3
 8003764:	3718      	adds	r7, #24
 8003766:	46bd      	mov	sp, r7
 8003768:	bd80      	pop	{r7, pc}
 800376a:	bf00      	nop
 800376c:	40021000 	.word	0x40021000

08003770 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003770:	b580      	push	{r7, lr}
 8003772:	b082      	sub	sp, #8
 8003774:	af00      	add	r7, sp, #0
 8003776:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	2b00      	cmp	r3, #0
 800377c:	d101      	bne.n	8003782 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800377e:	2301      	movs	r3, #1
 8003780:	e042      	b.n	8003808 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003788:	2b00      	cmp	r3, #0
 800378a:	d106      	bne.n	800379a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	2200      	movs	r2, #0
 8003790:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003794:	6878      	ldr	r0, [r7, #4]
 8003796:	f7fd fdd1 	bl	800133c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	2224      	movs	r2, #36	; 0x24
 800379e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	681a      	ldr	r2, [r3, #0]
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	f022 0201 	bic.w	r2, r2, #1
 80037b0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d002      	beq.n	80037c0 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80037ba:	6878      	ldr	r0, [r7, #4]
 80037bc:	f000 faf4 	bl	8003da8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80037c0:	6878      	ldr	r0, [r7, #4]
 80037c2:	f000 f825 	bl	8003810 <UART_SetConfig>
 80037c6:	4603      	mov	r3, r0
 80037c8:	2b01      	cmp	r3, #1
 80037ca:	d101      	bne.n	80037d0 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80037cc:	2301      	movs	r3, #1
 80037ce:	e01b      	b.n	8003808 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	685a      	ldr	r2, [r3, #4]
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80037de:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	689a      	ldr	r2, [r3, #8]
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80037ee:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	681a      	ldr	r2, [r3, #0]
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	f042 0201 	orr.w	r2, r2, #1
 80037fe:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003800:	6878      	ldr	r0, [r7, #4]
 8003802:	f000 fb73 	bl	8003eec <UART_CheckIdleState>
 8003806:	4603      	mov	r3, r0
}
 8003808:	4618      	mov	r0, r3
 800380a:	3708      	adds	r7, #8
 800380c:	46bd      	mov	sp, r7
 800380e:	bd80      	pop	{r7, pc}

08003810 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003810:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003814:	b08c      	sub	sp, #48	; 0x30
 8003816:	af00      	add	r7, sp, #0
 8003818:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800381a:	2300      	movs	r3, #0
 800381c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003820:	697b      	ldr	r3, [r7, #20]
 8003822:	689a      	ldr	r2, [r3, #8]
 8003824:	697b      	ldr	r3, [r7, #20]
 8003826:	691b      	ldr	r3, [r3, #16]
 8003828:	431a      	orrs	r2, r3
 800382a:	697b      	ldr	r3, [r7, #20]
 800382c:	695b      	ldr	r3, [r3, #20]
 800382e:	431a      	orrs	r2, r3
 8003830:	697b      	ldr	r3, [r7, #20]
 8003832:	69db      	ldr	r3, [r3, #28]
 8003834:	4313      	orrs	r3, r2
 8003836:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003838:	697b      	ldr	r3, [r7, #20]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	681a      	ldr	r2, [r3, #0]
 800383e:	4bab      	ldr	r3, [pc, #684]	; (8003aec <UART_SetConfig+0x2dc>)
 8003840:	4013      	ands	r3, r2
 8003842:	697a      	ldr	r2, [r7, #20]
 8003844:	6812      	ldr	r2, [r2, #0]
 8003846:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003848:	430b      	orrs	r3, r1
 800384a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800384c:	697b      	ldr	r3, [r7, #20]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	685b      	ldr	r3, [r3, #4]
 8003852:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003856:	697b      	ldr	r3, [r7, #20]
 8003858:	68da      	ldr	r2, [r3, #12]
 800385a:	697b      	ldr	r3, [r7, #20]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	430a      	orrs	r2, r1
 8003860:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003862:	697b      	ldr	r3, [r7, #20]
 8003864:	699b      	ldr	r3, [r3, #24]
 8003866:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003868:	697b      	ldr	r3, [r7, #20]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	4aa0      	ldr	r2, [pc, #640]	; (8003af0 <UART_SetConfig+0x2e0>)
 800386e:	4293      	cmp	r3, r2
 8003870:	d004      	beq.n	800387c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003872:	697b      	ldr	r3, [r7, #20]
 8003874:	6a1b      	ldr	r3, [r3, #32]
 8003876:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003878:	4313      	orrs	r3, r2
 800387a:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800387c:	697b      	ldr	r3, [r7, #20]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	689b      	ldr	r3, [r3, #8]
 8003882:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8003886:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 800388a:	697a      	ldr	r2, [r7, #20]
 800388c:	6812      	ldr	r2, [r2, #0]
 800388e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003890:	430b      	orrs	r3, r1
 8003892:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8003894:	697b      	ldr	r3, [r7, #20]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800389a:	f023 010f 	bic.w	r1, r3, #15
 800389e:	697b      	ldr	r3, [r7, #20]
 80038a0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80038a2:	697b      	ldr	r3, [r7, #20]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	430a      	orrs	r2, r1
 80038a8:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80038aa:	697b      	ldr	r3, [r7, #20]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	4a91      	ldr	r2, [pc, #580]	; (8003af4 <UART_SetConfig+0x2e4>)
 80038b0:	4293      	cmp	r3, r2
 80038b2:	d125      	bne.n	8003900 <UART_SetConfig+0xf0>
 80038b4:	4b90      	ldr	r3, [pc, #576]	; (8003af8 <UART_SetConfig+0x2e8>)
 80038b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80038ba:	f003 0303 	and.w	r3, r3, #3
 80038be:	2b03      	cmp	r3, #3
 80038c0:	d81a      	bhi.n	80038f8 <UART_SetConfig+0xe8>
 80038c2:	a201      	add	r2, pc, #4	; (adr r2, 80038c8 <UART_SetConfig+0xb8>)
 80038c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038c8:	080038d9 	.word	0x080038d9
 80038cc:	080038e9 	.word	0x080038e9
 80038d0:	080038e1 	.word	0x080038e1
 80038d4:	080038f1 	.word	0x080038f1
 80038d8:	2301      	movs	r3, #1
 80038da:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80038de:	e0d6      	b.n	8003a8e <UART_SetConfig+0x27e>
 80038e0:	2302      	movs	r3, #2
 80038e2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80038e6:	e0d2      	b.n	8003a8e <UART_SetConfig+0x27e>
 80038e8:	2304      	movs	r3, #4
 80038ea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80038ee:	e0ce      	b.n	8003a8e <UART_SetConfig+0x27e>
 80038f0:	2308      	movs	r3, #8
 80038f2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80038f6:	e0ca      	b.n	8003a8e <UART_SetConfig+0x27e>
 80038f8:	2310      	movs	r3, #16
 80038fa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80038fe:	e0c6      	b.n	8003a8e <UART_SetConfig+0x27e>
 8003900:	697b      	ldr	r3, [r7, #20]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	4a7d      	ldr	r2, [pc, #500]	; (8003afc <UART_SetConfig+0x2ec>)
 8003906:	4293      	cmp	r3, r2
 8003908:	d138      	bne.n	800397c <UART_SetConfig+0x16c>
 800390a:	4b7b      	ldr	r3, [pc, #492]	; (8003af8 <UART_SetConfig+0x2e8>)
 800390c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003910:	f003 030c 	and.w	r3, r3, #12
 8003914:	2b0c      	cmp	r3, #12
 8003916:	d82d      	bhi.n	8003974 <UART_SetConfig+0x164>
 8003918:	a201      	add	r2, pc, #4	; (adr r2, 8003920 <UART_SetConfig+0x110>)
 800391a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800391e:	bf00      	nop
 8003920:	08003955 	.word	0x08003955
 8003924:	08003975 	.word	0x08003975
 8003928:	08003975 	.word	0x08003975
 800392c:	08003975 	.word	0x08003975
 8003930:	08003965 	.word	0x08003965
 8003934:	08003975 	.word	0x08003975
 8003938:	08003975 	.word	0x08003975
 800393c:	08003975 	.word	0x08003975
 8003940:	0800395d 	.word	0x0800395d
 8003944:	08003975 	.word	0x08003975
 8003948:	08003975 	.word	0x08003975
 800394c:	08003975 	.word	0x08003975
 8003950:	0800396d 	.word	0x0800396d
 8003954:	2300      	movs	r3, #0
 8003956:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800395a:	e098      	b.n	8003a8e <UART_SetConfig+0x27e>
 800395c:	2302      	movs	r3, #2
 800395e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003962:	e094      	b.n	8003a8e <UART_SetConfig+0x27e>
 8003964:	2304      	movs	r3, #4
 8003966:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800396a:	e090      	b.n	8003a8e <UART_SetConfig+0x27e>
 800396c:	2308      	movs	r3, #8
 800396e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003972:	e08c      	b.n	8003a8e <UART_SetConfig+0x27e>
 8003974:	2310      	movs	r3, #16
 8003976:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800397a:	e088      	b.n	8003a8e <UART_SetConfig+0x27e>
 800397c:	697b      	ldr	r3, [r7, #20]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	4a5f      	ldr	r2, [pc, #380]	; (8003b00 <UART_SetConfig+0x2f0>)
 8003982:	4293      	cmp	r3, r2
 8003984:	d125      	bne.n	80039d2 <UART_SetConfig+0x1c2>
 8003986:	4b5c      	ldr	r3, [pc, #368]	; (8003af8 <UART_SetConfig+0x2e8>)
 8003988:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800398c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003990:	2b30      	cmp	r3, #48	; 0x30
 8003992:	d016      	beq.n	80039c2 <UART_SetConfig+0x1b2>
 8003994:	2b30      	cmp	r3, #48	; 0x30
 8003996:	d818      	bhi.n	80039ca <UART_SetConfig+0x1ba>
 8003998:	2b20      	cmp	r3, #32
 800399a:	d00a      	beq.n	80039b2 <UART_SetConfig+0x1a2>
 800399c:	2b20      	cmp	r3, #32
 800399e:	d814      	bhi.n	80039ca <UART_SetConfig+0x1ba>
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d002      	beq.n	80039aa <UART_SetConfig+0x19a>
 80039a4:	2b10      	cmp	r3, #16
 80039a6:	d008      	beq.n	80039ba <UART_SetConfig+0x1aa>
 80039a8:	e00f      	b.n	80039ca <UART_SetConfig+0x1ba>
 80039aa:	2300      	movs	r3, #0
 80039ac:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80039b0:	e06d      	b.n	8003a8e <UART_SetConfig+0x27e>
 80039b2:	2302      	movs	r3, #2
 80039b4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80039b8:	e069      	b.n	8003a8e <UART_SetConfig+0x27e>
 80039ba:	2304      	movs	r3, #4
 80039bc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80039c0:	e065      	b.n	8003a8e <UART_SetConfig+0x27e>
 80039c2:	2308      	movs	r3, #8
 80039c4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80039c8:	e061      	b.n	8003a8e <UART_SetConfig+0x27e>
 80039ca:	2310      	movs	r3, #16
 80039cc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80039d0:	e05d      	b.n	8003a8e <UART_SetConfig+0x27e>
 80039d2:	697b      	ldr	r3, [r7, #20]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	4a4b      	ldr	r2, [pc, #300]	; (8003b04 <UART_SetConfig+0x2f4>)
 80039d8:	4293      	cmp	r3, r2
 80039da:	d125      	bne.n	8003a28 <UART_SetConfig+0x218>
 80039dc:	4b46      	ldr	r3, [pc, #280]	; (8003af8 <UART_SetConfig+0x2e8>)
 80039de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80039e2:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80039e6:	2bc0      	cmp	r3, #192	; 0xc0
 80039e8:	d016      	beq.n	8003a18 <UART_SetConfig+0x208>
 80039ea:	2bc0      	cmp	r3, #192	; 0xc0
 80039ec:	d818      	bhi.n	8003a20 <UART_SetConfig+0x210>
 80039ee:	2b80      	cmp	r3, #128	; 0x80
 80039f0:	d00a      	beq.n	8003a08 <UART_SetConfig+0x1f8>
 80039f2:	2b80      	cmp	r3, #128	; 0x80
 80039f4:	d814      	bhi.n	8003a20 <UART_SetConfig+0x210>
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d002      	beq.n	8003a00 <UART_SetConfig+0x1f0>
 80039fa:	2b40      	cmp	r3, #64	; 0x40
 80039fc:	d008      	beq.n	8003a10 <UART_SetConfig+0x200>
 80039fe:	e00f      	b.n	8003a20 <UART_SetConfig+0x210>
 8003a00:	2300      	movs	r3, #0
 8003a02:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003a06:	e042      	b.n	8003a8e <UART_SetConfig+0x27e>
 8003a08:	2302      	movs	r3, #2
 8003a0a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003a0e:	e03e      	b.n	8003a8e <UART_SetConfig+0x27e>
 8003a10:	2304      	movs	r3, #4
 8003a12:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003a16:	e03a      	b.n	8003a8e <UART_SetConfig+0x27e>
 8003a18:	2308      	movs	r3, #8
 8003a1a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003a1e:	e036      	b.n	8003a8e <UART_SetConfig+0x27e>
 8003a20:	2310      	movs	r3, #16
 8003a22:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003a26:	e032      	b.n	8003a8e <UART_SetConfig+0x27e>
 8003a28:	697b      	ldr	r3, [r7, #20]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	4a30      	ldr	r2, [pc, #192]	; (8003af0 <UART_SetConfig+0x2e0>)
 8003a2e:	4293      	cmp	r3, r2
 8003a30:	d12a      	bne.n	8003a88 <UART_SetConfig+0x278>
 8003a32:	4b31      	ldr	r3, [pc, #196]	; (8003af8 <UART_SetConfig+0x2e8>)
 8003a34:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a38:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003a3c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003a40:	d01a      	beq.n	8003a78 <UART_SetConfig+0x268>
 8003a42:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003a46:	d81b      	bhi.n	8003a80 <UART_SetConfig+0x270>
 8003a48:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003a4c:	d00c      	beq.n	8003a68 <UART_SetConfig+0x258>
 8003a4e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003a52:	d815      	bhi.n	8003a80 <UART_SetConfig+0x270>
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d003      	beq.n	8003a60 <UART_SetConfig+0x250>
 8003a58:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a5c:	d008      	beq.n	8003a70 <UART_SetConfig+0x260>
 8003a5e:	e00f      	b.n	8003a80 <UART_SetConfig+0x270>
 8003a60:	2300      	movs	r3, #0
 8003a62:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003a66:	e012      	b.n	8003a8e <UART_SetConfig+0x27e>
 8003a68:	2302      	movs	r3, #2
 8003a6a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003a6e:	e00e      	b.n	8003a8e <UART_SetConfig+0x27e>
 8003a70:	2304      	movs	r3, #4
 8003a72:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003a76:	e00a      	b.n	8003a8e <UART_SetConfig+0x27e>
 8003a78:	2308      	movs	r3, #8
 8003a7a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003a7e:	e006      	b.n	8003a8e <UART_SetConfig+0x27e>
 8003a80:	2310      	movs	r3, #16
 8003a82:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003a86:	e002      	b.n	8003a8e <UART_SetConfig+0x27e>
 8003a88:	2310      	movs	r3, #16
 8003a8a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003a8e:	697b      	ldr	r3, [r7, #20]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	4a17      	ldr	r2, [pc, #92]	; (8003af0 <UART_SetConfig+0x2e0>)
 8003a94:	4293      	cmp	r3, r2
 8003a96:	f040 80a8 	bne.w	8003bea <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003a9a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003a9e:	2b08      	cmp	r3, #8
 8003aa0:	d834      	bhi.n	8003b0c <UART_SetConfig+0x2fc>
 8003aa2:	a201      	add	r2, pc, #4	; (adr r2, 8003aa8 <UART_SetConfig+0x298>)
 8003aa4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003aa8:	08003acd 	.word	0x08003acd
 8003aac:	08003b0d 	.word	0x08003b0d
 8003ab0:	08003ad5 	.word	0x08003ad5
 8003ab4:	08003b0d 	.word	0x08003b0d
 8003ab8:	08003adb 	.word	0x08003adb
 8003abc:	08003b0d 	.word	0x08003b0d
 8003ac0:	08003b0d 	.word	0x08003b0d
 8003ac4:	08003b0d 	.word	0x08003b0d
 8003ac8:	08003ae3 	.word	0x08003ae3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003acc:	f7ff fbee 	bl	80032ac <HAL_RCC_GetPCLK1Freq>
 8003ad0:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003ad2:	e021      	b.n	8003b18 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003ad4:	4b0c      	ldr	r3, [pc, #48]	; (8003b08 <UART_SetConfig+0x2f8>)
 8003ad6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003ad8:	e01e      	b.n	8003b18 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003ada:	f7ff fb79 	bl	80031d0 <HAL_RCC_GetSysClockFreq>
 8003ade:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003ae0:	e01a      	b.n	8003b18 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003ae2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003ae6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003ae8:	e016      	b.n	8003b18 <UART_SetConfig+0x308>
 8003aea:	bf00      	nop
 8003aec:	cfff69f3 	.word	0xcfff69f3
 8003af0:	40008000 	.word	0x40008000
 8003af4:	40013800 	.word	0x40013800
 8003af8:	40021000 	.word	0x40021000
 8003afc:	40004400 	.word	0x40004400
 8003b00:	40004800 	.word	0x40004800
 8003b04:	40004c00 	.word	0x40004c00
 8003b08:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8003b0c:	2300      	movs	r3, #0
 8003b0e:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8003b10:	2301      	movs	r3, #1
 8003b12:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8003b16:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003b18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	f000 812a 	beq.w	8003d74 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8003b20:	697b      	ldr	r3, [r7, #20]
 8003b22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b24:	4a9e      	ldr	r2, [pc, #632]	; (8003da0 <UART_SetConfig+0x590>)
 8003b26:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003b2a:	461a      	mov	r2, r3
 8003b2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b2e:	fbb3 f3f2 	udiv	r3, r3, r2
 8003b32:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003b34:	697b      	ldr	r3, [r7, #20]
 8003b36:	685a      	ldr	r2, [r3, #4]
 8003b38:	4613      	mov	r3, r2
 8003b3a:	005b      	lsls	r3, r3, #1
 8003b3c:	4413      	add	r3, r2
 8003b3e:	69ba      	ldr	r2, [r7, #24]
 8003b40:	429a      	cmp	r2, r3
 8003b42:	d305      	bcc.n	8003b50 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8003b44:	697b      	ldr	r3, [r7, #20]
 8003b46:	685b      	ldr	r3, [r3, #4]
 8003b48:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003b4a:	69ba      	ldr	r2, [r7, #24]
 8003b4c:	429a      	cmp	r2, r3
 8003b4e:	d903      	bls.n	8003b58 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 8003b50:	2301      	movs	r3, #1
 8003b52:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8003b56:	e10d      	b.n	8003d74 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003b58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b5a:	2200      	movs	r2, #0
 8003b5c:	60bb      	str	r3, [r7, #8]
 8003b5e:	60fa      	str	r2, [r7, #12]
 8003b60:	697b      	ldr	r3, [r7, #20]
 8003b62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b64:	4a8e      	ldr	r2, [pc, #568]	; (8003da0 <UART_SetConfig+0x590>)
 8003b66:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003b6a:	b29b      	uxth	r3, r3
 8003b6c:	2200      	movs	r2, #0
 8003b6e:	603b      	str	r3, [r7, #0]
 8003b70:	607a      	str	r2, [r7, #4]
 8003b72:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003b76:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003b7a:	f7fc fba1 	bl	80002c0 <__aeabi_uldivmod>
 8003b7e:	4602      	mov	r2, r0
 8003b80:	460b      	mov	r3, r1
 8003b82:	4610      	mov	r0, r2
 8003b84:	4619      	mov	r1, r3
 8003b86:	f04f 0200 	mov.w	r2, #0
 8003b8a:	f04f 0300 	mov.w	r3, #0
 8003b8e:	020b      	lsls	r3, r1, #8
 8003b90:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8003b94:	0202      	lsls	r2, r0, #8
 8003b96:	6979      	ldr	r1, [r7, #20]
 8003b98:	6849      	ldr	r1, [r1, #4]
 8003b9a:	0849      	lsrs	r1, r1, #1
 8003b9c:	2000      	movs	r0, #0
 8003b9e:	460c      	mov	r4, r1
 8003ba0:	4605      	mov	r5, r0
 8003ba2:	eb12 0804 	adds.w	r8, r2, r4
 8003ba6:	eb43 0905 	adc.w	r9, r3, r5
 8003baa:	697b      	ldr	r3, [r7, #20]
 8003bac:	685b      	ldr	r3, [r3, #4]
 8003bae:	2200      	movs	r2, #0
 8003bb0:	469a      	mov	sl, r3
 8003bb2:	4693      	mov	fp, r2
 8003bb4:	4652      	mov	r2, sl
 8003bb6:	465b      	mov	r3, fp
 8003bb8:	4640      	mov	r0, r8
 8003bba:	4649      	mov	r1, r9
 8003bbc:	f7fc fb80 	bl	80002c0 <__aeabi_uldivmod>
 8003bc0:	4602      	mov	r2, r0
 8003bc2:	460b      	mov	r3, r1
 8003bc4:	4613      	mov	r3, r2
 8003bc6:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003bc8:	6a3b      	ldr	r3, [r7, #32]
 8003bca:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003bce:	d308      	bcc.n	8003be2 <UART_SetConfig+0x3d2>
 8003bd0:	6a3b      	ldr	r3, [r7, #32]
 8003bd2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003bd6:	d204      	bcs.n	8003be2 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 8003bd8:	697b      	ldr	r3, [r7, #20]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	6a3a      	ldr	r2, [r7, #32]
 8003bde:	60da      	str	r2, [r3, #12]
 8003be0:	e0c8      	b.n	8003d74 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 8003be2:	2301      	movs	r3, #1
 8003be4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8003be8:	e0c4      	b.n	8003d74 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003bea:	697b      	ldr	r3, [r7, #20]
 8003bec:	69db      	ldr	r3, [r3, #28]
 8003bee:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003bf2:	d167      	bne.n	8003cc4 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 8003bf4:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003bf8:	2b08      	cmp	r3, #8
 8003bfa:	d828      	bhi.n	8003c4e <UART_SetConfig+0x43e>
 8003bfc:	a201      	add	r2, pc, #4	; (adr r2, 8003c04 <UART_SetConfig+0x3f4>)
 8003bfe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c02:	bf00      	nop
 8003c04:	08003c29 	.word	0x08003c29
 8003c08:	08003c31 	.word	0x08003c31
 8003c0c:	08003c39 	.word	0x08003c39
 8003c10:	08003c4f 	.word	0x08003c4f
 8003c14:	08003c3f 	.word	0x08003c3f
 8003c18:	08003c4f 	.word	0x08003c4f
 8003c1c:	08003c4f 	.word	0x08003c4f
 8003c20:	08003c4f 	.word	0x08003c4f
 8003c24:	08003c47 	.word	0x08003c47
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003c28:	f7ff fb40 	bl	80032ac <HAL_RCC_GetPCLK1Freq>
 8003c2c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003c2e:	e014      	b.n	8003c5a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003c30:	f7ff fb52 	bl	80032d8 <HAL_RCC_GetPCLK2Freq>
 8003c34:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003c36:	e010      	b.n	8003c5a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003c38:	4b5a      	ldr	r3, [pc, #360]	; (8003da4 <UART_SetConfig+0x594>)
 8003c3a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003c3c:	e00d      	b.n	8003c5a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003c3e:	f7ff fac7 	bl	80031d0 <HAL_RCC_GetSysClockFreq>
 8003c42:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003c44:	e009      	b.n	8003c5a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003c46:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003c4a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003c4c:	e005      	b.n	8003c5a <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 8003c4e:	2300      	movs	r3, #0
 8003c50:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8003c52:	2301      	movs	r3, #1
 8003c54:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8003c58:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003c5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	f000 8089 	beq.w	8003d74 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003c62:	697b      	ldr	r3, [r7, #20]
 8003c64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c66:	4a4e      	ldr	r2, [pc, #312]	; (8003da0 <UART_SetConfig+0x590>)
 8003c68:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003c6c:	461a      	mov	r2, r3
 8003c6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c70:	fbb3 f3f2 	udiv	r3, r3, r2
 8003c74:	005a      	lsls	r2, r3, #1
 8003c76:	697b      	ldr	r3, [r7, #20]
 8003c78:	685b      	ldr	r3, [r3, #4]
 8003c7a:	085b      	lsrs	r3, r3, #1
 8003c7c:	441a      	add	r2, r3
 8003c7e:	697b      	ldr	r3, [r7, #20]
 8003c80:	685b      	ldr	r3, [r3, #4]
 8003c82:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c86:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003c88:	6a3b      	ldr	r3, [r7, #32]
 8003c8a:	2b0f      	cmp	r3, #15
 8003c8c:	d916      	bls.n	8003cbc <UART_SetConfig+0x4ac>
 8003c8e:	6a3b      	ldr	r3, [r7, #32]
 8003c90:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003c94:	d212      	bcs.n	8003cbc <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003c96:	6a3b      	ldr	r3, [r7, #32]
 8003c98:	b29b      	uxth	r3, r3
 8003c9a:	f023 030f 	bic.w	r3, r3, #15
 8003c9e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003ca0:	6a3b      	ldr	r3, [r7, #32]
 8003ca2:	085b      	lsrs	r3, r3, #1
 8003ca4:	b29b      	uxth	r3, r3
 8003ca6:	f003 0307 	and.w	r3, r3, #7
 8003caa:	b29a      	uxth	r2, r3
 8003cac:	8bfb      	ldrh	r3, [r7, #30]
 8003cae:	4313      	orrs	r3, r2
 8003cb0:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8003cb2:	697b      	ldr	r3, [r7, #20]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	8bfa      	ldrh	r2, [r7, #30]
 8003cb8:	60da      	str	r2, [r3, #12]
 8003cba:	e05b      	b.n	8003d74 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8003cbc:	2301      	movs	r3, #1
 8003cbe:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8003cc2:	e057      	b.n	8003d74 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003cc4:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003cc8:	2b08      	cmp	r3, #8
 8003cca:	d828      	bhi.n	8003d1e <UART_SetConfig+0x50e>
 8003ccc:	a201      	add	r2, pc, #4	; (adr r2, 8003cd4 <UART_SetConfig+0x4c4>)
 8003cce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003cd2:	bf00      	nop
 8003cd4:	08003cf9 	.word	0x08003cf9
 8003cd8:	08003d01 	.word	0x08003d01
 8003cdc:	08003d09 	.word	0x08003d09
 8003ce0:	08003d1f 	.word	0x08003d1f
 8003ce4:	08003d0f 	.word	0x08003d0f
 8003ce8:	08003d1f 	.word	0x08003d1f
 8003cec:	08003d1f 	.word	0x08003d1f
 8003cf0:	08003d1f 	.word	0x08003d1f
 8003cf4:	08003d17 	.word	0x08003d17
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003cf8:	f7ff fad8 	bl	80032ac <HAL_RCC_GetPCLK1Freq>
 8003cfc:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003cfe:	e014      	b.n	8003d2a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003d00:	f7ff faea 	bl	80032d8 <HAL_RCC_GetPCLK2Freq>
 8003d04:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003d06:	e010      	b.n	8003d2a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003d08:	4b26      	ldr	r3, [pc, #152]	; (8003da4 <UART_SetConfig+0x594>)
 8003d0a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003d0c:	e00d      	b.n	8003d2a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003d0e:	f7ff fa5f 	bl	80031d0 <HAL_RCC_GetSysClockFreq>
 8003d12:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003d14:	e009      	b.n	8003d2a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003d16:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003d1a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003d1c:	e005      	b.n	8003d2a <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 8003d1e:	2300      	movs	r3, #0
 8003d20:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8003d22:	2301      	movs	r3, #1
 8003d24:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8003d28:	bf00      	nop
    }

    if (pclk != 0U)
 8003d2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d021      	beq.n	8003d74 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003d30:	697b      	ldr	r3, [r7, #20]
 8003d32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d34:	4a1a      	ldr	r2, [pc, #104]	; (8003da0 <UART_SetConfig+0x590>)
 8003d36:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003d3a:	461a      	mov	r2, r3
 8003d3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d3e:	fbb3 f2f2 	udiv	r2, r3, r2
 8003d42:	697b      	ldr	r3, [r7, #20]
 8003d44:	685b      	ldr	r3, [r3, #4]
 8003d46:	085b      	lsrs	r3, r3, #1
 8003d48:	441a      	add	r2, r3
 8003d4a:	697b      	ldr	r3, [r7, #20]
 8003d4c:	685b      	ldr	r3, [r3, #4]
 8003d4e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d52:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003d54:	6a3b      	ldr	r3, [r7, #32]
 8003d56:	2b0f      	cmp	r3, #15
 8003d58:	d909      	bls.n	8003d6e <UART_SetConfig+0x55e>
 8003d5a:	6a3b      	ldr	r3, [r7, #32]
 8003d5c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003d60:	d205      	bcs.n	8003d6e <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003d62:	6a3b      	ldr	r3, [r7, #32]
 8003d64:	b29a      	uxth	r2, r3
 8003d66:	697b      	ldr	r3, [r7, #20]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	60da      	str	r2, [r3, #12]
 8003d6c:	e002      	b.n	8003d74 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8003d6e:	2301      	movs	r3, #1
 8003d70:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8003d74:	697b      	ldr	r3, [r7, #20]
 8003d76:	2201      	movs	r2, #1
 8003d78:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8003d7c:	697b      	ldr	r3, [r7, #20]
 8003d7e:	2201      	movs	r2, #1
 8003d80:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003d84:	697b      	ldr	r3, [r7, #20]
 8003d86:	2200      	movs	r2, #0
 8003d88:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8003d8a:	697b      	ldr	r3, [r7, #20]
 8003d8c:	2200      	movs	r2, #0
 8003d8e:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8003d90:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 8003d94:	4618      	mov	r0, r3
 8003d96:	3730      	adds	r7, #48	; 0x30
 8003d98:	46bd      	mov	sp, r7
 8003d9a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003d9e:	bf00      	nop
 8003da0:	080053bc 	.word	0x080053bc
 8003da4:	00f42400 	.word	0x00f42400

08003da8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003da8:	b480      	push	{r7}
 8003daa:	b083      	sub	sp, #12
 8003dac:	af00      	add	r7, sp, #0
 8003dae:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003db4:	f003 0308 	and.w	r3, r3, #8
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d00a      	beq.n	8003dd2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	685b      	ldr	r3, [r3, #4]
 8003dc2:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	430a      	orrs	r2, r1
 8003dd0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003dd6:	f003 0301 	and.w	r3, r3, #1
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d00a      	beq.n	8003df4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	685b      	ldr	r3, [r3, #4]
 8003de4:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	430a      	orrs	r2, r1
 8003df2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003df8:	f003 0302 	and.w	r3, r3, #2
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d00a      	beq.n	8003e16 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	685b      	ldr	r3, [r3, #4]
 8003e06:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	430a      	orrs	r2, r1
 8003e14:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e1a:	f003 0304 	and.w	r3, r3, #4
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d00a      	beq.n	8003e38 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	685b      	ldr	r3, [r3, #4]
 8003e28:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	430a      	orrs	r2, r1
 8003e36:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e3c:	f003 0310 	and.w	r3, r3, #16
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d00a      	beq.n	8003e5a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	689b      	ldr	r3, [r3, #8]
 8003e4a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	430a      	orrs	r2, r1
 8003e58:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e5e:	f003 0320 	and.w	r3, r3, #32
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d00a      	beq.n	8003e7c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	689b      	ldr	r3, [r3, #8]
 8003e6c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	430a      	orrs	r2, r1
 8003e7a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e80:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d01a      	beq.n	8003ebe <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	685b      	ldr	r3, [r3, #4]
 8003e8e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	430a      	orrs	r2, r1
 8003e9c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ea2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003ea6:	d10a      	bne.n	8003ebe <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	685b      	ldr	r3, [r3, #4]
 8003eae:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	430a      	orrs	r2, r1
 8003ebc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ec2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d00a      	beq.n	8003ee0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	685b      	ldr	r3, [r3, #4]
 8003ed0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	430a      	orrs	r2, r1
 8003ede:	605a      	str	r2, [r3, #4]
  }
}
 8003ee0:	bf00      	nop
 8003ee2:	370c      	adds	r7, #12
 8003ee4:	46bd      	mov	sp, r7
 8003ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eea:	4770      	bx	lr

08003eec <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003eec:	b580      	push	{r7, lr}
 8003eee:	b098      	sub	sp, #96	; 0x60
 8003ef0:	af02      	add	r7, sp, #8
 8003ef2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	2200      	movs	r2, #0
 8003ef8:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003efc:	f7fd fbe6 	bl	80016cc <HAL_GetTick>
 8003f00:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	f003 0308 	and.w	r3, r3, #8
 8003f0c:	2b08      	cmp	r3, #8
 8003f0e:	d12f      	bne.n	8003f70 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003f10:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003f14:	9300      	str	r3, [sp, #0]
 8003f16:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003f18:	2200      	movs	r2, #0
 8003f1a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003f1e:	6878      	ldr	r0, [r7, #4]
 8003f20:	f000 f88e 	bl	8004040 <UART_WaitOnFlagUntilTimeout>
 8003f24:	4603      	mov	r3, r0
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d022      	beq.n	8003f70 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f32:	e853 3f00 	ldrex	r3, [r3]
 8003f36:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8003f38:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003f3a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003f3e:	653b      	str	r3, [r7, #80]	; 0x50
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	461a      	mov	r2, r3
 8003f46:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003f48:	647b      	str	r3, [r7, #68]	; 0x44
 8003f4a:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f4c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8003f4e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003f50:	e841 2300 	strex	r3, r2, [r1]
 8003f54:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8003f56:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d1e6      	bne.n	8003f2a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	2220      	movs	r2, #32
 8003f60:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	2200      	movs	r2, #0
 8003f68:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003f6c:	2303      	movs	r3, #3
 8003f6e:	e063      	b.n	8004038 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	f003 0304 	and.w	r3, r3, #4
 8003f7a:	2b04      	cmp	r3, #4
 8003f7c:	d149      	bne.n	8004012 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003f7e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003f82:	9300      	str	r3, [sp, #0]
 8003f84:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003f86:	2200      	movs	r2, #0
 8003f88:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003f8c:	6878      	ldr	r0, [r7, #4]
 8003f8e:	f000 f857 	bl	8004040 <UART_WaitOnFlagUntilTimeout>
 8003f92:	4603      	mov	r3, r0
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d03c      	beq.n	8004012 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fa0:	e853 3f00 	ldrex	r3, [r3]
 8003fa4:	623b      	str	r3, [r7, #32]
   return(result);
 8003fa6:	6a3b      	ldr	r3, [r7, #32]
 8003fa8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003fac:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	461a      	mov	r2, r3
 8003fb4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003fb6:	633b      	str	r3, [r7, #48]	; 0x30
 8003fb8:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fba:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003fbc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003fbe:	e841 2300 	strex	r3, r2, [r1]
 8003fc2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003fc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d1e6      	bne.n	8003f98 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	3308      	adds	r3, #8
 8003fd0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fd2:	693b      	ldr	r3, [r7, #16]
 8003fd4:	e853 3f00 	ldrex	r3, [r3]
 8003fd8:	60fb      	str	r3, [r7, #12]
   return(result);
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	f023 0301 	bic.w	r3, r3, #1
 8003fe0:	64bb      	str	r3, [r7, #72]	; 0x48
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	3308      	adds	r3, #8
 8003fe8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003fea:	61fa      	str	r2, [r7, #28]
 8003fec:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fee:	69b9      	ldr	r1, [r7, #24]
 8003ff0:	69fa      	ldr	r2, [r7, #28]
 8003ff2:	e841 2300 	strex	r3, r2, [r1]
 8003ff6:	617b      	str	r3, [r7, #20]
   return(result);
 8003ff8:	697b      	ldr	r3, [r7, #20]
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d1e5      	bne.n	8003fca <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	2220      	movs	r2, #32
 8004002:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	2200      	movs	r2, #0
 800400a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800400e:	2303      	movs	r3, #3
 8004010:	e012      	b.n	8004038 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	2220      	movs	r2, #32
 8004016:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	2220      	movs	r2, #32
 800401e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	2200      	movs	r2, #0
 8004026:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	2200      	movs	r2, #0
 800402c:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	2200      	movs	r2, #0
 8004032:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8004036:	2300      	movs	r3, #0
}
 8004038:	4618      	mov	r0, r3
 800403a:	3758      	adds	r7, #88	; 0x58
 800403c:	46bd      	mov	sp, r7
 800403e:	bd80      	pop	{r7, pc}

08004040 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004040:	b580      	push	{r7, lr}
 8004042:	b084      	sub	sp, #16
 8004044:	af00      	add	r7, sp, #0
 8004046:	60f8      	str	r0, [r7, #12]
 8004048:	60b9      	str	r1, [r7, #8]
 800404a:	603b      	str	r3, [r7, #0]
 800404c:	4613      	mov	r3, r2
 800404e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004050:	e04f      	b.n	80040f2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004052:	69bb      	ldr	r3, [r7, #24]
 8004054:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004058:	d04b      	beq.n	80040f2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800405a:	f7fd fb37 	bl	80016cc <HAL_GetTick>
 800405e:	4602      	mov	r2, r0
 8004060:	683b      	ldr	r3, [r7, #0]
 8004062:	1ad3      	subs	r3, r2, r3
 8004064:	69ba      	ldr	r2, [r7, #24]
 8004066:	429a      	cmp	r2, r3
 8004068:	d302      	bcc.n	8004070 <UART_WaitOnFlagUntilTimeout+0x30>
 800406a:	69bb      	ldr	r3, [r7, #24]
 800406c:	2b00      	cmp	r3, #0
 800406e:	d101      	bne.n	8004074 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004070:	2303      	movs	r3, #3
 8004072:	e04e      	b.n	8004112 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	f003 0304 	and.w	r3, r3, #4
 800407e:	2b00      	cmp	r3, #0
 8004080:	d037      	beq.n	80040f2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8004082:	68bb      	ldr	r3, [r7, #8]
 8004084:	2b80      	cmp	r3, #128	; 0x80
 8004086:	d034      	beq.n	80040f2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8004088:	68bb      	ldr	r3, [r7, #8]
 800408a:	2b40      	cmp	r3, #64	; 0x40
 800408c:	d031      	beq.n	80040f2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	69db      	ldr	r3, [r3, #28]
 8004094:	f003 0308 	and.w	r3, r3, #8
 8004098:	2b08      	cmp	r3, #8
 800409a:	d110      	bne.n	80040be <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	2208      	movs	r2, #8
 80040a2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80040a4:	68f8      	ldr	r0, [r7, #12]
 80040a6:	f000 f838 	bl	800411a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	2208      	movs	r2, #8
 80040ae:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	2200      	movs	r2, #0
 80040b6:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_ERROR;
 80040ba:	2301      	movs	r3, #1
 80040bc:	e029      	b.n	8004112 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	69db      	ldr	r3, [r3, #28]
 80040c4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80040c8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80040cc:	d111      	bne.n	80040f2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80040d6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80040d8:	68f8      	ldr	r0, [r7, #12]
 80040da:	f000 f81e 	bl	800411a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	2220      	movs	r2, #32
 80040e2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	2200      	movs	r2, #0
 80040ea:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 80040ee:	2303      	movs	r3, #3
 80040f0:	e00f      	b.n	8004112 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	69da      	ldr	r2, [r3, #28]
 80040f8:	68bb      	ldr	r3, [r7, #8]
 80040fa:	4013      	ands	r3, r2
 80040fc:	68ba      	ldr	r2, [r7, #8]
 80040fe:	429a      	cmp	r2, r3
 8004100:	bf0c      	ite	eq
 8004102:	2301      	moveq	r3, #1
 8004104:	2300      	movne	r3, #0
 8004106:	b2db      	uxtb	r3, r3
 8004108:	461a      	mov	r2, r3
 800410a:	79fb      	ldrb	r3, [r7, #7]
 800410c:	429a      	cmp	r2, r3
 800410e:	d0a0      	beq.n	8004052 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004110:	2300      	movs	r3, #0
}
 8004112:	4618      	mov	r0, r3
 8004114:	3710      	adds	r7, #16
 8004116:	46bd      	mov	sp, r7
 8004118:	bd80      	pop	{r7, pc}

0800411a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800411a:	b480      	push	{r7}
 800411c:	b095      	sub	sp, #84	; 0x54
 800411e:	af00      	add	r7, sp, #0
 8004120:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004128:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800412a:	e853 3f00 	ldrex	r3, [r3]
 800412e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004130:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004132:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004136:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	461a      	mov	r2, r3
 800413e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004140:	643b      	str	r3, [r7, #64]	; 0x40
 8004142:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004144:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004146:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004148:	e841 2300 	strex	r3, r2, [r1]
 800414c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800414e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004150:	2b00      	cmp	r3, #0
 8004152:	d1e6      	bne.n	8004122 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	3308      	adds	r3, #8
 800415a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800415c:	6a3b      	ldr	r3, [r7, #32]
 800415e:	e853 3f00 	ldrex	r3, [r3]
 8004162:	61fb      	str	r3, [r7, #28]
   return(result);
 8004164:	69fb      	ldr	r3, [r7, #28]
 8004166:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800416a:	f023 0301 	bic.w	r3, r3, #1
 800416e:	64bb      	str	r3, [r7, #72]	; 0x48
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	3308      	adds	r3, #8
 8004176:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004178:	62fa      	str	r2, [r7, #44]	; 0x2c
 800417a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800417c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800417e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004180:	e841 2300 	strex	r3, r2, [r1]
 8004184:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004186:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004188:	2b00      	cmp	r3, #0
 800418a:	d1e3      	bne.n	8004154 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004190:	2b01      	cmp	r3, #1
 8004192:	d118      	bne.n	80041c6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	e853 3f00 	ldrex	r3, [r3]
 80041a0:	60bb      	str	r3, [r7, #8]
   return(result);
 80041a2:	68bb      	ldr	r3, [r7, #8]
 80041a4:	f023 0310 	bic.w	r3, r3, #16
 80041a8:	647b      	str	r3, [r7, #68]	; 0x44
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	461a      	mov	r2, r3
 80041b0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80041b2:	61bb      	str	r3, [r7, #24]
 80041b4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041b6:	6979      	ldr	r1, [r7, #20]
 80041b8:	69ba      	ldr	r2, [r7, #24]
 80041ba:	e841 2300 	strex	r3, r2, [r1]
 80041be:	613b      	str	r3, [r7, #16]
   return(result);
 80041c0:	693b      	ldr	r3, [r7, #16]
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d1e6      	bne.n	8004194 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	2220      	movs	r2, #32
 80041ca:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	2200      	movs	r2, #0
 80041d2:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	2200      	movs	r2, #0
 80041d8:	675a      	str	r2, [r3, #116]	; 0x74
}
 80041da:	bf00      	nop
 80041dc:	3754      	adds	r7, #84	; 0x54
 80041de:	46bd      	mov	sp, r7
 80041e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041e4:	4770      	bx	lr

080041e6 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80041e6:	b480      	push	{r7}
 80041e8:	b085      	sub	sp, #20
 80041ea:	af00      	add	r7, sp, #0
 80041ec:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80041f4:	2b01      	cmp	r3, #1
 80041f6:	d101      	bne.n	80041fc <HAL_UARTEx_DisableFifoMode+0x16>
 80041f8:	2302      	movs	r3, #2
 80041fa:	e027      	b.n	800424c <HAL_UARTEx_DisableFifoMode+0x66>
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	2201      	movs	r2, #1
 8004200:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	2224      	movs	r2, #36	; 0x24
 8004208:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	681a      	ldr	r2, [r3, #0]
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	f022 0201 	bic.w	r2, r2, #1
 8004222:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800422a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	2200      	movs	r2, #0
 8004230:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	68fa      	ldr	r2, [r7, #12]
 8004238:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	2220      	movs	r2, #32
 800423e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	2200      	movs	r2, #0
 8004246:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800424a:	2300      	movs	r3, #0
}
 800424c:	4618      	mov	r0, r3
 800424e:	3714      	adds	r7, #20
 8004250:	46bd      	mov	sp, r7
 8004252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004256:	4770      	bx	lr

08004258 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004258:	b580      	push	{r7, lr}
 800425a:	b084      	sub	sp, #16
 800425c:	af00      	add	r7, sp, #0
 800425e:	6078      	str	r0, [r7, #4]
 8004260:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8004268:	2b01      	cmp	r3, #1
 800426a:	d101      	bne.n	8004270 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800426c:	2302      	movs	r3, #2
 800426e:	e02d      	b.n	80042cc <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	2201      	movs	r2, #1
 8004274:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	2224      	movs	r2, #36	; 0x24
 800427c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	681a      	ldr	r2, [r3, #0]
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	f022 0201 	bic.w	r2, r2, #1
 8004296:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	689b      	ldr	r3, [r3, #8]
 800429e:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	683a      	ldr	r2, [r7, #0]
 80042a8:	430a      	orrs	r2, r1
 80042aa:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80042ac:	6878      	ldr	r0, [r7, #4]
 80042ae:	f000 f84f 	bl	8004350 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	68fa      	ldr	r2, [r7, #12]
 80042b8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	2220      	movs	r2, #32
 80042be:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	2200      	movs	r2, #0
 80042c6:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80042ca:	2300      	movs	r3, #0
}
 80042cc:	4618      	mov	r0, r3
 80042ce:	3710      	adds	r7, #16
 80042d0:	46bd      	mov	sp, r7
 80042d2:	bd80      	pop	{r7, pc}

080042d4 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80042d4:	b580      	push	{r7, lr}
 80042d6:	b084      	sub	sp, #16
 80042d8:	af00      	add	r7, sp, #0
 80042da:	6078      	str	r0, [r7, #4]
 80042dc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80042e4:	2b01      	cmp	r3, #1
 80042e6:	d101      	bne.n	80042ec <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80042e8:	2302      	movs	r3, #2
 80042ea:	e02d      	b.n	8004348 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	2201      	movs	r2, #1
 80042f0:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	2224      	movs	r2, #36	; 0x24
 80042f8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	681a      	ldr	r2, [r3, #0]
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	f022 0201 	bic.w	r2, r2, #1
 8004312:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	689b      	ldr	r3, [r3, #8]
 800431a:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	683a      	ldr	r2, [r7, #0]
 8004324:	430a      	orrs	r2, r1
 8004326:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004328:	6878      	ldr	r0, [r7, #4]
 800432a:	f000 f811 	bl	8004350 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	68fa      	ldr	r2, [r7, #12]
 8004334:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	2220      	movs	r2, #32
 800433a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	2200      	movs	r2, #0
 8004342:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8004346:	2300      	movs	r3, #0
}
 8004348:	4618      	mov	r0, r3
 800434a:	3710      	adds	r7, #16
 800434c:	46bd      	mov	sp, r7
 800434e:	bd80      	pop	{r7, pc}

08004350 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8004350:	b480      	push	{r7}
 8004352:	b085      	sub	sp, #20
 8004354:	af00      	add	r7, sp, #0
 8004356:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800435c:	2b00      	cmp	r3, #0
 800435e:	d108      	bne.n	8004372 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	2201      	movs	r2, #1
 8004364:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	2201      	movs	r2, #1
 800436c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8004370:	e031      	b.n	80043d6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8004372:	2308      	movs	r3, #8
 8004374:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8004376:	2308      	movs	r3, #8
 8004378:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	689b      	ldr	r3, [r3, #8]
 8004380:	0e5b      	lsrs	r3, r3, #25
 8004382:	b2db      	uxtb	r3, r3
 8004384:	f003 0307 	and.w	r3, r3, #7
 8004388:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	689b      	ldr	r3, [r3, #8]
 8004390:	0f5b      	lsrs	r3, r3, #29
 8004392:	b2db      	uxtb	r3, r3
 8004394:	f003 0307 	and.w	r3, r3, #7
 8004398:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800439a:	7bbb      	ldrb	r3, [r7, #14]
 800439c:	7b3a      	ldrb	r2, [r7, #12]
 800439e:	4911      	ldr	r1, [pc, #68]	; (80043e4 <UARTEx_SetNbDataToProcess+0x94>)
 80043a0:	5c8a      	ldrb	r2, [r1, r2]
 80043a2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80043a6:	7b3a      	ldrb	r2, [r7, #12]
 80043a8:	490f      	ldr	r1, [pc, #60]	; (80043e8 <UARTEx_SetNbDataToProcess+0x98>)
 80043aa:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80043ac:	fb93 f3f2 	sdiv	r3, r3, r2
 80043b0:	b29a      	uxth	r2, r3
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80043b8:	7bfb      	ldrb	r3, [r7, #15]
 80043ba:	7b7a      	ldrb	r2, [r7, #13]
 80043bc:	4909      	ldr	r1, [pc, #36]	; (80043e4 <UARTEx_SetNbDataToProcess+0x94>)
 80043be:	5c8a      	ldrb	r2, [r1, r2]
 80043c0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80043c4:	7b7a      	ldrb	r2, [r7, #13]
 80043c6:	4908      	ldr	r1, [pc, #32]	; (80043e8 <UARTEx_SetNbDataToProcess+0x98>)
 80043c8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80043ca:	fb93 f3f2 	sdiv	r3, r3, r2
 80043ce:	b29a      	uxth	r2, r3
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 80043d6:	bf00      	nop
 80043d8:	3714      	adds	r7, #20
 80043da:	46bd      	mov	sp, r7
 80043dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e0:	4770      	bx	lr
 80043e2:	bf00      	nop
 80043e4:	080053d4 	.word	0x080053d4
 80043e8:	080053dc 	.word	0x080053dc

080043ec <__errno>:
 80043ec:	4b01      	ldr	r3, [pc, #4]	; (80043f4 <__errno+0x8>)
 80043ee:	6818      	ldr	r0, [r3, #0]
 80043f0:	4770      	bx	lr
 80043f2:	bf00      	nop
 80043f4:	2000000c 	.word	0x2000000c

080043f8 <__libc_init_array>:
 80043f8:	b570      	push	{r4, r5, r6, lr}
 80043fa:	4d0d      	ldr	r5, [pc, #52]	; (8004430 <__libc_init_array+0x38>)
 80043fc:	4c0d      	ldr	r4, [pc, #52]	; (8004434 <__libc_init_array+0x3c>)
 80043fe:	1b64      	subs	r4, r4, r5
 8004400:	10a4      	asrs	r4, r4, #2
 8004402:	2600      	movs	r6, #0
 8004404:	42a6      	cmp	r6, r4
 8004406:	d109      	bne.n	800441c <__libc_init_array+0x24>
 8004408:	4d0b      	ldr	r5, [pc, #44]	; (8004438 <__libc_init_array+0x40>)
 800440a:	4c0c      	ldr	r4, [pc, #48]	; (800443c <__libc_init_array+0x44>)
 800440c:	f000 ffae 	bl	800536c <_init>
 8004410:	1b64      	subs	r4, r4, r5
 8004412:	10a4      	asrs	r4, r4, #2
 8004414:	2600      	movs	r6, #0
 8004416:	42a6      	cmp	r6, r4
 8004418:	d105      	bne.n	8004426 <__libc_init_array+0x2e>
 800441a:	bd70      	pop	{r4, r5, r6, pc}
 800441c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004420:	4798      	blx	r3
 8004422:	3601      	adds	r6, #1
 8004424:	e7ee      	b.n	8004404 <__libc_init_array+0xc>
 8004426:	f855 3b04 	ldr.w	r3, [r5], #4
 800442a:	4798      	blx	r3
 800442c:	3601      	adds	r6, #1
 800442e:	e7f2      	b.n	8004416 <__libc_init_array+0x1e>
 8004430:	08005484 	.word	0x08005484
 8004434:	08005484 	.word	0x08005484
 8004438:	08005484 	.word	0x08005484
 800443c:	08005488 	.word	0x08005488

08004440 <memset>:
 8004440:	4402      	add	r2, r0
 8004442:	4603      	mov	r3, r0
 8004444:	4293      	cmp	r3, r2
 8004446:	d100      	bne.n	800444a <memset+0xa>
 8004448:	4770      	bx	lr
 800444a:	f803 1b01 	strb.w	r1, [r3], #1
 800444e:	e7f9      	b.n	8004444 <memset+0x4>

08004450 <iprintf>:
 8004450:	b40f      	push	{r0, r1, r2, r3}
 8004452:	4b0a      	ldr	r3, [pc, #40]	; (800447c <iprintf+0x2c>)
 8004454:	b513      	push	{r0, r1, r4, lr}
 8004456:	681c      	ldr	r4, [r3, #0]
 8004458:	b124      	cbz	r4, 8004464 <iprintf+0x14>
 800445a:	69a3      	ldr	r3, [r4, #24]
 800445c:	b913      	cbnz	r3, 8004464 <iprintf+0x14>
 800445e:	4620      	mov	r0, r4
 8004460:	f000 f866 	bl	8004530 <__sinit>
 8004464:	ab05      	add	r3, sp, #20
 8004466:	9a04      	ldr	r2, [sp, #16]
 8004468:	68a1      	ldr	r1, [r4, #8]
 800446a:	9301      	str	r3, [sp, #4]
 800446c:	4620      	mov	r0, r4
 800446e:	f000 f9bd 	bl	80047ec <_vfiprintf_r>
 8004472:	b002      	add	sp, #8
 8004474:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004478:	b004      	add	sp, #16
 800447a:	4770      	bx	lr
 800447c:	2000000c 	.word	0x2000000c

08004480 <std>:
 8004480:	2300      	movs	r3, #0
 8004482:	b510      	push	{r4, lr}
 8004484:	4604      	mov	r4, r0
 8004486:	e9c0 3300 	strd	r3, r3, [r0]
 800448a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800448e:	6083      	str	r3, [r0, #8]
 8004490:	8181      	strh	r1, [r0, #12]
 8004492:	6643      	str	r3, [r0, #100]	; 0x64
 8004494:	81c2      	strh	r2, [r0, #14]
 8004496:	6183      	str	r3, [r0, #24]
 8004498:	4619      	mov	r1, r3
 800449a:	2208      	movs	r2, #8
 800449c:	305c      	adds	r0, #92	; 0x5c
 800449e:	f7ff ffcf 	bl	8004440 <memset>
 80044a2:	4b05      	ldr	r3, [pc, #20]	; (80044b8 <std+0x38>)
 80044a4:	6263      	str	r3, [r4, #36]	; 0x24
 80044a6:	4b05      	ldr	r3, [pc, #20]	; (80044bc <std+0x3c>)
 80044a8:	62a3      	str	r3, [r4, #40]	; 0x28
 80044aa:	4b05      	ldr	r3, [pc, #20]	; (80044c0 <std+0x40>)
 80044ac:	62e3      	str	r3, [r4, #44]	; 0x2c
 80044ae:	4b05      	ldr	r3, [pc, #20]	; (80044c4 <std+0x44>)
 80044b0:	6224      	str	r4, [r4, #32]
 80044b2:	6323      	str	r3, [r4, #48]	; 0x30
 80044b4:	bd10      	pop	{r4, pc}
 80044b6:	bf00      	nop
 80044b8:	08004d95 	.word	0x08004d95
 80044bc:	08004db7 	.word	0x08004db7
 80044c0:	08004def 	.word	0x08004def
 80044c4:	08004e13 	.word	0x08004e13

080044c8 <_cleanup_r>:
 80044c8:	4901      	ldr	r1, [pc, #4]	; (80044d0 <_cleanup_r+0x8>)
 80044ca:	f000 b8af 	b.w	800462c <_fwalk_reent>
 80044ce:	bf00      	nop
 80044d0:	080050ed 	.word	0x080050ed

080044d4 <__sfmoreglue>:
 80044d4:	b570      	push	{r4, r5, r6, lr}
 80044d6:	2268      	movs	r2, #104	; 0x68
 80044d8:	1e4d      	subs	r5, r1, #1
 80044da:	4355      	muls	r5, r2
 80044dc:	460e      	mov	r6, r1
 80044de:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80044e2:	f000 f8e5 	bl	80046b0 <_malloc_r>
 80044e6:	4604      	mov	r4, r0
 80044e8:	b140      	cbz	r0, 80044fc <__sfmoreglue+0x28>
 80044ea:	2100      	movs	r1, #0
 80044ec:	e9c0 1600 	strd	r1, r6, [r0]
 80044f0:	300c      	adds	r0, #12
 80044f2:	60a0      	str	r0, [r4, #8]
 80044f4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80044f8:	f7ff ffa2 	bl	8004440 <memset>
 80044fc:	4620      	mov	r0, r4
 80044fe:	bd70      	pop	{r4, r5, r6, pc}

08004500 <__sfp_lock_acquire>:
 8004500:	4801      	ldr	r0, [pc, #4]	; (8004508 <__sfp_lock_acquire+0x8>)
 8004502:	f000 b8b3 	b.w	800466c <__retarget_lock_acquire_recursive>
 8004506:	bf00      	nop
 8004508:	2000017d 	.word	0x2000017d

0800450c <__sfp_lock_release>:
 800450c:	4801      	ldr	r0, [pc, #4]	; (8004514 <__sfp_lock_release+0x8>)
 800450e:	f000 b8ae 	b.w	800466e <__retarget_lock_release_recursive>
 8004512:	bf00      	nop
 8004514:	2000017d 	.word	0x2000017d

08004518 <__sinit_lock_acquire>:
 8004518:	4801      	ldr	r0, [pc, #4]	; (8004520 <__sinit_lock_acquire+0x8>)
 800451a:	f000 b8a7 	b.w	800466c <__retarget_lock_acquire_recursive>
 800451e:	bf00      	nop
 8004520:	2000017e 	.word	0x2000017e

08004524 <__sinit_lock_release>:
 8004524:	4801      	ldr	r0, [pc, #4]	; (800452c <__sinit_lock_release+0x8>)
 8004526:	f000 b8a2 	b.w	800466e <__retarget_lock_release_recursive>
 800452a:	bf00      	nop
 800452c:	2000017e 	.word	0x2000017e

08004530 <__sinit>:
 8004530:	b510      	push	{r4, lr}
 8004532:	4604      	mov	r4, r0
 8004534:	f7ff fff0 	bl	8004518 <__sinit_lock_acquire>
 8004538:	69a3      	ldr	r3, [r4, #24]
 800453a:	b11b      	cbz	r3, 8004544 <__sinit+0x14>
 800453c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004540:	f7ff bff0 	b.w	8004524 <__sinit_lock_release>
 8004544:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8004548:	6523      	str	r3, [r4, #80]	; 0x50
 800454a:	4b13      	ldr	r3, [pc, #76]	; (8004598 <__sinit+0x68>)
 800454c:	4a13      	ldr	r2, [pc, #76]	; (800459c <__sinit+0x6c>)
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	62a2      	str	r2, [r4, #40]	; 0x28
 8004552:	42a3      	cmp	r3, r4
 8004554:	bf04      	itt	eq
 8004556:	2301      	moveq	r3, #1
 8004558:	61a3      	streq	r3, [r4, #24]
 800455a:	4620      	mov	r0, r4
 800455c:	f000 f820 	bl	80045a0 <__sfp>
 8004560:	6060      	str	r0, [r4, #4]
 8004562:	4620      	mov	r0, r4
 8004564:	f000 f81c 	bl	80045a0 <__sfp>
 8004568:	60a0      	str	r0, [r4, #8]
 800456a:	4620      	mov	r0, r4
 800456c:	f000 f818 	bl	80045a0 <__sfp>
 8004570:	2200      	movs	r2, #0
 8004572:	60e0      	str	r0, [r4, #12]
 8004574:	2104      	movs	r1, #4
 8004576:	6860      	ldr	r0, [r4, #4]
 8004578:	f7ff ff82 	bl	8004480 <std>
 800457c:	68a0      	ldr	r0, [r4, #8]
 800457e:	2201      	movs	r2, #1
 8004580:	2109      	movs	r1, #9
 8004582:	f7ff ff7d 	bl	8004480 <std>
 8004586:	68e0      	ldr	r0, [r4, #12]
 8004588:	2202      	movs	r2, #2
 800458a:	2112      	movs	r1, #18
 800458c:	f7ff ff78 	bl	8004480 <std>
 8004590:	2301      	movs	r3, #1
 8004592:	61a3      	str	r3, [r4, #24]
 8004594:	e7d2      	b.n	800453c <__sinit+0xc>
 8004596:	bf00      	nop
 8004598:	080053e4 	.word	0x080053e4
 800459c:	080044c9 	.word	0x080044c9

080045a0 <__sfp>:
 80045a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80045a2:	4607      	mov	r7, r0
 80045a4:	f7ff ffac 	bl	8004500 <__sfp_lock_acquire>
 80045a8:	4b1e      	ldr	r3, [pc, #120]	; (8004624 <__sfp+0x84>)
 80045aa:	681e      	ldr	r6, [r3, #0]
 80045ac:	69b3      	ldr	r3, [r6, #24]
 80045ae:	b913      	cbnz	r3, 80045b6 <__sfp+0x16>
 80045b0:	4630      	mov	r0, r6
 80045b2:	f7ff ffbd 	bl	8004530 <__sinit>
 80045b6:	3648      	adds	r6, #72	; 0x48
 80045b8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80045bc:	3b01      	subs	r3, #1
 80045be:	d503      	bpl.n	80045c8 <__sfp+0x28>
 80045c0:	6833      	ldr	r3, [r6, #0]
 80045c2:	b30b      	cbz	r3, 8004608 <__sfp+0x68>
 80045c4:	6836      	ldr	r6, [r6, #0]
 80045c6:	e7f7      	b.n	80045b8 <__sfp+0x18>
 80045c8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80045cc:	b9d5      	cbnz	r5, 8004604 <__sfp+0x64>
 80045ce:	4b16      	ldr	r3, [pc, #88]	; (8004628 <__sfp+0x88>)
 80045d0:	60e3      	str	r3, [r4, #12]
 80045d2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80045d6:	6665      	str	r5, [r4, #100]	; 0x64
 80045d8:	f000 f847 	bl	800466a <__retarget_lock_init_recursive>
 80045dc:	f7ff ff96 	bl	800450c <__sfp_lock_release>
 80045e0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80045e4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80045e8:	6025      	str	r5, [r4, #0]
 80045ea:	61a5      	str	r5, [r4, #24]
 80045ec:	2208      	movs	r2, #8
 80045ee:	4629      	mov	r1, r5
 80045f0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80045f4:	f7ff ff24 	bl	8004440 <memset>
 80045f8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80045fc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8004600:	4620      	mov	r0, r4
 8004602:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004604:	3468      	adds	r4, #104	; 0x68
 8004606:	e7d9      	b.n	80045bc <__sfp+0x1c>
 8004608:	2104      	movs	r1, #4
 800460a:	4638      	mov	r0, r7
 800460c:	f7ff ff62 	bl	80044d4 <__sfmoreglue>
 8004610:	4604      	mov	r4, r0
 8004612:	6030      	str	r0, [r6, #0]
 8004614:	2800      	cmp	r0, #0
 8004616:	d1d5      	bne.n	80045c4 <__sfp+0x24>
 8004618:	f7ff ff78 	bl	800450c <__sfp_lock_release>
 800461c:	230c      	movs	r3, #12
 800461e:	603b      	str	r3, [r7, #0]
 8004620:	e7ee      	b.n	8004600 <__sfp+0x60>
 8004622:	bf00      	nop
 8004624:	080053e4 	.word	0x080053e4
 8004628:	ffff0001 	.word	0xffff0001

0800462c <_fwalk_reent>:
 800462c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004630:	4606      	mov	r6, r0
 8004632:	4688      	mov	r8, r1
 8004634:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8004638:	2700      	movs	r7, #0
 800463a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800463e:	f1b9 0901 	subs.w	r9, r9, #1
 8004642:	d505      	bpl.n	8004650 <_fwalk_reent+0x24>
 8004644:	6824      	ldr	r4, [r4, #0]
 8004646:	2c00      	cmp	r4, #0
 8004648:	d1f7      	bne.n	800463a <_fwalk_reent+0xe>
 800464a:	4638      	mov	r0, r7
 800464c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004650:	89ab      	ldrh	r3, [r5, #12]
 8004652:	2b01      	cmp	r3, #1
 8004654:	d907      	bls.n	8004666 <_fwalk_reent+0x3a>
 8004656:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800465a:	3301      	adds	r3, #1
 800465c:	d003      	beq.n	8004666 <_fwalk_reent+0x3a>
 800465e:	4629      	mov	r1, r5
 8004660:	4630      	mov	r0, r6
 8004662:	47c0      	blx	r8
 8004664:	4307      	orrs	r7, r0
 8004666:	3568      	adds	r5, #104	; 0x68
 8004668:	e7e9      	b.n	800463e <_fwalk_reent+0x12>

0800466a <__retarget_lock_init_recursive>:
 800466a:	4770      	bx	lr

0800466c <__retarget_lock_acquire_recursive>:
 800466c:	4770      	bx	lr

0800466e <__retarget_lock_release_recursive>:
 800466e:	4770      	bx	lr

08004670 <sbrk_aligned>:
 8004670:	b570      	push	{r4, r5, r6, lr}
 8004672:	4e0e      	ldr	r6, [pc, #56]	; (80046ac <sbrk_aligned+0x3c>)
 8004674:	460c      	mov	r4, r1
 8004676:	6831      	ldr	r1, [r6, #0]
 8004678:	4605      	mov	r5, r0
 800467a:	b911      	cbnz	r1, 8004682 <sbrk_aligned+0x12>
 800467c:	f000 fb7a 	bl	8004d74 <_sbrk_r>
 8004680:	6030      	str	r0, [r6, #0]
 8004682:	4621      	mov	r1, r4
 8004684:	4628      	mov	r0, r5
 8004686:	f000 fb75 	bl	8004d74 <_sbrk_r>
 800468a:	1c43      	adds	r3, r0, #1
 800468c:	d00a      	beq.n	80046a4 <sbrk_aligned+0x34>
 800468e:	1cc4      	adds	r4, r0, #3
 8004690:	f024 0403 	bic.w	r4, r4, #3
 8004694:	42a0      	cmp	r0, r4
 8004696:	d007      	beq.n	80046a8 <sbrk_aligned+0x38>
 8004698:	1a21      	subs	r1, r4, r0
 800469a:	4628      	mov	r0, r5
 800469c:	f000 fb6a 	bl	8004d74 <_sbrk_r>
 80046a0:	3001      	adds	r0, #1
 80046a2:	d101      	bne.n	80046a8 <sbrk_aligned+0x38>
 80046a4:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 80046a8:	4620      	mov	r0, r4
 80046aa:	bd70      	pop	{r4, r5, r6, pc}
 80046ac:	20000184 	.word	0x20000184

080046b0 <_malloc_r>:
 80046b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80046b4:	1ccd      	adds	r5, r1, #3
 80046b6:	f025 0503 	bic.w	r5, r5, #3
 80046ba:	3508      	adds	r5, #8
 80046bc:	2d0c      	cmp	r5, #12
 80046be:	bf38      	it	cc
 80046c0:	250c      	movcc	r5, #12
 80046c2:	2d00      	cmp	r5, #0
 80046c4:	4607      	mov	r7, r0
 80046c6:	db01      	blt.n	80046cc <_malloc_r+0x1c>
 80046c8:	42a9      	cmp	r1, r5
 80046ca:	d905      	bls.n	80046d8 <_malloc_r+0x28>
 80046cc:	230c      	movs	r3, #12
 80046ce:	603b      	str	r3, [r7, #0]
 80046d0:	2600      	movs	r6, #0
 80046d2:	4630      	mov	r0, r6
 80046d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80046d8:	4e2e      	ldr	r6, [pc, #184]	; (8004794 <_malloc_r+0xe4>)
 80046da:	f000 fdbb 	bl	8005254 <__malloc_lock>
 80046de:	6833      	ldr	r3, [r6, #0]
 80046e0:	461c      	mov	r4, r3
 80046e2:	bb34      	cbnz	r4, 8004732 <_malloc_r+0x82>
 80046e4:	4629      	mov	r1, r5
 80046e6:	4638      	mov	r0, r7
 80046e8:	f7ff ffc2 	bl	8004670 <sbrk_aligned>
 80046ec:	1c43      	adds	r3, r0, #1
 80046ee:	4604      	mov	r4, r0
 80046f0:	d14d      	bne.n	800478e <_malloc_r+0xde>
 80046f2:	6834      	ldr	r4, [r6, #0]
 80046f4:	4626      	mov	r6, r4
 80046f6:	2e00      	cmp	r6, #0
 80046f8:	d140      	bne.n	800477c <_malloc_r+0xcc>
 80046fa:	6823      	ldr	r3, [r4, #0]
 80046fc:	4631      	mov	r1, r6
 80046fe:	4638      	mov	r0, r7
 8004700:	eb04 0803 	add.w	r8, r4, r3
 8004704:	f000 fb36 	bl	8004d74 <_sbrk_r>
 8004708:	4580      	cmp	r8, r0
 800470a:	d13a      	bne.n	8004782 <_malloc_r+0xd2>
 800470c:	6821      	ldr	r1, [r4, #0]
 800470e:	3503      	adds	r5, #3
 8004710:	1a6d      	subs	r5, r5, r1
 8004712:	f025 0503 	bic.w	r5, r5, #3
 8004716:	3508      	adds	r5, #8
 8004718:	2d0c      	cmp	r5, #12
 800471a:	bf38      	it	cc
 800471c:	250c      	movcc	r5, #12
 800471e:	4629      	mov	r1, r5
 8004720:	4638      	mov	r0, r7
 8004722:	f7ff ffa5 	bl	8004670 <sbrk_aligned>
 8004726:	3001      	adds	r0, #1
 8004728:	d02b      	beq.n	8004782 <_malloc_r+0xd2>
 800472a:	6823      	ldr	r3, [r4, #0]
 800472c:	442b      	add	r3, r5
 800472e:	6023      	str	r3, [r4, #0]
 8004730:	e00e      	b.n	8004750 <_malloc_r+0xa0>
 8004732:	6822      	ldr	r2, [r4, #0]
 8004734:	1b52      	subs	r2, r2, r5
 8004736:	d41e      	bmi.n	8004776 <_malloc_r+0xc6>
 8004738:	2a0b      	cmp	r2, #11
 800473a:	d916      	bls.n	800476a <_malloc_r+0xba>
 800473c:	1961      	adds	r1, r4, r5
 800473e:	42a3      	cmp	r3, r4
 8004740:	6025      	str	r5, [r4, #0]
 8004742:	bf18      	it	ne
 8004744:	6059      	strne	r1, [r3, #4]
 8004746:	6863      	ldr	r3, [r4, #4]
 8004748:	bf08      	it	eq
 800474a:	6031      	streq	r1, [r6, #0]
 800474c:	5162      	str	r2, [r4, r5]
 800474e:	604b      	str	r3, [r1, #4]
 8004750:	4638      	mov	r0, r7
 8004752:	f104 060b 	add.w	r6, r4, #11
 8004756:	f000 fd83 	bl	8005260 <__malloc_unlock>
 800475a:	f026 0607 	bic.w	r6, r6, #7
 800475e:	1d23      	adds	r3, r4, #4
 8004760:	1af2      	subs	r2, r6, r3
 8004762:	d0b6      	beq.n	80046d2 <_malloc_r+0x22>
 8004764:	1b9b      	subs	r3, r3, r6
 8004766:	50a3      	str	r3, [r4, r2]
 8004768:	e7b3      	b.n	80046d2 <_malloc_r+0x22>
 800476a:	6862      	ldr	r2, [r4, #4]
 800476c:	42a3      	cmp	r3, r4
 800476e:	bf0c      	ite	eq
 8004770:	6032      	streq	r2, [r6, #0]
 8004772:	605a      	strne	r2, [r3, #4]
 8004774:	e7ec      	b.n	8004750 <_malloc_r+0xa0>
 8004776:	4623      	mov	r3, r4
 8004778:	6864      	ldr	r4, [r4, #4]
 800477a:	e7b2      	b.n	80046e2 <_malloc_r+0x32>
 800477c:	4634      	mov	r4, r6
 800477e:	6876      	ldr	r6, [r6, #4]
 8004780:	e7b9      	b.n	80046f6 <_malloc_r+0x46>
 8004782:	230c      	movs	r3, #12
 8004784:	603b      	str	r3, [r7, #0]
 8004786:	4638      	mov	r0, r7
 8004788:	f000 fd6a 	bl	8005260 <__malloc_unlock>
 800478c:	e7a1      	b.n	80046d2 <_malloc_r+0x22>
 800478e:	6025      	str	r5, [r4, #0]
 8004790:	e7de      	b.n	8004750 <_malloc_r+0xa0>
 8004792:	bf00      	nop
 8004794:	20000180 	.word	0x20000180

08004798 <__sfputc_r>:
 8004798:	6893      	ldr	r3, [r2, #8]
 800479a:	3b01      	subs	r3, #1
 800479c:	2b00      	cmp	r3, #0
 800479e:	b410      	push	{r4}
 80047a0:	6093      	str	r3, [r2, #8]
 80047a2:	da08      	bge.n	80047b6 <__sfputc_r+0x1e>
 80047a4:	6994      	ldr	r4, [r2, #24]
 80047a6:	42a3      	cmp	r3, r4
 80047a8:	db01      	blt.n	80047ae <__sfputc_r+0x16>
 80047aa:	290a      	cmp	r1, #10
 80047ac:	d103      	bne.n	80047b6 <__sfputc_r+0x1e>
 80047ae:	f85d 4b04 	ldr.w	r4, [sp], #4
 80047b2:	f000 bb33 	b.w	8004e1c <__swbuf_r>
 80047b6:	6813      	ldr	r3, [r2, #0]
 80047b8:	1c58      	adds	r0, r3, #1
 80047ba:	6010      	str	r0, [r2, #0]
 80047bc:	7019      	strb	r1, [r3, #0]
 80047be:	4608      	mov	r0, r1
 80047c0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80047c4:	4770      	bx	lr

080047c6 <__sfputs_r>:
 80047c6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80047c8:	4606      	mov	r6, r0
 80047ca:	460f      	mov	r7, r1
 80047cc:	4614      	mov	r4, r2
 80047ce:	18d5      	adds	r5, r2, r3
 80047d0:	42ac      	cmp	r4, r5
 80047d2:	d101      	bne.n	80047d8 <__sfputs_r+0x12>
 80047d4:	2000      	movs	r0, #0
 80047d6:	e007      	b.n	80047e8 <__sfputs_r+0x22>
 80047d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80047dc:	463a      	mov	r2, r7
 80047de:	4630      	mov	r0, r6
 80047e0:	f7ff ffda 	bl	8004798 <__sfputc_r>
 80047e4:	1c43      	adds	r3, r0, #1
 80047e6:	d1f3      	bne.n	80047d0 <__sfputs_r+0xa>
 80047e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080047ec <_vfiprintf_r>:
 80047ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80047f0:	460d      	mov	r5, r1
 80047f2:	b09d      	sub	sp, #116	; 0x74
 80047f4:	4614      	mov	r4, r2
 80047f6:	4698      	mov	r8, r3
 80047f8:	4606      	mov	r6, r0
 80047fa:	b118      	cbz	r0, 8004804 <_vfiprintf_r+0x18>
 80047fc:	6983      	ldr	r3, [r0, #24]
 80047fe:	b90b      	cbnz	r3, 8004804 <_vfiprintf_r+0x18>
 8004800:	f7ff fe96 	bl	8004530 <__sinit>
 8004804:	4b89      	ldr	r3, [pc, #548]	; (8004a2c <_vfiprintf_r+0x240>)
 8004806:	429d      	cmp	r5, r3
 8004808:	d11b      	bne.n	8004842 <_vfiprintf_r+0x56>
 800480a:	6875      	ldr	r5, [r6, #4]
 800480c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800480e:	07d9      	lsls	r1, r3, #31
 8004810:	d405      	bmi.n	800481e <_vfiprintf_r+0x32>
 8004812:	89ab      	ldrh	r3, [r5, #12]
 8004814:	059a      	lsls	r2, r3, #22
 8004816:	d402      	bmi.n	800481e <_vfiprintf_r+0x32>
 8004818:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800481a:	f7ff ff27 	bl	800466c <__retarget_lock_acquire_recursive>
 800481e:	89ab      	ldrh	r3, [r5, #12]
 8004820:	071b      	lsls	r3, r3, #28
 8004822:	d501      	bpl.n	8004828 <_vfiprintf_r+0x3c>
 8004824:	692b      	ldr	r3, [r5, #16]
 8004826:	b9eb      	cbnz	r3, 8004864 <_vfiprintf_r+0x78>
 8004828:	4629      	mov	r1, r5
 800482a:	4630      	mov	r0, r6
 800482c:	f000 fb5a 	bl	8004ee4 <__swsetup_r>
 8004830:	b1c0      	cbz	r0, 8004864 <_vfiprintf_r+0x78>
 8004832:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004834:	07dc      	lsls	r4, r3, #31
 8004836:	d50e      	bpl.n	8004856 <_vfiprintf_r+0x6a>
 8004838:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800483c:	b01d      	add	sp, #116	; 0x74
 800483e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004842:	4b7b      	ldr	r3, [pc, #492]	; (8004a30 <_vfiprintf_r+0x244>)
 8004844:	429d      	cmp	r5, r3
 8004846:	d101      	bne.n	800484c <_vfiprintf_r+0x60>
 8004848:	68b5      	ldr	r5, [r6, #8]
 800484a:	e7df      	b.n	800480c <_vfiprintf_r+0x20>
 800484c:	4b79      	ldr	r3, [pc, #484]	; (8004a34 <_vfiprintf_r+0x248>)
 800484e:	429d      	cmp	r5, r3
 8004850:	bf08      	it	eq
 8004852:	68f5      	ldreq	r5, [r6, #12]
 8004854:	e7da      	b.n	800480c <_vfiprintf_r+0x20>
 8004856:	89ab      	ldrh	r3, [r5, #12]
 8004858:	0598      	lsls	r0, r3, #22
 800485a:	d4ed      	bmi.n	8004838 <_vfiprintf_r+0x4c>
 800485c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800485e:	f7ff ff06 	bl	800466e <__retarget_lock_release_recursive>
 8004862:	e7e9      	b.n	8004838 <_vfiprintf_r+0x4c>
 8004864:	2300      	movs	r3, #0
 8004866:	9309      	str	r3, [sp, #36]	; 0x24
 8004868:	2320      	movs	r3, #32
 800486a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800486e:	f8cd 800c 	str.w	r8, [sp, #12]
 8004872:	2330      	movs	r3, #48	; 0x30
 8004874:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8004a38 <_vfiprintf_r+0x24c>
 8004878:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800487c:	f04f 0901 	mov.w	r9, #1
 8004880:	4623      	mov	r3, r4
 8004882:	469a      	mov	sl, r3
 8004884:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004888:	b10a      	cbz	r2, 800488e <_vfiprintf_r+0xa2>
 800488a:	2a25      	cmp	r2, #37	; 0x25
 800488c:	d1f9      	bne.n	8004882 <_vfiprintf_r+0x96>
 800488e:	ebba 0b04 	subs.w	fp, sl, r4
 8004892:	d00b      	beq.n	80048ac <_vfiprintf_r+0xc0>
 8004894:	465b      	mov	r3, fp
 8004896:	4622      	mov	r2, r4
 8004898:	4629      	mov	r1, r5
 800489a:	4630      	mov	r0, r6
 800489c:	f7ff ff93 	bl	80047c6 <__sfputs_r>
 80048a0:	3001      	adds	r0, #1
 80048a2:	f000 80aa 	beq.w	80049fa <_vfiprintf_r+0x20e>
 80048a6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80048a8:	445a      	add	r2, fp
 80048aa:	9209      	str	r2, [sp, #36]	; 0x24
 80048ac:	f89a 3000 	ldrb.w	r3, [sl]
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	f000 80a2 	beq.w	80049fa <_vfiprintf_r+0x20e>
 80048b6:	2300      	movs	r3, #0
 80048b8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80048bc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80048c0:	f10a 0a01 	add.w	sl, sl, #1
 80048c4:	9304      	str	r3, [sp, #16]
 80048c6:	9307      	str	r3, [sp, #28]
 80048c8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80048cc:	931a      	str	r3, [sp, #104]	; 0x68
 80048ce:	4654      	mov	r4, sl
 80048d0:	2205      	movs	r2, #5
 80048d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80048d6:	4858      	ldr	r0, [pc, #352]	; (8004a38 <_vfiprintf_r+0x24c>)
 80048d8:	f7fb fca2 	bl	8000220 <memchr>
 80048dc:	9a04      	ldr	r2, [sp, #16]
 80048de:	b9d8      	cbnz	r0, 8004918 <_vfiprintf_r+0x12c>
 80048e0:	06d1      	lsls	r1, r2, #27
 80048e2:	bf44      	itt	mi
 80048e4:	2320      	movmi	r3, #32
 80048e6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80048ea:	0713      	lsls	r3, r2, #28
 80048ec:	bf44      	itt	mi
 80048ee:	232b      	movmi	r3, #43	; 0x2b
 80048f0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80048f4:	f89a 3000 	ldrb.w	r3, [sl]
 80048f8:	2b2a      	cmp	r3, #42	; 0x2a
 80048fa:	d015      	beq.n	8004928 <_vfiprintf_r+0x13c>
 80048fc:	9a07      	ldr	r2, [sp, #28]
 80048fe:	4654      	mov	r4, sl
 8004900:	2000      	movs	r0, #0
 8004902:	f04f 0c0a 	mov.w	ip, #10
 8004906:	4621      	mov	r1, r4
 8004908:	f811 3b01 	ldrb.w	r3, [r1], #1
 800490c:	3b30      	subs	r3, #48	; 0x30
 800490e:	2b09      	cmp	r3, #9
 8004910:	d94e      	bls.n	80049b0 <_vfiprintf_r+0x1c4>
 8004912:	b1b0      	cbz	r0, 8004942 <_vfiprintf_r+0x156>
 8004914:	9207      	str	r2, [sp, #28]
 8004916:	e014      	b.n	8004942 <_vfiprintf_r+0x156>
 8004918:	eba0 0308 	sub.w	r3, r0, r8
 800491c:	fa09 f303 	lsl.w	r3, r9, r3
 8004920:	4313      	orrs	r3, r2
 8004922:	9304      	str	r3, [sp, #16]
 8004924:	46a2      	mov	sl, r4
 8004926:	e7d2      	b.n	80048ce <_vfiprintf_r+0xe2>
 8004928:	9b03      	ldr	r3, [sp, #12]
 800492a:	1d19      	adds	r1, r3, #4
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	9103      	str	r1, [sp, #12]
 8004930:	2b00      	cmp	r3, #0
 8004932:	bfbb      	ittet	lt
 8004934:	425b      	neglt	r3, r3
 8004936:	f042 0202 	orrlt.w	r2, r2, #2
 800493a:	9307      	strge	r3, [sp, #28]
 800493c:	9307      	strlt	r3, [sp, #28]
 800493e:	bfb8      	it	lt
 8004940:	9204      	strlt	r2, [sp, #16]
 8004942:	7823      	ldrb	r3, [r4, #0]
 8004944:	2b2e      	cmp	r3, #46	; 0x2e
 8004946:	d10c      	bne.n	8004962 <_vfiprintf_r+0x176>
 8004948:	7863      	ldrb	r3, [r4, #1]
 800494a:	2b2a      	cmp	r3, #42	; 0x2a
 800494c:	d135      	bne.n	80049ba <_vfiprintf_r+0x1ce>
 800494e:	9b03      	ldr	r3, [sp, #12]
 8004950:	1d1a      	adds	r2, r3, #4
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	9203      	str	r2, [sp, #12]
 8004956:	2b00      	cmp	r3, #0
 8004958:	bfb8      	it	lt
 800495a:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800495e:	3402      	adds	r4, #2
 8004960:	9305      	str	r3, [sp, #20]
 8004962:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8004a48 <_vfiprintf_r+0x25c>
 8004966:	7821      	ldrb	r1, [r4, #0]
 8004968:	2203      	movs	r2, #3
 800496a:	4650      	mov	r0, sl
 800496c:	f7fb fc58 	bl	8000220 <memchr>
 8004970:	b140      	cbz	r0, 8004984 <_vfiprintf_r+0x198>
 8004972:	2340      	movs	r3, #64	; 0x40
 8004974:	eba0 000a 	sub.w	r0, r0, sl
 8004978:	fa03 f000 	lsl.w	r0, r3, r0
 800497c:	9b04      	ldr	r3, [sp, #16]
 800497e:	4303      	orrs	r3, r0
 8004980:	3401      	adds	r4, #1
 8004982:	9304      	str	r3, [sp, #16]
 8004984:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004988:	482c      	ldr	r0, [pc, #176]	; (8004a3c <_vfiprintf_r+0x250>)
 800498a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800498e:	2206      	movs	r2, #6
 8004990:	f7fb fc46 	bl	8000220 <memchr>
 8004994:	2800      	cmp	r0, #0
 8004996:	d03f      	beq.n	8004a18 <_vfiprintf_r+0x22c>
 8004998:	4b29      	ldr	r3, [pc, #164]	; (8004a40 <_vfiprintf_r+0x254>)
 800499a:	bb1b      	cbnz	r3, 80049e4 <_vfiprintf_r+0x1f8>
 800499c:	9b03      	ldr	r3, [sp, #12]
 800499e:	3307      	adds	r3, #7
 80049a0:	f023 0307 	bic.w	r3, r3, #7
 80049a4:	3308      	adds	r3, #8
 80049a6:	9303      	str	r3, [sp, #12]
 80049a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80049aa:	443b      	add	r3, r7
 80049ac:	9309      	str	r3, [sp, #36]	; 0x24
 80049ae:	e767      	b.n	8004880 <_vfiprintf_r+0x94>
 80049b0:	fb0c 3202 	mla	r2, ip, r2, r3
 80049b4:	460c      	mov	r4, r1
 80049b6:	2001      	movs	r0, #1
 80049b8:	e7a5      	b.n	8004906 <_vfiprintf_r+0x11a>
 80049ba:	2300      	movs	r3, #0
 80049bc:	3401      	adds	r4, #1
 80049be:	9305      	str	r3, [sp, #20]
 80049c0:	4619      	mov	r1, r3
 80049c2:	f04f 0c0a 	mov.w	ip, #10
 80049c6:	4620      	mov	r0, r4
 80049c8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80049cc:	3a30      	subs	r2, #48	; 0x30
 80049ce:	2a09      	cmp	r2, #9
 80049d0:	d903      	bls.n	80049da <_vfiprintf_r+0x1ee>
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d0c5      	beq.n	8004962 <_vfiprintf_r+0x176>
 80049d6:	9105      	str	r1, [sp, #20]
 80049d8:	e7c3      	b.n	8004962 <_vfiprintf_r+0x176>
 80049da:	fb0c 2101 	mla	r1, ip, r1, r2
 80049de:	4604      	mov	r4, r0
 80049e0:	2301      	movs	r3, #1
 80049e2:	e7f0      	b.n	80049c6 <_vfiprintf_r+0x1da>
 80049e4:	ab03      	add	r3, sp, #12
 80049e6:	9300      	str	r3, [sp, #0]
 80049e8:	462a      	mov	r2, r5
 80049ea:	4b16      	ldr	r3, [pc, #88]	; (8004a44 <_vfiprintf_r+0x258>)
 80049ec:	a904      	add	r1, sp, #16
 80049ee:	4630      	mov	r0, r6
 80049f0:	f3af 8000 	nop.w
 80049f4:	4607      	mov	r7, r0
 80049f6:	1c78      	adds	r0, r7, #1
 80049f8:	d1d6      	bne.n	80049a8 <_vfiprintf_r+0x1bc>
 80049fa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80049fc:	07d9      	lsls	r1, r3, #31
 80049fe:	d405      	bmi.n	8004a0c <_vfiprintf_r+0x220>
 8004a00:	89ab      	ldrh	r3, [r5, #12]
 8004a02:	059a      	lsls	r2, r3, #22
 8004a04:	d402      	bmi.n	8004a0c <_vfiprintf_r+0x220>
 8004a06:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004a08:	f7ff fe31 	bl	800466e <__retarget_lock_release_recursive>
 8004a0c:	89ab      	ldrh	r3, [r5, #12]
 8004a0e:	065b      	lsls	r3, r3, #25
 8004a10:	f53f af12 	bmi.w	8004838 <_vfiprintf_r+0x4c>
 8004a14:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004a16:	e711      	b.n	800483c <_vfiprintf_r+0x50>
 8004a18:	ab03      	add	r3, sp, #12
 8004a1a:	9300      	str	r3, [sp, #0]
 8004a1c:	462a      	mov	r2, r5
 8004a1e:	4b09      	ldr	r3, [pc, #36]	; (8004a44 <_vfiprintf_r+0x258>)
 8004a20:	a904      	add	r1, sp, #16
 8004a22:	4630      	mov	r0, r6
 8004a24:	f000 f880 	bl	8004b28 <_printf_i>
 8004a28:	e7e4      	b.n	80049f4 <_vfiprintf_r+0x208>
 8004a2a:	bf00      	nop
 8004a2c:	08005408 	.word	0x08005408
 8004a30:	08005428 	.word	0x08005428
 8004a34:	080053e8 	.word	0x080053e8
 8004a38:	08005448 	.word	0x08005448
 8004a3c:	08005452 	.word	0x08005452
 8004a40:	00000000 	.word	0x00000000
 8004a44:	080047c7 	.word	0x080047c7
 8004a48:	0800544e 	.word	0x0800544e

08004a4c <_printf_common>:
 8004a4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004a50:	4616      	mov	r6, r2
 8004a52:	4699      	mov	r9, r3
 8004a54:	688a      	ldr	r2, [r1, #8]
 8004a56:	690b      	ldr	r3, [r1, #16]
 8004a58:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004a5c:	4293      	cmp	r3, r2
 8004a5e:	bfb8      	it	lt
 8004a60:	4613      	movlt	r3, r2
 8004a62:	6033      	str	r3, [r6, #0]
 8004a64:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004a68:	4607      	mov	r7, r0
 8004a6a:	460c      	mov	r4, r1
 8004a6c:	b10a      	cbz	r2, 8004a72 <_printf_common+0x26>
 8004a6e:	3301      	adds	r3, #1
 8004a70:	6033      	str	r3, [r6, #0]
 8004a72:	6823      	ldr	r3, [r4, #0]
 8004a74:	0699      	lsls	r1, r3, #26
 8004a76:	bf42      	ittt	mi
 8004a78:	6833      	ldrmi	r3, [r6, #0]
 8004a7a:	3302      	addmi	r3, #2
 8004a7c:	6033      	strmi	r3, [r6, #0]
 8004a7e:	6825      	ldr	r5, [r4, #0]
 8004a80:	f015 0506 	ands.w	r5, r5, #6
 8004a84:	d106      	bne.n	8004a94 <_printf_common+0x48>
 8004a86:	f104 0a19 	add.w	sl, r4, #25
 8004a8a:	68e3      	ldr	r3, [r4, #12]
 8004a8c:	6832      	ldr	r2, [r6, #0]
 8004a8e:	1a9b      	subs	r3, r3, r2
 8004a90:	42ab      	cmp	r3, r5
 8004a92:	dc26      	bgt.n	8004ae2 <_printf_common+0x96>
 8004a94:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004a98:	1e13      	subs	r3, r2, #0
 8004a9a:	6822      	ldr	r2, [r4, #0]
 8004a9c:	bf18      	it	ne
 8004a9e:	2301      	movne	r3, #1
 8004aa0:	0692      	lsls	r2, r2, #26
 8004aa2:	d42b      	bmi.n	8004afc <_printf_common+0xb0>
 8004aa4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004aa8:	4649      	mov	r1, r9
 8004aaa:	4638      	mov	r0, r7
 8004aac:	47c0      	blx	r8
 8004aae:	3001      	adds	r0, #1
 8004ab0:	d01e      	beq.n	8004af0 <_printf_common+0xa4>
 8004ab2:	6823      	ldr	r3, [r4, #0]
 8004ab4:	68e5      	ldr	r5, [r4, #12]
 8004ab6:	6832      	ldr	r2, [r6, #0]
 8004ab8:	f003 0306 	and.w	r3, r3, #6
 8004abc:	2b04      	cmp	r3, #4
 8004abe:	bf08      	it	eq
 8004ac0:	1aad      	subeq	r5, r5, r2
 8004ac2:	68a3      	ldr	r3, [r4, #8]
 8004ac4:	6922      	ldr	r2, [r4, #16]
 8004ac6:	bf0c      	ite	eq
 8004ac8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004acc:	2500      	movne	r5, #0
 8004ace:	4293      	cmp	r3, r2
 8004ad0:	bfc4      	itt	gt
 8004ad2:	1a9b      	subgt	r3, r3, r2
 8004ad4:	18ed      	addgt	r5, r5, r3
 8004ad6:	2600      	movs	r6, #0
 8004ad8:	341a      	adds	r4, #26
 8004ada:	42b5      	cmp	r5, r6
 8004adc:	d11a      	bne.n	8004b14 <_printf_common+0xc8>
 8004ade:	2000      	movs	r0, #0
 8004ae0:	e008      	b.n	8004af4 <_printf_common+0xa8>
 8004ae2:	2301      	movs	r3, #1
 8004ae4:	4652      	mov	r2, sl
 8004ae6:	4649      	mov	r1, r9
 8004ae8:	4638      	mov	r0, r7
 8004aea:	47c0      	blx	r8
 8004aec:	3001      	adds	r0, #1
 8004aee:	d103      	bne.n	8004af8 <_printf_common+0xac>
 8004af0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004af4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004af8:	3501      	adds	r5, #1
 8004afa:	e7c6      	b.n	8004a8a <_printf_common+0x3e>
 8004afc:	18e1      	adds	r1, r4, r3
 8004afe:	1c5a      	adds	r2, r3, #1
 8004b00:	2030      	movs	r0, #48	; 0x30
 8004b02:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004b06:	4422      	add	r2, r4
 8004b08:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004b0c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004b10:	3302      	adds	r3, #2
 8004b12:	e7c7      	b.n	8004aa4 <_printf_common+0x58>
 8004b14:	2301      	movs	r3, #1
 8004b16:	4622      	mov	r2, r4
 8004b18:	4649      	mov	r1, r9
 8004b1a:	4638      	mov	r0, r7
 8004b1c:	47c0      	blx	r8
 8004b1e:	3001      	adds	r0, #1
 8004b20:	d0e6      	beq.n	8004af0 <_printf_common+0xa4>
 8004b22:	3601      	adds	r6, #1
 8004b24:	e7d9      	b.n	8004ada <_printf_common+0x8e>
	...

08004b28 <_printf_i>:
 8004b28:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004b2c:	7e0f      	ldrb	r7, [r1, #24]
 8004b2e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004b30:	2f78      	cmp	r7, #120	; 0x78
 8004b32:	4691      	mov	r9, r2
 8004b34:	4680      	mov	r8, r0
 8004b36:	460c      	mov	r4, r1
 8004b38:	469a      	mov	sl, r3
 8004b3a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004b3e:	d807      	bhi.n	8004b50 <_printf_i+0x28>
 8004b40:	2f62      	cmp	r7, #98	; 0x62
 8004b42:	d80a      	bhi.n	8004b5a <_printf_i+0x32>
 8004b44:	2f00      	cmp	r7, #0
 8004b46:	f000 80d8 	beq.w	8004cfa <_printf_i+0x1d2>
 8004b4a:	2f58      	cmp	r7, #88	; 0x58
 8004b4c:	f000 80a3 	beq.w	8004c96 <_printf_i+0x16e>
 8004b50:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004b54:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004b58:	e03a      	b.n	8004bd0 <_printf_i+0xa8>
 8004b5a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004b5e:	2b15      	cmp	r3, #21
 8004b60:	d8f6      	bhi.n	8004b50 <_printf_i+0x28>
 8004b62:	a101      	add	r1, pc, #4	; (adr r1, 8004b68 <_printf_i+0x40>)
 8004b64:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004b68:	08004bc1 	.word	0x08004bc1
 8004b6c:	08004bd5 	.word	0x08004bd5
 8004b70:	08004b51 	.word	0x08004b51
 8004b74:	08004b51 	.word	0x08004b51
 8004b78:	08004b51 	.word	0x08004b51
 8004b7c:	08004b51 	.word	0x08004b51
 8004b80:	08004bd5 	.word	0x08004bd5
 8004b84:	08004b51 	.word	0x08004b51
 8004b88:	08004b51 	.word	0x08004b51
 8004b8c:	08004b51 	.word	0x08004b51
 8004b90:	08004b51 	.word	0x08004b51
 8004b94:	08004ce1 	.word	0x08004ce1
 8004b98:	08004c05 	.word	0x08004c05
 8004b9c:	08004cc3 	.word	0x08004cc3
 8004ba0:	08004b51 	.word	0x08004b51
 8004ba4:	08004b51 	.word	0x08004b51
 8004ba8:	08004d03 	.word	0x08004d03
 8004bac:	08004b51 	.word	0x08004b51
 8004bb0:	08004c05 	.word	0x08004c05
 8004bb4:	08004b51 	.word	0x08004b51
 8004bb8:	08004b51 	.word	0x08004b51
 8004bbc:	08004ccb 	.word	0x08004ccb
 8004bc0:	682b      	ldr	r3, [r5, #0]
 8004bc2:	1d1a      	adds	r2, r3, #4
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	602a      	str	r2, [r5, #0]
 8004bc8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004bcc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004bd0:	2301      	movs	r3, #1
 8004bd2:	e0a3      	b.n	8004d1c <_printf_i+0x1f4>
 8004bd4:	6820      	ldr	r0, [r4, #0]
 8004bd6:	6829      	ldr	r1, [r5, #0]
 8004bd8:	0606      	lsls	r6, r0, #24
 8004bda:	f101 0304 	add.w	r3, r1, #4
 8004bde:	d50a      	bpl.n	8004bf6 <_printf_i+0xce>
 8004be0:	680e      	ldr	r6, [r1, #0]
 8004be2:	602b      	str	r3, [r5, #0]
 8004be4:	2e00      	cmp	r6, #0
 8004be6:	da03      	bge.n	8004bf0 <_printf_i+0xc8>
 8004be8:	232d      	movs	r3, #45	; 0x2d
 8004bea:	4276      	negs	r6, r6
 8004bec:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004bf0:	485e      	ldr	r0, [pc, #376]	; (8004d6c <_printf_i+0x244>)
 8004bf2:	230a      	movs	r3, #10
 8004bf4:	e019      	b.n	8004c2a <_printf_i+0x102>
 8004bf6:	680e      	ldr	r6, [r1, #0]
 8004bf8:	602b      	str	r3, [r5, #0]
 8004bfa:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004bfe:	bf18      	it	ne
 8004c00:	b236      	sxthne	r6, r6
 8004c02:	e7ef      	b.n	8004be4 <_printf_i+0xbc>
 8004c04:	682b      	ldr	r3, [r5, #0]
 8004c06:	6820      	ldr	r0, [r4, #0]
 8004c08:	1d19      	adds	r1, r3, #4
 8004c0a:	6029      	str	r1, [r5, #0]
 8004c0c:	0601      	lsls	r1, r0, #24
 8004c0e:	d501      	bpl.n	8004c14 <_printf_i+0xec>
 8004c10:	681e      	ldr	r6, [r3, #0]
 8004c12:	e002      	b.n	8004c1a <_printf_i+0xf2>
 8004c14:	0646      	lsls	r6, r0, #25
 8004c16:	d5fb      	bpl.n	8004c10 <_printf_i+0xe8>
 8004c18:	881e      	ldrh	r6, [r3, #0]
 8004c1a:	4854      	ldr	r0, [pc, #336]	; (8004d6c <_printf_i+0x244>)
 8004c1c:	2f6f      	cmp	r7, #111	; 0x6f
 8004c1e:	bf0c      	ite	eq
 8004c20:	2308      	moveq	r3, #8
 8004c22:	230a      	movne	r3, #10
 8004c24:	2100      	movs	r1, #0
 8004c26:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004c2a:	6865      	ldr	r5, [r4, #4]
 8004c2c:	60a5      	str	r5, [r4, #8]
 8004c2e:	2d00      	cmp	r5, #0
 8004c30:	bfa2      	ittt	ge
 8004c32:	6821      	ldrge	r1, [r4, #0]
 8004c34:	f021 0104 	bicge.w	r1, r1, #4
 8004c38:	6021      	strge	r1, [r4, #0]
 8004c3a:	b90e      	cbnz	r6, 8004c40 <_printf_i+0x118>
 8004c3c:	2d00      	cmp	r5, #0
 8004c3e:	d04d      	beq.n	8004cdc <_printf_i+0x1b4>
 8004c40:	4615      	mov	r5, r2
 8004c42:	fbb6 f1f3 	udiv	r1, r6, r3
 8004c46:	fb03 6711 	mls	r7, r3, r1, r6
 8004c4a:	5dc7      	ldrb	r7, [r0, r7]
 8004c4c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004c50:	4637      	mov	r7, r6
 8004c52:	42bb      	cmp	r3, r7
 8004c54:	460e      	mov	r6, r1
 8004c56:	d9f4      	bls.n	8004c42 <_printf_i+0x11a>
 8004c58:	2b08      	cmp	r3, #8
 8004c5a:	d10b      	bne.n	8004c74 <_printf_i+0x14c>
 8004c5c:	6823      	ldr	r3, [r4, #0]
 8004c5e:	07de      	lsls	r6, r3, #31
 8004c60:	d508      	bpl.n	8004c74 <_printf_i+0x14c>
 8004c62:	6923      	ldr	r3, [r4, #16]
 8004c64:	6861      	ldr	r1, [r4, #4]
 8004c66:	4299      	cmp	r1, r3
 8004c68:	bfde      	ittt	le
 8004c6a:	2330      	movle	r3, #48	; 0x30
 8004c6c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004c70:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8004c74:	1b52      	subs	r2, r2, r5
 8004c76:	6122      	str	r2, [r4, #16]
 8004c78:	f8cd a000 	str.w	sl, [sp]
 8004c7c:	464b      	mov	r3, r9
 8004c7e:	aa03      	add	r2, sp, #12
 8004c80:	4621      	mov	r1, r4
 8004c82:	4640      	mov	r0, r8
 8004c84:	f7ff fee2 	bl	8004a4c <_printf_common>
 8004c88:	3001      	adds	r0, #1
 8004c8a:	d14c      	bne.n	8004d26 <_printf_i+0x1fe>
 8004c8c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004c90:	b004      	add	sp, #16
 8004c92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004c96:	4835      	ldr	r0, [pc, #212]	; (8004d6c <_printf_i+0x244>)
 8004c98:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8004c9c:	6829      	ldr	r1, [r5, #0]
 8004c9e:	6823      	ldr	r3, [r4, #0]
 8004ca0:	f851 6b04 	ldr.w	r6, [r1], #4
 8004ca4:	6029      	str	r1, [r5, #0]
 8004ca6:	061d      	lsls	r5, r3, #24
 8004ca8:	d514      	bpl.n	8004cd4 <_printf_i+0x1ac>
 8004caa:	07df      	lsls	r7, r3, #31
 8004cac:	bf44      	itt	mi
 8004cae:	f043 0320 	orrmi.w	r3, r3, #32
 8004cb2:	6023      	strmi	r3, [r4, #0]
 8004cb4:	b91e      	cbnz	r6, 8004cbe <_printf_i+0x196>
 8004cb6:	6823      	ldr	r3, [r4, #0]
 8004cb8:	f023 0320 	bic.w	r3, r3, #32
 8004cbc:	6023      	str	r3, [r4, #0]
 8004cbe:	2310      	movs	r3, #16
 8004cc0:	e7b0      	b.n	8004c24 <_printf_i+0xfc>
 8004cc2:	6823      	ldr	r3, [r4, #0]
 8004cc4:	f043 0320 	orr.w	r3, r3, #32
 8004cc8:	6023      	str	r3, [r4, #0]
 8004cca:	2378      	movs	r3, #120	; 0x78
 8004ccc:	4828      	ldr	r0, [pc, #160]	; (8004d70 <_printf_i+0x248>)
 8004cce:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004cd2:	e7e3      	b.n	8004c9c <_printf_i+0x174>
 8004cd4:	0659      	lsls	r1, r3, #25
 8004cd6:	bf48      	it	mi
 8004cd8:	b2b6      	uxthmi	r6, r6
 8004cda:	e7e6      	b.n	8004caa <_printf_i+0x182>
 8004cdc:	4615      	mov	r5, r2
 8004cde:	e7bb      	b.n	8004c58 <_printf_i+0x130>
 8004ce0:	682b      	ldr	r3, [r5, #0]
 8004ce2:	6826      	ldr	r6, [r4, #0]
 8004ce4:	6961      	ldr	r1, [r4, #20]
 8004ce6:	1d18      	adds	r0, r3, #4
 8004ce8:	6028      	str	r0, [r5, #0]
 8004cea:	0635      	lsls	r5, r6, #24
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	d501      	bpl.n	8004cf4 <_printf_i+0x1cc>
 8004cf0:	6019      	str	r1, [r3, #0]
 8004cf2:	e002      	b.n	8004cfa <_printf_i+0x1d2>
 8004cf4:	0670      	lsls	r0, r6, #25
 8004cf6:	d5fb      	bpl.n	8004cf0 <_printf_i+0x1c8>
 8004cf8:	8019      	strh	r1, [r3, #0]
 8004cfa:	2300      	movs	r3, #0
 8004cfc:	6123      	str	r3, [r4, #16]
 8004cfe:	4615      	mov	r5, r2
 8004d00:	e7ba      	b.n	8004c78 <_printf_i+0x150>
 8004d02:	682b      	ldr	r3, [r5, #0]
 8004d04:	1d1a      	adds	r2, r3, #4
 8004d06:	602a      	str	r2, [r5, #0]
 8004d08:	681d      	ldr	r5, [r3, #0]
 8004d0a:	6862      	ldr	r2, [r4, #4]
 8004d0c:	2100      	movs	r1, #0
 8004d0e:	4628      	mov	r0, r5
 8004d10:	f7fb fa86 	bl	8000220 <memchr>
 8004d14:	b108      	cbz	r0, 8004d1a <_printf_i+0x1f2>
 8004d16:	1b40      	subs	r0, r0, r5
 8004d18:	6060      	str	r0, [r4, #4]
 8004d1a:	6863      	ldr	r3, [r4, #4]
 8004d1c:	6123      	str	r3, [r4, #16]
 8004d1e:	2300      	movs	r3, #0
 8004d20:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004d24:	e7a8      	b.n	8004c78 <_printf_i+0x150>
 8004d26:	6923      	ldr	r3, [r4, #16]
 8004d28:	462a      	mov	r2, r5
 8004d2a:	4649      	mov	r1, r9
 8004d2c:	4640      	mov	r0, r8
 8004d2e:	47d0      	blx	sl
 8004d30:	3001      	adds	r0, #1
 8004d32:	d0ab      	beq.n	8004c8c <_printf_i+0x164>
 8004d34:	6823      	ldr	r3, [r4, #0]
 8004d36:	079b      	lsls	r3, r3, #30
 8004d38:	d413      	bmi.n	8004d62 <_printf_i+0x23a>
 8004d3a:	68e0      	ldr	r0, [r4, #12]
 8004d3c:	9b03      	ldr	r3, [sp, #12]
 8004d3e:	4298      	cmp	r0, r3
 8004d40:	bfb8      	it	lt
 8004d42:	4618      	movlt	r0, r3
 8004d44:	e7a4      	b.n	8004c90 <_printf_i+0x168>
 8004d46:	2301      	movs	r3, #1
 8004d48:	4632      	mov	r2, r6
 8004d4a:	4649      	mov	r1, r9
 8004d4c:	4640      	mov	r0, r8
 8004d4e:	47d0      	blx	sl
 8004d50:	3001      	adds	r0, #1
 8004d52:	d09b      	beq.n	8004c8c <_printf_i+0x164>
 8004d54:	3501      	adds	r5, #1
 8004d56:	68e3      	ldr	r3, [r4, #12]
 8004d58:	9903      	ldr	r1, [sp, #12]
 8004d5a:	1a5b      	subs	r3, r3, r1
 8004d5c:	42ab      	cmp	r3, r5
 8004d5e:	dcf2      	bgt.n	8004d46 <_printf_i+0x21e>
 8004d60:	e7eb      	b.n	8004d3a <_printf_i+0x212>
 8004d62:	2500      	movs	r5, #0
 8004d64:	f104 0619 	add.w	r6, r4, #25
 8004d68:	e7f5      	b.n	8004d56 <_printf_i+0x22e>
 8004d6a:	bf00      	nop
 8004d6c:	08005459 	.word	0x08005459
 8004d70:	0800546a 	.word	0x0800546a

08004d74 <_sbrk_r>:
 8004d74:	b538      	push	{r3, r4, r5, lr}
 8004d76:	4d06      	ldr	r5, [pc, #24]	; (8004d90 <_sbrk_r+0x1c>)
 8004d78:	2300      	movs	r3, #0
 8004d7a:	4604      	mov	r4, r0
 8004d7c:	4608      	mov	r0, r1
 8004d7e:	602b      	str	r3, [r5, #0]
 8004d80:	f7fc fbce 	bl	8001520 <_sbrk>
 8004d84:	1c43      	adds	r3, r0, #1
 8004d86:	d102      	bne.n	8004d8e <_sbrk_r+0x1a>
 8004d88:	682b      	ldr	r3, [r5, #0]
 8004d8a:	b103      	cbz	r3, 8004d8e <_sbrk_r+0x1a>
 8004d8c:	6023      	str	r3, [r4, #0]
 8004d8e:	bd38      	pop	{r3, r4, r5, pc}
 8004d90:	20000188 	.word	0x20000188

08004d94 <__sread>:
 8004d94:	b510      	push	{r4, lr}
 8004d96:	460c      	mov	r4, r1
 8004d98:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004d9c:	f000 fab2 	bl	8005304 <_read_r>
 8004da0:	2800      	cmp	r0, #0
 8004da2:	bfab      	itete	ge
 8004da4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8004da6:	89a3      	ldrhlt	r3, [r4, #12]
 8004da8:	181b      	addge	r3, r3, r0
 8004daa:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8004dae:	bfac      	ite	ge
 8004db0:	6563      	strge	r3, [r4, #84]	; 0x54
 8004db2:	81a3      	strhlt	r3, [r4, #12]
 8004db4:	bd10      	pop	{r4, pc}

08004db6 <__swrite>:
 8004db6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004dba:	461f      	mov	r7, r3
 8004dbc:	898b      	ldrh	r3, [r1, #12]
 8004dbe:	05db      	lsls	r3, r3, #23
 8004dc0:	4605      	mov	r5, r0
 8004dc2:	460c      	mov	r4, r1
 8004dc4:	4616      	mov	r6, r2
 8004dc6:	d505      	bpl.n	8004dd4 <__swrite+0x1e>
 8004dc8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004dcc:	2302      	movs	r3, #2
 8004dce:	2200      	movs	r2, #0
 8004dd0:	f000 f9c8 	bl	8005164 <_lseek_r>
 8004dd4:	89a3      	ldrh	r3, [r4, #12]
 8004dd6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004dda:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004dde:	81a3      	strh	r3, [r4, #12]
 8004de0:	4632      	mov	r2, r6
 8004de2:	463b      	mov	r3, r7
 8004de4:	4628      	mov	r0, r5
 8004de6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004dea:	f000 b869 	b.w	8004ec0 <_write_r>

08004dee <__sseek>:
 8004dee:	b510      	push	{r4, lr}
 8004df0:	460c      	mov	r4, r1
 8004df2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004df6:	f000 f9b5 	bl	8005164 <_lseek_r>
 8004dfa:	1c43      	adds	r3, r0, #1
 8004dfc:	89a3      	ldrh	r3, [r4, #12]
 8004dfe:	bf15      	itete	ne
 8004e00:	6560      	strne	r0, [r4, #84]	; 0x54
 8004e02:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8004e06:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8004e0a:	81a3      	strheq	r3, [r4, #12]
 8004e0c:	bf18      	it	ne
 8004e0e:	81a3      	strhne	r3, [r4, #12]
 8004e10:	bd10      	pop	{r4, pc}

08004e12 <__sclose>:
 8004e12:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004e16:	f000 b8d3 	b.w	8004fc0 <_close_r>
	...

08004e1c <__swbuf_r>:
 8004e1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e1e:	460e      	mov	r6, r1
 8004e20:	4614      	mov	r4, r2
 8004e22:	4605      	mov	r5, r0
 8004e24:	b118      	cbz	r0, 8004e2e <__swbuf_r+0x12>
 8004e26:	6983      	ldr	r3, [r0, #24]
 8004e28:	b90b      	cbnz	r3, 8004e2e <__swbuf_r+0x12>
 8004e2a:	f7ff fb81 	bl	8004530 <__sinit>
 8004e2e:	4b21      	ldr	r3, [pc, #132]	; (8004eb4 <__swbuf_r+0x98>)
 8004e30:	429c      	cmp	r4, r3
 8004e32:	d12b      	bne.n	8004e8c <__swbuf_r+0x70>
 8004e34:	686c      	ldr	r4, [r5, #4]
 8004e36:	69a3      	ldr	r3, [r4, #24]
 8004e38:	60a3      	str	r3, [r4, #8]
 8004e3a:	89a3      	ldrh	r3, [r4, #12]
 8004e3c:	071a      	lsls	r2, r3, #28
 8004e3e:	d52f      	bpl.n	8004ea0 <__swbuf_r+0x84>
 8004e40:	6923      	ldr	r3, [r4, #16]
 8004e42:	b36b      	cbz	r3, 8004ea0 <__swbuf_r+0x84>
 8004e44:	6923      	ldr	r3, [r4, #16]
 8004e46:	6820      	ldr	r0, [r4, #0]
 8004e48:	1ac0      	subs	r0, r0, r3
 8004e4a:	6963      	ldr	r3, [r4, #20]
 8004e4c:	b2f6      	uxtb	r6, r6
 8004e4e:	4283      	cmp	r3, r0
 8004e50:	4637      	mov	r7, r6
 8004e52:	dc04      	bgt.n	8004e5e <__swbuf_r+0x42>
 8004e54:	4621      	mov	r1, r4
 8004e56:	4628      	mov	r0, r5
 8004e58:	f000 f948 	bl	80050ec <_fflush_r>
 8004e5c:	bb30      	cbnz	r0, 8004eac <__swbuf_r+0x90>
 8004e5e:	68a3      	ldr	r3, [r4, #8]
 8004e60:	3b01      	subs	r3, #1
 8004e62:	60a3      	str	r3, [r4, #8]
 8004e64:	6823      	ldr	r3, [r4, #0]
 8004e66:	1c5a      	adds	r2, r3, #1
 8004e68:	6022      	str	r2, [r4, #0]
 8004e6a:	701e      	strb	r6, [r3, #0]
 8004e6c:	6963      	ldr	r3, [r4, #20]
 8004e6e:	3001      	adds	r0, #1
 8004e70:	4283      	cmp	r3, r0
 8004e72:	d004      	beq.n	8004e7e <__swbuf_r+0x62>
 8004e74:	89a3      	ldrh	r3, [r4, #12]
 8004e76:	07db      	lsls	r3, r3, #31
 8004e78:	d506      	bpl.n	8004e88 <__swbuf_r+0x6c>
 8004e7a:	2e0a      	cmp	r6, #10
 8004e7c:	d104      	bne.n	8004e88 <__swbuf_r+0x6c>
 8004e7e:	4621      	mov	r1, r4
 8004e80:	4628      	mov	r0, r5
 8004e82:	f000 f933 	bl	80050ec <_fflush_r>
 8004e86:	b988      	cbnz	r0, 8004eac <__swbuf_r+0x90>
 8004e88:	4638      	mov	r0, r7
 8004e8a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004e8c:	4b0a      	ldr	r3, [pc, #40]	; (8004eb8 <__swbuf_r+0x9c>)
 8004e8e:	429c      	cmp	r4, r3
 8004e90:	d101      	bne.n	8004e96 <__swbuf_r+0x7a>
 8004e92:	68ac      	ldr	r4, [r5, #8]
 8004e94:	e7cf      	b.n	8004e36 <__swbuf_r+0x1a>
 8004e96:	4b09      	ldr	r3, [pc, #36]	; (8004ebc <__swbuf_r+0xa0>)
 8004e98:	429c      	cmp	r4, r3
 8004e9a:	bf08      	it	eq
 8004e9c:	68ec      	ldreq	r4, [r5, #12]
 8004e9e:	e7ca      	b.n	8004e36 <__swbuf_r+0x1a>
 8004ea0:	4621      	mov	r1, r4
 8004ea2:	4628      	mov	r0, r5
 8004ea4:	f000 f81e 	bl	8004ee4 <__swsetup_r>
 8004ea8:	2800      	cmp	r0, #0
 8004eaa:	d0cb      	beq.n	8004e44 <__swbuf_r+0x28>
 8004eac:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8004eb0:	e7ea      	b.n	8004e88 <__swbuf_r+0x6c>
 8004eb2:	bf00      	nop
 8004eb4:	08005408 	.word	0x08005408
 8004eb8:	08005428 	.word	0x08005428
 8004ebc:	080053e8 	.word	0x080053e8

08004ec0 <_write_r>:
 8004ec0:	b538      	push	{r3, r4, r5, lr}
 8004ec2:	4d07      	ldr	r5, [pc, #28]	; (8004ee0 <_write_r+0x20>)
 8004ec4:	4604      	mov	r4, r0
 8004ec6:	4608      	mov	r0, r1
 8004ec8:	4611      	mov	r1, r2
 8004eca:	2200      	movs	r2, #0
 8004ecc:	602a      	str	r2, [r5, #0]
 8004ece:	461a      	mov	r2, r3
 8004ed0:	f7fc f807 	bl	8000ee2 <_write>
 8004ed4:	1c43      	adds	r3, r0, #1
 8004ed6:	d102      	bne.n	8004ede <_write_r+0x1e>
 8004ed8:	682b      	ldr	r3, [r5, #0]
 8004eda:	b103      	cbz	r3, 8004ede <_write_r+0x1e>
 8004edc:	6023      	str	r3, [r4, #0]
 8004ede:	bd38      	pop	{r3, r4, r5, pc}
 8004ee0:	20000188 	.word	0x20000188

08004ee4 <__swsetup_r>:
 8004ee4:	4b32      	ldr	r3, [pc, #200]	; (8004fb0 <__swsetup_r+0xcc>)
 8004ee6:	b570      	push	{r4, r5, r6, lr}
 8004ee8:	681d      	ldr	r5, [r3, #0]
 8004eea:	4606      	mov	r6, r0
 8004eec:	460c      	mov	r4, r1
 8004eee:	b125      	cbz	r5, 8004efa <__swsetup_r+0x16>
 8004ef0:	69ab      	ldr	r3, [r5, #24]
 8004ef2:	b913      	cbnz	r3, 8004efa <__swsetup_r+0x16>
 8004ef4:	4628      	mov	r0, r5
 8004ef6:	f7ff fb1b 	bl	8004530 <__sinit>
 8004efa:	4b2e      	ldr	r3, [pc, #184]	; (8004fb4 <__swsetup_r+0xd0>)
 8004efc:	429c      	cmp	r4, r3
 8004efe:	d10f      	bne.n	8004f20 <__swsetup_r+0x3c>
 8004f00:	686c      	ldr	r4, [r5, #4]
 8004f02:	89a3      	ldrh	r3, [r4, #12]
 8004f04:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004f08:	0719      	lsls	r1, r3, #28
 8004f0a:	d42c      	bmi.n	8004f66 <__swsetup_r+0x82>
 8004f0c:	06dd      	lsls	r5, r3, #27
 8004f0e:	d411      	bmi.n	8004f34 <__swsetup_r+0x50>
 8004f10:	2309      	movs	r3, #9
 8004f12:	6033      	str	r3, [r6, #0]
 8004f14:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8004f18:	81a3      	strh	r3, [r4, #12]
 8004f1a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004f1e:	e03e      	b.n	8004f9e <__swsetup_r+0xba>
 8004f20:	4b25      	ldr	r3, [pc, #148]	; (8004fb8 <__swsetup_r+0xd4>)
 8004f22:	429c      	cmp	r4, r3
 8004f24:	d101      	bne.n	8004f2a <__swsetup_r+0x46>
 8004f26:	68ac      	ldr	r4, [r5, #8]
 8004f28:	e7eb      	b.n	8004f02 <__swsetup_r+0x1e>
 8004f2a:	4b24      	ldr	r3, [pc, #144]	; (8004fbc <__swsetup_r+0xd8>)
 8004f2c:	429c      	cmp	r4, r3
 8004f2e:	bf08      	it	eq
 8004f30:	68ec      	ldreq	r4, [r5, #12]
 8004f32:	e7e6      	b.n	8004f02 <__swsetup_r+0x1e>
 8004f34:	0758      	lsls	r0, r3, #29
 8004f36:	d512      	bpl.n	8004f5e <__swsetup_r+0x7a>
 8004f38:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004f3a:	b141      	cbz	r1, 8004f4e <__swsetup_r+0x6a>
 8004f3c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004f40:	4299      	cmp	r1, r3
 8004f42:	d002      	beq.n	8004f4a <__swsetup_r+0x66>
 8004f44:	4630      	mov	r0, r6
 8004f46:	f000 f991 	bl	800526c <_free_r>
 8004f4a:	2300      	movs	r3, #0
 8004f4c:	6363      	str	r3, [r4, #52]	; 0x34
 8004f4e:	89a3      	ldrh	r3, [r4, #12]
 8004f50:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8004f54:	81a3      	strh	r3, [r4, #12]
 8004f56:	2300      	movs	r3, #0
 8004f58:	6063      	str	r3, [r4, #4]
 8004f5a:	6923      	ldr	r3, [r4, #16]
 8004f5c:	6023      	str	r3, [r4, #0]
 8004f5e:	89a3      	ldrh	r3, [r4, #12]
 8004f60:	f043 0308 	orr.w	r3, r3, #8
 8004f64:	81a3      	strh	r3, [r4, #12]
 8004f66:	6923      	ldr	r3, [r4, #16]
 8004f68:	b94b      	cbnz	r3, 8004f7e <__swsetup_r+0x9a>
 8004f6a:	89a3      	ldrh	r3, [r4, #12]
 8004f6c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8004f70:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004f74:	d003      	beq.n	8004f7e <__swsetup_r+0x9a>
 8004f76:	4621      	mov	r1, r4
 8004f78:	4630      	mov	r0, r6
 8004f7a:	f000 f92b 	bl	80051d4 <__smakebuf_r>
 8004f7e:	89a0      	ldrh	r0, [r4, #12]
 8004f80:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004f84:	f010 0301 	ands.w	r3, r0, #1
 8004f88:	d00a      	beq.n	8004fa0 <__swsetup_r+0xbc>
 8004f8a:	2300      	movs	r3, #0
 8004f8c:	60a3      	str	r3, [r4, #8]
 8004f8e:	6963      	ldr	r3, [r4, #20]
 8004f90:	425b      	negs	r3, r3
 8004f92:	61a3      	str	r3, [r4, #24]
 8004f94:	6923      	ldr	r3, [r4, #16]
 8004f96:	b943      	cbnz	r3, 8004faa <__swsetup_r+0xc6>
 8004f98:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8004f9c:	d1ba      	bne.n	8004f14 <__swsetup_r+0x30>
 8004f9e:	bd70      	pop	{r4, r5, r6, pc}
 8004fa0:	0781      	lsls	r1, r0, #30
 8004fa2:	bf58      	it	pl
 8004fa4:	6963      	ldrpl	r3, [r4, #20]
 8004fa6:	60a3      	str	r3, [r4, #8]
 8004fa8:	e7f4      	b.n	8004f94 <__swsetup_r+0xb0>
 8004faa:	2000      	movs	r0, #0
 8004fac:	e7f7      	b.n	8004f9e <__swsetup_r+0xba>
 8004fae:	bf00      	nop
 8004fb0:	2000000c 	.word	0x2000000c
 8004fb4:	08005408 	.word	0x08005408
 8004fb8:	08005428 	.word	0x08005428
 8004fbc:	080053e8 	.word	0x080053e8

08004fc0 <_close_r>:
 8004fc0:	b538      	push	{r3, r4, r5, lr}
 8004fc2:	4d06      	ldr	r5, [pc, #24]	; (8004fdc <_close_r+0x1c>)
 8004fc4:	2300      	movs	r3, #0
 8004fc6:	4604      	mov	r4, r0
 8004fc8:	4608      	mov	r0, r1
 8004fca:	602b      	str	r3, [r5, #0]
 8004fcc:	f7fc fa73 	bl	80014b6 <_close>
 8004fd0:	1c43      	adds	r3, r0, #1
 8004fd2:	d102      	bne.n	8004fda <_close_r+0x1a>
 8004fd4:	682b      	ldr	r3, [r5, #0]
 8004fd6:	b103      	cbz	r3, 8004fda <_close_r+0x1a>
 8004fd8:	6023      	str	r3, [r4, #0]
 8004fda:	bd38      	pop	{r3, r4, r5, pc}
 8004fdc:	20000188 	.word	0x20000188

08004fe0 <__sflush_r>:
 8004fe0:	898a      	ldrh	r2, [r1, #12]
 8004fe2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004fe6:	4605      	mov	r5, r0
 8004fe8:	0710      	lsls	r0, r2, #28
 8004fea:	460c      	mov	r4, r1
 8004fec:	d458      	bmi.n	80050a0 <__sflush_r+0xc0>
 8004fee:	684b      	ldr	r3, [r1, #4]
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	dc05      	bgt.n	8005000 <__sflush_r+0x20>
 8004ff4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	dc02      	bgt.n	8005000 <__sflush_r+0x20>
 8004ffa:	2000      	movs	r0, #0
 8004ffc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005000:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005002:	2e00      	cmp	r6, #0
 8005004:	d0f9      	beq.n	8004ffa <__sflush_r+0x1a>
 8005006:	2300      	movs	r3, #0
 8005008:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800500c:	682f      	ldr	r7, [r5, #0]
 800500e:	602b      	str	r3, [r5, #0]
 8005010:	d032      	beq.n	8005078 <__sflush_r+0x98>
 8005012:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005014:	89a3      	ldrh	r3, [r4, #12]
 8005016:	075a      	lsls	r2, r3, #29
 8005018:	d505      	bpl.n	8005026 <__sflush_r+0x46>
 800501a:	6863      	ldr	r3, [r4, #4]
 800501c:	1ac0      	subs	r0, r0, r3
 800501e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005020:	b10b      	cbz	r3, 8005026 <__sflush_r+0x46>
 8005022:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005024:	1ac0      	subs	r0, r0, r3
 8005026:	2300      	movs	r3, #0
 8005028:	4602      	mov	r2, r0
 800502a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800502c:	6a21      	ldr	r1, [r4, #32]
 800502e:	4628      	mov	r0, r5
 8005030:	47b0      	blx	r6
 8005032:	1c43      	adds	r3, r0, #1
 8005034:	89a3      	ldrh	r3, [r4, #12]
 8005036:	d106      	bne.n	8005046 <__sflush_r+0x66>
 8005038:	6829      	ldr	r1, [r5, #0]
 800503a:	291d      	cmp	r1, #29
 800503c:	d82c      	bhi.n	8005098 <__sflush_r+0xb8>
 800503e:	4a2a      	ldr	r2, [pc, #168]	; (80050e8 <__sflush_r+0x108>)
 8005040:	40ca      	lsrs	r2, r1
 8005042:	07d6      	lsls	r6, r2, #31
 8005044:	d528      	bpl.n	8005098 <__sflush_r+0xb8>
 8005046:	2200      	movs	r2, #0
 8005048:	6062      	str	r2, [r4, #4]
 800504a:	04d9      	lsls	r1, r3, #19
 800504c:	6922      	ldr	r2, [r4, #16]
 800504e:	6022      	str	r2, [r4, #0]
 8005050:	d504      	bpl.n	800505c <__sflush_r+0x7c>
 8005052:	1c42      	adds	r2, r0, #1
 8005054:	d101      	bne.n	800505a <__sflush_r+0x7a>
 8005056:	682b      	ldr	r3, [r5, #0]
 8005058:	b903      	cbnz	r3, 800505c <__sflush_r+0x7c>
 800505a:	6560      	str	r0, [r4, #84]	; 0x54
 800505c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800505e:	602f      	str	r7, [r5, #0]
 8005060:	2900      	cmp	r1, #0
 8005062:	d0ca      	beq.n	8004ffa <__sflush_r+0x1a>
 8005064:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005068:	4299      	cmp	r1, r3
 800506a:	d002      	beq.n	8005072 <__sflush_r+0x92>
 800506c:	4628      	mov	r0, r5
 800506e:	f000 f8fd 	bl	800526c <_free_r>
 8005072:	2000      	movs	r0, #0
 8005074:	6360      	str	r0, [r4, #52]	; 0x34
 8005076:	e7c1      	b.n	8004ffc <__sflush_r+0x1c>
 8005078:	6a21      	ldr	r1, [r4, #32]
 800507a:	2301      	movs	r3, #1
 800507c:	4628      	mov	r0, r5
 800507e:	47b0      	blx	r6
 8005080:	1c41      	adds	r1, r0, #1
 8005082:	d1c7      	bne.n	8005014 <__sflush_r+0x34>
 8005084:	682b      	ldr	r3, [r5, #0]
 8005086:	2b00      	cmp	r3, #0
 8005088:	d0c4      	beq.n	8005014 <__sflush_r+0x34>
 800508a:	2b1d      	cmp	r3, #29
 800508c:	d001      	beq.n	8005092 <__sflush_r+0xb2>
 800508e:	2b16      	cmp	r3, #22
 8005090:	d101      	bne.n	8005096 <__sflush_r+0xb6>
 8005092:	602f      	str	r7, [r5, #0]
 8005094:	e7b1      	b.n	8004ffa <__sflush_r+0x1a>
 8005096:	89a3      	ldrh	r3, [r4, #12]
 8005098:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800509c:	81a3      	strh	r3, [r4, #12]
 800509e:	e7ad      	b.n	8004ffc <__sflush_r+0x1c>
 80050a0:	690f      	ldr	r7, [r1, #16]
 80050a2:	2f00      	cmp	r7, #0
 80050a4:	d0a9      	beq.n	8004ffa <__sflush_r+0x1a>
 80050a6:	0793      	lsls	r3, r2, #30
 80050a8:	680e      	ldr	r6, [r1, #0]
 80050aa:	bf08      	it	eq
 80050ac:	694b      	ldreq	r3, [r1, #20]
 80050ae:	600f      	str	r7, [r1, #0]
 80050b0:	bf18      	it	ne
 80050b2:	2300      	movne	r3, #0
 80050b4:	eba6 0807 	sub.w	r8, r6, r7
 80050b8:	608b      	str	r3, [r1, #8]
 80050ba:	f1b8 0f00 	cmp.w	r8, #0
 80050be:	dd9c      	ble.n	8004ffa <__sflush_r+0x1a>
 80050c0:	6a21      	ldr	r1, [r4, #32]
 80050c2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80050c4:	4643      	mov	r3, r8
 80050c6:	463a      	mov	r2, r7
 80050c8:	4628      	mov	r0, r5
 80050ca:	47b0      	blx	r6
 80050cc:	2800      	cmp	r0, #0
 80050ce:	dc06      	bgt.n	80050de <__sflush_r+0xfe>
 80050d0:	89a3      	ldrh	r3, [r4, #12]
 80050d2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80050d6:	81a3      	strh	r3, [r4, #12]
 80050d8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80050dc:	e78e      	b.n	8004ffc <__sflush_r+0x1c>
 80050de:	4407      	add	r7, r0
 80050e0:	eba8 0800 	sub.w	r8, r8, r0
 80050e4:	e7e9      	b.n	80050ba <__sflush_r+0xda>
 80050e6:	bf00      	nop
 80050e8:	20400001 	.word	0x20400001

080050ec <_fflush_r>:
 80050ec:	b538      	push	{r3, r4, r5, lr}
 80050ee:	690b      	ldr	r3, [r1, #16]
 80050f0:	4605      	mov	r5, r0
 80050f2:	460c      	mov	r4, r1
 80050f4:	b913      	cbnz	r3, 80050fc <_fflush_r+0x10>
 80050f6:	2500      	movs	r5, #0
 80050f8:	4628      	mov	r0, r5
 80050fa:	bd38      	pop	{r3, r4, r5, pc}
 80050fc:	b118      	cbz	r0, 8005106 <_fflush_r+0x1a>
 80050fe:	6983      	ldr	r3, [r0, #24]
 8005100:	b90b      	cbnz	r3, 8005106 <_fflush_r+0x1a>
 8005102:	f7ff fa15 	bl	8004530 <__sinit>
 8005106:	4b14      	ldr	r3, [pc, #80]	; (8005158 <_fflush_r+0x6c>)
 8005108:	429c      	cmp	r4, r3
 800510a:	d11b      	bne.n	8005144 <_fflush_r+0x58>
 800510c:	686c      	ldr	r4, [r5, #4]
 800510e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005112:	2b00      	cmp	r3, #0
 8005114:	d0ef      	beq.n	80050f6 <_fflush_r+0xa>
 8005116:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005118:	07d0      	lsls	r0, r2, #31
 800511a:	d404      	bmi.n	8005126 <_fflush_r+0x3a>
 800511c:	0599      	lsls	r1, r3, #22
 800511e:	d402      	bmi.n	8005126 <_fflush_r+0x3a>
 8005120:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005122:	f7ff faa3 	bl	800466c <__retarget_lock_acquire_recursive>
 8005126:	4628      	mov	r0, r5
 8005128:	4621      	mov	r1, r4
 800512a:	f7ff ff59 	bl	8004fe0 <__sflush_r>
 800512e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005130:	07da      	lsls	r2, r3, #31
 8005132:	4605      	mov	r5, r0
 8005134:	d4e0      	bmi.n	80050f8 <_fflush_r+0xc>
 8005136:	89a3      	ldrh	r3, [r4, #12]
 8005138:	059b      	lsls	r3, r3, #22
 800513a:	d4dd      	bmi.n	80050f8 <_fflush_r+0xc>
 800513c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800513e:	f7ff fa96 	bl	800466e <__retarget_lock_release_recursive>
 8005142:	e7d9      	b.n	80050f8 <_fflush_r+0xc>
 8005144:	4b05      	ldr	r3, [pc, #20]	; (800515c <_fflush_r+0x70>)
 8005146:	429c      	cmp	r4, r3
 8005148:	d101      	bne.n	800514e <_fflush_r+0x62>
 800514a:	68ac      	ldr	r4, [r5, #8]
 800514c:	e7df      	b.n	800510e <_fflush_r+0x22>
 800514e:	4b04      	ldr	r3, [pc, #16]	; (8005160 <_fflush_r+0x74>)
 8005150:	429c      	cmp	r4, r3
 8005152:	bf08      	it	eq
 8005154:	68ec      	ldreq	r4, [r5, #12]
 8005156:	e7da      	b.n	800510e <_fflush_r+0x22>
 8005158:	08005408 	.word	0x08005408
 800515c:	08005428 	.word	0x08005428
 8005160:	080053e8 	.word	0x080053e8

08005164 <_lseek_r>:
 8005164:	b538      	push	{r3, r4, r5, lr}
 8005166:	4d07      	ldr	r5, [pc, #28]	; (8005184 <_lseek_r+0x20>)
 8005168:	4604      	mov	r4, r0
 800516a:	4608      	mov	r0, r1
 800516c:	4611      	mov	r1, r2
 800516e:	2200      	movs	r2, #0
 8005170:	602a      	str	r2, [r5, #0]
 8005172:	461a      	mov	r2, r3
 8005174:	f7fc f9c6 	bl	8001504 <_lseek>
 8005178:	1c43      	adds	r3, r0, #1
 800517a:	d102      	bne.n	8005182 <_lseek_r+0x1e>
 800517c:	682b      	ldr	r3, [r5, #0]
 800517e:	b103      	cbz	r3, 8005182 <_lseek_r+0x1e>
 8005180:	6023      	str	r3, [r4, #0]
 8005182:	bd38      	pop	{r3, r4, r5, pc}
 8005184:	20000188 	.word	0x20000188

08005188 <__swhatbuf_r>:
 8005188:	b570      	push	{r4, r5, r6, lr}
 800518a:	460e      	mov	r6, r1
 800518c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005190:	2900      	cmp	r1, #0
 8005192:	b096      	sub	sp, #88	; 0x58
 8005194:	4614      	mov	r4, r2
 8005196:	461d      	mov	r5, r3
 8005198:	da08      	bge.n	80051ac <__swhatbuf_r+0x24>
 800519a:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800519e:	2200      	movs	r2, #0
 80051a0:	602a      	str	r2, [r5, #0]
 80051a2:	061a      	lsls	r2, r3, #24
 80051a4:	d410      	bmi.n	80051c8 <__swhatbuf_r+0x40>
 80051a6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80051aa:	e00e      	b.n	80051ca <__swhatbuf_r+0x42>
 80051ac:	466a      	mov	r2, sp
 80051ae:	f000 f8bb 	bl	8005328 <_fstat_r>
 80051b2:	2800      	cmp	r0, #0
 80051b4:	dbf1      	blt.n	800519a <__swhatbuf_r+0x12>
 80051b6:	9a01      	ldr	r2, [sp, #4]
 80051b8:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80051bc:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80051c0:	425a      	negs	r2, r3
 80051c2:	415a      	adcs	r2, r3
 80051c4:	602a      	str	r2, [r5, #0]
 80051c6:	e7ee      	b.n	80051a6 <__swhatbuf_r+0x1e>
 80051c8:	2340      	movs	r3, #64	; 0x40
 80051ca:	2000      	movs	r0, #0
 80051cc:	6023      	str	r3, [r4, #0]
 80051ce:	b016      	add	sp, #88	; 0x58
 80051d0:	bd70      	pop	{r4, r5, r6, pc}
	...

080051d4 <__smakebuf_r>:
 80051d4:	898b      	ldrh	r3, [r1, #12]
 80051d6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80051d8:	079d      	lsls	r5, r3, #30
 80051da:	4606      	mov	r6, r0
 80051dc:	460c      	mov	r4, r1
 80051de:	d507      	bpl.n	80051f0 <__smakebuf_r+0x1c>
 80051e0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80051e4:	6023      	str	r3, [r4, #0]
 80051e6:	6123      	str	r3, [r4, #16]
 80051e8:	2301      	movs	r3, #1
 80051ea:	6163      	str	r3, [r4, #20]
 80051ec:	b002      	add	sp, #8
 80051ee:	bd70      	pop	{r4, r5, r6, pc}
 80051f0:	ab01      	add	r3, sp, #4
 80051f2:	466a      	mov	r2, sp
 80051f4:	f7ff ffc8 	bl	8005188 <__swhatbuf_r>
 80051f8:	9900      	ldr	r1, [sp, #0]
 80051fa:	4605      	mov	r5, r0
 80051fc:	4630      	mov	r0, r6
 80051fe:	f7ff fa57 	bl	80046b0 <_malloc_r>
 8005202:	b948      	cbnz	r0, 8005218 <__smakebuf_r+0x44>
 8005204:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005208:	059a      	lsls	r2, r3, #22
 800520a:	d4ef      	bmi.n	80051ec <__smakebuf_r+0x18>
 800520c:	f023 0303 	bic.w	r3, r3, #3
 8005210:	f043 0302 	orr.w	r3, r3, #2
 8005214:	81a3      	strh	r3, [r4, #12]
 8005216:	e7e3      	b.n	80051e0 <__smakebuf_r+0xc>
 8005218:	4b0d      	ldr	r3, [pc, #52]	; (8005250 <__smakebuf_r+0x7c>)
 800521a:	62b3      	str	r3, [r6, #40]	; 0x28
 800521c:	89a3      	ldrh	r3, [r4, #12]
 800521e:	6020      	str	r0, [r4, #0]
 8005220:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005224:	81a3      	strh	r3, [r4, #12]
 8005226:	9b00      	ldr	r3, [sp, #0]
 8005228:	6163      	str	r3, [r4, #20]
 800522a:	9b01      	ldr	r3, [sp, #4]
 800522c:	6120      	str	r0, [r4, #16]
 800522e:	b15b      	cbz	r3, 8005248 <__smakebuf_r+0x74>
 8005230:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005234:	4630      	mov	r0, r6
 8005236:	f000 f889 	bl	800534c <_isatty_r>
 800523a:	b128      	cbz	r0, 8005248 <__smakebuf_r+0x74>
 800523c:	89a3      	ldrh	r3, [r4, #12]
 800523e:	f023 0303 	bic.w	r3, r3, #3
 8005242:	f043 0301 	orr.w	r3, r3, #1
 8005246:	81a3      	strh	r3, [r4, #12]
 8005248:	89a0      	ldrh	r0, [r4, #12]
 800524a:	4305      	orrs	r5, r0
 800524c:	81a5      	strh	r5, [r4, #12]
 800524e:	e7cd      	b.n	80051ec <__smakebuf_r+0x18>
 8005250:	080044c9 	.word	0x080044c9

08005254 <__malloc_lock>:
 8005254:	4801      	ldr	r0, [pc, #4]	; (800525c <__malloc_lock+0x8>)
 8005256:	f7ff ba09 	b.w	800466c <__retarget_lock_acquire_recursive>
 800525a:	bf00      	nop
 800525c:	2000017c 	.word	0x2000017c

08005260 <__malloc_unlock>:
 8005260:	4801      	ldr	r0, [pc, #4]	; (8005268 <__malloc_unlock+0x8>)
 8005262:	f7ff ba04 	b.w	800466e <__retarget_lock_release_recursive>
 8005266:	bf00      	nop
 8005268:	2000017c 	.word	0x2000017c

0800526c <_free_r>:
 800526c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800526e:	2900      	cmp	r1, #0
 8005270:	d044      	beq.n	80052fc <_free_r+0x90>
 8005272:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005276:	9001      	str	r0, [sp, #4]
 8005278:	2b00      	cmp	r3, #0
 800527a:	f1a1 0404 	sub.w	r4, r1, #4
 800527e:	bfb8      	it	lt
 8005280:	18e4      	addlt	r4, r4, r3
 8005282:	f7ff ffe7 	bl	8005254 <__malloc_lock>
 8005286:	4a1e      	ldr	r2, [pc, #120]	; (8005300 <_free_r+0x94>)
 8005288:	9801      	ldr	r0, [sp, #4]
 800528a:	6813      	ldr	r3, [r2, #0]
 800528c:	b933      	cbnz	r3, 800529c <_free_r+0x30>
 800528e:	6063      	str	r3, [r4, #4]
 8005290:	6014      	str	r4, [r2, #0]
 8005292:	b003      	add	sp, #12
 8005294:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005298:	f7ff bfe2 	b.w	8005260 <__malloc_unlock>
 800529c:	42a3      	cmp	r3, r4
 800529e:	d908      	bls.n	80052b2 <_free_r+0x46>
 80052a0:	6825      	ldr	r5, [r4, #0]
 80052a2:	1961      	adds	r1, r4, r5
 80052a4:	428b      	cmp	r3, r1
 80052a6:	bf01      	itttt	eq
 80052a8:	6819      	ldreq	r1, [r3, #0]
 80052aa:	685b      	ldreq	r3, [r3, #4]
 80052ac:	1949      	addeq	r1, r1, r5
 80052ae:	6021      	streq	r1, [r4, #0]
 80052b0:	e7ed      	b.n	800528e <_free_r+0x22>
 80052b2:	461a      	mov	r2, r3
 80052b4:	685b      	ldr	r3, [r3, #4]
 80052b6:	b10b      	cbz	r3, 80052bc <_free_r+0x50>
 80052b8:	42a3      	cmp	r3, r4
 80052ba:	d9fa      	bls.n	80052b2 <_free_r+0x46>
 80052bc:	6811      	ldr	r1, [r2, #0]
 80052be:	1855      	adds	r5, r2, r1
 80052c0:	42a5      	cmp	r5, r4
 80052c2:	d10b      	bne.n	80052dc <_free_r+0x70>
 80052c4:	6824      	ldr	r4, [r4, #0]
 80052c6:	4421      	add	r1, r4
 80052c8:	1854      	adds	r4, r2, r1
 80052ca:	42a3      	cmp	r3, r4
 80052cc:	6011      	str	r1, [r2, #0]
 80052ce:	d1e0      	bne.n	8005292 <_free_r+0x26>
 80052d0:	681c      	ldr	r4, [r3, #0]
 80052d2:	685b      	ldr	r3, [r3, #4]
 80052d4:	6053      	str	r3, [r2, #4]
 80052d6:	4421      	add	r1, r4
 80052d8:	6011      	str	r1, [r2, #0]
 80052da:	e7da      	b.n	8005292 <_free_r+0x26>
 80052dc:	d902      	bls.n	80052e4 <_free_r+0x78>
 80052de:	230c      	movs	r3, #12
 80052e0:	6003      	str	r3, [r0, #0]
 80052e2:	e7d6      	b.n	8005292 <_free_r+0x26>
 80052e4:	6825      	ldr	r5, [r4, #0]
 80052e6:	1961      	adds	r1, r4, r5
 80052e8:	428b      	cmp	r3, r1
 80052ea:	bf04      	itt	eq
 80052ec:	6819      	ldreq	r1, [r3, #0]
 80052ee:	685b      	ldreq	r3, [r3, #4]
 80052f0:	6063      	str	r3, [r4, #4]
 80052f2:	bf04      	itt	eq
 80052f4:	1949      	addeq	r1, r1, r5
 80052f6:	6021      	streq	r1, [r4, #0]
 80052f8:	6054      	str	r4, [r2, #4]
 80052fa:	e7ca      	b.n	8005292 <_free_r+0x26>
 80052fc:	b003      	add	sp, #12
 80052fe:	bd30      	pop	{r4, r5, pc}
 8005300:	20000180 	.word	0x20000180

08005304 <_read_r>:
 8005304:	b538      	push	{r3, r4, r5, lr}
 8005306:	4d07      	ldr	r5, [pc, #28]	; (8005324 <_read_r+0x20>)
 8005308:	4604      	mov	r4, r0
 800530a:	4608      	mov	r0, r1
 800530c:	4611      	mov	r1, r2
 800530e:	2200      	movs	r2, #0
 8005310:	602a      	str	r2, [r5, #0]
 8005312:	461a      	mov	r2, r3
 8005314:	f7fc f8b2 	bl	800147c <_read>
 8005318:	1c43      	adds	r3, r0, #1
 800531a:	d102      	bne.n	8005322 <_read_r+0x1e>
 800531c:	682b      	ldr	r3, [r5, #0]
 800531e:	b103      	cbz	r3, 8005322 <_read_r+0x1e>
 8005320:	6023      	str	r3, [r4, #0]
 8005322:	bd38      	pop	{r3, r4, r5, pc}
 8005324:	20000188 	.word	0x20000188

08005328 <_fstat_r>:
 8005328:	b538      	push	{r3, r4, r5, lr}
 800532a:	4d07      	ldr	r5, [pc, #28]	; (8005348 <_fstat_r+0x20>)
 800532c:	2300      	movs	r3, #0
 800532e:	4604      	mov	r4, r0
 8005330:	4608      	mov	r0, r1
 8005332:	4611      	mov	r1, r2
 8005334:	602b      	str	r3, [r5, #0]
 8005336:	f7fc f8ca 	bl	80014ce <_fstat>
 800533a:	1c43      	adds	r3, r0, #1
 800533c:	d102      	bne.n	8005344 <_fstat_r+0x1c>
 800533e:	682b      	ldr	r3, [r5, #0]
 8005340:	b103      	cbz	r3, 8005344 <_fstat_r+0x1c>
 8005342:	6023      	str	r3, [r4, #0]
 8005344:	bd38      	pop	{r3, r4, r5, pc}
 8005346:	bf00      	nop
 8005348:	20000188 	.word	0x20000188

0800534c <_isatty_r>:
 800534c:	b538      	push	{r3, r4, r5, lr}
 800534e:	4d06      	ldr	r5, [pc, #24]	; (8005368 <_isatty_r+0x1c>)
 8005350:	2300      	movs	r3, #0
 8005352:	4604      	mov	r4, r0
 8005354:	4608      	mov	r0, r1
 8005356:	602b      	str	r3, [r5, #0]
 8005358:	f7fc f8c9 	bl	80014ee <_isatty>
 800535c:	1c43      	adds	r3, r0, #1
 800535e:	d102      	bne.n	8005366 <_isatty_r+0x1a>
 8005360:	682b      	ldr	r3, [r5, #0]
 8005362:	b103      	cbz	r3, 8005366 <_isatty_r+0x1a>
 8005364:	6023      	str	r3, [r4, #0]
 8005366:	bd38      	pop	{r3, r4, r5, pc}
 8005368:	20000188 	.word	0x20000188

0800536c <_init>:
 800536c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800536e:	bf00      	nop
 8005370:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005372:	bc08      	pop	{r3}
 8005374:	469e      	mov	lr, r3
 8005376:	4770      	bx	lr

08005378 <_fini>:
 8005378:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800537a:	bf00      	nop
 800537c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800537e:	bc08      	pop	{r3}
 8005380:	469e      	mov	lr, r3
 8005382:	4770      	bx	lr
