|Counter
Reset => FlipFlop:FF0.Rst
Reset => FlipFlop:FF1.Rst
Reset => FlipFlop:FF2.Rst
Reset => FlipFlop:FF3.Rst
Reset => FlipFlop:FF4.Rst
Reset => FlipFlop:FF5.Rst
Reset => FlipFlop:FF6.Rst
Reset => FlipFlop:FF7.Rst
Reset => FlipFlop:FF8.Rst
Reset => FlipFlop:FF9.Rst
Reset => FlipFlop:FF10.Rst
Reset => FlipFlop:FF11.Rst
Reset => FlipFlop:FF12.Rst
Reset => FlipFlop:FF13.Rst
Reset => FlipFlop:FF14.Rst
Reset => FlipFlop:FF15.Rst
Reset => FlipFlop:FF16.Rst
Reset => FlipFlop:FF17.Rst
Reset => FlipFlop:FF18.Rst
Reset => FlipFlop:FF19.Rst
Reset => FlipFlop:FF20.Rst
Reset => FlipFlop:FF21.Rst
Reset => FlipFlop:FF22.Rst
Reset => FlipFlop:FF23.Rst
Reset => FlipFlop:FF24.Rst
Reset => FlipFlop:FF25.Rst
Reset => FlipFlop:FF26.Rst
Reset => FlipFlop:FF27.Rst
Reset => FlipFlop:FF28.Rst
Reset => FlipFlop:FF29.Rst
Reset => FlipFlop:FF30.Rst
Reset => FlipFlop:FF31.Rst
Reloj => FlipFlop:FF0.Clk
Reloj => FlipFlop:FF1.Clk
Reloj => FlipFlop:FF2.Clk
Reloj => FlipFlop:FF3.Clk
Reloj => FlipFlop:FF4.Clk
Reloj => FlipFlop:FF5.Clk
Reloj => FlipFlop:FF6.Clk
Reloj => FlipFlop:FF7.Clk
Reloj => FlipFlop:FF8.Clk
Reloj => FlipFlop:FF9.Clk
Reloj => FlipFlop:FF10.Clk
Reloj => FlipFlop:FF11.Clk
Reloj => FlipFlop:FF12.Clk
Reloj => FlipFlop:FF13.Clk
Reloj => FlipFlop:FF14.Clk
Reloj => FlipFlop:FF15.Clk
Reloj => FlipFlop:FF16.Clk
Reloj => FlipFlop:FF17.Clk
Reloj => FlipFlop:FF18.Clk
Reloj => FlipFlop:FF19.Clk
Reloj => FlipFlop:FF20.Clk
Reloj => FlipFlop:FF21.Clk
Reloj => FlipFlop:FF22.Clk
Reloj => FlipFlop:FF23.Clk
Reloj => FlipFlop:FF24.Clk
Reloj => FlipFlop:FF25.Clk
Reloj => FlipFlop:FF26.Clk
Reloj => FlipFlop:FF27.Clk
Reloj => FlipFlop:FF28.Clk
Reloj => FlipFlop:FF29.Clk
Reloj => FlipFlop:FF30.Clk
Reloj => FlipFlop:FF31.Clk
Registers_Counter[0] => auxD.IN0
Registers_Counter[1] => auxD.IN0
Registers_Counter[2] => auxD.IN0
Registers_Counter[3] => auxD.IN0
Registers_Counter[4] => auxD.IN0
Registers_Counter[5] => auxD.IN0
Registers_Counter[6] => auxD.IN0
Registers_Counter[7] => auxD.IN0
Registers_Counter[8] => auxD.IN0
Registers_Counter[9] => auxD.IN0
Registers_Counter[10] => auxD.IN0
Registers_Counter[11] => auxD.IN0
Registers_Counter[12] => auxD.IN0
Registers_Counter[13] => auxD.IN0
Registers_Counter[14] => auxD.IN0
Registers_Counter[15] => auxD.IN0
Registers_Counter[16] => auxD.IN0
Registers_Counter[17] => auxD.IN0
Registers_Counter[18] => auxD.IN0
Registers_Counter[19] => auxD.IN0
Registers_Counter[20] => auxD.IN0
Registers_Counter[21] => auxD.IN0
Registers_Counter[22] => auxD.IN0
Registers_Counter[23] => auxD.IN0
Registers_Counter[24] => auxD.IN0
Registers_Counter[25] => auxD.IN0
Registers_Counter[26] => auxD.IN0
Registers_Counter[27] => auxD.IN0
Registers_Counter[28] => auxD.IN0
Registers_Counter[29] => auxD.IN0
Registers_Counter[30] => auxD.IN0
Registers_Counter[31] => auxD.IN0
Control_Counter[0] => auxE.IN0
Control_Counter[0] => auxE.IN1
Control_Counter[1] => auxD.IN0
Control_Counter[1] => auxD.IN0
Control_Counter[1] => auxD.IN0
Control_Counter[1] => auxD.IN0
Control_Counter[1] => auxD.IN0
Control_Counter[1] => auxD.IN0
Control_Counter[1] => auxD.IN0
Control_Counter[1] => auxD.IN0
Control_Counter[1] => auxD.IN0
Control_Counter[1] => auxD.IN0
Control_Counter[1] => auxD.IN0
Control_Counter[1] => auxD.IN0
Control_Counter[1] => auxD.IN0
Control_Counter[1] => auxD.IN0
Control_Counter[1] => auxD.IN0
Control_Counter[1] => auxD.IN0
Control_Counter[1] => auxD.IN0
Control_Counter[1] => auxD.IN0
Control_Counter[1] => auxD.IN0
Control_Counter[1] => auxD.IN0
Control_Counter[1] => auxD.IN0
Control_Counter[1] => auxD.IN0
Control_Counter[1] => auxD.IN0
Control_Counter[1] => auxD.IN0
Control_Counter[1] => auxD.IN0
Control_Counter[1] => auxD.IN0
Control_Counter[1] => auxD.IN0
Control_Counter[1] => auxD.IN0
Control_Counter[1] => auxD.IN0
Control_Counter[1] => auxD.IN0
Control_Counter[1] => auxD.IN0
Control_Counter[1] => auxD.IN0
Control_Counter[1] => auxD.IN0
Control_Counter[1] => auxD.IN0
Control_Counter[1] => auxD.IN0
Control_Counter[1] => auxD.IN0
Control_Counter[1] => auxD.IN0
Control_Counter[1] => auxD.IN0
Control_Counter[1] => auxE.IN1
Control_Counter[1] => auxE.IN1
Control_Counter[1] => auxE.IN1
Control_Counter[1] => auxE.IN1
Control_Counter[1] => auxE.IN1
Control_Counter[1] => auxE.IN1
Control_Counter[1] => auxE.IN1
Control_Counter[1] => auxE.IN1
Control_Counter[1] => auxE.IN1
Control_Counter[1] => auxE.IN1
Control_Counter[1] => auxE.IN1
Control_Counter[1] => auxE.IN1
Control_Counter[1] => auxE.IN1
Control_Counter[1] => auxE.IN1
Control_Counter[1] => auxE.IN1
Control_Counter[1] => auxE.IN1
Control_Counter[1] => auxE.IN1
Control_Counter[1] => auxE.IN1
Control_Counter[1] => auxE.IN1
Control_Counter[1] => auxE.IN1
Control_Counter[1] => auxE.IN1
Control_Counter[1] => auxE.IN1
Control_Counter[1] => auxE.IN1
Control_Counter[1] => auxE.IN1
Control_Counter[1] => auxE.IN1
Control_Counter[1] => auxE.IN1
Control_Counter[1] => auxE.IN1
Control_Counter[1] => auxE.IN1
Control_Counter[1] => auxE.IN1
Control_Counter[1] => auxE.IN1
Control_Counter[1] => auxE.IN1
Control_Counter[1] => auxE.IN1
Control_Counter[2] => auxD.IN1
Control_Counter[2] => auxD.IN1
Control_Counter[2] => auxD.IN1
Control_Counter[2] => auxD.IN1
Control_Counter[2] => auxD.IN1
Control_Counter[2] => auxD.IN1
Control_Counter[2] => auxD.IN1
Control_Counter[2] => auxD.IN1
Control_Counter[2] => auxD.IN1
Control_Counter[2] => auxD.IN1
Control_Counter[2] => auxD.IN1
Control_Counter[2] => auxD.IN1
Control_Counter[2] => auxD.IN1
Control_Counter[2] => auxD.IN1
Control_Counter[2] => auxD.IN1
Control_Counter[2] => auxD.IN1
Control_Counter[2] => auxD.IN1
Control_Counter[2] => auxD.IN1
Control_Counter[2] => auxD.IN1
Control_Counter[2] => auxD.IN1
Control_Counter[2] => auxD.IN1
Control_Counter[2] => auxD.IN1
Control_Counter[2] => auxD.IN1
Control_Counter[2] => auxD.IN1
Control_Counter[2] => auxD.IN1
Control_Counter[2] => auxD.IN1
Control_Counter[2] => auxD.IN1
Control_Counter[2] => auxD.IN1
Control_Counter[2] => auxD.IN1
Control_Counter[2] => auxD.IN1
Control_Counter[2] => auxD.IN1
Control_Counter[2] => auxD.IN1
Control_Counter[2] => auxD.IN1
Control_Counter[2] => auxD.IN1
Control_Counter[2] => auxD.IN1
Control_Counter[2] => auxD.IN1
Control_Counter[2] => auxD.IN1
Control_Counter[2] => auxD.IN1
Control_Counter[2] => auxD.IN1
Control_Counter[2] => auxD.IN1
Control_Counter[2] => auxD.IN1
Control_Counter[2] => auxD.IN1
Control_Counter[2] => auxD.IN1
Control_Counter[2] => auxD.IN1
Control_Counter[2] => auxD.IN1
Control_Counter[2] => auxD.IN1
Control_Counter[2] => auxD.IN1
Control_Counter[2] => auxD.IN1
Control_Counter[2] => auxD.IN1
Control_Counter[2] => auxD.IN1
Control_Counter[2] => auxD.IN1
Control_Counter[2] => auxD.IN1
Control_Counter[2] => auxD.IN1
Control_Counter[2] => auxD.IN1
Control_Counter[2] => auxD.IN1
Control_Counter[2] => auxD.IN1
Control_Counter[2] => auxD.IN1
Control_Counter[2] => auxD.IN1
Control_Counter[2] => auxD.IN1
Control_Counter[2] => auxD.IN1
Control_Counter[2] => auxD.IN1
Control_Counter[2] => auxD.IN1
Control_Counter[2] => auxD.IN1
Control_Counter[2] => auxD.IN1
Control_Counter[2] => auxE[0].IN1
Control_Counter[2] => auxE[1].IN1
Control_Counter[2] => auxE[2].IN1
Control_Counter[2] => auxE[3].IN1
Control_Counter[2] => auxE[4].IN1
Control_Counter[2] => auxE[5].IN1
Control_Counter[2] => auxE[6].IN1
Control_Counter[2] => auxE[7].IN1
Control_Counter[2] => auxE[8].IN1
Control_Counter[2] => auxE[9].IN1
Control_Counter[2] => auxE[10].IN1
Control_Counter[2] => auxE[11].IN1
Control_Counter[2] => auxE[12].IN1
Control_Counter[2] => auxE[13].IN1
Control_Counter[2] => auxE[14].IN1
Control_Counter[2] => auxE[15].IN1
Control_Counter[2] => auxE[16].IN1
Control_Counter[2] => auxE[17].IN1
Control_Counter[2] => auxE[18].IN1
Control_Counter[2] => auxE[19].IN1
Control_Counter[2] => auxE[20].IN1
Control_Counter[2] => auxE[21].IN1
Control_Counter[2] => auxE[22].IN1
Control_Counter[2] => auxE[23].IN1
Control_Counter[2] => auxE[24].IN1
Control_Counter[2] => auxE[25].IN1
Control_Counter[2] => auxE[26].IN1
Control_Counter[2] => auxE[27].IN1
Control_Counter[2] => auxE[28].IN1
Control_Counter[2] => auxE[29].IN1
Control_Counter[2] => auxE[30].IN1
Control_Counter[2] => auxE[31].IN1
IR_Counter[0] => auxD.IN1
IR_Counter[1] => auxD.IN1
IR_Counter[2] => auxD.IN1
IR_Counter[3] => auxD.IN1
IR_Counter[4] => auxD.IN1
IR_Counter[5] => auxD.IN1
Conteo[0] <= FlipFlop:FF0.Q
Conteo[1] <= FlipFlop:FF1.Q
Conteo[2] <= FlipFlop:FF2.Q
Conteo[3] <= FlipFlop:FF3.Q
Conteo[4] <= FlipFlop:FF4.Q
Conteo[5] <= FlipFlop:FF5.Q
Conteo[6] <= FlipFlop:FF6.Q
Conteo[7] <= FlipFlop:FF7.Q
Conteo[8] <= FlipFlop:FF8.Q
Conteo[9] <= FlipFlop:FF9.Q
Conteo[10] <= FlipFlop:FF10.Q
Conteo[11] <= FlipFlop:FF11.Q
Conteo[12] <= FlipFlop:FF12.Q
Conteo[13] <= FlipFlop:FF13.Q
Conteo[14] <= FlipFlop:FF14.Q
Conteo[15] <= FlipFlop:FF15.Q
Conteo[16] <= FlipFlop:FF16.Q
Conteo[17] <= FlipFlop:FF17.Q
Conteo[18] <= FlipFlop:FF18.Q
Conteo[19] <= FlipFlop:FF19.Q
Conteo[20] <= FlipFlop:FF20.Q
Conteo[21] <= FlipFlop:FF21.Q
Conteo[22] <= FlipFlop:FF22.Q
Conteo[23] <= FlipFlop:FF23.Q
Conteo[24] <= FlipFlop:FF24.Q
Conteo[25] <= FlipFlop:FF25.Q
Conteo[26] <= FlipFlop:FF26.Q
Conteo[27] <= FlipFlop:FF27.Q
Conteo[28] <= FlipFlop:FF28.Q
Conteo[29] <= FlipFlop:FF29.Q
Conteo[30] <= FlipFlop:FF30.Q
Conteo[31] <= FlipFlop:FF31.Q
Counter_Control <= Counter_Control.DB_MAX_OUTPUT_PORT_TYPE


|Counter|FlipFlop:FF0
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ena => Q~reg0.ENA
Clk => Q~reg0.CLK
Rst => Q~reg0.ALOAD
Set => Q~reg0.ADATA


|Counter|FlipFlop:FF1
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ena => Q~reg0.ENA
Clk => Q~reg0.CLK
Rst => Q~reg0.ALOAD
Set => Q~reg0.ADATA


|Counter|FlipFlop:FF2
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ena => Q~reg0.ENA
Clk => Q~reg0.CLK
Rst => Q~reg0.ALOAD
Set => Q~reg0.ADATA


|Counter|FlipFlop:FF3
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ena => Q~reg0.ENA
Clk => Q~reg0.CLK
Rst => Q~reg0.ALOAD
Set => Q~reg0.ADATA


|Counter|FlipFlop:FF4
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ena => Q~reg0.ENA
Clk => Q~reg0.CLK
Rst => Q~reg0.ALOAD
Set => Q~reg0.ADATA


|Counter|FlipFlop:FF5
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ena => Q~reg0.ENA
Clk => Q~reg0.CLK
Rst => Q~reg0.ALOAD
Set => Q~reg0.ADATA


|Counter|FlipFlop:FF6
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ena => Q~reg0.ENA
Clk => Q~reg0.CLK
Rst => Q~reg0.ALOAD
Set => Q~reg0.ADATA


|Counter|FlipFlop:FF7
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ena => Q~reg0.ENA
Clk => Q~reg0.CLK
Rst => Q~reg0.ALOAD
Set => Q~reg0.ADATA


|Counter|FlipFlop:FF8
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ena => Q~reg0.ENA
Clk => Q~reg0.CLK
Rst => Q~reg0.ALOAD
Set => Q~reg0.ADATA


|Counter|FlipFlop:FF9
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ena => Q~reg0.ENA
Clk => Q~reg0.CLK
Rst => Q~reg0.ALOAD
Set => Q~reg0.ADATA


|Counter|FlipFlop:FF10
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ena => Q~reg0.ENA
Clk => Q~reg0.CLK
Rst => Q~reg0.ALOAD
Set => Q~reg0.ADATA


|Counter|FlipFlop:FF11
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ena => Q~reg0.ENA
Clk => Q~reg0.CLK
Rst => Q~reg0.ALOAD
Set => Q~reg0.ADATA


|Counter|FlipFlop:FF12
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ena => Q~reg0.ENA
Clk => Q~reg0.CLK
Rst => Q~reg0.ALOAD
Set => Q~reg0.ADATA


|Counter|FlipFlop:FF13
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ena => Q~reg0.ENA
Clk => Q~reg0.CLK
Rst => Q~reg0.ALOAD
Set => Q~reg0.ADATA


|Counter|FlipFlop:FF14
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ena => Q~reg0.ENA
Clk => Q~reg0.CLK
Rst => Q~reg0.ALOAD
Set => Q~reg0.ADATA


|Counter|FlipFlop:FF15
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ena => Q~reg0.ENA
Clk => Q~reg0.CLK
Rst => Q~reg0.ALOAD
Set => Q~reg0.ADATA


|Counter|FlipFlop:FF16
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ena => Q~reg0.ENA
Clk => Q~reg0.CLK
Rst => Q~reg0.ALOAD
Set => Q~reg0.ADATA


|Counter|FlipFlop:FF17
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ena => Q~reg0.ENA
Clk => Q~reg0.CLK
Rst => Q~reg0.ALOAD
Set => Q~reg0.ADATA


|Counter|FlipFlop:FF18
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ena => Q~reg0.ENA
Clk => Q~reg0.CLK
Rst => Q~reg0.ALOAD
Set => Q~reg0.ADATA


|Counter|FlipFlop:FF19
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ena => Q~reg0.ENA
Clk => Q~reg0.CLK
Rst => Q~reg0.ALOAD
Set => Q~reg0.ADATA


|Counter|FlipFlop:FF20
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ena => Q~reg0.ENA
Clk => Q~reg0.CLK
Rst => Q~reg0.ALOAD
Set => Q~reg0.ADATA


|Counter|FlipFlop:FF21
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ena => Q~reg0.ENA
Clk => Q~reg0.CLK
Rst => Q~reg0.ALOAD
Set => Q~reg0.ADATA


|Counter|FlipFlop:FF22
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ena => Q~reg0.ENA
Clk => Q~reg0.CLK
Rst => Q~reg0.ALOAD
Set => Q~reg0.ADATA


|Counter|FlipFlop:FF23
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ena => Q~reg0.ENA
Clk => Q~reg0.CLK
Rst => Q~reg0.ALOAD
Set => Q~reg0.ADATA


|Counter|FlipFlop:FF24
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ena => Q~reg0.ENA
Clk => Q~reg0.CLK
Rst => Q~reg0.ALOAD
Set => Q~reg0.ADATA


|Counter|FlipFlop:FF25
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ena => Q~reg0.ENA
Clk => Q~reg0.CLK
Rst => Q~reg0.ALOAD
Set => Q~reg0.ADATA


|Counter|FlipFlop:FF26
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ena => Q~reg0.ENA
Clk => Q~reg0.CLK
Rst => Q~reg0.ALOAD
Set => Q~reg0.ADATA


|Counter|FlipFlop:FF27
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ena => Q~reg0.ENA
Clk => Q~reg0.CLK
Rst => Q~reg0.ALOAD
Set => Q~reg0.ADATA


|Counter|FlipFlop:FF28
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ena => Q~reg0.ENA
Clk => Q~reg0.CLK
Rst => Q~reg0.ALOAD
Set => Q~reg0.ADATA


|Counter|FlipFlop:FF29
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ena => Q~reg0.ENA
Clk => Q~reg0.CLK
Rst => Q~reg0.ALOAD
Set => Q~reg0.ADATA


|Counter|FlipFlop:FF30
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ena => Q~reg0.ENA
Clk => Q~reg0.CLK
Rst => Q~reg0.ALOAD
Set => Q~reg0.ADATA


|Counter|FlipFlop:FF31
D => Q~reg0.DATAIN
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ena => Q~reg0.ENA
Clk => Q~reg0.CLK
Rst => Q~reg0.ALOAD
Set => Q~reg0.ADATA


