command	key	type	code	location	functionId	childNum	isCFGNode	operator	baseType	completeType	identifier
ANR	1671583	File	/home/p4ultr4n/workplace/ReVeal/raw_code/dec_sr_0.c								
ANR	1671584	Function	dec_sr	1:0:0:1197							
ANR	1671585	FunctionDef	dec_sr (DisasContext * dc)		1671584	0					
ANR	1671586	CompoundStatement		3:0:38:1197	1671584	0					
ANR	1671587	IfStatement	if ( dc -> format == OP_FMT_RI )		1671584	0					
ANR	1671588	Condition	dc -> format == OP_FMT_RI	5:8:49:71	1671584	0	True				
ANR	1671589	EqualityExpression	dc -> format == OP_FMT_RI		1671584	0		==			
ANR	1671590	PtrMemberAccess	dc -> format		1671584	0					
ANR	1671591	Identifier	dc		1671584	0					
ANR	1671592	Identifier	format		1671584	1					
ANR	1671593	Identifier	OP_FMT_RI		1671584	1					
ANR	1671594	CompoundStatement		3:33:35:35	1671584	1					
ANR	1671595	ExpressionStatement	"LOG_DIS ( ""sri r%d, r%d, %d\\n"" , dc -> r1 , dc -> r0 , dc -> imm5 )"	7:8:85:140	1671584	0	True				
ANR	1671596	CallExpression	"LOG_DIS ( ""sri r%d, r%d, %d\\n"" , dc -> r1 , dc -> r0 , dc -> imm5 )"		1671584	0					
ANR	1671597	Callee	LOG_DIS		1671584	0					
ANR	1671598	Identifier	LOG_DIS		1671584	0					
ANR	1671599	ArgumentList	"""sri r%d, r%d, %d\\n"""		1671584	1					
ANR	1671600	Argument	"""sri r%d, r%d, %d\\n"""		1671584	0					
ANR	1671601	PrimaryExpression	"""sri r%d, r%d, %d\\n"""		1671584	0					
ANR	1671602	Argument	dc -> r1		1671584	1					
ANR	1671603	PtrMemberAccess	dc -> r1		1671584	0					
ANR	1671604	Identifier	dc		1671584	0					
ANR	1671605	Identifier	r1		1671584	1					
ANR	1671606	Argument	dc -> r0		1671584	2					
ANR	1671607	PtrMemberAccess	dc -> r0		1671584	0					
ANR	1671608	Identifier	dc		1671584	0					
ANR	1671609	Identifier	r0		1671584	1					
ANR	1671610	Argument	dc -> imm5		1671584	3					
ANR	1671611	PtrMemberAccess	dc -> imm5		1671584	0					
ANR	1671612	Identifier	dc		1671584	0					
ANR	1671613	Identifier	imm5		1671584	1					
ANR	1671614	ElseStatement	else		1671584	0					
ANR	1671615	CompoundStatement		7:11:115:115	1671584	0					
ANR	1671616	ExpressionStatement	"LOG_DIS ( ""sr r%d, r%d, r%d\\n"" , dc -> r2 , dc -> r0 , dc -> r1 )"	11:8:165:218	1671584	0	True				
ANR	1671617	CallExpression	"LOG_DIS ( ""sr r%d, r%d, r%d\\n"" , dc -> r2 , dc -> r0 , dc -> r1 )"		1671584	0					
ANR	1671618	Callee	LOG_DIS		1671584	0					
ANR	1671619	Identifier	LOG_DIS		1671584	0					
ANR	1671620	ArgumentList	"""sr r%d, r%d, r%d\\n"""		1671584	1					
ANR	1671621	Argument	"""sr r%d, r%d, r%d\\n"""		1671584	0					
ANR	1671622	PrimaryExpression	"""sr r%d, r%d, r%d\\n"""		1671584	0					
ANR	1671623	Argument	dc -> r2		1671584	1					
ANR	1671624	PtrMemberAccess	dc -> r2		1671584	0					
ANR	1671625	Identifier	dc		1671584	0					
ANR	1671626	Identifier	r2		1671584	1					
ANR	1671627	Argument	dc -> r0		1671584	2					
ANR	1671628	PtrMemberAccess	dc -> r0		1671584	0					
ANR	1671629	Identifier	dc		1671584	0					
ANR	1671630	Identifier	r0		1671584	1					
ANR	1671631	Argument	dc -> r1		1671584	3					
ANR	1671632	PtrMemberAccess	dc -> r1		1671584	0					
ANR	1671633	Identifier	dc		1671584	0					
ANR	1671634	Identifier	r1		1671584	1					
ANR	1671635	IfStatement	if ( dc -> format == OP_FMT_RI )		1671584	1					
ANR	1671636	Condition	dc -> format == OP_FMT_RI	21:8:338:360	1671584	0	True				
ANR	1671637	EqualityExpression	dc -> format == OP_FMT_RI		1671584	0		==			
ANR	1671638	PtrMemberAccess	dc -> format		1671584	0					
ANR	1671639	Identifier	dc		1671584	0					
ANR	1671640	Identifier	format		1671584	1					
ANR	1671641	Identifier	OP_FMT_RI		1671584	1					
ANR	1671642	CompoundStatement		19:33:324:324	1671584	1					
ANR	1671643	IfStatement	if ( ! ( dc -> features & LM32_FEATURE_SHIFT ) && ( dc -> imm5 != 1 ) )		1671584	0					
ANR	1671644	Condition	! ( dc -> features & LM32_FEATURE_SHIFT ) && ( dc -> imm5 != 1 )	23:12:378:432	1671584	0	True				
ANR	1671645	AndExpression	! ( dc -> features & LM32_FEATURE_SHIFT ) && ( dc -> imm5 != 1 )		1671584	0		&&			
ANR	1671646	UnaryOperationExpression	! ( dc -> features & LM32_FEATURE_SHIFT )		1671584	0					
ANR	1671647	UnaryOperator	!		1671584	0					
ANR	1671648	BitAndExpression	dc -> features & LM32_FEATURE_SHIFT		1671584	1		&			
ANR	1671649	PtrMemberAccess	dc -> features		1671584	0					
ANR	1671650	Identifier	dc		1671584	0					
ANR	1671651	Identifier	features		1671584	1					
ANR	1671652	Identifier	LM32_FEATURE_SHIFT		1671584	1					
ANR	1671653	EqualityExpression	dc -> imm5 != 1		1671584	1		!=			
ANR	1671654	PtrMemberAccess	dc -> imm5		1671584	0					
ANR	1671655	Identifier	dc		1671584	0					
ANR	1671656	Identifier	imm5		1671584	1					
ANR	1671657	PrimaryExpression	1		1671584	1					
ANR	1671658	CompoundStatement		21:69:396:396	1671584	1					
ANR	1671659	ExpressionStatement	"qemu_log_mask ( LOG_GUEST_ERROR , ""hardware shifter is not available\\n"" )"	25:12:450:540	1671584	0	True				
ANR	1671660	CallExpression	"qemu_log_mask ( LOG_GUEST_ERROR , ""hardware shifter is not available\\n"" )"		1671584	0					
ANR	1671661	Callee	qemu_log_mask		1671584	0					
ANR	1671662	Identifier	qemu_log_mask		1671584	0					
ANR	1671663	ArgumentList	LOG_GUEST_ERROR		1671584	1					
ANR	1671664	Argument	LOG_GUEST_ERROR		1671584	0					
ANR	1671665	Identifier	LOG_GUEST_ERROR		1671584	0					
ANR	1671666	Argument	"""hardware shifter is not available\\n"""		1671584	1					
ANR	1671667	PrimaryExpression	"""hardware shifter is not available\\n"""		1671584	0					
ANR	1671668	ExpressionStatement	t_gen_illegal_insn ( dc )	29:12:555:577	1671584	1	True				
ANR	1671669	CallExpression	t_gen_illegal_insn ( dc )		1671584	0					
ANR	1671670	Callee	t_gen_illegal_insn		1671584	0					
ANR	1671671	Identifier	t_gen_illegal_insn		1671584	0					
ANR	1671672	ArgumentList	dc		1671584	1					
ANR	1671673	Argument	dc		1671584	0					
ANR	1671674	Identifier	dc		1671584	0					
ANR	1671675	ReturnStatement	return ;	31:12:592:598	1671584	2	True				
ANR	1671676	ExpressionStatement	"tcg_gen_sari_tl ( cpu_R [ dc -> r1 ] , cpu_R [ dc -> r0 ] , dc -> imm5 )"	35:8:620:675	1671584	1	True				
ANR	1671677	CallExpression	"tcg_gen_sari_tl ( cpu_R [ dc -> r1 ] , cpu_R [ dc -> r0 ] , dc -> imm5 )"		1671584	0					
ANR	1671678	Callee	tcg_gen_sari_tl		1671584	0					
ANR	1671679	Identifier	tcg_gen_sari_tl		1671584	0					
ANR	1671680	ArgumentList	cpu_R [ dc -> r1 ]		1671584	1					
ANR	1671681	Argument	cpu_R [ dc -> r1 ]		1671584	0					
ANR	1671682	ArrayIndexing	cpu_R [ dc -> r1 ]		1671584	0					
ANR	1671683	Identifier	cpu_R		1671584	0					
ANR	1671684	PtrMemberAccess	dc -> r1		1671584	1					
ANR	1671685	Identifier	dc		1671584	0					
ANR	1671686	Identifier	r1		1671584	1					
ANR	1671687	Argument	cpu_R [ dc -> r0 ]		1671584	1					
ANR	1671688	ArrayIndexing	cpu_R [ dc -> r0 ]		1671584	0					
ANR	1671689	Identifier	cpu_R		1671584	0					
ANR	1671690	PtrMemberAccess	dc -> r0		1671584	1					
ANR	1671691	Identifier	dc		1671584	0					
ANR	1671692	Identifier	r0		1671584	1					
ANR	1671693	Argument	dc -> imm5		1671584	2					
ANR	1671694	PtrMemberAccess	dc -> imm5		1671584	0					
ANR	1671695	Identifier	dc		1671584	0					
ANR	1671696	Identifier	imm5		1671584	1					
ANR	1671697	ElseStatement	else		1671584	0					
ANR	1671698	CompoundStatement		41:8:731:761	1671584	0					
ANR	1671699	IdentifierDeclStatement	int l1 = gen_new_label ( ) ;	39:8:700:724	1671584	0	True				
ANR	1671700	IdentifierDecl	l1 = gen_new_label ( )		1671584	0					
ANR	1671701	IdentifierDeclType	int		1671584	0					
ANR	1671702	Identifier	l1		1671584	1					
ANR	1671703	AssignmentExpression	l1 = gen_new_label ( )		1671584	2		=			
ANR	1671704	Identifier	l1		1671584	0					
ANR	1671705	CallExpression	gen_new_label ( )		1671584	1					
ANR	1671706	Callee	gen_new_label		1671584	0					
ANR	1671707	Identifier	gen_new_label		1671584	0					
ANR	1671708	ArgumentList			1671584	1					
ANR	1671709	IdentifierDeclStatement	int l2 = gen_new_label ( ) ;	41:8:735:759	1671584	1	True				
ANR	1671710	IdentifierDecl	l2 = gen_new_label ( )		1671584	0					
ANR	1671711	IdentifierDeclType	int		1671584	0					
ANR	1671712	Identifier	l2		1671584	1					
ANR	1671713	AssignmentExpression	l2 = gen_new_label ( )		1671584	2		=			
ANR	1671714	Identifier	l2		1671584	0					
ANR	1671715	CallExpression	gen_new_label ( )		1671584	1					
ANR	1671716	Callee	gen_new_label		1671584	0					
ANR	1671717	Identifier	gen_new_label		1671584	0					
ANR	1671718	ArgumentList			1671584	1					
ANR	1671719	IdentifierDeclStatement	TCGv t0 = tcg_temp_local_new ( ) ;	43:8:770:800	1671584	2	True				
ANR	1671720	IdentifierDecl	t0 = tcg_temp_local_new ( )		1671584	0					
ANR	1671721	IdentifierDeclType	TCGv		1671584	0					
ANR	1671722	Identifier	t0		1671584	1					
ANR	1671723	AssignmentExpression	t0 = tcg_temp_local_new ( )		1671584	2		=			
ANR	1671724	Identifier	t0		1671584	0					
ANR	1671725	CallExpression	tcg_temp_local_new ( )		1671584	1					
ANR	1671726	Callee	tcg_temp_local_new		1671584	0					
ANR	1671727	Identifier	tcg_temp_local_new		1671584	0					
ANR	1671728	ArgumentList			1671584	1					
ANR	1671729	ExpressionStatement	"tcg_gen_andi_tl ( t0 , cpu_R [ dc -> r1 ] , 0x1f )"	45:8:811:851	1671584	3	True				
ANR	1671730	CallExpression	"tcg_gen_andi_tl ( t0 , cpu_R [ dc -> r1 ] , 0x1f )"		1671584	0					
ANR	1671731	Callee	tcg_gen_andi_tl		1671584	0					
ANR	1671732	Identifier	tcg_gen_andi_tl		1671584	0					
ANR	1671733	ArgumentList	t0		1671584	1					
ANR	1671734	Argument	t0		1671584	0					
ANR	1671735	Identifier	t0		1671584	0					
ANR	1671736	Argument	cpu_R [ dc -> r1 ]		1671584	1					
ANR	1671737	ArrayIndexing	cpu_R [ dc -> r1 ]		1671584	0					
ANR	1671738	Identifier	cpu_R		1671584	0					
ANR	1671739	PtrMemberAccess	dc -> r1		1671584	1					
ANR	1671740	Identifier	dc		1671584	0					
ANR	1671741	Identifier	r1		1671584	1					
ANR	1671742	Argument	0x1f		1671584	2					
ANR	1671743	PrimaryExpression	0x1f		1671584	0					
ANR	1671744	IfStatement	if ( ! ( dc -> features & LM32_FEATURE_SHIFT ) )		1671584	4					
ANR	1671745	Condition	! ( dc -> features & LM32_FEATURE_SHIFT )	49:12:868:903	1671584	0	True				
ANR	1671746	UnaryOperationExpression	! ( dc -> features & LM32_FEATURE_SHIFT )		1671584	0					
ANR	1671747	UnaryOperator	!		1671584	0					
ANR	1671748	BitAndExpression	dc -> features & LM32_FEATURE_SHIFT		1671584	1		&			
ANR	1671749	PtrMemberAccess	dc -> features		1671584	0					
ANR	1671750	Identifier	dc		1671584	0					
ANR	1671751	Identifier	features		1671584	1					
ANR	1671752	Identifier	LM32_FEATURE_SHIFT		1671584	1					
ANR	1671753	CompoundStatement		47:50:867:867	1671584	1					
ANR	1671754	ExpressionStatement	"tcg_gen_brcondi_tl ( TCG_COND_EQ , t0 , 1 , l1 )"	51:12:921:963	1671584	0	True				
ANR	1671755	CallExpression	"tcg_gen_brcondi_tl ( TCG_COND_EQ , t0 , 1 , l1 )"		1671584	0					
ANR	1671756	Callee	tcg_gen_brcondi_tl		1671584	0					
ANR	1671757	Identifier	tcg_gen_brcondi_tl		1671584	0					
ANR	1671758	ArgumentList	TCG_COND_EQ		1671584	1					
ANR	1671759	Argument	TCG_COND_EQ		1671584	0					
ANR	1671760	Identifier	TCG_COND_EQ		1671584	0					
ANR	1671761	Argument	t0		1671584	1					
ANR	1671762	Identifier	t0		1671584	0					
ANR	1671763	Argument	1		1671584	2					
ANR	1671764	PrimaryExpression	1		1671584	0					
ANR	1671765	Argument	l1		1671584	3					
ANR	1671766	Identifier	l1		1671584	0					
ANR	1671767	ExpressionStatement	t_gen_illegal_insn ( dc )	53:12:978:1000	1671584	1	True				
ANR	1671768	CallExpression	t_gen_illegal_insn ( dc )		1671584	0					
ANR	1671769	Callee	t_gen_illegal_insn		1671584	0					
ANR	1671770	Identifier	t_gen_illegal_insn		1671584	0					
ANR	1671771	ArgumentList	dc		1671584	1					
ANR	1671772	Argument	dc		1671584	0					
ANR	1671773	Identifier	dc		1671584	0					
ANR	1671774	ExpressionStatement	tcg_gen_br ( l2 )	55:12:1015:1029	1671584	2	True				
ANR	1671775	CallExpression	tcg_gen_br ( l2 )		1671584	0					
ANR	1671776	Callee	tcg_gen_br		1671584	0					
ANR	1671777	Identifier	tcg_gen_br		1671584	0					
ANR	1671778	ArgumentList	l2		1671584	1					
ANR	1671779	Argument	l2		1671584	0					
ANR	1671780	Identifier	l2		1671584	0					
ANR	1671781	ExpressionStatement	gen_set_label ( l1 )	61:8:1053:1070	1671584	5	True				
ANR	1671782	CallExpression	gen_set_label ( l1 )		1671584	0					
ANR	1671783	Callee	gen_set_label		1671584	0					
ANR	1671784	Identifier	gen_set_label		1671584	0					
ANR	1671785	ArgumentList	l1		1671584	1					
ANR	1671786	Argument	l1		1671584	0					
ANR	1671787	Identifier	l1		1671584	0					
ANR	1671788	ExpressionStatement	"tcg_gen_sar_tl ( cpu_R [ dc -> r2 ] , cpu_R [ dc -> r0 ] , t0 )"	63:8:1081:1129	1671584	6	True				
ANR	1671789	CallExpression	"tcg_gen_sar_tl ( cpu_R [ dc -> r2 ] , cpu_R [ dc -> r0 ] , t0 )"		1671584	0					
ANR	1671790	Callee	tcg_gen_sar_tl		1671584	0					
ANR	1671791	Identifier	tcg_gen_sar_tl		1671584	0					
ANR	1671792	ArgumentList	cpu_R [ dc -> r2 ]		1671584	1					
ANR	1671793	Argument	cpu_R [ dc -> r2 ]		1671584	0					
ANR	1671794	ArrayIndexing	cpu_R [ dc -> r2 ]		1671584	0					
ANR	1671795	Identifier	cpu_R		1671584	0					
ANR	1671796	PtrMemberAccess	dc -> r2		1671584	1					
ANR	1671797	Identifier	dc		1671584	0					
ANR	1671798	Identifier	r2		1671584	1					
ANR	1671799	Argument	cpu_R [ dc -> r0 ]		1671584	1					
ANR	1671800	ArrayIndexing	cpu_R [ dc -> r0 ]		1671584	0					
ANR	1671801	Identifier	cpu_R		1671584	0					
ANR	1671802	PtrMemberAccess	dc -> r0		1671584	1					
ANR	1671803	Identifier	dc		1671584	0					
ANR	1671804	Identifier	r0		1671584	1					
ANR	1671805	Argument	t0		1671584	2					
ANR	1671806	Identifier	t0		1671584	0					
ANR	1671807	ExpressionStatement	gen_set_label ( l2 )	65:8:1140:1157	1671584	7	True				
ANR	1671808	CallExpression	gen_set_label ( l2 )		1671584	0					
ANR	1671809	Callee	gen_set_label		1671584	0					
ANR	1671810	Identifier	gen_set_label		1671584	0					
ANR	1671811	ArgumentList	l2		1671584	1					
ANR	1671812	Argument	l2		1671584	0					
ANR	1671813	Identifier	l2		1671584	0					
ANR	1671814	ExpressionStatement	tcg_temp_free ( t0 )	69:8:1170:1187	1671584	8	True				
ANR	1671815	CallExpression	tcg_temp_free ( t0 )		1671584	0					
ANR	1671816	Callee	tcg_temp_free		1671584	0					
ANR	1671817	Identifier	tcg_temp_free		1671584	0					
ANR	1671818	ArgumentList	t0		1671584	1					
ANR	1671819	Argument	t0		1671584	0					
ANR	1671820	Identifier	t0		1671584	0					
ANR	1671821	ReturnType	static void		1671584	1					
ANR	1671822	Identifier	dec_sr		1671584	2					
ANR	1671823	ParameterList	DisasContext * dc		1671584	3					
ANR	1671824	Parameter	DisasContext * dc	1:19:19:34	1671584	0	True				
ANR	1671825	ParameterType	DisasContext *		1671584	0					
ANR	1671826	Identifier	dc		1671584	1					
ANR	1671827	CFGEntryNode	ENTRY		1671584		True				
ANR	1671828	CFGExitNode	EXIT		1671584		True				
ANR	1671829	Symbol	OP_FMT_RI		1671584						
ANR	1671830	Symbol	l1		1671584						
ANR	1671831	Symbol	* dc		1671584						
ANR	1671832	Symbol	l2		1671584						
ANR	1671833	Symbol	* dc -> r0		1671584						
ANR	1671834	Symbol	* * dc		1671584						
ANR	1671835	Symbol	* dc -> r1		1671584						
ANR	1671836	Symbol	TCG_COND_EQ		1671584						
ANR	1671837	Symbol	* cpu_R		1671584						
ANR	1671838	Symbol	* dc -> r2		1671584						
ANR	1671839	Symbol	LM32_FEATURE_SHIFT		1671584						
ANR	1671840	Symbol	LOG_GUEST_ERROR		1671584						
ANR	1671841	Symbol	dc -> features		1671584						
ANR	1671842	Symbol	tcg_temp_local_new		1671584						
ANR	1671843	Symbol	gen_new_label		1671584						
ANR	1671844	Symbol	dc -> r0		1671584						
ANR	1671845	Symbol	cpu_R		1671584						
ANR	1671846	Symbol	t0		1671584						
ANR	1671847	Symbol	dc -> r1		1671584						
ANR	1671848	Symbol	dc -> format		1671584						
ANR	1671849	Symbol	dc -> r2		1671584						
ANR	1671850	Symbol	dc		1671584						
ANR	1671851	Symbol	dc -> imm5		1671584						
