library ieee;
use ieee.std_logic_1164.all;

entity mux2 is
    generic (d_width: integer := 8);
    port (
        s : in std_logic;
        i0 : in std_logic_vector(d_width-1 downto 0);
        i1 : in std_logic_vector(d_width-1 downto 0);
        o : out std_logic_vector(d_width-1 downto 0)
    );
end mux2;

architecture dataflow of mux2 is
begin
	with alu_op SELECT
		alu_out <= 0 when "00",
			   outAnd when "01",
			   s when "10",
			   s when "11",
end dataflow;