INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/logisim_evolution_workspace/Untitled/D_74LS138/verilog/gates/AND_GATE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_GATE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/logisim_evolution_workspace/Untitled/D_74LS138/verilog/circuit/D_74LS138.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_74LS138
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/logisim_evolution_workspace/Untitled/D_74LS138/verilog/gates/NAND_GATE_3_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NAND_GATE_3_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/logisim_evolution_workspace/Untitled/D_74LS138/verilog/gates/NOR_GATE_3_INPUTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOR_GATE_3_INPUTS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab5/D_74LS138_SCH/D_74LS138_SCH.srcs/sim_1/new/D_74LS138_SCH_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_74LS138_SCH_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/15390/Desktop/DD/Mylab/lab5/D_74LS138_SCH/D_74LS138_SCH.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
