

        *** GPGPU-Sim Simulator Version 3.2.1  [build 15629] ***


               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_n_clusters                      14 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W,A:32:4,4 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            5 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                    0 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                           80 # ROP queue latency (default 85)
-dram_latency                          67 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBBCCCC.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    1 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 400.0:800.0:400.0:900.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 696f4a053ff76b276c71c5b9fd0e281d  /tmp/tmp.7BblzjaynZ/histo__SIZE1_1
1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000f000 	high:16 low:12
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000000fff 	high:12 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
*** Initializing Memory Statistics ***
self exe links to: /tmp/tmp.7BblzjaynZ/histo__SIZE1_1
Running md5sum using "md5sum /tmp/tmp.7BblzjaynZ/histo__SIZE1_1 "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /tmp/tmp.7BblzjaynZ/histo__SIZE1_1 > _cuobjdump_complete_output_taF1tN"
Parsing file _cuobjdump_complete_output_taF1tN
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_13
Adding identifier: benchmarks/histo/histo.cu
## Adding new section ELF
Adding arch: sm_13
Adding identifier: benchmarks/histo/histo.cu
Done parsing!!!
Adding _cuobjdump_1.ptx with cubin handle 1
Running: cat _ptx_45Mbog | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_RgPniJ

kernel '_Z20histo_prescan_kernelPjiS_' transfer to GPU hardware scheduler
kernel_name = _Z20histo_prescan_kernelPjiS_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 13480
gpu_sim_insn = 5500864
gpu_ipc =     408.0760
gpu_tot_sim_cycle = 13480
gpu_tot_sim_insn = 5500864
gpu_tot_ipc =     408.0760
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 8332
gpu_stall_icnt2sh    = 26880
gpu_total_sim_rate=550086
Cache L1D_000:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 1526, Miss = 813 (0.533), PendingHit = 356 (0.233)
Cache L1D_001:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 894, Miss = 440 (0.492), PendingHit = 226 (0.253)
Cache L1D_002:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 1526, Miss = 760 (0.498), PendingHit = 498 (0.326)
Cache L1D_003:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 1016, Miss = 429 (0.422), PendingHit = 277 (0.273)
Cache L1D_004:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 1528, Miss = 773 (0.506), PendingHit = 370 (0.242)
Cache L1D_005:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 1400, Miss = 756 (0.54), PendingHit = 197 (0.141)
Cache L1D_006:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 1528, Miss = 764 (0.5), PendingHit = 448 (0.293)
Cache L1D_007:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 762, Miss = 371 (0.487), PendingHit = 204 (0.268)
Cache L1D_008:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 1270, Miss = 508 (0.4), PendingHit = 331 (0.261)
Cache L1D_009:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 762, Miss = 379 (0.497), PendingHit = 166 (0.218)
Cache L1D_010:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 766, Miss = 379 (0.495), PendingHit = 177 (0.231)
Cache L1D_011:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 764, Miss = 390 (0.51), PendingHit = 120 (0.157)
Cache L1D_012:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 1524, Miss = 762 (0.5), PendingHit = 257 (0.169)
Cache L1D_013:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 762, Miss = 381 (0.5), PendingHit = 179 (0.235)
total_dl1_misses=7905
total_dl1_accesses=16028
total_dl1_miss_rate= 0.493199
Shader 0 dynamic_warp_id issue ditsribution:
dynamic_warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 
distro:
269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 
gpgpu_n_tot_thrd_icount = 5820416
gpgpu_n_tot_w_icount = 181888
gpgpu_n_icache_hits = 104640
gpgpu_n_icache_misses = 3449
gpgpu_n_l1dcache_read_hits = 4317
gpgpu_n_l1dcache_read_misses = 11711
gpgpu_n_l1dcache_write_accesses = 0
gpgpu_n_l1dcache_wirte_misses = 0
gpgpu_n_tcache_hits = 0
gpgpu_n_tcache_misses = 0
gpgpu_n_ccache_hits = 2688
gpgpu_n_ccache_misses = 448
gpgpu_n_stall_shd_mem = 35202
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8033
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 518144
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 782208
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 196736
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1813
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1813
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 33389
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:54900	W0_Idle:32943	W0_Scoreboard:33525	W1:1472	W2:512	W3:0	W4:512	W5:0	W6:0	W7:1088	W8:512	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:512	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:177280
maxmrqlatency = 81 
maxdqlatency = 0 
maxmflatency = 554 
averagemflatency = 216 
max_icnt2mem_latency = 436 
max_icnt2sh_latency = 28 
mrq_lat_table:2190 	125 	263 	787 	531 	222 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	2105 	3137 	2789 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:202 	4102 	438 	377 	261 	529 	1186 	986 	120 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:110 	832 	1564 	5159 	382 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	9 	8 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8         8         6         7         3         4         3         4         8         4         4         7         4         6         7         4 
dram[1]:         8         8         4         5         4         4         3         4         8         4         4        10         4         6         8         4 
dram[2]:         8         9         4         4         4         4         4         4         8         5         4        10         4         5         4         6 
dram[3]:         6        10         4         4         4         4         4         4         8         3         4        10         4         6         4         4 
dram[4]:         6        10         4         7         4         4         3         4         8         3         4         9         4         6         4         3 
maximum service time to same row:
dram[0]:      3174      6826      1205      1403      6790      5994      1245      8114      5548      1251      8198      5135      1235      5732      5899      1252 
dram[1]:      3828      6844      1204      1378      6809      6215      1248      8159      5490      1282      8226      5157      1161      5479      5850      1368 
dram[2]:      5056      6851      1212      1462      6802      6059      1248      8191      5628      1210      8228      5137      1296      5450      5211      1452 
dram[3]:      4962      6863      1222      4392      6847      5983      1303      8172      5558      1234      8241      5050      1338      5578      5433      1334 
dram[4]:      3971      6799      1224      1391      6789      6110      1248      8173      5787      1249      8192      5150      1367      5678      5453      1211 
average row accesses per activate:
dram[0]:  3.375000  2.064516  1.914286  2.600000  1.862069  1.939394  1.772727  2.000000  2.344828  1.657143  2.000000  2.407408  1.743590  4.000000  2.129032  1.777778 
dram[1]:  3.857143  2.233333  1.970588  2.250000  2.125000  2.093750  1.944444  1.952381  2.321429  1.794118  2.500000  2.640000  1.911765  3.000000  2.680000  1.911765 
dram[2]:  3.714286  2.615385  1.939394  2.250000  2.272727  1.837838  2.266667  1.869565  2.133333  1.906250  2.142857  2.428571  1.937500  2.600000  2.133333  2.060606 
dram[3]:  2.166667  2.576923  1.666667  2.666667  2.318182  2.161290  2.125000  2.142857  1.857143  1.463415  3.000000  2.266667  1.823529  2.800000  1.911765  1.333333 
dram[4]:  2.888889  2.666667  1.914286  2.750000  2.291667  2.133333  1.850000  2.000000  2.125000  1.461538  3.000000  2.321429  1.756757  3.250000  2.125000  1.666667 
average row locality = 4121/1986 = 2.075025
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        27        64        67        26        54        64        39        38        68        58        32        65        68        24        66        64 
dram[1]:        27        67        67        27        51        67        35        41        65        61        30        66        65        24        67        65 
dram[2]:        26        68        64        27        50        68        34        43        64        61        30        68        62        26        64        68 
dram[3]:        26        67        65        24        51        67        34        45        65        60        30        68        62        28        65        68 
dram[4]:        26        64        67        22        55        64        37        42        68        57        33        65        65        26        68        65 
total reads: 4121
bank skew: 68/22 = 3.09
chip skew: 825/823 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        428       304       476       512       265       439       501       279       438       500       235       396       506       289       334       513
dram[1]:        339       303       470       515       263       454       500       284       422       500       235       431       505       285       345       516
dram[2]:        352       311       465       447       278       429       465       292       402       456       237       386       471       269       326       459
dram[3]:        423       323       526      1068       298       516       584       292       488       542       262       484       570       295       370       564
dram[4]:        405       315       514       532       278       494       538       292       459       534       241       450       538       262       360       532
maximum mf latency per bank:
dram[0]:        512       366       434       436       269       391       496       220       519       421       220       439       519       351       528       519
dram[1]:        475       372       483       445       289       412       515       231       384       451       196       416       455       298       525       493
dram[2]:        434       358       425       422       395       407       435       238       436       417       202       457       407       302       453       414
dram[3]:        505       377       476       549       312       502       475       265       458       521       271       554       460       407       460       514
dram[4]:        460       353       459       450       329       427       447       251       486       424       226       497       456       362       529       448

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
gpgpu_l2_write_miss = 0
gpgpu_l2_write_access = 0
gpgpu_l2_read_miss = 0
gpgpu_l2_read_access = 0
Cache L2_bank_000:
MSHR contents

DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30328 n_nop=27882 n_act=407 n_pre=391 n_req=824 n_rd=1648 n_write=0 bw_util=0.1087
n_activity=6875 dram_eff=0.4794
bk0: 54a 29875i bk1: 128a 29562i bk2: 134a 29017i bk3: 52a 29644i bk4: 108a 29656i bk5: 128a 29173i bk6: 78a 29540i bk7: 76a 29805i bk8: 136a 29305i bk9: 116a 29141i bk10: 64a 29857i bk11: 130a 29298i bk12: 136a 28962i bk13: 48a 29547i bk14: 132a 28578i bk15: 128a 26018i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.426273
Cache L2_bank_001:
MSHR contents

DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30328 n_nop=27936 n_act=379 n_pre=363 n_req=825 n_rd=1650 n_write=0 bw_util=0.1088
n_activity=6824 dram_eff=0.4836
bk0: 54a 29813i bk1: 134a 29614i bk2: 134a 29230i bk3: 54a 29720i bk4: 102a 29660i bk5: 134a 29272i bk6: 70a 29551i bk7: 82a 29722i bk8: 130a 29141i bk9: 122a 29439i bk10: 60a 29812i bk11: 132a 29287i bk12: 130a 29033i bk13: 48a 29491i bk14: 134a 28537i bk15: 130a 26293i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.493504
Cache L2_bank_002:
MSHR contents

DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30328 n_nop=27928 n_act=385 n_pre=369 n_req=823 n_rd=1646 n_write=0 bw_util=0.1085
n_activity=6905 dram_eff=0.4768
bk0: 52a 29835i bk1: 136a 29553i bk2: 128a 29319i bk3: 54a 29615i bk4: 100a 29732i bk5: 136a 29362i bk6: 68a 29553i bk7: 86a 29793i bk8: 128a 29317i bk9: 122a 29374i bk10: 60a 29731i bk11: 136a 29302i bk12: 124a 29142i bk13: 52a 29512i bk14: 128a 28510i bk15: 136a 26152i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.447738
Cache L2_bank_003:
MSHR contents

DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30328 n_nop=27852 n_act=421 n_pre=405 n_req=825 n_rd=1650 n_write=0 bw_util=0.1088
n_activity=6749 dram_eff=0.489
bk0: 52a 29751i bk1: 134a 29551i bk2: 130a 29003i bk3: 48a 29658i bk4: 102a 29771i bk5: 134a 29052i bk6: 68a 29411i bk7: 90a 29839i bk8: 130a 29164i bk9: 120a 29208i bk10: 60a 29782i bk11: 136a 29151i bk12: 124a 28737i bk13: 56a 29572i bk14: 130a 28615i bk15: 136a 25927i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.483909
Cache L2_bank_004:
MSHR contents

DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30328 n_nop=27902 n_act=397 n_pre=381 n_req=824 n_rd=1648 n_write=0 bw_util=0.1087
n_activity=6844 dram_eff=0.4816
bk0: 52a 29791i bk1: 128a 29514i bk2: 134a 29118i bk3: 44a 29639i bk4: 110a 29673i bk5: 128a 29234i bk6: 74a 29482i bk7: 84a 29857i bk8: 136a 29253i bk9: 114a 29385i bk10: 66a 29794i bk11: 130a 29353i bk12: 130a 28946i bk13: 52a 29553i bk14: 136a 28555i bk15: 130a 26063i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.494461
Cache L2_bank_000:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 1621, Miss = 824 (0.508), PendingHit = 7 (0.00432)
Cache L2_bank_001:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 1614, Miss = 825 (0.511), PendingHit = 9 (0.00558)
Cache L2_bank_002:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 1613, Miss = 823 (0.51), PendingHit = 6 (0.00372)
Cache L2_bank_003:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 1742, Miss = 825 (0.474), PendingHit = 9 (0.00517)
Cache L2_bank_004:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 1611, Miss = 824 (0.511), PendingHit = 2 (0.00124)
L2 Cache Total Miss Rate = 0.502

icnt_total_pkts_mem_to_simt=40593
icnt_total_pkts_simt_to_mem=8201

LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Traffic 0 Stat
%=================================
% Average latency = 55.1558
% Accepted packets = 0 at node 0 (avg = 0.0134326)
lat(1) = 55.1558;
thru(1,:) = [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0.0601283 0.0598687 0.0598316 0.0693646 0.0597574 0 0 0 0 ];
% latency change    = 1
% throughput change = 1
Traffic 1 Stat
%=================================
% Average latency = 16.0961
% Accepted packets = 0 at node 14 (avg = 0.0654666)
lat(2) = 16.0961;
thru(2,:) = [ 0.153826 0.0843503 0.143996 0.0823102 0.146408 0.143255 0.144738 0.0714047 0.0971104 0.0728885 0.0728885 0.0749286 0.144367 0.0732594 0 0 0 0 0 0 0 0 0 ];
% latency change    = 2.42666
% throughput change = 0.794817
----------------------------Interconnect-DETAILS---------------------------------=======Traffic[0]class0 ======
Traffic[0]class0Overall average latency = 55.1558 (1 samples)
Traffic[0]class0Overall average accepted rate = 0.0134326 (1 samples)
Traffic[0]class0Overall min accepted rate = 0 (1 samples)
traffic_manager/latency_stat_0_freq = [ 0 4656 738 116 55 36 12 16 14 7 6 7 7 4 12 15 3 13 8 14 1 16 7 7 7 11 9 12 3 8 7 9 6 8 4 8 3 8 3 11 5 16 2 6 5 13 3 13 5 9 5 9 9 13 2 12 6 13 6 16 4 8 2 17 2 14 4 10 1 17 7 10 5 16 4 15 1 14 11 11 11 17 6 15 8 11 3 14 7 20 8 19 5 7 2 15 5 12 3 21 4 11 3 8 3 20 2 18 8 10 3 11 6 14 5 21 7 16 5 10 3 12 4 13 8 15 8 14 5 8 7 14 4 14 6 17 5 13 5 16 5 15 4 16 5 8 7 15 7 8 5 13 4 18 2 11 4 18 4 10 5 15 4 10 6 14 0 7 1 6 5 6 5 12 5 13 4 9 3 13 7 14 1 15 2 7 2 11 3 11 4 12 3 5 3 9 2 11 1 7 1 13 4 12 1 8 2 10 4 9 3 14 2 8 2 5 5 20 2 14 4 6 10 10 1 12 3 8 0 18 5 17 3 13 8 19 4 8 3 13 1 7 3 11 5 8 0 11 3 11 4 11 4 6 2 14 2 6 3 7 3 9 1 8 3 8 4 5 0 5 1 6 3 10 1 1 3 8 0 7 1 7 2 6 1 6 2 5 2 13 2 7 0 9 0 6 2 9 1 10 1 11 0 7 1 6 1 4 2 8 0 6 0 3 1 2 0 4 1 2 1 6 1 6 0 4 2 3 2 5 0 4 1 1 2 0 1 6 0 4 0 0 0 1 1 2 0 4 0 5 0 2 0 6 1 5 0 4 0 3 0 2 0 3 0 4 0 2 0 4 1 0 3 0 0 3 1 4 0 4 0 4 0 2 0 6 2 0 2 3 1 3 0 3 0 6 0 5 0 3 0 3 0 6 0 1 0 0 0 1 0 1 1 1 0 1 0 2 1 1 0 2 1 1 0 2 0 1 0 1 0 1 0 2 1 0 1 1 0 3 0 2 1 0 0 3 1 0 0 0 0 1 0 1 0 0 0 2 0 1 0 3 0 2 0 1 0 3 1 0 0 1 0 2 1 1 1 2 0 1 1 0 1 0 0 1 0 5 0 1 0 3 0 3 0 1 0 0 0 1 0 0 0 2 0 3 0 1 0 1 0 0 0 0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 1 0 0 0 1 0 0 0 0 0 1 0 1 0 0 0 1 0 1 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 0 2 1 0 0 1 0 1 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 0 2 0 0 0 1 0 0 1 0 0 2 0 0 0 0 0 0 1 1 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[0]class1Average hops = 1 (8201 samples)
traffic_manager/hop_stats_freq = [ 0 8201 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
=======Traffic[1]class0 ======
Traffic[1]class0Overall average latency = 16.0961 (1 samples)
Traffic[1]class0Overall average accepted rate = 0.0654666 (1 samples)
Traffic[1]class0Overall min accepted rate = 0 (1 samples)
traffic_manager/latency_stat_0_freq = [ 0 0 110 2 2 720 158 90 263 429 173 171 152 176 246 158 2516 129 129 147 119 1128 79 64 76 48 468 17 18 22 12 177 11 13 9 14 81 4 4 3 3 41 1 2 2 0 7 1 1 0 0 3 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[1]class1Average hops = 1 (8201 samples)
traffic_manager/hop_stats_freq = [ 0 8201 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
----------------------------END-of-Interconnect-DETAILS-------------------------

gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 10 sec (10 sec)
gpgpu_simulation_rate = 550086 (inst/sec)
gpgpu_simulation_rate = 1348 (cycle/sec)

kernel '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4' transfer to GPU hardware scheduler
kernel_name = _Z26histo_intermediates_kernelP5uint2jjjP6uchar4 
kernel_launch_uid = 2 
gpu_sim_cycle = 110547
gpu_sim_insn = 15893670
gpu_ipc =     143.7730
gpu_tot_sim_cycle = 124027
gpu_tot_sim_insn = 21394534
gpu_tot_ipc =     172.4990
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 223969
gpu_stall_icnt2sh    = 56901
gpu_total_sim_rate=324159
Cache L1D_000:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 5136, Miss = 3924 (0.764), PendingHit = 373 (0.0726)
Cache L1D_001:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 5226, Miss = 4477 (0.857), PendingHit = 227 (0.0434)
Cache L1D_002:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 5136, Miss = 3682 (0.717), PendingHit = 516 (0.1)
Cache L1D_003:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 5348, Miss = 4378 (0.819), PendingHit = 277 (0.0518)
Cache L1D_004:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 5860, Miss = 4773 (0.815), PendingHit = 375 (0.064)
Cache L1D_005:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 3566, Miss = 2718 (0.762), PendingHit = 197 (0.0552)
Cache L1D_006:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 4416, Miss = 3263 (0.739), PendingHit = 625 (0.142)
Cache L1D_007:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 2928, Miss = 2451 (0.837), PendingHit = 207 (0.0707)
Cache L1D_008:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 5602, Miss = 4492 (0.802), PendingHit = 338 (0.0603)
Cache L1D_009:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 5094, Miss = 4416 (0.867), PendingHit = 170 (0.0334)
Cache L1D_010:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 5098, Miss = 4332 (0.85), PendingHit = 190 (0.0373)
Cache L1D_011:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 2930, Miss = 2413 (0.824), PendingHit = 121 (0.0413)
Cache L1D_012:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 3690, Miss = 2892 (0.784), PendingHit = 257 (0.0696)
Cache L1D_013:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 2928, Miss = 2247 (0.767), PendingHit = 179 (0.0611)
total_dl1_misses=50458
total_dl1_accesses=62958
total_dl1_miss_rate= 0.801455
Shader 0 dynamic_warp_id issue ditsribution:
dynamic_warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 
distro:
269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 
gpgpu_n_tot_thrd_icount = 22693376
gpgpu_n_tot_w_icount = 709168
gpgpu_n_icache_hits = 368800
gpgpu_n_icache_misses = 16280
gpgpu_n_l1dcache_read_hits = 8448
gpgpu_n_l1dcache_read_misses = 54510
gpgpu_n_l1dcache_write_accesses = 154440
gpgpu_n_l1dcache_wirte_misses = 154440
gpgpu_n_tcache_hits = 0
gpgpu_n_tcache_misses = 0
gpgpu_n_ccache_hits = 55728
gpgpu_n_ccache_misses = 448
gpgpu_n_stall_shd_mem = 1161947
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 50586
gpgpu_n_mem_write_global = 154440
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 1553984
gpgpu_n_store_insn = 2071680
gpgpu_n_shmem_insn = 782208
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3498476
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1813
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1813
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1160134
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1708193	W0_Idle:430528	W0_Scoreboard:57813	W1:1472	W2:512	W3:0	W4:512	W5:0	W6:0	W7:1088	W8:512	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:512	W17:0	W18:32955	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:671605
maxmrqlatency = 271 
maxdqlatency = 0 
maxmflatency = 797 
averagemflatency = 335 
max_icnt2mem_latency = 2385 
max_icnt2sh_latency = 124026 
mrq_lat_table:57351 	4187 	7752 	28732 	50099 	58597 	27554 	3062 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	6312 	36203 	152652 	9873 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:242 	8312 	2597 	3851 	20771 	45415 	44786 	68300 	11640 	104 	55 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:110 	20757 	17990 	11015 	726 	2 	0 	0 	0 	0 	0 	0 	0 	2465 	26703 	45908 	79364 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	12 	18 	212 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        24        24        21        20       110        86        26        26        21        47        25        21        35        27        23        21 
dram[1]:        23        23        19        23       103        85        30        29        21        36        27        18        36        22        20        38 
dram[2]:        26        20        19        25       102        89        31        34        34        52        24        21        25        21        20        33 
dram[3]:        21        36        23        20       101        86        24        27        24        48        23        21        26        19        17        27 
dram[4]:        41        33        19        32        68        83        30        21        21        66        25        23        39        22        21        42 
maximum service time to same row:
dram[0]:      5806      6826      1638      1403      9766      7581      7199      8114      5548      1876      8198      5135      1764      5732      5899      1924 
dram[1]:      3828      6844      1204      1378      9537      7538      4002      8159      5490      1810      8226      5157      1979      5479      5850      1900 
dram[2]:      5056      6851      1232      1462      9952      7064      8205      8191      5628      1658      8228      5137      1692      5450      5211      1700 
dram[3]:      4962      6863      1222      4392     10012      7087      8006      8172      5558      1841      8241      5050      1338      5578      5433      1972 
dram[4]:      3971      6799      1230      1742      6789      7009      6793      8173      5787      2264      8192      5150      1991      5678      5453      2335 
average row accesses per activate:
dram[0]:  3.811634  3.918956  3.998628  3.906425  4.344780  4.347383  3.886719  4.106501  4.052703  3.986842  3.926166  4.197051  3.900510  4.210307  4.161065  4.009957 
dram[1]:  3.886395  4.006964  3.925876  3.825375  4.303694  4.203366  4.098361  3.978581  4.065129  4.167353  3.960474  4.325000  3.980315  4.090663  4.162429  4.123547 
dram[2]:  3.860724  3.972528  3.887399  3.952448  4.388039  4.185237  4.255350  4.064384  4.197756  4.187070  3.863636  4.115385  4.051862  4.162791  4.061898  4.104348 
dram[3]:  3.858333  3.848118  3.902145  3.898611  4.384615  4.309593  4.386197  4.091667  4.142462  4.137978  3.935780  4.195448  4.009247  4.121253  3.945406  3.857723 
dram[4]:  3.864146  3.933610  4.000000  4.090379  4.364771  4.302594  4.201118  4.157821  3.965472  4.065596  3.892903  4.053040  3.936528  3.969895  4.074176  3.973164 
average row locality = 237337/58446 = 4.060791
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1141      1202      1230      1159      1284      1218      1192      1191      1238      1227      1257      1300      1262      1216      1247      1198 
dram[1]:      1150      1218      1237      1172      1275      1226      1194      1199      1229      1227      1236      1281      1244      1215      1239      1203 
dram[2]:      1153      1233      1234      1182      1278      1222      1179      1188      1222      1226      1223      1278      1249      1233      1247      1209 
dram[3]:      1154      1211      1228      1164      1268      1208      1177      1181      1222      1223      1241      1298      1251      1232      1254      1213 
dram[4]:      1142      1203      1230      1155      1272      1211      1190      1195      1230      1232      1256      1295      1260      1231      1252      1199 
total reads: 97741
bank skew: 1300/1141 = 1.14
chip skew: 19562/19525 = 1.00
number of total write accesses:
dram[0]:      1611      1651      1685      1638      1879      1773      1793      1778      1761      1803      1774      1831      1796      1807      1724      1621 
dram[1]:      1621      1659      1676      1632      1871      1771      1806      1773      1767      1811      1770      1833      1789      1808      1708      1634 
dram[2]:      1619      1659      1666      1644      1877      1783      1804      1779      1771      1818      1752      1825      1798      1810      1706      1623 
dram[3]:      1624      1652      1683      1643      1867      1757      1810      1765      1773      1806      1762      1836      1784      1793      1709      1634 
dram[4]:      1617      1641      1682      1651      1875      1775      1818      1782      1756      1805      1761      1838      1779      1802      1714      1614 
total reads: 139596
bank skew: 1879/1611 = 1.17
chip skew: 27934/27898 = 1.00
average mf latency per bank:
dram[0]:        289       289       288       290       277       293       298       286       285       286       284       284       288       281       281       293
dram[1]:        290       291       295       297       282       293       295       291       286       289       285       291       297       286       282       292
dram[2]:        291       293       299       294       281       294       300       288       283       284       292       290       296       286       286       292
dram[3]:        286       287       289       291       274       290       292       285       283       288       284       285       288       281       280       290
dram[4]:        293       296       302       298       287       299       299       296       289       292       293       290       296       288       286       303
maximum mf latency per bank:
dram[0]:        758       658       770       703       719       768       743       673       651       766       707       688       698       623       718       768
dram[1]:        637       639       761       707       762       690       724       691       744       747       752       668       671       675       638       651
dram[2]:        674       644       774       688       701       792       736       741       746       675       703       717       790       743       674       755
dram[3]:        662       690       726       630       664       638       658       750       692       671       703       711       795       720       793       659
dram[4]:        687       706       795       671       641       690       735       666       712       797       715       778       654       688       691       767

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
gpgpu_l2_write_miss = 0
gpgpu_l2_write_access = 0
gpgpu_l2_read_miss = 0
gpgpu_l2_read_access = 0
Cache L2_bank_000:
MSHR contents

DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=279057 n_nop=186493 n_act=11740 n_pre=11724 n_req=47487 n_rd=39124 n_write=29976 bw_util=0.4952
n_activity=247285 dram_eff=0.5589
bk0: 2282a 210661i bk1: 2404a 209299i bk2: 2460a 206506i bk3: 2318a 206588i bk4: 2568a 208607i bk5: 2436a 203789i bk6: 2384a 205042i bk7: 2382a 205165i bk8: 2476a 202547i bk9: 2454a 200251i bk10: 2514a 203901i bk11: 2600a 199501i bk12: 2524a 194485i bk13: 2432a 190582i bk14: 2494a 175648i bk15: 2396a 135662i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.1676
Cache L2_bank_001:
MSHR contents

DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=279057 n_nop=186647 n_act=11672 n_pre=11656 n_req=47474 n_rd=39090 n_write=29992 bw_util=0.4951
n_activity=247150 dram_eff=0.559
bk0: 2300a 211809i bk1: 2436a 208639i bk2: 2474a 205385i bk3: 2344a 205523i bk4: 2550a 206984i bk5: 2452a 204451i bk6: 2388a 205520i bk7: 2398a 205472i bk8: 2458a 202723i bk9: 2454a 200458i bk10: 2472a 203349i bk11: 2562a 198146i bk12: 2488a 195251i bk13: 2430a 190253i bk14: 2478a 176382i bk15: 2406a 135304i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.1767
Cache L2_bank_002:
MSHR contents

DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=279057 n_nop=186700 n_act=11640 n_pre=11624 n_req=47490 n_rd=39112 n_write=29981 bw_util=0.4952
n_activity=246702 dram_eff=0.5601
bk0: 2306a 210563i bk1: 2466a 207470i bk2: 2468a 204624i bk3: 2364a 204881i bk4: 2556a 206649i bk5: 2444a 204161i bk6: 2358a 205112i bk7: 2376a 204930i bk8: 2444a 202854i bk9: 2452a 200328i bk10: 2446a 202657i bk11: 2556a 197274i bk12: 2498a 193921i bk13: 2466a 189861i bk14: 2494a 176526i bk15: 2418a 135381i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.1289
Cache L2_bank_003:
MSHR contents

DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=279057 n_nop=186699 n_act=11679 n_pre=11663 n_req=47423 n_rd=39050 n_write=29966 bw_util=0.4946
n_activity=246317 dram_eff=0.5604
bk0: 2308a 210883i bk1: 2422a 209077i bk2: 2456a 205460i bk3: 2328a 205585i bk4: 2536a 207710i bk5: 2416a 204647i bk6: 2354a 205482i bk7: 2362a 205859i bk8: 2444a 202928i bk9: 2446a 199355i bk10: 2482a 201710i bk11: 2596a 197405i bk12: 2502a 194897i bk13: 2464a 191387i bk14: 2508a 176567i bk15: 2426a 136043i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.0567
Cache L2_bank_004:
MSHR contents

DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=279057 n_nop=186558 n_act=11718 n_pre=11702 n_req=47463 n_rd=39106 n_write=29973 bw_util=0.4951
n_activity=246897 dram_eff=0.5596
bk0: 2284a 210056i bk1: 2406a 207978i bk2: 2460a 204802i bk3: 2310a 205542i bk4: 2544a 207525i bk5: 2422a 204346i bk6: 2380a 204321i bk7: 2390a 204020i bk8: 2460a 202213i bk9: 2464a 200314i bk10: 2512a 202563i bk11: 2590a 197533i bk12: 2520a 194871i bk13: 2462a 189455i bk14: 2504a 175345i bk15: 2398a 134453i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.1039
Cache L2_bank_000:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 41223, Miss = 19562 (0.475), PendingHit = 15367 (0.373)
Cache L2_bank_001:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 41157, Miss = 19545 (0.475), PendingHit = 15370 (0.373)
Cache L2_bank_002:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 41170, Miss = 19556 (0.475), PendingHit = 15385 (0.374)
Cache L2_bank_003:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 41302, Miss = 19525 (0.473), PendingHit = 15357 (0.372)
Cache L2_bank_004:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 41222, Miss = 19553 (0.474), PendingHit = 15355 (0.372)
L2 Cache Total Miss Rate = 0.474

icnt_total_pkts_mem_to_simt=412198
icnt_total_pkts_simt_to_mem=360514

LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Traffic 0 Stat
%=================================
% Average latency = 122.87
% Accepted packets = 0 at node 0 (avg = 0.0692829)
lat(3) = 122.87;
thru(3,:) = [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0.318825 0.318558 0.318622 0.318635 0.318866 0 0 0 0 ];
% latency change    = 0.868999
% throughput change = 0.0550829
Traffic 1 Stat
%=================================
% Average latency = 5.43092
% Accepted packets = 0 at node 14 (avg = 0.0730767)
lat(4) = 5.43092;
thru(4,:) = [ 0.125581 0.157744 0.121306 0.155392 0.156862 0.077447 0.101129 0.0802061 0.156522 0.157359 0.155731 0.0788266 0.0814725 0.0751856 0 0 0 0 0 0 0 0 0 ];
% latency change    = 21.6241
% throughput change = 0.0519153
----------------------------Interconnect-DETAILS---------------------------------=======Traffic[0]class0 ======
Traffic[0]class0Overall average latency = 89.0128 (2 samples)
Traffic[0]class0Overall average accepted rate = 0.0413578 (2 samples)
Traffic[0]class0Overall min accepted rate = 0 (2 samples)
traffic_manager/latency_stat_0_freq = [ 0 2245 3020 522 552 264 422 203 367 235 351 251 323 297 363 452 1671 2039 1628 1674 1777 1851 1879 1986 1940 2116 1998 2144 2105 2144 2213 2112 2111 2069 2039 2035 2018 1980 2013 1951 1979 1788 1949 1761 1724 1691 1589 1573 1598 1534 1528 1469 1444 1457 1424 1345 1377 1220 1217 1252 1206 1212 1116 1127 1053 1082 1032 1024 1044 996 977 952 914 873 840 837 848 835 872 770 745 750 743 714 702 733 694 687 651 729 610 613 559 654 605 646 635 646 631 607 552 542 523 542 476 508 471 514 505 501 458 436 422 453 428 447 414 408 440 421 334 415 338 419 351 366 366 371 329 417 363 381 340 302 283 339 312 319 376 295 331 349 300 280 303 315 321 299 283 308 280 303 276 271 282 291 258 254 287 286 292 276 245 283 273 306 252 274 218 297 263 266 255 278 245 255 248 262 228 227 242 294 244 234 241 271 228 279 234 221 208 257 218 273 206 255 209 240 229 246 226 232 220 247 246 227 240 214 202 222 188 224 237 256 227 237 226 274 221 266 232 217 215 237 228 248 230 222 218 212 230 238 244 241 210 224 205 252 204 224 195 195 186 196 195 195 199 204 200 206 209 199 233 213 202 178 200 198 197 197 193 205 177 216 189 209 189 195 216 213 200 215 188 203 195 215 175 193 192 193 206 196 201 207 198 193 205 218 225 140 183 147 178 166 200 195 169 194 170 196 165 169 181 152 173 183 153 166 158 152 179 170 154 179 150 162 161 160 161 137 151 139 180 153 158 152 146 149 141 184 168 179 185 173 139 147 144 147 143 162 141 149 148 134 161 166 142 144 141 148 147 140 160 160 142 160 148 145 146 142 137 134 137 155 146 139 150 132 142 139 137 129 133 141 132 134 113 118 118 133 101 110 122 128 88 124 107 116 103 120 94 129 110 84 121 96 101 95 111 115 101 111 93 108 90 117 115 137 89 110 100 100 115 102 89 116 106 92 100 106 107 96 98 121 96 98 112 102 113 93 76 91 74 78 83 96 69 77 86 87 80 91 62 77 68 84 78 75 85 75 70 83 64 68 78 74 45 56 60 72 45 63 44 55 50 65 51 67 55 47 40 50 49 55 44 53 46 55 56 46 31 49 36 45 42 50 29 45 33 62 38 56 36 37 26 37 32 45 30 31 27 42 27 37 27 37 25 35 17 32 29 26 30 37 25 30 27 31 14 27 20 28 19 31 19 28 25 30 23 17 24 17 21 21 20 20 11 19 13 9 18 18 13 15 8 15 13 13 12 11 9 16 12 17 6 10 4 10 7 11 5 10 10 13 8 6 7 5 6 10 2 12 3 7 13 9 6 9 4 4 5 7 7 5 4 4 3 11 2 8 3 5 6 2 5 5 3 3 4 4 1 4 6 5 4 7 4 6 1 9 3 3 5 8 5 6 8 7 2 2 4 6 11 8 2 5 3 6 2 2 6 2 5 5 2 8 1 5 2 5 2 2 0 2 4 2 1 2 0 2 7 6 3 4 3 1 3 4 0 2 3 2 3 1 2 2 2 1 2 2 5 3 5 1 2 0 0 4 3 4 0 1 1 1 2 2 2 6 2 1 0 2 1 1 0 0 1 1 2 0 0 0 2 2 0 0 0 0 0 0 1 0 0 2 0 0 0 0 0 1 1 2 1 0 1 0 1 0 1 1 0 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 1 0 0 0 0 1 0 0 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[0]class1Average hops = 1 (206074 samples)
traffic_manager/hop_stats_freq = [ 0 206074 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
=======Traffic[1]class0 ======
Traffic[1]class0Overall average latency = 10.7635 (2 samples)
Traffic[1]class0Overall average accepted rate = 0.0692716 (2 samples)
Traffic[1]class0Overall min accepted rate = 0 (2 samples)
traffic_manager/latency_stat_0_freq = [ 0 78032 11056 7175 8433 26585 8671 6077 8497 9462 5057 3562 3186 2926 2709 1806 3527 1687 1369 1127 906 1248 710 585 514 399 579 282 230 205 206 214 112 96 96 58 87 44 46 29 35 50 22 21 16 15 15 14 21 5 7 14 2 6 4 8 5 2 1 2 2 0 4 0 2 3 1 0 4 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[1]class1Average hops = 1 (206074 samples)
traffic_manager/hop_stats_freq = [ 0 206074 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
----------------------------END-of-Interconnect-DETAILS-------------------------

gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 6 sec (66 sec)
gpgpu_simulation_rate = 324159 (inst/sec)
gpgpu_simulation_rate = 1879 (cycle/sec)

kernel '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_' transfer to GPU hardware scheduler
kernel_name = _Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_ 
kernel_launch_uid = 3 
gpu_sim_cycle = 448110
gpu_sim_insn = 157206464
gpu_ipc =     350.8211
gpu_tot_sim_cycle = 572137
gpu_tot_sim_insn = 178600998
gpu_tot_ipc =     312.1647
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 620428
gpu_stall_icnt2sh    = 1791687
gpu_total_sim_rate=455614
Cache L1D_000:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 134616, Miss = 33974 (0.252), PendingHit = 99648 (0.74)
Cache L1D_001:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 134890, Miss = 32253 (0.239), PendingHit = 99185 (0.735)
Cache L1D_002:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 134480, Miss = 31706 (0.236), PendingHit = 101553 (0.755)
Cache L1D_003:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 134956, Miss = 34460 (0.255), PendingHit = 99617 (0.738)
Cache L1D_004:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 135364, Miss = 34843 (0.257), PendingHit = 99639 (0.736)
Cache L1D_005:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 132782, Miss = 32718 (0.246), PendingHit = 99263 (0.748)
Cache L1D_006:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 134016, Miss = 31039 (0.232), PendingHit = 99539 (0.743)
Cache L1D_007:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 132272, Miss = 32483 (0.246), PendingHit = 99339 (0.751)
Cache L1D_008:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 134954, Miss = 34526 (0.256), PendingHit = 99492 (0.737)
Cache L1D_009:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 134518, Miss = 34468 (0.256), PendingHit = 99391 (0.739)
Cache L1D_010:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 134642, Miss = 34414 (0.256), PendingHit = 99493 (0.739)
Cache L1D_011:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 132410, Miss = 32463 (0.245), PendingHit = 99379 (0.751)
Cache L1D_012:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 133434, Miss = 33008 (0.247), PendingHit = 99715 (0.747)
Cache L1D_013:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 132344, Miss = 32281 (0.244), PendingHit = 99393 (0.751)
total_dl1_misses=464636
total_dl1_accesses=1875678
total_dl1_miss_rate= 0.247716
Shader 0 dynamic_warp_id issue ditsribution:
dynamic_warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 
distro:
269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1353, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1345, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 3229, 3215, 3159, 3187, 3215, 3187, 3229, 3187, 3187, 3257, 3201, 3285, 3117, 3243, 3299, 3215, 3151, 3249, 3165, 3207, 3179, 3193, 3221, 3277, 3207, 3249, 3207, 3067, 3179, 3151, 3179, 3221, 3369, 3369, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 1493, 1549, 1507, 1493, 1563, 1605, 1563, 1535, 1535, 1535, 1493, 1535, 1507, 1549, 1521, 1605, 1429, 1597, 1513, 1527, 1541, 1471, 1555, 1597, 1611, 1611, 1597, 1527, 1611, 1513, 1499, 1541, 1331, 1331, 1331, 1331, 1331, 1331, 1345, 1331, 1331, 1331, 1331, 1345, 1345, 1331, 1331, 1331, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 
gpgpu_n_tot_thrd_icount = 225359360
gpgpu_n_tot_w_icount = 7042480
gpgpu_n_icache_hits = 4035118
gpgpu_n_icache_misses = 18964
gpgpu_n_l1dcache_read_hits = 16396
gpgpu_n_l1dcache_read_misses = 1859282
gpgpu_n_l1dcache_write_accesses = 154440
gpgpu_n_l1dcache_wirte_misses = 154440
gpgpu_n_tcache_hits = 0
gpgpu_n_tcache_misses = 0
gpgpu_n_ccache_hits = 592688
gpgpu_n_ccache_misses = 448
gpgpu_n_stall_shd_mem = 4070523
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 665468
gpgpu_n_mem_write_global = 154440
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 33768768
gpgpu_n_store_insn = 2071680
gpgpu_n_shmem_insn = 6867968
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 37863916
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1813
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1813
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 95112
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3973598
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4072569	W0_Idle:986855	W0_Scoreboard:3296806	W1:234474	W2:210470	W3:181146	W4:138692	W5:82446	W6:50806	W7:38790	W8:43856	W9:57666	W10:76300	W11:92400	W12:104846	W13:108710	W14:108192	W15:93310	W16:76042	W17:54698	W18:68543	W19:20720	W20:10248	W21:4886	W22:1792	W23:658	W24:196	W25:56	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5182537
maxmrqlatency = 271 
maxdqlatency = 0 
maxmflatency = 797 
averagemflatency = 228 
max_icnt2mem_latency = 2385 
max_icnt2sh_latency = 124026 
mrq_lat_table:304877 	16637 	25591 	61228 	66201 	62612 	27890 	3064 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	134045 	390314 	285650 	9913 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:330 	246431 	30634 	84480 	132973 	124575 	105961 	83804 	11762 	104 	55 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:110 	144177 	165223 	345005 	10948 	19 	0 	0 	0 	0 	0 	0 	0 	2465 	26703 	45908 	79364 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	90 	627 	419 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32       110        86        32        32        32        47        32        32        35        32        32        32 
dram[1]:        32        32        32        32       103        85        32        32        32        36        32        32        36        32        32        38 
dram[2]:        32        32        32        32       102        89        32        34        34        52        32        32        32        32        32        33 
dram[3]:        32        36        32        32       101        86        32        32        32        48        32        32        32        32        32        32 
dram[4]:        41        33        32        32        68        83        32        32        32        66        32        32        39        32        32        42 
maximum service time to same row:
dram[0]:     24080     24096     23968     21023     20812     20882     18613     20912     20686     20919     20825     20626     20810     21001     21142     24163 
dram[1]:     24066     24109     23941     21088     20742     20814     18510     20845     20625     20726     20840     20728     20731     21096     21110     24185 
dram[2]:     23939     24194     24087     21002     21010     20926     18564     20814     20749     20813     20935     20860     20847     20907     21073     24012 
dram[3]:     24114     24188     24051     21123     20970     20927     18537     20923     20761     20839     20810     20812     20840     20953     21071     24118 
dram[4]:     24060     24116     24319     21042     20915     20932     18562     20786     20677     20803     20809     20835     20962     20890     21001     24045 
average row accesses per activate:
dram[0]:  3.469760  3.502583  3.492128  3.518766  3.659804  3.567568  3.473005  3.598303  3.519203  3.480520  3.416824  3.582723  3.363552  3.541483  3.575758  3.460949 
dram[1]:  3.537566  3.599894  3.443722  3.450428  3.655851  3.593673  3.556424  3.554081  3.553317  3.545499  3.468886  3.523055  3.412318  3.461576  3.622977  3.598834 
dram[2]:  3.546419  3.582851  3.517665  3.538461  3.727273  3.601485  3.694967  3.615655  3.642461  3.625687  3.449206  3.612998  3.487992  3.601691  3.517730  3.562140 
dram[3]:  3.537116  3.581751  3.513818  3.514593  3.722946  3.670385  3.685946  3.585207  3.651538  3.528293  3.500000  3.553243  3.409582  3.515078  3.468297  3.497175 
dram[4]:  3.543813  3.551652  3.529261  3.533676  3.678377  3.661794  3.665327  3.674809  3.559230  3.534146  3.450024  3.519157  3.428639  3.491067  3.540265  3.569921 
average row locality = 568103/160079 = 3.548892
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5012      5080      5127      5112      5500      5402      5417      5389      5428      5401      5424      5463      5430      5375      5189      5083 
dram[1]:      5033      5084      5144      5130      5480      5412      5414      5410      5417      5404      5389      5451      5424      5367      5179      5083 
dram[2]:      5034      5102      5140      5116      5499      5409      5405      5384      5406      5405      5380      5464      5416      5401      5183      5096 
dram[3]:      5015      5089      5119      5125      5478      5395      5396      5367      5420      5394      5409      5455      5426      5402      5185      5101 
dram[4]:      5024      5082      5129      5126      5474      5407      5417      5397      5409      5408      5421      5457      5430      5396      5180      5076 
total reads: 424102
bank skew: 5500/5012 = 1.10
chip skew: 84840/84776 = 1.00
number of total write accesses:
dram[0]:      1643      1701      1749      1732      1966      1858      1852      1822      1811      1835      1806      1878      1842      1839      1773      1697 
dram[1]:      1653      1709      1740      1726      1956      1858      1866      1819      1814      1843      1802      1884      1834      1840      1759      1708 
dram[2]:      1651      1709      1730      1738      1963      1866      1863      1822      1817      1850      1784      1874      1846      1842      1761      1697 
dram[3]:      1656      1702      1747      1739      1953      1843      1869      1807      1821      1839      1794      1886      1833      1825      1762      1708 
dram[4]:      1649      1691      1746      1747      1960      1858      1877      1824      1802      1837      1793      1891      1825      1834      1766      1689 
total reads: 144001
bank skew: 1966/1643 = 1.20
chip skew: 28813/28784 = 1.00
average mf latency per bank:
dram[0]:        318       319       316       349       340       348       348       342       339       325       316       315       317       315       314       321
dram[1]:        318       319       320       352       343       345       347       347       341       326       316       316       318       319       318       325
dram[2]:        319       321       321       350       341       344       347       343       336       323       319       316       319       316       317       320
dram[3]:        317       317       319       353       340       349       349       347       339       328       316       319       320       316       317       319
dram[4]:        315       318       319       353       340       345       346       346       340       327       317       316       319       315       317       325
maximum mf latency per bank:
dram[0]:        758       658       770       703       719       768       743       673       651       766       707       688       698       623       718       768
dram[1]:        637       639       761       707       762       690       724       691       744       747       752       668       671       675       638       651
dram[2]:        674       644       774       688       701       792       736       741       746       675       703       717       790       743       674       755
dram[3]:        662       690       726       630       664       638       658       750       692       671       703       711       795       720       793       659
dram[4]:        687       706       795       671       641       690       735       666       712       797       715       778       654       688       691       767

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
gpgpu_l2_write_miss = 0
gpgpu_l2_write_access = 0
gpgpu_l2_read_miss = 0
gpgpu_l2_read_access = 0
Cache L2_bank_000:
MSHR contents

DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1287303 n_nop=1021227 n_act=32347 n_pre=32331 n_req=113636 n_rd=169664 n_write=31734 bw_util=0.3129
n_activity=846528 dram_eff=0.4758
bk0: 10024a 1169413i bk1: 10160a 1169499i bk2: 10254a 1169795i bk3: 10224a 1171940i bk4: 11000a 1177472i bk5: 10804a 1174715i bk6: 10834a 1176324i bk7: 10778a 1174411i bk8: 10856a 1169641i bk9: 10802a 1162931i bk10: 10848a 1161172i bk11: 10926a 1150474i bk12: 10860a 1134821i bk13: 10750a 1110414i bk14: 10378a 1051218i bk15: 10166a 874771i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.77914
Cache L2_bank_001:
MSHR contents

DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1287303 n_nop=1021627 n_act=32147 n_pre=32131 n_req=113632 n_rd=169642 n_write=31756 bw_util=0.3129
n_activity=845747 dram_eff=0.4763
bk0: 10066a 1170236i bk1: 10168a 1169719i bk2: 10288a 1168700i bk3: 10260a 1171261i bk4: 10960a 1175973i bk5: 10824a 1174858i bk6: 10828a 1175443i bk7: 10820a 1173859i bk8: 10834a 1169206i bk9: 10808a 1162738i bk10: 10778a 1162277i bk11: 10902a 1148942i bk12: 10848a 1137371i bk13: 10734a 1111639i bk14: 10358a 1050823i bk15: 10166a 876422i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.77973
Cache L2_bank_002:
MSHR contents

DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1287303 n_nop=1022450 n_act=31725 n_pre=31709 n_req=113653 n_rd=169680 n_write=31739 bw_util=0.3129
n_activity=845781 dram_eff=0.4763
bk0: 10068a 1170169i bk1: 10204a 1169677i bk2: 10280a 1169846i bk3: 10232a 1171494i bk4: 10998a 1176777i bk5: 10818a 1175890i bk6: 10810a 1176992i bk7: 10768a 1174133i bk8: 10812a 1170637i bk9: 10810a 1164305i bk10: 10760a 1161576i bk11: 10928a 1150264i bk12: 10832a 1136326i bk13: 10802a 1111069i bk14: 10366a 1052608i bk15: 10192a 879828i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.7601
Cache L2_bank_003:
MSHR contents

DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1287303 n_nop=1022187 n_act=31921 n_pre=31905 n_req=113560 n_rd=169552 n_write=31738 bw_util=0.3127
n_activity=843397 dram_eff=0.4773
bk0: 10030a 1170905i bk1: 10178a 1169525i bk2: 10238a 1169396i bk3: 10250a 1172483i bk4: 10956a 1176257i bk5: 10790a 1174876i bk6: 10792a 1175708i bk7: 10734a 1175805i bk8: 10840a 1170256i bk9: 10788a 1162499i bk10: 10818a 1160683i bk11: 10910a 1149022i bk12: 10852a 1136102i bk13: 10804a 1113103i bk14: 10370a 1052683i bk15: 10202a 879463i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.76162
Cache L2_bank_004:
MSHR contents

DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1287303 n_nop=1022038 n_act=31942 n_pre=31926 n_req=113622 n_rd=169666 n_write=31731 bw_util=0.3129
n_activity=848849 dram_eff=0.4745
bk0: 10048a 1170223i bk1: 10164a 1169139i bk2: 10258a 1169101i bk3: 10252a 1171868i bk4: 10948a 1176741i bk5: 10814a 1175732i bk6: 10834a 1175612i bk7: 10794a 1174167i bk8: 10818a 1169553i bk9: 10816a 1164420i bk10: 10842a 1160782i bk11: 10914a 1149190i bk12: 10860a 1136578i bk13: 10792a 1111996i bk14: 10360a 1052263i bk15: 10152a 876412i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=2.75855
Cache L2_bank_000:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 164211, Miss = 84832 (0.517), PendingHit = 25492 (0.155)
Cache L2_bank_001:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 164172, Miss = 84821 (0.517), PendingHit = 25473 (0.155)
Cache L2_bank_002:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 164117, Miss = 84840 (0.517), PendingHit = 25453 (0.155)
Cache L2_bank_003:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 164344, Miss = 84776 (0.516), PendingHit = 25418 (0.155)
Cache L2_bank_004:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 164266, Miss = 84833 (0.516), PendingHit = 25380 (0.155)
L2 Cache Total Miss Rate = 0.516

icnt_total_pkts_mem_to_simt=3487378
icnt_total_pkts_simt_to_mem=975550

LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Traffic 0 Stat
%=================================
% Average latency = 34.3299
% Accepted packets = 0 at node 0 (avg = 0.0687842)
lat(5) = 34.3299;
thru(5,:) = [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0.316186 0.316216 0.31614 0.316746 0.316748 0 0 0 0 ];
% latency change    = 0.841802
% throughput change = 0.0624043
Traffic 1 Stat
%=================================
% Average latency = 13.7604
% Accepted packets = 0 at node 14 (avg = 0.149186)
lat(6) = 13.7604;
thru(6,:) = [ 0.247691 0.235004 0.236388 0.247869 0.247802 0.247412 0.235004 0.24759 0.247601 0.247702 0.247869 0.247691 0.248059 0.247601 0 0 0 0 0 0 0 0 0 ];
% latency change    = 1.49484
% throughput change = 0.538937
----------------------------Interconnect-DETAILS---------------------------------=======Traffic[0]class0 ======
Traffic[0]class0Overall average latency = 70.7852 (3 samples)
Traffic[0]class0Overall average accepted rate = 0.0504999 (3 samples)
Traffic[0]class0Overall min accepted rate = 0 (3 samples)
traffic_manager/latency_stat_0_freq = [ 0 251548 31527 5851 3512 5091 2336 2413 2240 3140 2471 2707 1809 2371 1756 2451 8490 11656 5155 3904 2402 6814 6825 4127 2585 2959 6574 8133 3393 3280 2225 6683 6520 3398 2314 2609 5836 6743 2498 2606 1857 5784 5419 2635 1757 2246 4737 5504 1820 2134 1429 4679 4203 2039 1331 1842 3702 4395 1294 1663 1023 3708 3231 1692 893 1461 2574 3173 990 1423 810 2730 2369 1381 795 1213 1921 2461 808 1179 606 2133 1719 1164 596 993 1328 1823 647 1024 468 1676 1172 982 503 831 1014 1462 504 849 408 1224 804 835 443 786 737 1116 438 744 350 957 592 702 364 638 517 866 337 652 331 750 466 633 283 599 460 721 302 530 261 652 423 589 276 515 345 591 275 505 252 539 316 487 239 457 277 513 258 455 231 485 268 439 243 425 248 431 231 409 227 458 246 421 234 435 230 401 235 395 197 415 214 368 196 372 202 369 199 339 193 365 192 346 204 347 165 323 190 331 158 326 184 310 167 300 170 319 166 327 168 332 145 302 170 292 146 311 149 302 151 322 136 297 141 265 135 255 147 241 147 280 122 240 116 220 128 227 130 245 109 214 114 219 100 236 102 198 93 201 93 208 87 202 95 198 106 209 96 140 84 188 95 158 91 167 85 154 69 159 60 170 82 152 56 138 58 136 65 139 57 121 68 110 53 117 57 106 52 107 48 96 48 91 54 109 45 87 47 75 42 88 42 101 44 99 56 72 24 76 35 64 36 70 37 69 33 77 33 58 28 65 34 65 27 63 25 67 24 74 24 49 22 56 27 51 21 55 21 47 16 48 19 42 18 47 17 32 13 46 16 50 15 40 16 33 19 32 13 30 13 38 11 24 13 38 17 28 15 40 11 28 17 24 10 24 8 17 11 22 10 21 13 13 9 12 6 19 4 11 12 22 4 10 4 13 7 18 12 13 6 14 15 20 7 6 7 8 7 13 7 14 7 14 8 12 8 10 7 8 8 9 4 18 4 11 4 9 2 6 1 16 5 11 2 4 4 10 4 4 1 7 4 7 3 5 3 6 4 3 3 4 4 1 1 4 2 4 0 2 0 0 2 7 2 1 2 2 1 2 0 4 2 3 2 1 0 4 1 1 0 1 1 0 0 2 0 0 0 1 0 1 1 2 1 4 1 1 2 3 2 2 0 1 0 1 1 0 1 0 0 0 0 1 1 1 0 0 0 0 0 1 0 1 0 0 1 1 0 0 1 0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[0]class1Average hops = 1 (821110 samples)
traffic_manager/hop_stats_freq = [ 0 821110 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
=======Traffic[1]class0 ======
Traffic[1]class0Overall average latency = 11.7625 (3 samples)
Traffic[1]class0Overall average accepted rate = 0.0959098 (3 samples)
Traffic[1]class0Overall min accepted rate = 0 (3 samples)
traffic_manager/latency_stat_0_freq = [ 0 0 0 0 0 93359 30080 10517 22269 42345 18399 14647 12825 13600 20896 14237 189453 7382 6823 8230 7112 64355 1857 1682 2078 1719 19386 450 387 454 381 5912 103 123 141 131 2047 40 30 27 48 769 14 13 14 7 392 2 5 7 3 142 0 0 1 0 76 1 0 3 0 45 0 0 0 0 14 0 0 0 0 2 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[1]class1Average hops = 1 (821110 samples)
traffic_manager/hop_stats_freq = [ 0 821110 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
----------------------------END-of-Interconnect-DETAILS-------------------------

gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 32 sec (392 sec)
gpgpu_simulation_rate = 455614 (inst/sec)
gpgpu_simulation_rate = 1459 (cycle/sec)

kernel '_Z18histo_final_kerneljjjjPjS_S_S_' transfer to GPU hardware scheduler
kernel_name = _Z18histo_final_kerneljjjjPjS_S_S_ 
kernel_launch_uid = 4 
gpu_sim_cycle = 42406
gpu_sim_insn = 6755328
gpu_ipc =     159.3012
gpu_tot_sim_cycle = 614543
gpu_tot_sim_insn = 185356326
gpu_tot_ipc =     301.6165
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 669517
gpu_stall_icnt2sh    = 1804195
gpu_total_sim_rate=448804
Cache L1D_000:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 138648, Miss = 35670 (0.257), PendingHit = 101780 (0.734)
Cache L1D_001:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 137066, Miss = 33149 (0.242), PendingHit = 100274 (0.732)
Cache L1D_002:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 136656, Miss = 32602 (0.239), PendingHit = 102699 (0.752)
Cache L1D_003:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 138092, Miss = 35772 (0.259), PendingHit = 101274 (0.733)
Cache L1D_004:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 137604, Miss = 35771 (0.26), PendingHit = 100840 (0.733)
Cache L1D_005:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 136750, Miss = 34382 (0.251), PendingHit = 101417 (0.742)
Cache L1D_006:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 138112, Miss = 32767 (0.237), PendingHit = 101860 (0.738)
Cache L1D_007:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 136368, Miss = 34215 (0.251), PendingHit = 101486 (0.744)
Cache L1D_008:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 137130, Miss = 35424 (0.258), PendingHit = 100590 (0.734)
Cache L1D_009:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 136694, Miss = 35366 (0.259), PendingHit = 100515 (0.735)
Cache L1D_010:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 138610, Miss = 36078 (0.26), PendingHit = 101608 (0.733)
Cache L1D_011:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 135546, Miss = 33775 (0.249), PendingHit = 101020 (0.745)
Cache L1D_012:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 136506, Miss = 34288 (0.251), PendingHit = 101340 (0.742)
Cache L1D_013:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 135416, Miss = 33561 (0.248), PendingHit = 101019 (0.746)
total_dl1_misses=482820
total_dl1_accesses=1919198
total_dl1_miss_rate= 0.251574
Shader 0 dynamic_warp_id issue ditsribution:
dynamic_warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 
distro:
269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1353, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1345, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 3229, 3215, 3159, 3187, 3215, 3187, 3229, 3187, 3187, 3257, 3201, 3285, 3117, 3243, 3299, 3215, 3151, 3249, 3165, 3207, 3179, 3193, 3221, 3277, 3207, 3249, 3207, 3067, 3179, 3151, 3179, 3221, 3369, 3369, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 1493, 1549, 1507, 1493, 1563, 1605, 1563, 1535, 1535, 1535, 1493, 1535, 1507, 1549, 1521, 1605, 1429, 1597, 1513, 1527, 1541, 1471, 1555, 1597, 1611, 1611, 1597, 1527, 1611, 1513, 1499, 1541, 1331, 1331, 1331, 1331, 1331, 1331, 1345, 1331, 1331, 1331, 1331, 1345, 1345, 1331, 1331, 1331, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 
gpgpu_n_tot_thrd_icount = 232243712
gpgpu_n_tot_w_icount = 7257616
gpgpu_n_icache_hits = 4148750
gpgpu_n_icache_misses = 20408
gpgpu_n_l1dcache_read_hits = 18656
gpgpu_n_l1dcache_read_misses = 1900542
gpgpu_n_l1dcache_write_accesses = 219976
gpgpu_n_l1dcache_wirte_misses = 216378
gpgpu_n_tcache_hits = 0
gpgpu_n_tcache_misses = 0
gpgpu_n_ccache_hits = 600976
gpgpu_n_ccache_misses = 448
gpgpu_n_stall_shd_mem = 4509220
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 683652
gpgpu_n_mem_write_global = 219976
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 34465088
gpgpu_n_store_insn = 3120256
gpgpu_n_shmem_insn = 6867968
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 38394348
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1813
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1813
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 95112
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4412295
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4647534	W0_Idle:1181240	W0_Scoreboard:3326448	W1:234474	W2:210470	W3:181146	W4:138692	W5:82446	W6:50806	W7:38790	W8:43856	W9:57666	W10:76300	W11:92400	W12:104846	W13:108710	W14:108192	W15:93310	W16:76042	W17:54698	W18:68543	W19:20720	W20:10248	W21:4886	W22:1792	W23:658	W24:196	W25:56	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5397673
maxmrqlatency = 343 
maxdqlatency = 0 
maxmflatency = 1002 
averagemflatency = 234 
max_icnt2mem_latency = 2385 
max_icnt2sh_latency = 614542 
mrq_lat_table:327356 	18899 	29371 	71716 	83832 	83152 	37216 	4299 	58 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	135480 	419162 	336964 	12036 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:344 	248190 	32196 	86482 	142422 	149233 	128319 	103528 	14063 	123 	55 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:110 	152944 	172355 	347207 	11031 	19 	0 	0 	0 	0 	0 	0 	0 	2465 	26703 	45908 	79364 	0 	0 	65536 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	91 	643 	486 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        65        35        40        80       110        86        55        63        64        50        45        70        40        50        45        35 
dram[1]:        55        35        36        80       103        85        60        75        55        40        45        57        55        37        45        38 
dram[2]:        65        40        35        80       102        89        55        80        80        55        45        45        40        35        35        35 
dram[3]:        75        36        55        80       101        86        55        80        80        48        45        80        45        40        32        35 
dram[4]:        60        40        35        80        75        83        60        65        75        66        45        78        65        32        32        70 
maximum service time to same row:
dram[0]:     24080     24096     23968     21023     20812     20882     18613     20912     20686     20919     20825     20626     20810     21001     21142     24163 
dram[1]:     24066     24109     23941     21088     20742     20814     18510     20845     20625     20726     20840     20728     20731     21096     21110     24185 
dram[2]:     23939     24194     24087     21002     21010     20926     18564     20814     20749     20813     20935     20860     20847     20907     21073     24012 
dram[3]:     24114     24188     24051     21123     20970     20927     18537     20923     20761     20839     20810     20812     20840     20953     21071     24118 
dram[4]:     24060     24116     24319     21042     20915     20932     18562     20786     20677     20803     20809     20835     20962     20890     21001     24045 
average row accesses per activate:
dram[0]:  3.706413  3.671132  3.653425  3.659331  3.773967  3.690254  3.596311  3.768643  3.722615  3.643170  3.581152  3.708850  3.488030  3.650155  3.697471  3.626035 
dram[1]:  3.741643  3.703169  3.608735  3.632319  3.807213  3.675975  3.689337  3.741563  3.810018  3.693262  3.642762  3.636956  3.520000  3.539553  3.716937  3.725259 
dram[2]:  3.744864  3.746479  3.677701  3.690564  3.846568  3.674048  3.788002  3.798186  3.851530  3.755516  3.634495  3.757277  3.594970  3.675555  3.591398  3.691912 
dram[3]:  3.736264  3.730300  3.692237  3.689401  3.811886  3.769266  3.789688  3.750901  3.843209  3.692889  3.654619  3.665644  3.538626  3.615923  3.576271  3.648524 
dram[4]:  3.762614  3.749882  3.704493  3.691778  3.807744  3.735559  3.827071  3.858456  3.763758  3.695691  3.616064  3.677914  3.572598  3.592432  3.623136  3.717937 
average row locality = 655899/177541 = 3.694352
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5408      5478      5511      5526      5906      5768      5793      5772      5812      5749      5744      5813      5782      5727      5565      5467 
dram[1]:      5431      5482      5528      5544      5884      5778      5790      5793      5801      5752      5709      5801      5776      5719      5555      5467 
dram[2]:      5432      5500      5524      5530      5903      5775      5781      5768      5789      5753      5700      5814      5768      5753      5559      5480 
dram[3]:      5413      5487      5503      5541      5882      5761      5772      5750      5804      5742      5729      5807      5778      5754      5561      5485 
dram[4]:      5421      5480      5513      5542      5878      5773      5795      5780      5793      5756      5741      5809      5782      5748      5558      5460 
total reads: 454058
bank skew: 5906/5408 = 1.09
chip skew: 90829/90769 = 1.00
number of total write accesses:
dram[0]:      2394      2470      2490      2455      2676      2524      2590      2617      2616      2572      2464      2569      2523      2526      2477      2416 
dram[1]:      2404      2465      2487      2458      2667      2515      2618      2633      2642      2580      2469      2564      2496      2514      2455      2438 
dram[2]:      2406      2480      2475      2449      2671      2521      2617      2607      2642      2588      2434      2576      2522      2517      2457      2417 
dram[3]:      2407      2466      2487      2465      2649      2505      2607      2577      2628      2567      2461      2558      2513      2512      2457      2425 
dram[4]:      2409      2451      2485      2495      2678      2505      2659      2616      2619      2563      2453      2584      2510      2511      2460      2396 
total reads: 201841
bank skew: 2678/2394 = 1.12
chip skew: 40405/40284 = 1.00
average mf latency per bank:
dram[0]:        309       311       311       340       331       339       338       333       328       317       311       311       315       312       310       313
dram[1]:        311       312       314       342       336       338       339       337       331       318       310       314       318       317       313       316
dram[2]:        313       313       314       341       333       337       337       336       329       314       313       314       317       313       312       314
dram[3]:        309       309       313       342       333       340       341       338       330       319       311       317       318       313       312       313
dram[4]:        308       311       313       343       334       338       337       336       330       318       313       313       316       313       313       318
maximum mf latency per bank:
dram[0]:        758       706       770       703       777       768       743       854       651       766       707       688       832       679       718       768
dram[1]:        716       719       765       719       762       690       724      1002       744       747       752       676       873       721       638       651
dram[2]:        706       769       774       730       701       792       736       795       746       675       703       717       790       743       678       755
dram[3]:        738       690       726       788       753       638       701       750       802       671       703       777       795       720       793       659
dram[4]:        735       765       795       792       689       756       749       666       712       797       715       778       707       822       691       767

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
gpgpu_l2_write_miss = 0
gpgpu_l2_write_access = 0
gpgpu_l2_read_miss = 0
gpgpu_l2_read_access = 0
Cache L2_bank_000:
MSHR contents

DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1382715 n_nop=1083911 n_act=35811 n_pre=35795 n_req=131200 n_rd=181642 n_write=45556 bw_util=0.3286
n_activity=936641 dram_eff=0.4851
bk0: 10816a 1243339i bk1: 10956a 1243127i bk2: 11022a 1244241i bk3: 11052a 1245137i bk4: 11812a 1250240i bk5: 11536a 1247342i bk6: 11586a 1248392i bk7: 11544a 1245406i bk8: 11624a 1241831i bk9: 11498a 1234208i bk10: 11488a 1232089i bk11: 11626a 1219883i bk12: 11564a 1203082i bk13: 11454a 1175462i bk14: 11130a 1111094i bk15: 10934a 924223i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.38359
Cache L2_bank_001:
MSHR contents

DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1382715 n_nop=1084156 n_act=35668 n_pre=35652 n_req=131215 n_rd=181620 n_write=45619 bw_util=0.3287
n_activity=935502 dram_eff=0.4858
bk0: 10862a 1242534i bk1: 10964a 1243021i bk2: 11056a 1242246i bk3: 11088a 1243973i bk4: 11768a 1248821i bk5: 11556a 1247031i bk6: 11580a 1246992i bk7: 11586a 1244785i bk8: 11602a 1240136i bk9: 11504a 1232565i bk10: 11418a 1232032i bk11: 11602a 1217500i bk12: 11552a 1205171i bk13: 11438a 1176474i bk14: 11110a 1110384i bk15: 10934a 924808i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.38772
Cache L2_bank_002:
MSHR contents

DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1382715 n_nop=1084949 n_act=35278 n_pre=35262 n_req=131208 n_rd=181658 n_write=45568 bw_util=0.3287
n_activity=935848 dram_eff=0.4856
bk0: 10864a 1242532i bk1: 11000a 1242562i bk2: 11048a 1242583i bk3: 11060a 1244151i bk4: 11806a 1249416i bk5: 11550a 1248136i bk6: 11562a 1248322i bk7: 11536a 1244924i bk8: 11578a 1242643i bk9: 11506a 1235398i bk10: 11400a 1232079i bk11: 11628a 1218699i bk12: 11536a 1204191i bk13: 11506a 1175377i bk14: 11118a 1112462i bk15: 10960a 928423i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.3759
Cache L2_bank_003:
MSHR contents

DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1382715 n_nop=1084794 n_act=35427 n_pre=35411 n_req=131053 n_rd=181538 n_write=45545 bw_util=0.3285
n_activity=932940 dram_eff=0.4868
bk0: 10826a 1243471i bk1: 10974a 1242412i bk2: 11006a 1242915i bk3: 11082a 1244703i bk4: 11764a 1248766i bk5: 11522a 1246705i bk6: 11544a 1247216i bk7: 11500a 1246223i bk8: 11608a 1241968i bk9: 11484a 1233207i bk10: 11458a 1230446i bk11: 11614a 1217543i bk12: 11556a 1204448i bk13: 11508a 1178066i bk14: 11122a 1112999i bk15: 10970a 928811i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.36472
Cache L2_bank_004:
MSHR contents

DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1382715 n_nop=1084810 n_act=35360 n_pre=35344 n_req=131223 n_rd=181658 n_write=45543 bw_util=0.3286
n_activity=938520 dram_eff=0.4842
bk0: 10842a 1244266i bk1: 10960a 1243256i bk2: 11026a 1243545i bk3: 11084a 1244780i bk4: 11756a 1250699i bk5: 11546a 1248543i bk6: 11590a 1247537i bk7: 11560a 1244953i bk8: 11586a 1241340i bk9: 11512a 1235358i bk10: 11482a 1230730i bk11: 11618a 1217622i bk12: 11564a 1204809i bk13: 11496a 1176789i bk14: 11116a 1112912i bk15: 10920a 926303i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.37042
Cache L2_bank_000:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 180973, Miss = 90821 (0.502), PendingHit = 33188 (0.183)
Cache L2_bank_001:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 180940, Miss = 90810 (0.502), PendingHit = 33164 (0.183)
Cache L2_bank_002:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 180883, Miss = 90829 (0.502), PendingHit = 33122 (0.183)
Cache L2_bank_003:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 181122, Miss = 90769 (0.501), PendingHit = 32973 (0.182)
Cache L2_bank_004:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 181038, Miss = 90829 (0.502), PendingHit = 33139 (0.183)
L2 Cache Total Miss Rate = 0.502

icnt_total_pkts_mem_to_simt=3644464
icnt_total_pkts_simt_to_mem=1164868

LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Traffic 0 Stat
%=================================
% Average latency = 91.4844
% Accepted packets = 0 at node 0 (avg = 0.0970548)
lat(7) = 91.4844;
thru(7,:) = [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0.446292 0.446362 0.446339 0.446575 0.446693 0 0 0 0 ];
% latency change    = 0.849588
% throughput change = 0.537133
Traffic 1 Stat
%=================================
% Average latency = 6.23086
% Accepted packets = 0 at node 14 (avg = 0.0805309)
lat(8) = 6.23086;
thru(8,:) = [ 0.172963 0.091086 0.091086 0.133722 0.0944818 0.169567 0.176359 0.176595 0.0912039 0.0912039 0.169567 0.133722 0.130327 0.130327 0 0 0 0 0 0 0 0 0 ];
% latency change    = 13.6825
% throughput change = 0.205187
----------------------------Interconnect-DETAILS---------------------------------=======Traffic[0]class0 ======
Traffic[0]class0Overall average latency = 75.96 (4 samples)
Traffic[0]class0Overall average accepted rate = 0.0621386 (4 samples)
Traffic[0]class0Overall min accepted rate = 0 (4 samples)
traffic_manager/latency_stat_0_freq = [ 0 503 919 356 339 316 291 169 258 190 191 152 214 171 278 397 1491 1641 934 987 919 907 959 988 892 1004 1003 1009 1001 992 1041 977 986 980 936 1054 916 898 933 888 912 924 821 839 855 863 779 799 809 795 748 686 722 706 707 697 686 653 615 629 662 605 631 657 619 554 595 511 535 554 501 558 523 520 441 468 431 442 437 397 420 363 391 368 383 338 349 340 322 332 327 303 297 290 312 276 251 268 265 234 236 209 252 204 208 230 216 205 195 174 196 153 171 187 159 174 161 144 131 157 138 166 163 126 146 148 110 125 131 100 110 107 122 110 127 117 93 101 100 107 103 103 99 90 103 88 110 83 94 85 92 107 90 82 73 91 79 78 101 77 111 93 103 83 84 94 97 94 93 74 68 67 74 80 92 62 72 84 77 92 92 81 73 77 73 82 77 78 64 80 90 82 81 100 70 87 74 79 84 79 78 69 68 83 82 92 78 75 73 91 83 76 74 97 81 65 73 61 71 85 62 68 53 70 78 68 72 77 82 77 82 57 61 79 63 73 81 67 84 77 75 64 75 73 76 59 69 49 60 68 63 56 53 73 71 53 59 63 56 73 54 62 56 73 57 59 70 73 56 83 66 66 59 59 78 68 74 53 52 56 60 70 56 70 66 49 52 50 48 47 51 46 61 59 59 65 43 49 54 49 44 47 51 49 50 59 55 60 45 46 44 45 48 53 46 36 35 40 47 38 37 57 51 37 35 42 26 42 39 46 55 40 34 31 29 40 41 32 30 31 28 32 26 29 35 26 31 26 39 32 18 29 24 27 32 24 24 24 20 20 20 25 15 21 32 27 14 21 21 27 24 22 20 17 22 24 22 17 22 21 18 20 20 23 17 15 18 20 22 21 16 21 17 20 10 18 17 13 22 24 9 15 23 17 12 13 12 25 13 12 23 15 19 16 15 21 15 11 12 14 18 17 13 11 14 19 15 17 6 16 13 9 11 13 17 16 11 13 13 11 9 13 3 2 6 10 6 11 5 8 5 2 3 6 9 14 6 4 5 4 1 6 4 10 3 12 5 8 8 3 7 12 10 6 4 5 5 4 5 6 8 3 6 2 8 3 6 7 7 6 9 8 7 6 3 0 5 4 6 4 6 5 4 3 6 11 4 4 8 3 3 4 4 3 6 5 4 3 5 4 9 6 0 2 2 5 4 2 2 5 10 5 7 5 2 7 4 9 3 2 3 3 1 4 4 1 2 7 1 2 3 3 8 1 3 4 6 5 4 4 2 5 3 4 4 3 2 2 1 2 1 1 0 1 3 4 4 4 3 2 5 4 3 0 4 5 2 1 4 2 2 3 3 3 3 1 2 1 1 5 1 0 1 1 0 0 2 2 3 1 1 0 0 1 1 0 2 2 0 1 2 0 0 1 0 1 1 1 2 1 1 0 1 1 2 3 1 2 1 0 2 2 0 1 1 1 0 1 1 1 0 0 0 0 0 2 0 1 1 0 0 0 2 1 2 0 1 0 0 0 0 1 0 0 0 0 0 1 1 0 0 1 1 0 0 0 0 0 0 1 0 0 0 0 0 1 0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 2 0 0 0 0 0 0 0 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 3 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[0]class1Average hops = 1 (904956 samples)
traffic_manager/hop_stats_freq = [ 0 904956 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
=======Traffic[1]class0 ======
Traffic[1]class0Overall average latency = 10.3796 (4 samples)
Traffic[1]class0Overall average accepted rate = 0.0920651 (4 samples)
Traffic[1]class0Overall min accepted rate = 0 (4 samples)
traffic_manager/latency_stat_0_freq = [ 0 28243 3958 2803 3273 11690 4047 2964 3750 4764 2865 1876 1912 1534 1476 1037 1732 883 726 716 601 513 385 289 276 284 218 167 180 94 99 82 77 53 51 25 31 16 19 19 15 17 10 9 5 11 4 2 1 10 6 1 3 3 1 1 4 3 2 2 1 1 1 1 0 1 2 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[1]class1Average hops = 1 (904956 samples)
traffic_manager/hop_stats_freq = [ 0 904956 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
----------------------------END-of-Interconnect-DETAILS-------------------------

gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 53 sec (413 sec)
gpgpu_simulation_rate = 448804 (inst/sec)
gpgpu_simulation_rate = 1487 (cycle/sec)

kernel '_Z20histo_prescan_kernelPjiS_' transfer to GPU hardware scheduler
kernel_name = _Z20histo_prescan_kernelPjiS_ 
kernel_launch_uid = 5 
gpu_sim_cycle = 13403
gpu_sim_insn = 5500864
gpu_ipc =     410.4203
gpu_tot_sim_cycle = 627946
gpu_tot_sim_insn = 190857190
gpu_tot_ipc =     303.9388
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 678636
gpu_stall_icnt2sh    = 1829870
gpu_total_sim_rate=451199
Cache L1D_000:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 139410, Miss = 36049 (0.259), PendingHit = 101914 (0.731)
Cache L1D_001:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 137960, Miss = 33597 (0.244), PendingHit = 100505 (0.729)
Cache L1D_002:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 138182, Miss = 33363 (0.241), PendingHit = 103172 (0.747)
Cache L1D_003:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 139616, Miss = 36536 (0.262), PendingHit = 101513 (0.727)
Cache L1D_004:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 138366, Miss = 36147 (0.261), PendingHit = 101042 (0.73)
Cache L1D_005:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 138150, Miss = 35175 (0.255), PendingHit = 101653 (0.736)
Cache L1D_006:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 138878, Miss = 33150 (0.239), PendingHit = 102040 (0.735)
Cache L1D_007:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 137640, Miss = 34718 (0.252), PendingHit = 101839 (0.74)
Cache L1D_008:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 138656, Miss = 36172 (0.261), PendingHit = 100949 (0.728)
Cache L1D_009:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 138218, Miss = 36129 (0.261), PendingHit = 100821 (0.729)
Cache L1D_010:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 140140, Miss = 36869 (0.263), PendingHit = 101908 (0.727)
Cache L1D_011:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 136310, Miss = 34156 (0.251), PendingHit = 101253 (0.743)
Cache L1D_012:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 137268, Miss = 34667 (0.253), PendingHit = 101595 (0.74)
Cache L1D_013:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 136432, Miss = 34002 (0.249), PendingHit = 101346 (0.743)
total_dl1_misses=490730
total_dl1_accesses=1935226
total_dl1_miss_rate= 0.253578
Shader 0 dynamic_warp_id issue ditsribution:
dynamic_warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 
distro:
269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1353, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1345, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 3229, 3215, 3159, 3187, 3215, 3187, 3229, 3187, 3187, 3257, 3201, 3285, 3117, 3243, 3299, 3215, 3151, 3249, 3165, 3207, 3179, 3193, 3221, 3277, 3207, 3249, 3207, 3067, 3179, 3151, 3179, 3221, 3369, 3369, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 1493, 1549, 1507, 1493, 1563, 1605, 1563, 1535, 1535, 1535, 1493, 1535, 1507, 1549, 1521, 1605, 1429, 1597, 1513, 1527, 1541, 1471, 1555, 1597, 1611, 1611, 1597, 1527, 1611, 1513, 1499, 1541, 1331, 1331, 1331, 1331, 1331, 1331, 1345, 1331, 1331, 1331, 1331, 1345, 1345, 1331, 1331, 1331, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 
gpgpu_n_tot_thrd_icount = 238064128
gpgpu_n_tot_w_icount = 7439504
gpgpu_n_icache_hits = 4253390
gpgpu_n_icache_misses = 23519
gpgpu_n_l1dcache_read_hits = 22946
gpgpu_n_l1dcache_read_misses = 1912280
gpgpu_n_l1dcache_write_accesses = 219976
gpgpu_n_l1dcache_wirte_misses = 216378
gpgpu_n_tcache_hits = 0
gpgpu_n_tcache_misses = 0
gpgpu_n_ccache_hits = 604112
gpgpu_n_ccache_misses = 448
gpgpu_n_stall_shd_mem = 4543755
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 691690
gpgpu_n_mem_write_global = 219976
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 34983232
gpgpu_n_store_insn = 3120256
gpgpu_n_shmem_insn = 7650176
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 38591084
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1813
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1813
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 95112
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4446830
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4702721	W0_Idle:1212905	W0_Scoreboard:3360884	W1:235946	W2:210982	W3:181146	W4:139204	W5:82446	W6:50806	W7:39878	W8:44368	W9:57666	W10:76300	W11:92400	W12:104846	W13:108710	W14:108192	W15:93310	W16:76554	W17:54698	W18:68543	W19:20720	W20:10248	W21:4886	W22:1792	W23:658	W24:196	W25:56	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5574953
maxmrqlatency = 343 
maxdqlatency = 0 
maxmflatency = 1002 
averagemflatency = 234 
max_icnt2mem_latency = 2385 
max_icnt2sh_latency = 614542 
mrq_lat_table:329656 	19017 	29606 	72537 	84460 	83581 	37373 	4302 	58 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	137039 	422625 	339949 	12067 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:545 	252006 	32578 	86688 	142722 	149853 	129826 	104597 	14140 	123 	55 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:225 	153804 	174201 	352074 	11380 	20 	0 	0 	0 	0 	0 	0 	0 	2465 	26703 	45908 	79364 	0 	0 	65536 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	99 	650 	491 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        65        35        40        80       110        86        55        63        64        50        45        70        40        50        45        35 
dram[1]:        55        35        36        80       103        85        60        75        55        40        45        57        55        37        45        38 
dram[2]:        65        40        35        80       102        89        55        80        80        55        45        45        50        35        35        35 
dram[3]:        75        36        55        80       101        86        55        80        80        48        45        80        45        40        32        35 
dram[4]:        60        40        35        80        75        83        60        65        75        66        45        78        65        35        32        70 
maximum service time to same row:
dram[0]:     24080     24096     23968     21023     20812     20882     18613     20912     20686     20919     20825     20626     20810     21001     21142     24163 
dram[1]:     24066     24109     23941     21088     20742     20814     18510     20845     20625     20726     20840     20728     20731     21096     21110     24185 
dram[2]:     23939     24194     24087     21002     21010     20926     18564     20814     20749     20813     20935     20860     20847     20907     21073     24012 
dram[3]:     24114     24188     24051     21123     20970     20927     18537     20923     20761     20839     20810     20812     20840     20953     21071     24118 
dram[4]:     24060     24116     24319     21042     20915     20932     18562     20786     20677     20803     20809     20835     20962     20890     21001     24045 
average row accesses per activate:
dram[0]:  3.688147  3.639582  3.614145  3.645293  3.754889  3.671353  3.575064  3.744454  3.675734  3.609126  3.570563  3.690528  3.450577  3.647862  3.671345  3.601902 
dram[1]:  3.727273  3.677212  3.571113  3.613034  3.793301  3.649061  3.671882  3.718421  3.778172  3.662598  3.627373  3.606319  3.488294  3.540738  3.686131  3.685622 
dram[2]:  3.724693  3.720887  3.633498  3.664991  3.821160  3.641271  3.771569  3.767753  3.809225  3.722764  3.624834  3.731922  3.563993  3.675676  3.558099  3.648970 
dram[3]:  3.709632  3.704525  3.634355  3.665755  3.784141  3.725078  3.771505  3.729454  3.797502  3.652723  3.644661  3.634094  3.505241  3.610797  3.550286  3.604788 
dram[4]:  3.747975  3.716009  3.662886  3.680055  3.794273  3.705909  3.812837  3.822785  3.723488  3.662882  3.600787  3.645717  3.541296  3.588133  3.598310  3.685409 
average row locality = 660590/180090 = 3.668110
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      5434      5542      5578      5552      5960      5832      5832      5810      5880      5807      5776      5878      5850      5751      5631      5531 
dram[1]:      5457      5549      5595      5571      5935      5845      5825      5834      5866      5813      5739      5867      5841      5743      5622      5532 
dram[2]:      5458      5568      5588      5557      5953      5843      5815      5811      5853      5814      5730      5882      5830      5779      5623      5548 
dram[3]:      5439      5554      5568      5565      5933      5828      5806      5795      5869      5802      5759      5875      5840      5782      5626      5553 
dram[4]:      5447      5544      5580      5564      5933      5837      5832      5822      5861      5813      5774      5874      5847      5774      5626      5525 
total reads: 458177
bank skew: 5960/5434 = 1.10
chip skew: 91653/91594 = 1.00
number of total write accesses:
dram[0]:      2407      2476      2496      2464      2680      2524      2598      2630      2633      2577      2472      2577      2528      2526      2479      2422 
dram[1]:      2415      2471      2490      2468      2672      2515      2624      2644      2650      2589      2477      2579      2503      2514      2458      2440 
dram[2]:      2416      2484      2482      2462      2679      2521      2622      2625      2653      2592      2444      2582      2524      2517      2461      2425 
dram[3]:      2418      2470      2493      2474      2657      2505      2612      2600      2645      2581      2467      2567      2520      2512      2458      2428 
dram[4]:      2420      2464      2493      2499      2680      2505      2663      2634      2636      2575      2461      2595      2514      2511      2463      2406 
total reads: 202413
bank skew: 2680/2406 = 1.11
chip skew: 40519/40407 = 1.00
average mf latency per bank:
dram[0]:        309       311       312       340       331       340       338       332       328       318       310       312       317       312       310       315
dram[1]:        311       311       315       343       335       340       339       336       332       320       310       315       319       317       313       318
dram[2]:        312       313       315       341       333       338       338       334       330       316       313       314       318       313       312       315
dram[3]:        309       310       315       344       333       342       341       336       331       320       311       318       320       313       313       315
dram[4]:        308       311       315       344       333       339       338       335       330       319       312       314       317       312       313       319
maximum mf latency per bank:
dram[0]:        758       706       770       703       777       768       743       854       651       766       707       688       832       679       718       768
dram[1]:        716       719       765       719       762       690       724      1002       744       747       752       676       873       721       638       651
dram[2]:        706       769       774       730       701       792       736       795       746       675       703       717       790       743       678       755
dram[3]:        738       690       726       788       753       638       701       750       802       671       703       777       795       720       793       659
dram[4]:        735       765       795       792       689       756       749       666       712       797       715       778       707       822       691       767

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
gpgpu_l2_write_miss = 0
gpgpu_l2_write_access = 0
gpgpu_l2_read_miss = 0
gpgpu_l2_read_access = 0
Cache L2_bank_000:
MSHR contents

DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1412870 n_nop=1111210 n_act=36306 n_pre=36290 n_req=132133 n_rd=183288 n_write=45776 bw_util=0.3243
n_activity=943953 dram_eff=0.4853
bk0: 10868a 1272235i bk1: 11084a 1271996i bk2: 11156a 1272722i bk3: 11104a 1273776i bk4: 11920a 1279144i bk5: 11664a 1275686i bk6: 11664a 1276969i bk7: 11620a 1274316i bk8: 11760a 1270285i bk9: 11614a 1262614i bk10: 11552a 1261018i bk11: 11756a 1248409i bk12: 11700a 1231296i bk13: 11502a 1204098i bk14: 11262a 1138808i bk15: 11062a 949319i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.32903
Cache L2_bank_001:
MSHR contents

DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1412870 n_nop=1111475 n_act=36158 n_pre=36142 n_req=132143 n_rd=183268 n_write=45827 bw_util=0.3243
n_activity=943185 dram_eff=0.4858
bk0: 10914a 1271505i bk1: 11098a 1271943i bk2: 11190a 1270675i bk3: 11142a 1272708i bk4: 11870a 1277755i bk5: 11690a 1275371i bk6: 11650a 1275589i bk7: 11668a 1273649i bk8: 11732a 1268517i bk9: 11626a 1260925i bk10: 11478a 1260974i bk11: 11734a 1246018i bk12: 11682a 1233518i bk13: 11486a 1205290i bk14: 11244a 1138107i bk15: 11064a 949778i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.33289
Cache L2_bank_002:
MSHR contents

DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1412870 n_nop=1112210 n_act=35792 n_pre=35776 n_req=132141 n_rd=183304 n_write=45788 bw_util=0.3243
n_activity=943488 dram_eff=0.4856
bk0: 10916a 1271506i bk1: 11136a 1271359i bk2: 11176a 1270858i bk3: 11114a 1272953i bk4: 11906a 1278273i bk5: 11686a 1276357i bk6: 11630a 1276848i bk7: 11622a 1273670i bk8: 11706a 1270960i bk9: 11628a 1263777i bk10: 11460a 1261026i bk11: 11764a 1247057i bk12: 11660a 1232325i bk13: 11558a 1203965i bk14: 11246a 1140179i bk15: 11096a 953187i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.32091
Cache L2_bank_003:
MSHR contents

DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1412870 n_nop=1111957 n_act=35975 n_pre=35959 n_req=132001 n_rd=183188 n_write=45791 bw_util=0.3241
n_activity=940321 dram_eff=0.487
bk0: 10878a 1272290i bk1: 11108a 1270947i bk2: 11136a 1271088i bk3: 11130a 1273210i bk4: 11866a 1277414i bk5: 11656a 1274762i bk6: 11612a 1275622i bk7: 11590a 1274921i bk8: 11738a 1269940i bk9: 11604a 1261380i bk10: 11518a 1259150i bk11: 11750a 1245872i bk12: 11680a 1232663i bk13: 11564a 1206686i bk14: 11252a 1140523i bk15: 11106a 953702i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.31357
Cache L2_bank_004:
MSHR contents

DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1412870 n_nop=1112063 n_act=35862 n_pre=35846 n_req=132172 n_rd=183306 n_write=45793 bw_util=0.3243
n_activity=945974 dram_eff=0.4844
bk0: 10894a 1273270i bk1: 11088a 1271913i bk2: 11160a 1272028i bk3: 11128a 1273466i bk4: 11866a 1279519i bk5: 11674a 1276792i bk6: 11664a 1276126i bk7: 11644a 1273917i bk8: 11722a 1269756i bk9: 11626a 1263654i bk10: 11548a 1259686i bk11: 11748a 1246020i bk12: 11694a 1233102i bk13: 11548a 1205148i bk14: 11252a 1140510i bk15: 11050a 951280i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.31612
Cache L2_bank_000:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 182583, Miss = 91644 (0.502), PendingHit = 33189 (0.182)
Cache L2_bank_001:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 182545, Miss = 91634 (0.502), PendingHit = 33170 (0.182)
Cache L2_bank_002:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 182496, Miss = 91652 (0.502), PendingHit = 33128 (0.182)
Cache L2_bank_003:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 182856, Miss = 91594 (0.501), PendingHit = 32982 (0.18)
Cache L2_bank_004:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 182654, Miss = 91653 (0.502), PendingHit = 33139 (0.181)
L2 Cache Total Miss Rate = 0.502

icnt_total_pkts_mem_to_simt=3684970
icnt_total_pkts_simt_to_mem=1173046

LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Traffic 0 Stat
%=================================
% Average latency = 58.5056
% Accepted packets = 0 at node 0 (avg = 0.0134725)
lat(9) = 58.5056;
thru(9,:) = [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0.0600634 0.0598769 0.0601753 0.0694647 0.0602873 0 0 0 0 ];
% latency change    = 0.8935
% throughput change = 4.97743
Traffic 1 Stat
%=================================
% Average latency = 15.6494
% Accepted packets = 0 at node 14 (avg = 0.0657016)
lat(10) = 15.6494;
thru(10,:) = [ 0.0730088 0.0860287 0.144712 0.145271 0.0724492 0.150681 0.0737549 0.0964372 0.142287 0.145085 0.150308 0.0733818 0.0730088 0.084723 0 0 0 0 0 0 0 0 0 ];
% latency change    = 2.73852
% throughput change = 0.794944
----------------------------Interconnect-DETAILS---------------------------------=======Traffic[0]class0 ======
Traffic[0]class0Overall average latency = 72.4691 (5 samples)
Traffic[0]class0Overall average accepted rate = 0.0524054 (5 samples)
Traffic[0]class0Overall min accepted rate = 0 (5 samples)
traffic_manager/latency_stat_0_freq = [ 0 4357 665 73 26 16 12 16 3 18 8 6 5 13 4 11 7 20 1 12 4 18 4 22 6 13 4 22 5 15 2 16 4 15 2 7 4 7 3 12 6 9 2 16 5 10 5 11 6 24 4 15 4 26 8 13 8 18 6 11 3 12 6 16 8 17 6 13 3 13 7 17 7 17 4 14 2 8 7 17 5 21 4 19 2 22 5 20 11 12 5 22 8 12 7 14 6 11 1 24 4 25 5 18 8 19 5 20 8 17 12 21 8 18 5 22 9 23 4 23 5 20 7 24 5 28 3 20 3 14 5 17 10 21 3 25 2 18 8 30 2 22 8 23 6 20 4 29 6 23 7 22 5 20 8 20 5 27 3 23 5 16 12 18 3 22 6 22 2 13 1 21 7 19 5 14 5 14 5 14 2 17 5 15 3 13 0 16 1 11 2 15 7 14 0 4 5 12 2 14 1 15 6 11 2 6 3 12 0 22 3 8 2 14 0 9 1 7 3 19 3 6 6 13 3 12 2 15 4 16 6 7 4 10 6 10 1 18 0 11 3 13 4 11 0 7 3 14 3 12 1 6 1 5 0 8 0 14 2 10 1 7 1 13 3 4 2 6 1 5 0 5 2 11 0 9 6 15 2 9 1 6 1 7 2 2 3 8 2 6 1 5 2 6 1 8 3 9 1 4 1 9 0 7 0 6 4 5 1 7 1 6 1 5 0 5 1 4 0 4 0 3 0 6 1 7 0 5 1 2 1 7 1 4 0 3 0 9 0 4 1 4 1 5 1 9 0 6 0 2 1 2 1 8 1 6 1 5 1 1 0 5 0 5 0 1 0 3 2 8 0 3 0 0 0 3 0 5 0 6 1 4 1 2 1 2 0 0 0 2 0 1 0 1 0 3 0 3 0 3 0 2 0 4 1 2 0 1 0 3 0 1 0 1 1 0 0 1 0 1 0 0 1 1 0 1 0 0 0 1 0 3 1 1 0 2 0 2 0 1 0 0 0 0 0 0 0 0 0 3 0 0 0 0 0 2 0 0 0 0 0 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[0]class1Average hops = 1 (913134 samples)
traffic_manager/hop_stats_freq = [ 0 913134 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
=======Traffic[1]class0 ======
Traffic[1]class0Overall average latency = 11.4335 (5 samples)
Traffic[1]class0Overall average accepted rate = 0.0867924 (5 samples)
Traffic[1]class0Overall min accepted rate = 0 (5 samples)
traffic_manager/latency_stat_0_freq = [ 0 0 115 1 1 775 147 123 337 484 210 199 176 191 256 156 2382 113 103 134 123 1077 41 54 59 46 434 29 16 25 27 167 9 9 7 5 71 3 7 3 2 32 0 5 1 2 14 1 0 0 1 2 0 0 0 0 0 0 0 0 1 1 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[1]class1Average hops = 1 (913134 samples)
traffic_manager/hop_stats_freq = [ 0 913134 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
----------------------------END-of-Interconnect-DETAILS-------------------------

gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 3 sec (423 sec)
gpgpu_simulation_rate = 451199 (inst/sec)
gpgpu_simulation_rate = 1484 (cycle/sec)

kernel '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4' transfer to GPU hardware scheduler
kernel_name = _Z26histo_intermediates_kernelP5uint2jjjP6uchar4 
kernel_launch_uid = 6 
gpu_sim_cycle = 110789
gpu_sim_insn = 15893670
gpu_ipc =     143.4589
gpu_tot_sim_cycle = 738735
gpu_tot_sim_insn = 206750860
gpu_tot_ipc =     279.8715
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 891254
gpu_stall_icnt2sh    = 1866355
gpu_total_sim_rate=431630
Cache L1D_000:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 141576, Miss = 37976 (0.268), PendingHit = 101915 (0.72)
Cache L1D_001:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 140126, Miss = 35631 (0.254), PendingHit = 100505 (0.717)
Cache L1D_002:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 142514, Miss = 37164 (0.261), PendingHit = 103177 (0.724)
Cache L1D_003:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 141782, Miss = 38526 (0.272), PendingHit = 101513 (0.716)
Cache L1D_004:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 142698, Miss = 40111 (0.281), PendingHit = 101052 (0.708)
Cache L1D_005:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 140316, Miss = 37171 (0.265), PendingHit = 101654 (0.724)
Cache L1D_006:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 141044, Miss = 35202 (0.25), PendingHit = 102042 (0.723)
Cache L1D_007:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 141250, Miss = 37645 (0.267), PendingHit = 101867 (0.721)
Cache L1D_008:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 142988, Miss = 40166 (0.281), PendingHit = 100953 (0.706)
Cache L1D_009:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 142550, Miss = 39878 (0.28), PendingHit = 100831 (0.707)
Cache L1D_010:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 144472, Miss = 40849 (0.283), PendingHit = 101910 (0.705)
Cache L1D_011:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 139198, Miss = 36704 (0.264), PendingHit = 101422 (0.729)
Cache L1D_012:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 140878, Miss = 37737 (0.268), PendingHit = 101611 (0.721)
Cache L1D_013:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 140764, Miss = 37949 (0.27), PendingHit = 101350 (0.72)
total_dl1_misses=532709
total_dl1_accesses=1982156
total_dl1_miss_rate= 0.268752
Shader 0 dynamic_warp_id issue ditsribution:
dynamic_warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 
distro:
269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1353, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1345, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 3229, 3215, 3159, 3187, 3215, 3187, 3229, 3187, 3187, 3257, 3201, 3285, 3117, 3243, 3299, 3215, 3151, 3249, 3165, 3207, 3179, 3193, 3221, 3277, 3207, 3249, 3207, 3067, 3179, 3151, 3179, 3221, 3369, 3369, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 1493, 1549, 1507, 1493, 1563, 1605, 1563, 1535, 1535, 1535, 1493, 1535, 1507, 1549, 1521, 1605, 1429, 1597, 1513, 1527, 1541, 1471, 1555, 1597, 1611, 1611, 1597, 1527, 1611, 1513, 1499, 1541, 1331, 1331, 1331, 1331, 1331, 1331, 1345, 1331, 1331, 1331, 1331, 1345, 1345, 1331, 1331, 1331, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 
gpgpu_n_tot_thrd_icount = 254937088
gpgpu_n_tot_w_icount = 7966784
gpgpu_n_icache_hits = 4517550
gpgpu_n_icache_misses = 35315
gpgpu_n_l1dcache_read_hits = 27645
gpgpu_n_l1dcache_read_misses = 1954511
gpgpu_n_l1dcache_write_accesses = 374416
gpgpu_n_l1dcache_wirte_misses = 370818
gpgpu_n_tcache_hits = 0
gpgpu_n_tcache_misses = 0
gpgpu_n_ccache_hits = 657152
gpgpu_n_ccache_misses = 448
gpgpu_n_stall_shd_mem = 5686634
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 733669
gpgpu_n_mem_write_global = 374416
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 36019072
gpgpu_n_store_insn = 5191936
gpgpu_n_shmem_insn = 7650176
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 41892824
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1813
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1813
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 95112
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 5589709
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6382710	W0_Idle:1604745	W0_Scoreboard:3385665	W1:235946	W2:210982	W3:181146	W4:139204	W5:82446	W6:50806	W7:39878	W8:44368	W9:57666	W10:76300	W11:92400	W12:104846	W13:108710	W14:108192	W15:93310	W16:76554	W17:54698	W18:101498	W19:20720	W20:10248	W21:4886	W22:1792	W23:658	W24:196	W25:56	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6069278
maxmrqlatency = 343 
maxdqlatency = 0 
maxmflatency = 1002 
averagemflatency = 252 
max_icnt2mem_latency = 2385 
max_icnt2sh_latency = 738734 
mrq_lat_table:384425 	22986 	37007 	100302 	132814 	140042 	64765 	7148 	70 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	143331 	456375 	484702 	23691 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:568 	256308 	35071 	90862 	163294 	195205 	170822 	170232 	27677 	230 	111 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:225 	172890 	189758 	358738 	12044 	28 	0 	0 	0 	0 	0 	0 	0 	2465 	26703 	45908 	79364 	0 	0 	219976 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	103 	663 	695 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        65        35        40        80       110        86        55        66        64        50        45        70        40        50        45        35 
dram[1]:        55        35        36        80       103        85        60        75        55        40        45        57        55        37        45        38 
dram[2]:        65        40        35        80       102        89        55        80        80        55        45        45        50        35        35        35 
dram[3]:        75        36        55        80       101        86        55        80        80        48        45        80        45        40        32        35 
dram[4]:        60        40        35        80        75        83        60        66        75        66        45        78        65        35        32        70 
maximum service time to same row:
dram[0]:     24080     24096     23968     21023     20812     20882     18613     20912     20686     20919     20825     20626     20810     21001     21142     24163 
dram[1]:     24066     24109     23941     21088     20742     20814     18510     20845     20625     20726     20840     20728     20731     21096     21110     24185 
dram[2]:     23939     24194     24087     21002     21010     20926     18564     20814     20749     20813     20935     20860     20847     20907     21073     24012 
dram[3]:     24114     24188     24051     21123     20970     20927     18537     20923     20761     20839     20810     20812     20840     20953     21071     24118 
dram[4]:     24060     24116     24319     21042     20915     20932     18562     20786     20677     20803     20809     20835     20962     20890     21001     24045 
average row accesses per activate:
dram[0]:  3.730298  3.742492  3.708948  3.698100  3.767793  3.761905  3.653946  3.764510  3.782882  3.722975  3.686184  3.824509  3.594723  3.741000  3.781649  3.726924 
dram[1]:  3.799644  3.762400  3.627930  3.642227  3.816850  3.720491  3.707909  3.749503  3.845793  3.796234  3.755376  3.743942  3.644796  3.660131  3.783812  3.804116 
dram[2]:  3.756329  3.828240  3.699932  3.700035  3.847185  3.711221  3.817230  3.822155  3.922020  3.857583  3.758528  3.833779  3.688744  3.777107  3.695138  3.758681 
dram[3]:  3.776520  3.808392  3.707534  3.735560  3.811522  3.809589  3.807770  3.799324  3.935417  3.813284  3.739305  3.772652  3.649984  3.700593  3.674372  3.725633 
dram[4]:  3.816851  3.824444  3.756944  3.718588  3.835172  3.806244  3.863714  3.858313  3.847475  3.816334  3.704869  3.772294  3.676432  3.708827  3.711428  3.807692 
average row locality = 889559/236617 = 3.759489
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      6585      6704      6702      6633      7077      6957      6965      6938      7031      6933      6953      7089      7023      6918      6789      6652 
dram[1]:      6611      6719      6726      6663      7059      6972      6951      6959      7020      6936      6913      7056      7002      6907      6780      6654 
dram[2]:      6621      6751      6721      6652      7074      6974      6939      6936      6987      6927      6894      7075      7001      6946      6795      6679 
dram[3]:      6608      6739      6699      6652      7050      6942      6927      6914      7012      6921      6938      7079      7019      6958      6805      6693 
dram[4]:      6613      6704      6703      6638      7048      6956      6952      6946      7011      6936      6952      7073      7022      6965      6792      6653 
total reads: 549769
bank skew: 7089/6585 = 1.08
chip skew: 109972/109928 = 1.00
number of total write accesses:
dram[0]:      4065      4138      4117      4073      4411      4261      4333      4348      4416      4329      4253      4396      4286      4305      4174      4048 
dram[1]:      4066      4128      4107      4067      4403      4249      4347      4357      4452      4354      4263      4378      4275      4293      4159      4066 
dram[2]:      4062      4148      4105      4067      4406      4271      4360      4347      4430      4341      4235      4388      4305      4306      4150      4037 
dram[3]:      4072      4153      4127      4084      4396      4262      4344      4332      4444      4332      4250      4371      4285      4277      4163      4048 
dram[4]:      4078      4123      4117      4105      4423      4261      4388      4355      4416      4326      4233      4391      4272      4295      4153      4039 
total reads: 339790
bank skew: 4452/4037 = 1.10
chip skew: 67975/67940 = 1.00
average mf latency per bank:
dram[0]:        303       304       308       330       322       329       329       321       317       310       304       306       310       306       305       309
dram[1]:        304       305       310       330       326       328       330       325       320       311       304       309       312       310       307       312
dram[2]:        307       307       309       329       323       328       328       323       319       310       305       309       312       306       307       310
dram[3]:        303       304       309       332       324       330       331       324       320       312       303       311       311       307       308       311
dram[4]:        301       303       309       331       323       327       328       323       319       311       304       307       310       307       308       313
maximum mf latency per bank:
dram[0]:        758       706       807       703       777       768       851       854       722       766       738       746       832       695       753       801
dram[1]:        716       752       779       719       762       834       735      1002       744       759       752       721       873       721       676       793
dram[2]:        733       785       774       730       789       792       736       795       847       675       703       743       858       743       717       774
dram[3]:        738       765       743       788       753       758       701       750       802       671       703       822       795       720       793       669
dram[4]:        735       765       826       792       689       756       749       813       754       797       715       778       707       822       744       767

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
gpgpu_l2_write_miss = 0
gpgpu_l2_write_access = 0
gpgpu_l2_read_miss = 0
gpgpu_l2_read_access = 0
Cache L2_bank_000:
MSHR contents

DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1662144 n_nop=1271361 n_act=47696 n_pre=47680 n_req=177902 n_rd=219898 n_write=75509 bw_util=0.3555
n_activity=1182818 dram_eff=0.4995
bk0: 13170a 1454871i bk1: 13408a 1453214i bk2: 13404a 1450507i bk3: 13266a 1452608i bk4: 14154a 1460172i bk5: 13914a 1452702i bk6: 13930a 1455399i bk7: 13876a 1450741i bk8: 14062a 1445908i bk9: 13866a 1435511i bk10: 13906a 1436566i bk11: 14178a 1418384i bk12: 14046a 1398349i bk13: 13836a 1367253i bk14: 13578a 1288529i bk15: 13304a 1059255i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=4.65286
Cache L2_bank_001:
MSHR contents

DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1662144 n_nop=1271631 n_act=47560 n_pre=47544 n_req=177892 n_rd=219856 n_write=75553 bw_util=0.3555
n_activity=1181358 dram_eff=0.5001
bk0: 13222a 1453307i bk1: 13438a 1451668i bk2: 13452a 1448290i bk3: 13326a 1451607i bk4: 14118a 1458060i bk5: 13944a 1452748i bk6: 13902a 1453715i bk7: 13918a 1450465i bk8: 14040a 1444867i bk9: 13872a 1434078i bk10: 13826a 1435856i bk11: 14112a 1416021i bk12: 14004a 1400102i bk13: 13814a 1367618i bk14: 13560a 1286855i bk15: 13308a 1060396i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=4.6469
Cache L2_bank_002:
MSHR contents

DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1662144 n_nop=1272543 n_act=47081 n_pre=47065 n_req=177930 n_rd=219944 n_write=75511 bw_util=0.3555
n_activity=1181980 dram_eff=0.4999
bk0: 13242a 1453126i bk1: 13502a 1451323i bk2: 13442a 1449291i bk3: 13304a 1451409i bk4: 14148a 1458447i bk5: 13948a 1452479i bk6: 13878a 1455058i bk7: 13872a 1451384i bk8: 13974a 1447291i bk9: 13854a 1437765i bk10: 13788a 1437422i bk11: 14150a 1418496i bk12: 14002a 1399921i bk13: 13892a 1365665i bk14: 13590a 1289043i bk15: 13358a 1063279i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=4.62236
Cache L2_bank_003:
MSHR contents

DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1662144 n_nop=1272228 n_act=47236 n_pre=47220 n_req=177896 n_rd=219912 n_write=75548 bw_util=0.3555
n_activity=1179190 dram_eff=0.5011
bk0: 13216a 1455564i bk1: 13478a 1452769i bk2: 13398a 1449578i bk3: 13304a 1451602i bk4: 14100a 1456801i bk5: 13884a 1450799i bk6: 13854a 1453346i bk7: 13828a 1451645i bk8: 14024a 1446052i bk9: 13842a 1434070i bk10: 13876a 1434532i bk11: 14158a 1417206i bk12: 14038a 1399670i bk13: 13916a 1370069i bk14: 13610a 1290220i bk15: 13386a 1064118i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=4.65289
Cache L2_bank_004:
MSHR contents

DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1662144 n_nop=1272615 n_act=47047 n_pre=47031 n_req=177939 n_rd=219928 n_write=75523 bw_util=0.3555
n_activity=1184372 dram_eff=0.4989
bk0: 13226a 1455049i bk1: 13408a 1453481i bk2: 13406a 1450981i bk3: 13276a 1452573i bk4: 14096a 1460422i bk5: 13912a 1455129i bk6: 13904a 1455044i bk7: 13892a 1452418i bk8: 14022a 1445632i bk9: 13872a 1437392i bk10: 13904a 1435805i bk11: 14146a 1416174i bk12: 14044a 1399463i bk13: 13930a 1368320i bk14: 13584a 1289785i bk15: 13306a 1062065i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=4.64279
Cache L2_bank_000:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 222056, Miss = 109949 (0.495), PendingHit = 48180 (0.217)
Cache L2_bank_001:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 221988, Miss = 109928 (0.495), PendingHit = 48140 (0.217)
Cache L2_bank_002:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 221919, Miss = 109972 (0.496), PendingHit = 48111 (0.217)
Cache L2_bank_003:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 222303, Miss = 109956 (0.495), PendingHit = 48029 (0.216)
Cache L2_bank_004:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 222115, Miss = 109964 (0.495), PendingHit = 48099 (0.217)
L2 Cache Total Miss Rate = 0.495

icnt_total_pkts_mem_to_simt=4053445
icnt_total_pkts_simt_to_mem=1524733

LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Traffic 0 Stat
%=================================
% Average latency = 124.323
% Accepted packets = 0 at node 0 (avg = 0.0690087)
lat(11) = 124.323;
thru(11,:) = [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0.317546 0.317411 0.317321 0.317429 0.317492 0 0 0 0 ];
% latency change    = 0.874123
% throughput change = 0.0479234
Traffic 1 Stat
%=================================
% Average latency = 5.59266
% Accepted packets = 0 at node 14 (avg = 0.0723029)
lat(12) = 5.59266;
thru(12,:) = [ 0.0764204 0.0789026 0.1516 0.0778646 0.155504 0.0780451 0.0792636 0.121132 0.156384 0.150404 0.155729 0.101901 0.124562 0.155255 0 0 0 0 0 0 0 0 0 ];
% latency change    = 21.2296
% throughput change = 0.0455608
----------------------------Interconnect-DETAILS---------------------------------=======Traffic[0]class0 ======
Traffic[0]class0Overall average latency = 81.1114 (6 samples)
Traffic[0]class0Overall average accepted rate = 0.0551726 (6 samples)
Traffic[0]class0Overall min accepted rate = 0 (6 samples)
traffic_manager/latency_stat_0_freq = [ 0 2345 2789 599 537 314 437 258 352 283 304 310 343 349 451 464 1752 2154 1657 1675 1753 1780 1944 1895 2060 2095 2161 2183 2200 2242 2301 2308 2192 2177 2069 2113 2015 2056 2040 1930 1983 1896 1866 1854 1785 1750 1730 1570 1649 1585 1544 1556 1448 1342 1420 1295 1314 1315 1242 1189 1218 1159 1072 1109 1129 1044 1047 989 995 950 910 983 903 877 853 869 827 861 772 762 752 721 706 736 684 656 630 643 619 626 570 633 592 568 526 518 573 535 543 533 520 512 495 526 446 457 476 478 412 452 420 451 408 435 402 393 380 394 393 369 361 347 358 409 409 360 380 393 391 366 331 393 328 353 331 336 337 285 332 291 272 304 274 336 305 293 291 310 316 280 286 256 257 282 270 289 292 283 250 299 251 265 240 270 251 277 262 257 238 271 226 254 272 236 232 231 231 214 219 227 236 226 240 213 243 200 184 203 218 201 201 185 214 224 215 181 220 217 202 193 201 203 173 202 222 210 206 194 184 222 202 227 231 230 203 203 182 197 179 182 193 169 215 202 196 186 184 213 181 201 196 188 158 202 172 175 186 187 213 185 199 182 191 192 197 187 177 191 194 206 210 204 180 180 165 195 197 215 192 178 221 201 185 155 189 190 228 193 185 178 209 183 212 175 182 185 190 181 175 190 177 216 164 183 156 180 165 175 171 193 164 180 180 172 187 162 157 189 190 200 163 175 152 177 160 155 163 170 152 177 139 173 162 179 166 174 160 164 179 176 147 165 147 193 174 171 156 188 150 166 135 168 151 155 151 182 152 158 160 168 171 176 169 179 160 182 137 173 144 153 142 167 163 157 164 145 137 154 172 138 147 155 163 150 137 155 163 137 147 136 135 145 143 142 161 140 128 131 138 133 130 121 131 139 134 145 114 139 152 142 117 109 117 127 137 113 127 133 130 140 141 136 127 126 118 134 100 112 116 129 123 116 97 139 72 136 104 103 110 97 92 105 112 107 95 102 82 107 106 115 89 92 101 98 74 91 97 96 101 82 79 84 86 59 93 75 69 91 88 66 60 80 79 76 76 68 55 79 71 72 64 64 72 67 49 53 66 65 71 61 57 60 47 66 59 57 60 70 39 62 45 45 56 57 38 52 48 52 62 38 42 49 42 55 47 55 46 49 37 54 52 55 42 53 57 44 33 43 36 35 44 27 37 36 32 21 36 44 43 32 30 35 28 25 20 18 32 24 31 26 27 30 21 21 17 19 26 20 15 21 24 19 20 23 26 15 15 18 10 15 15 13 20 19 14 13 11 6 12 12 8 9 14 13 9 12 12 17 10 10 11 10 3 14 5 7 10 7 5 4 11 5 7 4 7 7 7 10 4 4 4 3 4 5 3 5 4 7 3 1 5 11 4 5 3 2 1 2 5 5 8 3 8 3 6 1 4 7 6 6 4 4 5 7 8 6 6 5 6 7 4 4 3 2 7 5 4 3 3 2 5 3 6 1 4 6 1 4 3 2 5 4 1 2 1 3 3 1 5 1 2 3 3 3 1 2 4 2 4 1 3 4 2 5 3 4 3 6 2 1 0 4 3 2 2 3 0 4 2 2 0 4 1 0 0 2 2 2 0 1 1 0 1 0 1 0 3 1 0 2 0 2 0 0 0 1 0 0 1 0 0 0 1 0 0 0 0 1 2 1 0 0 2 0 0 0 0 0 2 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 0 0 0 1 0 0 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2 0 0 0 0 0 0 0 0 1 2 0 0 0 2 1 1 0 0 0 0 2 0 0 1 1 0 0 1 0 0 0 0 2 0 0 0 1 0 0 0 0 0 0 0 0 0 1 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[0]class1Average hops = 1 (1110381 samples)
traffic_manager/hop_stats_freq = [ 0 1110381 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
=======Traffic[1]class0 ======
Traffic[1]class0Overall average latency = 10.4601 (6 samples)
Traffic[1]class0Overall average accepted rate = 0.0843775 (6 samples)
Traffic[1]class0Overall min accepted rate = 0 (6 samples)
traffic_manager/latency_stat_0_freq = [ 0 80005 10956 6894 8050 25649 8184 5618 7824 8791 4664 3360 3162 2655 2563 1837 3752 1787 1365 1317 1113 1633 802 662 576 487 674 346 348 219 219 327 175 132 124 106 140 90 64 54 44 67 46 43 35 41 43 35 17 14 13 27 9 9 8 4 7 16 7 7 6 3 4 2 1 3 6 0 0 1 0 0 0 0 1 0 0 2 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[1]class1Average hops = 1 (1110381 samples)
traffic_manager/hop_stats_freq = [ 0 1110381 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
----------------------------END-of-Interconnect-DETAILS-------------------------

gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 59 sec (479 sec)
gpgpu_simulation_rate = 431630 (inst/sec)
gpgpu_simulation_rate = 1542 (cycle/sec)

kernel '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_' transfer to GPU hardware scheduler
kernel_name = _Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_ 
kernel_launch_uid = 7 
gpu_sim_cycle = 448053
gpu_sim_insn = 157206464
gpu_ipc =     350.8658
gpu_tot_sim_cycle = 1186788
gpu_tot_sim_insn = 363957324
gpu_tot_ipc =     306.6743
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1276636
gpu_stall_icnt2sh    = 3618005
gpu_total_sim_rate=449330
Cache L1D_000:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 271184, Miss = 68058 (0.251), PendingHit = 201284 (0.742)
Cache L1D_001:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 269982, Miss = 65206 (0.242), PendingHit = 200285 (0.742)
Cache L1D_002:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 271866, Miss = 65164 (0.24), PendingHit = 204281 (0.751)
Cache L1D_003:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 271086, Miss = 68532 (0.253), PendingHit = 200626 (0.74)
Cache L1D_004:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 272106, Miss = 70143 (0.258), PendingHit = 200278 (0.736)
Cache L1D_005:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 269532, Miss = 67155 (0.249), PendingHit = 200720 (0.745)
Cache L1D_006:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 270404, Miss = 65222 (0.241), PendingHit = 201237 (0.744)
Cache L1D_007:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 270810, Miss = 67729 (0.25), PendingHit = 201187 (0.743)
Cache L1D_008:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 272268, Miss = 70182 (0.258), PendingHit = 200061 (0.735)
Cache L1D_009:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 272094, Miss = 69960 (0.257), PendingHit = 200120 (0.735)
Cache L1D_010:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 274024, Miss = 70933 (0.259), PendingHit = 201209 (0.734)
Cache L1D_011:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 268990, Miss = 66848 (0.249), PendingHit = 200928 (0.747)
Cache L1D_012:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 270422, Miss = 67819 (0.251), PendingHit = 200916 (0.743)
Cache L1D_013:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 270108, Miss = 67981 (0.252), PendingHit = 200498 (0.742)
total_dl1_misses=950932
total_dl1_accesses=3794876
total_dl1_miss_rate= 0.250583
Shader 0 dynamic_warp_id issue ditsribution:
dynamic_warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 
distro:
269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1353, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1345, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 3229, 3215, 3159, 3187, 3215, 3187, 3229, 3187, 3187, 3257, 3201, 3285, 3117, 3243, 3299, 3215, 3151, 3249, 3165, 3207, 3179, 3193, 3221, 3277, 3207, 3249, 3207, 3067, 3179, 3151, 3179, 3221, 3369, 3369, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 1493, 1549, 1507, 1493, 1563, 1605, 1563, 1535, 1535, 1535, 1493, 1535, 1507, 1549, 1521, 1605, 1429, 1597, 1513, 1527, 1541, 1471, 1555, 1597, 1611, 1611, 1597, 1527, 1611, 1513, 1499, 1541, 1331, 1331, 1331, 1331, 1331, 1331, 1345, 1331, 1331, 1331, 1331, 1345, 1345, 1331, 1331, 1331, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1577, 1549, 1527, 1569, 1457, 1499, 1527, 1415, 1499, 1485, 1569, 1471, 1527, 1527, 1429, 1485, 3201, 3159, 3173, 3173, 3243, 3131, 3257, 3145, 3159, 3201, 3257, 3215, 3257, 3187, 3159, 3271, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3187, 3215, 3187, 3243, 3271, 3201, 3215, 3201, 3229, 3215, 3243, 3257, 3117, 3173, 3187, 3145, 1619, 1605, 1605, 1563, 1563, 1605, 1577, 1647, 1521, 1549, 1507, 1479, 1591, 1591, 1535, 1535, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 
gpgpu_n_tot_thrd_icount = 457603072
gpgpu_n_tot_w_icount = 14300096
gpgpu_n_icache_hits = 8183868
gpgpu_n_icache_misses = 37995
gpgpu_n_l1dcache_read_hits = 30314
gpgpu_n_l1dcache_read_misses = 3764562
gpgpu_n_l1dcache_write_accesses = 374416
gpgpu_n_l1dcache_wirte_misses = 370818
gpgpu_n_tcache_hits = 0
gpgpu_n_tcache_misses = 0
gpgpu_n_ccache_hits = 1194112
gpgpu_n_ccache_misses = 448
gpgpu_n_stall_shd_mem = 8580554
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1352596
gpgpu_n_mem_write_global = 374416
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 68233856
gpgpu_n_store_insn = 5191936
gpgpu_n_shmem_insn = 13735936
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 76258264
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1813
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1813
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 190224
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 8388517
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8693982	W0_Idle:2139341	W0_Scoreboard:6655041	W1:468948	W2:420940	W3:362292	W4:277384	W5:164892	W6:101612	W7:77580	W8:87712	W9:115332	W10:152600	W11:184800	W12:209692	W13:217420	W14:216384	W15:186620	W16:152084	W17:109396	W18:137086	W19:41440	W20:20496	W21:9772	W22:3584	W23:1316	W24:392	W25:112	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:10580210
maxmrqlatency = 343 
maxdqlatency = 0 
maxmflatency = 1002 
averagemflatency = 231 
max_icnt2mem_latency = 2385 
max_icnt2sh_latency = 738734 
mrq_lat_table:645473 	35132 	54102 	131369 	149756 	144032 	65066 	7148 	70 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	266587 	821033 	615648 	23758 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:657 	499420 	62734 	171352 	274493 	270949 	233560 	188124 	27831 	230 	111 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:225 	298559 	333855 	697007 	22879 	85 	0 	0 	0 	0 	0 	0 	0 	2465 	26703 	45908 	79364 	0 	0 	219976 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	179 	1264 	912 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        65        35        40        80       110        86        55        66        64        50        45        70        40        50        45        35 
dram[1]:        55        35        36        80       103        85        60        75        55        41        45        57        55        37        45        38 
dram[2]:        65        40        35        80       102        89        55        80        80        55        45        45        50        35        35        35 
dram[3]:        75        36        55        80       101        86        55        80        80        54        45        80        45        40        32        35 
dram[4]:        60        40        35        80        75        83        60        66        75        66        45        78        65        35        32        70 
maximum service time to same row:
dram[0]:     24080     24096     23968     21023     20812     20882     18641     20912     20686     20919     20825     20626     20810     21001     21142     24163 
dram[1]:     24067     24109     23941     21090     20819     20904     18622     20845     20625     20726     20840     20728     20731     21096     21110     24185 
dram[2]:     23939     24194     24087     21006     21010     20926     18681     20814     20749     20813     20935     20860     20847     20907     21073     24012 
dram[3]:     24114     24188     24051     21123     20970     20927     18630     20923     20761     20839     20810     20812     20840     20953     21071     24118 
dram[4]:     24060     24116     24319     21042     20915     20932     18650     20786     20677     20803     20809     20835     20962     20890     21001     24045 
average row accesses per activate:
dram[0]:  3.509897  3.484459  3.477113  3.478017  3.511469  3.487283  3.429878  3.514094  3.496363  3.466652  3.436203  3.520116  3.350353  3.463572  3.482798  3.470284 
dram[1]:  3.547465  3.505874  3.434762  3.431698  3.589512  3.454305  3.513610  3.538669  3.538461  3.512102  3.499212  3.492587  3.352248  3.418278  3.486468  3.520476 
dram[2]:  3.520858  3.633779  3.477358  3.515839  3.622551  3.501565  3.605769  3.579151  3.656423  3.566386  3.517155  3.578733  3.461131  3.542177  3.471794  3.553473 
dram[3]:  3.530778  3.601687  3.490628  3.532338  3.567027  3.564781  3.567279  3.540706  3.700747  3.513137  3.511854  3.487304  3.434297  3.463382  3.421088  3.515310 
dram[4]:  3.595859  3.567490  3.519972  3.547873  3.582544  3.584919  3.593359  3.609644  3.563542  3.552907  3.465702  3.501884  3.449582  3.449790  3.508621  3.526655 
average row locality = 1232148/350531 = 3.515090
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     10608     10725     10720     10719     11442     11292     11348     11297     11394     11266     11277     11407     11349     11256     10870     10673 
dram[1]:     10650     10744     10743     10748     11410     11319     11330     11320     11374     11270     11235     11369     11331     11235     10873     10668 
dram[2]:     10659     10759     10739     10723     11431     11321     11326     11284     11343     11269     11207     11394     11319     11283     10886     10698 
dram[3]:     10627     10755     10723     10744     11394     11290     11313     11259     11363     11262     11269     11387     11345     11297     10885     10711 
dram[4]:     10642     10713     10721     10746     11394     11305     11345     11303     11355     11275     11289     11377     11345     11304     10863     10666 
total reads: 888170
bank skew: 11442/10608 = 1.08
chip skew: 177643/177619 = 1.00
number of total write accesses:
dram[0]:      4109      4185      4169      4153      4479      4338      4402      4411      4469      4379      4289      4430      4334      4337      4214      4100 
dram[1]:      4111      4177      4157      4149      4470      4329      4418      4420      4496      4401      4298      4414      4324      4325      4199      4118 
dram[2]:      4111      4194      4158      4149      4472      4345      4424      4407      4482      4391      4272      4424      4353      4338      4192      4088 
dram[3]:      4114      4192      4175      4166      4465      4338      4408      4398      4491      4382      4285      4407      4336      4309      4202      4099 
dram[4]:      4119      4167      4172      4187      4491      4336      4455      4417      4460      4372      4272      4427      4323      4327      4196      4086 
total reads: 343978
bank skew: 4496/4086 = 1.10
chip skew: 68807/68767 = 1.00
average mf latency per bank:
dram[0]:        312       314       318       347       338       344       346       339       333       322       315       314       317       315       314       318
dram[1]:        307       308       312       342       336       336       337       334       329       316       307       310       312       311       309       314
dram[2]:        313       315       316       346       339       342       343       339       333       320       313       316       318       314       315       318
dram[3]:        312       314       318       350       340       345       345       340       334       321       311       317       317       314       316       319
dram[4]:        310       313       317       348       338       341       342       338       333       320       312       314       316       314       317       321
maximum mf latency per bank:
dram[0]:        758       706       807       703       777       768       851       854       722       766       738       746       832       695       753       801
dram[1]:        716       752       779       719       762       834       735      1002       744       759       752       721       873       721       676       793
dram[2]:        733       785       774       730       789       792       736       795       847       675       703       743       858       743       717       774
dram[3]:        738       765       743       788       753       758       701       750       802       671       703       822       795       720       793       669
dram[4]:        735       765       826       792       689       756       749       813       754       797       715       778       707       822       744       767

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
gpgpu_l2_write_miss = 0
gpgpu_l2_write_access = 0
gpgpu_l2_read_miss = 0
gpgpu_l2_read_access = 0
Cache L2_bank_000:
MSHR contents

DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2670262 n_nop=2095875 n_act=70959 n_pre=70943 n_req=246441 n_rd=355286 n_write=77199 bw_util=0.3239
n_activity=1795090 dram_eff=0.4819
bk0: 21216a 2409950i bk1: 21450a 2410124i bk2: 21440a 2408032i bk3: 21438a 2411115i bk4: 22884a 2420810i bk5: 22584a 2413713i bk6: 22696a 2417131i bk7: 22594a 2410652i bk8: 22788a 2403442i bk9: 22532a 2390270i bk10: 22554a 2387688i bk11: 22814a 2365198i bk12: 22698a 2337713i bk13: 22512a 2286984i bk14: 21740a 2158463i bk15: 21346a 1778292i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.07531
Cache L2_bank_001:
MSHR contents

DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2670262 n_nop=2096541 n_act=70631 n_pre=70615 n_req=246425 n_rd=355238 n_write=77237 bw_util=0.3239
n_activity=1818334 dram_eff=0.4757
bk0: 21300a 2409890i bk1: 21488a 2409497i bk2: 21486a 2407781i bk3: 21496a 2411208i bk4: 22820a 2419646i bk5: 22638a 2415181i bk6: 22660a 2416440i bk7: 22640a 2412283i bk8: 22748a 2404375i bk9: 22540a 2390891i bk10: 22470a 2389195i bk11: 22738a 2365412i bk12: 22662a 2341315i bk13: 22470a 2290334i bk14: 21746a 2159646i bk15: 21336a 1779622i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.03389
Cache L2_bank_002:
MSHR contents

DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2670262 n_nop=2098955 n_act=69423 n_pre=69407 n_req=246441 n_rd=355282 n_write=77195 bw_util=0.3239
n_activity=1791975 dram_eff=0.4827
bk0: 21318a 2411175i bk1: 21518a 2409572i bk2: 21478a 2409424i bk3: 21446a 2411603i bk4: 22862a 2419982i bk5: 22642a 2414813i bk6: 22652a 2417486i bk7: 22568a 2412010i bk8: 22686a 2406052i bk9: 22538a 2393933i bk10: 22414a 2390375i bk11: 22788a 2366322i bk12: 22638a 2339877i bk13: 22566a 2287274i bk14: 21772a 2162192i bk15: 21396a 1790477i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.05444
Cache L2_bank_003:
MSHR contents

DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2670262 n_nop=2098102 n_act=69863 n_pre=69847 n_req=246391 n_rd=355248 n_write=77202 bw_util=0.3239
n_activity=1791644 dram_eff=0.4827
bk0: 21254a 2412467i bk1: 21510a 2410257i bk2: 21446a 2409066i bk3: 21488a 2411229i bk4: 22788a 2418552i bk5: 22580a 2412856i bk6: 22626a 2415656i bk7: 22518a 2412069i bk8: 22726a 2405085i bk9: 22524a 2390182i bk10: 22538a 2387857i bk11: 22774a 2366217i bk12: 22690a 2339406i bk13: 22594a 2291154i bk14: 21770a 2164140i bk15: 21422a 1788927i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.07118
Cache L2_bank_004:
MSHR contents

DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2670262 n_nop=2098489 n_act=69658 n_pre=69642 n_req=246450 n_rd=355286 n_write=77187 bw_util=0.3239
n_activity=1797728 dram_eff=0.4811
bk0: 21284a 2411479i bk1: 21426a 2411756i bk2: 21442a 2409526i bk3: 21492a 2412662i bk4: 22788a 2421437i bk5: 22610a 2417050i bk6: 22690a 2416826i bk7: 22606a 2414096i bk8: 22710a 2405044i bk9: 22550a 2394134i bk10: 22578a 2388660i bk11: 22754a 2364468i bk12: 22690a 2338668i bk13: 22608a 2289309i bk14: 21726a 2162102i bk15: 21332a 1785933i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.06888
Cache L2_bank_000:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 345850, Miss = 177643 (0.514), PendingHit = 58092 (0.168)
Cache L2_bank_001:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 345815, Miss = 177619 (0.514), PendingHit = 58259 (0.168)
Cache L2_bank_002:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 345673, Miss = 177641 (0.514), PendingHit = 58037 (0.168)
Cache L2_bank_003:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 346156, Miss = 177624 (0.513), PendingHit = 57836 (0.167)
Cache L2_bank_004:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 345968, Miss = 177643 (0.513), PendingHit = 57968 (0.168)
L2 Cache Total Miss Rate = 0.514

icnt_total_pkts_mem_to_simt=7148850
icnt_total_pkts_simt_to_mem=2143814

LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Traffic 0 Stat
%=================================
% Average latency = 36.0257
% Accepted packets = 0 at node 0 (avg = 0.0689892)
lat(13) = 36.0257;
thru(13,:) = [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0.317126 0.317163 0.317081 0.317692 0.317692 0 0 0 0 ];
% latency change    = 0.844759
% throughput change = 0.048031
Traffic 1 Stat
%=================================
% Average latency = 13.8181
% Accepted packets = 0 at node 14 (avg = 0.150186)
lat(14) = 13.8181;
thru(14,:) = [ 0.247901 0.245072 0.236284 0.247477 0.247622 0.247354 0.247555 0.247912 0.247532 0.247901 0.247912 0.248247 0.247901 0.247622 0 0 0 0 0 0 0 0 0 ];
% latency change    = 1.60714
% throughput change = 0.540643
----------------------------Interconnect-DETAILS---------------------------------=======Traffic[0]class0 ======
Traffic[0]class0Overall average latency = 74.6706 (7 samples)
Traffic[0]class0Overall average accepted rate = 0.0571464 (7 samples)
Traffic[0]class0Overall min accepted rate = 0 (7 samples)
traffic_manager/latency_stat_0_freq = [ 0 249645 30966 5710 3349 4827 2364 2335 2173 2903 2495 2593 1849 2392 1805 2348 8463 11574 5095 4065 2575 6679 6923 4169 2750 3057 6704 8116 3565 3261 2377 6547 6614 3574 2386 2748 5622 6601 2632 2823 1884 5723 5282 2805 1956 2276 4478 5317 2094 2315 1535 4625 4197 2287 1466 1845 3534 4249 1495 1923 1171 3574 3121 1850 1058 1534 2549 3222 1102 1549 910 2665 2251 1445 835 1339 1860 2358 850 1276 638 1992 1600 1209 629 1101 1297 1845 653 1093 509 1573 1102 1013 542 935 931 1391 486 874 435 1229 762 876 451 842 684 1065 406 779 379 952 669 760 396 700 560 886 359 697 352 786 455 623 344 649 428 700 327 596 321 662 372 616 273 571 387 583 275 541 264 582 369 556 287 489 294 533 262 491 233 507 299 519 269 489 292 474 264 450 255 486 240 410 234 429 238 392 209 414 204 399 248 416 223 425 224 413 216 365 233 379 199 353 229 348 220 365 202 343 185 366 205 354 201 349 219 311 188 362 187 339 177 372 171 311 182 310 176 268 172 317 143 296 173 288 163 261 164 298 182 249 146 251 141 236 149 225 152 246 117 236 126 217 145 234 128 225 122 255 109 194 112 212 123 220 118 186 124 202 126 208 103 178 110 188 105 187 98 170 104 183 97 189 116 143 64 163 79 125 78 132 88 141 88 132 85 139 72 138 63 135 69 118 69 131 68 113 73 124 63 129 62 100 45 118 60 91 52 80 56 93 41 105 58 82 42 78 42 79 32 71 49 74 32 71 39 72 27 65 43 74 29 59 28 68 34 45 22 47 34 37 17 48 26 47 19 41 30 40 16 47 25 40 18 47 22 35 21 45 27 29 18 35 27 29 23 31 16 33 18 30 22 35 21 35 9 26 15 29 7 30 11 26 15 24 13 21 11 21 16 13 13 13 9 18 13 29 9 12 13 17 3 19 6 13 7 14 6 11 8 12 5 12 4 12 3 8 6 8 1 9 4 10 6 18 0 11 6 13 4 10 5 9 3 8 4 14 5 12 6 14 1 7 2 8 3 11 4 11 1 9 4 6 2 4 1 5 1 4 1 5 1 6 2 6 1 3 1 5 0 5 0 4 0 2 0 4 1 3 1 1 3 1 3 3 0 1 2 0 1 2 1 1 1 2 0 1 1 2 1 2 1 1 1 2 0 1 1 2 2 1 1 0 0 2 1 2 3 4 0 4 0 0 0 0 1 0 1 0 3 0 1 2 1 0 2 0 0 1 1 3 0 0 0 0 0 0 0 0 0 0 0 1 0 2 0 1 0 0 0 0 0 0 0 0 0 1 1 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 2 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[0]class1Average hops = 1 (1729462 samples)
traffic_manager/hop_stats_freq = [ 0 1729462 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
=======Traffic[1]class0 ======
Traffic[1]class0Overall average latency = 10.9398 (7 samples)
Traffic[1]class0Overall average accepted rate = 0.0937787 (7 samples)
Traffic[1]class0Overall min accepted rate = 0 (7 samples)
traffic_manager/latency_stat_0_freq = [ 0 0 0 0 0 93007 32682 11832 21370 39963 17549 14798 13235 13117 20193 14131 190888 8167 7355 8553 7123 65253 2046 1884 2040 1757 19603 462 428 469 459 6057 110 124 127 109 2095 32 35 47 38 895 16 12 19 26 481 4 4 16 5 225 0 0 4 3 110 1 1 0 3 61 0 1 1 0 28 0 0 0 1 12 0 0 0 0 14 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[1]class1Average hops = 1 (1729462 samples)
traffic_manager/hop_stats_freq = [ 0 1729462 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
----------------------------END-of-Interconnect-DETAILS-------------------------

gpgpu_simulation_time = 0 days, 0 hrs, 13 min, 30 sec (810 sec)
gpgpu_simulation_rate = 449330 (inst/sec)
gpgpu_simulation_rate = 1465 (cycle/sec)

kernel '_Z18histo_final_kerneljjjjPjS_S_S_' transfer to GPU hardware scheduler
kernel_name = _Z18histo_final_kerneljjjjPjS_S_S_ 
kernel_launch_uid = 8 
gpu_sim_cycle = 41878
gpu_sim_insn = 6755328
gpu_ipc =     161.3097
gpu_tot_sim_cycle = 1228666
gpu_tot_sim_insn = 370712652
gpu_tot_ipc =     301.7196
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1327660
gpu_stall_icnt2sh    = 3631048
gpu_total_sim_rate=445568
Cache L1D_000:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 275152, Miss = 69722 (0.253), PendingHit = 203430 (0.739)
Cache L1D_001:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 272158, Miss = 66102 (0.243), PendingHit = 201477 (0.74)
Cache L1D_002:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 274938, Miss = 66444 (0.242), PendingHit = 205938 (0.749)
Cache L1D_003:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 274158, Miss = 69812 (0.255), PendingHit = 202164 (0.737)
Cache L1D_004:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 276202, Miss = 71871 (0.26), PendingHit = 202488 (0.733)
Cache L1D_005:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 273564, Miss = 68851 (0.252), PendingHit = 202967 (0.742)
Cache L1D_006:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 273476, Miss = 66504 (0.243), PendingHit = 202919 (0.742)
Cache L1D_007:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 273050, Miss = 68657 (0.251), PendingHit = 202471 (0.742)
Cache L1D_008:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 274508, Miss = 71110 (0.259), PendingHit = 201276 (0.733)
Cache L1D_009:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 274270, Miss = 70856 (0.258), PendingHit = 201328 (0.734)
Cache L1D_010:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 277160, Miss = 72245 (0.261), PendingHit = 202898 (0.732)
Cache L1D_011:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 271166, Miss = 67744 (0.25), PendingHit = 202084 (0.745)
Cache L1D_012:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 274454, Miss = 69515 (0.253), PendingHit = 203089 (0.74)
Cache L1D_013:	Size = 16384 B (32 Set x 4-way x 128 byte line)
		Access = 274140, Miss = 69678 (0.254), PendingHit = 202692 (0.739)
total_dl1_misses=969111
total_dl1_accesses=3838396
total_dl1_miss_rate= 0.252478
Shader 0 dynamic_warp_id issue ditsribution:
dynamic_warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 
distro:
269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1353, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1345, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 3229, 3215, 3159, 3187, 3215, 3187, 3229, 3187, 3187, 3257, 3201, 3285, 3117, 3243, 3299, 3215, 3151, 3249, 3165, 3207, 3179, 3193, 3221, 3277, 3207, 3249, 3207, 3067, 3179, 3151, 3179, 3221, 3369, 3369, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 3347, 1493, 1549, 1507, 1493, 1563, 1605, 1563, 1535, 1535, 1535, 1493, 1535, 1507, 1549, 1521, 1605, 1429, 1597, 1513, 1527, 1541, 1471, 1555, 1597, 1611, 1611, 1597, 1527, 1611, 1513, 1499, 1541, 1331, 1331, 1331, 1331, 1331, 1331, 1345, 1331, 1331, 1331, 1331, 1345, 1345, 1331, 1331, 1331, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 269, 201, 188, 188, 175, 175, 175, 175, 162, 162, 162, 162, 162, 162, 162, 162, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 507, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 2791, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1577, 1549, 1527, 1569, 1457, 1499, 1527, 1415, 1499, 1485, 1569, 1471, 1527, 1527, 1429, 1485, 3201, 3159, 3173, 3173, 3243, 3131, 3257, 3145, 3159, 3201, 3257, 3215, 3257, 3187, 3159, 3271, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3369, 3187, 3215, 3187, 3243, 3271, 3201, 3215, 3201, 3229, 3215, 3243, 3257, 3117, 3173, 3187, 3145, 1619, 1605, 1605, 1563, 1563, 1605, 1577, 1647, 1521, 1549, 1507, 1479, 1591, 1591, 1535, 1535, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1339, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 1331, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 341, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 314, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 294, 
gpgpu_n_tot_thrd_icount = 464487424
gpgpu_n_tot_w_icount = 14515232
gpgpu_n_icache_hits = 8297500
gpgpu_n_icache_misses = 39457
gpgpu_n_l1dcache_read_hits = 32064
gpgpu_n_l1dcache_read_misses = 3806332
gpgpu_n_l1dcache_write_accesses = 439952
gpgpu_n_l1dcache_wirte_misses = 432523
gpgpu_n_tcache_hits = 0
gpgpu_n_tcache_misses = 0
gpgpu_n_ccache_hits = 1202400
gpgpu_n_ccache_misses = 448
gpgpu_n_stall_shd_mem = 9013938
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1370775
gpgpu_n_mem_write_global = 439952
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 68930176
gpgpu_n_store_insn = 6240512
gpgpu_n_shmem_insn = 13735936
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 76788696
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1813
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1813
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 190224
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 8821901
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:9264460	W0_Idle:2333015	W0_Scoreboard:6683241	W1:468948	W2:420940	W3:362292	W4:277384	W5:164892	W6:101612	W7:77580	W8:87712	W9:115332	W10:152600	W11:184800	W12:209692	W13:217420	W14:216384	W15:186620	W16:152084	W17:109396	W18:137086	W19:41440	W20:20496	W21:9772	W22:3584	W23:1316	W24:392	W25:112	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:10795346
maxmrqlatency = 469 
maxdqlatency = 0 
maxmflatency = 1002 
averagemflatency = 234 
max_icnt2mem_latency = 2385 
max_icnt2sh_latency = 1228665 
mrq_lat_table:667895 	37354 	57816 	141762 	167229 	164413 	74779 	8354 	127 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	268092 	849175 	667720 	25754 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:671 	501181 	64250 	173507 	283348 	295465 	257039 	207480 	30014 	236 	111 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:225 	307122 	341272 	699128 	22957 	85 	0 	0 	0 	0 	0 	0 	0 	2465 	26703 	45908 	79364 	0 	0 	219976 	65536 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	180 	1281 	977 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        70        35        40        80       110        86        65        70        80        50        45        70        80        50        45        50 
dram[1]:        55        35        36        80       103        85        60        80        80        45        50        75        55        37        45        45 
dram[2]:        70        40        35        80       102        89        60        80        80        55        45        65        70        35        35        50 
dram[3]:        75        36        55        80       101        86        60        80        80        54        50        80        70        40        32        35 
dram[4]:        60        40        35        80        75        83        65        80        75        66        45        78        65        35        41        70 
maximum service time to same row:
dram[0]:     24080     24096     23968     21023     20812     20882     18641     20912     20686     20919     20825     20626     20810     21001     21142     24163 
dram[1]:     24067     24109     23941     21090     20819     20904     18622     20845     20625     20726     20840     20728     20731     21096     21110     24185 
dram[2]:     23939     24194     24087     21006     21010     20926     18681     20814     20749     20813     20935     20860     20847     20907     21073     24012 
dram[3]:     24114     24188     24051     21123     20970     20927     18630     20923     20761     20839     20810     20812     20840     20953     21071     24118 
dram[4]:     24060     24116     24319     21042     20915     20932     18650     20786     20677     20803     20809     20835     20962     20890     21001     24045 
average row accesses per activate:
dram[0]:  3.595692  3.561392  3.541713  3.533039  3.573255  3.535555  3.503736  3.603882  3.598397  3.557161  3.521166  3.585884  3.424714  3.505589  3.524433  3.537810 
dram[1]:  3.630137  3.582962  3.497926  3.512590  3.644511  3.493291  3.569133  3.625722  3.639446  3.578172  3.557186  3.577986  3.424323  3.458394  3.548671  3.589552 
dram[2]:  3.615891  3.698369  3.542395  3.589726  3.683027  3.547715  3.668260  3.675305  3.758499  3.653939  3.603109  3.629662  3.532221  3.560051  3.536762  3.620808 
dram[3]:  3.624429  3.666287  3.559235  3.594128  3.627430  3.609978  3.632191  3.641436  3.801026  3.590470  3.578115  3.550822  3.499058  3.490760  3.470361  3.578758 
dram[4]:  3.690559  3.621133  3.563183  3.618469  3.661572  3.607019  3.650356  3.707365  3.667241  3.627141  3.544304  3.576401  3.503985  3.472981  3.548735  3.588529 
average row locality = 1319729/368341 = 3.582900
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     11004     11123     11104     11133     11848     11658     11726     11681     11777     11614     11597     11757     11701     11608     11246     11057 
dram[1]:     11048     11142     11127     11162     11814     11687     11708     11704     11758     11618     11555     11719     11683     11587     11249     11052 
dram[2]:     11057     11157     11123     11137     11835     11687     11704     11668     11727     11617     11527     11744     11671     11635     11262     11082 
dram[3]:     11025     11153     11107     11160     11798     11656     11690     11643     11747     11610     11589     11739     11697     11649     11261     11095 
dram[4]:     11039     11111     11105     11162     11798     11671     11722     11687     11738     11623     11609     11729     11697     11656     11241     11050 
total reads: 918137
bank skew: 11848/11004 = 1.08
chip skew: 183638/183613 = 1.00
number of total write accesses:
dram[0]:      4853      4946      4901      4854      5200      4998      5155      5214      5283      5126      4956      5111      5039      5012      4910      4803 
dram[1]:      4852      4924      4897      4880      5184      4976      5174      5239      5311      5135      4929      5119      5014      4996      4901      4821 
dram[2]:      4871      4942      4878      4866      5199      5005      5181      5209      5299      5129      4932      5094      5047      4994      4901      4788 
dram[3]:      4850      4942      4906      4877      5182      4986      5167      5195      5293      5118      4924      5099      5025      4974      4897      4809 
dram[4]:      4871      4927      4883      4904      5210      4979      5212      5226      5278      5109      4911      5123      5010      4990      4888      4779 
total reads: 401592
bank skew: 5311/4779 = 1.11
chip skew: 80361/80244 = 1.00
average mf latency per bank:
dram[0]:        309       310       314       342       334       341       341       335       329       318       312       312       315       313       312       316
dram[1]:        304       305       309       338       334       333       333       330       325       312       305       310       311       310       308       311
dram[2]:        310       312       313       342       335       339       339       335       329       317       310       314       316       313       313       315
dram[3]:        310       311       315       345       337       342       340       335       330       317       309       316       316       313       315       316
dram[4]:        307       310       314       343       335       338       338       334       330       317       310       312       315       313       314       318
maximum mf latency per bank:
dram[0]:        758       786       807       703       777       768       851       854       722       766       738       746       832       695       753       801
dram[1]:        716       752       779       763       807       834       735      1002       744       759       752       721       873       764       681       793
dram[2]:        733       785       774       822       789       792       736       795       847       675       703       743       858       743       722       774
dram[3]:        813       765       743       788       753       758       743       750       802       671       703       822       795       720       793       669
dram[4]:        735       765       826       792       746       756       749       813       754       797       715       778       707       822       744       767

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
gpgpu_l2_write_miss = 0
gpgpu_l2_write_access = 0
gpgpu_l2_read_miss = 0
gpgpu_l2_read_access = 0
Cache L2_bank_000:
MSHR contents

DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2764486 n_nop=2157209 n_act=74503 n_pre=74487 n_req=263995 n_rd=367268 n_write=91019 bw_util=0.3316
n_activity=1884183 dram_eff=0.4865
bk0: 22008a 2481592i bk1: 22246a 2482518i bk2: 22208a 2480168i bk3: 22266a 2481933i bk4: 23696a 2492313i bk5: 23316a 2483924i bk6: 23452a 2486553i bk7: 23362a 2479609i bk8: 23554a 2473473i bk9: 23228a 2460189i bk10: 23194a 2456468i bk11: 23514a 2432827i bk12: 23402a 2404711i bk13: 23216a 2350505i bk14: 22492a 2217152i bk15: 22114a 1826666i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.36809
Cache L2_bank_001:
MSHR contents

DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2764486 n_nop=2157785 n_act=74206 n_pre=74190 n_req=263965 n_rd=367226 n_write=91079 bw_util=0.3316
n_activity=1907848 dram_eff=0.4804
bk0: 22096a 2482133i bk1: 22284a 2481295i bk2: 22254a 2480025i bk3: 22324a 2482738i bk4: 23628a 2491499i bk5: 23374a 2485997i bk6: 23416a 2487106i bk7: 23408a 2481681i bk8: 23516a 2474569i bk9: 23236a 2459820i bk10: 23110a 2457413i bk11: 23438a 2432879i bk12: 23366a 2408126i bk13: 23174a 2353689i bk14: 22498a 2217696i bk15: 22104a 1827023i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.33659
Cache L2_bank_002:
MSHR contents

DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2764486 n_nop=2160352 n_act=72936 n_pre=72920 n_req=263968 n_rd=367266 n_write=91012 bw_util=0.3315
n_activity=1881159 dram_eff=0.4872
bk0: 22114a 2482749i bk1: 22314a 2481504i bk2: 22246a 2481296i bk3: 22274a 2482447i bk4: 23670a 2491491i bk5: 23374a 2485376i bk6: 23408a 2487404i bk7: 23336a 2480783i bk8: 23454a 2475252i bk9: 23234a 2462632i bk10: 23054a 2459015i bk11: 23488a 2433832i bk12: 23342a 2406941i bk13: 23270a 2350418i bk14: 22524a 2220409i bk15: 22164a 1838828i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.35583
Cache L2_bank_003:
MSHR contents

DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2764486 n_nop=2159376 n_act=73427 n_pre=73411 n_req=263863 n_rd=367238 n_write=91034 bw_util=0.3315
n_activity=1881292 dram_eff=0.4872
bk0: 22050a 2484668i bk1: 22306a 2482245i bk2: 22214a 2481296i bk3: 22320a 2482274i bk4: 23596a 2490510i bk5: 23312a 2483239i bk6: 23380a 2485451i bk7: 23286a 2480463i bk8: 23494a 2474784i bk9: 23220a 2459229i bk10: 23178a 2456738i bk11: 23478a 2433731i bk12: 23394a 2406609i bk13: 23298a 2354936i bk14: 22522a 2222166i bk15: 22190a 1836823i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.37523
Cache L2_bank_004:
MSHR contents

DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2764486 n_nop=2159650 n_act=73272 n_pre=73256 n_req=263938 n_rd=367276 n_write=91032 bw_util=0.3316
n_activity=1887199 dram_eff=0.4857
bk0: 22078a 2483161i bk1: 22222a 2483484i bk2: 22210a 2481151i bk3: 22324a 2483607i bk4: 23596a 2492977i bk5: 23342a 2487624i bk6: 23444a 2486371i bk7: 23374a 2482729i bk8: 23476a 2474444i bk9: 23246a 2462936i bk10: 23218a 2457530i bk11: 23458a 2431609i bk12: 23394a 2405910i bk13: 23312a 2352129i bk14: 22482a 2219689i bk15: 22100a 1833655i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=3.36194
Cache L2_bank_000:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 362612, Miss = 183634 (0.506), PendingHit = 65764 (0.181)
Cache L2_bank_001:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 362584, Miss = 183613 (0.506), PendingHit = 65871 (0.182)
Cache L2_bank_002:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 362439, Miss = 183633 (0.507), PendingHit = 65652 (0.181)
Cache L2_bank_003:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 362930, Miss = 183619 (0.506), PendingHit = 65321 (0.18)
Cache L2_bank_004:	Size = 131072 B (64 Set x 16-way x 128 byte line)
		Access = 362738, Miss = 183638 (0.506), PendingHit = 65469 (0.18)
L2 Cache Total Miss Rate = 0.506

icnt_total_pkts_mem_to_simt=7305911
icnt_total_pkts_simt_to_mem=2333127

LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Traffic 0 Stat
%=================================
% Average latency = 90.9901
% Accepted packets = 0 at node 0 (avg = 0.0982759)
lat(15) = 90.9901;
thru(15,:) = [ 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0.451919 0.452002 0.451966 0.452158 0.452301 0 0 0 0 ];
% latency change    = 0.848136
% throughput change = 0.528212
Traffic 1 Stat
%=================================
% Average latency = 5.97103
% Accepted packets = 0 at node 14 (avg = 0.0815333)
lat(16) = 5.97103;
thru(16,:) = [ 0.171705 0.0922344 0.13197 0.13197 0.178583 0.175144 0.132089 0.095673 0.095673 0.0922344 0.135408 0.0922344 0.175144 0.175204 0 0 0 0 0 0 0 0 0 ];
% latency change    = 14.2386
% throughput change = 0.205347
----------------------------Interconnect-DETAILS---------------------------------=======Traffic[0]class0 ======
Traffic[0]class0Overall average latency = 76.7105 (8 samples)
Traffic[0]class0Overall average accepted rate = 0.0622876 (8 samples)
Traffic[0]class0Overall min accepted rate = 0 (8 samples)
traffic_manager/latency_stat_0_freq = [ 0 623 888 291 306 296 292 181 205 186 194 176 192 206 291 379 1521 1637 930 962 949 858 946 977 960 984 956 950 997 949 939 937 970 900 948 890 900 901 876 877 921 859 838 851 881 784 843 810 797 729 756 751 699 690 727 649 670 612 693 570 609 597 601 620 559 568 569 589 523 565 527 490 520 461 504 462 453 403 447 414 405 374 363 388 380 338 371 375 345 348 321 290 342 310 274 309 283 296 283 254 271 242 240 264 222 228 207 207 201 209 187 205 182 185 178 166 169 186 161 176 153 144 153 153 140 128 151 140 149 123 135 137 130 146 136 139 132 133 127 131 104 130 116 119 106 107 110 115 107 103 85 119 111 110 116 112 103 110 102 102 85 70 94 90 98 103 82 104 99 89 102 73 77 94 97 99 106 98 91 93 106 85 87 84 73 97 101 115 96 83 80 79 86 81 94 84 74 76 88 85 77 72 85 85 72 69 65 73 83 94 79 69 57 90 92 93 60 73 76 75 64 69 74 57 70 74 78 72 78 85 80 70 82 55 77 72 76 73 67 56 70 83 59 77 81 77 59 71 60 84 76 67 70 58 71 61 65 63 45 70 62 68 61 64 52 70 61 68 65 58 65 64 70 56 51 64 56 70 68 42 62 41 59 51 51 42 44 50 44 46 51 43 46 51 34 41 37 38 38 31 43 45 43 43 36 54 25 45 35 32 39 43 46 45 39 41 28 30 29 43 38 33 47 35 40 44 23 37 33 20 36 35 23 32 19 39 17 24 21 26 26 27 40 27 33 33 32 33 22 30 25 24 32 25 25 22 24 23 23 15 30 20 25 23 17 16 24 15 11 18 21 18 33 21 22 18 21 17 24 18 20 21 21 25 8 17 20 17 15 24 11 20 20 20 18 21 8 8 14 13 13 10 13 11 12 15 19 11 19 17 20 19 16 10 17 9 14 15 10 11 14 12 13 20 6 9 10 10 9 13 3 9 8 11 7 15 13 9 10 8 7 10 3 5 9 8 6 8 11 6 3 9 5 10 6 7 7 10 8 9 6 7 11 8 7 16 6 12 7 12 2 4 8 12 13 9 11 11 13 5 7 11 6 8 8 15 4 7 3 6 11 12 8 12 7 9 7 3 6 5 7 12 4 6 3 2 5 10 8 9 8 10 4 6 8 3 6 4 4 12 8 7 2 2 3 8 6 3 6 3 3 4 5 1 2 2 3 2 3 6 1 1 2 4 5 3 3 1 3 2 4 1 6 0 1 4 2 1 4 2 4 3 3 4 0 1 0 3 0 1 1 1 1 3 1 1 4 2 1 3 0 0 0 1 0 2 1 2 1 3 2 0 1 1 1 0 0 0 0 1 1 2 0 1 1 1 0 1 1 2 1 2 0 2 1 0 0 1 0 1 0 1 0 1 2 2 0 0 0 0 0 0 0 1 1 1 0 0 1 1 0 1 1 1 0 0 1 0 1 1 0 2 1 1 0 0 0 0 1 3 0 0 0 1 0 0 0 0 1 0 1 0 0 0 2 0 0 0 1 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[0]class1Average hops = 1 (1813303 samples)
traffic_manager/hop_stats_freq = [ 0 1813303 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
=======Traffic[1]class0 ======
Traffic[1]class0Overall average latency = 10.3187 (8 samples)
Traffic[1]class0Overall average accepted rate = 0.0922481 (8 samples)
Traffic[1]class0Overall min accepted rate = 0 (8 samples)
traffic_manager/latency_stat_0_freq = [ 0 28583 4056 2837 3518 11696 4039 3186 3799 5266 2846 1920 1603 1444 1398 1021 1626 878 623 575 531 476 379 238 194 173 162 150 94 76 72 53 48 53 50 24 25 17 10 5 9 5 10 7 4 3 7 2 9 5 4 2 7 3 1 0 1 1 4 0 2 1 2 1 1 3 2 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
Traffic[1]class1Average hops = 1 (1813303 samples)
traffic_manager/hop_stats_freq = [ 0 1813303 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ];
----------------------------END-of-Interconnect-DETAILS-------------------------

gpgpu_simulation_time = 0 days, 0 hrs, 13 min, 52 sec (832 sec)
gpgpu_simulation_rate = 445568 (inst/sec)
gpgpu_simulation_rate = 1476 (cycle/sec)

