Analysis & Synthesis report for ahbslavesfpga
Sun Jun 16 13:07:40 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |ahbslavesfpga|ahbslave:slave2|state
 10. State Machine - |ahbslavesfpga|ahbslave:slave1|state
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Registers Packed Into Inferred Megafunctions
 15. Registers Added for RAM Pass-Through Logic
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for ahbslave:slave1|altsyncram:mem_rtl_0|altsyncram_cgc1:auto_generated
 18. Source assignments for ahbslave:slave1|altsyncram:mem_rtl_1|altsyncram_6dg1:auto_generated
 19. Source assignments for ahbslave:slave2|altsyncram:mem_rtl_0|altsyncram_cgc1:auto_generated
 20. Source assignments for ahbslave:slave2|altsyncram:mem_rtl_1|altsyncram_6dg1:auto_generated
 21. Parameter Settings for Inferred Entity Instance: ahbslave:slave1|altsyncram:mem_rtl_0
 22. Parameter Settings for Inferred Entity Instance: ahbslave:slave1|altsyncram:mem_rtl_1
 23. Parameter Settings for Inferred Entity Instance: ahbslave:slave2|altsyncram:mem_rtl_0
 24. Parameter Settings for Inferred Entity Instance: ahbslave:slave2|altsyncram:mem_rtl_1
 25. altsyncram Parameter Settings by Entity Instance
 26. Port Connectivity Checks: "displaydecoder:display5"
 27. Port Connectivity Checks: "displaydecoder:display4"
 28. Port Connectivity Checks: "displaydecoder:display3"
 29. Port Connectivity Checks: "displaydecoder:display2"
 30. Port Connectivity Checks: "displaydecoder:display1"
 31. Port Connectivity Checks: "displaydecoder:display0"
 32. Port Connectivity Checks: "ffd:valor1"
 33. Port Connectivity Checks: "ffd:valor0"
 34. Port Connectivity Checks: "ahbslave:slave2"
 35. Port Connectivity Checks: "ahbslave:slave1"
 36. Post-Synthesis Netlist Statistics for Top Partition
 37. Elapsed Time Per Partition
 38. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Jun 16 13:07:40 2024       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; ahbslavesfpga                               ;
; Top-level Entity Name              ; ahbslavesfpga                               ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 565                                         ;
;     Total combinational functions  ; 483                                         ;
;     Dedicated logic registers      ; 150                                         ;
; Total registers                    ; 150                                         ;
; Total pins                         ; 100                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 24,576                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; ahbslavesfpga      ; ahbslavesfpga      ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 10          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 10          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-10        ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                     ; Library ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------+---------+
; ahbslavesfpga.v                  ; yes             ; User Verilog HDL File        ; C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslavesfpga.v        ;         ;
; ahbslave.v                       ; yes             ; User Verilog HDL File        ; C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslave.v             ;         ;
; displaydecoder.v                 ; yes             ; User Verilog HDL File        ; C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/displaydecoder.v       ;         ;
; ffd.v                            ; yes             ; User Verilog HDL File        ; C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ffd.v                  ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf            ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc     ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc               ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc            ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc            ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc             ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc              ;         ;
; db/altsyncram_cgc1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/db/altsyncram_cgc1.tdf ;         ;
; db/altsyncram_6dg1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/db/altsyncram_6dg1.tdf ;         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------+---------+


+----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary              ;
+---------------------------------------------+------------+
; Resource                                    ; Usage      ;
+---------------------------------------------+------------+
; Estimated Total logic elements              ; 565        ;
;                                             ;            ;
; Total combinational functions               ; 483        ;
; Logic element usage by number of LUT inputs ;            ;
;     -- 4 input functions                    ; 197        ;
;     -- 3 input functions                    ; 189        ;
;     -- <=2 input functions                  ; 97         ;
;                                             ;            ;
; Logic elements by mode                      ;            ;
;     -- normal mode                          ; 289        ;
;     -- arithmetic mode                      ; 194        ;
;                                             ;            ;
; Total registers                             ; 150        ;
;     -- Dedicated logic registers            ; 150        ;
;     -- I/O registers                        ; 0          ;
;                                             ;            ;
; I/O pins                                    ; 100        ;
; Total memory bits                           ; 24576      ;
;                                             ;            ;
; Embedded Multiplier 9-bit elements          ; 0          ;
;                                             ;            ;
; Maximum fan-out node                        ; hclk~input ;
; Maximum fan-out                             ; 166        ;
; Total fan-out                               ; 2753       ;
; Average fan-out                             ; 3.21       ;
+---------------------------------------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                  ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                ; Entity Name     ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------+-----------------+--------------+
; |ahbslavesfpga                            ; 483 (1)             ; 150 (0)                   ; 24576       ; 0          ; 0            ; 0       ; 0         ; 100  ; 0            ; 0          ; |ahbslavesfpga                                                                     ; ahbslavesfpga   ; work         ;
;    |ahbslave:slave1|                      ; 245 (245)           ; 71 (71)                   ; 12288       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ahbslavesfpga|ahbslave:slave1                                                     ; ahbslave        ; work         ;
;       |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ahbslavesfpga|ahbslave:slave1|altsyncram:mem_rtl_0                                ; altsyncram      ; work         ;
;          |altsyncram_cgc1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ahbslavesfpga|ahbslave:slave1|altsyncram:mem_rtl_0|altsyncram_cgc1:auto_generated ; altsyncram_cgc1 ; work         ;
;       |altsyncram:mem_rtl_1|              ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ahbslavesfpga|ahbslave:slave1|altsyncram:mem_rtl_1                                ; altsyncram      ; work         ;
;          |altsyncram_6dg1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ahbslavesfpga|ahbslave:slave1|altsyncram:mem_rtl_1|altsyncram_6dg1:auto_generated ; altsyncram_6dg1 ; work         ;
;    |ahbslave:slave2|                      ; 209 (209)           ; 71 (71)                   ; 12288       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ahbslavesfpga|ahbslave:slave2                                                     ; ahbslave        ; work         ;
;       |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ahbslavesfpga|ahbslave:slave2|altsyncram:mem_rtl_0                                ; altsyncram      ; work         ;
;          |altsyncram_cgc1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ahbslavesfpga|ahbslave:slave2|altsyncram:mem_rtl_0|altsyncram_cgc1:auto_generated ; altsyncram_cgc1 ; work         ;
;       |altsyncram:mem_rtl_1|              ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ahbslavesfpga|ahbslave:slave2|altsyncram:mem_rtl_1                                ; altsyncram      ; work         ;
;          |altsyncram_6dg1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ahbslavesfpga|ahbslave:slave2|altsyncram:mem_rtl_1|altsyncram_6dg1:auto_generated ; altsyncram_6dg1 ; work         ;
;    |displaydecoder:display0|              ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ahbslavesfpga|displaydecoder:display0                                             ; displaydecoder  ; work         ;
;    |displaydecoder:display2|              ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ahbslavesfpga|displaydecoder:display2                                             ; displaydecoder  ; work         ;
;    |displaydecoder:display4|              ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ahbslavesfpga|displaydecoder:display4                                             ; displaydecoder  ; work         ;
;    |displaydecoder:display5|              ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ahbslavesfpga|displaydecoder:display5                                             ; displaydecoder  ; work         ;
;    |ffd:valor0|                           ; 0 (0)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |ahbslavesfpga|ffd:valor0                                                          ; ffd             ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                   ;
+--------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                           ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+--------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; ahbslave:slave1|altsyncram:mem_rtl_0|altsyncram_cgc1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192 ; None ;
; ahbslave:slave1|altsyncram:mem_rtl_1|altsyncram_6dg1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192 ; None ;
; ahbslave:slave2|altsyncram:mem_rtl_0|altsyncram_cgc1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192 ; None ;
; ahbslave:slave2|altsyncram:mem_rtl_1|altsyncram_6dg1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192 ; None ;
+--------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


Encoding Type:  One-Hot
+----------------------------------------------------------------+
; State Machine - |ahbslavesfpga|ahbslave:slave2|state           ;
+-------------+------------+-------------+----------+------------+
; Name        ; state.READ ; state.WRITE ; state.s1 ; state.idle ;
+-------------+------------+-------------+----------+------------+
; state.idle  ; 0          ; 0           ; 0        ; 0          ;
; state.s1    ; 0          ; 0           ; 1        ; 1          ;
; state.WRITE ; 0          ; 1           ; 0        ; 1          ;
; state.READ  ; 1          ; 0           ; 0        ; 1          ;
+-------------+------------+-------------+----------+------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------+
; State Machine - |ahbslavesfpga|ahbslave:slave1|state           ;
+-------------+------------+-------------+----------+------------+
; Name        ; state.READ ; state.WRITE ; state.s1 ; state.idle ;
+-------------+------------+-------------+----------+------------+
; state.idle  ; 0          ; 0           ; 0        ; 0          ;
; state.s1    ; 0          ; 0           ; 1        ; 1          ;
; state.WRITE ; 0          ; 1           ; 0        ; 1          ;
; state.READ  ; 1          ; 0           ; 0        ; 1          ;
+-------------+------------+-------------+----------+------------+


+------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                        ;
+-----------------------------------------------------+-----------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal         ; Free of Timing Hazards ;
+-----------------------------------------------------+-----------------------------+------------------------+
; ahbslave:slave1|wrap16_flag                         ; ahbslave:slave1|wrap16_flag ; yes                    ;
; ahbslave:slave1|incr8_flag                          ; ahbslave:slave1|wrap16_flag ; yes                    ;
; ahbslave:slave1|wrap8_flag                          ; ahbslave:slave1|wrap16_flag ; yes                    ;
; ahbslave:slave1|incr4_flag                          ; ahbslave:slave1|wrap16_flag ; yes                    ;
; ahbslave:slave1|wrap4_flag                          ; ahbslave:slave1|wrap16_flag ; yes                    ;
; ahbslave:slave1|incr_flag                           ; ahbslave:slave1|wrap16_flag ; yes                    ;
; ahbslave:slave1|single_flag                         ; ahbslave:slave1|wrap16_flag ; yes                    ;
; ahbslave:slave1|incr16_flag                         ; ahbslave:slave1|wrap16_flag ; yes                    ;
; ahbslave:slave2|wrap16_flag                         ; ahbslave:slave2|wrap16_flag ; yes                    ;
; ahbslave:slave2|incr8_flag                          ; ahbslave:slave2|wrap16_flag ; yes                    ;
; ahbslave:slave2|wrap8_flag                          ; ahbslave:slave2|wrap16_flag ; yes                    ;
; ahbslave:slave2|incr4_flag                          ; ahbslave:slave2|wrap16_flag ; yes                    ;
; ahbslave:slave2|wrap4_flag                          ; ahbslave:slave2|wrap16_flag ; yes                    ;
; ahbslave:slave2|incr_flag                           ; ahbslave:slave2|wrap16_flag ; yes                    ;
; ahbslave:slave2|single_flag                         ; ahbslave:slave2|wrap16_flag ; yes                    ;
; ahbslave:slave2|incr16_flag                         ; ahbslave:slave2|wrap16_flag ; yes                    ;
; Number of user-specified and inferred latches = 16  ;                             ;                        ;
+-----------------------------------------------------+-----------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; ahbslave:slave2|hresp                 ; Stuck at GND due to stuck port data_in ;
; ahbslave:slave1|hresp                 ; Stuck at GND due to stuck port data_in ;
; ahbslave:slave2|state~4               ; Lost fanout                            ;
; ahbslave:slave2|state~5               ; Lost fanout                            ;
; ahbslave:slave1|state~4               ; Lost fanout                            ;
; ahbslave:slave1|state~5               ; Lost fanout                            ;
; Total Number of Removed Registers = 6 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 150   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 36    ;
; Number of registers using Asynchronous Clear ; 88    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 52    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions           ;
+---------------------+---------------------------+------+
; Register Name       ; Megafunction              ; Type ;
+---------------------+---------------------------+------+
; ffd:valor0|qd[0..3] ; ahbslave:slave1|mem_rtl_0 ; RAM  ;
; ffd:valor1|qd[0..3] ; ahbslave:slave2|mem_rtl_0 ; RAM  ;
+---------------------+---------------------------+------+


+------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                       ;
+--------------------------------------+---------------------------+
; Register Name                        ; RAM Name                  ;
+--------------------------------------+---------------------------+
; ahbslave:slave1|mem_rtl_1_bypass[0]  ; ahbslave:slave1|mem_rtl_1 ;
; ahbslave:slave1|mem_rtl_1_bypass[1]  ; ahbslave:slave1|mem_rtl_1 ;
; ahbslave:slave1|mem_rtl_1_bypass[2]  ; ahbslave:slave1|mem_rtl_1 ;
; ahbslave:slave1|mem_rtl_1_bypass[3]  ; ahbslave:slave1|mem_rtl_1 ;
; ahbslave:slave1|mem_rtl_1_bypass[4]  ; ahbslave:slave1|mem_rtl_1 ;
; ahbslave:slave1|mem_rtl_1_bypass[5]  ; ahbslave:slave1|mem_rtl_1 ;
; ahbslave:slave1|mem_rtl_1_bypass[6]  ; ahbslave:slave1|mem_rtl_1 ;
; ahbslave:slave1|mem_rtl_1_bypass[7]  ; ahbslave:slave1|mem_rtl_1 ;
; ahbslave:slave1|mem_rtl_1_bypass[8]  ; ahbslave:slave1|mem_rtl_1 ;
; ahbslave:slave1|mem_rtl_1_bypass[9]  ; ahbslave:slave1|mem_rtl_1 ;
; ahbslave:slave1|mem_rtl_1_bypass[10] ; ahbslave:slave1|mem_rtl_1 ;
; ahbslave:slave1|mem_rtl_1_bypass[11] ; ahbslave:slave1|mem_rtl_1 ;
; ahbslave:slave1|mem_rtl_1_bypass[12] ; ahbslave:slave1|mem_rtl_1 ;
; ahbslave:slave1|mem_rtl_1_bypass[13] ; ahbslave:slave1|mem_rtl_1 ;
; ahbslave:slave1|mem_rtl_1_bypass[14] ; ahbslave:slave1|mem_rtl_1 ;
; ahbslave:slave1|mem_rtl_1_bypass[15] ; ahbslave:slave1|mem_rtl_1 ;
; ahbslave:slave1|mem_rtl_1_bypass[16] ; ahbslave:slave1|mem_rtl_1 ;
; ahbslave:slave1|mem_rtl_1_bypass[17] ; ahbslave:slave1|mem_rtl_1 ;
; ahbslave:slave1|mem_rtl_1_bypass[18] ; ahbslave:slave1|mem_rtl_1 ;
; ahbslave:slave1|mem_rtl_1_bypass[19] ; ahbslave:slave1|mem_rtl_1 ;
; ahbslave:slave1|mem_rtl_1_bypass[20] ; ahbslave:slave1|mem_rtl_1 ;
; ahbslave:slave1|mem_rtl_1_bypass[21] ; ahbslave:slave1|mem_rtl_1 ;
; ahbslave:slave1|mem_rtl_1_bypass[22] ; ahbslave:slave1|mem_rtl_1 ;
; ahbslave:slave1|mem_rtl_1_bypass[23] ; ahbslave:slave1|mem_rtl_1 ;
; ahbslave:slave1|mem_rtl_1_bypass[24] ; ahbslave:slave1|mem_rtl_1 ;
; ahbslave:slave1|mem_rtl_1_bypass[25] ; ahbslave:slave1|mem_rtl_1 ;
; ahbslave:slave1|mem_rtl_1_bypass[26] ; ahbslave:slave1|mem_rtl_1 ;
; ahbslave:slave1|mem_rtl_1_bypass[27] ; ahbslave:slave1|mem_rtl_1 ;
; ahbslave:slave1|mem_rtl_1_bypass[28] ; ahbslave:slave1|mem_rtl_1 ;
; ahbslave:slave2|mem_rtl_1_bypass[0]  ; ahbslave:slave2|mem_rtl_1 ;
; ahbslave:slave2|mem_rtl_1_bypass[1]  ; ahbslave:slave2|mem_rtl_1 ;
; ahbslave:slave2|mem_rtl_1_bypass[2]  ; ahbslave:slave2|mem_rtl_1 ;
; ahbslave:slave2|mem_rtl_1_bypass[3]  ; ahbslave:slave2|mem_rtl_1 ;
; ahbslave:slave2|mem_rtl_1_bypass[4]  ; ahbslave:slave2|mem_rtl_1 ;
; ahbslave:slave2|mem_rtl_1_bypass[5]  ; ahbslave:slave2|mem_rtl_1 ;
; ahbslave:slave2|mem_rtl_1_bypass[6]  ; ahbslave:slave2|mem_rtl_1 ;
; ahbslave:slave2|mem_rtl_1_bypass[7]  ; ahbslave:slave2|mem_rtl_1 ;
; ahbslave:slave2|mem_rtl_1_bypass[8]  ; ahbslave:slave2|mem_rtl_1 ;
; ahbslave:slave2|mem_rtl_1_bypass[9]  ; ahbslave:slave2|mem_rtl_1 ;
; ahbslave:slave2|mem_rtl_1_bypass[10] ; ahbslave:slave2|mem_rtl_1 ;
; ahbslave:slave2|mem_rtl_1_bypass[11] ; ahbslave:slave2|mem_rtl_1 ;
; ahbslave:slave2|mem_rtl_1_bypass[12] ; ahbslave:slave2|mem_rtl_1 ;
; ahbslave:slave2|mem_rtl_1_bypass[13] ; ahbslave:slave2|mem_rtl_1 ;
; ahbslave:slave2|mem_rtl_1_bypass[14] ; ahbslave:slave2|mem_rtl_1 ;
; ahbslave:slave2|mem_rtl_1_bypass[15] ; ahbslave:slave2|mem_rtl_1 ;
; ahbslave:slave2|mem_rtl_1_bypass[16] ; ahbslave:slave2|mem_rtl_1 ;
; ahbslave:slave2|mem_rtl_1_bypass[17] ; ahbslave:slave2|mem_rtl_1 ;
; ahbslave:slave2|mem_rtl_1_bypass[18] ; ahbslave:slave2|mem_rtl_1 ;
; ahbslave:slave2|mem_rtl_1_bypass[19] ; ahbslave:slave2|mem_rtl_1 ;
; ahbslave:slave2|mem_rtl_1_bypass[20] ; ahbslave:slave2|mem_rtl_1 ;
; ahbslave:slave2|mem_rtl_1_bypass[21] ; ahbslave:slave2|mem_rtl_1 ;
; ahbslave:slave2|mem_rtl_1_bypass[22] ; ahbslave:slave2|mem_rtl_1 ;
; ahbslave:slave2|mem_rtl_1_bypass[23] ; ahbslave:slave2|mem_rtl_1 ;
; ahbslave:slave2|mem_rtl_1_bypass[24] ; ahbslave:slave2|mem_rtl_1 ;
; ahbslave:slave2|mem_rtl_1_bypass[25] ; ahbslave:slave2|mem_rtl_1 ;
; ahbslave:slave2|mem_rtl_1_bypass[26] ; ahbslave:slave2|mem_rtl_1 ;
; ahbslave:slave2|mem_rtl_1_bypass[27] ; ahbslave:slave2|mem_rtl_1 ;
; ahbslave:slave2|mem_rtl_1_bypass[28] ; ahbslave:slave2|mem_rtl_1 ;
+--------------------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------+
; 252:1              ; 8 bits    ; 1344 LEs      ; 16 LEs               ; 1328 LEs               ; Yes        ; |ahbslavesfpga|ahbslave:slave1|hrdata[2]  ;
; 252:1              ; 8 bits    ; 1344 LEs      ; 16 LEs               ; 1328 LEs               ; Yes        ; |ahbslavesfpga|ahbslave:slave2|hrdata[7]  ;
; 261:1              ; 10 bits   ; 1740 LEs      ; 10 LEs               ; 1730 LEs               ; Yes        ; |ahbslavesfpga|ahbslave:slave1|waddr[9]   ;
; 261:1              ; 10 bits   ; 1740 LEs      ; 10 LEs               ; 1730 LEs               ; Yes        ; |ahbslavesfpga|ahbslave:slave2|waddr[0]   ;
; 261:1              ; 10 bits   ; 1740 LEs      ; 20 LEs               ; 1720 LEs               ; No         ; |ahbslavesfpga|ahbslave:slave1|Selector73 ;
; 261:1              ; 10 bits   ; 1740 LEs      ; 20 LEs               ; 1720 LEs               ; No         ; |ahbslavesfpga|ahbslave:slave2|Selector76 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for ahbslave:slave1|altsyncram:mem_rtl_0|altsyncram_cgc1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------+
; Assignment                      ; Value              ; From ; To                           ;
+---------------------------------+--------------------+------+------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                            ;
+---------------------------------+--------------------+------+------------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for ahbslave:slave1|altsyncram:mem_rtl_1|altsyncram_6dg1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------+
; Assignment                      ; Value              ; From ; To                           ;
+---------------------------------+--------------------+------+------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                            ;
+---------------------------------+--------------------+------+------------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for ahbslave:slave2|altsyncram:mem_rtl_0|altsyncram_cgc1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------+
; Assignment                      ; Value              ; From ; To                           ;
+---------------------------------+--------------------+------+------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                            ;
+---------------------------------+--------------------+------+------------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for ahbslave:slave2|altsyncram:mem_rtl_1|altsyncram_6dg1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------+
; Assignment                      ; Value              ; From ; To                           ;
+---------------------------------+--------------------+------+------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                            ;
+---------------------------------+--------------------+------+------------------------------+


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ahbslave:slave1|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+---------------------------+
; Parameter Name                     ; Value                ; Type                      ;
+------------------------------------+----------------------+---------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                   ;
; WIDTH_A                            ; 8                    ; Untyped                   ;
; WIDTHAD_A                          ; 10                   ; Untyped                   ;
; NUMWORDS_A                         ; 1024                 ; Untyped                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                   ;
; WIDTH_B                            ; 8                    ; Untyped                   ;
; WIDTHAD_B                          ; 10                   ; Untyped                   ;
; NUMWORDS_B                         ; 1024                 ; Untyped                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                   ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                   ;
; CBXI_PARAMETER                     ; altsyncram_cgc1      ; Untyped                   ;
+------------------------------------+----------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ahbslave:slave1|altsyncram:mem_rtl_1 ;
+------------------------------------+----------------------+---------------------------+
; Parameter Name                     ; Value                ; Type                      ;
+------------------------------------+----------------------+---------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                   ;
; WIDTH_A                            ; 8                    ; Untyped                   ;
; WIDTHAD_A                          ; 10                   ; Untyped                   ;
; NUMWORDS_A                         ; 1024                 ; Untyped                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                   ;
; WIDTH_B                            ; 8                    ; Untyped                   ;
; WIDTHAD_B                          ; 10                   ; Untyped                   ;
; NUMWORDS_B                         ; 1024                 ; Untyped                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                   ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                   ;
; CBXI_PARAMETER                     ; altsyncram_6dg1      ; Untyped                   ;
+------------------------------------+----------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ahbslave:slave2|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+---------------------------+
; Parameter Name                     ; Value                ; Type                      ;
+------------------------------------+----------------------+---------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                   ;
; WIDTH_A                            ; 8                    ; Untyped                   ;
; WIDTHAD_A                          ; 10                   ; Untyped                   ;
; NUMWORDS_A                         ; 1024                 ; Untyped                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                   ;
; WIDTH_B                            ; 8                    ; Untyped                   ;
; WIDTHAD_B                          ; 10                   ; Untyped                   ;
; NUMWORDS_B                         ; 1024                 ; Untyped                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                   ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                   ;
; CBXI_PARAMETER                     ; altsyncram_cgc1      ; Untyped                   ;
+------------------------------------+----------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ahbslave:slave2|altsyncram:mem_rtl_1 ;
+------------------------------------+----------------------+---------------------------+
; Parameter Name                     ; Value                ; Type                      ;
+------------------------------------+----------------------+---------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                   ;
; WIDTH_A                            ; 8                    ; Untyped                   ;
; WIDTHAD_A                          ; 10                   ; Untyped                   ;
; NUMWORDS_A                         ; 1024                 ; Untyped                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                   ;
; WIDTH_B                            ; 8                    ; Untyped                   ;
; WIDTHAD_B                          ; 10                   ; Untyped                   ;
; NUMWORDS_B                         ; 1024                 ; Untyped                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                   ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                   ;
; CBXI_PARAMETER                     ; altsyncram_6dg1      ; Untyped                   ;
+------------------------------------+----------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                 ;
+-------------------------------------------+--------------------------------------+
; Name                                      ; Value                                ;
+-------------------------------------------+--------------------------------------+
; Number of entity instances                ; 4                                    ;
; Entity Instance                           ; ahbslave:slave1|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                            ;
;     -- WIDTH_A                            ; 8                                    ;
;     -- NUMWORDS_A                         ; 1024                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                         ;
;     -- WIDTH_B                            ; 8                                    ;
;     -- NUMWORDS_B                         ; 1024                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                            ;
; Entity Instance                           ; ahbslave:slave1|altsyncram:mem_rtl_1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                            ;
;     -- WIDTH_A                            ; 8                                    ;
;     -- NUMWORDS_A                         ; 1024                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                         ;
;     -- WIDTH_B                            ; 8                                    ;
;     -- NUMWORDS_B                         ; 1024                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                             ;
; Entity Instance                           ; ahbslave:slave2|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                            ;
;     -- WIDTH_A                            ; 8                                    ;
;     -- NUMWORDS_A                         ; 1024                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                         ;
;     -- WIDTH_B                            ; 8                                    ;
;     -- NUMWORDS_B                         ; 1024                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                            ;
; Entity Instance                           ; ahbslave:slave2|altsyncram:mem_rtl_1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                            ;
;     -- WIDTH_A                            ; 8                                    ;
;     -- NUMWORDS_A                         ; 1024                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                         ;
;     -- WIDTH_B                            ; 8                                    ;
;     -- NUMWORDS_B                         ; 1024                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                             ;
+-------------------------------------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "displaydecoder:display5"                                                                                                                                                        ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; n    ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "displaydecoder:display4"                                                                                                                                                        ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; n    ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "displaydecoder:display3"                                                                                                                                                             ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; n       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; n[3..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "displaydecoder:display2"                                                                                                                                                        ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; n    ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "displaydecoder:display1"                                                                                                                                                             ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; n       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; n[3..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "displaydecoder:display0"                                                                                                                                                        ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; n    ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ffd:valor1"                                                                                                                                    ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                    ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; a        ; Input  ; Warning  ; Input port expression (9 bits) is smaller than the input port (10 bits) it drives.  Extra input bit(s) "a[9..9]" will be connected to GND. ;
; qd[7..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                        ;
; qa       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                   ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ffd:valor0"                                                                                                                                    ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                    ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; a        ; Input  ; Warning  ; Input port expression (9 bits) is smaller than the input port (10 bits) it drives.  Extra input bit(s) "a[9..9]" will be connected to GND. ;
; qd[7..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                        ;
; qa[9..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                        ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ahbslave:slave2"                                                                                                                                                                           ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; hsize         ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (3 bits) it drives.  The 29 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; hsize[2..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; hprot         ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; hprot[3..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; hmastlock     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; hmastlock[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; hready        ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; displaysel    ; Input ; Warning  ; Input port expression (9 bits) is smaller than the input port (10 bits) it drives.  Extra input bit(s) "displaysel[9..9]" will be connected to GND.                                ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ahbslave:slave1"                                                                                                                                                                           ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; hsize         ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (3 bits) it drives.  The 29 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; hsize[2..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; hprot         ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; hprot[3..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; hmastlock     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; hmastlock[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; hready        ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; displaysel    ; Input ; Warning  ; Input port expression (9 bits) is smaller than the input port (10 bits) it drives.  Extra input bit(s) "displaysel[9..9]" will be connected to GND.                                ;
+---------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 100                         ;
; cycloneiii_ff         ; 150                         ;
;     CLR               ; 52                          ;
;     ENA               ; 16                          ;
;     ENA CLR SLD       ; 36                          ;
;     plain             ; 46                          ;
; cycloneiii_lcell_comb ; 488                         ;
;     arith             ; 194                         ;
;         2 data inputs ; 69                          ;
;         3 data inputs ; 125                         ;
;     normal            ; 294                         ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 10                          ;
;         2 data inputs ; 19                          ;
;         3 data inputs ; 64                          ;
;         4 data inputs ; 197                         ;
; cycloneiii_ram_block  ; 24                          ;
;                       ;                             ;
; Max LUT depth         ; 6.90                        ;
; Average LUT depth     ; 4.17                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sun Jun 16 13:07:32 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ahbslavesfpga -c ahbslavesfpga
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 10 of the 10 processors detected
Warning (10275): Verilog HDL Module Instantiation warning at ahbslavesfpga.v(134): ignored dangling comma in List of Port Connections File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslavesfpga.v Line: 134
Info (12021): Found 1 design units, including 1 entities, in source file ahbslavesfpga.v
    Info (12023): Found entity 1: ahbslavesfpga File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslavesfpga.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ahbslave.v
    Info (12023): Found entity 1: ahbslave File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslave.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file displaydecoder.v
    Info (12023): Found entity 1: displaydecoder File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/displaydecoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ffd.v
    Info (12023): Found entity 1: ffd File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ffd.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at ahbslave.v(48): created implicit net for "estadoslave" File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslave.v Line: 48
Info (12127): Elaborating entity "ahbslavesfpga" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at ahbslavesfpga.v(117): object "memos01" assigned a value but never read File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslavesfpga.v Line: 117
Warning (10036): Verilog HDL or VHDL warning at ahbslavesfpga.v(117): object "memos11" assigned a value but never read File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslavesfpga.v Line: 117
Info (12128): Elaborating entity "ahbslave" for hierarchy "ahbslave:slave1" File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslavesfpga.v Line: 94
Warning (10036): Verilog HDL or VHDL warning at ahbslave.v(48): object "estadoslave" assigned a value but never read File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslave.v Line: 48
Warning (10230): Verilog HDL assignment warning at ahbslave.v(48): truncated value with size 2 to match size of target (1) File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslave.v Line: 48
Warning (10240): Verilog HDL Always Construct warning at ahbslave.v(82): inferring latch(es) for variable "single_flag", which holds its previous value in one or more paths through the always construct File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslave.v Line: 82
Warning (10240): Verilog HDL Always Construct warning at ahbslave.v(82): inferring latch(es) for variable "incr_flag", which holds its previous value in one or more paths through the always construct File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslave.v Line: 82
Warning (10240): Verilog HDL Always Construct warning at ahbslave.v(82): inferring latch(es) for variable "wrap4_flag", which holds its previous value in one or more paths through the always construct File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslave.v Line: 82
Warning (10240): Verilog HDL Always Construct warning at ahbslave.v(82): inferring latch(es) for variable "incr4_flag", which holds its previous value in one or more paths through the always construct File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslave.v Line: 82
Warning (10240): Verilog HDL Always Construct warning at ahbslave.v(82): inferring latch(es) for variable "wrap8_flag", which holds its previous value in one or more paths through the always construct File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslave.v Line: 82
Warning (10240): Verilog HDL Always Construct warning at ahbslave.v(82): inferring latch(es) for variable "incr8_flag", which holds its previous value in one or more paths through the always construct File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslave.v Line: 82
Warning (10240): Verilog HDL Always Construct warning at ahbslave.v(82): inferring latch(es) for variable "wrap16_flag", which holds its previous value in one or more paths through the always construct File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslave.v Line: 82
Warning (10240): Verilog HDL Always Construct warning at ahbslave.v(82): inferring latch(es) for variable "incr16_flag", which holds its previous value in one or more paths through the always construct File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslave.v Line: 82
Info (10264): Verilog HDL Case Statement information at ahbslave.v(354): all case item expressions in this case statement are onehot File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslave.v Line: 354
Info (10264): Verilog HDL Case Statement information at ahbslave.v(445): all case item expressions in this case statement are onehot File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslave.v Line: 445
Info (10041): Inferred latch for "incr16_flag" at ahbslave.v(82) File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslave.v Line: 82
Info (10041): Inferred latch for "wrap16_flag" at ahbslave.v(82) File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslave.v Line: 82
Info (10041): Inferred latch for "incr8_flag" at ahbslave.v(82) File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslave.v Line: 82
Info (10041): Inferred latch for "wrap8_flag" at ahbslave.v(82) File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslave.v Line: 82
Info (10041): Inferred latch for "incr4_flag" at ahbslave.v(82) File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslave.v Line: 82
Info (10041): Inferred latch for "wrap4_flag" at ahbslave.v(82) File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslave.v Line: 82
Info (10041): Inferred latch for "incr_flag" at ahbslave.v(82) File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslave.v Line: 82
Info (10041): Inferred latch for "single_flag" at ahbslave.v(82) File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslave.v Line: 82
Info (12128): Elaborating entity "ffd" for hierarchy "ffd:valor0" File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslavesfpga.v Line: 126
Info (12128): Elaborating entity "displaydecoder" for hierarchy "displaydecoder:display0" File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslavesfpga.v Line: 151
Warning (276027): Inferred dual-clock RAM node "ahbslave:slave1|mem_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276020): Inferred RAM node "ahbslave:slave1|mem_rtl_1" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "ahbslave:slave2|mem_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276020): Inferred RAM node "ahbslave:slave2|mem_rtl_1" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 4 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ahbslave:slave1|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ahbslave:slave1|mem_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ahbslave:slave2|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ahbslave:slave2|mem_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "ahbslave:slave1|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "ahbslave:slave1|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cgc1.tdf
    Info (12023): Found entity 1: altsyncram_cgc1 File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/db/altsyncram_cgc1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "ahbslave:slave1|altsyncram:mem_rtl_1"
Info (12133): Instantiated megafunction "ahbslave:slave1|altsyncram:mem_rtl_1" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6dg1.tdf
    Info (12023): Found entity 1: altsyncram_6dg1 File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/db/altsyncram_6dg1.tdf Line: 27
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "ahbslave:slave2|altsyncram:mem_rtl_0|altsyncram_cgc1:auto_generated|ram_block1a4" File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/db/altsyncram_cgc1.tdf Line: 158
        Warning (14320): Synthesized away node "ahbslave:slave2|altsyncram:mem_rtl_0|altsyncram_cgc1:auto_generated|ram_block1a5" File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/db/altsyncram_cgc1.tdf Line: 188
        Warning (14320): Synthesized away node "ahbslave:slave2|altsyncram:mem_rtl_0|altsyncram_cgc1:auto_generated|ram_block1a6" File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/db/altsyncram_cgc1.tdf Line: 218
        Warning (14320): Synthesized away node "ahbslave:slave2|altsyncram:mem_rtl_0|altsyncram_cgc1:auto_generated|ram_block1a7" File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/db/altsyncram_cgc1.tdf Line: 248
        Warning (14320): Synthesized away node "ahbslave:slave1|altsyncram:mem_rtl_0|altsyncram_cgc1:auto_generated|ram_block1a4" File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/db/altsyncram_cgc1.tdf Line: 158
        Warning (14320): Synthesized away node "ahbslave:slave1|altsyncram:mem_rtl_0|altsyncram_cgc1:auto_generated|ram_block1a5" File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/db/altsyncram_cgc1.tdf Line: 188
        Warning (14320): Synthesized away node "ahbslave:slave1|altsyncram:mem_rtl_0|altsyncram_cgc1:auto_generated|ram_block1a6" File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/db/altsyncram_cgc1.tdf Line: 218
        Warning (14320): Synthesized away node "ahbslave:slave1|altsyncram:mem_rtl_0|altsyncram_cgc1:auto_generated|ram_block1a7" File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/db/altsyncram_cgc1.tdf Line: 248
Warning (12241): 10 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "hresp_1" is stuck at GND File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslavesfpga.v Line: 22
    Warning (13410): Pin "hresp_2" is stuck at GND File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslavesfpga.v Line: 25
    Warning (13410): Pin "As2" is stuck at GND File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslavesfpga.v Line: 34
    Warning (13410): Pin "Bs2" is stuck at GND File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslavesfpga.v Line: 35
    Warning (13410): Pin "Cs2" is stuck at GND File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslavesfpga.v Line: 36
    Warning (13410): Pin "Ds2" is stuck at GND File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslavesfpga.v Line: 37
    Warning (13410): Pin "Es2" is stuck at GND File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslavesfpga.v Line: 38
    Warning (13410): Pin "Fs2" is stuck at GND File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslavesfpga.v Line: 39
    Warning (13410): Pin "Gs2" is stuck at VCC File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslavesfpga.v Line: 40
    Warning (13410): Pin "As4" is stuck at GND File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslavesfpga.v Line: 48
    Warning (13410): Pin "Bs4" is stuck at GND File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslavesfpga.v Line: 49
    Warning (13410): Pin "Cs4" is stuck at GND File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslavesfpga.v Line: 50
    Warning (13410): Pin "Ds4" is stuck at GND File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslavesfpga.v Line: 51
    Warning (13410): Pin "Es4" is stuck at GND File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslavesfpga.v Line: 52
    Warning (13410): Pin "Fs4" is stuck at GND File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslavesfpga.v Line: 53
    Warning (13410): Pin "Gs4" is stuck at VCC File: C:/Users/wi199/OneDrive/Documentos/AHB FPGA/AHBslavesfpga/ahbslavesfpga.v Line: 54
Info (286030): Timing-Driven Synthesis is running
Info (17049): 4 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 719 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 38 input pins
    Info (21059): Implemented 62 output pins
    Info (21061): Implemented 595 logic cells
    Info (21064): Implemented 24 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 47 warnings
    Info: Peak virtual memory: 4853 megabytes
    Info: Processing ended: Sun Jun 16 13:07:40 2024
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:05


