
*** Running vivado
    with args -log design_1_v_axi4s_vid_out_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_v_axi4s_vid_out_0_1.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_v_axi4s_vid_out_0_1.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 344.984 ; gain = 80.000
INFO: [Synth 8-638] synthesizing module 'design_1_v_axi4s_vid_out_0_1' [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_1/synth/design_1_v_axi4s_vid_out_0_1.v:58]
INFO: [Synth 8-638] synthesizing module 'v_axi4s_vid_out_v4_0_6' [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/6e4e/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:2283]
INFO: [Synth 8-638] synthesizing module 'v_axi4s_vid_out_v4_0_6_coupler' [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/6e4e/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:538]
INFO: [Synth 8-638] synthesizing module 'v_axi4s_vid_out_v4_0_6_fifo' [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/6e4e/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:59]
INFO: [Synth 8-256] done synthesizing module 'v_axi4s_vid_out_v4_0_6_fifo' (31#1) [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/6e4e/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:59]
INFO: [Synth 8-256] done synthesizing module 'v_axi4s_vid_out_v4_0_6_coupler' (32#1) [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/6e4e/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:538]
INFO: [Synth 8-638] synthesizing module 'v_axi4s_vid_out_v4_0_6_sync' [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/6e4e/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:724]
INFO: [Synth 8-256] done synthesizing module 'v_axi4s_vid_out_v4_0_6_sync' (33#1) [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/6e4e/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:724]
INFO: [Synth 8-638] synthesizing module 'v_axi4s_vid_out_v4_0_6_formatter' [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/6e4e/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:1355]
INFO: [Synth 8-256] done synthesizing module 'v_axi4s_vid_out_v4_0_6_formatter' (34#1) [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/6e4e/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:1355]
INFO: [Synth 8-256] done synthesizing module 'v_axi4s_vid_out_v4_0_6' (35#1) [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ipshared/6e4e/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v:2283]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_axi4s_vid_out_0_1' (36#1) [c:/TEMP/3610_4/TP4/TP4.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_1/synth/design_1_v_axi4s_vid_out_0_1.v:58]
Finished RTL Elaboration : Time (s): cpu = 00:01:15 ; elapsed = 00:01:16 . Memory (MB): peak = 562.934 ; gain = 297.949
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:15 ; elapsed = 00:01:17 . Memory (MB): peak = 562.934 ; gain = 297.949
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 683.906 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:33 ; elapsed = 00:02:35 . Memory (MB): peak = 683.906 ; gain = 418.922
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:33 ; elapsed = 00:02:35 . Memory (MB): peak = 683.906 ; gain = 418.922
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:33 ; elapsed = 00:02:35 . Memory (MB): peak = 683.906 ; gain = 418.922
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:34 ; elapsed = 00:02:37 . Memory (MB): peak = 683.906 ; gain = 418.922
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:36 ; elapsed = 00:02:39 . Memory (MB): peak = 683.906 ; gain = 418.922
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:54 ; elapsed = 00:02:58 . Memory (MB): peak = 683.906 ; gain = 418.922
Finished Timing Optimization : Time (s): cpu = 00:01:55 ; elapsed = 00:02:58 . Memory (MB): peak = 683.906 ; gain = 418.922
Finished Technology Mapping : Time (s): cpu = 00:01:55 ; elapsed = 00:02:58 . Memory (MB): peak = 701.012 ; gain = 436.027
Finished IO Insertion : Time (s): cpu = 00:01:56 ; elapsed = 00:02:59 . Memory (MB): peak = 701.012 ; gain = 436.027
Finished Renaming Generated Instances : Time (s): cpu = 00:01:56 ; elapsed = 00:02:59 . Memory (MB): peak = 701.012 ; gain = 436.027
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:56 ; elapsed = 00:03:00 . Memory (MB): peak = 701.012 ; gain = 436.027
Finished Renaming Generated Ports : Time (s): cpu = 00:01:56 ; elapsed = 00:03:00 . Memory (MB): peak = 701.012 ; gain = 436.027
Finished Handling Custom Attributes : Time (s): cpu = 00:01:56 ; elapsed = 00:03:00 . Memory (MB): peak = 701.012 ; gain = 436.027
Finished Renaming Generated Nets : Time (s): cpu = 00:01:56 ; elapsed = 00:03:00 . Memory (MB): peak = 701.012 ; gain = 436.027

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    23|
|2     |LUT1     |    62|
|3     |LUT2     |    58|
|4     |LUT3     |    26|
|5     |LUT4     |    73|
|6     |LUT5     |    36|
|7     |LUT6     |    52|
|8     |MUXCY    |    20|
|9     |MUXF7    |     2|
|10    |RAMB36E1 |     1|
|11    |FDCE     |   139|
|12    |FDPE     |    27|
|13    |FDRE     |   172|
|14    |FDSE     |     2|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:56 ; elapsed = 00:03:00 . Memory (MB): peak = 701.012 ; gain = 436.027
synth_design: Time (s): cpu = 00:01:59 ; elapsed = 00:03:02 . Memory (MB): peak = 703.430 ; gain = 444.082
