
---------- Begin Simulation Statistics ----------
final_tick                               2249944749000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  56888                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703316                       # Number of bytes of host memory used
host_op_rate                                    57072                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 41392.86                       # Real time elapsed on the host
host_tick_rate                               54355871                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2354750024                       # Number of instructions simulated
sim_ops                                    2362358972                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.249945                       # Number of seconds simulated
sim_ticks                                2249944749000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            84.378749                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              305089917                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           361571986                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         42554713                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        468717871                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          43485726                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       44032070                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          546344                       # Number of indirect misses.
system.cpu0.branchPred.lookups              598313258                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      3963327                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       3801875                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         25403293                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 555007789                       # Number of branches committed
system.cpu0.commit.bw_lim_events             69098750                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       11419603                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      177331876                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          2224691970                       # Number of instructions committed
system.cpu0.commit.committedOps            2228499162                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   4080327725                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.546157                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.352183                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   3035834066     74.40%     74.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    620228887     15.20%     89.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    148043054      3.63%     93.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3    134659103      3.30%     96.53% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     37585481      0.92%     97.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     14237782      0.35%     97.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6     10598190      0.26%     98.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     10042412      0.25%     98.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     69098750      1.69%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   4080327725                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        65                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            44161878                       # Number of function calls committed.
system.cpu0.commit.int_insts               2150796325                       # Number of committed integer instructions.
system.cpu0.commit.loads                    691528265                       # Number of loads committed
system.cpu0.commit.membars                    7608927                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      7608936      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1238689189     55.58%     55.93% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       18316849      0.82%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         3801415      0.17%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             6      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            16      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      695330128     31.20%     88.12% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     264752580     11.88%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           12      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           23      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       2228499162                       # Class of committed instruction
system.cpu0.commit.refs                     960082743                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 2224691970                       # Number of Instructions Simulated
system.cpu0.committedOps                   2228499162                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.018749                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.018749                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            761399950                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred             17168546                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           303200975                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            2463665632                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles              1574898090                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1747217135                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              25431478                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             29463471                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             13955615                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  598313258                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                454288753                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2530604887                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              9864156                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          191                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2512665184                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 202                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          499                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               85165946                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.133222                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles        1549713516                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         348575643                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.559477                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        4122902268                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.610365                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.858834                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2292627066     55.61%     55.61% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1382449590     33.53%     89.14% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               275801480      6.69%     95.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               132559683      3.22%     99.04% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                21198481      0.51%     99.56% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                13473512      0.33%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  974218      0.02%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 3809556      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    8682      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          4122902268                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       56                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      33                       # number of floating regfile writes
system.cpu0.idleCycles                      368191981                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            25609136                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               577818106                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.532115                       # Inst execution rate
system.cpu0.iew.exec_refs                  1059657445                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 289693033                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              619933650                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            768465039                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3811787                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         16454383                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           291457894                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2405794608                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            769964412                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          7729976                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2389779294                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               3979828                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             15667392                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              25431478                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             24189504                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       253863                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        45356596                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        70672                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        28101                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads     12201151                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     76936774                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     22903416                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         28101                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1979652                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      23629484                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               1005093370                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2369772350                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.856406                       # average fanout of values written-back
system.cpu0.iew.wb_producers                860768240                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.527660                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2369923041                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2914635840                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1519091754                       # number of integer regfile writes
system.cpu0.ipc                              0.495356                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.495356                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          7611908      0.32%      0.32% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1305919592     54.47%     54.79% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            18333163      0.76%     55.55% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              3802545      0.16%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  6      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 16      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.71% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           775409062     32.34%     88.05% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          286432932     11.95%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            23      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2397509271                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     72                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                141                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           67                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                85                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    4748967                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001981                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 802218     16.89%     16.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     16.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     16.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     16.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     16.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     16.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     16.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     16.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     16.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     16.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     16.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     16.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     16.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     16.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     16.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     16.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     16.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     16.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     16.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     16.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     16.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     16.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     16.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     16.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     16.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     16.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     16.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     16.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     16.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     16.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     16.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     16.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     16.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     16.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     16.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     16.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     16.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     16.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     16.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     16.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     16.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     16.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     16.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               3420965     72.04%     88.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               525781     11.07%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            2394646258                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        8922952056                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2369772283                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2583116493                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2394373449                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2397509271                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           11421159                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      177295442                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           282421                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved          1556                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     37023194                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   4122902268                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.581510                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.797134                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2357149852     57.17%     57.17% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1         1260488918     30.57%     87.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          411170190      9.97%     97.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           74019964      1.80%     99.51% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           11528764      0.28%     99.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            5928762      0.14%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1751179      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             562971      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             301668      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     4122902268                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.533836                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         33667403                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         5364516                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           768465039                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          291457894                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2927                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    30                       # number of misc regfile writes
system.cpu0.numCycles                      4491094249                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     8796505                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              671702930                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1421251248                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              24819563                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              1610563643                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              32577854                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               119395                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2983267644                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            2442806897                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1575183126                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1723626007                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              32904644                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              25431478                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             91093207                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               153931873                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               56                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      2983267588                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        485003                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              8952                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 53481936                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          8950                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  6417022625                       # The number of ROB reads
system.cpu0.rob.rob_writes                 4854300648                       # The number of ROB writes
system.cpu0.timesIdled                       44725896                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2883                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            81.696591                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               18182850                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            22256559                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1796921                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         32896707                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            923023                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         935649                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           12626                       # Number of indirect misses.
system.cpu1.branchPred.lookups               36108550                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        46607                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       3801575                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1389316                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  29515353                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3524366                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls       11405428                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       15395550                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           130058054                       # Number of instructions committed
system.cpu1.commit.committedOps             133859810                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    739152416                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.181099                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.855216                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    685637866     92.76%     92.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     26144609      3.54%     96.30% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8028218      1.09%     97.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      8657055      1.17%     98.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2472385      0.33%     98.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       808835      0.11%     99.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      3594617      0.49%     99.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       284465      0.04%     99.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3524366      0.48%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    739152416                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1456889                       # Number of function calls committed.
system.cpu1.commit.int_insts                125264038                       # Number of committed integer instructions.
system.cpu1.commit.loads                     36888435                       # Number of loads committed
system.cpu1.commit.membars                    7603276                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      7603276      5.68%      5.68% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        77445144     57.86%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       40690010     30.40%     93.93% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       8121236      6.07%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        133859810                       # Class of committed instruction
system.cpu1.commit.refs                      48811258                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  130058054                       # Number of Instructions Simulated
system.cpu1.committedOps                    133859810                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.718694                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.718694                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            662202926                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               422873                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            17356606                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             155149082                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                19165029                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 50484677                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1391154                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1094100                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              8792781                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   36108550                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 19445957                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    719205647                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               212689                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     156877818                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3597518                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.048549                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          21032160                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          19105873                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.210925                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         742036567                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.216539                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.663872                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               646038657     87.06%     87.06% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                55576192      7.49%     94.55% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                24391663      3.29%     97.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                10346931      1.39%     99.23% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3988967      0.54%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  841477      0.11%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  852380      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     158      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     142      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           742036567                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1725676                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1519840                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                31708596                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.194554                       # Inst execution rate
system.cpu1.iew.exec_refs                    52113039                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  12332186                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              567005397                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             40269018                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           3802271                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1267194                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12653235                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          149239502                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             39780853                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1423935                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            144701918                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               3257247                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              7015849                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1391154                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             14617099                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        66443                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1193449                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        34187                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2261                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         5201                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3380583                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       730412                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2261                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       521747                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        998093                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 85244524                       # num instructions consuming a value
system.cpu1.iew.wb_count                    143663622                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.848208                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 72305070                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.193158                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     143716045                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               179933730                       # number of integer regfile reads
system.cpu1.int_regfile_writes               96651965                       # number of integer regfile writes
system.cpu1.ipc                              0.174865                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.174865                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          7603400      5.20%      5.20% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             85982482     58.84%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  46      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   90      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.04% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            43961307     30.08%     94.13% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            8578516      5.87%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             146125853                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4241066                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.029023                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 790190     18.63%     18.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     18.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     18.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     18.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     18.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     18.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     18.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     18.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     18.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     18.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     18.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     18.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     18.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     18.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     18.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     18.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     18.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     18.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     18.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     18.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     18.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     18.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     18.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     18.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     18.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     18.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     18.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     18.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     18.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     18.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     18.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     18.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     18.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     18.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     18.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     18.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     18.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     18.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     18.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     18.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     18.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     18.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     18.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3085219     72.75%     91.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               365654      8.62%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             142763504                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1038829536                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    143663610                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        164620989                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 137833829                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                146125853                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           11405673                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       15379691                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           300224                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           245                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6238633                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    742036567                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.196925                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.666561                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          654859633     88.25%     88.25% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           54848078      7.39%     95.64% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           18323792      2.47%     98.11% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            6157208      0.83%     98.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5386737      0.73%     99.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             883438      0.12%     99.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1033712      0.14%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             359595      0.05%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             184374      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      742036567                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.196469                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         23827584                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2208332                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            40269018                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12653235                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    124                       # number of misc regfile reads
system.cpu1.numCycles                       743762243                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  3756118422                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              609673103                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             89319169                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              25210300                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                22435234                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               6884261                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               128169                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            191113327                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             153092800                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          102831409                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 54086273                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              21268511                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1391154                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             54431721                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                13512240                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       191113315                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         19082                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               661                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 50060820                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           679                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   884882942                       # The number of ROB reads
system.cpu1.rob.rob_writes                  301403789                       # The number of ROB writes
system.cpu1.timesIdled                          30651                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         26330547                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             23797368                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            54461676                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull             612673                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               4544813                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     29319167                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      58533907                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       300294                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       137711                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    135187338                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     10536383                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    270365085                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       10674094                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2249944749000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           24315017                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5731791                       # Transaction distribution
system.membus.trans_dist::CleanEvict         23482858                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              421                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            296                       # Transaction distribution
system.membus.trans_dist::ReadExReq           5001517                       # Transaction distribution
system.membus.trans_dist::ReadExResp          5001509                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      24315018                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          2006                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     87850433                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               87850433                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   2243092288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              2243092288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              606                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          29319258                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                29319258    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            29319258                       # Request fanout histogram
system.membus.respLayer1.occupancy       150547039580                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         87260209205                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   2249944749000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2249944749000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2249944749000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2249944749000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2249944749000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   2249944749000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2249944749000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2249944749000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2249944749000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2249944749000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 16                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    549782062.500000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   823884162.951991                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            8    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        26000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1969266500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   2245546492500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4398256500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2249944749000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    392254709                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       392254709                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    392254709                       # number of overall hits
system.cpu0.icache.overall_hits::total      392254709                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     62034043                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      62034043                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     62034043                       # number of overall misses
system.cpu0.icache.overall_misses::total     62034043                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 845946448996                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 845946448996                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 845946448996                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 845946448996                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    454288752                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    454288752                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    454288752                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    454288752                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.136552                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.136552                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.136552                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.136552                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13636.809856                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13636.809856                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13636.809856                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13636.809856                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3408                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               63                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    54.095238                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     56331866                       # number of writebacks
system.cpu0.icache.writebacks::total         56331866                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      5702143                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      5702143                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      5702143                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      5702143                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     56331900                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     56331900                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     56331900                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     56331900                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 739911746497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 739911746497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 739911746497                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 739911746497                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.124000                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.124000                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.124000                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.124000                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 13134.862245                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13134.862245                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 13134.862245                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13134.862245                       # average overall mshr miss latency
system.cpu0.icache.replacements              56331866                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    392254709                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      392254709                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     62034043                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     62034043                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 845946448996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 845946448996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    454288752                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    454288752                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.136552                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.136552                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13636.809856                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13636.809856                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      5702143                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      5702143                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     56331900                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     56331900                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 739911746497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 739911746497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.124000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.124000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 13134.862245                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13134.862245                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2249944749000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999978                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          448586278                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         56331866                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.963277                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999978                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        964909402                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       964909402                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2249944749000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    872093691                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       872093691                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    872093691                       # number of overall hits
system.cpu0.dcache.overall_hits::total      872093691                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    104114420                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     104114420                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    104114420                       # number of overall misses
system.cpu0.dcache.overall_misses::total    104114420                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2802080140308                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2802080140308                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2802080140308                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2802080140308                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    976208111                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    976208111                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    976208111                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    976208111                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.106652                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.106652                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.106652                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.106652                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 26913.468281                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 26913.468281                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 26913.468281                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 26913.468281                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     18361457                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1688117                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           291883                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          14474                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    62.906908                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   116.630994                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     75093029                       # number of writebacks
system.cpu0.dcache.writebacks::total         75093029                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     30480400                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     30480400                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     30480400                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     30480400                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     73634020                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     73634020                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     73634020                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     73634020                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1318753896608                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1318753896608                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1318753896608                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1318753896608                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.075429                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.075429                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.075429                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.075429                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17909.573545                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17909.573545                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17909.573545                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17909.573545                       # average overall mshr miss latency
system.cpu0.dcache.replacements              75093029                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    629769138                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      629769138                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     81692279                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     81692279                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1789106815000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1789106815000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    711461417                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    711461417                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.114823                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.114823                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 21900.561925                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 21900.561925                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     17822396                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     17822396                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     63869883                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     63869883                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 966003618000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 966003618000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.089773                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.089773                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15124.555935                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15124.555935                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    242324553                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     242324553                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     22422141                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     22422141                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 1012973325308                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 1012973325308                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    264746694                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    264746694                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.084693                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.084693                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 45177.368446                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 45177.368446                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     12658004                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     12658004                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      9764137                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      9764137                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 352750278608                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 352750278608                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.036881                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.036881                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 36127.133264                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 36127.133264                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3163                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3163                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2806                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2806                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    148203500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    148203500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         5969                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         5969                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.470095                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.470095                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 52816.642908                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 52816.642908                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2790                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2790                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           16                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           16                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1453000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1453000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002681                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002681                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 90812.500000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 90812.500000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         5761                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5761                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          148                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          148                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       646500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       646500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         5909                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5909                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.025047                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.025047                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4368.243243                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4368.243243                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          147                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          147                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       499500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       499500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.024877                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.024877                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3397.959184                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3397.959184                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      2336117                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        2336117                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data      1465758                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total      1465758                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data 127368410999                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total 127368410999                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      3801875                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      3801875                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.385536                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.385536                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 86895.934390                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 86895.934390                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data      1465758                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total      1465758                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data 125902652999                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total 125902652999                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.385536                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.385536                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 85895.934390                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 85895.934390                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2249944749000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.996080                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          949537962                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         75099460                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.643739                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.996080                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999877                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999877                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       2035143220                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      2035143220                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2249944749000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            55555447                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            70342789                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               23329                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              647519                       # number of demand (read+write) hits
system.l2.demand_hits::total                126569084                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           55555447                       # number of overall hits
system.l2.overall_hits::.cpu0.data           70342789                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              23329                       # number of overall hits
system.l2.overall_hits::.cpu1.data             647519                       # number of overall hits
system.l2.overall_hits::total               126569084                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            776452                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           4747679                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             12113                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           3052675                       # number of demand (read+write) misses
system.l2.demand_misses::total                8588919                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           776452                       # number of overall misses
system.l2.overall_misses::.cpu0.data          4747679                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            12113                       # number of overall misses
system.l2.overall_misses::.cpu1.data          3052675                       # number of overall misses
system.l2.overall_misses::total               8588919                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  65300240966                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 505566964014                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1134272482                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 344616458275                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     916617935737                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  65300240966                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 505566964014                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1134272482                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 344616458275                       # number of overall miss cycles
system.l2.overall_miss_latency::total    916617935737                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        56331899                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        75090468                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           35442                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         3700194                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            135158003                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       56331899                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       75090468                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          35442                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        3700194                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           135158003                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.013784                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.063226                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.341770                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.825004                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.063547                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.013784                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.063226                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.341770                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.825004                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.063547                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 84100.808506                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 106487.183319                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 93640.921489                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 112889.992638                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106720.989654                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 84100.808506                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 106487.183319                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 93640.921489                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 112889.992638                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106720.989654                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            2439210                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     77094                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      31.639427                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  20459883                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5731791                       # number of writebacks
system.l2.writebacks::total                   5731791                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            234                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         353170                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             52                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         162797                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              516253                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           234                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        353170                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            52                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        162797                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             516253                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       776218                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      4394509                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        12061                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2889878                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           8072666                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       776218                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      4394509                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        12061                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2889878                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     21567320                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         29639986                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  57523782967                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 432539934478                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1010776482                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 300039061274                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 791113555201                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  57523782967                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 432539934478                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1010776482                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 300039061274                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 2033994639849                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2825108195050                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.013779                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.058523                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.340302                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.781007                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.059728                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.013779                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.058523                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.340302                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.781007                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.219299                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 74107.767363                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 98427.363439                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 83805.362905                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 103824.127273                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 97999.044578                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 74107.767363                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 98427.363439                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 83805.362905                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 103824.127273                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 94309.104694                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 95314.086689                       # average overall mshr miss latency
system.l2.replacements                       39475044                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     17945746                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         17945746                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     17945746                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     17945746                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks    116918790                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        116918790                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks    116918790                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    116918790                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     21567320                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       21567320                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 2033994639849                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 2033994639849                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 94309.104694                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 94309.104694                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    7                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            90                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 95                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       119500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       119500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           97                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              102                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.927835                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.931373                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  1327.777778                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1257.894737                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           90                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            95                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1795000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       100000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1895000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.927835                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.931373                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19944.444444                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19947.368421                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           20                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               22                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        70000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        70000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           21                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             23                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.952381                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.956522                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data         3500                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3181.818182                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           19                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           21                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        40000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       381500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       421500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.904762                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.913043                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20078.947368                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20071.428571                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          8186324                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           304621                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               8490945                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        3034731                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        2195887                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             5230618                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 312323799110                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 236432741748                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  548756540858                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data     11221055                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      2500508                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          13721563                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.270450                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.878176                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.381197                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 102916.469074                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 107670.723379                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 104912.371895                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       162190                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        73079                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           235269                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2872541                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      2122808                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        4995349                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 268695591235                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 207125316651                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 475820907886                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.255996                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.848951                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.364051                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 93539.340687                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 97571.385001                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 95252.785718                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      55555447                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         23329                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           55578776                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       776452                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        12113                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           788565                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  65300240966                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1134272482                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  66434513448                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     56331899                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        35442                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       56367341                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.013784                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.341770                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.013990                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 84100.808506                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 93640.921489                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84247.352403                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          234                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           52                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           286                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       776218                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        12061                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       788279                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  57523782967                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1010776482                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  58534559449                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.013779                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.340302                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.013985                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 74107.767363                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 83805.362905                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74256.144651                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     62156465                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       342898                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          62499363                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1712948                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       856788                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2569736                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 193243164904                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 108183716527                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 301426881431                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     63869413                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1199686                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      65069099                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.026820                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.714177                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.039492                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 112813.211437                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 126266.610325                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 117298.773660                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       190980                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        89718                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       280698                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1521968                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       767070                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2289038                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 163844343243                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  92913744623                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 256758087866                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.023829                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.639392                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.035179                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 107652.948842                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 121128.116890                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 112168.556339                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          141                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           50                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               191                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         2136                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          556                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            2692                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     48417905                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      6836932                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     55254837                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         2277                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          606                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          2883                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.938076                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.917492                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.933750                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 22667.558521                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 12296.640288                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 20525.570951                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          590                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           97                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          687                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         1546                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          459                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         2005                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     30867936                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      9429457                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     40297393                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.678964                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.757426                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.695456                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19966.323415                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20543.479303                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20098.450374                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 2249944749000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2249944749000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999962                       # Cycle average of tags in use
system.l2.tags.total_refs                   290749961                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  39475921                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.365248                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      30.375896                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.164848                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.541621                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.005933                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.347754                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    21.563910                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.474623                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.033826                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.149088                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000093                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.005434                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.336936                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            28                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.437500                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.562500                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                2199680561                       # Number of tag accesses
system.l2.tags.data_accesses               2199680561                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2249944749000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      49678272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     281737664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        771904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     185120640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   1358949184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1876257664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     49678272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       771904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      50450176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    366834624                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       366834624                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         776223                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        4402151                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          12061                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2892510                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     21233581                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            29316526                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5731791                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5731791                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         22079774                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        125219814                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           343077                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         82277860                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    603992247                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             833912773                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     22079774                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       343077                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         22422851                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      163041614                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            163041614                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      163041614                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        22079774                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       125219814                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          343077                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        82277860                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    603992247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            996954387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5482113.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    776223.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   4116834.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     12061.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2807306.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  21209290.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.017157368250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       336676                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       336676                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            47798611                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5163415                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    29316527                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5731791                       # Number of write requests accepted
system.mem_ctrls.readBursts                  29316527                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5731791                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 394813                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                249678                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1480519                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1484981                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1815403                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           3422390                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1951787                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           2749332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1689652                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1679095                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1823253                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1613648                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1654575                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1505431                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1539174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1515117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1478792                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1518565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            290963                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            292230                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            344615                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            341861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            393194                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            411105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            386570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            399049                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            399645                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            367651                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           340955                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           306274                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           316650                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           308599                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           286816                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           295914                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.53                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.08                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1277998527776                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               144608570000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1820280665276                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     44188.20                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                62938.20                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 23538853                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2936503                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.39                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.57                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              29316527                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5731791                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4488877                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 4091916                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 3020425                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 2263710                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1733435                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1667585                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1607996                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 1524072                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 1316799                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  929167                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                1027942                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                2291305                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 968203                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 544597                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 476289                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 418103                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 338522                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 186277                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  20624                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   5870                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  30742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  34291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 131365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 231793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 284272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 309756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 323221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 331024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 336894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 343421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 350293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 365417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 352919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 349771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 340107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 330393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 327758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 326708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  23661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  16230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  12699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  10758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   9795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   8948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  11263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  14500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  17575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  19530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  20557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  20511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  20076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  19694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  19383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  19160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  18681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  18157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  17738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  17366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  17112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  18499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   7499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      7928437                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    277.714121                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   168.379363                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   297.104109                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2961870     37.36%     37.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      2219393     27.99%     65.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       552355      6.97%     72.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       458451      5.78%     78.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       607110      7.66%     85.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       268356      3.38%     89.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       150258      1.90%     91.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        87270      1.10%     92.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       623374      7.86%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      7928437                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       336676                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      85.903608                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     53.913360                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1137.493999                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-32767       336675    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::622592-655359            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        336676                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       336676                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.282987                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.264171                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.823786                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           294348     87.43%     87.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             6286      1.87%     89.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            25451      7.56%     96.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             6771      2.01%     98.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2290      0.68%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              889      0.26%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              410      0.12%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              164      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               51      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               12      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        336676                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1850989696                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                25268032                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               350853824                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1876257728                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            366834624                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       822.68                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       155.94                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    833.91                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    163.04                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.65                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.43                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.22                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2249944737000                       # Total gap between requests
system.mem_ctrls.avgGap                      64195.51                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     49678272                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    263477376                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       771904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    179667584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   1357394560                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    350853824                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 22079774.190935034305                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 117103931.604144468904                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 343076.869040040590                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 79854220.455793067813                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 603301285.777484655380                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 155938862.123587191105                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       776223                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      4402151                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        12061                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2892510                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     21233582                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5731791                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  25551267522                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 252639673832                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    503957342                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 180487410637                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 1361098355943                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 54101281143316                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32917.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     57390.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     41784.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     62398.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     64101.21                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9438809.12                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    76.95                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          26131564620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          13889240805                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         90310682700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13689470880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     177608218320.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     472772020290                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     465854977440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1260256175055                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        560.127610                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1205211861052                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  75130380000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 969602507948                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          30477561240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          16199177610                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        116190355260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        14927044140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     177608218320.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     784118547180                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     203668428480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1343189332230                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        596.987696                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 520800183316                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  75130380000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1654014185684                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                175                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           88                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    21337475772.727272                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   102968675242.966980                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           83     94.32%     94.32% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.14%     95.45% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.14%     96.59% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.14%     97.73% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      1.14%     98.86% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::8e+11-8.5e+11            1      1.14%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        79000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 806410896500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             88                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   372246881000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1877697868000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2249944749000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     19404470                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        19404470                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     19404470                       # number of overall hits
system.cpu1.icache.overall_hits::total       19404470                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        41487                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         41487                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        41487                       # number of overall misses
system.cpu1.icache.overall_misses::total        41487                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1628506000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1628506000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1628506000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1628506000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     19445957                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     19445957                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     19445957                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     19445957                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002133                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002133                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002133                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002133                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 39253.404681                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 39253.404681                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 39253.404681                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 39253.404681                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            5                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs            5                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        35410                       # number of writebacks
system.cpu1.icache.writebacks::total            35410                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         6045                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         6045                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         6045                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         6045                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        35442                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        35442                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        35442                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        35442                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1448412000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1448412000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1448412000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1448412000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001823                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001823                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001823                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001823                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 40867.106822                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 40867.106822                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 40867.106822                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 40867.106822                       # average overall mshr miss latency
system.cpu1.icache.replacements                 35410                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     19404470                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       19404470                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        41487                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        41487                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1628506000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1628506000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     19445957                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     19445957                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002133                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002133                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 39253.404681                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 39253.404681                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         6045                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         6045                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        35442                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        35442                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1448412000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1448412000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001823                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001823                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 40867.106822                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 40867.106822                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2249944749000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.202808                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           18372056                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            35410                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           518.838068                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        365878500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.202808                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.975088                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.975088                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         38927356                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        38927356                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2249944749000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     37443280                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        37443280                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     37443280                       # number of overall hits
system.cpu1.dcache.overall_hits::total       37443280                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      9001069                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       9001069                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      9001069                       # number of overall misses
system.cpu1.dcache.overall_misses::total      9001069                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 964854330558                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 964854330558                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 964854330558                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 964854330558                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     46444349                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     46444349                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     46444349                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     46444349                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.193803                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.193803                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.193803                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.193803                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 107193.304546                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 107193.304546                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 107193.304546                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 107193.304546                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      5190287                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1132085                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            66623                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           8878                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    77.905333                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   127.515769                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      3700774                       # number of writebacks
system.cpu1.dcache.writebacks::total          3700774                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6644916                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6644916                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6644916                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6644916                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2356153                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2356153                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2356153                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2356153                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 239880774346                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 239880774346                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 239880774346                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 239880774346                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050731                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050731                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050731                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050731                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 101810.355417                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 101810.355417                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 101810.355417                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 101810.355417                       # average overall mshr miss latency
system.cpu1.dcache.replacements               3700774                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     33032730                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       33032730                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5290824                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5290824                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 528596097500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 528596097500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     38323554                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     38323554                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.138057                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.138057                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 99908.085678                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 99908.085678                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4090477                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4090477                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1200347                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1200347                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 115005300000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 115005300000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.031321                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.031321                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 95810.044929                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 95810.044929                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4410550                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4410550                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3710245                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3710245                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 436258233058                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 436258233058                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      8120795                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8120795                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.456882                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.456882                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 117582.055379                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 117582.055379                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2554439                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2554439                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1155806                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1155806                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 124875474346                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 124875474346                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.142327                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.142327                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 108041.898334                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 108041.898334                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          304                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          304                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          167                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          167                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      4389500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      4389500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          471                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          471                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.354565                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.354565                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 26284.431138                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 26284.431138                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          163                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          163                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            4                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data        35000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        35000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.008493                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.008493                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data         8750                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         8750                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          299                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          299                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          152                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          152                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1227000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1227000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          451                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          451                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.337029                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.337029                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8072.368421                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8072.368421                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          152                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          152                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1076000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1076000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.337029                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.337029                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7078.947368                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7078.947368                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      2450007                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        2450007                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data      1351568                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total      1351568                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data 121267696000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total 121267696000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      3801575                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      3801575                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.355528                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.355528                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 89723.710535                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 89723.710535                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data      1351568                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total      1351568                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data 119916128000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total 119916128000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.355528                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.355528                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 88723.710535                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 88723.710535                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2249944749000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.835088                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           43600178                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3707577                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.759750                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        365890000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.835088                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.932347                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.932347                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        104201297                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       104201297                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2249944749000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         121437545                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     23677537                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    117215328                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        33743253                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         37047343                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               5                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             425                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           298                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            723                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         13734008                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        13734008                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      56367341                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     65070205                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         2883                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         2883                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    168995663                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    225285815                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       106294                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     11109478                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             405497250                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   7210480896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   9611743808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4534528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    473661952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            17300421184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        76536542                       # Total snoops (count)
system.tol2bus.snoopTraffic                 367702272                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        211713810                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.052551                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.226035                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              200725816     94.81%     94.81% # Request fanout histogram
system.tol2bus.snoop_fanout::1               10850174      5.12%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 137804      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                     16      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          211713810                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       270357581416                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      112652380091                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       84523768552                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        5561932011                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          53211402                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             7510                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               9508186262500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  46715                       # Simulator instruction rate (inst/s)
host_mem_usage                                 705040                       # Number of bytes of host memory used
host_op_rate                                    46762                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                181589.01                       # Real time elapsed on the host
host_tick_rate                               39970707                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  8482948841                       # Number of instructions simulated
sim_ops                                    8491556652                       # Number of ops (including micro ops) simulated
sim_seconds                                  7.258241                       # Number of seconds simulated
sim_ticks                                7258241513500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            96.320462                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              529918157                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           550161559                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         36875936                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        606777674                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            621518                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         633724                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           12206                       # Number of indirect misses.
system.cpu0.branchPred.lookups              608683339                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         9298                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        499793                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         36860502                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 404254095                       # Number of branches committed
system.cpu0.commit.bw_lim_events            105257813                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1507154                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      584886372                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          3064078201                       # Number of instructions committed
system.cpu0.commit.committedOps            3064578292                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples  14381063891                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.213098                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.112316                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0  13630065253     94.77%     94.77% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    270456350      1.88%     96.65% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     69492785      0.48%     97.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     21563056      0.14%     97.29% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     22439631      0.15%     97.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     20490987      0.14%     97.59% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6    132914871      0.92%     98.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7    108383145      0.75%     99.26% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8    105257813      0.73%     99.99% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%     99.99% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total  14381063891                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                1018696189                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1578777                       # Number of function calls committed.
system.cpu0.commit.int_insts               2539193932                       # Number of committed integer instructions.
system.cpu0.commit.loads                    834430692                       # Number of loads committed
system.cpu0.commit.membars                     996584                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       997595      0.03%      0.03% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1575456439     51.40%     51.44% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          12535      0.00%     51.44% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1998      0.00%     51.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd     398386991     12.99%     64.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           994      0.00%     64.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt      94472327      3.08%     67.52% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult     31507464      1.02%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv      31454769      1.02%     69.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc     31507851      1.02%     70.60% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.60% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.60% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      468101310     15.27%     85.88% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1312226      0.04%     85.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead    366829175     11.96%     97.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite     64536618      2.10%     99.99% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%     99.99% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%     99.99% # Class of committed instruction
system.cpu0.commit.op_class_0::total       3064578292                       # Class of committed instruction
system.cpu0.commit.refs                     900779329                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 3064078201                       # Number of Instructions Simulated
system.cpu0.committedOps                   3064578292                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.729793                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.729793                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles          13186479538                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                15536                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           448072491                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            3973894275                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               223541112                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                791172927                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              38861093                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                23014                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles            237240140                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  608683339                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                114138671                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                  14317430477                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               738054                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           63                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    4634052707                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  68                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          118                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               77753086                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.042000                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         120987541                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         530539675                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.319756                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples       14477294810                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.320132                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.851003                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0             11585364748     80.02%     80.02% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              2188423151     15.11%     95.14% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                97613288      0.67%     95.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               449651669      3.10%     98.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                29188686      0.20%     99.12% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1471245      0.01%     99.13% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6               101154919      0.69%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                24413532      0.16%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   13572      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total         14477294810                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads               1095999005                       # number of floating regfile reads
system.cpu0.fp_regfile_writes               974792825                       # number of floating regfile writes
system.cpu0.idleCycles                       15161914                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            38598040                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               445911765                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.347980                       # Inst execution rate
system.cpu0.iew.exec_refs                  2729333710                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  67346033                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles             6181702271                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            993324554                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            582052                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         33536450                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            76265245                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         3639611652                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts           2661987677                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         33786885                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           5043095746                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents              53397842                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents           3785230245                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              38861093                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles           3888765586                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked    191839261                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          994292                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          177                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation      2289113                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           16                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads    158893862                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      9916608                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents       2289113                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      9938509                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      28659531                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               2844241638                       # num instructions consuming a value
system.cpu0.iew.wb_count                   3245533649                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.811758                       # average fanout of values written-back
system.cpu0.iew.wb_producers               2308836700                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.223946                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    3250805522                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              5298775534                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1763475112                       # number of integer regfile writes
system.cpu0.ipc                              0.211425                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.211425                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1000557      0.01%      0.01% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1732262867     34.12%     34.14% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               13850      0.00%     34.14% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1999      0.00%     34.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd          402919628      7.93%     42.07% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp               1015      0.00%     42.07% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt          103190441      2.03%     44.10% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult          32450623      0.63%     44.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              1      0.00%     44.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv           31454769      0.61%     45.36% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc          32341796      0.63%     46.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     46.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     46.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     46.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     46.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     46.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     46.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     46.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     46.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     46.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     46.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     46.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     46.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     46.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     46.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     46.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     46.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     46.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     46.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     46.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     46.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     46.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     46.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     46.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     46.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     46.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     46.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     46.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     46.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     46.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     46.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     46.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     46.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     46.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     46.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     46.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     46.00% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead          1615701408     31.82%     77.83% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1328342      0.02%     77.85% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead     1058624281     20.85%     98.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite      65591053      1.29%     99.99% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%     99.99% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%     99.99% # Type of FU issued
system.cpu0.iq.FU_type_0::total            5076882630                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses             2001206320                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads         3729792963                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses   1039855349                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes        1410505213                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                  619805137                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.122083                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu               27575621      4.44%      4.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      4.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      4.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                 3005      0.00%      4.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      4.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt               168131      0.02%      4.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult               58911      0.00%      4.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      4.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv            157169076     25.35%     29.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc               79787      0.01%     29.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     29.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     29.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     29.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     29.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     29.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     29.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     29.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     29.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     29.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     29.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     29.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     29.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     29.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     29.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     29.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     29.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     29.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     29.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     29.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     29.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     29.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     29.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     29.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     29.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     29.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     29.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     29.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     29.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     29.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     29.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     29.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     29.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     29.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     29.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     29.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     29.85% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead             317586958     51.23%     81.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 9845      0.00%     81.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead        117153797     18.90%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               6      0.00%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%     99.99% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            3694480890                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads       21539680635                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2205678300                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2806427560                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                3637891687                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               5076882630                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1719965                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      575033363                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued         18608390                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        212811                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    543596677                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples  14477294810                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.350678                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.095714                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0        12566818602     86.80%     86.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          715891497      4.94%     91.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          334520959      2.31%     94.05% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3          223585292      1.54%     95.60% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4          357805414      2.47%     98.07% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5          170795628      1.17%     99.25% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6           50939443      0.35%     99.60% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7           25146915      0.17%     99.78% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8           31791060      0.21%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total    14477294810                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.350312                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         39078138                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        24927569                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           993324554                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           76265245                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads             1099252218                       # number of misc regfile reads
system.cpu0.misc_regfile_writes             587330396                       # number of misc regfile writes
system.cpu0.numCycles                     14492456724                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    24026401                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles            10620514087                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           2594522817                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents             580764939                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               338726986                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents            2255385341                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents             19161682                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           5390680670                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            3788949980                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         3220108169                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                855458546                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              12646242                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              38861093                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles           2623254416                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               625585357                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups       1378140173                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      4012540497                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        479682                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             12463                       # count of serializing insts renamed
system.cpu0.rename.skidInsts               1482553946                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         12465                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                 17925153430                       # The number of ROB reads
system.cpu0.rob.rob_writes                 7395253180                       # The number of ROB writes
system.cpu0.timesIdled                         160205                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2929                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.492837                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits              529714733                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           566583223                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         36720622                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        606124358                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            591065                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         595401                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            4336                       # Number of indirect misses.
system.cpu1.branchPred.lookups              607938217                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3646                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        496126                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts         36712250                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                 404225876                       # Number of branches committed
system.cpu1.commit.bw_lim_events            104985639                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        1499014                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      582153442                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts          3064120616                       # Number of instructions committed
system.cpu1.commit.committedOps            3064619388                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples  14402861974                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.212778                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.112000                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0  13653478148     94.79%     94.79% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1    269034909      1.86%     96.66% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     69166404      0.48%     97.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     21370740      0.14%     97.29% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4     22383332      0.15%     97.44% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5     20428836      0.14%     97.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6    132520931      0.92%     98.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7    109493035      0.76%     99.27% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8    104985639      0.72%     99.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%     99.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total  14402861974                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                1018699114                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1512673                       # Number of function calls committed.
system.cpu1.commit.int_insts               2539407264                       # Number of committed integer instructions.
system.cpu1.commit.loads                    834648279                       # Number of loads committed
system.cpu1.commit.membars                     993223                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       993223      0.03%      0.03% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu      1575924466     51.42%     51.45% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            976      0.00%     51.45% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             672      0.00%     51.45% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd     398550305     13.00%     64.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt      94258672      3.07%     67.53% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult     31401656      1.02%     68.56% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     68.56% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv      31454400      1.02%     69.58% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc     31401656      1.02%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      467941716     15.26%     85.88% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1059221      0.03%     85.91% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead    367202689     11.98%     97.89% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite     64429736      2.10%     99.99% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%     99.99% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%     99.99% # Class of committed instruction
system.cpu1.commit.op_class_0::total       3064619388                       # Class of committed instruction
system.cpu1.commit.refs                     900633362                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                 3064120616                       # Number of Instructions Simulated
system.cpu1.committedOps                   3064619388                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.732810                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.732810                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles          13209348394                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 8379                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved           448051230                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts            3970105779                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               219859811                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                794280863                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles              38699976                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                17376                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles            236456191                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  607938217                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                113415938                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                  14342361084                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               711995                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                    4628505872                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               77416696                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.041921                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         117575803                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         530305798                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.319165                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples       14498645235                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.319278                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.849493                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0             11608629970     80.06%     80.06% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1              2187337260     15.08%     95.15% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                97428947      0.67%     95.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3               449756574      3.10%     98.92% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                29063734      0.20%     99.12% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1458640      0.01%     99.13% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6               100705974      0.69%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                24260845      0.16%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    3291      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total         14498645235                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads               1095574520                       # number of floating regfile reads
system.cpu1.fp_regfile_writes               974765024                       # number of floating regfile writes
system.cpu1.idleCycles                        3257014                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            38442298                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               445647292                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.347378                       # Inst execution rate
system.cpu1.iew.exec_refs                  2724562459                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  66968679                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles             6196773476                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            992802676                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            576479                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         33412254                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            75826485                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts         3636929205                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts           2657593780                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts         33597420                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts           5037647184                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents              53610098                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents           3773090475                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles              38699976                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles           3877172929                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked    191122595                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          981667                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          146                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation      2276083                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads    158154397                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      9841402                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents       2276083                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      9879018                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect      28563280                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers               2844353838                       # num instructions consuming a value
system.cpu1.iew.wb_count                   3244458219                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.812075                       # average fanout of values written-back
system.cpu1.iew.wb_producers               2309829389                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.223726                       # insts written-back per cycle
system.cpu1.iew.wb_sent                    3249689035                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads              5293569425                       # number of integer regfile reads
system.cpu1.int_regfile_writes             1762992070                       # number of integer regfile writes
system.cpu1.ipc                              0.211290                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.211290                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           995494      0.01%      0.01% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu           1731856148     34.15%     34.17% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 979      0.00%     34.17% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  672      0.00%     34.17% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd          403044496      7.94%     42.11% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     42.11% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt          102915012      2.02%     44.14% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult          32336105      0.63%     44.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     44.78% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv           31454400      0.62%     45.40% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc          32230352      0.63%     46.04% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     46.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     46.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     46.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     46.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     46.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     46.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     46.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     46.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     46.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     46.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     46.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     46.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     46.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     46.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     46.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     46.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     46.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     46.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     46.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     46.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     46.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     46.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     46.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     46.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     46.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     46.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     46.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     46.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     46.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     46.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     46.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     46.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     46.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     46.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     46.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     46.04% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead          1612513513     31.79%     77.83% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1064636      0.02%     77.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead     1057355077     20.85%     98.70% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite      65477720      1.29%     99.99% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%     99.99% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%     99.99% # Type of FU issued
system.cpu1.iq.FU_type_0::total            5071244604                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses             2000335809                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads         3727150696                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses   1039717155                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes        1408604118                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                  620328316                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.122322                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu               27821428      4.48%      4.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      4.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      4.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                 2899      0.00%      4.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      4.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt               150481      0.02%      4.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult               60403      0.00%      4.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      4.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv            158082368     25.48%     30.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc               79892      0.01%     30.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     30.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     30.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     30.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     30.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     30.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     30.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     30.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     30.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     30.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     30.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     30.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     30.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     30.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     30.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     30.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     30.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     30.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     30.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     30.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     30.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     30.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     30.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     30.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     30.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     30.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     30.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     30.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     30.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     30.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     30.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     30.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     30.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     30.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     30.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     30.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     30.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead             316984117     51.09%     81.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  124      0.00%     81.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead        117146594     18.88%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite              10      0.00%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%     99.99% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses            3690241617                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads       21552868766                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses   2204741064                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes       2802909555                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                3635220042                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued               5071244604                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            1709163                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      572309817                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued         18556703                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        210149                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    541393369                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples  14498645235                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.349773                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.094417                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0        12588954949     86.82%     86.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          716909689      4.94%     91.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2          334796598      2.30%     94.08% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3          222688834      1.53%     95.61% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4          356651759      2.45%     98.07% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5          170620000      1.17%     99.25% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6           51043676      0.35%     99.60% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7           25131715      0.17%     99.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8           31848015      0.21%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total    14498645235                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.349695                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         38914595                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores        24810767                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           992802676                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           75826485                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads             1098899230                       # number of misc regfile reads
system.cpu1.misc_regfile_writes             587066689                       # number of misc regfile writes
system.cpu1.numCycles                     14501902249                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    14469555                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles            10621833124                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps           2594921475                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents             579702628                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               334692777                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents            2278442252                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents             19257937                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups           5386201620                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts            3785697560                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands         3217712101                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                858123823                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              11857456                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles              38699976                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles           2644863591                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               622790626                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups       1376380177                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups      4009821443                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        431944                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             11312                       # count of serializing insts renamed
system.cpu1.rename.skidInsts               1478345890                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         11312                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                 17944544281                       # The number of ROB reads
system.cpu1.rob.rob_writes                 7389421556                       # The number of ROB writes
system.cpu1.timesIdled                          34048                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued        562354542                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit            120735763                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified           742831418                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull           43463263                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              35941684                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    905604520                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests    1800192406                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests     31259837                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops     10584353                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    491748524                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops    431178993                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    992214860                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops      441763346                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 7258241513500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          900194211                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     12822516                       # Transaction distribution
system.membus.trans_dist::WritebackClean         6258                       # Transaction distribution
system.membus.trans_dist::CleanEvict        881775716                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           563373                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           5487                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4824846                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4815312                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     900194210                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port   2705201929                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total             2705201929                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port  58741651008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             58741651008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           422441                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         905587916                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               905587916    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           905587916                       # Request fanout histogram
system.membus.respLayer1.occupancy       4661095674584                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             64.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        2113837583362                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              29.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   7258241513500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 7258241513500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 7258241513500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 7258241513500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7258241513500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   7258241513500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 7258241513500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 7258241513500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 7258241513500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7258241513500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions               1536                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          768                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    15642688.151041                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   18260239.850748                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          768    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        15500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     50310000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            768                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   7246227929000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED  12013584500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 7258241513500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    113973880                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       113973880                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    113973880                       # number of overall hits
system.cpu0.icache.overall_hits::total      113973880                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       164790                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        164790                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       164790                       # number of overall misses
system.cpu0.icache.overall_misses::total       164790                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  11240610998                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  11240610998                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  11240610998                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  11240610998                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    114138670                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    114138670                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    114138670                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    114138670                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.001443                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.001443                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.001443                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.001443                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 68211.730068                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 68211.730068                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 68211.730068                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 68211.730068                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3305                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               34                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    97.205882                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       151979                       # number of writebacks
system.cpu0.icache.writebacks::total           151979                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        12808                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        12808                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        12808                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        12808                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       151982                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       151982                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       151982                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       151982                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  10430042998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  10430042998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  10430042998                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  10430042998                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.001331                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.001331                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.001331                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.001331                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 68626.830795                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 68626.830795                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 68626.830795                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 68626.830795                       # average overall mshr miss latency
system.cpu0.icache.replacements                151979                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    113973880                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      113973880                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       164790                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       164790                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  11240610998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  11240610998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    114138670                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    114138670                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.001443                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.001443                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 68211.730068                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 68211.730068                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        12808                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        12808                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       151982                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       151982                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  10430042998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  10430042998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.001331                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.001331                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 68626.830795                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 68626.830795                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 7258241513500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999999                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          114126192                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           152015                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           750.756122                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999999                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        228429323                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       228429323                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 7258241513500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    450780929                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       450780929                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    450780929                       # number of overall hits
system.cpu0.dcache.overall_hits::total      450780929                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    512428224                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     512428224                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    512428224                       # number of overall misses
system.cpu0.dcache.overall_misses::total    512428224                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 45169620682442                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 45169620682442                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 45169620682442                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 45169620682442                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    963209153                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    963209153                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    963209153                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    963209153                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.532000                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.532000                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.532000                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.532000                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 88148.190452                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 88148.190452                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 88148.190452                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 88148.190452                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs  10077797970                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      3558250                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs        194905573                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          58073                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    51.706053                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    61.272019                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks    247699446                       # number of writebacks
system.cpu0.dcache.writebacks::total        247699446                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data    264493976                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total    264493976                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data    264493976                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total    264493976                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data    247934248                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total    247934248                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data    247934248                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total    247934248                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 24826029972939                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 24826029972939                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 24826029972939                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 24826029972939                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.257404                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.257404                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.257404                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.257404                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 100131.507337                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 100131.507337                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 100131.507337                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 100131.507337                       # average overall mshr miss latency
system.cpu0.dcache.replacements             247699118                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    409311703                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      409311703                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data    488055443                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total    488055443                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 43095270353000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 43095270353000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    897367146                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    897367146                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.543874                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.543874                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 88299.948235                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 88299.948235                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data    244326686                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total    244326686                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data    243728757                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total    243728757                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 24502473038500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 24502473038500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.271604                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.271604                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 100531.727729                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 100531.727729                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     41469226                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      41469226                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     24372781                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     24372781                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 2074350329442                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 2074350329442                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     65842007                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     65842007                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.370170                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.370170                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 85109.299978                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 85109.299978                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     20167290                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     20167290                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4205491                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4205491                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 323556934439                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 323556934439                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.063872                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.063872                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 76936.779662                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 76936.779662                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         5779                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         5779                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1829                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1829                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     76041500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     76041500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         7608                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         7608                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.240404                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.240404                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 41575.451066                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 41575.451066                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1745                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1745                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           84                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           84                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       698500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       698500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.011041                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.011041                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  8315.476190                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8315.476190                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         4470                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         4470                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         2324                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         2324                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     11002000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     11002000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         6794                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         6794                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.342066                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.342066                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4734.079173                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4734.079173                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         2324                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         2324                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      8678000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      8678000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.342066                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.342066                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3734.079173                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3734.079173                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         5316                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           5316                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       494477                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       494477                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  13574857500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  13574857500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       499793                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       499793                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.989363                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.989363                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 27452.960400                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 27452.960400                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       494477                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       494477                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  13080380500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  13080380500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.989363                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.989363                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 26452.960400                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 26452.960400                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7258241513500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.982293                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          699378225                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs        248179945                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             2.818028                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.982293                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999446                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999446                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       2175626609                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      2175626609                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 7258241513500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               41518                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            31530944                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                8569                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data            31574824                       # number of demand (read+write) hits
system.l2.demand_hits::total                 63155855                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              41518                       # number of overall hits
system.l2.overall_hits::.cpu0.data           31530944                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               8569                       # number of overall hits
system.l2.overall_hits::.cpu1.data           31574824                       # number of overall hits
system.l2.overall_hits::total                63155855                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            110463                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data         216159123                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             27164                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data         215340843                       # number of demand (read+write) misses
system.l2.demand_misses::total              431637593                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           110463                       # number of overall misses
system.l2.overall_misses::.cpu0.data        216159123                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            27164                       # number of overall misses
system.l2.overall_misses::.cpu1.data        215340843                       # number of overall misses
system.l2.overall_misses::total             431637593                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   9735468748                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 23968364586239                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   2389765492                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 23937630281101                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     47918120101580                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   9735468748                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 23968364586239                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   2389765492                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 23937630281101                       # number of overall miss cycles
system.l2.overall_miss_latency::total    47918120101580                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          151981                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data       247690067                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           35733                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data       246915667                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            494793448                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         151981                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data      247690067                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          35733                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data      246915667                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           494793448                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.726821                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.872700                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.760193                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.872123                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.872359                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.726821                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.872700                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.760193                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.872123                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.872359                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 88133.300272                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 110882.965537                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 87975.463554                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 111161.588984                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 111014.705110                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 88133.300272                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 110882.965537                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 87975.463554                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 111161.588984                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 111014.705110                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs           80681703                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                   3455141                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      23.351204                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                 496322044                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks            12822477                       # number of writebacks
system.l2.writebacks::total                  12822477                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            616                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data       16420938                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            494                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data       15791424                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total            32213472                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           616                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data      16420938                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           494                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data      15791424                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total           32213472                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       109847                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data    199738185                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        26670                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data    199549419                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total         399424121                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       109847                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data    199738185                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        26670                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data    199549419                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher    516796428                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        916220549                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   8586258262                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 20859825521733                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   2101308495                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 20864482323893                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 41734995412383                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   8586258262                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 20859825521733                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   2101308495                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 20864482323893                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 48114480908528                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 89849476320911                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.722767                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.806403                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.746368                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.808168                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.807254                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.722767                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.806403                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.746368                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.808168                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.851723                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 78165.614554                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 104435.841958                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 78789.219910                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 104557.970794                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 104487.919527                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 78165.614554                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 104435.841958                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 78789.219910                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 104557.970794                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 93101.419246                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 98065.336363                       # average overall mshr miss latency
system.l2.replacements                     1324357015                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     17123308                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         17123308                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           39                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             39                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks     17123347                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     17123347                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           39                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           39                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks    451571399                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        451571399                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks         6258                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total           6258                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks    451577657                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    451577657                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000013                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000013                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks         6258                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total         6258                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000013                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000013                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher    516796428                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total      516796428                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 48114480908528                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 48114480908528                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 93101.419246                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 93101.419246                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data           21518                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data           21944                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                43462                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         77597                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data         77545                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             155142                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data    599475500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data    606281500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total   1205757000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        99115                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        99489                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           198604                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.782898                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.779432                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.781162                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  7725.498408                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  7818.447353                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7771.957303                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data         6174                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data         6158                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total           12332                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        71423                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data        71387                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        142810                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data   1705143432                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data   1712659473                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   3417802905                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.720607                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.717536                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.719069                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 23873.870209                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 23991.195497                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 23932.518065                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            14                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 17                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           57                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           64                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              121                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      1889000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      1889000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           60                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           78                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            138                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.949999                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.820512                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.876811                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data 29515.625000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 15611.570247                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           24                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            24                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           57                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           40                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           97                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      1145000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      1661500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      2806500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.949999                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.512820                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.702898                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20087.719298                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 41537.500000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 28932.989690                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1315095                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data          1280976                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2596071                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2943866                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        2939074                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             5882940                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 302796861374                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 312193463157                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  614990324531                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      4258961                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      4220050                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8479011                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.691216                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.696454                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.693823                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 102856.876425                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 106221.708999                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 104537.922285                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       538762                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       537187                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total          1075949                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2405104                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      2401887                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        4806991                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 240147357353                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 248853213800                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 489000571153                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.564716                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.569160                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.566928                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 99849.053243                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 103607.377782                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 101726.957914                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         41518                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          8569                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              50087                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       110463                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        27164                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           137627                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   9735468748                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   2389765492                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  12125234240                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       151981                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        35733                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         187714                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.726821                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.760193                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.733173                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 88133.300272                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 87975.463554                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88102.147398                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          616                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          494                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1110                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       109847                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        26670                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       136517                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   8586258262                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   2101308495                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  10687566757                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.722767                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.746368                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.727260                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 78165.614554                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 78789.219910                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78287.442274                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     30215849                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data     30293848                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          60509697                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data    213215257                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data    212401769                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total       425617026                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 23665567724865                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 23625436817944                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 47291004542809                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data    243431106                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data    242695617                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total     486126723                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.875875                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.875177                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.875526                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 110993.781860                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 111229.943748                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 111111.637114                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data     15882176                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data     15254237                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total     31136413                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data    197333081                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data    197147532                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total    394480613                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 20619678164380                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 20615629110093                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 41235307274473                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.810632                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.812324                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.811476                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 104491.745934                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 104569.552055                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 104530.630696                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 7258241513500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 7258241513500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                  1436917832                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                1324357079                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.084992                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      32.845843                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.001739                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        2.158438                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.001576                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.184139                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    26.808262                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.513216                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000027                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.033725                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000024                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.034127                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.418879                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            39                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.609375                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.390625                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                9033981735                       # Number of tag accesses
system.l2.tags.data_accesses               9033981735                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 7258241513500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       7030208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data   12800517888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1706880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data   12786918336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher  32324436160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total        57920609472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      7030208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1706880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       8737088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    820641024                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       820641024                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         109847                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data      200008092                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          26670                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data      199795599                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher    505069315                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           905009523                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks     12822516                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           12822516                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst           968582                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1763583901                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           235164                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1761710231                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   4453480378                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            7979978258                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst       968582                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       235164                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1203747                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      113063339                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            113063339                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      113063339                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst          968582                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1763583901                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          235164                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1761710231                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   4453480378                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           8093041597                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   8551670.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    109847.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples 197774996.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     26670.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples 197535281.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples 504154745.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018749                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002876564250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       533965                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       533965                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState          1166245711                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            8076184                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   905009522                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   12828774                       # Number of write requests accepted
system.mem_ctrls.readBursts                 905009522                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 12828774                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                5407983                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               4277104                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0          46831754                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1          46363722                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2          89983635                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3          76412373                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4          82908692                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5          75312158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6          61315343                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7          54119851                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8          51014792                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9          42817254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10         43336676                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11         42731802                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12         49536879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13         54849445                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14         43823533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15         38243630                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            512118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            508440                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            467318                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            555057                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            547878                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            556365                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            512890                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            513228                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            644847                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            514599                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           655307                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           515955                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           510445                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           512266                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           512638                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           512318                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       9.46                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.81                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 40449737492187                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               4498007695000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            57317266348437                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     44964.05                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                63714.05                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                690507117                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 7737076                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.75                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.47                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             905009522                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6             12828774                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 9714690                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                19441895                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                33676878                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                52768391                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                75443613                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                93458481                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                96770849                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                90815383                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                83062900                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                74238312                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10               70622381                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11               83220521                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12               52656583                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13               25467908                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14               17508010                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15               11428444                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                6336347                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                2453274                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                 387307                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                 129372                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 245054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 279624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 285926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 289656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 293134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 296553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 299966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 303015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 306320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 310707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 307895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 308011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 309394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 309994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 310287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 310640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  25999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  17958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  16710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  16330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  16290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  16491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  88124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                 168594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                 217544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                 237612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                 243417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                 244126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                 243521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                 242743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                 242335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                 241478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                 240924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                 240152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                 238731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                 237871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                 237295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                 250611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  48985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   5765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples    209909015                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    276.890473                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   199.422261                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   261.224228                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     21989720     10.47%     10.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255    105330760     50.17%     60.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383     32856952     15.65%     76.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511     16349015      7.78%     84.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      8935501      4.25%     88.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767      4892182      2.33%     90.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895      3365307      1.60%     92.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023      2868366      1.36%     93.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151     13321212      6.34%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total    209909015                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       533965                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1684.757489                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    553.954996                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   3648.174457                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047       419457     78.55%     78.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095        62819     11.76%     90.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143        20337      3.80%     94.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191        11256      2.10%     96.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-10239         6399      1.19%     97.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-12287         3394      0.63%     98.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-14335         1996      0.37%     98.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-16383         1255      0.23%     98.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-18431          986      0.18%     98.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-20479          821      0.15%     99.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-22527          901      0.16%     99.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22528-24575          888      0.16%     99.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-26623          842      0.15%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26624-28671          687      0.12%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-30719          470      0.08%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-32767          408      0.07%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-34815          253      0.04%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::34816-36863          150      0.02%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36864-38911          112      0.02%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::38912-40959           88      0.01%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40960-43007          113      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::43008-45055           68      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::45056-47103           68      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::47104-49151           80      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::49152-51199           54      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::51200-53247           21      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::53248-55295           33      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::55296-57343            8      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::57344-59391            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        533965                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       533965                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.015411                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.014335                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.197974                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           529673     99.19%     99.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1703      0.31%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1839      0.34%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              429      0.08%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              167      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               93      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               27      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               23      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                5      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        533965                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM            57574498496                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               346110912                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               547306816                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys             57920609408                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            821041536                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      7932.29                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        75.40                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   7979.97                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    113.11                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        62.56                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    61.97                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.58                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  7258241393000                       # Total gap between requests
system.mem_ctrls.avgGap                       7907.97                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      7030208                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data  12657599744                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1706880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data  12642257984                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher  32265903680                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    547306816                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 968582.815400139545                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1743893437.612600564956                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 235164.398542715964                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1741779735.557982444763                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 4445416099.751831054687                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 75404878.024799004197                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       109847                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data    200008092                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        26670                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data    199795599                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher    505069314                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks     12828774                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   4031397029                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 12542402185228                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    991808710                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 12556424674913                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 32213416282557                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 187709393110852                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     36700.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     62709.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     37188.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     62846.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     63780.18                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  14631904.27                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    76.88                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         657019508460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         349214142915                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        2615767638540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        22855117500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     572959417680.000122                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     3255512367990                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      45680641440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       7519008834525                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1035.927065                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  89549766832                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF 242368620000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 6926323126668                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         841730858640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         447390569010                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        3807387349920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        21784594680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     572959417680.000122                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     3277470729360                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      27189389760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       8995912909050                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1239.406665                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  37912976435                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF 242368620000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 6977959917065                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1848                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          925                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    7882001.081081                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   8661307.459251                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          925    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        10000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     60029500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            925                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   7250950662500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   7290851000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 7258241513500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst    113376757                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       113376757                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst    113376757                       # number of overall hits
system.cpu1.icache.overall_hits::total      113376757                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        39181                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         39181                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        39181                       # number of overall misses
system.cpu1.icache.overall_misses::total        39181                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2794833500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2794833500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2794833500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2794833500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst    113415938                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    113415938                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst    113415938                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    113415938                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000345                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000345                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000345                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000345                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 71331.346826                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 71331.346826                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 71331.346826                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 71331.346826                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           63                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           21                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        35733                       # number of writebacks
system.cpu1.icache.writebacks::total            35733                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         3448                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         3448                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         3448                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         3448                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        35733                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        35733                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        35733                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        35733                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   2541380500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2541380500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   2541380500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2541380500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000315                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000315                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000315                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000315                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 71121.386393                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 71121.386393                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 71121.386393                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 71121.386393                       # average overall mshr miss latency
system.cpu1.icache.replacements                 35733                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst    113376757                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      113376757                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        39181                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        39181                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2794833500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2794833500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst    113415938                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    113415938                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000345                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000345                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 71331.346826                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 71331.346826                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         3448                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         3448                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        35733                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        35733                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   2541380500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2541380500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000315                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000315                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 71121.386393                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 71121.386393                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 7258241513500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          114480346                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            35765                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          3200.904403                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        226867609                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       226867609                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 7258241513500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    449580334                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       449580334                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    449580334                       # number of overall hits
system.cpu1.dcache.overall_hits::total      449580334                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data    513082296                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total     513082296                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data    513082296                       # number of overall misses
system.cpu1.dcache.overall_misses::total    513082296                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 45396156986759                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 45396156986759                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 45396156986759                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 45396156986759                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    962662630                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    962662630                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    962662630                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    962662630                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.532982                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.532982                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.532982                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.532982                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 88477.340459                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 88477.340459                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 88477.340459                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 88477.340459                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs  10043172300                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      3527032                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs        194163315                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          58035                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    51.725385                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    60.774222                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks    246903968                       # number of writebacks
system.cpu1.dcache.writebacks::total        246903968                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data    265932469                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total    265932469                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data    265932469                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total    265932469                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data    247149827                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total    247149827                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data    247149827                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total    247149827                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 24793596320439                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 24793596320439                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 24793596320439                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 24793596320439                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.256735                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.256735                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.256735                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.256735                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 100318.080823                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 100318.080823                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 100318.080823                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 100318.080823                       # average overall mshr miss latency
system.cpu1.dcache.replacements             246903688                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    408714928                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      408714928                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data    488466139                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total    488466139                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 43285951337000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 43285951337000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    897181067                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    897181067                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.544445                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.544445                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 88616.073625                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 88616.073625                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data    245476120                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total    245476120                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data    242990019                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total    242990019                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 24461348292500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 24461348292500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.270837                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.270837                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 100668.119592                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 100668.119592                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     40865406                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      40865406                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data     24616157                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total     24616157                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 2110205649759                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 2110205649759                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     65481563                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     65481563                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.375925                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.375925                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 85724.414650                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 85724.414650                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data     20456349                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total     20456349                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      4159808                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      4159808                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 332248027939                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 332248027939                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.063526                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.063526                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 79871.000762                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 79871.000762                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         6661                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         6661                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1463                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1463                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     54528500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     54528500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         8124                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         8124                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.180083                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.180083                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 37271.701982                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 37271.701982                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data         1243                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         1243                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          220                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          220                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3009500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3009500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.027080                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.027080                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 13679.545454                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13679.545454                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         4066                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         4066                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         3191                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         3191                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     15979500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     15979500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         7257                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         7257                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.439713                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.439713                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5007.677843                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5007.677843                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         3191                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         3191                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     12788500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     12788500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.439713                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.439713                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4007.677843                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4007.677843                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         3655                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           3655                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       492471                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       492471                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  13620066499                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  13620066499                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       496126                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       496126                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.992632                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.992632                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 27656.585868                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 27656.585868                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            3                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            3                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       492468                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       492468                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  13127595499                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  13127595499                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.992626                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.992626                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 26656.748253                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 26656.748253                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7258241513500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.976370                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          697391827                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs        247397083                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             2.818916                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.976370                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999261                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999261                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       2173745329                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      2173745329                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 7258241513500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         486901214                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     29945824                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    477666813                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict      1311535506                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq        769385999                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp             385                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          606134                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          5515                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         611649                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8864078                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8864078                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        187716                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq    486713498                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       455943                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    743976245                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       107199                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    741620289                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total            1486159676                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     19453440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side  31704909888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4573824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side  31604438400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            63333375552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                      2095129118                       # Total snoops (count)
system.tol2bus.snoopTraffic                 882861184                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples       2590674218                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.187086                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.405025                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0             2121220702     81.87%     81.87% # Request fanout histogram
system.tol2bus.snoop_fanout::1              454493466     17.54%     99.42% # Request fanout histogram
system.tol2bus.snoop_fanout::2               14693648      0.56%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 266402      0.01%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total         2590674218                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       991414735652                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             13.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      372949907540                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         228159629                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy      371775900293                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             5.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          53839020                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           577664                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
