dram_io_desc	,	V_8
ENOMEM	,	V_46
OMAP4_SRAM_VA	,	V_15
L2X0_AUX_CTRL	,	V_36
OMAP44XX_L2CACHE_BASE	,	V_44
writel_relaxed	,	F_2
arm_memblock_steal	,	F_7
l2x0_of_init	,	F_28
twd_base	,	V_19
pr_warn	,	F_18
sar_base	,	V_53
gic_dist_disabled	,	F_15
TWD_TIMER_CONTROL_PERIODIC	,	V_27
L310_PREFETCH_CTRL	,	V_40
IRQ_LOCALTIMER	,	V_25
gic_int	,	V_21
L310_POWER_CTRL	,	V_42
ARRAY_SIZE	,	F_11
val	,	V_31
omap4_get_l2cache_base	,	F_19
omap_smc1	,	F_23
omap_gic_of_init	,	F_34
OMAP4_MON_L2X0_PREFETCH_INDEX	,	V_41
l2x0_init	,	F_29
SZ_16K	,	V_56
dram_sync	,	V_1
map_desc	,	V_7
omap_wakeupgen_init	,	F_38
size	,	V_3
paddr	,	V_6
__func__	,	V_26
sar_ram_base	,	V_52
PAGE_SIZE	,	V_4
pfn	,	V_11
WARN_ONCE	,	F_22
sram_sync	,	V_2
"arm,cortex-a9-gic"	,	L_5
pr_info_once	,	F_21
device_node	,	V_57
ALIGN	,	F_6
TWD_TIMER_COUNTER	,	V_28
soc_is_omap54xx	,	F_33
l2cache_base	,	V_30
pr_info	,	F_12
outer_cache	,	V_50
gic_dist_base_addr	,	V_16
CONFIG_IRQ_CROSSBAR	,	F_39
OMAP4_DRAM_BARRIER_VA	,	V_10
__init	,	T_1
of_iomap	,	F_37
isb	,	F_4
gic_dist_disable	,	F_13
"OMAP4: Map 0x%08llx to 0x%08lx for dram barrier\n"	,	L_1
"%s: lost localtimer interrupt\n"	,	L_2
omap4_l2c310_write_sec	,	F_20
omap4_sar_ram_init	,	F_31
__iomem	,	V_14
GIC_DIST_CTRL	,	V_17
u32	,	T_2
reg	,	V_32
OMAP4_MON_L2X0_CTRL_INDEX	,	V_35
gic_timer_retrigger	,	F_16
TWD_TIMER_CONTROL	,	V_24
TWD_TIMER_CONTROL_ENABLE	,	V_29
omap_l2_cache_init	,	F_24
gic_dist_enable	,	F_14
GIC_DIST_PENDING_SET	,	V_22
ioremap	,	F_25
SZ_1M	,	V_5
twd_ctrl	,	V_23
irqchip_init	,	F_41
readl_relaxed	,	F_3
skip_errata_init	,	V_59
of_have_populated_dt	,	F_27
cpu_is_omap44xx	,	F_32
OMAP54XX_SAR_RAM_BASE	,	V_55
L2X0_DEBUG_CTRL	,	V_38
aux_ctrl	,	V_43
cpu_is_omap446x	,	F_35
virtual	,	V_9
"OMAP L2C310: ROM does not support power control setting\n"	,	L_3
np	,	V_58
write_sec	,	V_51
TWD_TIMER_INTSTAT	,	V_20
omap_bus_sync	,	F_1
MT_MEMORY_RW_SO	,	V_13
iotable_init	,	F_10
SZ_4K	,	V_45
of_find_compatible_node	,	F_36
OMAP4_MON_L2X0_AUXCTRL_INDEX	,	V_37
twd_int	,	V_18
L2C_AUX_CTRL_SHARED_OVERRIDE	,	V_47
omap_barriers_init	,	F_8
length	,	V_12
WARN_ON	,	F_26
OMAP4_MON_L2X0_DBG_CTRL_INDEX	,	V_39
"OMAP L2C310: ignoring write to reg 0x%x\n"	,	L_4
irqcrossbar_init	,	F_40
BIT	,	F_17
L310_AUX_CTRL_INSTR_PREFETCH	,	V_49
omap4_get_sar_ram_base	,	F_30
OMAP44XX_SAR_RAM_BASE	,	V_54
"arm,cortex-a9-twd-timer"	,	L_6
omap_barrier_reserve_memblock	,	F_5
__phys_to_pfn	,	F_9
smc_op	,	V_33
L310_AUX_CTRL_DATA_PREFETCH	,	V_48
L2X0_CTRL	,	V_34
