Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Dec 13 18:47:41 2022
| Host         : DESKTOP-L7GJSHI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file XADCdemo_timing_summary_routed.rpt -pb XADCdemo_timing_summary_routed.pb -rpx XADCdemo_timing_summary_routed.rpx -warn_on_violation
| Design       : XADCdemo
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (342)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (424)
5. checking no_input_delay (1)
6. checking no_output_delay (37)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (342)
--------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: segment1/XLXI_47/clk_div_reg/Q (HIGH)

 There are 175 register/latch pins with no clock driven by root clock pin: t/cd/clk_d_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: t/g/div_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: t/hc/h_count_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: t/hc/h_count_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: t/hc/h_count_reg[2]_rep__8/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: t/hc/h_count_reg[3]_rep/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: t/hc/h_count_reg[4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: t/hc/h_count_reg[5]_rep__1/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: t/hc/h_count_reg[6]_rep/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: t/hc/h_count_reg[7]_rep__0/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: t/hc/h_count_reg[8]_rep__0/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: t/hc/h_count_reg[9]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: t/pm/div_reg[4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: t/vc/v_count_reg[0]_rep__2/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: t/vc/v_count_reg[1]_rep__5/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: t/vc/v_count_reg[2]_rep/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: t/vc/v_count_reg[3]_rep__6/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: t/vc/v_count_reg[4]_rep/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: t/vc/v_count_reg[5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: t/vc/v_count_reg[6]_rep/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: t/vc/v_count_reg[7]_rep/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: t/vc/v_count_reg[8]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: t/vc/v_count_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (424)
--------------------------------------------------
 There are 424 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (37)
--------------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.779      -92.348                     14                  210        0.218        0.000                      0                  210        4.500        0.000                       0                   135  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -6.779      -92.348                     14                  210        0.218        0.000                      0                  210        4.500        0.000                       0                   135  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           14  Failing Endpoints,  Worst Slack       -6.779ns,  Total Violation      -92.348ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.218ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.779ns  (required time - arrival time)
  Source:                 XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.741ns  (logic 6.168ns (36.845%)  route 10.573ns (63.155%))
  Logic Levels:           19  (CARRY4=7 LUT3=1 LUT4=1 LUT6=10)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 14.765 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.534     5.055    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[5])
                                                      1.214     6.269 r  XLXI_7/U0/DO[5]
                         net (fo=8, routed)           0.973     7.242    data[5]
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.916 r  dig3_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000     7.916    dig3_reg[0]_i_86_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.250 r  dig3_reg[0]_i_79/O[1]
                         net (fo=2, routed)           0.542     8.792    dig3_reg[0]_i_79_n_6
    SLICE_X29Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.686     9.478 r  dig3_reg[0]_i_55/CO[3]
                         net (fo=1, routed)           0.000     9.478    dig3_reg[0]_i_55_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.791 r  dig3_reg[0]_i_44/O[3]
                         net (fo=2, routed)           0.933    10.724    dig3_reg[0]_i_44_n_4
    SLICE_X29Y76         LUT3 (Prop_lut3_I0_O)        0.331    11.055 r  dig3[0]_i_34/O
                         net (fo=2, routed)           0.594    11.649    dig3[0]_i_34_n_0
    SLICE_X29Y77         LUT4 (Prop_lut4_I3_O)        0.332    11.981 r  dig3[0]_i_38/O
                         net (fo=1, routed)           0.000    11.981    dig3[0]_i_38_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.513 r  dig3_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.513    dig3_reg[0]_i_17_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.627 r  dig3_reg[3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.627    dig3_reg[3]_i_48_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.850 r  dig5_reg[3]_i_14/O[0]
                         net (fo=10, routed)          1.150    14.000    dig5_reg[3]_i_14_n_7
    SLICE_X28Y81         LUT6 (Prop_lut6_I5_O)        0.299    14.299 r  dig5[3]_i_17/O
                         net (fo=10, routed)          0.492    14.791    dig5[3]_i_17_n_0
    SLICE_X28Y81         LUT6 (Prop_lut6_I4_O)        0.124    14.915 r  dig4[3]_i_10/O
                         net (fo=6, routed)           0.825    15.739    dig4[3]_i_10_n_0
    SLICE_X28Y82         LUT6 (Prop_lut6_I0_O)        0.124    15.863 r  dig5[3]_i_13/O
                         net (fo=11, routed)          0.866    16.730    dig5[3]_i_13_n_0
    SLICE_X30Y82         LUT6 (Prop_lut6_I0_O)        0.124    16.854 r  dig3[3]_i_40/O
                         net (fo=13, routed)          0.697    17.551    dig3[3]_i_40_n_0
    SLICE_X31Y81         LUT6 (Prop_lut6_I5_O)        0.124    17.675 r  dig5[3]_i_9/O
                         net (fo=11, routed)          0.830    18.505    dig5[3]_i_9_n_0
    SLICE_X33Y81         LUT6 (Prop_lut6_I0_O)        0.124    18.629 r  dig3[3]_i_27/O
                         net (fo=9, routed)           0.869    19.498    dig3[3]_i_27_n_0
    SLICE_X32Y80         LUT6 (Prop_lut6_I3_O)        0.124    19.622 r  dig3[3]_i_14_comp/O
                         net (fo=10, routed)          0.625    20.247    dig3[3]_i_14_n_0
    SLICE_X35Y80         LUT6 (Prop_lut6_I4_O)        0.124    20.371 r  dig3[3]_i_12/O
                         net (fo=7, routed)           0.551    20.922    dig3[3]_i_12_n_0
    SLICE_X34Y80         LUT6 (Prop_lut6_I4_O)        0.124    21.046 r  dig3[3]_i_10/O
                         net (fo=5, routed)           0.626    21.671    dig3[3]_i_10_n_0
    SLICE_X33Y80         LUT6 (Prop_lut6_I3_O)        0.124    21.795 r  dig3[2]_i_1/O
                         net (fo=1, routed)           0.000    21.795    p_1_in[2]
    SLICE_X33Y80         FDRE                                         r  dig3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.424    14.765    CLK100MHZ_IBUF_BUFG
    SLICE_X33Y80         FDRE                                         r  dig3_reg[2]/C
                         clock pessimism              0.258    15.023    
                         clock uncertainty           -0.035    14.988    
    SLICE_X33Y80         FDRE (Setup_fdre_C_D)        0.029    15.017    dig3_reg[2]
  -------------------------------------------------------------------
                         required time                         15.017    
                         arrival time                         -21.795    
  -------------------------------------------------------------------
                         slack                                 -6.779    

Slack (VIOLATED) :        -6.765ns  (required time - arrival time)
  Source:                 XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.775ns  (logic 6.168ns (36.768%)  route 10.607ns (63.232%))
  Logic Levels:           19  (CARRY4=7 LUT3=3 LUT4=2 LUT6=7)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.534     5.055    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[5])
                                                      1.214     6.269 r  XLXI_7/U0/DO[5]
                         net (fo=8, routed)           0.973     7.242    data[5]
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.916 r  dig3_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000     7.916    dig3_reg[0]_i_86_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.250 r  dig3_reg[0]_i_79/O[1]
                         net (fo=2, routed)           0.542     8.792    dig3_reg[0]_i_79_n_6
    SLICE_X29Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.686     9.478 r  dig3_reg[0]_i_55/CO[3]
                         net (fo=1, routed)           0.000     9.478    dig3_reg[0]_i_55_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.791 r  dig3_reg[0]_i_44/O[3]
                         net (fo=2, routed)           0.933    10.724    dig3_reg[0]_i_44_n_4
    SLICE_X29Y76         LUT3 (Prop_lut3_I0_O)        0.331    11.055 r  dig3[0]_i_34/O
                         net (fo=2, routed)           0.594    11.649    dig3[0]_i_34_n_0
    SLICE_X29Y77         LUT4 (Prop_lut4_I3_O)        0.332    11.981 r  dig3[0]_i_38/O
                         net (fo=1, routed)           0.000    11.981    dig3[0]_i_38_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.513 r  dig3_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.513    dig3_reg[0]_i_17_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.627 r  dig3_reg[3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.627    dig3_reg[3]_i_48_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.850 r  dig5_reg[3]_i_14/O[0]
                         net (fo=10, routed)          1.150    14.000    dig5_reg[3]_i_14_n_7
    SLICE_X28Y81         LUT6 (Prop_lut6_I5_O)        0.299    14.299 r  dig5[3]_i_17/O
                         net (fo=10, routed)          0.492    14.791    dig5[3]_i_17_n_0
    SLICE_X28Y81         LUT6 (Prop_lut6_I4_O)        0.124    14.915 r  dig4[3]_i_10/O
                         net (fo=6, routed)           0.825    15.739    dig4[3]_i_10_n_0
    SLICE_X28Y82         LUT6 (Prop_lut6_I0_O)        0.124    15.863 r  dig5[3]_i_13/O
                         net (fo=11, routed)          0.866    16.730    dig5[3]_i_13_n_0
    SLICE_X30Y82         LUT6 (Prop_lut6_I0_O)        0.124    16.854 r  dig3[3]_i_40/O
                         net (fo=13, routed)          0.697    17.551    dig3[3]_i_40_n_0
    SLICE_X31Y81         LUT6 (Prop_lut6_I5_O)        0.124    17.675 r  dig5[3]_i_9/O
                         net (fo=11, routed)          0.670    18.345    dig5[3]_i_9_n_0
    SLICE_X34Y82         LUT4 (Prop_lut4_I3_O)        0.124    18.469 r  dig5[3]_i_2/O
                         net (fo=9, routed)           0.494    18.963    dig5[3]_i_2_n_0
    SLICE_X30Y82         LUT3 (Prop_lut3_I2_O)        0.124    19.087 r  dig4[3]_i_7/O
                         net (fo=1, routed)           0.820    19.907    dig4[3]_i_7_n_0
    SLICE_X33Y81         LUT6 (Prop_lut6_I3_O)        0.124    20.031 r  dig4[3]_i_5/O
                         net (fo=9, routed)           0.697    20.728    dig4[3]_i_5_n_0
    SLICE_X33Y79         LUT3 (Prop_lut3_I1_O)        0.124    20.852 r  dig4[3]_i_2/O
                         net (fo=4, routed)           0.854    21.706    dig4[3]_i_2_n_0
    SLICE_X34Y80         LUT6 (Prop_lut6_I1_O)        0.124    21.830 r  dig4[1]_i_1/O
                         net (fo=1, routed)           0.000    21.830    dig4[1]_i_1_n_0
    SLICE_X34Y80         FDRE                                         r  dig4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.423    14.764    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y80         FDRE                                         r  dig4_reg[1]/C
                         clock pessimism              0.258    15.022    
                         clock uncertainty           -0.035    14.987    
    SLICE_X34Y80         FDRE (Setup_fdre_C_D)        0.079    15.066    dig4_reg[1]
  -------------------------------------------------------------------
                         required time                         15.066    
                         arrival time                         -21.830    
  -------------------------------------------------------------------
                         slack                                 -6.765    

Slack (VIOLATED) :        -6.747ns  (required time - arrival time)
  Source:                 XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.714ns  (logic 6.168ns (36.904%)  route 10.546ns (63.096%))
  Logic Levels:           19  (CARRY4=7 LUT3=1 LUT4=1 LUT6=10)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.534     5.055    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[5])
                                                      1.214     6.269 r  XLXI_7/U0/DO[5]
                         net (fo=8, routed)           0.973     7.242    data[5]
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.916 r  dig3_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000     7.916    dig3_reg[0]_i_86_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.250 r  dig3_reg[0]_i_79/O[1]
                         net (fo=2, routed)           0.542     8.792    dig3_reg[0]_i_79_n_6
    SLICE_X29Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.686     9.478 r  dig3_reg[0]_i_55/CO[3]
                         net (fo=1, routed)           0.000     9.478    dig3_reg[0]_i_55_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.791 r  dig3_reg[0]_i_44/O[3]
                         net (fo=2, routed)           0.933    10.724    dig3_reg[0]_i_44_n_4
    SLICE_X29Y76         LUT3 (Prop_lut3_I0_O)        0.331    11.055 r  dig3[0]_i_34/O
                         net (fo=2, routed)           0.594    11.649    dig3[0]_i_34_n_0
    SLICE_X29Y77         LUT4 (Prop_lut4_I3_O)        0.332    11.981 r  dig3[0]_i_38/O
                         net (fo=1, routed)           0.000    11.981    dig3[0]_i_38_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.513 r  dig3_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.513    dig3_reg[0]_i_17_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.627 r  dig3_reg[3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.627    dig3_reg[3]_i_48_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.850 r  dig5_reg[3]_i_14/O[0]
                         net (fo=10, routed)          1.150    14.000    dig5_reg[3]_i_14_n_7
    SLICE_X28Y81         LUT6 (Prop_lut6_I5_O)        0.299    14.299 r  dig5[3]_i_17/O
                         net (fo=10, routed)          0.492    14.791    dig5[3]_i_17_n_0
    SLICE_X28Y81         LUT6 (Prop_lut6_I4_O)        0.124    14.915 r  dig4[3]_i_10/O
                         net (fo=6, routed)           0.825    15.739    dig4[3]_i_10_n_0
    SLICE_X28Y82         LUT6 (Prop_lut6_I0_O)        0.124    15.863 r  dig5[3]_i_13/O
                         net (fo=11, routed)          0.866    16.730    dig5[3]_i_13_n_0
    SLICE_X30Y82         LUT6 (Prop_lut6_I0_O)        0.124    16.854 r  dig3[3]_i_40/O
                         net (fo=13, routed)          0.697    17.551    dig3[3]_i_40_n_0
    SLICE_X31Y81         LUT6 (Prop_lut6_I5_O)        0.124    17.675 r  dig5[3]_i_9/O
                         net (fo=11, routed)          0.830    18.505    dig5[3]_i_9_n_0
    SLICE_X33Y81         LUT6 (Prop_lut6_I0_O)        0.124    18.629 r  dig3[3]_i_27/O
                         net (fo=9, routed)           0.869    19.498    dig3[3]_i_27_n_0
    SLICE_X32Y80         LUT6 (Prop_lut6_I3_O)        0.124    19.622 r  dig3[3]_i_14_comp/O
                         net (fo=10, routed)          0.625    20.247    dig3[3]_i_14_n_0
    SLICE_X35Y80         LUT6 (Prop_lut6_I4_O)        0.124    20.371 r  dig3[3]_i_12/O
                         net (fo=7, routed)           0.551    20.922    dig3[3]_i_12_n_0
    SLICE_X34Y80         LUT6 (Prop_lut6_I4_O)        0.124    21.046 r  dig3[3]_i_10/O
                         net (fo=5, routed)           0.599    21.645    dig3[3]_i_10_n_0
    SLICE_X33Y82         LUT6 (Prop_lut6_I5_O)        0.124    21.769 r  dig3[1]_i_1/O
                         net (fo=1, routed)           0.000    21.769    p_1_in[1]
    SLICE_X33Y82         FDRE                                         r  dig3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.427    14.768    CLK100MHZ_IBUF_BUFG
    SLICE_X33Y82         FDRE                                         r  dig3_reg[1]/C
                         clock pessimism              0.258    15.026    
                         clock uncertainty           -0.035    14.991    
    SLICE_X33Y82         FDRE (Setup_fdre_C_D)        0.031    15.022    dig3_reg[1]
  -------------------------------------------------------------------
                         required time                         15.022    
                         arrival time                         -21.769    
  -------------------------------------------------------------------
                         slack                                 -6.747    

Slack (VIOLATED) :        -6.699ns  (required time - arrival time)
  Source:                 XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.663ns  (logic 6.168ns (37.017%)  route 10.495ns (62.983%))
  Logic Levels:           19  (CARRY4=7 LUT3=3 LUT4=2 LUT6=7)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 14.765 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.534     5.055    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[5])
                                                      1.214     6.269 r  XLXI_7/U0/DO[5]
                         net (fo=8, routed)           0.973     7.242    data[5]
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.916 r  dig3_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000     7.916    dig3_reg[0]_i_86_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.250 r  dig3_reg[0]_i_79/O[1]
                         net (fo=2, routed)           0.542     8.792    dig3_reg[0]_i_79_n_6
    SLICE_X29Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.686     9.478 r  dig3_reg[0]_i_55/CO[3]
                         net (fo=1, routed)           0.000     9.478    dig3_reg[0]_i_55_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.791 r  dig3_reg[0]_i_44/O[3]
                         net (fo=2, routed)           0.933    10.724    dig3_reg[0]_i_44_n_4
    SLICE_X29Y76         LUT3 (Prop_lut3_I0_O)        0.331    11.055 r  dig3[0]_i_34/O
                         net (fo=2, routed)           0.594    11.649    dig3[0]_i_34_n_0
    SLICE_X29Y77         LUT4 (Prop_lut4_I3_O)        0.332    11.981 r  dig3[0]_i_38/O
                         net (fo=1, routed)           0.000    11.981    dig3[0]_i_38_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.513 r  dig3_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.513    dig3_reg[0]_i_17_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.627 r  dig3_reg[3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.627    dig3_reg[3]_i_48_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.850 r  dig5_reg[3]_i_14/O[0]
                         net (fo=10, routed)          1.150    14.000    dig5_reg[3]_i_14_n_7
    SLICE_X28Y81         LUT6 (Prop_lut6_I5_O)        0.299    14.299 r  dig5[3]_i_17/O
                         net (fo=10, routed)          0.492    14.791    dig5[3]_i_17_n_0
    SLICE_X28Y81         LUT6 (Prop_lut6_I4_O)        0.124    14.915 r  dig4[3]_i_10/O
                         net (fo=6, routed)           0.825    15.739    dig4[3]_i_10_n_0
    SLICE_X28Y82         LUT6 (Prop_lut6_I0_O)        0.124    15.863 r  dig5[3]_i_13/O
                         net (fo=11, routed)          0.866    16.730    dig5[3]_i_13_n_0
    SLICE_X30Y82         LUT6 (Prop_lut6_I0_O)        0.124    16.854 r  dig3[3]_i_40/O
                         net (fo=13, routed)          0.697    17.551    dig3[3]_i_40_n_0
    SLICE_X31Y81         LUT6 (Prop_lut6_I5_O)        0.124    17.675 r  dig5[3]_i_9/O
                         net (fo=11, routed)          0.670    18.345    dig5[3]_i_9_n_0
    SLICE_X34Y82         LUT4 (Prop_lut4_I3_O)        0.124    18.469 r  dig5[3]_i_2/O
                         net (fo=9, routed)           0.494    18.963    dig5[3]_i_2_n_0
    SLICE_X30Y82         LUT3 (Prop_lut3_I2_O)        0.124    19.087 r  dig4[3]_i_7/O
                         net (fo=1, routed)           0.820    19.907    dig4[3]_i_7_n_0
    SLICE_X33Y81         LUT6 (Prop_lut6_I3_O)        0.124    20.031 r  dig4[3]_i_5/O
                         net (fo=9, routed)           0.619    20.650    dig4[3]_i_5_n_0
    SLICE_X34Y81         LUT3 (Prop_lut3_I2_O)        0.124    20.774 r  dig3[3]_i_9/O
                         net (fo=4, routed)           0.819    21.593    dig3[3]_i_9_n_0
    SLICE_X33Y80         LUT6 (Prop_lut6_I0_O)        0.124    21.717 r  dig3[3]_i_3/O
                         net (fo=1, routed)           0.000    21.717    p_1_in[3]
    SLICE_X33Y80         FDRE                                         r  dig3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.424    14.765    CLK100MHZ_IBUF_BUFG
    SLICE_X33Y80         FDRE                                         r  dig3_reg[3]/C
                         clock pessimism              0.258    15.023    
                         clock uncertainty           -0.035    14.988    
    SLICE_X33Y80         FDRE (Setup_fdre_C_D)        0.031    15.019    dig3_reg[3]
  -------------------------------------------------------------------
                         required time                         15.019    
                         arrival time                         -21.717    
  -------------------------------------------------------------------
                         slack                                 -6.699    

Slack (VIOLATED) :        -6.690ns  (required time - arrival time)
  Source:                 XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig5_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.653ns  (logic 6.168ns (37.038%)  route 10.485ns (62.962%))
  Logic Levels:           19  (CARRY4=7 LUT3=1 LUT4=1 LUT6=10)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 14.765 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.534     5.055    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[5])
                                                      1.214     6.269 r  XLXI_7/U0/DO[5]
                         net (fo=8, routed)           0.973     7.242    data[5]
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.916 r  dig3_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000     7.916    dig3_reg[0]_i_86_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.250 r  dig3_reg[0]_i_79/O[1]
                         net (fo=2, routed)           0.542     8.792    dig3_reg[0]_i_79_n_6
    SLICE_X29Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.686     9.478 r  dig3_reg[0]_i_55/CO[3]
                         net (fo=1, routed)           0.000     9.478    dig3_reg[0]_i_55_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.791 r  dig3_reg[0]_i_44/O[3]
                         net (fo=2, routed)           0.933    10.724    dig3_reg[0]_i_44_n_4
    SLICE_X29Y76         LUT3 (Prop_lut3_I0_O)        0.331    11.055 r  dig3[0]_i_34/O
                         net (fo=2, routed)           0.594    11.649    dig3[0]_i_34_n_0
    SLICE_X29Y77         LUT4 (Prop_lut4_I3_O)        0.332    11.981 r  dig3[0]_i_38/O
                         net (fo=1, routed)           0.000    11.981    dig3[0]_i_38_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.513 r  dig3_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.513    dig3_reg[0]_i_17_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.627 r  dig3_reg[3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.627    dig3_reg[3]_i_48_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.850 r  dig5_reg[3]_i_14/O[0]
                         net (fo=10, routed)          1.150    14.000    dig5_reg[3]_i_14_n_7
    SLICE_X28Y81         LUT6 (Prop_lut6_I5_O)        0.299    14.299 r  dig5[3]_i_17/O
                         net (fo=10, routed)          0.492    14.791    dig5[3]_i_17_n_0
    SLICE_X28Y81         LUT6 (Prop_lut6_I4_O)        0.124    14.915 r  dig4[3]_i_10/O
                         net (fo=6, routed)           0.825    15.739    dig4[3]_i_10_n_0
    SLICE_X28Y82         LUT6 (Prop_lut6_I0_O)        0.124    15.863 r  dig5[3]_i_13/O
                         net (fo=11, routed)          0.866    16.730    dig5[3]_i_13_n_0
    SLICE_X30Y82         LUT6 (Prop_lut6_I0_O)        0.124    16.854 r  dig3[3]_i_40/O
                         net (fo=13, routed)          0.697    17.551    dig3[3]_i_40_n_0
    SLICE_X31Y81         LUT6 (Prop_lut6_I5_O)        0.124    17.675 r  dig5[3]_i_9/O
                         net (fo=11, routed)          0.830    18.505    dig5[3]_i_9_n_0
    SLICE_X33Y81         LUT6 (Prop_lut6_I0_O)        0.124    18.629 r  dig3[3]_i_27/O
                         net (fo=9, routed)           0.869    19.498    dig3[3]_i_27_n_0
    SLICE_X32Y80         LUT6 (Prop_lut6_I3_O)        0.124    19.622 r  dig3[3]_i_14_comp/O
                         net (fo=10, routed)          0.625    20.247    dig3[3]_i_14_n_0
    SLICE_X35Y80         LUT6 (Prop_lut6_I4_O)        0.124    20.371 r  dig3[3]_i_12/O
                         net (fo=7, routed)           0.385    20.756    dig3[3]_i_12_n_0
    SLICE_X32Y81         LUT6 (Prop_lut6_I5_O)        0.124    20.880 r  dig3[3]_i_11/O
                         net (fo=8, routed)           0.704    21.584    dig3[3]_i_11_n_0
    SLICE_X35Y81         LUT6 (Prop_lut6_I4_O)        0.124    21.708 r  dig5[0]_i_1/O
                         net (fo=1, routed)           0.000    21.708    dig5[0]_i_1_n_0
    SLICE_X35Y81         FDRE                                         r  dig5_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.424    14.765    CLK100MHZ_IBUF_BUFG
    SLICE_X35Y81         FDRE                                         r  dig5_reg[0]/C
                         clock pessimism              0.258    15.023    
                         clock uncertainty           -0.035    14.988    
    SLICE_X35Y81         FDRE (Setup_fdre_C_D)        0.031    15.019    dig5_reg[0]
  -------------------------------------------------------------------
                         required time                         15.019    
                         arrival time                         -21.708    
  -------------------------------------------------------------------
                         slack                                 -6.690    

Slack (VIOLATED) :        -6.689ns  (required time - arrival time)
  Source:                 XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig4_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.653ns  (logic 6.168ns (37.037%)  route 10.485ns (62.963%))
  Logic Levels:           19  (CARRY4=7 LUT3=1 LUT4=1 LUT6=10)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.534     5.055    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[5])
                                                      1.214     6.269 r  XLXI_7/U0/DO[5]
                         net (fo=8, routed)           0.973     7.242    data[5]
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.916 r  dig3_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000     7.916    dig3_reg[0]_i_86_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.250 r  dig3_reg[0]_i_79/O[1]
                         net (fo=2, routed)           0.542     8.792    dig3_reg[0]_i_79_n_6
    SLICE_X29Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.686     9.478 r  dig3_reg[0]_i_55/CO[3]
                         net (fo=1, routed)           0.000     9.478    dig3_reg[0]_i_55_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.791 r  dig3_reg[0]_i_44/O[3]
                         net (fo=2, routed)           0.933    10.724    dig3_reg[0]_i_44_n_4
    SLICE_X29Y76         LUT3 (Prop_lut3_I0_O)        0.331    11.055 r  dig3[0]_i_34/O
                         net (fo=2, routed)           0.594    11.649    dig3[0]_i_34_n_0
    SLICE_X29Y77         LUT4 (Prop_lut4_I3_O)        0.332    11.981 r  dig3[0]_i_38/O
                         net (fo=1, routed)           0.000    11.981    dig3[0]_i_38_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.513 r  dig3_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.513    dig3_reg[0]_i_17_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.627 r  dig3_reg[3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.627    dig3_reg[3]_i_48_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.850 r  dig5_reg[3]_i_14/O[0]
                         net (fo=10, routed)          1.150    14.000    dig5_reg[3]_i_14_n_7
    SLICE_X28Y81         LUT6 (Prop_lut6_I5_O)        0.299    14.299 r  dig5[3]_i_17/O
                         net (fo=10, routed)          0.492    14.791    dig5[3]_i_17_n_0
    SLICE_X28Y81         LUT6 (Prop_lut6_I4_O)        0.124    14.915 r  dig4[3]_i_10/O
                         net (fo=6, routed)           0.825    15.739    dig4[3]_i_10_n_0
    SLICE_X28Y82         LUT6 (Prop_lut6_I0_O)        0.124    15.863 r  dig5[3]_i_13/O
                         net (fo=11, routed)          0.866    16.730    dig5[3]_i_13_n_0
    SLICE_X30Y82         LUT6 (Prop_lut6_I0_O)        0.124    16.854 r  dig3[3]_i_40/O
                         net (fo=13, routed)          0.697    17.551    dig3[3]_i_40_n_0
    SLICE_X31Y81         LUT6 (Prop_lut6_I5_O)        0.124    17.675 r  dig5[3]_i_9/O
                         net (fo=11, routed)          0.830    18.505    dig5[3]_i_9_n_0
    SLICE_X33Y81         LUT6 (Prop_lut6_I0_O)        0.124    18.629 r  dig3[3]_i_27/O
                         net (fo=9, routed)           0.869    19.498    dig3[3]_i_27_n_0
    SLICE_X32Y80         LUT6 (Prop_lut6_I3_O)        0.124    19.622 r  dig3[3]_i_14_comp/O
                         net (fo=10, routed)          0.625    20.247    dig3[3]_i_14_n_0
    SLICE_X35Y80         LUT6 (Prop_lut6_I4_O)        0.124    20.371 r  dig3[3]_i_12/O
                         net (fo=7, routed)           0.385    20.756    dig3[3]_i_12_n_0
    SLICE_X32Y81         LUT6 (Prop_lut6_I5_O)        0.124    20.880 r  dig3[3]_i_11/O
                         net (fo=8, routed)           0.705    21.584    dig3[3]_i_11_n_0
    SLICE_X33Y81         LUT6 (Prop_lut6_I3_O)        0.124    21.708 r  dig4[3]_i_1/O
                         net (fo=1, routed)           0.000    21.708    dig4[3]_i_1_n_0
    SLICE_X33Y81         FDRE                                         r  dig4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.425    14.766    CLK100MHZ_IBUF_BUFG
    SLICE_X33Y81         FDRE                                         r  dig4_reg[3]/C
                         clock pessimism              0.258    15.024    
                         clock uncertainty           -0.035    14.989    
    SLICE_X33Y81         FDRE (Setup_fdre_C_D)        0.031    15.020    dig4_reg[3]
  -------------------------------------------------------------------
                         required time                         15.020    
                         arrival time                         -21.708    
  -------------------------------------------------------------------
                         slack                                 -6.689    

Slack (VIOLATED) :        -6.684ns  (required time - arrival time)
  Source:                 XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig4_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.648ns  (logic 6.168ns (37.049%)  route 10.480ns (62.951%))
  Logic Levels:           19  (CARRY4=7 LUT3=1 LUT4=1 LUT6=10)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 14.765 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.534     5.055    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[5])
                                                      1.214     6.269 r  XLXI_7/U0/DO[5]
                         net (fo=8, routed)           0.973     7.242    data[5]
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.916 r  dig3_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000     7.916    dig3_reg[0]_i_86_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.250 r  dig3_reg[0]_i_79/O[1]
                         net (fo=2, routed)           0.542     8.792    dig3_reg[0]_i_79_n_6
    SLICE_X29Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.686     9.478 r  dig3_reg[0]_i_55/CO[3]
                         net (fo=1, routed)           0.000     9.478    dig3_reg[0]_i_55_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.791 r  dig3_reg[0]_i_44/O[3]
                         net (fo=2, routed)           0.933    10.724    dig3_reg[0]_i_44_n_4
    SLICE_X29Y76         LUT3 (Prop_lut3_I0_O)        0.331    11.055 r  dig3[0]_i_34/O
                         net (fo=2, routed)           0.594    11.649    dig3[0]_i_34_n_0
    SLICE_X29Y77         LUT4 (Prop_lut4_I3_O)        0.332    11.981 r  dig3[0]_i_38/O
                         net (fo=1, routed)           0.000    11.981    dig3[0]_i_38_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.513 r  dig3_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.513    dig3_reg[0]_i_17_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.627 r  dig3_reg[3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.627    dig3_reg[3]_i_48_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.850 r  dig5_reg[3]_i_14/O[0]
                         net (fo=10, routed)          1.150    14.000    dig5_reg[3]_i_14_n_7
    SLICE_X28Y81         LUT6 (Prop_lut6_I5_O)        0.299    14.299 r  dig5[3]_i_17/O
                         net (fo=10, routed)          0.492    14.791    dig5[3]_i_17_n_0
    SLICE_X28Y81         LUT6 (Prop_lut6_I4_O)        0.124    14.915 r  dig4[3]_i_10/O
                         net (fo=6, routed)           0.825    15.739    dig4[3]_i_10_n_0
    SLICE_X28Y82         LUT6 (Prop_lut6_I0_O)        0.124    15.863 r  dig5[3]_i_13/O
                         net (fo=11, routed)          0.866    16.730    dig5[3]_i_13_n_0
    SLICE_X30Y82         LUT6 (Prop_lut6_I0_O)        0.124    16.854 r  dig3[3]_i_40/O
                         net (fo=13, routed)          0.697    17.551    dig3[3]_i_40_n_0
    SLICE_X31Y81         LUT6 (Prop_lut6_I5_O)        0.124    17.675 r  dig5[3]_i_9/O
                         net (fo=11, routed)          0.830    18.505    dig5[3]_i_9_n_0
    SLICE_X33Y81         LUT6 (Prop_lut6_I0_O)        0.124    18.629 r  dig3[3]_i_27/O
                         net (fo=9, routed)           0.869    19.498    dig3[3]_i_27_n_0
    SLICE_X32Y80         LUT6 (Prop_lut6_I3_O)        0.124    19.622 r  dig3[3]_i_14_comp/O
                         net (fo=10, routed)          0.625    20.247    dig3[3]_i_14_n_0
    SLICE_X35Y80         LUT6 (Prop_lut6_I4_O)        0.124    20.371 r  dig3[3]_i_12/O
                         net (fo=7, routed)           0.385    20.756    dig3[3]_i_12_n_0
    SLICE_X32Y81         LUT6 (Prop_lut6_I5_O)        0.124    20.880 r  dig3[3]_i_11/O
                         net (fo=8, routed)           0.699    21.579    dig3[3]_i_11_n_0
    SLICE_X35Y81         LUT6 (Prop_lut6_I4_O)        0.124    21.703 r  dig4[0]_i_1/O
                         net (fo=1, routed)           0.000    21.703    dig4[0]_i_1_n_0
    SLICE_X35Y81         FDRE                                         r  dig4_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.424    14.765    CLK100MHZ_IBUF_BUFG
    SLICE_X35Y81         FDRE                                         r  dig4_reg[0]/C
                         clock pessimism              0.258    15.023    
                         clock uncertainty           -0.035    14.988    
    SLICE_X35Y81         FDRE (Setup_fdre_C_D)        0.032    15.020    dig4_reg[0]
  -------------------------------------------------------------------
                         required time                         15.020    
                         arrival time                         -21.703    
  -------------------------------------------------------------------
                         slack                                 -6.684    

Slack (VIOLATED) :        -6.630ns  (required time - arrival time)
  Source:                 XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig5_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.594ns  (logic 6.168ns (37.169%)  route 10.426ns (62.831%))
  Logic Levels:           19  (CARRY4=7 LUT3=2 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 14.765 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.534     5.055    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[5])
                                                      1.214     6.269 r  XLXI_7/U0/DO[5]
                         net (fo=8, routed)           0.973     7.242    data[5]
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.916 r  dig3_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000     7.916    dig3_reg[0]_i_86_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.250 r  dig3_reg[0]_i_79/O[1]
                         net (fo=2, routed)           0.542     8.792    dig3_reg[0]_i_79_n_6
    SLICE_X29Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.686     9.478 r  dig3_reg[0]_i_55/CO[3]
                         net (fo=1, routed)           0.000     9.478    dig3_reg[0]_i_55_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.791 r  dig3_reg[0]_i_44/O[3]
                         net (fo=2, routed)           0.933    10.724    dig3_reg[0]_i_44_n_4
    SLICE_X29Y76         LUT3 (Prop_lut3_I0_O)        0.331    11.055 r  dig3[0]_i_34/O
                         net (fo=2, routed)           0.594    11.649    dig3[0]_i_34_n_0
    SLICE_X29Y77         LUT4 (Prop_lut4_I3_O)        0.332    11.981 r  dig3[0]_i_38/O
                         net (fo=1, routed)           0.000    11.981    dig3[0]_i_38_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.513 r  dig3_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.513    dig3_reg[0]_i_17_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.627 r  dig3_reg[3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.627    dig3_reg[3]_i_48_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.850 r  dig5_reg[3]_i_14/O[0]
                         net (fo=10, routed)          1.150    14.000    dig5_reg[3]_i_14_n_7
    SLICE_X28Y81         LUT6 (Prop_lut6_I5_O)        0.299    14.299 r  dig5[3]_i_17/O
                         net (fo=10, routed)          0.492    14.791    dig5[3]_i_17_n_0
    SLICE_X28Y81         LUT6 (Prop_lut6_I4_O)        0.124    14.915 r  dig4[3]_i_10/O
                         net (fo=6, routed)           0.825    15.739    dig4[3]_i_10_n_0
    SLICE_X28Y82         LUT6 (Prop_lut6_I0_O)        0.124    15.863 r  dig5[3]_i_13/O
                         net (fo=11, routed)          0.866    16.730    dig5[3]_i_13_n_0
    SLICE_X30Y82         LUT6 (Prop_lut6_I0_O)        0.124    16.854 r  dig3[3]_i_40/O
                         net (fo=13, routed)          0.697    17.551    dig3[3]_i_40_n_0
    SLICE_X31Y81         LUT6 (Prop_lut6_I5_O)        0.124    17.675 r  dig5[3]_i_9/O
                         net (fo=11, routed)          0.670    18.345    dig5[3]_i_9_n_0
    SLICE_X34Y82         LUT4 (Prop_lut4_I3_O)        0.124    18.469 r  dig5[3]_i_2/O
                         net (fo=9, routed)           0.494    18.963    dig5[3]_i_2_n_0
    SLICE_X30Y82         LUT3 (Prop_lut3_I2_O)        0.124    19.087 r  dig4[3]_i_7/O
                         net (fo=1, routed)           0.820    19.907    dig4[3]_i_7_n_0
    SLICE_X33Y81         LUT6 (Prop_lut6_I3_O)        0.124    20.031 r  dig4[3]_i_5/O
                         net (fo=9, routed)           0.610    20.641    dig4[3]_i_5_n_0
    SLICE_X34Y81         LUT5 (Prop_lut5_I4_O)        0.124    20.765 r  dig4[3]_i_4/O
                         net (fo=9, routed)           0.760    21.525    dig4[3]_i_4_n_0
    SLICE_X31Y80         LUT6 (Prop_lut6_I3_O)        0.124    21.649 r  dig5[1]_i_1/O
                         net (fo=1, routed)           0.000    21.649    dig5[1]_i_1_n_0
    SLICE_X31Y80         FDRE                                         r  dig5_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.424    14.765    CLK100MHZ_IBUF_BUFG
    SLICE_X31Y80         FDRE                                         r  dig5_reg[1]/C
                         clock pessimism              0.258    15.023    
                         clock uncertainty           -0.035    14.988    
    SLICE_X31Y80         FDRE (Setup_fdre_C_D)        0.032    15.020    dig5_reg[1]
  -------------------------------------------------------------------
                         required time                         15.020    
                         arrival time                         -21.649    
  -------------------------------------------------------------------
                         slack                                 -6.630    

Slack (VIOLATED) :        -6.581ns  (required time - arrival time)
  Source:                 XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig4_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.543ns  (logic 6.168ns (37.284%)  route 10.375ns (62.716%))
  Logic Levels:           19  (CARRY4=7 LUT3=2 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.534     5.055    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[5])
                                                      1.214     6.269 r  XLXI_7/U0/DO[5]
                         net (fo=8, routed)           0.973     7.242    data[5]
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.916 r  dig3_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000     7.916    dig3_reg[0]_i_86_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.250 r  dig3_reg[0]_i_79/O[1]
                         net (fo=2, routed)           0.542     8.792    dig3_reg[0]_i_79_n_6
    SLICE_X29Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.686     9.478 r  dig3_reg[0]_i_55/CO[3]
                         net (fo=1, routed)           0.000     9.478    dig3_reg[0]_i_55_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.791 r  dig3_reg[0]_i_44/O[3]
                         net (fo=2, routed)           0.933    10.724    dig3_reg[0]_i_44_n_4
    SLICE_X29Y76         LUT3 (Prop_lut3_I0_O)        0.331    11.055 r  dig3[0]_i_34/O
                         net (fo=2, routed)           0.594    11.649    dig3[0]_i_34_n_0
    SLICE_X29Y77         LUT4 (Prop_lut4_I3_O)        0.332    11.981 r  dig3[0]_i_38/O
                         net (fo=1, routed)           0.000    11.981    dig3[0]_i_38_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.513 r  dig3_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.513    dig3_reg[0]_i_17_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.627 r  dig3_reg[3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.627    dig3_reg[3]_i_48_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.850 r  dig5_reg[3]_i_14/O[0]
                         net (fo=10, routed)          1.150    14.000    dig5_reg[3]_i_14_n_7
    SLICE_X28Y81         LUT6 (Prop_lut6_I5_O)        0.299    14.299 r  dig5[3]_i_17/O
                         net (fo=10, routed)          0.492    14.791    dig5[3]_i_17_n_0
    SLICE_X28Y81         LUT6 (Prop_lut6_I4_O)        0.124    14.915 r  dig4[3]_i_10/O
                         net (fo=6, routed)           0.825    15.739    dig4[3]_i_10_n_0
    SLICE_X28Y82         LUT6 (Prop_lut6_I0_O)        0.124    15.863 r  dig5[3]_i_13/O
                         net (fo=11, routed)          0.866    16.730    dig5[3]_i_13_n_0
    SLICE_X30Y82         LUT6 (Prop_lut6_I0_O)        0.124    16.854 r  dig3[3]_i_40/O
                         net (fo=13, routed)          0.697    17.551    dig3[3]_i_40_n_0
    SLICE_X31Y81         LUT6 (Prop_lut6_I5_O)        0.124    17.675 r  dig5[3]_i_9/O
                         net (fo=11, routed)          0.670    18.345    dig5[3]_i_9_n_0
    SLICE_X34Y82         LUT4 (Prop_lut4_I3_O)        0.124    18.469 r  dig5[3]_i_2/O
                         net (fo=9, routed)           0.494    18.963    dig5[3]_i_2_n_0
    SLICE_X30Y82         LUT3 (Prop_lut3_I2_O)        0.124    19.087 r  dig4[3]_i_7/O
                         net (fo=1, routed)           0.820    19.907    dig4[3]_i_7_n_0
    SLICE_X33Y81         LUT6 (Prop_lut6_I3_O)        0.124    20.031 r  dig4[3]_i_5/O
                         net (fo=9, routed)           0.610    20.641    dig4[3]_i_5_n_0
    SLICE_X34Y81         LUT5 (Prop_lut5_I4_O)        0.124    20.765 r  dig4[3]_i_4/O
                         net (fo=9, routed)           0.709    21.474    dig4[3]_i_4_n_0
    SLICE_X35Y80         LUT6 (Prop_lut6_I0_O)        0.124    21.598 r  dig4[2]_i_1/O
                         net (fo=1, routed)           0.000    21.598    dig4[2]_i_1_n_0
    SLICE_X35Y80         FDRE                                         r  dig4_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.423    14.764    CLK100MHZ_IBUF_BUFG
    SLICE_X35Y80         FDRE                                         r  dig4_reg[2]/C
                         clock pessimism              0.258    15.022    
                         clock uncertainty           -0.035    14.987    
    SLICE_X35Y80         FDRE (Setup_fdre_C_D)        0.031    15.018    dig4_reg[2]
  -------------------------------------------------------------------
                         required time                         15.018    
                         arrival time                         -21.598    
  -------------------------------------------------------------------
                         slack                                 -6.581    

Slack (VIOLATED) :        -6.551ns  (required time - arrival time)
  Source:                 XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig5_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.565ns  (logic 6.168ns (37.235%)  route 10.397ns (62.765%))
  Logic Levels:           19  (CARRY4=7 LUT3=2 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 14.765 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.534     5.055    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[5])
                                                      1.214     6.269 r  XLXI_7/U0/DO[5]
                         net (fo=8, routed)           0.973     7.242    data[5]
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.916 r  dig3_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.000     7.916    dig3_reg[0]_i_86_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.250 r  dig3_reg[0]_i_79/O[1]
                         net (fo=2, routed)           0.542     8.792    dig3_reg[0]_i_79_n_6
    SLICE_X29Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.686     9.478 r  dig3_reg[0]_i_55/CO[3]
                         net (fo=1, routed)           0.000     9.478    dig3_reg[0]_i_55_n_0
    SLICE_X29Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.791 r  dig3_reg[0]_i_44/O[3]
                         net (fo=2, routed)           0.933    10.724    dig3_reg[0]_i_44_n_4
    SLICE_X29Y76         LUT3 (Prop_lut3_I0_O)        0.331    11.055 r  dig3[0]_i_34/O
                         net (fo=2, routed)           0.594    11.649    dig3[0]_i_34_n_0
    SLICE_X29Y77         LUT4 (Prop_lut4_I3_O)        0.332    11.981 r  dig3[0]_i_38/O
                         net (fo=1, routed)           0.000    11.981    dig3[0]_i_38_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.513 r  dig3_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.513    dig3_reg[0]_i_17_n_0
    SLICE_X29Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.627 r  dig3_reg[3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.627    dig3_reg[3]_i_48_n_0
    SLICE_X29Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.850 r  dig5_reg[3]_i_14/O[0]
                         net (fo=10, routed)          1.150    14.000    dig5_reg[3]_i_14_n_7
    SLICE_X28Y81         LUT6 (Prop_lut6_I5_O)        0.299    14.299 r  dig5[3]_i_17/O
                         net (fo=10, routed)          0.492    14.791    dig5[3]_i_17_n_0
    SLICE_X28Y81         LUT6 (Prop_lut6_I4_O)        0.124    14.915 r  dig4[3]_i_10/O
                         net (fo=6, routed)           0.825    15.739    dig4[3]_i_10_n_0
    SLICE_X28Y82         LUT6 (Prop_lut6_I0_O)        0.124    15.863 r  dig5[3]_i_13/O
                         net (fo=11, routed)          0.866    16.730    dig5[3]_i_13_n_0
    SLICE_X30Y82         LUT6 (Prop_lut6_I0_O)        0.124    16.854 r  dig3[3]_i_40/O
                         net (fo=13, routed)          0.697    17.551    dig3[3]_i_40_n_0
    SLICE_X31Y81         LUT6 (Prop_lut6_I5_O)        0.124    17.675 r  dig5[3]_i_9/O
                         net (fo=11, routed)          0.670    18.345    dig5[3]_i_9_n_0
    SLICE_X34Y82         LUT4 (Prop_lut4_I3_O)        0.124    18.469 r  dig5[3]_i_2/O
                         net (fo=9, routed)           0.494    18.963    dig5[3]_i_2_n_0
    SLICE_X30Y82         LUT3 (Prop_lut3_I2_O)        0.124    19.087 r  dig4[3]_i_7/O
                         net (fo=1, routed)           0.820    19.907    dig4[3]_i_7_n_0
    SLICE_X33Y81         LUT6 (Prop_lut6_I3_O)        0.124    20.031 r  dig4[3]_i_5/O
                         net (fo=9, routed)           0.610    20.641    dig4[3]_i_5_n_0
    SLICE_X34Y81         LUT5 (Prop_lut5_I4_O)        0.124    20.765 r  dig4[3]_i_4/O
                         net (fo=9, routed)           0.731    21.496    dig4[3]_i_4_n_0
    SLICE_X34Y81         LUT6 (Prop_lut6_I5_O)        0.124    21.620 r  dig5[2]_i_1/O
                         net (fo=1, routed)           0.000    21.620    dig5[2]_i_1_n_0
    SLICE_X34Y81         FDRE                                         r  dig5_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=134, routed)         1.424    14.765    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y81         FDRE                                         r  dig5_reg[2]/C
                         clock pessimism              0.258    15.023    
                         clock uncertainty           -0.035    14.988    
    SLICE_X34Y81         FDRE (Setup_fdre_C_D)        0.081    15.069    dig5_reg[2]
  -------------------------------------------------------------------
                         required time                         15.069    
                         arrival time                         -21.620    
  -------------------------------------------------------------------
                         slack                                 -6.551    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 sw_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.016%)  route 0.124ns (39.984%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.554     1.437    CLK100MHZ_IBUF_BUFG
    SLICE_X43Y68         FDRE                                         r  sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  sw_reg/Q
                         net (fo=11, routed)          0.124     1.702    sw_reg_n_0
    SLICE_X43Y68         LUT6 (Prop_lut6_I5_O)        0.045     1.747 r  sw_i_1/O
                         net (fo=1, routed)           0.000     1.747    sw_i_1_n_0
    SLICE_X43Y68         FDRE                                         r  sw_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.822     1.949    CLK100MHZ_IBUF_BUFG
    SLICE_X43Y68         FDRE                                         r  sw_reg/C
                         clock pessimism             -0.512     1.437    
    SLICE_X43Y68         FDRE (Hold_fdre_C_D)         0.092     1.529    sw_reg
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 sw_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            left_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.186ns (31.678%)  route 0.401ns (68.322%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.554     1.437    CLK100MHZ_IBUF_BUFG
    SLICE_X43Y68         FDRE                                         r  sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDRE (Prop_fdre_C_Q)         0.141     1.578 f  sw_reg/Q
                         net (fo=11, routed)          0.401     1.979    sw_reg_n_0
    SLICE_X31Y66         LUT5 (Prop_lut5_I3_O)        0.045     2.024 r  left_i_1/O
                         net (fo=1, routed)           0.000     2.024    left_i_1_n_0
    SLICE_X31Y66         FDRE                                         r  left_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.822     1.950    CLK100MHZ_IBUF_BUFG
    SLICE_X31Y66         FDRE                                         r  left_reg/C
                         clock pessimism             -0.249     1.701    
    SLICE_X31Y66         FDRE (Hold_fdre_C_D)         0.092     1.793    left_reg
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 sw_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            down_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.186ns (31.625%)  route 0.402ns (68.375%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.554     1.437    CLK100MHZ_IBUF_BUFG
    SLICE_X43Y68         FDRE                                         r  sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  sw_reg/Q
                         net (fo=11, routed)          0.402     1.980    sw_reg_n_0
    SLICE_X31Y66         LUT5 (Prop_lut5_I3_O)        0.045     2.025 r  down_i_1/O
                         net (fo=1, routed)           0.000     2.025    down_i_1_n_0
    SLICE_X31Y66         FDRE                                         r  down_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.822     1.950    CLK100MHZ_IBUF_BUFG
    SLICE_X31Y66         FDRE                                         r  down_reg/C
                         clock pessimism             -0.249     1.701    
    SLICE_X31Y66         FDRE (Hold_fdre_C_D)         0.091     1.792    down_reg
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 t/cd/clk_d_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t/cd/clk_d_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.562     1.445    t/cd/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  t/cd/clk_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  t/cd/clk_d_reg/Q
                         net (fo=2, routed)           0.168     1.754    t/cd/clk_d_reg_0
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.799 r  t/cd/clk_d_i_1/O
                         net (fo=1, routed)           0.000     1.799    t/cd/clk_d_i_1_n_0
    SLICE_X35Y46         FDRE                                         r  t/cd/clk_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.831     1.958    t/cd/CLK100MHZ_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  t/cd/clk_d_reg/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.091     1.536    t/cd/clk_d_reg
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 segment1/XLXI_47/clk_div_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment1/XLXI_47/clk_div_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.645     1.529    segment1/XLXI_47/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y140         FDRE                                         r  segment1/XLXI_47/clk_div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y140         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  segment1/XLXI_47/clk_div_reg/Q
                         net (fo=4, routed)           0.170     1.840    segment1/XLXI_47/CLK
    SLICE_X9Y140         LUT5 (Prop_lut5_I4_O)        0.045     1.885 r  segment1/XLXI_47/clk_div_i_1/O
                         net (fo=1, routed)           0.000     1.885    segment1/XLXI_47/clk_div_i_1_n_0
    SLICE_X9Y140         FDRE                                         r  segment1/XLXI_47/clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.920     2.048    segment1/XLXI_47/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y140         FDRE                                         r  segment1/XLXI_47/clk_div_reg/C
                         clock pessimism             -0.519     1.529    
    SLICE_X9Y140         FDRE (Hold_fdre_C_D)         0.091     1.620    segment1/XLXI_47/clk_div_reg
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 t/col/collided_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t/col/collided_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.560     1.443    t/col/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y85          FDRE                                         r  t/col/collided_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y85          FDRE (Prop_fdre_C_Q)         0.141     1.584 r  t/col/collided_reg/Q
                         net (fo=3, routed)           0.170     1.755    t/col/lost
    SLICE_X9Y85          LUT6 (Prop_lut6_I4_O)        0.045     1.800 r  t/col/collided_i_1/O
                         net (fo=1, routed)           0.000     1.800    t/col/collided_i_1_n_0
    SLICE_X9Y85          FDRE                                         r  t/col/collided_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.828     1.956    t/col/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y85          FDRE                                         r  t/col/collided_reg/C
                         clock pessimism             -0.513     1.443    
    SLICE_X9Y85          FDRE (Hold_fdre_C_D)         0.091     1.534    t/col/collided_reg
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 delay_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.555     1.438    CLK100MHZ_IBUF_BUFG
    SLICE_X42Y67         FDRE                                         r  delay_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.164     1.602 r  delay_reg[11]/Q
                         net (fo=2, routed)           0.125     1.728    delay_reg_n_0_[11]
    SLICE_X42Y67         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.838 r  delay_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.838    data0[11]
    SLICE_X42Y67         FDRE                                         r  delay_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.822     1.950    CLK100MHZ_IBUF_BUFG
    SLICE_X42Y67         FDRE                                         r  delay_reg[11]/C
                         clock pessimism             -0.512     1.438    
    SLICE_X42Y67         FDRE (Hold_fdre_C_D)         0.134     1.572    delay_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 delay_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.553     1.436    CLK100MHZ_IBUF_BUFG
    SLICE_X42Y69         FDRE                                         r  delay_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  delay_reg[19]/Q
                         net (fo=2, routed)           0.125     1.726    delay_reg_n_0_[19]
    SLICE_X42Y69         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.836 r  delay_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.836    data0[19]
    SLICE_X42Y69         FDRE                                         r  delay_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.821     1.948    CLK100MHZ_IBUF_BUFG
    SLICE_X42Y69         FDRE                                         r  delay_reg[19]/C
                         clock pessimism             -0.512     1.436    
    SLICE_X42Y69         FDRE (Hold_fdre_C_D)         0.134     1.570    delay_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 delay_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.552     1.435    CLK100MHZ_IBUF_BUFG
    SLICE_X42Y70         FDRE                                         r  delay_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y70         FDRE (Prop_fdre_C_Q)         0.164     1.599 r  delay_reg[23]/Q
                         net (fo=2, routed)           0.125     1.725    delay_reg_n_0_[23]
    SLICE_X42Y70         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.835 r  delay_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.835    data0[23]
    SLICE_X42Y70         FDRE                                         r  delay_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.820     1.947    CLK100MHZ_IBUF_BUFG
    SLICE_X42Y70         FDRE                                         r  delay_reg[23]/C
                         clock pessimism             -0.512     1.435    
    SLICE_X42Y70         FDRE (Hold_fdre_C_D)         0.134     1.569    delay_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 delay_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.551     1.434    CLK100MHZ_IBUF_BUFG
    SLICE_X42Y72         FDRE                                         r  delay_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDRE (Prop_fdre_C_Q)         0.164     1.598 r  delay_reg[31]/Q
                         net (fo=2, routed)           0.125     1.724    delay_reg_n_0_[31]
    SLICE_X42Y72         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.834 r  delay_reg[32]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.834    data0[31]
    SLICE_X42Y72         FDRE                                         r  delay_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=134, routed)         0.817     1.945    CLK100MHZ_IBUF_BUFG
    SLICE_X42Y72         FDRE                                         r  delay_reg[31]/C
                         clock pessimism             -0.511     1.434    
    SLICE_X42Y72         FDRE (Hold_fdre_C_D)         0.134     1.568    delay_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK  n/a            4.000         10.000      6.000      XADC_X0Y0      XLXI_7/U0/DCLK
Min Period        n/a     BUFG/I     n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X28Y71   Address_in_reg[3]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X30Y66   LED_reg[11]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X30Y66   LED_reg[11]_lopt_replica/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X30Y66   LED_reg[11]_lopt_replica_2/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X28Y66   LED_reg[11]_lopt_replica_3/C
Min Period        n/a     FDSE/C     n/a            1.000         10.000      9.000      SLICE_X29Y68   LED_reg[1]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X30Y66   LED_reg[4]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X30Y66   LED_reg[4]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X40Y79   count_reg[24]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X40Y79   count_reg[25]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X40Y79   count_reg[26]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X40Y79   count_reg[27]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X40Y80   count_reg[28]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X40Y80   count_reg[29]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X40Y80   count_reg[30]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X40Y80   count_reg[31]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X42Y69   delay_reg[17]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X42Y69   delay_reg[18]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y66   LED_reg[11]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y66   LED_reg[11]_lopt_replica/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y66   LED_reg[11]_lopt_replica_2/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y66   LED_reg[11]_lopt_replica_3/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y66   LED_reg[4]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y66   LED_reg[4]_lopt_replica/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y66   LED_reg[4]_lopt_replica_2/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X40Y73   count_reg[0]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X40Y75   count_reg[10]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X40Y75   count_reg[11]/C



