,Parameter,Symbol,Min,Max,Unit*,Test conditions,,,
1,SPI,tSPcyc,62.5,"-
:unselected:",ns,Figure 39.28 C = 30 pF,|RSPCK clock cycle,Master,2.7 V <= VCC <= 5.5 V
2,,,125,-,,,,,2.4 V <= VCC < 2.7 V
3,,,250,"-
:unselected:",,,,,1.8 V <= VCC < 2.4 V
4,,,500,:unselected:,,,,,1.6 V <= VCC < 1.8 V
5,,,187.5,:unselected:,,,,Slave,2.7 V & VCC <= 5.5 V
6,,,375,:unselected:,,,,,2.4 V <= VCC < 2.7 V
7,,,750,:unselected: :unselected:,,,,,1.8 V <= VCC < 2.4 V
8,,,1500,:unselected:,,,,,1.6 V <= VCC < 1.8 V
9,,tSPCKWH,(tSPcyc - tsPCKr- tsPCKf) / 2 - 3,,ns,,RSPCK clock high pulse width,Master,
10,,,3 x tpcyc,"-
:unselected:",,,,Slave,
11,,tSPCKWL,(tSPcyc - tsPCKr - tSPCKf) / 2 - 3,-,ns,,RSPCK clock low pulse width,Master,
12,,,3 x tpcyc,,,,,Slave,
13,,tsPCKr tSPCKf,,10,ns,,RSPCK clock rise and fall time,Output,2.7 V <= VCC <= 5.5 V
14,,,,15,,,,,2.4 V <= VCC < 2.7 V
15,,,-,20,,,,,1.8 V <= VCC <= 2.4 V
16,,,-,30,,,,,1.6 V <= VCC < 1.8 V
17,,,-,0.1,us/V,,,Input,
