// Seed: 3592190927
module module_0 (
    output id_0,
    input id_1,
    input logic id_2,
    input id_3,
    input id_4,
    output id_5,
    input id_6,
    output logic id_7,
    output logic id_8,
    input id_9,
    output id_10
);
  type_15(
      1, id_1, 1, 1
  );
  logic id_11;
  always @(posedge id_11 or posedge id_4 * id_6) begin
    id_11 = 1;
  end
endmodule
