#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Wed Apr  5 11:39:53 2017
# Process ID: 7241
# Current directory: /home/bma/git/fpga_design/redpitaya/vco_only
# Command line: vivado vco_only.xpr
# Log file: /home/bma/git/fpga_design/redpitaya/vco_only/vivado.log
# Journal file: /home/bma/git/fpga_design/redpitaya/vco_only/vivado.jou
#-----------------------------------------------------------
start_gui
open_project vco_only.xpr
open_bd_design {/home/bma/git/fpga_design/redpitaya/vco_only/vco_only.srcs/sources_1/bd/vco_only_wrapper/vco_only_wrapper.bd}
delete_bd_objs [get_bd_intf_nets dds_f0_data_out]
startgroup
create_bd_cell -type ip -vlnv ggm:cogen:expanderReal:1.0 expanderReal_0
endgroup
startgroup
set_property -dict [list CONFIG.DATA_IN_SIZE {14} CONFIG.DATA_OUT_SIZE {1628}] [get_bd_cells expanderReal_0]
endgroup
set_property -dict [list CONFIG.DATA_OUT_SIZE {28}] [get_bd_cells expanderReal_0]
set_property location {7.5 2404 507} [get_bd_cells expanderReal_0]
connect_bd_intf_net [get_bd_intf_pins dds_f0/data_out] [get_bd_intf_pins expanderReal_0/data_in]
connect_bd_intf_net [get_bd_intf_pins expanderReal_0/data_out] [get_bd_intf_pins dds_nco/pinc_in]
regenerate_bd_layout
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
delete_bd_objs [get_bd_intf_nets expanderReal_0_data_out] [get_bd_intf_nets dds_f0_data_out] [get_bd_cells expanderReal_0]
connect_bd_intf_net [get_bd_intf_pins dds_nco/pinc_in] [get_bd_intf_pins dds_f0/data_out]
regenerate_bd_layout
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
delete_bd_objs [get_bd_intf_nets dds_f0_data_out]
connect_bd_net [get_bd_pins dds_f0/data_o] [get_bd_pins dds_nco/pinc_i]
connect_bd_net [get_bd_pins dds_f0/data_en_o] [get_bd_pins dds_nco/pinc_en_i]
connect_bd_net [get_bd_pins dds_f0/data_clk_o] [get_bd_pins dds_nco/pinc_clk_i]
connect_bd_net [get_bd_pins dds_f0/data_rst_o] [get_bd_pins dds_nco/pinc_rst_i]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
delete_bd_objs [get_bd_intf_nets dupplReal_1_to_2_0_data1_out]
connect_bd_net [get_bd_pins dds_f0/data_i] [get_bd_pins xlconstant_0/dout]
connect_bd_net [get_bd_pins dds_f0/data_en_i] [get_bd_pins dupplReal_1_to_2_0/data1_en_o]
connect_bd_net [get_bd_pins dds_f0/data_clk_i] [get_bd_pins dupplReal_1_to_2_0/data1_clk_o]
connect_bd_net [get_bd_pins dds_f0/data_rst_i] [get_bd_pins dupplReal_1_to_2_0/data1_rst_o]
regenerate_bd_layout
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
delete_bd_objs [get_bd_nets dds_f0_data_o]
delete_bd_objs [get_bd_nets dds_f0_data_clk_o]
delete_bd_objs [get_bd_nets dds_f0_data_en_o]
delete_bd_objs [get_bd_nets dds_f0_data_rst_o]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.COUNTER_SIZE {32} CONFIG.LUT_SIZE {10}] [get_bd_cells dds_nco]
endgroup
save_bd_design
regenerate_bd_layout
save_bd_design
reset_run synth_1
reset_run vco_only_wrapper_dds_nco_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
connect_bd_intf_net [get_bd_intf_pins dds_nco/pinc_in] [get_bd_intf_pins dds_f0/data_out]
regenerate_bd_layout
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
delete_bd_objs [get_bd_intf_nets dds_f0_data_out]
connect_bd_net [get_bd_pins dds_f0/data_o] [get_bd_pins dds_nco/pinc_i]
connect_bd_net [get_bd_pins dds_nco/pinc_clk_i] [get_bd_pins dds_f0/data_clk_o]
connect_bd_net [get_bd_pins dds_f0/data_en_o] [get_bd_pins dds_nco/pinc_en_i]
connect_bd_net [get_bd_pins dds_nco/pinc_rst_i] [get_bd_pins dds_f0/data_rst_o]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
