{"Source Block": ["hdl/library/jesd204/jesd204_tx_static_config/jesd204_ilas_cfg_static.v@95:105@HdlStmAssign", "assign ilas_mem[2][23:21] = SUBCLASSV;   // SUBCLASSV\nassign ilas_mem[2][28:24] = S;           // S\nassign ilas_mem[2][31:29] = JESDV;       // JESDV\nassign ilas_mem[3][4:0] = CF;            // CF\nassign ilas_mem[3][6:5] = 2'b00;         // X\nassign ilas_mem[3][7] = HD;              // HD\nassign ilas_mem[3][23:8] = 16'h0000;     // X\nassign ilas_mem[3][31:24] = ilas_mem[0][23:16] + ilas_mem[0][31:24] +\n  ilas_mem[1][4:0] + ilas_mem[1][5] + ilas_mem[1][6] + ilas_mem[1][12:8] +\n  ilas_mem[1][15] + ilas_mem[1][23:16] + ilas_mem[1][28:24] +\n  ilas_mem[2][7:0] + ilas_mem[2][12:8] + ilas_mem[2][15:14] +\n"], "Clone Blocks": [["hdl/library/jesd204/jesd204_tx_static_config/jesd204_ilas_cfg_static.v@93:103", "assign ilas_mem[2][15:14] = CS;          // CS\nassign ilas_mem[2][20:16] = NP;          // N'\nassign ilas_mem[2][23:21] = SUBCLASSV;   // SUBCLASSV\nassign ilas_mem[2][28:24] = S;           // S\nassign ilas_mem[2][31:29] = JESDV;       // JESDV\nassign ilas_mem[3][4:0] = CF;            // CF\nassign ilas_mem[3][6:5] = 2'b00;         // X\nassign ilas_mem[3][7] = HD;              // HD\nassign ilas_mem[3][23:8] = 16'h0000;     // X\nassign ilas_mem[3][31:24] = ilas_mem[0][23:16] + ilas_mem[0][31:24] +\n  ilas_mem[1][4:0] + ilas_mem[1][5] + ilas_mem[1][6] + ilas_mem[1][12:8] +\n"], ["hdl/library/jesd204/jesd204_tx_static_config/jesd204_ilas_cfg_static.v@92:102", "assign ilas_mem[2][13] = 1'b0;           // X\nassign ilas_mem[2][15:14] = CS;          // CS\nassign ilas_mem[2][20:16] = NP;          // N'\nassign ilas_mem[2][23:21] = SUBCLASSV;   // SUBCLASSV\nassign ilas_mem[2][28:24] = S;           // S\nassign ilas_mem[2][31:29] = JESDV;       // JESDV\nassign ilas_mem[3][4:0] = CF;            // CF\nassign ilas_mem[3][6:5] = 2'b00;         // X\nassign ilas_mem[3][7] = HD;              // HD\nassign ilas_mem[3][23:8] = 16'h0000;     // X\nassign ilas_mem[3][31:24] = ilas_mem[0][23:16] + ilas_mem[0][31:24] +\n"], ["hdl/library/jesd204/jesd204_tx_static_config/jesd204_ilas_cfg_static.v@94:104", "assign ilas_mem[2][20:16] = NP;          // N'\nassign ilas_mem[2][23:21] = SUBCLASSV;   // SUBCLASSV\nassign ilas_mem[2][28:24] = S;           // S\nassign ilas_mem[2][31:29] = JESDV;       // JESDV\nassign ilas_mem[3][4:0] = CF;            // CF\nassign ilas_mem[3][6:5] = 2'b00;         // X\nassign ilas_mem[3][7] = HD;              // HD\nassign ilas_mem[3][23:8] = 16'h0000;     // X\nassign ilas_mem[3][31:24] = ilas_mem[0][23:16] + ilas_mem[0][31:24] +\n  ilas_mem[1][4:0] + ilas_mem[1][5] + ilas_mem[1][6] + ilas_mem[1][12:8] +\n  ilas_mem[1][15] + ilas_mem[1][23:16] + ilas_mem[1][28:24] +\n"], ["hdl/library/jesd204/jesd204_tx_static_config/jesd204_ilas_cfg_static.v@97:112", "assign ilas_mem[2][31:29] = JESDV;       // JESDV\nassign ilas_mem[3][4:0] = CF;            // CF\nassign ilas_mem[3][6:5] = 2'b00;         // X\nassign ilas_mem[3][7] = HD;              // HD\nassign ilas_mem[3][23:8] = 16'h0000;     // X\nassign ilas_mem[3][31:24] = ilas_mem[0][23:16] + ilas_mem[0][31:24] +\n  ilas_mem[1][4:0] + ilas_mem[1][5] + ilas_mem[1][6] + ilas_mem[1][12:8] +\n  ilas_mem[1][15] + ilas_mem[1][23:16] + ilas_mem[1][28:24] +\n  ilas_mem[2][7:0] + ilas_mem[2][12:8] + ilas_mem[2][15:14] +\n  ilas_mem[2][20:16] + ilas_mem[2][23:21] + ilas_mem[2][28:24] +\n  ilas_mem[2][31:29] + ilas_mem[3][4:0] + ilas_mem[3][7];\n\ngenerate\ngenvar i;\ngenvar j;\n\n"], ["hdl/library/jesd204/jesd204_tx_static_config/jesd204_ilas_cfg_static.v@96:106", "assign ilas_mem[2][28:24] = S;           // S\nassign ilas_mem[2][31:29] = JESDV;       // JESDV\nassign ilas_mem[3][4:0] = CF;            // CF\nassign ilas_mem[3][6:5] = 2'b00;         // X\nassign ilas_mem[3][7] = HD;              // HD\nassign ilas_mem[3][23:8] = 16'h0000;     // X\nassign ilas_mem[3][31:24] = ilas_mem[0][23:16] + ilas_mem[0][31:24] +\n  ilas_mem[1][4:0] + ilas_mem[1][5] + ilas_mem[1][6] + ilas_mem[1][12:8] +\n  ilas_mem[1][15] + ilas_mem[1][23:16] + ilas_mem[1][28:24] +\n  ilas_mem[2][7:0] + ilas_mem[2][12:8] + ilas_mem[2][15:14] +\n  ilas_mem[2][20:16] + ilas_mem[2][23:21] + ilas_mem[2][28:24] +\n"]], "Diff Content": {"Delete": [[100, "assign ilas_mem[3][7] = HD;              // HD\n"]], "Add": []}}