
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -274.15

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -22.27

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -22.27

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     2    1.58   18.09   36.09   36.09 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _043_ (net)
                 18.09    0.02   36.11 ^ _408_/A1 (AOI22x1_ASAP7_75t_R)
     1    0.64    8.87    7.32   43.43 v _408_/Y (AOI22x1_ASAP7_75t_R)
                                         _054_ (net)
                  8.87    0.01   43.44 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
                                 43.44   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
                          8.39    8.39   library hold time
                                  8.39   data required time
-----------------------------------------------------------------------------
                                  8.39   data required time
                                -43.44   data arrival time
-----------------------------------------------------------------------------
                                 35.05   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[4]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[4]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.45   27.93   41.79   41.79 v dpath.b_reg.out[4]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _291_ (net)
                 27.93    0.04   41.83 v _572_/B (HAxp5_ASAP7_75t_R)
     5    3.86   78.82   69.42  111.25 v _572_/SN (HAxp5_ASAP7_75t_R)
                                         _022_ (net)
                 78.82    0.02  111.27 v _394_/B (OR3x1_ASAP7_75t_R)
     1    0.46    9.78   35.30  146.57 v _394_/Y (OR3x1_ASAP7_75t_R)
                                         _155_ (net)
                  9.78    0.00  146.57 v _395_/B (OA211x2_ASAP7_75t_R)
     3    2.60   14.18   29.36  175.93 v _395_/Y (OA211x2_ASAP7_75t_R)
                                         _156_ (net)
                 14.18    0.09  176.02 v _400_/A1 (OA21x2_ASAP7_75t_R)
     3    2.73   11.45   21.11  197.13 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.46    0.17  197.31 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.58   16.36   20.38  217.69 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.36    0.04  217.73 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.12   11.14   24.22  241.94 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 11.14    0.02  241.96 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    0.88    9.35   28.29  270.25 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  9.35    0.02  270.27 ^ resp_msg[13] (out)
                                270.27   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -270.27   data arrival time
-----------------------------------------------------------------------------
                                -22.27   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[4]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[4]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.45   27.93   41.79   41.79 v dpath.b_reg.out[4]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _291_ (net)
                 27.93    0.04   41.83 v _572_/B (HAxp5_ASAP7_75t_R)
     5    3.86   78.82   69.42  111.25 v _572_/SN (HAxp5_ASAP7_75t_R)
                                         _022_ (net)
                 78.82    0.02  111.27 v _394_/B (OR3x1_ASAP7_75t_R)
     1    0.46    9.78   35.30  146.57 v _394_/Y (OR3x1_ASAP7_75t_R)
                                         _155_ (net)
                  9.78    0.00  146.57 v _395_/B (OA211x2_ASAP7_75t_R)
     3    2.60   14.18   29.36  175.93 v _395_/Y (OA211x2_ASAP7_75t_R)
                                         _156_ (net)
                 14.18    0.09  176.02 v _400_/A1 (OA21x2_ASAP7_75t_R)
     3    2.73   11.45   21.11  197.13 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.46    0.17  197.31 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.58   16.36   20.38  217.69 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.36    0.04  217.73 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.12   11.14   24.22  241.94 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 11.14    0.02  241.96 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    0.88    9.35   28.29  270.25 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  9.35    0.02  270.27 ^ resp_msg[13] (out)
                                270.27   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -270.27   data arrival time
-----------------------------------------------------------------------------
                                -22.27   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
229.85336303710938

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7183

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
18.594955444335938

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
23.040000915527344

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8071

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 34

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[7]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[2]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.b_reg.out[7]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
  42.13   42.13 v dpath.b_reg.out[7]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
  66.32  108.45 v _569_/SN (HAxp5_ASAP7_75t_R)
  37.62  146.07 v _303_/Y (OA211x2_ASAP7_75t_R)
  17.80  163.88 v _305_/Y (OA21x2_ASAP7_75t_R)
  20.48  184.35 v _306_/Y (OR2x2_ASAP7_75t_R)
  20.34  204.69 v _368_/Y (AO21x1_ASAP7_75t_R)
  17.23  221.92 v _370_/Y (AND3x1_ASAP7_75t_R)
  27.37  249.29 ^ _372_/Y (OAI21x1_ASAP7_75t_R)
  26.07  275.36 ^ _444_/Y (BUFx6f_ASAP7_75t_R)
  10.35  285.71 v _450_/Y (NOR2x1_ASAP7_75t_R)
  25.42  311.13 v _451_/Y (OA33x2_ASAP7_75t_R)
   0.01  311.14 v dpath.a_reg.out[2]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
         311.14   data arrival time

 310.00  310.00   clock core_clock (rise edge)
   0.00  310.00   clock network delay (ideal)
   0.00  310.00   clock reconvergence pessimism
         310.00 ^ dpath.a_reg.out[2]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
 -10.81  299.19   library setup time
         299.19   data required time
---------------------------------------------------------
         299.19   data required time
        -311.14   data arrival time
---------------------------------------------------------
         -11.94   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
  36.09   36.09 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
   7.34   43.43 v _408_/Y (AOI22x1_ASAP7_75t_R)
   0.01   43.44 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
          43.44   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
   8.39    8.39   library hold time
           8.39   data required time
---------------------------------------------------------
           8.39   data required time
         -43.44   data arrival time
---------------------------------------------------------
          35.05   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
270.2711

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-22.2711

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-8.240282

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.11e-04   2.34e-05   5.34e-09   2.34e-04  42.0%
Combinational          1.70e-04   1.54e-04   2.17e-08   3.24e-04  58.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.81e-04   1.77e-04   2.70e-08   5.58e-04 100.0%
                          68.2%      31.8%       0.0%
