<summary>ğŸ—ï¸ Day 2 â€” Floorplanning Fundamentals</summary>
<br>
Understanding good vs bad floorplans, library cell architecture, and die/core planning.

## ğŸ“‘ Table of Contents

1. [Floorplan Fundamentals](#1-floorplan-fundamentals)
2. [Floorplan Configuration & Execution](#2-floorplan-configuration--execution)
3. [Analyzing and Visualizing Floorplan Results](#3-analyzing-and-visualizing-floorplan-results)

---

## ğŸ¯ Welcome to Day 2!

Yesterday, we completed synthesis and obtained our gate-level netlist. Today, we're taking the next exciting stepâ€”**Floorplanning**! This is where we decide how to organize our chip's real estate. Think of it as being an architect planning where each room goes in a house before construction begins! ğŸ—ï¸

A good floorplan can make or break your designâ€”it affects timing, power consumption, and even whether your chip will work at all!

---

## 1. Floorplan Fundamentals

### ğŸ—ºï¸ What is Floorplanning?

Floorplanning is the foundation of physical design where we:
- ğŸ“ Define chip dimensions (die area and core area)
- âš¡ Plan power distribution networks (PDN)
- ğŸ“ Place I/O pins strategically
- ğŸ¯ Reserve areas for macros and standard cells

> ğŸ’¡ **Think of it this way:** If your chip is a city, floorplanning is urban planningâ€”deciding where roads, power lines, and buildings go before construction begins!

### ğŸ¯ Floorplan Quality Metrics

```mermaid
graph TD
    A[Floorplan Quality] --> B[Area Metrics]
    A --> C[Power Planning]
    A --> D[I/O Strategy]
    A --> E[Routability]
    
    B --> B1[Utilization: 50-70%]
    B --> B2[Aspect Ratio: ~1.0]
    
    C --> C1[Core Ring]
    C --> C2[Power Stripes]
    
    D --> D1[Strategic Placement]
    D --> D2[Minimize Wire Length]
    
    E --> E1[Routing Channels]
    E --> E2[No Congestion]
```

**Key Formulas:**

```
Utilization Factor = (Area occupied by cells / Total core area) Ã— 100%

Aspect Ratio = Height of Core / Width of Core

Good Floorplan = {Utilization: 50-70%, Aspect Ratio: 0.8-1.2, No congestion}
```

---

### âœ… Good vs Bad Floorplan

| Aspect | âœ… Good Floorplan | âŒ Bad Floorplan |
|--------|------------------|------------------|
| **ğŸ“ Utilization** | 50-70% (routing space available) | >80% (no routing space) |
| **ğŸ“ Aspect Ratio** | 0.8-1.2 (balanced) | >2.0 or <0.5 (timing skew) |
| **ğŸ”Œ I/O Placement** | Strategic, near related logic | Random, crisscross connections |
| **âš¡ Power Grid** | Core ring + adequate stripes (~150Âµm pitch) | Sparse, large pitch (IR drop) |
| **ğŸ¯ Macro Placement** | Based on connectivity | Blocking routing channels |
| **ğŸ›£ï¸ Routing Channels** | Adequate space between rows | Congestion hotspots |
| **ğŸ“¦ Core Margin** | 2-5Âµm from die edge | Cells touching edge |

### âš ï¸ Floorplan Red Flags

```
ğŸš¨ DANGER SIGNS:
   â”œâ”€â”€ Utilization > 85% â†’ Routing nightmare ahead!
   â”œâ”€â”€ Aspect Ratio > 2.0 â†’ Timing closure impossible
   â”œâ”€â”€ Overlapping macros â†’ Physical violation
   â”œâ”€â”€ IR drop > 10% â†’ Reliability failure
   â””â”€â”€ Congestion > 80% â†’ Design will not route
```

---

## 2. Floorplan Configuration & Execution

### ğŸ›ï¸ Essential Floorplan Switches

#### Core Configuration Parameters

| Switch | Purpose | Typical Value | Impact if Wrong |
|--------|---------|---------------|-----------------|
| **ğŸ”² `FP_CORE_UTIL`** | Core area filled with cells | **50-60%** | Too high = No routing space<br>Too low = Wasted area |
| **ğŸŸª `FP_ASPECT_RATIO`** | Core height/width ratio | **1.0 (square)** | Extreme values = Timing skew |
| **âš–ï¸ `FP_SIZING`** | Relative (auto) or absolute sizing | `"relative"` | Wrong mode = Area mismatch |
| **ğŸ“ `DIE_AREA`** | Die boundary coordinates | `"0 0 1000 1000"` | Only with absolute sizing |

#### I/O Configuration

| Switch | Purpose | Typical Value | Impact if Wrong |
|--------|---------|---------------|-----------------|
| **ğŸ”Œ `FP_IO_MODE`** | I/O pin placement pattern | `0` = matching<br>`1` = random | Poor timing, access issues |
| **ğŸ§­ `FP_IO_HMETAL`** | Horizontal I/O metal layer | **4** (Metal4) | DRC, routing issues |
| **ğŸ§­ `FP_IO_VMETAL`** | Vertical I/O metal layer | **3** (Metal3) | Layer mismatch |
| **ğŸ§± `FP_CORE_MARGIN`** | Core to die edge spacing | **2-5 Âµm** | Too small = No power ring |

#### Power Planning

| Switch | Purpose | Typical Value | Impact if Wrong |
|--------|---------|---------------|-----------------|
| **ğŸ”‹ `FP_PDN_CORE_RING`** | Enable power ring around core | `1` = Enable | No ring = IR drop issues |
| **â™»ï¸ `FP_PDN_AUTO_ADJUST`** | Auto-adjust PDN to fit | `1` = Enable | Manual fixes needed |
| **ğŸ“ `FP_PDN_VPITCH`** | Vertical power stripe spacing | **â‰ˆ150 Âµm** | IR drop or blockage |
| **ğŸ“ `FP_PDN_HPITCH`** | Horizontal power stripe spacing | **â‰ˆ150 Âµm** | IR drop or blockage |
| **âš¡ `VDD_NETS`** | Power net name(s) | `"vccd1"` or `"VDD"` | Power not connected |
| **âš¡ `GND_NETS`** | Ground net name(s) | `"vssd1"` or `"GND"` | Ground not connected |

#### Advanced Configuration

| Switch | Purpose | Typical Value | Impact if Wrong |
|--------|---------|---------------|-----------------|
| **âš™ï¸ `FP_TAPCELL_DIST`** | Distance between tap cells | **14 Âµm** | Latch-up risk |
| **ğŸ§  `DESIGN_IS_CORE`** | Core or macro block | `1` = Core | Wrong PDN structure |

---

### ğŸ“Š Configuration Guidelines

**Utilization Strategy:**
```
â”œâ”€â”€ 40-50% â†’ Low density, easy routing (test chips)
â”œâ”€â”€ 50-60% â†’ Balanced (RECOMMENDED START)
â”œâ”€â”€ 60-70% â†’ High density, careful routing
â”œâ”€â”€ 70-80% â†’ Very tight, expert-level
â””â”€â”€ >80%  â†’ DANGER ZONE! Routing failure likely
```

**Aspect Ratio Effects:**
```
â”œâ”€â”€ 0.5 â†’ Very wide (2:1) â†’ Horizontal wire bias
â”œâ”€â”€ 1.0 â†’ Square âœ… â†’ Balanced timing
â”œâ”€â”€ 2.0 â†’ Very tall (1:2) â†’ Vertical wire bias
â””â”€â”€ > 2.5 â†’ Extreme! â†’ Severe timing skew
```

---

### ğŸš€ Running Floorplan in OpenLANE

Execute floorplan:

```tcl
% run_floorplan
```

![Floorplan Execution]()

**What's happening:**
- âœ… OpenLANE executing floorplan stages
- ğŸ“Š I/O placement, tap cell insertion, PDN generation
- âš¡ Die dimensions calculated based on configuration
- ğŸ¯ Standard cell rows created
- â±ï¸ Execution time displayed for each sub-step

**Success Indicators:**
- No errors in log
- Die area calculated successfully
- I/O pins placed without violations
- Tap cells inserted properly

---

## 3. Analyzing and Visualizing Floorplan Results

### ğŸ“Š Floorplan Results Analysis

#### Default Configuration Reference

**Location:** `$OPENLANE_ROOT/configuration/floorplan.tcl`

![Default Floorplan Config]()

**Contains:**
- ğŸ“‹ Default values for all switches
- ğŸ”§ Core utilization, aspect ratio defaults
- âš¡ PDN configuration defaults
- ğŸ”Œ I/O placement defaults
- ğŸ¯ Fallback values if not overridden

---

#### I/O Placer Log Analysis

**Location:** `logs/floorplan/ioPlacer.log`

![IO Placer Log]()

**Information provided:**
- ğŸ”Œ I/O pin placement algorithm details
- ğŸ“ Pin distribution around die
- âš™ï¸ I/O placement mode used
- ğŸ§­ Metal layers assigned to pins
- âœ… Verification of successful placement

**Check for:**
- All I/O pins accounted
- No placement violations
- Correct metal layers
- Adequate pin spacing

---

#### DEF File (Design Exchange Format)

**Location:** `results/floorplan/picorv32a.floorplan.def`

![DEF File]()

**Key Information:**

| Element | Description | Format |
|---------|-------------|--------|
| **DIEAREA** | Die boundary coordinates | `(llx lly) (urx ury)` |
| **UNITS** | Database unit definition | `DISTANCE MICRONS 1000` |
| **COMPONENTS** | Placed instances count | Number of cells |
| **PINS** | I/O pin count | Number with coordinates |
| **ROWS** | Standard cell row definitions | Origin, orientation, spacing |

**Verification checklist:**
- Die area matches expectations
- Core area has proper margin
- All I/O pins present with valid coordinates
- Row definitions correct

---

### ğŸ“ˆ Key Metrics Extraction

```
ğŸ“Š Floorplan Quality Metrics:
   â”œâ”€â”€ ğŸ“ Die Area (ÂµmÂ²) = Width Ã— Height
   â”œâ”€â”€ ğŸ“¦ Core Area (ÂµmÂ²) = Area for cells
   â”œâ”€â”€ ğŸ¯ Utilization (%) = (Cell area / Core area) Ã— 100
   â”œâ”€â”€ ğŸ“ Aspect Ratio = Core Height / Core Width
   â”œâ”€â”€ ğŸ”Œ Number of I/O pins
   â”œâ”€â”€ âš¡ Power grid pitch (Âµm)
   â””â”€â”€ ğŸ§± Core margin (Âµm)
```

**Calculation from DEF:**
```python
DIE_WIDTH = (urx - llx) / 1000    # Convert to microns
DIE_HEIGHT = (ury - lly) / 1000
DIE_AREA = DIE_WIDTH * DIE_HEIGHT
ASPECT_RATIO = CORE_HEIGHT / CORE_WIDTH
UTILIZATION = (TOTAL_CELL_AREA / CORE_AREA) * 100
```

---

### ğŸ¨ Visualizing with MAGIC Layout Viewer

#### Opening the Floorplan

Navigate to results and launch MAGIC:

```bash
cd designs/picorv32a/runs/[run_folder]/results/floorplan/

magic -T /home/iraj/VLSI/openlane_working_dir/pdks/sky130A/libs.tech/magic/sky130A.tech \
      lef read ../../tmp/merged.lef \
      def read picorv32a.floorplan.def &
```

---

#### Full Chip View

![MAGIC Full View]()

**Visual Elements:**

| Color/Element | Represents | Significance |
|---------------|-----------|--------------|
| ğŸŸ¦ **Blue/Purple** | Standard cell placement regions | Where cells will be placed |
| ğŸŸ¥ **Red lines** | Metal layers (routing) | Available routing resources |
| ğŸŸ¨ **Yellow rectangles** | I/O pins at periphery | External connection points |
| âšª **White space** | Routing channels | Critical for successful routing |
| ğŸ¯ **Grid pattern** | Placement sites | Legal cell positions |
| **Black outline** | Die boundary | Physical chip edge |

**Navigation:**
- **Center design:** Press `S` (select all) then `V` (view all)
- **Zoom in:** Left-click & drag to select, press `Z`
- **Zoom out:** Press `Shift + Z`
- **Return to full view:** Press `V`

---

#### Essential MAGIC Commands

**Basic Navigation:**

| Command | Action | Usage |
|---------|--------|-------|
| **`S`** | Select | Click, then `S` |
| **`V`** | View All | Centers entire design |
| **`Z`** | Zoom In | Select area + `Z` |
| **`Shift+Z`** | Zoom Out | Zoom out one level |
| **`U`** | Undo | Undo last action |

**Inspection Commands:**

| Command | Action | Result |
|---------|--------|--------|
| **`what`** | Query object | Cell name, type, layer info in tkcon |
| **`:box`** | Show dimensions | Box coordinates & dimensions |
| **`I`** | Select instance | Selects entire cell |
| **`B`** | Bounding box | Shows cell boundaries |
| **`X`** | Expand hierarchy | Shows internal structure |

**Display Commands:**

| Command | Purpose |
|---------|---------|
| **`?`** | Show help menu |
| **`G`** | Toggle grid display |
| **`;`** | Open command line |

---

#### Detailed Cell Inspection

![MAGIC What View]()

**Achieved by:**
1. Zoom into region of interest
2. Hover cursor over cell
3. Press `S` to select
4. Type `what` in tkcon window
5. Information appears below

**Displays:**
- Cell name (decap, tap, filler)
- Layer information (Metal1, Metal2, etc.)
- Cell boundaries and dimensions
- Pin locations

**Verification:**
- âœ… Cells aligned to grid
- âœ… No overlapping cells
- âœ… Proper cell type
- âœ… Correct layer usage

---

### ğŸ” Critical Areas to Inspect

```
ğŸ” Inspection Checklist:
   â”œâ”€â”€ ğŸ”Œ I/O Pins â†’ Location, metal layer, size
   â”œâ”€â”€ ğŸ¯ Core Boundary â†’ Margin from edge, proper rows
   â”œâ”€â”€ âš¡ Power/Ground Rings â†’ Width, layers, connectivity
   â”œâ”€â”€ ğŸ§± Tap Cells â†’ Spacing (~14Âµm), row placement
   â”œâ”€â”€ ğŸ“ Macros (if any) â†’ Position, orientation, blockages
   â””â”€â”€ ğŸŸ¦ Standard Cell Rows â†’ Height, spacing, continuity
```

---

### âœ… Quality Checks

**Dimensional Verification:**
- Die dimensions match specifications
- Core utilization 50-70%
- Aspect ratio reasonable (~1.0)

**I/O Verification:**
- All pins placed successfully
- Logical pin locations
- No congestion
- Correct metal layers

**Power Planning:**
- Core ring present (if enabled)
- Adequate power stripe pitch
- VDD/GND nets connected
- No PDN DRC violations

**Placement Readiness:**
- Standard cell rows defined correctly
- Adequate routing channels
- No blockage overlaps
- Tap cells fit properly

---

### âš ï¸ Common Issues and Fixes

| Issue | Symptom | Fix |
|-------|---------|-----|
| **High Utilization** | >80% usage | Increase die size or reduce `FP_CORE_UTIL` |
| **No Core Margin** | Cells at die edge | Set `FP_CORE_MARGIN` properly |
| **I/O Pin Overlap** | Pins too close | Adjust I/O mode or placement |
| **Missing Power Ring** | No ring visible | Enable `FP_PDN_CORE_RING` |
| **Wrong Aspect Ratio** | Very tall/wide | Adjust `FP_ASPECT_RATIO` |

---

## ğŸ’¡ Key Takeaways

- ğŸ¯ Good floorplan balances utilization (50-70%), aspect ratio (~1.0), and routability
- ğŸ“ Configuration switches control critical parameters: core utilization, I/O placement, power planning
- ğŸ” Analysis requires checking DEF files, logs, and visual inspection in MAGIC
- âš¡ Power planning must include core rings and adequate stripe spacing
- âœ… Verification before placement prevents costly downstream issues

---

*"A good floorplan is like a good foundationâ€”you don't see it in the final product, but without it, everything crumbles!"* ğŸ—ï¸
