QuestaSim-64 vcom 2025.1_2 Compiler 2025.04 Apr  7 2025
Start time: 12:41:46 on Nov 29,2025
vcom -2008 -work internal/ModelSimContainer/work proj/src/RISCV_types.vhd internal/testpy/tb.vhd proj/src/RISCV_types.vhd proj/src/TopLevel/regN.vhd proj/src/TopLevel/dffg.vhd proj/src/TopLevel/reg_file.vhd proj/src/TopLevel/id_ex_reg.vhd proj/src/TopLevel/mux32to1.vhd proj/src/TopLevel/alu.vhd proj/src/TopLevel/control_unit.vhd proj/src/TopLevel/store_logic.vhd proj/src/TopLevel/imm_gen.vhd proj/src/TopLevel/pc_reg.vhd proj/src/TopLevel/if_id_reg.vhd proj/src/TopLevel/RISCV_Processor.vhd proj/src/TopLevel/alu_control.vhd proj/src/TopLevel/load_extender.vhd proj/src/TopLevel/adder_subtractor.vhd proj/src/TopLevel/ex_mem_reg.vhd proj/src/TopLevel/mem_wb_reg.vhd proj/src/TopLevel/fetch_logic.vhd proj/src/TopLevel/dec5to32.vhd proj/src/TopLevel/mem.vhd proj/src/TopLevel/barrel_shifter.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package RISCV_types
-- Compiling package body RISCV_types
-- Loading package RISCV_types
-- Loading package std_logic_textio
-- Loading package ENV
-- Compiling entity tb
-- Compiling architecture mixed of tb
** Warning: proj/src/RISCV_types.vhd(15): (vcom-1615) Existing package 'RISCV_types' at line 18 will be overwritten.
-- Compiling package RISCV_types
** Warning: proj/src/RISCV_types.vhd(29): (vcom-1615) Existing package body 'RISCV_types(body)' at line 29 will be overwritten.
-- Compiling package body RISCV_types
-- Loading package RISCV_types
-- Compiling entity regN
-- Compiling architecture structural of regN
-- Compiling entity dffg
-- Compiling architecture mixed of dffg
-- Loading package NUMERIC_STD
-- Compiling entity reg_file
-- Compiling architecture structural of reg_file
-- Compiling entity id_ex_reg
-- Compiling architecture rtl of id_ex_reg
-- Compiling entity mux32to1
-- Compiling architecture dataflow of mux32to1
-- Compiling entity alu
-- Compiling architecture structural of alu
-- Compiling entity control_unit
-- Compiling architecture behavior of control_unit
-- Compiling entity store_logic
-- Compiling architecture behavior of store_logic
-- Compiling entity imm_gen
-- Compiling architecture behavior of imm_gen
-- Compiling entity pc_reg
-- Compiling architecture behavior of pc_reg
-- Compiling entity if_id_reg
-- Compiling architecture rtl of if_id_reg
-- Loading package RISCV_types
-- Compiling entity RISCV_Processor
-- Compiling architecture structure of RISCV_Processor
** Error: proj/src/TopLevel/RISCV_Processor.vhd(622): (vcom-1136) Unknown identifier "s_PCPlus4_M".
** Note: proj/src/TopLevel/RISCV_Processor.vhd(667): VHDL Compiler exiting
End time: 12:41:46 on Nov 29,2025, Elapsed time: 0:00:00
Errors: 1, Warnings: 2
