// Seed: 2512621329
module module_0 (
    output tri id_0,
    input tri id_1,
    input supply1 id_2,
    input wor id_3,
    output wor id_4
);
  parameter id_6 = 1'b0;
endmodule
module module_1 (
    output wand id_0,
    input supply0 id_1,
    output supply1 id_2,
    output tri1 id_3,
    input tri id_4
);
  module_0 modCall_1 (
      id_3,
      id_4,
      id_4,
      id_4,
      id_3
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_2 (
    input tri1 id_0,
    output tri0 id_1,
    input tri id_2,
    input supply1 id_3,
    output supply0 id_4,
    input wor id_5,
    input supply1 id_6,
    input uwire id_7,
    input wire id_8,
    input tri id_9,
    output uwire id_10,
    input wor id_11,
    input wire id_12,
    input supply1 id_13,
    output supply0 id_14,
    input supply0 id_15,
    output tri0 id_16,
    output wire id_17,
    output supply0 id_18,
    input supply1 id_19,
    input supply1 id_20,
    output supply1 id_21,
    input wand id_22,
    output supply1 id_23,
    output tri0 id_24,
    input wor id_25,
    input wire id_26,
    input tri1 id_27,
    input tri1 id_28,
    input tri id_29,
    input supply0 id_30,
    output wand id_31,
    input wor id_32,
    input wor id_33
    , id_39,
    output wand id_34,
    output uwire id_35,
    input uwire id_36,
    input wor id_37
);
  module_0 modCall_1 (
      id_35,
      id_0,
      id_19,
      id_30,
      id_14
  );
  assign modCall_1.id_4 = 0;
  logic id_40;
  ;
endmodule
