#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include <cydevice.h>
#include <cydevice_trm.h>

/* Poll_Timer_TimerUDB */
#define Poll_Timer_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define Poll_Timer_TimerUDB_rstSts_stsreg__0__POS 0
#define Poll_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define Poll_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define Poll_Timer_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define Poll_Timer_TimerUDB_rstSts_stsreg__2__POS 2
#define Poll_Timer_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define Poll_Timer_TimerUDB_rstSts_stsreg__3__POS 3
#define Poll_Timer_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define Poll_Timer_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B1_UDB07_MSK
#define Poll_Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define Poll_Timer_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B1_UDB07_ST
#define Poll_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define Poll_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define Poll_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB05_06_CTL
#define Poll_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define Poll_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB05_06_CTL
#define Poll_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB05_06_MSK
#define Poll_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define Poll_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB05_06_MSK
#define Poll_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define Poll_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define Poll_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define Poll_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define Poll_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B1_UDB05_CTL
#define Poll_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB05_ST_CTL
#define Poll_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B1_UDB05_CTL
#define Poll_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B1_UDB05_ST_CTL
#define Poll_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define Poll_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define Poll_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B1_UDB05_MSK
#define Poll_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define Poll_Timer_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG CYREG_B1_UDB04_05_A0
#define Poll_Timer_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG CYREG_B1_UDB04_05_A1
#define Poll_Timer_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG CYREG_B1_UDB04_05_D0
#define Poll_Timer_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG CYREG_B1_UDB04_05_D1
#define Poll_Timer_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define Poll_Timer_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG CYREG_B1_UDB04_05_F0
#define Poll_Timer_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG CYREG_B1_UDB04_05_F1
#define Poll_Timer_TimerUDB_sT24_timerdp_u0__A0_A1_REG CYREG_B1_UDB04_A0_A1
#define Poll_Timer_TimerUDB_sT24_timerdp_u0__A0_REG CYREG_B1_UDB04_A0
#define Poll_Timer_TimerUDB_sT24_timerdp_u0__A1_REG CYREG_B1_UDB04_A1
#define Poll_Timer_TimerUDB_sT24_timerdp_u0__D0_D1_REG CYREG_B1_UDB04_D0_D1
#define Poll_Timer_TimerUDB_sT24_timerdp_u0__D0_REG CYREG_B1_UDB04_D0
#define Poll_Timer_TimerUDB_sT24_timerdp_u0__D1_REG CYREG_B1_UDB04_D1
#define Poll_Timer_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define Poll_Timer_TimerUDB_sT24_timerdp_u0__F0_F1_REG CYREG_B1_UDB04_F0_F1
#define Poll_Timer_TimerUDB_sT24_timerdp_u0__F0_REG CYREG_B1_UDB04_F0
#define Poll_Timer_TimerUDB_sT24_timerdp_u0__F1_REG CYREG_B1_UDB04_F1
#define Poll_Timer_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG CYREG_B1_UDB05_06_A0
#define Poll_Timer_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG CYREG_B1_UDB05_06_A1
#define Poll_Timer_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG CYREG_B1_UDB05_06_D0
#define Poll_Timer_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG CYREG_B1_UDB05_06_D1
#define Poll_Timer_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define Poll_Timer_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG CYREG_B1_UDB05_06_F0
#define Poll_Timer_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG CYREG_B1_UDB05_06_F1
#define Poll_Timer_TimerUDB_sT24_timerdp_u1__A0_A1_REG CYREG_B1_UDB05_A0_A1
#define Poll_Timer_TimerUDB_sT24_timerdp_u1__A0_REG CYREG_B1_UDB05_A0
#define Poll_Timer_TimerUDB_sT24_timerdp_u1__A1_REG CYREG_B1_UDB05_A1
#define Poll_Timer_TimerUDB_sT24_timerdp_u1__D0_D1_REG CYREG_B1_UDB05_D0_D1
#define Poll_Timer_TimerUDB_sT24_timerdp_u1__D0_REG CYREG_B1_UDB05_D0
#define Poll_Timer_TimerUDB_sT24_timerdp_u1__D1_REG CYREG_B1_UDB05_D1
#define Poll_Timer_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define Poll_Timer_TimerUDB_sT24_timerdp_u1__F0_F1_REG CYREG_B1_UDB05_F0_F1
#define Poll_Timer_TimerUDB_sT24_timerdp_u1__F0_REG CYREG_B1_UDB05_F0
#define Poll_Timer_TimerUDB_sT24_timerdp_u1__F1_REG CYREG_B1_UDB05_F1
#define Poll_Timer_TimerUDB_sT24_timerdp_u1__MSK_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define Poll_Timer_TimerUDB_sT24_timerdp_u1__PER_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define Poll_Timer_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define Poll_Timer_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define Poll_Timer_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define Poll_Timer_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define Poll_Timer_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define Poll_Timer_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define Poll_Timer_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define Poll_Timer_TimerUDB_sT24_timerdp_u2__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define Poll_Timer_TimerUDB_sT24_timerdp_u2__A0_REG CYREG_B1_UDB06_A0
#define Poll_Timer_TimerUDB_sT24_timerdp_u2__A1_REG CYREG_B1_UDB06_A1
#define Poll_Timer_TimerUDB_sT24_timerdp_u2__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define Poll_Timer_TimerUDB_sT24_timerdp_u2__D0_REG CYREG_B1_UDB06_D0
#define Poll_Timer_TimerUDB_sT24_timerdp_u2__D1_REG CYREG_B1_UDB06_D1
#define Poll_Timer_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define Poll_Timer_TimerUDB_sT24_timerdp_u2__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define Poll_Timer_TimerUDB_sT24_timerdp_u2__F0_REG CYREG_B1_UDB06_F0
#define Poll_Timer_TimerUDB_sT24_timerdp_u2__F1_REG CYREG_B1_UDB06_F1

/* USBUART_1_bus_reset */
#define USBUART_1_bus_reset__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_bus_reset__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_bus_reset__INTC_MASK 0x800000u
#define USBUART_1_bus_reset__INTC_NUMBER 23u
#define USBUART_1_bus_reset__INTC_PRIOR_NUM 7u
#define USBUART_1_bus_reset__INTC_PRIOR_REG CYREG_NVIC_PRI_23
#define USBUART_1_bus_reset__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_bus_reset__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Fire_Timer_TimerHW */
#define Fire_Timer_TimerHW__CAP0 CYREG_TMR0_CAP0
#define Fire_Timer_TimerHW__CAP1 CYREG_TMR0_CAP1
#define Fire_Timer_TimerHW__CFG0 CYREG_TMR0_CFG0
#define Fire_Timer_TimerHW__CFG1 CYREG_TMR0_CFG1
#define Fire_Timer_TimerHW__CFG2 CYREG_TMR0_CFG2
#define Fire_Timer_TimerHW__CNT_CMP0 CYREG_TMR0_CNT_CMP0
#define Fire_Timer_TimerHW__CNT_CMP1 CYREG_TMR0_CNT_CMP1
#define Fire_Timer_TimerHW__PER0 CYREG_TMR0_PER0
#define Fire_Timer_TimerHW__PER1 CYREG_TMR0_PER1
#define Fire_Timer_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define Fire_Timer_TimerHW__PM_ACT_MSK 0x01u
#define Fire_Timer_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define Fire_Timer_TimerHW__PM_STBY_MSK 0x01u
#define Fire_Timer_TimerHW__RT0 CYREG_TMR0_RT0
#define Fire_Timer_TimerHW__RT1 CYREG_TMR0_RT1
#define Fire_Timer_TimerHW__SR0 CYREG_TMR0_SR0

/* USBUART_1_arb_int */
#define USBUART_1_arb_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_arb_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_arb_int__INTC_MASK 0x400000u
#define USBUART_1_arb_int__INTC_NUMBER 22u
#define USBUART_1_arb_int__INTC_PRIOR_NUM 7u
#define USBUART_1_arb_int__INTC_PRIOR_REG CYREG_NVIC_PRI_22
#define USBUART_1_arb_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_arb_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_1_ord_int */
#define USBUART_1_ord_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_ord_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_ord_int__INTC_MASK 0x2000000u
#define USBUART_1_ord_int__INTC_NUMBER 25u
#define USBUART_1_ord_int__INTC_PRIOR_NUM 7u
#define USBUART_1_ord_int__INTC_PRIOR_REG CYREG_NVIC_PRI_25
#define USBUART_1_ord_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_ord_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_1_sof_int */
#define USBUART_1_sof_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_sof_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_sof_int__INTC_MASK 0x200000u
#define USBUART_1_sof_int__INTC_NUMBER 21u
#define USBUART_1_sof_int__INTC_PRIOR_NUM 7u
#define USBUART_1_sof_int__INTC_PRIOR_REG CYREG_NVIC_PRI_21
#define USBUART_1_sof_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_sof_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_1_dp_int */
#define USBUART_1_dp_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_dp_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_dp_int__INTC_MASK 0x1000u
#define USBUART_1_dp_int__INTC_NUMBER 12u
#define USBUART_1_dp_int__INTC_PRIOR_NUM 7u
#define USBUART_1_dp_int__INTC_PRIOR_REG CYREG_NVIC_PRI_12
#define USBUART_1_dp_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_dp_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Fire_Interrupt */
#define Fire_Interrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Fire_Interrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Fire_Interrupt__INTC_MASK 0x20000u
#define Fire_Interrupt__INTC_NUMBER 17u
#define Fire_Interrupt__INTC_PRIOR_NUM 6u
#define Fire_Interrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_17
#define Fire_Interrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Fire_Interrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* I2C_1_bI2C_UDB */
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_A0_REG CYREG_B0_UDB04_05_A0
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_A1_REG CYREG_B0_UDB04_05_A1
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_D0_REG CYREG_B0_UDB04_05_D0
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_D1_REG CYREG_B0_UDB04_05_D1
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_F0_REG CYREG_B0_UDB04_05_F0
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_F1_REG CYREG_B0_UDB04_05_F1
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__A0_A1_REG CYREG_B0_UDB04_A0_A1
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__A0_REG CYREG_B0_UDB04_A0
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__A1_REG CYREG_B0_UDB04_A1
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__D0_D1_REG CYREG_B0_UDB04_D0_D1
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__D0_REG CYREG_B0_UDB04_D0
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__D1_REG CYREG_B0_UDB04_D1
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__DP_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__F0_F1_REG CYREG_B0_UDB04_F0_F1
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__F0_REG CYREG_B0_UDB04_F0
#define I2C_1_bI2C_UDB_Master_ClkGen_u0__F1_REG CYREG_B0_UDB04_F1
#define I2C_1_bI2C_UDB_Shifter_u0__16BIT_A0_REG CYREG_B0_UDB02_03_A0
#define I2C_1_bI2C_UDB_Shifter_u0__16BIT_A1_REG CYREG_B0_UDB02_03_A1
#define I2C_1_bI2C_UDB_Shifter_u0__16BIT_D0_REG CYREG_B0_UDB02_03_D0
#define I2C_1_bI2C_UDB_Shifter_u0__16BIT_D1_REG CYREG_B0_UDB02_03_D1
#define I2C_1_bI2C_UDB_Shifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define I2C_1_bI2C_UDB_Shifter_u0__16BIT_F0_REG CYREG_B0_UDB02_03_F0
#define I2C_1_bI2C_UDB_Shifter_u0__16BIT_F1_REG CYREG_B0_UDB02_03_F1
#define I2C_1_bI2C_UDB_Shifter_u0__A0_A1_REG CYREG_B0_UDB02_A0_A1
#define I2C_1_bI2C_UDB_Shifter_u0__A0_REG CYREG_B0_UDB02_A0
#define I2C_1_bI2C_UDB_Shifter_u0__A1_REG CYREG_B0_UDB02_A1
#define I2C_1_bI2C_UDB_Shifter_u0__D0_D1_REG CYREG_B0_UDB02_D0_D1
#define I2C_1_bI2C_UDB_Shifter_u0__D0_REG CYREG_B0_UDB02_D0
#define I2C_1_bI2C_UDB_Shifter_u0__D1_REG CYREG_B0_UDB02_D1
#define I2C_1_bI2C_UDB_Shifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define I2C_1_bI2C_UDB_Shifter_u0__F0_F1_REG CYREG_B0_UDB02_F0_F1
#define I2C_1_bI2C_UDB_Shifter_u0__F0_REG CYREG_B0_UDB02_F0
#define I2C_1_bI2C_UDB_Shifter_u0__F1_REG CYREG_B0_UDB02_F1
#define I2C_1_bI2C_UDB_StsReg__0__MASK 0x01u
#define I2C_1_bI2C_UDB_StsReg__0__POS 0
#define I2C_1_bI2C_UDB_StsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define I2C_1_bI2C_UDB_StsReg__16BIT_STATUS_REG CYREG_B0_UDB03_04_ST
#define I2C_1_bI2C_UDB_StsReg__1__MASK 0x02u
#define I2C_1_bI2C_UDB_StsReg__1__POS 1
#define I2C_1_bI2C_UDB_StsReg__2__MASK 0x04u
#define I2C_1_bI2C_UDB_StsReg__2__POS 2
#define I2C_1_bI2C_UDB_StsReg__3__MASK 0x08u
#define I2C_1_bI2C_UDB_StsReg__3__POS 3
#define I2C_1_bI2C_UDB_StsReg__4__MASK 0x10u
#define I2C_1_bI2C_UDB_StsReg__4__POS 4
#define I2C_1_bI2C_UDB_StsReg__5__MASK 0x20u
#define I2C_1_bI2C_UDB_StsReg__5__POS 5
#define I2C_1_bI2C_UDB_StsReg__MASK 0x3Fu
#define I2C_1_bI2C_UDB_StsReg__MASK_REG CYREG_B0_UDB03_MSK
#define I2C_1_bI2C_UDB_StsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define I2C_1_bI2C_UDB_StsReg__STATUS_REG CYREG_B0_UDB03_ST
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB05_06_CTL
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB05_06_CTL
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG CYREG_B0_UDB05_06_MSK
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB05_06_MSK
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__1__MASK 0x02u
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__1__POS 1
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__2__MASK 0x04u
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__2__POS 2
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__4__MASK 0x10u
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__4__POS 4
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__5__MASK 0x20u
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__5__POS 5
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__6__MASK 0x40u
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__6__POS 6
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__7__MASK 0x80u
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__7__POS 7
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_REG CYREG_B0_UDB05_CTL
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_ST_REG CYREG_B0_UDB05_ST_CTL
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__COUNT_REG CYREG_B0_UDB05_CTL
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__COUNT_ST_REG CYREG_B0_UDB05_ST_CTL
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__MASK 0xF6u
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__PERIOD_REG CYREG_B0_UDB05_MSK
#define I2C_1_bI2C_UDB_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL

/* Mode_Interrupt */
#define Mode_Interrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Mode_Interrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Mode_Interrupt__INTC_MASK 0x01u
#define Mode_Interrupt__INTC_NUMBER 0u
#define Mode_Interrupt__INTC_PRIOR_NUM 5u
#define Mode_Interrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define Mode_Interrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Mode_Interrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Poll_Interrupt */
#define Poll_Interrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Poll_Interrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Poll_Interrupt__INTC_MASK 0x02u
#define Poll_Interrupt__INTC_NUMBER 1u
#define Poll_Interrupt__INTC_PRIOR_NUM 6u
#define Poll_Interrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define Poll_Interrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Poll_Interrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_1_ep_0 */
#define USBUART_1_ep_0__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_ep_0__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_ep_0__INTC_MASK 0x1000000u
#define USBUART_1_ep_0__INTC_NUMBER 24u
#define USBUART_1_ep_0__INTC_PRIOR_NUM 7u
#define USBUART_1_ep_0__INTC_PRIOR_REG CYREG_NVIC_PRI_24
#define USBUART_1_ep_0__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_ep_0__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_1_ep_1 */
#define USBUART_1_ep_1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_ep_1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_ep_1__INTC_MASK 0x08u
#define USBUART_1_ep_1__INTC_NUMBER 3u
#define USBUART_1_ep_1__INTC_PRIOR_NUM 7u
#define USBUART_1_ep_1__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define USBUART_1_ep_1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_ep_1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_1_ep_2 */
#define USBUART_1_ep_2__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_ep_2__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_ep_2__INTC_MASK 0x10u
#define USBUART_1_ep_2__INTC_NUMBER 4u
#define USBUART_1_ep_2__INTC_PRIOR_NUM 7u
#define USBUART_1_ep_2__INTC_PRIOR_REG CYREG_NVIC_PRI_4
#define USBUART_1_ep_2__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_ep_2__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_1_ep_3 */
#define USBUART_1_ep_3__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_1_ep_3__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_1_ep_3__INTC_MASK 0x20u
#define USBUART_1_ep_3__INTC_NUMBER 5u
#define USBUART_1_ep_3__INTC_PRIOR_NUM 7u
#define USBUART_1_ep_3__INTC_PRIOR_REG CYREG_NVIC_PRI_5
#define USBUART_1_ep_3__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_1_ep_3__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* VDAC8_x_viDAC8 */
#define VDAC8_x_viDAC8__CR0 CYREG_DAC3_CR0
#define VDAC8_x_viDAC8__CR1 CYREG_DAC3_CR1
#define VDAC8_x_viDAC8__D CYREG_DAC3_D
#define VDAC8_x_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define VDAC8_x_viDAC8__PM_ACT_MSK 0x08u
#define VDAC8_x_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define VDAC8_x_viDAC8__PM_STBY_MSK 0x08u
#define VDAC8_x_viDAC8__STROBE CYREG_DAC3_STROBE
#define VDAC8_x_viDAC8__SW0 CYREG_DAC3_SW0
#define VDAC8_x_viDAC8__SW2 CYREG_DAC3_SW2
#define VDAC8_x_viDAC8__SW3 CYREG_DAC3_SW3
#define VDAC8_x_viDAC8__SW4 CYREG_DAC3_SW4
#define VDAC8_x_viDAC8__TR CYREG_DAC3_TR
#define VDAC8_x_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC3_M1
#define VDAC8_x_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC3_M2
#define VDAC8_x_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC3_M3
#define VDAC8_x_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC3_M4
#define VDAC8_x_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC3_M5
#define VDAC8_x_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC3_M6
#define VDAC8_x_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC3_M7
#define VDAC8_x_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC3_M8
#define VDAC8_x_viDAC8__TST CYREG_DAC3_TST

/* VDAC8_y_viDAC8 */
#define VDAC8_y_viDAC8__CR0 CYREG_DAC2_CR0
#define VDAC8_y_viDAC8__CR1 CYREG_DAC2_CR1
#define VDAC8_y_viDAC8__D CYREG_DAC2_D
#define VDAC8_y_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define VDAC8_y_viDAC8__PM_ACT_MSK 0x04u
#define VDAC8_y_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define VDAC8_y_viDAC8__PM_STBY_MSK 0x04u
#define VDAC8_y_viDAC8__STROBE CYREG_DAC2_STROBE
#define VDAC8_y_viDAC8__SW0 CYREG_DAC2_SW0
#define VDAC8_y_viDAC8__SW2 CYREG_DAC2_SW2
#define VDAC8_y_viDAC8__SW3 CYREG_DAC2_SW3
#define VDAC8_y_viDAC8__SW4 CYREG_DAC2_SW4
#define VDAC8_y_viDAC8__TR CYREG_DAC2_TR
#define VDAC8_y_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC2_M1
#define VDAC8_y_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC2_M2
#define VDAC8_y_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC2_M3
#define VDAC8_y_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC2_M4
#define VDAC8_y_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC2_M5
#define VDAC8_y_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC2_M6
#define VDAC8_y_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC2_M7
#define VDAC8_y_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC2_M8
#define VDAC8_y_viDAC8__TST CYREG_DAC2_TST

/* I2C_1_I2C_IRQ */
#define I2C_1_I2C_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define I2C_1_I2C_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define I2C_1_I2C_IRQ__INTC_MASK 0x04u
#define I2C_1_I2C_IRQ__INTC_NUMBER 2u
#define I2C_1_I2C_IRQ__INTC_PRIOR_NUM 7u
#define I2C_1_I2C_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define I2C_1_I2C_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define I2C_1_I2C_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* USBUART_1_USB */
#define USBUART_1_USB__ARB_CFG CYREG_USB_ARB_CFG
#define USBUART_1_USB__ARB_EP1_CFG CYREG_USB_ARB_EP1_CFG
#define USBUART_1_USB__ARB_EP1_INT_EN CYREG_USB_ARB_EP1_INT_EN
#define USBUART_1_USB__ARB_EP1_SR CYREG_USB_ARB_EP1_SR
#define USBUART_1_USB__ARB_EP2_CFG CYREG_USB_ARB_EP2_CFG
#define USBUART_1_USB__ARB_EP2_INT_EN CYREG_USB_ARB_EP2_INT_EN
#define USBUART_1_USB__ARB_EP2_SR CYREG_USB_ARB_EP2_SR
#define USBUART_1_USB__ARB_EP3_CFG CYREG_USB_ARB_EP3_CFG
#define USBUART_1_USB__ARB_EP3_INT_EN CYREG_USB_ARB_EP3_INT_EN
#define USBUART_1_USB__ARB_EP3_SR CYREG_USB_ARB_EP3_SR
#define USBUART_1_USB__ARB_EP4_CFG CYREG_USB_ARB_EP4_CFG
#define USBUART_1_USB__ARB_EP4_INT_EN CYREG_USB_ARB_EP4_INT_EN
#define USBUART_1_USB__ARB_EP4_SR CYREG_USB_ARB_EP4_SR
#define USBUART_1_USB__ARB_EP5_CFG CYREG_USB_ARB_EP5_CFG
#define USBUART_1_USB__ARB_EP5_INT_EN CYREG_USB_ARB_EP5_INT_EN
#define USBUART_1_USB__ARB_EP5_SR CYREG_USB_ARB_EP5_SR
#define USBUART_1_USB__ARB_EP6_CFG CYREG_USB_ARB_EP6_CFG
#define USBUART_1_USB__ARB_EP6_INT_EN CYREG_USB_ARB_EP6_INT_EN
#define USBUART_1_USB__ARB_EP6_SR CYREG_USB_ARB_EP6_SR
#define USBUART_1_USB__ARB_EP7_CFG CYREG_USB_ARB_EP7_CFG
#define USBUART_1_USB__ARB_EP7_INT_EN CYREG_USB_ARB_EP7_INT_EN
#define USBUART_1_USB__ARB_EP7_SR CYREG_USB_ARB_EP7_SR
#define USBUART_1_USB__ARB_EP8_CFG CYREG_USB_ARB_EP8_CFG
#define USBUART_1_USB__ARB_EP8_INT_EN CYREG_USB_ARB_EP8_INT_EN
#define USBUART_1_USB__ARB_EP8_SR CYREG_USB_ARB_EP8_SR
#define USBUART_1_USB__ARB_INT_EN CYREG_USB_ARB_INT_EN
#define USBUART_1_USB__ARB_INT_SR CYREG_USB_ARB_INT_SR
#define USBUART_1_USB__ARB_RW1_DR CYREG_USB_ARB_RW1_DR
#define USBUART_1_USB__ARB_RW1_RA CYREG_USB_ARB_RW1_RA
#define USBUART_1_USB__ARB_RW1_RA_MSB CYREG_USB_ARB_RW1_RA_MSB
#define USBUART_1_USB__ARB_RW1_WA CYREG_USB_ARB_RW1_WA
#define USBUART_1_USB__ARB_RW1_WA_MSB CYREG_USB_ARB_RW1_WA_MSB
#define USBUART_1_USB__ARB_RW2_DR CYREG_USB_ARB_RW2_DR
#define USBUART_1_USB__ARB_RW2_RA CYREG_USB_ARB_RW2_RA
#define USBUART_1_USB__ARB_RW2_RA_MSB CYREG_USB_ARB_RW2_RA_MSB
#define USBUART_1_USB__ARB_RW2_WA CYREG_USB_ARB_RW2_WA
#define USBUART_1_USB__ARB_RW2_WA_MSB CYREG_USB_ARB_RW2_WA_MSB
#define USBUART_1_USB__ARB_RW3_DR CYREG_USB_ARB_RW3_DR
#define USBUART_1_USB__ARB_RW3_RA CYREG_USB_ARB_RW3_RA
#define USBUART_1_USB__ARB_RW3_RA_MSB CYREG_USB_ARB_RW3_RA_MSB
#define USBUART_1_USB__ARB_RW3_WA CYREG_USB_ARB_RW3_WA
#define USBUART_1_USB__ARB_RW3_WA_MSB CYREG_USB_ARB_RW3_WA_MSB
#define USBUART_1_USB__ARB_RW4_DR CYREG_USB_ARB_RW4_DR
#define USBUART_1_USB__ARB_RW4_RA CYREG_USB_ARB_RW4_RA
#define USBUART_1_USB__ARB_RW4_RA_MSB CYREG_USB_ARB_RW4_RA_MSB
#define USBUART_1_USB__ARB_RW4_WA CYREG_USB_ARB_RW4_WA
#define USBUART_1_USB__ARB_RW4_WA_MSB CYREG_USB_ARB_RW4_WA_MSB
#define USBUART_1_USB__ARB_RW5_DR CYREG_USB_ARB_RW5_DR
#define USBUART_1_USB__ARB_RW5_RA CYREG_USB_ARB_RW5_RA
#define USBUART_1_USB__ARB_RW5_RA_MSB CYREG_USB_ARB_RW5_RA_MSB
#define USBUART_1_USB__ARB_RW5_WA CYREG_USB_ARB_RW5_WA
#define USBUART_1_USB__ARB_RW5_WA_MSB CYREG_USB_ARB_RW5_WA_MSB
#define USBUART_1_USB__ARB_RW6_DR CYREG_USB_ARB_RW6_DR
#define USBUART_1_USB__ARB_RW6_RA CYREG_USB_ARB_RW6_RA
#define USBUART_1_USB__ARB_RW6_RA_MSB CYREG_USB_ARB_RW6_RA_MSB
#define USBUART_1_USB__ARB_RW6_WA CYREG_USB_ARB_RW6_WA
#define USBUART_1_USB__ARB_RW6_WA_MSB CYREG_USB_ARB_RW6_WA_MSB
#define USBUART_1_USB__ARB_RW7_DR CYREG_USB_ARB_RW7_DR
#define USBUART_1_USB__ARB_RW7_RA CYREG_USB_ARB_RW7_RA
#define USBUART_1_USB__ARB_RW7_RA_MSB CYREG_USB_ARB_RW7_RA_MSB
#define USBUART_1_USB__ARB_RW7_WA CYREG_USB_ARB_RW7_WA
#define USBUART_1_USB__ARB_RW7_WA_MSB CYREG_USB_ARB_RW7_WA_MSB
#define USBUART_1_USB__ARB_RW8_DR CYREG_USB_ARB_RW8_DR
#define USBUART_1_USB__ARB_RW8_RA CYREG_USB_ARB_RW8_RA
#define USBUART_1_USB__ARB_RW8_RA_MSB CYREG_USB_ARB_RW8_RA_MSB
#define USBUART_1_USB__ARB_RW8_WA CYREG_USB_ARB_RW8_WA
#define USBUART_1_USB__ARB_RW8_WA_MSB CYREG_USB_ARB_RW8_WA_MSB
#define USBUART_1_USB__BUF_SIZE CYREG_USB_BUF_SIZE
#define USBUART_1_USB__BUS_RST_CNT CYREG_USB_BUS_RST_CNT
#define USBUART_1_USB__CR0 CYREG_USB_CR0
#define USBUART_1_USB__CR1 CYREG_USB_CR1
#define USBUART_1_USB__CWA CYREG_USB_CWA
#define USBUART_1_USB__CWA_MSB CYREG_USB_CWA_MSB
#define USBUART_1_USB__DMA_THRES CYREG_USB_DMA_THRES
#define USBUART_1_USB__DMA_THRES_MSB CYREG_USB_DMA_THRES_MSB
#define USBUART_1_USB__DYN_RECONFIG CYREG_USB_DYN_RECONFIG
#define USBUART_1_USB__EP0_CNT CYREG_USB_EP0_CNT
#define USBUART_1_USB__EP0_CR CYREG_USB_EP0_CR
#define USBUART_1_USB__EP0_DR0 CYREG_USB_EP0_DR0
#define USBUART_1_USB__EP0_DR1 CYREG_USB_EP0_DR1
#define USBUART_1_USB__EP0_DR2 CYREG_USB_EP0_DR2
#define USBUART_1_USB__EP0_DR3 CYREG_USB_EP0_DR3
#define USBUART_1_USB__EP0_DR4 CYREG_USB_EP0_DR4
#define USBUART_1_USB__EP0_DR5 CYREG_USB_EP0_DR5
#define USBUART_1_USB__EP0_DR6 CYREG_USB_EP0_DR6
#define USBUART_1_USB__EP0_DR7 CYREG_USB_EP0_DR7
#define USBUART_1_USB__EP_ACTIVE CYREG_USB_EP_ACTIVE
#define USBUART_1_USB__EP_TYPE CYREG_USB_EP_TYPE
#define USBUART_1_USB__MEM_DATA CYREG_USB_MEM_DATA_MBASE
#define USBUART_1_USB__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define USBUART_1_USB__PM_ACT_MSK 0x01u
#define USBUART_1_USB__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define USBUART_1_USB__PM_STBY_MSK 0x01u
#define USBUART_1_USB__SIE_EP1_CNT0 CYREG_USB_SIE_EP1_CNT0
#define USBUART_1_USB__SIE_EP1_CNT1 CYREG_USB_SIE_EP1_CNT1
#define USBUART_1_USB__SIE_EP1_CR0 CYREG_USB_SIE_EP1_CR0
#define USBUART_1_USB__SIE_EP2_CNT0 CYREG_USB_SIE_EP2_CNT0
#define USBUART_1_USB__SIE_EP2_CNT1 CYREG_USB_SIE_EP2_CNT1
#define USBUART_1_USB__SIE_EP2_CR0 CYREG_USB_SIE_EP2_CR0
#define USBUART_1_USB__SIE_EP3_CNT0 CYREG_USB_SIE_EP3_CNT0
#define USBUART_1_USB__SIE_EP3_CNT1 CYREG_USB_SIE_EP3_CNT1
#define USBUART_1_USB__SIE_EP3_CR0 CYREG_USB_SIE_EP3_CR0
#define USBUART_1_USB__SIE_EP4_CNT0 CYREG_USB_SIE_EP4_CNT0
#define USBUART_1_USB__SIE_EP4_CNT1 CYREG_USB_SIE_EP4_CNT1
#define USBUART_1_USB__SIE_EP4_CR0 CYREG_USB_SIE_EP4_CR0
#define USBUART_1_USB__SIE_EP5_CNT0 CYREG_USB_SIE_EP5_CNT0
#define USBUART_1_USB__SIE_EP5_CNT1 CYREG_USB_SIE_EP5_CNT1
#define USBUART_1_USB__SIE_EP5_CR0 CYREG_USB_SIE_EP5_CR0
#define USBUART_1_USB__SIE_EP6_CNT0 CYREG_USB_SIE_EP6_CNT0
#define USBUART_1_USB__SIE_EP6_CNT1 CYREG_USB_SIE_EP6_CNT1
#define USBUART_1_USB__SIE_EP6_CR0 CYREG_USB_SIE_EP6_CR0
#define USBUART_1_USB__SIE_EP7_CNT0 CYREG_USB_SIE_EP7_CNT0
#define USBUART_1_USB__SIE_EP7_CNT1 CYREG_USB_SIE_EP7_CNT1
#define USBUART_1_USB__SIE_EP7_CR0 CYREG_USB_SIE_EP7_CR0
#define USBUART_1_USB__SIE_EP8_CNT0 CYREG_USB_SIE_EP8_CNT0
#define USBUART_1_USB__SIE_EP8_CNT1 CYREG_USB_SIE_EP8_CNT1
#define USBUART_1_USB__SIE_EP8_CR0 CYREG_USB_SIE_EP8_CR0
#define USBUART_1_USB__SIE_EP_INT_EN CYREG_USB_SIE_EP_INT_EN
#define USBUART_1_USB__SIE_EP_INT_SR CYREG_USB_SIE_EP_INT_SR
#define USBUART_1_USB__SOF0 CYREG_USB_SOF0
#define USBUART_1_USB__SOF1 CYREG_USB_SOF1
#define USBUART_1_USB__USBIO_CR0 CYREG_USB_USBIO_CR0
#define USBUART_1_USB__USBIO_CR1 CYREG_USB_USBIO_CR1
#define USBUART_1_USB__USB_CLK_EN CYREG_USB_USB_CLK_EN

/* Opamp_x_ABuf */
#define Opamp_x_ABuf__CR CYREG_OPAMP1_CR
#define Opamp_x_ABuf__MX CYREG_OPAMP1_MX
#define Opamp_x_ABuf__NPUMP_OPAMP_TR0 CYREG_NPUMP_OPAMP_TR0
#define Opamp_x_ABuf__PM_ACT_CFG CYREG_PM_ACT_CFG4
#define Opamp_x_ABuf__PM_ACT_MSK 0x02u
#define Opamp_x_ABuf__PM_STBY_CFG CYREG_PM_STBY_CFG4
#define Opamp_x_ABuf__PM_STBY_MSK 0x02u
#define Opamp_x_ABuf__RSVD CYREG_OPAMP1_RSVD
#define Opamp_x_ABuf__SW CYREG_OPAMP1_SW
#define Opamp_x_ABuf__TR0 CYREG_OPAMP1_TR0
#define Opamp_x_ABuf__TR1 CYREG_OPAMP1_TR1

/* Opamp_y_ABuf */
#define Opamp_y_ABuf__CR CYREG_OPAMP3_CR
#define Opamp_y_ABuf__MX CYREG_OPAMP3_MX
#define Opamp_y_ABuf__NPUMP_OPAMP_TR0 CYREG_NPUMP_OPAMP_TR0
#define Opamp_y_ABuf__PM_ACT_CFG CYREG_PM_ACT_CFG4
#define Opamp_y_ABuf__PM_ACT_MSK 0x08u
#define Opamp_y_ABuf__PM_STBY_CFG CYREG_PM_STBY_CFG4
#define Opamp_y_ABuf__PM_STBY_MSK 0x08u
#define Opamp_y_ABuf__RSVD CYREG_OPAMP3_RSVD
#define Opamp_y_ABuf__SW CYREG_OPAMP3_SW
#define Opamp_y_ABuf__TR0 CYREG_OPAMP3_TR0
#define Opamp_y_ABuf__TR1 CYREG_OPAMP3_TR1

/* USBUART_1_Dm */
#define USBUART_1_Dm__0__MASK 0x80u
#define USBUART_1_Dm__0__PC CYREG_IO_PC_PRT15_7_6_PC1
#define USBUART_1_Dm__0__PORT 15u
#define USBUART_1_Dm__0__SHIFT 7
#define USBUART_1_Dm__AG CYREG_PRT15_AG
#define USBUART_1_Dm__AMUX CYREG_PRT15_AMUX
#define USBUART_1_Dm__BIE CYREG_PRT15_BIE
#define USBUART_1_Dm__BIT_MASK CYREG_PRT15_BIT_MASK
#define USBUART_1_Dm__BYP CYREG_PRT15_BYP
#define USBUART_1_Dm__CTL CYREG_PRT15_CTL
#define USBUART_1_Dm__DM0 CYREG_PRT15_DM0
#define USBUART_1_Dm__DM1 CYREG_PRT15_DM1
#define USBUART_1_Dm__DM2 CYREG_PRT15_DM2
#define USBUART_1_Dm__DR CYREG_PRT15_DR
#define USBUART_1_Dm__INP_DIS CYREG_PRT15_INP_DIS
#define USBUART_1_Dm__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USBUART_1_Dm__LCD_EN CYREG_PRT15_LCD_EN
#define USBUART_1_Dm__MASK 0x80u
#define USBUART_1_Dm__PORT 15u
#define USBUART_1_Dm__PRT CYREG_PRT15_PRT
#define USBUART_1_Dm__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USBUART_1_Dm__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USBUART_1_Dm__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USBUART_1_Dm__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USBUART_1_Dm__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USBUART_1_Dm__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USBUART_1_Dm__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USBUART_1_Dm__PS CYREG_PRT15_PS
#define USBUART_1_Dm__SHIFT 7
#define USBUART_1_Dm__SLW CYREG_PRT15_SLW

/* USBUART_1_Dp */
#define USBUART_1_Dp__0__MASK 0x40u
#define USBUART_1_Dp__0__PC CYREG_IO_PC_PRT15_7_6_PC0
#define USBUART_1_Dp__0__PORT 15u
#define USBUART_1_Dp__0__SHIFT 6
#define USBUART_1_Dp__AG CYREG_PRT15_AG
#define USBUART_1_Dp__AMUX CYREG_PRT15_AMUX
#define USBUART_1_Dp__BIE CYREG_PRT15_BIE
#define USBUART_1_Dp__BIT_MASK CYREG_PRT15_BIT_MASK
#define USBUART_1_Dp__BYP CYREG_PRT15_BYP
#define USBUART_1_Dp__CTL CYREG_PRT15_CTL
#define USBUART_1_Dp__DM0 CYREG_PRT15_DM0
#define USBUART_1_Dp__DM1 CYREG_PRT15_DM1
#define USBUART_1_Dp__DM2 CYREG_PRT15_DM2
#define USBUART_1_Dp__DR CYREG_PRT15_DR
#define USBUART_1_Dp__INP_DIS CYREG_PRT15_INP_DIS
#define USBUART_1_Dp__INTSTAT CYREG_PICU15_INTSTAT
#define USBUART_1_Dp__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USBUART_1_Dp__LCD_EN CYREG_PRT15_LCD_EN
#define USBUART_1_Dp__MASK 0x40u
#define USBUART_1_Dp__PORT 15u
#define USBUART_1_Dp__PRT CYREG_PRT15_PRT
#define USBUART_1_Dp__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USBUART_1_Dp__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USBUART_1_Dp__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USBUART_1_Dp__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USBUART_1_Dp__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USBUART_1_Dp__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USBUART_1_Dp__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USBUART_1_Dp__PS CYREG_PRT15_PS
#define USBUART_1_Dp__SHIFT 6
#define USBUART_1_Dp__SLW CYREG_PRT15_SLW
#define USBUART_1_Dp__SNAP CYREG_PICU_15_SNAP_15

/* laser_state */
#define laser_state__0__MASK 0x20u
#define laser_state__0__PC CYREG_PRT3_PC5
#define laser_state__0__PORT 3u
#define laser_state__0__SHIFT 5
#define laser_state__AG CYREG_PRT3_AG
#define laser_state__AMUX CYREG_PRT3_AMUX
#define laser_state__BIE CYREG_PRT3_BIE
#define laser_state__BIT_MASK CYREG_PRT3_BIT_MASK
#define laser_state__BYP CYREG_PRT3_BYP
#define laser_state__CTL CYREG_PRT3_CTL
#define laser_state__DM0 CYREG_PRT3_DM0
#define laser_state__DM1 CYREG_PRT3_DM1
#define laser_state__DM2 CYREG_PRT3_DM2
#define laser_state__DR CYREG_PRT3_DR
#define laser_state__INP_DIS CYREG_PRT3_INP_DIS
#define laser_state__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define laser_state__LCD_EN CYREG_PRT3_LCD_EN
#define laser_state__MASK 0x20u
#define laser_state__PORT 3u
#define laser_state__PRT CYREG_PRT3_PRT
#define laser_state__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define laser_state__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define laser_state__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define laser_state__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define laser_state__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define laser_state__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define laser_state__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define laser_state__PS CYREG_PRT3_PS
#define laser_state__SHIFT 5
#define laser_state__SLW CYREG_PRT3_SLW

/* LCD_LCDPort */
#define LCD_LCDPort__0__MASK 0x01u
#define LCD_LCDPort__0__PC CYREG_PRT2_PC0
#define LCD_LCDPort__0__PORT 2u
#define LCD_LCDPort__0__SHIFT 0
#define LCD_LCDPort__1__MASK 0x02u
#define LCD_LCDPort__1__PC CYREG_PRT2_PC1
#define LCD_LCDPort__1__PORT 2u
#define LCD_LCDPort__1__SHIFT 1
#define LCD_LCDPort__2__MASK 0x04u
#define LCD_LCDPort__2__PC CYREG_PRT2_PC2
#define LCD_LCDPort__2__PORT 2u
#define LCD_LCDPort__2__SHIFT 2
#define LCD_LCDPort__3__MASK 0x08u
#define LCD_LCDPort__3__PC CYREG_PRT2_PC3
#define LCD_LCDPort__3__PORT 2u
#define LCD_LCDPort__3__SHIFT 3
#define LCD_LCDPort__4__MASK 0x10u
#define LCD_LCDPort__4__PC CYREG_PRT2_PC4
#define LCD_LCDPort__4__PORT 2u
#define LCD_LCDPort__4__SHIFT 4
#define LCD_LCDPort__5__MASK 0x20u
#define LCD_LCDPort__5__PC CYREG_PRT2_PC5
#define LCD_LCDPort__5__PORT 2u
#define LCD_LCDPort__5__SHIFT 5
#define LCD_LCDPort__6__MASK 0x40u
#define LCD_LCDPort__6__PC CYREG_PRT2_PC6
#define LCD_LCDPort__6__PORT 2u
#define LCD_LCDPort__6__SHIFT 6
#define LCD_LCDPort__AG CYREG_PRT2_AG
#define LCD_LCDPort__AMUX CYREG_PRT2_AMUX
#define LCD_LCDPort__BIE CYREG_PRT2_BIE
#define LCD_LCDPort__BIT_MASK CYREG_PRT2_BIT_MASK
#define LCD_LCDPort__BYP CYREG_PRT2_BYP
#define LCD_LCDPort__CTL CYREG_PRT2_CTL
#define LCD_LCDPort__DM0 CYREG_PRT2_DM0
#define LCD_LCDPort__DM1 CYREG_PRT2_DM1
#define LCD_LCDPort__DM2 CYREG_PRT2_DM2
#define LCD_LCDPort__DR CYREG_PRT2_DR
#define LCD_LCDPort__INP_DIS CYREG_PRT2_INP_DIS
#define LCD_LCDPort__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LCD_LCDPort__LCD_EN CYREG_PRT2_LCD_EN
#define LCD_LCDPort__MASK 0x7Fu
#define LCD_LCDPort__PORT 2u
#define LCD_LCDPort__PRT CYREG_PRT2_PRT
#define LCD_LCDPort__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LCD_LCDPort__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LCD_LCDPort__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LCD_LCDPort__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LCD_LCDPort__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LCD_LCDPort__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LCD_LCDPort__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LCD_LCDPort__PS CYREG_PRT2_PS
#define LCD_LCDPort__SHIFT 0
#define LCD_LCDPort__SLW CYREG_PRT2_SLW

/* Push_Switch */
#define Push_Switch__0__MASK 0x80u
#define Push_Switch__0__PC CYREG_PRT0_PC7
#define Push_Switch__0__PORT 0u
#define Push_Switch__0__SHIFT 7
#define Push_Switch__AG CYREG_PRT0_AG
#define Push_Switch__AMUX CYREG_PRT0_AMUX
#define Push_Switch__BIE CYREG_PRT0_BIE
#define Push_Switch__BIT_MASK CYREG_PRT0_BIT_MASK
#define Push_Switch__BYP CYREG_PRT0_BYP
#define Push_Switch__CTL CYREG_PRT0_CTL
#define Push_Switch__DM0 CYREG_PRT0_DM0
#define Push_Switch__DM1 CYREG_PRT0_DM1
#define Push_Switch__DM2 CYREG_PRT0_DM2
#define Push_Switch__DR CYREG_PRT0_DR
#define Push_Switch__INP_DIS CYREG_PRT0_INP_DIS
#define Push_Switch__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Push_Switch__LCD_EN CYREG_PRT0_LCD_EN
#define Push_Switch__MASK 0x80u
#define Push_Switch__PORT 0u
#define Push_Switch__PRT CYREG_PRT0_PRT
#define Push_Switch__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Push_Switch__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Push_Switch__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Push_Switch__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Push_Switch__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Push_Switch__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Push_Switch__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Push_Switch__PS CYREG_PRT0_PS
#define Push_Switch__SHIFT 7
#define Push_Switch__SLW CYREG_PRT0_SLW

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x00u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x01u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x01u

/* RST_1 */
#define RST_1__0__MASK 0x08u
#define RST_1__0__PC CYREG_PRT4_PC3
#define RST_1__0__PORT 4u
#define RST_1__0__SHIFT 3
#define RST_1__AG CYREG_PRT4_AG
#define RST_1__AMUX CYREG_PRT4_AMUX
#define RST_1__BIE CYREG_PRT4_BIE
#define RST_1__BIT_MASK CYREG_PRT4_BIT_MASK
#define RST_1__BYP CYREG_PRT4_BYP
#define RST_1__CTL CYREG_PRT4_CTL
#define RST_1__DM0 CYREG_PRT4_DM0
#define RST_1__DM1 CYREG_PRT4_DM1
#define RST_1__DM2 CYREG_PRT4_DM2
#define RST_1__DR CYREG_PRT4_DR
#define RST_1__INP_DIS CYREG_PRT4_INP_DIS
#define RST_1__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define RST_1__LCD_EN CYREG_PRT4_LCD_EN
#define RST_1__MASK 0x08u
#define RST_1__PORT 4u
#define RST_1__PRT CYREG_PRT4_PRT
#define RST_1__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define RST_1__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define RST_1__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define RST_1__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define RST_1__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define RST_1__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define RST_1__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define RST_1__PS CYREG_PRT4_PS
#define RST_1__SHIFT 3
#define RST_1__SLW CYREG_PRT4_SLW

/* SCL_1 */
#define SCL_1__0__MASK 0x01u
#define SCL_1__0__PC CYREG_PRT4_PC0
#define SCL_1__0__PORT 4u
#define SCL_1__0__SHIFT 0
#define SCL_1__AG CYREG_PRT4_AG
#define SCL_1__AMUX CYREG_PRT4_AMUX
#define SCL_1__BIE CYREG_PRT4_BIE
#define SCL_1__BIT_MASK CYREG_PRT4_BIT_MASK
#define SCL_1__BYP CYREG_PRT4_BYP
#define SCL_1__CTL CYREG_PRT4_CTL
#define SCL_1__DM0 CYREG_PRT4_DM0
#define SCL_1__DM1 CYREG_PRT4_DM1
#define SCL_1__DM2 CYREG_PRT4_DM2
#define SCL_1__DR CYREG_PRT4_DR
#define SCL_1__INP_DIS CYREG_PRT4_INP_DIS
#define SCL_1__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define SCL_1__LCD_EN CYREG_PRT4_LCD_EN
#define SCL_1__MASK 0x01u
#define SCL_1__PORT 4u
#define SCL_1__PRT CYREG_PRT4_PRT
#define SCL_1__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define SCL_1__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define SCL_1__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define SCL_1__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define SCL_1__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define SCL_1__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define SCL_1__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define SCL_1__PS CYREG_PRT4_PS
#define SCL_1__SHIFT 0
#define SCL_1__SLW CYREG_PRT4_SLW

/* SDA_1 */
#define SDA_1__0__MASK 0x02u
#define SDA_1__0__PC CYREG_PRT4_PC1
#define SDA_1__0__PORT 4u
#define SDA_1__0__SHIFT 1
#define SDA_1__AG CYREG_PRT4_AG
#define SDA_1__AMUX CYREG_PRT4_AMUX
#define SDA_1__BIE CYREG_PRT4_BIE
#define SDA_1__BIT_MASK CYREG_PRT4_BIT_MASK
#define SDA_1__BYP CYREG_PRT4_BYP
#define SDA_1__CTL CYREG_PRT4_CTL
#define SDA_1__DM0 CYREG_PRT4_DM0
#define SDA_1__DM1 CYREG_PRT4_DM1
#define SDA_1__DM2 CYREG_PRT4_DM2
#define SDA_1__DR CYREG_PRT4_DR
#define SDA_1__INP_DIS CYREG_PRT4_INP_DIS
#define SDA_1__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define SDA_1__LCD_EN CYREG_PRT4_LCD_EN
#define SDA_1__MASK 0x02u
#define SDA_1__PORT 4u
#define SDA_1__PRT CYREG_PRT4_PRT
#define SDA_1__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define SDA_1__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define SDA_1__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define SDA_1__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define SDA_1__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define SDA_1__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define SDA_1__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define SDA_1__PS CYREG_PRT4_PS
#define SDA_1__SHIFT 1
#define SDA_1__SLW CYREG_PRT4_SLW

/* x_out */
#define x_out__0__MASK 0x40u
#define x_out__0__PC CYREG_PRT3_PC6
#define x_out__0__PORT 3u
#define x_out__0__SHIFT 6
#define x_out__AG CYREG_PRT3_AG
#define x_out__AMUX CYREG_PRT3_AMUX
#define x_out__BIE CYREG_PRT3_BIE
#define x_out__BIT_MASK CYREG_PRT3_BIT_MASK
#define x_out__BYP CYREG_PRT3_BYP
#define x_out__CTL CYREG_PRT3_CTL
#define x_out__DM0 CYREG_PRT3_DM0
#define x_out__DM1 CYREG_PRT3_DM1
#define x_out__DM2 CYREG_PRT3_DM2
#define x_out__DR CYREG_PRT3_DR
#define x_out__INP_DIS CYREG_PRT3_INP_DIS
#define x_out__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define x_out__LCD_EN CYREG_PRT3_LCD_EN
#define x_out__MASK 0x40u
#define x_out__PORT 3u
#define x_out__PRT CYREG_PRT3_PRT
#define x_out__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define x_out__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define x_out__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define x_out__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define x_out__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define x_out__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define x_out__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define x_out__PS CYREG_PRT3_PS
#define x_out__SHIFT 6
#define x_out__SLW CYREG_PRT3_SLW

/* y_out */
#define y_out__0__MASK 0x80u
#define y_out__0__PC CYREG_PRT3_PC7
#define y_out__0__PORT 3u
#define y_out__0__SHIFT 7
#define y_out__AG CYREG_PRT3_AG
#define y_out__AMUX CYREG_PRT3_AMUX
#define y_out__BIE CYREG_PRT3_BIE
#define y_out__BIT_MASK CYREG_PRT3_BIT_MASK
#define y_out__BYP CYREG_PRT3_BYP
#define y_out__CTL CYREG_PRT3_CTL
#define y_out__DM0 CYREG_PRT3_DM0
#define y_out__DM1 CYREG_PRT3_DM1
#define y_out__DM2 CYREG_PRT3_DM2
#define y_out__DR CYREG_PRT3_DR
#define y_out__INP_DIS CYREG_PRT3_INP_DIS
#define y_out__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define y_out__LCD_EN CYREG_PRT3_LCD_EN
#define y_out__MASK 0x80u
#define y_out__PORT 3u
#define y_out__PRT CYREG_PRT3_PRT
#define y_out__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define y_out__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define y_out__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define y_out__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define y_out__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define y_out__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define y_out__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define y_out__PS CYREG_PRT3_PS
#define y_out__SHIFT 7
#define y_out__SLW CYREG_PRT3_SLW

/* Miscellaneous */
/* -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release */
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_MEMBER_5B 4u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_DIE_PSOC5LP 4u
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_DIE_PSOC5LP
#define BCLK__BUS_CLK__HZ 64000000U
#define BCLK__BUS_CLK__KHZ 64000U
#define BCLK__BUS_CLK__MHZ 64U
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 3u
#define CYDEV_CHIP_DIE_PSOC4A 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E123069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 2u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REV_PSOC5LP_PRODUCTION
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 0
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x1000
#define CYDEV_INSTRUCT_CACHE_ENABLED 0
#define CYDEV_INTR_RISING 0x00000007u
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x4000
#define CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP 
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYDEV_VDDIO0 3.3
#define CYDEV_VDDIO0_MV 3300
#define CYDEV_VDDIO1 3.3
#define CYDEV_VDDIO1_MV 3300
#define CYDEV_VDDIO2 3.3
#define CYDEV_VDDIO2_MV 3300
#define CYDEV_VDDIO3 3.3
#define CYDEV_VDDIO3_MV 3300
#define CYDEV_VIO0 3.3
#define CYDEV_VIO0_MV 3300
#define CYDEV_VIO1 3.3
#define CYDEV_VIO1_MV 3300
#define CYDEV_VIO2 3.3
#define CYDEV_VIO2_MV 3300
#define CYDEV_VIO3 3.3
#define CYDEV_VIO3_MV 3300
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
