// Seed: 407413117
`timescale 1 ps / 1ps
module module_0 (
    input  id_0,
    input  id_1,
    input  id_2,
    output id_3,
    input  id_4,
    input  id_5
);
  assign id_3 = id_5;
  logic id_6, id_7, id_8, id_9;
  type_11(
      1, 1'b0, 1 * id_0, 1
  );
endmodule
