Return-Path: <stable+bounces-192987-lists+stable=lfdr.de@vger.kernel.org>
X-Original-To: lists+stable@lfdr.de
Delivered-To: lists+stable@lfdr.de
Received: from sv.mirrors.kernel.org (sv.mirrors.kernel.org [IPv6:2604:1380:45e3:2400::1])
	by mail.lfdr.de (Postfix) with ESMTPS id 24533C49283
	for <lists+stable@lfdr.de>; Mon, 10 Nov 2025 20:58:54 +0100 (CET)
Received: from smtp.subspace.kernel.org (relay.kernel.org [52.25.139.140])
	(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by sv.mirrors.kernel.org (Postfix) with ESMTPS id 426603A19D8
	for <lists+stable@lfdr.de>; Mon, 10 Nov 2025 19:57:25 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id 8B14B2F8BC3;
	Mon, 10 Nov 2025 19:57:22 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="SuLG2H57"
X-Original-To: stable@vger.kernel.org
Received: from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org [10.30.226.201])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 392F91C68F;
	Mon, 10 Nov 2025 19:57:21 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=10.30.226.201
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1762804642; cv=none; b=bGySkEgH2udHR5B+mKjJaPmbJe1VRie5EDCNmS6/IvZGYFt+AMm3/5Z5NOJFr1whrCVmcZ3i4kOoV6NanEyGtr4yxdII878vmvP0NhaYHP870rMP3K9KmFLuNsSJSob2oN5ibhSvnr4tLMgDK0bQGaUZ3D9H7bnP3HieTgDLEsA=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1762804642; c=relaxed/simple;
	bh=ci27Lf/mZgl2UyFkD/JnBxp9GvdKKv2bAIWakPLm8os=;
	h=From:To:Cc:Subject:Date:Message-ID:MIME-Version:Content-Type; b=lssIjDKswn2ERFysucb8OvMeDN1k22ZMWCfrfDWmCt4i5eBZwE5hS1rxZ8MdVLaY1WWOrtPpeqdNtlA2PjQf1crlQfFZHvcHSVU1zwWEloH47MFo7csGo1Qf2M8jPBzbFivXehGxLhxwLwY9PZbVulf9sBEW/vWaagg9iRSKMpg=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=SuLG2H57; arc=none smtp.client-ip=10.30.226.201
Received: by smtp.kernel.org (Postfix) with ESMTPSA id 11B8EC19421;
	Mon, 10 Nov 2025 19:57:19 +0000 (UTC)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org;
	s=k20201202; t=1762804641;
	bh=ci27Lf/mZgl2UyFkD/JnBxp9GvdKKv2bAIWakPLm8os=;
	h=From:To:Cc:Subject:Date:From;
	b=SuLG2H57bNXpMe15m0Af0lwtVYdlAYLom4aaj10UHH3kIENss3rbcPMvYBUpk8ZE+
	 XojrPOwxatBnH3DCWWWYlHN7cY30HwABBIY+XWfjrynPrd6i3trYBVdg5Te6SK/97s
	 R1sNc8NOC4lSGuxUWvFHJuk+Xu8lHIl0LvBkEq1DJGGpTFf8pJjf7hJNLVlGIegQpm
	 NmXjmtWVI077Ez8YbhspJPRUsxRBKqd2/f76p/60vLlvSCuP50Fu/rILj/ywdR+e3B
	 cTpNBg9Uk149Lg8/UOITk6OhA5Hc9fF1rVGstzPpRa22QNtl7k48Eg7wKXhdA4LhMu
	 Nto6Awa3r9fwg==
From: Sasha Levin <sashal@kernel.org>
To: patches@lists.linux.dev,
	stable@vger.kernel.org
Cc: Samuel Zhang <guoqing.zhang@amd.com>,
	Lijo Lazar <lijo.lazar@amd.com>,
	Alex Deucher <alexander.deucher@amd.com>,
	Sasha Levin <sashal@kernel.org>,
	Hawking.Zhang@amd.com,
	Likun.Gao@amd.com,
	tao.zhou1@amd.com,
	Amber.Lin@amd.com,
	alexandre.f.demers@gmail.com,
	christian.koenig@amd.com,
	sunil.khatri@amd.com,
	xiang.liu@amd.com,
	shiwu.zhang@amd.com
Subject: [PATCH AUTOSEL 6.17-6.12] drm/amdgpu: fix gpu page fault after hibernation on PF passthrough
Date: Mon, 10 Nov 2025 14:57:01 -0500
Message-ID: <20251110195718.859919-1-sashal@kernel.org>
X-Mailer: git-send-email 2.51.0
Precedence: bulk
X-Mailing-List: stable@vger.kernel.org
List-Id: <stable.vger.kernel.org>
List-Subscribe: <mailto:stable+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:stable+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
X-stable: review
X-Patchwork-Hint: Ignore
X-stable-base: Linux 6.17.7
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 8bit

From: Samuel Zhang <guoqing.zhang@amd.com>

[ Upstream commit eb6e7f520d6efa4d4ebf1671455abe4a681f7a05 ]

On PF passthrough environment, after hibernate and then resume, coralgemm
will cause gpu page fault.

Mode1 reset happens during hibernate, but partition mode is not restored
on resume, register mmCP_HYP_XCP_CTL and mmCP_PSP_XCP_CTL is not right
after resume. When CP access the MQD BO, wrong stride size is used,
this will cause out of bound access on the MQD BO, resulting page fault.

The fix is to ensure gfx_v9_4_3_switch_compute_partition() is called
when resume from a hibernation.
KFD resume is called separately during a reset recovery or resume from
suspend sequence. Hence it's not required to be called as part of
partition switch.

Signed-off-by: Samuel Zhang <guoqing.zhang@amd.com>
Reviewed-by: Lijo Lazar <lijo.lazar@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
(cherry picked from commit 5d1b32cfe4a676fe552416cb5ae847b215463a1a)
Signed-off-by: Sasha Levin <sashal@kernel.org>
---

LLM Generated explanations, may be completely bogus:

Based on my comprehensive analysis using semantic code analysis tools
and repository examination, here's my assessment:

## **BACKPORT DECISION: YES**

### Analysis Process and Findings:

#### 1. **Semantic Analysis Tools Used:**

- **mcp__semcode__find_function**: Located
  `aqua_vanjaram_switch_partition_mode`, `gfx_v9_4_3_cp_resume`, and
  `amdgpu_xcp_restore_partition_mode`
- **mcp__semcode__find_callers**: Traced call graph showing
  `gfx_v9_4_3_cp_resume` is called during resume via
  `gfx_v9_4_3_hw_init`
- **mcp__semcode__find_callchain**: Confirmed the resume path and
  analyzed impact scope
- **mcp__semcode__find_type**: Examined `struct amdgpu_device` to verify
  `in_suspend` flag management
- **WebSearch**: Found mailing list discussions showing multiple patch
  iterations (v2, v3, v4)
- **Repository analysis**: Traced historical context and related commits

#### 2. **Impact Analysis:**

**Severity: HIGH** - This fixes GPU page faults that crash user
workloads
- **Hardware affected**: Aqua Vanjaram/MI300 series datacenter GPUs
  (gfx_v9_4_3, IP versions 9.4.4 and 9.5.0)
- **Configuration**: PF passthrough environments (SR-IOV virtualization)
- **Trigger**: User-space reachable via hibernation cycle + workload
  execution
- **Root cause**: Out-of-bounds memory access on MQD (Memory Queue
  Descriptor) buffer object due to wrong CP register values
  (CP_HYP_XCP_CTL)

#### 3. **Code Changes Analysis:**

**Two minimal, targeted changes:**

**Change 1** (drivers/gpu/drm/amd/amdgpu/aqua_vanjaram.c:410-411):
```c
-if (adev->kfd.init_complete && !amdgpu_in_reset(adev))
+if (adev->kfd.init_complete && !amdgpu_in_reset(adev) &&
!adev->in_suspend)
    flags |= AMDGPU_XCP_OPS_KFD;
```
- Prevents KFD operations during suspend/hibernation
- KFD resume is handled separately in the resume sequence

**Change 2** (drivers/gpu/drm/amd/amdgpu/gfx_v9_4_3.c:2295-2298):
```c
+if (adev->in_suspend)
+    amdgpu_xcp_restore_partition_mode(adev->xcp_mgr);
+else if (amdgpu_xcp_query_partition_mode(...) ==
AMDGPU_UNKNOWN_COMPUTE_PARTITION_MODE)
```
- Adds hibernation resume handling to restore partition mode
- Uses existing `amdgpu_xcp_restore_partition_mode()` function (added in
  c45e38f21754b, Sept 2023)
- Ensures CP registers get correct values on resume

#### 4. **Scope and Dependencies:**

- **Contained fix**: Only 3 lines changed across 2 files
- **Existing infrastructure**: Depends on
  `amdgpu_xcp_restore_partition_mode()` which has been in the kernel
  since Sept 2023
- **Low coupling**: Changes are isolated to resume path, don't affect
  normal operation
- **Call graph impact**: Minimal - only affects hibernation resume
  codepath

#### 5. **Stable Tree Compliance:**

✅ **Bug fix**: Yes - fixes GPU page faults
✅ **Small and contained**: 3-line change
✅ **No new features**: Uses existing restore function
✅ **No architectural changes**: Follows pattern from c45e38f21754b
❌ **Stable tags**: No "Fixes:" or "Cc: stable@" tags present

However, the absence of stable tags appears to be an oversight given the
severity.

#### 6. **Risk Assessment:**

**Low regression risk:**
- Only affects specific hardware (Aqua Vanjaram GPUs)
- Only impacts PF passthrough configuration
- Only touches hibernation resume path
- Multiple patch iterations suggest thorough testing
- Builds on proven pattern from 2023 reset handling

#### 7. **Historical Context:**

- Part of ongoing partition mode fixes (multiple related commits in
  2024-2025)
- Web search revealed extensive mailing list discussion
- Multiple patch versions (v2, v3, v4) indicate careful upstream review
- Targeted for drm-next-6.19

### Conclusion:

This commit **SHOULD be backported** because it:
1. Fixes a serious user-visible bug (GPU crashes from page faults)
2. Has minimal code changes with low regression risk
3. Affects critical datacenter hardware (MI300 series)
4. Is well-tested with multiple upstream review cycles
5. Follows established architectural patterns
6. Is confined to a specific use case, limiting blast radius

The fix is essential for users running AMD MI300 GPUs in virtualized
environments with hibernation support.

 drivers/gpu/drm/amd/amdgpu/aqua_vanjaram.c | 3 ++-
 drivers/gpu/drm/amd/amdgpu/gfx_v9_4_3.c    | 4 +++-
 2 files changed, 5 insertions(+), 2 deletions(-)

diff --git a/drivers/gpu/drm/amd/amdgpu/aqua_vanjaram.c b/drivers/gpu/drm/amd/amdgpu/aqua_vanjaram.c
index 811124ff88a88..f9e2edf5260bc 100644
--- a/drivers/gpu/drm/amd/amdgpu/aqua_vanjaram.c
+++ b/drivers/gpu/drm/amd/amdgpu/aqua_vanjaram.c
@@ -407,7 +407,8 @@ static int aqua_vanjaram_switch_partition_mode(struct amdgpu_xcp_mgr *xcp_mgr,
 		return -EINVAL;
 	}
 
-	if (adev->kfd.init_complete && !amdgpu_in_reset(adev))
+	if (adev->kfd.init_complete && !amdgpu_in_reset(adev) &&
+		!adev->in_suspend)
 		flags |= AMDGPU_XCP_OPS_KFD;
 
 	if (flags & AMDGPU_XCP_OPS_KFD) {
diff --git a/drivers/gpu/drm/amd/amdgpu/gfx_v9_4_3.c b/drivers/gpu/drm/amd/amdgpu/gfx_v9_4_3.c
index 51babf5c78c86..02c69ffd05837 100644
--- a/drivers/gpu/drm/amd/amdgpu/gfx_v9_4_3.c
+++ b/drivers/gpu/drm/amd/amdgpu/gfx_v9_4_3.c
@@ -2292,7 +2292,9 @@ static int gfx_v9_4_3_cp_resume(struct amdgpu_device *adev)
 		r = amdgpu_xcp_init(adev->xcp_mgr, num_xcp, mode);
 
 	} else {
-		if (amdgpu_xcp_query_partition_mode(adev->xcp_mgr,
+		if (adev->in_suspend)
+			amdgpu_xcp_restore_partition_mode(adev->xcp_mgr);
+		else if (amdgpu_xcp_query_partition_mode(adev->xcp_mgr,
 						    AMDGPU_XCP_FL_NONE) ==
 		    AMDGPU_UNKNOWN_COMPUTE_PARTITION_MODE)
 			r = amdgpu_xcp_switch_partition_mode(
-- 
2.51.0


