<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>WINC1500 Weather Client Demo for SAME70 Xplained: pmc.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">WINC1500 Weather Client Demo for SAME70 Xplained
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_7dbb3f8d9b3c7f1bbfe241818c433d10.html">utils</a></li><li class="navelem"><a class="el" href="dir_903ea45345aa10adf0347c1f0518c9d5.html">cmsis</a></li><li class="navelem"><a class="el" href="dir_ce31852ed2135ff3a989ef6e2cbff7f5.html">same70</a></li><li class="navelem"><a class="el" href="dir_aa47084d0f13b69a05b7aeca4035fbf6.html">include</a></li><li class="navelem"><a class="el" href="dir_4f3393c793fa0c7bbb111015866fc9aa.html">component</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">utils/cmsis/same70/include/component/pmc.h File Reference</div></div>
</div><!--header-->
<div class="contents">

<p>Copyright (c) 2015-2018 Microchip Technology Inc.  
<a href="#details">More...</a></p>
<div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="utils_2cmsis_2same70_2include_2component_2pmc_8h__dep__incl.gif" border="0" usemap="#apmc_8hdep" alt=""/></div>
</div>
</div>
<p><a href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pmc.html">Pmc</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="struct_pmc.html" title="Pmc hardware registers.">Pmc</a> hardware registers.  <a href="struct_pmc.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a9d97f5615199f9d8c084da0841e5292b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a9d97f5615199f9d8c084da0841e5292b">CKGR_MCFR_CCSS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td></tr>
<tr class="memdesc:a9d97f5615199f9d8c084da0841e5292b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(CKGR_MCFR) Counter Clock Source Selection  <br /></td></tr>
<tr class="separator:a9d97f5615199f9d8c084da0841e5292b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46513b9ed18c75421164bd8037494084"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a46513b9ed18c75421164bd8037494084">CKGR_MCFR_MAINF</a>(value)&#160;&#160;&#160;((<a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a57b367ae43ea4e0e406c54672607eaf8">CKGR_MCFR_MAINF_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ad686e71166d30ed77a919900cd438b4b">CKGR_MCFR_MAINF_Pos</a>)))</td></tr>
<tr class="separator:a46513b9ed18c75421164bd8037494084"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57b367ae43ea4e0e406c54672607eaf8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a57b367ae43ea4e0e406c54672607eaf8">CKGR_MCFR_MAINF_Msk</a>&#160;&#160;&#160;(0xffffu &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ad686e71166d30ed77a919900cd438b4b">CKGR_MCFR_MAINF_Pos</a>)</td></tr>
<tr class="memdesc:a57b367ae43ea4e0e406c54672607eaf8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(CKGR_MCFR) Main Clock Frequency  <br /></td></tr>
<tr class="separator:a57b367ae43ea4e0e406c54672607eaf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad686e71166d30ed77a919900cd438b4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ad686e71166d30ed77a919900cd438b4b">CKGR_MCFR_MAINF_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ad686e71166d30ed77a919900cd438b4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e1266d112bc784de35e25c613f827eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a7e1266d112bc784de35e25c613f827eb">CKGR_MCFR_MAINFRDY</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:a7e1266d112bc784de35e25c613f827eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(CKGR_MCFR) Main Clock Frequency Measure Ready  <br /></td></tr>
<tr class="separator:a7e1266d112bc784de35e25c613f827eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b91c852701958cc82ad83c6ab1930f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a8b91c852701958cc82ad83c6ab1930f9">CKGR_MCFR_RCMEAS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td></tr>
<tr class="memdesc:a8b91c852701958cc82ad83c6ab1930f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(CKGR_MCFR) RC Oscillator Frequency Measure (write-only)  <br /></td></tr>
<tr class="separator:a8b91c852701958cc82ad83c6ab1930f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb0661f3af5679f457c07a3a3ace4af4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#adb0661f3af5679f457c07a3a3ace4af4">CKGR_MOR_CFDEN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 25)</td></tr>
<tr class="memdesc:adb0661f3af5679f457c07a3a3ace4af4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(CKGR_MOR) Clock Failure Detector Enable  <br /></td></tr>
<tr class="separator:adb0661f3af5679f457c07a3a3ace4af4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1b69b2332a2f424eecbd61f6d038fbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ae1b69b2332a2f424eecbd61f6d038fbd">CKGR_MOR_KEY</a>(value)&#160;&#160;&#160;((<a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a026bbc782ee33799a044b54036d1cecc">CKGR_MOR_KEY_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#abe1c311954dbe32313393c58b1818e1f">CKGR_MOR_KEY_Pos</a>)))</td></tr>
<tr class="separator:ae1b69b2332a2f424eecbd61f6d038fbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a026bbc782ee33799a044b54036d1cecc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a026bbc782ee33799a044b54036d1cecc">CKGR_MOR_KEY_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#abe1c311954dbe32313393c58b1818e1f">CKGR_MOR_KEY_Pos</a>)</td></tr>
<tr class="memdesc:a026bbc782ee33799a044b54036d1cecc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(CKGR_MOR) Write Access Password  <br /></td></tr>
<tr class="separator:a026bbc782ee33799a044b54036d1cecc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fcb32d94597c9f2af833c20fe64833d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a3fcb32d94597c9f2af833c20fe64833d">CKGR_MOR_KEY_PASSWD</a>&#160;&#160;&#160;(0x37u &lt;&lt; 16)</td></tr>
<tr class="memdesc:a3fcb32d94597c9f2af833c20fe64833d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(CKGR_MOR) Writing any other value in this field aborts the write operation.Always reads as 0.  <br /></td></tr>
<tr class="separator:a3fcb32d94597c9f2af833c20fe64833d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe1c311954dbe32313393c58b1818e1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#abe1c311954dbe32313393c58b1818e1f">CKGR_MOR_KEY_Pos</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:abe1c311954dbe32313393c58b1818e1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af83c14c0c2fc1939f462489c9e7ff28c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#af83c14c0c2fc1939f462489c9e7ff28c">CKGR_MOR_MOSCRCEN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:af83c14c0c2fc1939f462489c9e7ff28c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(CKGR_MOR) Main On-Chip RC Oscillator Enable  <br /></td></tr>
<tr class="separator:af83c14c0c2fc1939f462489c9e7ff28c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad17af413878fe8e9865eda83214e6a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#aad17af413878fe8e9865eda83214e6a3">CKGR_MOR_MOSCRCF</a>(value)&#160;&#160;&#160;((<a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a47c8566caa7fc1d692a8000a5e4c08ad">CKGR_MOR_MOSCRCF_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a6ddfe10886fe88f837175d289c52e01a">CKGR_MOR_MOSCRCF_Pos</a>)))</td></tr>
<tr class="separator:aad17af413878fe8e9865eda83214e6a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaeb3752f6e7cfeb60df9fd3821614451"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#aaeb3752f6e7cfeb60df9fd3821614451">CKGR_MOR_MOSCRCF_12_MHz</a>&#160;&#160;&#160;(0x2u &lt;&lt; 4)</td></tr>
<tr class="memdesc:aaeb3752f6e7cfeb60df9fd3821614451"><td class="mdescLeft">&#160;</td><td class="mdescRight">(CKGR_MOR) Fast RC oscillator frequency is at 12 MHz  <br /></td></tr>
<tr class="separator:aaeb3752f6e7cfeb60df9fd3821614451"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a537fab2d22074bcb009fcf2201aa6ab1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a537fab2d22074bcb009fcf2201aa6ab1">CKGR_MOR_MOSCRCF_4_MHz</a>&#160;&#160;&#160;(0x0u &lt;&lt; 4)</td></tr>
<tr class="memdesc:a537fab2d22074bcb009fcf2201aa6ab1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(CKGR_MOR) Fast RC oscillator frequency is at 4 MHz (default)  <br /></td></tr>
<tr class="separator:a537fab2d22074bcb009fcf2201aa6ab1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f689250243e92d6e635f265e6ff1951"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a1f689250243e92d6e635f265e6ff1951">CKGR_MOR_MOSCRCF_8_MHz</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:a1f689250243e92d6e635f265e6ff1951"><td class="mdescLeft">&#160;</td><td class="mdescRight">(CKGR_MOR) Fast RC oscillator frequency is at 8 MHz  <br /></td></tr>
<tr class="separator:a1f689250243e92d6e635f265e6ff1951"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47c8566caa7fc1d692a8000a5e4c08ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a47c8566caa7fc1d692a8000a5e4c08ad">CKGR_MOR_MOSCRCF_Msk</a>&#160;&#160;&#160;(0x7u &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a6ddfe10886fe88f837175d289c52e01a">CKGR_MOR_MOSCRCF_Pos</a>)</td></tr>
<tr class="memdesc:a47c8566caa7fc1d692a8000a5e4c08ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">(CKGR_MOR) Main On-Chip RC Oscillator Frequency Selection  <br /></td></tr>
<tr class="separator:a47c8566caa7fc1d692a8000a5e4c08ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ddfe10886fe88f837175d289c52e01a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a6ddfe10886fe88f837175d289c52e01a">CKGR_MOR_MOSCRCF_Pos</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:a6ddfe10886fe88f837175d289c52e01a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1d09a0e1aea4606def1a71287833035"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#aa1d09a0e1aea4606def1a71287833035">CKGR_MOR_MOSCSEL</a>&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td></tr>
<tr class="memdesc:aa1d09a0e1aea4606def1a71287833035"><td class="mdescLeft">&#160;</td><td class="mdescRight">(CKGR_MOR) Main Oscillator Selection  <br /></td></tr>
<tr class="separator:aa1d09a0e1aea4606def1a71287833035"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae14b847f323d0724a35baa93f5ed7933"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ae14b847f323d0724a35baa93f5ed7933">CKGR_MOR_MOSCXTBY</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ae14b847f323d0724a35baa93f5ed7933"><td class="mdescLeft">&#160;</td><td class="mdescRight">(CKGR_MOR) Main Crystal Oscillator Bypass  <br /></td></tr>
<tr class="separator:ae14b847f323d0724a35baa93f5ed7933"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab26d4c9e71b22e36955d8cf672d2b5ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ab26d4c9e71b22e36955d8cf672d2b5ce">CKGR_MOR_MOSCXTEN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ab26d4c9e71b22e36955d8cf672d2b5ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">(CKGR_MOR) Main Crystal Oscillator Enable  <br /></td></tr>
<tr class="separator:ab26d4c9e71b22e36955d8cf672d2b5ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ff4c5a00cbdfc5bad9f7f2a482e2ef2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a6ff4c5a00cbdfc5bad9f7f2a482e2ef2">CKGR_MOR_MOSCXTST</a>(value)&#160;&#160;&#160;((<a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a5ff66bbd6a365c48d29c17698727d42b">CKGR_MOR_MOSCXTST_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#af210d79c682c0e27d838dfb5118a5308">CKGR_MOR_MOSCXTST_Pos</a>)))</td></tr>
<tr class="separator:a6ff4c5a00cbdfc5bad9f7f2a482e2ef2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ff66bbd6a365c48d29c17698727d42b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a5ff66bbd6a365c48d29c17698727d42b">CKGR_MOR_MOSCXTST_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#af210d79c682c0e27d838dfb5118a5308">CKGR_MOR_MOSCXTST_Pos</a>)</td></tr>
<tr class="memdesc:a5ff66bbd6a365c48d29c17698727d42b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(CKGR_MOR) Main Crystal Oscillator Start-up Time  <br /></td></tr>
<tr class="separator:a5ff66bbd6a365c48d29c17698727d42b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af210d79c682c0e27d838dfb5118a5308"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#af210d79c682c0e27d838dfb5118a5308">CKGR_MOR_MOSCXTST_Pos</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:af210d79c682c0e27d838dfb5118a5308"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d4e91e3f7fa4bb51841ac6d9776a639"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a0d4e91e3f7fa4bb51841ac6d9776a639">CKGR_MOR_WAITMODE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:a0d4e91e3f7fa4bb51841ac6d9776a639"><td class="mdescLeft">&#160;</td><td class="mdescRight">(CKGR_MOR) Wait Mode Command (Write-only)  <br /></td></tr>
<tr class="separator:a0d4e91e3f7fa4bb51841ac6d9776a639"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f908a11bf0b0c5974ae028099037327"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a8f908a11bf0b0c5974ae028099037327">CKGR_MOR_XT32KFME</a>&#160;&#160;&#160;(0x1u &lt;&lt; 26)</td></tr>
<tr class="memdesc:a8f908a11bf0b0c5974ae028099037327"><td class="mdescLeft">&#160;</td><td class="mdescRight">(CKGR_MOR) Slow Crystal Oscillator Frequency Monitoring Enable  <br /></td></tr>
<tr class="separator:a8f908a11bf0b0c5974ae028099037327"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37e2da797562a8a8e9e59e3ec7a04528"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a37e2da797562a8a8e9e59e3ec7a04528">CKGR_PLLAR_DIVA</a>(value)&#160;&#160;&#160;((<a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ab28dc8be7b52a0a8eb5031a21f1991d0">CKGR_PLLAR_DIVA_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a6bea4fc8db6a33b79eddde5a59232816">CKGR_PLLAR_DIVA_Pos</a>)))</td></tr>
<tr class="separator:a37e2da797562a8a8e9e59e3ec7a04528"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad605ace85fa67153f1682aeb90b1b5e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ad605ace85fa67153f1682aeb90b1b5e5">CKGR_PLLAR_DIVA_0</a>&#160;&#160;&#160;(0x0u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ad605ace85fa67153f1682aeb90b1b5e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(CKGR_PLLAR) Divider output is 0 and PLLA is disabled.  <br /></td></tr>
<tr class="separator:ad605ace85fa67153f1682aeb90b1b5e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20d7b7780216bc45bee25bec4438b4eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a20d7b7780216bc45bee25bec4438b4eb">CKGR_PLLAR_DIVA_BYPASS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a20d7b7780216bc45bee25bec4438b4eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(CKGR_PLLAR) Divider is bypassed (divide by 1) and PLLA is enabled.  <br /></td></tr>
<tr class="separator:a20d7b7780216bc45bee25bec4438b4eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab28dc8be7b52a0a8eb5031a21f1991d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ab28dc8be7b52a0a8eb5031a21f1991d0">CKGR_PLLAR_DIVA_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a6bea4fc8db6a33b79eddde5a59232816">CKGR_PLLAR_DIVA_Pos</a>)</td></tr>
<tr class="memdesc:ab28dc8be7b52a0a8eb5031a21f1991d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(CKGR_PLLAR) PLLA Front End Divider  <br /></td></tr>
<tr class="separator:ab28dc8be7b52a0a8eb5031a21f1991d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6bea4fc8db6a33b79eddde5a59232816"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a6bea4fc8db6a33b79eddde5a59232816">CKGR_PLLAR_DIVA_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a6bea4fc8db6a33b79eddde5a59232816"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0784e6083209f155caeea714db658656"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a0784e6083209f155caeea714db658656">CKGR_PLLAR_MULA</a>(value)&#160;&#160;&#160;((<a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ac720bcb52bfadc5d76f43d76acce85c7">CKGR_PLLAR_MULA_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a5435361dc5246da74e4019012ed9a474">CKGR_PLLAR_MULA_Pos</a>)))</td></tr>
<tr class="separator:a0784e6083209f155caeea714db658656"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac720bcb52bfadc5d76f43d76acce85c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ac720bcb52bfadc5d76f43d76acce85c7">CKGR_PLLAR_MULA_Msk</a>&#160;&#160;&#160;(0x7ffu &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a5435361dc5246da74e4019012ed9a474">CKGR_PLLAR_MULA_Pos</a>)</td></tr>
<tr class="memdesc:ac720bcb52bfadc5d76f43d76acce85c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(CKGR_PLLAR) PLLA Multiplier  <br /></td></tr>
<tr class="separator:ac720bcb52bfadc5d76f43d76acce85c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5435361dc5246da74e4019012ed9a474"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a5435361dc5246da74e4019012ed9a474">CKGR_PLLAR_MULA_Pos</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:a5435361dc5246da74e4019012ed9a474"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed80bc1a380b51a350df524311967a3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#aed80bc1a380b51a350df524311967a3e">CKGR_PLLAR_ONE</a>&#160;&#160;&#160;(0x1u &lt;&lt; 29)</td></tr>
<tr class="memdesc:aed80bc1a380b51a350df524311967a3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(CKGR_PLLAR) Must Be Set to 1  <br /></td></tr>
<tr class="separator:aed80bc1a380b51a350df524311967a3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d075b69defd1b528e1530c80b57172b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a3d075b69defd1b528e1530c80b57172b">CKGR_PLLAR_PLLACOUNT</a>(value)&#160;&#160;&#160;((<a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a1f07433c2360f33bb966516a27e485f1">CKGR_PLLAR_PLLACOUNT_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a79c2a1a20693793a073171ca87cbca62">CKGR_PLLAR_PLLACOUNT_Pos</a>)))</td></tr>
<tr class="separator:a3d075b69defd1b528e1530c80b57172b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f07433c2360f33bb966516a27e485f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a1f07433c2360f33bb966516a27e485f1">CKGR_PLLAR_PLLACOUNT_Msk</a>&#160;&#160;&#160;(0x3fu &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a79c2a1a20693793a073171ca87cbca62">CKGR_PLLAR_PLLACOUNT_Pos</a>)</td></tr>
<tr class="memdesc:a1f07433c2360f33bb966516a27e485f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(CKGR_PLLAR) PLLA Counter  <br /></td></tr>
<tr class="separator:a1f07433c2360f33bb966516a27e485f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79c2a1a20693793a073171ca87cbca62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a79c2a1a20693793a073171ca87cbca62">CKGR_PLLAR_PLLACOUNT_Pos</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:a79c2a1a20693793a073171ca87cbca62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e7ef32a11772717dde8d372f1843ad4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a8e7ef32a11772717dde8d372f1843ad4">CKGR_UCKR_UPLLCOUNT</a>(value)&#160;&#160;&#160;((<a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a61f75d9c80b8106bfab1d3a066decf1f">CKGR_UCKR_UPLLCOUNT_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a1180ec278f43f0996eed363aa2a045f3">CKGR_UCKR_UPLLCOUNT_Pos</a>)))</td></tr>
<tr class="separator:a8e7ef32a11772717dde8d372f1843ad4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61f75d9c80b8106bfab1d3a066decf1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a61f75d9c80b8106bfab1d3a066decf1f">CKGR_UCKR_UPLLCOUNT_Msk</a>&#160;&#160;&#160;(0xfu &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a1180ec278f43f0996eed363aa2a045f3">CKGR_UCKR_UPLLCOUNT_Pos</a>)</td></tr>
<tr class="memdesc:a61f75d9c80b8106bfab1d3a066decf1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(CKGR_UCKR) UTMI PLL Start-up Time  <br /></td></tr>
<tr class="separator:a61f75d9c80b8106bfab1d3a066decf1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1180ec278f43f0996eed363aa2a045f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a1180ec278f43f0996eed363aa2a045f3">CKGR_UCKR_UPLLCOUNT_Pos</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:a1180ec278f43f0996eed363aa2a045f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7013a00c3320706c12c78df0f4ff60b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ac7013a00c3320706c12c78df0f4ff60b">CKGR_UCKR_UPLLEN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:ac7013a00c3320706c12c78df0f4ff60b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(CKGR_UCKR) UTMI PLL Enable  <br /></td></tr>
<tr class="separator:ac7013a00c3320706c12c78df0f4ff60b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3dcc8250fa1fae81f0dbf2f20e4a18a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a3dcc8250fa1fae81f0dbf2f20e4a18a0">PMC_APLLACR_BIAS</a>(value)&#160;&#160;&#160;((<a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#abe0f4107c6df9bd7368c5d9737522532">PMC_APLLACR_BIAS_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#aa589657e79758ce99d3820a3219c8453">PMC_APLLACR_BIAS_Pos</a>)))</td></tr>
<tr class="separator:a3dcc8250fa1fae81f0dbf2f20e4a18a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe0f4107c6df9bd7368c5d9737522532"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#abe0f4107c6df9bd7368c5d9737522532">PMC_APLLACR_BIAS_Msk</a>&#160;&#160;&#160;(0x3u &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#aa589657e79758ce99d3820a3219c8453">PMC_APLLACR_BIAS_Pos</a>)</td></tr>
<tr class="memdesc:abe0f4107c6df9bd7368c5d9737522532"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_APLLACR) Bias Voltage Selection  <br /></td></tr>
<tr class="separator:abe0f4107c6df9bd7368c5d9737522532"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa589657e79758ce99d3820a3219c8453"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#aa589657e79758ce99d3820a3219c8453">PMC_APLLACR_BIAS_Pos</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:aa589657e79758ce99d3820a3219c8453"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83754735c929bf68193f0e1255b70055"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a83754735c929bf68193f0e1255b70055">PMC_APLLACR_DCOFLTSEL</a>(value)&#160;&#160;&#160;((<a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#af759835b14cc8b6f2f9d4442132d2374">PMC_APLLACR_DCOFLTSEL_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a07ad1099823bc0d7d09733bd9264ecc5">PMC_APLLACR_DCOFLTSEL_Pos</a>)))</td></tr>
<tr class="separator:a83754735c929bf68193f0e1255b70055"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af759835b14cc8b6f2f9d4442132d2374"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#af759835b14cc8b6f2f9d4442132d2374">PMC_APLLACR_DCOFLTSEL_Msk</a>&#160;&#160;&#160;(0xfu &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a07ad1099823bc0d7d09733bd9264ecc5">PMC_APLLACR_DCOFLTSEL_Pos</a>)</td></tr>
<tr class="memdesc:af759835b14cc8b6f2f9d4442132d2374"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_APLLACR) DCO Filter Selection  <br /></td></tr>
<tr class="separator:af759835b14cc8b6f2f9d4442132d2374"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07ad1099823bc0d7d09733bd9264ecc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a07ad1099823bc0d7d09733bd9264ecc5">PMC_APLLACR_DCOFLTSEL_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a07ad1099823bc0d7d09733bd9264ecc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfdbbbbc85daff30f2b11b1d42e51197"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#acfdbbbbc85daff30f2b11b1d42e51197">PMC_APLLACR_FLTSEL</a>(value)&#160;&#160;&#160;((<a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#abbda98399f0ad01e0708c09ed1bee4ef">PMC_APLLACR_FLTSEL_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a3e4a0d6bc32ff4eaa726486c7933fef9">PMC_APLLACR_FLTSEL_Pos</a>)))</td></tr>
<tr class="separator:acfdbbbbc85daff30f2b11b1d42e51197"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbda98399f0ad01e0708c09ed1bee4ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#abbda98399f0ad01e0708c09ed1bee4ef">PMC_APLLACR_FLTSEL_Msk</a>&#160;&#160;&#160;(0xfu &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a3e4a0d6bc32ff4eaa726486c7933fef9">PMC_APLLACR_FLTSEL_Pos</a>)</td></tr>
<tr class="memdesc:abbda98399f0ad01e0708c09ed1bee4ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_APLLACR) PLL Filter Selection  <br /></td></tr>
<tr class="separator:abbda98399f0ad01e0708c09ed1bee4ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e4a0d6bc32ff4eaa726486c7933fef9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a3e4a0d6bc32ff4eaa726486c7933fef9">PMC_APLLACR_FLTSEL_Pos</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:a3e4a0d6bc32ff4eaa726486c7933fef9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45165c3f02e78973fb1943d7300c05dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a45165c3f02e78973fb1943d7300c05dd">PMC_FOCR_FOCLR</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a45165c3f02e78973fb1943d7300c05dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_FOCR) Fault Output Clear  <br /></td></tr>
<tr class="separator:a45165c3f02e78973fb1943d7300c05dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecef669ce38e5456c894881c59b6e904"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#aecef669ce38e5456c894881c59b6e904">PMC_FSMR_FFLPM</a>&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td></tr>
<tr class="memdesc:aecef669ce38e5456c894881c59b6e904"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_FSMR) Force Flash Low-power Mode  <br /></td></tr>
<tr class="separator:aecef669ce38e5456c894881c59b6e904"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18ea6c8b2f8cc1a075378207fdf91c8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a18ea6c8b2f8cc1a075378207fdf91c8b">PMC_FSMR_FLPM</a>(value)&#160;&#160;&#160;((<a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a6545a6b5481a528e0636a0058e5bad37">PMC_FSMR_FLPM_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#aa478c93bf4c2b86fbf1126eadcb656bc">PMC_FSMR_FLPM_Pos</a>)))</td></tr>
<tr class="separator:a18ea6c8b2f8cc1a075378207fdf91c8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9ac32beca66e3facdd728f767c05947"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ac9ac32beca66e3facdd728f767c05947">PMC_FSMR_FLPM_FLASH_DEEP_POWERDOWN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td></tr>
<tr class="memdesc:ac9ac32beca66e3facdd728f767c05947"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_FSMR) Flash is in Deep-power-down mode when system enters Wait Mode  <br /></td></tr>
<tr class="separator:ac9ac32beca66e3facdd728f767c05947"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae770c6c0b02343c3c8f0f3adb16ef28f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ae770c6c0b02343c3c8f0f3adb16ef28f">PMC_FSMR_FLPM_FLASH_IDLE</a>&#160;&#160;&#160;(0x2u &lt;&lt; 21)</td></tr>
<tr class="memdesc:ae770c6c0b02343c3c8f0f3adb16ef28f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_FSMR) Idle mode  <br /></td></tr>
<tr class="separator:ae770c6c0b02343c3c8f0f3adb16ef28f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98a94870551cef98a26c7cad1c4748e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a98a94870551cef98a26c7cad1c4748e0">PMC_FSMR_FLPM_FLASH_STANDBY</a>&#160;&#160;&#160;(0x0u &lt;&lt; 21)</td></tr>
<tr class="memdesc:a98a94870551cef98a26c7cad1c4748e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_FSMR) Flash is in Standby Mode when system enters Wait Mode  <br /></td></tr>
<tr class="separator:a98a94870551cef98a26c7cad1c4748e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6545a6b5481a528e0636a0058e5bad37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a6545a6b5481a528e0636a0058e5bad37">PMC_FSMR_FLPM_Msk</a>&#160;&#160;&#160;(0x3u &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#aa478c93bf4c2b86fbf1126eadcb656bc">PMC_FSMR_FLPM_Pos</a>)</td></tr>
<tr class="memdesc:a6545a6b5481a528e0636a0058e5bad37"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_FSMR) Flash Low-power Mode  <br /></td></tr>
<tr class="separator:a6545a6b5481a528e0636a0058e5bad37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa478c93bf4c2b86fbf1126eadcb656bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#aa478c93bf4c2b86fbf1126eadcb656bc">PMC_FSMR_FLPM_Pos</a>&#160;&#160;&#160;21</td></tr>
<tr class="separator:aa478c93bf4c2b86fbf1126eadcb656bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12706f73e66ce05cbb86fcc4a90ffcb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a12706f73e66ce05cbb86fcc4a90ffcb2">PMC_FSMR_FSTT0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a12706f73e66ce05cbb86fcc4a90ffcb2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_FSMR) Fast Startup Input Enable 0  <br /></td></tr>
<tr class="separator:a12706f73e66ce05cbb86fcc4a90ffcb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ea2a7647ca3147fd349b666b3da4a3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a9ea2a7647ca3147fd349b666b3da4a3a">PMC_FSMR_FSTT1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:a9ea2a7647ca3147fd349b666b3da4a3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_FSMR) Fast Startup Input Enable 1  <br /></td></tr>
<tr class="separator:a9ea2a7647ca3147fd349b666b3da4a3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5003254f665d4a31d5cf8868f3d75d4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a5003254f665d4a31d5cf8868f3d75d4c">PMC_FSMR_FSTT10</a>&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td></tr>
<tr class="memdesc:a5003254f665d4a31d5cf8868f3d75d4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_FSMR) Fast Startup Input Enable 10  <br /></td></tr>
<tr class="separator:a5003254f665d4a31d5cf8868f3d75d4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56915eed4e2722adbf69dd25a728251e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a56915eed4e2722adbf69dd25a728251e">PMC_FSMR_FSTT11</a>&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td></tr>
<tr class="memdesc:a56915eed4e2722adbf69dd25a728251e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_FSMR) Fast Startup Input Enable 11  <br /></td></tr>
<tr class="separator:a56915eed4e2722adbf69dd25a728251e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af32ce4526f38defc5cf83c0f03befa2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#af32ce4526f38defc5cf83c0f03befa2e">PMC_FSMR_FSTT12</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:af32ce4526f38defc5cf83c0f03befa2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_FSMR) Fast Startup Input Enable 12  <br /></td></tr>
<tr class="separator:af32ce4526f38defc5cf83c0f03befa2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a965c157ebdda78a7ed073b5babd25c33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a965c157ebdda78a7ed073b5babd25c33">PMC_FSMR_FSTT13</a>&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td></tr>
<tr class="memdesc:a965c157ebdda78a7ed073b5babd25c33"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_FSMR) Fast Startup Input Enable 13  <br /></td></tr>
<tr class="separator:a965c157ebdda78a7ed073b5babd25c33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a105482e512c6b4f25b3f3b94226b173b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a105482e512c6b4f25b3f3b94226b173b">PMC_FSMR_FSTT14</a>&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td></tr>
<tr class="memdesc:a105482e512c6b4f25b3f3b94226b173b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_FSMR) Fast Startup Input Enable 14  <br /></td></tr>
<tr class="separator:a105482e512c6b4f25b3f3b94226b173b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a3c7b207ee6621a33cd069df0a57575"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a8a3c7b207ee6621a33cd069df0a57575">PMC_FSMR_FSTT15</a>&#160;&#160;&#160;(0x1u &lt;&lt; 15)</td></tr>
<tr class="memdesc:a8a3c7b207ee6621a33cd069df0a57575"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_FSMR) Fast Startup Input Enable 15  <br /></td></tr>
<tr class="separator:a8a3c7b207ee6621a33cd069df0a57575"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfc48683196af6e41928ef97958820bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#abfc48683196af6e41928ef97958820bc">PMC_FSMR_FSTT2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:abfc48683196af6e41928ef97958820bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_FSMR) Fast Startup Input Enable 2  <br /></td></tr>
<tr class="separator:abfc48683196af6e41928ef97958820bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a209ebf830fe0d38dec72a4157c8c0285"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a209ebf830fe0d38dec72a4157c8c0285">PMC_FSMR_FSTT3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:a209ebf830fe0d38dec72a4157c8c0285"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_FSMR) Fast Startup Input Enable 3  <br /></td></tr>
<tr class="separator:a209ebf830fe0d38dec72a4157c8c0285"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ca1b1aa6cc30dfe611abc2f68c1225f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a6ca1b1aa6cc30dfe611abc2f68c1225f">PMC_FSMR_FSTT4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:a6ca1b1aa6cc30dfe611abc2f68c1225f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_FSMR) Fast Startup Input Enable 4  <br /></td></tr>
<tr class="separator:a6ca1b1aa6cc30dfe611abc2f68c1225f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bac35f07a6ff0faaf033f61b161f936"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a9bac35f07a6ff0faaf033f61b161f936">PMC_FSMR_FSTT5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:a9bac35f07a6ff0faaf033f61b161f936"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_FSMR) Fast Startup Input Enable 5  <br /></td></tr>
<tr class="separator:a9bac35f07a6ff0faaf033f61b161f936"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b6da1895ec35cc9df97901ed644ecdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a3b6da1895ec35cc9df97901ed644ecdb">PMC_FSMR_FSTT6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:a3b6da1895ec35cc9df97901ed644ecdb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_FSMR) Fast Startup Input Enable 6  <br /></td></tr>
<tr class="separator:a3b6da1895ec35cc9df97901ed644ecdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4ff7e1da5eae4aac4516b218b6c82b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#af4ff7e1da5eae4aac4516b218b6c82b3">PMC_FSMR_FSTT7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:af4ff7e1da5eae4aac4516b218b6c82b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_FSMR) Fast Startup Input Enable 7  <br /></td></tr>
<tr class="separator:af4ff7e1da5eae4aac4516b218b6c82b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fd561c6fba11d73551dafa5258d3f9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a3fd561c6fba11d73551dafa5258d3f9a">PMC_FSMR_FSTT8</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:a3fd561c6fba11d73551dafa5258d3f9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_FSMR) Fast Startup Input Enable 8  <br /></td></tr>
<tr class="separator:a3fd561c6fba11d73551dafa5258d3f9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2257ec0dcad9ff51bda665ecbb7aea49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a2257ec0dcad9ff51bda665ecbb7aea49">PMC_FSMR_FSTT9</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:a2257ec0dcad9ff51bda665ecbb7aea49"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_FSMR) Fast Startup Input Enable 9  <br /></td></tr>
<tr class="separator:a2257ec0dcad9ff51bda665ecbb7aea49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6c8b1159a9727ccc4ebf3cc2adb7e76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ac6c8b1159a9727ccc4ebf3cc2adb7e76">PMC_FSMR_LPM</a>&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td></tr>
<tr class="memdesc:ac6c8b1159a9727ccc4ebf3cc2adb7e76"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_FSMR) Low-power Mode  <br /></td></tr>
<tr class="separator:ac6c8b1159a9727ccc4ebf3cc2adb7e76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a369c2d741e5ae3b191e5c7d37c9c6537"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a369c2d741e5ae3b191e5c7d37c9c6537">PMC_FSMR_RTCAL</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:a369c2d741e5ae3b191e5c7d37c9c6537"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_FSMR) RTC Alarm Enable  <br /></td></tr>
<tr class="separator:a369c2d741e5ae3b191e5c7d37c9c6537"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3dbc26d096503b7121ca9e3fa7f94174"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a3dbc26d096503b7121ca9e3fa7f94174">PMC_FSMR_RTTAL</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:a3dbc26d096503b7121ca9e3fa7f94174"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_FSMR) RTT Alarm Enable  <br /></td></tr>
<tr class="separator:a3dbc26d096503b7121ca9e3fa7f94174"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2205d0a70bd2d92ff7c5e0316e132d0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a2205d0a70bd2d92ff7c5e0316e132d0d">PMC_FSMR_USBAL</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:a2205d0a70bd2d92ff7c5e0316e132d0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_FSMR) USB Alarm Enable  <br /></td></tr>
<tr class="separator:a2205d0a70bd2d92ff7c5e0316e132d0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a813b8b86e05864b604df5c1285ba13da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a813b8b86e05864b604df5c1285ba13da">PMC_FSPR_FSTP0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a813b8b86e05864b604df5c1285ba13da"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_FSPR) Fast Startup Input Polarity 0  <br /></td></tr>
<tr class="separator:a813b8b86e05864b604df5c1285ba13da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e7974990c3071500c1e5fab42781591"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a8e7974990c3071500c1e5fab42781591">PMC_FSPR_FSTP1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:a8e7974990c3071500c1e5fab42781591"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_FSPR) Fast Startup Input Polarity 1  <br /></td></tr>
<tr class="separator:a8e7974990c3071500c1e5fab42781591"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb1604c6625a840d69f9b5f00448434a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#aeb1604c6625a840d69f9b5f00448434a">PMC_FSPR_FSTP10</a>&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td></tr>
<tr class="memdesc:aeb1604c6625a840d69f9b5f00448434a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_FSPR) Fast Startup Input Polarity 10  <br /></td></tr>
<tr class="separator:aeb1604c6625a840d69f9b5f00448434a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2c300cdc4856c2dd7d1e1969886cb9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#af2c300cdc4856c2dd7d1e1969886cb9b">PMC_FSPR_FSTP11</a>&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td></tr>
<tr class="memdesc:af2c300cdc4856c2dd7d1e1969886cb9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_FSPR) Fast Startup Input Polarity 11  <br /></td></tr>
<tr class="separator:af2c300cdc4856c2dd7d1e1969886cb9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a687949a08c29554e21890356c019e2d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a687949a08c29554e21890356c019e2d8">PMC_FSPR_FSTP12</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:a687949a08c29554e21890356c019e2d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_FSPR) Fast Startup Input Polarity 12  <br /></td></tr>
<tr class="separator:a687949a08c29554e21890356c019e2d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0cb8b39ace8a891b00b8bc8d961acdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ab0cb8b39ace8a891b00b8bc8d961acdd">PMC_FSPR_FSTP13</a>&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td></tr>
<tr class="memdesc:ab0cb8b39ace8a891b00b8bc8d961acdd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_FSPR) Fast Startup Input Polarity 13  <br /></td></tr>
<tr class="separator:ab0cb8b39ace8a891b00b8bc8d961acdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d6fe77d7d37e36ab3e289aaa9b9ab31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a4d6fe77d7d37e36ab3e289aaa9b9ab31">PMC_FSPR_FSTP14</a>&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td></tr>
<tr class="memdesc:a4d6fe77d7d37e36ab3e289aaa9b9ab31"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_FSPR) Fast Startup Input Polarity 14  <br /></td></tr>
<tr class="separator:a4d6fe77d7d37e36ab3e289aaa9b9ab31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb71bc909c4ed234066c0acbe8aa2452"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#aeb71bc909c4ed234066c0acbe8aa2452">PMC_FSPR_FSTP15</a>&#160;&#160;&#160;(0x1u &lt;&lt; 15)</td></tr>
<tr class="memdesc:aeb71bc909c4ed234066c0acbe8aa2452"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_FSPR) Fast Startup Input Polarity 15  <br /></td></tr>
<tr class="separator:aeb71bc909c4ed234066c0acbe8aa2452"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af932ab6bc83c9041e57bf1670f477385"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#af932ab6bc83c9041e57bf1670f477385">PMC_FSPR_FSTP2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:af932ab6bc83c9041e57bf1670f477385"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_FSPR) Fast Startup Input Polarity 2  <br /></td></tr>
<tr class="separator:af932ab6bc83c9041e57bf1670f477385"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d8ee2db1a6fdb081cb43a505f13f69e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a1d8ee2db1a6fdb081cb43a505f13f69e">PMC_FSPR_FSTP3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:a1d8ee2db1a6fdb081cb43a505f13f69e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_FSPR) Fast Startup Input Polarity 3  <br /></td></tr>
<tr class="separator:a1d8ee2db1a6fdb081cb43a505f13f69e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace394bf7a6669894004a5686b22314ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ace394bf7a6669894004a5686b22314ee">PMC_FSPR_FSTP4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ace394bf7a6669894004a5686b22314ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_FSPR) Fast Startup Input Polarity 4  <br /></td></tr>
<tr class="separator:ace394bf7a6669894004a5686b22314ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe90d4e41210a882dd735eb1805cc6ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#afe90d4e41210a882dd735eb1805cc6ca">PMC_FSPR_FSTP5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:afe90d4e41210a882dd735eb1805cc6ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_FSPR) Fast Startup Input Polarity 5  <br /></td></tr>
<tr class="separator:afe90d4e41210a882dd735eb1805cc6ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ba8d250dfcbbb84f799bcdd3e90e241"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a7ba8d250dfcbbb84f799bcdd3e90e241">PMC_FSPR_FSTP6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:a7ba8d250dfcbbb84f799bcdd3e90e241"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_FSPR) Fast Startup Input Polarity 6  <br /></td></tr>
<tr class="separator:a7ba8d250dfcbbb84f799bcdd3e90e241"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd1d93773f32f90714a2bbc198389259"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#acd1d93773f32f90714a2bbc198389259">PMC_FSPR_FSTP7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:acd1d93773f32f90714a2bbc198389259"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_FSPR) Fast Startup Input Polarity 7  <br /></td></tr>
<tr class="separator:acd1d93773f32f90714a2bbc198389259"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a013fa142ef5a0c3688621ff0a61e00cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a013fa142ef5a0c3688621ff0a61e00cf">PMC_FSPR_FSTP8</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:a013fa142ef5a0c3688621ff0a61e00cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_FSPR) Fast Startup Input Polarity 8  <br /></td></tr>
<tr class="separator:a013fa142ef5a0c3688621ff0a61e00cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad69238d377d7efe27c2037844a09b1ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ad69238d377d7efe27c2037844a09b1ba">PMC_FSPR_FSTP9</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:ad69238d377d7efe27c2037844a09b1ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_FSPR) Fast Startup Input Polarity 9  <br /></td></tr>
<tr class="separator:ad69238d377d7efe27c2037844a09b1ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5c4de338e4ef9731b57b234acc8aec2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ad5c4de338e4ef9731b57b234acc8aec2">PMC_IDR_CFDEV</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:ad5c4de338e4ef9731b57b234acc8aec2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_IDR) Clock Failure Detector Event Interrupt Disable  <br /></td></tr>
<tr class="separator:ad5c4de338e4ef9731b57b234acc8aec2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0379bad346c549e83793fb36f3705cd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a0379bad346c549e83793fb36f3705cd1">PMC_IDR_LOCKA</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:a0379bad346c549e83793fb36f3705cd1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_IDR) PLLA Lock Interrupt Disable  <br /></td></tr>
<tr class="separator:a0379bad346c549e83793fb36f3705cd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a313fb194776f6a326f91150df714f990"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a313fb194776f6a326f91150df714f990">PMC_IDR_LOCKU</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:a313fb194776f6a326f91150df714f990"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_IDR) UTMI PLL Lock Interrupt Disable  <br /></td></tr>
<tr class="separator:a313fb194776f6a326f91150df714f990"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad923488932cac3d9d6f156b7ccc78e52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ad923488932cac3d9d6f156b7ccc78e52">PMC_IDR_MCKRDY</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:ad923488932cac3d9d6f156b7ccc78e52"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_IDR) Master Clock Ready Interrupt Disable  <br /></td></tr>
<tr class="separator:ad923488932cac3d9d6f156b7ccc78e52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f474ee8ee020e8615af78dc15a94f4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a0f474ee8ee020e8615af78dc15a94f4f">PMC_IDR_MOSCRCS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:a0f474ee8ee020e8615af78dc15a94f4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_IDR) Main On-Chip RC Status Interrupt Disable  <br /></td></tr>
<tr class="separator:a0f474ee8ee020e8615af78dc15a94f4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b8f0026fb52e9ef54f6fa9711251a47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a4b8f0026fb52e9ef54f6fa9711251a47">PMC_IDR_MOSCSELS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:a4b8f0026fb52e9ef54f6fa9711251a47"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_IDR) Main Oscillator Selection Status Interrupt Disable  <br /></td></tr>
<tr class="separator:a4b8f0026fb52e9ef54f6fa9711251a47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a091e3936658c1e6f5c29d7b58c956b85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a091e3936658c1e6f5c29d7b58c956b85">PMC_IDR_MOSCXTS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a091e3936658c1e6f5c29d7b58c956b85"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_IDR) Main Crystal Oscillator Status Interrupt Disable  <br /></td></tr>
<tr class="separator:a091e3936658c1e6f5c29d7b58c956b85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6c95ab23e8b9ad179d3db96fa6c5d7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ac6c95ab23e8b9ad179d3db96fa6c5d7b">PMC_IDR_PCKRDY0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:ac6c95ab23e8b9ad179d3db96fa6c5d7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_IDR) Programmable Clock Ready 0 Interrupt Disable  <br /></td></tr>
<tr class="separator:ac6c95ab23e8b9ad179d3db96fa6c5d7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41d50baa84ca59665f79584f6c769f54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a41d50baa84ca59665f79584f6c769f54">PMC_IDR_PCKRDY1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:a41d50baa84ca59665f79584f6c769f54"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_IDR) Programmable Clock Ready 1 Interrupt Disable  <br /></td></tr>
<tr class="separator:a41d50baa84ca59665f79584f6c769f54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b5f0b5c79321b5b99ab7f2fdeda0ed1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a3b5f0b5c79321b5b99ab7f2fdeda0ed1">PMC_IDR_PCKRDY2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td></tr>
<tr class="memdesc:a3b5f0b5c79321b5b99ab7f2fdeda0ed1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_IDR) Programmable Clock Ready 2 Interrupt Disable  <br /></td></tr>
<tr class="separator:a3b5f0b5c79321b5b99ab7f2fdeda0ed1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03a07ac60c6f4bcfa4b7d6aaafa462eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a03a07ac60c6f4bcfa4b7d6aaafa462eb">PMC_IDR_PCKRDY3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td></tr>
<tr class="memdesc:a03a07ac60c6f4bcfa4b7d6aaafa462eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_IDR) Programmable Clock Ready 3 Interrupt Disable  <br /></td></tr>
<tr class="separator:a03a07ac60c6f4bcfa4b7d6aaafa462eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4885669f3403d30b978a24b457e1fcaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a4885669f3403d30b978a24b457e1fcaa">PMC_IDR_PCKRDY4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:a4885669f3403d30b978a24b457e1fcaa"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_IDR) Programmable Clock Ready 4 Interrupt Disable  <br /></td></tr>
<tr class="separator:a4885669f3403d30b978a24b457e1fcaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a007d893a3831b046444c9b76414a98bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a007d893a3831b046444c9b76414a98bf">PMC_IDR_PCKRDY5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td></tr>
<tr class="memdesc:a007d893a3831b046444c9b76414a98bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_IDR) Programmable Clock Ready 5 Interrupt Disable  <br /></td></tr>
<tr class="separator:a007d893a3831b046444c9b76414a98bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eed458a2a8634478178ca6d5cb65f05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a6eed458a2a8634478178ca6d5cb65f05">PMC_IDR_PCKRDY6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td></tr>
<tr class="memdesc:a6eed458a2a8634478178ca6d5cb65f05"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_IDR) Programmable Clock Ready 6 Interrupt Disable  <br /></td></tr>
<tr class="separator:a6eed458a2a8634478178ca6d5cb65f05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc264dea503c055150f54375910cc7ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#abc264dea503c055150f54375910cc7ce">PMC_IDR_XT32KERR</a>&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td></tr>
<tr class="memdesc:abc264dea503c055150f54375910cc7ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_IDR) Slow Crystal Oscillator Error Interrupt Disable  <br /></td></tr>
<tr class="separator:abc264dea503c055150f54375910cc7ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa104b6a188d4891de1fab952412f6493"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#aa104b6a188d4891de1fab952412f6493">PMC_IER_CFDEV</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:aa104b6a188d4891de1fab952412f6493"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_IER) Clock Failure Detector Event Interrupt Enable  <br /></td></tr>
<tr class="separator:aa104b6a188d4891de1fab952412f6493"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1da390828a1550403f3d5e2024d32907"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a1da390828a1550403f3d5e2024d32907">PMC_IER_LOCKA</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:a1da390828a1550403f3d5e2024d32907"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_IER) PLLA Lock Interrupt Enable  <br /></td></tr>
<tr class="separator:a1da390828a1550403f3d5e2024d32907"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf9d65e372bbce8affd7f28278d3e2d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#abf9d65e372bbce8affd7f28278d3e2d4">PMC_IER_LOCKU</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:abf9d65e372bbce8affd7f28278d3e2d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_IER) UTMI PLL Lock Interrupt Enable  <br /></td></tr>
<tr class="separator:abf9d65e372bbce8affd7f28278d3e2d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a253504df313ab46d981bfb0658fce97b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a253504df313ab46d981bfb0658fce97b">PMC_IER_MCKRDY</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:a253504df313ab46d981bfb0658fce97b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_IER) Master Clock Ready Interrupt Enable  <br /></td></tr>
<tr class="separator:a253504df313ab46d981bfb0658fce97b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7be59432ed75edc559d72c9c76105086"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a7be59432ed75edc559d72c9c76105086">PMC_IER_MOSCRCS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:a7be59432ed75edc559d72c9c76105086"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_IER) Main On-Chip RC Status Interrupt Enable  <br /></td></tr>
<tr class="separator:a7be59432ed75edc559d72c9c76105086"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49fddd4922d096f93940f1315798b2f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a49fddd4922d096f93940f1315798b2f0">PMC_IER_MOSCSELS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:a49fddd4922d096f93940f1315798b2f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_IER) Main Oscillator Selection Status Interrupt Enable  <br /></td></tr>
<tr class="separator:a49fddd4922d096f93940f1315798b2f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a335fb6de7476031032d6ed677216309a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a335fb6de7476031032d6ed677216309a">PMC_IER_MOSCXTS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a335fb6de7476031032d6ed677216309a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_IER) Main Crystal Oscillator Status Interrupt Enable  <br /></td></tr>
<tr class="separator:a335fb6de7476031032d6ed677216309a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4dc63611af547b0f83ab274c2d4752e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#af4dc63611af547b0f83ab274c2d4752e">PMC_IER_PCKRDY0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:af4dc63611af547b0f83ab274c2d4752e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_IER) Programmable Clock Ready 0 Interrupt Enable  <br /></td></tr>
<tr class="separator:af4dc63611af547b0f83ab274c2d4752e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeeab0f98979c5b8f870eeee57982c244"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#aeeab0f98979c5b8f870eeee57982c244">PMC_IER_PCKRDY1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:aeeab0f98979c5b8f870eeee57982c244"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_IER) Programmable Clock Ready 1 Interrupt Enable  <br /></td></tr>
<tr class="separator:aeeab0f98979c5b8f870eeee57982c244"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24a074ed0f89ac6b1509943b02659d3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a24a074ed0f89ac6b1509943b02659d3b">PMC_IER_PCKRDY2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td></tr>
<tr class="memdesc:a24a074ed0f89ac6b1509943b02659d3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_IER) Programmable Clock Ready 2 Interrupt Enable  <br /></td></tr>
<tr class="separator:a24a074ed0f89ac6b1509943b02659d3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acae87261dc9fb52ec79a1a380fcdf8fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#acae87261dc9fb52ec79a1a380fcdf8fd">PMC_IER_PCKRDY3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td></tr>
<tr class="memdesc:acae87261dc9fb52ec79a1a380fcdf8fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_IER) Programmable Clock Ready 3 Interrupt Enable  <br /></td></tr>
<tr class="separator:acae87261dc9fb52ec79a1a380fcdf8fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31be9f0cda08e0f5d90c39f9a45e3401"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a31be9f0cda08e0f5d90c39f9a45e3401">PMC_IER_PCKRDY4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:a31be9f0cda08e0f5d90c39f9a45e3401"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_IER) Programmable Clock Ready 4 Interrupt Enable  <br /></td></tr>
<tr class="separator:a31be9f0cda08e0f5d90c39f9a45e3401"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afabc6471c503bf8f0a248d24663a7025"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#afabc6471c503bf8f0a248d24663a7025">PMC_IER_PCKRDY5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td></tr>
<tr class="memdesc:afabc6471c503bf8f0a248d24663a7025"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_IER) Programmable Clock Ready 5 Interrupt Enable  <br /></td></tr>
<tr class="separator:afabc6471c503bf8f0a248d24663a7025"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c5d0e3f5c33aee7b1daad878b63e145"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a7c5d0e3f5c33aee7b1daad878b63e145">PMC_IER_PCKRDY6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td></tr>
<tr class="memdesc:a7c5d0e3f5c33aee7b1daad878b63e145"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_IER) Programmable Clock Ready 6 Interrupt Enable  <br /></td></tr>
<tr class="separator:a7c5d0e3f5c33aee7b1daad878b63e145"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a033a544ee79dbc09e9b5eec554543c76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a033a544ee79dbc09e9b5eec554543c76">PMC_IER_XT32KERR</a>&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td></tr>
<tr class="memdesc:a033a544ee79dbc09e9b5eec554543c76"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_IER) Slow Crystal Oscillator Error Interrupt Enable  <br /></td></tr>
<tr class="separator:a033a544ee79dbc09e9b5eec554543c76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc35a7393eef5393b500fc89a154cafc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#abc35a7393eef5393b500fc89a154cafc">PMC_IMR_CFDEV</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:abc35a7393eef5393b500fc89a154cafc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_IMR) Clock Failure Detector Event Interrupt Mask  <br /></td></tr>
<tr class="separator:abc35a7393eef5393b500fc89a154cafc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e55e86c417c7f7886ba379e13bde6e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a9e55e86c417c7f7886ba379e13bde6e9">PMC_IMR_LOCKA</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:a9e55e86c417c7f7886ba379e13bde6e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_IMR) PLLA Lock Interrupt Mask  <br /></td></tr>
<tr class="separator:a9e55e86c417c7f7886ba379e13bde6e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d5e62937cfdd130411b5d257da309a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a7d5e62937cfdd130411b5d257da309a5">PMC_IMR_LOCKU</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:a7d5e62937cfdd130411b5d257da309a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_IMR) UTMI PLL Lock Interrupt Mask  <br /></td></tr>
<tr class="separator:a7d5e62937cfdd130411b5d257da309a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10cbc612871c8036495de27989a24a82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a10cbc612871c8036495de27989a24a82">PMC_IMR_MCKRDY</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:a10cbc612871c8036495de27989a24a82"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_IMR) Master Clock Ready Interrupt Mask  <br /></td></tr>
<tr class="separator:a10cbc612871c8036495de27989a24a82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3af16d5749c9d5fccbd0a6f736b1b431"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a3af16d5749c9d5fccbd0a6f736b1b431">PMC_IMR_MOSCRCS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:a3af16d5749c9d5fccbd0a6f736b1b431"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_IMR) Main On-Chip RC Status Interrupt Mask  <br /></td></tr>
<tr class="separator:a3af16d5749c9d5fccbd0a6f736b1b431"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42aecdc82c4cbec841e4d8a23fdc8bcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a42aecdc82c4cbec841e4d8a23fdc8bcb">PMC_IMR_MOSCSELS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:a42aecdc82c4cbec841e4d8a23fdc8bcb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_IMR) Main Oscillator Selection Status Interrupt Mask  <br /></td></tr>
<tr class="separator:a42aecdc82c4cbec841e4d8a23fdc8bcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb541277a0491ee6609499bd2ad386a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#afb541277a0491ee6609499bd2ad386a5">PMC_IMR_MOSCXTS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:afb541277a0491ee6609499bd2ad386a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_IMR) Main Crystal Oscillator Status Interrupt Mask  <br /></td></tr>
<tr class="separator:afb541277a0491ee6609499bd2ad386a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31f003d970a773e7eb1649c26aed0a68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a31f003d970a773e7eb1649c26aed0a68">PMC_IMR_PCKRDY0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:a31f003d970a773e7eb1649c26aed0a68"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_IMR) Programmable Clock Ready 0 Interrupt Mask  <br /></td></tr>
<tr class="separator:a31f003d970a773e7eb1649c26aed0a68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac34959a795514620271d158871cf835d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ac34959a795514620271d158871cf835d">PMC_IMR_PCKRDY1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:ac34959a795514620271d158871cf835d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_IMR) Programmable Clock Ready 1 Interrupt Mask  <br /></td></tr>
<tr class="separator:ac34959a795514620271d158871cf835d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a900f4f1c6b07e3713ce4a4935eea5fee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a900f4f1c6b07e3713ce4a4935eea5fee">PMC_IMR_PCKRDY2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td></tr>
<tr class="memdesc:a900f4f1c6b07e3713ce4a4935eea5fee"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_IMR) Programmable Clock Ready 2 Interrupt Mask  <br /></td></tr>
<tr class="separator:a900f4f1c6b07e3713ce4a4935eea5fee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaeeb62343adc85408c5d94b90934b297"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#aaeeb62343adc85408c5d94b90934b297">PMC_IMR_PCKRDY3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td></tr>
<tr class="memdesc:aaeeb62343adc85408c5d94b90934b297"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_IMR) Programmable Clock Ready 3 Interrupt Mask  <br /></td></tr>
<tr class="separator:aaeeb62343adc85408c5d94b90934b297"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0223426b2d009e27a00a9da99dfa5670"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a0223426b2d009e27a00a9da99dfa5670">PMC_IMR_PCKRDY4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:a0223426b2d009e27a00a9da99dfa5670"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_IMR) Programmable Clock Ready 4 Interrupt Mask  <br /></td></tr>
<tr class="separator:a0223426b2d009e27a00a9da99dfa5670"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8dd9beb3bea0c92044df7cd1ace2e8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ac8dd9beb3bea0c92044df7cd1ace2e8a">PMC_IMR_PCKRDY5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td></tr>
<tr class="memdesc:ac8dd9beb3bea0c92044df7cd1ace2e8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_IMR) Programmable Clock Ready 5 Interrupt Mask  <br /></td></tr>
<tr class="separator:ac8dd9beb3bea0c92044df7cd1ace2e8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac043064df5f0c7977b0a99b34b1a186a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ac043064df5f0c7977b0a99b34b1a186a">PMC_IMR_PCKRDY6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td></tr>
<tr class="memdesc:ac043064df5f0c7977b0a99b34b1a186a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_IMR) Programmable Clock Ready 6 Interrupt Mask  <br /></td></tr>
<tr class="separator:ac043064df5f0c7977b0a99b34b1a186a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac242edfc1b1b6849dedc4287484ae341"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ac242edfc1b1b6849dedc4287484ae341">PMC_IMR_XT32KERR</a>&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td></tr>
<tr class="memdesc:ac242edfc1b1b6849dedc4287484ae341"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_IMR) Slow Crystal Oscillator Error Interrupt Mask  <br /></td></tr>
<tr class="separator:ac242edfc1b1b6849dedc4287484ae341"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0133d836d62b17a81ee91155861817d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ae0133d836d62b17a81ee91155861817d">PMC_MCKR_CSS</a>(value)&#160;&#160;&#160;((<a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#af5490e2702410b788902efcf7fc1876c">PMC_MCKR_CSS_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ade7a71e6c8aabb95838f2d0f08f1a4f1">PMC_MCKR_CSS_Pos</a>)))</td></tr>
<tr class="separator:ae0133d836d62b17a81ee91155861817d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1083253fbc37fcfcc9aa078dbc35f067"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a1083253fbc37fcfcc9aa078dbc35f067">PMC_MCKR_CSS_MAIN_CLK</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a1083253fbc37fcfcc9aa078dbc35f067"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_MCKR) Main Clock is selected  <br /></td></tr>
<tr class="separator:a1083253fbc37fcfcc9aa078dbc35f067"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5490e2702410b788902efcf7fc1876c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#af5490e2702410b788902efcf7fc1876c">PMC_MCKR_CSS_Msk</a>&#160;&#160;&#160;(0x3u &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ade7a71e6c8aabb95838f2d0f08f1a4f1">PMC_MCKR_CSS_Pos</a>)</td></tr>
<tr class="memdesc:af5490e2702410b788902efcf7fc1876c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_MCKR) Master Clock Source Selection  <br /></td></tr>
<tr class="separator:af5490e2702410b788902efcf7fc1876c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87abdef35a28f8c1adc1167682ad875f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a87abdef35a28f8c1adc1167682ad875f">PMC_MCKR_CSS_PLLA_CLK</a>&#160;&#160;&#160;(0x2u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a87abdef35a28f8c1adc1167682ad875f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_MCKR) PLLA Clock is selected  <br /></td></tr>
<tr class="separator:a87abdef35a28f8c1adc1167682ad875f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade7a71e6c8aabb95838f2d0f08f1a4f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ade7a71e6c8aabb95838f2d0f08f1a4f1">PMC_MCKR_CSS_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ade7a71e6c8aabb95838f2d0f08f1a4f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac30f30d82aa0a8e6ffd94e278d561b84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ac30f30d82aa0a8e6ffd94e278d561b84">PMC_MCKR_CSS_SLOW_CLK</a>&#160;&#160;&#160;(0x0u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ac30f30d82aa0a8e6ffd94e278d561b84"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_MCKR) Slow Clock is selected  <br /></td></tr>
<tr class="separator:ac30f30d82aa0a8e6ffd94e278d561b84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53f178db8b1b9ca8eaac6e2475ff1ec2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a53f178db8b1b9ca8eaac6e2475ff1ec2">PMC_MCKR_CSS_UPLL_CLK</a>&#160;&#160;&#160;(0x3u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a53f178db8b1b9ca8eaac6e2475ff1ec2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_MCKR) Divided UPLL Clock is selected  <br /></td></tr>
<tr class="separator:a53f178db8b1b9ca8eaac6e2475ff1ec2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad85a14d31ec7430768b389e0dea941f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ad85a14d31ec7430768b389e0dea941f7">PMC_MCKR_MDIV</a>(value)&#160;&#160;&#160;((<a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a26ddee9ede0a35704832ea79e0390de8">PMC_MCKR_MDIV_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ac99ca480c961663d137afac11d10db6f">PMC_MCKR_MDIV_Pos</a>)))</td></tr>
<tr class="separator:ad85a14d31ec7430768b389e0dea941f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42b6cb019bd36310f8ed4838902914b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a42b6cb019bd36310f8ed4838902914b1">PMC_MCKR_MDIV_EQ_PCK</a>&#160;&#160;&#160;(0x0u &lt;&lt; 8)</td></tr>
<tr class="memdesc:a42b6cb019bd36310f8ed4838902914b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_MCKR) Master Clock is Prescaler Output Clock divided by 1.  <br /></td></tr>
<tr class="separator:a42b6cb019bd36310f8ed4838902914b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26ddee9ede0a35704832ea79e0390de8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a26ddee9ede0a35704832ea79e0390de8">PMC_MCKR_MDIV_Msk</a>&#160;&#160;&#160;(0x3u &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ac99ca480c961663d137afac11d10db6f">PMC_MCKR_MDIV_Pos</a>)</td></tr>
<tr class="memdesc:a26ddee9ede0a35704832ea79e0390de8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_MCKR) Master Clock Division  <br /></td></tr>
<tr class="separator:a26ddee9ede0a35704832ea79e0390de8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab35c4e98c54074212c4532403ab1b7d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ab35c4e98c54074212c4532403ab1b7d1">PMC_MCKR_MDIV_PCK_DIV2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:ab35c4e98c54074212c4532403ab1b7d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_MCKR) Master Clock is Prescaler Output Clock divided by 2.  <br /></td></tr>
<tr class="separator:ab35c4e98c54074212c4532403ab1b7d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a146ebfb5b80c79b85bb42a912d95801f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a146ebfb5b80c79b85bb42a912d95801f">PMC_MCKR_MDIV_PCK_DIV3</a>&#160;&#160;&#160;(0x3u &lt;&lt; 8)</td></tr>
<tr class="memdesc:a146ebfb5b80c79b85bb42a912d95801f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_MCKR) Master Clock is Prescaler Output Clock divided by 3.  <br /></td></tr>
<tr class="separator:a146ebfb5b80c79b85bb42a912d95801f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ed8e742c769b58b5f38b3f675c64bee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a4ed8e742c769b58b5f38b3f675c64bee">PMC_MCKR_MDIV_PCK_DIV4</a>&#160;&#160;&#160;(0x2u &lt;&lt; 8)</td></tr>
<tr class="memdesc:a4ed8e742c769b58b5f38b3f675c64bee"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_MCKR) Master Clock is Prescaler Output Clock divided by 4.  <br /></td></tr>
<tr class="separator:a4ed8e742c769b58b5f38b3f675c64bee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac99ca480c961663d137afac11d10db6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ac99ca480c961663d137afac11d10db6f">PMC_MCKR_MDIV_Pos</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ac99ca480c961663d137afac11d10db6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53c450e13281ee4db86a15880bf31cb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a53c450e13281ee4db86a15880bf31cb8">PMC_MCKR_PRES</a>(value)&#160;&#160;&#160;((<a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#adc14167dbb6ea635a41df3b41c8b9e84">PMC_MCKR_PRES_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a28624e80bd61898c81fad61c5f9e5991">PMC_MCKR_PRES_Pos</a>)))</td></tr>
<tr class="separator:a53c450e13281ee4db86a15880bf31cb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87c51808043d0df9e79baf64dcd172df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a87c51808043d0df9e79baf64dcd172df">PMC_MCKR_PRES_CLK_1</a>&#160;&#160;&#160;(0x0u &lt;&lt; 4)</td></tr>
<tr class="memdesc:a87c51808043d0df9e79baf64dcd172df"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_MCKR) Selected clock  <br /></td></tr>
<tr class="separator:a87c51808043d0df9e79baf64dcd172df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d7ab99a5fd4c91a6b9d73c60cabdb51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a0d7ab99a5fd4c91a6b9d73c60cabdb51">PMC_MCKR_PRES_CLK_16</a>&#160;&#160;&#160;(0x4u &lt;&lt; 4)</td></tr>
<tr class="memdesc:a0d7ab99a5fd4c91a6b9d73c60cabdb51"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_MCKR) Selected clock divided by 16  <br /></td></tr>
<tr class="separator:a0d7ab99a5fd4c91a6b9d73c60cabdb51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e304039640aaab4c22e5226c0b21f41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a1e304039640aaab4c22e5226c0b21f41">PMC_MCKR_PRES_CLK_2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td></tr>
<tr class="memdesc:a1e304039640aaab4c22e5226c0b21f41"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_MCKR) Selected clock divided by 2  <br /></td></tr>
<tr class="separator:a1e304039640aaab4c22e5226c0b21f41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e626b5b53297fc7304e8ca9a74e0778"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a8e626b5b53297fc7304e8ca9a74e0778">PMC_MCKR_PRES_CLK_3</a>&#160;&#160;&#160;(0x7u &lt;&lt; 4)</td></tr>
<tr class="memdesc:a8e626b5b53297fc7304e8ca9a74e0778"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_MCKR) Selected clock divided by 3  <br /></td></tr>
<tr class="separator:a8e626b5b53297fc7304e8ca9a74e0778"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fc17a93badac7dbfd366a583312c04f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a6fc17a93badac7dbfd366a583312c04f">PMC_MCKR_PRES_CLK_32</a>&#160;&#160;&#160;(0x5u &lt;&lt; 4)</td></tr>
<tr class="memdesc:a6fc17a93badac7dbfd366a583312c04f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_MCKR) Selected clock divided by 32  <br /></td></tr>
<tr class="separator:a6fc17a93badac7dbfd366a583312c04f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e5f5657a40b36bdb8cf9c194d071b78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a0e5f5657a40b36bdb8cf9c194d071b78">PMC_MCKR_PRES_CLK_4</a>&#160;&#160;&#160;(0x2u &lt;&lt; 4)</td></tr>
<tr class="memdesc:a0e5f5657a40b36bdb8cf9c194d071b78"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_MCKR) Selected clock divided by 4  <br /></td></tr>
<tr class="separator:a0e5f5657a40b36bdb8cf9c194d071b78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad808a234a1b8256c9849e73ce629c087"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ad808a234a1b8256c9849e73ce629c087">PMC_MCKR_PRES_CLK_64</a>&#160;&#160;&#160;(0x6u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ad808a234a1b8256c9849e73ce629c087"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_MCKR) Selected clock divided by 64  <br /></td></tr>
<tr class="separator:ad808a234a1b8256c9849e73ce629c087"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6733179b1d3014df5d1a5e39faebf3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ac6733179b1d3014df5d1a5e39faebf3c">PMC_MCKR_PRES_CLK_8</a>&#160;&#160;&#160;(0x3u &lt;&lt; 4)</td></tr>
<tr class="memdesc:ac6733179b1d3014df5d1a5e39faebf3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_MCKR) Selected clock divided by 8  <br /></td></tr>
<tr class="separator:ac6733179b1d3014df5d1a5e39faebf3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc14167dbb6ea635a41df3b41c8b9e84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#adc14167dbb6ea635a41df3b41c8b9e84">PMC_MCKR_PRES_Msk</a>&#160;&#160;&#160;(0x7u &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a28624e80bd61898c81fad61c5f9e5991">PMC_MCKR_PRES_Pos</a>)</td></tr>
<tr class="memdesc:adc14167dbb6ea635a41df3b41c8b9e84"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_MCKR) Processor Clock Prescaler  <br /></td></tr>
<tr class="separator:adc14167dbb6ea635a41df3b41c8b9e84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28624e80bd61898c81fad61c5f9e5991"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a28624e80bd61898c81fad61c5f9e5991">PMC_MCKR_PRES_Pos</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:a28624e80bd61898c81fad61c5f9e5991"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81cf9541c8611091050ddd024ef47e62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a81cf9541c8611091050ddd024ef47e62">PMC_MCKR_UPLLDIV2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td></tr>
<tr class="memdesc:a81cf9541c8611091050ddd024ef47e62"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_MCKR) UPLL Divisor by 2  <br /></td></tr>
<tr class="separator:a81cf9541c8611091050ddd024ef47e62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe02650a445a5060a3c8904445b943d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#abe02650a445a5060a3c8904445b943d7">PMC_OCR_CAL12</a>(value)&#160;&#160;&#160;((<a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#aebcde6b9f684f22e620db9673ab3131a">PMC_OCR_CAL12_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a487cc6f01c426ec8d88d53833cadd948">PMC_OCR_CAL12_Pos</a>)))</td></tr>
<tr class="separator:abe02650a445a5060a3c8904445b943d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebcde6b9f684f22e620db9673ab3131a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#aebcde6b9f684f22e620db9673ab3131a">PMC_OCR_CAL12_Msk</a>&#160;&#160;&#160;(0x7fu &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a487cc6f01c426ec8d88d53833cadd948">PMC_OCR_CAL12_Pos</a>)</td></tr>
<tr class="memdesc:aebcde6b9f684f22e620db9673ab3131a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_OCR) RC Oscillator Calibration bits for 12 MHz  <br /></td></tr>
<tr class="separator:aebcde6b9f684f22e620db9673ab3131a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a487cc6f01c426ec8d88d53833cadd948"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a487cc6f01c426ec8d88d53833cadd948">PMC_OCR_CAL12_Pos</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:a487cc6f01c426ec8d88d53833cadd948"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade8c1c8e3ba9b7608a2f284d754883b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ade8c1c8e3ba9b7608a2f284d754883b2">PMC_OCR_CAL4</a>(value)&#160;&#160;&#160;((<a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a235fcd9ef2280ab09e882e6feab2fcb4">PMC_OCR_CAL4_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#aeb0974986596374c76e849079b3d55d2">PMC_OCR_CAL4_Pos</a>)))</td></tr>
<tr class="separator:ade8c1c8e3ba9b7608a2f284d754883b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a235fcd9ef2280ab09e882e6feab2fcb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a235fcd9ef2280ab09e882e6feab2fcb4">PMC_OCR_CAL4_Msk</a>&#160;&#160;&#160;(0x7fu &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#aeb0974986596374c76e849079b3d55d2">PMC_OCR_CAL4_Pos</a>)</td></tr>
<tr class="memdesc:a235fcd9ef2280ab09e882e6feab2fcb4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_OCR) RC Oscillator Calibration bits for 4 MHz  <br /></td></tr>
<tr class="separator:a235fcd9ef2280ab09e882e6feab2fcb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb0974986596374c76e849079b3d55d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#aeb0974986596374c76e849079b3d55d2">PMC_OCR_CAL4_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:aeb0974986596374c76e849079b3d55d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a914c02dfef2c0a80f6ab649772016836"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a914c02dfef2c0a80f6ab649772016836">PMC_OCR_CAL8</a>(value)&#160;&#160;&#160;((<a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#aa11a6b2f86faf3641f789b99e88f3413">PMC_OCR_CAL8_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#aeae5979b2df8f5a8d390e59e0e88dc6b">PMC_OCR_CAL8_Pos</a>)))</td></tr>
<tr class="separator:a914c02dfef2c0a80f6ab649772016836"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa11a6b2f86faf3641f789b99e88f3413"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#aa11a6b2f86faf3641f789b99e88f3413">PMC_OCR_CAL8_Msk</a>&#160;&#160;&#160;(0x7fu &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#aeae5979b2df8f5a8d390e59e0e88dc6b">PMC_OCR_CAL8_Pos</a>)</td></tr>
<tr class="memdesc:aa11a6b2f86faf3641f789b99e88f3413"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_OCR) RC Oscillator Calibration bits for 8 MHz  <br /></td></tr>
<tr class="separator:aa11a6b2f86faf3641f789b99e88f3413"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeae5979b2df8f5a8d390e59e0e88dc6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#aeae5979b2df8f5a8d390e59e0e88dc6b">PMC_OCR_CAL8_Pos</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:aeae5979b2df8f5a8d390e59e0e88dc6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2dd373794cde6eef1c27f9a73d54f470"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a2dd373794cde6eef1c27f9a73d54f470">PMC_OCR_SEL12</a>&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td></tr>
<tr class="memdesc:a2dd373794cde6eef1c27f9a73d54f470"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_OCR) Selection of RC Oscillator Calibration bits for 12 MHz  <br /></td></tr>
<tr class="separator:a2dd373794cde6eef1c27f9a73d54f470"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66f57c76dd065ade034713e42feb7f66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a66f57c76dd065ade034713e42feb7f66">PMC_OCR_SEL4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:a66f57c76dd065ade034713e42feb7f66"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_OCR) Selection of RC Oscillator Calibration bits for 4 MHz  <br /></td></tr>
<tr class="separator:a66f57c76dd065ade034713e42feb7f66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78fbc712afb0e5fbacf4cf74ca649d5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a78fbc712afb0e5fbacf4cf74ca649d5d">PMC_OCR_SEL8</a>&#160;&#160;&#160;(0x1u &lt;&lt; 15)</td></tr>
<tr class="memdesc:a78fbc712afb0e5fbacf4cf74ca649d5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_OCR) Selection of RC Oscillator Calibration bits for 8 MHz  <br /></td></tr>
<tr class="separator:a78fbc712afb0e5fbacf4cf74ca649d5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5392fde667e854ed58e3a72a8b19b66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#af5392fde667e854ed58e3a72a8b19b66">PMC_PCDR0_PID10</a>&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td></tr>
<tr class="memdesc:af5392fde667e854ed58e3a72a8b19b66"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCDR0) Peripheral Clock 10 Disable  <br /></td></tr>
<tr class="separator:af5392fde667e854ed58e3a72a8b19b66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a051069f82e9c06bf6619a7fa8a25cb6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a051069f82e9c06bf6619a7fa8a25cb6e">PMC_PCDR0_PID11</a>&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td></tr>
<tr class="memdesc:a051069f82e9c06bf6619a7fa8a25cb6e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCDR0) Peripheral Clock 11 Disable  <br /></td></tr>
<tr class="separator:a051069f82e9c06bf6619a7fa8a25cb6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2fcc7f49522909d0106d76a63d1b12f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ad2fcc7f49522909d0106d76a63d1b12f">PMC_PCDR0_PID12</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:ad2fcc7f49522909d0106d76a63d1b12f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCDR0) Peripheral Clock 12 Disable  <br /></td></tr>
<tr class="separator:ad2fcc7f49522909d0106d76a63d1b12f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac04c996cfaec7ab9e5518f4780882300"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ac04c996cfaec7ab9e5518f4780882300">PMC_PCDR0_PID13</a>&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td></tr>
<tr class="memdesc:ac04c996cfaec7ab9e5518f4780882300"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCDR0) Peripheral Clock 13 Disable  <br /></td></tr>
<tr class="separator:ac04c996cfaec7ab9e5518f4780882300"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30a0e016edb59302453ffd1fb0ce1960"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a30a0e016edb59302453ffd1fb0ce1960">PMC_PCDR0_PID14</a>&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td></tr>
<tr class="memdesc:a30a0e016edb59302453ffd1fb0ce1960"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCDR0) Peripheral Clock 14 Disable  <br /></td></tr>
<tr class="separator:a30a0e016edb59302453ffd1fb0ce1960"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7739b10f4ea282433695fdcdcfefd2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ae7739b10f4ea282433695fdcdcfefd2f">PMC_PCDR0_PID15</a>&#160;&#160;&#160;(0x1u &lt;&lt; 15)</td></tr>
<tr class="memdesc:ae7739b10f4ea282433695fdcdcfefd2f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCDR0) Peripheral Clock 15 Disable  <br /></td></tr>
<tr class="separator:ae7739b10f4ea282433695fdcdcfefd2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1eed6205a0bc82ecfe67ebd13b87aef6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a1eed6205a0bc82ecfe67ebd13b87aef6">PMC_PCDR0_PID16</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:a1eed6205a0bc82ecfe67ebd13b87aef6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCDR0) Peripheral Clock 16 Disable  <br /></td></tr>
<tr class="separator:a1eed6205a0bc82ecfe67ebd13b87aef6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a974498919696992853b770e0964d67a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a974498919696992853b770e0964d67a1">PMC_PCDR0_PID17</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:a974498919696992853b770e0964d67a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCDR0) Peripheral Clock 17 Disable  <br /></td></tr>
<tr class="separator:a974498919696992853b770e0964d67a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a814f727de74d228f9867629151bed75b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a814f727de74d228f9867629151bed75b">PMC_PCDR0_PID18</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:a814f727de74d228f9867629151bed75b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCDR0) Peripheral Clock 18 Disable  <br /></td></tr>
<tr class="separator:a814f727de74d228f9867629151bed75b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29a26637a1fdeebb00f4bcfa73b5febd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a29a26637a1fdeebb00f4bcfa73b5febd">PMC_PCDR0_PID19</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:a29a26637a1fdeebb00f4bcfa73b5febd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCDR0) Peripheral Clock 19 Disable  <br /></td></tr>
<tr class="separator:a29a26637a1fdeebb00f4bcfa73b5febd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba1d7adee6dd0218f0460abe8f92b49d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#aba1d7adee6dd0218f0460abe8f92b49d">PMC_PCDR0_PID20</a>&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td></tr>
<tr class="memdesc:aba1d7adee6dd0218f0460abe8f92b49d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCDR0) Peripheral Clock 20 Disable  <br /></td></tr>
<tr class="separator:aba1d7adee6dd0218f0460abe8f92b49d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada72b4a586589df146915a903e3123c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ada72b4a586589df146915a903e3123c3">PMC_PCDR0_PID21</a>&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td></tr>
<tr class="memdesc:ada72b4a586589df146915a903e3123c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCDR0) Peripheral Clock 21 Disable  <br /></td></tr>
<tr class="separator:ada72b4a586589df146915a903e3123c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0adbf36c7daec359873b705fb066c366"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a0adbf36c7daec359873b705fb066c366">PMC_PCDR0_PID22</a>&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td></tr>
<tr class="memdesc:a0adbf36c7daec359873b705fb066c366"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCDR0) Peripheral Clock 22 Disable  <br /></td></tr>
<tr class="separator:a0adbf36c7daec359873b705fb066c366"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2563764739c10422a7051bee751da88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ad2563764739c10422a7051bee751da88">PMC_PCDR0_PID23</a>&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td></tr>
<tr class="memdesc:ad2563764739c10422a7051bee751da88"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCDR0) Peripheral Clock 23 Disable  <br /></td></tr>
<tr class="separator:ad2563764739c10422a7051bee751da88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e3e3730708d08656a1d6b2c35a96970"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a3e3e3730708d08656a1d6b2c35a96970">PMC_PCDR0_PID24</a>&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td></tr>
<tr class="memdesc:a3e3e3730708d08656a1d6b2c35a96970"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCDR0) Peripheral Clock 24 Disable  <br /></td></tr>
<tr class="separator:a3e3e3730708d08656a1d6b2c35a96970"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5388a9602d3a894175478b7b06e71d76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a5388a9602d3a894175478b7b06e71d76">PMC_PCDR0_PID25</a>&#160;&#160;&#160;(0x1u &lt;&lt; 25)</td></tr>
<tr class="memdesc:a5388a9602d3a894175478b7b06e71d76"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCDR0) Peripheral Clock 25 Disable  <br /></td></tr>
<tr class="separator:a5388a9602d3a894175478b7b06e71d76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad50968f0a06aa7996f16c45b27677d0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ad50968f0a06aa7996f16c45b27677d0f">PMC_PCDR0_PID26</a>&#160;&#160;&#160;(0x1u &lt;&lt; 26)</td></tr>
<tr class="memdesc:ad50968f0a06aa7996f16c45b27677d0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCDR0) Peripheral Clock 26 Disable  <br /></td></tr>
<tr class="separator:ad50968f0a06aa7996f16c45b27677d0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f9c57c50a8ed27f7ef2e66cfc882904"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a4f9c57c50a8ed27f7ef2e66cfc882904">PMC_PCDR0_PID27</a>&#160;&#160;&#160;(0x1u &lt;&lt; 27)</td></tr>
<tr class="memdesc:a4f9c57c50a8ed27f7ef2e66cfc882904"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCDR0) Peripheral Clock 27 Disable  <br /></td></tr>
<tr class="separator:a4f9c57c50a8ed27f7ef2e66cfc882904"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6077450b98a779a6571f10d81a03c969"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a6077450b98a779a6571f10d81a03c969">PMC_PCDR0_PID28</a>&#160;&#160;&#160;(0x1u &lt;&lt; 28)</td></tr>
<tr class="memdesc:a6077450b98a779a6571f10d81a03c969"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCDR0) Peripheral Clock 28 Disable  <br /></td></tr>
<tr class="separator:a6077450b98a779a6571f10d81a03c969"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45862a0e2479a91173b9a590d9551ae6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a45862a0e2479a91173b9a590d9551ae6">PMC_PCDR0_PID29</a>&#160;&#160;&#160;(0x1u &lt;&lt; 29)</td></tr>
<tr class="memdesc:a45862a0e2479a91173b9a590d9551ae6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCDR0) Peripheral Clock 29 Disable  <br /></td></tr>
<tr class="separator:a45862a0e2479a91173b9a590d9551ae6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a768994204340beaecd1e260a78f31f89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a768994204340beaecd1e260a78f31f89">PMC_PCDR0_PID30</a>&#160;&#160;&#160;(0x1u &lt;&lt; 30)</td></tr>
<tr class="memdesc:a768994204340beaecd1e260a78f31f89"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCDR0) Peripheral Clock 30 Disable  <br /></td></tr>
<tr class="separator:a768994204340beaecd1e260a78f31f89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a402a2d5157dcf2d1aef78715c8e09e1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a402a2d5157dcf2d1aef78715c8e09e1e">PMC_PCDR0_PID31</a>&#160;&#160;&#160;(0x1u &lt;&lt; 31)</td></tr>
<tr class="memdesc:a402a2d5157dcf2d1aef78715c8e09e1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCDR0) Peripheral Clock 31 Disable  <br /></td></tr>
<tr class="separator:a402a2d5157dcf2d1aef78715c8e09e1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a007a9be3093ab69525848e66e294a2cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a007a9be3093ab69525848e66e294a2cb">PMC_PCDR0_PID7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:a007a9be3093ab69525848e66e294a2cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCDR0) Peripheral Clock 7 Disable  <br /></td></tr>
<tr class="separator:a007a9be3093ab69525848e66e294a2cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad51b57c4777549ebbfdf58083d35ca51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ad51b57c4777549ebbfdf58083d35ca51">PMC_PCDR0_PID8</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:ad51b57c4777549ebbfdf58083d35ca51"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCDR0) Peripheral Clock 8 Disable  <br /></td></tr>
<tr class="separator:ad51b57c4777549ebbfdf58083d35ca51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee7c6613e881c945c7eaf34adfe2d135"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#aee7c6613e881c945c7eaf34adfe2d135">PMC_PCDR0_PID9</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:aee7c6613e881c945c7eaf34adfe2d135"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCDR0) Peripheral Clock 9 Disable  <br /></td></tr>
<tr class="separator:aee7c6613e881c945c7eaf34adfe2d135"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08dc38fb4008717cfc5b7b7543c4c111"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a08dc38fb4008717cfc5b7b7543c4c111">PMC_PCDR1_PID32</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a08dc38fb4008717cfc5b7b7543c4c111"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCDR1) Peripheral Clock 32 Disable  <br /></td></tr>
<tr class="separator:a08dc38fb4008717cfc5b7b7543c4c111"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f67bfc10261d8258d34bab378a218c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a2f67bfc10261d8258d34bab378a218c9">PMC_PCDR1_PID33</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:a2f67bfc10261d8258d34bab378a218c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCDR1) Peripheral Clock 33 Disable  <br /></td></tr>
<tr class="separator:a2f67bfc10261d8258d34bab378a218c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc8c916c52c1485f8425208b606399fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#afc8c916c52c1485f8425208b606399fc">PMC_PCDR1_PID34</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:afc8c916c52c1485f8425208b606399fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCDR1) Peripheral Clock 34 Disable  <br /></td></tr>
<tr class="separator:afc8c916c52c1485f8425208b606399fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1fd1c1d986befa79913baf342cd3e72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ab1fd1c1d986befa79913baf342cd3e72">PMC_PCDR1_PID35</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:ab1fd1c1d986befa79913baf342cd3e72"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCDR1) Peripheral Clock 35 Disable  <br /></td></tr>
<tr class="separator:ab1fd1c1d986befa79913baf342cd3e72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a710106c0e561196af743f9c85af4b78e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a710106c0e561196af743f9c85af4b78e">PMC_PCDR1_PID37</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:a710106c0e561196af743f9c85af4b78e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCDR1) Peripheral Clock 37 Disable  <br /></td></tr>
<tr class="separator:a710106c0e561196af743f9c85af4b78e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa857e9321c2268a3cef83b1bb0db20d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#aa857e9321c2268a3cef83b1bb0db20d7">PMC_PCDR1_PID39</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:aa857e9321c2268a3cef83b1bb0db20d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCDR1) Peripheral Clock 39 Disable  <br /></td></tr>
<tr class="separator:aa857e9321c2268a3cef83b1bb0db20d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adab304c1c9edb8155d57794c47cbd685"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#adab304c1c9edb8155d57794c47cbd685">PMC_PCDR1_PID40</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:adab304c1c9edb8155d57794c47cbd685"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCDR1) Peripheral Clock 40 Disable  <br /></td></tr>
<tr class="separator:adab304c1c9edb8155d57794c47cbd685"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52fe068b9d6fd474e5f1707b56c7883a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a52fe068b9d6fd474e5f1707b56c7883a">PMC_PCDR1_PID41</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:a52fe068b9d6fd474e5f1707b56c7883a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCDR1) Peripheral Clock 41 Disable  <br /></td></tr>
<tr class="separator:a52fe068b9d6fd474e5f1707b56c7883a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6328fea6a1498e418929236d13559ce5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a6328fea6a1498e418929236d13559ce5">PMC_PCDR1_PID42</a>&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td></tr>
<tr class="memdesc:a6328fea6a1498e418929236d13559ce5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCDR1) Peripheral Clock 42 Disable  <br /></td></tr>
<tr class="separator:a6328fea6a1498e418929236d13559ce5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ed300dd920a60d2423d86a29169bdb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a8ed300dd920a60d2423d86a29169bdb3">PMC_PCDR1_PID43</a>&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td></tr>
<tr class="memdesc:a8ed300dd920a60d2423d86a29169bdb3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCDR1) Peripheral Clock 43 Disable  <br /></td></tr>
<tr class="separator:a8ed300dd920a60d2423d86a29169bdb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2ab1d5927f0583554980a304862ad5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ac2ab1d5927f0583554980a304862ad5b">PMC_PCDR1_PID44</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:ac2ab1d5927f0583554980a304862ad5b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCDR1) Peripheral Clock 44 Disable  <br /></td></tr>
<tr class="separator:ac2ab1d5927f0583554980a304862ad5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a836ea506c5b2bd2110a515564f989232"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a836ea506c5b2bd2110a515564f989232">PMC_PCDR1_PID45</a>&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td></tr>
<tr class="memdesc:a836ea506c5b2bd2110a515564f989232"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCDR1) Peripheral Clock 45 Disable  <br /></td></tr>
<tr class="separator:a836ea506c5b2bd2110a515564f989232"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a597041ea11a6404f635cd6ec7ebe3fee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a597041ea11a6404f635cd6ec7ebe3fee">PMC_PCDR1_PID46</a>&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td></tr>
<tr class="memdesc:a597041ea11a6404f635cd6ec7ebe3fee"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCDR1) Peripheral Clock 46 Disable  <br /></td></tr>
<tr class="separator:a597041ea11a6404f635cd6ec7ebe3fee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cc4b2e7791a7ea64566ff7b440994f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a3cc4b2e7791a7ea64566ff7b440994f1">PMC_PCDR1_PID47</a>&#160;&#160;&#160;(0x1u &lt;&lt; 15)</td></tr>
<tr class="memdesc:a3cc4b2e7791a7ea64566ff7b440994f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCDR1) Peripheral Clock 47 Disable  <br /></td></tr>
<tr class="separator:a3cc4b2e7791a7ea64566ff7b440994f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f62bb05429b3a59e986799ab0e41e35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a7f62bb05429b3a59e986799ab0e41e35">PMC_PCDR1_PID48</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:a7f62bb05429b3a59e986799ab0e41e35"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCDR1) Peripheral Clock 48 Disable  <br /></td></tr>
<tr class="separator:a7f62bb05429b3a59e986799ab0e41e35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdeac0f755374592760006417379d589"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#acdeac0f755374592760006417379d589">PMC_PCDR1_PID49</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:acdeac0f755374592760006417379d589"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCDR1) Peripheral Clock 49 Disable  <br /></td></tr>
<tr class="separator:acdeac0f755374592760006417379d589"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae06b0c5224137b0fe2386637f32a2ec1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ae06b0c5224137b0fe2386637f32a2ec1">PMC_PCDR1_PID50</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:ae06b0c5224137b0fe2386637f32a2ec1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCDR1) Peripheral Clock 50 Disable  <br /></td></tr>
<tr class="separator:ae06b0c5224137b0fe2386637f32a2ec1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68543bfbfe3db34ff6747473419ef92d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a68543bfbfe3db34ff6747473419ef92d">PMC_PCDR1_PID51</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:a68543bfbfe3db34ff6747473419ef92d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCDR1) Peripheral Clock 51 Disable  <br /></td></tr>
<tr class="separator:a68543bfbfe3db34ff6747473419ef92d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a941f94c19fb4cec71100e8e6ec9dec73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a941f94c19fb4cec71100e8e6ec9dec73">PMC_PCDR1_PID52</a>&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td></tr>
<tr class="memdesc:a941f94c19fb4cec71100e8e6ec9dec73"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCDR1) Peripheral Clock 52 Disable  <br /></td></tr>
<tr class="separator:a941f94c19fb4cec71100e8e6ec9dec73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94bb946182ab685e24188d9659ce68e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a94bb946182ab685e24188d9659ce68e9">PMC_PCDR1_PID53</a>&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td></tr>
<tr class="memdesc:a94bb946182ab685e24188d9659ce68e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCDR1) Peripheral Clock 53 Disable  <br /></td></tr>
<tr class="separator:a94bb946182ab685e24188d9659ce68e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1414162da28a66ccdc1aa05f2ab96785"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a1414162da28a66ccdc1aa05f2ab96785">PMC_PCDR1_PID56</a>&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td></tr>
<tr class="memdesc:a1414162da28a66ccdc1aa05f2ab96785"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCDR1) Peripheral Clock 56 Disable  <br /></td></tr>
<tr class="separator:a1414162da28a66ccdc1aa05f2ab96785"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3397f5f77ce2e10aab46be29842bc052"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a3397f5f77ce2e10aab46be29842bc052">PMC_PCDR1_PID57</a>&#160;&#160;&#160;(0x1u &lt;&lt; 25)</td></tr>
<tr class="memdesc:a3397f5f77ce2e10aab46be29842bc052"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCDR1) Peripheral Clock 57 Disable  <br /></td></tr>
<tr class="separator:a3397f5f77ce2e10aab46be29842bc052"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00743b75a6a146d4f3fbec30e4b02d25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a00743b75a6a146d4f3fbec30e4b02d25">PMC_PCDR1_PID58</a>&#160;&#160;&#160;(0x1u &lt;&lt; 26)</td></tr>
<tr class="memdesc:a00743b75a6a146d4f3fbec30e4b02d25"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCDR1) Peripheral Clock 58 Disable  <br /></td></tr>
<tr class="separator:a00743b75a6a146d4f3fbec30e4b02d25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a644853bb7606a41cfa75dabbddd0b322"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a644853bb7606a41cfa75dabbddd0b322">PMC_PCDR1_PID59</a>&#160;&#160;&#160;(0x1u &lt;&lt; 27)</td></tr>
<tr class="memdesc:a644853bb7606a41cfa75dabbddd0b322"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCDR1) Peripheral Clock 59 Disable  <br /></td></tr>
<tr class="separator:a644853bb7606a41cfa75dabbddd0b322"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae56a89ab61dd2b17093818fb910ae4cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ae56a89ab61dd2b17093818fb910ae4cb">PMC_PCDR1_PID60</a>&#160;&#160;&#160;(0x1u &lt;&lt; 28)</td></tr>
<tr class="memdesc:ae56a89ab61dd2b17093818fb910ae4cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCDR1) Peripheral Clock 60 Disable  <br /></td></tr>
<tr class="separator:ae56a89ab61dd2b17093818fb910ae4cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8555796956459c17ec1dc31e355b6cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ab8555796956459c17ec1dc31e355b6cd">PMC_PCER0_PID10</a>&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td></tr>
<tr class="memdesc:ab8555796956459c17ec1dc31e355b6cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCER0) Peripheral Clock 10 Enable  <br /></td></tr>
<tr class="separator:ab8555796956459c17ec1dc31e355b6cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4a377380f7e755be2648d7654a65a63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ab4a377380f7e755be2648d7654a65a63">PMC_PCER0_PID11</a>&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td></tr>
<tr class="memdesc:ab4a377380f7e755be2648d7654a65a63"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCER0) Peripheral Clock 11 Enable  <br /></td></tr>
<tr class="separator:ab4a377380f7e755be2648d7654a65a63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3232ab38b8975e656d135e27448d81a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a3232ab38b8975e656d135e27448d81a7">PMC_PCER0_PID12</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:a3232ab38b8975e656d135e27448d81a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCER0) Peripheral Clock 12 Enable  <br /></td></tr>
<tr class="separator:a3232ab38b8975e656d135e27448d81a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4d053d7ffc769945e31e107cd6fba9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ad4d053d7ffc769945e31e107cd6fba9a">PMC_PCER0_PID13</a>&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td></tr>
<tr class="memdesc:ad4d053d7ffc769945e31e107cd6fba9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCER0) Peripheral Clock 13 Enable  <br /></td></tr>
<tr class="separator:ad4d053d7ffc769945e31e107cd6fba9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a303297a5080043b0d08026a64c8bf34e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a303297a5080043b0d08026a64c8bf34e">PMC_PCER0_PID14</a>&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td></tr>
<tr class="memdesc:a303297a5080043b0d08026a64c8bf34e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCER0) Peripheral Clock 14 Enable  <br /></td></tr>
<tr class="separator:a303297a5080043b0d08026a64c8bf34e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02bd71144f0f7ad42a84ceb5ca6a8c5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a02bd71144f0f7ad42a84ceb5ca6a8c5b">PMC_PCER0_PID15</a>&#160;&#160;&#160;(0x1u &lt;&lt; 15)</td></tr>
<tr class="memdesc:a02bd71144f0f7ad42a84ceb5ca6a8c5b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCER0) Peripheral Clock 15 Enable  <br /></td></tr>
<tr class="separator:a02bd71144f0f7ad42a84ceb5ca6a8c5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65f9480e45fe7a869db6702512974aee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a65f9480e45fe7a869db6702512974aee">PMC_PCER0_PID16</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:a65f9480e45fe7a869db6702512974aee"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCER0) Peripheral Clock 16 Enable  <br /></td></tr>
<tr class="separator:a65f9480e45fe7a869db6702512974aee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1740051655ee2a6807a4d3cb76dfedf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ae1740051655ee2a6807a4d3cb76dfedf">PMC_PCER0_PID17</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:ae1740051655ee2a6807a4d3cb76dfedf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCER0) Peripheral Clock 17 Enable  <br /></td></tr>
<tr class="separator:ae1740051655ee2a6807a4d3cb76dfedf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26ffd6621b0af52c4472d3c36e446cd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a26ffd6621b0af52c4472d3c36e446cd5">PMC_PCER0_PID18</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:a26ffd6621b0af52c4472d3c36e446cd5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCER0) Peripheral Clock 18 Enable  <br /></td></tr>
<tr class="separator:a26ffd6621b0af52c4472d3c36e446cd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5abd1e01358b05a90ad9b9adbe752b8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a5abd1e01358b05a90ad9b9adbe752b8a">PMC_PCER0_PID19</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:a5abd1e01358b05a90ad9b9adbe752b8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCER0) Peripheral Clock 19 Enable  <br /></td></tr>
<tr class="separator:a5abd1e01358b05a90ad9b9adbe752b8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa43417148b073c33fb18fd616349c2b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#aa43417148b073c33fb18fd616349c2b5">PMC_PCER0_PID20</a>&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td></tr>
<tr class="memdesc:aa43417148b073c33fb18fd616349c2b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCER0) Peripheral Clock 20 Enable  <br /></td></tr>
<tr class="separator:aa43417148b073c33fb18fd616349c2b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9218ee3952c7faf08fcf57dcdb048dc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a9218ee3952c7faf08fcf57dcdb048dc4">PMC_PCER0_PID21</a>&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td></tr>
<tr class="memdesc:a9218ee3952c7faf08fcf57dcdb048dc4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCER0) Peripheral Clock 21 Enable  <br /></td></tr>
<tr class="separator:a9218ee3952c7faf08fcf57dcdb048dc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add9a53ca98b106c89b2030db798f552a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#add9a53ca98b106c89b2030db798f552a">PMC_PCER0_PID22</a>&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td></tr>
<tr class="memdesc:add9a53ca98b106c89b2030db798f552a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCER0) Peripheral Clock 22 Enable  <br /></td></tr>
<tr class="separator:add9a53ca98b106c89b2030db798f552a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6074e54836382f35b5c9395216721a99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a6074e54836382f35b5c9395216721a99">PMC_PCER0_PID23</a>&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td></tr>
<tr class="memdesc:a6074e54836382f35b5c9395216721a99"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCER0) Peripheral Clock 23 Enable  <br /></td></tr>
<tr class="separator:a6074e54836382f35b5c9395216721a99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80fc1f134d2e50a72f6a57051916d292"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a80fc1f134d2e50a72f6a57051916d292">PMC_PCER0_PID24</a>&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td></tr>
<tr class="memdesc:a80fc1f134d2e50a72f6a57051916d292"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCER0) Peripheral Clock 24 Enable  <br /></td></tr>
<tr class="separator:a80fc1f134d2e50a72f6a57051916d292"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54a55914b35bcefbd742d2d195680159"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a54a55914b35bcefbd742d2d195680159">PMC_PCER0_PID25</a>&#160;&#160;&#160;(0x1u &lt;&lt; 25)</td></tr>
<tr class="memdesc:a54a55914b35bcefbd742d2d195680159"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCER0) Peripheral Clock 25 Enable  <br /></td></tr>
<tr class="separator:a54a55914b35bcefbd742d2d195680159"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a3ea1a1ccd31883a7f21a25ad988deb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a1a3ea1a1ccd31883a7f21a25ad988deb">PMC_PCER0_PID26</a>&#160;&#160;&#160;(0x1u &lt;&lt; 26)</td></tr>
<tr class="memdesc:a1a3ea1a1ccd31883a7f21a25ad988deb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCER0) Peripheral Clock 26 Enable  <br /></td></tr>
<tr class="separator:a1a3ea1a1ccd31883a7f21a25ad988deb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e4d278157b4876dfae3a3219188c267"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a8e4d278157b4876dfae3a3219188c267">PMC_PCER0_PID27</a>&#160;&#160;&#160;(0x1u &lt;&lt; 27)</td></tr>
<tr class="memdesc:a8e4d278157b4876dfae3a3219188c267"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCER0) Peripheral Clock 27 Enable  <br /></td></tr>
<tr class="separator:a8e4d278157b4876dfae3a3219188c267"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3941f6eb675de75097b0324b62f6f23f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a3941f6eb675de75097b0324b62f6f23f">PMC_PCER0_PID28</a>&#160;&#160;&#160;(0x1u &lt;&lt; 28)</td></tr>
<tr class="memdesc:a3941f6eb675de75097b0324b62f6f23f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCER0) Peripheral Clock 28 Enable  <br /></td></tr>
<tr class="separator:a3941f6eb675de75097b0324b62f6f23f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9427ce030d0f8e9f86f64bf9678422e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a9427ce030d0f8e9f86f64bf9678422e3">PMC_PCER0_PID29</a>&#160;&#160;&#160;(0x1u &lt;&lt; 29)</td></tr>
<tr class="memdesc:a9427ce030d0f8e9f86f64bf9678422e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCER0) Peripheral Clock 29 Enable  <br /></td></tr>
<tr class="separator:a9427ce030d0f8e9f86f64bf9678422e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cf8e6dd627939d699ac9d52591d07b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a6cf8e6dd627939d699ac9d52591d07b1">PMC_PCER0_PID30</a>&#160;&#160;&#160;(0x1u &lt;&lt; 30)</td></tr>
<tr class="memdesc:a6cf8e6dd627939d699ac9d52591d07b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCER0) Peripheral Clock 30 Enable  <br /></td></tr>
<tr class="separator:a6cf8e6dd627939d699ac9d52591d07b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6610934096cd9e4f8a23008eaf04cd14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a6610934096cd9e4f8a23008eaf04cd14">PMC_PCER0_PID31</a>&#160;&#160;&#160;(0x1u &lt;&lt; 31)</td></tr>
<tr class="memdesc:a6610934096cd9e4f8a23008eaf04cd14"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCER0) Peripheral Clock 31 Enable  <br /></td></tr>
<tr class="separator:a6610934096cd9e4f8a23008eaf04cd14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65f9177c03d2f671c8eb80a60592defb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a65f9177c03d2f671c8eb80a60592defb">PMC_PCER0_PID7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:a65f9177c03d2f671c8eb80a60592defb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCER0) Peripheral Clock 7 Enable  <br /></td></tr>
<tr class="separator:a65f9177c03d2f671c8eb80a60592defb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cf79cd20d5b5286d828f43bbea5bdb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a7cf79cd20d5b5286d828f43bbea5bdb6">PMC_PCER0_PID8</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:a7cf79cd20d5b5286d828f43bbea5bdb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCER0) Peripheral Clock 8 Enable  <br /></td></tr>
<tr class="separator:a7cf79cd20d5b5286d828f43bbea5bdb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abda1de707ed60eb6cf4989c63f0c834c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#abda1de707ed60eb6cf4989c63f0c834c">PMC_PCER0_PID9</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:abda1de707ed60eb6cf4989c63f0c834c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCER0) Peripheral Clock 9 Enable  <br /></td></tr>
<tr class="separator:abda1de707ed60eb6cf4989c63f0c834c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66cb47558a79d06f4ccb4b4fbb957092"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a66cb47558a79d06f4ccb4b4fbb957092">PMC_PCER1_PID32</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a66cb47558a79d06f4ccb4b4fbb957092"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCER1) Peripheral Clock 32 Enable  <br /></td></tr>
<tr class="separator:a66cb47558a79d06f4ccb4b4fbb957092"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b289cda9d73d1dc89f77652c47d07e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a2b289cda9d73d1dc89f77652c47d07e3">PMC_PCER1_PID33</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:a2b289cda9d73d1dc89f77652c47d07e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCER1) Peripheral Clock 33 Enable  <br /></td></tr>
<tr class="separator:a2b289cda9d73d1dc89f77652c47d07e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a667300685def2feb8fc59e4f697b5303"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a667300685def2feb8fc59e4f697b5303">PMC_PCER1_PID34</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:a667300685def2feb8fc59e4f697b5303"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCER1) Peripheral Clock 34 Enable  <br /></td></tr>
<tr class="separator:a667300685def2feb8fc59e4f697b5303"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b948b248ef5e094e651f27189438e31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a1b948b248ef5e094e651f27189438e31">PMC_PCER1_PID35</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:a1b948b248ef5e094e651f27189438e31"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCER1) Peripheral Clock 35 Enable  <br /></td></tr>
<tr class="separator:a1b948b248ef5e094e651f27189438e31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a583fd8155a9f5bc35ab5b04dd96e80cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a583fd8155a9f5bc35ab5b04dd96e80cf">PMC_PCER1_PID37</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:a583fd8155a9f5bc35ab5b04dd96e80cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCER1) Peripheral Clock 37 Enable  <br /></td></tr>
<tr class="separator:a583fd8155a9f5bc35ab5b04dd96e80cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c7216243d711d21942db3dc40e13a37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a1c7216243d711d21942db3dc40e13a37">PMC_PCER1_PID39</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:a1c7216243d711d21942db3dc40e13a37"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCER1) Peripheral Clock 39 Enable  <br /></td></tr>
<tr class="separator:a1c7216243d711d21942db3dc40e13a37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affc82d0968fe793572be10036edb19ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#affc82d0968fe793572be10036edb19ac">PMC_PCER1_PID40</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:affc82d0968fe793572be10036edb19ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCER1) Peripheral Clock 40 Enable  <br /></td></tr>
<tr class="separator:affc82d0968fe793572be10036edb19ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fc7447315dc95102828c4e6e1dd8019"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a1fc7447315dc95102828c4e6e1dd8019">PMC_PCER1_PID41</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:a1fc7447315dc95102828c4e6e1dd8019"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCER1) Peripheral Clock 41 Enable  <br /></td></tr>
<tr class="separator:a1fc7447315dc95102828c4e6e1dd8019"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a675b4fb7ad79afa1f77aee029fdf6a8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a675b4fb7ad79afa1f77aee029fdf6a8e">PMC_PCER1_PID42</a>&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td></tr>
<tr class="memdesc:a675b4fb7ad79afa1f77aee029fdf6a8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCER1) Peripheral Clock 42 Enable  <br /></td></tr>
<tr class="separator:a675b4fb7ad79afa1f77aee029fdf6a8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31ba26a0baa8670c5e0d577215519597"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a31ba26a0baa8670c5e0d577215519597">PMC_PCER1_PID43</a>&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td></tr>
<tr class="memdesc:a31ba26a0baa8670c5e0d577215519597"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCER1) Peripheral Clock 43 Enable  <br /></td></tr>
<tr class="separator:a31ba26a0baa8670c5e0d577215519597"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a00699253fb906fe0afed7b8521b7fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a3a00699253fb906fe0afed7b8521b7fa">PMC_PCER1_PID44</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:a3a00699253fb906fe0afed7b8521b7fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCER1) Peripheral Clock 44 Enable  <br /></td></tr>
<tr class="separator:a3a00699253fb906fe0afed7b8521b7fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a86e4b55b50ae5c4581317c9f0e60ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a1a86e4b55b50ae5c4581317c9f0e60ee">PMC_PCER1_PID45</a>&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td></tr>
<tr class="memdesc:a1a86e4b55b50ae5c4581317c9f0e60ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCER1) Peripheral Clock 45 Enable  <br /></td></tr>
<tr class="separator:a1a86e4b55b50ae5c4581317c9f0e60ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec1d90cc6834c57a2b806752e27e1c45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#aec1d90cc6834c57a2b806752e27e1c45">PMC_PCER1_PID46</a>&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td></tr>
<tr class="memdesc:aec1d90cc6834c57a2b806752e27e1c45"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCER1) Peripheral Clock 46 Enable  <br /></td></tr>
<tr class="separator:aec1d90cc6834c57a2b806752e27e1c45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bee0e58f8d69bf9f29c66c1bdcccfeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a1bee0e58f8d69bf9f29c66c1bdcccfeb">PMC_PCER1_PID47</a>&#160;&#160;&#160;(0x1u &lt;&lt; 15)</td></tr>
<tr class="memdesc:a1bee0e58f8d69bf9f29c66c1bdcccfeb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCER1) Peripheral Clock 47 Enable  <br /></td></tr>
<tr class="separator:a1bee0e58f8d69bf9f29c66c1bdcccfeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc98ea344c1c9adf59a12515da64a412"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#acc98ea344c1c9adf59a12515da64a412">PMC_PCER1_PID48</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:acc98ea344c1c9adf59a12515da64a412"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCER1) Peripheral Clock 48 Enable  <br /></td></tr>
<tr class="separator:acc98ea344c1c9adf59a12515da64a412"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f889f32d57d062c07525a11a062bdc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a5f889f32d57d062c07525a11a062bdc3">PMC_PCER1_PID49</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:a5f889f32d57d062c07525a11a062bdc3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCER1) Peripheral Clock 49 Enable  <br /></td></tr>
<tr class="separator:a5f889f32d57d062c07525a11a062bdc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a800982648678f1a581f2f930ea1eddf8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a800982648678f1a581f2f930ea1eddf8">PMC_PCER1_PID50</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:a800982648678f1a581f2f930ea1eddf8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCER1) Peripheral Clock 50 Enable  <br /></td></tr>
<tr class="separator:a800982648678f1a581f2f930ea1eddf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2daae0c6d3921f358e5ff5322e7afc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ae2daae0c6d3921f358e5ff5322e7afc4">PMC_PCER1_PID51</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:ae2daae0c6d3921f358e5ff5322e7afc4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCER1) Peripheral Clock 51 Enable  <br /></td></tr>
<tr class="separator:ae2daae0c6d3921f358e5ff5322e7afc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb901f7df5ece868c18ca3639243d086"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#aeb901f7df5ece868c18ca3639243d086">PMC_PCER1_PID52</a>&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td></tr>
<tr class="memdesc:aeb901f7df5ece868c18ca3639243d086"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCER1) Peripheral Clock 52 Enable  <br /></td></tr>
<tr class="separator:aeb901f7df5ece868c18ca3639243d086"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b8a346dd4009ecfef9c1575ecffd890"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a8b8a346dd4009ecfef9c1575ecffd890">PMC_PCER1_PID53</a>&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td></tr>
<tr class="memdesc:a8b8a346dd4009ecfef9c1575ecffd890"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCER1) Peripheral Clock 53 Enable  <br /></td></tr>
<tr class="separator:a8b8a346dd4009ecfef9c1575ecffd890"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30b2500985269dae733e4d36b1e725cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a30b2500985269dae733e4d36b1e725cb">PMC_PCER1_PID56</a>&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td></tr>
<tr class="memdesc:a30b2500985269dae733e4d36b1e725cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCER1) Peripheral Clock 56 Enable  <br /></td></tr>
<tr class="separator:a30b2500985269dae733e4d36b1e725cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a745b950a0d2ffe63529fc9c9ebed2ac6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a745b950a0d2ffe63529fc9c9ebed2ac6">PMC_PCER1_PID57</a>&#160;&#160;&#160;(0x1u &lt;&lt; 25)</td></tr>
<tr class="memdesc:a745b950a0d2ffe63529fc9c9ebed2ac6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCER1) Peripheral Clock 57 Enable  <br /></td></tr>
<tr class="separator:a745b950a0d2ffe63529fc9c9ebed2ac6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59642f0dc0deae066913275e09f98978"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a59642f0dc0deae066913275e09f98978">PMC_PCER1_PID58</a>&#160;&#160;&#160;(0x1u &lt;&lt; 26)</td></tr>
<tr class="memdesc:a59642f0dc0deae066913275e09f98978"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCER1) Peripheral Clock 58 Enable  <br /></td></tr>
<tr class="separator:a59642f0dc0deae066913275e09f98978"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0289711f5b8d5882c554862dab2c3ade"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a0289711f5b8d5882c554862dab2c3ade">PMC_PCER1_PID59</a>&#160;&#160;&#160;(0x1u &lt;&lt; 27)</td></tr>
<tr class="memdesc:a0289711f5b8d5882c554862dab2c3ade"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCER1) Peripheral Clock 59 Enable  <br /></td></tr>
<tr class="separator:a0289711f5b8d5882c554862dab2c3ade"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6868434897a6b8e2570442654959dab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#af6868434897a6b8e2570442654959dab">PMC_PCER1_PID60</a>&#160;&#160;&#160;(0x1u &lt;&lt; 28)</td></tr>
<tr class="memdesc:af6868434897a6b8e2570442654959dab"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCER1) Peripheral Clock 60 Enable  <br /></td></tr>
<tr class="separator:af6868434897a6b8e2570442654959dab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63684d30fb828b6081a7c39cb034f652"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a63684d30fb828b6081a7c39cb034f652">PMC_PCK_CSS</a>(value)&#160;&#160;&#160;((<a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a674cfaca042723467fab0808cc17fa46">PMC_PCK_CSS_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#aeb2591f58195c0810f323ea1da2ea7cc">PMC_PCK_CSS_Pos</a>)))</td></tr>
<tr class="separator:a63684d30fb828b6081a7c39cb034f652"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d28f7ac2092e8157abf6e51a2b4dd8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a9d28f7ac2092e8157abf6e51a2b4dd8d">PMC_PCK_CSS_MAIN_CLK</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a9d28f7ac2092e8157abf6e51a2b4dd8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCK[8]) Main Clock is selected  <br /></td></tr>
<tr class="separator:a9d28f7ac2092e8157abf6e51a2b4dd8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34161a5c27e914a675d3d0d99be23f6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a34161a5c27e914a675d3d0d99be23f6c">PMC_PCK_CSS_MCK</a>&#160;&#160;&#160;(0x4u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a34161a5c27e914a675d3d0d99be23f6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCK[8]) Master Clock is selected  <br /></td></tr>
<tr class="separator:a34161a5c27e914a675d3d0d99be23f6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a674cfaca042723467fab0808cc17fa46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a674cfaca042723467fab0808cc17fa46">PMC_PCK_CSS_Msk</a>&#160;&#160;&#160;(0x7u &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#aeb2591f58195c0810f323ea1da2ea7cc">PMC_PCK_CSS_Pos</a>)</td></tr>
<tr class="memdesc:a674cfaca042723467fab0808cc17fa46"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCK[8]) Programmable Clock Source Selection  <br /></td></tr>
<tr class="separator:a674cfaca042723467fab0808cc17fa46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5e3d2765373040015ea301e7b0fee2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ac5e3d2765373040015ea301e7b0fee2b">PMC_PCK_CSS_PLLA_CLK</a>&#160;&#160;&#160;(0x2u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ac5e3d2765373040015ea301e7b0fee2b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCK[8]) PLLA Clock is selected  <br /></td></tr>
<tr class="separator:ac5e3d2765373040015ea301e7b0fee2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb2591f58195c0810f323ea1da2ea7cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#aeb2591f58195c0810f323ea1da2ea7cc">PMC_PCK_CSS_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:aeb2591f58195c0810f323ea1da2ea7cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82909c82066c3acdf728698a4136265c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a82909c82066c3acdf728698a4136265c">PMC_PCK_CSS_SLOW_CLK</a>&#160;&#160;&#160;(0x0u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a82909c82066c3acdf728698a4136265c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCK[8]) Slow Clock is selected  <br /></td></tr>
<tr class="separator:a82909c82066c3acdf728698a4136265c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb21991bf625a3dad555154dcec09e5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#aeb21991bf625a3dad555154dcec09e5f">PMC_PCK_CSS_UPLL_CLK</a>&#160;&#160;&#160;(0x3u &lt;&lt; 0)</td></tr>
<tr class="memdesc:aeb21991bf625a3dad555154dcec09e5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCK[8]) Divided UPLL Clock is selected  <br /></td></tr>
<tr class="separator:aeb21991bf625a3dad555154dcec09e5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5985b624a08e1dbc02a1b9dcd8f9a11f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a5985b624a08e1dbc02a1b9dcd8f9a11f">PMC_PCK_PRES</a>(value)&#160;&#160;&#160;((<a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a439054fdd388062e467306a8eb85f3b4">PMC_PCK_PRES_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a0663939c288405899b6589d76646ff39">PMC_PCK_PRES_Pos</a>)))</td></tr>
<tr class="separator:a5985b624a08e1dbc02a1b9dcd8f9a11f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a439054fdd388062e467306a8eb85f3b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a439054fdd388062e467306a8eb85f3b4">PMC_PCK_PRES_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a0663939c288405899b6589d76646ff39">PMC_PCK_PRES_Pos</a>)</td></tr>
<tr class="memdesc:a439054fdd388062e467306a8eb85f3b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCK[8]) Programmable Clock Prescaler  <br /></td></tr>
<tr class="separator:a439054fdd388062e467306a8eb85f3b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0663939c288405899b6589d76646ff39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a0663939c288405899b6589d76646ff39">PMC_PCK_PRES_Pos</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:a0663939c288405899b6589d76646ff39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf6b73be6a88b6a8351569abe3d56b14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#adf6b73be6a88b6a8351569abe3d56b14">PMC_PCR_CMD</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:adf6b73be6a88b6a8351569abe3d56b14"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCR) Command  <br /></td></tr>
<tr class="separator:adf6b73be6a88b6a8351569abe3d56b14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3c6559fde119bebd4c24793ac1d6ad6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ad3c6559fde119bebd4c24793ac1d6ad6">PMC_PCR_DIV</a>(value)&#160;&#160;&#160;((<a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ac7578cd299bbf94b2d6e5f972eb8164e">PMC_PCR_DIV_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a724abaec82ce89685e504c203d5e01aa">PMC_PCR_DIV_Pos</a>)))</td></tr>
<tr class="separator:ad3c6559fde119bebd4c24793ac1d6ad6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7578cd299bbf94b2d6e5f972eb8164e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ac7578cd299bbf94b2d6e5f972eb8164e">PMC_PCR_DIV_Msk</a>&#160;&#160;&#160;(0x3u &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a724abaec82ce89685e504c203d5e01aa">PMC_PCR_DIV_Pos</a>)</td></tr>
<tr class="memdesc:ac7578cd299bbf94b2d6e5f972eb8164e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCR) Divisor Value  <br /></td></tr>
<tr class="separator:ac7578cd299bbf94b2d6e5f972eb8164e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfdf671d020f6d5b7191639bff08b815"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#adfdf671d020f6d5b7191639bff08b815">PMC_PCR_DIV_PERIPH_DIV2_MCK</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:adfdf671d020f6d5b7191639bff08b815"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCR) Peripheral clock is MCK/2  <br /></td></tr>
<tr class="separator:adfdf671d020f6d5b7191639bff08b815"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04148dd7077407c8fe14f4f0d0c26339"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a04148dd7077407c8fe14f4f0d0c26339">PMC_PCR_DIV_PERIPH_DIV4_MCK</a>&#160;&#160;&#160;(0x2u &lt;&lt; 16)</td></tr>
<tr class="memdesc:a04148dd7077407c8fe14f4f0d0c26339"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCR) Peripheral clock is MCK/4  <br /></td></tr>
<tr class="separator:a04148dd7077407c8fe14f4f0d0c26339"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c8062dc4a2f0c35d5162fa17ecd67f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a6c8062dc4a2f0c35d5162fa17ecd67f3">PMC_PCR_DIV_PERIPH_DIV8_MCK</a>&#160;&#160;&#160;(0x3u &lt;&lt; 16)</td></tr>
<tr class="memdesc:a6c8062dc4a2f0c35d5162fa17ecd67f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCR) Peripheral clock is MCK/8  <br /></td></tr>
<tr class="separator:a6c8062dc4a2f0c35d5162fa17ecd67f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67e38cb1540e7e4caecf0b3af845c371"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a67e38cb1540e7e4caecf0b3af845c371">PMC_PCR_DIV_PERIPH_DIV_MCK</a>&#160;&#160;&#160;(0x0u &lt;&lt; 16)</td></tr>
<tr class="memdesc:a67e38cb1540e7e4caecf0b3af845c371"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCR) Peripheral clock is MCK  <br /></td></tr>
<tr class="separator:a67e38cb1540e7e4caecf0b3af845c371"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a724abaec82ce89685e504c203d5e01aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a724abaec82ce89685e504c203d5e01aa">PMC_PCR_DIV_Pos</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:a724abaec82ce89685e504c203d5e01aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad56a2b89ddb060b1438188ededa22f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#aad56a2b89ddb060b1438188ededa22f6">PMC_PCR_EN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 28)</td></tr>
<tr class="memdesc:aad56a2b89ddb060b1438188ededa22f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCR) Enable  <br /></td></tr>
<tr class="separator:aad56a2b89ddb060b1438188ededa22f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42a4ae85ce36d266d782677bbf790792"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a42a4ae85ce36d266d782677bbf790792">PMC_PCR_GCLKCSS</a>(value)&#160;&#160;&#160;((<a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a945101420e50720d643d0400782c7ed3">PMC_PCR_GCLKCSS_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a3f4bccd1005f68d7f39ca620fc90788a">PMC_PCR_GCLKCSS_Pos</a>)))</td></tr>
<tr class="separator:a42a4ae85ce36d266d782677bbf790792"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a902535f19e708e26f4e4b7da0e250e89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a902535f19e708e26f4e4b7da0e250e89">PMC_PCR_GCLKCSS_MAIN_CLK</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:a902535f19e708e26f4e4b7da0e250e89"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCR) Main clock is selected  <br /></td></tr>
<tr class="separator:a902535f19e708e26f4e4b7da0e250e89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade604d4b59d47252c0f008b82c22be5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ade604d4b59d47252c0f008b82c22be5b">PMC_PCR_GCLKCSS_MCK_CLK</a>&#160;&#160;&#160;(0x4u &lt;&lt; 8)</td></tr>
<tr class="memdesc:ade604d4b59d47252c0f008b82c22be5b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCR) Master Clock is selected  <br /></td></tr>
<tr class="separator:ade604d4b59d47252c0f008b82c22be5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a945101420e50720d643d0400782c7ed3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a945101420e50720d643d0400782c7ed3">PMC_PCR_GCLKCSS_Msk</a>&#160;&#160;&#160;(0x7u &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a3f4bccd1005f68d7f39ca620fc90788a">PMC_PCR_GCLKCSS_Pos</a>)</td></tr>
<tr class="memdesc:a945101420e50720d643d0400782c7ed3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCR) Generic Clock Source Selection  <br /></td></tr>
<tr class="separator:a945101420e50720d643d0400782c7ed3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3845f54dd70396aa80ede71ed85c3cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ac3845f54dd70396aa80ede71ed85c3cb">PMC_PCR_GCLKCSS_PLLA_CLK</a>&#160;&#160;&#160;(0x2u &lt;&lt; 8)</td></tr>
<tr class="memdesc:ac3845f54dd70396aa80ede71ed85c3cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCR) PLLACK is selected  <br /></td></tr>
<tr class="separator:ac3845f54dd70396aa80ede71ed85c3cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f4bccd1005f68d7f39ca620fc90788a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a3f4bccd1005f68d7f39ca620fc90788a">PMC_PCR_GCLKCSS_Pos</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:a3f4bccd1005f68d7f39ca620fc90788a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a6fcb1b151b1eb4f8866e31775e6793"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a1a6fcb1b151b1eb4f8866e31775e6793">PMC_PCR_GCLKCSS_SLOW_CLK</a>&#160;&#160;&#160;(0x0u &lt;&lt; 8)</td></tr>
<tr class="memdesc:a1a6fcb1b151b1eb4f8866e31775e6793"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCR) Slow clock is selected  <br /></td></tr>
<tr class="separator:a1a6fcb1b151b1eb4f8866e31775e6793"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c655ac4a5ba6fa9f7442e979f545935"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a1c655ac4a5ba6fa9f7442e979f545935">PMC_PCR_GCLKCSS_UPLL_CLK</a>&#160;&#160;&#160;(0x3u &lt;&lt; 8)</td></tr>
<tr class="memdesc:a1c655ac4a5ba6fa9f7442e979f545935"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCR) UPLL Clock is selected  <br /></td></tr>
<tr class="separator:a1c655ac4a5ba6fa9f7442e979f545935"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a852a56571cd2ec7b62116691f48f00dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a852a56571cd2ec7b62116691f48f00dc">PMC_PCR_GCLKDIV</a>(value)&#160;&#160;&#160;((<a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a211a2281eea72442cb2dd24bb97bb9c4">PMC_PCR_GCLKDIV_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a7fde752605c7f5623a182f38ffe7fb6d">PMC_PCR_GCLKDIV_Pos</a>)))</td></tr>
<tr class="separator:a852a56571cd2ec7b62116691f48f00dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a211a2281eea72442cb2dd24bb97bb9c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a211a2281eea72442cb2dd24bb97bb9c4">PMC_PCR_GCLKDIV_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a7fde752605c7f5623a182f38ffe7fb6d">PMC_PCR_GCLKDIV_Pos</a>)</td></tr>
<tr class="memdesc:a211a2281eea72442cb2dd24bb97bb9c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCR) Generic Clock Division Ratio  <br /></td></tr>
<tr class="separator:a211a2281eea72442cb2dd24bb97bb9c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fde752605c7f5623a182f38ffe7fb6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a7fde752605c7f5623a182f38ffe7fb6d">PMC_PCR_GCLKDIV_Pos</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:a7fde752605c7f5623a182f38ffe7fb6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61cac22244228514aa9a6028cd9a7778"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a61cac22244228514aa9a6028cd9a7778">PMC_PCR_GCLKEN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 29)</td></tr>
<tr class="memdesc:a61cac22244228514aa9a6028cd9a7778"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCR) Generic Clock Enable  <br /></td></tr>
<tr class="separator:a61cac22244228514aa9a6028cd9a7778"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60f274a3ab96fb5c227814e9ada4b7c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a60f274a3ab96fb5c227814e9ada4b7c0">PMC_PCR_PID</a>(value)&#160;&#160;&#160;((<a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#af039e52fe45d6ab29e9d68282bf9f46b">PMC_PCR_PID_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a435fc45f68e0a8a295241d98a3f8b00f">PMC_PCR_PID_Pos</a>)))</td></tr>
<tr class="separator:a60f274a3ab96fb5c227814e9ada4b7c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af039e52fe45d6ab29e9d68282bf9f46b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#af039e52fe45d6ab29e9d68282bf9f46b">PMC_PCR_PID_Msk</a>&#160;&#160;&#160;(0x7fu &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a435fc45f68e0a8a295241d98a3f8b00f">PMC_PCR_PID_Pos</a>)</td></tr>
<tr class="memdesc:af039e52fe45d6ab29e9d68282bf9f46b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCR) Peripheral ID  <br /></td></tr>
<tr class="separator:af039e52fe45d6ab29e9d68282bf9f46b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a435fc45f68e0a8a295241d98a3f8b00f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a435fc45f68e0a8a295241d98a3f8b00f">PMC_PCR_PID_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a435fc45f68e0a8a295241d98a3f8b00f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae545f7dc0353b4cf88af68fa9485ef68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ae545f7dc0353b4cf88af68fa9485ef68">PMC_PCSR0_PID10</a>&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td></tr>
<tr class="memdesc:ae545f7dc0353b4cf88af68fa9485ef68"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCSR0) Peripheral Clock 10 Status  <br /></td></tr>
<tr class="separator:ae545f7dc0353b4cf88af68fa9485ef68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50a5281db7e153aba3eb684fa9ed8c08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a50a5281db7e153aba3eb684fa9ed8c08">PMC_PCSR0_PID11</a>&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td></tr>
<tr class="memdesc:a50a5281db7e153aba3eb684fa9ed8c08"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCSR0) Peripheral Clock 11 Status  <br /></td></tr>
<tr class="separator:a50a5281db7e153aba3eb684fa9ed8c08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9aca76ffce362c706493978431ce1106"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a9aca76ffce362c706493978431ce1106">PMC_PCSR0_PID12</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:a9aca76ffce362c706493978431ce1106"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCSR0) Peripheral Clock 12 Status  <br /></td></tr>
<tr class="separator:a9aca76ffce362c706493978431ce1106"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01eac87ecf73e7ee98d611510a8837f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a01eac87ecf73e7ee98d611510a8837f0">PMC_PCSR0_PID13</a>&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td></tr>
<tr class="memdesc:a01eac87ecf73e7ee98d611510a8837f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCSR0) Peripheral Clock 13 Status  <br /></td></tr>
<tr class="separator:a01eac87ecf73e7ee98d611510a8837f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d29d6cfbb023335de514a64a26c1ee4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a3d29d6cfbb023335de514a64a26c1ee4">PMC_PCSR0_PID14</a>&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td></tr>
<tr class="memdesc:a3d29d6cfbb023335de514a64a26c1ee4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCSR0) Peripheral Clock 14 Status  <br /></td></tr>
<tr class="separator:a3d29d6cfbb023335de514a64a26c1ee4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb793429ed63936101432afe9641d310"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#acb793429ed63936101432afe9641d310">PMC_PCSR0_PID15</a>&#160;&#160;&#160;(0x1u &lt;&lt; 15)</td></tr>
<tr class="memdesc:acb793429ed63936101432afe9641d310"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCSR0) Peripheral Clock 15 Status  <br /></td></tr>
<tr class="separator:acb793429ed63936101432afe9641d310"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1dd25d22f25f8d536fc793f9ba7cacd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ae1dd25d22f25f8d536fc793f9ba7cacd">PMC_PCSR0_PID16</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:ae1dd25d22f25f8d536fc793f9ba7cacd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCSR0) Peripheral Clock 16 Status  <br /></td></tr>
<tr class="separator:ae1dd25d22f25f8d536fc793f9ba7cacd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f42d67ad6601e60109af27d2eb91f2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a5f42d67ad6601e60109af27d2eb91f2f">PMC_PCSR0_PID17</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:a5f42d67ad6601e60109af27d2eb91f2f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCSR0) Peripheral Clock 17 Status  <br /></td></tr>
<tr class="separator:a5f42d67ad6601e60109af27d2eb91f2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a703eff24f099c4efae05d4a0506798a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a703eff24f099c4efae05d4a0506798a8">PMC_PCSR0_PID18</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:a703eff24f099c4efae05d4a0506798a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCSR0) Peripheral Clock 18 Status  <br /></td></tr>
<tr class="separator:a703eff24f099c4efae05d4a0506798a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee2fed0a8f85d8b1d61d2f39548705f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#aee2fed0a8f85d8b1d61d2f39548705f8">PMC_PCSR0_PID19</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:aee2fed0a8f85d8b1d61d2f39548705f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCSR0) Peripheral Clock 19 Status  <br /></td></tr>
<tr class="separator:aee2fed0a8f85d8b1d61d2f39548705f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ac7444ae97845536c9af7cd365c3289"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a2ac7444ae97845536c9af7cd365c3289">PMC_PCSR0_PID20</a>&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td></tr>
<tr class="memdesc:a2ac7444ae97845536c9af7cd365c3289"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCSR0) Peripheral Clock 20 Status  <br /></td></tr>
<tr class="separator:a2ac7444ae97845536c9af7cd365c3289"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00f250bdc8809d1c713a62a87af554bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a00f250bdc8809d1c713a62a87af554bf">PMC_PCSR0_PID21</a>&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td></tr>
<tr class="memdesc:a00f250bdc8809d1c713a62a87af554bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCSR0) Peripheral Clock 21 Status  <br /></td></tr>
<tr class="separator:a00f250bdc8809d1c713a62a87af554bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f9e1312fdc6c1b4306a64364fb85ab1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a9f9e1312fdc6c1b4306a64364fb85ab1">PMC_PCSR0_PID22</a>&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td></tr>
<tr class="memdesc:a9f9e1312fdc6c1b4306a64364fb85ab1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCSR0) Peripheral Clock 22 Status  <br /></td></tr>
<tr class="separator:a9f9e1312fdc6c1b4306a64364fb85ab1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad403672a67189b08f3b0107c98acf5f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ad403672a67189b08f3b0107c98acf5f9">PMC_PCSR0_PID23</a>&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td></tr>
<tr class="memdesc:ad403672a67189b08f3b0107c98acf5f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCSR0) Peripheral Clock 23 Status  <br /></td></tr>
<tr class="separator:ad403672a67189b08f3b0107c98acf5f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa120bcc76213cd738ad4554e68551aa7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#aa120bcc76213cd738ad4554e68551aa7">PMC_PCSR0_PID24</a>&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td></tr>
<tr class="memdesc:aa120bcc76213cd738ad4554e68551aa7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCSR0) Peripheral Clock 24 Status  <br /></td></tr>
<tr class="separator:aa120bcc76213cd738ad4554e68551aa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f3f0a6002b2c947f21b638d92ba3254"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a2f3f0a6002b2c947f21b638d92ba3254">PMC_PCSR0_PID25</a>&#160;&#160;&#160;(0x1u &lt;&lt; 25)</td></tr>
<tr class="memdesc:a2f3f0a6002b2c947f21b638d92ba3254"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCSR0) Peripheral Clock 25 Status  <br /></td></tr>
<tr class="separator:a2f3f0a6002b2c947f21b638d92ba3254"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75bd60df10907917a4c8f6d1b8c64bbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a75bd60df10907917a4c8f6d1b8c64bbe">PMC_PCSR0_PID26</a>&#160;&#160;&#160;(0x1u &lt;&lt; 26)</td></tr>
<tr class="memdesc:a75bd60df10907917a4c8f6d1b8c64bbe"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCSR0) Peripheral Clock 26 Status  <br /></td></tr>
<tr class="separator:a75bd60df10907917a4c8f6d1b8c64bbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af258aa130d9c532be355c183873e67a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#af258aa130d9c532be355c183873e67a2">PMC_PCSR0_PID27</a>&#160;&#160;&#160;(0x1u &lt;&lt; 27)</td></tr>
<tr class="memdesc:af258aa130d9c532be355c183873e67a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCSR0) Peripheral Clock 27 Status  <br /></td></tr>
<tr class="separator:af258aa130d9c532be355c183873e67a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f6889a313e24f63fb6c479534539535"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a3f6889a313e24f63fb6c479534539535">PMC_PCSR0_PID28</a>&#160;&#160;&#160;(0x1u &lt;&lt; 28)</td></tr>
<tr class="memdesc:a3f6889a313e24f63fb6c479534539535"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCSR0) Peripheral Clock 28 Status  <br /></td></tr>
<tr class="separator:a3f6889a313e24f63fb6c479534539535"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe1ff287c30c03e44cd9e76ae90bdf02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#abe1ff287c30c03e44cd9e76ae90bdf02">PMC_PCSR0_PID29</a>&#160;&#160;&#160;(0x1u &lt;&lt; 29)</td></tr>
<tr class="memdesc:abe1ff287c30c03e44cd9e76ae90bdf02"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCSR0) Peripheral Clock 29 Status  <br /></td></tr>
<tr class="separator:abe1ff287c30c03e44cd9e76ae90bdf02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fab50748c6e80609be228b4a39a7486"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a9fab50748c6e80609be228b4a39a7486">PMC_PCSR0_PID30</a>&#160;&#160;&#160;(0x1u &lt;&lt; 30)</td></tr>
<tr class="memdesc:a9fab50748c6e80609be228b4a39a7486"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCSR0) Peripheral Clock 30 Status  <br /></td></tr>
<tr class="separator:a9fab50748c6e80609be228b4a39a7486"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a737a1566079f4040ca78725ec7a8c660"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a737a1566079f4040ca78725ec7a8c660">PMC_PCSR0_PID31</a>&#160;&#160;&#160;(0x1u &lt;&lt; 31)</td></tr>
<tr class="memdesc:a737a1566079f4040ca78725ec7a8c660"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCSR0) Peripheral Clock 31 Status  <br /></td></tr>
<tr class="separator:a737a1566079f4040ca78725ec7a8c660"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0489b06cf0cb06ef115099fdf56fc3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#af0489b06cf0cb06ef115099fdf56fc3e">PMC_PCSR0_PID7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:af0489b06cf0cb06ef115099fdf56fc3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCSR0) Peripheral Clock 7 Status  <br /></td></tr>
<tr class="separator:af0489b06cf0cb06ef115099fdf56fc3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa314397c89a5ab032c464267b2d99ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#aaa314397c89a5ab032c464267b2d99ed">PMC_PCSR0_PID8</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:aaa314397c89a5ab032c464267b2d99ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCSR0) Peripheral Clock 8 Status  <br /></td></tr>
<tr class="separator:aaa314397c89a5ab032c464267b2d99ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2211d038ad027c64e82e69ff1ee493b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a2211d038ad027c64e82e69ff1ee493b1">PMC_PCSR0_PID9</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:a2211d038ad027c64e82e69ff1ee493b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCSR0) Peripheral Clock 9 Status  <br /></td></tr>
<tr class="separator:a2211d038ad027c64e82e69ff1ee493b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac91dd4748028ff9dad647ff84b3acbbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ac91dd4748028ff9dad647ff84b3acbbc">PMC_PCSR1_PID32</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ac91dd4748028ff9dad647ff84b3acbbc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCSR1) Peripheral Clock 32 Status  <br /></td></tr>
<tr class="separator:ac91dd4748028ff9dad647ff84b3acbbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeff1666f3a8f372b6af6bc8af62dacc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#aeff1666f3a8f372b6af6bc8af62dacc6">PMC_PCSR1_PID33</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:aeff1666f3a8f372b6af6bc8af62dacc6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCSR1) Peripheral Clock 33 Status  <br /></td></tr>
<tr class="separator:aeff1666f3a8f372b6af6bc8af62dacc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fe23cc1946583f4a447c6299cc61288"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a8fe23cc1946583f4a447c6299cc61288">PMC_PCSR1_PID34</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:a8fe23cc1946583f4a447c6299cc61288"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCSR1) Peripheral Clock 34 Status  <br /></td></tr>
<tr class="separator:a8fe23cc1946583f4a447c6299cc61288"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a644183de00f6e592a704fb8a191c4933"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a644183de00f6e592a704fb8a191c4933">PMC_PCSR1_PID35</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:a644183de00f6e592a704fb8a191c4933"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCSR1) Peripheral Clock 35 Status  <br /></td></tr>
<tr class="separator:a644183de00f6e592a704fb8a191c4933"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09363ca3d3b19afa460a10b7b1e13519"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a09363ca3d3b19afa460a10b7b1e13519">PMC_PCSR1_PID37</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:a09363ca3d3b19afa460a10b7b1e13519"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCSR1) Peripheral Clock 37 Status  <br /></td></tr>
<tr class="separator:a09363ca3d3b19afa460a10b7b1e13519"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a178ad1f09dcf76d9589ecf5fe4b852cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a178ad1f09dcf76d9589ecf5fe4b852cf">PMC_PCSR1_PID39</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:a178ad1f09dcf76d9589ecf5fe4b852cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCSR1) Peripheral Clock 39 Status  <br /></td></tr>
<tr class="separator:a178ad1f09dcf76d9589ecf5fe4b852cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc733017d6d15847ef4a5923cd440bee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#abc733017d6d15847ef4a5923cd440bee">PMC_PCSR1_PID40</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:abc733017d6d15847ef4a5923cd440bee"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCSR1) Peripheral Clock 40 Status  <br /></td></tr>
<tr class="separator:abc733017d6d15847ef4a5923cd440bee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab818df8c851c2004e980467587acc827"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ab818df8c851c2004e980467587acc827">PMC_PCSR1_PID41</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:ab818df8c851c2004e980467587acc827"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCSR1) Peripheral Clock 41 Status  <br /></td></tr>
<tr class="separator:ab818df8c851c2004e980467587acc827"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9dabc6093c0bf2f44a76f602881e210"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#aa9dabc6093c0bf2f44a76f602881e210">PMC_PCSR1_PID42</a>&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td></tr>
<tr class="memdesc:aa9dabc6093c0bf2f44a76f602881e210"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCSR1) Peripheral Clock 42 Status  <br /></td></tr>
<tr class="separator:aa9dabc6093c0bf2f44a76f602881e210"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a373fe9910cd34f16ddfe94f47b70b156"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a373fe9910cd34f16ddfe94f47b70b156">PMC_PCSR1_PID43</a>&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td></tr>
<tr class="memdesc:a373fe9910cd34f16ddfe94f47b70b156"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCSR1) Peripheral Clock 43 Status  <br /></td></tr>
<tr class="separator:a373fe9910cd34f16ddfe94f47b70b156"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39088bffa9395fcc9a36b177be66f004"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a39088bffa9395fcc9a36b177be66f004">PMC_PCSR1_PID44</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:a39088bffa9395fcc9a36b177be66f004"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCSR1) Peripheral Clock 44 Status  <br /></td></tr>
<tr class="separator:a39088bffa9395fcc9a36b177be66f004"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa76b2bc1b35ecaa102bf67d62b2b8cc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#aa76b2bc1b35ecaa102bf67d62b2b8cc3">PMC_PCSR1_PID45</a>&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td></tr>
<tr class="memdesc:aa76b2bc1b35ecaa102bf67d62b2b8cc3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCSR1) Peripheral Clock 45 Status  <br /></td></tr>
<tr class="separator:aa76b2bc1b35ecaa102bf67d62b2b8cc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fefdfeff233dd72261c66e41433fb6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a0fefdfeff233dd72261c66e41433fb6d">PMC_PCSR1_PID46</a>&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td></tr>
<tr class="memdesc:a0fefdfeff233dd72261c66e41433fb6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCSR1) Peripheral Clock 46 Status  <br /></td></tr>
<tr class="separator:a0fefdfeff233dd72261c66e41433fb6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a209978730341ce903fa77f762577f15e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a209978730341ce903fa77f762577f15e">PMC_PCSR1_PID47</a>&#160;&#160;&#160;(0x1u &lt;&lt; 15)</td></tr>
<tr class="memdesc:a209978730341ce903fa77f762577f15e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCSR1) Peripheral Clock 47 Status  <br /></td></tr>
<tr class="separator:a209978730341ce903fa77f762577f15e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8aa5098b04e4fccd48b7f81de0e33303"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a8aa5098b04e4fccd48b7f81de0e33303">PMC_PCSR1_PID48</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:a8aa5098b04e4fccd48b7f81de0e33303"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCSR1) Peripheral Clock 48 Status  <br /></td></tr>
<tr class="separator:a8aa5098b04e4fccd48b7f81de0e33303"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5775caea8a6b35a73eff793bfdbf446b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a5775caea8a6b35a73eff793bfdbf446b">PMC_PCSR1_PID49</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:a5775caea8a6b35a73eff793bfdbf446b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCSR1) Peripheral Clock 49 Status  <br /></td></tr>
<tr class="separator:a5775caea8a6b35a73eff793bfdbf446b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30d109c9815bd54cb90dbf6ab4042461"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a30d109c9815bd54cb90dbf6ab4042461">PMC_PCSR1_PID50</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:a30d109c9815bd54cb90dbf6ab4042461"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCSR1) Peripheral Clock 50 Status  <br /></td></tr>
<tr class="separator:a30d109c9815bd54cb90dbf6ab4042461"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a19ee5cd6015270f035ec3ed95b306d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a7a19ee5cd6015270f035ec3ed95b306d">PMC_PCSR1_PID51</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:a7a19ee5cd6015270f035ec3ed95b306d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCSR1) Peripheral Clock 51 Status  <br /></td></tr>
<tr class="separator:a7a19ee5cd6015270f035ec3ed95b306d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90e469e8c4092e40cf840c357a234820"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a90e469e8c4092e40cf840c357a234820">PMC_PCSR1_PID52</a>&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td></tr>
<tr class="memdesc:a90e469e8c4092e40cf840c357a234820"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCSR1) Peripheral Clock 52 Status  <br /></td></tr>
<tr class="separator:a90e469e8c4092e40cf840c357a234820"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a428a2719b7cbbd3adf3df7ba2758c588"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a428a2719b7cbbd3adf3df7ba2758c588">PMC_PCSR1_PID53</a>&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td></tr>
<tr class="memdesc:a428a2719b7cbbd3adf3df7ba2758c588"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCSR1) Peripheral Clock 53 Status  <br /></td></tr>
<tr class="separator:a428a2719b7cbbd3adf3df7ba2758c588"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69d2ba5a72f50a7184e1c458c346dfc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a69d2ba5a72f50a7184e1c458c346dfc0">PMC_PCSR1_PID56</a>&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td></tr>
<tr class="memdesc:a69d2ba5a72f50a7184e1c458c346dfc0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCSR1) Peripheral Clock 56 Status  <br /></td></tr>
<tr class="separator:a69d2ba5a72f50a7184e1c458c346dfc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c7b80912e938e0ce323d8761712eac5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a4c7b80912e938e0ce323d8761712eac5">PMC_PCSR1_PID57</a>&#160;&#160;&#160;(0x1u &lt;&lt; 25)</td></tr>
<tr class="memdesc:a4c7b80912e938e0ce323d8761712eac5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCSR1) Peripheral Clock 57 Status  <br /></td></tr>
<tr class="separator:a4c7b80912e938e0ce323d8761712eac5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addd97f663c080afc67880dba2e8fb242"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#addd97f663c080afc67880dba2e8fb242">PMC_PCSR1_PID58</a>&#160;&#160;&#160;(0x1u &lt;&lt; 26)</td></tr>
<tr class="memdesc:addd97f663c080afc67880dba2e8fb242"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCSR1) Peripheral Clock 58 Status  <br /></td></tr>
<tr class="separator:addd97f663c080afc67880dba2e8fb242"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0e6d9c06ea21552bbfb23424e3034fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#af0e6d9c06ea21552bbfb23424e3034fb">PMC_PCSR1_PID59</a>&#160;&#160;&#160;(0x1u &lt;&lt; 27)</td></tr>
<tr class="memdesc:af0e6d9c06ea21552bbfb23424e3034fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCSR1) Peripheral Clock 59 Status  <br /></td></tr>
<tr class="separator:af0e6d9c06ea21552bbfb23424e3034fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b667d54d768b54c6c1d8a63fe75fb7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a7b667d54d768b54c6c1d8a63fe75fb7f">PMC_PCSR1_PID60</a>&#160;&#160;&#160;(0x1u &lt;&lt; 28)</td></tr>
<tr class="memdesc:a7b667d54d768b54c6c1d8a63fe75fb7f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PCSR1) Peripheral Clock 60 Status  <br /></td></tr>
<tr class="separator:a7b667d54d768b54c6c1d8a63fe75fb7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13800fa5e46659c40a881c5e77a30fb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a13800fa5e46659c40a881c5e77a30fb7">PMC_PMMR_PLLA_MMAX</a>(value)&#160;&#160;&#160;((<a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a953c032e7a1789cfd1c988f1b8714fe3">PMC_PMMR_PLLA_MMAX_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a4b43c410ef9a91d3a80ddfb37620a98d">PMC_PMMR_PLLA_MMAX_Pos</a>)))</td></tr>
<tr class="separator:a13800fa5e46659c40a881c5e77a30fb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a953c032e7a1789cfd1c988f1b8714fe3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a953c032e7a1789cfd1c988f1b8714fe3">PMC_PMMR_PLLA_MMAX_Msk</a>&#160;&#160;&#160;(0x7ffu &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a4b43c410ef9a91d3a80ddfb37620a98d">PMC_PMMR_PLLA_MMAX_Pos</a>)</td></tr>
<tr class="memdesc:a953c032e7a1789cfd1c988f1b8714fe3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_PMMR) PLLA Maximum Allowed Multiplier Value  <br /></td></tr>
<tr class="separator:a953c032e7a1789cfd1c988f1b8714fe3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b43c410ef9a91d3a80ddfb37620a98d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a4b43c410ef9a91d3a80ddfb37620a98d">PMC_PMMR_PLLA_MMAX_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a4b43c410ef9a91d3a80ddfb37620a98d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9369a0afa9e84879986ef3520e5c336f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a9369a0afa9e84879986ef3520e5c336f">PMC_SCDR_PCK0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:a9369a0afa9e84879986ef3520e5c336f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SCDR) Programmable Clock 0 Output Disable  <br /></td></tr>
<tr class="separator:a9369a0afa9e84879986ef3520e5c336f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e56788de94ca08e9da777cc2a1c325d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a6e56788de94ca08e9da777cc2a1c325d">PMC_SCDR_PCK1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:a6e56788de94ca08e9da777cc2a1c325d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SCDR) Programmable Clock 1 Output Disable  <br /></td></tr>
<tr class="separator:a6e56788de94ca08e9da777cc2a1c325d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83c2dc788d1adb2240ff22467939144a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a83c2dc788d1adb2240ff22467939144a">PMC_SCDR_PCK2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td></tr>
<tr class="memdesc:a83c2dc788d1adb2240ff22467939144a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SCDR) Programmable Clock 2 Output Disable  <br /></td></tr>
<tr class="separator:a83c2dc788d1adb2240ff22467939144a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93ad20d35cacda7af93c5dc3baf314b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a93ad20d35cacda7af93c5dc3baf314b3">PMC_SCDR_PCK3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td></tr>
<tr class="memdesc:a93ad20d35cacda7af93c5dc3baf314b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SCDR) Programmable Clock 3 Output Disable  <br /></td></tr>
<tr class="separator:a93ad20d35cacda7af93c5dc3baf314b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae82df616afa1c08e1f47c92ffb7fab45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ae82df616afa1c08e1f47c92ffb7fab45">PMC_SCDR_PCK4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:ae82df616afa1c08e1f47c92ffb7fab45"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SCDR) Programmable Clock 4 Output Disable  <br /></td></tr>
<tr class="separator:ae82df616afa1c08e1f47c92ffb7fab45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cdd79cbb68533f00c18036bf00ce4d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a1cdd79cbb68533f00c18036bf00ce4d8">PMC_SCDR_PCK5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td></tr>
<tr class="memdesc:a1cdd79cbb68533f00c18036bf00ce4d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SCDR) Programmable Clock 5 Output Disable  <br /></td></tr>
<tr class="separator:a1cdd79cbb68533f00c18036bf00ce4d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2a6789dc5f4f2ad0e70ba03e4a1afea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ab2a6789dc5f4f2ad0e70ba03e4a1afea">PMC_SCDR_PCK6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td></tr>
<tr class="memdesc:ab2a6789dc5f4f2ad0e70ba03e4a1afea"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SCDR) Programmable Clock 6 Output Disable  <br /></td></tr>
<tr class="separator:ab2a6789dc5f4f2ad0e70ba03e4a1afea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af181035ac0c43413fd5a5c42fb3ee734"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#af181035ac0c43413fd5a5c42fb3ee734">PMC_SCDR_USBCLK</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:af181035ac0c43413fd5a5c42fb3ee734"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SCDR) Disable USB FS Clock  <br /></td></tr>
<tr class="separator:af181035ac0c43413fd5a5c42fb3ee734"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae45b5a1bc47f5ae6c583a28e0abbf008"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ae45b5a1bc47f5ae6c583a28e0abbf008">PMC_SCER_PCK0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:ae45b5a1bc47f5ae6c583a28e0abbf008"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SCER) Programmable Clock 0 Output Enable  <br /></td></tr>
<tr class="separator:ae45b5a1bc47f5ae6c583a28e0abbf008"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e4fb5bfac14f33c79cd9c544b615a24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a7e4fb5bfac14f33c79cd9c544b615a24">PMC_SCER_PCK1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:a7e4fb5bfac14f33c79cd9c544b615a24"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SCER) Programmable Clock 1 Output Enable  <br /></td></tr>
<tr class="separator:a7e4fb5bfac14f33c79cd9c544b615a24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50b5c54beb192dbe558ca65acf0b4302"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a50b5c54beb192dbe558ca65acf0b4302">PMC_SCER_PCK2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td></tr>
<tr class="memdesc:a50b5c54beb192dbe558ca65acf0b4302"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SCER) Programmable Clock 2 Output Enable  <br /></td></tr>
<tr class="separator:a50b5c54beb192dbe558ca65acf0b4302"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4a2c7840a746ac64b9bed22ff683572"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ad4a2c7840a746ac64b9bed22ff683572">PMC_SCER_PCK3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td></tr>
<tr class="memdesc:ad4a2c7840a746ac64b9bed22ff683572"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SCER) Programmable Clock 3 Output Enable  <br /></td></tr>
<tr class="separator:ad4a2c7840a746ac64b9bed22ff683572"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a439a7f068f5851a2545663aafd715301"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a439a7f068f5851a2545663aafd715301">PMC_SCER_PCK4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:a439a7f068f5851a2545663aafd715301"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SCER) Programmable Clock 4 Output Enable  <br /></td></tr>
<tr class="separator:a439a7f068f5851a2545663aafd715301"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c510d90dec2ff15e317fa10d74d8957"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a9c510d90dec2ff15e317fa10d74d8957">PMC_SCER_PCK5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td></tr>
<tr class="memdesc:a9c510d90dec2ff15e317fa10d74d8957"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SCER) Programmable Clock 5 Output Enable  <br /></td></tr>
<tr class="separator:a9c510d90dec2ff15e317fa10d74d8957"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a55e8adfd2f36577018f765a62e2885"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a9a55e8adfd2f36577018f765a62e2885">PMC_SCER_PCK6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td></tr>
<tr class="memdesc:a9a55e8adfd2f36577018f765a62e2885"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SCER) Programmable Clock 6 Output Enable  <br /></td></tr>
<tr class="separator:a9a55e8adfd2f36577018f765a62e2885"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51a0222e8808d001c8124aeb5657652c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a51a0222e8808d001c8124aeb5657652c">PMC_SCER_USBCLK</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:a51a0222e8808d001c8124aeb5657652c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SCER) Enable USB FS Clock  <br /></td></tr>
<tr class="separator:a51a0222e8808d001c8124aeb5657652c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44557dc135b32ad561d220ee56958167"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a44557dc135b32ad561d220ee56958167">PMC_SCSR_HCLKS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a44557dc135b32ad561d220ee56958167"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SCSR) Processor Clock Status  <br /></td></tr>
<tr class="separator:a44557dc135b32ad561d220ee56958167"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eabb3e97d15e03c3d972905170d971c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a6eabb3e97d15e03c3d972905170d971c">PMC_SCSR_PCK0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:a6eabb3e97d15e03c3d972905170d971c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SCSR) Programmable Clock 0 Output Status  <br /></td></tr>
<tr class="separator:a6eabb3e97d15e03c3d972905170d971c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb9d3d3ebc60d5e7c5770b2ff71c6279"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#aeb9d3d3ebc60d5e7c5770b2ff71c6279">PMC_SCSR_PCK1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:aeb9d3d3ebc60d5e7c5770b2ff71c6279"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SCSR) Programmable Clock 1 Output Status  <br /></td></tr>
<tr class="separator:aeb9d3d3ebc60d5e7c5770b2ff71c6279"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab940ccf3130ecb8a67ca288ac82e6ee6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ab940ccf3130ecb8a67ca288ac82e6ee6">PMC_SCSR_PCK2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td></tr>
<tr class="memdesc:ab940ccf3130ecb8a67ca288ac82e6ee6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SCSR) Programmable Clock 2 Output Status  <br /></td></tr>
<tr class="separator:ab940ccf3130ecb8a67ca288ac82e6ee6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d3acd858a83842e2f9bea868f11cbd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a7d3acd858a83842e2f9bea868f11cbd1">PMC_SCSR_PCK3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td></tr>
<tr class="memdesc:a7d3acd858a83842e2f9bea868f11cbd1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SCSR) Programmable Clock 3 Output Status  <br /></td></tr>
<tr class="separator:a7d3acd858a83842e2f9bea868f11cbd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b012f69bccc3b2be9d0b866ae332b28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a3b012f69bccc3b2be9d0b866ae332b28">PMC_SCSR_PCK4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:a3b012f69bccc3b2be9d0b866ae332b28"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SCSR) Programmable Clock 4 Output Status  <br /></td></tr>
<tr class="separator:a3b012f69bccc3b2be9d0b866ae332b28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6f0bc887c3873f6343068075e782029"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ab6f0bc887c3873f6343068075e782029">PMC_SCSR_PCK5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td></tr>
<tr class="memdesc:ab6f0bc887c3873f6343068075e782029"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SCSR) Programmable Clock 5 Output Status  <br /></td></tr>
<tr class="separator:ab6f0bc887c3873f6343068075e782029"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac26c29d031c718c04b61e1ff0d0e8cc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ac26c29d031c718c04b61e1ff0d0e8cc1">PMC_SCSR_PCK6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td></tr>
<tr class="memdesc:ac26c29d031c718c04b61e1ff0d0e8cc1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SCSR) Programmable Clock 6 Output Status  <br /></td></tr>
<tr class="separator:ac26c29d031c718c04b61e1ff0d0e8cc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae4649949446a4c6141a337bc45b1c30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#aae4649949446a4c6141a337bc45b1c30">PMC_SCSR_USBCLK</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:aae4649949446a4c6141a337bc45b1c30"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SCSR) USB FS Clock Status  <br /></td></tr>
<tr class="separator:aae4649949446a4c6141a337bc45b1c30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f6a2967a383e21724097248327fd43f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a4f6a2967a383e21724097248327fd43f">PMC_SLPWK_AIPR_AIP</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a4f6a2967a383e21724097248327fd43f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_AIPR) Activity In Progress  <br /></td></tr>
<tr class="separator:a4f6a2967a383e21724097248327fd43f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cf698e56267c5e9ff42dbf6981ed7db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a1cf698e56267c5e9ff42dbf6981ed7db">PMC_SLPWK_ASR0_PID10</a>&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td></tr>
<tr class="memdesc:a1cf698e56267c5e9ff42dbf6981ed7db"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_ASR0) Peripheral 10 Activity Status  <br /></td></tr>
<tr class="separator:a1cf698e56267c5e9ff42dbf6981ed7db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b1e8f4286a4b59be3dfd1fc943ba8bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a3b1e8f4286a4b59be3dfd1fc943ba8bc">PMC_SLPWK_ASR0_PID11</a>&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td></tr>
<tr class="memdesc:a3b1e8f4286a4b59be3dfd1fc943ba8bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_ASR0) Peripheral 11 Activity Status  <br /></td></tr>
<tr class="separator:a3b1e8f4286a4b59be3dfd1fc943ba8bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedffc46071d316bb36e854eff5d0156e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#aedffc46071d316bb36e854eff5d0156e">PMC_SLPWK_ASR0_PID12</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:aedffc46071d316bb36e854eff5d0156e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_ASR0) Peripheral 12 Activity Status  <br /></td></tr>
<tr class="separator:aedffc46071d316bb36e854eff5d0156e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a682c66ee149768ea3d0d7e5d2865b39a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a682c66ee149768ea3d0d7e5d2865b39a">PMC_SLPWK_ASR0_PID13</a>&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td></tr>
<tr class="memdesc:a682c66ee149768ea3d0d7e5d2865b39a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_ASR0) Peripheral 13 Activity Status  <br /></td></tr>
<tr class="separator:a682c66ee149768ea3d0d7e5d2865b39a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9d68e9ff1d3e5f08176860aa8c36a46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#af9d68e9ff1d3e5f08176860aa8c36a46">PMC_SLPWK_ASR0_PID14</a>&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td></tr>
<tr class="memdesc:af9d68e9ff1d3e5f08176860aa8c36a46"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_ASR0) Peripheral 14 Activity Status  <br /></td></tr>
<tr class="separator:af9d68e9ff1d3e5f08176860aa8c36a46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17bb92cb5f3622e05eec01c3fca207f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a17bb92cb5f3622e05eec01c3fca207f3">PMC_SLPWK_ASR0_PID15</a>&#160;&#160;&#160;(0x1u &lt;&lt; 15)</td></tr>
<tr class="memdesc:a17bb92cb5f3622e05eec01c3fca207f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_ASR0) Peripheral 15 Activity Status  <br /></td></tr>
<tr class="separator:a17bb92cb5f3622e05eec01c3fca207f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8152787ef2359f80ad8c2d2f4db429db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a8152787ef2359f80ad8c2d2f4db429db">PMC_SLPWK_ASR0_PID16</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:a8152787ef2359f80ad8c2d2f4db429db"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_ASR0) Peripheral 16 Activity Status  <br /></td></tr>
<tr class="separator:a8152787ef2359f80ad8c2d2f4db429db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa659ed2d3895acf83e0efcfd9bb561c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#aa659ed2d3895acf83e0efcfd9bb561c1">PMC_SLPWK_ASR0_PID17</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:aa659ed2d3895acf83e0efcfd9bb561c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_ASR0) Peripheral 17 Activity Status  <br /></td></tr>
<tr class="separator:aa659ed2d3895acf83e0efcfd9bb561c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c5ef4dc4783f64e8b0801b824993449"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a8c5ef4dc4783f64e8b0801b824993449">PMC_SLPWK_ASR0_PID18</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:a8c5ef4dc4783f64e8b0801b824993449"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_ASR0) Peripheral 18 Activity Status  <br /></td></tr>
<tr class="separator:a8c5ef4dc4783f64e8b0801b824993449"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa8d37c0c66e77cba10ba30705e84c0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#afa8d37c0c66e77cba10ba30705e84c0f">PMC_SLPWK_ASR0_PID19</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:afa8d37c0c66e77cba10ba30705e84c0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_ASR0) Peripheral 19 Activity Status  <br /></td></tr>
<tr class="separator:afa8d37c0c66e77cba10ba30705e84c0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a114081446573726684cd5acd66fda51d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a114081446573726684cd5acd66fda51d">PMC_SLPWK_ASR0_PID20</a>&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td></tr>
<tr class="memdesc:a114081446573726684cd5acd66fda51d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_ASR0) Peripheral 20 Activity Status  <br /></td></tr>
<tr class="separator:a114081446573726684cd5acd66fda51d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75d4248a5966ada2b663e99db0b6deed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a75d4248a5966ada2b663e99db0b6deed">PMC_SLPWK_ASR0_PID21</a>&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td></tr>
<tr class="memdesc:a75d4248a5966ada2b663e99db0b6deed"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_ASR0) Peripheral 21 Activity Status  <br /></td></tr>
<tr class="separator:a75d4248a5966ada2b663e99db0b6deed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07cd7b45d0754d92ba6a1e96aaed2e88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a07cd7b45d0754d92ba6a1e96aaed2e88">PMC_SLPWK_ASR0_PID22</a>&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td></tr>
<tr class="memdesc:a07cd7b45d0754d92ba6a1e96aaed2e88"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_ASR0) Peripheral 22 Activity Status  <br /></td></tr>
<tr class="separator:a07cd7b45d0754d92ba6a1e96aaed2e88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b8d2e279446264608373dac7d017f1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a7b8d2e279446264608373dac7d017f1f">PMC_SLPWK_ASR0_PID23</a>&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td></tr>
<tr class="memdesc:a7b8d2e279446264608373dac7d017f1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_ASR0) Peripheral 23 Activity Status  <br /></td></tr>
<tr class="separator:a7b8d2e279446264608373dac7d017f1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a62b30b829cb319a2dce62df09e024d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a9a62b30b829cb319a2dce62df09e024d">PMC_SLPWK_ASR0_PID24</a>&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td></tr>
<tr class="memdesc:a9a62b30b829cb319a2dce62df09e024d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_ASR0) Peripheral 24 Activity Status  <br /></td></tr>
<tr class="separator:a9a62b30b829cb319a2dce62df09e024d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbf23af8eadc307ee1bebfb83e4d8d4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#abbf23af8eadc307ee1bebfb83e4d8d4b">PMC_SLPWK_ASR0_PID25</a>&#160;&#160;&#160;(0x1u &lt;&lt; 25)</td></tr>
<tr class="memdesc:abbf23af8eadc307ee1bebfb83e4d8d4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_ASR0) Peripheral 25 Activity Status  <br /></td></tr>
<tr class="separator:abbf23af8eadc307ee1bebfb83e4d8d4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3daeab1de1d5ed29cafa566df5d3776e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a3daeab1de1d5ed29cafa566df5d3776e">PMC_SLPWK_ASR0_PID26</a>&#160;&#160;&#160;(0x1u &lt;&lt; 26)</td></tr>
<tr class="memdesc:a3daeab1de1d5ed29cafa566df5d3776e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_ASR0) Peripheral 26 Activity Status  <br /></td></tr>
<tr class="separator:a3daeab1de1d5ed29cafa566df5d3776e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a413b2f1918c600717d1bbc4d4e8018ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a413b2f1918c600717d1bbc4d4e8018ce">PMC_SLPWK_ASR0_PID27</a>&#160;&#160;&#160;(0x1u &lt;&lt; 27)</td></tr>
<tr class="memdesc:a413b2f1918c600717d1bbc4d4e8018ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_ASR0) Peripheral 27 Activity Status  <br /></td></tr>
<tr class="separator:a413b2f1918c600717d1bbc4d4e8018ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fe54756fc91d85c706b725f405b47ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a9fe54756fc91d85c706b725f405b47ec">PMC_SLPWK_ASR0_PID28</a>&#160;&#160;&#160;(0x1u &lt;&lt; 28)</td></tr>
<tr class="memdesc:a9fe54756fc91d85c706b725f405b47ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_ASR0) Peripheral 28 Activity Status  <br /></td></tr>
<tr class="separator:a9fe54756fc91d85c706b725f405b47ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aade9c863351e946fbb65ca740530d96b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#aade9c863351e946fbb65ca740530d96b">PMC_SLPWK_ASR0_PID29</a>&#160;&#160;&#160;(0x1u &lt;&lt; 29)</td></tr>
<tr class="memdesc:aade9c863351e946fbb65ca740530d96b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_ASR0) Peripheral 29 Activity Status  <br /></td></tr>
<tr class="separator:aade9c863351e946fbb65ca740530d96b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdc5a98b12be110e23239c61caa66d52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#afdc5a98b12be110e23239c61caa66d52">PMC_SLPWK_ASR0_PID30</a>&#160;&#160;&#160;(0x1u &lt;&lt; 30)</td></tr>
<tr class="memdesc:afdc5a98b12be110e23239c61caa66d52"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_ASR0) Peripheral 30 Activity Status  <br /></td></tr>
<tr class="separator:afdc5a98b12be110e23239c61caa66d52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab23c1221c3773c42011247533325c5f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ab23c1221c3773c42011247533325c5f7">PMC_SLPWK_ASR0_PID31</a>&#160;&#160;&#160;(0x1u &lt;&lt; 31)</td></tr>
<tr class="memdesc:ab23c1221c3773c42011247533325c5f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_ASR0) Peripheral 31 Activity Status  <br /></td></tr>
<tr class="separator:ab23c1221c3773c42011247533325c5f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd5e99e838b4534e5eb5122fba31f81d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#acd5e99e838b4534e5eb5122fba31f81d">PMC_SLPWK_ASR0_PID7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:acd5e99e838b4534e5eb5122fba31f81d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_ASR0) Peripheral 7 Activity Status  <br /></td></tr>
<tr class="separator:acd5e99e838b4534e5eb5122fba31f81d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4eac4b4695f4014900430a730bc6b9e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a4eac4b4695f4014900430a730bc6b9e2">PMC_SLPWK_ASR0_PID8</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:a4eac4b4695f4014900430a730bc6b9e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_ASR0) Peripheral 8 Activity Status  <br /></td></tr>
<tr class="separator:a4eac4b4695f4014900430a730bc6b9e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a828ad958720d1dc480f3213d547b9884"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a828ad958720d1dc480f3213d547b9884">PMC_SLPWK_ASR0_PID9</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:a828ad958720d1dc480f3213d547b9884"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_ASR0) Peripheral 9 Activity Status  <br /></td></tr>
<tr class="separator:a828ad958720d1dc480f3213d547b9884"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed7cd2ef02c6f1713bdccbe5129452e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#aed7cd2ef02c6f1713bdccbe5129452e6">PMC_SLPWK_ASR1_PID32</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:aed7cd2ef02c6f1713bdccbe5129452e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_ASR1) Peripheral 32 Activity Status  <br /></td></tr>
<tr class="separator:aed7cd2ef02c6f1713bdccbe5129452e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab6384d4de4c6b740e9b296fcf8a9843"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#aab6384d4de4c6b740e9b296fcf8a9843">PMC_SLPWK_ASR1_PID33</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:aab6384d4de4c6b740e9b296fcf8a9843"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_ASR1) Peripheral 33 Activity Status  <br /></td></tr>
<tr class="separator:aab6384d4de4c6b740e9b296fcf8a9843"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90ef4c6d673fd5ed2b74616a0490df94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a90ef4c6d673fd5ed2b74616a0490df94">PMC_SLPWK_ASR1_PID34</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:a90ef4c6d673fd5ed2b74616a0490df94"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_ASR1) Peripheral 34 Activity Status  <br /></td></tr>
<tr class="separator:a90ef4c6d673fd5ed2b74616a0490df94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9dc24631242c68111df9bb4e8b075060"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a9dc24631242c68111df9bb4e8b075060">PMC_SLPWK_ASR1_PID35</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:a9dc24631242c68111df9bb4e8b075060"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_ASR1) Peripheral 35 Activity Status  <br /></td></tr>
<tr class="separator:a9dc24631242c68111df9bb4e8b075060"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad32f9c6f78963b498f7d6c8105d86f5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ad32f9c6f78963b498f7d6c8105d86f5e">PMC_SLPWK_ASR1_PID37</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:ad32f9c6f78963b498f7d6c8105d86f5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_ASR1) Peripheral 37 Activity Status  <br /></td></tr>
<tr class="separator:ad32f9c6f78963b498f7d6c8105d86f5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17d9236f48a1f6ee42bc8287a286c525"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a17d9236f48a1f6ee42bc8287a286c525">PMC_SLPWK_ASR1_PID39</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:a17d9236f48a1f6ee42bc8287a286c525"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_ASR1) Peripheral 39 Activity Status  <br /></td></tr>
<tr class="separator:a17d9236f48a1f6ee42bc8287a286c525"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a909ddaeb2c153579d27fad70e565db68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a909ddaeb2c153579d27fad70e565db68">PMC_SLPWK_ASR1_PID40</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:a909ddaeb2c153579d27fad70e565db68"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_ASR1) Peripheral 40 Activity Status  <br /></td></tr>
<tr class="separator:a909ddaeb2c153579d27fad70e565db68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a882462e5986c62b3ad8043f299fdbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a4a882462e5986c62b3ad8043f299fdbf">PMC_SLPWK_ASR1_PID41</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:a4a882462e5986c62b3ad8043f299fdbf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_ASR1) Peripheral 41 Activity Status  <br /></td></tr>
<tr class="separator:a4a882462e5986c62b3ad8043f299fdbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3446c2a27da78ebc47614981ba86f632"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a3446c2a27da78ebc47614981ba86f632">PMC_SLPWK_ASR1_PID42</a>&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td></tr>
<tr class="memdesc:a3446c2a27da78ebc47614981ba86f632"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_ASR1) Peripheral 42 Activity Status  <br /></td></tr>
<tr class="separator:a3446c2a27da78ebc47614981ba86f632"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a27c707131ddaa56cc370bc51b8b230"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a0a27c707131ddaa56cc370bc51b8b230">PMC_SLPWK_ASR1_PID43</a>&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td></tr>
<tr class="memdesc:a0a27c707131ddaa56cc370bc51b8b230"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_ASR1) Peripheral 43 Activity Status  <br /></td></tr>
<tr class="separator:a0a27c707131ddaa56cc370bc51b8b230"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39830db10e3c07e603316ea6631b4c89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a39830db10e3c07e603316ea6631b4c89">PMC_SLPWK_ASR1_PID44</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:a39830db10e3c07e603316ea6631b4c89"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_ASR1) Peripheral 44 Activity Status  <br /></td></tr>
<tr class="separator:a39830db10e3c07e603316ea6631b4c89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01f7bcf21496e08635f0d60a2e6ba8e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a01f7bcf21496e08635f0d60a2e6ba8e8">PMC_SLPWK_ASR1_PID45</a>&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td></tr>
<tr class="memdesc:a01f7bcf21496e08635f0d60a2e6ba8e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_ASR1) Peripheral 45 Activity Status  <br /></td></tr>
<tr class="separator:a01f7bcf21496e08635f0d60a2e6ba8e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f4f9b9add2475e4bb93ece7b40a94dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a9f4f9b9add2475e4bb93ece7b40a94dc">PMC_SLPWK_ASR1_PID46</a>&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td></tr>
<tr class="memdesc:a9f4f9b9add2475e4bb93ece7b40a94dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_ASR1) Peripheral 46 Activity Status  <br /></td></tr>
<tr class="separator:a9f4f9b9add2475e4bb93ece7b40a94dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd5500661fca372780b20522df467df9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#afd5500661fca372780b20522df467df9">PMC_SLPWK_ASR1_PID47</a>&#160;&#160;&#160;(0x1u &lt;&lt; 15)</td></tr>
<tr class="memdesc:afd5500661fca372780b20522df467df9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_ASR1) Peripheral 47 Activity Status  <br /></td></tr>
<tr class="separator:afd5500661fca372780b20522df467df9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a887198bce049df748759d1c3f9041ad3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a887198bce049df748759d1c3f9041ad3">PMC_SLPWK_ASR1_PID48</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:a887198bce049df748759d1c3f9041ad3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_ASR1) Peripheral 48 Activity Status  <br /></td></tr>
<tr class="separator:a887198bce049df748759d1c3f9041ad3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3268f328d48ae9a3b9e16a46614695f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a3268f328d48ae9a3b9e16a46614695f1">PMC_SLPWK_ASR1_PID49</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:a3268f328d48ae9a3b9e16a46614695f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_ASR1) Peripheral 49 Activity Status  <br /></td></tr>
<tr class="separator:a3268f328d48ae9a3b9e16a46614695f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d2d99e2b2bfd6f7d495d9117a5104a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a2d2d99e2b2bfd6f7d495d9117a5104a4">PMC_SLPWK_ASR1_PID50</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:a2d2d99e2b2bfd6f7d495d9117a5104a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_ASR1) Peripheral 50 Activity Status  <br /></td></tr>
<tr class="separator:a2d2d99e2b2bfd6f7d495d9117a5104a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79d9a2e4a1cebaf4c5e2fa569cdba3a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a79d9a2e4a1cebaf4c5e2fa569cdba3a7">PMC_SLPWK_ASR1_PID51</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:a79d9a2e4a1cebaf4c5e2fa569cdba3a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_ASR1) Peripheral 51 Activity Status  <br /></td></tr>
<tr class="separator:a79d9a2e4a1cebaf4c5e2fa569cdba3a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59f5331fe305469aa38139c0cf95b61e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a59f5331fe305469aa38139c0cf95b61e">PMC_SLPWK_ASR1_PID52</a>&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td></tr>
<tr class="memdesc:a59f5331fe305469aa38139c0cf95b61e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_ASR1) Peripheral 52 Activity Status  <br /></td></tr>
<tr class="separator:a59f5331fe305469aa38139c0cf95b61e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65d68f06f2edea6a4d2b5cfa62c37227"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a65d68f06f2edea6a4d2b5cfa62c37227">PMC_SLPWK_ASR1_PID53</a>&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td></tr>
<tr class="memdesc:a65d68f06f2edea6a4d2b5cfa62c37227"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_ASR1) Peripheral 53 Activity Status  <br /></td></tr>
<tr class="separator:a65d68f06f2edea6a4d2b5cfa62c37227"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2676e54cd88cce57d6b1ba09f7c3c866"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a2676e54cd88cce57d6b1ba09f7c3c866">PMC_SLPWK_ASR1_PID56</a>&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td></tr>
<tr class="memdesc:a2676e54cd88cce57d6b1ba09f7c3c866"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_ASR1) Peripheral 56 Activity Status  <br /></td></tr>
<tr class="separator:a2676e54cd88cce57d6b1ba09f7c3c866"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67274aa2482ed51d2cd0e0cc6d41a1d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a67274aa2482ed51d2cd0e0cc6d41a1d5">PMC_SLPWK_ASR1_PID57</a>&#160;&#160;&#160;(0x1u &lt;&lt; 25)</td></tr>
<tr class="memdesc:a67274aa2482ed51d2cd0e0cc6d41a1d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_ASR1) Peripheral 57 Activity Status  <br /></td></tr>
<tr class="separator:a67274aa2482ed51d2cd0e0cc6d41a1d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1291144e3aa0588181e47e24603781c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a1291144e3aa0588181e47e24603781c1">PMC_SLPWK_ASR1_PID58</a>&#160;&#160;&#160;(0x1u &lt;&lt; 26)</td></tr>
<tr class="memdesc:a1291144e3aa0588181e47e24603781c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_ASR1) Peripheral 58 Activity Status  <br /></td></tr>
<tr class="separator:a1291144e3aa0588181e47e24603781c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae9a7012faa614368ff01d54ab17e1cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#aae9a7012faa614368ff01d54ab17e1cd">PMC_SLPWK_ASR1_PID59</a>&#160;&#160;&#160;(0x1u &lt;&lt; 27)</td></tr>
<tr class="memdesc:aae9a7012faa614368ff01d54ab17e1cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_ASR1) Peripheral 59 Activity Status  <br /></td></tr>
<tr class="separator:aae9a7012faa614368ff01d54ab17e1cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4b62b287f34278901ce3303868eae7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ae4b62b287f34278901ce3303868eae7f">PMC_SLPWK_ASR1_PID60</a>&#160;&#160;&#160;(0x1u &lt;&lt; 28)</td></tr>
<tr class="memdesc:ae4b62b287f34278901ce3303868eae7f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_ASR1) Peripheral 60 Activity Status  <br /></td></tr>
<tr class="separator:ae4b62b287f34278901ce3303868eae7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af464ad11065a7306faad9bd70430b4ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#af464ad11065a7306faad9bd70430b4ea">PMC_SLPWK_DR0_PID10</a>&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td></tr>
<tr class="memdesc:af464ad11065a7306faad9bd70430b4ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_DR0) Peripheral 10 SleepWalking Disable  <br /></td></tr>
<tr class="separator:af464ad11065a7306faad9bd70430b4ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07869d56d5406e7d90408c1a23aa5e6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a07869d56d5406e7d90408c1a23aa5e6c">PMC_SLPWK_DR0_PID11</a>&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td></tr>
<tr class="memdesc:a07869d56d5406e7d90408c1a23aa5e6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_DR0) Peripheral 11 SleepWalking Disable  <br /></td></tr>
<tr class="separator:a07869d56d5406e7d90408c1a23aa5e6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5190bf95bc37a6b05d1a669664b3d4fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a5190bf95bc37a6b05d1a669664b3d4fd">PMC_SLPWK_DR0_PID12</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:a5190bf95bc37a6b05d1a669664b3d4fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_DR0) Peripheral 12 SleepWalking Disable  <br /></td></tr>
<tr class="separator:a5190bf95bc37a6b05d1a669664b3d4fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a77c1b7943aa2544f0543c6e9a39e28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a5a77c1b7943aa2544f0543c6e9a39e28">PMC_SLPWK_DR0_PID13</a>&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td></tr>
<tr class="memdesc:a5a77c1b7943aa2544f0543c6e9a39e28"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_DR0) Peripheral 13 SleepWalking Disable  <br /></td></tr>
<tr class="separator:a5a77c1b7943aa2544f0543c6e9a39e28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fda27a3f63352ad94ffa139e673ce3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a2fda27a3f63352ad94ffa139e673ce3b">PMC_SLPWK_DR0_PID14</a>&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td></tr>
<tr class="memdesc:a2fda27a3f63352ad94ffa139e673ce3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_DR0) Peripheral 14 SleepWalking Disable  <br /></td></tr>
<tr class="separator:a2fda27a3f63352ad94ffa139e673ce3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa01d43dceb9334f103ded15534d67f73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#aa01d43dceb9334f103ded15534d67f73">PMC_SLPWK_DR0_PID15</a>&#160;&#160;&#160;(0x1u &lt;&lt; 15)</td></tr>
<tr class="memdesc:aa01d43dceb9334f103ded15534d67f73"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_DR0) Peripheral 15 SleepWalking Disable  <br /></td></tr>
<tr class="separator:aa01d43dceb9334f103ded15534d67f73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b9a8c51ed8298f8ba49da09ab55980d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a6b9a8c51ed8298f8ba49da09ab55980d">PMC_SLPWK_DR0_PID16</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:a6b9a8c51ed8298f8ba49da09ab55980d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_DR0) Peripheral 16 SleepWalking Disable  <br /></td></tr>
<tr class="separator:a6b9a8c51ed8298f8ba49da09ab55980d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c7b0537891b5a26ce3aae68f8361f8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a9c7b0537891b5a26ce3aae68f8361f8b">PMC_SLPWK_DR0_PID17</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:a9c7b0537891b5a26ce3aae68f8361f8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_DR0) Peripheral 17 SleepWalking Disable  <br /></td></tr>
<tr class="separator:a9c7b0537891b5a26ce3aae68f8361f8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae431248a1b54f05c70cf150aa56d5be0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ae431248a1b54f05c70cf150aa56d5be0">PMC_SLPWK_DR0_PID18</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:ae431248a1b54f05c70cf150aa56d5be0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_DR0) Peripheral 18 SleepWalking Disable  <br /></td></tr>
<tr class="separator:ae431248a1b54f05c70cf150aa56d5be0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46b1f041e09c78500bbd2f5d429646b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a46b1f041e09c78500bbd2f5d429646b8">PMC_SLPWK_DR0_PID19</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:a46b1f041e09c78500bbd2f5d429646b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_DR0) Peripheral 19 SleepWalking Disable  <br /></td></tr>
<tr class="separator:a46b1f041e09c78500bbd2f5d429646b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad37e76fde9d7b6ab401d75cb5111a185"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ad37e76fde9d7b6ab401d75cb5111a185">PMC_SLPWK_DR0_PID20</a>&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td></tr>
<tr class="memdesc:ad37e76fde9d7b6ab401d75cb5111a185"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_DR0) Peripheral 20 SleepWalking Disable  <br /></td></tr>
<tr class="separator:ad37e76fde9d7b6ab401d75cb5111a185"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa653b0184fa468e90caf6982afb6922c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#aa653b0184fa468e90caf6982afb6922c">PMC_SLPWK_DR0_PID21</a>&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td></tr>
<tr class="memdesc:aa653b0184fa468e90caf6982afb6922c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_DR0) Peripheral 21 SleepWalking Disable  <br /></td></tr>
<tr class="separator:aa653b0184fa468e90caf6982afb6922c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a215351fa253cc0b4327c6f7efa3f6ef6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a215351fa253cc0b4327c6f7efa3f6ef6">PMC_SLPWK_DR0_PID22</a>&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td></tr>
<tr class="memdesc:a215351fa253cc0b4327c6f7efa3f6ef6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_DR0) Peripheral 22 SleepWalking Disable  <br /></td></tr>
<tr class="separator:a215351fa253cc0b4327c6f7efa3f6ef6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac28d299c5abfb5b926058e08847fa81d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ac28d299c5abfb5b926058e08847fa81d">PMC_SLPWK_DR0_PID23</a>&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td></tr>
<tr class="memdesc:ac28d299c5abfb5b926058e08847fa81d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_DR0) Peripheral 23 SleepWalking Disable  <br /></td></tr>
<tr class="separator:ac28d299c5abfb5b926058e08847fa81d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a329e5bf2ae42407a3abce01e22b8f7ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a329e5bf2ae42407a3abce01e22b8f7ab">PMC_SLPWK_DR0_PID24</a>&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td></tr>
<tr class="memdesc:a329e5bf2ae42407a3abce01e22b8f7ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_DR0) Peripheral 24 SleepWalking Disable  <br /></td></tr>
<tr class="separator:a329e5bf2ae42407a3abce01e22b8f7ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f86af4e4352b0feb90001d327f003f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a7f86af4e4352b0feb90001d327f003f4">PMC_SLPWK_DR0_PID25</a>&#160;&#160;&#160;(0x1u &lt;&lt; 25)</td></tr>
<tr class="memdesc:a7f86af4e4352b0feb90001d327f003f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_DR0) Peripheral 25 SleepWalking Disable  <br /></td></tr>
<tr class="separator:a7f86af4e4352b0feb90001d327f003f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac30ab55e859fff38f4d947cbbe2ede8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ac30ab55e859fff38f4d947cbbe2ede8a">PMC_SLPWK_DR0_PID26</a>&#160;&#160;&#160;(0x1u &lt;&lt; 26)</td></tr>
<tr class="memdesc:ac30ab55e859fff38f4d947cbbe2ede8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_DR0) Peripheral 26 SleepWalking Disable  <br /></td></tr>
<tr class="separator:ac30ab55e859fff38f4d947cbbe2ede8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac05c9ac4acc0d89d111dad66b29678ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ac05c9ac4acc0d89d111dad66b29678ad">PMC_SLPWK_DR0_PID27</a>&#160;&#160;&#160;(0x1u &lt;&lt; 27)</td></tr>
<tr class="memdesc:ac05c9ac4acc0d89d111dad66b29678ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_DR0) Peripheral 27 SleepWalking Disable  <br /></td></tr>
<tr class="separator:ac05c9ac4acc0d89d111dad66b29678ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a101ebe9b346860a4308e825640c16ae0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a101ebe9b346860a4308e825640c16ae0">PMC_SLPWK_DR0_PID28</a>&#160;&#160;&#160;(0x1u &lt;&lt; 28)</td></tr>
<tr class="memdesc:a101ebe9b346860a4308e825640c16ae0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_DR0) Peripheral 28 SleepWalking Disable  <br /></td></tr>
<tr class="separator:a101ebe9b346860a4308e825640c16ae0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbf17fd219ae47df8d9adfc09818b8ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#abbf17fd219ae47df8d9adfc09818b8ff">PMC_SLPWK_DR0_PID29</a>&#160;&#160;&#160;(0x1u &lt;&lt; 29)</td></tr>
<tr class="memdesc:abbf17fd219ae47df8d9adfc09818b8ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_DR0) Peripheral 29 SleepWalking Disable  <br /></td></tr>
<tr class="separator:abbf17fd219ae47df8d9adfc09818b8ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb8361edd29501c31639b29d439a7442"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#adb8361edd29501c31639b29d439a7442">PMC_SLPWK_DR0_PID30</a>&#160;&#160;&#160;(0x1u &lt;&lt; 30)</td></tr>
<tr class="memdesc:adb8361edd29501c31639b29d439a7442"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_DR0) Peripheral 30 SleepWalking Disable  <br /></td></tr>
<tr class="separator:adb8361edd29501c31639b29d439a7442"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a535a859388caa8385073eb68e7150bb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a535a859388caa8385073eb68e7150bb7">PMC_SLPWK_DR0_PID31</a>&#160;&#160;&#160;(0x1u &lt;&lt; 31)</td></tr>
<tr class="memdesc:a535a859388caa8385073eb68e7150bb7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_DR0) Peripheral 31 SleepWalking Disable  <br /></td></tr>
<tr class="separator:a535a859388caa8385073eb68e7150bb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e9bbfee49bb688f4eeb710fa44fca20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a5e9bbfee49bb688f4eeb710fa44fca20">PMC_SLPWK_DR0_PID7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:a5e9bbfee49bb688f4eeb710fa44fca20"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_DR0) Peripheral 7 SleepWalking Disable  <br /></td></tr>
<tr class="separator:a5e9bbfee49bb688f4eeb710fa44fca20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67953823b700e33d87338bf8a352e4fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a67953823b700e33d87338bf8a352e4fc">PMC_SLPWK_DR0_PID8</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:a67953823b700e33d87338bf8a352e4fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_DR0) Peripheral 8 SleepWalking Disable  <br /></td></tr>
<tr class="separator:a67953823b700e33d87338bf8a352e4fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a948db235629c0041ccb47c795aa37ffc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a948db235629c0041ccb47c795aa37ffc">PMC_SLPWK_DR0_PID9</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:a948db235629c0041ccb47c795aa37ffc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_DR0) Peripheral 9 SleepWalking Disable  <br /></td></tr>
<tr class="separator:a948db235629c0041ccb47c795aa37ffc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3df64c7f8916cf9325762a80fd9ee80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ac3df64c7f8916cf9325762a80fd9ee80">PMC_SLPWK_DR1_PID32</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ac3df64c7f8916cf9325762a80fd9ee80"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_DR1) Peripheral 32 SleepWalking Disable  <br /></td></tr>
<tr class="separator:ac3df64c7f8916cf9325762a80fd9ee80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a707ff967774e6bb8804d0fbaad7cee81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a707ff967774e6bb8804d0fbaad7cee81">PMC_SLPWK_DR1_PID33</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:a707ff967774e6bb8804d0fbaad7cee81"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_DR1) Peripheral 33 SleepWalking Disable  <br /></td></tr>
<tr class="separator:a707ff967774e6bb8804d0fbaad7cee81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad756ecdc6dcc517ec72b462eb3126480"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ad756ecdc6dcc517ec72b462eb3126480">PMC_SLPWK_DR1_PID34</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:ad756ecdc6dcc517ec72b462eb3126480"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_DR1) Peripheral 34 SleepWalking Disable  <br /></td></tr>
<tr class="separator:ad756ecdc6dcc517ec72b462eb3126480"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a971bfbb1c353f0d6b5c3dc2996849113"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a971bfbb1c353f0d6b5c3dc2996849113">PMC_SLPWK_DR1_PID35</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:a971bfbb1c353f0d6b5c3dc2996849113"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_DR1) Peripheral 35 SleepWalking Disable  <br /></td></tr>
<tr class="separator:a971bfbb1c353f0d6b5c3dc2996849113"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa24df900c562d8599d9a1e93cfe7768a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#aa24df900c562d8599d9a1e93cfe7768a">PMC_SLPWK_DR1_PID37</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:aa24df900c562d8599d9a1e93cfe7768a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_DR1) Peripheral 37 SleepWalking Disable  <br /></td></tr>
<tr class="separator:aa24df900c562d8599d9a1e93cfe7768a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cc12f8d0d826fd8ca3d2c43d7daea8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a0cc12f8d0d826fd8ca3d2c43d7daea8f">PMC_SLPWK_DR1_PID39</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:a0cc12f8d0d826fd8ca3d2c43d7daea8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_DR1) Peripheral 39 SleepWalking Disable  <br /></td></tr>
<tr class="separator:a0cc12f8d0d826fd8ca3d2c43d7daea8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e2fc3b41930f8488c1b4c02e508db17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a0e2fc3b41930f8488c1b4c02e508db17">PMC_SLPWK_DR1_PID40</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:a0e2fc3b41930f8488c1b4c02e508db17"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_DR1) Peripheral 40 SleepWalking Disable  <br /></td></tr>
<tr class="separator:a0e2fc3b41930f8488c1b4c02e508db17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c62a73714d2ece7ef85e3f5b312f2ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a6c62a73714d2ece7ef85e3f5b312f2ab">PMC_SLPWK_DR1_PID41</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:a6c62a73714d2ece7ef85e3f5b312f2ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_DR1) Peripheral 41 SleepWalking Disable  <br /></td></tr>
<tr class="separator:a6c62a73714d2ece7ef85e3f5b312f2ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c3af32a2b4879f6556a0a21563340a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a9c3af32a2b4879f6556a0a21563340a5">PMC_SLPWK_DR1_PID42</a>&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td></tr>
<tr class="memdesc:a9c3af32a2b4879f6556a0a21563340a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_DR1) Peripheral 42 SleepWalking Disable  <br /></td></tr>
<tr class="separator:a9c3af32a2b4879f6556a0a21563340a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ceeb837db278ec8d1ef2f60bf87cef1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a1ceeb837db278ec8d1ef2f60bf87cef1">PMC_SLPWK_DR1_PID43</a>&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td></tr>
<tr class="memdesc:a1ceeb837db278ec8d1ef2f60bf87cef1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_DR1) Peripheral 43 SleepWalking Disable  <br /></td></tr>
<tr class="separator:a1ceeb837db278ec8d1ef2f60bf87cef1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60b5b21abf5e51bf745b1cd41afe93dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a60b5b21abf5e51bf745b1cd41afe93dd">PMC_SLPWK_DR1_PID44</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:a60b5b21abf5e51bf745b1cd41afe93dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_DR1) Peripheral 44 SleepWalking Disable  <br /></td></tr>
<tr class="separator:a60b5b21abf5e51bf745b1cd41afe93dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad070a6e877cf1a5db6f28d65a5aeb067"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ad070a6e877cf1a5db6f28d65a5aeb067">PMC_SLPWK_DR1_PID45</a>&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td></tr>
<tr class="memdesc:ad070a6e877cf1a5db6f28d65a5aeb067"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_DR1) Peripheral 45 SleepWalking Disable  <br /></td></tr>
<tr class="separator:ad070a6e877cf1a5db6f28d65a5aeb067"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e9a3273aacfe6cce7bd9c1b7839e00d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a7e9a3273aacfe6cce7bd9c1b7839e00d">PMC_SLPWK_DR1_PID46</a>&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td></tr>
<tr class="memdesc:a7e9a3273aacfe6cce7bd9c1b7839e00d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_DR1) Peripheral 46 SleepWalking Disable  <br /></td></tr>
<tr class="separator:a7e9a3273aacfe6cce7bd9c1b7839e00d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae32fd6bbbae61bc66c0e49f82fb51440"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ae32fd6bbbae61bc66c0e49f82fb51440">PMC_SLPWK_DR1_PID47</a>&#160;&#160;&#160;(0x1u &lt;&lt; 15)</td></tr>
<tr class="memdesc:ae32fd6bbbae61bc66c0e49f82fb51440"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_DR1) Peripheral 47 SleepWalking Disable  <br /></td></tr>
<tr class="separator:ae32fd6bbbae61bc66c0e49f82fb51440"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71fcb7b9c9f1d45cbf20671232affec3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a71fcb7b9c9f1d45cbf20671232affec3">PMC_SLPWK_DR1_PID48</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:a71fcb7b9c9f1d45cbf20671232affec3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_DR1) Peripheral 48 SleepWalking Disable  <br /></td></tr>
<tr class="separator:a71fcb7b9c9f1d45cbf20671232affec3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af486f7e217b7465f8dbdac9d83d50ffd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#af486f7e217b7465f8dbdac9d83d50ffd">PMC_SLPWK_DR1_PID49</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:af486f7e217b7465f8dbdac9d83d50ffd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_DR1) Peripheral 49 SleepWalking Disable  <br /></td></tr>
<tr class="separator:af486f7e217b7465f8dbdac9d83d50ffd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ac2b90f28a4c61bb37a6fa7dff3ac06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a9ac2b90f28a4c61bb37a6fa7dff3ac06">PMC_SLPWK_DR1_PID50</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:a9ac2b90f28a4c61bb37a6fa7dff3ac06"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_DR1) Peripheral 50 SleepWalking Disable  <br /></td></tr>
<tr class="separator:a9ac2b90f28a4c61bb37a6fa7dff3ac06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0ca00032c84b2ac985009d303b9a492"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#aa0ca00032c84b2ac985009d303b9a492">PMC_SLPWK_DR1_PID51</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:aa0ca00032c84b2ac985009d303b9a492"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_DR1) Peripheral 51 SleepWalking Disable  <br /></td></tr>
<tr class="separator:aa0ca00032c84b2ac985009d303b9a492"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab88c17991c3799f2ac218ae9bb32fe4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ab88c17991c3799f2ac218ae9bb32fe4f">PMC_SLPWK_DR1_PID52</a>&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td></tr>
<tr class="memdesc:ab88c17991c3799f2ac218ae9bb32fe4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_DR1) Peripheral 52 SleepWalking Disable  <br /></td></tr>
<tr class="separator:ab88c17991c3799f2ac218ae9bb32fe4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05d44f982b76fd967b0d503d96cff30d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a05d44f982b76fd967b0d503d96cff30d">PMC_SLPWK_DR1_PID53</a>&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td></tr>
<tr class="memdesc:a05d44f982b76fd967b0d503d96cff30d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_DR1) Peripheral 53 SleepWalking Disable  <br /></td></tr>
<tr class="separator:a05d44f982b76fd967b0d503d96cff30d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31daa36136a4d235eee7080bebb2d3b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a31daa36136a4d235eee7080bebb2d3b9">PMC_SLPWK_DR1_PID56</a>&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td></tr>
<tr class="memdesc:a31daa36136a4d235eee7080bebb2d3b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_DR1) Peripheral 56 SleepWalking Disable  <br /></td></tr>
<tr class="separator:a31daa36136a4d235eee7080bebb2d3b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9d93f3531c9ebc04435a0d859f49076"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#af9d93f3531c9ebc04435a0d859f49076">PMC_SLPWK_DR1_PID57</a>&#160;&#160;&#160;(0x1u &lt;&lt; 25)</td></tr>
<tr class="memdesc:af9d93f3531c9ebc04435a0d859f49076"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_DR1) Peripheral 57 SleepWalking Disable  <br /></td></tr>
<tr class="separator:af9d93f3531c9ebc04435a0d859f49076"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5416a3a7ce1d228a7ec63fa70e2856a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ad5416a3a7ce1d228a7ec63fa70e2856a">PMC_SLPWK_DR1_PID58</a>&#160;&#160;&#160;(0x1u &lt;&lt; 26)</td></tr>
<tr class="memdesc:ad5416a3a7ce1d228a7ec63fa70e2856a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_DR1) Peripheral 58 SleepWalking Disable  <br /></td></tr>
<tr class="separator:ad5416a3a7ce1d228a7ec63fa70e2856a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00141d4b1cdec8a3240a5f425c09bff9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a00141d4b1cdec8a3240a5f425c09bff9">PMC_SLPWK_DR1_PID59</a>&#160;&#160;&#160;(0x1u &lt;&lt; 27)</td></tr>
<tr class="memdesc:a00141d4b1cdec8a3240a5f425c09bff9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_DR1) Peripheral 59 SleepWalking Disable  <br /></td></tr>
<tr class="separator:a00141d4b1cdec8a3240a5f425c09bff9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab17973a87a2d3aca8fac066257e19773"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ab17973a87a2d3aca8fac066257e19773">PMC_SLPWK_DR1_PID60</a>&#160;&#160;&#160;(0x1u &lt;&lt; 28)</td></tr>
<tr class="memdesc:ab17973a87a2d3aca8fac066257e19773"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_DR1) Peripheral 60 SleepWalking Disable  <br /></td></tr>
<tr class="separator:ab17973a87a2d3aca8fac066257e19773"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3254bdb469467e8be356a3e2cef9c66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#aa3254bdb469467e8be356a3e2cef9c66">PMC_SLPWK_ER0_PID10</a>&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td></tr>
<tr class="memdesc:aa3254bdb469467e8be356a3e2cef9c66"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_ER0) Peripheral 10 SleepWalking Enable  <br /></td></tr>
<tr class="separator:aa3254bdb469467e8be356a3e2cef9c66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae55e54d3d5bd094640b454ca8d1c98b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ae55e54d3d5bd094640b454ca8d1c98b0">PMC_SLPWK_ER0_PID11</a>&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td></tr>
<tr class="memdesc:ae55e54d3d5bd094640b454ca8d1c98b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_ER0) Peripheral 11 SleepWalking Enable  <br /></td></tr>
<tr class="separator:ae55e54d3d5bd094640b454ca8d1c98b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab99d5a098cec46eeb93f3b0d3e60f903"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ab99d5a098cec46eeb93f3b0d3e60f903">PMC_SLPWK_ER0_PID12</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:ab99d5a098cec46eeb93f3b0d3e60f903"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_ER0) Peripheral 12 SleepWalking Enable  <br /></td></tr>
<tr class="separator:ab99d5a098cec46eeb93f3b0d3e60f903"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9789fa783a825734e8a5e5838a7163f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ae9789fa783a825734e8a5e5838a7163f">PMC_SLPWK_ER0_PID13</a>&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td></tr>
<tr class="memdesc:ae9789fa783a825734e8a5e5838a7163f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_ER0) Peripheral 13 SleepWalking Enable  <br /></td></tr>
<tr class="separator:ae9789fa783a825734e8a5e5838a7163f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51dadb6e66fadd3861e8928d4ae38e2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a51dadb6e66fadd3861e8928d4ae38e2a">PMC_SLPWK_ER0_PID14</a>&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td></tr>
<tr class="memdesc:a51dadb6e66fadd3861e8928d4ae38e2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_ER0) Peripheral 14 SleepWalking Enable  <br /></td></tr>
<tr class="separator:a51dadb6e66fadd3861e8928d4ae38e2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87b3b759b1c541a1812078d3fabbd40e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a87b3b759b1c541a1812078d3fabbd40e">PMC_SLPWK_ER0_PID15</a>&#160;&#160;&#160;(0x1u &lt;&lt; 15)</td></tr>
<tr class="memdesc:a87b3b759b1c541a1812078d3fabbd40e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_ER0) Peripheral 15 SleepWalking Enable  <br /></td></tr>
<tr class="separator:a87b3b759b1c541a1812078d3fabbd40e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13c2d732fdc323eb6082969ce7dd1787"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a13c2d732fdc323eb6082969ce7dd1787">PMC_SLPWK_ER0_PID16</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:a13c2d732fdc323eb6082969ce7dd1787"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_ER0) Peripheral 16 SleepWalking Enable  <br /></td></tr>
<tr class="separator:a13c2d732fdc323eb6082969ce7dd1787"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0edf786eabc0ca3cf5b8b583f7a59ff8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a0edf786eabc0ca3cf5b8b583f7a59ff8">PMC_SLPWK_ER0_PID17</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:a0edf786eabc0ca3cf5b8b583f7a59ff8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_ER0) Peripheral 17 SleepWalking Enable  <br /></td></tr>
<tr class="separator:a0edf786eabc0ca3cf5b8b583f7a59ff8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00c98e4030fb34cad748b3008bd1d66e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a00c98e4030fb34cad748b3008bd1d66e">PMC_SLPWK_ER0_PID18</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:a00c98e4030fb34cad748b3008bd1d66e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_ER0) Peripheral 18 SleepWalking Enable  <br /></td></tr>
<tr class="separator:a00c98e4030fb34cad748b3008bd1d66e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab43119eba8c2f4ab723c00849169523f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ab43119eba8c2f4ab723c00849169523f">PMC_SLPWK_ER0_PID19</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:ab43119eba8c2f4ab723c00849169523f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_ER0) Peripheral 19 SleepWalking Enable  <br /></td></tr>
<tr class="separator:ab43119eba8c2f4ab723c00849169523f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab09575cb5cad6e76033ba550f6eba4cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ab09575cb5cad6e76033ba550f6eba4cf">PMC_SLPWK_ER0_PID20</a>&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td></tr>
<tr class="memdesc:ab09575cb5cad6e76033ba550f6eba4cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_ER0) Peripheral 20 SleepWalking Enable  <br /></td></tr>
<tr class="separator:ab09575cb5cad6e76033ba550f6eba4cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6018bba1ff61d49b66340adeb558032c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a6018bba1ff61d49b66340adeb558032c">PMC_SLPWK_ER0_PID21</a>&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td></tr>
<tr class="memdesc:a6018bba1ff61d49b66340adeb558032c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_ER0) Peripheral 21 SleepWalking Enable  <br /></td></tr>
<tr class="separator:a6018bba1ff61d49b66340adeb558032c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ea037282e75cc5c046a45f91d309049"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a8ea037282e75cc5c046a45f91d309049">PMC_SLPWK_ER0_PID22</a>&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td></tr>
<tr class="memdesc:a8ea037282e75cc5c046a45f91d309049"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_ER0) Peripheral 22 SleepWalking Enable  <br /></td></tr>
<tr class="separator:a8ea037282e75cc5c046a45f91d309049"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae947d98d4be38826f4eaeab7c87c417d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ae947d98d4be38826f4eaeab7c87c417d">PMC_SLPWK_ER0_PID23</a>&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td></tr>
<tr class="memdesc:ae947d98d4be38826f4eaeab7c87c417d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_ER0) Peripheral 23 SleepWalking Enable  <br /></td></tr>
<tr class="separator:ae947d98d4be38826f4eaeab7c87c417d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a021bdd48209a17f9b61ed4db29bf8a71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a021bdd48209a17f9b61ed4db29bf8a71">PMC_SLPWK_ER0_PID24</a>&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td></tr>
<tr class="memdesc:a021bdd48209a17f9b61ed4db29bf8a71"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_ER0) Peripheral 24 SleepWalking Enable  <br /></td></tr>
<tr class="separator:a021bdd48209a17f9b61ed4db29bf8a71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d2368decccafef61d1daa9ab1feb649"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a8d2368decccafef61d1daa9ab1feb649">PMC_SLPWK_ER0_PID25</a>&#160;&#160;&#160;(0x1u &lt;&lt; 25)</td></tr>
<tr class="memdesc:a8d2368decccafef61d1daa9ab1feb649"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_ER0) Peripheral 25 SleepWalking Enable  <br /></td></tr>
<tr class="separator:a8d2368decccafef61d1daa9ab1feb649"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad28342fb568f2a89babcb83021c75245"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ad28342fb568f2a89babcb83021c75245">PMC_SLPWK_ER0_PID26</a>&#160;&#160;&#160;(0x1u &lt;&lt; 26)</td></tr>
<tr class="memdesc:ad28342fb568f2a89babcb83021c75245"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_ER0) Peripheral 26 SleepWalking Enable  <br /></td></tr>
<tr class="separator:ad28342fb568f2a89babcb83021c75245"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af58524972c6cb494e1e9983d12ef2869"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#af58524972c6cb494e1e9983d12ef2869">PMC_SLPWK_ER0_PID27</a>&#160;&#160;&#160;(0x1u &lt;&lt; 27)</td></tr>
<tr class="memdesc:af58524972c6cb494e1e9983d12ef2869"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_ER0) Peripheral 27 SleepWalking Enable  <br /></td></tr>
<tr class="separator:af58524972c6cb494e1e9983d12ef2869"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e4fa30789761f2e895b754db1a0d356"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a5e4fa30789761f2e895b754db1a0d356">PMC_SLPWK_ER0_PID28</a>&#160;&#160;&#160;(0x1u &lt;&lt; 28)</td></tr>
<tr class="memdesc:a5e4fa30789761f2e895b754db1a0d356"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_ER0) Peripheral 28 SleepWalking Enable  <br /></td></tr>
<tr class="separator:a5e4fa30789761f2e895b754db1a0d356"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77723a5cda09894ce392e37ddb1b33a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a77723a5cda09894ce392e37ddb1b33a6">PMC_SLPWK_ER0_PID29</a>&#160;&#160;&#160;(0x1u &lt;&lt; 29)</td></tr>
<tr class="memdesc:a77723a5cda09894ce392e37ddb1b33a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_ER0) Peripheral 29 SleepWalking Enable  <br /></td></tr>
<tr class="separator:a77723a5cda09894ce392e37ddb1b33a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c37cd7a0efb23f7c29c24cb14e929b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a3c37cd7a0efb23f7c29c24cb14e929b9">PMC_SLPWK_ER0_PID30</a>&#160;&#160;&#160;(0x1u &lt;&lt; 30)</td></tr>
<tr class="memdesc:a3c37cd7a0efb23f7c29c24cb14e929b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_ER0) Peripheral 30 SleepWalking Enable  <br /></td></tr>
<tr class="separator:a3c37cd7a0efb23f7c29c24cb14e929b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a841bcbcd6464fffb8949804f8574657c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a841bcbcd6464fffb8949804f8574657c">PMC_SLPWK_ER0_PID31</a>&#160;&#160;&#160;(0x1u &lt;&lt; 31)</td></tr>
<tr class="memdesc:a841bcbcd6464fffb8949804f8574657c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_ER0) Peripheral 31 SleepWalking Enable  <br /></td></tr>
<tr class="separator:a841bcbcd6464fffb8949804f8574657c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa59839bba436544207971815c2c11e56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#aa59839bba436544207971815c2c11e56">PMC_SLPWK_ER0_PID7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:aa59839bba436544207971815c2c11e56"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_ER0) Peripheral 7 SleepWalking Enable  <br /></td></tr>
<tr class="separator:aa59839bba436544207971815c2c11e56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5f6db0f89c81394a149de9b818d26ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ad5f6db0f89c81394a149de9b818d26ca">PMC_SLPWK_ER0_PID8</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:ad5f6db0f89c81394a149de9b818d26ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_ER0) Peripheral 8 SleepWalking Enable  <br /></td></tr>
<tr class="separator:ad5f6db0f89c81394a149de9b818d26ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a216d70ec1d38b2c139dd82ed58325b4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a216d70ec1d38b2c139dd82ed58325b4b">PMC_SLPWK_ER0_PID9</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:a216d70ec1d38b2c139dd82ed58325b4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_ER0) Peripheral 9 SleepWalking Enable  <br /></td></tr>
<tr class="separator:a216d70ec1d38b2c139dd82ed58325b4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f5ae5306da2d67e62c5d04420d98b28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a3f5ae5306da2d67e62c5d04420d98b28">PMC_SLPWK_ER1_PID32</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a3f5ae5306da2d67e62c5d04420d98b28"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_ER1) Peripheral 32 SleepWalking Enable  <br /></td></tr>
<tr class="separator:a3f5ae5306da2d67e62c5d04420d98b28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addc5483c142f6d61017e04bd4200127a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#addc5483c142f6d61017e04bd4200127a">PMC_SLPWK_ER1_PID33</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:addc5483c142f6d61017e04bd4200127a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_ER1) Peripheral 33 SleepWalking Enable  <br /></td></tr>
<tr class="separator:addc5483c142f6d61017e04bd4200127a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57cf107ae4124dc8bc11b3e62133e557"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a57cf107ae4124dc8bc11b3e62133e557">PMC_SLPWK_ER1_PID34</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:a57cf107ae4124dc8bc11b3e62133e557"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_ER1) Peripheral 34 SleepWalking Enable  <br /></td></tr>
<tr class="separator:a57cf107ae4124dc8bc11b3e62133e557"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac123c4d2d4b85497660215a4691910cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ac123c4d2d4b85497660215a4691910cf">PMC_SLPWK_ER1_PID35</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:ac123c4d2d4b85497660215a4691910cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_ER1) Peripheral 35 SleepWalking Enable  <br /></td></tr>
<tr class="separator:ac123c4d2d4b85497660215a4691910cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69f970e7ea026d4b22a1ca182c755bb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a69f970e7ea026d4b22a1ca182c755bb8">PMC_SLPWK_ER1_PID37</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:a69f970e7ea026d4b22a1ca182c755bb8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_ER1) Peripheral 37 SleepWalking Enable  <br /></td></tr>
<tr class="separator:a69f970e7ea026d4b22a1ca182c755bb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0e4fb57be2f5ebbe3e27183a3ed8c40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#af0e4fb57be2f5ebbe3e27183a3ed8c40">PMC_SLPWK_ER1_PID39</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:af0e4fb57be2f5ebbe3e27183a3ed8c40"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_ER1) Peripheral 39 SleepWalking Enable  <br /></td></tr>
<tr class="separator:af0e4fb57be2f5ebbe3e27183a3ed8c40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abef08907d93b2e1f0bc8706673cf5075"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#abef08907d93b2e1f0bc8706673cf5075">PMC_SLPWK_ER1_PID40</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:abef08907d93b2e1f0bc8706673cf5075"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_ER1) Peripheral 40 SleepWalking Enable  <br /></td></tr>
<tr class="separator:abef08907d93b2e1f0bc8706673cf5075"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e45794d9cd85a7239f619bd39719ec3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a5e45794d9cd85a7239f619bd39719ec3">PMC_SLPWK_ER1_PID41</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:a5e45794d9cd85a7239f619bd39719ec3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_ER1) Peripheral 41 SleepWalking Enable  <br /></td></tr>
<tr class="separator:a5e45794d9cd85a7239f619bd39719ec3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69395c66e87ccc2b25a2981d6be95608"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a69395c66e87ccc2b25a2981d6be95608">PMC_SLPWK_ER1_PID42</a>&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td></tr>
<tr class="memdesc:a69395c66e87ccc2b25a2981d6be95608"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_ER1) Peripheral 42 SleepWalking Enable  <br /></td></tr>
<tr class="separator:a69395c66e87ccc2b25a2981d6be95608"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affcb06d3de9a6278945958242405e697"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#affcb06d3de9a6278945958242405e697">PMC_SLPWK_ER1_PID43</a>&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td></tr>
<tr class="memdesc:affcb06d3de9a6278945958242405e697"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_ER1) Peripheral 43 SleepWalking Enable  <br /></td></tr>
<tr class="separator:affcb06d3de9a6278945958242405e697"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc4b869dd2ff4e0747366b7ecd899030"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#adc4b869dd2ff4e0747366b7ecd899030">PMC_SLPWK_ER1_PID44</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:adc4b869dd2ff4e0747366b7ecd899030"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_ER1) Peripheral 44 SleepWalking Enable  <br /></td></tr>
<tr class="separator:adc4b869dd2ff4e0747366b7ecd899030"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c33d900df47863b45c96ff87f614336"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a2c33d900df47863b45c96ff87f614336">PMC_SLPWK_ER1_PID45</a>&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td></tr>
<tr class="memdesc:a2c33d900df47863b45c96ff87f614336"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_ER1) Peripheral 45 SleepWalking Enable  <br /></td></tr>
<tr class="separator:a2c33d900df47863b45c96ff87f614336"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac90b10829936f98e7eef0f511ee31d56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ac90b10829936f98e7eef0f511ee31d56">PMC_SLPWK_ER1_PID46</a>&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td></tr>
<tr class="memdesc:ac90b10829936f98e7eef0f511ee31d56"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_ER1) Peripheral 46 SleepWalking Enable  <br /></td></tr>
<tr class="separator:ac90b10829936f98e7eef0f511ee31d56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebf377e04fd5a6eefcd3099b18dd4e3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#aebf377e04fd5a6eefcd3099b18dd4e3c">PMC_SLPWK_ER1_PID47</a>&#160;&#160;&#160;(0x1u &lt;&lt; 15)</td></tr>
<tr class="memdesc:aebf377e04fd5a6eefcd3099b18dd4e3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_ER1) Peripheral 47 SleepWalking Enable  <br /></td></tr>
<tr class="separator:aebf377e04fd5a6eefcd3099b18dd4e3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedb7d4351ce7ffc23279859d4eabc460"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#aedb7d4351ce7ffc23279859d4eabc460">PMC_SLPWK_ER1_PID48</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:aedb7d4351ce7ffc23279859d4eabc460"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_ER1) Peripheral 48 SleepWalking Enable  <br /></td></tr>
<tr class="separator:aedb7d4351ce7ffc23279859d4eabc460"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc6b3a3343b4d8f5d2bd89eecbde0200"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#afc6b3a3343b4d8f5d2bd89eecbde0200">PMC_SLPWK_ER1_PID49</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:afc6b3a3343b4d8f5d2bd89eecbde0200"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_ER1) Peripheral 49 SleepWalking Enable  <br /></td></tr>
<tr class="separator:afc6b3a3343b4d8f5d2bd89eecbde0200"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2204375d48ed2e8796182a8c5d7ea0b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a2204375d48ed2e8796182a8c5d7ea0b6">PMC_SLPWK_ER1_PID50</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:a2204375d48ed2e8796182a8c5d7ea0b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_ER1) Peripheral 50 SleepWalking Enable  <br /></td></tr>
<tr class="separator:a2204375d48ed2e8796182a8c5d7ea0b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d4f43decce1ab022ad97379705cd05b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a7d4f43decce1ab022ad97379705cd05b">PMC_SLPWK_ER1_PID51</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:a7d4f43decce1ab022ad97379705cd05b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_ER1) Peripheral 51 SleepWalking Enable  <br /></td></tr>
<tr class="separator:a7d4f43decce1ab022ad97379705cd05b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86c00b4ba113acdbff47547443c88252"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a86c00b4ba113acdbff47547443c88252">PMC_SLPWK_ER1_PID52</a>&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td></tr>
<tr class="memdesc:a86c00b4ba113acdbff47547443c88252"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_ER1) Peripheral 52 SleepWalking Enable  <br /></td></tr>
<tr class="separator:a86c00b4ba113acdbff47547443c88252"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af34707cc2f73df5e1a0d681c342273ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#af34707cc2f73df5e1a0d681c342273ef">PMC_SLPWK_ER1_PID53</a>&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td></tr>
<tr class="memdesc:af34707cc2f73df5e1a0d681c342273ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_ER1) Peripheral 53 SleepWalking Enable  <br /></td></tr>
<tr class="separator:af34707cc2f73df5e1a0d681c342273ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9792ce89c425d8a5f48138e4c2d9207a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a9792ce89c425d8a5f48138e4c2d9207a">PMC_SLPWK_ER1_PID56</a>&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td></tr>
<tr class="memdesc:a9792ce89c425d8a5f48138e4c2d9207a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_ER1) Peripheral 56 SleepWalking Enable  <br /></td></tr>
<tr class="separator:a9792ce89c425d8a5f48138e4c2d9207a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab571b69744492177d28d2cd369fc9557"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ab571b69744492177d28d2cd369fc9557">PMC_SLPWK_ER1_PID57</a>&#160;&#160;&#160;(0x1u &lt;&lt; 25)</td></tr>
<tr class="memdesc:ab571b69744492177d28d2cd369fc9557"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_ER1) Peripheral 57 SleepWalking Enable  <br /></td></tr>
<tr class="separator:ab571b69744492177d28d2cd369fc9557"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fdf8770dbdad26596591bc1cee4dcbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a7fdf8770dbdad26596591bc1cee4dcbd">PMC_SLPWK_ER1_PID58</a>&#160;&#160;&#160;(0x1u &lt;&lt; 26)</td></tr>
<tr class="memdesc:a7fdf8770dbdad26596591bc1cee4dcbd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_ER1) Peripheral 58 SleepWalking Enable  <br /></td></tr>
<tr class="separator:a7fdf8770dbdad26596591bc1cee4dcbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1519c9318deeedd834662d5ad7374bf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a1519c9318deeedd834662d5ad7374bf1">PMC_SLPWK_ER1_PID59</a>&#160;&#160;&#160;(0x1u &lt;&lt; 27)</td></tr>
<tr class="memdesc:a1519c9318deeedd834662d5ad7374bf1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_ER1) Peripheral 59 SleepWalking Enable  <br /></td></tr>
<tr class="separator:a1519c9318deeedd834662d5ad7374bf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a780fe16c095a2bc0502c5a43bebea374"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a780fe16c095a2bc0502c5a43bebea374">PMC_SLPWK_ER1_PID60</a>&#160;&#160;&#160;(0x1u &lt;&lt; 28)</td></tr>
<tr class="memdesc:a780fe16c095a2bc0502c5a43bebea374"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_ER1) Peripheral 60 SleepWalking Enable  <br /></td></tr>
<tr class="separator:a780fe16c095a2bc0502c5a43bebea374"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3e10aad30b975b83c02bc0a4fd41e6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#af3e10aad30b975b83c02bc0a4fd41e6a">PMC_SLPWK_SR0_PID10</a>&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td></tr>
<tr class="memdesc:af3e10aad30b975b83c02bc0a4fd41e6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_SR0) Peripheral 10 SleepWalking Status  <br /></td></tr>
<tr class="separator:af3e10aad30b975b83c02bc0a4fd41e6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab170fb2d87dc08f96dca72a28e08e1a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ab170fb2d87dc08f96dca72a28e08e1a4">PMC_SLPWK_SR0_PID11</a>&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td></tr>
<tr class="memdesc:ab170fb2d87dc08f96dca72a28e08e1a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_SR0) Peripheral 11 SleepWalking Status  <br /></td></tr>
<tr class="separator:ab170fb2d87dc08f96dca72a28e08e1a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addd10e42c31cca89bd6cc642c447abe7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#addd10e42c31cca89bd6cc642c447abe7">PMC_SLPWK_SR0_PID12</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:addd10e42c31cca89bd6cc642c447abe7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_SR0) Peripheral 12 SleepWalking Status  <br /></td></tr>
<tr class="separator:addd10e42c31cca89bd6cc642c447abe7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae06b8e2c022086f2155f5c1a2365222c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ae06b8e2c022086f2155f5c1a2365222c">PMC_SLPWK_SR0_PID13</a>&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td></tr>
<tr class="memdesc:ae06b8e2c022086f2155f5c1a2365222c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_SR0) Peripheral 13 SleepWalking Status  <br /></td></tr>
<tr class="separator:ae06b8e2c022086f2155f5c1a2365222c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a033d34c607752681043496b7b127bcaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a033d34c607752681043496b7b127bcaf">PMC_SLPWK_SR0_PID14</a>&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td></tr>
<tr class="memdesc:a033d34c607752681043496b7b127bcaf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_SR0) Peripheral 14 SleepWalking Status  <br /></td></tr>
<tr class="separator:a033d34c607752681043496b7b127bcaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a262e0e49fe37b5254beb847151d1b185"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a262e0e49fe37b5254beb847151d1b185">PMC_SLPWK_SR0_PID15</a>&#160;&#160;&#160;(0x1u &lt;&lt; 15)</td></tr>
<tr class="memdesc:a262e0e49fe37b5254beb847151d1b185"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_SR0) Peripheral 15 SleepWalking Status  <br /></td></tr>
<tr class="separator:a262e0e49fe37b5254beb847151d1b185"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e2e58201b8aef990492bed2a1bdc1db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a6e2e58201b8aef990492bed2a1bdc1db">PMC_SLPWK_SR0_PID16</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:a6e2e58201b8aef990492bed2a1bdc1db"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_SR0) Peripheral 16 SleepWalking Status  <br /></td></tr>
<tr class="separator:a6e2e58201b8aef990492bed2a1bdc1db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2662e927c76b108955331e8e4c4b896b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a2662e927c76b108955331e8e4c4b896b">PMC_SLPWK_SR0_PID17</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:a2662e927c76b108955331e8e4c4b896b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_SR0) Peripheral 17 SleepWalking Status  <br /></td></tr>
<tr class="separator:a2662e927c76b108955331e8e4c4b896b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a013a82b5c2815f2e52d14b6f6dc2b666"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a013a82b5c2815f2e52d14b6f6dc2b666">PMC_SLPWK_SR0_PID18</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:a013a82b5c2815f2e52d14b6f6dc2b666"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_SR0) Peripheral 18 SleepWalking Status  <br /></td></tr>
<tr class="separator:a013a82b5c2815f2e52d14b6f6dc2b666"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fcc0ae06dfed9fc15d2e33f7e4ca0da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a9fcc0ae06dfed9fc15d2e33f7e4ca0da">PMC_SLPWK_SR0_PID19</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:a9fcc0ae06dfed9fc15d2e33f7e4ca0da"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_SR0) Peripheral 19 SleepWalking Status  <br /></td></tr>
<tr class="separator:a9fcc0ae06dfed9fc15d2e33f7e4ca0da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4e8c136943976671775a545e578f501"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#af4e8c136943976671775a545e578f501">PMC_SLPWK_SR0_PID20</a>&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td></tr>
<tr class="memdesc:af4e8c136943976671775a545e578f501"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_SR0) Peripheral 20 SleepWalking Status  <br /></td></tr>
<tr class="separator:af4e8c136943976671775a545e578f501"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c4c2814c433de0b3ae83e8cd1aa08c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a4c4c2814c433de0b3ae83e8cd1aa08c6">PMC_SLPWK_SR0_PID21</a>&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td></tr>
<tr class="memdesc:a4c4c2814c433de0b3ae83e8cd1aa08c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_SR0) Peripheral 21 SleepWalking Status  <br /></td></tr>
<tr class="separator:a4c4c2814c433de0b3ae83e8cd1aa08c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5f77da184e5175a64fd9dd93e0adc7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#aa5f77da184e5175a64fd9dd93e0adc7b">PMC_SLPWK_SR0_PID22</a>&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td></tr>
<tr class="memdesc:aa5f77da184e5175a64fd9dd93e0adc7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_SR0) Peripheral 22 SleepWalking Status  <br /></td></tr>
<tr class="separator:aa5f77da184e5175a64fd9dd93e0adc7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81ac1e46ee8c5b920e9b400ef630c459"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a81ac1e46ee8c5b920e9b400ef630c459">PMC_SLPWK_SR0_PID23</a>&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td></tr>
<tr class="memdesc:a81ac1e46ee8c5b920e9b400ef630c459"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_SR0) Peripheral 23 SleepWalking Status  <br /></td></tr>
<tr class="separator:a81ac1e46ee8c5b920e9b400ef630c459"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9489805fde5c17ca52b5cecbe55b2b8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a9489805fde5c17ca52b5cecbe55b2b8b">PMC_SLPWK_SR0_PID24</a>&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td></tr>
<tr class="memdesc:a9489805fde5c17ca52b5cecbe55b2b8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_SR0) Peripheral 24 SleepWalking Status  <br /></td></tr>
<tr class="separator:a9489805fde5c17ca52b5cecbe55b2b8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e24a1f1f3d0136da4d8c6b22c6e3383"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a7e24a1f1f3d0136da4d8c6b22c6e3383">PMC_SLPWK_SR0_PID25</a>&#160;&#160;&#160;(0x1u &lt;&lt; 25)</td></tr>
<tr class="memdesc:a7e24a1f1f3d0136da4d8c6b22c6e3383"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_SR0) Peripheral 25 SleepWalking Status  <br /></td></tr>
<tr class="separator:a7e24a1f1f3d0136da4d8c6b22c6e3383"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a175554db3d8af248c9e9b39b12d96b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a7a175554db3d8af248c9e9b39b12d96b">PMC_SLPWK_SR0_PID26</a>&#160;&#160;&#160;(0x1u &lt;&lt; 26)</td></tr>
<tr class="memdesc:a7a175554db3d8af248c9e9b39b12d96b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_SR0) Peripheral 26 SleepWalking Status  <br /></td></tr>
<tr class="separator:a7a175554db3d8af248c9e9b39b12d96b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f64b43b4a4f49e0a4a4f4f4d6fa86ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a9f64b43b4a4f49e0a4a4f4f4d6fa86ee">PMC_SLPWK_SR0_PID27</a>&#160;&#160;&#160;(0x1u &lt;&lt; 27)</td></tr>
<tr class="memdesc:a9f64b43b4a4f49e0a4a4f4f4d6fa86ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_SR0) Peripheral 27 SleepWalking Status  <br /></td></tr>
<tr class="separator:a9f64b43b4a4f49e0a4a4f4f4d6fa86ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb7e4cf074b6b79a47eba08e04da2f93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#abb7e4cf074b6b79a47eba08e04da2f93">PMC_SLPWK_SR0_PID28</a>&#160;&#160;&#160;(0x1u &lt;&lt; 28)</td></tr>
<tr class="memdesc:abb7e4cf074b6b79a47eba08e04da2f93"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_SR0) Peripheral 28 SleepWalking Status  <br /></td></tr>
<tr class="separator:abb7e4cf074b6b79a47eba08e04da2f93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea8bbba6d0cd1f54272855707b096612"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#aea8bbba6d0cd1f54272855707b096612">PMC_SLPWK_SR0_PID29</a>&#160;&#160;&#160;(0x1u &lt;&lt; 29)</td></tr>
<tr class="memdesc:aea8bbba6d0cd1f54272855707b096612"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_SR0) Peripheral 29 SleepWalking Status  <br /></td></tr>
<tr class="separator:aea8bbba6d0cd1f54272855707b096612"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3ecd712cd531f248678bee23b6ad70b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ad3ecd712cd531f248678bee23b6ad70b">PMC_SLPWK_SR0_PID30</a>&#160;&#160;&#160;(0x1u &lt;&lt; 30)</td></tr>
<tr class="memdesc:ad3ecd712cd531f248678bee23b6ad70b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_SR0) Peripheral 30 SleepWalking Status  <br /></td></tr>
<tr class="separator:ad3ecd712cd531f248678bee23b6ad70b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9dbdd9d1aa5bd57d07732811bfac0a76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a9dbdd9d1aa5bd57d07732811bfac0a76">PMC_SLPWK_SR0_PID31</a>&#160;&#160;&#160;(0x1u &lt;&lt; 31)</td></tr>
<tr class="memdesc:a9dbdd9d1aa5bd57d07732811bfac0a76"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_SR0) Peripheral 31 SleepWalking Status  <br /></td></tr>
<tr class="separator:a9dbdd9d1aa5bd57d07732811bfac0a76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6771914b09a260b40845efd5c09dc42b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a6771914b09a260b40845efd5c09dc42b">PMC_SLPWK_SR0_PID7</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:a6771914b09a260b40845efd5c09dc42b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_SR0) Peripheral 7 SleepWalking Status  <br /></td></tr>
<tr class="separator:a6771914b09a260b40845efd5c09dc42b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af31c268accd1f5da86d29d6f74809f38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#af31c268accd1f5da86d29d6f74809f38">PMC_SLPWK_SR0_PID8</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:af31c268accd1f5da86d29d6f74809f38"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_SR0) Peripheral 8 SleepWalking Status  <br /></td></tr>
<tr class="separator:af31c268accd1f5da86d29d6f74809f38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39fb1a078476fd3389bf9b7b05295ba9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a39fb1a078476fd3389bf9b7b05295ba9">PMC_SLPWK_SR0_PID9</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:a39fb1a078476fd3389bf9b7b05295ba9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_SR0) Peripheral 9 SleepWalking Status  <br /></td></tr>
<tr class="separator:a39fb1a078476fd3389bf9b7b05295ba9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab35f2fed32d7a36856ec50b1670b43ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ab35f2fed32d7a36856ec50b1670b43ed">PMC_SLPWK_SR1_PID32</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:ab35f2fed32d7a36856ec50b1670b43ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_SR1) Peripheral 32 SleepWalking Status  <br /></td></tr>
<tr class="separator:ab35f2fed32d7a36856ec50b1670b43ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1c7dcd09385fe4ef73d1b7b043672ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ae1c7dcd09385fe4ef73d1b7b043672ca">PMC_SLPWK_SR1_PID33</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:ae1c7dcd09385fe4ef73d1b7b043672ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_SR1) Peripheral 33 SleepWalking Status  <br /></td></tr>
<tr class="separator:ae1c7dcd09385fe4ef73d1b7b043672ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8822fe4c11dc208c63594d9b5c6613df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a8822fe4c11dc208c63594d9b5c6613df">PMC_SLPWK_SR1_PID34</a>&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td></tr>
<tr class="memdesc:a8822fe4c11dc208c63594d9b5c6613df"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_SR1) Peripheral 34 SleepWalking Status  <br /></td></tr>
<tr class="separator:a8822fe4c11dc208c63594d9b5c6613df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f6b767906dbe36607ff26bf0b021b3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a7f6b767906dbe36607ff26bf0b021b3a">PMC_SLPWK_SR1_PID35</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:a7f6b767906dbe36607ff26bf0b021b3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_SR1) Peripheral 35 SleepWalking Status  <br /></td></tr>
<tr class="separator:a7f6b767906dbe36607ff26bf0b021b3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4237fa239f3feb2e392c03e6dc5ee25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ac4237fa239f3feb2e392c03e6dc5ee25">PMC_SLPWK_SR1_PID37</a>&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td></tr>
<tr class="memdesc:ac4237fa239f3feb2e392c03e6dc5ee25"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_SR1) Peripheral 37 SleepWalking Status  <br /></td></tr>
<tr class="separator:ac4237fa239f3feb2e392c03e6dc5ee25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21c2dae73b4a4c28ecf39daa50391f67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a21c2dae73b4a4c28ecf39daa50391f67">PMC_SLPWK_SR1_PID39</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:a21c2dae73b4a4c28ecf39daa50391f67"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_SR1) Peripheral 39 SleepWalking Status  <br /></td></tr>
<tr class="separator:a21c2dae73b4a4c28ecf39daa50391f67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6c8dbbddcffcae7dc4dfe25953829d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#af6c8dbbddcffcae7dc4dfe25953829d3">PMC_SLPWK_SR1_PID40</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:af6c8dbbddcffcae7dc4dfe25953829d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_SR1) Peripheral 40 SleepWalking Status  <br /></td></tr>
<tr class="separator:af6c8dbbddcffcae7dc4dfe25953829d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70b657db5cb6144083d30b99c43de6ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a70b657db5cb6144083d30b99c43de6ee">PMC_SLPWK_SR1_PID41</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:a70b657db5cb6144083d30b99c43de6ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_SR1) Peripheral 41 SleepWalking Status  <br /></td></tr>
<tr class="separator:a70b657db5cb6144083d30b99c43de6ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d4a43241f683a33688eff8f4879729d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a6d4a43241f683a33688eff8f4879729d">PMC_SLPWK_SR1_PID42</a>&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td></tr>
<tr class="memdesc:a6d4a43241f683a33688eff8f4879729d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_SR1) Peripheral 42 SleepWalking Status  <br /></td></tr>
<tr class="separator:a6d4a43241f683a33688eff8f4879729d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad720766db8b402dbf29662afb9f13a75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ad720766db8b402dbf29662afb9f13a75">PMC_SLPWK_SR1_PID43</a>&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td></tr>
<tr class="memdesc:ad720766db8b402dbf29662afb9f13a75"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_SR1) Peripheral 43 SleepWalking Status  <br /></td></tr>
<tr class="separator:ad720766db8b402dbf29662afb9f13a75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad69d384d0755e302da023e0af787c654"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ad69d384d0755e302da023e0af787c654">PMC_SLPWK_SR1_PID44</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:ad69d384d0755e302da023e0af787c654"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_SR1) Peripheral 44 SleepWalking Status  <br /></td></tr>
<tr class="separator:ad69d384d0755e302da023e0af787c654"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a666904d2a504e68517ea35babee3e10f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a666904d2a504e68517ea35babee3e10f">PMC_SLPWK_SR1_PID45</a>&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td></tr>
<tr class="memdesc:a666904d2a504e68517ea35babee3e10f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_SR1) Peripheral 45 SleepWalking Status  <br /></td></tr>
<tr class="separator:a666904d2a504e68517ea35babee3e10f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29aaa8fd35ed53437f572636b1a252db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a29aaa8fd35ed53437f572636b1a252db">PMC_SLPWK_SR1_PID46</a>&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td></tr>
<tr class="memdesc:a29aaa8fd35ed53437f572636b1a252db"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_SR1) Peripheral 46 SleepWalking Status  <br /></td></tr>
<tr class="separator:a29aaa8fd35ed53437f572636b1a252db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43b60427ff7b970a4f0f9ae6e0fdc6f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a43b60427ff7b970a4f0f9ae6e0fdc6f5">PMC_SLPWK_SR1_PID47</a>&#160;&#160;&#160;(0x1u &lt;&lt; 15)</td></tr>
<tr class="memdesc:a43b60427ff7b970a4f0f9ae6e0fdc6f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_SR1) Peripheral 47 SleepWalking Status  <br /></td></tr>
<tr class="separator:a43b60427ff7b970a4f0f9ae6e0fdc6f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47fb4f294882413720eda1a7d8132ce4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a47fb4f294882413720eda1a7d8132ce4">PMC_SLPWK_SR1_PID48</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:a47fb4f294882413720eda1a7d8132ce4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_SR1) Peripheral 48 SleepWalking Status  <br /></td></tr>
<tr class="separator:a47fb4f294882413720eda1a7d8132ce4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6cdcc6c7d609f1397e11b3f298353f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#af6cdcc6c7d609f1397e11b3f298353f8">PMC_SLPWK_SR1_PID49</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:af6cdcc6c7d609f1397e11b3f298353f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_SR1) Peripheral 49 SleepWalking Status  <br /></td></tr>
<tr class="separator:af6cdcc6c7d609f1397e11b3f298353f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accab4d438abeeff2b50a23175777b540"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#accab4d438abeeff2b50a23175777b540">PMC_SLPWK_SR1_PID50</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:accab4d438abeeff2b50a23175777b540"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_SR1) Peripheral 50 SleepWalking Status  <br /></td></tr>
<tr class="separator:accab4d438abeeff2b50a23175777b540"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a458110316103fc91fe6403e77597d6d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a458110316103fc91fe6403e77597d6d1">PMC_SLPWK_SR1_PID51</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:a458110316103fc91fe6403e77597d6d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_SR1) Peripheral 51 SleepWalking Status  <br /></td></tr>
<tr class="separator:a458110316103fc91fe6403e77597d6d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c2521b9c9aa2c147ef0bfad83db4eec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a7c2521b9c9aa2c147ef0bfad83db4eec">PMC_SLPWK_SR1_PID52</a>&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td></tr>
<tr class="memdesc:a7c2521b9c9aa2c147ef0bfad83db4eec"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_SR1) Peripheral 52 SleepWalking Status  <br /></td></tr>
<tr class="separator:a7c2521b9c9aa2c147ef0bfad83db4eec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a679e38c2428b7163671f3b22eea0fe17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a679e38c2428b7163671f3b22eea0fe17">PMC_SLPWK_SR1_PID53</a>&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td></tr>
<tr class="memdesc:a679e38c2428b7163671f3b22eea0fe17"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_SR1) Peripheral 53 SleepWalking Status  <br /></td></tr>
<tr class="separator:a679e38c2428b7163671f3b22eea0fe17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b61d0e37abe1df3f48d029ce16a91a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a7b61d0e37abe1df3f48d029ce16a91a5">PMC_SLPWK_SR1_PID56</a>&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td></tr>
<tr class="memdesc:a7b61d0e37abe1df3f48d029ce16a91a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_SR1) Peripheral 56 SleepWalking Status  <br /></td></tr>
<tr class="separator:a7b61d0e37abe1df3f48d029ce16a91a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0cfc6c8f2bfb153f07f78341efa69a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ab0cfc6c8f2bfb153f07f78341efa69a0">PMC_SLPWK_SR1_PID57</a>&#160;&#160;&#160;(0x1u &lt;&lt; 25)</td></tr>
<tr class="memdesc:ab0cfc6c8f2bfb153f07f78341efa69a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_SR1) Peripheral 57 SleepWalking Status  <br /></td></tr>
<tr class="separator:ab0cfc6c8f2bfb153f07f78341efa69a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa52b4dbc91552c8cd37ef2797917e933"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#aa52b4dbc91552c8cd37ef2797917e933">PMC_SLPWK_SR1_PID58</a>&#160;&#160;&#160;(0x1u &lt;&lt; 26)</td></tr>
<tr class="memdesc:aa52b4dbc91552c8cd37ef2797917e933"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_SR1) Peripheral 58 SleepWalking Status  <br /></td></tr>
<tr class="separator:aa52b4dbc91552c8cd37ef2797917e933"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37ee13ef18e767c49075089e51f626f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a37ee13ef18e767c49075089e51f626f9">PMC_SLPWK_SR1_PID59</a>&#160;&#160;&#160;(0x1u &lt;&lt; 27)</td></tr>
<tr class="memdesc:a37ee13ef18e767c49075089e51f626f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_SR1) Peripheral 59 SleepWalking Status  <br /></td></tr>
<tr class="separator:a37ee13ef18e767c49075089e51f626f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fba1f8f21ab792628bcfbadf8414caf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a0fba1f8f21ab792628bcfbadf8414caf">PMC_SLPWK_SR1_PID60</a>&#160;&#160;&#160;(0x1u &lt;&lt; 28)</td></tr>
<tr class="memdesc:a0fba1f8f21ab792628bcfbadf8414caf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SLPWK_SR1) Peripheral 60 SleepWalking Status  <br /></td></tr>
<tr class="separator:a0fba1f8f21ab792628bcfbadf8414caf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3adcbc5d4ac14b059a8fa1bdc190b0b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a3adcbc5d4ac14b059a8fa1bdc190b0b0">PMC_SR_CFDEV</a>&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td></tr>
<tr class="memdesc:a3adcbc5d4ac14b059a8fa1bdc190b0b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SR) Clock Failure Detector Event  <br /></td></tr>
<tr class="separator:a3adcbc5d4ac14b059a8fa1bdc190b0b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76baf0ac10e0387d96168f44b4580dff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a76baf0ac10e0387d96168f44b4580dff">PMC_SR_CFDS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td></tr>
<tr class="memdesc:a76baf0ac10e0387d96168f44b4580dff"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SR) Clock Failure Detector Status  <br /></td></tr>
<tr class="separator:a76baf0ac10e0387d96168f44b4580dff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a643598dc51cd165a73738e4de195df0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a643598dc51cd165a73738e4de195df0e">PMC_SR_FOS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td></tr>
<tr class="memdesc:a643598dc51cd165a73738e4de195df0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SR) Clock Failure Detector Fault Output Status  <br /></td></tr>
<tr class="separator:a643598dc51cd165a73738e4de195df0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67cebbfa3dfaf290083553d717b48101"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a67cebbfa3dfaf290083553d717b48101">PMC_SR_LOCKA</a>&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td></tr>
<tr class="memdesc:a67cebbfa3dfaf290083553d717b48101"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SR) PLLA Lock Status  <br /></td></tr>
<tr class="separator:a67cebbfa3dfaf290083553d717b48101"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6d4d9511d87b4e9375d3773c2bf6715"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ad6d4d9511d87b4e9375d3773c2bf6715">PMC_SR_LOCKU</a>&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td></tr>
<tr class="memdesc:ad6d4d9511d87b4e9375d3773c2bf6715"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SR) UTMI PLL Lock Status  <br /></td></tr>
<tr class="separator:ad6d4d9511d87b4e9375d3773c2bf6715"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae742c07d37e3011571a705ca768a5fee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ae742c07d37e3011571a705ca768a5fee">PMC_SR_MCKRDY</a>&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td></tr>
<tr class="memdesc:ae742c07d37e3011571a705ca768a5fee"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SR) Master Clock Status  <br /></td></tr>
<tr class="separator:ae742c07d37e3011571a705ca768a5fee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3934311ed8c252aa3a4e4efe277988a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ae3934311ed8c252aa3a4e4efe277988a">PMC_SR_MOSCRCS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td></tr>
<tr class="memdesc:ae3934311ed8c252aa3a4e4efe277988a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SR) Main On-Chip RC Oscillator Status  <br /></td></tr>
<tr class="separator:ae3934311ed8c252aa3a4e4efe277988a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac975de9eb7b93e8ad0b11e7cd6241c4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ac975de9eb7b93e8ad0b11e7cd6241c4e">PMC_SR_MOSCSELS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td></tr>
<tr class="memdesc:ac975de9eb7b93e8ad0b11e7cd6241c4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SR) Main Oscillator Selection Status  <br /></td></tr>
<tr class="separator:ac975de9eb7b93e8ad0b11e7cd6241c4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fc9ea4663e676dba2f1ce4025589743"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a8fc9ea4663e676dba2f1ce4025589743">PMC_SR_MOSCXTS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a8fc9ea4663e676dba2f1ce4025589743"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SR) Main Crystal Oscillator Status  <br /></td></tr>
<tr class="separator:a8fc9ea4663e676dba2f1ce4025589743"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3457d80fc8da68f5e954ab338f49fa22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a3457d80fc8da68f5e954ab338f49fa22">PMC_SR_OSCSELS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td></tr>
<tr class="memdesc:a3457d80fc8da68f5e954ab338f49fa22"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SR) Slow Clock Oscillator Selection  <br /></td></tr>
<tr class="separator:a3457d80fc8da68f5e954ab338f49fa22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93e796516593a50d41d0aed02d2f0a27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a93e796516593a50d41d0aed02d2f0a27">PMC_SR_PCKRDY0</a>&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td></tr>
<tr class="memdesc:a93e796516593a50d41d0aed02d2f0a27"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SR) Programmable Clock Ready Status  <br /></td></tr>
<tr class="separator:a93e796516593a50d41d0aed02d2f0a27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02a40065bfafdb6c76cb8618e00091c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a02a40065bfafdb6c76cb8618e00091c1">PMC_SR_PCKRDY1</a>&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td></tr>
<tr class="memdesc:a02a40065bfafdb6c76cb8618e00091c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SR) Programmable Clock Ready Status  <br /></td></tr>
<tr class="separator:a02a40065bfafdb6c76cb8618e00091c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a838da836c3f0f5774e9ecae5138efe5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a838da836c3f0f5774e9ecae5138efe5c">PMC_SR_PCKRDY2</a>&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td></tr>
<tr class="memdesc:a838da836c3f0f5774e9ecae5138efe5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SR) Programmable Clock Ready Status  <br /></td></tr>
<tr class="separator:a838da836c3f0f5774e9ecae5138efe5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d8e14b8ea36ca7d98d9fd0ff18a6c83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a7d8e14b8ea36ca7d98d9fd0ff18a6c83">PMC_SR_PCKRDY3</a>&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td></tr>
<tr class="memdesc:a7d8e14b8ea36ca7d98d9fd0ff18a6c83"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SR) Programmable Clock Ready Status  <br /></td></tr>
<tr class="separator:a7d8e14b8ea36ca7d98d9fd0ff18a6c83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54086c63b4e84de54118e37c10e7aba6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a54086c63b4e84de54118e37c10e7aba6">PMC_SR_PCKRDY4</a>&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td></tr>
<tr class="memdesc:a54086c63b4e84de54118e37c10e7aba6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SR) Programmable Clock Ready Status  <br /></td></tr>
<tr class="separator:a54086c63b4e84de54118e37c10e7aba6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab47739b3be3d3ba28e0cbf94f2021210"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ab47739b3be3d3ba28e0cbf94f2021210">PMC_SR_PCKRDY5</a>&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td></tr>
<tr class="memdesc:ab47739b3be3d3ba28e0cbf94f2021210"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SR) Programmable Clock Ready Status  <br /></td></tr>
<tr class="separator:ab47739b3be3d3ba28e0cbf94f2021210"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6511c53db107f1553ce903d6c386398a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a6511c53db107f1553ce903d6c386398a">PMC_SR_PCKRDY6</a>&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td></tr>
<tr class="memdesc:a6511c53db107f1553ce903d6c386398a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SR) Programmable Clock Ready Status  <br /></td></tr>
<tr class="separator:a6511c53db107f1553ce903d6c386398a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a160b82a2230bb8ae6b2a9c821d7f0234"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a160b82a2230bb8ae6b2a9c821d7f0234">PMC_SR_XT32KERR</a>&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td></tr>
<tr class="memdesc:a160b82a2230bb8ae6b2a9c821d7f0234"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_SR) Slow Crystal Oscillator Error  <br /></td></tr>
<tr class="separator:a160b82a2230bb8ae6b2a9c821d7f0234"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cfa88f5a6b2b7603b3edf9672e5a7f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a3cfa88f5a6b2b7603b3edf9672e5a7f3">PMC_USB_USBDIV</a>(value)&#160;&#160;&#160;((<a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#abb062c3f15ab096e8ea86a30d4ba7293">PMC_USB_USBDIV_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#aa1bfcde618f6dc70280dfadd16dd7254">PMC_USB_USBDIV_Pos</a>)))</td></tr>
<tr class="separator:a3cfa88f5a6b2b7603b3edf9672e5a7f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb062c3f15ab096e8ea86a30d4ba7293"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#abb062c3f15ab096e8ea86a30d4ba7293">PMC_USB_USBDIV_Msk</a>&#160;&#160;&#160;(0xfu &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#aa1bfcde618f6dc70280dfadd16dd7254">PMC_USB_USBDIV_Pos</a>)</td></tr>
<tr class="memdesc:abb062c3f15ab096e8ea86a30d4ba7293"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_USB) Divider for USB Clock  <br /></td></tr>
<tr class="separator:abb062c3f15ab096e8ea86a30d4ba7293"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1bfcde618f6dc70280dfadd16dd7254"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#aa1bfcde618f6dc70280dfadd16dd7254">PMC_USB_USBDIV_Pos</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:aa1bfcde618f6dc70280dfadd16dd7254"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c8663e766b5d400fbd2e36964217aba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a0c8663e766b5d400fbd2e36964217aba">PMC_USB_USBS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a0c8663e766b5d400fbd2e36964217aba"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_USB) USB Input Clock Selection  <br /></td></tr>
<tr class="separator:a0c8663e766b5d400fbd2e36964217aba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab12a8856d1564b8b580dc81df4efa5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#aab12a8856d1564b8b580dc81df4efa5e">PMC_VERSION_MFN_Msk</a>&#160;&#160;&#160;(0x7u &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#af7c34fb0341f9e2f219e28f767615a41">PMC_VERSION_MFN_Pos</a>)</td></tr>
<tr class="memdesc:aab12a8856d1564b8b580dc81df4efa5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_VERSION) Metal Fix Number  <br /></td></tr>
<tr class="separator:aab12a8856d1564b8b580dc81df4efa5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7c34fb0341f9e2f219e28f767615a41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#af7c34fb0341f9e2f219e28f767615a41">PMC_VERSION_MFN_Pos</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:af7c34fb0341f9e2f219e28f767615a41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04907d8471c15fa19f3f790eb13fbc28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a04907d8471c15fa19f3f790eb13fbc28">PMC_VERSION_VERSION_Msk</a>&#160;&#160;&#160;(0xfffu &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a45cb7bbd485830b70cf5b4fd58d85e1b">PMC_VERSION_VERSION_Pos</a>)</td></tr>
<tr class="memdesc:a04907d8471c15fa19f3f790eb13fbc28"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_VERSION) Version of the Hardware Module  <br /></td></tr>
<tr class="separator:a04907d8471c15fa19f3f790eb13fbc28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45cb7bbd485830b70cf5b4fd58d85e1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a45cb7bbd485830b70cf5b4fd58d85e1b">PMC_VERSION_VERSION_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a45cb7bbd485830b70cf5b4fd58d85e1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09782f18c0e8ea3d76411daa4fb5eaa5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a09782f18c0e8ea3d76411daa4fb5eaa5">PMC_WMST_KEY</a>(value)&#160;&#160;&#160;((<a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#aa334fd564ee664d90e31a06883c55cbd">PMC_WMST_KEY_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a84fd0b7a4a1a0a939ab4946f52c67906">PMC_WMST_KEY_Pos</a>)))</td></tr>
<tr class="separator:a09782f18c0e8ea3d76411daa4fb5eaa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa334fd564ee664d90e31a06883c55cbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#aa334fd564ee664d90e31a06883c55cbd">PMC_WMST_KEY_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a84fd0b7a4a1a0a939ab4946f52c67906">PMC_WMST_KEY_Pos</a>)</td></tr>
<tr class="memdesc:aa334fd564ee664d90e31a06883c55cbd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_WMST) Write Access Password  <br /></td></tr>
<tr class="separator:aa334fd564ee664d90e31a06883c55cbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3ac3e4c58a6c5c52626e37a322deadf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ae3ac3e4c58a6c5c52626e37a322deadf">PMC_WMST_KEY_PASSWD</a>&#160;&#160;&#160;(0x5Au &lt;&lt; 24)</td></tr>
<tr class="memdesc:ae3ac3e4c58a6c5c52626e37a322deadf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_WMST) Writing any other value in this field aborts the write operation.Always reads as 0.  <br /></td></tr>
<tr class="separator:ae3ac3e4c58a6c5c52626e37a322deadf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84fd0b7a4a1a0a939ab4946f52c67906"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a84fd0b7a4a1a0a939ab4946f52c67906">PMC_WMST_KEY_Pos</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:a84fd0b7a4a1a0a939ab4946f52c67906"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3867cdbd40e54c233e2d48b9a571d6cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a3867cdbd40e54c233e2d48b9a571d6cd">PMC_WMST_WMST</a>(value)&#160;&#160;&#160;((<a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#afee5acb888721e1352bb5e70b082bb0d">PMC_WMST_WMST_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a723258a761ae5b3ba201782cc399a80e">PMC_WMST_WMST_Pos</a>)))</td></tr>
<tr class="separator:a3867cdbd40e54c233e2d48b9a571d6cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afee5acb888721e1352bb5e70b082bb0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#afee5acb888721e1352bb5e70b082bb0d">PMC_WMST_WMST_Msk</a>&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a723258a761ae5b3ba201782cc399a80e">PMC_WMST_WMST_Pos</a>)</td></tr>
<tr class="memdesc:afee5acb888721e1352bb5e70b082bb0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_WMST) Wait Mode Startup Time  <br /></td></tr>
<tr class="separator:afee5acb888721e1352bb5e70b082bb0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a723258a761ae5b3ba201782cc399a80e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a723258a761ae5b3ba201782cc399a80e">PMC_WMST_WMST_Pos</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:a723258a761ae5b3ba201782cc399a80e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48aab300f7348660f60362ea150d8785"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a48aab300f7348660f60362ea150d8785">PMC_WPMR_WPEN</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a48aab300f7348660f60362ea150d8785"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_WPMR) Write Protection Enable  <br /></td></tr>
<tr class="separator:a48aab300f7348660f60362ea150d8785"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff36f7adbf79a28e57035aa693eee538"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#aff36f7adbf79a28e57035aa693eee538">PMC_WPMR_WPKEY</a>(value)&#160;&#160;&#160;((<a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a7993dd58082347fe479bc9f11305dd0d">PMC_WPMR_WPKEY_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a38712ee521ca33d2e4d647f0d2dee5a6">PMC_WPMR_WPKEY_Pos</a>)))</td></tr>
<tr class="separator:aff36f7adbf79a28e57035aa693eee538"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7993dd58082347fe479bc9f11305dd0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a7993dd58082347fe479bc9f11305dd0d">PMC_WPMR_WPKEY_Msk</a>&#160;&#160;&#160;(0xffffffu &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a38712ee521ca33d2e4d647f0d2dee5a6">PMC_WPMR_WPKEY_Pos</a>)</td></tr>
<tr class="memdesc:a7993dd58082347fe479bc9f11305dd0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_WPMR) Write Protection Key  <br /></td></tr>
<tr class="separator:a7993dd58082347fe479bc9f11305dd0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa24710a462c985473ea03186d664db06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#aa24710a462c985473ea03186d664db06">PMC_WPMR_WPKEY_PASSWD</a>&#160;&#160;&#160;(0x504D43u &lt;&lt; 8)</td></tr>
<tr class="memdesc:aa24710a462c985473ea03186d664db06"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_WPMR) Writing any other value in this field aborts the write operation of the WPEN bit.  <br /></td></tr>
<tr class="separator:aa24710a462c985473ea03186d664db06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38712ee521ca33d2e4d647f0d2dee5a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a38712ee521ca33d2e4d647f0d2dee5a6">PMC_WPMR_WPKEY_Pos</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:a38712ee521ca33d2e4d647f0d2dee5a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4eb4746cafdee36e702df0223bb3c640"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a4eb4746cafdee36e702df0223bb3c640">PMC_WPSR_WPVS</a>&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td></tr>
<tr class="memdesc:a4eb4746cafdee36e702df0223bb3c640"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_WPSR) Write Protection Violation Status  <br /></td></tr>
<tr class="separator:a4eb4746cafdee36e702df0223bb3c640"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6e7c3d8111b1ec2f9a121a57567cb3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#aa6e7c3d8111b1ec2f9a121a57567cb3d">PMC_WPSR_WPVSRC_Msk</a>&#160;&#160;&#160;(0xffffu &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ab50493400c3fe8a610a347d121608173">PMC_WPSR_WPVSRC_Pos</a>)</td></tr>
<tr class="memdesc:aa6e7c3d8111b1ec2f9a121a57567cb3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PMC_WPSR) Write Protection Violation Source  <br /></td></tr>
<tr class="separator:aa6e7c3d8111b1ec2f9a121a57567cb3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab50493400c3fe8a610a347d121608173"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ab50493400c3fe8a610a347d121608173">PMC_WPSR_WPVSRC_Pos</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ab50493400c3fe8a610a347d121608173"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Copyright (c) 2015-2018 Microchip Technology Inc. </p>
<p>and its subsidiaries. </p>

<p class="definition">Definition in file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a9d97f5615199f9d8c084da0841e5292b" name="a9d97f5615199f9d8c084da0841e5292b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d97f5615199f9d8c084da0841e5292b">&#9670;&#160;</a></span>CKGR_MCFR_CCSS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CKGR_MCFR_CCSS&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(CKGR_MCFR) Counter Clock Source Selection </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00235">235</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a46513b9ed18c75421164bd8037494084" name="a46513b9ed18c75421164bd8037494084"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46513b9ed18c75421164bd8037494084">&#9670;&#160;</a></span>CKGR_MCFR_MAINF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CKGR_MCFR_MAINF</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a57b367ae43ea4e0e406c54672607eaf8">CKGR_MCFR_MAINF_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ad686e71166d30ed77a919900cd438b4b">CKGR_MCFR_MAINF_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00232">232</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a57b367ae43ea4e0e406c54672607eaf8" name="a57b367ae43ea4e0e406c54672607eaf8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57b367ae43ea4e0e406c54672607eaf8">&#9670;&#160;</a></span>CKGR_MCFR_MAINF_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CKGR_MCFR_MAINF_Msk&#160;&#160;&#160;(0xffffu &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ad686e71166d30ed77a919900cd438b4b">CKGR_MCFR_MAINF_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(CKGR_MCFR) Main Clock Frequency </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00231">231</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="ad686e71166d30ed77a919900cd438b4b" name="ad686e71166d30ed77a919900cd438b4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad686e71166d30ed77a919900cd438b4b">&#9670;&#160;</a></span>CKGR_MCFR_MAINF_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CKGR_MCFR_MAINF_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00230">230</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a7e1266d112bc784de35e25c613f827eb" name="a7e1266d112bc784de35e25c613f827eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e1266d112bc784de35e25c613f827eb">&#9670;&#160;</a></span>CKGR_MCFR_MAINFRDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CKGR_MCFR_MAINFRDY&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(CKGR_MCFR) Main Clock Frequency Measure Ready </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00233">233</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a8b91c852701958cc82ad83c6ab1930f9" name="a8b91c852701958cc82ad83c6ab1930f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b91c852701958cc82ad83c6ab1930f9">&#9670;&#160;</a></span>CKGR_MCFR_RCMEAS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CKGR_MCFR_RCMEAS&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(CKGR_MCFR) RC Oscillator Frequency Measure (write-only) </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00234">234</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="adb0661f3af5679f457c07a3a3ace4af4" name="adb0661f3af5679f457c07a3a3ace4af4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb0661f3af5679f457c07a3a3ace4af4">&#9670;&#160;</a></span>CKGR_MOR_CFDEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CKGR_MOR_CFDEN&#160;&#160;&#160;(0x1u &lt;&lt; 25)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(CKGR_MOR) Clock Failure Detector Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00227">227</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="ae1b69b2332a2f424eecbd61f6d038fbd" name="ae1b69b2332a2f424eecbd61f6d038fbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1b69b2332a2f424eecbd61f6d038fbd">&#9670;&#160;</a></span>CKGR_MOR_KEY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CKGR_MOR_KEY</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a026bbc782ee33799a044b54036d1cecc">CKGR_MOR_KEY_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#abe1c311954dbe32313393c58b1818e1f">CKGR_MOR_KEY_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00224">224</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a026bbc782ee33799a044b54036d1cecc" name="a026bbc782ee33799a044b54036d1cecc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a026bbc782ee33799a044b54036d1cecc">&#9670;&#160;</a></span>CKGR_MOR_KEY_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CKGR_MOR_KEY_Msk&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#abe1c311954dbe32313393c58b1818e1f">CKGR_MOR_KEY_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(CKGR_MOR) Write Access Password </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00223">223</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a3fcb32d94597c9f2af833c20fe64833d" name="a3fcb32d94597c9f2af833c20fe64833d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fcb32d94597c9f2af833c20fe64833d">&#9670;&#160;</a></span>CKGR_MOR_KEY_PASSWD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CKGR_MOR_KEY_PASSWD&#160;&#160;&#160;(0x37u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(CKGR_MOR) Writing any other value in this field aborts the write operation.Always reads as 0. </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00225">225</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="abe1c311954dbe32313393c58b1818e1f" name="abe1c311954dbe32313393c58b1818e1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe1c311954dbe32313393c58b1818e1f">&#9670;&#160;</a></span>CKGR_MOR_KEY_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CKGR_MOR_KEY_Pos&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00222">222</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="af83c14c0c2fc1939f462489c9e7ff28c" name="af83c14c0c2fc1939f462489c9e7ff28c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af83c14c0c2fc1939f462489c9e7ff28c">&#9670;&#160;</a></span>CKGR_MOR_MOSCRCEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CKGR_MOR_MOSCRCEN&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(CKGR_MOR) Main On-Chip RC Oscillator Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00212">212</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="aad17af413878fe8e9865eda83214e6a3" name="aad17af413878fe8e9865eda83214e6a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad17af413878fe8e9865eda83214e6a3">&#9670;&#160;</a></span>CKGR_MOR_MOSCRCF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CKGR_MOR_MOSCRCF</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a47c8566caa7fc1d692a8000a5e4c08ad">CKGR_MOR_MOSCRCF_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a6ddfe10886fe88f837175d289c52e01a">CKGR_MOR_MOSCRCF_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00215">215</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="aaeb3752f6e7cfeb60df9fd3821614451" name="aaeb3752f6e7cfeb60df9fd3821614451"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaeb3752f6e7cfeb60df9fd3821614451">&#9670;&#160;</a></span>CKGR_MOR_MOSCRCF_12_MHz</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CKGR_MOR_MOSCRCF_12_MHz&#160;&#160;&#160;(0x2u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(CKGR_MOR) Fast RC oscillator frequency is at 12 MHz </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00218">218</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a537fab2d22074bcb009fcf2201aa6ab1" name="a537fab2d22074bcb009fcf2201aa6ab1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a537fab2d22074bcb009fcf2201aa6ab1">&#9670;&#160;</a></span>CKGR_MOR_MOSCRCF_4_MHz</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CKGR_MOR_MOSCRCF_4_MHz&#160;&#160;&#160;(0x0u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(CKGR_MOR) Fast RC oscillator frequency is at 4 MHz (default) </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00216">216</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a1f689250243e92d6e635f265e6ff1951" name="a1f689250243e92d6e635f265e6ff1951"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f689250243e92d6e635f265e6ff1951">&#9670;&#160;</a></span>CKGR_MOR_MOSCRCF_8_MHz</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CKGR_MOR_MOSCRCF_8_MHz&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(CKGR_MOR) Fast RC oscillator frequency is at 8 MHz </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00217">217</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a47c8566caa7fc1d692a8000a5e4c08ad" name="a47c8566caa7fc1d692a8000a5e4c08ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47c8566caa7fc1d692a8000a5e4c08ad">&#9670;&#160;</a></span>CKGR_MOR_MOSCRCF_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CKGR_MOR_MOSCRCF_Msk&#160;&#160;&#160;(0x7u &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a6ddfe10886fe88f837175d289c52e01a">CKGR_MOR_MOSCRCF_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(CKGR_MOR) Main On-Chip RC Oscillator Frequency Selection </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00214">214</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a6ddfe10886fe88f837175d289c52e01a" name="a6ddfe10886fe88f837175d289c52e01a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ddfe10886fe88f837175d289c52e01a">&#9670;&#160;</a></span>CKGR_MOR_MOSCRCF_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CKGR_MOR_MOSCRCF_Pos&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00213">213</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="aa1d09a0e1aea4606def1a71287833035" name="aa1d09a0e1aea4606def1a71287833035"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1d09a0e1aea4606def1a71287833035">&#9670;&#160;</a></span>CKGR_MOR_MOSCSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CKGR_MOR_MOSCSEL&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(CKGR_MOR) Main Oscillator Selection </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00226">226</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="ae14b847f323d0724a35baa93f5ed7933" name="ae14b847f323d0724a35baa93f5ed7933"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae14b847f323d0724a35baa93f5ed7933">&#9670;&#160;</a></span>CKGR_MOR_MOSCXTBY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CKGR_MOR_MOSCXTBY&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(CKGR_MOR) Main Crystal Oscillator Bypass </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00210">210</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="ab26d4c9e71b22e36955d8cf672d2b5ce" name="ab26d4c9e71b22e36955d8cf672d2b5ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab26d4c9e71b22e36955d8cf672d2b5ce">&#9670;&#160;</a></span>CKGR_MOR_MOSCXTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CKGR_MOR_MOSCXTEN&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(CKGR_MOR) Main Crystal Oscillator Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00209">209</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a6ff4c5a00cbdfc5bad9f7f2a482e2ef2" name="a6ff4c5a00cbdfc5bad9f7f2a482e2ef2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ff4c5a00cbdfc5bad9f7f2a482e2ef2">&#9670;&#160;</a></span>CKGR_MOR_MOSCXTST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CKGR_MOR_MOSCXTST</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a5ff66bbd6a365c48d29c17698727d42b">CKGR_MOR_MOSCXTST_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#af210d79c682c0e27d838dfb5118a5308">CKGR_MOR_MOSCXTST_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00221">221</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a5ff66bbd6a365c48d29c17698727d42b" name="a5ff66bbd6a365c48d29c17698727d42b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ff66bbd6a365c48d29c17698727d42b">&#9670;&#160;</a></span>CKGR_MOR_MOSCXTST_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CKGR_MOR_MOSCXTST_Msk&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#af210d79c682c0e27d838dfb5118a5308">CKGR_MOR_MOSCXTST_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(CKGR_MOR) Main Crystal Oscillator Start-up Time </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00220">220</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="af210d79c682c0e27d838dfb5118a5308" name="af210d79c682c0e27d838dfb5118a5308"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af210d79c682c0e27d838dfb5118a5308">&#9670;&#160;</a></span>CKGR_MOR_MOSCXTST_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CKGR_MOR_MOSCXTST_Pos&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00219">219</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a0d4e91e3f7fa4bb51841ac6d9776a639" name="a0d4e91e3f7fa4bb51841ac6d9776a639"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d4e91e3f7fa4bb51841ac6d9776a639">&#9670;&#160;</a></span>CKGR_MOR_WAITMODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CKGR_MOR_WAITMODE&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(CKGR_MOR) Wait Mode Command (Write-only) </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00211">211</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a8f908a11bf0b0c5974ae028099037327" name="a8f908a11bf0b0c5974ae028099037327"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f908a11bf0b0c5974ae028099037327">&#9670;&#160;</a></span>CKGR_MOR_XT32KFME</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CKGR_MOR_XT32KFME&#160;&#160;&#160;(0x1u &lt;&lt; 26)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(CKGR_MOR) Slow Crystal Oscillator Frequency Monitoring Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00228">228</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a37e2da797562a8a8e9e59e3ec7a04528" name="a37e2da797562a8a8e9e59e3ec7a04528"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37e2da797562a8a8e9e59e3ec7a04528">&#9670;&#160;</a></span>CKGR_PLLAR_DIVA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CKGR_PLLAR_DIVA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ab28dc8be7b52a0a8eb5031a21f1991d0">CKGR_PLLAR_DIVA_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a6bea4fc8db6a33b79eddde5a59232816">CKGR_PLLAR_DIVA_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00239">239</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="ad605ace85fa67153f1682aeb90b1b5e5" name="ad605ace85fa67153f1682aeb90b1b5e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad605ace85fa67153f1682aeb90b1b5e5">&#9670;&#160;</a></span>CKGR_PLLAR_DIVA_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CKGR_PLLAR_DIVA_0&#160;&#160;&#160;(0x0u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(CKGR_PLLAR) Divider output is 0 and PLLA is disabled. </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00240">240</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a20d7b7780216bc45bee25bec4438b4eb" name="a20d7b7780216bc45bee25bec4438b4eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20d7b7780216bc45bee25bec4438b4eb">&#9670;&#160;</a></span>CKGR_PLLAR_DIVA_BYPASS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CKGR_PLLAR_DIVA_BYPASS&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(CKGR_PLLAR) Divider is bypassed (divide by 1) and PLLA is enabled. </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00241">241</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="ab28dc8be7b52a0a8eb5031a21f1991d0" name="ab28dc8be7b52a0a8eb5031a21f1991d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab28dc8be7b52a0a8eb5031a21f1991d0">&#9670;&#160;</a></span>CKGR_PLLAR_DIVA_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CKGR_PLLAR_DIVA_Msk&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a6bea4fc8db6a33b79eddde5a59232816">CKGR_PLLAR_DIVA_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(CKGR_PLLAR) PLLA Front End Divider </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00238">238</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a6bea4fc8db6a33b79eddde5a59232816" name="a6bea4fc8db6a33b79eddde5a59232816"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6bea4fc8db6a33b79eddde5a59232816">&#9670;&#160;</a></span>CKGR_PLLAR_DIVA_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CKGR_PLLAR_DIVA_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00237">237</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a0784e6083209f155caeea714db658656" name="a0784e6083209f155caeea714db658656"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0784e6083209f155caeea714db658656">&#9670;&#160;</a></span>CKGR_PLLAR_MULA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CKGR_PLLAR_MULA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ac720bcb52bfadc5d76f43d76acce85c7">CKGR_PLLAR_MULA_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a5435361dc5246da74e4019012ed9a474">CKGR_PLLAR_MULA_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00247">247</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="ac720bcb52bfadc5d76f43d76acce85c7" name="ac720bcb52bfadc5d76f43d76acce85c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac720bcb52bfadc5d76f43d76acce85c7">&#9670;&#160;</a></span>CKGR_PLLAR_MULA_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CKGR_PLLAR_MULA_Msk&#160;&#160;&#160;(0x7ffu &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a5435361dc5246da74e4019012ed9a474">CKGR_PLLAR_MULA_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(CKGR_PLLAR) PLLA Multiplier </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00246">246</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a5435361dc5246da74e4019012ed9a474" name="a5435361dc5246da74e4019012ed9a474"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5435361dc5246da74e4019012ed9a474">&#9670;&#160;</a></span>CKGR_PLLAR_MULA_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CKGR_PLLAR_MULA_Pos&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00245">245</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="aed80bc1a380b51a350df524311967a3e" name="aed80bc1a380b51a350df524311967a3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed80bc1a380b51a350df524311967a3e">&#9670;&#160;</a></span>CKGR_PLLAR_ONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CKGR_PLLAR_ONE&#160;&#160;&#160;(0x1u &lt;&lt; 29)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(CKGR_PLLAR) Must Be Set to 1 </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00248">248</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a3d075b69defd1b528e1530c80b57172b" name="a3d075b69defd1b528e1530c80b57172b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d075b69defd1b528e1530c80b57172b">&#9670;&#160;</a></span>CKGR_PLLAR_PLLACOUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CKGR_PLLAR_PLLACOUNT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a1f07433c2360f33bb966516a27e485f1">CKGR_PLLAR_PLLACOUNT_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a79c2a1a20693793a073171ca87cbca62">CKGR_PLLAR_PLLACOUNT_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00244">244</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a1f07433c2360f33bb966516a27e485f1" name="a1f07433c2360f33bb966516a27e485f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f07433c2360f33bb966516a27e485f1">&#9670;&#160;</a></span>CKGR_PLLAR_PLLACOUNT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CKGR_PLLAR_PLLACOUNT_Msk&#160;&#160;&#160;(0x3fu &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a79c2a1a20693793a073171ca87cbca62">CKGR_PLLAR_PLLACOUNT_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(CKGR_PLLAR) PLLA Counter </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00243">243</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a79c2a1a20693793a073171ca87cbca62" name="a79c2a1a20693793a073171ca87cbca62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79c2a1a20693793a073171ca87cbca62">&#9670;&#160;</a></span>CKGR_PLLAR_PLLACOUNT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CKGR_PLLAR_PLLACOUNT_Pos&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00242">242</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a8e7ef32a11772717dde8d372f1843ad4" name="a8e7ef32a11772717dde8d372f1843ad4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e7ef32a11772717dde8d372f1843ad4">&#9670;&#160;</a></span>CKGR_UCKR_UPLLCOUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CKGR_UCKR_UPLLCOUNT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a61f75d9c80b8106bfab1d3a066decf1f">CKGR_UCKR_UPLLCOUNT_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a1180ec278f43f0996eed363aa2a045f3">CKGR_UCKR_UPLLCOUNT_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00207">207</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a61f75d9c80b8106bfab1d3a066decf1f" name="a61f75d9c80b8106bfab1d3a066decf1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61f75d9c80b8106bfab1d3a066decf1f">&#9670;&#160;</a></span>CKGR_UCKR_UPLLCOUNT_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CKGR_UCKR_UPLLCOUNT_Msk&#160;&#160;&#160;(0xfu &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a1180ec278f43f0996eed363aa2a045f3">CKGR_UCKR_UPLLCOUNT_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(CKGR_UCKR) UTMI PLL Start-up Time </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00206">206</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a1180ec278f43f0996eed363aa2a045f3" name="a1180ec278f43f0996eed363aa2a045f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1180ec278f43f0996eed363aa2a045f3">&#9670;&#160;</a></span>CKGR_UCKR_UPLLCOUNT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CKGR_UCKR_UPLLCOUNT_Pos&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00205">205</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="ac7013a00c3320706c12c78df0f4ff60b" name="ac7013a00c3320706c12c78df0f4ff60b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7013a00c3320706c12c78df0f4ff60b">&#9670;&#160;</a></span>CKGR_UCKR_UPLLEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CKGR_UCKR_UPLLEN&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(CKGR_UCKR) UTMI PLL Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00204">204</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a3dcc8250fa1fae81f0dbf2f20e4a18a0" name="a3dcc8250fa1fae81f0dbf2f20e4a18a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3dcc8250fa1fae81f0dbf2f20e4a18a0">&#9670;&#160;</a></span>PMC_APLLACR_BIAS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_APLLACR_BIAS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#abe0f4107c6df9bd7368c5d9737522532">PMC_APLLACR_BIAS_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#aa589657e79758ce99d3820a3219c8453">PMC_APLLACR_BIAS_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00761">761</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="abe0f4107c6df9bd7368c5d9737522532" name="abe0f4107c6df9bd7368c5d9737522532"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe0f4107c6df9bd7368c5d9737522532">&#9670;&#160;</a></span>PMC_APLLACR_BIAS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_APLLACR_BIAS_Msk&#160;&#160;&#160;(0x3u &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#aa589657e79758ce99d3820a3219c8453">PMC_APLLACR_BIAS_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_APLLACR) Bias Voltage Selection </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00760">760</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="aa589657e79758ce99d3820a3219c8453" name="aa589657e79758ce99d3820a3219c8453"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa589657e79758ce99d3820a3219c8453">&#9670;&#160;</a></span>PMC_APLLACR_BIAS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_APLLACR_BIAS_Pos&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00759">759</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a83754735c929bf68193f0e1255b70055" name="a83754735c929bf68193f0e1255b70055"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83754735c929bf68193f0e1255b70055">&#9670;&#160;</a></span>PMC_APLLACR_DCOFLTSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_APLLACR_DCOFLTSEL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#af759835b14cc8b6f2f9d4442132d2374">PMC_APLLACR_DCOFLTSEL_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a07ad1099823bc0d7d09733bd9264ecc5">PMC_APLLACR_DCOFLTSEL_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00755">755</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="af759835b14cc8b6f2f9d4442132d2374" name="af759835b14cc8b6f2f9d4442132d2374"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af759835b14cc8b6f2f9d4442132d2374">&#9670;&#160;</a></span>PMC_APLLACR_DCOFLTSEL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_APLLACR_DCOFLTSEL_Msk&#160;&#160;&#160;(0xfu &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a07ad1099823bc0d7d09733bd9264ecc5">PMC_APLLACR_DCOFLTSEL_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_APLLACR) DCO Filter Selection </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00754">754</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a07ad1099823bc0d7d09733bd9264ecc5" name="a07ad1099823bc0d7d09733bd9264ecc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07ad1099823bc0d7d09733bd9264ecc5">&#9670;&#160;</a></span>PMC_APLLACR_DCOFLTSEL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_APLLACR_DCOFLTSEL_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00753">753</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="acfdbbbbc85daff30f2b11b1d42e51197" name="acfdbbbbc85daff30f2b11b1d42e51197"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfdbbbbc85daff30f2b11b1d42e51197">&#9670;&#160;</a></span>PMC_APLLACR_FLTSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_APLLACR_FLTSEL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#abbda98399f0ad01e0708c09ed1bee4ef">PMC_APLLACR_FLTSEL_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a3e4a0d6bc32ff4eaa726486c7933fef9">PMC_APLLACR_FLTSEL_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00758">758</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="abbda98399f0ad01e0708c09ed1bee4ef" name="abbda98399f0ad01e0708c09ed1bee4ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abbda98399f0ad01e0708c09ed1bee4ef">&#9670;&#160;</a></span>PMC_APLLACR_FLTSEL_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_APLLACR_FLTSEL_Msk&#160;&#160;&#160;(0xfu &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a3e4a0d6bc32ff4eaa726486c7933fef9">PMC_APLLACR_FLTSEL_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_APLLACR) PLL Filter Selection </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00757">757</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a3e4a0d6bc32ff4eaa726486c7933fef9" name="a3e4a0d6bc32ff4eaa726486c7933fef9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e4a0d6bc32ff4eaa726486c7933fef9">&#9670;&#160;</a></span>PMC_APLLACR_FLTSEL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_APLLACR_FLTSEL_Pos&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00756">756</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a45165c3f02e78973fb1943d7300c05dd" name="a45165c3f02e78973fb1943d7300c05dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45165c3f02e78973fb1943d7300c05dd">&#9670;&#160;</a></span>PMC_FOCR_FOCLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_FOCR_FOCLR&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_FOCR) Fault Output Clear </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00406">406</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="aecef669ce38e5456c894881c59b6e904" name="aecef669ce38e5456c894881c59b6e904"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aecef669ce38e5456c894881c59b6e904">&#9670;&#160;</a></span>PMC_FSMR_FFLPM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_FSMR_FFLPM&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_FSMR) Force Flash Low-power Mode </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00387">387</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a18ea6c8b2f8cc1a075378207fdf91c8b" name="a18ea6c8b2f8cc1a075378207fdf91c8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18ea6c8b2f8cc1a075378207fdf91c8b">&#9670;&#160;</a></span>PMC_FSMR_FLPM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_FSMR_FLPM</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a6545a6b5481a528e0636a0058e5bad37">PMC_FSMR_FLPM_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#aa478c93bf4c2b86fbf1126eadcb656bc">PMC_FSMR_FLPM_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00383">383</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="ac9ac32beca66e3facdd728f767c05947" name="ac9ac32beca66e3facdd728f767c05947"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9ac32beca66e3facdd728f767c05947">&#9670;&#160;</a></span>PMC_FSMR_FLPM_FLASH_DEEP_POWERDOWN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_FSMR_FLPM_FLASH_DEEP_POWERDOWN&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_FSMR) Flash is in Deep-power-down mode when system enters Wait Mode </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00385">385</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="ae770c6c0b02343c3c8f0f3adb16ef28f" name="ae770c6c0b02343c3c8f0f3adb16ef28f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae770c6c0b02343c3c8f0f3adb16ef28f">&#9670;&#160;</a></span>PMC_FSMR_FLPM_FLASH_IDLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_FSMR_FLPM_FLASH_IDLE&#160;&#160;&#160;(0x2u &lt;&lt; 21)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_FSMR) Idle mode </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00386">386</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a98a94870551cef98a26c7cad1c4748e0" name="a98a94870551cef98a26c7cad1c4748e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98a94870551cef98a26c7cad1c4748e0">&#9670;&#160;</a></span>PMC_FSMR_FLPM_FLASH_STANDBY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_FSMR_FLPM_FLASH_STANDBY&#160;&#160;&#160;(0x0u &lt;&lt; 21)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_FSMR) Flash is in Standby Mode when system enters Wait Mode </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00384">384</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a6545a6b5481a528e0636a0058e5bad37" name="a6545a6b5481a528e0636a0058e5bad37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6545a6b5481a528e0636a0058e5bad37">&#9670;&#160;</a></span>PMC_FSMR_FLPM_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_FSMR_FLPM_Msk&#160;&#160;&#160;(0x3u &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#aa478c93bf4c2b86fbf1126eadcb656bc">PMC_FSMR_FLPM_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_FSMR) Flash Low-power Mode </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00382">382</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="aa478c93bf4c2b86fbf1126eadcb656bc" name="aa478c93bf4c2b86fbf1126eadcb656bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa478c93bf4c2b86fbf1126eadcb656bc">&#9670;&#160;</a></span>PMC_FSMR_FLPM_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_FSMR_FLPM_Pos&#160;&#160;&#160;21</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00381">381</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a12706f73e66ce05cbb86fcc4a90ffcb2" name="a12706f73e66ce05cbb86fcc4a90ffcb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12706f73e66ce05cbb86fcc4a90ffcb2">&#9670;&#160;</a></span>PMC_FSMR_FSTT0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_FSMR_FSTT0&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_FSMR) Fast Startup Input Enable 0 </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00361">361</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a9ea2a7647ca3147fd349b666b3da4a3a" name="a9ea2a7647ca3147fd349b666b3da4a3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ea2a7647ca3147fd349b666b3da4a3a">&#9670;&#160;</a></span>PMC_FSMR_FSTT1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_FSMR_FSTT1&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_FSMR) Fast Startup Input Enable 1 </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00362">362</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a5003254f665d4a31d5cf8868f3d75d4c" name="a5003254f665d4a31d5cf8868f3d75d4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5003254f665d4a31d5cf8868f3d75d4c">&#9670;&#160;</a></span>PMC_FSMR_FSTT10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_FSMR_FSTT10&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_FSMR) Fast Startup Input Enable 10 </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00371">371</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a56915eed4e2722adbf69dd25a728251e" name="a56915eed4e2722adbf69dd25a728251e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56915eed4e2722adbf69dd25a728251e">&#9670;&#160;</a></span>PMC_FSMR_FSTT11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_FSMR_FSTT11&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_FSMR) Fast Startup Input Enable 11 </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00372">372</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="af32ce4526f38defc5cf83c0f03befa2e" name="af32ce4526f38defc5cf83c0f03befa2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af32ce4526f38defc5cf83c0f03befa2e">&#9670;&#160;</a></span>PMC_FSMR_FSTT12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_FSMR_FSTT12&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_FSMR) Fast Startup Input Enable 12 </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00373">373</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a965c157ebdda78a7ed073b5babd25c33" name="a965c157ebdda78a7ed073b5babd25c33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a965c157ebdda78a7ed073b5babd25c33">&#9670;&#160;</a></span>PMC_FSMR_FSTT13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_FSMR_FSTT13&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_FSMR) Fast Startup Input Enable 13 </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00374">374</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a105482e512c6b4f25b3f3b94226b173b" name="a105482e512c6b4f25b3f3b94226b173b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a105482e512c6b4f25b3f3b94226b173b">&#9670;&#160;</a></span>PMC_FSMR_FSTT14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_FSMR_FSTT14&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_FSMR) Fast Startup Input Enable 14 </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00375">375</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a8a3c7b207ee6621a33cd069df0a57575" name="a8a3c7b207ee6621a33cd069df0a57575"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a3c7b207ee6621a33cd069df0a57575">&#9670;&#160;</a></span>PMC_FSMR_FSTT15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_FSMR_FSTT15&#160;&#160;&#160;(0x1u &lt;&lt; 15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_FSMR) Fast Startup Input Enable 15 </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00376">376</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="abfc48683196af6e41928ef97958820bc" name="abfc48683196af6e41928ef97958820bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abfc48683196af6e41928ef97958820bc">&#9670;&#160;</a></span>PMC_FSMR_FSTT2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_FSMR_FSTT2&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_FSMR) Fast Startup Input Enable 2 </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00363">363</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a209ebf830fe0d38dec72a4157c8c0285" name="a209ebf830fe0d38dec72a4157c8c0285"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a209ebf830fe0d38dec72a4157c8c0285">&#9670;&#160;</a></span>PMC_FSMR_FSTT3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_FSMR_FSTT3&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_FSMR) Fast Startup Input Enable 3 </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00364">364</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a6ca1b1aa6cc30dfe611abc2f68c1225f" name="a6ca1b1aa6cc30dfe611abc2f68c1225f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ca1b1aa6cc30dfe611abc2f68c1225f">&#9670;&#160;</a></span>PMC_FSMR_FSTT4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_FSMR_FSTT4&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_FSMR) Fast Startup Input Enable 4 </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00365">365</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a9bac35f07a6ff0faaf033f61b161f936" name="a9bac35f07a6ff0faaf033f61b161f936"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9bac35f07a6ff0faaf033f61b161f936">&#9670;&#160;</a></span>PMC_FSMR_FSTT5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_FSMR_FSTT5&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_FSMR) Fast Startup Input Enable 5 </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00366">366</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a3b6da1895ec35cc9df97901ed644ecdb" name="a3b6da1895ec35cc9df97901ed644ecdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b6da1895ec35cc9df97901ed644ecdb">&#9670;&#160;</a></span>PMC_FSMR_FSTT6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_FSMR_FSTT6&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_FSMR) Fast Startup Input Enable 6 </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00367">367</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="af4ff7e1da5eae4aac4516b218b6c82b3" name="af4ff7e1da5eae4aac4516b218b6c82b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4ff7e1da5eae4aac4516b218b6c82b3">&#9670;&#160;</a></span>PMC_FSMR_FSTT7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_FSMR_FSTT7&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_FSMR) Fast Startup Input Enable 7 </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00368">368</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a3fd561c6fba11d73551dafa5258d3f9a" name="a3fd561c6fba11d73551dafa5258d3f9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fd561c6fba11d73551dafa5258d3f9a">&#9670;&#160;</a></span>PMC_FSMR_FSTT8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_FSMR_FSTT8&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_FSMR) Fast Startup Input Enable 8 </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00369">369</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a2257ec0dcad9ff51bda665ecbb7aea49" name="a2257ec0dcad9ff51bda665ecbb7aea49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2257ec0dcad9ff51bda665ecbb7aea49">&#9670;&#160;</a></span>PMC_FSMR_FSTT9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_FSMR_FSTT9&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_FSMR) Fast Startup Input Enable 9 </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00370">370</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="ac6c8b1159a9727ccc4ebf3cc2adb7e76" name="ac6c8b1159a9727ccc4ebf3cc2adb7e76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6c8b1159a9727ccc4ebf3cc2adb7e76">&#9670;&#160;</a></span>PMC_FSMR_LPM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_FSMR_LPM&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_FSMR) Low-power Mode </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00380">380</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a369c2d741e5ae3b191e5c7d37c9c6537" name="a369c2d741e5ae3b191e5c7d37c9c6537"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a369c2d741e5ae3b191e5c7d37c9c6537">&#9670;&#160;</a></span>PMC_FSMR_RTCAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_FSMR_RTCAL&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_FSMR) RTC Alarm Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00378">378</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a3dbc26d096503b7121ca9e3fa7f94174" name="a3dbc26d096503b7121ca9e3fa7f94174"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3dbc26d096503b7121ca9e3fa7f94174">&#9670;&#160;</a></span>PMC_FSMR_RTTAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_FSMR_RTTAL&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_FSMR) RTT Alarm Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00377">377</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a2205d0a70bd2d92ff7c5e0316e132d0d" name="a2205d0a70bd2d92ff7c5e0316e132d0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2205d0a70bd2d92ff7c5e0316e132d0d">&#9670;&#160;</a></span>PMC_FSMR_USBAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_FSMR_USBAL&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_FSMR) USB Alarm Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00379">379</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a813b8b86e05864b604df5c1285ba13da" name="a813b8b86e05864b604df5c1285ba13da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a813b8b86e05864b604df5c1285ba13da">&#9670;&#160;</a></span>PMC_FSPR_FSTP0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_FSPR_FSTP0&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_FSPR) Fast Startup Input Polarity 0 </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00389">389</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a8e7974990c3071500c1e5fab42781591" name="a8e7974990c3071500c1e5fab42781591"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e7974990c3071500c1e5fab42781591">&#9670;&#160;</a></span>PMC_FSPR_FSTP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_FSPR_FSTP1&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_FSPR) Fast Startup Input Polarity 1 </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00390">390</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="aeb1604c6625a840d69f9b5f00448434a" name="aeb1604c6625a840d69f9b5f00448434a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb1604c6625a840d69f9b5f00448434a">&#9670;&#160;</a></span>PMC_FSPR_FSTP10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_FSPR_FSTP10&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_FSPR) Fast Startup Input Polarity 10 </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00399">399</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="af2c300cdc4856c2dd7d1e1969886cb9b" name="af2c300cdc4856c2dd7d1e1969886cb9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2c300cdc4856c2dd7d1e1969886cb9b">&#9670;&#160;</a></span>PMC_FSPR_FSTP11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_FSPR_FSTP11&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_FSPR) Fast Startup Input Polarity 11 </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00400">400</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a687949a08c29554e21890356c019e2d8" name="a687949a08c29554e21890356c019e2d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a687949a08c29554e21890356c019e2d8">&#9670;&#160;</a></span>PMC_FSPR_FSTP12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_FSPR_FSTP12&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_FSPR) Fast Startup Input Polarity 12 </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00401">401</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="ab0cb8b39ace8a891b00b8bc8d961acdd" name="ab0cb8b39ace8a891b00b8bc8d961acdd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0cb8b39ace8a891b00b8bc8d961acdd">&#9670;&#160;</a></span>PMC_FSPR_FSTP13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_FSPR_FSTP13&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_FSPR) Fast Startup Input Polarity 13 </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00402">402</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a4d6fe77d7d37e36ab3e289aaa9b9ab31" name="a4d6fe77d7d37e36ab3e289aaa9b9ab31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d6fe77d7d37e36ab3e289aaa9b9ab31">&#9670;&#160;</a></span>PMC_FSPR_FSTP14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_FSPR_FSTP14&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_FSPR) Fast Startup Input Polarity 14 </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00403">403</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="aeb71bc909c4ed234066c0acbe8aa2452" name="aeb71bc909c4ed234066c0acbe8aa2452"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb71bc909c4ed234066c0acbe8aa2452">&#9670;&#160;</a></span>PMC_FSPR_FSTP15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_FSPR_FSTP15&#160;&#160;&#160;(0x1u &lt;&lt; 15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_FSPR) Fast Startup Input Polarity 15 </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00404">404</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="af932ab6bc83c9041e57bf1670f477385" name="af932ab6bc83c9041e57bf1670f477385"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af932ab6bc83c9041e57bf1670f477385">&#9670;&#160;</a></span>PMC_FSPR_FSTP2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_FSPR_FSTP2&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_FSPR) Fast Startup Input Polarity 2 </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00391">391</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a1d8ee2db1a6fdb081cb43a505f13f69e" name="a1d8ee2db1a6fdb081cb43a505f13f69e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d8ee2db1a6fdb081cb43a505f13f69e">&#9670;&#160;</a></span>PMC_FSPR_FSTP3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_FSPR_FSTP3&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_FSPR) Fast Startup Input Polarity 3 </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00392">392</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="ace394bf7a6669894004a5686b22314ee" name="ace394bf7a6669894004a5686b22314ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace394bf7a6669894004a5686b22314ee">&#9670;&#160;</a></span>PMC_FSPR_FSTP4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_FSPR_FSTP4&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_FSPR) Fast Startup Input Polarity 4 </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00393">393</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="afe90d4e41210a882dd735eb1805cc6ca" name="afe90d4e41210a882dd735eb1805cc6ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe90d4e41210a882dd735eb1805cc6ca">&#9670;&#160;</a></span>PMC_FSPR_FSTP5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_FSPR_FSTP5&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_FSPR) Fast Startup Input Polarity 5 </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00394">394</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a7ba8d250dfcbbb84f799bcdd3e90e241" name="a7ba8d250dfcbbb84f799bcdd3e90e241"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ba8d250dfcbbb84f799bcdd3e90e241">&#9670;&#160;</a></span>PMC_FSPR_FSTP6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_FSPR_FSTP6&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_FSPR) Fast Startup Input Polarity 6 </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00395">395</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="acd1d93773f32f90714a2bbc198389259" name="acd1d93773f32f90714a2bbc198389259"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd1d93773f32f90714a2bbc198389259">&#9670;&#160;</a></span>PMC_FSPR_FSTP7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_FSPR_FSTP7&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_FSPR) Fast Startup Input Polarity 7 </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00396">396</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a013fa142ef5a0c3688621ff0a61e00cf" name="a013fa142ef5a0c3688621ff0a61e00cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a013fa142ef5a0c3688621ff0a61e00cf">&#9670;&#160;</a></span>PMC_FSPR_FSTP8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_FSPR_FSTP8&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_FSPR) Fast Startup Input Polarity 8 </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00397">397</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="ad69238d377d7efe27c2037844a09b1ba" name="ad69238d377d7efe27c2037844a09b1ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad69238d377d7efe27c2037844a09b1ba">&#9670;&#160;</a></span>PMC_FSPR_FSTP9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_FSPR_FSTP9&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_FSPR) Fast Startup Input Polarity 9 </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00398">398</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="ad5c4de338e4ef9731b57b234acc8aec2" name="ad5c4de338e4ef9731b57b234acc8aec2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5c4de338e4ef9731b57b234acc8aec2">&#9670;&#160;</a></span>PMC_IDR_CFDEV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_IDR_CFDEV&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_IDR) Clock Failure Detector Event Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00323">323</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a0379bad346c549e83793fb36f3705cd1" name="a0379bad346c549e83793fb36f3705cd1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0379bad346c549e83793fb36f3705cd1">&#9670;&#160;</a></span>PMC_IDR_LOCKA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_IDR_LOCKA&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_IDR) PLLA Lock Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00311">311</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a313fb194776f6a326f91150df714f990" name="a313fb194776f6a326f91150df714f990"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a313fb194776f6a326f91150df714f990">&#9670;&#160;</a></span>PMC_IDR_LOCKU</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_IDR_LOCKU&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_IDR) UTMI PLL Lock Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00313">313</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="ad923488932cac3d9d6f156b7ccc78e52" name="ad923488932cac3d9d6f156b7ccc78e52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad923488932cac3d9d6f156b7ccc78e52">&#9670;&#160;</a></span>PMC_IDR_MCKRDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_IDR_MCKRDY&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_IDR) Master Clock Ready Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00312">312</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a0f474ee8ee020e8615af78dc15a94f4f" name="a0f474ee8ee020e8615af78dc15a94f4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f474ee8ee020e8615af78dc15a94f4f">&#9670;&#160;</a></span>PMC_IDR_MOSCRCS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_IDR_MOSCRCS&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_IDR) Main On-Chip RC Status Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00322">322</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a4b8f0026fb52e9ef54f6fa9711251a47" name="a4b8f0026fb52e9ef54f6fa9711251a47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b8f0026fb52e9ef54f6fa9711251a47">&#9670;&#160;</a></span>PMC_IDR_MOSCSELS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_IDR_MOSCSELS&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_IDR) Main Oscillator Selection Status Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00321">321</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a091e3936658c1e6f5c29d7b58c956b85" name="a091e3936658c1e6f5c29d7b58c956b85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a091e3936658c1e6f5c29d7b58c956b85">&#9670;&#160;</a></span>PMC_IDR_MOSCXTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_IDR_MOSCXTS&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_IDR) Main Crystal Oscillator Status Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00310">310</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="ac6c95ab23e8b9ad179d3db96fa6c5d7b" name="ac6c95ab23e8b9ad179d3db96fa6c5d7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6c95ab23e8b9ad179d3db96fa6c5d7b">&#9670;&#160;</a></span>PMC_IDR_PCKRDY0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_IDR_PCKRDY0&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_IDR) Programmable Clock Ready 0 Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00314">314</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a41d50baa84ca59665f79584f6c769f54" name="a41d50baa84ca59665f79584f6c769f54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41d50baa84ca59665f79584f6c769f54">&#9670;&#160;</a></span>PMC_IDR_PCKRDY1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_IDR_PCKRDY1&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_IDR) Programmable Clock Ready 1 Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00315">315</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a3b5f0b5c79321b5b99ab7f2fdeda0ed1" name="a3b5f0b5c79321b5b99ab7f2fdeda0ed1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b5f0b5c79321b5b99ab7f2fdeda0ed1">&#9670;&#160;</a></span>PMC_IDR_PCKRDY2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_IDR_PCKRDY2&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_IDR) Programmable Clock Ready 2 Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00316">316</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a03a07ac60c6f4bcfa4b7d6aaafa462eb" name="a03a07ac60c6f4bcfa4b7d6aaafa462eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03a07ac60c6f4bcfa4b7d6aaafa462eb">&#9670;&#160;</a></span>PMC_IDR_PCKRDY3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_IDR_PCKRDY3&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_IDR) Programmable Clock Ready 3 Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00317">317</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a4885669f3403d30b978a24b457e1fcaa" name="a4885669f3403d30b978a24b457e1fcaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4885669f3403d30b978a24b457e1fcaa">&#9670;&#160;</a></span>PMC_IDR_PCKRDY4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_IDR_PCKRDY4&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_IDR) Programmable Clock Ready 4 Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00318">318</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a007d893a3831b046444c9b76414a98bf" name="a007d893a3831b046444c9b76414a98bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a007d893a3831b046444c9b76414a98bf">&#9670;&#160;</a></span>PMC_IDR_PCKRDY5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_IDR_PCKRDY5&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_IDR) Programmable Clock Ready 5 Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00319">319</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a6eed458a2a8634478178ca6d5cb65f05" name="a6eed458a2a8634478178ca6d5cb65f05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6eed458a2a8634478178ca6d5cb65f05">&#9670;&#160;</a></span>PMC_IDR_PCKRDY6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_IDR_PCKRDY6&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_IDR) Programmable Clock Ready 6 Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00320">320</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="abc264dea503c055150f54375910cc7ce" name="abc264dea503c055150f54375910cc7ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc264dea503c055150f54375910cc7ce">&#9670;&#160;</a></span>PMC_IDR_XT32KERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_IDR_XT32KERR&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_IDR) Slow Crystal Oscillator Error Interrupt Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00324">324</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="aa104b6a188d4891de1fab952412f6493" name="aa104b6a188d4891de1fab952412f6493"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa104b6a188d4891de1fab952412f6493">&#9670;&#160;</a></span>PMC_IER_CFDEV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_IER_CFDEV&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_IER) Clock Failure Detector Event Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00307">307</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a1da390828a1550403f3d5e2024d32907" name="a1da390828a1550403f3d5e2024d32907"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1da390828a1550403f3d5e2024d32907">&#9670;&#160;</a></span>PMC_IER_LOCKA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_IER_LOCKA&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_IER) PLLA Lock Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00295">295</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="abf9d65e372bbce8affd7f28278d3e2d4" name="abf9d65e372bbce8affd7f28278d3e2d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf9d65e372bbce8affd7f28278d3e2d4">&#9670;&#160;</a></span>PMC_IER_LOCKU</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_IER_LOCKU&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_IER) UTMI PLL Lock Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00297">297</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a253504df313ab46d981bfb0658fce97b" name="a253504df313ab46d981bfb0658fce97b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a253504df313ab46d981bfb0658fce97b">&#9670;&#160;</a></span>PMC_IER_MCKRDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_IER_MCKRDY&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_IER) Master Clock Ready Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00296">296</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a7be59432ed75edc559d72c9c76105086" name="a7be59432ed75edc559d72c9c76105086"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7be59432ed75edc559d72c9c76105086">&#9670;&#160;</a></span>PMC_IER_MOSCRCS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_IER_MOSCRCS&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_IER) Main On-Chip RC Status Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00306">306</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a49fddd4922d096f93940f1315798b2f0" name="a49fddd4922d096f93940f1315798b2f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49fddd4922d096f93940f1315798b2f0">&#9670;&#160;</a></span>PMC_IER_MOSCSELS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_IER_MOSCSELS&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_IER) Main Oscillator Selection Status Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00305">305</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a335fb6de7476031032d6ed677216309a" name="a335fb6de7476031032d6ed677216309a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a335fb6de7476031032d6ed677216309a">&#9670;&#160;</a></span>PMC_IER_MOSCXTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_IER_MOSCXTS&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_IER) Main Crystal Oscillator Status Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00294">294</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="af4dc63611af547b0f83ab274c2d4752e" name="af4dc63611af547b0f83ab274c2d4752e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4dc63611af547b0f83ab274c2d4752e">&#9670;&#160;</a></span>PMC_IER_PCKRDY0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_IER_PCKRDY0&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_IER) Programmable Clock Ready 0 Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00298">298</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="aeeab0f98979c5b8f870eeee57982c244" name="aeeab0f98979c5b8f870eeee57982c244"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeeab0f98979c5b8f870eeee57982c244">&#9670;&#160;</a></span>PMC_IER_PCKRDY1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_IER_PCKRDY1&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_IER) Programmable Clock Ready 1 Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00299">299</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a24a074ed0f89ac6b1509943b02659d3b" name="a24a074ed0f89ac6b1509943b02659d3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24a074ed0f89ac6b1509943b02659d3b">&#9670;&#160;</a></span>PMC_IER_PCKRDY2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_IER_PCKRDY2&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_IER) Programmable Clock Ready 2 Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00300">300</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="acae87261dc9fb52ec79a1a380fcdf8fd" name="acae87261dc9fb52ec79a1a380fcdf8fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acae87261dc9fb52ec79a1a380fcdf8fd">&#9670;&#160;</a></span>PMC_IER_PCKRDY3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_IER_PCKRDY3&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_IER) Programmable Clock Ready 3 Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00301">301</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a31be9f0cda08e0f5d90c39f9a45e3401" name="a31be9f0cda08e0f5d90c39f9a45e3401"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31be9f0cda08e0f5d90c39f9a45e3401">&#9670;&#160;</a></span>PMC_IER_PCKRDY4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_IER_PCKRDY4&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_IER) Programmable Clock Ready 4 Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00302">302</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="afabc6471c503bf8f0a248d24663a7025" name="afabc6471c503bf8f0a248d24663a7025"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afabc6471c503bf8f0a248d24663a7025">&#9670;&#160;</a></span>PMC_IER_PCKRDY5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_IER_PCKRDY5&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_IER) Programmable Clock Ready 5 Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00303">303</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a7c5d0e3f5c33aee7b1daad878b63e145" name="a7c5d0e3f5c33aee7b1daad878b63e145"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c5d0e3f5c33aee7b1daad878b63e145">&#9670;&#160;</a></span>PMC_IER_PCKRDY6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_IER_PCKRDY6&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_IER) Programmable Clock Ready 6 Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00304">304</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a033a544ee79dbc09e9b5eec554543c76" name="a033a544ee79dbc09e9b5eec554543c76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a033a544ee79dbc09e9b5eec554543c76">&#9670;&#160;</a></span>PMC_IER_XT32KERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_IER_XT32KERR&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_IER) Slow Crystal Oscillator Error Interrupt Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00308">308</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="abc35a7393eef5393b500fc89a154cafc" name="abc35a7393eef5393b500fc89a154cafc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc35a7393eef5393b500fc89a154cafc">&#9670;&#160;</a></span>PMC_IMR_CFDEV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_IMR_CFDEV&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_IMR) Clock Failure Detector Event Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00358">358</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a9e55e86c417c7f7886ba379e13bde6e9" name="a9e55e86c417c7f7886ba379e13bde6e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e55e86c417c7f7886ba379e13bde6e9">&#9670;&#160;</a></span>PMC_IMR_LOCKA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_IMR_LOCKA&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_IMR) PLLA Lock Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00346">346</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a7d5e62937cfdd130411b5d257da309a5" name="a7d5e62937cfdd130411b5d257da309a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d5e62937cfdd130411b5d257da309a5">&#9670;&#160;</a></span>PMC_IMR_LOCKU</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_IMR_LOCKU&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_IMR) UTMI PLL Lock Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00348">348</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a10cbc612871c8036495de27989a24a82" name="a10cbc612871c8036495de27989a24a82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10cbc612871c8036495de27989a24a82">&#9670;&#160;</a></span>PMC_IMR_MCKRDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_IMR_MCKRDY&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_IMR) Master Clock Ready Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00347">347</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a3af16d5749c9d5fccbd0a6f736b1b431" name="a3af16d5749c9d5fccbd0a6f736b1b431"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3af16d5749c9d5fccbd0a6f736b1b431">&#9670;&#160;</a></span>PMC_IMR_MOSCRCS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_IMR_MOSCRCS&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_IMR) Main On-Chip RC Status Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00357">357</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a42aecdc82c4cbec841e4d8a23fdc8bcb" name="a42aecdc82c4cbec841e4d8a23fdc8bcb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42aecdc82c4cbec841e4d8a23fdc8bcb">&#9670;&#160;</a></span>PMC_IMR_MOSCSELS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_IMR_MOSCSELS&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_IMR) Main Oscillator Selection Status Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00356">356</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="afb541277a0491ee6609499bd2ad386a5" name="afb541277a0491ee6609499bd2ad386a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb541277a0491ee6609499bd2ad386a5">&#9670;&#160;</a></span>PMC_IMR_MOSCXTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_IMR_MOSCXTS&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_IMR) Main Crystal Oscillator Status Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00345">345</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a31f003d970a773e7eb1649c26aed0a68" name="a31f003d970a773e7eb1649c26aed0a68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31f003d970a773e7eb1649c26aed0a68">&#9670;&#160;</a></span>PMC_IMR_PCKRDY0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_IMR_PCKRDY0&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_IMR) Programmable Clock Ready 0 Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00349">349</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="ac34959a795514620271d158871cf835d" name="ac34959a795514620271d158871cf835d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac34959a795514620271d158871cf835d">&#9670;&#160;</a></span>PMC_IMR_PCKRDY1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_IMR_PCKRDY1&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_IMR) Programmable Clock Ready 1 Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00350">350</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a900f4f1c6b07e3713ce4a4935eea5fee" name="a900f4f1c6b07e3713ce4a4935eea5fee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a900f4f1c6b07e3713ce4a4935eea5fee">&#9670;&#160;</a></span>PMC_IMR_PCKRDY2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_IMR_PCKRDY2&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_IMR) Programmable Clock Ready 2 Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00351">351</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="aaeeb62343adc85408c5d94b90934b297" name="aaeeb62343adc85408c5d94b90934b297"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaeeb62343adc85408c5d94b90934b297">&#9670;&#160;</a></span>PMC_IMR_PCKRDY3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_IMR_PCKRDY3&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_IMR) Programmable Clock Ready 3 Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00352">352</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a0223426b2d009e27a00a9da99dfa5670" name="a0223426b2d009e27a00a9da99dfa5670"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0223426b2d009e27a00a9da99dfa5670">&#9670;&#160;</a></span>PMC_IMR_PCKRDY4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_IMR_PCKRDY4&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_IMR) Programmable Clock Ready 4 Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00353">353</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="ac8dd9beb3bea0c92044df7cd1ace2e8a" name="ac8dd9beb3bea0c92044df7cd1ace2e8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8dd9beb3bea0c92044df7cd1ace2e8a">&#9670;&#160;</a></span>PMC_IMR_PCKRDY5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_IMR_PCKRDY5&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_IMR) Programmable Clock Ready 5 Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00354">354</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="ac043064df5f0c7977b0a99b34b1a186a" name="ac043064df5f0c7977b0a99b34b1a186a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac043064df5f0c7977b0a99b34b1a186a">&#9670;&#160;</a></span>PMC_IMR_PCKRDY6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_IMR_PCKRDY6&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_IMR) Programmable Clock Ready 6 Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00355">355</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="ac242edfc1b1b6849dedc4287484ae341" name="ac242edfc1b1b6849dedc4287484ae341"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac242edfc1b1b6849dedc4287484ae341">&#9670;&#160;</a></span>PMC_IMR_XT32KERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_IMR_XT32KERR&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_IMR) Slow Crystal Oscillator Error Interrupt Mask </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00359">359</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="ae0133d836d62b17a81ee91155861817d" name="ae0133d836d62b17a81ee91155861817d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0133d836d62b17a81ee91155861817d">&#9670;&#160;</a></span>PMC_MCKR_CSS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_MCKR_CSS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#af5490e2702410b788902efcf7fc1876c">PMC_MCKR_CSS_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ade7a71e6c8aabb95838f2d0f08f1a4f1">PMC_MCKR_CSS_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00252">252</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a1083253fbc37fcfcc9aa078dbc35f067" name="a1083253fbc37fcfcc9aa078dbc35f067"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1083253fbc37fcfcc9aa078dbc35f067">&#9670;&#160;</a></span>PMC_MCKR_CSS_MAIN_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_MCKR_CSS_MAIN_CLK&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_MCKR) Main Clock is selected </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00254">254</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="af5490e2702410b788902efcf7fc1876c" name="af5490e2702410b788902efcf7fc1876c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5490e2702410b788902efcf7fc1876c">&#9670;&#160;</a></span>PMC_MCKR_CSS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_MCKR_CSS_Msk&#160;&#160;&#160;(0x3u &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ade7a71e6c8aabb95838f2d0f08f1a4f1">PMC_MCKR_CSS_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_MCKR) Master Clock Source Selection </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00251">251</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a87abdef35a28f8c1adc1167682ad875f" name="a87abdef35a28f8c1adc1167682ad875f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87abdef35a28f8c1adc1167682ad875f">&#9670;&#160;</a></span>PMC_MCKR_CSS_PLLA_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_MCKR_CSS_PLLA_CLK&#160;&#160;&#160;(0x2u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_MCKR) PLLA Clock is selected </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00255">255</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="ade7a71e6c8aabb95838f2d0f08f1a4f1" name="ade7a71e6c8aabb95838f2d0f08f1a4f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade7a71e6c8aabb95838f2d0f08f1a4f1">&#9670;&#160;</a></span>PMC_MCKR_CSS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_MCKR_CSS_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00250">250</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="ac30f30d82aa0a8e6ffd94e278d561b84" name="ac30f30d82aa0a8e6ffd94e278d561b84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac30f30d82aa0a8e6ffd94e278d561b84">&#9670;&#160;</a></span>PMC_MCKR_CSS_SLOW_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_MCKR_CSS_SLOW_CLK&#160;&#160;&#160;(0x0u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_MCKR) Slow Clock is selected </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00253">253</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a53f178db8b1b9ca8eaac6e2475ff1ec2" name="a53f178db8b1b9ca8eaac6e2475ff1ec2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53f178db8b1b9ca8eaac6e2475ff1ec2">&#9670;&#160;</a></span>PMC_MCKR_CSS_UPLL_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_MCKR_CSS_UPLL_CLK&#160;&#160;&#160;(0x3u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_MCKR) Divided UPLL Clock is selected </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00256">256</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="ad85a14d31ec7430768b389e0dea941f7" name="ad85a14d31ec7430768b389e0dea941f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad85a14d31ec7430768b389e0dea941f7">&#9670;&#160;</a></span>PMC_MCKR_MDIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_MCKR_MDIV</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a26ddee9ede0a35704832ea79e0390de8">PMC_MCKR_MDIV_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ac99ca480c961663d137afac11d10db6f">PMC_MCKR_MDIV_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00270">270</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a42b6cb019bd36310f8ed4838902914b1" name="a42b6cb019bd36310f8ed4838902914b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42b6cb019bd36310f8ed4838902914b1">&#9670;&#160;</a></span>PMC_MCKR_MDIV_EQ_PCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_MCKR_MDIV_EQ_PCK&#160;&#160;&#160;(0x0u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_MCKR) Master Clock is Prescaler Output Clock divided by 1. </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00271">271</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a26ddee9ede0a35704832ea79e0390de8" name="a26ddee9ede0a35704832ea79e0390de8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26ddee9ede0a35704832ea79e0390de8">&#9670;&#160;</a></span>PMC_MCKR_MDIV_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_MCKR_MDIV_Msk&#160;&#160;&#160;(0x3u &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ac99ca480c961663d137afac11d10db6f">PMC_MCKR_MDIV_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_MCKR) Master Clock Division </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00269">269</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="ab35c4e98c54074212c4532403ab1b7d1" name="ab35c4e98c54074212c4532403ab1b7d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab35c4e98c54074212c4532403ab1b7d1">&#9670;&#160;</a></span>PMC_MCKR_MDIV_PCK_DIV2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_MCKR_MDIV_PCK_DIV2&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_MCKR) Master Clock is Prescaler Output Clock divided by 2. </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00272">272</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a146ebfb5b80c79b85bb42a912d95801f" name="a146ebfb5b80c79b85bb42a912d95801f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a146ebfb5b80c79b85bb42a912d95801f">&#9670;&#160;</a></span>PMC_MCKR_MDIV_PCK_DIV3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_MCKR_MDIV_PCK_DIV3&#160;&#160;&#160;(0x3u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_MCKR) Master Clock is Prescaler Output Clock divided by 3. </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00274">274</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a4ed8e742c769b58b5f38b3f675c64bee" name="a4ed8e742c769b58b5f38b3f675c64bee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ed8e742c769b58b5f38b3f675c64bee">&#9670;&#160;</a></span>PMC_MCKR_MDIV_PCK_DIV4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_MCKR_MDIV_PCK_DIV4&#160;&#160;&#160;(0x2u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_MCKR) Master Clock is Prescaler Output Clock divided by 4. </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00273">273</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="ac99ca480c961663d137afac11d10db6f" name="ac99ca480c961663d137afac11d10db6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac99ca480c961663d137afac11d10db6f">&#9670;&#160;</a></span>PMC_MCKR_MDIV_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_MCKR_MDIV_Pos&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00268">268</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a53c450e13281ee4db86a15880bf31cb8" name="a53c450e13281ee4db86a15880bf31cb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53c450e13281ee4db86a15880bf31cb8">&#9670;&#160;</a></span>PMC_MCKR_PRES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_MCKR_PRES</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#adc14167dbb6ea635a41df3b41c8b9e84">PMC_MCKR_PRES_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a28624e80bd61898c81fad61c5f9e5991">PMC_MCKR_PRES_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00259">259</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a87c51808043d0df9e79baf64dcd172df" name="a87c51808043d0df9e79baf64dcd172df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87c51808043d0df9e79baf64dcd172df">&#9670;&#160;</a></span>PMC_MCKR_PRES_CLK_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_MCKR_PRES_CLK_1&#160;&#160;&#160;(0x0u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_MCKR) Selected clock </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00260">260</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a0d7ab99a5fd4c91a6b9d73c60cabdb51" name="a0d7ab99a5fd4c91a6b9d73c60cabdb51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d7ab99a5fd4c91a6b9d73c60cabdb51">&#9670;&#160;</a></span>PMC_MCKR_PRES_CLK_16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_MCKR_PRES_CLK_16&#160;&#160;&#160;(0x4u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_MCKR) Selected clock divided by 16 </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00264">264</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a1e304039640aaab4c22e5226c0b21f41" name="a1e304039640aaab4c22e5226c0b21f41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e304039640aaab4c22e5226c0b21f41">&#9670;&#160;</a></span>PMC_MCKR_PRES_CLK_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_MCKR_PRES_CLK_2&#160;&#160;&#160;(0x1u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_MCKR) Selected clock divided by 2 </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00261">261</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a8e626b5b53297fc7304e8ca9a74e0778" name="a8e626b5b53297fc7304e8ca9a74e0778"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e626b5b53297fc7304e8ca9a74e0778">&#9670;&#160;</a></span>PMC_MCKR_PRES_CLK_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_MCKR_PRES_CLK_3&#160;&#160;&#160;(0x7u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_MCKR) Selected clock divided by 3 </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00267">267</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a6fc17a93badac7dbfd366a583312c04f" name="a6fc17a93badac7dbfd366a583312c04f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fc17a93badac7dbfd366a583312c04f">&#9670;&#160;</a></span>PMC_MCKR_PRES_CLK_32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_MCKR_PRES_CLK_32&#160;&#160;&#160;(0x5u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_MCKR) Selected clock divided by 32 </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00265">265</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a0e5f5657a40b36bdb8cf9c194d071b78" name="a0e5f5657a40b36bdb8cf9c194d071b78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e5f5657a40b36bdb8cf9c194d071b78">&#9670;&#160;</a></span>PMC_MCKR_PRES_CLK_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_MCKR_PRES_CLK_4&#160;&#160;&#160;(0x2u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_MCKR) Selected clock divided by 4 </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00262">262</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="ad808a234a1b8256c9849e73ce629c087" name="ad808a234a1b8256c9849e73ce629c087"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad808a234a1b8256c9849e73ce629c087">&#9670;&#160;</a></span>PMC_MCKR_PRES_CLK_64</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_MCKR_PRES_CLK_64&#160;&#160;&#160;(0x6u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_MCKR) Selected clock divided by 64 </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00266">266</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="ac6733179b1d3014df5d1a5e39faebf3c" name="ac6733179b1d3014df5d1a5e39faebf3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6733179b1d3014df5d1a5e39faebf3c">&#9670;&#160;</a></span>PMC_MCKR_PRES_CLK_8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_MCKR_PRES_CLK_8&#160;&#160;&#160;(0x3u &lt;&lt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_MCKR) Selected clock divided by 8 </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00263">263</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="adc14167dbb6ea635a41df3b41c8b9e84" name="adc14167dbb6ea635a41df3b41c8b9e84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc14167dbb6ea635a41df3b41c8b9e84">&#9670;&#160;</a></span>PMC_MCKR_PRES_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_MCKR_PRES_Msk&#160;&#160;&#160;(0x7u &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a28624e80bd61898c81fad61c5f9e5991">PMC_MCKR_PRES_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_MCKR) Processor Clock Prescaler </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00258">258</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a28624e80bd61898c81fad61c5f9e5991" name="a28624e80bd61898c81fad61c5f9e5991"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28624e80bd61898c81fad61c5f9e5991">&#9670;&#160;</a></span>PMC_MCKR_PRES_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_MCKR_PRES_Pos&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00257">257</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a81cf9541c8611091050ddd024ef47e62" name="a81cf9541c8611091050ddd024ef47e62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81cf9541c8611091050ddd024ef47e62">&#9670;&#160;</a></span>PMC_MCKR_UPLLDIV2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_MCKR_UPLLDIV2&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_MCKR) UPLL Divisor by 2 </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00275">275</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="abe02650a445a5060a3c8904445b943d7" name="abe02650a445a5060a3c8904445b943d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe02650a445a5060a3c8904445b943d7">&#9670;&#160;</a></span>PMC_OCR_CAL12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_OCR_CAL12</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#aebcde6b9f684f22e620db9673ab3131a">PMC_OCR_CAL12_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a487cc6f01c426ec8d88d53833cadd948">PMC_OCR_CAL12_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00536">536</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="aebcde6b9f684f22e620db9673ab3131a" name="aebcde6b9f684f22e620db9673ab3131a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebcde6b9f684f22e620db9673ab3131a">&#9670;&#160;</a></span>PMC_OCR_CAL12_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_OCR_CAL12_Msk&#160;&#160;&#160;(0x7fu &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a487cc6f01c426ec8d88d53833cadd948">PMC_OCR_CAL12_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_OCR) RC Oscillator Calibration bits for 12 MHz </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00535">535</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a487cc6f01c426ec8d88d53833cadd948" name="a487cc6f01c426ec8d88d53833cadd948"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a487cc6f01c426ec8d88d53833cadd948">&#9670;&#160;</a></span>PMC_OCR_CAL12_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_OCR_CAL12_Pos&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00534">534</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="ade8c1c8e3ba9b7608a2f284d754883b2" name="ade8c1c8e3ba9b7608a2f284d754883b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade8c1c8e3ba9b7608a2f284d754883b2">&#9670;&#160;</a></span>PMC_OCR_CAL4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_OCR_CAL4</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a235fcd9ef2280ab09e882e6feab2fcb4">PMC_OCR_CAL4_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#aeb0974986596374c76e849079b3d55d2">PMC_OCR_CAL4_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00528">528</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a235fcd9ef2280ab09e882e6feab2fcb4" name="a235fcd9ef2280ab09e882e6feab2fcb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a235fcd9ef2280ab09e882e6feab2fcb4">&#9670;&#160;</a></span>PMC_OCR_CAL4_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_OCR_CAL4_Msk&#160;&#160;&#160;(0x7fu &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#aeb0974986596374c76e849079b3d55d2">PMC_OCR_CAL4_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_OCR) RC Oscillator Calibration bits for 4 MHz </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00527">527</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="aeb0974986596374c76e849079b3d55d2" name="aeb0974986596374c76e849079b3d55d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb0974986596374c76e849079b3d55d2">&#9670;&#160;</a></span>PMC_OCR_CAL4_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_OCR_CAL4_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00526">526</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a914c02dfef2c0a80f6ab649772016836" name="a914c02dfef2c0a80f6ab649772016836"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a914c02dfef2c0a80f6ab649772016836">&#9670;&#160;</a></span>PMC_OCR_CAL8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_OCR_CAL8</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#aa11a6b2f86faf3641f789b99e88f3413">PMC_OCR_CAL8_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#aeae5979b2df8f5a8d390e59e0e88dc6b">PMC_OCR_CAL8_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00532">532</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="aa11a6b2f86faf3641f789b99e88f3413" name="aa11a6b2f86faf3641f789b99e88f3413"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa11a6b2f86faf3641f789b99e88f3413">&#9670;&#160;</a></span>PMC_OCR_CAL8_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_OCR_CAL8_Msk&#160;&#160;&#160;(0x7fu &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#aeae5979b2df8f5a8d390e59e0e88dc6b">PMC_OCR_CAL8_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_OCR) RC Oscillator Calibration bits for 8 MHz </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00531">531</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="aeae5979b2df8f5a8d390e59e0e88dc6b" name="aeae5979b2df8f5a8d390e59e0e88dc6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeae5979b2df8f5a8d390e59e0e88dc6b">&#9670;&#160;</a></span>PMC_OCR_CAL8_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_OCR_CAL8_Pos&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00530">530</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a2dd373794cde6eef1c27f9a73d54f470" name="a2dd373794cde6eef1c27f9a73d54f470"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2dd373794cde6eef1c27f9a73d54f470">&#9670;&#160;</a></span>PMC_OCR_SEL12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_OCR_SEL12&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_OCR) Selection of RC Oscillator Calibration bits for 12 MHz </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00537">537</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a66f57c76dd065ade034713e42feb7f66" name="a66f57c76dd065ade034713e42feb7f66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66f57c76dd065ade034713e42feb7f66">&#9670;&#160;</a></span>PMC_OCR_SEL4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_OCR_SEL4&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_OCR) Selection of RC Oscillator Calibration bits for 4 MHz </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00529">529</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a78fbc712afb0e5fbacf4cf74ca649d5d" name="a78fbc712afb0e5fbacf4cf74ca649d5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78fbc712afb0e5fbacf4cf74ca649d5d">&#9670;&#160;</a></span>PMC_OCR_SEL8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_OCR_SEL8&#160;&#160;&#160;(0x1u &lt;&lt; 15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_OCR) Selection of RC Oscillator Calibration bits for 8 MHz </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00533">533</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="af5392fde667e854ed58e3a72a8b19b66" name="af5392fde667e854ed58e3a72a8b19b66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5392fde667e854ed58e3a72a8b19b66">&#9670;&#160;</a></span>PMC_PCDR0_PID10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCDR0_PID10&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCDR0) Peripheral Clock 10 Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00155">155</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a051069f82e9c06bf6619a7fa8a25cb6e" name="a051069f82e9c06bf6619a7fa8a25cb6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a051069f82e9c06bf6619a7fa8a25cb6e">&#9670;&#160;</a></span>PMC_PCDR0_PID11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCDR0_PID11&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCDR0) Peripheral Clock 11 Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00156">156</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="ad2fcc7f49522909d0106d76a63d1b12f" name="ad2fcc7f49522909d0106d76a63d1b12f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2fcc7f49522909d0106d76a63d1b12f">&#9670;&#160;</a></span>PMC_PCDR0_PID12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCDR0_PID12&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCDR0) Peripheral Clock 12 Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00157">157</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="ac04c996cfaec7ab9e5518f4780882300" name="ac04c996cfaec7ab9e5518f4780882300"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac04c996cfaec7ab9e5518f4780882300">&#9670;&#160;</a></span>PMC_PCDR0_PID13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCDR0_PID13&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCDR0) Peripheral Clock 13 Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00158">158</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a30a0e016edb59302453ffd1fb0ce1960" name="a30a0e016edb59302453ffd1fb0ce1960"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30a0e016edb59302453ffd1fb0ce1960">&#9670;&#160;</a></span>PMC_PCDR0_PID14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCDR0_PID14&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCDR0) Peripheral Clock 14 Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00159">159</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="ae7739b10f4ea282433695fdcdcfefd2f" name="ae7739b10f4ea282433695fdcdcfefd2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7739b10f4ea282433695fdcdcfefd2f">&#9670;&#160;</a></span>PMC_PCDR0_PID15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCDR0_PID15&#160;&#160;&#160;(0x1u &lt;&lt; 15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCDR0) Peripheral Clock 15 Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00160">160</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a1eed6205a0bc82ecfe67ebd13b87aef6" name="a1eed6205a0bc82ecfe67ebd13b87aef6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1eed6205a0bc82ecfe67ebd13b87aef6">&#9670;&#160;</a></span>PMC_PCDR0_PID16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCDR0_PID16&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCDR0) Peripheral Clock 16 Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00161">161</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a974498919696992853b770e0964d67a1" name="a974498919696992853b770e0964d67a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a974498919696992853b770e0964d67a1">&#9670;&#160;</a></span>PMC_PCDR0_PID17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCDR0_PID17&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCDR0) Peripheral Clock 17 Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00162">162</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a814f727de74d228f9867629151bed75b" name="a814f727de74d228f9867629151bed75b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a814f727de74d228f9867629151bed75b">&#9670;&#160;</a></span>PMC_PCDR0_PID18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCDR0_PID18&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCDR0) Peripheral Clock 18 Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00163">163</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a29a26637a1fdeebb00f4bcfa73b5febd" name="a29a26637a1fdeebb00f4bcfa73b5febd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29a26637a1fdeebb00f4bcfa73b5febd">&#9670;&#160;</a></span>PMC_PCDR0_PID19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCDR0_PID19&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCDR0) Peripheral Clock 19 Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00164">164</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="aba1d7adee6dd0218f0460abe8f92b49d" name="aba1d7adee6dd0218f0460abe8f92b49d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba1d7adee6dd0218f0460abe8f92b49d">&#9670;&#160;</a></span>PMC_PCDR0_PID20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCDR0_PID20&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCDR0) Peripheral Clock 20 Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00165">165</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="ada72b4a586589df146915a903e3123c3" name="ada72b4a586589df146915a903e3123c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada72b4a586589df146915a903e3123c3">&#9670;&#160;</a></span>PMC_PCDR0_PID21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCDR0_PID21&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCDR0) Peripheral Clock 21 Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00166">166</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a0adbf36c7daec359873b705fb066c366" name="a0adbf36c7daec359873b705fb066c366"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0adbf36c7daec359873b705fb066c366">&#9670;&#160;</a></span>PMC_PCDR0_PID22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCDR0_PID22&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCDR0) Peripheral Clock 22 Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00167">167</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="ad2563764739c10422a7051bee751da88" name="ad2563764739c10422a7051bee751da88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2563764739c10422a7051bee751da88">&#9670;&#160;</a></span>PMC_PCDR0_PID23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCDR0_PID23&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCDR0) Peripheral Clock 23 Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00168">168</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a3e3e3730708d08656a1d6b2c35a96970" name="a3e3e3730708d08656a1d6b2c35a96970"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e3e3730708d08656a1d6b2c35a96970">&#9670;&#160;</a></span>PMC_PCDR0_PID24</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCDR0_PID24&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCDR0) Peripheral Clock 24 Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00169">169</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a5388a9602d3a894175478b7b06e71d76" name="a5388a9602d3a894175478b7b06e71d76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5388a9602d3a894175478b7b06e71d76">&#9670;&#160;</a></span>PMC_PCDR0_PID25</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCDR0_PID25&#160;&#160;&#160;(0x1u &lt;&lt; 25)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCDR0) Peripheral Clock 25 Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00170">170</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="ad50968f0a06aa7996f16c45b27677d0f" name="ad50968f0a06aa7996f16c45b27677d0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad50968f0a06aa7996f16c45b27677d0f">&#9670;&#160;</a></span>PMC_PCDR0_PID26</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCDR0_PID26&#160;&#160;&#160;(0x1u &lt;&lt; 26)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCDR0) Peripheral Clock 26 Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00171">171</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a4f9c57c50a8ed27f7ef2e66cfc882904" name="a4f9c57c50a8ed27f7ef2e66cfc882904"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f9c57c50a8ed27f7ef2e66cfc882904">&#9670;&#160;</a></span>PMC_PCDR0_PID27</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCDR0_PID27&#160;&#160;&#160;(0x1u &lt;&lt; 27)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCDR0) Peripheral Clock 27 Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00172">172</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a6077450b98a779a6571f10d81a03c969" name="a6077450b98a779a6571f10d81a03c969"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6077450b98a779a6571f10d81a03c969">&#9670;&#160;</a></span>PMC_PCDR0_PID28</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCDR0_PID28&#160;&#160;&#160;(0x1u &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCDR0) Peripheral Clock 28 Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00173">173</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a45862a0e2479a91173b9a590d9551ae6" name="a45862a0e2479a91173b9a590d9551ae6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45862a0e2479a91173b9a590d9551ae6">&#9670;&#160;</a></span>PMC_PCDR0_PID29</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCDR0_PID29&#160;&#160;&#160;(0x1u &lt;&lt; 29)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCDR0) Peripheral Clock 29 Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00174">174</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a768994204340beaecd1e260a78f31f89" name="a768994204340beaecd1e260a78f31f89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a768994204340beaecd1e260a78f31f89">&#9670;&#160;</a></span>PMC_PCDR0_PID30</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCDR0_PID30&#160;&#160;&#160;(0x1u &lt;&lt; 30)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCDR0) Peripheral Clock 30 Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00175">175</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a402a2d5157dcf2d1aef78715c8e09e1e" name="a402a2d5157dcf2d1aef78715c8e09e1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a402a2d5157dcf2d1aef78715c8e09e1e">&#9670;&#160;</a></span>PMC_PCDR0_PID31</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCDR0_PID31&#160;&#160;&#160;(0x1u &lt;&lt; 31)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCDR0) Peripheral Clock 31 Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00176">176</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a007a9be3093ab69525848e66e294a2cb" name="a007a9be3093ab69525848e66e294a2cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a007a9be3093ab69525848e66e294a2cb">&#9670;&#160;</a></span>PMC_PCDR0_PID7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCDR0_PID7&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCDR0) Peripheral Clock 7 Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00152">152</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="ad51b57c4777549ebbfdf58083d35ca51" name="ad51b57c4777549ebbfdf58083d35ca51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad51b57c4777549ebbfdf58083d35ca51">&#9670;&#160;</a></span>PMC_PCDR0_PID8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCDR0_PID8&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCDR0) Peripheral Clock 8 Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00153">153</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="aee7c6613e881c945c7eaf34adfe2d135" name="aee7c6613e881c945c7eaf34adfe2d135"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee7c6613e881c945c7eaf34adfe2d135">&#9670;&#160;</a></span>PMC_PCDR0_PID9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCDR0_PID9&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCDR0) Peripheral Clock 9 Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00154">154</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a08dc38fb4008717cfc5b7b7543c4c111" name="a08dc38fb4008717cfc5b7b7543c4c111"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08dc38fb4008717cfc5b7b7543c4c111">&#9670;&#160;</a></span>PMC_PCDR1_PID32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCDR1_PID32&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCDR1) Peripheral Clock 32 Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00449">449</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a2f67bfc10261d8258d34bab378a218c9" name="a2f67bfc10261d8258d34bab378a218c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f67bfc10261d8258d34bab378a218c9">&#9670;&#160;</a></span>PMC_PCDR1_PID33</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCDR1_PID33&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCDR1) Peripheral Clock 33 Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00450">450</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="afc8c916c52c1485f8425208b606399fc" name="afc8c916c52c1485f8425208b606399fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc8c916c52c1485f8425208b606399fc">&#9670;&#160;</a></span>PMC_PCDR1_PID34</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCDR1_PID34&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCDR1) Peripheral Clock 34 Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00451">451</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="ab1fd1c1d986befa79913baf342cd3e72" name="ab1fd1c1d986befa79913baf342cd3e72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1fd1c1d986befa79913baf342cd3e72">&#9670;&#160;</a></span>PMC_PCDR1_PID35</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCDR1_PID35&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCDR1) Peripheral Clock 35 Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00452">452</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a710106c0e561196af743f9c85af4b78e" name="a710106c0e561196af743f9c85af4b78e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a710106c0e561196af743f9c85af4b78e">&#9670;&#160;</a></span>PMC_PCDR1_PID37</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCDR1_PID37&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCDR1) Peripheral Clock 37 Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00453">453</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="aa857e9321c2268a3cef83b1bb0db20d7" name="aa857e9321c2268a3cef83b1bb0db20d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa857e9321c2268a3cef83b1bb0db20d7">&#9670;&#160;</a></span>PMC_PCDR1_PID39</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCDR1_PID39&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCDR1) Peripheral Clock 39 Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00454">454</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="adab304c1c9edb8155d57794c47cbd685" name="adab304c1c9edb8155d57794c47cbd685"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adab304c1c9edb8155d57794c47cbd685">&#9670;&#160;</a></span>PMC_PCDR1_PID40</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCDR1_PID40&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCDR1) Peripheral Clock 40 Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00455">455</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a52fe068b9d6fd474e5f1707b56c7883a" name="a52fe068b9d6fd474e5f1707b56c7883a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52fe068b9d6fd474e5f1707b56c7883a">&#9670;&#160;</a></span>PMC_PCDR1_PID41</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCDR1_PID41&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCDR1) Peripheral Clock 41 Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00456">456</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a6328fea6a1498e418929236d13559ce5" name="a6328fea6a1498e418929236d13559ce5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6328fea6a1498e418929236d13559ce5">&#9670;&#160;</a></span>PMC_PCDR1_PID42</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCDR1_PID42&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCDR1) Peripheral Clock 42 Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00457">457</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a8ed300dd920a60d2423d86a29169bdb3" name="a8ed300dd920a60d2423d86a29169bdb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ed300dd920a60d2423d86a29169bdb3">&#9670;&#160;</a></span>PMC_PCDR1_PID43</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCDR1_PID43&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCDR1) Peripheral Clock 43 Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00458">458</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="ac2ab1d5927f0583554980a304862ad5b" name="ac2ab1d5927f0583554980a304862ad5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2ab1d5927f0583554980a304862ad5b">&#9670;&#160;</a></span>PMC_PCDR1_PID44</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCDR1_PID44&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCDR1) Peripheral Clock 44 Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00459">459</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a836ea506c5b2bd2110a515564f989232" name="a836ea506c5b2bd2110a515564f989232"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a836ea506c5b2bd2110a515564f989232">&#9670;&#160;</a></span>PMC_PCDR1_PID45</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCDR1_PID45&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCDR1) Peripheral Clock 45 Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00460">460</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a597041ea11a6404f635cd6ec7ebe3fee" name="a597041ea11a6404f635cd6ec7ebe3fee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a597041ea11a6404f635cd6ec7ebe3fee">&#9670;&#160;</a></span>PMC_PCDR1_PID46</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCDR1_PID46&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCDR1) Peripheral Clock 46 Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00461">461</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a3cc4b2e7791a7ea64566ff7b440994f1" name="a3cc4b2e7791a7ea64566ff7b440994f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3cc4b2e7791a7ea64566ff7b440994f1">&#9670;&#160;</a></span>PMC_PCDR1_PID47</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCDR1_PID47&#160;&#160;&#160;(0x1u &lt;&lt; 15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCDR1) Peripheral Clock 47 Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00462">462</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a7f62bb05429b3a59e986799ab0e41e35" name="a7f62bb05429b3a59e986799ab0e41e35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f62bb05429b3a59e986799ab0e41e35">&#9670;&#160;</a></span>PMC_PCDR1_PID48</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCDR1_PID48&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCDR1) Peripheral Clock 48 Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00463">463</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="acdeac0f755374592760006417379d589" name="acdeac0f755374592760006417379d589"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acdeac0f755374592760006417379d589">&#9670;&#160;</a></span>PMC_PCDR1_PID49</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCDR1_PID49&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCDR1) Peripheral Clock 49 Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00464">464</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="ae06b0c5224137b0fe2386637f32a2ec1" name="ae06b0c5224137b0fe2386637f32a2ec1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae06b0c5224137b0fe2386637f32a2ec1">&#9670;&#160;</a></span>PMC_PCDR1_PID50</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCDR1_PID50&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCDR1) Peripheral Clock 50 Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00465">465</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a68543bfbfe3db34ff6747473419ef92d" name="a68543bfbfe3db34ff6747473419ef92d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68543bfbfe3db34ff6747473419ef92d">&#9670;&#160;</a></span>PMC_PCDR1_PID51</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCDR1_PID51&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCDR1) Peripheral Clock 51 Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00466">466</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a941f94c19fb4cec71100e8e6ec9dec73" name="a941f94c19fb4cec71100e8e6ec9dec73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a941f94c19fb4cec71100e8e6ec9dec73">&#9670;&#160;</a></span>PMC_PCDR1_PID52</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCDR1_PID52&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCDR1) Peripheral Clock 52 Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00467">467</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a94bb946182ab685e24188d9659ce68e9" name="a94bb946182ab685e24188d9659ce68e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94bb946182ab685e24188d9659ce68e9">&#9670;&#160;</a></span>PMC_PCDR1_PID53</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCDR1_PID53&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCDR1) Peripheral Clock 53 Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00468">468</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a1414162da28a66ccdc1aa05f2ab96785" name="a1414162da28a66ccdc1aa05f2ab96785"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1414162da28a66ccdc1aa05f2ab96785">&#9670;&#160;</a></span>PMC_PCDR1_PID56</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCDR1_PID56&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCDR1) Peripheral Clock 56 Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00469">469</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a3397f5f77ce2e10aab46be29842bc052" name="a3397f5f77ce2e10aab46be29842bc052"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3397f5f77ce2e10aab46be29842bc052">&#9670;&#160;</a></span>PMC_PCDR1_PID57</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCDR1_PID57&#160;&#160;&#160;(0x1u &lt;&lt; 25)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCDR1) Peripheral Clock 57 Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00470">470</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a00743b75a6a146d4f3fbec30e4b02d25" name="a00743b75a6a146d4f3fbec30e4b02d25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00743b75a6a146d4f3fbec30e4b02d25">&#9670;&#160;</a></span>PMC_PCDR1_PID58</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCDR1_PID58&#160;&#160;&#160;(0x1u &lt;&lt; 26)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCDR1) Peripheral Clock 58 Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00471">471</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a644853bb7606a41cfa75dabbddd0b322" name="a644853bb7606a41cfa75dabbddd0b322"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a644853bb7606a41cfa75dabbddd0b322">&#9670;&#160;</a></span>PMC_PCDR1_PID59</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCDR1_PID59&#160;&#160;&#160;(0x1u &lt;&lt; 27)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCDR1) Peripheral Clock 59 Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00472">472</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="ae56a89ab61dd2b17093818fb910ae4cb" name="ae56a89ab61dd2b17093818fb910ae4cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae56a89ab61dd2b17093818fb910ae4cb">&#9670;&#160;</a></span>PMC_PCDR1_PID60</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCDR1_PID60&#160;&#160;&#160;(0x1u &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCDR1) Peripheral Clock 60 Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00473">473</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="ab8555796956459c17ec1dc31e355b6cd" name="ab8555796956459c17ec1dc31e355b6cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8555796956459c17ec1dc31e355b6cd">&#9670;&#160;</a></span>PMC_PCER0_PID10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCER0_PID10&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCER0) Peripheral Clock 10 Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00129">129</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="ab4a377380f7e755be2648d7654a65a63" name="ab4a377380f7e755be2648d7654a65a63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4a377380f7e755be2648d7654a65a63">&#9670;&#160;</a></span>PMC_PCER0_PID11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCER0_PID11&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCER0) Peripheral Clock 11 Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00130">130</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a3232ab38b8975e656d135e27448d81a7" name="a3232ab38b8975e656d135e27448d81a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3232ab38b8975e656d135e27448d81a7">&#9670;&#160;</a></span>PMC_PCER0_PID12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCER0_PID12&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCER0) Peripheral Clock 12 Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00131">131</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="ad4d053d7ffc769945e31e107cd6fba9a" name="ad4d053d7ffc769945e31e107cd6fba9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4d053d7ffc769945e31e107cd6fba9a">&#9670;&#160;</a></span>PMC_PCER0_PID13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCER0_PID13&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCER0) Peripheral Clock 13 Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00132">132</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a303297a5080043b0d08026a64c8bf34e" name="a303297a5080043b0d08026a64c8bf34e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a303297a5080043b0d08026a64c8bf34e">&#9670;&#160;</a></span>PMC_PCER0_PID14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCER0_PID14&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCER0) Peripheral Clock 14 Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00133">133</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a02bd71144f0f7ad42a84ceb5ca6a8c5b" name="a02bd71144f0f7ad42a84ceb5ca6a8c5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02bd71144f0f7ad42a84ceb5ca6a8c5b">&#9670;&#160;</a></span>PMC_PCER0_PID15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCER0_PID15&#160;&#160;&#160;(0x1u &lt;&lt; 15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCER0) Peripheral Clock 15 Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00134">134</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a65f9480e45fe7a869db6702512974aee" name="a65f9480e45fe7a869db6702512974aee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65f9480e45fe7a869db6702512974aee">&#9670;&#160;</a></span>PMC_PCER0_PID16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCER0_PID16&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCER0) Peripheral Clock 16 Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00135">135</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="ae1740051655ee2a6807a4d3cb76dfedf" name="ae1740051655ee2a6807a4d3cb76dfedf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1740051655ee2a6807a4d3cb76dfedf">&#9670;&#160;</a></span>PMC_PCER0_PID17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCER0_PID17&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCER0) Peripheral Clock 17 Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00136">136</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a26ffd6621b0af52c4472d3c36e446cd5" name="a26ffd6621b0af52c4472d3c36e446cd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26ffd6621b0af52c4472d3c36e446cd5">&#9670;&#160;</a></span>PMC_PCER0_PID18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCER0_PID18&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCER0) Peripheral Clock 18 Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00137">137</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a5abd1e01358b05a90ad9b9adbe752b8a" name="a5abd1e01358b05a90ad9b9adbe752b8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5abd1e01358b05a90ad9b9adbe752b8a">&#9670;&#160;</a></span>PMC_PCER0_PID19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCER0_PID19&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCER0) Peripheral Clock 19 Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00138">138</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="aa43417148b073c33fb18fd616349c2b5" name="aa43417148b073c33fb18fd616349c2b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa43417148b073c33fb18fd616349c2b5">&#9670;&#160;</a></span>PMC_PCER0_PID20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCER0_PID20&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCER0) Peripheral Clock 20 Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00139">139</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a9218ee3952c7faf08fcf57dcdb048dc4" name="a9218ee3952c7faf08fcf57dcdb048dc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9218ee3952c7faf08fcf57dcdb048dc4">&#9670;&#160;</a></span>PMC_PCER0_PID21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCER0_PID21&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCER0) Peripheral Clock 21 Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00140">140</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="add9a53ca98b106c89b2030db798f552a" name="add9a53ca98b106c89b2030db798f552a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add9a53ca98b106c89b2030db798f552a">&#9670;&#160;</a></span>PMC_PCER0_PID22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCER0_PID22&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCER0) Peripheral Clock 22 Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00141">141</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a6074e54836382f35b5c9395216721a99" name="a6074e54836382f35b5c9395216721a99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6074e54836382f35b5c9395216721a99">&#9670;&#160;</a></span>PMC_PCER0_PID23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCER0_PID23&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCER0) Peripheral Clock 23 Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00142">142</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a80fc1f134d2e50a72f6a57051916d292" name="a80fc1f134d2e50a72f6a57051916d292"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80fc1f134d2e50a72f6a57051916d292">&#9670;&#160;</a></span>PMC_PCER0_PID24</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCER0_PID24&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCER0) Peripheral Clock 24 Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00143">143</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a54a55914b35bcefbd742d2d195680159" name="a54a55914b35bcefbd742d2d195680159"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54a55914b35bcefbd742d2d195680159">&#9670;&#160;</a></span>PMC_PCER0_PID25</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCER0_PID25&#160;&#160;&#160;(0x1u &lt;&lt; 25)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCER0) Peripheral Clock 25 Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00144">144</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a1a3ea1a1ccd31883a7f21a25ad988deb" name="a1a3ea1a1ccd31883a7f21a25ad988deb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a3ea1a1ccd31883a7f21a25ad988deb">&#9670;&#160;</a></span>PMC_PCER0_PID26</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCER0_PID26&#160;&#160;&#160;(0x1u &lt;&lt; 26)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCER0) Peripheral Clock 26 Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00145">145</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a8e4d278157b4876dfae3a3219188c267" name="a8e4d278157b4876dfae3a3219188c267"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e4d278157b4876dfae3a3219188c267">&#9670;&#160;</a></span>PMC_PCER0_PID27</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCER0_PID27&#160;&#160;&#160;(0x1u &lt;&lt; 27)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCER0) Peripheral Clock 27 Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00146">146</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a3941f6eb675de75097b0324b62f6f23f" name="a3941f6eb675de75097b0324b62f6f23f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3941f6eb675de75097b0324b62f6f23f">&#9670;&#160;</a></span>PMC_PCER0_PID28</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCER0_PID28&#160;&#160;&#160;(0x1u &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCER0) Peripheral Clock 28 Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00147">147</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a9427ce030d0f8e9f86f64bf9678422e3" name="a9427ce030d0f8e9f86f64bf9678422e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9427ce030d0f8e9f86f64bf9678422e3">&#9670;&#160;</a></span>PMC_PCER0_PID29</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCER0_PID29&#160;&#160;&#160;(0x1u &lt;&lt; 29)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCER0) Peripheral Clock 29 Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00148">148</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a6cf8e6dd627939d699ac9d52591d07b1" name="a6cf8e6dd627939d699ac9d52591d07b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6cf8e6dd627939d699ac9d52591d07b1">&#9670;&#160;</a></span>PMC_PCER0_PID30</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCER0_PID30&#160;&#160;&#160;(0x1u &lt;&lt; 30)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCER0) Peripheral Clock 30 Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00149">149</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a6610934096cd9e4f8a23008eaf04cd14" name="a6610934096cd9e4f8a23008eaf04cd14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6610934096cd9e4f8a23008eaf04cd14">&#9670;&#160;</a></span>PMC_PCER0_PID31</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCER0_PID31&#160;&#160;&#160;(0x1u &lt;&lt; 31)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCER0) Peripheral Clock 31 Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00150">150</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a65f9177c03d2f671c8eb80a60592defb" name="a65f9177c03d2f671c8eb80a60592defb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65f9177c03d2f671c8eb80a60592defb">&#9670;&#160;</a></span>PMC_PCER0_PID7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCER0_PID7&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCER0) Peripheral Clock 7 Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00126">126</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a7cf79cd20d5b5286d828f43bbea5bdb6" name="a7cf79cd20d5b5286d828f43bbea5bdb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7cf79cd20d5b5286d828f43bbea5bdb6">&#9670;&#160;</a></span>PMC_PCER0_PID8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCER0_PID8&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCER0) Peripheral Clock 8 Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00127">127</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="abda1de707ed60eb6cf4989c63f0c834c" name="abda1de707ed60eb6cf4989c63f0c834c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abda1de707ed60eb6cf4989c63f0c834c">&#9670;&#160;</a></span>PMC_PCER0_PID9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCER0_PID9&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCER0) Peripheral Clock 9 Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00128">128</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a66cb47558a79d06f4ccb4b4fbb957092" name="a66cb47558a79d06f4ccb4b4fbb957092"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66cb47558a79d06f4ccb4b4fbb957092">&#9670;&#160;</a></span>PMC_PCER1_PID32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCER1_PID32&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCER1) Peripheral Clock 32 Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00423">423</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a2b289cda9d73d1dc89f77652c47d07e3" name="a2b289cda9d73d1dc89f77652c47d07e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b289cda9d73d1dc89f77652c47d07e3">&#9670;&#160;</a></span>PMC_PCER1_PID33</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCER1_PID33&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCER1) Peripheral Clock 33 Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00424">424</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a667300685def2feb8fc59e4f697b5303" name="a667300685def2feb8fc59e4f697b5303"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a667300685def2feb8fc59e4f697b5303">&#9670;&#160;</a></span>PMC_PCER1_PID34</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCER1_PID34&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCER1) Peripheral Clock 34 Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00425">425</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a1b948b248ef5e094e651f27189438e31" name="a1b948b248ef5e094e651f27189438e31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b948b248ef5e094e651f27189438e31">&#9670;&#160;</a></span>PMC_PCER1_PID35</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCER1_PID35&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCER1) Peripheral Clock 35 Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00426">426</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a583fd8155a9f5bc35ab5b04dd96e80cf" name="a583fd8155a9f5bc35ab5b04dd96e80cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a583fd8155a9f5bc35ab5b04dd96e80cf">&#9670;&#160;</a></span>PMC_PCER1_PID37</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCER1_PID37&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCER1) Peripheral Clock 37 Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00427">427</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a1c7216243d711d21942db3dc40e13a37" name="a1c7216243d711d21942db3dc40e13a37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c7216243d711d21942db3dc40e13a37">&#9670;&#160;</a></span>PMC_PCER1_PID39</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCER1_PID39&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCER1) Peripheral Clock 39 Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00428">428</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="affc82d0968fe793572be10036edb19ac" name="affc82d0968fe793572be10036edb19ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#affc82d0968fe793572be10036edb19ac">&#9670;&#160;</a></span>PMC_PCER1_PID40</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCER1_PID40&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCER1) Peripheral Clock 40 Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00429">429</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a1fc7447315dc95102828c4e6e1dd8019" name="a1fc7447315dc95102828c4e6e1dd8019"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1fc7447315dc95102828c4e6e1dd8019">&#9670;&#160;</a></span>PMC_PCER1_PID41</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCER1_PID41&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCER1) Peripheral Clock 41 Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00430">430</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a675b4fb7ad79afa1f77aee029fdf6a8e" name="a675b4fb7ad79afa1f77aee029fdf6a8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a675b4fb7ad79afa1f77aee029fdf6a8e">&#9670;&#160;</a></span>PMC_PCER1_PID42</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCER1_PID42&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCER1) Peripheral Clock 42 Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00431">431</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a31ba26a0baa8670c5e0d577215519597" name="a31ba26a0baa8670c5e0d577215519597"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31ba26a0baa8670c5e0d577215519597">&#9670;&#160;</a></span>PMC_PCER1_PID43</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCER1_PID43&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCER1) Peripheral Clock 43 Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00432">432</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a3a00699253fb906fe0afed7b8521b7fa" name="a3a00699253fb906fe0afed7b8521b7fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a00699253fb906fe0afed7b8521b7fa">&#9670;&#160;</a></span>PMC_PCER1_PID44</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCER1_PID44&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCER1) Peripheral Clock 44 Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00433">433</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a1a86e4b55b50ae5c4581317c9f0e60ee" name="a1a86e4b55b50ae5c4581317c9f0e60ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a86e4b55b50ae5c4581317c9f0e60ee">&#9670;&#160;</a></span>PMC_PCER1_PID45</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCER1_PID45&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCER1) Peripheral Clock 45 Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00434">434</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="aec1d90cc6834c57a2b806752e27e1c45" name="aec1d90cc6834c57a2b806752e27e1c45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec1d90cc6834c57a2b806752e27e1c45">&#9670;&#160;</a></span>PMC_PCER1_PID46</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCER1_PID46&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCER1) Peripheral Clock 46 Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00435">435</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a1bee0e58f8d69bf9f29c66c1bdcccfeb" name="a1bee0e58f8d69bf9f29c66c1bdcccfeb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1bee0e58f8d69bf9f29c66c1bdcccfeb">&#9670;&#160;</a></span>PMC_PCER1_PID47</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCER1_PID47&#160;&#160;&#160;(0x1u &lt;&lt; 15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCER1) Peripheral Clock 47 Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00436">436</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="acc98ea344c1c9adf59a12515da64a412" name="acc98ea344c1c9adf59a12515da64a412"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc98ea344c1c9adf59a12515da64a412">&#9670;&#160;</a></span>PMC_PCER1_PID48</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCER1_PID48&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCER1) Peripheral Clock 48 Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00437">437</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a5f889f32d57d062c07525a11a062bdc3" name="a5f889f32d57d062c07525a11a062bdc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f889f32d57d062c07525a11a062bdc3">&#9670;&#160;</a></span>PMC_PCER1_PID49</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCER1_PID49&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCER1) Peripheral Clock 49 Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00438">438</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a800982648678f1a581f2f930ea1eddf8" name="a800982648678f1a581f2f930ea1eddf8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a800982648678f1a581f2f930ea1eddf8">&#9670;&#160;</a></span>PMC_PCER1_PID50</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCER1_PID50&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCER1) Peripheral Clock 50 Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00439">439</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="ae2daae0c6d3921f358e5ff5322e7afc4" name="ae2daae0c6d3921f358e5ff5322e7afc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2daae0c6d3921f358e5ff5322e7afc4">&#9670;&#160;</a></span>PMC_PCER1_PID51</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCER1_PID51&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCER1) Peripheral Clock 51 Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00440">440</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="aeb901f7df5ece868c18ca3639243d086" name="aeb901f7df5ece868c18ca3639243d086"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb901f7df5ece868c18ca3639243d086">&#9670;&#160;</a></span>PMC_PCER1_PID52</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCER1_PID52&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCER1) Peripheral Clock 52 Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00441">441</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a8b8a346dd4009ecfef9c1575ecffd890" name="a8b8a346dd4009ecfef9c1575ecffd890"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b8a346dd4009ecfef9c1575ecffd890">&#9670;&#160;</a></span>PMC_PCER1_PID53</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCER1_PID53&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCER1) Peripheral Clock 53 Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00442">442</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a30b2500985269dae733e4d36b1e725cb" name="a30b2500985269dae733e4d36b1e725cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30b2500985269dae733e4d36b1e725cb">&#9670;&#160;</a></span>PMC_PCER1_PID56</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCER1_PID56&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCER1) Peripheral Clock 56 Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00443">443</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a745b950a0d2ffe63529fc9c9ebed2ac6" name="a745b950a0d2ffe63529fc9c9ebed2ac6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a745b950a0d2ffe63529fc9c9ebed2ac6">&#9670;&#160;</a></span>PMC_PCER1_PID57</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCER1_PID57&#160;&#160;&#160;(0x1u &lt;&lt; 25)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCER1) Peripheral Clock 57 Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00444">444</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a59642f0dc0deae066913275e09f98978" name="a59642f0dc0deae066913275e09f98978"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59642f0dc0deae066913275e09f98978">&#9670;&#160;</a></span>PMC_PCER1_PID58</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCER1_PID58&#160;&#160;&#160;(0x1u &lt;&lt; 26)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCER1) Peripheral Clock 58 Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00445">445</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a0289711f5b8d5882c554862dab2c3ade" name="a0289711f5b8d5882c554862dab2c3ade"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0289711f5b8d5882c554862dab2c3ade">&#9670;&#160;</a></span>PMC_PCER1_PID59</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCER1_PID59&#160;&#160;&#160;(0x1u &lt;&lt; 27)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCER1) Peripheral Clock 59 Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00446">446</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="af6868434897a6b8e2570442654959dab" name="af6868434897a6b8e2570442654959dab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6868434897a6b8e2570442654959dab">&#9670;&#160;</a></span>PMC_PCER1_PID60</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCER1_PID60&#160;&#160;&#160;(0x1u &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCER1) Peripheral Clock 60 Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00447">447</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a63684d30fb828b6081a7c39cb034f652" name="a63684d30fb828b6081a7c39cb034f652"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63684d30fb828b6081a7c39cb034f652">&#9670;&#160;</a></span>PMC_PCK_CSS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCK_CSS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a674cfaca042723467fab0808cc17fa46">PMC_PCK_CSS_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#aeb2591f58195c0810f323ea1da2ea7cc">PMC_PCK_CSS_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00284">284</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a9d28f7ac2092e8157abf6e51a2b4dd8d" name="a9d28f7ac2092e8157abf6e51a2b4dd8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d28f7ac2092e8157abf6e51a2b4dd8d">&#9670;&#160;</a></span>PMC_PCK_CSS_MAIN_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCK_CSS_MAIN_CLK&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCK[8]) Main Clock is selected </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00286">286</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a34161a5c27e914a675d3d0d99be23f6c" name="a34161a5c27e914a675d3d0d99be23f6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34161a5c27e914a675d3d0d99be23f6c">&#9670;&#160;</a></span>PMC_PCK_CSS_MCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCK_CSS_MCK&#160;&#160;&#160;(0x4u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCK[8]) Master Clock is selected </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00289">289</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a674cfaca042723467fab0808cc17fa46" name="a674cfaca042723467fab0808cc17fa46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a674cfaca042723467fab0808cc17fa46">&#9670;&#160;</a></span>PMC_PCK_CSS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCK_CSS_Msk&#160;&#160;&#160;(0x7u &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#aeb2591f58195c0810f323ea1da2ea7cc">PMC_PCK_CSS_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCK[8]) Programmable Clock Source Selection </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00283">283</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="ac5e3d2765373040015ea301e7b0fee2b" name="ac5e3d2765373040015ea301e7b0fee2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5e3d2765373040015ea301e7b0fee2b">&#9670;&#160;</a></span>PMC_PCK_CSS_PLLA_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCK_CSS_PLLA_CLK&#160;&#160;&#160;(0x2u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCK[8]) PLLA Clock is selected </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00287">287</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="aeb2591f58195c0810f323ea1da2ea7cc" name="aeb2591f58195c0810f323ea1da2ea7cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb2591f58195c0810f323ea1da2ea7cc">&#9670;&#160;</a></span>PMC_PCK_CSS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCK_CSS_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00282">282</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a82909c82066c3acdf728698a4136265c" name="a82909c82066c3acdf728698a4136265c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82909c82066c3acdf728698a4136265c">&#9670;&#160;</a></span>PMC_PCK_CSS_SLOW_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCK_CSS_SLOW_CLK&#160;&#160;&#160;(0x0u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCK[8]) Slow Clock is selected </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00285">285</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="aeb21991bf625a3dad555154dcec09e5f" name="aeb21991bf625a3dad555154dcec09e5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb21991bf625a3dad555154dcec09e5f">&#9670;&#160;</a></span>PMC_PCK_CSS_UPLL_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCK_CSS_UPLL_CLK&#160;&#160;&#160;(0x3u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCK[8]) Divided UPLL Clock is selected </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00288">288</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a5985b624a08e1dbc02a1b9dcd8f9a11f" name="a5985b624a08e1dbc02a1b9dcd8f9a11f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5985b624a08e1dbc02a1b9dcd8f9a11f">&#9670;&#160;</a></span>PMC_PCK_PRES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCK_PRES</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a439054fdd388062e467306a8eb85f3b4">PMC_PCK_PRES_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a0663939c288405899b6589d76646ff39">PMC_PCK_PRES_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00292">292</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a439054fdd388062e467306a8eb85f3b4" name="a439054fdd388062e467306a8eb85f3b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a439054fdd388062e467306a8eb85f3b4">&#9670;&#160;</a></span>PMC_PCK_PRES_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCK_PRES_Msk&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a0663939c288405899b6589d76646ff39">PMC_PCK_PRES_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCK[8]) Programmable Clock Prescaler </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00291">291</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a0663939c288405899b6589d76646ff39" name="a0663939c288405899b6589d76646ff39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0663939c288405899b6589d76646ff39">&#9670;&#160;</a></span>PMC_PCK_PRES_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCK_PRES_Pos&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00290">290</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="adf6b73be6a88b6a8351569abe3d56b14" name="adf6b73be6a88b6a8351569abe3d56b14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf6b73be6a88b6a8351569abe3d56b14">&#9670;&#160;</a></span>PMC_PCR_CMD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCR_CMD&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCR) Command </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00512">512</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="ad3c6559fde119bebd4c24793ac1d6ad6" name="ad3c6559fde119bebd4c24793ac1d6ad6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3c6559fde119bebd4c24793ac1d6ad6">&#9670;&#160;</a></span>PMC_PCR_DIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCR_DIV</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ac7578cd299bbf94b2d6e5f972eb8164e">PMC_PCR_DIV_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a724abaec82ce89685e504c203d5e01aa">PMC_PCR_DIV_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00515">515</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="ac7578cd299bbf94b2d6e5f972eb8164e" name="ac7578cd299bbf94b2d6e5f972eb8164e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7578cd299bbf94b2d6e5f972eb8164e">&#9670;&#160;</a></span>PMC_PCR_DIV_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCR_DIV_Msk&#160;&#160;&#160;(0x3u &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a724abaec82ce89685e504c203d5e01aa">PMC_PCR_DIV_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCR) Divisor Value </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00514">514</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="adfdf671d020f6d5b7191639bff08b815" name="adfdf671d020f6d5b7191639bff08b815"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adfdf671d020f6d5b7191639bff08b815">&#9670;&#160;</a></span>PMC_PCR_DIV_PERIPH_DIV2_MCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCR_DIV_PERIPH_DIV2_MCK&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCR) Peripheral clock is MCK/2 </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00517">517</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a04148dd7077407c8fe14f4f0d0c26339" name="a04148dd7077407c8fe14f4f0d0c26339"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04148dd7077407c8fe14f4f0d0c26339">&#9670;&#160;</a></span>PMC_PCR_DIV_PERIPH_DIV4_MCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCR_DIV_PERIPH_DIV4_MCK&#160;&#160;&#160;(0x2u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCR) Peripheral clock is MCK/4 </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00518">518</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a6c8062dc4a2f0c35d5162fa17ecd67f3" name="a6c8062dc4a2f0c35d5162fa17ecd67f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c8062dc4a2f0c35d5162fa17ecd67f3">&#9670;&#160;</a></span>PMC_PCR_DIV_PERIPH_DIV8_MCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCR_DIV_PERIPH_DIV8_MCK&#160;&#160;&#160;(0x3u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCR) Peripheral clock is MCK/8 </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00519">519</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a67e38cb1540e7e4caecf0b3af845c371" name="a67e38cb1540e7e4caecf0b3af845c371"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67e38cb1540e7e4caecf0b3af845c371">&#9670;&#160;</a></span>PMC_PCR_DIV_PERIPH_DIV_MCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCR_DIV_PERIPH_DIV_MCK&#160;&#160;&#160;(0x0u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCR) Peripheral clock is MCK </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00516">516</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a724abaec82ce89685e504c203d5e01aa" name="a724abaec82ce89685e504c203d5e01aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a724abaec82ce89685e504c203d5e01aa">&#9670;&#160;</a></span>PMC_PCR_DIV_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCR_DIV_Pos&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00513">513</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="aad56a2b89ddb060b1438188ededa22f6" name="aad56a2b89ddb060b1438188ededa22f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad56a2b89ddb060b1438188ededa22f6">&#9670;&#160;</a></span>PMC_PCR_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCR_EN&#160;&#160;&#160;(0x1u &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCR) Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00523">523</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a42a4ae85ce36d266d782677bbf790792" name="a42a4ae85ce36d266d782677bbf790792"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42a4ae85ce36d266d782677bbf790792">&#9670;&#160;</a></span>PMC_PCR_GCLKCSS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCR_GCLKCSS</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a945101420e50720d643d0400782c7ed3">PMC_PCR_GCLKCSS_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a3f4bccd1005f68d7f39ca620fc90788a">PMC_PCR_GCLKCSS_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00506">506</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a902535f19e708e26f4e4b7da0e250e89" name="a902535f19e708e26f4e4b7da0e250e89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a902535f19e708e26f4e4b7da0e250e89">&#9670;&#160;</a></span>PMC_PCR_GCLKCSS_MAIN_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCR_GCLKCSS_MAIN_CLK&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCR) Main clock is selected </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00508">508</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="ade604d4b59d47252c0f008b82c22be5b" name="ade604d4b59d47252c0f008b82c22be5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade604d4b59d47252c0f008b82c22be5b">&#9670;&#160;</a></span>PMC_PCR_GCLKCSS_MCK_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCR_GCLKCSS_MCK_CLK&#160;&#160;&#160;(0x4u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCR) Master Clock is selected </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00511">511</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a945101420e50720d643d0400782c7ed3" name="a945101420e50720d643d0400782c7ed3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a945101420e50720d643d0400782c7ed3">&#9670;&#160;</a></span>PMC_PCR_GCLKCSS_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCR_GCLKCSS_Msk&#160;&#160;&#160;(0x7u &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a3f4bccd1005f68d7f39ca620fc90788a">PMC_PCR_GCLKCSS_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCR) Generic Clock Source Selection </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00505">505</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="ac3845f54dd70396aa80ede71ed85c3cb" name="ac3845f54dd70396aa80ede71ed85c3cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3845f54dd70396aa80ede71ed85c3cb">&#9670;&#160;</a></span>PMC_PCR_GCLKCSS_PLLA_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCR_GCLKCSS_PLLA_CLK&#160;&#160;&#160;(0x2u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCR) PLLACK is selected </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00509">509</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a3f4bccd1005f68d7f39ca620fc90788a" name="a3f4bccd1005f68d7f39ca620fc90788a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f4bccd1005f68d7f39ca620fc90788a">&#9670;&#160;</a></span>PMC_PCR_GCLKCSS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCR_GCLKCSS_Pos&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00504">504</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a1a6fcb1b151b1eb4f8866e31775e6793" name="a1a6fcb1b151b1eb4f8866e31775e6793"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a6fcb1b151b1eb4f8866e31775e6793">&#9670;&#160;</a></span>PMC_PCR_GCLKCSS_SLOW_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCR_GCLKCSS_SLOW_CLK&#160;&#160;&#160;(0x0u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCR) Slow clock is selected </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00507">507</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a1c655ac4a5ba6fa9f7442e979f545935" name="a1c655ac4a5ba6fa9f7442e979f545935"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c655ac4a5ba6fa9f7442e979f545935">&#9670;&#160;</a></span>PMC_PCR_GCLKCSS_UPLL_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCR_GCLKCSS_UPLL_CLK&#160;&#160;&#160;(0x3u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCR) UPLL Clock is selected </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00510">510</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a852a56571cd2ec7b62116691f48f00dc" name="a852a56571cd2ec7b62116691f48f00dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a852a56571cd2ec7b62116691f48f00dc">&#9670;&#160;</a></span>PMC_PCR_GCLKDIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCR_GCLKDIV</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a211a2281eea72442cb2dd24bb97bb9c4">PMC_PCR_GCLKDIV_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a7fde752605c7f5623a182f38ffe7fb6d">PMC_PCR_GCLKDIV_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00522">522</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a211a2281eea72442cb2dd24bb97bb9c4" name="a211a2281eea72442cb2dd24bb97bb9c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a211a2281eea72442cb2dd24bb97bb9c4">&#9670;&#160;</a></span>PMC_PCR_GCLKDIV_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCR_GCLKDIV_Msk&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a7fde752605c7f5623a182f38ffe7fb6d">PMC_PCR_GCLKDIV_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCR) Generic Clock Division Ratio </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00521">521</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a7fde752605c7f5623a182f38ffe7fb6d" name="a7fde752605c7f5623a182f38ffe7fb6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fde752605c7f5623a182f38ffe7fb6d">&#9670;&#160;</a></span>PMC_PCR_GCLKDIV_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCR_GCLKDIV_Pos&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00520">520</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a61cac22244228514aa9a6028cd9a7778" name="a61cac22244228514aa9a6028cd9a7778"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61cac22244228514aa9a6028cd9a7778">&#9670;&#160;</a></span>PMC_PCR_GCLKEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCR_GCLKEN&#160;&#160;&#160;(0x1u &lt;&lt; 29)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCR) Generic Clock Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00524">524</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a60f274a3ab96fb5c227814e9ada4b7c0" name="a60f274a3ab96fb5c227814e9ada4b7c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60f274a3ab96fb5c227814e9ada4b7c0">&#9670;&#160;</a></span>PMC_PCR_PID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCR_PID</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#af039e52fe45d6ab29e9d68282bf9f46b">PMC_PCR_PID_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a435fc45f68e0a8a295241d98a3f8b00f">PMC_PCR_PID_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00503">503</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="af039e52fe45d6ab29e9d68282bf9f46b" name="af039e52fe45d6ab29e9d68282bf9f46b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af039e52fe45d6ab29e9d68282bf9f46b">&#9670;&#160;</a></span>PMC_PCR_PID_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCR_PID_Msk&#160;&#160;&#160;(0x7fu &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a435fc45f68e0a8a295241d98a3f8b00f">PMC_PCR_PID_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCR) Peripheral ID </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00502">502</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a435fc45f68e0a8a295241d98a3f8b00f" name="a435fc45f68e0a8a295241d98a3f8b00f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a435fc45f68e0a8a295241d98a3f8b00f">&#9670;&#160;</a></span>PMC_PCR_PID_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCR_PID_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00501">501</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="ae545f7dc0353b4cf88af68fa9485ef68" name="ae545f7dc0353b4cf88af68fa9485ef68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae545f7dc0353b4cf88af68fa9485ef68">&#9670;&#160;</a></span>PMC_PCSR0_PID10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCSR0_PID10&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCSR0) Peripheral Clock 10 Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00181">181</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a50a5281db7e153aba3eb684fa9ed8c08" name="a50a5281db7e153aba3eb684fa9ed8c08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50a5281db7e153aba3eb684fa9ed8c08">&#9670;&#160;</a></span>PMC_PCSR0_PID11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCSR0_PID11&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCSR0) Peripheral Clock 11 Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00182">182</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a9aca76ffce362c706493978431ce1106" name="a9aca76ffce362c706493978431ce1106"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9aca76ffce362c706493978431ce1106">&#9670;&#160;</a></span>PMC_PCSR0_PID12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCSR0_PID12&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCSR0) Peripheral Clock 12 Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00183">183</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a01eac87ecf73e7ee98d611510a8837f0" name="a01eac87ecf73e7ee98d611510a8837f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01eac87ecf73e7ee98d611510a8837f0">&#9670;&#160;</a></span>PMC_PCSR0_PID13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCSR0_PID13&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCSR0) Peripheral Clock 13 Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00184">184</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a3d29d6cfbb023335de514a64a26c1ee4" name="a3d29d6cfbb023335de514a64a26c1ee4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d29d6cfbb023335de514a64a26c1ee4">&#9670;&#160;</a></span>PMC_PCSR0_PID14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCSR0_PID14&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCSR0) Peripheral Clock 14 Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00185">185</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="acb793429ed63936101432afe9641d310" name="acb793429ed63936101432afe9641d310"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb793429ed63936101432afe9641d310">&#9670;&#160;</a></span>PMC_PCSR0_PID15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCSR0_PID15&#160;&#160;&#160;(0x1u &lt;&lt; 15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCSR0) Peripheral Clock 15 Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00186">186</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="ae1dd25d22f25f8d536fc793f9ba7cacd" name="ae1dd25d22f25f8d536fc793f9ba7cacd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1dd25d22f25f8d536fc793f9ba7cacd">&#9670;&#160;</a></span>PMC_PCSR0_PID16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCSR0_PID16&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCSR0) Peripheral Clock 16 Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00187">187</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a5f42d67ad6601e60109af27d2eb91f2f" name="a5f42d67ad6601e60109af27d2eb91f2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f42d67ad6601e60109af27d2eb91f2f">&#9670;&#160;</a></span>PMC_PCSR0_PID17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCSR0_PID17&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCSR0) Peripheral Clock 17 Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00188">188</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a703eff24f099c4efae05d4a0506798a8" name="a703eff24f099c4efae05d4a0506798a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a703eff24f099c4efae05d4a0506798a8">&#9670;&#160;</a></span>PMC_PCSR0_PID18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCSR0_PID18&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCSR0) Peripheral Clock 18 Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00189">189</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="aee2fed0a8f85d8b1d61d2f39548705f8" name="aee2fed0a8f85d8b1d61d2f39548705f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee2fed0a8f85d8b1d61d2f39548705f8">&#9670;&#160;</a></span>PMC_PCSR0_PID19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCSR0_PID19&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCSR0) Peripheral Clock 19 Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00190">190</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a2ac7444ae97845536c9af7cd365c3289" name="a2ac7444ae97845536c9af7cd365c3289"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ac7444ae97845536c9af7cd365c3289">&#9670;&#160;</a></span>PMC_PCSR0_PID20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCSR0_PID20&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCSR0) Peripheral Clock 20 Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00191">191</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a00f250bdc8809d1c713a62a87af554bf" name="a00f250bdc8809d1c713a62a87af554bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00f250bdc8809d1c713a62a87af554bf">&#9670;&#160;</a></span>PMC_PCSR0_PID21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCSR0_PID21&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCSR0) Peripheral Clock 21 Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00192">192</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a9f9e1312fdc6c1b4306a64364fb85ab1" name="a9f9e1312fdc6c1b4306a64364fb85ab1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f9e1312fdc6c1b4306a64364fb85ab1">&#9670;&#160;</a></span>PMC_PCSR0_PID22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCSR0_PID22&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCSR0) Peripheral Clock 22 Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00193">193</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="ad403672a67189b08f3b0107c98acf5f9" name="ad403672a67189b08f3b0107c98acf5f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad403672a67189b08f3b0107c98acf5f9">&#9670;&#160;</a></span>PMC_PCSR0_PID23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCSR0_PID23&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCSR0) Peripheral Clock 23 Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00194">194</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="aa120bcc76213cd738ad4554e68551aa7" name="aa120bcc76213cd738ad4554e68551aa7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa120bcc76213cd738ad4554e68551aa7">&#9670;&#160;</a></span>PMC_PCSR0_PID24</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCSR0_PID24&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCSR0) Peripheral Clock 24 Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00195">195</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a2f3f0a6002b2c947f21b638d92ba3254" name="a2f3f0a6002b2c947f21b638d92ba3254"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f3f0a6002b2c947f21b638d92ba3254">&#9670;&#160;</a></span>PMC_PCSR0_PID25</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCSR0_PID25&#160;&#160;&#160;(0x1u &lt;&lt; 25)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCSR0) Peripheral Clock 25 Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00196">196</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a75bd60df10907917a4c8f6d1b8c64bbe" name="a75bd60df10907917a4c8f6d1b8c64bbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75bd60df10907917a4c8f6d1b8c64bbe">&#9670;&#160;</a></span>PMC_PCSR0_PID26</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCSR0_PID26&#160;&#160;&#160;(0x1u &lt;&lt; 26)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCSR0) Peripheral Clock 26 Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00197">197</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="af258aa130d9c532be355c183873e67a2" name="af258aa130d9c532be355c183873e67a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af258aa130d9c532be355c183873e67a2">&#9670;&#160;</a></span>PMC_PCSR0_PID27</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCSR0_PID27&#160;&#160;&#160;(0x1u &lt;&lt; 27)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCSR0) Peripheral Clock 27 Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00198">198</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a3f6889a313e24f63fb6c479534539535" name="a3f6889a313e24f63fb6c479534539535"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f6889a313e24f63fb6c479534539535">&#9670;&#160;</a></span>PMC_PCSR0_PID28</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCSR0_PID28&#160;&#160;&#160;(0x1u &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCSR0) Peripheral Clock 28 Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00199">199</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="abe1ff287c30c03e44cd9e76ae90bdf02" name="abe1ff287c30c03e44cd9e76ae90bdf02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe1ff287c30c03e44cd9e76ae90bdf02">&#9670;&#160;</a></span>PMC_PCSR0_PID29</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCSR0_PID29&#160;&#160;&#160;(0x1u &lt;&lt; 29)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCSR0) Peripheral Clock 29 Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00200">200</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a9fab50748c6e80609be228b4a39a7486" name="a9fab50748c6e80609be228b4a39a7486"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9fab50748c6e80609be228b4a39a7486">&#9670;&#160;</a></span>PMC_PCSR0_PID30</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCSR0_PID30&#160;&#160;&#160;(0x1u &lt;&lt; 30)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCSR0) Peripheral Clock 30 Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00201">201</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a737a1566079f4040ca78725ec7a8c660" name="a737a1566079f4040ca78725ec7a8c660"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a737a1566079f4040ca78725ec7a8c660">&#9670;&#160;</a></span>PMC_PCSR0_PID31</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCSR0_PID31&#160;&#160;&#160;(0x1u &lt;&lt; 31)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCSR0) Peripheral Clock 31 Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00202">202</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="af0489b06cf0cb06ef115099fdf56fc3e" name="af0489b06cf0cb06ef115099fdf56fc3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0489b06cf0cb06ef115099fdf56fc3e">&#9670;&#160;</a></span>PMC_PCSR0_PID7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCSR0_PID7&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCSR0) Peripheral Clock 7 Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00178">178</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="aaa314397c89a5ab032c464267b2d99ed" name="aaa314397c89a5ab032c464267b2d99ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa314397c89a5ab032c464267b2d99ed">&#9670;&#160;</a></span>PMC_PCSR0_PID8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCSR0_PID8&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCSR0) Peripheral Clock 8 Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00179">179</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a2211d038ad027c64e82e69ff1ee493b1" name="a2211d038ad027c64e82e69ff1ee493b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2211d038ad027c64e82e69ff1ee493b1">&#9670;&#160;</a></span>PMC_PCSR0_PID9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCSR0_PID9&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCSR0) Peripheral Clock 9 Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00180">180</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="ac91dd4748028ff9dad647ff84b3acbbc" name="ac91dd4748028ff9dad647ff84b3acbbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac91dd4748028ff9dad647ff84b3acbbc">&#9670;&#160;</a></span>PMC_PCSR1_PID32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCSR1_PID32&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCSR1) Peripheral Clock 32 Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00475">475</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="aeff1666f3a8f372b6af6bc8af62dacc6" name="aeff1666f3a8f372b6af6bc8af62dacc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeff1666f3a8f372b6af6bc8af62dacc6">&#9670;&#160;</a></span>PMC_PCSR1_PID33</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCSR1_PID33&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCSR1) Peripheral Clock 33 Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00476">476</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a8fe23cc1946583f4a447c6299cc61288" name="a8fe23cc1946583f4a447c6299cc61288"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8fe23cc1946583f4a447c6299cc61288">&#9670;&#160;</a></span>PMC_PCSR1_PID34</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCSR1_PID34&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCSR1) Peripheral Clock 34 Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00477">477</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a644183de00f6e592a704fb8a191c4933" name="a644183de00f6e592a704fb8a191c4933"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a644183de00f6e592a704fb8a191c4933">&#9670;&#160;</a></span>PMC_PCSR1_PID35</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCSR1_PID35&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCSR1) Peripheral Clock 35 Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00478">478</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a09363ca3d3b19afa460a10b7b1e13519" name="a09363ca3d3b19afa460a10b7b1e13519"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09363ca3d3b19afa460a10b7b1e13519">&#9670;&#160;</a></span>PMC_PCSR1_PID37</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCSR1_PID37&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCSR1) Peripheral Clock 37 Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00479">479</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a178ad1f09dcf76d9589ecf5fe4b852cf" name="a178ad1f09dcf76d9589ecf5fe4b852cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a178ad1f09dcf76d9589ecf5fe4b852cf">&#9670;&#160;</a></span>PMC_PCSR1_PID39</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCSR1_PID39&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCSR1) Peripheral Clock 39 Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00480">480</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="abc733017d6d15847ef4a5923cd440bee" name="abc733017d6d15847ef4a5923cd440bee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc733017d6d15847ef4a5923cd440bee">&#9670;&#160;</a></span>PMC_PCSR1_PID40</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCSR1_PID40&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCSR1) Peripheral Clock 40 Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00481">481</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="ab818df8c851c2004e980467587acc827" name="ab818df8c851c2004e980467587acc827"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab818df8c851c2004e980467587acc827">&#9670;&#160;</a></span>PMC_PCSR1_PID41</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCSR1_PID41&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCSR1) Peripheral Clock 41 Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00482">482</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="aa9dabc6093c0bf2f44a76f602881e210" name="aa9dabc6093c0bf2f44a76f602881e210"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9dabc6093c0bf2f44a76f602881e210">&#9670;&#160;</a></span>PMC_PCSR1_PID42</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCSR1_PID42&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCSR1) Peripheral Clock 42 Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00483">483</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a373fe9910cd34f16ddfe94f47b70b156" name="a373fe9910cd34f16ddfe94f47b70b156"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a373fe9910cd34f16ddfe94f47b70b156">&#9670;&#160;</a></span>PMC_PCSR1_PID43</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCSR1_PID43&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCSR1) Peripheral Clock 43 Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00484">484</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a39088bffa9395fcc9a36b177be66f004" name="a39088bffa9395fcc9a36b177be66f004"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39088bffa9395fcc9a36b177be66f004">&#9670;&#160;</a></span>PMC_PCSR1_PID44</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCSR1_PID44&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCSR1) Peripheral Clock 44 Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00485">485</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="aa76b2bc1b35ecaa102bf67d62b2b8cc3" name="aa76b2bc1b35ecaa102bf67d62b2b8cc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa76b2bc1b35ecaa102bf67d62b2b8cc3">&#9670;&#160;</a></span>PMC_PCSR1_PID45</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCSR1_PID45&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCSR1) Peripheral Clock 45 Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00486">486</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a0fefdfeff233dd72261c66e41433fb6d" name="a0fefdfeff233dd72261c66e41433fb6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0fefdfeff233dd72261c66e41433fb6d">&#9670;&#160;</a></span>PMC_PCSR1_PID46</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCSR1_PID46&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCSR1) Peripheral Clock 46 Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00487">487</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a209978730341ce903fa77f762577f15e" name="a209978730341ce903fa77f762577f15e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a209978730341ce903fa77f762577f15e">&#9670;&#160;</a></span>PMC_PCSR1_PID47</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCSR1_PID47&#160;&#160;&#160;(0x1u &lt;&lt; 15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCSR1) Peripheral Clock 47 Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00488">488</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a8aa5098b04e4fccd48b7f81de0e33303" name="a8aa5098b04e4fccd48b7f81de0e33303"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8aa5098b04e4fccd48b7f81de0e33303">&#9670;&#160;</a></span>PMC_PCSR1_PID48</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCSR1_PID48&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCSR1) Peripheral Clock 48 Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00489">489</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a5775caea8a6b35a73eff793bfdbf446b" name="a5775caea8a6b35a73eff793bfdbf446b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5775caea8a6b35a73eff793bfdbf446b">&#9670;&#160;</a></span>PMC_PCSR1_PID49</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCSR1_PID49&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCSR1) Peripheral Clock 49 Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00490">490</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a30d109c9815bd54cb90dbf6ab4042461" name="a30d109c9815bd54cb90dbf6ab4042461"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30d109c9815bd54cb90dbf6ab4042461">&#9670;&#160;</a></span>PMC_PCSR1_PID50</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCSR1_PID50&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCSR1) Peripheral Clock 50 Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00491">491</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a7a19ee5cd6015270f035ec3ed95b306d" name="a7a19ee5cd6015270f035ec3ed95b306d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a19ee5cd6015270f035ec3ed95b306d">&#9670;&#160;</a></span>PMC_PCSR1_PID51</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCSR1_PID51&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCSR1) Peripheral Clock 51 Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00492">492</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a90e469e8c4092e40cf840c357a234820" name="a90e469e8c4092e40cf840c357a234820"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90e469e8c4092e40cf840c357a234820">&#9670;&#160;</a></span>PMC_PCSR1_PID52</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCSR1_PID52&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCSR1) Peripheral Clock 52 Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00493">493</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a428a2719b7cbbd3adf3df7ba2758c588" name="a428a2719b7cbbd3adf3df7ba2758c588"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a428a2719b7cbbd3adf3df7ba2758c588">&#9670;&#160;</a></span>PMC_PCSR1_PID53</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCSR1_PID53&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCSR1) Peripheral Clock 53 Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00494">494</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a69d2ba5a72f50a7184e1c458c346dfc0" name="a69d2ba5a72f50a7184e1c458c346dfc0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69d2ba5a72f50a7184e1c458c346dfc0">&#9670;&#160;</a></span>PMC_PCSR1_PID56</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCSR1_PID56&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCSR1) Peripheral Clock 56 Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00495">495</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a4c7b80912e938e0ce323d8761712eac5" name="a4c7b80912e938e0ce323d8761712eac5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c7b80912e938e0ce323d8761712eac5">&#9670;&#160;</a></span>PMC_PCSR1_PID57</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCSR1_PID57&#160;&#160;&#160;(0x1u &lt;&lt; 25)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCSR1) Peripheral Clock 57 Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00496">496</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="addd97f663c080afc67880dba2e8fb242" name="addd97f663c080afc67880dba2e8fb242"></a>
<h2 class="memtitle"><span class="permalink"><a href="#addd97f663c080afc67880dba2e8fb242">&#9670;&#160;</a></span>PMC_PCSR1_PID58</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCSR1_PID58&#160;&#160;&#160;(0x1u &lt;&lt; 26)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCSR1) Peripheral Clock 58 Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00497">497</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="af0e6d9c06ea21552bbfb23424e3034fb" name="af0e6d9c06ea21552bbfb23424e3034fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0e6d9c06ea21552bbfb23424e3034fb">&#9670;&#160;</a></span>PMC_PCSR1_PID59</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCSR1_PID59&#160;&#160;&#160;(0x1u &lt;&lt; 27)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCSR1) Peripheral Clock 59 Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00498">498</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a7b667d54d768b54c6c1d8a63fe75fb7f" name="a7b667d54d768b54c6c1d8a63fe75fb7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b667d54d768b54c6c1d8a63fe75fb7f">&#9670;&#160;</a></span>PMC_PCSR1_PID60</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PCSR1_PID60&#160;&#160;&#160;(0x1u &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PCSR1) Peripheral Clock 60 Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00499">499</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a13800fa5e46659c40a881c5e77a30fb7" name="a13800fa5e46659c40a881c5e77a30fb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13800fa5e46659c40a881c5e77a30fb7">&#9670;&#160;</a></span>PMC_PMMR_PLLA_MMAX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PMMR_PLLA_MMAX</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a953c032e7a1789cfd1c988f1b8714fe3">PMC_PMMR_PLLA_MMAX_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a4b43c410ef9a91d3a80ddfb37620a98d">PMC_PMMR_PLLA_MMAX_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00645">645</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a953c032e7a1789cfd1c988f1b8714fe3" name="a953c032e7a1789cfd1c988f1b8714fe3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a953c032e7a1789cfd1c988f1b8714fe3">&#9670;&#160;</a></span>PMC_PMMR_PLLA_MMAX_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PMMR_PLLA_MMAX_Msk&#160;&#160;&#160;(0x7ffu &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a4b43c410ef9a91d3a80ddfb37620a98d">PMC_PMMR_PLLA_MMAX_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_PMMR) PLLA Maximum Allowed Multiplier Value </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00644">644</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a4b43c410ef9a91d3a80ddfb37620a98d" name="a4b43c410ef9a91d3a80ddfb37620a98d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b43c410ef9a91d3a80ddfb37620a98d">&#9670;&#160;</a></span>PMC_PMMR_PLLA_MMAX_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_PMMR_PLLA_MMAX_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00643">643</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a9369a0afa9e84879986ef3520e5c336f" name="a9369a0afa9e84879986ef3520e5c336f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9369a0afa9e84879986ef3520e5c336f">&#9670;&#160;</a></span>PMC_SCDR_PCK0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SCDR_PCK0&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SCDR) Programmable Clock 0 Output Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00108">108</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a6e56788de94ca08e9da777cc2a1c325d" name="a6e56788de94ca08e9da777cc2a1c325d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e56788de94ca08e9da777cc2a1c325d">&#9670;&#160;</a></span>PMC_SCDR_PCK1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SCDR_PCK1&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SCDR) Programmable Clock 1 Output Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00109">109</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a83c2dc788d1adb2240ff22467939144a" name="a83c2dc788d1adb2240ff22467939144a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83c2dc788d1adb2240ff22467939144a">&#9670;&#160;</a></span>PMC_SCDR_PCK2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SCDR_PCK2&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SCDR) Programmable Clock 2 Output Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00110">110</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a93ad20d35cacda7af93c5dc3baf314b3" name="a93ad20d35cacda7af93c5dc3baf314b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93ad20d35cacda7af93c5dc3baf314b3">&#9670;&#160;</a></span>PMC_SCDR_PCK3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SCDR_PCK3&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SCDR) Programmable Clock 3 Output Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00111">111</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="ae82df616afa1c08e1f47c92ffb7fab45" name="ae82df616afa1c08e1f47c92ffb7fab45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae82df616afa1c08e1f47c92ffb7fab45">&#9670;&#160;</a></span>PMC_SCDR_PCK4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SCDR_PCK4&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SCDR) Programmable Clock 4 Output Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00112">112</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a1cdd79cbb68533f00c18036bf00ce4d8" name="a1cdd79cbb68533f00c18036bf00ce4d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1cdd79cbb68533f00c18036bf00ce4d8">&#9670;&#160;</a></span>PMC_SCDR_PCK5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SCDR_PCK5&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SCDR) Programmable Clock 5 Output Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00113">113</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="ab2a6789dc5f4f2ad0e70ba03e4a1afea" name="ab2a6789dc5f4f2ad0e70ba03e4a1afea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2a6789dc5f4f2ad0e70ba03e4a1afea">&#9670;&#160;</a></span>PMC_SCDR_PCK6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SCDR_PCK6&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SCDR) Programmable Clock 6 Output Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00114">114</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="af181035ac0c43413fd5a5c42fb3ee734" name="af181035ac0c43413fd5a5c42fb3ee734"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af181035ac0c43413fd5a5c42fb3ee734">&#9670;&#160;</a></span>PMC_SCDR_USBCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SCDR_USBCLK&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SCDR) Disable USB FS Clock </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00107">107</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="ae45b5a1bc47f5ae6c583a28e0abbf008" name="ae45b5a1bc47f5ae6c583a28e0abbf008"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae45b5a1bc47f5ae6c583a28e0abbf008">&#9670;&#160;</a></span>PMC_SCER_PCK0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SCER_PCK0&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SCER) Programmable Clock 0 Output Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00099">99</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a7e4fb5bfac14f33c79cd9c544b615a24" name="a7e4fb5bfac14f33c79cd9c544b615a24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e4fb5bfac14f33c79cd9c544b615a24">&#9670;&#160;</a></span>PMC_SCER_PCK1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SCER_PCK1&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SCER) Programmable Clock 1 Output Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00100">100</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a50b5c54beb192dbe558ca65acf0b4302" name="a50b5c54beb192dbe558ca65acf0b4302"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50b5c54beb192dbe558ca65acf0b4302">&#9670;&#160;</a></span>PMC_SCER_PCK2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SCER_PCK2&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SCER) Programmable Clock 2 Output Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00101">101</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="ad4a2c7840a746ac64b9bed22ff683572" name="ad4a2c7840a746ac64b9bed22ff683572"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4a2c7840a746ac64b9bed22ff683572">&#9670;&#160;</a></span>PMC_SCER_PCK3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SCER_PCK3&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SCER) Programmable Clock 3 Output Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00102">102</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a439a7f068f5851a2545663aafd715301" name="a439a7f068f5851a2545663aafd715301"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a439a7f068f5851a2545663aafd715301">&#9670;&#160;</a></span>PMC_SCER_PCK4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SCER_PCK4&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SCER) Programmable Clock 4 Output Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00103">103</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a9c510d90dec2ff15e317fa10d74d8957" name="a9c510d90dec2ff15e317fa10d74d8957"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c510d90dec2ff15e317fa10d74d8957">&#9670;&#160;</a></span>PMC_SCER_PCK5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SCER_PCK5&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SCER) Programmable Clock 5 Output Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00104">104</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a9a55e8adfd2f36577018f765a62e2885" name="a9a55e8adfd2f36577018f765a62e2885"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a55e8adfd2f36577018f765a62e2885">&#9670;&#160;</a></span>PMC_SCER_PCK6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SCER_PCK6&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SCER) Programmable Clock 6 Output Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00105">105</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a51a0222e8808d001c8124aeb5657652c" name="a51a0222e8808d001c8124aeb5657652c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51a0222e8808d001c8124aeb5657652c">&#9670;&#160;</a></span>PMC_SCER_USBCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SCER_USBCLK&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SCER) Enable USB FS Clock </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00098">98</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a44557dc135b32ad561d220ee56958167" name="a44557dc135b32ad561d220ee56958167"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44557dc135b32ad561d220ee56958167">&#9670;&#160;</a></span>PMC_SCSR_HCLKS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SCSR_HCLKS&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SCSR) Processor Clock Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00116">116</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a6eabb3e97d15e03c3d972905170d971c" name="a6eabb3e97d15e03c3d972905170d971c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6eabb3e97d15e03c3d972905170d971c">&#9670;&#160;</a></span>PMC_SCSR_PCK0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SCSR_PCK0&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SCSR) Programmable Clock 0 Output Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00118">118</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="aeb9d3d3ebc60d5e7c5770b2ff71c6279" name="aeb9d3d3ebc60d5e7c5770b2ff71c6279"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb9d3d3ebc60d5e7c5770b2ff71c6279">&#9670;&#160;</a></span>PMC_SCSR_PCK1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SCSR_PCK1&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SCSR) Programmable Clock 1 Output Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00119">119</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="ab940ccf3130ecb8a67ca288ac82e6ee6" name="ab940ccf3130ecb8a67ca288ac82e6ee6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab940ccf3130ecb8a67ca288ac82e6ee6">&#9670;&#160;</a></span>PMC_SCSR_PCK2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SCSR_PCK2&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SCSR) Programmable Clock 2 Output Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00120">120</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a7d3acd858a83842e2f9bea868f11cbd1" name="a7d3acd858a83842e2f9bea868f11cbd1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d3acd858a83842e2f9bea868f11cbd1">&#9670;&#160;</a></span>PMC_SCSR_PCK3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SCSR_PCK3&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SCSR) Programmable Clock 3 Output Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00121">121</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a3b012f69bccc3b2be9d0b866ae332b28" name="a3b012f69bccc3b2be9d0b866ae332b28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b012f69bccc3b2be9d0b866ae332b28">&#9670;&#160;</a></span>PMC_SCSR_PCK4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SCSR_PCK4&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SCSR) Programmable Clock 4 Output Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00122">122</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="ab6f0bc887c3873f6343068075e782029" name="ab6f0bc887c3873f6343068075e782029"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6f0bc887c3873f6343068075e782029">&#9670;&#160;</a></span>PMC_SCSR_PCK5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SCSR_PCK5&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SCSR) Programmable Clock 5 Output Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00123">123</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="ac26c29d031c718c04b61e1ff0d0e8cc1" name="ac26c29d031c718c04b61e1ff0d0e8cc1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac26c29d031c718c04b61e1ff0d0e8cc1">&#9670;&#160;</a></span>PMC_SCSR_PCK6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SCSR_PCK6&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SCSR) Programmable Clock 6 Output Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00124">124</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="aae4649949446a4c6141a337bc45b1c30" name="aae4649949446a4c6141a337bc45b1c30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae4649949446a4c6141a337bc45b1c30">&#9670;&#160;</a></span>PMC_SCSR_USBCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SCSR_USBCLK&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SCSR) USB FS Clock Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00117">117</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a4f6a2967a383e21724097248327fd43f" name="a4f6a2967a383e21724097248327fd43f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f6a2967a383e21724097248327fd43f">&#9670;&#160;</a></span>PMC_SLPWK_AIPR_AIP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_AIPR_AIP&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_AIPR) Activity In Progress </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00751">751</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a1cf698e56267c5e9ff42dbf6981ed7db" name="a1cf698e56267c5e9ff42dbf6981ed7db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1cf698e56267c5e9ff42dbf6981ed7db">&#9670;&#160;</a></span>PMC_SLPWK_ASR0_PID10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_ASR0_PID10&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_ASR0) Peripheral 10 Activity Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00620">620</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a3b1e8f4286a4b59be3dfd1fc943ba8bc" name="a3b1e8f4286a4b59be3dfd1fc943ba8bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b1e8f4286a4b59be3dfd1fc943ba8bc">&#9670;&#160;</a></span>PMC_SLPWK_ASR0_PID11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_ASR0_PID11&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_ASR0) Peripheral 11 Activity Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00621">621</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="aedffc46071d316bb36e854eff5d0156e" name="aedffc46071d316bb36e854eff5d0156e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aedffc46071d316bb36e854eff5d0156e">&#9670;&#160;</a></span>PMC_SLPWK_ASR0_PID12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_ASR0_PID12&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_ASR0) Peripheral 12 Activity Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00622">622</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a682c66ee149768ea3d0d7e5d2865b39a" name="a682c66ee149768ea3d0d7e5d2865b39a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a682c66ee149768ea3d0d7e5d2865b39a">&#9670;&#160;</a></span>PMC_SLPWK_ASR0_PID13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_ASR0_PID13&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_ASR0) Peripheral 13 Activity Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00623">623</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="af9d68e9ff1d3e5f08176860aa8c36a46" name="af9d68e9ff1d3e5f08176860aa8c36a46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9d68e9ff1d3e5f08176860aa8c36a46">&#9670;&#160;</a></span>PMC_SLPWK_ASR0_PID14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_ASR0_PID14&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_ASR0) Peripheral 14 Activity Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00624">624</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a17bb92cb5f3622e05eec01c3fca207f3" name="a17bb92cb5f3622e05eec01c3fca207f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17bb92cb5f3622e05eec01c3fca207f3">&#9670;&#160;</a></span>PMC_SLPWK_ASR0_PID15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_ASR0_PID15&#160;&#160;&#160;(0x1u &lt;&lt; 15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_ASR0) Peripheral 15 Activity Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00625">625</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a8152787ef2359f80ad8c2d2f4db429db" name="a8152787ef2359f80ad8c2d2f4db429db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8152787ef2359f80ad8c2d2f4db429db">&#9670;&#160;</a></span>PMC_SLPWK_ASR0_PID16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_ASR0_PID16&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_ASR0) Peripheral 16 Activity Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00626">626</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="aa659ed2d3895acf83e0efcfd9bb561c1" name="aa659ed2d3895acf83e0efcfd9bb561c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa659ed2d3895acf83e0efcfd9bb561c1">&#9670;&#160;</a></span>PMC_SLPWK_ASR0_PID17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_ASR0_PID17&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_ASR0) Peripheral 17 Activity Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00627">627</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a8c5ef4dc4783f64e8b0801b824993449" name="a8c5ef4dc4783f64e8b0801b824993449"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c5ef4dc4783f64e8b0801b824993449">&#9670;&#160;</a></span>PMC_SLPWK_ASR0_PID18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_ASR0_PID18&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_ASR0) Peripheral 18 Activity Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00628">628</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="afa8d37c0c66e77cba10ba30705e84c0f" name="afa8d37c0c66e77cba10ba30705e84c0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa8d37c0c66e77cba10ba30705e84c0f">&#9670;&#160;</a></span>PMC_SLPWK_ASR0_PID19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_ASR0_PID19&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_ASR0) Peripheral 19 Activity Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00629">629</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a114081446573726684cd5acd66fda51d" name="a114081446573726684cd5acd66fda51d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a114081446573726684cd5acd66fda51d">&#9670;&#160;</a></span>PMC_SLPWK_ASR0_PID20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_ASR0_PID20&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_ASR0) Peripheral 20 Activity Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00630">630</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a75d4248a5966ada2b663e99db0b6deed" name="a75d4248a5966ada2b663e99db0b6deed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75d4248a5966ada2b663e99db0b6deed">&#9670;&#160;</a></span>PMC_SLPWK_ASR0_PID21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_ASR0_PID21&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_ASR0) Peripheral 21 Activity Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00631">631</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a07cd7b45d0754d92ba6a1e96aaed2e88" name="a07cd7b45d0754d92ba6a1e96aaed2e88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07cd7b45d0754d92ba6a1e96aaed2e88">&#9670;&#160;</a></span>PMC_SLPWK_ASR0_PID22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_ASR0_PID22&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_ASR0) Peripheral 22 Activity Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00632">632</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a7b8d2e279446264608373dac7d017f1f" name="a7b8d2e279446264608373dac7d017f1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b8d2e279446264608373dac7d017f1f">&#9670;&#160;</a></span>PMC_SLPWK_ASR0_PID23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_ASR0_PID23&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_ASR0) Peripheral 23 Activity Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00633">633</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a9a62b30b829cb319a2dce62df09e024d" name="a9a62b30b829cb319a2dce62df09e024d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a62b30b829cb319a2dce62df09e024d">&#9670;&#160;</a></span>PMC_SLPWK_ASR0_PID24</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_ASR0_PID24&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_ASR0) Peripheral 24 Activity Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00634">634</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="abbf23af8eadc307ee1bebfb83e4d8d4b" name="abbf23af8eadc307ee1bebfb83e4d8d4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abbf23af8eadc307ee1bebfb83e4d8d4b">&#9670;&#160;</a></span>PMC_SLPWK_ASR0_PID25</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_ASR0_PID25&#160;&#160;&#160;(0x1u &lt;&lt; 25)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_ASR0) Peripheral 25 Activity Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00635">635</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a3daeab1de1d5ed29cafa566df5d3776e" name="a3daeab1de1d5ed29cafa566df5d3776e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3daeab1de1d5ed29cafa566df5d3776e">&#9670;&#160;</a></span>PMC_SLPWK_ASR0_PID26</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_ASR0_PID26&#160;&#160;&#160;(0x1u &lt;&lt; 26)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_ASR0) Peripheral 26 Activity Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00636">636</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a413b2f1918c600717d1bbc4d4e8018ce" name="a413b2f1918c600717d1bbc4d4e8018ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a413b2f1918c600717d1bbc4d4e8018ce">&#9670;&#160;</a></span>PMC_SLPWK_ASR0_PID27</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_ASR0_PID27&#160;&#160;&#160;(0x1u &lt;&lt; 27)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_ASR0) Peripheral 27 Activity Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00637">637</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a9fe54756fc91d85c706b725f405b47ec" name="a9fe54756fc91d85c706b725f405b47ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9fe54756fc91d85c706b725f405b47ec">&#9670;&#160;</a></span>PMC_SLPWK_ASR0_PID28</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_ASR0_PID28&#160;&#160;&#160;(0x1u &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_ASR0) Peripheral 28 Activity Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00638">638</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="aade9c863351e946fbb65ca740530d96b" name="aade9c863351e946fbb65ca740530d96b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aade9c863351e946fbb65ca740530d96b">&#9670;&#160;</a></span>PMC_SLPWK_ASR0_PID29</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_ASR0_PID29&#160;&#160;&#160;(0x1u &lt;&lt; 29)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_ASR0) Peripheral 29 Activity Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00639">639</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="afdc5a98b12be110e23239c61caa66d52" name="afdc5a98b12be110e23239c61caa66d52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afdc5a98b12be110e23239c61caa66d52">&#9670;&#160;</a></span>PMC_SLPWK_ASR0_PID30</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_ASR0_PID30&#160;&#160;&#160;(0x1u &lt;&lt; 30)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_ASR0) Peripheral 30 Activity Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00640">640</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="ab23c1221c3773c42011247533325c5f7" name="ab23c1221c3773c42011247533325c5f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab23c1221c3773c42011247533325c5f7">&#9670;&#160;</a></span>PMC_SLPWK_ASR0_PID31</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_ASR0_PID31&#160;&#160;&#160;(0x1u &lt;&lt; 31)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_ASR0) Peripheral 31 Activity Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00641">641</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="acd5e99e838b4534e5eb5122fba31f81d" name="acd5e99e838b4534e5eb5122fba31f81d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd5e99e838b4534e5eb5122fba31f81d">&#9670;&#160;</a></span>PMC_SLPWK_ASR0_PID7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_ASR0_PID7&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_ASR0) Peripheral 7 Activity Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00617">617</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a4eac4b4695f4014900430a730bc6b9e2" name="a4eac4b4695f4014900430a730bc6b9e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4eac4b4695f4014900430a730bc6b9e2">&#9670;&#160;</a></span>PMC_SLPWK_ASR0_PID8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_ASR0_PID8&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_ASR0) Peripheral 8 Activity Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00618">618</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a828ad958720d1dc480f3213d547b9884" name="a828ad958720d1dc480f3213d547b9884"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a828ad958720d1dc480f3213d547b9884">&#9670;&#160;</a></span>PMC_SLPWK_ASR0_PID9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_ASR0_PID9&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_ASR0) Peripheral 9 Activity Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00619">619</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="aed7cd2ef02c6f1713bdccbe5129452e6" name="aed7cd2ef02c6f1713bdccbe5129452e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed7cd2ef02c6f1713bdccbe5129452e6">&#9670;&#160;</a></span>PMC_SLPWK_ASR1_PID32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_ASR1_PID32&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_ASR1) Peripheral 32 Activity Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00725">725</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="aab6384d4de4c6b740e9b296fcf8a9843" name="aab6384d4de4c6b740e9b296fcf8a9843"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab6384d4de4c6b740e9b296fcf8a9843">&#9670;&#160;</a></span>PMC_SLPWK_ASR1_PID33</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_ASR1_PID33&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_ASR1) Peripheral 33 Activity Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00726">726</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a90ef4c6d673fd5ed2b74616a0490df94" name="a90ef4c6d673fd5ed2b74616a0490df94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90ef4c6d673fd5ed2b74616a0490df94">&#9670;&#160;</a></span>PMC_SLPWK_ASR1_PID34</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_ASR1_PID34&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_ASR1) Peripheral 34 Activity Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00727">727</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a9dc24631242c68111df9bb4e8b075060" name="a9dc24631242c68111df9bb4e8b075060"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9dc24631242c68111df9bb4e8b075060">&#9670;&#160;</a></span>PMC_SLPWK_ASR1_PID35</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_ASR1_PID35&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_ASR1) Peripheral 35 Activity Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00728">728</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="ad32f9c6f78963b498f7d6c8105d86f5e" name="ad32f9c6f78963b498f7d6c8105d86f5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad32f9c6f78963b498f7d6c8105d86f5e">&#9670;&#160;</a></span>PMC_SLPWK_ASR1_PID37</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_ASR1_PID37&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_ASR1) Peripheral 37 Activity Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00729">729</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a17d9236f48a1f6ee42bc8287a286c525" name="a17d9236f48a1f6ee42bc8287a286c525"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17d9236f48a1f6ee42bc8287a286c525">&#9670;&#160;</a></span>PMC_SLPWK_ASR1_PID39</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_ASR1_PID39&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_ASR1) Peripheral 39 Activity Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00730">730</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a909ddaeb2c153579d27fad70e565db68" name="a909ddaeb2c153579d27fad70e565db68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a909ddaeb2c153579d27fad70e565db68">&#9670;&#160;</a></span>PMC_SLPWK_ASR1_PID40</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_ASR1_PID40&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_ASR1) Peripheral 40 Activity Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00731">731</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a4a882462e5986c62b3ad8043f299fdbf" name="a4a882462e5986c62b3ad8043f299fdbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a882462e5986c62b3ad8043f299fdbf">&#9670;&#160;</a></span>PMC_SLPWK_ASR1_PID41</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_ASR1_PID41&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_ASR1) Peripheral 41 Activity Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00732">732</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a3446c2a27da78ebc47614981ba86f632" name="a3446c2a27da78ebc47614981ba86f632"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3446c2a27da78ebc47614981ba86f632">&#9670;&#160;</a></span>PMC_SLPWK_ASR1_PID42</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_ASR1_PID42&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_ASR1) Peripheral 42 Activity Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00733">733</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a0a27c707131ddaa56cc370bc51b8b230" name="a0a27c707131ddaa56cc370bc51b8b230"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a27c707131ddaa56cc370bc51b8b230">&#9670;&#160;</a></span>PMC_SLPWK_ASR1_PID43</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_ASR1_PID43&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_ASR1) Peripheral 43 Activity Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00734">734</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a39830db10e3c07e603316ea6631b4c89" name="a39830db10e3c07e603316ea6631b4c89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39830db10e3c07e603316ea6631b4c89">&#9670;&#160;</a></span>PMC_SLPWK_ASR1_PID44</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_ASR1_PID44&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_ASR1) Peripheral 44 Activity Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00735">735</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a01f7bcf21496e08635f0d60a2e6ba8e8" name="a01f7bcf21496e08635f0d60a2e6ba8e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01f7bcf21496e08635f0d60a2e6ba8e8">&#9670;&#160;</a></span>PMC_SLPWK_ASR1_PID45</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_ASR1_PID45&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_ASR1) Peripheral 45 Activity Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00736">736</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a9f4f9b9add2475e4bb93ece7b40a94dc" name="a9f4f9b9add2475e4bb93ece7b40a94dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f4f9b9add2475e4bb93ece7b40a94dc">&#9670;&#160;</a></span>PMC_SLPWK_ASR1_PID46</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_ASR1_PID46&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_ASR1) Peripheral 46 Activity Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00737">737</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="afd5500661fca372780b20522df467df9" name="afd5500661fca372780b20522df467df9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd5500661fca372780b20522df467df9">&#9670;&#160;</a></span>PMC_SLPWK_ASR1_PID47</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_ASR1_PID47&#160;&#160;&#160;(0x1u &lt;&lt; 15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_ASR1) Peripheral 47 Activity Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00738">738</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a887198bce049df748759d1c3f9041ad3" name="a887198bce049df748759d1c3f9041ad3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a887198bce049df748759d1c3f9041ad3">&#9670;&#160;</a></span>PMC_SLPWK_ASR1_PID48</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_ASR1_PID48&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_ASR1) Peripheral 48 Activity Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00739">739</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a3268f328d48ae9a3b9e16a46614695f1" name="a3268f328d48ae9a3b9e16a46614695f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3268f328d48ae9a3b9e16a46614695f1">&#9670;&#160;</a></span>PMC_SLPWK_ASR1_PID49</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_ASR1_PID49&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_ASR1) Peripheral 49 Activity Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00740">740</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a2d2d99e2b2bfd6f7d495d9117a5104a4" name="a2d2d99e2b2bfd6f7d495d9117a5104a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d2d99e2b2bfd6f7d495d9117a5104a4">&#9670;&#160;</a></span>PMC_SLPWK_ASR1_PID50</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_ASR1_PID50&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_ASR1) Peripheral 50 Activity Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00741">741</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a79d9a2e4a1cebaf4c5e2fa569cdba3a7" name="a79d9a2e4a1cebaf4c5e2fa569cdba3a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79d9a2e4a1cebaf4c5e2fa569cdba3a7">&#9670;&#160;</a></span>PMC_SLPWK_ASR1_PID51</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_ASR1_PID51&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_ASR1) Peripheral 51 Activity Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00742">742</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a59f5331fe305469aa38139c0cf95b61e" name="a59f5331fe305469aa38139c0cf95b61e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59f5331fe305469aa38139c0cf95b61e">&#9670;&#160;</a></span>PMC_SLPWK_ASR1_PID52</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_ASR1_PID52&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_ASR1) Peripheral 52 Activity Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00743">743</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a65d68f06f2edea6a4d2b5cfa62c37227" name="a65d68f06f2edea6a4d2b5cfa62c37227"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65d68f06f2edea6a4d2b5cfa62c37227">&#9670;&#160;</a></span>PMC_SLPWK_ASR1_PID53</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_ASR1_PID53&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_ASR1) Peripheral 53 Activity Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00744">744</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a2676e54cd88cce57d6b1ba09f7c3c866" name="a2676e54cd88cce57d6b1ba09f7c3c866"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2676e54cd88cce57d6b1ba09f7c3c866">&#9670;&#160;</a></span>PMC_SLPWK_ASR1_PID56</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_ASR1_PID56&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_ASR1) Peripheral 56 Activity Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00745">745</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a67274aa2482ed51d2cd0e0cc6d41a1d5" name="a67274aa2482ed51d2cd0e0cc6d41a1d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67274aa2482ed51d2cd0e0cc6d41a1d5">&#9670;&#160;</a></span>PMC_SLPWK_ASR1_PID57</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_ASR1_PID57&#160;&#160;&#160;(0x1u &lt;&lt; 25)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_ASR1) Peripheral 57 Activity Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00746">746</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a1291144e3aa0588181e47e24603781c1" name="a1291144e3aa0588181e47e24603781c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1291144e3aa0588181e47e24603781c1">&#9670;&#160;</a></span>PMC_SLPWK_ASR1_PID58</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_ASR1_PID58&#160;&#160;&#160;(0x1u &lt;&lt; 26)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_ASR1) Peripheral 58 Activity Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00747">747</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="aae9a7012faa614368ff01d54ab17e1cd" name="aae9a7012faa614368ff01d54ab17e1cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae9a7012faa614368ff01d54ab17e1cd">&#9670;&#160;</a></span>PMC_SLPWK_ASR1_PID59</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_ASR1_PID59&#160;&#160;&#160;(0x1u &lt;&lt; 27)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_ASR1) Peripheral 59 Activity Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00748">748</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="ae4b62b287f34278901ce3303868eae7f" name="ae4b62b287f34278901ce3303868eae7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4b62b287f34278901ce3303868eae7f">&#9670;&#160;</a></span>PMC_SLPWK_ASR1_PID60</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_ASR1_PID60&#160;&#160;&#160;(0x1u &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_ASR1) Peripheral 60 Activity Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00749">749</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="af464ad11065a7306faad9bd70430b4ea" name="af464ad11065a7306faad9bd70430b4ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af464ad11065a7306faad9bd70430b4ea">&#9670;&#160;</a></span>PMC_SLPWK_DR0_PID10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_DR0_PID10&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_DR0) Peripheral 10 SleepWalking Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00568">568</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a07869d56d5406e7d90408c1a23aa5e6c" name="a07869d56d5406e7d90408c1a23aa5e6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07869d56d5406e7d90408c1a23aa5e6c">&#9670;&#160;</a></span>PMC_SLPWK_DR0_PID11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_DR0_PID11&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_DR0) Peripheral 11 SleepWalking Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00569">569</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a5190bf95bc37a6b05d1a669664b3d4fd" name="a5190bf95bc37a6b05d1a669664b3d4fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5190bf95bc37a6b05d1a669664b3d4fd">&#9670;&#160;</a></span>PMC_SLPWK_DR0_PID12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_DR0_PID12&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_DR0) Peripheral 12 SleepWalking Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00570">570</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a5a77c1b7943aa2544f0543c6e9a39e28" name="a5a77c1b7943aa2544f0543c6e9a39e28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a77c1b7943aa2544f0543c6e9a39e28">&#9670;&#160;</a></span>PMC_SLPWK_DR0_PID13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_DR0_PID13&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_DR0) Peripheral 13 SleepWalking Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00571">571</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a2fda27a3f63352ad94ffa139e673ce3b" name="a2fda27a3f63352ad94ffa139e673ce3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2fda27a3f63352ad94ffa139e673ce3b">&#9670;&#160;</a></span>PMC_SLPWK_DR0_PID14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_DR0_PID14&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_DR0) Peripheral 14 SleepWalking Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00572">572</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="aa01d43dceb9334f103ded15534d67f73" name="aa01d43dceb9334f103ded15534d67f73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa01d43dceb9334f103ded15534d67f73">&#9670;&#160;</a></span>PMC_SLPWK_DR0_PID15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_DR0_PID15&#160;&#160;&#160;(0x1u &lt;&lt; 15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_DR0) Peripheral 15 SleepWalking Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00573">573</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a6b9a8c51ed8298f8ba49da09ab55980d" name="a6b9a8c51ed8298f8ba49da09ab55980d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b9a8c51ed8298f8ba49da09ab55980d">&#9670;&#160;</a></span>PMC_SLPWK_DR0_PID16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_DR0_PID16&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_DR0) Peripheral 16 SleepWalking Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00574">574</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a9c7b0537891b5a26ce3aae68f8361f8b" name="a9c7b0537891b5a26ce3aae68f8361f8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c7b0537891b5a26ce3aae68f8361f8b">&#9670;&#160;</a></span>PMC_SLPWK_DR0_PID17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_DR0_PID17&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_DR0) Peripheral 17 SleepWalking Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00575">575</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="ae431248a1b54f05c70cf150aa56d5be0" name="ae431248a1b54f05c70cf150aa56d5be0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae431248a1b54f05c70cf150aa56d5be0">&#9670;&#160;</a></span>PMC_SLPWK_DR0_PID18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_DR0_PID18&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_DR0) Peripheral 18 SleepWalking Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00576">576</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a46b1f041e09c78500bbd2f5d429646b8" name="a46b1f041e09c78500bbd2f5d429646b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46b1f041e09c78500bbd2f5d429646b8">&#9670;&#160;</a></span>PMC_SLPWK_DR0_PID19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_DR0_PID19&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_DR0) Peripheral 19 SleepWalking Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00577">577</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="ad37e76fde9d7b6ab401d75cb5111a185" name="ad37e76fde9d7b6ab401d75cb5111a185"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad37e76fde9d7b6ab401d75cb5111a185">&#9670;&#160;</a></span>PMC_SLPWK_DR0_PID20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_DR0_PID20&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_DR0) Peripheral 20 SleepWalking Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00578">578</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="aa653b0184fa468e90caf6982afb6922c" name="aa653b0184fa468e90caf6982afb6922c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa653b0184fa468e90caf6982afb6922c">&#9670;&#160;</a></span>PMC_SLPWK_DR0_PID21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_DR0_PID21&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_DR0) Peripheral 21 SleepWalking Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00579">579</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a215351fa253cc0b4327c6f7efa3f6ef6" name="a215351fa253cc0b4327c6f7efa3f6ef6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a215351fa253cc0b4327c6f7efa3f6ef6">&#9670;&#160;</a></span>PMC_SLPWK_DR0_PID22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_DR0_PID22&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_DR0) Peripheral 22 SleepWalking Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00580">580</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="ac28d299c5abfb5b926058e08847fa81d" name="ac28d299c5abfb5b926058e08847fa81d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac28d299c5abfb5b926058e08847fa81d">&#9670;&#160;</a></span>PMC_SLPWK_DR0_PID23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_DR0_PID23&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_DR0) Peripheral 23 SleepWalking Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00581">581</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a329e5bf2ae42407a3abce01e22b8f7ab" name="a329e5bf2ae42407a3abce01e22b8f7ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a329e5bf2ae42407a3abce01e22b8f7ab">&#9670;&#160;</a></span>PMC_SLPWK_DR0_PID24</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_DR0_PID24&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_DR0) Peripheral 24 SleepWalking Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00582">582</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a7f86af4e4352b0feb90001d327f003f4" name="a7f86af4e4352b0feb90001d327f003f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f86af4e4352b0feb90001d327f003f4">&#9670;&#160;</a></span>PMC_SLPWK_DR0_PID25</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_DR0_PID25&#160;&#160;&#160;(0x1u &lt;&lt; 25)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_DR0) Peripheral 25 SleepWalking Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00583">583</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="ac30ab55e859fff38f4d947cbbe2ede8a" name="ac30ab55e859fff38f4d947cbbe2ede8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac30ab55e859fff38f4d947cbbe2ede8a">&#9670;&#160;</a></span>PMC_SLPWK_DR0_PID26</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_DR0_PID26&#160;&#160;&#160;(0x1u &lt;&lt; 26)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_DR0) Peripheral 26 SleepWalking Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00584">584</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="ac05c9ac4acc0d89d111dad66b29678ad" name="ac05c9ac4acc0d89d111dad66b29678ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac05c9ac4acc0d89d111dad66b29678ad">&#9670;&#160;</a></span>PMC_SLPWK_DR0_PID27</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_DR0_PID27&#160;&#160;&#160;(0x1u &lt;&lt; 27)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_DR0) Peripheral 27 SleepWalking Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00585">585</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a101ebe9b346860a4308e825640c16ae0" name="a101ebe9b346860a4308e825640c16ae0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a101ebe9b346860a4308e825640c16ae0">&#9670;&#160;</a></span>PMC_SLPWK_DR0_PID28</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_DR0_PID28&#160;&#160;&#160;(0x1u &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_DR0) Peripheral 28 SleepWalking Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00586">586</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="abbf17fd219ae47df8d9adfc09818b8ff" name="abbf17fd219ae47df8d9adfc09818b8ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abbf17fd219ae47df8d9adfc09818b8ff">&#9670;&#160;</a></span>PMC_SLPWK_DR0_PID29</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_DR0_PID29&#160;&#160;&#160;(0x1u &lt;&lt; 29)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_DR0) Peripheral 29 SleepWalking Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00587">587</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="adb8361edd29501c31639b29d439a7442" name="adb8361edd29501c31639b29d439a7442"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb8361edd29501c31639b29d439a7442">&#9670;&#160;</a></span>PMC_SLPWK_DR0_PID30</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_DR0_PID30&#160;&#160;&#160;(0x1u &lt;&lt; 30)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_DR0) Peripheral 30 SleepWalking Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00588">588</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a535a859388caa8385073eb68e7150bb7" name="a535a859388caa8385073eb68e7150bb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a535a859388caa8385073eb68e7150bb7">&#9670;&#160;</a></span>PMC_SLPWK_DR0_PID31</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_DR0_PID31&#160;&#160;&#160;(0x1u &lt;&lt; 31)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_DR0) Peripheral 31 SleepWalking Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00589">589</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a5e9bbfee49bb688f4eeb710fa44fca20" name="a5e9bbfee49bb688f4eeb710fa44fca20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e9bbfee49bb688f4eeb710fa44fca20">&#9670;&#160;</a></span>PMC_SLPWK_DR0_PID7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_DR0_PID7&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_DR0) Peripheral 7 SleepWalking Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00565">565</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a67953823b700e33d87338bf8a352e4fc" name="a67953823b700e33d87338bf8a352e4fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67953823b700e33d87338bf8a352e4fc">&#9670;&#160;</a></span>PMC_SLPWK_DR0_PID8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_DR0_PID8&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_DR0) Peripheral 8 SleepWalking Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00566">566</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a948db235629c0041ccb47c795aa37ffc" name="a948db235629c0041ccb47c795aa37ffc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a948db235629c0041ccb47c795aa37ffc">&#9670;&#160;</a></span>PMC_SLPWK_DR0_PID9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_DR0_PID9&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_DR0) Peripheral 9 SleepWalking Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00567">567</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="ac3df64c7f8916cf9325762a80fd9ee80" name="ac3df64c7f8916cf9325762a80fd9ee80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3df64c7f8916cf9325762a80fd9ee80">&#9670;&#160;</a></span>PMC_SLPWK_DR1_PID32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_DR1_PID32&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_DR1) Peripheral 32 SleepWalking Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00673">673</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a707ff967774e6bb8804d0fbaad7cee81" name="a707ff967774e6bb8804d0fbaad7cee81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a707ff967774e6bb8804d0fbaad7cee81">&#9670;&#160;</a></span>PMC_SLPWK_DR1_PID33</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_DR1_PID33&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_DR1) Peripheral 33 SleepWalking Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00674">674</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="ad756ecdc6dcc517ec72b462eb3126480" name="ad756ecdc6dcc517ec72b462eb3126480"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad756ecdc6dcc517ec72b462eb3126480">&#9670;&#160;</a></span>PMC_SLPWK_DR1_PID34</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_DR1_PID34&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_DR1) Peripheral 34 SleepWalking Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00675">675</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a971bfbb1c353f0d6b5c3dc2996849113" name="a971bfbb1c353f0d6b5c3dc2996849113"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a971bfbb1c353f0d6b5c3dc2996849113">&#9670;&#160;</a></span>PMC_SLPWK_DR1_PID35</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_DR1_PID35&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_DR1) Peripheral 35 SleepWalking Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00676">676</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="aa24df900c562d8599d9a1e93cfe7768a" name="aa24df900c562d8599d9a1e93cfe7768a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa24df900c562d8599d9a1e93cfe7768a">&#9670;&#160;</a></span>PMC_SLPWK_DR1_PID37</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_DR1_PID37&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_DR1) Peripheral 37 SleepWalking Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00677">677</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a0cc12f8d0d826fd8ca3d2c43d7daea8f" name="a0cc12f8d0d826fd8ca3d2c43d7daea8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0cc12f8d0d826fd8ca3d2c43d7daea8f">&#9670;&#160;</a></span>PMC_SLPWK_DR1_PID39</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_DR1_PID39&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_DR1) Peripheral 39 SleepWalking Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00678">678</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a0e2fc3b41930f8488c1b4c02e508db17" name="a0e2fc3b41930f8488c1b4c02e508db17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e2fc3b41930f8488c1b4c02e508db17">&#9670;&#160;</a></span>PMC_SLPWK_DR1_PID40</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_DR1_PID40&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_DR1) Peripheral 40 SleepWalking Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00679">679</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a6c62a73714d2ece7ef85e3f5b312f2ab" name="a6c62a73714d2ece7ef85e3f5b312f2ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c62a73714d2ece7ef85e3f5b312f2ab">&#9670;&#160;</a></span>PMC_SLPWK_DR1_PID41</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_DR1_PID41&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_DR1) Peripheral 41 SleepWalking Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00680">680</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a9c3af32a2b4879f6556a0a21563340a5" name="a9c3af32a2b4879f6556a0a21563340a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c3af32a2b4879f6556a0a21563340a5">&#9670;&#160;</a></span>PMC_SLPWK_DR1_PID42</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_DR1_PID42&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_DR1) Peripheral 42 SleepWalking Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00681">681</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a1ceeb837db278ec8d1ef2f60bf87cef1" name="a1ceeb837db278ec8d1ef2f60bf87cef1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ceeb837db278ec8d1ef2f60bf87cef1">&#9670;&#160;</a></span>PMC_SLPWK_DR1_PID43</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_DR1_PID43&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_DR1) Peripheral 43 SleepWalking Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00682">682</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a60b5b21abf5e51bf745b1cd41afe93dd" name="a60b5b21abf5e51bf745b1cd41afe93dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60b5b21abf5e51bf745b1cd41afe93dd">&#9670;&#160;</a></span>PMC_SLPWK_DR1_PID44</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_DR1_PID44&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_DR1) Peripheral 44 SleepWalking Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00683">683</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="ad070a6e877cf1a5db6f28d65a5aeb067" name="ad070a6e877cf1a5db6f28d65a5aeb067"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad070a6e877cf1a5db6f28d65a5aeb067">&#9670;&#160;</a></span>PMC_SLPWK_DR1_PID45</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_DR1_PID45&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_DR1) Peripheral 45 SleepWalking Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00684">684</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a7e9a3273aacfe6cce7bd9c1b7839e00d" name="a7e9a3273aacfe6cce7bd9c1b7839e00d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e9a3273aacfe6cce7bd9c1b7839e00d">&#9670;&#160;</a></span>PMC_SLPWK_DR1_PID46</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_DR1_PID46&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_DR1) Peripheral 46 SleepWalking Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00685">685</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="ae32fd6bbbae61bc66c0e49f82fb51440" name="ae32fd6bbbae61bc66c0e49f82fb51440"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae32fd6bbbae61bc66c0e49f82fb51440">&#9670;&#160;</a></span>PMC_SLPWK_DR1_PID47</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_DR1_PID47&#160;&#160;&#160;(0x1u &lt;&lt; 15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_DR1) Peripheral 47 SleepWalking Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00686">686</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a71fcb7b9c9f1d45cbf20671232affec3" name="a71fcb7b9c9f1d45cbf20671232affec3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71fcb7b9c9f1d45cbf20671232affec3">&#9670;&#160;</a></span>PMC_SLPWK_DR1_PID48</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_DR1_PID48&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_DR1) Peripheral 48 SleepWalking Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00687">687</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="af486f7e217b7465f8dbdac9d83d50ffd" name="af486f7e217b7465f8dbdac9d83d50ffd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af486f7e217b7465f8dbdac9d83d50ffd">&#9670;&#160;</a></span>PMC_SLPWK_DR1_PID49</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_DR1_PID49&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_DR1) Peripheral 49 SleepWalking Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00688">688</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a9ac2b90f28a4c61bb37a6fa7dff3ac06" name="a9ac2b90f28a4c61bb37a6fa7dff3ac06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ac2b90f28a4c61bb37a6fa7dff3ac06">&#9670;&#160;</a></span>PMC_SLPWK_DR1_PID50</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_DR1_PID50&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_DR1) Peripheral 50 SleepWalking Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00689">689</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="aa0ca00032c84b2ac985009d303b9a492" name="aa0ca00032c84b2ac985009d303b9a492"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0ca00032c84b2ac985009d303b9a492">&#9670;&#160;</a></span>PMC_SLPWK_DR1_PID51</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_DR1_PID51&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_DR1) Peripheral 51 SleepWalking Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00690">690</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="ab88c17991c3799f2ac218ae9bb32fe4f" name="ab88c17991c3799f2ac218ae9bb32fe4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab88c17991c3799f2ac218ae9bb32fe4f">&#9670;&#160;</a></span>PMC_SLPWK_DR1_PID52</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_DR1_PID52&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_DR1) Peripheral 52 SleepWalking Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00691">691</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a05d44f982b76fd967b0d503d96cff30d" name="a05d44f982b76fd967b0d503d96cff30d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05d44f982b76fd967b0d503d96cff30d">&#9670;&#160;</a></span>PMC_SLPWK_DR1_PID53</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_DR1_PID53&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_DR1) Peripheral 53 SleepWalking Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00692">692</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a31daa36136a4d235eee7080bebb2d3b9" name="a31daa36136a4d235eee7080bebb2d3b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31daa36136a4d235eee7080bebb2d3b9">&#9670;&#160;</a></span>PMC_SLPWK_DR1_PID56</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_DR1_PID56&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_DR1) Peripheral 56 SleepWalking Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00693">693</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="af9d93f3531c9ebc04435a0d859f49076" name="af9d93f3531c9ebc04435a0d859f49076"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9d93f3531c9ebc04435a0d859f49076">&#9670;&#160;</a></span>PMC_SLPWK_DR1_PID57</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_DR1_PID57&#160;&#160;&#160;(0x1u &lt;&lt; 25)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_DR1) Peripheral 57 SleepWalking Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00694">694</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="ad5416a3a7ce1d228a7ec63fa70e2856a" name="ad5416a3a7ce1d228a7ec63fa70e2856a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5416a3a7ce1d228a7ec63fa70e2856a">&#9670;&#160;</a></span>PMC_SLPWK_DR1_PID58</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_DR1_PID58&#160;&#160;&#160;(0x1u &lt;&lt; 26)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_DR1) Peripheral 58 SleepWalking Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00695">695</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a00141d4b1cdec8a3240a5f425c09bff9" name="a00141d4b1cdec8a3240a5f425c09bff9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00141d4b1cdec8a3240a5f425c09bff9">&#9670;&#160;</a></span>PMC_SLPWK_DR1_PID59</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_DR1_PID59&#160;&#160;&#160;(0x1u &lt;&lt; 27)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_DR1) Peripheral 59 SleepWalking Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00696">696</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="ab17973a87a2d3aca8fac066257e19773" name="ab17973a87a2d3aca8fac066257e19773"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab17973a87a2d3aca8fac066257e19773">&#9670;&#160;</a></span>PMC_SLPWK_DR1_PID60</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_DR1_PID60&#160;&#160;&#160;(0x1u &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_DR1) Peripheral 60 SleepWalking Disable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00697">697</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="aa3254bdb469467e8be356a3e2cef9c66" name="aa3254bdb469467e8be356a3e2cef9c66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3254bdb469467e8be356a3e2cef9c66">&#9670;&#160;</a></span>PMC_SLPWK_ER0_PID10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_ER0_PID10&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_ER0) Peripheral 10 SleepWalking Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00542">542</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="ae55e54d3d5bd094640b454ca8d1c98b0" name="ae55e54d3d5bd094640b454ca8d1c98b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae55e54d3d5bd094640b454ca8d1c98b0">&#9670;&#160;</a></span>PMC_SLPWK_ER0_PID11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_ER0_PID11&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_ER0) Peripheral 11 SleepWalking Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00543">543</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="ab99d5a098cec46eeb93f3b0d3e60f903" name="ab99d5a098cec46eeb93f3b0d3e60f903"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab99d5a098cec46eeb93f3b0d3e60f903">&#9670;&#160;</a></span>PMC_SLPWK_ER0_PID12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_ER0_PID12&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_ER0) Peripheral 12 SleepWalking Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00544">544</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="ae9789fa783a825734e8a5e5838a7163f" name="ae9789fa783a825734e8a5e5838a7163f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9789fa783a825734e8a5e5838a7163f">&#9670;&#160;</a></span>PMC_SLPWK_ER0_PID13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_ER0_PID13&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_ER0) Peripheral 13 SleepWalking Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00545">545</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a51dadb6e66fadd3861e8928d4ae38e2a" name="a51dadb6e66fadd3861e8928d4ae38e2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51dadb6e66fadd3861e8928d4ae38e2a">&#9670;&#160;</a></span>PMC_SLPWK_ER0_PID14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_ER0_PID14&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_ER0) Peripheral 14 SleepWalking Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00546">546</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a87b3b759b1c541a1812078d3fabbd40e" name="a87b3b759b1c541a1812078d3fabbd40e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87b3b759b1c541a1812078d3fabbd40e">&#9670;&#160;</a></span>PMC_SLPWK_ER0_PID15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_ER0_PID15&#160;&#160;&#160;(0x1u &lt;&lt; 15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_ER0) Peripheral 15 SleepWalking Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00547">547</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a13c2d732fdc323eb6082969ce7dd1787" name="a13c2d732fdc323eb6082969ce7dd1787"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13c2d732fdc323eb6082969ce7dd1787">&#9670;&#160;</a></span>PMC_SLPWK_ER0_PID16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_ER0_PID16&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_ER0) Peripheral 16 SleepWalking Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00548">548</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a0edf786eabc0ca3cf5b8b583f7a59ff8" name="a0edf786eabc0ca3cf5b8b583f7a59ff8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0edf786eabc0ca3cf5b8b583f7a59ff8">&#9670;&#160;</a></span>PMC_SLPWK_ER0_PID17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_ER0_PID17&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_ER0) Peripheral 17 SleepWalking Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00549">549</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a00c98e4030fb34cad748b3008bd1d66e" name="a00c98e4030fb34cad748b3008bd1d66e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00c98e4030fb34cad748b3008bd1d66e">&#9670;&#160;</a></span>PMC_SLPWK_ER0_PID18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_ER0_PID18&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_ER0) Peripheral 18 SleepWalking Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00550">550</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="ab43119eba8c2f4ab723c00849169523f" name="ab43119eba8c2f4ab723c00849169523f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab43119eba8c2f4ab723c00849169523f">&#9670;&#160;</a></span>PMC_SLPWK_ER0_PID19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_ER0_PID19&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_ER0) Peripheral 19 SleepWalking Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00551">551</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="ab09575cb5cad6e76033ba550f6eba4cf" name="ab09575cb5cad6e76033ba550f6eba4cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab09575cb5cad6e76033ba550f6eba4cf">&#9670;&#160;</a></span>PMC_SLPWK_ER0_PID20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_ER0_PID20&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_ER0) Peripheral 20 SleepWalking Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00552">552</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a6018bba1ff61d49b66340adeb558032c" name="a6018bba1ff61d49b66340adeb558032c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6018bba1ff61d49b66340adeb558032c">&#9670;&#160;</a></span>PMC_SLPWK_ER0_PID21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_ER0_PID21&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_ER0) Peripheral 21 SleepWalking Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00553">553</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a8ea037282e75cc5c046a45f91d309049" name="a8ea037282e75cc5c046a45f91d309049"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ea037282e75cc5c046a45f91d309049">&#9670;&#160;</a></span>PMC_SLPWK_ER0_PID22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_ER0_PID22&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_ER0) Peripheral 22 SleepWalking Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00554">554</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="ae947d98d4be38826f4eaeab7c87c417d" name="ae947d98d4be38826f4eaeab7c87c417d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae947d98d4be38826f4eaeab7c87c417d">&#9670;&#160;</a></span>PMC_SLPWK_ER0_PID23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_ER0_PID23&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_ER0) Peripheral 23 SleepWalking Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00555">555</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a021bdd48209a17f9b61ed4db29bf8a71" name="a021bdd48209a17f9b61ed4db29bf8a71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a021bdd48209a17f9b61ed4db29bf8a71">&#9670;&#160;</a></span>PMC_SLPWK_ER0_PID24</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_ER0_PID24&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_ER0) Peripheral 24 SleepWalking Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00556">556</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a8d2368decccafef61d1daa9ab1feb649" name="a8d2368decccafef61d1daa9ab1feb649"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d2368decccafef61d1daa9ab1feb649">&#9670;&#160;</a></span>PMC_SLPWK_ER0_PID25</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_ER0_PID25&#160;&#160;&#160;(0x1u &lt;&lt; 25)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_ER0) Peripheral 25 SleepWalking Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00557">557</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="ad28342fb568f2a89babcb83021c75245" name="ad28342fb568f2a89babcb83021c75245"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad28342fb568f2a89babcb83021c75245">&#9670;&#160;</a></span>PMC_SLPWK_ER0_PID26</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_ER0_PID26&#160;&#160;&#160;(0x1u &lt;&lt; 26)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_ER0) Peripheral 26 SleepWalking Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00558">558</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="af58524972c6cb494e1e9983d12ef2869" name="af58524972c6cb494e1e9983d12ef2869"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af58524972c6cb494e1e9983d12ef2869">&#9670;&#160;</a></span>PMC_SLPWK_ER0_PID27</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_ER0_PID27&#160;&#160;&#160;(0x1u &lt;&lt; 27)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_ER0) Peripheral 27 SleepWalking Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00559">559</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a5e4fa30789761f2e895b754db1a0d356" name="a5e4fa30789761f2e895b754db1a0d356"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e4fa30789761f2e895b754db1a0d356">&#9670;&#160;</a></span>PMC_SLPWK_ER0_PID28</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_ER0_PID28&#160;&#160;&#160;(0x1u &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_ER0) Peripheral 28 SleepWalking Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00560">560</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a77723a5cda09894ce392e37ddb1b33a6" name="a77723a5cda09894ce392e37ddb1b33a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77723a5cda09894ce392e37ddb1b33a6">&#9670;&#160;</a></span>PMC_SLPWK_ER0_PID29</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_ER0_PID29&#160;&#160;&#160;(0x1u &lt;&lt; 29)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_ER0) Peripheral 29 SleepWalking Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00561">561</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a3c37cd7a0efb23f7c29c24cb14e929b9" name="a3c37cd7a0efb23f7c29c24cb14e929b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c37cd7a0efb23f7c29c24cb14e929b9">&#9670;&#160;</a></span>PMC_SLPWK_ER0_PID30</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_ER0_PID30&#160;&#160;&#160;(0x1u &lt;&lt; 30)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_ER0) Peripheral 30 SleepWalking Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00562">562</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a841bcbcd6464fffb8949804f8574657c" name="a841bcbcd6464fffb8949804f8574657c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a841bcbcd6464fffb8949804f8574657c">&#9670;&#160;</a></span>PMC_SLPWK_ER0_PID31</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_ER0_PID31&#160;&#160;&#160;(0x1u &lt;&lt; 31)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_ER0) Peripheral 31 SleepWalking Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00563">563</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="aa59839bba436544207971815c2c11e56" name="aa59839bba436544207971815c2c11e56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa59839bba436544207971815c2c11e56">&#9670;&#160;</a></span>PMC_SLPWK_ER0_PID7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_ER0_PID7&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_ER0) Peripheral 7 SleepWalking Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00539">539</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="ad5f6db0f89c81394a149de9b818d26ca" name="ad5f6db0f89c81394a149de9b818d26ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5f6db0f89c81394a149de9b818d26ca">&#9670;&#160;</a></span>PMC_SLPWK_ER0_PID8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_ER0_PID8&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_ER0) Peripheral 8 SleepWalking Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00540">540</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a216d70ec1d38b2c139dd82ed58325b4b" name="a216d70ec1d38b2c139dd82ed58325b4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a216d70ec1d38b2c139dd82ed58325b4b">&#9670;&#160;</a></span>PMC_SLPWK_ER0_PID9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_ER0_PID9&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_ER0) Peripheral 9 SleepWalking Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00541">541</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a3f5ae5306da2d67e62c5d04420d98b28" name="a3f5ae5306da2d67e62c5d04420d98b28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f5ae5306da2d67e62c5d04420d98b28">&#9670;&#160;</a></span>PMC_SLPWK_ER1_PID32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_ER1_PID32&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_ER1) Peripheral 32 SleepWalking Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00647">647</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="addc5483c142f6d61017e04bd4200127a" name="addc5483c142f6d61017e04bd4200127a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#addc5483c142f6d61017e04bd4200127a">&#9670;&#160;</a></span>PMC_SLPWK_ER1_PID33</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_ER1_PID33&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_ER1) Peripheral 33 SleepWalking Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00648">648</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a57cf107ae4124dc8bc11b3e62133e557" name="a57cf107ae4124dc8bc11b3e62133e557"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57cf107ae4124dc8bc11b3e62133e557">&#9670;&#160;</a></span>PMC_SLPWK_ER1_PID34</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_ER1_PID34&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_ER1) Peripheral 34 SleepWalking Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00649">649</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="ac123c4d2d4b85497660215a4691910cf" name="ac123c4d2d4b85497660215a4691910cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac123c4d2d4b85497660215a4691910cf">&#9670;&#160;</a></span>PMC_SLPWK_ER1_PID35</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_ER1_PID35&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_ER1) Peripheral 35 SleepWalking Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00650">650</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a69f970e7ea026d4b22a1ca182c755bb8" name="a69f970e7ea026d4b22a1ca182c755bb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69f970e7ea026d4b22a1ca182c755bb8">&#9670;&#160;</a></span>PMC_SLPWK_ER1_PID37</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_ER1_PID37&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_ER1) Peripheral 37 SleepWalking Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00651">651</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="af0e4fb57be2f5ebbe3e27183a3ed8c40" name="af0e4fb57be2f5ebbe3e27183a3ed8c40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0e4fb57be2f5ebbe3e27183a3ed8c40">&#9670;&#160;</a></span>PMC_SLPWK_ER1_PID39</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_ER1_PID39&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_ER1) Peripheral 39 SleepWalking Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00652">652</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="abef08907d93b2e1f0bc8706673cf5075" name="abef08907d93b2e1f0bc8706673cf5075"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abef08907d93b2e1f0bc8706673cf5075">&#9670;&#160;</a></span>PMC_SLPWK_ER1_PID40</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_ER1_PID40&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_ER1) Peripheral 40 SleepWalking Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00653">653</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a5e45794d9cd85a7239f619bd39719ec3" name="a5e45794d9cd85a7239f619bd39719ec3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e45794d9cd85a7239f619bd39719ec3">&#9670;&#160;</a></span>PMC_SLPWK_ER1_PID41</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_ER1_PID41&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_ER1) Peripheral 41 SleepWalking Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00654">654</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a69395c66e87ccc2b25a2981d6be95608" name="a69395c66e87ccc2b25a2981d6be95608"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69395c66e87ccc2b25a2981d6be95608">&#9670;&#160;</a></span>PMC_SLPWK_ER1_PID42</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_ER1_PID42&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_ER1) Peripheral 42 SleepWalking Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00655">655</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="affcb06d3de9a6278945958242405e697" name="affcb06d3de9a6278945958242405e697"></a>
<h2 class="memtitle"><span class="permalink"><a href="#affcb06d3de9a6278945958242405e697">&#9670;&#160;</a></span>PMC_SLPWK_ER1_PID43</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_ER1_PID43&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_ER1) Peripheral 43 SleepWalking Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00656">656</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="adc4b869dd2ff4e0747366b7ecd899030" name="adc4b869dd2ff4e0747366b7ecd899030"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc4b869dd2ff4e0747366b7ecd899030">&#9670;&#160;</a></span>PMC_SLPWK_ER1_PID44</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_ER1_PID44&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_ER1) Peripheral 44 SleepWalking Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00657">657</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a2c33d900df47863b45c96ff87f614336" name="a2c33d900df47863b45c96ff87f614336"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c33d900df47863b45c96ff87f614336">&#9670;&#160;</a></span>PMC_SLPWK_ER1_PID45</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_ER1_PID45&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_ER1) Peripheral 45 SleepWalking Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00658">658</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="ac90b10829936f98e7eef0f511ee31d56" name="ac90b10829936f98e7eef0f511ee31d56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac90b10829936f98e7eef0f511ee31d56">&#9670;&#160;</a></span>PMC_SLPWK_ER1_PID46</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_ER1_PID46&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_ER1) Peripheral 46 SleepWalking Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00659">659</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="aebf377e04fd5a6eefcd3099b18dd4e3c" name="aebf377e04fd5a6eefcd3099b18dd4e3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebf377e04fd5a6eefcd3099b18dd4e3c">&#9670;&#160;</a></span>PMC_SLPWK_ER1_PID47</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_ER1_PID47&#160;&#160;&#160;(0x1u &lt;&lt; 15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_ER1) Peripheral 47 SleepWalking Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00660">660</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="aedb7d4351ce7ffc23279859d4eabc460" name="aedb7d4351ce7ffc23279859d4eabc460"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aedb7d4351ce7ffc23279859d4eabc460">&#9670;&#160;</a></span>PMC_SLPWK_ER1_PID48</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_ER1_PID48&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_ER1) Peripheral 48 SleepWalking Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00661">661</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="afc6b3a3343b4d8f5d2bd89eecbde0200" name="afc6b3a3343b4d8f5d2bd89eecbde0200"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc6b3a3343b4d8f5d2bd89eecbde0200">&#9670;&#160;</a></span>PMC_SLPWK_ER1_PID49</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_ER1_PID49&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_ER1) Peripheral 49 SleepWalking Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00662">662</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a2204375d48ed2e8796182a8c5d7ea0b6" name="a2204375d48ed2e8796182a8c5d7ea0b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2204375d48ed2e8796182a8c5d7ea0b6">&#9670;&#160;</a></span>PMC_SLPWK_ER1_PID50</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_ER1_PID50&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_ER1) Peripheral 50 SleepWalking Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00663">663</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a7d4f43decce1ab022ad97379705cd05b" name="a7d4f43decce1ab022ad97379705cd05b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d4f43decce1ab022ad97379705cd05b">&#9670;&#160;</a></span>PMC_SLPWK_ER1_PID51</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_ER1_PID51&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_ER1) Peripheral 51 SleepWalking Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00664">664</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a86c00b4ba113acdbff47547443c88252" name="a86c00b4ba113acdbff47547443c88252"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86c00b4ba113acdbff47547443c88252">&#9670;&#160;</a></span>PMC_SLPWK_ER1_PID52</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_ER1_PID52&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_ER1) Peripheral 52 SleepWalking Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00665">665</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="af34707cc2f73df5e1a0d681c342273ef" name="af34707cc2f73df5e1a0d681c342273ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af34707cc2f73df5e1a0d681c342273ef">&#9670;&#160;</a></span>PMC_SLPWK_ER1_PID53</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_ER1_PID53&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_ER1) Peripheral 53 SleepWalking Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00666">666</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a9792ce89c425d8a5f48138e4c2d9207a" name="a9792ce89c425d8a5f48138e4c2d9207a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9792ce89c425d8a5f48138e4c2d9207a">&#9670;&#160;</a></span>PMC_SLPWK_ER1_PID56</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_ER1_PID56&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_ER1) Peripheral 56 SleepWalking Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00667">667</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="ab571b69744492177d28d2cd369fc9557" name="ab571b69744492177d28d2cd369fc9557"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab571b69744492177d28d2cd369fc9557">&#9670;&#160;</a></span>PMC_SLPWK_ER1_PID57</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_ER1_PID57&#160;&#160;&#160;(0x1u &lt;&lt; 25)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_ER1) Peripheral 57 SleepWalking Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00668">668</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a7fdf8770dbdad26596591bc1cee4dcbd" name="a7fdf8770dbdad26596591bc1cee4dcbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fdf8770dbdad26596591bc1cee4dcbd">&#9670;&#160;</a></span>PMC_SLPWK_ER1_PID58</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_ER1_PID58&#160;&#160;&#160;(0x1u &lt;&lt; 26)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_ER1) Peripheral 58 SleepWalking Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00669">669</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a1519c9318deeedd834662d5ad7374bf1" name="a1519c9318deeedd834662d5ad7374bf1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1519c9318deeedd834662d5ad7374bf1">&#9670;&#160;</a></span>PMC_SLPWK_ER1_PID59</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_ER1_PID59&#160;&#160;&#160;(0x1u &lt;&lt; 27)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_ER1) Peripheral 59 SleepWalking Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00670">670</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a780fe16c095a2bc0502c5a43bebea374" name="a780fe16c095a2bc0502c5a43bebea374"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a780fe16c095a2bc0502c5a43bebea374">&#9670;&#160;</a></span>PMC_SLPWK_ER1_PID60</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_ER1_PID60&#160;&#160;&#160;(0x1u &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_ER1) Peripheral 60 SleepWalking Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00671">671</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="af3e10aad30b975b83c02bc0a4fd41e6a" name="af3e10aad30b975b83c02bc0a4fd41e6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3e10aad30b975b83c02bc0a4fd41e6a">&#9670;&#160;</a></span>PMC_SLPWK_SR0_PID10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_SR0_PID10&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_SR0) Peripheral 10 SleepWalking Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00594">594</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="ab170fb2d87dc08f96dca72a28e08e1a4" name="ab170fb2d87dc08f96dca72a28e08e1a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab170fb2d87dc08f96dca72a28e08e1a4">&#9670;&#160;</a></span>PMC_SLPWK_SR0_PID11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_SR0_PID11&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_SR0) Peripheral 11 SleepWalking Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00595">595</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="addd10e42c31cca89bd6cc642c447abe7" name="addd10e42c31cca89bd6cc642c447abe7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#addd10e42c31cca89bd6cc642c447abe7">&#9670;&#160;</a></span>PMC_SLPWK_SR0_PID12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_SR0_PID12&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_SR0) Peripheral 12 SleepWalking Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00596">596</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="ae06b8e2c022086f2155f5c1a2365222c" name="ae06b8e2c022086f2155f5c1a2365222c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae06b8e2c022086f2155f5c1a2365222c">&#9670;&#160;</a></span>PMC_SLPWK_SR0_PID13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_SR0_PID13&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_SR0) Peripheral 13 SleepWalking Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00597">597</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a033d34c607752681043496b7b127bcaf" name="a033d34c607752681043496b7b127bcaf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a033d34c607752681043496b7b127bcaf">&#9670;&#160;</a></span>PMC_SLPWK_SR0_PID14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_SR0_PID14&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_SR0) Peripheral 14 SleepWalking Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00598">598</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a262e0e49fe37b5254beb847151d1b185" name="a262e0e49fe37b5254beb847151d1b185"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a262e0e49fe37b5254beb847151d1b185">&#9670;&#160;</a></span>PMC_SLPWK_SR0_PID15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_SR0_PID15&#160;&#160;&#160;(0x1u &lt;&lt; 15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_SR0) Peripheral 15 SleepWalking Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00599">599</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a6e2e58201b8aef990492bed2a1bdc1db" name="a6e2e58201b8aef990492bed2a1bdc1db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e2e58201b8aef990492bed2a1bdc1db">&#9670;&#160;</a></span>PMC_SLPWK_SR0_PID16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_SR0_PID16&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_SR0) Peripheral 16 SleepWalking Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00600">600</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a2662e927c76b108955331e8e4c4b896b" name="a2662e927c76b108955331e8e4c4b896b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2662e927c76b108955331e8e4c4b896b">&#9670;&#160;</a></span>PMC_SLPWK_SR0_PID17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_SR0_PID17&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_SR0) Peripheral 17 SleepWalking Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00601">601</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a013a82b5c2815f2e52d14b6f6dc2b666" name="a013a82b5c2815f2e52d14b6f6dc2b666"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a013a82b5c2815f2e52d14b6f6dc2b666">&#9670;&#160;</a></span>PMC_SLPWK_SR0_PID18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_SR0_PID18&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_SR0) Peripheral 18 SleepWalking Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00602">602</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a9fcc0ae06dfed9fc15d2e33f7e4ca0da" name="a9fcc0ae06dfed9fc15d2e33f7e4ca0da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9fcc0ae06dfed9fc15d2e33f7e4ca0da">&#9670;&#160;</a></span>PMC_SLPWK_SR0_PID19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_SR0_PID19&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_SR0) Peripheral 19 SleepWalking Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00603">603</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="af4e8c136943976671775a545e578f501" name="af4e8c136943976671775a545e578f501"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4e8c136943976671775a545e578f501">&#9670;&#160;</a></span>PMC_SLPWK_SR0_PID20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_SR0_PID20&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_SR0) Peripheral 20 SleepWalking Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00604">604</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a4c4c2814c433de0b3ae83e8cd1aa08c6" name="a4c4c2814c433de0b3ae83e8cd1aa08c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c4c2814c433de0b3ae83e8cd1aa08c6">&#9670;&#160;</a></span>PMC_SLPWK_SR0_PID21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_SR0_PID21&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_SR0) Peripheral 21 SleepWalking Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00605">605</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="aa5f77da184e5175a64fd9dd93e0adc7b" name="aa5f77da184e5175a64fd9dd93e0adc7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5f77da184e5175a64fd9dd93e0adc7b">&#9670;&#160;</a></span>PMC_SLPWK_SR0_PID22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_SR0_PID22&#160;&#160;&#160;(0x1u &lt;&lt; 22)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_SR0) Peripheral 22 SleepWalking Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00606">606</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a81ac1e46ee8c5b920e9b400ef630c459" name="a81ac1e46ee8c5b920e9b400ef630c459"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81ac1e46ee8c5b920e9b400ef630c459">&#9670;&#160;</a></span>PMC_SLPWK_SR0_PID23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_SR0_PID23&#160;&#160;&#160;(0x1u &lt;&lt; 23)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_SR0) Peripheral 23 SleepWalking Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00607">607</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a9489805fde5c17ca52b5cecbe55b2b8b" name="a9489805fde5c17ca52b5cecbe55b2b8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9489805fde5c17ca52b5cecbe55b2b8b">&#9670;&#160;</a></span>PMC_SLPWK_SR0_PID24</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_SR0_PID24&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_SR0) Peripheral 24 SleepWalking Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00608">608</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a7e24a1f1f3d0136da4d8c6b22c6e3383" name="a7e24a1f1f3d0136da4d8c6b22c6e3383"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e24a1f1f3d0136da4d8c6b22c6e3383">&#9670;&#160;</a></span>PMC_SLPWK_SR0_PID25</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_SR0_PID25&#160;&#160;&#160;(0x1u &lt;&lt; 25)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_SR0) Peripheral 25 SleepWalking Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00609">609</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a7a175554db3d8af248c9e9b39b12d96b" name="a7a175554db3d8af248c9e9b39b12d96b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a175554db3d8af248c9e9b39b12d96b">&#9670;&#160;</a></span>PMC_SLPWK_SR0_PID26</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_SR0_PID26&#160;&#160;&#160;(0x1u &lt;&lt; 26)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_SR0) Peripheral 26 SleepWalking Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00610">610</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a9f64b43b4a4f49e0a4a4f4f4d6fa86ee" name="a9f64b43b4a4f49e0a4a4f4f4d6fa86ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f64b43b4a4f49e0a4a4f4f4d6fa86ee">&#9670;&#160;</a></span>PMC_SLPWK_SR0_PID27</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_SR0_PID27&#160;&#160;&#160;(0x1u &lt;&lt; 27)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_SR0) Peripheral 27 SleepWalking Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00611">611</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="abb7e4cf074b6b79a47eba08e04da2f93" name="abb7e4cf074b6b79a47eba08e04da2f93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb7e4cf074b6b79a47eba08e04da2f93">&#9670;&#160;</a></span>PMC_SLPWK_SR0_PID28</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_SR0_PID28&#160;&#160;&#160;(0x1u &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_SR0) Peripheral 28 SleepWalking Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00612">612</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="aea8bbba6d0cd1f54272855707b096612" name="aea8bbba6d0cd1f54272855707b096612"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea8bbba6d0cd1f54272855707b096612">&#9670;&#160;</a></span>PMC_SLPWK_SR0_PID29</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_SR0_PID29&#160;&#160;&#160;(0x1u &lt;&lt; 29)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_SR0) Peripheral 29 SleepWalking Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00613">613</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="ad3ecd712cd531f248678bee23b6ad70b" name="ad3ecd712cd531f248678bee23b6ad70b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3ecd712cd531f248678bee23b6ad70b">&#9670;&#160;</a></span>PMC_SLPWK_SR0_PID30</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_SR0_PID30&#160;&#160;&#160;(0x1u &lt;&lt; 30)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_SR0) Peripheral 30 SleepWalking Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00614">614</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a9dbdd9d1aa5bd57d07732811bfac0a76" name="a9dbdd9d1aa5bd57d07732811bfac0a76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9dbdd9d1aa5bd57d07732811bfac0a76">&#9670;&#160;</a></span>PMC_SLPWK_SR0_PID31</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_SR0_PID31&#160;&#160;&#160;(0x1u &lt;&lt; 31)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_SR0) Peripheral 31 SleepWalking Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00615">615</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a6771914b09a260b40845efd5c09dc42b" name="a6771914b09a260b40845efd5c09dc42b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6771914b09a260b40845efd5c09dc42b">&#9670;&#160;</a></span>PMC_SLPWK_SR0_PID7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_SR0_PID7&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_SR0) Peripheral 7 SleepWalking Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00591">591</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="af31c268accd1f5da86d29d6f74809f38" name="af31c268accd1f5da86d29d6f74809f38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af31c268accd1f5da86d29d6f74809f38">&#9670;&#160;</a></span>PMC_SLPWK_SR0_PID8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_SR0_PID8&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_SR0) Peripheral 8 SleepWalking Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00592">592</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a39fb1a078476fd3389bf9b7b05295ba9" name="a39fb1a078476fd3389bf9b7b05295ba9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39fb1a078476fd3389bf9b7b05295ba9">&#9670;&#160;</a></span>PMC_SLPWK_SR0_PID9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_SR0_PID9&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_SR0) Peripheral 9 SleepWalking Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00593">593</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="ab35f2fed32d7a36856ec50b1670b43ed" name="ab35f2fed32d7a36856ec50b1670b43ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab35f2fed32d7a36856ec50b1670b43ed">&#9670;&#160;</a></span>PMC_SLPWK_SR1_PID32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_SR1_PID32&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_SR1) Peripheral 32 SleepWalking Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00699">699</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="ae1c7dcd09385fe4ef73d1b7b043672ca" name="ae1c7dcd09385fe4ef73d1b7b043672ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1c7dcd09385fe4ef73d1b7b043672ca">&#9670;&#160;</a></span>PMC_SLPWK_SR1_PID33</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_SR1_PID33&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_SR1) Peripheral 33 SleepWalking Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00700">700</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a8822fe4c11dc208c63594d9b5c6613df" name="a8822fe4c11dc208c63594d9b5c6613df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8822fe4c11dc208c63594d9b5c6613df">&#9670;&#160;</a></span>PMC_SLPWK_SR1_PID34</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_SR1_PID34&#160;&#160;&#160;(0x1u &lt;&lt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_SR1) Peripheral 34 SleepWalking Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00701">701</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a7f6b767906dbe36607ff26bf0b021b3a" name="a7f6b767906dbe36607ff26bf0b021b3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f6b767906dbe36607ff26bf0b021b3a">&#9670;&#160;</a></span>PMC_SLPWK_SR1_PID35</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_SR1_PID35&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_SR1) Peripheral 35 SleepWalking Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00702">702</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="ac4237fa239f3feb2e392c03e6dc5ee25" name="ac4237fa239f3feb2e392c03e6dc5ee25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4237fa239f3feb2e392c03e6dc5ee25">&#9670;&#160;</a></span>PMC_SLPWK_SR1_PID37</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_SR1_PID37&#160;&#160;&#160;(0x1u &lt;&lt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_SR1) Peripheral 37 SleepWalking Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00703">703</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a21c2dae73b4a4c28ecf39daa50391f67" name="a21c2dae73b4a4c28ecf39daa50391f67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21c2dae73b4a4c28ecf39daa50391f67">&#9670;&#160;</a></span>PMC_SLPWK_SR1_PID39</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_SR1_PID39&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_SR1) Peripheral 39 SleepWalking Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00704">704</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="af6c8dbbddcffcae7dc4dfe25953829d3" name="af6c8dbbddcffcae7dc4dfe25953829d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6c8dbbddcffcae7dc4dfe25953829d3">&#9670;&#160;</a></span>PMC_SLPWK_SR1_PID40</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_SR1_PID40&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_SR1) Peripheral 40 SleepWalking Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00705">705</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a70b657db5cb6144083d30b99c43de6ee" name="a70b657db5cb6144083d30b99c43de6ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70b657db5cb6144083d30b99c43de6ee">&#9670;&#160;</a></span>PMC_SLPWK_SR1_PID41</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_SR1_PID41&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_SR1) Peripheral 41 SleepWalking Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00706">706</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a6d4a43241f683a33688eff8f4879729d" name="a6d4a43241f683a33688eff8f4879729d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d4a43241f683a33688eff8f4879729d">&#9670;&#160;</a></span>PMC_SLPWK_SR1_PID42</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_SR1_PID42&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_SR1) Peripheral 42 SleepWalking Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00707">707</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="ad720766db8b402dbf29662afb9f13a75" name="ad720766db8b402dbf29662afb9f13a75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad720766db8b402dbf29662afb9f13a75">&#9670;&#160;</a></span>PMC_SLPWK_SR1_PID43</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_SR1_PID43&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_SR1) Peripheral 43 SleepWalking Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00708">708</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="ad69d384d0755e302da023e0af787c654" name="ad69d384d0755e302da023e0af787c654"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad69d384d0755e302da023e0af787c654">&#9670;&#160;</a></span>PMC_SLPWK_SR1_PID44</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_SR1_PID44&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_SR1) Peripheral 44 SleepWalking Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00709">709</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a666904d2a504e68517ea35babee3e10f" name="a666904d2a504e68517ea35babee3e10f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a666904d2a504e68517ea35babee3e10f">&#9670;&#160;</a></span>PMC_SLPWK_SR1_PID45</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_SR1_PID45&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_SR1) Peripheral 45 SleepWalking Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00710">710</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a29aaa8fd35ed53437f572636b1a252db" name="a29aaa8fd35ed53437f572636b1a252db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29aaa8fd35ed53437f572636b1a252db">&#9670;&#160;</a></span>PMC_SLPWK_SR1_PID46</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_SR1_PID46&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_SR1) Peripheral 46 SleepWalking Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00711">711</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a43b60427ff7b970a4f0f9ae6e0fdc6f5" name="a43b60427ff7b970a4f0f9ae6e0fdc6f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43b60427ff7b970a4f0f9ae6e0fdc6f5">&#9670;&#160;</a></span>PMC_SLPWK_SR1_PID47</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_SR1_PID47&#160;&#160;&#160;(0x1u &lt;&lt; 15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_SR1) Peripheral 47 SleepWalking Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00712">712</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a47fb4f294882413720eda1a7d8132ce4" name="a47fb4f294882413720eda1a7d8132ce4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47fb4f294882413720eda1a7d8132ce4">&#9670;&#160;</a></span>PMC_SLPWK_SR1_PID48</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_SR1_PID48&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_SR1) Peripheral 48 SleepWalking Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00713">713</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="af6cdcc6c7d609f1397e11b3f298353f8" name="af6cdcc6c7d609f1397e11b3f298353f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6cdcc6c7d609f1397e11b3f298353f8">&#9670;&#160;</a></span>PMC_SLPWK_SR1_PID49</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_SR1_PID49&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_SR1) Peripheral 49 SleepWalking Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00714">714</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="accab4d438abeeff2b50a23175777b540" name="accab4d438abeeff2b50a23175777b540"></a>
<h2 class="memtitle"><span class="permalink"><a href="#accab4d438abeeff2b50a23175777b540">&#9670;&#160;</a></span>PMC_SLPWK_SR1_PID50</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_SR1_PID50&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_SR1) Peripheral 50 SleepWalking Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00715">715</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a458110316103fc91fe6403e77597d6d1" name="a458110316103fc91fe6403e77597d6d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a458110316103fc91fe6403e77597d6d1">&#9670;&#160;</a></span>PMC_SLPWK_SR1_PID51</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_SR1_PID51&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_SR1) Peripheral 51 SleepWalking Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00716">716</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a7c2521b9c9aa2c147ef0bfad83db4eec" name="a7c2521b9c9aa2c147ef0bfad83db4eec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c2521b9c9aa2c147ef0bfad83db4eec">&#9670;&#160;</a></span>PMC_SLPWK_SR1_PID52</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_SR1_PID52&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_SR1) Peripheral 52 SleepWalking Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00717">717</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a679e38c2428b7163671f3b22eea0fe17" name="a679e38c2428b7163671f3b22eea0fe17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a679e38c2428b7163671f3b22eea0fe17">&#9670;&#160;</a></span>PMC_SLPWK_SR1_PID53</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_SR1_PID53&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_SR1) Peripheral 53 SleepWalking Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00718">718</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a7b61d0e37abe1df3f48d029ce16a91a5" name="a7b61d0e37abe1df3f48d029ce16a91a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b61d0e37abe1df3f48d029ce16a91a5">&#9670;&#160;</a></span>PMC_SLPWK_SR1_PID56</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_SR1_PID56&#160;&#160;&#160;(0x1u &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_SR1) Peripheral 56 SleepWalking Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00719">719</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="ab0cfc6c8f2bfb153f07f78341efa69a0" name="ab0cfc6c8f2bfb153f07f78341efa69a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0cfc6c8f2bfb153f07f78341efa69a0">&#9670;&#160;</a></span>PMC_SLPWK_SR1_PID57</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_SR1_PID57&#160;&#160;&#160;(0x1u &lt;&lt; 25)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_SR1) Peripheral 57 SleepWalking Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00720">720</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="aa52b4dbc91552c8cd37ef2797917e933" name="aa52b4dbc91552c8cd37ef2797917e933"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa52b4dbc91552c8cd37ef2797917e933">&#9670;&#160;</a></span>PMC_SLPWK_SR1_PID58</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_SR1_PID58&#160;&#160;&#160;(0x1u &lt;&lt; 26)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_SR1) Peripheral 58 SleepWalking Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00721">721</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a37ee13ef18e767c49075089e51f626f9" name="a37ee13ef18e767c49075089e51f626f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37ee13ef18e767c49075089e51f626f9">&#9670;&#160;</a></span>PMC_SLPWK_SR1_PID59</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_SR1_PID59&#160;&#160;&#160;(0x1u &lt;&lt; 27)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_SR1) Peripheral 59 SleepWalking Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00722">722</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a0fba1f8f21ab792628bcfbadf8414caf" name="a0fba1f8f21ab792628bcfbadf8414caf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0fba1f8f21ab792628bcfbadf8414caf">&#9670;&#160;</a></span>PMC_SLPWK_SR1_PID60</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SLPWK_SR1_PID60&#160;&#160;&#160;(0x1u &lt;&lt; 28)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SLPWK_SR1) Peripheral 60 SleepWalking Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00723">723</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a3adcbc5d4ac14b059a8fa1bdc190b0b0" name="a3adcbc5d4ac14b059a8fa1bdc190b0b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3adcbc5d4ac14b059a8fa1bdc190b0b0">&#9670;&#160;</a></span>PMC_SR_CFDEV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SR_CFDEV&#160;&#160;&#160;(0x1u &lt;&lt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SR) Clock Failure Detector Event </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00340">340</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a76baf0ac10e0387d96168f44b4580dff" name="a76baf0ac10e0387d96168f44b4580dff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76baf0ac10e0387d96168f44b4580dff">&#9670;&#160;</a></span>PMC_SR_CFDS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SR_CFDS&#160;&#160;&#160;(0x1u &lt;&lt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SR) Clock Failure Detector Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00341">341</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a643598dc51cd165a73738e4de195df0e" name="a643598dc51cd165a73738e4de195df0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a643598dc51cd165a73738e4de195df0e">&#9670;&#160;</a></span>PMC_SR_FOS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SR_FOS&#160;&#160;&#160;(0x1u &lt;&lt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SR) Clock Failure Detector Fault Output Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00342">342</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a67cebbfa3dfaf290083553d717b48101" name="a67cebbfa3dfaf290083553d717b48101"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67cebbfa3dfaf290083553d717b48101">&#9670;&#160;</a></span>PMC_SR_LOCKA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SR_LOCKA&#160;&#160;&#160;(0x1u &lt;&lt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SR) PLLA Lock Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00327">327</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="ad6d4d9511d87b4e9375d3773c2bf6715" name="ad6d4d9511d87b4e9375d3773c2bf6715"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6d4d9511d87b4e9375d3773c2bf6715">&#9670;&#160;</a></span>PMC_SR_LOCKU</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SR_LOCKU&#160;&#160;&#160;(0x1u &lt;&lt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SR) UTMI PLL Lock Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00329">329</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="ae742c07d37e3011571a705ca768a5fee" name="ae742c07d37e3011571a705ca768a5fee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae742c07d37e3011571a705ca768a5fee">&#9670;&#160;</a></span>PMC_SR_MCKRDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SR_MCKRDY&#160;&#160;&#160;(0x1u &lt;&lt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SR) Master Clock Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00328">328</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="ae3934311ed8c252aa3a4e4efe277988a" name="ae3934311ed8c252aa3a4e4efe277988a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3934311ed8c252aa3a4e4efe277988a">&#9670;&#160;</a></span>PMC_SR_MOSCRCS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SR_MOSCRCS&#160;&#160;&#160;(0x1u &lt;&lt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SR) Main On-Chip RC Oscillator Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00339">339</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="ac975de9eb7b93e8ad0b11e7cd6241c4e" name="ac975de9eb7b93e8ad0b11e7cd6241c4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac975de9eb7b93e8ad0b11e7cd6241c4e">&#9670;&#160;</a></span>PMC_SR_MOSCSELS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SR_MOSCSELS&#160;&#160;&#160;(0x1u &lt;&lt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SR) Main Oscillator Selection Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00338">338</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a8fc9ea4663e676dba2f1ce4025589743" name="a8fc9ea4663e676dba2f1ce4025589743"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8fc9ea4663e676dba2f1ce4025589743">&#9670;&#160;</a></span>PMC_SR_MOSCXTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SR_MOSCXTS&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SR) Main Crystal Oscillator Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00326">326</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a3457d80fc8da68f5e954ab338f49fa22" name="a3457d80fc8da68f5e954ab338f49fa22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3457d80fc8da68f5e954ab338f49fa22">&#9670;&#160;</a></span>PMC_SR_OSCSELS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SR_OSCSELS&#160;&#160;&#160;(0x1u &lt;&lt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SR) Slow Clock Oscillator Selection </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00330">330</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a93e796516593a50d41d0aed02d2f0a27" name="a93e796516593a50d41d0aed02d2f0a27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93e796516593a50d41d0aed02d2f0a27">&#9670;&#160;</a></span>PMC_SR_PCKRDY0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SR_PCKRDY0&#160;&#160;&#160;(0x1u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SR) Programmable Clock Ready Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00331">331</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a02a40065bfafdb6c76cb8618e00091c1" name="a02a40065bfafdb6c76cb8618e00091c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02a40065bfafdb6c76cb8618e00091c1">&#9670;&#160;</a></span>PMC_SR_PCKRDY1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SR_PCKRDY1&#160;&#160;&#160;(0x1u &lt;&lt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SR) Programmable Clock Ready Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00332">332</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a838da836c3f0f5774e9ecae5138efe5c" name="a838da836c3f0f5774e9ecae5138efe5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a838da836c3f0f5774e9ecae5138efe5c">&#9670;&#160;</a></span>PMC_SR_PCKRDY2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SR_PCKRDY2&#160;&#160;&#160;(0x1u &lt;&lt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SR) Programmable Clock Ready Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00333">333</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a7d8e14b8ea36ca7d98d9fd0ff18a6c83" name="a7d8e14b8ea36ca7d98d9fd0ff18a6c83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d8e14b8ea36ca7d98d9fd0ff18a6c83">&#9670;&#160;</a></span>PMC_SR_PCKRDY3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SR_PCKRDY3&#160;&#160;&#160;(0x1u &lt;&lt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SR) Programmable Clock Ready Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00334">334</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a54086c63b4e84de54118e37c10e7aba6" name="a54086c63b4e84de54118e37c10e7aba6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54086c63b4e84de54118e37c10e7aba6">&#9670;&#160;</a></span>PMC_SR_PCKRDY4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SR_PCKRDY4&#160;&#160;&#160;(0x1u &lt;&lt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SR) Programmable Clock Ready Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00335">335</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="ab47739b3be3d3ba28e0cbf94f2021210" name="ab47739b3be3d3ba28e0cbf94f2021210"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab47739b3be3d3ba28e0cbf94f2021210">&#9670;&#160;</a></span>PMC_SR_PCKRDY5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SR_PCKRDY5&#160;&#160;&#160;(0x1u &lt;&lt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SR) Programmable Clock Ready Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00336">336</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a6511c53db107f1553ce903d6c386398a" name="a6511c53db107f1553ce903d6c386398a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6511c53db107f1553ce903d6c386398a">&#9670;&#160;</a></span>PMC_SR_PCKRDY6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SR_PCKRDY6&#160;&#160;&#160;(0x1u &lt;&lt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SR) Programmable Clock Ready Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00337">337</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a160b82a2230bb8ae6b2a9c821d7f0234" name="a160b82a2230bb8ae6b2a9c821d7f0234"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a160b82a2230bb8ae6b2a9c821d7f0234">&#9670;&#160;</a></span>PMC_SR_XT32KERR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_SR_XT32KERR&#160;&#160;&#160;(0x1u &lt;&lt; 21)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_SR) Slow Crystal Oscillator Error </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00343">343</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a3cfa88f5a6b2b7603b3edf9672e5a7f3" name="a3cfa88f5a6b2b7603b3edf9672e5a7f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3cfa88f5a6b2b7603b3edf9672e5a7f3">&#9670;&#160;</a></span>PMC_USB_USBDIV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_USB_USBDIV</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#abb062c3f15ab096e8ea86a30d4ba7293">PMC_USB_USBDIV_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#aa1bfcde618f6dc70280dfadd16dd7254">PMC_USB_USBDIV_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00280">280</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="abb062c3f15ab096e8ea86a30d4ba7293" name="abb062c3f15ab096e8ea86a30d4ba7293"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb062c3f15ab096e8ea86a30d4ba7293">&#9670;&#160;</a></span>PMC_USB_USBDIV_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_USB_USBDIV_Msk&#160;&#160;&#160;(0xfu &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#aa1bfcde618f6dc70280dfadd16dd7254">PMC_USB_USBDIV_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_USB) Divider for USB Clock </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00279">279</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="aa1bfcde618f6dc70280dfadd16dd7254" name="aa1bfcde618f6dc70280dfadd16dd7254"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1bfcde618f6dc70280dfadd16dd7254">&#9670;&#160;</a></span>PMC_USB_USBDIV_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_USB_USBDIV_Pos&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00278">278</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a0c8663e766b5d400fbd2e36964217aba" name="a0c8663e766b5d400fbd2e36964217aba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c8663e766b5d400fbd2e36964217aba">&#9670;&#160;</a></span>PMC_USB_USBS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_USB_USBS&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_USB) USB Input Clock Selection </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00277">277</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="aab12a8856d1564b8b580dc81df4efa5e" name="aab12a8856d1564b8b580dc81df4efa5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab12a8856d1564b8b580dc81df4efa5e">&#9670;&#160;</a></span>PMC_VERSION_MFN_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_VERSION_MFN_Msk&#160;&#160;&#160;(0x7u &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#af7c34fb0341f9e2f219e28f767615a41">PMC_VERSION_MFN_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_VERSION) Metal Fix Number </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00421">421</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="af7c34fb0341f9e2f219e28f767615a41" name="af7c34fb0341f9e2f219e28f767615a41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7c34fb0341f9e2f219e28f767615a41">&#9670;&#160;</a></span>PMC_VERSION_MFN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_VERSION_MFN_Pos&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00420">420</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a04907d8471c15fa19f3f790eb13fbc28" name="a04907d8471c15fa19f3f790eb13fbc28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04907d8471c15fa19f3f790eb13fbc28">&#9670;&#160;</a></span>PMC_VERSION_VERSION_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_VERSION_VERSION_Msk&#160;&#160;&#160;(0xfffu &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a45cb7bbd485830b70cf5b4fd58d85e1b">PMC_VERSION_VERSION_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_VERSION) Version of the Hardware Module </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00419">419</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a45cb7bbd485830b70cf5b4fd58d85e1b" name="a45cb7bbd485830b70cf5b4fd58d85e1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45cb7bbd485830b70cf5b4fd58d85e1b">&#9670;&#160;</a></span>PMC_VERSION_VERSION_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_VERSION_VERSION_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00418">418</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a09782f18c0e8ea3d76411daa4fb5eaa5" name="a09782f18c0e8ea3d76411daa4fb5eaa5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09782f18c0e8ea3d76411daa4fb5eaa5">&#9670;&#160;</a></span>PMC_WMST_KEY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_WMST_KEY</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#aa334fd564ee664d90e31a06883c55cbd">PMC_WMST_KEY_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a84fd0b7a4a1a0a939ab4946f52c67906">PMC_WMST_KEY_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00768">768</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="aa334fd564ee664d90e31a06883c55cbd" name="aa334fd564ee664d90e31a06883c55cbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa334fd564ee664d90e31a06883c55cbd">&#9670;&#160;</a></span>PMC_WMST_KEY_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_WMST_KEY_Msk&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a84fd0b7a4a1a0a939ab4946f52c67906">PMC_WMST_KEY_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_WMST) Write Access Password </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00767">767</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="ae3ac3e4c58a6c5c52626e37a322deadf" name="ae3ac3e4c58a6c5c52626e37a322deadf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3ac3e4c58a6c5c52626e37a322deadf">&#9670;&#160;</a></span>PMC_WMST_KEY_PASSWD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_WMST_KEY_PASSWD&#160;&#160;&#160;(0x5Au &lt;&lt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_WMST) Writing any other value in this field aborts the write operation.Always reads as 0. </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00769">769</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a84fd0b7a4a1a0a939ab4946f52c67906" name="a84fd0b7a4a1a0a939ab4946f52c67906"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84fd0b7a4a1a0a939ab4946f52c67906">&#9670;&#160;</a></span>PMC_WMST_KEY_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_WMST_KEY_Pos&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00766">766</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a3867cdbd40e54c233e2d48b9a571d6cd" name="a3867cdbd40e54c233e2d48b9a571d6cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3867cdbd40e54c233e2d48b9a571d6cd">&#9670;&#160;</a></span>PMC_WMST_WMST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_WMST_WMST</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#afee5acb888721e1352bb5e70b082bb0d">PMC_WMST_WMST_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a723258a761ae5b3ba201782cc399a80e">PMC_WMST_WMST_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00765">765</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="afee5acb888721e1352bb5e70b082bb0d" name="afee5acb888721e1352bb5e70b082bb0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afee5acb888721e1352bb5e70b082bb0d">&#9670;&#160;</a></span>PMC_WMST_WMST_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_WMST_WMST_Msk&#160;&#160;&#160;(0xffu &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a723258a761ae5b3ba201782cc399a80e">PMC_WMST_WMST_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_WMST) Wait Mode Startup Time </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00764">764</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a723258a761ae5b3ba201782cc399a80e" name="a723258a761ae5b3ba201782cc399a80e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a723258a761ae5b3ba201782cc399a80e">&#9670;&#160;</a></span>PMC_WMST_WMST_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_WMST_WMST_Pos&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00763">763</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a48aab300f7348660f60362ea150d8785" name="a48aab300f7348660f60362ea150d8785"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48aab300f7348660f60362ea150d8785">&#9670;&#160;</a></span>PMC_WPMR_WPEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_WPMR_WPEN&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_WPMR) Write Protection Enable </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00408">408</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="aff36f7adbf79a28e57035aa693eee538" name="aff36f7adbf79a28e57035aa693eee538"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff36f7adbf79a28e57035aa693eee538">&#9670;&#160;</a></span>PMC_WPMR_WPKEY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_WPMR_WPKEY</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a7993dd58082347fe479bc9f11305dd0d">PMC_WPMR_WPKEY_Msk</a> &amp; ((value) &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a38712ee521ca33d2e4d647f0d2dee5a6">PMC_WPMR_WPKEY_Pos</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00411">411</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a7993dd58082347fe479bc9f11305dd0d" name="a7993dd58082347fe479bc9f11305dd0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7993dd58082347fe479bc9f11305dd0d">&#9670;&#160;</a></span>PMC_WPMR_WPKEY_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_WPMR_WPKEY_Msk&#160;&#160;&#160;(0xffffffu &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#a38712ee521ca33d2e4d647f0d2dee5a6">PMC_WPMR_WPKEY_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_WPMR) Write Protection Key </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00410">410</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="aa24710a462c985473ea03186d664db06" name="aa24710a462c985473ea03186d664db06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa24710a462c985473ea03186d664db06">&#9670;&#160;</a></span>PMC_WPMR_WPKEY_PASSWD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_WPMR_WPKEY_PASSWD&#160;&#160;&#160;(0x504D43u &lt;&lt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_WPMR) Writing any other value in this field aborts the write operation of the WPEN bit. </p>
<p>Always reads as 0. </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00412">412</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a38712ee521ca33d2e4d647f0d2dee5a6" name="a38712ee521ca33d2e4d647f0d2dee5a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38712ee521ca33d2e4d647f0d2dee5a6">&#9670;&#160;</a></span>PMC_WPMR_WPKEY_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_WPMR_WPKEY_Pos&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00409">409</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="a4eb4746cafdee36e702df0223bb3c640" name="a4eb4746cafdee36e702df0223bb3c640"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4eb4746cafdee36e702df0223bb3c640">&#9670;&#160;</a></span>PMC_WPSR_WPVS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_WPSR_WPVS&#160;&#160;&#160;(0x1u &lt;&lt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_WPSR) Write Protection Violation Status </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00414">414</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="aa6e7c3d8111b1ec2f9a121a57567cb3d" name="aa6e7c3d8111b1ec2f9a121a57567cb3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6e7c3d8111b1ec2f9a121a57567cb3d">&#9670;&#160;</a></span>PMC_WPSR_WPVSRC_Msk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_WPSR_WPVSRC_Msk&#160;&#160;&#160;(0xffffu &lt;&lt; <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h.html#ab50493400c3fe8a610a347d121608173">PMC_WPSR_WPVSRC_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PMC_WPSR) Write Protection Violation Source </p>

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00416">416</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
<a id="ab50493400c3fe8a610a347d121608173" name="ab50493400c3fe8a610a347d121608173"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab50493400c3fe8a610a347d121608173">&#9670;&#160;</a></span>PMC_WPSR_WPVSRC_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PMC_WPSR_WPVSRC_Pos&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html#l00415">415</a> of file <a class="el" href="utils_2cmsis_2same70_2include_2component_2pmc_8h_source.html">utils/cmsis/same70/include/component/pmc.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Mar 11 2023 23:19:37 for WINC1500 Weather Client Demo for SAME70 Xplained by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6
</small></address>
</body>
</html>
