{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1632033172386 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1632033172394 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 19 12:02:52 2021 " "Processing started: Sun Sep 19 12:02:52 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1632033172394 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632033172394 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ATM -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off ATM -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632033172394 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1632033173020 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1632033173020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.vhd 21 10 " "Found 21 design units, including 10 entities, in source file gates.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gates " "Found design unit 1: Gates" {  } { { "Gates.vhd" "" { Text "D:/Study_Materials/SEM3/EE214/Midsem/ATM/Gates.vhd" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632033182064 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 INVERTER-Equations " "Found design unit 2: INVERTER-Equations" {  } { { "Gates.vhd" "" { Text "D:/Study_Materials/SEM3/EE214/Midsem/ATM/Gates.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632033182064 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 AND_2-Equations " "Found design unit 3: AND_2-Equations" {  } { { "Gates.vhd" "" { Text "D:/Study_Materials/SEM3/EE214/Midsem/ATM/Gates.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632033182064 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 NAND_2-Equations " "Found design unit 4: NAND_2-Equations" {  } { { "Gates.vhd" "" { Text "D:/Study_Materials/SEM3/EE214/Midsem/ATM/Gates.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632033182064 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 OR_2-Equations " "Found design unit 5: OR_2-Equations" {  } { { "Gates.vhd" "" { Text "D:/Study_Materials/SEM3/EE214/Midsem/ATM/Gates.vhd" 87 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632033182064 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 OR_3-Equations " "Found design unit 6: OR_3-Equations" {  } { { "Gates.vhd" "" { Text "D:/Study_Materials/SEM3/EE214/Midsem/ATM/Gates.vhd" 98 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632033182064 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 OR_8-Equations " "Found design unit 7: OR_8-Equations" {  } { { "Gates.vhd" "" { Text "D:/Study_Materials/SEM3/EE214/Midsem/ATM/Gates.vhd" 109 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632033182064 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 NOR_2-Equations " "Found design unit 8: NOR_2-Equations" {  } { { "Gates.vhd" "" { Text "D:/Study_Materials/SEM3/EE214/Midsem/ATM/Gates.vhd" 120 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632033182064 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 XOR_2-Equations " "Found design unit 9: XOR_2-Equations" {  } { { "Gates.vhd" "" { Text "D:/Study_Materials/SEM3/EE214/Midsem/ATM/Gates.vhd" 132 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632033182064 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 XNOR_2-Equations " "Found design unit 10: XNOR_2-Equations" {  } { { "Gates.vhd" "" { Text "D:/Study_Materials/SEM3/EE214/Midsem/ATM/Gates.vhd" 143 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632033182064 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 HALF_ADDER-Equations " "Found design unit 11: HALF_ADDER-Equations" {  } { { "Gates.vhd" "" { Text "D:/Study_Materials/SEM3/EE214/Midsem/ATM/Gates.vhd" 154 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632033182064 ""} { "Info" "ISGN_ENTITY_NAME" "1 INVERTER " "Found entity 1: INVERTER" {  } { { "Gates.vhd" "" { Text "D:/Study_Materials/SEM3/EE214/Midsem/ATM/Gates.vhd" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632033182064 ""} { "Info" "ISGN_ENTITY_NAME" "2 AND_2 " "Found entity 2: AND_2" {  } { { "Gates.vhd" "" { Text "D:/Study_Materials/SEM3/EE214/Midsem/ATM/Gates.vhd" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632033182064 ""} { "Info" "ISGN_ENTITY_NAME" "3 NAND_2 " "Found entity 3: NAND_2" {  } { { "Gates.vhd" "" { Text "D:/Study_Materials/SEM3/EE214/Midsem/ATM/Gates.vhd" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632033182064 ""} { "Info" "ISGN_ENTITY_NAME" "4 OR_2 " "Found entity 4: OR_2" {  } { { "Gates.vhd" "" { Text "D:/Study_Materials/SEM3/EE214/Midsem/ATM/Gates.vhd" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632033182064 ""} { "Info" "ISGN_ENTITY_NAME" "5 OR_3 " "Found entity 5: OR_3" {  } { { "Gates.vhd" "" { Text "D:/Study_Materials/SEM3/EE214/Midsem/ATM/Gates.vhd" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632033182064 ""} { "Info" "ISGN_ENTITY_NAME" "6 OR_8 " "Found entity 6: OR_8" {  } { { "Gates.vhd" "" { Text "D:/Study_Materials/SEM3/EE214/Midsem/ATM/Gates.vhd" 105 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632033182064 ""} { "Info" "ISGN_ENTITY_NAME" "7 NOR_2 " "Found entity 7: NOR_2" {  } { { "Gates.vhd" "" { Text "D:/Study_Materials/SEM3/EE214/Midsem/ATM/Gates.vhd" 116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632033182064 ""} { "Info" "ISGN_ENTITY_NAME" "8 XOR_2 " "Found entity 8: XOR_2" {  } { { "Gates.vhd" "" { Text "D:/Study_Materials/SEM3/EE214/Midsem/ATM/Gates.vhd" 128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632033182064 ""} { "Info" "ISGN_ENTITY_NAME" "9 XNOR_2 " "Found entity 9: XNOR_2" {  } { { "Gates.vhd" "" { Text "D:/Study_Materials/SEM3/EE214/Midsem/ATM/Gates.vhd" 139 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632033182064 ""} { "Info" "ISGN_ENTITY_NAME" "10 HALF_ADDER " "Found entity 10: HALF_ADDER" {  } { { "Gates.vhd" "" { Text "D:/Study_Materials/SEM3/EE214/Midsem/ATM/Gates.vhd" 150 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632033182064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632033182064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div-beh " "Found design unit 1: div-beh" {  } { { "div.vhd" "" { Text "D:/Study_Materials/SEM3/EE214/Midsem/ATM/div.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632033182066 ""} { "Info" "ISGN_ENTITY_NAME" "1 div " "Found entity 1: div" {  } { { "div.vhd" "" { Text "D:/Study_Materials/SEM3/EE214/Midsem/ATM/div.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632033182066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632033182066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "atm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file atm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 atm-struct " "Found design unit 1: atm-struct" {  } { { "atm.vhd" "" { Text "D:/Study_Materials/SEM3/EE214/Midsem/ATM/atm.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632033182068 ""} { "Info" "ISGN_ENTITY_NAME" "1 atm " "Found entity 1: atm" {  } { { "atm.vhd" "" { Text "D:/Study_Materials/SEM3/EE214/Midsem/ATM/atm.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632033182068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632033182068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux2to1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2to1-Struct " "Found design unit 1: MUX2to1-Struct" {  } { { "mux2to1.vhdl" "" { Text "D:/Study_Materials/SEM3/EE214/Midsem/ATM/mux2to1.vhdl" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632033182071 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX2to1 " "Found entity 1: MUX2to1" {  } { { "mux2to1.vhdl" "" { Text "D:/Study_Materials/SEM3/EE214/Midsem/ATM/mux2to1.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632033182071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632033182071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhdl" "" { Text "D:/Study_Materials/SEM3/EE214/Midsem/ATM/DUT.vhdl" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632033182073 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhdl" "" { Text "D:/Study_Materials/SEM3/EE214/Midsem/ATM/DUT.vhdl" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632033182073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632033182073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhdl" "" { Text "D:/Study_Materials/SEM3/EE214/Midsem/ATM/Testbench.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632033182075 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhdl" "" { Text "D:/Study_Materials/SEM3/EE214/Midsem/ATM/Testbench.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632033182075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632033182075 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1632033182118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atm atm:add_instance " "Elaborating entity \"atm\" for hierarchy \"atm:add_instance\"" {  } { { "DUT.vhdl" "add_instance" { Text "D:/Study_Materials/SEM3/EE214/Midsem/ATM/DUT.vhdl" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632033182119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div atm:add_instance\|div:div1 " "Elaborating entity \"div\" for hierarchy \"atm:add_instance\|div:div1\"" {  } { { "atm.vhd" "div1" { Text "D:/Study_Materials/SEM3/EE214/Midsem/ATM/atm.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632033182120 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "k div.vhd(56) " "VHDL Variable Declaration warning at div.vhd(56): used initial value expression for variable \"k\" because variable was never assigned a value" {  } { { "div.vhd" "" { Text "D:/Study_Materials/SEM3/EE214/Midsem/ATM/div.vhd" 56 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1632033182121 "|DUT|atm:add_instance|div:div1"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "W div.vhd(36) " "VHDL Variable Declaration warning at div.vhd(36): used initial value expression for variable \"W\" because variable was never assigned a value" {  } { { "div.vhd" "" { Text "D:/Study_Materials/SEM3/EE214/Midsem/ATM/div.vhd" 36 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1632033182121 "|DUT|atm:add_instance|div:div1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2to1 atm:add_instance\|MUX2to1:m1 " "Elaborating entity \"MUX2to1\" for hierarchy \"atm:add_instance\|MUX2to1:m1\"" {  } { { "atm.vhd" "m1" { Text "D:/Study_Materials/SEM3/EE214/Midsem/ATM/atm.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632033182122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INVERTER atm:add_instance\|MUX2to1:m1\|INVERTER:i0 " "Elaborating entity \"INVERTER\" for hierarchy \"atm:add_instance\|MUX2to1:m1\|INVERTER:i0\"" {  } { { "mux2to1.vhdl" "i0" { Text "D:/Study_Materials/SEM3/EE214/Midsem/ATM/mux2to1.vhdl" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632033182123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_2 atm:add_instance\|MUX2to1:m1\|AND_2:aN2 " "Elaborating entity \"AND_2\" for hierarchy \"atm:add_instance\|MUX2to1:m1\|AND_2:aN2\"" {  } { { "mux2to1.vhdl" "aN2" { Text "D:/Study_Materials/SEM3/EE214/Midsem/ATM/mux2to1.vhdl" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632033182124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_2 atm:add_instance\|MUX2to1:m1\|OR_2:o1 " "Elaborating entity \"OR_2\" for hierarchy \"atm:add_instance\|MUX2to1:m1\|OR_2:o1\"" {  } { { "mux2to1.vhdl" "o1" { Text "D:/Study_Materials/SEM3/EE214/Midsem/ATM/mux2to1.vhdl" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632033182124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_8 atm:add_instance\|OR_8:o8 " "Elaborating entity \"OR_8\" for hierarchy \"atm:add_instance\|OR_8:o8\"" {  } { { "atm.vhd" "o8" { Text "D:/Study_Materials/SEM3/EE214/Midsem/ATM/atm.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632033182131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_3 atm:add_instance\|OR_3:o1 " "Elaborating entity \"OR_3\" for hierarchy \"atm:add_instance\|OR_3:o1\"" {  } { { "atm.vhd" "o1" { Text "D:/Study_Materials/SEM3/EE214/Midsem/ATM/atm.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632033182131 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "45 " "Implemented 45 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1632033182653 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1632033182653 ""} { "Info" "ICUT_CUT_TM_LCELLS" "26 " "Implemented 26 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1632033182653 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1632033182653 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4763 " "Peak virtual memory: 4763 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1632033182684 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 19 12:03:02 2021 " "Processing ended: Sun Sep 19 12:03:02 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1632033182684 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1632033182684 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1632033182684 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1632033182684 ""}
