{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1683418025700 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1683418025700 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 06 21:07:05 2023 " "Processing started: Sat May 06 21:07:05 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1683418025700 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1683418025700 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Relogio_digital_1 -c Relogio_digital_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Relogio_digital_1 -c Relogio_digital_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1683418025700 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1683418026029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloco_principal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bloco_principal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BLOCO_PRINCIPAL-LOGIC " "Found design unit 1: BLOCO_PRINCIPAL-LOGIC" {  } { { "BLOCO_PRINCIPAL.vhd" "" { Text "C:/Users/vieir/OneDrive/Documentos/MEGAsync Downloads/Engenharia Eletrica/Projetos_MM_2023/Relogio_digital_1/BLOCO_PRINCIPAL.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683418026419 ""} { "Info" "ISGN_ENTITY_NAME" "1 BLOCO_PRINCIPAL " "Found entity 1: BLOCO_PRINCIPAL" {  } { { "BLOCO_PRINCIPAL.vhd" "" { Text "C:/Users/vieir/OneDrive/Documentos/MEGAsync Downloads/Engenharia Eletrica/Projetos_MM_2023/Relogio_digital_1/BLOCO_PRINCIPAL.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683418026419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683418026419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloco_contador59.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bloco_contador59.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BLOCO_CONTADOR59-LOGIC " "Found design unit 1: BLOCO_CONTADOR59-LOGIC" {  } { { "BLOCO_CONTADOR59.vhd" "" { Text "C:/Users/vieir/OneDrive/Documentos/MEGAsync Downloads/Engenharia Eletrica/Projetos_MM_2023/Relogio_digital_1/BLOCO_CONTADOR59.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683418026429 ""} { "Info" "ISGN_ENTITY_NAME" "1 BLOCO_CONTADOR59 " "Found entity 1: BLOCO_CONTADOR59" {  } { { "BLOCO_CONTADOR59.vhd" "" { Text "C:/Users/vieir/OneDrive/Documentos/MEGAsync Downloads/Engenharia Eletrica/Projetos_MM_2023/Relogio_digital_1/BLOCO_CONTADOR59.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683418026429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683418026429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloco_contador23.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bloco_contador23.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BLOCO_CONTADOR23-LOGIC " "Found design unit 1: BLOCO_CONTADOR23-LOGIC" {  } { { "BLOCO_CONTADOR23.vhd" "" { Text "C:/Users/vieir/OneDrive/Documentos/MEGAsync Downloads/Engenharia Eletrica/Projetos_MM_2023/Relogio_digital_1/BLOCO_CONTADOR23.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683418026429 ""} { "Info" "ISGN_ENTITY_NAME" "1 BLOCO_CONTADOR23 " "Found entity 1: BLOCO_CONTADOR23" {  } { { "BLOCO_CONTADOR23.vhd" "" { Text "C:/Users/vieir/OneDrive/Documentos/MEGAsync Downloads/Engenharia Eletrica/Projetos_MM_2023/Relogio_digital_1/BLOCO_CONTADOR23.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683418026429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683418026429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode_bcd_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decode_bcd_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DECODE_BCD_7SEG-LOGICA " "Found design unit 1: DECODE_BCD_7SEG-LOGICA" {  } { { "DECODE_BCD_7SEG.vhd" "" { Text "C:/Users/vieir/OneDrive/Documentos/MEGAsync Downloads/Engenharia Eletrica/Projetos_MM_2023/Relogio_digital_1/DECODE_BCD_7SEG.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683418026429 ""} { "Info" "ISGN_ENTITY_NAME" "1 DECODE_BCD_7SEG " "Found entity 1: DECODE_BCD_7SEG" {  } { { "DECODE_BCD_7SEG.vhd" "" { Text "C:/Users/vieir/OneDrive/Documentos/MEGAsync Downloads/Engenharia Eletrica/Projetos_MM_2023/Relogio_digital_1/DECODE_BCD_7SEG.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683418026429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683418026429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seletor_frequencia.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seletor_frequencia.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SELETOR_FREQUENCIA-LOGICA " "Found design unit 1: SELETOR_FREQUENCIA-LOGICA" {  } { { "SELETOR_FREQUENCIA.vhd" "" { Text "C:/Users/vieir/OneDrive/Documentos/MEGAsync Downloads/Engenharia Eletrica/Projetos_MM_2023/Relogio_digital_1/SELETOR_FREQUENCIA.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683418026429 ""} { "Info" "ISGN_ENTITY_NAME" "1 SELETOR_FREQUENCIA " "Found entity 1: SELETOR_FREQUENCIA" {  } { { "SELETOR_FREQUENCIA.vhd" "" { Text "C:/Users/vieir/OneDrive/Documentos/MEGAsync Downloads/Engenharia Eletrica/Projetos_MM_2023/Relogio_digital_1/SELETOR_FREQUENCIA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683418026429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683418026429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_clk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor_clk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor_clk-behavioral " "Found design unit 1: divisor_clk-behavioral" {  } { { "divisor_clk.vhd" "" { Text "C:/Users/vieir/OneDrive/Documentos/MEGAsync Downloads/Engenharia Eletrica/Projetos_MM_2023/Relogio_digital_1/divisor_clk.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683418026439 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor_clk " "Found entity 1: divisor_clk" {  } { { "divisor_clk.vhd" "" { Text "C:/Users/vieir/OneDrive/Documentos/MEGAsync Downloads/Engenharia Eletrica/Projetos_MM_2023/Relogio_digital_1/divisor_clk.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683418026439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683418026439 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BLOCO_PRINCIPAL " "Elaborating entity \"BLOCO_PRINCIPAL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1683418026469 ""}
{ "Warning" "WVRFX_L2_VHDL_SYNTHESIS_IGNORED_CHOICE_WITH_META_VALUE" "\"010-\" BLOCO_PRINCIPAL.vhd(89) " "VHDL Choice warning at BLOCO_PRINCIPAL.vhd(89): ignored choice containing meta-value \"\"010-\"\"" {  } { { "BLOCO_PRINCIPAL.vhd" "" { Text "C:/Users/vieir/OneDrive/Documentos/MEGAsync Downloads/Engenharia Eletrica/Projetos_MM_2023/Relogio_digital_1/BLOCO_PRINCIPAL.vhd" 89 0 0 } }  } 0 10325 "VHDL Choice warning at %2!s!: ignored choice containing meta-value \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683418026479 "|BLOCO_PRINCIPAL"}
{ "Warning" "WVRFX_L2_VHDL_SYNTHESIS_IGNORED_CHOICE_WITH_META_VALUE" "\"00--\" BLOCO_PRINCIPAL.vhd(94) " "VHDL Choice warning at BLOCO_PRINCIPAL.vhd(94): ignored choice containing meta-value \"\"00--\"\"" {  } { { "BLOCO_PRINCIPAL.vhd" "" { Text "C:/Users/vieir/OneDrive/Documentos/MEGAsync Downloads/Engenharia Eletrica/Projetos_MM_2023/Relogio_digital_1/BLOCO_PRINCIPAL.vhd" 94 0 0 } }  } 0 10325 "VHDL Choice warning at %2!s!: ignored choice containing meta-value \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683418026479 "|BLOCO_PRINCIPAL"}
{ "Warning" "WVRFX_L2_VHDL_SYNTHESIS_IGNORED_CHOICE_WITH_META_VALUE" "\"110-\" BLOCO_PRINCIPAL.vhd(109) " "VHDL Choice warning at BLOCO_PRINCIPAL.vhd(109): ignored choice containing meta-value \"\"110-\"\"" {  } { { "BLOCO_PRINCIPAL.vhd" "" { Text "C:/Users/vieir/OneDrive/Documentos/MEGAsync Downloads/Engenharia Eletrica/Projetos_MM_2023/Relogio_digital_1/BLOCO_PRINCIPAL.vhd" 109 0 0 } }  } 0 10325 "VHDL Choice warning at %2!s!: ignored choice containing meta-value \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683418026479 "|BLOCO_PRINCIPAL"}
{ "Warning" "WVRFX_L2_VHDL_SYNTHESIS_IGNORED_CHOICE_WITH_META_VALUE" "\"10--\" BLOCO_PRINCIPAL.vhd(114) " "VHDL Choice warning at BLOCO_PRINCIPAL.vhd(114): ignored choice containing meta-value \"\"10--\"\"" {  } { { "BLOCO_PRINCIPAL.vhd" "" { Text "C:/Users/vieir/OneDrive/Documentos/MEGAsync Downloads/Engenharia Eletrica/Projetos_MM_2023/Relogio_digital_1/BLOCO_PRINCIPAL.vhd" 114 0 0 } }  } 0 10325 "VHDL Choice warning at %2!s!: ignored choice containing meta-value \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683418026479 "|BLOCO_PRINCIPAL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SELETOR_FREQUENCIA SELETOR_FREQUENCIA:FREQUENCIA_SEGUNDOS " "Elaborating entity \"SELETOR_FREQUENCIA\" for hierarchy \"SELETOR_FREQUENCIA:FREQUENCIA_SEGUNDOS\"" {  } { { "BLOCO_PRINCIPAL.vhd" "FREQUENCIA_SEGUNDOS" { Text "C:/Users/vieir/OneDrive/Documentos/MEGAsync Downloads/Engenharia Eletrica/Projetos_MM_2023/Relogio_digital_1/BLOCO_PRINCIPAL.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683418026489 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "CONSTANTE SELETOR_FREQUENCIA.vhd(16) " "VHDL Signal Declaration warning at SELETOR_FREQUENCIA.vhd(16): used explicit default value for signal \"CONSTANTE\" because signal was never assigned a value" {  } { { "SELETOR_FREQUENCIA.vhd" "" { Text "C:/Users/vieir/OneDrive/Documentos/MEGAsync Downloads/Engenharia Eletrica/Projetos_MM_2023/Relogio_digital_1/SELETOR_FREQUENCIA.vhd" 16 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1683418026489 "|BLOCO_PRINCIPAL|SELETOR_FREQUENCIA:FREQUENCIA_SEGUNDOS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BLOCO_CONTADOR59 BLOCO_CONTADOR59:CONTADOR_SEGUNDOS " "Elaborating entity \"BLOCO_CONTADOR59\" for hierarchy \"BLOCO_CONTADOR59:CONTADOR_SEGUNDOS\"" {  } { { "BLOCO_PRINCIPAL.vhd" "CONTADOR_SEGUNDOS" { Text "C:/Users/vieir/OneDrive/Documentos/MEGAsync Downloads/Engenharia Eletrica/Projetos_MM_2023/Relogio_digital_1/BLOCO_PRINCIPAL.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683418026499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BLOCO_CONTADOR23 BLOCO_CONTADOR23:CONTADOR_HORAS " "Elaborating entity \"BLOCO_CONTADOR23\" for hierarchy \"BLOCO_CONTADOR23:CONTADOR_HORAS\"" {  } { { "BLOCO_PRINCIPAL.vhd" "CONTADOR_HORAS" { Text "C:/Users/vieir/OneDrive/Documentos/MEGAsync Downloads/Engenharia Eletrica/Projetos_MM_2023/Relogio_digital_1/BLOCO_PRINCIPAL.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683418026500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECODE_BCD_7SEG DECODE_BCD_7SEG:DECODE_UNIDADE_SEGUNDOS " "Elaborating entity \"DECODE_BCD_7SEG\" for hierarchy \"DECODE_BCD_7SEG:DECODE_UNIDADE_SEGUNDOS\"" {  } { { "BLOCO_PRINCIPAL.vhd" "DECODE_UNIDADE_SEGUNDOS" { Text "C:/Users/vieir/OneDrive/Documentos/MEGAsync Downloads/Engenharia Eletrica/Projetos_MM_2023/Relogio_digital_1/BLOCO_PRINCIPAL.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683418026500 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "SELETOR_FREQUENCIA:FREQUENCIA_SEGUNDOS\|Mux0 " "Found clock multiplexer SELETOR_FREQUENCIA:FREQUENCIA_SEGUNDOS\|Mux0" {  } { { "SELETOR_FREQUENCIA.vhd" "" { Text "C:/Users/vieir/OneDrive/Documentos/MEGAsync Downloads/Engenharia Eletrica/Projetos_MM_2023/Relogio_digital_1/SELETOR_FREQUENCIA.vhd" 52 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1683418026569 "|BLOCO_PRINCIPAL|SELETOR_FREQUENCIA:FREQUENCIA_SEGUNDOS|Mux0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Mux1 " "Found clock multiplexer Mux1" {  } { { "BLOCO_PRINCIPAL.vhd" "" { Text "C:/Users/vieir/OneDrive/Documentos/MEGAsync Downloads/Engenharia Eletrica/Projetos_MM_2023/Relogio_digital_1/BLOCO_PRINCIPAL.vhd" 75 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1683418026569 "|BLOCO_PRINCIPAL|Mux1"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Mux0 " "Found clock multiplexer Mux0" {  } { { "BLOCO_PRINCIPAL.vhd" "" { Text "C:/Users/vieir/OneDrive/Documentos/MEGAsync Downloads/Engenharia Eletrica/Projetos_MM_2023/Relogio_digital_1/BLOCO_PRINCIPAL.vhd" 75 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1683418026569 "|BLOCO_PRINCIPAL|Mux0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1683418026569 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "SELETOR_FREQUENCIA:FREQUENCIA_SEGUNDOS\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"SELETOR_FREQUENCIA:FREQUENCIA_SEGUNDOS\|Mult0\"" {  } { { "SELETOR_FREQUENCIA.vhd" "Mult0" { Text "C:/Users/vieir/OneDrive/Documentos/MEGAsync Downloads/Engenharia Eletrica/Projetos_MM_2023/Relogio_digital_1/SELETOR_FREQUENCIA.vhd" 37 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683418026729 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1683418026729 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SELETOR_FREQUENCIA:FREQUENCIA_SEGUNDOS\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"SELETOR_FREQUENCIA:FREQUENCIA_SEGUNDOS\|lpm_mult:Mult0\"" {  } { { "SELETOR_FREQUENCIA.vhd" "" { Text "C:/Users/vieir/OneDrive/Documentos/MEGAsync Downloads/Engenharia Eletrica/Projetos_MM_2023/Relogio_digital_1/SELETOR_FREQUENCIA.vhd" 37 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683418026769 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SELETOR_FREQUENCIA:FREQUENCIA_SEGUNDOS\|lpm_mult:Mult0 " "Instantiated megafunction \"SELETOR_FREQUENCIA:FREQUENCIA_SEGUNDOS\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683418026769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 21 " "Parameter \"LPM_WIDTHB\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683418026769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 53 " "Parameter \"LPM_WIDTHP\" = \"53\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683418026769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 53 " "Parameter \"LPM_WIDTHR\" = \"53\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683418026769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683418026769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683418026769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683418026769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683418026769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683418026769 ""}  } { { "SELETOR_FREQUENCIA.vhd" "" { Text "C:/Users/vieir/OneDrive/Documentos/MEGAsync Downloads/Engenharia Eletrica/Projetos_MM_2023/Relogio_digital_1/SELETOR_FREQUENCIA.vhd" 37 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1683418026769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_25t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_25t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_25t " "Found entity 1: mult_25t" {  } { { "db/mult_25t.tdf" "" { Text "C:/Users/vieir/OneDrive/Documentos/MEGAsync Downloads/Engenharia Eletrica/Projetos_MM_2023/Relogio_digital_1/db/mult_25t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683418026809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683418026809 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SELETOR_FREQUENCIA:FREQUENCIA_SEGUNDOS\|lpm_mult:Mult0\|mult_25t:auto_generated\|mac_mult7 " "Synthesized away node \"SELETOR_FREQUENCIA:FREQUENCIA_SEGUNDOS\|lpm_mult:Mult0\|mult_25t:auto_generated\|mac_mult7\"" {  } { { "db/mult_25t.tdf" "" { Text "C:/Users/vieir/OneDrive/Documentos/MEGAsync Downloads/Engenharia Eletrica/Projetos_MM_2023/Relogio_digital_1/db/mult_25t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "SELETOR_FREQUENCIA.vhd" "" { Text "C:/Users/vieir/OneDrive/Documentos/MEGAsync Downloads/Engenharia Eletrica/Projetos_MM_2023/Relogio_digital_1/SELETOR_FREQUENCIA.vhd" 37 -1 0 } } { "BLOCO_PRINCIPAL.vhd" "" { Text "C:/Users/vieir/OneDrive/Documentos/MEGAsync Downloads/Engenharia Eletrica/Projetos_MM_2023/Relogio_digital_1/BLOCO_PRINCIPAL.vhd" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683418026829 "|BLOCO_PRINCIPAL|SELETOR_FREQUENCIA:FREQUENCIA_SEGUNDOS|lpm_mult:Mult0|mult_25t:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SELETOR_FREQUENCIA:FREQUENCIA_SEGUNDOS\|lpm_mult:Mult0\|mult_25t:auto_generated\|mac_out8 " "Synthesized away node \"SELETOR_FREQUENCIA:FREQUENCIA_SEGUNDOS\|lpm_mult:Mult0\|mult_25t:auto_generated\|mac_out8\"" {  } { { "db/mult_25t.tdf" "" { Text "C:/Users/vieir/OneDrive/Documentos/MEGAsync Downloads/Engenharia Eletrica/Projetos_MM_2023/Relogio_digital_1/db/mult_25t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "SELETOR_FREQUENCIA.vhd" "" { Text "C:/Users/vieir/OneDrive/Documentos/MEGAsync Downloads/Engenharia Eletrica/Projetos_MM_2023/Relogio_digital_1/SELETOR_FREQUENCIA.vhd" 37 -1 0 } } { "BLOCO_PRINCIPAL.vhd" "" { Text "C:/Users/vieir/OneDrive/Documentos/MEGAsync Downloads/Engenharia Eletrica/Projetos_MM_2023/Relogio_digital_1/BLOCO_PRINCIPAL.vhd" 129 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683418026829 "|BLOCO_PRINCIPAL|SELETOR_FREQUENCIA:FREQUENCIA_SEGUNDOS|lpm_mult:Mult0|mult_25t:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1683418026829 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1683418026829 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "84 " "Ignored 84 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1683418027020 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1683418027020 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "132 " "132 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1683418027150 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1683418027280 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683418027280 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "COMANDOS\[3\] " "No output dependent on input pin \"COMANDOS\[3\]\"" {  } { { "BLOCO_PRINCIPAL.vhd" "" { Text "C:/Users/vieir/OneDrive/Documentos/MEGAsync Downloads/Engenharia Eletrica/Projetos_MM_2023/Relogio_digital_1/BLOCO_PRINCIPAL.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683418027320 "|BLOCO_PRINCIPAL|COMANDOS[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1683418027320 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "325 " "Implemented 325 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1683418027320 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1683418027320 ""} { "Info" "ICUT_CUT_TM_LCELLS" "272 " "Implemented 272 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1683418027320 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1683418027320 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1683418027320 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4661 " "Peak virtual memory: 4661 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1683418027340 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 06 21:07:07 2023 " "Processing ended: Sat May 06 21:07:07 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1683418027340 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1683418027340 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1683418027340 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1683418027340 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1683418028312 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1683418028312 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 06 21:07:08 2023 " "Processing started: Sat May 06 21:07:08 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1683418028312 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1683418028312 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Relogio_digital_1 -c Relogio_digital_1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Relogio_digital_1 -c Relogio_digital_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1683418028312 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1683418028392 ""}
{ "Info" "0" "" "Project  = Relogio_digital_1" {  } {  } 0 0 "Project  = Relogio_digital_1" 0 0 "Fitter" 0 0 1683418028392 ""}
{ "Info" "0" "" "Revision = Relogio_digital_1" {  } {  } 0 0 "Revision = Relogio_digital_1" 0 0 "Fitter" 0 0 1683418028392 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1683418028452 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Relogio_digital_1 EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"Relogio_digital_1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1683418028462 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1683418028482 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1683418028482 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1683418028522 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1683418028532 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1683418028933 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1683418028933 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1683418028933 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vieir/OneDrive/Documentos/MEGAsync Downloads/Engenharia Eletrica/Projetos_MM_2023/Relogio_digital_1/" { { 0 { 0 ""} 0 759 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1683418028933 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vieir/OneDrive/Documentos/MEGAsync Downloads/Engenharia Eletrica/Projetos_MM_2023/Relogio_digital_1/" { { 0 { 0 ""} 0 760 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1683418028933 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vieir/OneDrive/Documentos/MEGAsync Downloads/Engenharia Eletrica/Projetos_MM_2023/Relogio_digital_1/" { { 0 { 0 ""} 0 761 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1683418028933 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1683418028933 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Relogio_digital_1.sdc " "Synopsys Design Constraints File file not found: 'Relogio_digital_1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1683418029103 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1683418029103 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FREQUENCIA_SEGUNDOS\|Mux0  from: datac  to: combout " "Cell: FREQUENCIA_SEGUNDOS\|Mux0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1683418029103 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1683418029103 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1683418029113 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_FPGA (placed in PIN D13 (CLK11, LVDSCLK5p, Input)) " "Automatically promoted node CLOCK_FPGA (placed in PIN D13 (CLK11, LVDSCLK5p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1683418029123 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SELETOR_FREQUENCIA:FREQUENCIA_SEGUNDOS\|CLOCK_nHZ " "Destination node SELETOR_FREQUENCIA:FREQUENCIA_SEGUNDOS\|CLOCK_nHZ" {  } { { "SELETOR_FREQUENCIA.vhd" "" { Text "C:/Users/vieir/OneDrive/Documentos/MEGAsync Downloads/Engenharia Eletrica/Projetos_MM_2023/Relogio_digital_1/SELETOR_FREQUENCIA.vhd" 18 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SELETOR_FREQUENCIA:FREQUENCIA_SEGUNDOS|CLOCK_nHZ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vieir/OneDrive/Documentos/MEGAsync Downloads/Engenharia Eletrica/Projetos_MM_2023/Relogio_digital_1/" { { 0 { 0 ""} 0 173 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1683418029123 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SELETOR_FREQUENCIA:FREQUENCIA_SEGUNDOS\|CLOCK_1HZ " "Destination node SELETOR_FREQUENCIA:FREQUENCIA_SEGUNDOS\|CLOCK_1HZ" {  } { { "SELETOR_FREQUENCIA.vhd" "" { Text "C:/Users/vieir/OneDrive/Documentos/MEGAsync Downloads/Engenharia Eletrica/Projetos_MM_2023/Relogio_digital_1/SELETOR_FREQUENCIA.vhd" 17 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SELETOR_FREQUENCIA:FREQUENCIA_SEGUNDOS|CLOCK_1HZ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vieir/OneDrive/Documentos/MEGAsync Downloads/Engenharia Eletrica/Projetos_MM_2023/Relogio_digital_1/" { { 0 { 0 ""} 0 172 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1683418029123 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1683418029123 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLOCK_FPGA } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_FPGA" } } } } { "BLOCO_PRINCIPAL.vhd" "" { Text "C:/Users/vieir/OneDrive/Documentos/MEGAsync Downloads/Engenharia Eletrica/Projetos_MM_2023/Relogio_digital_1/BLOCO_PRINCIPAL.vhd" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_FPGA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vieir/OneDrive/Documentos/MEGAsync Downloads/Engenharia Eletrica/Projetos_MM_2023/Relogio_digital_1/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1683418029123 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "BLOCO_CONTADOR59:CONTADOR_MINUTOS\|FLAG_CONTAGEM_MAXIMA  " "Automatically promoted node BLOCO_CONTADOR59:CONTADOR_MINUTOS\|FLAG_CONTAGEM_MAXIMA " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1683418029123 ""}  } { { "BLOCO_CONTADOR59.vhd" "" { Text "C:/Users/vieir/OneDrive/Documentos/MEGAsync Downloads/Engenharia Eletrica/Projetos_MM_2023/Relogio_digital_1/BLOCO_CONTADOR59.vhd" 12 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BLOCO_CONTADOR59:CONTADOR_MINUTOS|FLAG_CONTAGEM_MAXIMA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vieir/OneDrive/Documentos/MEGAsync Downloads/Engenharia Eletrica/Projetos_MM_2023/Relogio_digital_1/" { { 0 { 0 ""} 0 215 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1683418029123 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "BLOCO_CONTADOR59:CONTADOR_SEGUNDOS\|FLAG_CONTAGEM_MAXIMA  " "Automatically promoted node BLOCO_CONTADOR59:CONTADOR_SEGUNDOS\|FLAG_CONTAGEM_MAXIMA " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1683418029123 ""}  } { { "BLOCO_CONTADOR59.vhd" "" { Text "C:/Users/vieir/OneDrive/Documentos/MEGAsync Downloads/Engenharia Eletrica/Projetos_MM_2023/Relogio_digital_1/BLOCO_CONTADOR59.vhd" 12 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BLOCO_CONTADOR59:CONTADOR_SEGUNDOS|FLAG_CONTAGEM_MAXIMA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vieir/OneDrive/Documentos/MEGAsync Downloads/Engenharia Eletrica/Projetos_MM_2023/Relogio_digital_1/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1683418029123 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SELETOR_FREQUENCIA:FREQUENCIA_SEGUNDOS\|Mux0  " "Automatically promoted node SELETOR_FREQUENCIA:FREQUENCIA_SEGUNDOS\|Mux0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1683418029123 ""}  } { { "SELETOR_FREQUENCIA.vhd" "" { Text "C:/Users/vieir/OneDrive/Documentos/MEGAsync Downloads/Engenharia Eletrica/Projetos_MM_2023/Relogio_digital_1/SELETOR_FREQUENCIA.vhd" 52 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SELETOR_FREQUENCIA:FREQUENCIA_SEGUNDOS|Mux0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vieir/OneDrive/Documentos/MEGAsync Downloads/Engenharia Eletrica/Projetos_MM_2023/Relogio_digital_1/" { { 0 { 0 ""} 0 175 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1683418029123 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1683418029173 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1683418029173 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1683418029173 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1683418029173 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1683418029173 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1683418029173 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1683418029183 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1683418029193 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1683418029193 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TESTE_FLG_CLK_HOR " "Node \"TESTE_FLG_CLK_HOR\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TESTE_FLG_CLK_HOR" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1683418029203 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TESTE_FLG_CLK_MIN " "Node \"TESTE_FLG_CLK_MIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TESTE_FLG_CLK_MIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1683418029203 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1683418029203 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683418029203 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1683418030454 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683418030554 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1683418030554 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1683418031455 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683418031455 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1683418031515 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X33_Y12 X43_Y23 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23" {  } { { "loc" "" { Generic "C:/Users/vieir/OneDrive/Documentos/MEGAsync Downloads/Engenharia Eletrica/Projetos_MM_2023/Relogio_digital_1/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} 33 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1683418032215 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1683418032215 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683418032525 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1683418032525 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1683418032525 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.20 " "Total time spent on timing analysis during the Fitter is 0.20 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1683418032535 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1683418032535 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "42 " "Found 42 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCD_UNIDADE_SEGUNDOS\[0\] 0 " "Pin \"DCD_UNIDADE_SEGUNDOS\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1683418032545 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCD_UNIDADE_SEGUNDOS\[1\] 0 " "Pin \"DCD_UNIDADE_SEGUNDOS\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1683418032545 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCD_UNIDADE_SEGUNDOS\[2\] 0 " "Pin \"DCD_UNIDADE_SEGUNDOS\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1683418032545 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCD_UNIDADE_SEGUNDOS\[3\] 0 " "Pin \"DCD_UNIDADE_SEGUNDOS\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1683418032545 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCD_UNIDADE_SEGUNDOS\[4\] 0 " "Pin \"DCD_UNIDADE_SEGUNDOS\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1683418032545 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCD_UNIDADE_SEGUNDOS\[5\] 0 " "Pin \"DCD_UNIDADE_SEGUNDOS\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1683418032545 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCD_UNIDADE_SEGUNDOS\[6\] 0 " "Pin \"DCD_UNIDADE_SEGUNDOS\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1683418032545 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCD_DEZENA_SEGUNDOS\[0\] 0 " "Pin \"DCD_DEZENA_SEGUNDOS\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1683418032545 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCD_DEZENA_SEGUNDOS\[1\] 0 " "Pin \"DCD_DEZENA_SEGUNDOS\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1683418032545 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCD_DEZENA_SEGUNDOS\[2\] 0 " "Pin \"DCD_DEZENA_SEGUNDOS\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1683418032545 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCD_DEZENA_SEGUNDOS\[3\] 0 " "Pin \"DCD_DEZENA_SEGUNDOS\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1683418032545 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCD_DEZENA_SEGUNDOS\[4\] 0 " "Pin \"DCD_DEZENA_SEGUNDOS\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1683418032545 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCD_DEZENA_SEGUNDOS\[5\] 0 " "Pin \"DCD_DEZENA_SEGUNDOS\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1683418032545 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCD_DEZENA_SEGUNDOS\[6\] 0 " "Pin \"DCD_DEZENA_SEGUNDOS\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1683418032545 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCD_UNIDADE_MINUTOS\[0\] 0 " "Pin \"DCD_UNIDADE_MINUTOS\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1683418032545 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCD_UNIDADE_MINUTOS\[1\] 0 " "Pin \"DCD_UNIDADE_MINUTOS\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1683418032545 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCD_UNIDADE_MINUTOS\[2\] 0 " "Pin \"DCD_UNIDADE_MINUTOS\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1683418032545 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCD_UNIDADE_MINUTOS\[3\] 0 " "Pin \"DCD_UNIDADE_MINUTOS\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1683418032545 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCD_UNIDADE_MINUTOS\[4\] 0 " "Pin \"DCD_UNIDADE_MINUTOS\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1683418032545 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCD_UNIDADE_MINUTOS\[5\] 0 " "Pin \"DCD_UNIDADE_MINUTOS\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1683418032545 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCD_UNIDADE_MINUTOS\[6\] 0 " "Pin \"DCD_UNIDADE_MINUTOS\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1683418032545 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCD_DEZENA_MINUTOS\[0\] 0 " "Pin \"DCD_DEZENA_MINUTOS\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1683418032545 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCD_DEZENA_MINUTOS\[1\] 0 " "Pin \"DCD_DEZENA_MINUTOS\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1683418032545 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCD_DEZENA_MINUTOS\[2\] 0 " "Pin \"DCD_DEZENA_MINUTOS\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1683418032545 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCD_DEZENA_MINUTOS\[3\] 0 " "Pin \"DCD_DEZENA_MINUTOS\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1683418032545 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCD_DEZENA_MINUTOS\[4\] 0 " "Pin \"DCD_DEZENA_MINUTOS\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1683418032545 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCD_DEZENA_MINUTOS\[5\] 0 " "Pin \"DCD_DEZENA_MINUTOS\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1683418032545 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCD_DEZENA_MINUTOS\[6\] 0 " "Pin \"DCD_DEZENA_MINUTOS\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1683418032545 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCD_UNIDADE_HORAS\[0\] 0 " "Pin \"DCD_UNIDADE_HORAS\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1683418032545 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCD_UNIDADE_HORAS\[1\] 0 " "Pin \"DCD_UNIDADE_HORAS\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1683418032545 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCD_UNIDADE_HORAS\[2\] 0 " "Pin \"DCD_UNIDADE_HORAS\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1683418032545 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCD_UNIDADE_HORAS\[3\] 0 " "Pin \"DCD_UNIDADE_HORAS\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1683418032545 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCD_UNIDADE_HORAS\[4\] 0 " "Pin \"DCD_UNIDADE_HORAS\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1683418032545 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCD_UNIDADE_HORAS\[5\] 0 " "Pin \"DCD_UNIDADE_HORAS\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1683418032545 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCD_UNIDADE_HORAS\[6\] 0 " "Pin \"DCD_UNIDADE_HORAS\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1683418032545 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCD_DEZENA_HORAS\[0\] 0 " "Pin \"DCD_DEZENA_HORAS\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1683418032545 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCD_DEZENA_HORAS\[1\] 0 " "Pin \"DCD_DEZENA_HORAS\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1683418032545 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCD_DEZENA_HORAS\[2\] 0 " "Pin \"DCD_DEZENA_HORAS\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1683418032545 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCD_DEZENA_HORAS\[3\] 0 " "Pin \"DCD_DEZENA_HORAS\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1683418032545 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCD_DEZENA_HORAS\[4\] 0 " "Pin \"DCD_DEZENA_HORAS\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1683418032545 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCD_DEZENA_HORAS\[5\] 0 " "Pin \"DCD_DEZENA_HORAS\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1683418032545 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCD_DEZENA_HORAS\[6\] 0 " "Pin \"DCD_DEZENA_HORAS\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1683418032545 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1683418032545 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1683418032646 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1683418032666 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1683418032766 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683418032986 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1683418033056 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/vieir/OneDrive/Documentos/MEGAsync Downloads/Engenharia Eletrica/Projetos_MM_2023/Relogio_digital_1/output_files/Relogio_digital_1.fit.smsg " "Generated suppressed messages file C:/Users/vieir/OneDrive/Documentos/MEGAsync Downloads/Engenharia Eletrica/Projetos_MM_2023/Relogio_digital_1/output_files/Relogio_digital_1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1683418033116 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4875 " "Peak virtual memory: 4875 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1683418033236 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 06 21:07:13 2023 " "Processing ended: Sat May 06 21:07:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1683418033236 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1683418033236 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1683418033236 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1683418033236 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1683418034067 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1683418034067 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 06 21:07:13 2023 " "Processing started: Sat May 06 21:07:13 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1683418034067 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1683418034067 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Relogio_digital_1 -c Relogio_digital_1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Relogio_digital_1 -c Relogio_digital_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1683418034067 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1683418035018 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1683418035058 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4563 " "Peak virtual memory: 4563 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1683418035470 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 06 21:07:15 2023 " "Processing ended: Sat May 06 21:07:15 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1683418035470 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1683418035470 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1683418035470 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1683418035470 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1683418036043 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1683418036423 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1683418036423 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 06 21:07:16 2023 " "Processing started: Sat May 06 21:07:16 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1683418036423 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1683418036423 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Relogio_digital_1 -c Relogio_digital_1 " "Command: quartus_sta Relogio_digital_1 -c Relogio_digital_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1683418036423 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1683418036503 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1683418036623 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1683418036643 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1683418036643 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Relogio_digital_1.sdc " "Synopsys Design Constraints File file not found: 'Relogio_digital_1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1683418036713 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1683418036713 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_FPGA CLOCK_FPGA " "create_clock -period 1.000 -name CLOCK_FPGA CLOCK_FPGA" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1683418036713 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name COMANDOS\[0\] COMANDOS\[0\] " "create_clock -period 1.000 -name COMANDOS\[0\] COMANDOS\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1683418036713 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name BLOCO_CONTADOR59:CONTADOR_SEGUNDOS\|FLAG_CONTAGEM_MAXIMA BLOCO_CONTADOR59:CONTADOR_SEGUNDOS\|FLAG_CONTAGEM_MAXIMA " "create_clock -period 1.000 -name BLOCO_CONTADOR59:CONTADOR_SEGUNDOS\|FLAG_CONTAGEM_MAXIMA BLOCO_CONTADOR59:CONTADOR_SEGUNDOS\|FLAG_CONTAGEM_MAXIMA" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1683418036713 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name BLOCO_CONTADOR59:CONTADOR_MINUTOS\|FLAG_CONTAGEM_MAXIMA BLOCO_CONTADOR59:CONTADOR_MINUTOS\|FLAG_CONTAGEM_MAXIMA " "create_clock -period 1.000 -name BLOCO_CONTADOR59:CONTADOR_MINUTOS\|FLAG_CONTAGEM_MAXIMA BLOCO_CONTADOR59:CONTADOR_MINUTOS\|FLAG_CONTAGEM_MAXIMA" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1683418036713 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1683418036713 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FREQUENCIA_SEGUNDOS\|Mux0  from: dataa  to: combout " "Cell: FREQUENCIA_SEGUNDOS\|Mux0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1683418036713 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1683418036713 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1683418036713 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1683418036723 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1683418036733 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.549 " "Worst-case setup slack is -9.549" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683418036733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683418036733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.549      -482.757 CLOCK_FPGA  " "   -9.549      -482.757 CLOCK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683418036733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.711        -9.783 COMANDOS\[0\]  " "   -1.711        -9.783 COMANDOS\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683418036733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.274        -9.203 BLOCO_CONTADOR59:CONTADOR_MINUTOS\|FLAG_CONTAGEM_MAXIMA  " "   -1.274        -9.203 BLOCO_CONTADOR59:CONTADOR_MINUTOS\|FLAG_CONTAGEM_MAXIMA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683418036733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.863        -4.352 BLOCO_CONTADOR59:CONTADOR_SEGUNDOS\|FLAG_CONTAGEM_MAXIMA  " "   -0.863        -4.352 BLOCO_CONTADOR59:CONTADOR_SEGUNDOS\|FLAG_CONTAGEM_MAXIMA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683418036733 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1683418036733 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.079 " "Worst-case hold slack is 0.079" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683418036733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683418036733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.079         0.000 COMANDOS\[0\]  " "    0.079         0.000 COMANDOS\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683418036733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 BLOCO_CONTADOR59:CONTADOR_MINUTOS\|FLAG_CONTAGEM_MAXIMA  " "    0.391         0.000 BLOCO_CONTADOR59:CONTADOR_MINUTOS\|FLAG_CONTAGEM_MAXIMA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683418036733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 BLOCO_CONTADOR59:CONTADOR_SEGUNDOS\|FLAG_CONTAGEM_MAXIMA  " "    0.391         0.000 BLOCO_CONTADOR59:CONTADOR_SEGUNDOS\|FLAG_CONTAGEM_MAXIMA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683418036733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 CLOCK_FPGA  " "    0.391         0.000 CLOCK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683418036733 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1683418036733 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1683418036733 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1683418036743 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683418036743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683418036743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -67.380 CLOCK_FPGA  " "   -1.380       -67.380 CLOCK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683418036743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222       -22.214 COMANDOS\[0\]  " "   -1.222       -22.214 COMANDOS\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683418036743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -8.000 BLOCO_CONTADOR59:CONTADOR_MINUTOS\|FLAG_CONTAGEM_MAXIMA  " "   -0.500        -8.000 BLOCO_CONTADOR59:CONTADOR_MINUTOS\|FLAG_CONTAGEM_MAXIMA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683418036743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -8.000 BLOCO_CONTADOR59:CONTADOR_SEGUNDOS\|FLAG_CONTAGEM_MAXIMA  " "   -0.500        -8.000 BLOCO_CONTADOR59:CONTADOR_SEGUNDOS\|FLAG_CONTAGEM_MAXIMA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683418036743 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1683418036743 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1683418036811 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1683418036811 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: FREQUENCIA_SEGUNDOS\|Mux0  from: dataa  to: combout " "Cell: FREQUENCIA_SEGUNDOS\|Mux0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1683418036823 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1683418036823 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1683418036823 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.012 " "Worst-case setup slack is -3.012" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683418036823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683418036823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.012      -145.169 CLOCK_FPGA  " "   -3.012      -145.169 CLOCK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683418036823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.512        -2.577 COMANDOS\[0\]  " "   -0.512        -2.577 COMANDOS\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683418036823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.041        -0.157 BLOCO_CONTADOR59:CONTADOR_MINUTOS\|FLAG_CONTAGEM_MAXIMA  " "   -0.041        -0.157 BLOCO_CONTADOR59:CONTADOR_MINUTOS\|FLAG_CONTAGEM_MAXIMA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683418036823 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.068         0.000 BLOCO_CONTADOR59:CONTADOR_SEGUNDOS\|FLAG_CONTAGEM_MAXIMA  " "    0.068         0.000 BLOCO_CONTADOR59:CONTADOR_SEGUNDOS\|FLAG_CONTAGEM_MAXIMA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683418036823 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1683418036823 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.084 " "Worst-case hold slack is 0.084" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683418036833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683418036833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.084         0.000 COMANDOS\[0\]  " "    0.084         0.000 COMANDOS\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683418036833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 BLOCO_CONTADOR59:CONTADOR_MINUTOS\|FLAG_CONTAGEM_MAXIMA  " "    0.215         0.000 BLOCO_CONTADOR59:CONTADOR_MINUTOS\|FLAG_CONTAGEM_MAXIMA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683418036833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 BLOCO_CONTADOR59:CONTADOR_SEGUNDOS\|FLAG_CONTAGEM_MAXIMA  " "    0.215         0.000 BLOCO_CONTADOR59:CONTADOR_SEGUNDOS\|FLAG_CONTAGEM_MAXIMA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683418036833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 CLOCK_FPGA  " "    0.215         0.000 CLOCK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683418036833 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1683418036833 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1683418036833 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1683418036843 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683418036843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683418036843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -67.380 CLOCK_FPGA  " "   -1.380       -67.380 CLOCK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683418036843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222       -19.318 COMANDOS\[0\]  " "   -1.222       -19.318 COMANDOS\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683418036843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -8.000 BLOCO_CONTADOR59:CONTADOR_MINUTOS\|FLAG_CONTAGEM_MAXIMA  " "   -0.500        -8.000 BLOCO_CONTADOR59:CONTADOR_MINUTOS\|FLAG_CONTAGEM_MAXIMA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683418036843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -8.000 BLOCO_CONTADOR59:CONTADOR_SEGUNDOS\|FLAG_CONTAGEM_MAXIMA  " "   -0.500        -8.000 BLOCO_CONTADOR59:CONTADOR_SEGUNDOS\|FLAG_CONTAGEM_MAXIMA " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1683418036843 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1683418036843 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1683418036923 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1683418036953 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1683418036953 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4548 " "Peak virtual memory: 4548 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1683418037014 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 06 21:07:17 2023 " "Processing ended: Sat May 06 21:07:17 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1683418037014 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1683418037014 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1683418037014 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1683418037014 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1683418037835 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1683418037835 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 06 21:07:17 2023 " "Processing started: Sat May 06 21:07:17 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1683418037835 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1683418037835 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Relogio_digital_1 -c Relogio_digital_1 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Relogio_digital_1 -c Relogio_digital_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1683418037835 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Relogio_digital_1.vo C:/Users/vieir/OneDrive/Documentos/MEGAsync Downloads/Engenharia Eletrica/Projetos_MM_2023/Relogio_digital_1/simulation/modelsim/ simulation " "Generated file Relogio_digital_1.vo in folder \"C:/Users/vieir/OneDrive/Documentos/MEGAsync Downloads/Engenharia Eletrica/Projetos_MM_2023/Relogio_digital_1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1683418038112 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4522 " "Peak virtual memory: 4522 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1683418038135 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 06 21:07:18 2023 " "Processing ended: Sat May 06 21:07:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1683418038135 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1683418038135 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1683418038135 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1683418038135 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 28 s " "Quartus II Full Compilation was successful. 0 errors, 28 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1683418038718 ""}
