{
  "module_name": "mt7915.h",
  "hash_id": "746bcb55f567031e315acaca119e13c6778da8c288bfd736f5314f65c95e5edc",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/mediatek/mt76/mt7915/mt7915.h",
  "human_readable_source": " \n \n\n#ifndef __MT7915_H\n#define __MT7915_H\n\n#include <linux/interrupt.h>\n#include <linux/ktime.h>\n#include \"../mt76_connac.h\"\n#include \"regs.h\"\n\n#define MT7915_MAX_INTERFACES\t\t19\n#define MT7915_WTBL_SIZE\t\t288\n#define MT7916_WTBL_SIZE\t\t544\n#define MT7915_WTBL_RESERVED\t\t(mt7915_wtbl_size(dev) - 1)\n#define MT7915_WTBL_STA\t\t\t(MT7915_WTBL_RESERVED - \\\n\t\t\t\t\t MT7915_MAX_INTERFACES)\n\n#define MT7915_WATCHDOG_TIME\t\t(HZ / 10)\n#define MT7915_RESET_TIMEOUT\t\t(30 * HZ)\n\n#define MT7915_TX_RING_SIZE\t\t2048\n#define MT7915_TX_MCU_RING_SIZE\t\t256\n#define MT7915_TX_FWDL_RING_SIZE\t128\n\n#define MT7915_RX_RING_SIZE\t\t1536\n#define MT7915_RX_MCU_RING_SIZE\t\t512\n\n#define MT7915_FIRMWARE_WA\t\t\"mediatek/mt7915_wa.bin\"\n#define MT7915_FIRMWARE_WM\t\t\"mediatek/mt7915_wm.bin\"\n#define MT7915_ROM_PATCH\t\t\"mediatek/mt7915_rom_patch.bin\"\n\n#define MT7916_FIRMWARE_WA\t\t\"mediatek/mt7916_wa.bin\"\n#define MT7916_FIRMWARE_WM\t\t\"mediatek/mt7916_wm.bin\"\n#define MT7916_ROM_PATCH\t\t\"mediatek/mt7916_rom_patch.bin\"\n\n#define MT7981_FIRMWARE_WA\t\t\"mediatek/mt7981_wa.bin\"\n#define MT7981_FIRMWARE_WM\t\t\"mediatek/mt7981_wm.bin\"\n#define MT7981_ROM_PATCH\t\t\"mediatek/mt7981_rom_patch.bin\"\n\n#define MT7986_FIRMWARE_WA\t\t\"mediatek/mt7986_wa.bin\"\n#define MT7986_FIRMWARE_WM\t\t\"mediatek/mt7986_wm.bin\"\n#define MT7986_FIRMWARE_WM_MT7975\t\"mediatek/mt7986_wm_mt7975.bin\"\n#define MT7986_ROM_PATCH\t\t\"mediatek/mt7986_rom_patch.bin\"\n#define MT7986_ROM_PATCH_MT7975\t\t\"mediatek/mt7986_rom_patch_mt7975.bin\"\n\n#define MT7915_EEPROM_DEFAULT\t\t\"mediatek/mt7915_eeprom.bin\"\n#define MT7915_EEPROM_DEFAULT_DBDC\t\"mediatek/mt7915_eeprom_dbdc.bin\"\n#define MT7916_EEPROM_DEFAULT\t\t\"mediatek/mt7916_eeprom.bin\"\n\n#define MT7981_EEPROM_MT7976_DEFAULT_DBDC\t\"mediatek/mt7981_eeprom_mt7976_dbdc.bin\"\n\n#define MT7986_EEPROM_MT7975_DEFAULT\t\t\"mediatek/mt7986_eeprom_mt7975.bin\"\n#define MT7986_EEPROM_MT7975_DUAL_DEFAULT\t\"mediatek/mt7986_eeprom_mt7975_dual.bin\"\n#define MT7986_EEPROM_MT7976_DEFAULT\t\t\"mediatek/mt7986_eeprom_mt7976.bin\"\n#define MT7986_EEPROM_MT7976_DEFAULT_DBDC\t\"mediatek/mt7986_eeprom_mt7976_dbdc.bin\"\n#define MT7986_EEPROM_MT7976_DUAL_DEFAULT\t\"mediatek/mt7986_eeprom_mt7976_dual.bin\"\n\n#define MT7915_EEPROM_SIZE\t\t3584\n#define MT7916_EEPROM_SIZE\t\t4096\n\n#define MT7915_EEPROM_BLOCK_SIZE\t16\n#define MT7915_HW_TOKEN_SIZE\t\t4096\n#define MT7915_TOKEN_SIZE\t\t8192\n\n#define MT7915_CFEND_RATE_DEFAULT\t0x49\t \n#define MT7915_CFEND_RATE_11B\t\t0x03\t \n\n#define MT7915_THERMAL_THROTTLE_MAX\t100\n#define MT7915_CDEV_THROTTLE_MAX\t99\n\n#define MT7915_SKU_RATE_NUM\t\t161\n\n#define MT7915_MAX_TWT_AGRT\t\t16\n#define MT7915_MAX_STA_TWT_AGRT\t\t8\n#define MT7915_MIN_TWT_DUR 64\n#define MT7915_MAX_QUEUE\t\t(MT_RXQ_BAND2 + __MT_MCUQ_MAX + 2)\n\n#define MT7915_WED_RX_TOKEN_SIZE\t12288\n\n#define MT7915_CRIT_TEMP_IDX\t\t0\n#define MT7915_MAX_TEMP_IDX\t\t1\n#define MT7915_CRIT_TEMP\t\t110\n#define MT7915_MAX_TEMP\t\t\t120\n\nstruct mt7915_vif;\nstruct mt7915_sta;\nstruct mt7915_dfs_pulse;\nstruct mt7915_dfs_pattern;\n\nenum mt7915_txq_id {\n\tMT7915_TXQ_FWDL = 16,\n\tMT7915_TXQ_MCU_WM,\n\tMT7915_TXQ_BAND0,\n\tMT7915_TXQ_BAND1,\n\tMT7915_TXQ_MCU_WA,\n};\n\nenum mt7915_rxq_id {\n\tMT7915_RXQ_BAND0 = 0,\n\tMT7915_RXQ_BAND1,\n\tMT7915_RXQ_MCU_WM = 0,\n\tMT7915_RXQ_MCU_WA,\n\tMT7915_RXQ_MCU_WA_EXT,\n};\n\nenum mt7916_rxq_id {\n\tMT7916_RXQ_MCU_WM = 0,\n\tMT7916_RXQ_MCU_WA,\n\tMT7916_RXQ_MCU_WA_MAIN,\n\tMT7916_RXQ_MCU_WA_EXT,\n\tMT7916_RXQ_BAND0,\n\tMT7916_RXQ_BAND1,\n};\n\nstruct mt7915_twt_flow {\n\tstruct list_head list;\n\tu64 start_tsf;\n\tu64 tsf;\n\tu32 duration;\n\tu16 wcid;\n\t__le16 mantissa;\n\tu8 exp;\n\tu8 table_id;\n\tu8 id;\n\tu8 protection:1;\n\tu8 flowtype:1;\n\tu8 trigger:1;\n\tu8 sched:1;\n};\n\nDECLARE_EWMA(avg_signal, 10, 8)\n\nstruct mt7915_sta {\n\tstruct mt76_wcid wcid;  \n\n\tstruct mt7915_vif *vif;\n\n\tstruct list_head rc_list;\n\tu32 airtime_ac[8];\n\n\tint ack_signal;\n\tstruct ewma_avg_signal avg_ack_signal;\n\n\tunsigned long changed;\n\tunsigned long jiffies;\n\tstruct mt76_connac_sta_key_conf bip;\n\n\tstruct {\n\t\tu8 flowid_mask;\n\t\tstruct mt7915_twt_flow flow[MT7915_MAX_STA_TWT_AGRT];\n\t} twt;\n};\n\nstruct mt7915_vif_cap {\n\tbool ht_ldpc:1;\n\tbool vht_ldpc:1;\n\tbool he_ldpc:1;\n\tbool vht_su_ebfer:1;\n\tbool vht_su_ebfee:1;\n\tbool vht_mu_ebfer:1;\n\tbool vht_mu_ebfee:1;\n\tbool he_su_ebfer:1;\n\tbool he_su_ebfee:1;\n\tbool he_mu_ebfer:1;\n};\n\nstruct mt7915_vif {\n\tstruct mt76_vif mt76;  \n\n\tstruct mt7915_vif_cap cap;\n\tstruct mt7915_sta sta;\n\tstruct mt7915_phy *phy;\n\n\tstruct ieee80211_tx_queue_params queue_params[IEEE80211_NUM_ACS];\n\tstruct cfg80211_bitrate_mask bitrate_mask;\n};\n\n \nstruct mt7915_crash_data {\n\tguid_t guid;\n\tstruct timespec64 timestamp;\n\n\tu8 *memdump_buf;\n\tsize_t memdump_buf_len;\n};\n\nstruct mt7915_hif {\n\tstruct list_head list;\n\n\tstruct device *dev;\n\tvoid __iomem *regs;\n\tint irq;\n};\n\nstruct mt7915_phy {\n\tstruct mt76_phy *mt76;\n\tstruct mt7915_dev *dev;\n\n\tstruct ieee80211_sband_iftype_data iftype[NUM_NL80211_BANDS][NUM_NL80211_IFTYPES];\n\n\tstruct ieee80211_vif *monitor_vif;\n\n\tstruct thermal_cooling_device *cdev;\n\tu8 cdev_state;\n\tu8 throttle_state;\n\tu32 throttle_temp[2];  \n\n\tu32 rxfilter;\n\tu64 omac_mask;\n\n\tu16 noise;\n\n\ts16 coverage_class;\n\tu8 slottime;\n\n\tu8 rdd_state;\n\n\tu32 trb_ts;\n\n\tu32 rx_ampdu_ts;\n\tu32 ampdu_ref;\n\n\tstruct mt76_mib_stats mib;\n\tstruct mt76_channel_state state_ts;\n\n#ifdef CONFIG_NL80211_TESTMODE\n\tstruct {\n\t\tu32 *reg_backup;\n\n\t\ts32 last_freq_offset;\n\t\tu8 last_rcpi[4];\n\t\ts8 last_ib_rssi[4];\n\t\ts8 last_wb_rssi[4];\n\t\tu8 last_snr;\n\n\t\tu8 spe_idx;\n\t} test;\n#endif\n};\n\nstruct mt7915_dev {\n\tunion {  \n\t\tstruct mt76_dev mt76;\n\t\tstruct mt76_phy mphy;\n\t};\n\n\tstruct mt7915_hif *hif2;\n\tstruct mt7915_reg_desc reg;\n\tu8 q_id[MT7915_MAX_QUEUE];\n\tu32 q_int_mask[MT7915_MAX_QUEUE];\n\tu32 wfdma_mask;\n\n\tconst struct mt76_bus_ops *bus_ops;\n\tstruct mt7915_phy phy;\n\n\t \n\tstruct cfg80211_chan_def rdd2_chandef;\n\tstruct mt7915_phy *rdd2_phy;\n\n\tu16 chainmask;\n\tu16 chainshift;\n\tu32 hif_idx;\n\n\tstruct work_struct init_work;\n\tstruct work_struct rc_work;\n\tstruct work_struct dump_work;\n\tstruct work_struct reset_work;\n\twait_queue_head_t reset_wait;\n\n\tstruct {\n\t\tu32 state;\n\t\tu32 wa_reset_count;\n\t\tu32 wm_reset_count;\n\t\tbool hw_full_reset:1;\n\t\tbool hw_init_done:1;\n\t\tbool restart:1;\n\t} recovery;\n\n\t \n\tstruct mutex dump_mutex;\n#ifdef CONFIG_DEV_COREDUMP\n\tstruct {\n\t\tstruct mt7915_crash_data *crash_data;\n\t} coredump;\n#endif\n\n\tstruct list_head sta_rc_list;\n\tstruct list_head twt_list;\n\n\tu32 hw_pattern;\n\n\tbool dbdc_support;\n\tbool flash_mode;\n\tbool muru_debug;\n\tbool ibf;\n\n\tstruct dentry *debugfs_dir;\n\tstruct rchan *relay_fwlog;\n\n\tvoid *cal;\n\n\tstruct {\n\t\tu8 debug_wm;\n\t\tu8 debug_wa;\n\t\tu8 debug_bin;\n\t} fw;\n\n\tstruct {\n\t\tu16 table_mask;\n\t\tu8 n_agrt;\n\t} twt;\n\n\tstruct reset_control *rstc;\n\tvoid __iomem *dcm;\n\tvoid __iomem *sku;\n};\n\nenum {\n\tWFDMA0 = 0x0,\n\tWFDMA1,\n\tWFDMA_EXT,\n\t__MT_WFDMA_MAX,\n};\n\nenum {\n\tMT_RX_SEL0,\n\tMT_RX_SEL1,\n\tMT_RX_SEL2,  \n};\n\nenum mt7915_rdd_cmd {\n\tRDD_STOP,\n\tRDD_START,\n\tRDD_DET_MODE,\n\tRDD_RADAR_EMULATE,\n\tRDD_START_TXQ = 20,\n\tRDD_SET_WF_ANT = 30,\n\tRDD_CAC_START = 50,\n\tRDD_CAC_END,\n\tRDD_NORMAL_START,\n\tRDD_DISABLE_DFS_CAL,\n\tRDD_PULSE_DBG,\n\tRDD_READ_PULSE,\n\tRDD_RESUME_BF,\n\tRDD_IRQ_OFF,\n};\n\nstatic inline struct mt7915_phy *\nmt7915_hw_phy(struct ieee80211_hw *hw)\n{\n\tstruct mt76_phy *phy = hw->priv;\n\n\treturn phy->priv;\n}\n\nstatic inline struct mt7915_dev *\nmt7915_hw_dev(struct ieee80211_hw *hw)\n{\n\tstruct mt76_phy *phy = hw->priv;\n\n\treturn container_of(phy->dev, struct mt7915_dev, mt76);\n}\n\nstatic inline struct mt7915_phy *\nmt7915_ext_phy(struct mt7915_dev *dev)\n{\n\tstruct mt76_phy *phy = dev->mt76.phys[MT_BAND1];\n\n\tif (!phy)\n\t\treturn NULL;\n\n\treturn phy->priv;\n}\n\nstatic inline u32 mt7915_check_adie(struct mt7915_dev *dev, bool sku)\n{\n\tu32 mask = sku ? MT_CONNINFRA_SKU_MASK : MT_ADIE_TYPE_MASK;\n\tif (!is_mt798x(&dev->mt76))\n\t\treturn 0;\n\n\treturn mt76_rr(dev, MT_CONNINFRA_SKU_DEC_ADDR) & mask;\n}\n\nextern const struct ieee80211_ops mt7915_ops;\nextern const struct mt76_testmode_ops mt7915_testmode_ops;\nextern struct pci_driver mt7915_pci_driver;\nextern struct pci_driver mt7915_hif_driver;\nextern struct platform_driver mt798x_wmac_driver;\n\n#ifdef CONFIG_MT798X_WMAC\nint mt7986_wmac_enable(struct mt7915_dev *dev);\nvoid mt7986_wmac_disable(struct mt7915_dev *dev);\n#else\nstatic inline int mt7986_wmac_enable(struct mt7915_dev *dev)\n{\n\treturn 0;\n}\n\nstatic inline void mt7986_wmac_disable(struct mt7915_dev *dev)\n{\n}\n#endif\nstruct mt7915_dev *mt7915_mmio_probe(struct device *pdev,\n\t\t\t\t     void __iomem *mem_base, u32 device_id);\nvoid mt7915_wfsys_reset(struct mt7915_dev *dev);\nirqreturn_t mt7915_irq_handler(int irq, void *dev_instance);\nu64 __mt7915_get_tsf(struct ieee80211_hw *hw, struct mt7915_vif *mvif);\nu32 mt7915_wed_init_buf(void *ptr, dma_addr_t phys, int token_id);\n\nint mt7915_register_device(struct mt7915_dev *dev);\nvoid mt7915_unregister_device(struct mt7915_dev *dev);\nint mt7915_eeprom_init(struct mt7915_dev *dev);\nvoid mt7915_eeprom_parse_hw_cap(struct mt7915_dev *dev,\n\t\t\t\tstruct mt7915_phy *phy);\nint mt7915_eeprom_get_target_power(struct mt7915_dev *dev,\n\t\t\t\t   struct ieee80211_channel *chan,\n\t\t\t\t   u8 chain_idx);\ns8 mt7915_eeprom_get_power_delta(struct mt7915_dev *dev, int band);\nint mt7915_dma_init(struct mt7915_dev *dev, struct mt7915_phy *phy2);\nvoid mt7915_dma_prefetch(struct mt7915_dev *dev);\nvoid mt7915_dma_cleanup(struct mt7915_dev *dev);\nint mt7915_dma_reset(struct mt7915_dev *dev, bool force);\nint mt7915_dma_start(struct mt7915_dev *dev, bool reset, bool wed_reset);\nint mt7915_txbf_init(struct mt7915_dev *dev);\nvoid mt7915_init_txpower(struct mt7915_dev *dev,\n\t\t\t struct ieee80211_supported_band *sband);\nvoid mt7915_reset(struct mt7915_dev *dev);\nint mt7915_run(struct ieee80211_hw *hw);\nint mt7915_mcu_init(struct mt7915_dev *dev);\nint mt7915_mcu_init_firmware(struct mt7915_dev *dev);\nint mt7915_mcu_twt_agrt_update(struct mt7915_dev *dev,\n\t\t\t       struct mt7915_vif *mvif,\n\t\t\t       struct mt7915_twt_flow *flow,\n\t\t\t       int cmd);\nint mt7915_mcu_add_dev_info(struct mt7915_phy *phy,\n\t\t\t    struct ieee80211_vif *vif, bool enable);\nint mt7915_mcu_add_bss_info(struct mt7915_phy *phy,\n\t\t\t    struct ieee80211_vif *vif, int enable);\nint mt7915_mcu_add_sta(struct mt7915_dev *dev, struct ieee80211_vif *vif,\n\t\t       struct ieee80211_sta *sta, bool enable);\nint mt7915_mcu_add_tx_ba(struct mt7915_dev *dev,\n\t\t\t struct ieee80211_ampdu_params *params,\n\t\t\t bool add);\nint mt7915_mcu_add_rx_ba(struct mt7915_dev *dev,\n\t\t\t struct ieee80211_ampdu_params *params,\n\t\t\t bool add);\nint mt7915_mcu_update_bss_color(struct mt7915_dev *dev, struct ieee80211_vif *vif,\n\t\t\t\tstruct cfg80211_he_bss_color *he_bss_color);\nint mt7915_mcu_add_inband_discov(struct mt7915_dev *dev, struct ieee80211_vif *vif,\n\t\t\t\t u32 changed);\nint mt7915_mcu_add_beacon(struct ieee80211_hw *hw, struct ieee80211_vif *vif,\n\t\t\t  int enable, u32 changed);\nint mt7915_mcu_add_obss_spr(struct mt7915_phy *phy, struct ieee80211_vif *vif,\n\t\t\t    struct ieee80211_he_obss_pd *he_obss_pd);\nint mt7915_mcu_add_rate_ctrl(struct mt7915_dev *dev, struct ieee80211_vif *vif,\n\t\t\t     struct ieee80211_sta *sta, bool changed);\nint mt7915_mcu_add_smps(struct mt7915_dev *dev, struct ieee80211_vif *vif,\n\t\t\tstruct ieee80211_sta *sta);\nint mt7915_set_channel(struct mt7915_phy *phy);\nint mt7915_mcu_set_chan_info(struct mt7915_phy *phy, int cmd);\nint mt7915_mcu_set_tx(struct mt7915_dev *dev, struct ieee80211_vif *vif);\nint mt7915_mcu_update_edca(struct mt7915_dev *dev, void *req);\nint mt7915_mcu_set_fixed_rate_ctrl(struct mt7915_dev *dev,\n\t\t\t\t   struct ieee80211_vif *vif,\n\t\t\t\t   struct ieee80211_sta *sta,\n\t\t\t\t   void *data, u32 field);\nint mt7915_mcu_set_eeprom(struct mt7915_dev *dev);\nint mt7915_mcu_get_eeprom(struct mt7915_dev *dev, u32 offset);\nint mt7915_mcu_get_eeprom_free_block(struct mt7915_dev *dev, u8 *block_num);\nint mt7915_mcu_set_mac(struct mt7915_dev *dev, int band, bool enable,\n\t\t       bool hdr_trans);\nint mt7915_mcu_set_test_param(struct mt7915_dev *dev, u8 param, bool test_mode,\n\t\t\t      u8 en);\nint mt7915_mcu_set_ser(struct mt7915_dev *dev, u8 action, u8 set, u8 band);\nint mt7915_mcu_set_sku_en(struct mt7915_phy *phy, bool enable);\nint mt7915_mcu_set_txpower_sku(struct mt7915_phy *phy);\nint mt7915_mcu_get_txpower_sku(struct mt7915_phy *phy, s8 *txpower, int len);\nint mt7915_mcu_set_txpower_frame_min(struct mt7915_phy *phy, s8 txpower);\nint mt7915_mcu_set_txpower_frame(struct mt7915_phy *phy,\n\t\t\t\t struct ieee80211_vif *vif,\n\t\t\t\t struct ieee80211_sta *sta, s8 txpower);\nint mt7915_mcu_set_txbf(struct mt7915_dev *dev, u8 action);\nint mt7915_mcu_set_fcc5_lpn(struct mt7915_dev *dev, int val);\nint mt7915_mcu_set_pulse_th(struct mt7915_dev *dev,\n\t\t\t    const struct mt7915_dfs_pulse *pulse);\nint mt7915_mcu_set_radar_th(struct mt7915_dev *dev, int index,\n\t\t\t    const struct mt7915_dfs_pattern *pattern);\nint mt7915_mcu_set_muru_ctrl(struct mt7915_dev *dev, u32 cmd, u32 val);\nint mt7915_mcu_apply_group_cal(struct mt7915_dev *dev);\nint mt7915_mcu_apply_tx_dpd(struct mt7915_phy *phy);\nint mt7915_mcu_get_chan_mib_info(struct mt7915_phy *phy, bool chan_switch);\nint mt7915_mcu_get_temperature(struct mt7915_phy *phy);\nint mt7915_mcu_set_thermal_throttling(struct mt7915_phy *phy, u8 state);\nint mt7915_mcu_set_thermal_protect(struct mt7915_phy *phy);\nint mt7915_mcu_get_rx_rate(struct mt7915_phy *phy, struct ieee80211_vif *vif,\n\t\t\t   struct ieee80211_sta *sta, struct rate_info *rate);\nint mt7915_mcu_rdd_background_enable(struct mt7915_phy *phy,\n\t\t\t\t     struct cfg80211_chan_def *chandef);\nint mt7915_mcu_wed_wa_tx_stats(struct mt7915_dev *dev, u16 wcid);\nint mt7915_mcu_rf_regval(struct mt7915_dev *dev, u32 regidx, u32 *val, bool set);\nint mt7915_mcu_wa_cmd(struct mt7915_dev *dev, int cmd, u32 a1, u32 a2, u32 a3);\nint mt7915_mcu_fw_log_2_host(struct mt7915_dev *dev, u8 type, u8 ctrl);\nint mt7915_mcu_fw_dbg_ctrl(struct mt7915_dev *dev, u32 module, u8 level);\nvoid mt7915_mcu_rx_event(struct mt7915_dev *dev, struct sk_buff *skb);\nvoid mt7915_mcu_exit(struct mt7915_dev *dev);\n\nstatic inline u16 mt7915_wtbl_size(struct mt7915_dev *dev)\n{\n\treturn is_mt7915(&dev->mt76) ? MT7915_WTBL_SIZE : MT7916_WTBL_SIZE;\n}\n\nstatic inline u16 mt7915_eeprom_size(struct mt7915_dev *dev)\n{\n\treturn is_mt7915(&dev->mt76) ? MT7915_EEPROM_SIZE : MT7916_EEPROM_SIZE;\n}\n\nvoid mt7915_dual_hif_set_irq_mask(struct mt7915_dev *dev, bool write_reg,\n\t\t\t\t  u32 clear, u32 set);\n\nstatic inline void mt7915_irq_enable(struct mt7915_dev *dev, u32 mask)\n{\n\tif (dev->hif2)\n\t\tmt7915_dual_hif_set_irq_mask(dev, false, 0, mask);\n\telse\n\t\tmt76_set_irq_mask(&dev->mt76, 0, 0, mask);\n\n\ttasklet_schedule(&dev->mt76.irq_tasklet);\n}\n\nstatic inline void mt7915_irq_disable(struct mt7915_dev *dev, u32 mask)\n{\n\tif (dev->hif2)\n\t\tmt7915_dual_hif_set_irq_mask(dev, true, mask, 0);\n\telse\n\t\tmt76_set_irq_mask(&dev->mt76, MT_INT_MASK_CSR, mask, 0);\n}\n\nvoid mt7915_memcpy_fromio(struct mt7915_dev *dev, void *buf, u32 offset,\n\t\t\t  size_t len);\n\nvoid mt7915_mac_init(struct mt7915_dev *dev);\nu32 mt7915_mac_wtbl_lmac_addr(struct mt7915_dev *dev, u16 wcid, u8 dw);\nbool mt7915_mac_wtbl_update(struct mt7915_dev *dev, int idx, u32 mask);\nvoid mt7915_mac_reset_counters(struct mt7915_phy *phy);\nvoid mt7915_mac_cca_stats_reset(struct mt7915_phy *phy);\nvoid mt7915_mac_enable_nf(struct mt7915_dev *dev, bool ext_phy);\nvoid mt7915_mac_enable_rtscts(struct mt7915_dev *dev,\n\t\t\t      struct ieee80211_vif *vif, bool enable);\nvoid mt7915_mac_write_txwi(struct mt76_dev *dev, __le32 *txwi,\n\t\t\t   struct sk_buff *skb, struct mt76_wcid *wcid, int pid,\n\t\t\t   struct ieee80211_key_conf *key,\n\t\t\t   enum mt76_txq_id qid, u32 changed);\nvoid mt7915_mac_set_timing(struct mt7915_phy *phy);\nint mt7915_mac_sta_add(struct mt76_dev *mdev, struct ieee80211_vif *vif,\n\t\t       struct ieee80211_sta *sta);\nvoid mt7915_mac_sta_remove(struct mt76_dev *mdev, struct ieee80211_vif *vif,\n\t\t\t   struct ieee80211_sta *sta);\nvoid mt7915_mac_work(struct work_struct *work);\nvoid mt7915_mac_reset_work(struct work_struct *work);\nvoid mt7915_mac_dump_work(struct work_struct *work);\nvoid mt7915_mac_sta_rc_work(struct work_struct *work);\nvoid mt7915_mac_update_stats(struct mt7915_phy *phy);\nvoid mt7915_mac_twt_teardown_flow(struct mt7915_dev *dev,\n\t\t\t\t  struct mt7915_sta *msta,\n\t\t\t\t  u8 flowid);\nvoid mt7915_mac_add_twt_setup(struct ieee80211_hw *hw,\n\t\t\t      struct ieee80211_sta *sta,\n\t\t\t      struct ieee80211_twt_setup *twt);\nint mt7915_tx_prepare_skb(struct mt76_dev *mdev, void *txwi_ptr,\n\t\t\t  enum mt76_txq_id qid, struct mt76_wcid *wcid,\n\t\t\t  struct ieee80211_sta *sta,\n\t\t\t  struct mt76_tx_info *tx_info);\nvoid mt7915_queue_rx_skb(struct mt76_dev *mdev, enum mt76_rxq_id q,\n\t\t\t struct sk_buff *skb, u32 *info);\nbool mt7915_rx_check(struct mt76_dev *mdev, void *data, int len);\nvoid mt7915_stats_work(struct work_struct *work);\nint mt76_dfs_start_rdd(struct mt7915_dev *dev, bool force);\nint mt7915_dfs_init_radar_detector(struct mt7915_phy *phy);\nvoid mt7915_set_stream_he_caps(struct mt7915_phy *phy);\nvoid mt7915_set_stream_vht_txbf_caps(struct mt7915_phy *phy);\nvoid mt7915_update_channel(struct mt76_phy *mphy);\nint mt7915_mcu_muru_debug_set(struct mt7915_dev *dev, bool enable);\nint mt7915_mcu_muru_debug_get(struct mt7915_phy *phy);\nint mt7915_mcu_wed_enable_rx_stats(struct mt7915_dev *dev);\nint mt7915_init_debugfs(struct mt7915_phy *phy);\nvoid mt7915_debugfs_rx_fw_monitor(struct mt7915_dev *dev, const void *data, int len);\nbool mt7915_debugfs_rx_log(struct mt7915_dev *dev, const void *data, int len);\n#ifdef CONFIG_MAC80211_DEBUGFS\nvoid mt7915_sta_add_debugfs(struct ieee80211_hw *hw, struct ieee80211_vif *vif,\n\t\t\t    struct ieee80211_sta *sta, struct dentry *dir);\n#endif\nint mt7915_mmio_wed_init(struct mt7915_dev *dev, void *pdev_ptr,\n\t\t\t bool pci, int *irq);\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}