Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Mar 11 15:36:37 2023
| Host         : DESKTOP-6NLBORO running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file fpga_core_control_sets_placed.rpt
| Design       : fpga_core
| Device       : xc7a35ti
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    35 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |               6 |            3 |
| No           | Yes                   | No                     |            1001 |          267 |
| Yes          | No                    | No                     |              17 |            5 |
| Yes          | No                    | Yes                    |              60 |           16 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+-----------------------------------------------------+---------------------------------------+------------------+----------------+--------------+
|      Clock Signal     |                    Enable Signal                    |            Set/Reset Signal           | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------+-----------------------------------------------------+---------------------------------------+------------------+----------------+--------------+
|  s_axi_aclk_IBUF_BUFG |                                                     |                                       |                1 |              1 |         1.00 |
|  s_axi_aclk_IBUF_BUFG | uart_inst/uart_rx_inst/bit_cnt                      | s_axi_aresetn_IBUF                    |                1 |              4 |         4.00 |
|  s_axi_aclk_IBUF_BUFG | uart_inst/uart_tx_inst/txd_reg2_out                 | s_axi_aresetn_IBUF                    |                1 |              5 |         5.00 |
|  s_axi_aclk_IBUF_BUFG |                                                     | s_axi_aresetn_IBUF                    |                3 |              6 |         2.00 |
|  s_axi_aclk_IBUF_BUFG | uart_inst/uart_rx_inst/output_axis_tvalid_reg10_out | s_axi_aresetn_IBUF                    |                3 |              8 |         2.67 |
|  s_axi_aclk_IBUF_BUFG | uart_inst/uart_rx_inst/E[0]                         | s_axi_aresetn_IBUF                    |                2 |              8 |         4.00 |
|  s_axi_aclk_IBUF_BUFG | uart_inst/uart_rx_inst/data_reg_0                   |                                       |                2 |              8 |         4.00 |
|  s_axi_aclk_IBUF_BUFG | uart_inst/uart_tx_inst/data_reg                     |                                       |                3 |              9 |         3.00 |
|  s_axi_aclk_IBUF_BUFG | uart_inst/uart_rx_inst/prescale_reg[0]_i_1__0_n_0   | s_axi_aresetn_IBUF                    |                4 |             16 |         4.00 |
|  s_axi_aclk_IBUF_BUFG | uart_inst/uart_tx_inst/prescale_reg[0]_i_1_n_0      | s_axi_aresetn_IBUF                    |                5 |             19 |         3.80 |
|  s_axi_aclk_IBUF_BUFG |                                                     | uart_inst/uart_rx_inst/out[0]_i_1_n_0 |              267 |           1001 |         3.75 |
+-----------------------+-----------------------------------------------------+---------------------------------------+------------------+----------------+--------------+


