Release 10.1.03 - xst K.39 (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to /afs/athena.mit.edu/user/p/l/plancher/Desktop/6.111-Final-Project/Main_FPGA/xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to /afs/athena.mit.edu/user/p/l/plancher/Desktop/6.111-Final-Project/Main_FPGA/xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: labkit.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "labkit.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "labkit"
Output Format                      : NGC
Target Device                      : xc2v6000-4-bf957

---- Source Options
Top Module Name                    : labkit
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Convert Tristates To Logic         : Yes
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : labkit.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../Sources/Shared/quadrant.v" in library work
Compiling verilog file "../Sources/Shared/polar_to_cartesian.v" in library work
Module <quadrant> compiled
Compiling verilog file "../Sources/Shared/median_3.v" in library work
Module <polar_to_cartesian> compiled
Compiling verilog file "../Sources/Shared/find_min_5_vals_cascading.v" in library work
Module <median_3> compiled
Compiling verilog file "../Sources/Shared/divider_600us.v" in library work
Module <find_min_5_vals_cascading> compiled
Compiling verilog file "../Sources/Shared/calc_r_y_theta.v" in library work
Module <divider_600us> compiled
Compiling verilog file "../Sources/Shared/calc_abs7rtan_00_75_15.v" in library work
Module <calc_r_y_theta> compiled
Compiling verilog file "../Sources/Shared/abs_val_8.v" in library work
Module <calc_abs7rtan_00_75_15> compiled
Compiling verilog file "../Sources/Shared/abs_diff_9.v" in library work
Module <abs_val_8> compiled
Compiling verilog file "../Sources/Shared/abs_diff_7.v" in library work
Module <abs_diff_9> compiled
Compiling verilog file "../Sources/Main FPGA/run_HCSR04.v" in library work
Module <abs_diff_7> compiled
Compiling verilog file "../Sources/Shared/timer.v" in library work
Module <run_HCSR04> compiled
Compiling verilog file "../Sources/Shared/roughly_equal_locations.v" in library work
Module <timer> compiled
Compiling verilog file "../Sources/Shared/delay.v" in library work
Module <roughly_equal_locations> compiled
Compiling verilog file "../Sources/Main FPGA/triangle.v" in library work
Module <delayN> compiled
Compiling verilog file "../Sources/Main FPGA/path_math.v" in library work
Module <triangle> compiled
Compiling verilog file "../Sources/Main FPGA/orientation_math.v" in library work
Module <path_math> compiled
Compiling verilog file "../Sources/Main FPGA/grid.v" in library work
Module <orientation_math> compiled
Compiling verilog file "../Sources/Main FPGA/get_median_of_3_HCSR04_runs.v" in library work
Module <grid> compiled
Compiling verilog file "../Sources/Main FPGA/blob.v" in library work
Module <get_median_of_3_HCSR04_runs> compiled
Compiling verilog file "../Sources/Main FPGA/alpha_blend.v" in library work
Module <blob> compiled
Compiling verilog file "../Sources/Shared/edge_detect.v" in library work
Module <alpha_blend> compiled
Compiling verilog file "../Sources/Shared/debounce.v" in library work
Module <edge_detect> compiled
Compiling verilog file "../Sources/Main FPGA/xvga.v" in library work
Module <debounce> compiled
Compiling verilog file "../Sources/Main FPGA/vga_writer.v" in library work
Module <xvga> compiled
Compiling verilog file "../Sources/Main FPGA/target_location_selector.v" in library work
Module <vga_writer> compiled
Compiling verilog file "../Sources/Main FPGA/rover_location_calculator.v" in library work
Module <target_location_selector> compiled
Compiling verilog file "../Sources/Main FPGA/main_fsm.v" in library work
Module <rover_location_calculator> compiled
Compiling verilog file "../Sources/Main FPGA/ir_transmitter.v" in library work
Module <main_fsm> compiled
Compiling verilog file "../Sources/Main FPGA/display_8hex_labkit.v" in library work
Module <ir_transmitter> compiled
Compiling verilog file "../Sources/Main FPGA/labkit_mainFPGA.v" in library work
Module <display_16hex_labkit> compiled
Module <labkit> compiled
No errors in compilation
Analysis of file <"labkit.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <labkit> in library <work>.

Analyzing hierarchy for module <debounce> in library <work> with parameters.
	DELAY = "00000000000001000001111010110000"

Analyzing hierarchy for module <xvga> in library <work>.

Analyzing hierarchy for module <edge_detect> in library <work>.

Analyzing hierarchy for module <target_location_selector> in library <work> with parameters.
	DEFAULT_LOCATION = "011000011000"
	LOC_1 = "000100100000"
	LOC_2 = "011100110000"
	LOC_3 = "100000001010"
	LOC_4 = "101101000000"

Analyzing hierarchy for module <main_fsm> in library <work> with parameters.
	ARE_WE_DONE = "10001"
	CALC_MOVE_COMMAND_1 = "01010"
	CALC_MOVE_COMMAND_2 = "01011"
	CALC_MOVE_COMMAND_3 = "01100"
	IDLE = "00000"
	IR_TRANSMIT_DELAY_1 = "00100"
	IR_TRANSMIT_DELAY_2 = "01101"
	IR_TRANSMIT_DELAY_COUNT = "00000000010011000100101101000000"
	LOCATION_DELAY = "00000001100110111111110011000000"
	MOVE_DELAY_FACTOR = "00000001100110111111110011000000"
	MOVE_MOVE = "01110"
	OFF = "0"
	ON = "1"
	ONE_CYCLE_DELAY_1 = "00001"
	ONE_CYCLE_DELAY_2 = "00110"
	ONE_CYCLE_DELAY_3 = "01111"
	ORIENTATION_DELAY = "00001010"
	ORIENTATION_MOVE = "000000001010"
	ORIENTATION_MOVE_S = "00101"
	ORIENTATION_PHASE_1 = "00011"
	ORIENTATION_PHASE_2 = "01000"
	ORIENTATION_PHASE_3 = "01001"
	RUN_ULTRASOUND_1 = "00010"
	RUN_ULTRASOUND_2 = "00111"
	RUN_ULTRASOUND_3 = "10000"

Analyzing hierarchy for module <rover_location_calculator> in library <work> with parameters.
	IDLE = "0000"
	PAUSE = "0010"
	REPORT = "0100"
	RUN = "0001"
	TOTAL_ULTRASOUNDS = "00000000000000000000000000000110"
	WAIT = "0011"

Analyzing hierarchy for module <vga_writer> in library <work> with parameters.
	ALPHA_M = "00000000000000000000000000000010"
	ALPHA_N = "00000000000000000000000000000100"
	ALPHA_N_LOG_2 = "00000000000000000000000000000010"
	BLANK_COLOR = "000000000000000000000000"
	GRID_BOTTOM_BORDER = "00000000000000000000000100000000"
	GRID_COLOR = "111111111111111111111111"
	GRID_HEIGHT = "00000000000000000000000100000000"
	GRID_LEFT_BORDER = "11111111111111111111111100000000"
	GRID_LINE_WIDTH = "00000000000000000000000000000001"
	GRID_RIGHT_BORDER = "00000000000000000000000100000000"
	GRID_TOP_BORDER = "00000000000000000000001000000000"
	GRID_WIDTH = "00000000000000000000001000000000"
	PIPELINE_LENGTH = "00000000000000000000000000000101"
	ROVER_COLOR = "111111110000000000000000"
	ROVER_HEIGHT = "00000000000000000000000000010000"
	ROVER_ORIENTED_COLOR = "000000000000000011111111"
	ROVER_WIDTH = "00000000000000000000000000010000"
	TARGET_COLOR = "000000001111111100000000"
	TARGET_HEIGHT = "00000000000000000000000000010000"
	TARGET_WIDTH = "00000000000000000000000000010000"
	TOTAL_HEIGHT = "00000000000000000000001100000000"
	TOTAL_WIDTH = "00000000000000000000010000000000"

Analyzing hierarchy for module <ir_transmitter> in library <work> with parameters.
	BIT = "100"
	COUNT_GOAL = "00000000000000000000011111101000"
	IDLE = "000"
	START = "010"
	TRANS = "011"
	WAIT = "001"

Analyzing hierarchy for module <display_16hex_labkit> in library <work>.

Analyzing hierarchy for module <orientation_math> in library <work> with parameters.
	ABS_DELTA_QUAD = "0101"
	ABS_DIFF = "0111"
	BASE_ANGLE_CALC = "1000"
	CALC_ORIENTATION = "1001"
	DEG180 = "01100"
	DEG360 = "11000"
	DELTAS = "0100"
	DX_TAN = "0110"
	ERROR_FACTOR = "00000000000000000000000000000100"
	IDLE = "0000"
	PTC = "0011"
	REPORT = "1111"
	SHORTCUT_TEST = "0001"
	SHORTCUT_TEST_2 = "0010"

Analyzing hierarchy for module <path_math> in library <work> with parameters.
	ABS_DELTA_QUAD = "0011"
	ABS_DY_DIV_SIN = "0101"
	DEG180 = "01100"
	DEG360 = "11000"
	DELTAS = "0010"
	IDLE = "0000"
	ORIENT_BASE_ANGLE = "0100"
	PTC_AND_ANGLE = "0001"
	REPORT = "1111"

Analyzing hierarchy for module <roughly_equal_locations> in library <work> with parameters.
	COMP = "0100"
	DELTAS = "0010"
	D_2 = "0011"
	IDLE = "0000"
	MAX_DISTANCE_FOR_EQUAL = "00000000000000000000000000000110"
	MAX_DISTANCE_FOR_EQUAL_2 = "00000000000000000000000000100100"
	PTC = "0001"

Analyzing hierarchy for module <get_median_of_3_HCSR04_runs> in library <work> with parameters.
	CALC_MEDIAN = "0100"
	IDLE = "0000"
	NUM_REPEATS = "00000000000000000000000000000011"
	PAUSE = "0010"
	REPORT = "0101"
	RUN = "0001"
	WAIT = "0011"

Analyzing hierarchy for module <delayN> in library <work> with parameters.
	NDELAY = "00000000000000000000000000000101"

Analyzing hierarchy for module <polar_to_cartesian> in library <work> with parameters.
	NEG = "111111111"
	POS = "000000001"
	ZERO = "000000000"

Analyzing hierarchy for module <grid> in library <work> with parameters.
	BLANK_COLOR = "000000000000000000000000"
	BORDER_WIDTH = "00000000000000000000000000000011"
	BOTTOM_BORDER = "00000000000000000000000100000000"
	GRID_COLOR = "111111111111111111111111"
	LEFT_BORDER = "11111111111111111111111100000000"
	LINE_WIDTH = "00000000000000000000000000000001"
	RADIAL_ROUNDING_FACTOR = "00000000000000000000000000000011"
	RIGHT_BORDER = "00000000000000000000000100000000"
	ROUNDING_FACTOR = "00000000000000000000000001000000"
	ROUNDING_FACTOR_2 = "00000000000000000000000010000000"
	ROUNDING_FACTOR_4 = "00000000000000000000000100000000"
	R_1 = "00000000000000000000010000000000"
	R_2 = "00000000000000000001000000000000"
	R_3 = "00000000000000000010010000000000"
	R_4 = "00000000000000000100000000000000"
	R_5 = "00000000000000000110010000000000"
	R_6 = "00000000000000001001000000000000"
	R_7 = "00000000000000001100010000000000"
	TOP_BORDER = "00000000000000000000001000000000"

Analyzing hierarchy for module <blob> in library <work> with parameters.
	BLANK_COLOR = "000000000000000000000000"
	COLOR = "000000001111111100000000"
	HEIGHT = "00000000000000000000000000010000"
	HEIGHT_D2 = "00000000000000000000000000001000"
	WIDTH = "00000000000000000000000000010000"
	WIDTH_D2 = "00000000000000000000000000001000"

Analyzing hierarchy for module <blob> in library <work> with parameters.
	BLANK_COLOR = "000000000000000000000000"
	COLOR = "111111110000000000000000"
	HEIGHT = "00000000000000000000000000010000"
	HEIGHT_D2 = "00000000000000000000000000001000"
	WIDTH = "00000000000000000000000000010000"
	WIDTH_D2 = "00000000000000000000000000001000"

Analyzing hierarchy for module <triangle> in library <work> with parameters.
	BLANK_COLOR = "000000000000000000000000"
	COLOR = "000000000000000011111111"
	D180 = "00000000000000000000000000001100"
	D360 = "00000000000000000000000000011000"
	HEIGHT = "00000000000000000000000000010000"
	HEIGHT_D2 = "00000000000000000000000000001000"
	INDICATOR_COLOR = "111111110000000000000000"
	ROUNDING_FACTOR = "00000000000000000000000000000010"
	ROUNDING_FACTOR_2 = "00000000000000000000000000000100"
	WIDTH = "00000000000000000000000000010000"
	WIDTH_D2 = "00000000000000000000000000001000"

Analyzing hierarchy for module <alpha_blend> in library <work> with parameters.
	ALPHA_M = "00000000000000000000000000000010"
	ALPHA_N = "00000000000000000000000000000100"
	ALPHA_N_LOG_2 = "00000000000000000000000000000010"

Analyzing hierarchy for module <timer> in library <work> with parameters.
	COUNT_GOAL = "00000000000000000000011111101000"

Analyzing hierarchy for module <abs_val_8> in library <work>.

Analyzing hierarchy for module <quadrant> in library <work>.

Analyzing hierarchy for module <calc_abs7rtan_00_75_15> in library <work>.

Analyzing hierarchy for module <abs_diff_7> in library <work>.

Analyzing hierarchy for module <abs_diff_9> in library <work>.

Analyzing hierarchy for module <find_min_5_vals_cascading> in library <work>.

Analyzing hierarchy for module <calc_r_y_theta> in library <work>.

Analyzing hierarchy for module <run_HCSR04> in library <work> with parameters.
	DISTANCE_MAX = "00000000000100000000000000000000"
	DISTANCE_OFFSET = "00000000000000000000000000000101"
	IDLE = "0000"
	NOTHING_FOUND = "11111111111111111111"
	POWER_CYCLE = "0100"
	POWER_CYCLE_TIME = "00000001100110111111110011000000"
	REPORT = "0101"
	TRIGGER = "0001"
	TRIGGER_TARGET = "00000000000000000000000100010011"
	WAIT_FOR0 = "0011"
	WAIT_FOR1 = "0010"

Analyzing hierarchy for module <median_3> in library <work>.

Analyzing hierarchy for module <divider_600us> in library <work> with parameters.
	COUNT_GOAL = "00000000000000000000011111101000"

WARNING:Xst:2591 - "../Sources/Main FPGA/labkit_mainFPGA.v" line 382: attribute on instance <CLKFX_DIVIDE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../Sources/Main FPGA/labkit_mainFPGA.v" line 382: attribute on instance <CLKFX_MULTIPLY> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../Sources/Main FPGA/labkit_mainFPGA.v" line 382: attribute on instance <CLKIN_PERIOD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../Sources/Main FPGA/labkit_mainFPGA.v" line 382: attribute on instance <CLK_FEEDBACK> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <labkit>.
Module <labkit> is correct for synthesis.
 
    Set user-defined property "INIT =  FFFF" for instance <reset_sr> in unit <labkit>.
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <vclk1> in unit <labkit>.
    Set user-defined property "CLKFX_DIVIDE =  10" for instance <vclk1> in unit <labkit>.
    Set user-defined property "CLKFX_MULTIPLY =  24" for instance <vclk1> in unit <labkit>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <vclk1> in unit <labkit>.
    Set user-defined property "CLKIN_PERIOD =  37.0000000000000000" for instance <vclk1> in unit <labkit>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <vclk1> in unit <labkit>.
    Set user-defined property "CLK_FEEDBACK =  NONE" for instance <vclk1> in unit <labkit>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <vclk1> in unit <labkit>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <vclk1> in unit <labkit>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <vclk1> in unit <labkit>.
    Set user-defined property "DSS_MODE =  NONE" for instance <vclk1> in unit <labkit>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <vclk1> in unit <labkit>.
    Set user-defined property "FACTORY_JF =  C080" for instance <vclk1> in unit <labkit>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <vclk1> in unit <labkit>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <vclk1> in unit <labkit>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <vclk1> in unit <labkit>.
Analyzing module <debounce> in library <work>.
	DELAY = 32'sb00000000000001000001111010110000
Module <debounce> is correct for synthesis.
 
Analyzing module <xvga> in library <work>.
Module <xvga> is correct for synthesis.
 
Analyzing module <edge_detect> in library <work>.
Module <edge_detect> is correct for synthesis.
 
Analyzing module <target_location_selector> in library <work>.
	DEFAULT_LOCATION = 12'b011000011000
	LOC_1 = 12'b000100100000
	LOC_2 = 12'b011100110000
	LOC_3 = 12'b100000001010
	LOC_4 = 12'b101101000000
Module <target_location_selector> is correct for synthesis.
 
Analyzing module <main_fsm> in library <work>.
	ARE_WE_DONE = 5'b10001
	CALC_MOVE_COMMAND_1 = 5'b01010
	CALC_MOVE_COMMAND_2 = 5'b01011
	CALC_MOVE_COMMAND_3 = 5'b01100
	IDLE = 5'b00000
	IR_TRANSMIT_DELAY_1 = 5'b00100
	IR_TRANSMIT_DELAY_2 = 5'b01101
	IR_TRANSMIT_DELAY_COUNT = 32'sb00000000010011000100101101000000
	LOCATION_DELAY = 32'sb00000001100110111111110011000000
	MOVE_DELAY_FACTOR = 32'sb00000001100110111111110011000000
	MOVE_MOVE = 5'b01110
	OFF = 1'b0
	ON = 1'b1
	ONE_CYCLE_DELAY_1 = 5'b00001
	ONE_CYCLE_DELAY_2 = 5'b00110
	ONE_CYCLE_DELAY_3 = 5'b01111
	ORIENTATION_DELAY = 8'b00001010
	ORIENTATION_MOVE = 12'b000000001010
	ORIENTATION_MOVE_S = 5'b00101
	ORIENTATION_PHASE_1 = 5'b00011
	ORIENTATION_PHASE_2 = 5'b01000
	ORIENTATION_PHASE_3 = 5'b01001
	RUN_ULTRASOUND_1 = 5'b00010
	RUN_ULTRASOUND_2 = 5'b00111
	RUN_ULTRASOUND_3 = 5'b10000
Module <main_fsm> is correct for synthesis.
 
Analyzing module <orientation_math> in library <work>.
	ABS_DELTA_QUAD = 4'b0101
	ABS_DIFF = 4'b0111
	BASE_ANGLE_CALC = 4'b1000
	CALC_ORIENTATION = 4'b1001
	DEG180 = 5'b01100
	DEG360 = 5'b11000
	DELTAS = 4'b0100
	DX_TAN = 4'b0110
	ERROR_FACTOR = 32'sb00000000000000000000000000000100
	IDLE = 4'b0000
	PTC = 4'b0011
	REPORT = 4'b1111
	SHORTCUT_TEST = 4'b0001
	SHORTCUT_TEST_2 = 4'b0010
Module <orientation_math> is correct for synthesis.
 
Analyzing module <polar_to_cartesian> in library <work>.
	NEG = 9'sb111111111
	POS = 9'sb000000001
	ZERO = 9'sb000000000
Module <polar_to_cartesian> is correct for synthesis.
 
Analyzing module <abs_val_8> in library <work>.
Module <abs_val_8> is correct for synthesis.
 
Analyzing module <quadrant> in library <work>.
Module <quadrant> is correct for synthesis.
 
Analyzing module <calc_abs7rtan_00_75_15> in library <work>.
Module <calc_abs7rtan_00_75_15> is correct for synthesis.
 
Analyzing module <abs_diff_7> in library <work>.
Module <abs_diff_7> is correct for synthesis.
 
Analyzing module <abs_diff_9> in library <work>.
Module <abs_diff_9> is correct for synthesis.
 
Analyzing module <find_min_5_vals_cascading> in library <work>.
Module <find_min_5_vals_cascading> is correct for synthesis.
 
Analyzing module <path_math> in library <work>.
	ABS_DELTA_QUAD = 4'b0011
	ABS_DY_DIV_SIN = 4'b0101
	DEG180 = 5'b01100
	DEG360 = 5'b11000
	DELTAS = 4'b0010
	IDLE = 4'b0000
	ORIENT_BASE_ANGLE = 4'b0100
	PTC_AND_ANGLE = 4'b0001
	REPORT = 4'b1111
Module <path_math> is correct for synthesis.
 
Analyzing module <calc_r_y_theta> in library <work>.
Module <calc_r_y_theta> is correct for synthesis.
 
Analyzing module <roughly_equal_locations> in library <work>.
	COMP = 4'b0100
	DELTAS = 4'b0010
	D_2 = 4'b0011
	IDLE = 4'b0000
	MAX_DISTANCE_FOR_EQUAL = 32'sb00000000000000000000000000000110
	MAX_DISTANCE_FOR_EQUAL_2 = 32'sb00000000000000000000000000100100
	PTC = 4'b0001
Module <roughly_equal_locations> is correct for synthesis.
 
Analyzing module <rover_location_calculator> in library <work>.
	IDLE = 4'b0000
	PAUSE = 4'b0010
	REPORT = 4'b0100
	RUN = 4'b0001
	TOTAL_ULTRASOUNDS = 32'sb00000000000000000000000000000110
	WAIT = 4'b0011
Module <rover_location_calculator> is correct for synthesis.
 
Analyzing module <get_median_of_3_HCSR04_runs> in library <work>.
	CALC_MEDIAN = 4'b0100
	IDLE = 4'b0000
	NUM_REPEATS = 32'sb00000000000000000000000000000011
	PAUSE = 4'b0010
	REPORT = 4'b0101
	RUN = 4'b0001
	WAIT = 4'b0011
Module <get_median_of_3_HCSR04_runs> is correct for synthesis.
 
Analyzing module <run_HCSR04> in library <work>.
	DISTANCE_MAX = 32'sb00000000000100000000000000000000
	DISTANCE_OFFSET = 32'sb00000000000000000000000000000101
	IDLE = 4'b0000
	NOTHING_FOUND = 20'b11111111111111111111
	POWER_CYCLE = 4'b0100
	POWER_CYCLE_TIME = 32'sb00000001100110111111110011000000
	REPORT = 4'b0101
	TRIGGER = 4'b0001
	TRIGGER_TARGET = 32'sb00000000000000000000000100010011
	WAIT_FOR0 = 4'b0011
	WAIT_FOR1 = 4'b0010
Module <run_HCSR04> is correct for synthesis.
 
Analyzing module <median_3> in library <work>.
Module <median_3> is correct for synthesis.
 
Analyzing module <vga_writer> in library <work>.
	ALPHA_M = 32'sb00000000000000000000000000000010
	ALPHA_N = 32'sb00000000000000000000000000000100
	ALPHA_N_LOG_2 = 32'sb00000000000000000000000000000010
	BLANK_COLOR = 24'b000000000000000000000000
	GRID_BOTTOM_BORDER = 32'sb00000000000000000000000100000000
	GRID_COLOR = 24'b111111111111111111111111
	GRID_HEIGHT = 32'sb00000000000000000000000100000000
	GRID_LEFT_BORDER = 32'sb11111111111111111111111100000000
	GRID_LINE_WIDTH = 32'sb00000000000000000000000000000001
	GRID_RIGHT_BORDER = 32'sb00000000000000000000000100000000
	GRID_TOP_BORDER = 32'sb00000000000000000000001000000000
	GRID_WIDTH = 32'sb00000000000000000000001000000000
	PIPELINE_LENGTH = 32'sb00000000000000000000000000000101
	ROVER_COLOR = 24'b111111110000000000000000
	ROVER_HEIGHT = 32'sb00000000000000000000000000010000
	ROVER_ORIENTED_COLOR = 24'b000000000000000011111111
	ROVER_WIDTH = 32'sb00000000000000000000000000010000
	TARGET_COLOR = 24'b000000001111111100000000
	TARGET_HEIGHT = 32'sb00000000000000000000000000010000
	TARGET_WIDTH = 32'sb00000000000000000000000000010000
	TOTAL_HEIGHT = 32'sb00000000000000000000001100000000
	TOTAL_WIDTH = 32'sb00000000000000000000010000000000
Module <vga_writer> is correct for synthesis.
 
Analyzing module <delayN> in library <work>.
	NDELAY = 32'sb00000000000000000000000000000101
Module <delayN> is correct for synthesis.
 
Analyzing module <grid> in library <work>.
	BLANK_COLOR = 24'b000000000000000000000000
	BORDER_WIDTH = 32'sb00000000000000000000000000000011
	BOTTOM_BORDER = 32'sb00000000000000000000000100000000
	GRID_COLOR = 24'b111111111111111111111111
	LEFT_BORDER = 32'sb11111111111111111111111100000000
	LINE_WIDTH = 32'sb00000000000000000000000000000001
	RADIAL_ROUNDING_FACTOR = 32'sb00000000000000000000000000000011
	RIGHT_BORDER = 32'sb00000000000000000000000100000000
	ROUNDING_FACTOR = 32'sb00000000000000000000000001000000
	ROUNDING_FACTOR_2 = 32'sb00000000000000000000000010000000
	ROUNDING_FACTOR_4 = 32'sb00000000000000000000000100000000
	R_1 = 32'sb00000000000000000000010000000000
	R_2 = 32'sb00000000000000000001000000000000
	R_3 = 32'sb00000000000000000010010000000000
	R_4 = 32'sb00000000000000000100000000000000
	R_5 = 32'sb00000000000000000110010000000000
	R_6 = 32'sb00000000000000001001000000000000
	R_7 = 32'sb00000000000000001100010000000000
	TOP_BORDER = 32'sb00000000000000000000001000000000
Module <grid> is correct for synthesis.
 
Analyzing module <blob.1> in library <work>.
	BLANK_COLOR = 24'b000000000000000000000000
	COLOR = 24'b000000001111111100000000
	HEIGHT = 32'sb00000000000000000000000000010000
	HEIGHT_D2 = 32'sb00000000000000000000000000001000
	WIDTH = 32'sb00000000000000000000000000010000
	WIDTH_D2 = 32'sb00000000000000000000000000001000
Module <blob.1> is correct for synthesis.
 
Analyzing module <blob.2> in library <work>.
	BLANK_COLOR = 24'b000000000000000000000000
	COLOR = 24'b111111110000000000000000
	HEIGHT = 32'sb00000000000000000000000000010000
	HEIGHT_D2 = 32'sb00000000000000000000000000001000
	WIDTH = 32'sb00000000000000000000000000010000
	WIDTH_D2 = 32'sb00000000000000000000000000001000
Module <blob.2> is correct for synthesis.
 
Analyzing module <triangle> in library <work>.
	BLANK_COLOR = 24'b000000000000000000000000
	COLOR = 24'b000000000000000011111111
	D180 = 32'sb00000000000000000000000000001100
	D360 = 32'sb00000000000000000000000000011000
	HEIGHT = 32'sb00000000000000000000000000010000
	HEIGHT_D2 = 32'sb00000000000000000000000000001000
	INDICATOR_COLOR = 24'b111111110000000000000000
	ROUNDING_FACTOR = 32'sb00000000000000000000000000000010
	ROUNDING_FACTOR_2 = 32'sb00000000000000000000000000000100
	WIDTH = 32'sb00000000000000000000000000010000
	WIDTH_D2 = 32'sb00000000000000000000000000001000
Module <triangle> is correct for synthesis.
 
Analyzing module <alpha_blend> in library <work>.
	ALPHA_M = 32'sb00000000000000000000000000000010
	ALPHA_N = 32'sb00000000000000000000000000000100
	ALPHA_N_LOG_2 = 32'sb00000000000000000000000000000010
Module <alpha_blend> is correct for synthesis.
 
Analyzing module <ir_transmitter> in library <work>.
	BIT = 3'b100
	COUNT_GOAL = 32'sb00000000000000000000011111101000
	IDLE = 3'b000
	START = 3'b010
	TRANS = 3'b011
	WAIT = 3'b001
Module <ir_transmitter> is correct for synthesis.
 
Analyzing module <timer> in library <work>.
	COUNT_GOAL = 32'sb00000000000000000000011111101000
Module <timer> is correct for synthesis.
 
Analyzing module <divider_600us> in library <work>.
	COUNT_GOAL = 32'sb00000000000000000000011111101000
Module <divider_600us> is correct for synthesis.
 
Analyzing module <display_16hex_labkit> in library <work>.
INFO:Xst:1433 - Contents of array <dots> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Module <display_16hex_labkit> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2561 - Always blocking tristate driving signal <flash_data> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <ram0_data> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user2> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user3> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user4> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <ram1_data> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <daughtercard> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <systemace_data> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <tv_in_i2c_data> in unit <labkit> is removed.

Synthesizing Unit <debounce>.
    Related source file is "../Sources/Shared/debounce.v".
    Found 1-bit register for signal <clean>.
    Found 19-bit up counter for signal <count>.
    Found 1-bit xor2 for signal <count$xor0000> created at line 19.
    Found 1-bit register for signal <new>.
    Summary:
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <debounce> synthesized.


Synthesizing Unit <xvga>.
    Related source file is "../Sources/Main FPGA/xvga.v".
    Found 10-bit up counter for signal <vcount>.
    Found 1-bit register for signal <vsync>.
    Found 11-bit up counter for signal <hcount>.
    Found 1-bit register for signal <blank>.
    Found 1-bit register for signal <hsync>.
    Found 1-bit register for signal <hblank>.
    Found 1-bit register for signal <vblank>.
    Summary:
	inferred   2 Counter(s).
	inferred   5 D-type flip-flop(s).
Unit <xvga> synthesized.


Synthesizing Unit <edge_detect>.
    Related source file is "../Sources/Shared/edge_detect.v".
    Found 1-bit register for signal <out>.
    Found 1-bit register for signal <prev_in>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <edge_detect> synthesized.


Synthesizing Unit <target_location_selector>.
    Related source file is "../Sources/Main FPGA/target_location_selector.v".
Unit <target_location_selector> synthesized.


Synthesizing Unit <display_16hex_labkit>.
    Related source file is "../Sources/Main FPGA/display_8hex_labkit.v".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 11                                             |
    | Inputs             | 3                                              |
    | Outputs            | 7                                              |
    | Clock              | clock (rising_edge)                            |
    | Reset              | dreset (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000000                                       |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16x40-bit ROM for signal <dots>.
    Found 1-bit register for signal <disp_ce_b>.
    Found 1-bit register for signal <disp_data_out>.
    Found 1-bit register for signal <disp_rs>.
    Found 1-bit register for signal <disp_reset_b>.
    Found 1-bit 40-to-1 multiplexer for signal <$varindex0000> created at line 160.
    Found 4-bit register for signal <char_index>.
    Found 4-bit subtractor for signal <char_index$addsub0000> created at line 166.
    Found 1-bit register for signal <clock>.
    Found 32-bit register for signal <control>.
    Found 5-bit up counter for signal <count>.
    Found 10-bit register for signal <dot_index>.
    Found 10-bit addsub for signal <dot_index$share0000> created at line 95.
    Found 4-bit 16-to-1 multiplexer for signal <nibble>.
    Found 8-bit down counter for signal <reset_count>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 ROM(s).
	inferred   2 Counter(s).
	inferred  51 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   5 Multiplexer(s).
Unit <display_16hex_labkit> synthesized.


Synthesizing Unit <polar_to_cartesian>.
    Related source file is "../Sources/Shared/polar_to_cartesian.v".
WARNING:Xst:646 - Signal <rsin_75deg<31:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rsin_60deg<31:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rsin_45deg<31:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rsin_30deg<31:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rsin_15deg<31:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 8x7-bit multiplier for signal <rsin_15deg$mult0000> created at line 34.
    Found 8x8-bit multiplier for signal <rsin_45deg$mult0000> created at line 36.
    Found 8x8-bit multiplier for signal <rsin_60deg$mult0000> created at line 37.
    Found 8x8-bit multiplier for signal <rsin_75deg$mult0000> created at line 38.
    Found 9-bit adder for signal <x_value$addsub0000>.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 Multiplier(s).
Unit <polar_to_cartesian> synthesized.


Synthesizing Unit <abs_val_8>.
    Related source file is "../Sources/Shared/abs_val_8.v".
    Found 8-bit adder for signal <absv$addsub0000> created at line 15.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <abs_val_8> synthesized.


Synthesizing Unit <quadrant>.
    Related source file is "../Sources/Shared/quadrant.v".
    Found 10-bit comparator greatequal for signal <q$cmp_ge0000> created at line 20.
    Found 10-bit comparator greatequal for signal <x_p$cmp_ge0000> created at line 18.
    Summary:
	inferred   2 Comparator(s).
Unit <quadrant> synthesized.


Synthesizing Unit <calc_abs7rtan_00_75_15>.
    Related source file is "../Sources/Shared/calc_abs7rtan_00_75_15.v".
WARNING:Xst:646 - Signal <rtan_75deg<31:10>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rtan_60deg<31:10>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rtan_30deg<31:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rtan_15deg<31:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 8x10-bit multiplier for signal <rtan_15deg$mult0000> created at line 33.
    Found 8x10-bit multiplier for signal <rtan_30deg$mult0000> created at line 34.
    Found 8x12-bit multiplier for signal <rtan_60deg$mult0000> created at line 35.
    Found 8x13-bit multiplier for signal <rtan_75deg$mult0000> created at line 36.
    Summary:
	inferred   4 Multiplier(s).
Unit <calc_abs7rtan_00_75_15> synthesized.


Synthesizing Unit <abs_diff_7>.
    Related source file is "../Sources/Shared/abs_diff_7.v".
    Found 8-bit subtractor for signal <absdiff>.
    Found 8-bit comparator greater for signal <absdiff$cmp_gt0000> created at line 16.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <abs_diff_7> synthesized.


Synthesizing Unit <abs_diff_9>.
    Related source file is "../Sources/Shared/abs_diff_9.v".
    Found 10-bit subtractor for signal <absdiff>.
    Found 10-bit comparator greater for signal <absdiff$cmp_gt0000> created at line 16.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <abs_diff_9> synthesized.


Synthesizing Unit <find_min_5_vals_cascading>.
    Related source file is "../Sources/Shared/find_min_5_vals_cascading.v".
    Found 8-bit comparator greatequal for signal <comp1_2>.
    Found 8-bit comparator greatequal for signal <comp2_3>.
    Found 8-bit comparator greatequal for signal <comp3_4>.
    Found 8-bit comparator greatequal for signal <comp4_5>.
    Summary:
	inferred   4 Comparator(s).
Unit <find_min_5_vals_cascading> synthesized.


Synthesizing Unit <calc_r_y_theta>.
    Related source file is "../Sources/Shared/calc_r_y_theta.v".
WARNING:Xst:646 - Signal <r_75deg<31:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <r_60deg<31:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <r_45deg<31:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <r_30deg<31:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <r_15deg<31:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 8x10-bit multiplier for signal <r_15deg$mult0000> created at line 34.
    Found 8x9-bit multiplier for signal <r_45deg$mult0000> created at line 36.
    Found 8x9-bit multiplier for signal <r_60deg$mult0000> created at line 37.
    Found 8x9-bit multiplier for signal <r_75deg$mult0000> created at line 38.
    Summary:
	inferred   4 Multiplier(s).
Unit <calc_r_y_theta> synthesized.


Synthesizing Unit <run_HCSR04>.
    Related source file is "../Sources/Main FPGA/run_HCSR04.v".
WARNING:Xst:647 - Input <curr_ultrasound<3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <state>.
    Found 6-bit register for signal <ultrasound_trigger>.
    Found 1-bit register for signal <done>.
    Found 6-bit register for signal <ultrasound_power>.
    Found 8-bit register for signal <rover_distance>.
    Found 20-bit register for signal <distance_count>.
    Found 20-bit adder for signal <distance_count$addsub0000> created at line 112.
    Found 26-bit register for signal <power_cycle_timer>.
    Found 26-bit adder for signal <power_cycle_timer$addsub0000> created at line 126.
    Found 8-bit adder for signal <rover_distance$add0000> created at line 144.
    Found 9-bit register for signal <trigger_count>.
    Found 9-bit adder for signal <trigger_count$addsub0000> created at line 82.
    Summary:
	inferred  80 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred   1 Multiplexer(s).
Unit <run_HCSR04> synthesized.


Synthesizing Unit <median_3>.
    Related source file is "../Sources/Shared/median_3.v".
    Found 20-bit comparator greater for signal <comp23>.
    Found 20-bit comparator less for signal <max1$cmp_lt0000> created at line 21.
    Found 20-bit comparator less for signal <max1$cmp_lt0001> created at line 21.
    Found 20-bit comparator greater for signal <min1$cmp_gt0000> created at line 20.
    Found 20-bit comparator greater for signal <min1$cmp_gt0001> created at line 20.
    Summary:
	inferred   5 Comparator(s).
Unit <median_3> synthesized.


Synthesizing Unit <delayN>.
    Related source file is "../Sources/Shared/delay.v".
    Found 5-bit register for signal <shiftreg>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <delayN> synthesized.


Synthesizing Unit <grid>.
    Related source file is "../Sources/Main FPGA/grid.v".
    Found 24-bit register for signal <pixel>.
    Found 1-bit register for signal <on_15_neg>.
    Found 32-bit adder for signal <on_15_neg$add0000> created at line 92.
    Found 33-bit adder for signal <on_15_neg$add0001> created at line 92.
    Found 34-bit comparator greatequal for signal <on_15_neg$cmp_ge0000> created at line 92.
    Found 33-bit comparator lessequal for signal <on_15_neg$cmp_le0000> created at line 92.
    Found 33-bit subtractor for signal <on_15_neg$sub0000> created at line 92.
    Found 1-bit register for signal <on_15_pos>.
    Found 33-bit adder for signal <on_15_pos$add0000> created at line 90.
    Found 34-bit comparator greatequal for signal <on_15_pos$cmp_ge0000> created at line 90.
    Found 33-bit comparator lessequal for signal <on_15_pos$cmp_le0000> created at line 90.
    Found 33-bit subtractor for signal <on_15_pos$sub0000> created at line 90.
    Found 33-bit subtractor for signal <on_15_pos$sub0001> created at line 90.
    Found 1-bit register for signal <on_45_neg>.
    Found 32-bit adder for signal <on_45_neg$add0000> created at line 96.
    Found 33-bit adder for signal <on_45_neg$add0001> created at line 96.
    Found 34-bit comparator greatequal for signal <on_45_neg$cmp_ge0000> created at line 96.
    Found 33-bit comparator lessequal for signal <on_45_neg$cmp_le0000> created at line 96.
    Found 33-bit subtractor for signal <on_45_neg$sub0000> created at line 96.
    Found 1-bit register for signal <on_45_pos>.
    Found 33-bit adder for signal <on_45_pos$add0000> created at line 94.
    Found 34-bit comparator greatequal for signal <on_45_pos$cmp_ge0000> created at line 94.
    Found 33-bit comparator lessequal for signal <on_45_pos$cmp_le0000> created at line 94.
    Found 33-bit subtractor for signal <on_45_pos$sub0000> created at line 94.
    Found 33-bit subtractor for signal <on_45_pos$sub0001> created at line 94.
    Found 1-bit register for signal <on_75_neg>.
    Found 32-bit adder for signal <on_75_neg$add0000> created at line 100.
    Found 33-bit adder for signal <on_75_neg$add0001> created at line 100.
    Found 34-bit comparator greatequal for signal <on_75_neg$cmp_ge0000> created at line 100.
    Found 33-bit comparator lessequal for signal <on_75_neg$cmp_le0000> created at line 100.
    Found 33-bit subtractor for signal <on_75_neg$sub0000> created at line 100.
    Found 1-bit register for signal <on_75_pos>.
    Found 33-bit adder for signal <on_75_pos$add0000> created at line 98.
    Found 34-bit comparator greatequal for signal <on_75_pos$cmp_ge0000> created at line 98.
    Found 33-bit comparator lessequal for signal <on_75_pos$cmp_le0000> created at line 98.
    Found 33-bit subtractor for signal <on_75_pos$sub0000> created at line 98.
    Found 33-bit subtractor for signal <on_75_pos$sub0001> created at line 98.
    Found 1-bit register for signal <on_arc>.
    Found 34-bit adder for signal <on_arc$add0000> created at line 102.
    Found 34-bit adder for signal <on_arc$add0001> created at line 102.
    Found 34-bit adder for signal <on_arc$add0002> created at line 102.
    Found 34-bit adder for signal <on_arc$add0003> created at line 102.
    Found 34-bit adder for signal <on_arc$add0004> created at line 102.
    Found 34-bit adder for signal <on_arc$add0005> created at line 102.
    Found 34-bit adder for signal <on_arc$add0006> created at line 102.
    Found 35-bit comparator greatequal for signal <on_arc$cmp_ge0000> created at line 102.
    Found 35-bit comparator greatequal for signal <on_arc$cmp_ge0001> created at line 102.
    Found 35-bit comparator greatequal for signal <on_arc$cmp_ge0002> created at line 102.
    Found 35-bit comparator greatequal for signal <on_arc$cmp_ge0003> created at line 102.
    Found 35-bit comparator greatequal for signal <on_arc$cmp_ge0004> created at line 102.
    Found 35-bit comparator greatequal for signal <on_arc$cmp_ge0005> created at line 102.
    Found 35-bit comparator greatequal for signal <on_arc$cmp_ge0006> created at line 102.
    Found 34-bit comparator lessequal for signal <on_arc$cmp_le0000> created at line 102.
    Found 34-bit comparator lessequal for signal <on_arc$cmp_le0001> created at line 102.
    Found 34-bit comparator lessequal for signal <on_arc$cmp_le0002> created at line 102.
    Found 34-bit comparator lessequal for signal <on_arc$cmp_le0003> created at line 102.
    Found 34-bit comparator lessequal for signal <on_arc$cmp_le0004> created at line 102.
    Found 34-bit comparator lessequal for signal <on_arc$cmp_le0005> created at line 102.
    Found 34-bit comparator lessequal for signal <on_arc$cmp_le0006> created at line 102.
    Found 34-bit subtractor for signal <on_arc$sub0001> created at line 102.
    Found 34-bit subtractor for signal <on_arc$sub0003> created at line 102.
    Found 34-bit subtractor for signal <on_arc$sub0005> created at line 102.
    Found 34-bit subtractor for signal <on_arc$sub0007> created at line 102.
    Found 34-bit subtractor for signal <on_arc$sub0009> created at line 102.
    Found 34-bit subtractor for signal <on_arc$sub0011> created at line 102.
    Found 34-bit subtractor for signal <on_arc$sub0013> created at line 102.
    Found 34-bit subtractor for signal <on_arc$sub0014> created at line 102.
    Found 34-bit subtractor for signal <on_arc$sub0015> created at line 102.
    Found 34-bit subtractor for signal <on_arc$sub0016> created at line 102.
    Found 34-bit subtractor for signal <on_arc$sub0017> created at line 102.
    Found 34-bit subtractor for signal <on_arc$sub0018> created at line 102.
    Found 34-bit subtractor for signal <on_arc$sub0019> created at line 102.
    Found 34-bit subtractor for signal <on_arc$sub0020> created at line 102.
    Found 1-bit register for signal <on_border>.
    Found 14-bit comparator greatequal for signal <on_border$cmp_ge0000> created at line 74.
    Found 14-bit comparator greatequal for signal <on_border$cmp_ge0001> created at line 74.
    Found 14-bit comparator lessequal for signal <on_border$cmp_le0000> created at line 74.
    Found 14-bit comparator lessequal for signal <on_border$cmp_le0001> created at line 74.
    Found 13-bit subtractor for signal <on_border$sub0000> created at line 74.
    Found 13-bit subtractor for signal <on_border$sub0001> created at line 74.
    Found 13-bit subtractor for signal <on_border$sub0002> created at line 74.
    Found 13-bit subtractor for signal <on_border$sub0003> created at line 74.
    Found 1-bit register for signal <on_border2>.
    Found 1-bit register for signal <on_border3>.
    Found 1-bit register for signal <out_of_border>.
    Found 13-bit comparator greater for signal <out_of_border$cmp_gt0000> created at line 76.
    Found 13-bit comparator greater for signal <out_of_border$cmp_gt0001> created at line 76.
    Found 32-bit comparator less for signal <out_of_border$cmp_lt0000> created at line 76.
    Found 13-bit comparator less for signal <out_of_border$cmp_lt0001> created at line 76.
    Found 1-bit register for signal <out_of_border2>.
    Found 1-bit register for signal <out_of_border3>.
    Found 32-bit register for signal <r_e>.
    Found 25-bit adder for signal <r_e$add0000> created at line 83.
    Found 12x12-bit multiplier for signal <r_e$mult0000> created at line 83.
    Found 12x12-bit multiplier for signal <r_e$mult0001> created at line 83.
    Found 32-bit register for signal <test_15deg>.
    Found 12x6-bit multiplier for signal <test_15deg$mult0000> created at line 80.
    Found 32-bit register for signal <test_45deg>.
    Found 32-bit register for signal <test_75deg>.
    Found 12x9-bit multiplier for signal <test_75deg$mult0000> created at line 82.
    Found 12-bit register for signal <x_value_e>.
    Found 12-bit register for signal <y_value_e>.
    Found 12-bit subtractor for signal <y_value_e$sub0000> created at line 72.
    Found 12-bit register for signal <y_value_e2>.
    Summary:
	inferred 201 D-type flip-flop(s).
	inferred  45 Adder/Subtractor(s).
	inferred   4 Multiplier(s).
	inferred  34 Comparator(s).
Unit <grid> synthesized.


Synthesizing Unit <blob_1>.
    Related source file is "../Sources/Main FPGA/blob.v".
    Found 13-bit adder for signal <$add0000> created at line 24.
    Found 13-bit adder for signal <$add0001> created at line 24.
    Found 13-bit subtractor for signal <$sub0000> created at line 24.
    Found 13-bit subtractor for signal <$sub0001> created at line 24.
    Found 13-bit comparator greatequal for signal <in_square$cmp_ge0000> created at line 24.
    Found 13-bit comparator greatequal for signal <in_square$cmp_ge0001> created at line 24.
    Found 13-bit comparator less for signal <in_square$cmp_lt0000> created at line 24.
    Found 13-bit comparator less for signal <in_square$cmp_lt0001> created at line 24.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred   4 Comparator(s).
Unit <blob_1> synthesized.


Synthesizing Unit <blob_2>.
    Related source file is "../Sources/Main FPGA/blob.v".
    Found 13-bit adder for signal <$add0000> created at line 24.
    Found 13-bit adder for signal <$add0001> created at line 24.
    Found 13-bit subtractor for signal <$sub0000> created at line 24.
    Found 13-bit subtractor for signal <$sub0001> created at line 24.
    Found 13-bit comparator greatequal for signal <in_square$cmp_ge0000> created at line 24.
    Found 13-bit comparator greatequal for signal <in_square$cmp_ge0001> created at line 24.
    Found 13-bit comparator less for signal <in_square$cmp_lt0000> created at line 24.
    Found 13-bit comparator less for signal <in_square$cmp_lt0001> created at line 24.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred   4 Comparator(s).
Unit <blob_2> synthesized.


Synthesizing Unit <triangle>.
    Related source file is "../Sources/Main FPGA/triangle.v".
WARNING:Xst:646 - Signal <orientation_quadrant<31:2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <orientation3<4:3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 24-bit register for signal <pixel>.
    Found 12-bit register for signal <abs_delta_x>.
    Found 12-bit subtractor for signal <abs_delta_x$addsub0000> created at line 78.
    Found 12-bit comparator greater for signal <abs_delta_x$cmp_gt0000> created at line 78.
    Found 12-bit register for signal <abs_delta_y>.
    Found 12-bit subtractor for signal <abs_delta_y$addsub0000> created at line 79.
    Found 12-bit comparator greater for signal <abs_delta_y$cmp_gt0000> created at line 79.
    Found 13-bit adder for signal <add0000$add0000> created at line 74.
    Found 13-bit adder for signal <add0001$add0000> created at line 74.
    Found 12-bit register for signal <delta_x>.
    Found 12-bit subtractor for signal <delta_x$sub0001> created at line 76.
    Found 12-bit register for signal <delta_x2>.
    Found 12-bit register for signal <delta_y>.
    Found 12-bit subtractor for signal <delta_y$sub0001> created at line 77.
    Found 12-bit register for signal <delta_y2>.
    Found 1-bit register for signal <in_square>.
    Found 13-bit comparator greatequal for signal <in_square$cmp_ge0000> created at line 74.
    Found 13-bit comparator greatequal for signal <in_square$cmp_ge0001> created at line 74.
    Found 13-bit comparator less for signal <in_square$cmp_lt0000> created at line 74.
    Found 13-bit comparator less for signal <in_square$cmp_lt0001> created at line 74.
    Found 1-bit register for signal <in_square2>.
    Found 1-bit register for signal <in_square3>.
    Found 1-bit register for signal <on_00>.
    Found 1-bit register for signal <on_15>.
    Found 33-bit adder for signal <on_15$add0000> created at line 103.
    Found 34-bit comparator greatequal for signal <on_15$cmp_ge0000> created at line 103.
    Found 33-bit comparator lessequal for signal <on_15$cmp_le0000> created at line 103.
    Found 33-bit subtractor for signal <on_15$sub0000> created at line 103.
    Found 1-bit register for signal <on_30>.
    Found 33-bit adder for signal <on_30$add0000> created at line 105.
    Found 34-bit comparator greatequal for signal <on_30$cmp_ge0000> created at line 105.
    Found 33-bit comparator lessequal for signal <on_30$cmp_le0000> created at line 105.
    Found 33-bit subtractor for signal <on_30$sub0000> created at line 105.
    Found 1-bit register for signal <on_45>.
    Found 1-bit register for signal <on_60>.
    Found 33-bit adder for signal <on_60$add0000> created at line 107.
    Found 34-bit comparator greatequal for signal <on_60$cmp_ge0000> created at line 107.
    Found 33-bit comparator lessequal for signal <on_60$cmp_le0000> created at line 107.
    Found 33-bit subtractor for signal <on_60$sub0000> created at line 107.
    Found 1-bit register for signal <on_75>.
    Found 33-bit adder for signal <on_75$add0000> created at line 109.
    Found 34-bit comparator greatequal for signal <on_75$cmp_ge0000> created at line 109.
    Found 33-bit comparator lessequal for signal <on_75$cmp_le0000> created at line 109.
    Found 33-bit subtractor for signal <on_75$sub0000> created at line 109.
    Found 1-bit register for signal <on_90>.
    Found 5-bit register for signal <orientation2>.
    Found 5-bit register for signal <orientation3>.
    Found 3-bit register for signal <orientation_angle>.
    Found 3-bit adder for signal <orientation_angle$addsub0000> created at line 115.
    Found 3-bit subtractor for signal <orientation_angle$addsub0001> created at line 120.
    Found 3-bit adder for signal <orientation_angle$addsub0002> created at line 125.
    Found 3-bit 4-to-1 multiplexer for signal <orientation_angle$mux0000> created at line 111.
    Found 32-bit register for signal <orientation_quadrant>.
    Found 5x8-bit multiplier for signal <orientation_quadrant$mult0000> created at line 81.
    Found 2-bit register for signal <orientation_quadrant2>.
    Found 1-bit register for signal <right_quadrant>.
    Found 13-bit comparator greatequal for signal <right_quadrant$cmp_ge0000> created at line 124.
    Found 13-bit comparator greatequal for signal <right_quadrant$cmp_ge0001> created at line 114.
    Found 13-bit comparator lessequal for signal <right_quadrant$cmp_le0000> created at line 124.
    Found 13-bit comparator lessequal for signal <right_quadrant$cmp_le0001> created at line 119.
    Found 1-bit 4-to-1 multiplexer for signal <right_quadrant$mux0000> created at line 111.
    Found 13-bit subtractor for signal <sub0000$sub0000> created at line 74.
    Found 13-bit subtractor for signal <sub0001$sub0000> created at line 74.
    Found 1-bit register for signal <test_on_00>.
    Found 32-bit register for signal <test_on_15>.
    Found 12x6-bit multiplier for signal <test_on_15$mult0000> created at line 88.
    Found 32-bit subtractor for signal <test_on_15$sub0000> created at line 88.
    Found 32-bit register for signal <test_on_30>.
    Found 12x7-bit multiplier for signal <test_on_30$mult0000> created at line 89.
    Found 32-bit subtractor for signal <test_on_30$sub0000> created at line 89.
    Found 1-bit register for signal <test_on_45>.
    Found 12-bit comparator equal for signal <test_on_45$cmp_eq0000> created at line 87.
    Found 32-bit register for signal <test_on_60>.
    Found 12x8-bit multiplier for signal <test_on_60$mult0000> created at line 90.
    Found 32-bit subtractor for signal <test_on_60$sub0000> created at line 90.
    Found 32-bit register for signal <test_on_75>.
    Found 12x9-bit multiplier for signal <test_on_75$mult0000> created at line 91.
    Found 32-bit subtractor for signal <test_on_75$sub0000> created at line 91.
    Found 1-bit register for signal <test_on_90>.
    Summary:
	inferred 285 D-type flip-flop(s).
	inferred  23 Adder/Subtractor(s).
	inferred   5 Multiplier(s).
	inferred  19 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <triangle> synthesized.


Synthesizing Unit <alpha_blend>.
    Related source file is "../Sources/Main FPGA/alpha_blend.v".
    Found 8-bit adder for signal <alpha_blend_B>.
    Found 8-bit adder for signal <alpha_blend_G>.
    Found 8-bit adder for signal <alpha_blend_R>.
    Found 24-bit comparator greater for signal <overlap_pixel$cmp_gt0000> created at line 31.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <alpha_blend> synthesized.


Synthesizing Unit <divider_600us>.
    Related source file is "../Sources/Shared/divider_600us.v".
    Found 11-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
Unit <divider_600us> synthesized.


Synthesizing Unit <vga_writer>.
    Related source file is "../Sources/Main FPGA/vga_writer.v".
WARNING:Xst:647 - Input <move_command> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <max_y> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <max_x> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
!!! ADJUST CONCAT SIZE AFTER UNARY MULT OPT !!!
!!! ADJUST CONCAT SIZE AFTER UNARY MULT OPT !!!
!!! ADJUST CONCAT SIZE AFTER UNARY MULT OPT !!!
!!! ADJUST CONCAT SIZE AFTER UNARY MULT OPT !!!
    Found 24-bit register for signal <pixel>.
    Found 24-bit register for signal <grid_pixel2>.
    Found 24-bit register for signal <rover_pixel>.
    Found 24-bit register for signal <rover_pixel_noO2>.
    Found 24-bit register for signal <rover_pixel_noO3>.
    Found 24-bit register for signal <rover_pixel_noO4>.
    Found 12-bit register for signal <rover_x>.
    Found 12-bit register for signal <rover_y>.
    Found 12-bit adder for signal <rover_y$add0000> created at line 159.
    Found 24-bit register for signal <target_pixel2>.
    Found 24-bit register for signal <target_pixel3>.
    Found 24-bit register for signal <target_pixel4>.
    Found 24-bit register for signal <target_pixel5>.
    Found 12-bit register for signal <target_x>.
    Found 12-bit register for signal <target_y>.
    Found 12-bit adder for signal <target_y$add0000> created at line 163.
    Found 12-bit subtractor for signal <x_value>.
    Found 12-bit adder for signal <y_value$sub0000> created at line 46.
    Summary:
	inferred 288 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
Unit <vga_writer> synthesized.


Synthesizing Unit <orientation_math>.
    Related source file is "../Sources/Main FPGA/orientation_math.v".
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 15                                             |
    | Inputs             | 4                                              |
    | Outputs            | 17                                             |
    | Clock              | clock (rising_edge)                            |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit register for signal <orientation>.
    Found 1-bit register for signal <done>.
    Found 8-bit register for signal <abs_delta_x>.
    Found 8-bit register for signal <abs_delta_y>.
    Found 8-bit register for signal <abs_dx_tan15>.
    Found 8-bit register for signal <abs_dx_tan30>.
    Found 8-bit register for signal <abs_dx_tan45>.
    Found 10-bit register for signal <abs_dx_tan60>.
    Found 10-bit register for signal <abs_dx_tan75>.
    Found 3-bit register for signal <base_angle>.
    Found 9-bit register for signal <delta_x>.
    Found 9-bit subtractor for signal <delta_x$sub0000> created at line 166.
    Found 9-bit register for signal <delta_y>.
    Found 9-bit subtractor for signal <delta_y$sub0000> created at line 167.
    Found 8-bit register for signal <diff_15>.
    Found 8-bit register for signal <diff_30>.
    Found 8-bit register for signal <diff_45>.
    Found 8-bit register for signal <diff_60>.
    Found 10-bit comparator greater for signal <diff_60$cmp_gt0000> created at line 215.
    Found 8-bit register for signal <diff_75>.
    Found 10-bit comparator greater for signal <diff_75$cmp_gt0000> created at line 216.
    Found 5-bit subtractor for signal <orientation$addsub0002> created at line 243.
    Found 4-bit adder carry out for signal <orientation$addsub0003> created at line 195.
    Found 4-bit adder carry out for signal <orientation$addsub0004> created at line 230.
    Found 5-bit comparator greatequal for signal <orientation$cmp_ge0000> created at line 242.
    Found 10-bit comparator less for signal <orientation$cmp_lt0000> created at line 189.
    Found 10-bit comparator less for signal <orientation$cmp_lt0001> created at line 195.
    Found 5-bit adder carry in for signal <orientation$share0000> created at line 133.
    Found 5-bit register for signal <original_base_angle>.
    Found 4-bit comparator not equal for signal <original_base_angle$cmp_ne0000> created at line 137.
    Found 2-bit register for signal <quadrant>.
    Found 5-bit register for signal <shortcut_quadrant_adjust>.
    Found 8-bit comparator greatequal for signal <shortcut_quadrant_adjust$cmp_ge0000> created at line 141.
    Found 4-bit comparator equal for signal <state$cmp_eq0000> created at line 137.
    Found 8-bit comparator lessequal for signal <state$cmp_le0000> created at line 186.
    Found 8-bit comparator lessequal for signal <state$cmp_le0001> created at line 192.
    Found 9-bit register for signal <x_final>.
    Found 9-bit register for signal <x_original>.
    Found 9-bit register for signal <y_final>.
    Found 9-bit register for signal <y_original>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred 175 D-type flip-flop(s).
	inferred   6 Adder/Subtractor(s).
	inferred  10 Comparator(s).
Unit <orientation_math> synthesized.


Synthesizing Unit <path_math>.
    Related source file is "../Sources/Main FPGA/path_math.v".
WARNING:Xst:646 - Signal <distance_t<7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 8                                              |
    | Inputs             | 1                                              |
    | Outputs            | 6                                              |
    | Clock              | clock (rising_edge)                            |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 12-bit register for signal <move_command>.
    Found 1-bit register for signal <done>.
    Found 8-bit register for signal <abs_delta_x>.
    Found 8-bit register for signal <abs_delta_y>.
    Found 5-bit register for signal <angle>.
    Found 5-bit adder for signal <angle$add0000> created at line 103.
    Found 5-bit subtractor for signal <angle$addsub0000> created at line 103.
    Found 5-bit comparator greater for signal <angle$cmp_gt0000> created at line 103.
    Found 3-bit register for signal <base_angle>.
    Found 3-bit adder for signal <base_angle$addsub0000> created at line 132.
    Found 3-bit subtractor for signal <base_angle$addsub0001> created at line 133.
    Found 3-bit adder for signal <base_angle$addsub0002> created at line 134.
    Found 3-bit 4-to-1 multiplexer for signal <base_angle$mux0000> created at line 131.
    Found 9-bit register for signal <delta_x>.
    Found 9-bit subtractor for signal <delta_x$sub0000> created at line 113.
    Found 9-bit register for signal <delta_y>.
    Found 9-bit subtractor for signal <delta_y$sub0000> created at line 114.
    Found 7-bit register for signal <distance>.
    Found 2-bit register for signal <quadrant>.
    Found 9-bit register for signal <x_location>.
    Found 9-bit register for signal <x_target>.
    Found 9-bit register for signal <y_location>.
    Found 9-bit register for signal <y_target>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred 100 D-type flip-flop(s).
	inferred   7 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <path_math> synthesized.


Synthesizing Unit <roughly_equal_locations>.
    Related source file is "../Sources/Shared/roughly_equal_locations.v".
    Using one-hot encoding for signal <state>.
    Found 1-bit register for signal <done>.
    Found 1-bit register for signal <equal>.
    Found 12-bit register for signal <dx>.
    Found 9-bit comparator greater for signal <dx$cmp_gt0000> created at line 70.
    Found 10-bit subtractor for signal <dx$sub0000> created at line 70.
    Found 10-bit subtractor for signal <dx$sub0001> created at line 70.
    Found 24-bit register for signal <dx_2>.
    Found 12x12-bit multiplier for signal <dx_2$mult0000> created at line 76.
    Found 12-bit register for signal <dy>.
    Found 9-bit comparator greater for signal <dy$cmp_gt0000> created at line 71.
    Found 10-bit subtractor for signal <dy$sub0000> created at line 71.
    Found 10-bit subtractor for signal <dy$sub0001> created at line 71.
    Found 24-bit register for signal <dy_2>.
    Found 12x12-bit multiplier for signal <dy_2$mult0000> created at line 77.
    Found 24-bit adder carry out for signal <equal$addsub0001> created at line 82.
    Found 25-bit comparator lessequal for signal <equal$cmp_ge0000> created at line 82.
    Found 9-bit register for signal <loc_1_x>.
    Found 9-bit register for signal <loc_1_y>.
    Found 9-bit register for signal <loc_2_x>.
    Found 9-bit register for signal <loc_2_y>.
    Found 5-bit register for signal <state>.
    Summary:
	inferred 115 D-type flip-flop(s).
	inferred   5 Adder/Subtractor(s).
	inferred   2 Multiplier(s).
	inferred   3 Comparator(s).
Unit <roughly_equal_locations> synthesized.


Synthesizing Unit <get_median_of_3_HCSR04_runs>.
    Related source file is "../Sources/Main FPGA/get_median_of_3_HCSR04_runs.v".
WARNING:Xst:646 - Signal <hcsr04_state> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 4-bit register for signal <state>.
    Found 1-bit register for signal <done>.
    Found 8-bit register for signal <rover_distance>.
    Found 8-bit register for signal <distance_pass_0>.
    Found 8-bit register for signal <distance_pass_1>.
    Found 8-bit register for signal <distance_pass_2>.
    Found 2-bit register for signal <repeat_counter>.
    Found 2-bit adder for signal <repeat_counter$addsub0000> created at line 95.
    Found 1-bit register for signal <run_hcsr04>.
    Summary:
	inferred  40 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <get_median_of_3_HCSR04_runs> synthesized.


Synthesizing Unit <timer>.
    Related source file is "../Sources/Shared/timer.v".
    Found 10-bit up counter for signal <count>.
    Found 10-bit register for signal <count_length>.
    Found 1-bit register for signal <counting>.
    Found 10-bit comparator equal for signal <expired$cmp_eq0000> created at line 39.
    Summary:
	inferred   1 Counter(s).
	inferred  11 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <timer> synthesized.


Synthesizing Unit <main_fsm>.
    Related source file is "../Sources/Main FPGA/main_fsm.v".
    Found 12-bit register for signal <orient_location_1>.
    Found 5-bit register for signal <state>.
    Found 12-bit register for signal <orient_location_2>.
    Found 1-bit register for signal <transmit_ir>.
    Found 5-bit register for signal <orientation>.
    Found 1-bit register for signal <reached_target>.
    Found 12-bit register for signal <move_command>.
    Found 1-bit register for signal <run_ultrasound>.
    Found 32-bit register for signal <delay_count>.
    Found 32-bit adder for signal <delay_count$addsub0000>.
    Found 23-bit register for signal <ir_transmit_delay_counter>.
    Found 23-bit adder for signal <ir_transmit_delay_counter$addsub0000>.
    Found 1-bit register for signal <location_reached_helper_enable>.
    Found 1-bit register for signal <move_command_helper_enable>.
    Found 32-bit register for signal <move_delay_inner_timer>.
    Found 32-bit subtractor for signal <move_delay_inner_timer$addsub0000>.
    Found 32-bit register for signal <move_delay_timer>.
    Found 32-bit subtractor for signal <move_delay_timer$addsub0000>.
    Found 8-bit adder carry out for signal <move_delay_timer$addsub0001> created at line 250.
    Found 5-bit register for signal <needed_orientation>.
    Found 1-bit register for signal <orientation_helper_enable>.
    Summary:
	inferred 176 D-type flip-flop(s).
	inferred   5 Adder/Subtractor(s).
Unit <main_fsm> synthesized.


Synthesizing Unit <rover_location_calculator>.
    Related source file is "../Sources/Main FPGA/rover_location_calculator.v".
WARNING:Xst:646 - Signal <hcsr04_state> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 4-bit register for signal <state>.
    Found 12-bit register for signal <rover_location>.
    Found 4-bit register for signal <curr_ultrasound>.
    Found 1-bit register for signal <done>.
    Found 4-bit register for signal <best_angle>.
    Found 4-bit adder for signal <best_angle$addsub0000> created at line 80.
    Found 8-bit register for signal <best_distance>.
    Found 8-bit comparator less for signal <best_distance$cmp_lt0000> created at line 78.
    Found 4-bit adder for signal <curr_ultrasound$addsub0000> created at line 89.
    Found 1-bit register for signal <run_hcsr04>.
    Summary:
	inferred  34 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <rover_location_calculator> synthesized.


Synthesizing Unit <ir_transmitter>.
    Related source file is "../Sources/Main FPGA/ir_transmitter.v".
    Found finite state machine <FSM_3> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 12                                             |
    | Inputs             | 3                                              |
    | Outputs            | 12                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <cur_bit>.
    Found 4-bit adder for signal <cur_bit$addsub0000> created at line 84.
    Found 12-bit register for signal <cur_value>.
    Found 11-bit up counter for signal <mod_count>.
    Found 11-bit comparator less for signal <signal_out$cmp_lt0000> created at line 108.
    Found 5-bit comparator not equal for signal <start_timer>.
    Found 4-bit adder for signal <sum_ones>.
    Found 2-bit adder for signal <sum_ones$addsub0001> created at line 32.
    Found 3-bit adder for signal <sum_ones$addsub0003> created at line 32.
    Found 3-bit adder for signal <sum_ones$addsub0004> created at line 32.
    Found 3-bit adder for signal <sum_ones$addsub0005> created at line 32.
    Found 4-bit adder for signal <sum_ones$addsub0007> created at line 32.
    Found 4-bit adder for signal <sum_ones$addsub0008> created at line 32.
    Found 4-bit adder for signal <sum_ones$addsub0009> created at line 32.
    Found 1-bit adder carry out for signal <sum_ones$addsub0010> created at line 32.
    Found 2-bit adder carry out for signal <sum_ones$addsub0011> created at line 32.
    Found 3-bit adder carry out for signal <sum_ones$addsub0012> created at line 32.
    Found 10-bit adder for signal <WAIT_TO_45MS>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  16 D-type flip-flop(s).
	inferred  13 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <ir_transmitter> synthesized.


Synthesizing Unit <labkit>.
    Related source file is "../Sources/Main FPGA/labkit_mainFPGA.v".
WARNING:Xst:2565 - Inout <user3<28>> is never assigned.
WARNING:Xst:2565 - Inout <user3<4>> is never assigned.
WARNING:Xst:2565 - Inout <user3<29>> is never assigned.
WARNING:Xst:2565 - Inout <user3<5>> is never assigned.
WARNING:Xst:647 - Input <button0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <button1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user3<6>> is never assigned.
WARNING:Xst:2565 - Inout <user3<7>> is never assigned.
WARNING:Xst:2565 - Inout <user3<8>> is never assigned.
WARNING:Xst:2565 - Inout <user3<9>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<10>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<10>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<11>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<11>> is never assigned.
WARNING:Xst:647 - Input <clock1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clock2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<12>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<12>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<13>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<13>> is never assigned.
WARNING:Xst:647 - Input <tv_in_aef> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<14>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<14>> is never assigned.
WARNING:Xst:647 - Input <tv_in_aff> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<15>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<20>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<15>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<21>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<16>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<22>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<17>> is never assigned.
WARNING:Xst:647 - Input <systemace_irq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<18>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<23>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<0>> is never assigned.
WARNING:Xst:647 - Input <clock_feedback_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<19>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<24>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<1>> is never assigned.
WARNING:Xst:647 - Input <disp_data_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user2<10>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<25>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<30>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<2>> is never assigned.
WARNING:Xst:2565 - Inout <user2<11>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<31>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<26>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<3>> is never assigned.
WARNING:Xst:2565 - Inout <user2<12>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<32>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<27>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<4>> is never assigned.
WARNING:Xst:2565 - Inout <user2<13>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<33>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<28>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<5>> is never assigned.
WARNING:Xst:2565 - Inout <user4<0>> is never assigned.
WARNING:Xst:2565 - Inout <user2<14>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<34>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<29>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<6>> is never assigned.
WARNING:Xst:2565 - Inout <user4<1>> is never assigned.
WARNING:Xst:2565 - Inout <user2<15>> is never assigned.
WARNING:Xst:2565 - Inout <user2<20>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<40>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<35>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<7>> is never assigned.
WARNING:Xst:2565 - Inout <user4<2>> is never assigned.
WARNING:Xst:2565 - Inout <user2<21>> is never assigned.
WARNING:Xst:2565 - Inout <user2<16>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<41>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<36>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<8>> is never assigned.
WARNING:Xst:2565 - Inout <user1<0>> is never assigned.
WARNING:Xst:2565 - Inout <user4<3>> is never assigned.
WARNING:Xst:2565 - Inout <user2<17>> is never assigned.
WARNING:Xst:2565 - Inout <user2<22>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<37>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<42>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<9>> is never assigned.
WARNING:Xst:2565 - Inout <user1<1>> is never assigned.
WARNING:Xst:2565 - Inout <user4<4>> is never assigned.
WARNING:Xst:2565 - Inout <user2<23>> is never assigned.
WARNING:Xst:2565 - Inout <user2<18>> is never assigned.
WARNING:Xst:647 - Input <keyboard_clock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<38>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<43>> is never assigned.
WARNING:Xst:2565 - Inout <user1<2>> is never assigned.
WARNING:Xst:2565 - Inout <user4<5>> is never assigned.
WARNING:Xst:2565 - Inout <user2<24>> is never assigned.
WARNING:Xst:2565 - Inout <user2<19>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<39>> is never assigned.
WARNING:Xst:2565 - Inout <user1<3>> is never assigned.
WARNING:Xst:2565 - Inout <tv_in_i2c_data> is never assigned.
WARNING:Xst:2565 - Inout <user4<6>> is never assigned.
WARNING:Xst:2565 - Inout <user2<30>> is never assigned.
WARNING:Xst:2565 - Inout <user2<25>> is never assigned.
WARNING:Xst:2565 - Inout <user1<4>> is never assigned.
WARNING:Xst:2565 - Inout <user4<7>> is never assigned.
WARNING:Xst:2565 - Inout <user2<26>> is never assigned.
WARNING:Xst:2565 - Inout <user2<31>> is never assigned.
WARNING:Xst:2565 - Inout <user1<5>> is never assigned.
WARNING:Xst:647 - Input <flash_sts> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user4<8>> is never assigned.
WARNING:Xst:647 - Input <rs232_rxd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user2<27>> is never assigned.
WARNING:Xst:2565 - Inout <user1<6>> is never assigned.
WARNING:Xst:2565 - Inout <user4<9>> is never assigned.
WARNING:Xst:2565 - Inout <user2<28>> is never assigned.
WARNING:Xst:647 - Input <mouse_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user1<7>> is never assigned.
WARNING:Xst:647 - Input <rs232_cts> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user2<29>> is never assigned.
WARNING:Xst:2565 - Inout <user1<8>> is never assigned.
WARNING:Xst:2565 - Inout <user1<9>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<0>> is never assigned.
WARNING:Xst:2565 - Inout <user4<10>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<1>> is never assigned.
WARNING:Xst:647 - Input <switch<7:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user4<11>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<2>> is never assigned.
WARNING:Xst:2565 - Inout <user4<12>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<3>> is never assigned.
WARNING:Xst:2565 - Inout <user4<13>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<4>> is never assigned.
WARNING:Xst:2565 - Inout <user4<14>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<5>> is never assigned.
WARNING:Xst:2565 - Inout <user4<20>> is never assigned.
WARNING:Xst:2565 - Inout <user4<15>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<6>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<0>> is never assigned.
WARNING:Xst:2565 - Inout <user4<16>> is never assigned.
WARNING:Xst:2565 - Inout <user4<21>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<10>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<7>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<1>> is never assigned.
WARNING:Xst:2565 - Inout <user4<22>> is never assigned.
WARNING:Xst:2565 - Inout <user4<17>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<11>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<8>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<2>> is never assigned.
WARNING:Xst:2565 - Inout <user4<23>> is never assigned.
WARNING:Xst:2565 - Inout <user4<18>> is never assigned.
WARNING:Xst:647 - Input <button_left> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram1_data<12>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<9>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<3>> is never assigned.
WARNING:Xst:2565 - Inout <user4<19>> is never assigned.
WARNING:Xst:2565 - Inout <user4<24>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<13>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<0>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<4>> is never assigned.
WARNING:Xst:2565 - Inout <user4<30>> is never assigned.
WARNING:Xst:2565 - Inout <user4<25>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<14>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<1>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<5>> is never assigned.
WARNING:Xst:2565 - Inout <user4<26>> is never assigned.
WARNING:Xst:2565 - Inout <user4<31>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<20>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<2>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<15>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<6>> is never assigned.
WARNING:Xst:2565 - Inout <user4<27>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<3>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<16>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<21>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<7>> is never assigned.
WARNING:Xst:647 - Input <tv_in_data_valid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user4<28>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<22>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<4>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<17>> is never assigned.
WARNING:Xst:647 - Input <tv_in_hff> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram0_data<8>> is never assigned.
WARNING:Xst:2565 - Inout <user1<10>> is never assigned.
WARNING:Xst:2565 - Inout <user4<29>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<23>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<5>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<18>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<9>> is never assigned.
WARNING:Xst:2565 - Inout <user2<0>> is never assigned.
WARNING:Xst:2565 - Inout <user1<11>> is never assigned.
WARNING:Xst:647 - Input <tv_in_ycrcb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram0_data<10>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<24>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<6>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<19>> is never assigned.
WARNING:Xst:2565 - Inout <user2<1>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<11>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<7>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<25>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<30>> is never assigned.
WARNING:Xst:2565 - Inout <user2<2>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<12>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<31>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<8>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<26>> is never assigned.
WARNING:Xst:2565 - Inout <user2<3>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<13>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<32>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<9>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<27>> is never assigned.
WARNING:Xst:2565 - Inout <user2<4>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<14>> is never assigned.
WARNING:Xst:647 - Input <tv_in_line_clock1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram1_data<28>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<33>> is never assigned.
WARNING:Xst:647 - Input <tv_in_line_clock2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram1_data<0>> is never assigned.
WARNING:Xst:2565 - Inout <user2<5>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<20>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<15>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<29>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<34>> is never assigned.
WARNING:Xst:647 - Input <keyboard_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram1_data<1>> is never assigned.
WARNING:Xst:2565 - Inout <user2<6>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<21>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<16>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<35>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<2>> is never assigned.
WARNING:Xst:2565 - Inout <user2<7>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<22>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<17>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<3>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<10>> is never assigned.
WARNING:Xst:2565 - Inout <user2<8>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<23>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<18>> is never assigned.
WARNING:Xst:647 - Input <ac97_sdata_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram1_data<4>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<11>> is never assigned.
WARNING:Xst:2565 - Inout <user2<9>> is never assigned.
WARNING:Xst:2565 - Inout <user1<30>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<24>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<19>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<5>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<12>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<25>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<30>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<6>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<13>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<31>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<26>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<7>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<14>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<32>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<27>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<8>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<15>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<28>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<33>> is never assigned.
WARNING:Xst:647 - Input <systemace_mpbrdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram1_data<9>> is never assigned.
WARNING:Xst:647 - Input <button_right> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram0_data<34>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<29>> is never assigned.
WARNING:Xst:647 - Input <button_down> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram0_data<35>> is never assigned.
WARNING:Xst:2565 - Inout <user3<10>> is never assigned.
WARNING:Xst:647 - Input <mouse_clock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user3<11>> is never assigned.
WARNING:Xst:2565 - Inout <user3<12>> is never assigned.
WARNING:Xst:2565 - Inout <user3<13>> is never assigned.
WARNING:Xst:647 - Input <ac97_bit_clock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user3<14>> is never assigned.
WARNING:Xst:2565 - Inout <user3<20>> is never assigned.
WARNING:Xst:2565 - Inout <user3<15>> is never assigned.
WARNING:Xst:2565 - Inout <user3<21>> is never assigned.
WARNING:Xst:2565 - Inout <user3<16>> is never assigned.
WARNING:Xst:2565 - Inout <user3<22>> is never assigned.
WARNING:Xst:2565 - Inout <user3<17>> is never assigned.
WARNING:Xst:2565 - Inout <user3<23>> is never assigned.
WARNING:Xst:2565 - Inout <user3<18>> is never assigned.
WARNING:Xst:2565 - Inout <user3<24>> is never assigned.
WARNING:Xst:2565 - Inout <user3<19>> is never assigned.
WARNING:Xst:2565 - Inout <user3<0>> is never assigned.
WARNING:Xst:647 - Input <button_up> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user3<30>> is never assigned.
WARNING:Xst:2565 - Inout <user3<25>> is never assigned.
WARNING:Xst:2565 - Inout <user3<1>> is never assigned.
WARNING:Xst:2565 - Inout <user3<26>> is never assigned.
WARNING:Xst:2565 - Inout <user3<31>> is never assigned.
WARNING:Xst:2565 - Inout <user3<2>> is never assigned.
WARNING:Xst:2565 - Inout <user3<27>> is never assigned.
WARNING:Xst:2565 - Inout <user3<3>> is never assigned.
WARNING:Xst:646 - Signal <reached_target> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <db_switch<7:3>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <btnU_db> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <btnR_db> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <btnL_db> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <btnD_db> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <btn1_db> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <btn0_db> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 64-bit register for signal <my_hex_data>.
    Summary:
	inferred  64 D-type flip-flop(s).
Unit <labkit> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x40-bit ROM                                         : 1
# Multipliers                                          : 51
 12x12-bit multiplier                                  : 4
 12x6-bit multiplier                                   : 2
 12x7-bit multiplier                                   : 1
 12x8-bit multiplier                                   : 1
 12x9-bit multiplier                                   : 2
 5x8-bit multiplier                                    : 1
 8x10-bit multiplier                                   : 3
 8x12-bit multiplier                                   : 1
 8x13-bit multiplier                                   : 1
 8x7-bit multiplier                                    : 8
 8x8-bit multiplier                                    : 24
 8x9-bit multiplier                                    : 3
# Adders/Subtractors                                   : 145
 1-bit adder carry out                                 : 1
 10-bit adder                                          : 1
 10-bit addsub                                         : 1
 10-bit subtractor                                     : 6
 12-bit adder                                          : 3
 12-bit subtractor                                     : 6
 13-bit adder                                          : 6
 13-bit subtractor                                     : 10
 2-bit adder                                           : 2
 2-bit adder carry out                                 : 1
 20-bit adder                                          : 1
 23-bit adder                                          : 1
 24-bit adder carry out                                : 1
 25-bit adder                                          : 1
 26-bit adder                                          : 1
 3-bit adder                                           : 7
 3-bit adder carry out                                 : 1
 3-bit subtractor                                      : 2
 32-bit adder                                          : 4
 32-bit subtractor                                     : 6
 33-bit adder                                          : 10
 33-bit subtractor                                     : 13
 34-bit adder                                          : 7
 34-bit subtractor                                     : 14
 4-bit adder                                           : 7
 4-bit adder carry out                                 : 2
 4-bit subtractor                                      : 1
 5-bit adder                                           : 1
 5-bit adder carry in                                  : 1
 5-bit subtractor                                      : 2
 8-bit adder                                           : 8
 8-bit adder carry out                                 : 1
 8-bit subtractor                                      : 3
 9-bit adder                                           : 9
 9-bit subtractor                                      : 4
# Counters                                             : 13
 10-bit up counter                                     : 2
 11-bit up counter                                     : 3
 19-bit up counter                                     : 6
 5-bit up counter                                      : 1
 8-bit down counter                                    : 1
# Registers                                            : 200
 1-bit register                                        : 81
 10-bit register                                       : 4
 12-bit register                                       : 21
 2-bit register                                        : 4
 20-bit register                                       : 1
 23-bit register                                       : 1
 24-bit register                                       : 14
 26-bit register                                       : 1
 3-bit register                                        : 3
 32-bit register                                       : 13
 4-bit register                                        : 7
 5-bit register                                        : 13
 64-bit register                                       : 1
 7-bit register                                        : 1
 8-bit register                                        : 18
 9-bit register                                        : 17
# Comparators                                          : 98
 10-bit comparator equal                               : 1
 10-bit comparator greatequal                          : 4
 10-bit comparator greater                             : 4
 10-bit comparator less                                : 2
 11-bit comparator less                                : 1
 12-bit comparator equal                               : 1
 12-bit comparator greater                             : 2
 13-bit comparator greatequal                          : 8
 13-bit comparator greater                             : 2
 13-bit comparator less                                : 7
 13-bit comparator lessequal                           : 2
 14-bit comparator greatequal                          : 2
 14-bit comparator lessequal                           : 2
 20-bit comparator greater                             : 3
 20-bit comparator less                                : 2
 24-bit comparator greater                             : 1
 25-bit comparator lessequal                           : 1
 32-bit comparator less                                : 1
 33-bit comparator lessequal                           : 10
 34-bit comparator greatequal                          : 10
 34-bit comparator lessequal                           : 7
 35-bit comparator greatequal                          : 7
 4-bit comparator equal                                : 1
 4-bit comparator not equal                            : 1
 5-bit comparator greatequal                           : 1
 5-bit comparator greater                              : 1
 5-bit comparator not equal                            : 1
 8-bit comparator greatequal                           : 5
 8-bit comparator greater                              : 3
 8-bit comparator less                                 : 1
 8-bit comparator lessequal                            : 2
 9-bit comparator greater                              : 2
# Multiplexers                                         : 6
 1-bit 4-to-1 multiplexer                              : 1
 1-bit 40-to-1 multiplexer                             : 1
 1-bit 6-to-1 multiplexer                              : 1
 3-bit 4-to-1 multiplexer                              : 2
 4-bit 16-to-1 multiplexer                             : 1
# Xors                                                 : 6
 1-bit xor2                                            : 6

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <transmitter/state/FSM> on signal <state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 011
 011   | 010
 100   | 110
-------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <msfm/pm/state/FSM> on signal <state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0000  | 000
 0001  | 011
 0010  | 001
 0011  | 010
 0100  | 110
 0101  | 111
 1111  | 101
-------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <msfm/om/state/FSM> on signal <state[1:4]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0011
 0010  | 0001
 0011  | 0010
 0100  | 0101
 0101  | 0110
 0110  | 0111
 0111  | 1000
 1000  | 1001
 1001  | 1010
 1111  | 0100
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <disp/state/FSM> on signal <state[1:3]> with sequential encoding.
----------------------
 State    | Encoding
----------------------
 00000000 | 000
 00000001 | 001
 00000010 | 010
 00000011 | 011
 00000100 | 100
 00000101 | 101
 00000110 | 110
----------------------
Loading device for application Rf_Device from file '2v6000.nph' in environment /afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE.
WARNING:Xst:2404 -  FFs/Latches <original_base_angle<4:4>> (without init value) have a constant value of 0 in block <orientation_math>.
WARNING:Xst:2404 -  FFs/Latches <shortcut_quadrant_adjust<4:4>> (without init value) have a constant value of 0 in block <orientation_math>.

Synthesizing (advanced) Unit <calc_abs7rtan_00_75_15>.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_rtan_15deg_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_rtan_30deg_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_rtan_60deg_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_rtan_75deg_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_rtan_15deg_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_rtan_30deg_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_rtan_60deg_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_rtan_75deg_mult0000 by adding 1 register level(s).
Unit <calc_abs7rtan_00_75_15> synthesized (advanced).

Synthesizing (advanced) Unit <calc_r_y_theta>.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_r_15deg_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_r_45deg_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_r_60deg_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_r_75deg_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_r_15deg_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_r_45deg_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_r_60deg_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_r_75deg_mult0000 by adding 1 register level(s).
Unit <calc_r_y_theta> synthesized (advanced).

Synthesizing (advanced) Unit <grid>.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_r_e_mult0001 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_test_15deg_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_test_75deg_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_r_e_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_r_e_mult0001 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_test_15deg_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_test_75deg_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_r_e_mult0000 by adding 1 register level(s).
Unit <grid> synthesized (advanced).

Synthesizing (advanced) Unit <polar_to_cartesian>.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_rsin_45deg_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_rsin_45deg_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_rsin_45deg_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_rsin_45deg_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_rsin_45deg_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_rsin_45deg_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_rsin_45deg_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_rsin_45deg_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_rsin_15deg_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_rsin_15deg_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_rsin_15deg_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_rsin_15deg_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_rsin_15deg_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_rsin_15deg_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_rsin_15deg_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_rsin_15deg_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_rsin_60deg_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_rsin_60deg_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_rsin_60deg_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_rsin_60deg_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_rsin_60deg_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_rsin_60deg_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_rsin_60deg_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_rsin_60deg_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_rsin_75deg_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_rsin_75deg_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_rsin_75deg_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_rsin_75deg_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_rsin_75deg_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_rsin_75deg_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_rsin_75deg_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_rsin_75deg_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_rsin_45deg_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_rsin_45deg_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_rsin_45deg_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_rsin_45deg_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_rsin_45deg_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_rsin_45deg_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_rsin_45deg_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_rsin_45deg_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_rsin_15deg_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_rsin_15deg_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_rsin_15deg_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_rsin_15deg_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_rsin_15deg_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_rsin_15deg_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_rsin_15deg_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_rsin_15deg_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_rsin_60deg_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_rsin_60deg_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_rsin_60deg_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_rsin_60deg_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_rsin_60deg_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_rsin_60deg_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_rsin_60deg_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_rsin_60deg_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_rsin_75deg_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_rsin_75deg_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_rsin_75deg_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_rsin_75deg_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_rsin_75deg_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_rsin_75deg_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_rsin_75deg_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_rsin_75deg_mult0000 by adding 1 register level(s).
Unit <polar_to_cartesian> synthesized (advanced).

Synthesizing (advanced) Unit <roughly_equal_locations>.
	Found pipelined multiplier on signal <dx_2_mult0000>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <dy_2_mult0000>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
Unit <roughly_equal_locations> synthesized (advanced).

Synthesizing (advanced) Unit <triangle>.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_test_on_30_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_test_on_15_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_test_on_60_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_test_on_75_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_orientation_quadrant_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_test_on_30_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_test_on_15_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_test_on_60_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_test_on_75_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_orientation_quadrant_mult0000 by adding 1 register level(s).
Unit <triangle> synthesized (advanced).
WARNING:Xst:1710 - FF/Latch <state_3> (without init value) has a constant value of 0 in block <run_HCSR04>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <test_45deg_11> in Unit <grid> is equivalent to the following 20 FFs/Latches, which will be removed : <test_45deg_12> <test_45deg_13> <test_45deg_14> <test_45deg_15> <test_45deg_16> <test_45deg_17> <test_45deg_18> <test_45deg_19> <test_45deg_20> <test_45deg_21> <test_45deg_22> <test_45deg_23> <test_45deg_24> <test_45deg_25> <test_45deg_26> <test_45deg_27> <test_45deg_28> <test_45deg_29> <test_45deg_30> <test_45deg_31> 
INFO:Xst:2261 - The FF/Latch <test_75deg_14> in Unit <grid> is equivalent to the following 17 FFs/Latches, which will be removed : <test_75deg_15> <test_75deg_16> <test_75deg_17> <test_75deg_18> <test_75deg_19> <test_75deg_20> <test_75deg_21> <test_75deg_22> <test_75deg_23> <test_75deg_24> <test_75deg_25> <test_75deg_26> <test_75deg_27> <test_75deg_28> <test_75deg_29> <test_75deg_30> <test_75deg_31> 
INFO:Xst:2261 - The FF/Latch <r_e_24> in Unit <grid> is equivalent to the following 7 FFs/Latches, which will be removed : <r_e_25> <r_e_26> <r_e_27> <r_e_28> <r_e_29> <r_e_30> <r_e_31> 
INFO:Xst:2261 - The FF/Latch <test_15deg_11> in Unit <grid> is equivalent to the following 20 FFs/Latches, which will be removed : <test_15deg_12> <test_15deg_13> <test_15deg_14> <test_15deg_15> <test_15deg_16> <test_15deg_17> <test_15deg_18> <test_15deg_19> <test_15deg_20> <test_15deg_21> <test_15deg_22> <test_15deg_23> <test_15deg_24> <test_15deg_25> <test_15deg_26> <test_15deg_27> <test_15deg_28> <test_15deg_29> <test_15deg_30> <test_15deg_31> 
INFO:Xst:2261 - The FF/Latch <pixel_0> in Unit <grid> is equivalent to the following 23 FFs/Latches, which will be removed : <pixel_1> <pixel_2> <pixel_3> <pixel_4> <pixel_5> <pixel_6> <pixel_7> <pixel_8> <pixel_9> <pixel_10> <pixel_11> <pixel_12> <pixel_13> <pixel_14> <pixel_15> <pixel_16> <pixel_17> <pixel_18> <pixel_19> <pixel_20> <pixel_21> <pixel_22> <pixel_23> 
WARNING:Xst:1710 - FF/Latch <pixel_8> (without init value) has a constant value of 0 in block <triangle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pixel_9> (without init value) has a constant value of 0 in block <triangle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pixel_10> (without init value) has a constant value of 0 in block <triangle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pixel_11> (without init value) has a constant value of 0 in block <triangle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pixel_12> (without init value) has a constant value of 0 in block <triangle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pixel_13> (without init value) has a constant value of 0 in block <triangle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pixel_14> (without init value) has a constant value of 0 in block <triangle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pixel_15> (without init value) has a constant value of 0 in block <triangle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <orientation2_3> of sequential type is unconnected in block <triangle>.
WARNING:Xst:2677 - Node <orientation2_4> of sequential type is unconnected in block <triangle>.
WARNING:Xst:2677 - Node <orientation_quadrant_2> of sequential type is unconnected in block <triangle>.
WARNING:Xst:2677 - Node <orientation_quadrant_3> of sequential type is unconnected in block <triangle>.
WARNING:Xst:2677 - Node <orientation_quadrant_4> of sequential type is unconnected in block <triangle>.
WARNING:Xst:2677 - Node <orientation_quadrant_5> of sequential type is unconnected in block <triangle>.
WARNING:Xst:2677 - Node <orientation_quadrant_6> of sequential type is unconnected in block <triangle>.
WARNING:Xst:2677 - Node <orientation_quadrant_7> of sequential type is unconnected in block <triangle>.
WARNING:Xst:2677 - Node <orientation_quadrant_8> of sequential type is unconnected in block <triangle>.
WARNING:Xst:2677 - Node <orientation_quadrant_9> of sequential type is unconnected in block <triangle>.
WARNING:Xst:2677 - Node <orientation_quadrant_10> of sequential type is unconnected in block <triangle>.
WARNING:Xst:2677 - Node <orientation_quadrant_11> of sequential type is unconnected in block <triangle>.
WARNING:Xst:2677 - Node <orientation_quadrant_12> of sequential type is unconnected in block <triangle>.
WARNING:Xst:2677 - Node <orientation_quadrant_13> of sequential type is unconnected in block <triangle>.
WARNING:Xst:2677 - Node <orientation_quadrant_14> of sequential type is unconnected in block <triangle>.
WARNING:Xst:2677 - Node <orientation_quadrant_15> of sequential type is unconnected in block <triangle>.
WARNING:Xst:2677 - Node <orientation_quadrant_16> of sequential type is unconnected in block <triangle>.
WARNING:Xst:2677 - Node <orientation_quadrant_17> of sequential type is unconnected in block <triangle>.
WARNING:Xst:2677 - Node <orientation_quadrant_18> of sequential type is unconnected in block <triangle>.
WARNING:Xst:2677 - Node <orientation_quadrant_19> of sequential type is unconnected in block <triangle>.
WARNING:Xst:2677 - Node <orientation_quadrant_20> of sequential type is unconnected in block <triangle>.
WARNING:Xst:2677 - Node <orientation_quadrant_21> of sequential type is unconnected in block <triangle>.
WARNING:Xst:2677 - Node <orientation_quadrant_22> of sequential type is unconnected in block <triangle>.
WARNING:Xst:2677 - Node <orientation_quadrant_23> of sequential type is unconnected in block <triangle>.
WARNING:Xst:2677 - Node <orientation_quadrant_24> of sequential type is unconnected in block <triangle>.
WARNING:Xst:2677 - Node <orientation_quadrant_25> of sequential type is unconnected in block <triangle>.
WARNING:Xst:2677 - Node <orientation_quadrant_26> of sequential type is unconnected in block <triangle>.
WARNING:Xst:2677 - Node <orientation_quadrant_27> of sequential type is unconnected in block <triangle>.
WARNING:Xst:2677 - Node <orientation_quadrant_28> of sequential type is unconnected in block <triangle>.
WARNING:Xst:2677 - Node <orientation_quadrant_29> of sequential type is unconnected in block <triangle>.
WARNING:Xst:2677 - Node <orientation_quadrant_30> of sequential type is unconnected in block <triangle>.
WARNING:Xst:2677 - Node <orientation_quadrant_31> of sequential type is unconnected in block <triangle>.
WARNING:Xst:2677 - Node <orientation3_3> of sequential type is unconnected in block <triangle>.
WARNING:Xst:2677 - Node <orientation3_4> of sequential type is unconnected in block <triangle>.
INFO:Xst:2261 - The FF/Latch <pixel_0> in Unit <triangle> is equivalent to the following 7 FFs/Latches, which will be removed : <pixel_1> <pixel_2> <pixel_3> <pixel_4> <pixel_5> <pixel_6> <pixel_7> 
INFO:Xst:2261 - The FF/Latch <pixel_16> in Unit <triangle> is equivalent to the following 7 FFs/Latches, which will be removed : <pixel_17> <pixel_18> <pixel_19> <pixel_20> <pixel_21> <pixel_22> <pixel_23> 
WARNING:Xst:1710 - FF/Latch <rover_x_0> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_x_0> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <rover_x_9> in Unit <vga_writer> is equivalent to the following 2 FFs/Latches, which will be removed : <rover_x_10> <rover_x_11> 
INFO:Xst:2261 - The FF/Latch <target_x_9> in Unit <vga_writer> is equivalent to the following 2 FFs/Latches, which will be removed : <target_x_10> <target_x_11> 
WARNING:Xst:1710 - FF/Latch <shortcut_quadrant_adjust_0> (without init value) has a constant value of 0 in block <orientation_math>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <shortcut_quadrant_adjust_1> (without init value) has a constant value of 0 in block <orientation_math>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <shortcut_quadrant_adjust_2> in Unit <orientation_math> is equivalent to the following FF/Latch, which will be removed : <shortcut_quadrant_adjust_3> 
WARNING:Xst:1710 - FF/Latch <state_4> (without init value) has a constant value of 0 in block <roughly_equal_locations>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <state_3> (without init value) has a constant value of 0 in block <roughly_equal_locations>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <state_2> (without init value) has a constant value of 0 in block <roughly_equal_locations>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dy_11> (without init value) has a constant value of 0 in block <roughly_equal_locations>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dy_10> (without init value) has a constant value of 0 in block <roughly_equal_locations>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dy_9> (without init value) has a constant value of 0 in block <roughly_equal_locations>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dy_8> (without init value) has a constant value of 0 in block <roughly_equal_locations>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dy_7> (without init value) has a constant value of 0 in block <roughly_equal_locations>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dy_6> (without init value) has a constant value of 0 in block <roughly_equal_locations>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dy_5> (without init value) has a constant value of 0 in block <roughly_equal_locations>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dy_4> (without init value) has a constant value of 0 in block <roughly_equal_locations>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dy_3> (without init value) has a constant value of 0 in block <roughly_equal_locations>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dy_2> (without init value) has a constant value of 0 in block <roughly_equal_locations>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dy_1> (without init value) has a constant value of 0 in block <roughly_equal_locations>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dy_0> (without init value) has a constant value of 0 in block <roughly_equal_locations>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dx_11> (without init value) has a constant value of 0 in block <roughly_equal_locations>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dx_10> (without init value) has a constant value of 0 in block <roughly_equal_locations>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dx_9> (without init value) has a constant value of 0 in block <roughly_equal_locations>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dx_8> (without init value) has a constant value of 0 in block <roughly_equal_locations>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dx_7> (without init value) has a constant value of 0 in block <roughly_equal_locations>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dx_6> (without init value) has a constant value of 0 in block <roughly_equal_locations>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dx_5> (without init value) has a constant value of 0 in block <roughly_equal_locations>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dx_4> (without init value) has a constant value of 0 in block <roughly_equal_locations>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dx_3> (without init value) has a constant value of 0 in block <roughly_equal_locations>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dx_2> (without init value) has a constant value of 0 in block <roughly_equal_locations>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dx_1> (without init value) has a constant value of 0 in block <roughly_equal_locations>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dx_0> (without init value) has a constant value of 0 in block <roughly_equal_locations>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <done> (without init value) has a constant value of 0 in block <roughly_equal_locations>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <equal> (without init value) has a constant value of 0 in block <roughly_equal_locations>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <state_0> of sequential type is unconnected in block <roughly_equal_locations>.
WARNING:Xst:2677 - Node <state_1> of sequential type is unconnected in block <roughly_equal_locations>.
WARNING:Xst:1710 - FF/Latch <state_3> (without init value) has a constant value of 0 in block <get_median_of_3_HCSR04_runs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <state_3> (without init value) has a constant value of 0 in block <rover_location_calculator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <my_hex_data_25> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <my_hex_data_26> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <my_hex_data_27> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <my_hex_data_33> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <my_hex_data_34> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <my_hex_data_35> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <my_hex_data_41> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <my_hex_data_42> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <my_hex_data_43> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <my_hex_data_53> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <my_hex_data_54> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <my_hex_data_55> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rover_pixel_noO2_9> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rover_pixel_noO2_10> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rover_pixel_noO2_11> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rover_pixel_noO2_12> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rover_pixel_noO2_13> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rover_pixel_noO2_14> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rover_pixel_noO2_15> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <target_pixel2_0> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <target_pixel2_1> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <target_pixel2_2> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <target_pixel2_3> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <target_pixel2_4> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <target_pixel2_5> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <target_pixel2_6> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <target_pixel2_7> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <target_pixel2_16> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <target_pixel2_17> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <target_pixel2_18> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <target_pixel2_19> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <target_pixel2_20> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <target_pixel2_21> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <target_pixel2_22> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <target_pixel2_23> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <y_original_8> (without init value) has a constant value of 0 in block <om>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <y_final_8> (without init value) has a constant value of 0 in block <om>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <abs_dx_tan15_7> (without init value) has a constant value of 0 in block <om>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <abs_dx_tan60_9> (without init value) has a constant value of 0 in block <om>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <y_location_8> (without init value) has a constant value of 0 in block <pm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <y_target_8> (without init value) has a constant value of 0 in block <pm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rover_pixel_8> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rover_pixel_9> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rover_pixel_10> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rover_pixel_11> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rover_pixel_12> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rover_pixel_13> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rover_pixel_14> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rover_pixel_15> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rover_pixel_noO2_0> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rover_pixel_noO2_1> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rover_pixel_noO2_2> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rover_pixel_noO2_3> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rover_pixel_noO2_4> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rover_pixel_noO2_5> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rover_pixel_noO2_6> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rover_pixel_noO2_7> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rover_pixel_noO2_8> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel3_5> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel3_4> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel3_6> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel3_7> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel3_3> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel3_2> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel3_1> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel3_0> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel3_16> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel3_17> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel3_18> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel3_19> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel3_20> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel3_21> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel3_22> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel3_23> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <my_hex_data_51> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_pixel_noO3_0> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_pixel_noO3_1> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_pixel_noO3_2> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_pixel_noO3_3> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_pixel_noO3_4> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_pixel_noO3_5> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_pixel_noO3_6> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_pixel_noO3_15> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_pixel_noO3_14> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_pixel_noO3_13> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_pixel_noO3_12> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_pixel_noO3_11> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_pixel_noO3_10> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_pixel_noO3_9> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_pixel_noO3_8> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_pixel_noO3_7> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel4_0> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel4_1> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel4_2> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel4_3> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel4_4> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel4_5> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel4_6> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel4_7> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel4_16> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel4_17> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel4_18> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel4_19> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel4_20> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel4_21> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel4_22> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel4_23> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_pixel_noO4_0> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_pixel_noO4_1> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_pixel_noO4_2> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_pixel_noO4_3> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_pixel_noO4_4> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_pixel_noO4_5> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_pixel_noO4_6> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_pixel_noO4_7> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_pixel_noO4_8> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_pixel_noO4_9> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_pixel_noO4_10> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_pixel_noO4_11> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_pixel_noO4_12> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_pixel_noO4_13> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_pixel_noO4_14> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_pixel_noO4_15> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel5_23> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel5_22> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel5_21> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel5_20> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel5_19> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel5_18> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel5_17> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel5_16> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel5_7> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel5_6> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel5_5> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel5_4> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel5_3> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel5_2> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel5_1> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel5_0> (without init value) has a constant value of 0 in block <vg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <location_reached_helper_enable> of sequential type is unconnected in block <msfm>.
WARNING:Xst:2677 - Node <reached_target> of sequential type is unconnected in block <msfm>.
WARNING:Xst:2677 - Node <abs_delta_x_7> of sequential type is unconnected in block <pm>.
WARNING:Xst:1290 - Hierarchical block <rel> is unconnected in block <msfm>.
   It will be removed from the design.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x40-bit ROM                                         : 1
# Multipliers                                          : 41
 12x12-bit multiplier                                  : 2
 12x6-bit multiplier                                   : 2
 12x7-bit multiplier                                   : 1
 12x8-bit multiplier                                   : 1
 12x9-bit multiplier                                   : 2
 5x8-bit multiplier                                    : 1
 8x10-bit multiplier                                   : 3
 8x12-bit multiplier                                   : 1
 8x13-bit multiplier                                   : 1
 8x7-bit multiplier                                    : 6
 8x8-bit multiplier                                    : 18
 8x9-bit multiplier                                    : 3
# Adders/Subtractors                                   : 138
 1-bit adder carry out                                 : 1
 10-bit adder                                          : 1
 10-bit addsub                                         : 1
 10-bit subtractor                                     : 2
 12-bit adder                                          : 3
 12-bit subtractor                                     : 6
 13-bit adder                                          : 6
 13-bit subtractor                                     : 10
 2-bit adder                                           : 2
 2-bit adder carry out                                 : 1
 20-bit adder                                          : 1
 23-bit adder                                          : 1
 25-bit adder                                          : 1
 26-bit adder                                          : 1
 3-bit adder                                           : 7
 3-bit adder carry out                                 : 1
 3-bit subtractor                                      : 2
 32-bit adder                                          : 4
 32-bit subtractor                                     : 6
 33-bit adder                                          : 10
 33-bit subtractor                                     : 13
 34-bit adder                                          : 7
 34-bit subtractor                                     : 14
 4-bit adder                                           : 7
 4-bit adder carry out                                 : 2
 4-bit subtractor                                      : 1
 5-bit adder                                           : 1
 5-bit adder carry in                                  : 1
 5-bit subtractor                                      : 2
 8-bit adder                                           : 8
 8-bit adder carry out                                 : 1
 8-bit subtractor                                      : 3
 9-bit adder                                           : 7
 9-bit subtractor                                      : 4
# Counters                                             : 13
 10-bit up counter                                     : 2
 11-bit up counter                                     : 3
 19-bit up counter                                     : 6
 5-bit up counter                                      : 1
 8-bit down counter                                    : 1
# Registers                                            : 1401
 Flip-Flops                                            : 1401
# Comparators                                          : 95
 10-bit comparator equal                               : 1
 10-bit comparator greatequal                          : 4
 10-bit comparator greater                             : 4
 10-bit comparator less                                : 2
 11-bit comparator less                                : 1
 12-bit comparator equal                               : 1
 12-bit comparator greater                             : 2
 13-bit comparator greatequal                          : 8
 13-bit comparator greater                             : 2
 13-bit comparator less                                : 7
 13-bit comparator lessequal                           : 2
 14-bit comparator greatequal                          : 2
 14-bit comparator lessequal                           : 2
 20-bit comparator greater                             : 3
 20-bit comparator less                                : 2
 24-bit comparator greater                             : 1
 32-bit comparator less                                : 1
 33-bit comparator lessequal                           : 10
 34-bit comparator greatequal                          : 10
 34-bit comparator lessequal                           : 7
 35-bit comparator greatequal                          : 7
 4-bit comparator equal                                : 1
 4-bit comparator not equal                            : 1
 5-bit comparator greatequal                           : 1
 5-bit comparator greater                              : 1
 5-bit comparator not equal                            : 1
 8-bit comparator greatequal                           : 5
 8-bit comparator greater                              : 3
 8-bit comparator less                                 : 1
 8-bit comparator lessequal                            : 2
# Multiplexers                                         : 6
 1-bit 4-to-1 multiplexer                              : 1
 1-bit 40-to-1 multiplexer                             : 1
 1-bit 6-to-1 multiplexer                              : 1
 3-bit 4-to-1 multiplexer                              : 2
 4-bit 16-to-1 multiplexer                             : 1
# Xors                                                 : 6
 1-bit xor2                                            : 6

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <target_pixel2_8> in Unit <vga_writer> is equivalent to the following 7 FFs/Latches, which will be removed : <target_pixel2_9> <target_pixel2_10> <target_pixel2_11> <target_pixel2_12> <target_pixel2_13> <target_pixel2_14> <target_pixel2_15> 
INFO:Xst:2261 - The FF/Latch <rover_pixel_noO2_16> in Unit <vga_writer> is equivalent to the following 7 FFs/Latches, which will be removed : <rover_pixel_noO2_17> <rover_pixel_noO2_18> <rover_pixel_noO2_19> <rover_pixel_noO2_20> <rover_pixel_noO2_21> <rover_pixel_noO2_22> <rover_pixel_noO2_23> 
INFO:Xst:2261 - The FF/Latch <rover_pixel_noO2_0> in Unit <vga_writer> is equivalent to the following 31 FFs/Latches, which will be removed : <rover_pixel_noO2_1> <rover_pixel_noO2_2> <rover_pixel_noO2_3> <rover_pixel_noO2_4> <rover_pixel_noO2_5> <rover_pixel_noO2_6> <rover_pixel_noO2_7> <rover_pixel_noO2_8> <rover_pixel_noO2_9> <rover_pixel_noO2_10> <rover_pixel_noO2_11> <rover_pixel_noO2_12> <rover_pixel_noO2_13> <rover_pixel_noO2_14> <rover_pixel_noO2_15> <target_pixel2_0> <target_pixel2_1> <target_pixel2_2> <target_pixel2_3> <target_pixel2_4> <target_pixel2_5> <target_pixel2_6> <target_pixel2_7> <target_pixel2_16> <target_pixel2_17> <target_pixel2_18> <target_pixel2_19> <target_pixel2_20> <target_pixel2_21> <target_pixel2_22> <target_pixel2_23> 
INFO:Xst:2261 - The FF/Latch <abs_dx_tan15_7> in Unit <orientation_math> is equivalent to the following FF/Latch, which will be removed : <abs_dx_tan60_9> 
WARNING:Xst:1710 - FF/Latch <rover_pixel_noO2_0> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel3_0> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel3_1> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel3_2> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel3_3> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel3_4> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel3_5> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel3_6> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel3_7> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel3_16> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel3_17> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel3_18> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel3_19> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel3_20> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel3_21> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel3_22> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel3_23> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_pixel_noO3_0> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_pixel_noO3_1> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_pixel_noO3_2> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_pixel_noO3_3> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_pixel_noO3_4> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_pixel_noO3_5> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_pixel_noO3_6> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_pixel_noO3_7> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_pixel_noO3_8> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_pixel_noO3_9> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_pixel_noO3_10> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_pixel_noO3_11> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_pixel_noO3_12> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_pixel_noO3_13> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_pixel_noO3_14> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_pixel_noO3_15> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel4_0> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel4_1> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel4_2> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel4_3> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel4_4> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel4_5> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel4_6> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel4_7> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel4_16> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel4_17> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel4_18> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel4_19> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel4_20> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel4_21> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel4_22> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel4_23> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_pixel_noO4_0> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_pixel_noO4_1> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_pixel_noO4_2> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_pixel_noO4_3> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_pixel_noO4_4> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_pixel_noO4_5> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_pixel_noO4_6> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_pixel_noO4_7> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_pixel_noO4_8> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_pixel_noO4_9> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_pixel_noO4_10> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_pixel_noO4_11> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_pixel_noO4_12> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_pixel_noO4_13> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_pixel_noO4_14> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rover_pixel_noO4_15> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel5_23> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel5_22> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel5_21> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel5_20> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel5_19> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel5_18> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel5_17> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel5_16> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel5_7> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel5_6> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel5_5> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel5_4> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel5_3> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel5_2> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel5_1> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_pixel5_0> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <target_pixel3_8> in Unit <vga_writer> is equivalent to the following 7 FFs/Latches, which will be removed : <target_pixel3_9> <target_pixel3_10> <target_pixel3_11> <target_pixel3_12> <target_pixel3_13> <target_pixel3_14> <target_pixel3_15> 
INFO:Xst:2261 - The FF/Latch <rover_pixel_noO3_16> in Unit <vga_writer> is equivalent to the following 7 FFs/Latches, which will be removed : <rover_pixel_noO3_17> <rover_pixel_noO3_18> <rover_pixel_noO3_19> <rover_pixel_noO3_20> <rover_pixel_noO3_21> <rover_pixel_noO3_22> <rover_pixel_noO3_23> 
INFO:Xst:2261 - The FF/Latch <target_pixel4_8> in Unit <vga_writer> is equivalent to the following 7 FFs/Latches, which will be removed : <target_pixel4_9> <target_pixel4_10> <target_pixel4_11> <target_pixel4_12> <target_pixel4_13> <target_pixel4_14> <target_pixel4_15> 
INFO:Xst:2261 - The FF/Latch <rover_pixel_noO4_16> in Unit <vga_writer> is equivalent to the following 7 FFs/Latches, which will be removed : <rover_pixel_noO4_17> <rover_pixel_noO4_18> <rover_pixel_noO4_19> <rover_pixel_noO4_20> <rover_pixel_noO4_21> <rover_pixel_noO4_22> <rover_pixel_noO4_23> 
INFO:Xst:2261 - The FF/Latch <target_pixel5_8> in Unit <vga_writer> is equivalent to the following 7 FFs/Latches, which will be removed : <target_pixel5_9> <target_pixel5_10> <target_pixel5_11> <target_pixel5_12> <target_pixel5_13> <target_pixel5_14> <target_pixel5_15> 
WARNING:Xst:1710 - FF/Latch <abs_dx_tan15_7> (without init value) has a constant value of 0 in block <orientation_math>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <reached_target> (without init value) has a constant value of 0 in block <main_fsm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <location_reached_helper_enable> of sequential type is unconnected in block <main_fsm>.
WARNING:Xst:1710 - FF/Latch <rover_y_0> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <target_y_0> (without init value) has a constant value of 0 in block <vga_writer>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <test_on_60_14> in Unit <triangle> is equivalent to the following 17 FFs/Latches, which will be removed : <test_on_60_15> <test_on_60_16> <test_on_60_17> <test_on_60_18> <test_on_60_19> <test_on_60_20> <test_on_60_21> <test_on_60_22> <test_on_60_23> <test_on_60_24> <test_on_60_25> <test_on_60_26> <test_on_60_27> <test_on_60_28> <test_on_60_29> <test_on_60_30> <test_on_60_31> 
INFO:Xst:2261 - The FF/Latch <test_on_75_15> in Unit <triangle> is equivalent to the following 16 FFs/Latches, which will be removed : <test_on_75_16> <test_on_75_17> <test_on_75_18> <test_on_75_19> <test_on_75_20> <test_on_75_21> <test_on_75_22> <test_on_75_23> <test_on_75_24> <test_on_75_25> <test_on_75_26> <test_on_75_27> <test_on_75_28> <test_on_75_29> <test_on_75_30> <test_on_75_31> 
INFO:Xst:2261 - The FF/Latch <test_on_15_12> in Unit <triangle> is equivalent to the following 19 FFs/Latches, which will be removed : <test_on_15_13> <test_on_15_14> <test_on_15_15> <test_on_15_16> <test_on_15_17> <test_on_15_18> <test_on_15_19> <test_on_15_20> <test_on_15_21> <test_on_15_22> <test_on_15_23> <test_on_15_24> <test_on_15_25> <test_on_15_26> <test_on_15_27> <test_on_15_28> <test_on_15_29> <test_on_15_30> <test_on_15_31> 
INFO:Xst:2261 - The FF/Latch <test_on_30_13> in Unit <triangle> is equivalent to the following 18 FFs/Latches, which will be removed : <test_on_30_14> <test_on_30_15> <test_on_30_16> <test_on_30_17> <test_on_30_18> <test_on_30_19> <test_on_30_20> <test_on_30_21> <test_on_30_22> <test_on_30_23> <test_on_30_24> <test_on_30_25> <test_on_30_26> <test_on_30_27> <test_on_30_28> <test_on_30_29> <test_on_30_30> <test_on_30_31> 
INFO:Xst:2261 - The FF/Latch <target_y_10> in Unit <vga_writer> is equivalent to the following FF/Latch, which will be removed : <target_y_11> 
INFO:Xst:2261 - The FF/Latch <rover_y_10> in Unit <vga_writer> is equivalent to the following FF/Latch, which will be removed : <rover_y_11> 

Optimizing unit <labkit> ...

Optimizing unit <xvga> ...

Optimizing unit <display_16hex_labkit> ...

Optimizing unit <polar_to_cartesian> ...

Optimizing unit <abs_diff_7> ...

Optimizing unit <abs_diff_9> ...

Optimizing unit <calc_r_y_theta> ...

Optimizing unit <run_HCSR04> ...

Optimizing unit <median_3> ...

Optimizing unit <grid> ...

Optimizing unit <triangle> ...

Optimizing unit <alpha_blend> ...

Optimizing unit <vga_writer> ...

Optimizing unit <orientation_math> ...

Optimizing unit <path_math> ...

Optimizing unit <get_median_of_3_HCSR04_runs> ...

Optimizing unit <timer> ...

Optimizing unit <main_fsm> ...

Optimizing unit <rover_location_calculator> ...

Optimizing unit <ir_transmitter> ...
WARNING:Xst:1710 - FF/Latch <vg/target_y_10> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <vg/rover_y_10> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <vg/rover_pixel_15> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <vg/rover_pixel_14> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <vg/rover_pixel_13> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <vg/rover_pixel_12> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <vg/rover_pixel_11> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <vg/rover_pixel_10> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <vg/rover_pixel_9> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <vg/rover_pixel_8> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <transmitter/t/count_length_9> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <transmitter/t/count_length_7> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <transmitter/t/count_length_2> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <transmitter/t/count_length_1> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <transmitter/t/count_length_0> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <msfm/om/y_final_8> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <msfm/om/y_original_8> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <msfm/pm/y_target_8> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <msfm/pm/y_location_8> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <my_hex_data_51> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <msfm/pm/delta_x_7> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <msfm/pm/abs_delta_x_7> of sequential type is unconnected in block <labkit>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <vg/rover_pixel_23> in Unit <labkit> is equivalent to the following 7 FFs/Latches, which will be removed : <vg/rover_pixel_22> <vg/rover_pixel_21> <vg/rover_pixel_20> <vg/rover_pixel_19> <vg/rover_pixel_18> <vg/rover_pixel_17> <vg/rover_pixel_16> 
INFO:Xst:2261 - The FF/Latch <vg/grid_pixel2_23> in Unit <labkit> is equivalent to the following 23 FFs/Latches, which will be removed : <vg/grid_pixel2_22> <vg/grid_pixel2_21> <vg/grid_pixel2_20> <vg/grid_pixel2_19> <vg/grid_pixel2_18> <vg/grid_pixel2_17> <vg/grid_pixel2_16> <vg/grid_pixel2_15> <vg/grid_pixel2_14> <vg/grid_pixel2_13> <vg/grid_pixel2_12> <vg/grid_pixel2_11> <vg/grid_pixel2_10> <vg/grid_pixel2_9> <vg/grid_pixel2_8> <vg/grid_pixel2_7> <vg/grid_pixel2_6> <vg/grid_pixel2_5> <vg/grid_pixel2_4> <vg/grid_pixel2_3> <vg/grid_pixel2_2> <vg/grid_pixel2_1> <vg/grid_pixel2_0> 
INFO:Xst:2261 - The FF/Latch <vg/rover_yesO/delta_x_0> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <vg/grid/x_value_e_0> 
INFO:Xst:2261 - The FF/Latch <vg/rover_pixel_7> in Unit <labkit> is equivalent to the following 7 FFs/Latches, which will be removed : <vg/rover_pixel_6> <vg/rover_pixel_5> <vg/rover_pixel_4> <vg/rover_pixel_3> <vg/rover_pixel_2> <vg/rover_pixel_1> <vg/rover_pixel_0> 
INFO:Xst:2261 - The FF/Latch <vg/pixel_7> in Unit <labkit> is equivalent to the following 7 FFs/Latches, which will be removed : <vg/pixel_6> <vg/pixel_5> <vg/pixel_4> <vg/pixel_3> <vg/pixel_2> <vg/pixel_1> <vg/pixel_0> 
INFO:Xst:2261 - The FF/Latch <vg/rover_yesO/delta_x2_0> in Unit <labkit> is equivalent to the following FF/Latch, which will be removed : <vg/grid/test_45deg_0> 
INFO:Xst:2261 - The FF/Latch <vg/pixel_15> in Unit <labkit> is equivalent to the following 7 FFs/Latches, which will be removed : <vg/pixel_14> <vg/pixel_13> <vg/pixel_12> <vg/pixel_11> <vg/pixel_10> <vg/pixel_9> <vg/pixel_8> 
INFO:Xst:2261 - The FF/Latch <vg/pixel_23> in Unit <labkit> is equivalent to the following 7 FFs/Latches, which will be removed : <vg/pixel_22> <vg/pixel_21> <vg/pixel_20> <vg/pixel_19> <vg/pixel_18> <vg/pixel_17> <vg/pixel_16> 
Found area constraint ratio of 100 (+ 5) on block labkit, actual ratio is 6.
FlipFlop db_S0/clean has been replicated 1 time(s)
FlipFlop db_S1/clean has been replicated 1 time(s)
FlipFlop db_S2/clean has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <labkit> :
	Found 7-bit shift register for signal <disp/control_30>.
	Found 7-bit shift register for signal <disp/control_22>.
	Found 7-bit shift register for signal <disp/control_14>.
	Found 7-bit shift register for signal <disp/control_6>.
	Found 2-bit shift register for signal <vg/rover_yesO/orientation3_0>.
	Found 2-bit shift register for signal <vg/rover_yesO/orientation3_1>.
	Found 2-bit shift register for signal <vg/rover_yesO/orientation3_2>.
	Found 2-bit shift register for signal <vg/rover_yesO/delta_x2_1>.
	Found 2-bit shift register for signal <vg/rover_yesO/delta_x2_2>.
	Found 2-bit shift register for signal <vg/rover_yesO/delta_x2_3>.
	Found 2-bit shift register for signal <vg/rover_yesO/delta_x2_4>.
	Found 2-bit shift register for signal <vg/rover_yesO/delta_x2_5>.
	Found 2-bit shift register for signal <vg/rover_yesO/delta_x2_6>.
	Found 2-bit shift register for signal <vg/rover_yesO/delta_x2_7>.
	Found 2-bit shift register for signal <vg/rover_yesO/delta_x2_8>.
	Found 2-bit shift register for signal <vg/rover_yesO/delta_x2_9>.
	Found 2-bit shift register for signal <vg/rover_yesO/delta_x2_10>.
	Found 2-bit shift register for signal <vg/rover_yesO/delta_x2_11>.
	Found 2-bit shift register for signal <vg/rover_yesO/delta_y2_0>.
	Found 2-bit shift register for signal <vg/rover_yesO/delta_y2_1>.
	Found 2-bit shift register for signal <vg/rover_yesO/delta_y2_2>.
	Found 2-bit shift register for signal <vg/rover_yesO/delta_y2_3>.
	Found 2-bit shift register for signal <vg/rover_yesO/delta_y2_4>.
	Found 2-bit shift register for signal <vg/rover_yesO/delta_y2_5>.
	Found 2-bit shift register for signal <vg/rover_yesO/delta_y2_6>.
	Found 2-bit shift register for signal <vg/rover_yesO/delta_y2_7>.
	Found 2-bit shift register for signal <vg/rover_yesO/delta_y2_8>.
	Found 2-bit shift register for signal <vg/rover_yesO/delta_y2_9>.
	Found 2-bit shift register for signal <vg/rover_yesO/delta_y2_10>.
	Found 2-bit shift register for signal <vg/rover_yesO/delta_y2_11>.
	Found 2-bit shift register for signal <vg/grid/on_border3>.
	Found 2-bit shift register for signal <vg/grid/out_of_border3>.
	Found 5-bit shift register for signal <vg/hdelay/shiftreg_4>.
	Found 5-bit shift register for signal <vg/vdelay/shiftreg_4>.
	Found 5-bit shift register for signal <vg/bdelay/shiftreg_4>.
	Found 3-bit shift register for signal <vg/target_pixel5_8>.
	Found 2-bit shift register for signal <vg/rover_pixel_noO4_16>.
Unit <labkit> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1159
 Flip-Flops                                            : 1159
# Shift Registers                                      : 37
 2-bit shift register                                  : 29
 3-bit shift register                                  : 1
 5-bit shift register                                  : 3
 7-bit shift register                                  : 4

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : labkit.ngr
Top Level Output File Name         : labkit
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 576

Cell Usage :
# BELS                             : 7369
#      GND                         : 1
#      INV                         : 599
#      LUT1                        : 634
#      LUT2                        : 644
#      LUT2_D                      : 7
#      LUT3                        : 539
#      LUT3_D                      : 2
#      LUT3_L                      : 9
#      LUT4                        : 1543
#      LUT4_D                      : 7
#      LUT4_L                      : 29
#      MUXCY                       : 1977
#      MUXF5                       : 218
#      MUXF6                       : 16
#      MUXF7                       : 2
#      VCC                         : 1
#      XORCY                       : 1141
# FlipFlops/Latches                : 1206
#      FD                          : 283
#      FDE                         : 269
#      FDR                         : 273
#      FDRE                        : 269
#      FDRS                        : 90
#      FDRSE                       : 1
#      FDS                         : 10
#      FDSE                        : 11
# Shift Registers                  : 38
#      SRL16                       : 32
#      SRL16E                      : 6
# Clock Buffers                    : 3
#      BUFG                        : 3
# IO Buffers                       : 266
#      IBUF                        : 12
#      IBUFG                       : 1
#      OBUF                        : 253
# DCMs                             : 1
#      DCM                         : 1
# MULTs                            : 41
#      MULT18X18                   : 41
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2v6000bf957-4 

 Number of Slices:                     2120  out of  33792     6%  
 Number of Slice Flip Flops:           1206  out of  67584     1%  
 Number of 4 input LUTs:               4051  out of  67584     5%  
    Number used as logic:              4013
    Number used as Shift registers:      38
 Number of IOs:                         576
 Number of bonded IOBs:                 266  out of    684    38%  
 Number of MULT18X18s:                   41  out of    144    28%  
 Number of GCLKs:                         3  out of     16    18%  
 Number of DCMs:                          1  out of     12     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock_27mhz                        | IBUFG+BUFG             | 850   |
clock_27mhz                        | vclk1:CLKFX            | 351   |
disp/clock1                        | BUFG                   | 43    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 57.948ns (Maximum Frequency: 17.257MHz)
   Minimum input arrival time before clock: 8.575ns
   Maximum output required time after clock: 9.444ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_27mhz'
  Clock period: 57.948ns (frequency: 17.257MHz)
  Total number of paths / destination ports: 158299 / 2423
-------------------------------------------------------------------------
Delay:               14.487ns (Levels of Logic = 7)
  Source:            db_S0/clean_1 (FF)
  Destination:       vg/target_x_8 (FF)
  Source Clock:      clock_27mhz rising
  Destination Clock: clock_27mhz rising 2.4X

  Data Path: db_S0/clean_1 to vg/target_x_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              5   0.568   1.056  db_S0/clean_1 (db_S0/clean_1)
     LUT3:I0->O           16   0.439   1.000  tls/location<3>1 (target_location<3>)
     MULT18X18:A3->P12     3   5.595   0.759  vg/ptct/Mmult_rsin_15deg_mult0000 (vg/ptct/rsin_15deg_mult0000<12>)
     LUT4:I2->O            1   0.439   0.557  vg/ptct/x_value_mux0000<4>58_SW1 (N584)
     LUT4:I3->O            5   0.439   1.056  vg/ptct/x_value_mux0000<4>58 (vg/ptct/Madd_x_value_addsub00008)
     LUT4:I0->O            3   0.439   0.759  vg/ptct/x_value<6>212 (vg/ptct/N37)
     LUT4_L:I2->LO         1   0.439   0.134  vg/ptct/x_value<7>42 (vg/ptct/x_value<7>42)
     LUT4:I2->O            1   0.439   0.000  vg/ptct/x_value<7>55 (vg/temp_target_x<7>)
     FDE:D                     0.370          vg/target_x_8
    ----------------------------------------
    Total                     14.487ns (9.167ns logic, 5.320ns route)
                                       (63.3% logic, 36.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'disp/clock1'
  Clock period: 14.837ns (frequency: 67.398MHz)
  Total number of paths / destination ports: 5623 / 74
-------------------------------------------------------------------------
Delay:               14.837ns (Levels of Logic = 14)
  Source:            disp/char_index_0 (FF)
  Destination:       disp/disp_data_out (FF)
  Source Clock:      disp/clock1 rising
  Destination Clock: disp/clock1 rising

  Data Path: disp/char_index_0 to disp/disp_data_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             31   0.568   1.370  disp/char_index_0 (disp/char_index_0)
     LUT3:I0->O            1   0.439   0.000  disp/Mmux_nibble_112 (disp/Mmux_nibble_112)
     MUXF5:I1->O           1   0.436   0.726  disp/Mmux_nibble_10_f5_1 (disp/Mmux_nibble_10_f52)
     LUT4:I1->O            2   0.439   0.910  disp/char_index<3>212 (disp/char_index<3>212)
     LUT4:I1->O           27   0.439   1.283  disp/char_index<3>221 (disp/nibble<3>)
     LUT4:I1->O            1   0.439   0.726  disp/Mrom_dots41 (disp/Mrom_dots4)
     LUT3:I1->O            1   0.439   0.000  disp/Mmux__varindex0000_16 (disp/Mmux__varindex0000_16)
     MUXF5:I0->O           1   0.436   0.000  disp/Mmux__varindex0000_14_f5 (disp/Mmux__varindex0000_14_f5)
     MUXF6:I0->O           1   0.447   0.726  disp/Mmux__varindex0000_12_f6 (disp/Mmux__varindex0000_12_f6)
     LUT4:I1->O            1   0.439   0.557  disp/disp_data_out_mux000033 (disp/disp_data_out_mux000033)
     LUT4:I3->O            1   0.439   0.552  disp/disp_data_out_mux000078 (disp/disp_data_out_mux000078)
     LUT3:I2->O            1   0.439   0.000  disp/disp_data_out_mux0000131_G (N630)
     MUXF5:I1->O           2   0.436   0.910  disp/disp_data_out_mux0000131 (disp/disp_data_out_mux0000131)
     LUT2:I1->O            1   0.439   0.000  disp/disp_data_out_mux00001682 (disp/disp_data_out_mux00001681)
     MUXF5:I0->O           1   0.436   0.000  disp/disp_data_out_mux0000168_f5 (disp/disp_data_out_mux0000)
     FDE:D                     0.370          disp/disp_data_out
    ----------------------------------------
    Total                     14.837ns (7.080ns logic, 7.757ns route)
                                       (47.7% logic, 52.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock_27mhz'
  Total number of paths / destination ports: 738 / 219
-------------------------------------------------------------------------
Offset:              8.575ns (Levels of Logic = 7)
  Source:            user1<29> (PAD)
  Destination:       rlc1/gm3hcsr04/us_module/power_cycle_timer_25 (FF)
  Destination Clock: clock_27mhz rising

  Data Path: user1<29> to rlc1/gm3hcsr04/us_module/power_cycle_timer_25
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.825   0.726  user1_29_IBUF (user1_29_IBUF)
     LUT3:I1->O            1   0.439   0.000  rlc1/gm3hcsr04/us_module/Mmux__COND_9_7 (rlc1/gm3hcsr04/us_module/Mmux__COND_9_7)
     MUXF5:I0->O           3   0.436   0.932  rlc1/gm3hcsr04/us_module/Mmux__COND_9_5_f5 (rlc1/gm3hcsr04/us_module/Mmux__COND_9_5_f5)
     LUT3:I1->O           14   0.439   1.012  rlc1/gm3hcsr04/us_module/curr_ultrasound<2> (rlc1/gm3hcsr04/us_module/_COND_9)
     LUT4:I2->O            1   0.439   0.726  rlc1/gm3hcsr04/us_module/power_cycle_timer_mux0000<10>1_SW1 (N496)
     LUT3:I1->O           25   0.439   1.354  rlc1/gm3hcsr04/us_module/power_cycle_timer_mux0000<10>1 (rlc1/gm3hcsr04/us_module/N0)
     LUT4:I0->O            1   0.439   0.000  rlc1/gm3hcsr04/us_module/power_cycle_timer_mux0000<9>1 (rlc1/gm3hcsr04/us_module/power_cycle_timer_mux0000<9>)
     FDR:D                     0.370          rlc1/gm3hcsr04/us_module/power_cycle_timer_9
    ----------------------------------------
    Total                      8.575ns (3.826ns logic, 4.750ns route)
                                       (44.6% logic, 55.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_27mhz'
  Total number of paths / destination ports: 54 / 41
-------------------------------------------------------------------------
Offset:              9.444ns (Levels of Logic = 11)
  Source:            transmitter/mod_count_0 (FF)
  Destination:       user1<31> (PAD)
  Source Clock:      clock_27mhz rising

  Data Path: transmitter/mod_count_0 to user1<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.568   1.010  transmitter/mod_count_0 (transmitter/mod_count_0)
     LUT1:I0->O            1   0.439   0.000  transmitter/Mcompar_signal_out_cmp_lt0000_cy<0>_rt (transmitter/Mcompar_signal_out_cmp_lt0000_cy<0>_rt)
     MUXCY:S->O            1   0.298   0.000  transmitter/Mcompar_signal_out_cmp_lt0000_cy<0> (transmitter/Mcompar_signal_out_cmp_lt0000_cy<0>)
     MUXCY:CI->O           1   0.053   0.000  transmitter/Mcompar_signal_out_cmp_lt0000_cy<1> (transmitter/Mcompar_signal_out_cmp_lt0000_cy<1>)
     MUXCY:CI->O           1   0.053   0.000  transmitter/Mcompar_signal_out_cmp_lt0000_cy<2> (transmitter/Mcompar_signal_out_cmp_lt0000_cy<2>)
     MUXCY:CI->O           1   0.053   0.000  transmitter/Mcompar_signal_out_cmp_lt0000_cy<3> (transmitter/Mcompar_signal_out_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.053   0.000  transmitter/Mcompar_signal_out_cmp_lt0000_cy<4> (transmitter/Mcompar_signal_out_cmp_lt0000_cy<4>)
     MUXCY:CI->O           1   0.053   0.000  transmitter/Mcompar_signal_out_cmp_lt0000_cy<5> (transmitter/Mcompar_signal_out_cmp_lt0000_cy<5>)
     MUXCY:CI->O           1   0.053   0.000  transmitter/Mcompar_signal_out_cmp_lt0000_cy<6> (transmitter/Mcompar_signal_out_cmp_lt0000_cy<6>)
     MUXCY:CI->O           1   0.942   0.551  transmitter/Mcompar_signal_out_cmp_lt0000_cy<7> (transmitter/Mcompar_signal_out_cmp_lt0000_cy<7>)
     LUT4:I2->O            1   0.439   0.517  transmitter/signal_out1 (user1_31_OBUF)
     OBUF:I->O                 4.361          user1_31_OBUF (user1<31>)
    ----------------------------------------
    Total                      9.444ns (7.365ns logic, 2.078ns route)
                                       (78.0% logic, 22.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'disp/clock1'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              5.630ns (Levels of Logic = 1)
  Source:            disp/disp_rs (FF)
  Destination:       disp_rs (PAD)
  Source Clock:      disp/clock1 rising

  Data Path: disp/disp_rs to disp_rs
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.568   0.701  disp/disp_rs (disp/disp_rs)
     OBUF:I->O                 4.361          disp_rs_OBUF (disp_rs)
    ----------------------------------------
    Total                      5.630ns (4.929ns logic, 0.701ns route)
                                       (87.5% logic, 12.5% route)

=========================================================================


Total REAL time to Xst completion: 59.00 secs
Total CPU time to Xst completion: 57.43 secs
 
--> 


Total memory usage is 573776 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  664 (   0 filtered)
Number of infos    :  142 (   0 filtered)

