F:/Maven_Training/Verilog/Verilog_labs/lab1/Full_Adder_dataflow/rtl/full_adder_df.v {1 {vlog -work work -stats=none F:/Maven_Training/Verilog/Verilog_labs/lab1/Full_Adder_dataflow/rtl/full_adder_df.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module full_adder_df

Top level modules:
	full_adder_df

} {} {}} F:/Maven_Training/Verilog/Verilog_labs/lab1/Full_Adder_dataflow/tb/tb_full_adder_df.v {1 {vlog -work work -stats=none F:/Maven_Training/Verilog/Verilog_labs/lab1/Full_Adder_dataflow/tb/tb_full_adder_df.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module tb_full_adder_df

Top level modules:
	tb_full_adder_df

} {} {}}
