// Seed: 3302183466
module module_0;
  reg id_2;
  always @(posedge 1 or 1) begin : LABEL_0
    disable id_3;
    if (1) id_1 <= 1;
    else begin : LABEL_0
      if (id_1) id_2 <= 1'b0;
    end
  end
endmodule
module module_1 (
    input supply1 id_0,
    output wand id_1,
    input wire id_2,
    input wand id_3,
    input tri id_4
    , id_8,
    input tri1 id_5,
    output wor id_6
);
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
module module_2;
  assign id_1 = 1;
  module_0 modCall_1 ();
  assign modCall_1.type_4 = 0;
  logic [7:0] id_2;
  assign id_2[1] = 1;
  always @(1'b0) force id_2 = 1;
endmodule
