Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/ASA/Desktop/Az Ajza/ALU/test1_isim_beh.exe -prj C:/Users/ASA/Desktop/Az Ajza/ALU/test1_beh.prj work.test1 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/ASA/Desktop/Az Ajza/ALU/xor_func.vhd" into library work
Parsing VHDL file "C:/Users/ASA/Desktop/Az Ajza/ALU/or_func.vhd" into library work
Parsing VHDL file "C:/Users/ASA/Desktop/Az Ajza/ALU/not_func.vhd" into library work
Parsing VHDL file "C:/Users/ASA/Desktop/Az Ajza/ALU/buff_func.vhd" into library work
Parsing VHDL file "C:/Users/ASA/Desktop/Az Ajza/ALU/and_func.vhd" into library work
Parsing VHDL file "C:/Users/ASA/Desktop/Az Ajza/ALU/ALU.vhd" into library work
Parsing VHDL file "C:/Users/ASA/Desktop/Az Ajza/ALU/test1.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity buff_func [buff_func_default]
Compiling architecture behavioral of entity and_func [and_func_default]
Compiling architecture behavioral of entity or_func [or_func_default]
Compiling architecture behavioral of entity xor_func [xor_func_default]
Compiling architecture behavioral of entity not_func [not_func_default]
Compiling architecture behavioral of entity ALU [alu_default]
Compiling architecture behavior of entity test1
Time Resolution for simulation is 1ps.
Waiting for 5 sub-compilation(s) to finish...
Compiled 15 VHDL Units
Built simulation executable C:/Users/ASA/Desktop/Az Ajza/ALU/test1_isim_beh.exe
Fuse Memory Usage: 28772 KB
Fuse CPU Usage: 358 ms
