// Seed: 1764151900
module module_0 (
    input id_0,
    input id_1,
    output logic id_2,
    inout logic id_3,
    output id_4
);
  assign id_4 = 1'h0;
  logic id_5;
  logic id_6 = 1;
  integer id_7, id_8, id_9, id_10, id_11;
  logic id_12;
  always @(1) begin
    #0;
    id_5 = (id_0);
  end
  type_21(
      1, id_1
  );
  logic id_13;
  assign id_5 = id_12;
  assign id_5 = 1 ? id_11 : 1;
  logic id_14;
  logic id_15;
  logic id_16;
endmodule
`define pp_5 0
