; NOTE: Assertions have been autogenerated by utils/intel_update_vplan_checks.py
; The "live_out1" and "live_out2" values are moved in Intermediate_BB0 and
; Intermediate_BB1. Therefore, they become live-outs after merge loop exits
; tranformation. In addition, "var3" is also a live-out of the loop. We need
; to preserve SSA for all the live-outs. Hence, a SSA phi node is emitted for
; each live-out.

; REQUIRES: asserts
; RUN: opt -S < %s -VPlanDriver -disable-output -vplan-print-after-loop-massaging 2>&1 | FileCheck %s

target datalayout = "e-m:e-i64:64-f80:128-n8:16:32:64-S128"
target triple = "x86_64-unknown-linux-gnu"

; Function Attrs: norecurse nounwind uwtable
define dso_local i32 @main() #0 {
; CHECK-LABEL:  Print after loop massaging:
; CHECK-NEXT:    REGION: [[REGION0:region[0-9]+]] (BP: NULL)
; CHECK-NEXT:    [[BB0:BB[0-9]+]] (BP: NULL) :
; CHECK-NEXT:     <Empty Block>
; CHECK-NEXT:    SUCCESSORS(1):[[BB1:BB[0-9]+]]
; CHECK-NEXT:    no PREDECESSORS
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB1]] (BP: NULL) :
; CHECK-NEXT:     <Empty Block>
; CHECK-NEXT:    SUCCESSORS(1):[[BB2:BB[0-9]+]]
; CHECK-NEXT:    PREDECESSORS(1): [[BB0]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB2]] (BP: NULL) :
; CHECK-NEXT:     [DA: Divergent] i32 [[VP_OUTER_LOOP_INDUCTION_PHI:%.*]] = phi  [ i32 0, [[BB1]] ],  [ i32 [[VP_OUTER_LOOP_INDUCTION:%.*]], [[BB3:BB[0-9]+]] ]
; CHECK-NEXT:    SUCCESSORS(1):[[BB4:BB[0-9]+]]
; CHECK-NEXT:    PREDECESSORS(2): [[BB3]] [[BB1]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB4]] (BP: NULL) :
; CHECK-NEXT:     <Empty Block>
; CHECK-NEXT:    SUCCESSORS(1):[[BB5:BB[0-9]+]]
; CHECK-NEXT:    PREDECESSORS(1): [[BB2]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB5]] (BP: NULL) :
; CHECK-NEXT:     [DA: Uniform]   i32 [[VP_INNER_LOOP_INDUCTION_PHI:%.*]] = phi  [ i32 0, [[BB4]] ],  [ i32 [[VP_INNER_LOOP_INDUCTION_SSA_PHI:%.*]], [[NEW_LOOP_LATCH0:new.loop.latch[0-9]+]] ]
; CHECK-NEXT:     [DA: Uniform]   i32 [[VP0:%.*]] = phi  [ i32 [[VP_EXIT_ID_PHI:%.*]], [[NEW_LOOP_LATCH0]] ],  [ i32 0, [[BB4]] ]
; CHECK-NEXT:     [DA: Uniform]   i32 [[VP_VAR1:%.*]] = add i32 [[VP_INNER_LOOP_INDUCTION_PHI]] i32 1
; CHECK-NEXT:     [DA: Uniform]   i1 [[VP_CMP1:%.*]] = icmp i32 [[VP_INNER_LOOP_INDUCTION_PHI]] i32 16
; CHECK-NEXT:    SUCCESSORS(2):[[BB6:BB[0-9]+]](i1 [[VP_CMP1]]), [[INTERMEDIATE_BB0:intermediate.bb[0-9]+]](!i1 [[VP_CMP1]])
; CHECK-NEXT:    PREDECESSORS(2): [[NEW_LOOP_LATCH0]] [[BB4]]
; CHECK-EMPTY:
; CHECK-NEXT:      [[INTERMEDIATE_BB0]] (BP: NULL) :
; CHECK-NEXT:       [DA: Uniform]   i32 [[VP_LIVE_OUT1:%.*]] = phi  [ i32 [[VP_VAR1]], [[BB5]] ]
; CHECK-NEXT:      SUCCESSORS(1):[[NEW_LOOP_LATCH0]]
; CHECK-NEXT:      PREDECESSORS(1): [[BB5]]
; CHECK-EMPTY:
; CHECK-NEXT:      [[BB6]] (BP: NULL) :
; CHECK-NEXT:       [DA: Uniform]   i32 [[VP_VAR2:%.*]] = add i32 [[VP_VAR1]] i32 1
; CHECK-NEXT:       [DA: Uniform]   i1 [[VP_CMP2:%.*]] = icmp i32 [[VP_VAR2]] i32 32
; CHECK-NEXT:      SUCCESSORS(2):[[BB7:BB[0-9]+]](i1 [[VP_CMP2]]), [[INTERMEDIATE_BB1:intermediate.bb[0-9]+]](!i1 [[VP_CMP2]])
; CHECK-NEXT:      PREDECESSORS(1): [[BB5]]
; CHECK-EMPTY:
; CHECK-NEXT:        [[INTERMEDIATE_BB1]] (BP: NULL) :
; CHECK-NEXT:         [DA: Uniform]   i32 [[VP_LIVE_OUT2:%.*]] = phi  [ i32 [[VP_VAR2]], [[BB6]] ]
; CHECK-NEXT:        SUCCESSORS(1):[[NEW_LOOP_LATCH0]]
; CHECK-NEXT:        PREDECESSORS(1): [[BB6]]
; CHECK-EMPTY:
; CHECK-NEXT:      [[BB7]] (BP: NULL) :
; CHECK-NEXT:       [DA: Uniform]   i32 [[VP_INNER_LOOP_INDUCTION:%.*]] = add i32 [[VP_INNER_LOOP_INDUCTION_PHI]] i32 1
; CHECK-NEXT:       [DA: Uniform]   i32 [[VP_VAR3:%.*]] = add i32 [[VP_VAR2]] i32 2
; CHECK-NEXT:       [DA: Uniform]   i1 [[VP_BOTTOM_TEST:%.*]] = icmp i32 [[VP_INNER_LOOP_INDUCTION]] i32 128
; CHECK-NEXT:      SUCCESSORS(1):[[NEW_LOOP_LATCH0]]
; CHECK-NEXT:      PREDECESSORS(1): [[BB6]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[NEW_LOOP_LATCH0]] (BP: NULL) :
; CHECK-NEXT:     [DA: Uniform]   i32 [[VP_LIVE_OUT2_SSA_PHI:%.*]] = phi  [ i32 undef, [[BB7]] ],  [ i32 undef, [[INTERMEDIATE_BB0]] ],  [ i32 [[VP_LIVE_OUT2]], [[INTERMEDIATE_BB1]] ]
; CHECK-NEXT:     [DA: Uniform]   i32 [[VP_LIVE_OUT1_SSA_PHI:%.*]] = phi  [ i32 undef, [[BB7]] ],  [ i32 [[VP_LIVE_OUT1]], [[INTERMEDIATE_BB0]] ],  [ i32 undef, [[INTERMEDIATE_BB1]] ]
; CHECK-NEXT:     [DA: Uniform]   i32 [[VP_VAR3_SSA_PHI:%.*]] = phi  [ i32 [[VP_VAR3]], [[BB7]] ],  [ i32 undef, [[INTERMEDIATE_BB0]] ],  [ i32 undef, [[INTERMEDIATE_BB1]] ]
; CHECK-NEXT:     [DA: Uniform]   i32 [[VP_INNER_LOOP_INDUCTION_SSA_PHI]] = phi  [ i32 [[VP_INNER_LOOP_INDUCTION]], [[BB7]] ],  [ i32 undef, [[INTERMEDIATE_BB0]] ],  [ i32 undef, [[INTERMEDIATE_BB1]] ]
; CHECK-NEXT:     [DA: Uniform]   i32 [[VP_EXIT_ID_PHI]] = phi  [ i32 [[VP0]], [[BB7]] ],  [ i32 1, [[INTERMEDIATE_BB0]] ],  [ i32 2, [[INTERMEDIATE_BB1]] ]
; CHECK-NEXT:     [DA: Uniform]   i1 [[VP_TAKE_BACKEDGE_COND:%.*]] = phi  [ i1 [[VP_BOTTOM_TEST]], [[BB7]] ],  [ i1 false, [[INTERMEDIATE_BB0]] ],  [ i1 false, [[INTERMEDIATE_BB1]] ]
; CHECK-NEXT:    SUCCESSORS(2):[[BB5]](i1 [[VP_TAKE_BACKEDGE_COND]]), [[CASCADED_IF_BLOCK0:cascaded.if.block[0-9]+]](!i1 [[VP_TAKE_BACKEDGE_COND]])
; CHECK-NEXT:    PREDECESSORS(3): [[BB7]] [[INTERMEDIATE_BB0]] [[INTERMEDIATE_BB1]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[CASCADED_IF_BLOCK0]] (BP: NULL) :
; CHECK-NEXT:     [DA: Uniform]   i1 [[VP1:%.*]] = icmp i32 [[VP_EXIT_ID_PHI]] i32 1
; CHECK-NEXT:    SUCCESSORS(2):[[BB8:BB[0-9]+]](i1 [[VP1]]), [[CASCADED_IF_BLOCK1:cascaded.if.block[0-9]+]](!i1 [[VP1]])
; CHECK-NEXT:    PREDECESSORS(1): [[NEW_LOOP_LATCH0]]
; CHECK-EMPTY:
; CHECK-NEXT:      [[CASCADED_IF_BLOCK1]] (BP: NULL) :
; CHECK-NEXT:       [DA: Uniform]   i1 [[VP2:%.*]] = icmp i32 [[VP_EXIT_ID_PHI]] i32 2
; CHECK-NEXT:      SUCCESSORS(2):[[BB9:BB[0-9]+]](i1 [[VP2]]), [[BB10:BB[0-9]+]](!i1 [[VP2]])
; CHECK-NEXT:      PREDECESSORS(1): [[CASCADED_IF_BLOCK0]]
; CHECK-EMPTY:
; CHECK-NEXT:        [[BB10]] (BP: NULL) :
; CHECK-NEXT:         [DA: Uniform]   i32 [[VP_LIVE_OUT3:%.*]] = phi  [ i32 [[VP_VAR3_SSA_PHI]], [[CASCADED_IF_BLOCK1]] ]
; CHECK-NEXT:         [DA: Uniform]   i32 [[VP_VAR6:%.*]] = add i32 [[VP_LIVE_OUT3]] i32 1
; CHECK-NEXT:        SUCCESSORS(1):[[BB3]]
; CHECK-NEXT:        PREDECESSORS(1): [[CASCADED_IF_BLOCK1]]
; CHECK-EMPTY:
; CHECK-NEXT:        [[BB9]] (BP: NULL) :
; CHECK-NEXT:         [DA: Uniform]   i32 [[VP_VAR5:%.*]] = add i32 [[VP_LIVE_OUT2_SSA_PHI]] i32 1
; CHECK-NEXT:        SUCCESSORS(1):[[BB3]]
; CHECK-NEXT:        PREDECESSORS(1): [[CASCADED_IF_BLOCK1]]
; CHECK-EMPTY:
; CHECK-NEXT:      [[BB8]] (BP: NULL) :
; CHECK-NEXT:       [DA: Uniform]   i32 [[VP_VAR4:%.*]] = add i32 [[VP_LIVE_OUT1_SSA_PHI]] i32 1
; CHECK-NEXT:      SUCCESSORS(1):[[BB3]]
; CHECK-NEXT:      PREDECESSORS(1): [[CASCADED_IF_BLOCK0]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB3]] (BP: NULL) :
; CHECK-NEXT:     [DA: Divergent] i32 [[VP_OUTER_LOOP_INDUCTION]] = add i32 [[VP_OUTER_LOOP_INDUCTION_PHI]] i32 2
; CHECK-NEXT:     [DA: Uniform]   i1 [[VP_CMP3:%.*]] = icmp i32 [[VP_OUTER_LOOP_INDUCTION]] i32 1024
; CHECK-NEXT:    SUCCESSORS(2):[[BB2]](i1 [[VP_CMP3]]), [[BB11:BB[0-9]+]](!i1 [[VP_CMP3]])
; CHECK-NEXT:    PREDECESSORS(3): [[BB10]] [[BB9]] [[BB8]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB11]] (BP: NULL) :
; CHECK-NEXT:     <Empty Block>
; CHECK-NEXT:    SUCCESSORS(1):[[BB12:BB[0-9]+]]
; CHECK-NEXT:    PREDECESSORS(1): [[BB3]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB12]] (BP: NULL) :
; CHECK-NEXT:     <Empty Block>
; CHECK-NEXT:    no SUCCESSORS
; CHECK-NEXT:    PREDECESSORS(1): [[BB11]]
; CHECK-EMPTY:
; CHECK-NEXT:    END Region([[REGION0]])
;
entry:
  %tok = call token @llvm.directive.region.entry() [ "DIR.OMP.SIMD"() ]
  br label %outer_loop_header
;-------------------------------------------------------------------------------
;             BEFORE                                       AFTER
;-------------------------------------------------------------------------------
;-------->outer_loop_header              -------------->BB2(outer_loop_header)
;|               |                       |               |
;| ------>inner_loop_header--------      |              BB4(emitted before
;| |        /                     |      |               |  transformation)
;| |      bb1 ------------        |      |  --->BB5(inner_loop_header)--------
;| |       |             |        |      |  |        |                       |
;| -inner_loop_latch  exitbb2  exitbb1   |  |    BB7(bb2)       INTERMEDIATE_BB0
;|         |             |      /        |  |      /   \                     |
;|      exitbb3          |     /         |  |  BB8     INTERMEDIATE_BB1      |
;|            \          |    /     (inner_loop_latch)       |               |
;-------------outer_loop_latch           |  |         \      |               |
;                                        |  ----------NEW_LOOP_LATCH0<--------
;                                        |                   |
;                                        |            CASCADED_IF_BLOCK0
;                                        |             /            |
;                                        |  (exitbb1)BB8   CASCADED_IF_BLOCK1
;                                        |    |               /      \
;                                        |    |     (exitbb2)BB9   (exitbb3)BB10
;                                        |    |             |            |
;                                        |    ------------>BB3<-----------
;                                        ----------(outer_loop_latch)
;                                                           |
outer_loop_header:
  %outer_loop_induction_phi = phi i32 [ 0, %entry ], [%outer_loop_induction, %outer_loop_latch ]
  br label %inner_loop_header

inner_loop_header:
  %inner_loop_induction_phi = phi i32 [ 0, %outer_loop_header ], [ %inner_loop_induction, %inner_loop_latch ]
  %var1 = add nsw i32 %inner_loop_induction_phi, 1
  %cmp1 = icmp eq i32 %inner_loop_induction_phi, 16
  br i1 %cmp1, label %bb1, label %exitbb1

bb1:
  %var2 = add nsw i32 %var1, 1
  %cmp2 = icmp eq i32 %var2, 32
  br i1 %cmp2, label %inner_loop_latch, label %exitbb2

inner_loop_latch:
  %inner_loop_induction = add nsw i32 %inner_loop_induction_phi, 1
  %var3 = add nsw i32 %var2, 2
  %bottom_test = icmp eq i32 %inner_loop_induction, 128
  br i1 %bottom_test, label %inner_loop_header, label %exitbb3

exitbb1:
  %live_out1 = phi i32 [ %var1, %inner_loop_header ]
  %var4 = add nsw i32 %live_out1, 1
  br label %outer_loop_latch

exitbb2:
  %live_out2 = phi i32 [ %var2, %bb1 ]
  %var5 = add nsw i32 %live_out2, 1
  br label %outer_loop_latch

exitbb3:
  %live_out3 = phi i32 [ %var3, %inner_loop_latch ]
  %var6 = add nsw i32 %live_out3, 1
  br label %outer_loop_latch

outer_loop_latch:
  %outer_loop_induction = add nsw i32 %outer_loop_induction_phi, 2
  %cmp3 = icmp eq i32%outer_loop_induction, 1024
  br i1 %cmp3, label %outer_loop_header, label %outer_loop_exit

outer_loop_exit:
  br label %end

end:
  call void @llvm.directive.region.exit(token %tok) [ "DIR.OMP.END.SIMD"()]
  ret i32 0
  }

; Function Attrs: nounwind
declare token @llvm.directive.region.entry() #1

; Function Attrs: nounwind
declare void @llvm.directive.region.exit(token) #1

attributes #0 = { nounwind uwtable "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "no-frame-pointer-elim"="false" "no-infs-fp-math"="false" "no-jump-tables"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+fxsr,+mmx,+sse,+sse2,+x87" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #1 = { argmemonly nounwind }

!llvm.ident = !{!0}

!0 = !{!"clang version 4.0.0 (branches/vpo 21280)"}
!1 = !{!2, !2, i64 0}
!2 = !{!"float", !3, i64 0}
!3 = !{!"omnipotent char", !4, i64 0}
!4 = !{!"Simple C/C++ TBAA"}
