ARM GAS  C:\Users\TGSPOC~1\AppData\Local\Temp\ccIZ6fhV.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 6
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"stm32h7xx_it.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.file 1 "Core/Src/stm32h7xx_it.c"
  19              		.section	.text.NMI_Handler,"ax",%progbits
  20              		.align	1
  21              		.global	NMI_Handler
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	NMI_Handler:
  27              	.LFB144:
   1:Core/Src/stm32h7xx_it.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32h7xx_it.c **** /**
   3:Core/Src/stm32h7xx_it.c ****   ******************************************************************************
   4:Core/Src/stm32h7xx_it.c ****   * @file    stm32h7xx_it.c
   5:Core/Src/stm32h7xx_it.c ****   * @brief   Interrupt Service Routines.
   6:Core/Src/stm32h7xx_it.c ****   ******************************************************************************
   7:Core/Src/stm32h7xx_it.c ****   * @attention
   8:Core/Src/stm32h7xx_it.c ****   *
   9:Core/Src/stm32h7xx_it.c ****   * Copyright (c) 2025 STMicroelectronics.
  10:Core/Src/stm32h7xx_it.c ****   * All rights reserved.
  11:Core/Src/stm32h7xx_it.c ****   *
  12:Core/Src/stm32h7xx_it.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/stm32h7xx_it.c ****   * in the root directory of this software component.
  14:Core/Src/stm32h7xx_it.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/stm32h7xx_it.c ****   *
  16:Core/Src/stm32h7xx_it.c ****   ******************************************************************************
  17:Core/Src/stm32h7xx_it.c ****   */
  18:Core/Src/stm32h7xx_it.c **** /* USER CODE END Header */
  19:Core/Src/stm32h7xx_it.c **** 
  20:Core/Src/stm32h7xx_it.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/stm32h7xx_it.c **** #include "main.h"
  22:Core/Src/stm32h7xx_it.c **** #include "stm32h7xx_it.h"
  23:Core/Src/stm32h7xx_it.c **** /* Private includes ----------------------------------------------------------*/
  24:Core/Src/stm32h7xx_it.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32h7xx_it.c **** /* USER CODE END Includes */
  26:Core/Src/stm32h7xx_it.c **** 
  27:Core/Src/stm32h7xx_it.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32h7xx_it.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32h7xx_it.c **** 
  30:Core/Src/stm32h7xx_it.c **** /* USER CODE END TD */
  31:Core/Src/stm32h7xx_it.c **** 
ARM GAS  C:\Users\TGSPOC~1\AppData\Local\Temp\ccIZ6fhV.s 			page 2


  32:Core/Src/stm32h7xx_it.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/stm32h7xx_it.c **** /* USER CODE BEGIN PD */
  34:Core/Src/stm32h7xx_it.c **** 
  35:Core/Src/stm32h7xx_it.c **** /* USER CODE END PD */
  36:Core/Src/stm32h7xx_it.c **** 
  37:Core/Src/stm32h7xx_it.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32h7xx_it.c **** /* USER CODE BEGIN PM */
  39:Core/Src/stm32h7xx_it.c **** 
  40:Core/Src/stm32h7xx_it.c **** /* USER CODE END PM */
  41:Core/Src/stm32h7xx_it.c **** 
  42:Core/Src/stm32h7xx_it.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32h7xx_it.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32h7xx_it.c **** 
  45:Core/Src/stm32h7xx_it.c **** /* USER CODE END PV */
  46:Core/Src/stm32h7xx_it.c **** 
  47:Core/Src/stm32h7xx_it.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32h7xx_it.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32h7xx_it.c **** 
  50:Core/Src/stm32h7xx_it.c **** /* USER CODE END PFP */
  51:Core/Src/stm32h7xx_it.c **** 
  52:Core/Src/stm32h7xx_it.c **** /* Private user code ---------------------------------------------------------*/
  53:Core/Src/stm32h7xx_it.c **** /* USER CODE BEGIN 0 */
  54:Core/Src/stm32h7xx_it.c **** 
  55:Core/Src/stm32h7xx_it.c **** /* USER CODE END 0 */
  56:Core/Src/stm32h7xx_it.c **** 
  57:Core/Src/stm32h7xx_it.c **** /* External variables --------------------------------------------------------*/
  58:Core/Src/stm32h7xx_it.c **** extern DMA_HandleTypeDef hdma_i2c3_rx;
  59:Core/Src/stm32h7xx_it.c **** extern TIM_HandleTypeDef htim6;
  60:Core/Src/stm32h7xx_it.c **** 
  61:Core/Src/stm32h7xx_it.c **** /* USER CODE BEGIN EV */
  62:Core/Src/stm32h7xx_it.c **** 
  63:Core/Src/stm32h7xx_it.c **** /* USER CODE END EV */
  64:Core/Src/stm32h7xx_it.c **** 
  65:Core/Src/stm32h7xx_it.c **** /******************************************************************************/
  66:Core/Src/stm32h7xx_it.c **** /*           Cortex Processor Interruption and Exception Handlers          */
  67:Core/Src/stm32h7xx_it.c **** /******************************************************************************/
  68:Core/Src/stm32h7xx_it.c **** /**
  69:Core/Src/stm32h7xx_it.c ****   * @brief This function handles Non maskable interrupt.
  70:Core/Src/stm32h7xx_it.c ****   */
  71:Core/Src/stm32h7xx_it.c **** void NMI_Handler(void)
  72:Core/Src/stm32h7xx_it.c **** {
  28              		.loc 1 72 1
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 1, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33 0000 80B4     		push	{r7}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 7, -4
  37 0002 00AF     		add	r7, sp, #0
  38              	.LCFI1:
  39              		.cfi_def_cfa_register 7
  40              	.L2:
  73:Core/Src/stm32h7xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
  74:Core/Src/stm32h7xx_it.c **** 
  75:Core/Src/stm32h7xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 0 */
ARM GAS  C:\Users\TGSPOC~1\AppData\Local\Temp\ccIZ6fhV.s 			page 3


  76:Core/Src/stm32h7xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  77:Core/Src/stm32h7xx_it.c ****    while (1)
  41              		.loc 1 77 10
  42 0004 00BF     		nop
  43 0006 FDE7     		b	.L2
  44              		.cfi_endproc
  45              	.LFE144:
  47              		.section	.text.HardFault_Handler,"ax",%progbits
  48              		.align	1
  49              		.global	HardFault_Handler
  50              		.syntax unified
  51              		.thumb
  52              		.thumb_func
  54              	HardFault_Handler:
  55              	.LFB145:
  78:Core/Src/stm32h7xx_it.c ****   {
  79:Core/Src/stm32h7xx_it.c ****   }
  80:Core/Src/stm32h7xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 1 */
  81:Core/Src/stm32h7xx_it.c **** }
  82:Core/Src/stm32h7xx_it.c **** 
  83:Core/Src/stm32h7xx_it.c **** /**
  84:Core/Src/stm32h7xx_it.c ****   * @brief This function handles Hard fault interrupt.
  85:Core/Src/stm32h7xx_it.c ****   */
  86:Core/Src/stm32h7xx_it.c **** void HardFault_Handler(void)
  87:Core/Src/stm32h7xx_it.c **** {
  56              		.loc 1 87 1
  57              		.cfi_startproc
  58              		@ args = 0, pretend = 0, frame = 0
  59              		@ frame_needed = 1, uses_anonymous_args = 0
  60              		@ link register save eliminated.
  61 0000 80B4     		push	{r7}
  62              	.LCFI2:
  63              		.cfi_def_cfa_offset 4
  64              		.cfi_offset 7, -4
  65 0002 00AF     		add	r7, sp, #0
  66              	.LCFI3:
  67              		.cfi_def_cfa_register 7
  68              	.L4:
  88:Core/Src/stm32h7xx_it.c ****   /* USER CODE BEGIN HardFault_IRQn 0 */
  89:Core/Src/stm32h7xx_it.c **** 
  90:Core/Src/stm32h7xx_it.c ****   /* USER CODE END HardFault_IRQn 0 */
  91:Core/Src/stm32h7xx_it.c ****   while (1)
  69              		.loc 1 91 9
  70 0004 00BF     		nop
  71 0006 FDE7     		b	.L4
  72              		.cfi_endproc
  73              	.LFE145:
  75              		.section	.text.MemManage_Handler,"ax",%progbits
  76              		.align	1
  77              		.global	MemManage_Handler
  78              		.syntax unified
  79              		.thumb
  80              		.thumb_func
  82              	MemManage_Handler:
  83              	.LFB146:
  92:Core/Src/stm32h7xx_it.c ****   {
  93:Core/Src/stm32h7xx_it.c ****     /* USER CODE BEGIN W1_HardFault_IRQn 0 */
ARM GAS  C:\Users\TGSPOC~1\AppData\Local\Temp\ccIZ6fhV.s 			page 4


  94:Core/Src/stm32h7xx_it.c ****     /* USER CODE END W1_HardFault_IRQn 0 */
  95:Core/Src/stm32h7xx_it.c ****   }
  96:Core/Src/stm32h7xx_it.c **** }
  97:Core/Src/stm32h7xx_it.c **** 
  98:Core/Src/stm32h7xx_it.c **** /**
  99:Core/Src/stm32h7xx_it.c ****   * @brief This function handles Memory management fault.
 100:Core/Src/stm32h7xx_it.c ****   */
 101:Core/Src/stm32h7xx_it.c **** void MemManage_Handler(void)
 102:Core/Src/stm32h7xx_it.c **** {
  84              		.loc 1 102 1
  85              		.cfi_startproc
  86              		@ args = 0, pretend = 0, frame = 0
  87              		@ frame_needed = 1, uses_anonymous_args = 0
  88              		@ link register save eliminated.
  89 0000 80B4     		push	{r7}
  90              	.LCFI4:
  91              		.cfi_def_cfa_offset 4
  92              		.cfi_offset 7, -4
  93 0002 00AF     		add	r7, sp, #0
  94              	.LCFI5:
  95              		.cfi_def_cfa_register 7
  96              	.L6:
 103:Core/Src/stm32h7xx_it.c ****   /* USER CODE BEGIN MemoryManagement_IRQn 0 */
 104:Core/Src/stm32h7xx_it.c **** 
 105:Core/Src/stm32h7xx_it.c ****   /* USER CODE END MemoryManagement_IRQn 0 */
 106:Core/Src/stm32h7xx_it.c ****   while (1)
  97              		.loc 1 106 9
  98 0004 00BF     		nop
  99 0006 FDE7     		b	.L6
 100              		.cfi_endproc
 101              	.LFE146:
 103              		.section	.text.BusFault_Handler,"ax",%progbits
 104              		.align	1
 105              		.global	BusFault_Handler
 106              		.syntax unified
 107              		.thumb
 108              		.thumb_func
 110              	BusFault_Handler:
 111              	.LFB147:
 107:Core/Src/stm32h7xx_it.c ****   {
 108:Core/Src/stm32h7xx_it.c ****     /* USER CODE BEGIN W1_MemoryManagement_IRQn 0 */
 109:Core/Src/stm32h7xx_it.c ****     /* USER CODE END W1_MemoryManagement_IRQn 0 */
 110:Core/Src/stm32h7xx_it.c ****   }
 111:Core/Src/stm32h7xx_it.c **** }
 112:Core/Src/stm32h7xx_it.c **** 
 113:Core/Src/stm32h7xx_it.c **** /**
 114:Core/Src/stm32h7xx_it.c ****   * @brief This function handles Pre-fetch fault, memory access fault.
 115:Core/Src/stm32h7xx_it.c ****   */
 116:Core/Src/stm32h7xx_it.c **** void BusFault_Handler(void)
 117:Core/Src/stm32h7xx_it.c **** {
 112              		.loc 1 117 1
 113              		.cfi_startproc
 114              		@ args = 0, pretend = 0, frame = 0
 115              		@ frame_needed = 1, uses_anonymous_args = 0
 116              		@ link register save eliminated.
 117 0000 80B4     		push	{r7}
 118              	.LCFI6:
ARM GAS  C:\Users\TGSPOC~1\AppData\Local\Temp\ccIZ6fhV.s 			page 5


 119              		.cfi_def_cfa_offset 4
 120              		.cfi_offset 7, -4
 121 0002 00AF     		add	r7, sp, #0
 122              	.LCFI7:
 123              		.cfi_def_cfa_register 7
 124              	.L8:
 118:Core/Src/stm32h7xx_it.c ****   /* USER CODE BEGIN BusFault_IRQn 0 */
 119:Core/Src/stm32h7xx_it.c **** 
 120:Core/Src/stm32h7xx_it.c ****   /* USER CODE END BusFault_IRQn 0 */
 121:Core/Src/stm32h7xx_it.c ****   while (1)
 125              		.loc 1 121 9
 126 0004 00BF     		nop
 127 0006 FDE7     		b	.L8
 128              		.cfi_endproc
 129              	.LFE147:
 131              		.section	.text.UsageFault_Handler,"ax",%progbits
 132              		.align	1
 133              		.global	UsageFault_Handler
 134              		.syntax unified
 135              		.thumb
 136              		.thumb_func
 138              	UsageFault_Handler:
 139              	.LFB148:
 122:Core/Src/stm32h7xx_it.c ****   {
 123:Core/Src/stm32h7xx_it.c ****     /* USER CODE BEGIN W1_BusFault_IRQn 0 */
 124:Core/Src/stm32h7xx_it.c ****     /* USER CODE END W1_BusFault_IRQn 0 */
 125:Core/Src/stm32h7xx_it.c ****   }
 126:Core/Src/stm32h7xx_it.c **** }
 127:Core/Src/stm32h7xx_it.c **** 
 128:Core/Src/stm32h7xx_it.c **** /**
 129:Core/Src/stm32h7xx_it.c ****   * @brief This function handles Undefined instruction or illegal state.
 130:Core/Src/stm32h7xx_it.c ****   */
 131:Core/Src/stm32h7xx_it.c **** void UsageFault_Handler(void)
 132:Core/Src/stm32h7xx_it.c **** {
 140              		.loc 1 132 1
 141              		.cfi_startproc
 142              		@ args = 0, pretend = 0, frame = 0
 143              		@ frame_needed = 1, uses_anonymous_args = 0
 144              		@ link register save eliminated.
 145 0000 80B4     		push	{r7}
 146              	.LCFI8:
 147              		.cfi_def_cfa_offset 4
 148              		.cfi_offset 7, -4
 149 0002 00AF     		add	r7, sp, #0
 150              	.LCFI9:
 151              		.cfi_def_cfa_register 7
 152              	.L10:
 133:Core/Src/stm32h7xx_it.c ****   /* USER CODE BEGIN UsageFault_IRQn 0 */
 134:Core/Src/stm32h7xx_it.c **** 
 135:Core/Src/stm32h7xx_it.c ****   /* USER CODE END UsageFault_IRQn 0 */
 136:Core/Src/stm32h7xx_it.c ****   while (1)
 153              		.loc 1 136 9
 154 0004 00BF     		nop
 155 0006 FDE7     		b	.L10
 156              		.cfi_endproc
 157              	.LFE148:
 159              		.section	.text.DebugMon_Handler,"ax",%progbits
ARM GAS  C:\Users\TGSPOC~1\AppData\Local\Temp\ccIZ6fhV.s 			page 6


 160              		.align	1
 161              		.global	DebugMon_Handler
 162              		.syntax unified
 163              		.thumb
 164              		.thumb_func
 166              	DebugMon_Handler:
 167              	.LFB149:
 137:Core/Src/stm32h7xx_it.c ****   {
 138:Core/Src/stm32h7xx_it.c ****     /* USER CODE BEGIN W1_UsageFault_IRQn 0 */
 139:Core/Src/stm32h7xx_it.c ****     /* USER CODE END W1_UsageFault_IRQn 0 */
 140:Core/Src/stm32h7xx_it.c ****   }
 141:Core/Src/stm32h7xx_it.c **** }
 142:Core/Src/stm32h7xx_it.c **** 
 143:Core/Src/stm32h7xx_it.c **** /**
 144:Core/Src/stm32h7xx_it.c ****   * @brief This function handles Debug monitor.
 145:Core/Src/stm32h7xx_it.c ****   */
 146:Core/Src/stm32h7xx_it.c **** void DebugMon_Handler(void)
 147:Core/Src/stm32h7xx_it.c **** {
 168              		.loc 1 147 1
 169              		.cfi_startproc
 170              		@ args = 0, pretend = 0, frame = 0
 171              		@ frame_needed = 1, uses_anonymous_args = 0
 172              		@ link register save eliminated.
 173 0000 80B4     		push	{r7}
 174              	.LCFI10:
 175              		.cfi_def_cfa_offset 4
 176              		.cfi_offset 7, -4
 177 0002 00AF     		add	r7, sp, #0
 178              	.LCFI11:
 179              		.cfi_def_cfa_register 7
 148:Core/Src/stm32h7xx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 0 */
 149:Core/Src/stm32h7xx_it.c **** 
 150:Core/Src/stm32h7xx_it.c ****   /* USER CODE END DebugMonitor_IRQn 0 */
 151:Core/Src/stm32h7xx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 1 */
 152:Core/Src/stm32h7xx_it.c **** 
 153:Core/Src/stm32h7xx_it.c ****   /* USER CODE END DebugMonitor_IRQn 1 */
 154:Core/Src/stm32h7xx_it.c **** }
 180              		.loc 1 154 1
 181 0004 00BF     		nop
 182 0006 BD46     		mov	sp, r7
 183              	.LCFI12:
 184              		.cfi_def_cfa_register 13
 185              		@ sp needed
 186 0008 5DF8047B 		ldr	r7, [sp], #4
 187              	.LCFI13:
 188              		.cfi_restore 7
 189              		.cfi_def_cfa_offset 0
 190 000c 7047     		bx	lr
 191              		.cfi_endproc
 192              	.LFE149:
 194              		.section	.text.DMA1_Stream1_IRQHandler,"ax",%progbits
 195              		.align	1
 196              		.global	DMA1_Stream1_IRQHandler
 197              		.syntax unified
 198              		.thumb
 199              		.thumb_func
 201              	DMA1_Stream1_IRQHandler:
ARM GAS  C:\Users\TGSPOC~1\AppData\Local\Temp\ccIZ6fhV.s 			page 7


 202              	.LFB150:
 155:Core/Src/stm32h7xx_it.c **** 
 156:Core/Src/stm32h7xx_it.c **** /******************************************************************************/
 157:Core/Src/stm32h7xx_it.c **** /* STM32H7xx Peripheral Interrupt Handlers                                    */
 158:Core/Src/stm32h7xx_it.c **** /* Add here the Interrupt Handlers for the used peripherals.                  */
 159:Core/Src/stm32h7xx_it.c **** /* For the available peripheral interrupt handler names,                      */
 160:Core/Src/stm32h7xx_it.c **** /* please refer to the startup file (startup_stm32h7xx.s).                    */
 161:Core/Src/stm32h7xx_it.c **** /******************************************************************************/
 162:Core/Src/stm32h7xx_it.c **** 
 163:Core/Src/stm32h7xx_it.c **** /**
 164:Core/Src/stm32h7xx_it.c ****   * @brief This function handles DMA1 stream1 global interrupt.
 165:Core/Src/stm32h7xx_it.c ****   */
 166:Core/Src/stm32h7xx_it.c **** void DMA1_Stream1_IRQHandler(void)
 167:Core/Src/stm32h7xx_it.c **** {
 203              		.loc 1 167 1
 204              		.cfi_startproc
 205              		@ args = 0, pretend = 0, frame = 0
 206              		@ frame_needed = 1, uses_anonymous_args = 0
 207 0000 80B5     		push	{r7, lr}
 208              	.LCFI14:
 209              		.cfi_def_cfa_offset 8
 210              		.cfi_offset 7, -8
 211              		.cfi_offset 14, -4
 212 0002 00AF     		add	r7, sp, #0
 213              	.LCFI15:
 214              		.cfi_def_cfa_register 7
 168:Core/Src/stm32h7xx_it.c ****   /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */
 169:Core/Src/stm32h7xx_it.c **** 
 170:Core/Src/stm32h7xx_it.c ****   /* USER CODE END DMA1_Stream1_IRQn 0 */
 171:Core/Src/stm32h7xx_it.c ****   HAL_DMA_IRQHandler(&hdma_i2c3_rx);
 215              		.loc 1 171 3
 216 0004 0248     		ldr	r0, .L13
 217 0006 FFF7FEFF 		bl	HAL_DMA_IRQHandler
 172:Core/Src/stm32h7xx_it.c ****   /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */
 173:Core/Src/stm32h7xx_it.c **** 
 174:Core/Src/stm32h7xx_it.c ****   /* USER CODE END DMA1_Stream1_IRQn 1 */
 175:Core/Src/stm32h7xx_it.c **** }
 218              		.loc 1 175 1
 219 000a 00BF     		nop
 220 000c 80BD     		pop	{r7, pc}
 221              	.L14:
 222 000e 00BF     		.align	2
 223              	.L13:
 224 0010 00000000 		.word	hdma_i2c3_rx
 225              		.cfi_endproc
 226              	.LFE150:
 228              		.section	.text.EXTI9_5_IRQHandler,"ax",%progbits
 229              		.align	1
 230              		.global	EXTI9_5_IRQHandler
 231              		.syntax unified
 232              		.thumb
 233              		.thumb_func
 235              	EXTI9_5_IRQHandler:
 236              	.LFB151:
 176:Core/Src/stm32h7xx_it.c **** 
 177:Core/Src/stm32h7xx_it.c **** /**
 178:Core/Src/stm32h7xx_it.c ****   * @brief This function handles EXTI line[9:5] interrupts.
ARM GAS  C:\Users\TGSPOC~1\AppData\Local\Temp\ccIZ6fhV.s 			page 8


 179:Core/Src/stm32h7xx_it.c ****   */
 180:Core/Src/stm32h7xx_it.c **** void EXTI9_5_IRQHandler(void)
 181:Core/Src/stm32h7xx_it.c **** {
 237              		.loc 1 181 1
 238              		.cfi_startproc
 239              		@ args = 0, pretend = 0, frame = 0
 240              		@ frame_needed = 1, uses_anonymous_args = 0
 241 0000 80B5     		push	{r7, lr}
 242              	.LCFI16:
 243              		.cfi_def_cfa_offset 8
 244              		.cfi_offset 7, -8
 245              		.cfi_offset 14, -4
 246 0002 00AF     		add	r7, sp, #0
 247              	.LCFI17:
 248              		.cfi_def_cfa_register 7
 182:Core/Src/stm32h7xx_it.c ****   /* USER CODE BEGIN EXTI9_5_IRQn 0 */
 183:Core/Src/stm32h7xx_it.c **** 
 184:Core/Src/stm32h7xx_it.c ****   /* USER CODE END EXTI9_5_IRQn 0 */
 185:Core/Src/stm32h7xx_it.c ****   HAL_GPIO_EXTI_IRQHandler(tp_int_Pin);
 249              		.loc 1 185 3
 250 0004 8020     		movs	r0, #128
 251 0006 FFF7FEFF 		bl	HAL_GPIO_EXTI_IRQHandler
 186:Core/Src/stm32h7xx_it.c ****   /* USER CODE BEGIN EXTI9_5_IRQn 1 */
 187:Core/Src/stm32h7xx_it.c **** 
 188:Core/Src/stm32h7xx_it.c ****   /* USER CODE END EXTI9_5_IRQn 1 */
 189:Core/Src/stm32h7xx_it.c **** }
 252              		.loc 1 189 1
 253 000a 00BF     		nop
 254 000c 80BD     		pop	{r7, pc}
 255              		.cfi_endproc
 256              	.LFE151:
 258              		.section	.text.TIM6_DAC_IRQHandler,"ax",%progbits
 259              		.align	1
 260              		.global	TIM6_DAC_IRQHandler
 261              		.syntax unified
 262              		.thumb
 263              		.thumb_func
 265              	TIM6_DAC_IRQHandler:
 266              	.LFB152:
 190:Core/Src/stm32h7xx_it.c **** 
 191:Core/Src/stm32h7xx_it.c **** /**
 192:Core/Src/stm32h7xx_it.c ****   * @brief This function handles TIM6 global interrupt, DAC1_CH1 and DAC1_CH2 underrun error interr
 193:Core/Src/stm32h7xx_it.c ****   */
 194:Core/Src/stm32h7xx_it.c **** void TIM6_DAC_IRQHandler(void)
 195:Core/Src/stm32h7xx_it.c **** {
 267              		.loc 1 195 1
 268              		.cfi_startproc
 269              		@ args = 0, pretend = 0, frame = 0
 270              		@ frame_needed = 1, uses_anonymous_args = 0
 271 0000 80B5     		push	{r7, lr}
 272              	.LCFI18:
 273              		.cfi_def_cfa_offset 8
 274              		.cfi_offset 7, -8
 275              		.cfi_offset 14, -4
 276 0002 00AF     		add	r7, sp, #0
 277              	.LCFI19:
 278              		.cfi_def_cfa_register 7
ARM GAS  C:\Users\TGSPOC~1\AppData\Local\Temp\ccIZ6fhV.s 			page 9


 196:Core/Src/stm32h7xx_it.c ****   /* USER CODE BEGIN TIM6_DAC_IRQn 0 */
 197:Core/Src/stm32h7xx_it.c **** 
 198:Core/Src/stm32h7xx_it.c ****   /* USER CODE END TIM6_DAC_IRQn 0 */
 199:Core/Src/stm32h7xx_it.c ****   HAL_TIM_IRQHandler(&htim6);
 279              		.loc 1 199 3
 280 0004 0248     		ldr	r0, .L17
 281 0006 FFF7FEFF 		bl	HAL_TIM_IRQHandler
 200:Core/Src/stm32h7xx_it.c ****   /* USER CODE BEGIN TIM6_DAC_IRQn 1 */
 201:Core/Src/stm32h7xx_it.c **** 
 202:Core/Src/stm32h7xx_it.c ****   /* USER CODE END TIM6_DAC_IRQn 1 */
 203:Core/Src/stm32h7xx_it.c **** }
 282              		.loc 1 203 1
 283 000a 00BF     		nop
 284 000c 80BD     		pop	{r7, pc}
 285              	.L18:
 286 000e 00BF     		.align	2
 287              	.L17:
 288 0010 00000000 		.word	htim6
 289              		.cfi_endproc
 290              	.LFE152:
 292              		.text
 293              	.Letext0:
 294              		.file 2 "C:/gcc_vsc/arm_gcc/14.2 rel1/arm-none-eabi/include/machine/_default_types.h"
 295              		.file 3 "C:/gcc_vsc/arm_gcc/14.2 rel1/arm-none-eabi/include/sys/_stdint.h"
 296              		.file 4 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h743xx.h"
 297              		.file 5 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 298              		.file 6 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h"
 299              		.file 7 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h"
 300              		.file 8 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h"
ARM GAS  C:\Users\TGSPOC~1\AppData\Local\Temp\ccIZ6fhV.s 			page 10


DEFINED SYMBOLS
                            *ABS*:00000000 stm32h7xx_it.c
C:\Users\TGSPOC~1\AppData\Local\Temp\ccIZ6fhV.s:20     .text.NMI_Handler:00000000 $t
C:\Users\TGSPOC~1\AppData\Local\Temp\ccIZ6fhV.s:26     .text.NMI_Handler:00000000 NMI_Handler
C:\Users\TGSPOC~1\AppData\Local\Temp\ccIZ6fhV.s:48     .text.HardFault_Handler:00000000 $t
C:\Users\TGSPOC~1\AppData\Local\Temp\ccIZ6fhV.s:54     .text.HardFault_Handler:00000000 HardFault_Handler
C:\Users\TGSPOC~1\AppData\Local\Temp\ccIZ6fhV.s:76     .text.MemManage_Handler:00000000 $t
C:\Users\TGSPOC~1\AppData\Local\Temp\ccIZ6fhV.s:82     .text.MemManage_Handler:00000000 MemManage_Handler
C:\Users\TGSPOC~1\AppData\Local\Temp\ccIZ6fhV.s:104    .text.BusFault_Handler:00000000 $t
C:\Users\TGSPOC~1\AppData\Local\Temp\ccIZ6fhV.s:110    .text.BusFault_Handler:00000000 BusFault_Handler
C:\Users\TGSPOC~1\AppData\Local\Temp\ccIZ6fhV.s:132    .text.UsageFault_Handler:00000000 $t
C:\Users\TGSPOC~1\AppData\Local\Temp\ccIZ6fhV.s:138    .text.UsageFault_Handler:00000000 UsageFault_Handler
C:\Users\TGSPOC~1\AppData\Local\Temp\ccIZ6fhV.s:160    .text.DebugMon_Handler:00000000 $t
C:\Users\TGSPOC~1\AppData\Local\Temp\ccIZ6fhV.s:166    .text.DebugMon_Handler:00000000 DebugMon_Handler
C:\Users\TGSPOC~1\AppData\Local\Temp\ccIZ6fhV.s:195    .text.DMA1_Stream1_IRQHandler:00000000 $t
C:\Users\TGSPOC~1\AppData\Local\Temp\ccIZ6fhV.s:201    .text.DMA1_Stream1_IRQHandler:00000000 DMA1_Stream1_IRQHandler
C:\Users\TGSPOC~1\AppData\Local\Temp\ccIZ6fhV.s:224    .text.DMA1_Stream1_IRQHandler:00000010 $d
C:\Users\TGSPOC~1\AppData\Local\Temp\ccIZ6fhV.s:229    .text.EXTI9_5_IRQHandler:00000000 $t
C:\Users\TGSPOC~1\AppData\Local\Temp\ccIZ6fhV.s:235    .text.EXTI9_5_IRQHandler:00000000 EXTI9_5_IRQHandler
C:\Users\TGSPOC~1\AppData\Local\Temp\ccIZ6fhV.s:259    .text.TIM6_DAC_IRQHandler:00000000 $t
C:\Users\TGSPOC~1\AppData\Local\Temp\ccIZ6fhV.s:265    .text.TIM6_DAC_IRQHandler:00000000 TIM6_DAC_IRQHandler
C:\Users\TGSPOC~1\AppData\Local\Temp\ccIZ6fhV.s:288    .text.TIM6_DAC_IRQHandler:00000010 $d

UNDEFINED SYMBOLS
HAL_DMA_IRQHandler
hdma_i2c3_rx
HAL_GPIO_EXTI_IRQHandler
HAL_TIM_IRQHandler
htim6
