Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Mar 11 15:18:08 2019
| Host         : DESKTOP-U57H4DQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file circle_timing_summary_routed.rpt -pb circle_timing_summary_routed.pb -rpx circle_timing_summary_routed.rpx -warn_on_violation
| Design       : circle
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.840      -21.052                     12                   56        0.211        0.000                      0                   56        4.500        0.000                       0                    37  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -1.840      -21.052                     12                   56        0.211        0.000                      0                   56        4.500        0.000                       0                    37  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           12  Failing Endpoints,  Worst Slack       -1.840ns,  Total Violation      -21.052ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.211ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.840ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.815ns  (logic 7.544ns (63.850%)  route 4.271ns (36.150%))
  Logic Levels:           8  (CARRY4=2 DSP48E1=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.549     5.070    vga_sync_unit/CLK
    SLICE_X11Y24         FDCE                                         r  vga_sync_unit/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDCE (Prop_fdce_C_Q)         0.456     5.526 r  vga_sync_unit/h_count_reg_reg[3]/Q
                         net (fo=7, routed)           0.436     5.962    x[3]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[47])
                                                      4.036     9.998 r  rgb_reg4/PCOUT[47]
                         net (fo=1, routed)           0.002    10.000    rgb_reg4_n_106
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.518 r  rgb_reg2/P[0]
                         net (fo=3, routed)           1.239    12.757    rgb_reg2_n_105
    SLICE_X12Y34         LUT6 (Prop_lut6_I2_O)        0.124    12.881 r  rgb_reg[11]_i_72/O
                         net (fo=1, routed)           0.000    12.881    rgb_reg[11]_i_72_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.414 r  rgb_reg_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    13.414    rgb_reg_reg[11]_i_18_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.737 f  rgb_reg_reg[11]_i_17/O[1]
                         net (fo=2, routed)           0.985    14.722    rgb_reg21_out[5]
    SLICE_X8Y36          LUT5 (Prop_lut5_I2_O)        0.306    15.028 r  rgb_reg[11]_i_5/O
                         net (fo=1, routed)           0.952    15.980    rgb_reg[11]_i_5_n_0
    SLICE_X8Y38          LUT6 (Prop_lut6_I1_O)        0.124    16.104 r  rgb_reg[11]_i_2/O
                         net (fo=12, routed)          0.657    16.762    rgb_reg[11]_i_2_n_0
    SLICE_X11Y38         LUT4 (Prop_lut4_I1_O)        0.124    16.886 r  rgb_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    16.886    p_0_in[10]
    SLICE_X11Y38         FDCE                                         r  rgb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.448    14.789    clk_IBUF_BUFG
    SLICE_X11Y38         FDCE                                         r  rgb_reg_reg[10]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X11Y38         FDCE (Setup_fdce_C_D)        0.032    15.046    rgb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                         -16.886    
  -------------------------------------------------------------------
                         slack                                 -1.840    

Slack (VIOLATED) :        -1.838ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.812ns  (logic 7.544ns (63.866%)  route 4.268ns (36.134%))
  Logic Levels:           8  (CARRY4=2 DSP48E1=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.549     5.070    vga_sync_unit/CLK
    SLICE_X11Y24         FDCE                                         r  vga_sync_unit/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDCE (Prop_fdce_C_Q)         0.456     5.526 r  vga_sync_unit/h_count_reg_reg[3]/Q
                         net (fo=7, routed)           0.436     5.962    x[3]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[47])
                                                      4.036     9.998 r  rgb_reg4/PCOUT[47]
                         net (fo=1, routed)           0.002    10.000    rgb_reg4_n_106
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.518 r  rgb_reg2/P[0]
                         net (fo=3, routed)           1.239    12.757    rgb_reg2_n_105
    SLICE_X12Y34         LUT6 (Prop_lut6_I2_O)        0.124    12.881 r  rgb_reg[11]_i_72/O
                         net (fo=1, routed)           0.000    12.881    rgb_reg[11]_i_72_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.414 r  rgb_reg_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    13.414    rgb_reg_reg[11]_i_18_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.737 r  rgb_reg_reg[11]_i_17/O[1]
                         net (fo=2, routed)           0.985    14.722    rgb_reg21_out[5]
    SLICE_X8Y36          LUT5 (Prop_lut5_I2_O)        0.306    15.028 f  rgb_reg[11]_i_5/O
                         net (fo=1, routed)           0.952    15.980    rgb_reg[11]_i_5_n_0
    SLICE_X8Y38          LUT6 (Prop_lut6_I1_O)        0.124    16.104 f  rgb_reg[11]_i_2/O
                         net (fo=12, routed)          0.654    16.759    rgb_reg[11]_i_2_n_0
    SLICE_X11Y38         LUT4 (Prop_lut4_I0_O)        0.124    16.883 r  rgb_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    16.883    p_0_in[7]
    SLICE_X11Y38         FDCE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.448    14.789    clk_IBUF_BUFG
    SLICE_X11Y38         FDCE                                         r  rgb_reg_reg[7]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X11Y38         FDCE (Setup_fdce_C_D)        0.031    15.045    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                         -16.883    
  -------------------------------------------------------------------
                         slack                                 -1.838    

Slack (VIOLATED) :        -1.832ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.801ns  (logic 7.544ns (63.929%)  route 4.257ns (36.071%))
  Logic Levels:           8  (CARRY4=2 DSP48E1=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.551     5.072    vga_sync_unit/CLK
    SLICE_X11Y26         FDCE                                         r  vga_sync_unit/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y26         FDCE (Prop_fdce_C_Q)         0.456     5.528 r  vga_sync_unit/h_count_reg_reg[4]/Q
                         net (fo=11, routed)          0.438     5.966    x[4]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.036    10.002 r  rgb_reg4/PCOUT[47]
                         net (fo=1, routed)           0.002    10.004    rgb_reg4_n_106
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.522 r  rgb_reg2/P[0]
                         net (fo=3, routed)           1.239    12.761    rgb_reg2_n_105
    SLICE_X12Y34         LUT6 (Prop_lut6_I2_O)        0.124    12.885 r  rgb_reg[11]_i_72/O
                         net (fo=1, routed)           0.000    12.885    rgb_reg[11]_i_72_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.418 r  rgb_reg_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    13.418    rgb_reg_reg[11]_i_18_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.741 f  rgb_reg_reg[11]_i_17/O[1]
                         net (fo=2, routed)           0.985    14.726    rgb_reg21_out[5]
    SLICE_X8Y36          LUT5 (Prop_lut5_I2_O)        0.306    15.032 r  rgb_reg[11]_i_5/O
                         net (fo=1, routed)           0.952    15.984    rgb_reg[11]_i_5_n_0
    SLICE_X8Y38          LUT6 (Prop_lut6_I1_O)        0.124    16.108 r  rgb_reg[11]_i_2/O
                         net (fo=12, routed)          0.640    16.749    rgb_reg[11]_i_2_n_0
    SLICE_X9Y37          LUT4 (Prop_lut4_I1_O)        0.124    16.873 r  rgb_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    16.873    p_0_in[8]
    SLICE_X9Y37          FDCE                                         r  rgb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.446    14.787    clk_IBUF_BUFG
    SLICE_X9Y37          FDCE                                         r  rgb_reg_reg[8]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X9Y37          FDCE (Setup_fdce_C_D)        0.029    15.041    rgb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                         -16.873    
  -------------------------------------------------------------------
                         slack                                 -1.832    

Slack (VIOLATED) :        -1.828ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.799ns  (logic 7.544ns (63.940%)  route 4.255ns (36.060%))
  Logic Levels:           8  (CARRY4=2 DSP48E1=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.551     5.072    vga_sync_unit/CLK
    SLICE_X11Y26         FDCE                                         r  vga_sync_unit/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y26         FDCE (Prop_fdce_C_Q)         0.456     5.528 r  vga_sync_unit/h_count_reg_reg[4]/Q
                         net (fo=11, routed)          0.438     5.966    x[4]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.036    10.002 r  rgb_reg4/PCOUT[47]
                         net (fo=1, routed)           0.002    10.004    rgb_reg4_n_106
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.522 r  rgb_reg2/P[0]
                         net (fo=3, routed)           1.239    12.761    rgb_reg2_n_105
    SLICE_X12Y34         LUT6 (Prop_lut6_I2_O)        0.124    12.885 r  rgb_reg[11]_i_72/O
                         net (fo=1, routed)           0.000    12.885    rgb_reg[11]_i_72_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.418 r  rgb_reg_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    13.418    rgb_reg_reg[11]_i_18_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.741 r  rgb_reg_reg[11]_i_17/O[1]
                         net (fo=2, routed)           0.985    14.726    rgb_reg21_out[5]
    SLICE_X8Y36          LUT5 (Prop_lut5_I2_O)        0.306    15.032 f  rgb_reg[11]_i_5/O
                         net (fo=1, routed)           0.952    15.984    rgb_reg[11]_i_5_n_0
    SLICE_X8Y38          LUT6 (Prop_lut6_I1_O)        0.124    16.108 f  rgb_reg[11]_i_2/O
                         net (fo=12, routed)          0.638    16.747    rgb_reg[11]_i_2_n_0
    SLICE_X9Y37          LUT4 (Prop_lut4_I0_O)        0.124    16.871 r  rgb_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    16.871    p_0_in[5]
    SLICE_X9Y37          FDCE                                         r  rgb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.446    14.787    clk_IBUF_BUFG
    SLICE_X9Y37          FDCE                                         r  rgb_reg_reg[5]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X9Y37          FDCE (Setup_fdce_C_D)        0.031    15.043    rgb_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                         -16.871    
  -------------------------------------------------------------------
                         slack                                 -1.828    

Slack (VIOLATED) :        -1.822ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.793ns  (logic 7.544ns (63.972%)  route 4.249ns (36.028%))
  Logic Levels:           8  (CARRY4=2 DSP48E1=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.551     5.072    vga_sync_unit/CLK
    SLICE_X11Y26         FDCE                                         r  vga_sync_unit/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y26         FDCE (Prop_fdce_C_Q)         0.456     5.528 r  vga_sync_unit/h_count_reg_reg[4]/Q
                         net (fo=11, routed)          0.438     5.966    x[4]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.036    10.002 r  rgb_reg4/PCOUT[47]
                         net (fo=1, routed)           0.002    10.004    rgb_reg4_n_106
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.522 r  rgb_reg2/P[0]
                         net (fo=3, routed)           1.239    12.761    rgb_reg2_n_105
    SLICE_X12Y34         LUT6 (Prop_lut6_I2_O)        0.124    12.885 r  rgb_reg[11]_i_72/O
                         net (fo=1, routed)           0.000    12.885    rgb_reg[11]_i_72_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.418 r  rgb_reg_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    13.418    rgb_reg_reg[11]_i_18_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.741 f  rgb_reg_reg[11]_i_17/O[1]
                         net (fo=2, routed)           0.985    14.726    rgb_reg21_out[5]
    SLICE_X8Y36          LUT5 (Prop_lut5_I2_O)        0.306    15.032 r  rgb_reg[11]_i_5/O
                         net (fo=1, routed)           0.952    15.984    rgb_reg[11]_i_5_n_0
    SLICE_X8Y38          LUT6 (Prop_lut6_I1_O)        0.124    16.108 r  rgb_reg[11]_i_2/O
                         net (fo=12, routed)          0.632    16.741    rgb_reg[11]_i_2_n_0
    SLICE_X9Y39          LUT4 (Prop_lut4_I1_O)        0.124    16.865 r  rgb_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    16.865    p_0_in[6]
    SLICE_X9Y39          FDCE                                         r  rgb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.448    14.789    clk_IBUF_BUFG
    SLICE_X9Y39          FDCE                                         r  rgb_reg_reg[6]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X9Y39          FDCE (Setup_fdce_C_D)        0.029    15.043    rgb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                         -16.865    
  -------------------------------------------------------------------
                         slack                                 -1.822    

Slack (VIOLATED) :        -1.809ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.831ns  (logic 7.544ns (63.763%)  route 4.287ns (36.237%))
  Logic Levels:           8  (CARRY4=2 DSP48E1=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.549     5.070    vga_sync_unit/CLK
    SLICE_X11Y24         FDCE                                         r  vga_sync_unit/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDCE (Prop_fdce_C_Q)         0.456     5.526 r  vga_sync_unit/h_count_reg_reg[3]/Q
                         net (fo=7, routed)           0.436     5.962    x[3]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[3]_PCOUT[47])
                                                      4.036     9.998 r  rgb_reg4/PCOUT[47]
                         net (fo=1, routed)           0.002    10.000    rgb_reg4_n_106
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.518 r  rgb_reg2/P[0]
                         net (fo=3, routed)           1.239    12.757    rgb_reg2_n_105
    SLICE_X12Y34         LUT6 (Prop_lut6_I2_O)        0.124    12.881 r  rgb_reg[11]_i_72/O
                         net (fo=1, routed)           0.000    12.881    rgb_reg[11]_i_72_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.414 r  rgb_reg_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    13.414    rgb_reg_reg[11]_i_18_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.737 f  rgb_reg_reg[11]_i_17/O[1]
                         net (fo=2, routed)           0.985    14.722    rgb_reg21_out[5]
    SLICE_X8Y36          LUT5 (Prop_lut5_I2_O)        0.306    15.028 r  rgb_reg[11]_i_5/O
                         net (fo=1, routed)           0.952    15.980    rgb_reg[11]_i_5_n_0
    SLICE_X8Y38          LUT6 (Prop_lut6_I1_O)        0.124    16.104 r  rgb_reg[11]_i_2/O
                         net (fo=12, routed)          0.673    16.778    rgb_reg[11]_i_2_n_0
    SLICE_X10Y38         LUT4 (Prop_lut4_I1_O)        0.124    16.902 r  rgb_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    16.902    p_0_in[2]
    SLICE_X10Y38         FDCE                                         r  rgb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.448    14.789    clk_IBUF_BUFG
    SLICE_X10Y38         FDCE                                         r  rgb_reg_reg[2]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X10Y38         FDCE (Setup_fdce_C_D)        0.079    15.093    rgb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.093    
                         arrival time                         -16.902    
  -------------------------------------------------------------------
                         slack                                 -1.809    

Slack (VIOLATED) :        -1.708ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.730ns  (logic 7.193ns (61.321%)  route 4.537ns (38.679%))
  Logic Levels:           15  (CARRY4=9 DSP48E1=1 LUT1=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.549     5.070    vga_sync_unit/CLK
    SLICE_X11Y25         FDCE                                         r  vga_sync_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.456     5.526 r  vga_sync_unit/h_count_reg_reg[0]/Q
                         net (fo=10, routed)          0.629     6.155    x[0]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_B[0]_P[0])
                                                      3.656     9.811 f  rgb_reg3/P[0]
                         net (fo=4, routed)           0.633    10.444    rgb_reg3_n_105
    SLICE_X8Y26          LUT1 (Prop_lut1_I0_O)        0.124    10.568 r  rgb_reg[11]_i_122/O
                         net (fo=1, routed)           0.190    10.758    rgb_reg[11]_i_122_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.338 r  rgb_reg_reg[11]_i_90/CO[3]
                         net (fo=1, routed)           0.000    11.338    rgb_reg_reg[11]_i_90_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.452 r  rgb_reg_reg[11]_i_88/CO[3]
                         net (fo=1, routed)           0.000    11.452    rgb_reg_reg[11]_i_88_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.786 r  rgb_reg_reg[11]_i_86/O[1]
                         net (fo=3, routed)           0.862    12.648    rgb_reg_reg[11]_i_86_n_6
    SLICE_X15Y36         LUT3 (Prop_lut3_I1_O)        0.303    12.951 r  rgb_reg[11]_i_51/O
                         net (fo=1, routed)           0.512    13.464    rgb_reg[11]_i_51_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.860 r  rgb_reg_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    13.860    rgb_reg_reg[11]_i_16_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.977 r  rgb_reg_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.977    rgb_reg_reg[11]_i_15_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.094 r  rgb_reg_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.094    rgb_reg_reg[11]_i_11_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.211 r  rgb_reg_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    14.211    rgb_reg_reg[11]_i_27_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.328 r  rgb_reg_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    14.328    rgb_reg_reg[11]_i_12_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.547 r  rgb_reg_reg[11]_i_13/O[0]
                         net (fo=1, routed)           0.876    15.423    rgb_reg21_out[28]
    SLICE_X11Y38         LUT4 (Prop_lut4_I0_O)        0.295    15.718 r  rgb_reg[11]_i_10/O
                         net (fo=1, routed)           0.410    16.127    rgb_reg[11]_i_10_n_0
    SLICE_X9Y38          LUT6 (Prop_lut6_I0_O)        0.124    16.251 r  rgb_reg[11]_i_3/O
                         net (fo=12, routed)          0.425    16.676    rgb_reg[11]_i_3_n_0
    SLICE_X8Y38          LUT3 (Prop_lut3_I2_O)        0.124    16.800 r  rgb_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    16.800    p_0_in[4]
    SLICE_X8Y38          FDCE                                         r  rgb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.447    14.788    clk_IBUF_BUFG
    SLICE_X8Y38          FDCE                                         r  rgb_reg_reg[4]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X8Y38          FDCE (Setup_fdce_C_D)        0.079    15.092    rgb_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                         -16.800    
  -------------------------------------------------------------------
                         slack                                 -1.708    

Slack (VIOLATED) :        -1.698ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.720ns  (logic 7.193ns (61.373%)  route 4.527ns (38.627%))
  Logic Levels:           15  (CARRY4=9 DSP48E1=1 LUT1=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.549     5.070    vga_sync_unit/CLK
    SLICE_X11Y25         FDCE                                         r  vga_sync_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.456     5.526 r  vga_sync_unit/h_count_reg_reg[0]/Q
                         net (fo=10, routed)          0.629     6.155    x[0]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_B[0]_P[0])
                                                      3.656     9.811 f  rgb_reg3/P[0]
                         net (fo=4, routed)           0.633    10.444    rgb_reg3_n_105
    SLICE_X8Y26          LUT1 (Prop_lut1_I0_O)        0.124    10.568 r  rgb_reg[11]_i_122/O
                         net (fo=1, routed)           0.190    10.758    rgb_reg[11]_i_122_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.338 r  rgb_reg_reg[11]_i_90/CO[3]
                         net (fo=1, routed)           0.000    11.338    rgb_reg_reg[11]_i_90_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.452 r  rgb_reg_reg[11]_i_88/CO[3]
                         net (fo=1, routed)           0.000    11.452    rgb_reg_reg[11]_i_88_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.786 r  rgb_reg_reg[11]_i_86/O[1]
                         net (fo=3, routed)           0.862    12.648    rgb_reg_reg[11]_i_86_n_6
    SLICE_X15Y36         LUT3 (Prop_lut3_I1_O)        0.303    12.951 r  rgb_reg[11]_i_51/O
                         net (fo=1, routed)           0.512    13.464    rgb_reg[11]_i_51_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.860 r  rgb_reg_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    13.860    rgb_reg_reg[11]_i_16_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.977 r  rgb_reg_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.977    rgb_reg_reg[11]_i_15_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.094 r  rgb_reg_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.094    rgb_reg_reg[11]_i_11_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.211 r  rgb_reg_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    14.211    rgb_reg_reg[11]_i_27_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.328 r  rgb_reg_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    14.328    rgb_reg_reg[11]_i_12_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.547 r  rgb_reg_reg[11]_i_13/O[0]
                         net (fo=1, routed)           0.876    15.423    rgb_reg21_out[28]
    SLICE_X11Y38         LUT4 (Prop_lut4_I0_O)        0.295    15.718 r  rgb_reg[11]_i_10/O
                         net (fo=1, routed)           0.410    16.127    rgb_reg[11]_i_10_n_0
    SLICE_X9Y38          LUT6 (Prop_lut6_I0_O)        0.124    16.251 r  rgb_reg[11]_i_3/O
                         net (fo=12, routed)          0.415    16.666    rgb_reg[11]_i_3_n_0
    SLICE_X8Y38          LUT3 (Prop_lut3_I2_O)        0.124    16.790 r  rgb_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    16.790    p_0_in[1]
    SLICE_X8Y38          FDCE                                         r  rgb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.447    14.788    clk_IBUF_BUFG
    SLICE_X8Y38          FDCE                                         r  rgb_reg_reg[1]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X8Y38          FDCE (Setup_fdce_C_D)        0.079    15.092    rgb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                         -16.790    
  -------------------------------------------------------------------
                         slack                                 -1.698    

Slack (VIOLATED) :        -1.682ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.703ns  (logic 7.378ns (63.046%)  route 4.325ns (36.954%))
  Logic Levels:           15  (CARRY4=9 DSP48E1=1 LUT1=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.549     5.070    vga_sync_unit/CLK
    SLICE_X11Y24         FDCE                                         r  vga_sync_unit/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDCE (Prop_fdce_C_Q)         0.456     5.526 r  vga_sync_unit/h_count_reg_reg[3]/Q
                         net (fo=7, routed)           0.436     5.962    x[3]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[3]_P[0])
                                                      3.841     9.803 f  rgb_reg3/P[0]
                         net (fo=4, routed)           0.633    10.436    rgb_reg3_n_105
    SLICE_X8Y26          LUT1 (Prop_lut1_I0_O)        0.124    10.560 r  rgb_reg[11]_i_122/O
                         net (fo=1, routed)           0.190    10.750    rgb_reg[11]_i_122_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.330 r  rgb_reg_reg[11]_i_90/CO[3]
                         net (fo=1, routed)           0.000    11.330    rgb_reg_reg[11]_i_90_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.444 r  rgb_reg_reg[11]_i_88/CO[3]
                         net (fo=1, routed)           0.000    11.444    rgb_reg_reg[11]_i_88_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.778 r  rgb_reg_reg[11]_i_86/O[1]
                         net (fo=3, routed)           0.862    12.640    rgb_reg_reg[11]_i_86_n_6
    SLICE_X15Y36         LUT3 (Prop_lut3_I1_O)        0.303    12.943 r  rgb_reg[11]_i_51/O
                         net (fo=1, routed)           0.512    13.455    rgb_reg[11]_i_51_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.851 r  rgb_reg_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    13.851    rgb_reg_reg[11]_i_16_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.968 r  rgb_reg_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.968    rgb_reg_reg[11]_i_15_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.085 r  rgb_reg_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.085    rgb_reg_reg[11]_i_11_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.202 r  rgb_reg_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    14.202    rgb_reg_reg[11]_i_27_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.319 r  rgb_reg_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    14.319    rgb_reg_reg[11]_i_12_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.538 r  rgb_reg_reg[11]_i_13/O[0]
                         net (fo=1, routed)           0.876    15.414    rgb_reg21_out[28]
    SLICE_X11Y38         LUT4 (Prop_lut4_I0_O)        0.295    15.709 r  rgb_reg[11]_i_10/O
                         net (fo=1, routed)           0.410    16.118    rgb_reg[11]_i_10_n_0
    SLICE_X9Y38          LUT6 (Prop_lut6_I0_O)        0.124    16.243 r  rgb_reg[11]_i_3/O
                         net (fo=12, routed)          0.406    16.649    rgb_reg[11]_i_3_n_0
    SLICE_X10Y38         LUT3 (Prop_lut3_I2_O)        0.124    16.773 r  rgb_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    16.773    p_0_in[0]
    SLICE_X10Y38         FDCE                                         r  rgb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.448    14.789    clk_IBUF_BUFG
    SLICE_X10Y38         FDCE                                         r  rgb_reg_reg[0]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X10Y38         FDCE (Setup_fdce_C_D)        0.077    15.091    rgb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                         -16.773    
  -------------------------------------------------------------------
                         slack                                 -1.682    

Slack (VIOLATED) :        -1.675ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.700ns  (logic 7.378ns (63.062%)  route 4.322ns (36.938%))
  Logic Levels:           15  (CARRY4=9 DSP48E1=1 LUT1=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.549     5.070    vga_sync_unit/CLK
    SLICE_X11Y24         FDCE                                         r  vga_sync_unit/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDCE (Prop_fdce_C_Q)         0.456     5.526 r  vga_sync_unit/h_count_reg_reg[3]/Q
                         net (fo=7, routed)           0.436     5.962    x[3]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[3]_P[0])
                                                      3.841     9.803 f  rgb_reg3/P[0]
                         net (fo=4, routed)           0.633    10.436    rgb_reg3_n_105
    SLICE_X8Y26          LUT1 (Prop_lut1_I0_O)        0.124    10.560 r  rgb_reg[11]_i_122/O
                         net (fo=1, routed)           0.190    10.750    rgb_reg[11]_i_122_n_0
    SLICE_X9Y26          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.330 r  rgb_reg_reg[11]_i_90/CO[3]
                         net (fo=1, routed)           0.000    11.330    rgb_reg_reg[11]_i_90_n_0
    SLICE_X9Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.444 r  rgb_reg_reg[11]_i_88/CO[3]
                         net (fo=1, routed)           0.000    11.444    rgb_reg_reg[11]_i_88_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.778 r  rgb_reg_reg[11]_i_86/O[1]
                         net (fo=3, routed)           0.862    12.640    rgb_reg_reg[11]_i_86_n_6
    SLICE_X15Y36         LUT3 (Prop_lut3_I1_O)        0.303    12.943 r  rgb_reg[11]_i_51/O
                         net (fo=1, routed)           0.512    13.455    rgb_reg[11]_i_51_n_0
    SLICE_X12Y36         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    13.851 r  rgb_reg_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    13.851    rgb_reg_reg[11]_i_16_n_0
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.968 r  rgb_reg_reg[11]_i_15/CO[3]
                         net (fo=1, routed)           0.000    13.968    rgb_reg_reg[11]_i_15_n_0
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.085 r  rgb_reg_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    14.085    rgb_reg_reg[11]_i_11_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.202 r  rgb_reg_reg[11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    14.202    rgb_reg_reg[11]_i_27_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.319 r  rgb_reg_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    14.319    rgb_reg_reg[11]_i_12_n_0
    SLICE_X12Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.538 r  rgb_reg_reg[11]_i_13/O[0]
                         net (fo=1, routed)           0.876    15.414    rgb_reg21_out[28]
    SLICE_X11Y38         LUT4 (Prop_lut4_I0_O)        0.295    15.709 r  rgb_reg[11]_i_10/O
                         net (fo=1, routed)           0.410    16.118    rgb_reg[11]_i_10_n_0
    SLICE_X9Y38          LUT6 (Prop_lut6_I0_O)        0.124    16.243 r  rgb_reg[11]_i_3/O
                         net (fo=12, routed)          0.403    16.646    rgb_reg[11]_i_3_n_0
    SLICE_X10Y38         LUT3 (Prop_lut3_I2_O)        0.124    16.770 r  rgb_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    16.770    p_0_in[9]
    SLICE_X10Y38         FDCE                                         r  rgb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.448    14.789    clk_IBUF_BUFG
    SLICE_X10Y38         FDCE                                         r  rgb_reg_reg[9]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X10Y38         FDCE (Setup_fdce_C_D)        0.081    15.095    rgb_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         15.095    
                         arrival time                         -16.770    
  -------------------------------------------------------------------
                         slack                                 -1.675    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (58.971%)  route 0.129ns (41.029%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.554     1.437    vga_sync_unit/CLK
    SLICE_X11Y26         FDCE                                         r  vga_sync_unit/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y26         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  vga_sync_unit/h_count_reg_reg[6]/Q
                         net (fo=9, routed)           0.129     1.708    vga_sync_unit/Q[6]
    SLICE_X11Y25         LUT5 (Prop_lut5_I4_O)        0.045     1.753 r  vga_sync_unit/h_count_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.753    vga_sync_unit/h_count_reg[7]_i_1_n_0
    SLICE_X11Y25         FDCE                                         r  vga_sync_unit/h_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.820     1.947    vga_sync_unit/CLK
    SLICE_X11Y25         FDCE                                         r  vga_sync_unit/h_count_reg_reg[7]/C
                         clock pessimism             -0.498     1.449    
    SLICE_X11Y25         FDCE (Hold_fdce_C_D)         0.092     1.541    vga_sync_unit/h_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.357%)  route 0.138ns (42.643%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.559     1.442    vga_sync_unit/CLK
    SLICE_X11Y31         FDCE                                         r  vga_sync_unit/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  vga_sync_unit/v_count_reg_reg[6]/Q
                         net (fo=10, routed)          0.138     1.721    vga_sync_unit/rgb_reg2[6]
    SLICE_X11Y32         LUT5 (Prop_lut5_I2_O)        0.045     1.766 r  vga_sync_unit/v_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.766    vga_sync_unit/v_count_reg[8]_i_1_n_0
    SLICE_X11Y32         FDCE                                         r  vga_sync_unit/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.828     1.955    vga_sync_unit/CLK
    SLICE_X11Y32         FDCE                                         r  vga_sync_unit/v_count_reg_reg[8]/C
                         clock pessimism             -0.498     1.457    
    SLICE_X11Y32         FDCE (Hold_fdce_C_D)         0.092     1.549    vga_sync_unit/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.960%)  route 0.141ns (43.040%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.553     1.436    vga_sync_unit/CLK
    SLICE_X11Y25         FDCE                                         r  vga_sync_unit/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  vga_sync_unit/h_count_reg_reg[2]/Q
                         net (fo=8, routed)           0.141     1.718    vga_sync_unit/Q[2]
    SLICE_X11Y26         LUT5 (Prop_lut5_I1_O)        0.045     1.763 r  vga_sync_unit/h_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.763    vga_sync_unit/h_count_reg[4]_i_1_n_0
    SLICE_X11Y26         FDCE                                         r  vga_sync_unit/h_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.821     1.948    vga_sync_unit/CLK
    SLICE_X11Y26         FDCE                                         r  vga_sync_unit/h_count_reg_reg[4]/C
                         clock pessimism             -0.498     1.450    
    SLICE_X11Y26         FDCE (Hold_fdce_C_D)         0.092     1.542    vga_sync_unit/h_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.403%)  route 0.169ns (47.597%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.553     1.436    vga_sync_unit/CLK
    SLICE_X11Y25         FDCE                                         r  vga_sync_unit/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  vga_sync_unit/h_count_reg_reg[2]/Q
                         net (fo=8, routed)           0.169     1.746    vga_sync_unit/Q[2]
    SLICE_X11Y24         LUT4 (Prop_lut4_I3_O)        0.045     1.791 r  vga_sync_unit/h_count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.791    vga_sync_unit/h_count_reg[3]_i_1_n_0
    SLICE_X11Y24         FDCE                                         r  vga_sync_unit/h_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.820     1.947    vga_sync_unit/CLK
    SLICE_X11Y24         FDCE                                         r  vga_sync_unit/h_count_reg_reg[3]/C
                         clock pessimism             -0.478     1.469    
    SLICE_X11Y24         FDCE (Hold_fdce_C_D)         0.092     1.561    vga_sync_unit/h_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.459%)  route 0.198ns (51.541%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.558     1.441    vga_sync_unit/CLK
    SLICE_X11Y30         FDCE                                         r  vga_sync_unit/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  vga_sync_unit/v_count_reg_reg[2]/Q
                         net (fo=11, routed)          0.198     1.780    vga_sync_unit/rgb_reg2[2]
    SLICE_X10Y31         LUT5 (Prop_lut5_I3_O)        0.045     1.825 r  vga_sync_unit/v_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.825    vga_sync_unit/v_count_reg[4]_i_1_n_0
    SLICE_X10Y31         FDCE                                         r  vga_sync_unit/v_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.827     1.954    vga_sync_unit/CLK
    SLICE_X10Y31         FDCE                                         r  vga_sync_unit/v_count_reg_reg[4]/C
                         clock pessimism             -0.498     1.456    
    SLICE_X10Y31         FDCE (Hold_fdce_C_D)         0.121     1.577    vga_sync_unit/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.420%)  route 0.161ns (43.580%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.558     1.441    vga_sync_unit/CLK
    SLICE_X10Y30         FDCE                                         r  vga_sync_unit/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         FDCE (Prop_fdce_C_Q)         0.164     1.605 r  vga_sync_unit/v_count_reg_reg[7]/Q
                         net (fo=9, routed)           0.161     1.767    vga_sync_unit/rgb_reg2[7]
    SLICE_X10Y30         LUT4 (Prop_lut4_I0_O)        0.045     1.812 r  vga_sync_unit/v_count_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.812    vga_sync_unit/v_count_reg[7]_i_1_n_0
    SLICE_X10Y30         FDCE                                         r  vga_sync_unit/v_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.826     1.953    vga_sync_unit/CLK
    SLICE_X10Y30         FDCE                                         r  vga_sync_unit/v_count_reg_reg[7]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X10Y30         FDCE (Hold_fdce_C_D)         0.121     1.562    vga_sync_unit/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.882%)  route 0.180ns (49.118%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.558     1.441    vga_sync_unit/CLK
    SLICE_X11Y30         FDCE                                         r  vga_sync_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  vga_sync_unit/v_count_reg_reg[1]/Q
                         net (fo=12, routed)          0.180     1.762    vga_sync_unit/rgb_reg2[1]
    SLICE_X11Y30         LUT5 (Prop_lut5_I2_O)        0.045     1.807 r  vga_sync_unit/v_count_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.807    vga_sync_unit/v_count_reg[0]_i_1_n_0
    SLICE_X11Y30         FDCE                                         r  vga_sync_unit/v_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.826     1.953    vga_sync_unit/CLK
    SLICE_X11Y30         FDCE                                         r  vga_sync_unit/v_count_reg_reg[0]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X11Y30         FDCE (Hold_fdce_C_D)         0.092     1.533    vga_sync_unit/v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.882%)  route 0.180ns (49.118%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.558     1.441    vga_sync_unit/CLK
    SLICE_X11Y30         FDCE                                         r  vga_sync_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  vga_sync_unit/v_count_reg_reg[1]/Q
                         net (fo=12, routed)          0.180     1.762    vga_sync_unit/rgb_reg2[1]
    SLICE_X11Y30         LUT5 (Prop_lut5_I3_O)        0.045     1.807 r  vga_sync_unit/v_count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.807    vga_sync_unit/v_count_reg[2]_i_1_n_0
    SLICE_X11Y30         FDCE                                         r  vga_sync_unit/v_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.826     1.953    vga_sync_unit/CLK
    SLICE_X11Y30         FDCE                                         r  vga_sync_unit/v_count_reg_reg[2]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X11Y30         FDCE (Hold_fdce_C_D)         0.092     1.533    vga_sync_unit/v_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.560     1.443    vga_sync_unit/CLK
    SLICE_X11Y32         FDCE                                         r  vga_sync_unit/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y32         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  vga_sync_unit/v_count_reg_reg[9]/Q
                         net (fo=20, routed)          0.179     1.763    vga_sync_unit/rgb_reg2[9]
    SLICE_X11Y32         LUT6 (Prop_lut6_I1_O)        0.045     1.808 r  vga_sync_unit/v_count_reg[9]_i_2/O
                         net (fo=1, routed)           0.000     1.808    vga_sync_unit/v_count_reg[9]_i_2_n_0
    SLICE_X11Y32         FDCE                                         r  vga_sync_unit/v_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.828     1.955    vga_sync_unit/CLK
    SLICE_X11Y32         FDCE                                         r  vga_sync_unit/v_count_reg_reg[9]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X11Y32         FDCE (Hold_fdce_C_D)         0.091     1.534    vga_sync_unit/v_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.556     1.439    vga_sync_unit/CLK
    SLICE_X11Y28         FDCE                                         r  vga_sync_unit/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y28         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  vga_sync_unit/h_count_reg_reg[8]/Q
                         net (fo=20, routed)          0.180     1.761    vga_sync_unit/Q[8]
    SLICE_X11Y28         LUT4 (Prop_lut4_I1_O)        0.045     1.806 r  vga_sync_unit/h_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.806    vga_sync_unit/h_count_reg[8]_i_1_n_0
    SLICE_X11Y28         FDCE                                         r  vga_sync_unit/h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.824     1.951    vga_sync_unit/CLK
    SLICE_X11Y28         FDCE                                         r  vga_sync_unit/h_count_reg_reg[8]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X11Y28         FDCE (Hold_fdce_C_D)         0.091     1.530    vga_sync_unit/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y38   rgb_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y38   rgb_reg_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y38    rgb_reg_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y38    rgb_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y38   rgb_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y37    rgb_reg_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y38    rgb_reg_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y37    rgb_reg_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y39    rgb_reg_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y38   rgb_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y38   rgb_reg_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y38    rgb_reg_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y38    rgb_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y38   rgb_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y37    rgb_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y38    rgb_reg_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y37    rgb_reg_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y38   rgb_reg_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y37    rgb_reg_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y25   vga_sync_unit/h_count_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y25   vga_sync_unit/h_count_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y25   vga_sync_unit/h_count_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y24   vga_sync_unit/h_count_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y25   vga_sync_unit/h_count_reg_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y29   vga_sync_unit/hsync_reg_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y30   vga_sync_unit/v_count_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y30   vga_sync_unit/v_count_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y30   vga_sync_unit/v_count_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y30   vga_sync_unit/v_count_reg_reg[3]/C



