<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2014.2 (64-bit)              -->
<!--                                                         -->
<!-- Copyright (c) 2001-2013 Xilinx Inc, All rights reserved -->

<Project Version="7" Minor="1" Path="C:/Users/Sam/Vivado Projects/ethernet_mig_sp/ethernet_mig_sp.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="cd7b8868a3c5460aa1b8000fff113af3"/>
    <Option Name="Part" Val="xc7k325tffg900-2"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="BoardPart" Val="xilinx.com:kc705:part0:1.0"/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sources_1/imports/mig_7series_0_example_select_srcs/traffic_gen/mig_7series_v2_1_vio_init_pattern_bram.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/mig_7series_0_example_select_srcs/traffic_gen/mig_7series_v2_1_tg_prbs_gen.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/mig_7series_0_example_select_srcs/traffic_gen/mig_7series_v2_1_data_prbs_gen.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/mig_7series_0_example_select_srcs/traffic_gen/mig_7series_v2_1_s7ven_data_gen.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/mig_7series_0_example_select_srcs/traffic_gen/mig_7series_v2_1_afifo.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/mig_7series_0_example_select_srcs/traffic_gen/mig_7series_v2_1_wr_data_gen.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/mig_7series_0_example_select_srcs/traffic_gen/mig_7series_v2_1_read_posted_fifo.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/mig_7series_0_example_select_srcs/traffic_gen/mig_7series_v2_1_rd_data_gen.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/mig_7series_0_example_select_srcs/traffic_gen/mig_7series_v2_1_cmd_prbs_gen.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/mig_7series_0_example_select_srcs/traffic_gen/mig_7series_v2_1_write_data_path.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/mig_7series_0_example_select_srcs/traffic_gen/mig_7series_v2_1_tg_status.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/mig_7series_0_example_select_srcs/traffic_gen/mig_7series_v2_1_read_data_path.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/mig_7series_0_example_select_srcs/traffic_gen/mig_7series_v2_1_memc_flow_vcontrol.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/mig_7series_0_example_select_srcs/traffic_gen/mig_7series_v2_1_cmd_gen.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/example_design/fifo/kc705_ethernet_rgmii_bram_tdp.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="E:/Xilinx FPGA Programs/DesignsForVivado/DesignsForVivado2014-2/kc705_ethernet/kc705_ethernet.srcs/sources_1/ip/kc705_ethernet_rgmii/example_design/fifo/kc705_ethernet_rgmii_bram_tdp.v"/>
          <Attr Name="ImportTime" Val="1402167608"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/example_design/common/kc705_ethernet_rgmii_sync_block.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="E:/Xilinx FPGA Programs/DesignsForVivado/DesignsForVivado2014-2/kc705_ethernet/kc705_ethernet.srcs/sources_1/ip/kc705_ethernet_rgmii/example_design/common/kc705_ethernet_rgmii_sync_block.v"/>
          <Attr Name="ImportTime" Val="1402167610"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/example_design/common/kc705_ethernet_rgmii_reset_sync.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="E:/Xilinx FPGA Programs/DesignsForVivado/DesignsForVivado2014-2/kc705_ethernet/kc705_ethernet.srcs/sources_1/ip/kc705_ethernet_rgmii/example_design/common/kc705_ethernet_rgmii_reset_sync.v"/>
          <Attr Name="ImportTime" Val="1402167610"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ip/kc705_ethernet_rgmii/kc705_ethernet_rgmii.xci">
        <FileInfo>
          <Attr Name="ImportPath" Val="E:/Xilinx FPGA Programs/DesignsForVivado/DesignsForVivado2014-2/kc705_ethernet/kc705_ethernet_rgmii_example/kc705_ethernet_rgmii_example.srcs/sources_1/ip/kc705_ethernet_rgmii/kc705_ethernet_rgmii.xci"/>
          <Attr Name="ImportTime" Val="1402171222"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/mig_7series_0_example_select_srcs/traffic_gen/mig_7series_v2_1_memc_traffic_gen.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/mig_7series_0_example_select_srcs/traffic_gen/mig_7series_v2_1_init_mem_pattern_ctr.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/example_design/support/kc705_ethernet_rgmii_support_resets.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="E:/Xilinx FPGA Programs/DesignsForVivado/DesignsForVivado2014-2/kc705_ethernet/kc705_ethernet.srcs/sources_1/ip/kc705_ethernet_rgmii/example_design/support/kc705_ethernet_rgmii_support_resets.v"/>
          <Attr Name="ImportTime" Val="1402167605"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/example_design/support/kc705_ethernet_rgmii_support_clocking.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="E:/Xilinx FPGA Programs/DesignsForVivado/DesignsForVivado2014-2/kc705_ethernet/kc705_ethernet.srcs/sources_1/ip/kc705_ethernet_rgmii/example_design/support/kc705_ethernet_rgmii_support_clocking.v"/>
          <Attr Name="ImportTime" Val="1402167605"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/example_design/fifo/kc705_ethernet_rgmii_tx_client_fifo.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="E:/Xilinx FPGA Programs/DesignsForVivado/DesignsForVivado2014-2/kc705_ethernet/kc705_ethernet.srcs/sources_1/ip/kc705_ethernet_rgmii/example_design/fifo/kc705_ethernet_rgmii_tx_client_fifo.v"/>
          <Attr Name="ImportTime" Val="1402167610"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/example_design/fifo/kc705_ethernet_rgmii_rx_client_fifo.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="E:/Xilinx FPGA Programs/DesignsForVivado/DesignsForVivado2014-2/kc705_ethernet/kc705_ethernet.srcs/sources_1/ip/kc705_ethernet_rgmii/example_design/fifo/kc705_ethernet_rgmii_rx_client_fifo.v"/>
          <Attr Name="ImportTime" Val="1402167608"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ip/vio_twm_ddrx/vio_twm_ddrx.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ip/ila_ddrx_native/ila_ddrx_native.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/mig_7series_0_example_select_srcs/traffic_gen/mig_7series_v2_1_traffic_gen_top.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/mig_7series_0_example_select_srcs/mig_7series_v2_1_chk_win.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/mig_7series_0_example_select_srcs/led_display_driver.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/example_design/support/kc705_ethernet_rgmii_support.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="E:/Xilinx FPGA Programs/DesignsForVivado/DesignsForVivado2014-2/kc705_ethernet/kc705_ethernet.srcs/sources_1/ip/kc705_ethernet_rgmii/example_design/support/kc705_ethernet_rgmii_support.v"/>
          <Attr Name="ImportTime" Val="1402167605"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/example_design/pat_gen/kc705_ethernet_rgmii_axi_pipe.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="E:/Xilinx FPGA Programs/DesignsForVivado/DesignsForVivado2014-2/kc705_ethernet/kc705_ethernet.srcs/sources_1/ip/kc705_ethernet_rgmii/example_design/pat_gen/kc705_ethernet_rgmii_axi_pipe.v"/>
          <Attr Name="ImportTime" Val="1402167607"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/example_design/pat_gen/kc705_ethernet_rgmii_axi_pat_gen.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="E:/Xilinx FPGA Programs/DesignsForVivado/DesignsForVivado2014-2/kc705_ethernet/kc705_ethernet.srcs/sources_1/ip/kc705_ethernet_rgmii/example_design/pat_gen/kc705_ethernet_rgmii_axi_pat_gen.v"/>
          <Attr Name="ImportTime" Val="1402167607"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/example_design/pat_gen/kc705_ethernet_rgmii_axi_pat_check.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="E:/Xilinx FPGA Programs/DesignsForVivado/DesignsForVivado2014-2/kc705_ethernet/kc705_ethernet.srcs/sources_1/ip/kc705_ethernet_rgmii/example_design/pat_gen/kc705_ethernet_rgmii_axi_pat_check.v"/>
          <Attr Name="ImportTime" Val="1402167607"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/example_design/pat_gen/kc705_ethernet_rgmii_axi_mux.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="E:/Xilinx FPGA Programs/DesignsForVivado/DesignsForVivado2014-2/kc705_ethernet/kc705_ethernet.srcs/sources_1/ip/kc705_ethernet_rgmii/example_design/pat_gen/kc705_ethernet_rgmii_axi_mux.v"/>
          <Attr Name="ImportTime" Val="1402167606"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/example_design/pat_gen/kc705_ethernet_rgmii_address_swap.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="E:/Xilinx FPGA Programs/DesignsForVivado/DesignsForVivado2014-2/kc705_ethernet/kc705_ethernet.srcs/sources_1/ip/kc705_ethernet_rgmii/example_design/pat_gen/kc705_ethernet_rgmii_address_swap.v"/>
          <Attr Name="ImportTime" Val="1402167607"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/example_design/kc705_ethernet_rgmii_clk_wiz.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="E:/Xilinx FPGA Programs/DesignsForVivado/DesignsForVivado2014-2/kc705_ethernet/kc705_ethernet.srcs/sources_1/ip/kc705_ethernet_rgmii/example_design/kc705_ethernet_rgmii_clk_wiz.v"/>
          <Attr Name="ImportTime" Val="1402167608"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/example_design/fifo/kc705_ethernet_rgmii_ten_100_1g_eth_fifo.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="E:/Xilinx FPGA Programs/DesignsForVivado/DesignsForVivado2014-2/kc705_ethernet/kc705_ethernet.srcs/sources_1/ip/kc705_ethernet_rgmii/example_design/fifo/kc705_ethernet_rgmii_ten_100_1g_eth_fifo.v"/>
          <Attr Name="ImportTime" Val="1402167608"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/mig_7series_0_example_select_srcs/mig_example_top.v">
        <FileInfo>
          <Attr Name="Library" Val="xil_defaultlib"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/example_design/pat_gen/kc705_ethernet_rgmii_basic_pat_gen.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="E:/Xilinx FPGA Programs/DesignsForVivado/DesignsForVivado2014-2/kc705_ethernet/kc705_ethernet.srcs/sources_1/ip/kc705_ethernet_rgmii/example_design/pat_gen/kc705_ethernet_rgmii_basic_pat_gen.v"/>
          <Attr Name="ImportTime" Val="1402167607"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/example_design/kc705_ethernet_rgmii_fifo_block.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="E:/Xilinx FPGA Programs/DesignsForVivado/DesignsForVivado2014-2/kc705_ethernet/kc705_ethernet.srcs/sources_1/ip/kc705_ethernet_rgmii/example_design/kc705_ethernet_rgmii_fifo_block.v"/>
          <Attr Name="ImportTime" Val="1402167609"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/example_design/kc705_ethernet_rgmii_example_design_resets.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="E:/Xilinx FPGA Programs/DesignsForVivado/DesignsForVivado2014-2/kc705_ethernet/kc705_ethernet.srcs/sources_1/ip/kc705_ethernet_rgmii/example_design/kc705_ethernet_rgmii_example_design_resets.v"/>
          <Attr Name="ImportTime" Val="1402167605"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/example_design/kc705_ethernet_rgmii_example_design_clocks.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="E:/Xilinx FPGA Programs/DesignsForVivado/DesignsForVivado2014-2/kc705_ethernet/kc705_ethernet.srcs/sources_1/ip/kc705_ethernet_rgmii/example_design/kc705_ethernet_rgmii_example_design_clocks.v"/>
          <Attr Name="ImportTime" Val="1402167605"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/example_design/axi_lite_sm/kc705_ethernet_rgmii_axi_lite_sm.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="E:/Xilinx FPGA Programs/DesignsForVivado/DesignsForVivado2014-2/kc705_ethernet/kc705_ethernet.srcs/sources_1/ip/kc705_ethernet_rgmii/example_design/axi_lite_sm/kc705_ethernet_rgmii_axi_lite_sm.v"/>
          <Attr Name="ImportTime" Val="1402167606"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/example_design/kc705_ethernet_rgmii_example_design.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="E:/Xilinx FPGA Programs/DesignsForVivado/DesignsForVivado2014-2/kc705_ethernet/kc705_ethernet.srcs/sources_1/ip/kc705_ethernet_rgmii/example_design/kc705_ethernet_rgmii_example_design.v"/>
          <Attr Name="ImportTime" Val="1402167609"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ip/mig_7series_0/mig_a.prj">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="kc705_ethernet_rgmii_example_design"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <File Path="$PSRCDIR/constrs_1/imports/example_design/kc705_ethernet_rgmii_example_design.xdc">
        <FileInfo>
          <Attr Name="ImportPath" Val="E:/Xilinx FPGA Programs/DesignsForVivado/DesignsForVivado2014-2/kc705_ethernet/kc705_ethernet.srcs/sources_1/ip/kc705_ethernet_rgmii/example_design/kc705_ethernet_rgmii_example_design.xdc"/>
          <Attr Name="ImportTime" Val="1402167611"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/constrs_1/imports/example_design/kc705_ethernet_rgmii_user_phytiming.xdc">
        <FileInfo>
          <Attr Name="ImportPath" Val="E:/Xilinx FPGA Programs/DesignsForVivado/DesignsForVivado2014-2/kc705_ethernet/kc705_ethernet.srcs/sources_1/ip/kc705_ethernet_rgmii/example_design/kc705_ethernet_rgmii_user_phytiming.xdc"/>
          <Attr Name="ImportTime" Val="1402167611"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="ProcessingOrder" Val="LATE"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_1/imports/example_design/kc705_ethernet_rgmii_example_design.xdc"/>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sim_1/imports/simulation/kc705_ethernet_rgmii_frame_typ.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="E:/Xilinx FPGA Programs/DesignsForVivado/DesignsForVivado2014-2/kc705_ethernet/kc705_ethernet.srcs/sources_1/ip/kc705_ethernet_rgmii/simulation/kc705_ethernet_rgmii_frame_typ.v"/>
          <Attr Name="ImportTime" Val="1402167612"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sim_1/imports/simulation/demo_tb.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="E:/Xilinx FPGA Programs/DesignsForVivado/DesignsForVivado2014-2/kc705_ethernet/kc705_ethernet.srcs/sources_1/ip/kc705_ethernet_rgmii/simulation/demo_tb.v"/>
          <Attr Name="ImportTime" Val="1402167612"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ip/mig_7series_0/mig_7series_0/example_design/sim/wiredly.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ip/mig_7series_0/mig_7series_0/example_design/sim/sim_tb_top.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ip/mig_7series_0/mig_7series_0/example_design/sim/ddr3_model_parameters.vh">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ip/mig_7series_0/mig_7series_0/example_design/sim/ddr3_model.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="demo_tb"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
        <Option Name="SrcSet" Val="sources_1"/>
      </Config>
    </FileSet>
    <FileSet Name="mig_7series_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/mig_7series_0">
      <File Path="$PSRCDIR/sources_1/ip/mig_7series_0/mig_7series_0.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="mig_7series_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="axi_interconnect_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/axi_interconnect_0">
      <File Path="$PSRCDIR/sources_1/ip/axi_interconnect_0/axi_interconnect_0.xci">
        <FileInfo>
          <Attr Name="UserDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="axi_interconnect_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="axi_dma_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/axi_dma_0">
      <File Path="$PSRCDIR/sources_1/ip/axi_dma_0/axi_dma_0.xci">
        <FileInfo>
          <Attr Name="UserDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="axi_dma_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Runs Version="1" Minor="9">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7k325tffg900-2" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" State="current" Dir="$PRUNDIR/synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2014"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="mig_7series_0_synth_1" Type="Ft3:Synth" SrcSet="mig_7series_0" Part="xc7k325tffg900-2" ConstrsSet="mig_7series_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/mig_7series_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2014"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="axi_interconnect_0_synth_1" Type="Ft3:Synth" SrcSet="axi_interconnect_0" Part="xc7k325tffg900-2" ConstrsSet="axi_interconnect_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/axi_interconnect_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2014"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="axi_dma_0_synth_1" Type="Ft3:Synth" SrcSet="axi_dma_0" Part="xc7k325tffg900-2" ConstrsSet="axi_dma_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/axi_dma_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2014"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7k325tffg900-2" ConstrsSet="constrs_1" Description="Vivado Implementation Defaults" State="current" Dir="$PRUNDIR/impl_1" SynthRun="synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2014"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="mig_7series_0_impl_1" Type="Ft2:EntireDesign" Part="xc7k325tffg900-2" ConstrsSet="mig_7series_0" Description="Vivado Implementation Defaults" SynthRun="mig_7series_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2014"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="axi_interconnect_0_impl_1" Type="Ft2:EntireDesign" Part="xc7k325tffg900-2" ConstrsSet="axi_interconnect_0" Description="Vivado Implementation Defaults" SynthRun="axi_interconnect_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2014"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="axi_dma_0_impl_1" Type="Ft2:EntireDesign" Part="xc7k325tffg900-2" ConstrsSet="axi_dma_0" Description="Vivado Implementation Defaults" SynthRun="axi_dma_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2014"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
  </Runs>
</Project>
