#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Feb 15 08:30:35 2025
# Process ID: 1645928
# Current directory: /home/mlatif/Athestia
# Command line: vivado
# Log file: /home/mlatif/Athestia/vivado.log
# Journal file: /home/mlatif/Athestia/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/mlatif/Athestia/simpleBitUnpack/simpleHintUnpack.xpr
INFO: [Project 1-313] Project file moved from '/home/mlatif/simpleBitUnpack' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/merledu1/tools/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:14 . Memory (MB): peak = 6241.242 ; gain = 142.492 ; free physical = 100804 ; free virtual = 193445
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/mlatif/Athestia/simpleBitUnpack/simpleHintUnpack.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PolynomialConverter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/mlatif/Athestia/simpleBitUnpack/simpleHintUnpack.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_PolynomialConverter_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mlatif/Athestia/simpleBitUnpack/simpleHintUnpack.srcs/sources_1/new/simpleBitUnpack.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PolynomialConverter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mlatif/Athestia/simpleBitUnpack/simpleHintUnpack.srcs/sim_1/new/simpleBitUnpack_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_PolynomialConverter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mlatif/Athestia/simpleBitUnpack/simpleHintUnpack.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/mlatif/Athestia/simpleBitUnpack/simpleHintUnpack.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /merledu1/tools/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto d819195be721443e9e26acbfcc9d619f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_PolynomialConverter_behav xil_defaultlib.tb_PolynomialConverter xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PolynomialConverter
Compiling module xil_defaultlib.tb_PolynomialConverter
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_PolynomialConverter_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/mlatif/Athestia/simpleBitUnpack/simpleHintUnpack.sim/sim_1/behav/xsim/xsim.dir/tb_PolynomialConverter_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Feb 15 08:37:37 2025...
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 6259.250 ; gain = 0.000 ; free physical = 100755 ; free virtual = 193520
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/mlatif/Athestia/simpleBitUnpack/simpleHintUnpack.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_PolynomialConverter_behav -key {Behavioral:sim_1:Functional:tb_PolynomialConverter} -tclbatch {tb_PolynomialConverter.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_PolynomialConverter.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Output z (hexadecimal): '{0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0}
Output z (hexadecimal): '{0,12,314,803,396,733,215,910,723,829,778,159,305,949,15,941,786,626,574,368,353,536,167,152,226,267,62,733,954,625,442,672,420,162,72,357,741,532,410,249,702,32,377,842,36,857,319,605,318,582,884,840,902,715,1002,718,587,266,29,350,200,43,149,37,460,650,485,482,344,284,516,1015,746,415,833,938,124,997,853,618,922,616,860,959,404,341,200,694,995,789,670,311,135,206,372,685,575,92,985,872,184,330,961,409,1022,826,89,456,1011,146,723,230,559,449,662,839,993,902,946,719,864,602,588,981,419,723,897,575,169,187,596,629,381,352,941,38,821,67,441,661,32,924,622,640,855,9,663,253,163,184,981,690,255,490,333,235,179,284,622,35,212,728,989,224,436,464,931,350,853,479,821,166,376,665,326,191,924,314,390,366,52,270,203,283,233,984,731,1020,357,604,634,997,815,483,626,966,105,195,1006,515,551,363,742,989,310,320,989,681,819,239,596,737,271,68,993,837,461,103,578,268,658,206,340,685,890,92,489,571,557,194,811,860,72,971,344,854,869,92,755,519,593,182,166,996,564,46,899,727,466,161,262,418,605,834,442,94}
$finish called at time : 25 ns : File "/home/mlatif/Athestia/simpleBitUnpack/simpleHintUnpack.srcs/sim_1/new/simpleBitUnpack_tb.sv" Line 58
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_PolynomialConverter_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 6342.879 ; gain = 83.629 ; free physical = 100723 ; free virtual = 193494
reset_run synth_1
launch_runs synth_1 -jobs 16
[Sat Feb 15 08:45:32 2025] Launched synth_1...
Run output will be captured here: /home/mlatif/Athestia/simpleBitUnpack/simpleHintUnpack.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/mlatif/Athestia/simpleBitUnpack/simpleHintUnpack.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PolynomialConverter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/mlatif/Athestia/simpleBitUnpack/simpleHintUnpack.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_PolynomialConverter_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mlatif/Athestia/simpleBitUnpack/simpleHintUnpack.srcs/sources_1/new/simpleBitUnpack.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PolynomialConverter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mlatif/Athestia/simpleBitUnpack/simpleHintUnpack.srcs/sim_1/new/simpleBitUnpack_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_PolynomialConverter
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/mlatif/Athestia/simpleBitUnpack/simpleHintUnpack.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /merledu1/tools/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto d819195be721443e9e26acbfcc9d619f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_PolynomialConverter_behav xil_defaultlib.tb_PolynomialConverter xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PolynomialConverter_default
Compiling module xil_defaultlib.tb_PolynomialConverter
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_PolynomialConverter_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/mlatif/Athestia/simpleBitUnpack/simpleHintUnpack.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_PolynomialConverter_behav -key {Behavioral:sim_1:Functional:tb_PolynomialConverter} -tclbatch {tb_PolynomialConverter.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_PolynomialConverter.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Output z (hexadecimal): '{0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0}
Output z (hexadecimal): '{10,5,3,4,14,11,2,12,13,1,12,9,11,8,2,3,3,5,2,13,8,15,7,4,14,0,6,13,1,13,0,14,8,13,5,14,13,5,5,13,15,12,13,4,10,6,5,14,2,9,9,5,1,8,11,15,14,7,1,3,10,6,1,9,6,14,0,13,1,0,14,3,2,13,1,11,3,10,7,13,8,11,6,15,15,12,5,9,6,5,12,9,14,11,14,5,12,11,13,14,3,9,12,11,12,6,1,10,4,12,3,15,11,10,0,3,8,9,13,6,11,11,9,11,13,13,4,13,9,4,0,15,7,6,10,9,12,12,12,14,15,9,5,2,14,1,4,3,12,4,4,15,8,7,4,5,7,3,4,6,7,9,0,9,0,12,10,4,8,12,14,5,5,2,10,13,13,14,8,5,12,7,10,6,3,11,8,11,4,12,2,12,10,15,5,12,1,2,3,12,11,5,6,3,5,6,13,9,4,5,12,11,12,14,0,7,9,4,4,11,6,2,9,11,14,4,8,13,0,2,14,14,0,14,13,7,7,4,8,10,1,4,1,9,10,2,9,7,7,4,2,6,14,8,5,14}
$finish called at time : 25 ns : File "/home/mlatif/Athestia/simpleBitUnpack/simpleHintUnpack.srcs/sim_1/new/simpleBitUnpack_tb.sv" Line 58
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_PolynomialConverter_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 6434.727 ; gain = 0.777 ; free physical = 100732 ; free virtual = 193876
reset_run synth_1
launch_runs synth_1 -jobs 16
[Sat Feb 15 10:28:37 2025] Launched synth_1...
Run output will be captured here: /home/mlatif/Athestia/simpleBitUnpack/simpleHintUnpack.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 16
[Sat Feb 15 10:43:45 2025] Launched synth_1...
Run output will be captured here: /home/mlatif/Athestia/simpleBitUnpack/simpleHintUnpack.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Sat Feb 15 10:45:44 2025] Launched impl_1...
Run output will be captured here: /home/mlatif/Athestia/simpleBitUnpack/simpleHintUnpack.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:42 ; elapsed = 00:00:40 . Memory (MB): peak = 6842.930 ; gain = 391.188 ; free physical = 99897 ; free virtual = 193078
close_design
open_run impl_1
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 7105.105 ; gain = 0.000 ; free physical = 100058 ; free virtual = 193264
Restored from archive | CPU: 0.030000 secs | Memory: 0.013535 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 7105.105 ; gain = 0.000 ; free physical = 100058 ; free virtual = 193264
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run synth_1
launch_runs synth_1 -jobs 16
[Sat Feb 15 11:24:37 2025] Launched synth_1...
Run output will be captured here: /home/mlatif/Athestia/simpleBitUnpack/simpleHintUnpack.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 16
[Sat Feb 15 11:26:25 2025] Launched synth_1...
Run output will be captured here: /home/mlatif/Athestia/simpleBitUnpack/simpleHintUnpack.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 16
[Sat Feb 15 11:33:06 2025] Launched synth_1...
Run output will be captured here: /home/mlatif/Athestia/simpleBitUnpack/simpleHintUnpack.runs/synth_1/runme.log
reset_run synth_1
