

================================================================
== Vitis HLS Report for 'stencil_Pipeline_stencil_label1_stencil_label2'
================================================================
* Date:           Sat Apr  5 07:27:11 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.441 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    39064|    39064|  0.195 ms|  0.195 ms|  39064|  39064|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- stencil_label1_stencil_label2  |    39062|    39062|         8|          5|          1|  7812|       yes|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      511|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    27|        0|      180|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      187|    -|
|Register             |        -|     -|      537|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    27|      537|      878|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+---+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |mul_32s_32s_32_1_1_U1  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U2  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U3  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U4  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U5  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U6  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U7  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U8  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U9  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |Total                  |                    |        0|  27|  0| 180|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln12_1_fu_354_p2    |         +|   0|  0|  20|          13|           2|
    |add_ln12_2_fu_386_p2    |         +|   0|  0|  20|          13|           1|
    |add_ln12_4_fu_396_p2    |         +|   0|  0|  20|          13|           2|
    |add_ln12_5_fu_440_p2    |         +|   0|  0|  20|          13|           1|
    |add_ln12_7_fu_465_p2    |         +|   0|  0|  20|          13|           2|
    |add_ln12_fu_322_p2      |         +|   0|  0|  20|          13|           1|
    |add_ln13_1_fu_475_p2    |         +|   0|  0|  39|          32|          32|
    |add_ln13_2_fu_504_p2    |         +|   0|  0|  32|          32|          32|
    |add_ln13_3_fu_508_p2    |         +|   0|  0|  32|          32|          32|
    |add_ln13_4_fu_512_p2    |         +|   0|  0|  32|          32|          32|
    |add_ln13_5_fu_516_p2    |         +|   0|  0|  32|          32|          32|
    |add_ln13_6_fu_521_p2    |         +|   0|  0|  32|          32|          32|
    |add_ln13_fu_451_p2      |         +|   0|  0|  39|          32|          32|
    |add_ln4_fu_413_p2       |         +|   0|  0|  14|           7|           7|
    |add_ln7_fu_269_p2       |         +|   0|  0|  20|          13|           1|
    |add_ln8_fu_479_p2       |         +|   0|  0|  13|           6|           1|
    |empty_6_fu_295_p2       |         +|   0|  0|  14|           7|           1|
    |p_mid1_fu_343_p2        |         +|   0|  0|  14|           7|           2|
    |sol_d0                  |         +|   0|  0|  32|          32|          32|
    |icmp_ln7_fu_263_p2      |      icmp|   0|  0|  12|          13|          10|
    |icmp_ln8_fu_281_p2      |      icmp|   0|  0|  10|           6|           3|
    |select_ln4_1_fu_348_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln4_2_fu_406_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln4_fu_287_p3    |    select|   0|  0|   6|           1|           1|
    |select_ln7_fu_301_p3    |    select|   0|  0|   7|           1|           7|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 511|         398|         309|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  31|          6|    1|          6|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_c_load               |   9|          2|    6|         12|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   13|         26|
    |ap_sig_allocacmp_r_load               |   9|          2|    7|         14|
    |c_fu_76                               |   9|          2|    6|         12|
    |indvar_flatten_fu_84                  |   9|          2|   13|         26|
    |orig_address0                         |  31|          6|   13|         78|
    |orig_address1                         |  26|          5|   13|         65|
    |r_fu_80                               |   9|          2|    7|         14|
    |reg_236                               |   9|          2|   32|         64|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 187|         39|  115|        325|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln12_3_reg_653               |  13|   0|   13|          0|
    |add_ln12_6_reg_694               |  13|   0|   13|          0|
    |add_ln13_1_reg_729               |  32|   0|   32|          0|
    |add_ln13_reg_709                 |  32|   0|   32|          0|
    |add_ln_reg_628                   |  13|   0|   13|          0|
    |ap_CS_fsm                        |   5|   0|    5|          0|
    |ap_done_reg                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |c_fu_76                          |   6|   0|    6|          0|
    |empty_6_reg_623                  |   7|   0|    7|          0|
    |icmp_ln7_reg_600                 |   1|   0|    1|          0|
    |icmp_ln8_reg_610                 |   1|   0|    1|          0|
    |indvar_flatten_fu_84             |  13|   0|   13|          0|
    |mul_ln12_1_reg_669               |  32|   0|   32|          0|
    |mul_ln12_2_reg_684               |  32|   0|   32|          0|
    |mul_ln12_3_reg_689               |  32|   0|   32|          0|
    |mul_ln12_4_reg_714               |  32|   0|   32|          0|
    |mul_ln12_5_reg_719               |  32|   0|   32|          0|
    |mul_ln12_6_reg_734               |  32|   0|   32|          0|
    |mul_ln12_7_reg_739               |  32|   0|   32|          0|
    |mul_ln12_8_reg_744               |  32|   0|   32|          0|
    |mul_ln12_reg_664                 |  32|   0|   32|          0|
    |r_fu_80                          |   7|   0|    7|          0|
    |r_load_reg_604                   |   7|   0|    7|          0|
    |reg_236                          |  32|   0|   32|          0|
    |reg_241                          |  32|   0|   32|          0|
    |select_ln4_reg_616               |   6|   0|    6|          0|
    |zext_ln12_reg_633                |  13|   0|   64|         51|
    |zext_ln12_reg_633_pp0_iter1_reg  |  13|   0|   64|         51|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 537|   0|  639|        102|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+------------------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |                  Source Object                 |    C Type    |
+---------------+-----+-----+------------+------------------------------------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  stencil_Pipeline_stencil_label1_stencil_label2|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  stencil_Pipeline_stencil_label1_stencil_label2|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  stencil_Pipeline_stencil_label1_stencil_label2|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  stencil_Pipeline_stencil_label1_stencil_label2|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  stencil_Pipeline_stencil_label1_stencil_label2|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  stencil_Pipeline_stencil_label1_stencil_label2|  return value|
|orig_address0  |  out|   13|   ap_memory|                                            orig|         array|
|orig_ce0       |  out|    1|   ap_memory|                                            orig|         array|
|orig_q0        |   in|   32|   ap_memory|                                            orig|         array|
|orig_address1  |  out|   13|   ap_memory|                                            orig|         array|
|orig_ce1       |  out|    1|   ap_memory|                                            orig|         array|
|orig_q1        |   in|   32|   ap_memory|                                            orig|         array|
|filter_load    |   in|   32|     ap_none|                                     filter_load|        scalar|
|filter_load_1  |   in|   32|     ap_none|                                   filter_load_1|        scalar|
|filter_load_2  |   in|   32|     ap_none|                                   filter_load_2|        scalar|
|filter_load_3  |   in|   32|     ap_none|                                   filter_load_3|        scalar|
|filter_load_4  |   in|   32|     ap_none|                                   filter_load_4|        scalar|
|filter_load_5  |   in|   32|     ap_none|                                   filter_load_5|        scalar|
|filter_load_6  |   in|   32|     ap_none|                                   filter_load_6|        scalar|
|filter_load_7  |   in|   32|     ap_none|                                   filter_load_7|        scalar|
|filter_load_8  |   in|   32|     ap_none|                                   filter_load_8|        scalar|
|sol_address0   |  out|   13|   ap_memory|                                             sol|         array|
|sol_ce0        |  out|    1|   ap_memory|                                             sol|         array|
|sol_we0        |  out|    1|   ap_memory|                                             sol|         array|
|sol_d0         |  out|   32|   ap_memory|                                             sol|         array|
+---------------+-----+-----+------------+------------------------------------------------+--------------+

