Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Mar  7 23:12:29 2025
| Host         : Super-EvilLoong running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file soc_axi_lite_top_timing_summary_routed.rpt -pb soc_axi_lite_top_timing_summary_routed.pb -rpx soc_axi_lite_top_timing_summary_routed.rpx -warn_on_violation
| Design       : soc_axi_lite_top
| Device       : 7a200t-fbg676
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                                                                            Violations  
---------  --------  -----------------------------------------------------------------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                                                                           1           
SYNTH-5    Warning   Mapped onto distributed RAM because of timing constraints                                              8           
TIMING-10  Warning   Missing property on synchronizer                                                                       1           
TIMING-24  Warning   Overridden Max delay datapath only                                                                     10          
TIMING-47  Warning   False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  2           
RTGT-1     Advisory  RAM retargeting possibility                                                                            3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (15)
6. checking no_output_delay (40)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (15)
-------------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (40)
--------------------------------
 There are 40 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.207        0.000                      0                37034        0.054        0.000                      0                37034        2.633        0.000                       0                 11594  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)         Period(ns)      Frequency(MHz)
-----               ------------         ----------      --------------
clk                 {0.000 5.000}        10.000          100.000         
  clkfbout_clk_pll  {0.000 25.000}       50.000          20.000          
  cpu_clk_clk_pll   {0.000 15.164}       30.328          32.973          
  sys_clk_clk_pll   {0.000 4.918}        9.836           101.667         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                   3.000        0.000                       0                     2  
  clkfbout_clk_pll                                                                                                                                                    2.633        0.000                       0                     3  
  cpu_clk_clk_pll         1.339        0.000                      0                19027        0.061        0.000                      0                19027       13.914        0.000                       0                  7231  
  sys_clk_clk_pll         0.207        0.000                      0                17538        0.054        0.000                      0                17538        3.668        0.000                       0                  4358  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  cpu_clk_clk_pll    cpu_clk_clk_pll         27.632        0.000                      0                  111        0.369        0.000                      0                  111  
**async_default**  sys_clk_clk_pll    sys_clk_clk_pll          2.504        0.000                      0                  358        0.369        0.000                      0                  358  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group       From Clock       To Clock       
----------       ----------       --------       
(none)           cpu_clk_clk_pll  cpu_clk_clk_pll  
(none)           sys_clk_clk_pll  cpu_clk_clk_pll  
(none)           cpu_clk_clk_pll  sys_clk_clk_pll  
(none)           sys_clk_clk_pll  sys_clk_clk_pll  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group        From Clock        To Clock        
----------        ----------        --------        
(none)            clkfbout_clk_pll                    
(none)            sys_clk_clk_pll                     
(none)                              sys_clk_clk_pll   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3   fpga_pll.u_clk_pll/inst/clkin1_bufg/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_pll
  To Clock:  clkfbout_clk_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_pll
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y2   fpga_pll.u_clk_pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y0  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y0  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y0  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y0  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk_clk_pll
  To Clock:  cpu_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        1.339ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.914ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.339ns  (required time - arrival time)
  Source:                 u_cpu/addr_trans/tlb_entry/s1_vppn_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Destination:            u_cpu/btb/btb_counter_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.328ns  (cpu_clk_clk_pll rise@30.328ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        28.892ns  (logic 6.298ns (21.799%)  route 22.594ns (78.201%))
  Logic Levels:           33  (CARRY4=4 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=18 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.970ns = ( 36.298 - 30.328 ) 
    Source Clock Delay      (SCD):    6.285ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.129     6.755    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.917     1.838 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.691     4.530    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        1.659     6.285    u_cpu/addr_trans/tlb_entry/cpu_clk
    SLICE_X88Y110        FDRE                                         r  u_cpu/addr_trans/tlb_entry/s1_vppn_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y110        FDRE (Prop_fdre_C_Q)         0.518     6.803 r  u_cpu/addr_trans/tlb_entry/s1_vppn_r_reg[9]/Q
                         net (fo=64, routed)          2.024     8.827    u_cpu/addr_trans/tlb_entry/p_1_in95_in[0]
    SLICE_X76Y100        LUT6 (Prop_lut6_I0_O)        0.124     8.951 r  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[175]_i_244/O
                         net (fo=1, routed)           0.000     8.951    u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[175]_i_244_n_0
    SLICE_X76Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.327 r  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r_reg[175]_i_188/CO[3]
                         net (fo=1, routed)           0.000     9.327    u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r_reg[175]_i_188_n_0
    SLICE_X76Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.556 r  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r_reg[175]_i_100/CO[2]
                         net (fo=1, routed)           1.139    10.695    u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r_reg[175]_i_100_n_1
    SLICE_X78Y110        LUT6 (Prop_lut6_I1_O)        0.310    11.005 r  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[175]_i_29/O
                         net (fo=4, routed)           1.299    12.304    u_cpu/addr_trans/tlb_entry/match1[27]
    SLICE_X85Y112        LUT2 (Prop_lut2_I0_O)        0.124    12.428 r  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[171]_i_5/O
                         net (fo=1, routed)           0.916    13.344    u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[171]_i_5_n_0
    SLICE_X87Y114        LUT6 (Prop_lut6_I3_O)        0.124    13.468 r  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[171]_i_1/O
                         net (fo=111, routed)         1.752    15.221    u_cpu/addr_trans/tlb_entry/invalid_tlb_entry[17].tlb_e_reg[17]_1[3]
    SLICE_X94Y129        LUT6 (Prop_lut6_I4_O)        0.124    15.345 f  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[239]_i_55/O
                         net (fo=1, routed)           0.000    15.345    u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[239]_i_55_n_0
    SLICE_X94Y129        MUXF7 (Prop_muxf7_I0_O)      0.209    15.554 f  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r_reg[239]_i_40/O
                         net (fo=1, routed)           0.000    15.554    u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r_reg[239]_i_40_n_0
    SLICE_X94Y129        MUXF8 (Prop_muxf8_I1_O)      0.088    15.642 f  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r_reg[239]_i_17/O
                         net (fo=1, routed)           1.177    16.819    u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r_reg[239]_i_17_n_0
    SLICE_X93Y125        LUT6 (Prop_lut6_I2_O)        0.319    17.138 f  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[239]_i_7/O
                         net (fo=1, routed)           0.471    17.609    u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[239]_i_7_n_0
    SLICE_X95Y123        LUT6 (Prop_lut6_I5_O)        0.124    17.733 r  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[239]_i_2/O
                         net (fo=10, routed)          1.767    19.499    u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[239]_i_2_n_0
    SLICE_X114Y108       LUT6 (Prop_lut6_I3_O)        0.124    19.623 r  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[234]_i_1/O
                         net (fo=6, routed)           1.458    21.081    u_cpu/addr_trans/tlb_entry/data_vaddr_buffer_reg[16]
    SLICE_X136Y102       LUT6 (Prop_lut6_I0_O)        0.124    21.205 r  u_cpu/addr_trans/tlb_entry/way_hit_10_carry_i_3/O
                         net (fo=1, routed)           0.000    21.205    u_cpu/dcache/way_hit_10_carry__0_0[1]
    SLICE_X136Y102       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.738 r  u_cpu/dcache/way_hit_10_carry/CO[3]
                         net (fo=1, routed)           0.000    21.738    u_cpu/dcache/way_hit_10_carry_n_0
    SLICE_X136Y103       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    21.967 f  u_cpu/dcache/way_hit_10_carry__0/CO[2]
                         net (fo=5, routed)           0.467    22.434    u_cpu/dcache/way_hit_10
    SLICE_X136Y100       LUT6 (Prop_lut6_I2_O)        0.310    22.744 f  u_cpu/dcache/write_buffer_index_rep[7]_i_4/O
                         net (fo=4, routed)           0.592    23.337    u_cpu/mem_stage/p_23_in
    SLICE_X135Y98        LUT3 (Prop_lut3_I2_O)        0.124    23.461 f  u_cpu/mem_stage/main_state[0]_i_3/O
                         net (fo=3, routed)           0.419    23.880    u_cpu/dcache/main_state_reg[0]_0
    SLICE_X135Y98        LUT6 (Prop_lut6_I3_O)        0.124    24.004 f  u_cpu/dcache/es_to_ms_bus_r[214]_i_9/O
                         net (fo=3, routed)           0.562    24.566    u_cpu/mem_stage/data_data_ok
    SLICE_X129Y98        LUT6 (Prop_lut6_I2_O)        0.124    24.690 f  u_cpu/mem_stage/es_to_ms_bus_r[214]_i_4/O
                         net (fo=7, routed)           0.462    25.152    u_cpu/wb_stage/s1_odd_page_r_reg
    SLICE_X130Y98        LUT6 (Prop_lut6_I1_O)        0.124    25.276 f  u_cpu/wb_stage/es_to_ms_bus_r[175]_i_2/O
                         net (fo=7, routed)           0.458    25.734    u_cpu/exe_stage/p_13_in
    SLICE_X132Y98        LUT5 (Prop_lut5_I0_O)        0.124    25.858 f  u_cpu/exe_stage/request_buffer_dcacop_i_1/O
                         net (fo=6, routed)           0.459    26.317    u_cpu/exe_stage/dcacop_op_en
    SLICE_X134Y99        LUT5 (Prop_lut5_I0_O)        0.124    26.441 f  u_cpu/exe_stage/s1_asid_r[9]_i_12/O
                         net (fo=1, routed)           0.416    26.857    u_cpu/exe_stage/main_lookup2lookup3
    SLICE_X134Y98        LUT5 (Prop_lut5_I2_O)        0.124    26.981 r  u_cpu/exe_stage/s1_asid_r[9]_i_7/O
                         net (fo=2, routed)           0.551    27.532    u_cpu/dcache/p_24_in
    SLICE_X134Y98        LUT6 (Prop_lut6_I5_O)        0.124    27.656 r  u_cpu/dcache/s1_asid_r[9]_i_2/O
                         net (fo=11, routed)          0.615    28.270    u_cpu/exe_stage/data_addr_ok
    SLICE_X128Y98        LUT6 (Prop_lut6_I3_O)        0.124    28.394 r  u_cpu/exe_stage/ds_to_es_bus_r[235]_i_8/O
                         net (fo=1, routed)           0.455    28.850    u_cpu/exe_stage/ds_to_es_bus_r[235]_i_8_n_0
    SLICE_X127Y100       LUT6 (Prop_lut6_I3_O)        0.124    28.974 r  u_cpu/exe_stage/ds_to_es_bus_r[235]_i_3/O
                         net (fo=7, routed)           0.987    29.961    u_cpu/id_stage/es_allowin
    SLICE_X125Y113       LUT4 (Prop_lut4_I3_O)        0.124    30.085 r  u_cpu/id_stage/ras_ptr[3]_i_3/O
                         net (fo=18, routed)          0.716    30.801    u_cpu/id_stage/btb_operate_en
    SLICE_X124Y119       LUT2 (Prop_lut2_I1_O)        0.124    30.925 f  u_cpu/id_stage/btb_target_reg_0_31_0_1_i_14/O
                         net (fo=31, routed)          0.631    31.556    u_cpu/id_stage/btb_target_reg_0_31_0_1_i_14_n_0
    SLICE_X124Y122       LUT6 (Prop_lut6_I0_O)        0.124    31.680 f  u_cpu/id_stage/btb_counter[29][1]_i_7/O
                         net (fo=1, routed)           1.177    32.857    u_cpu/id_stage/btb_counter[29][1]_i_7_n_0
    SLICE_X121Y142       LUT4 (Prop_lut4_I3_O)        0.124    32.981 r  u_cpu/id_stage/btb_counter[29][1]_i_5/O
                         net (fo=49, routed)          0.777    33.757    u_cpu/id_stage/btb_counter[29][1]_i_5_n_0
    SLICE_X121Y147       LUT6 (Prop_lut6_I0_O)        0.124    33.881 r  u_cpu/id_stage/btb_counter[0][1]_i_4/O
                         net (fo=2, routed)           0.412    34.293    u_cpu/btb/btb_counter_reg[0][1]_0
    SLICE_X121Y146       LUT3 (Prop_lut3_I1_O)        0.117    34.410 r  u_cpu/btb/btb_counter[0][1]_i_2/O
                         net (fo=1, routed)           0.434    34.845    u_cpu/btb/btb_counter[0][1]_i_2_n_0
    SLICE_X121Y146       LUT6 (Prop_lut6_I0_O)        0.332    35.177 r  u_cpu/btb/btb_counter[0][1]_i_1/O
                         net (fo=1, routed)           0.000    35.177    u_cpu/btb/btb_counter[0][1]_i_1_n_0
    SLICE_X121Y146       FDRE                                         r  u_cpu/btb/btb_counter_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     30.328    30.328 r  
    AC19                                              0.000    30.328 r  clk (IN)
                         net (fo=0)                   0.000    30.328    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    31.742 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896    34.638    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.729 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.994    36.723    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.654    32.069 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.569    34.638    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.729 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        1.568    36.298    u_cpu/btb/cpu_clk
    SLICE_X121Y146       FDRE                                         r  u_cpu/btb/btb_counter_reg[0][1]/C
                         clock pessimism              0.304    36.602    
                         clock uncertainty           -0.118    36.484    
    SLICE_X121Y146       FDRE (Setup_fdre_C_D)        0.031    36.515    u_cpu/btb/btb_counter_reg[0][1]
  -------------------------------------------------------------------
                         required time                         36.515    
                         arrival time                         -35.177    
  -------------------------------------------------------------------
                         slack                                  1.339    

Slack (MET) :             1.365ns  (required time - arrival time)
  Source:                 u_cpu/addr_trans/tlb_entry/s1_vppn_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Destination:            u_cpu/btb/btb_counter_reg[8][0]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.328ns  (cpu_clk_clk_pll rise@30.328ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        28.862ns  (logic 6.097ns (21.124%)  route 22.765ns (78.876%))
  Logic Levels:           33  (CARRY4=4 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=18 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.969ns = ( 36.297 - 30.328 ) 
    Source Clock Delay      (SCD):    6.285ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.129     6.755    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.917     1.838 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.691     4.530    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        1.659     6.285    u_cpu/addr_trans/tlb_entry/cpu_clk
    SLICE_X88Y110        FDRE                                         r  u_cpu/addr_trans/tlb_entry/s1_vppn_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y110        FDRE (Prop_fdre_C_Q)         0.518     6.803 r  u_cpu/addr_trans/tlb_entry/s1_vppn_r_reg[9]/Q
                         net (fo=64, routed)          2.024     8.827    u_cpu/addr_trans/tlb_entry/p_1_in95_in[0]
    SLICE_X76Y100        LUT6 (Prop_lut6_I0_O)        0.124     8.951 r  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[175]_i_244/O
                         net (fo=1, routed)           0.000     8.951    u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[175]_i_244_n_0
    SLICE_X76Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.327 r  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r_reg[175]_i_188/CO[3]
                         net (fo=1, routed)           0.000     9.327    u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r_reg[175]_i_188_n_0
    SLICE_X76Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.556 r  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r_reg[175]_i_100/CO[2]
                         net (fo=1, routed)           1.139    10.695    u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r_reg[175]_i_100_n_1
    SLICE_X78Y110        LUT6 (Prop_lut6_I1_O)        0.310    11.005 r  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[175]_i_29/O
                         net (fo=4, routed)           1.299    12.304    u_cpu/addr_trans/tlb_entry/match1[27]
    SLICE_X85Y112        LUT2 (Prop_lut2_I0_O)        0.124    12.428 r  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[171]_i_5/O
                         net (fo=1, routed)           0.916    13.344    u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[171]_i_5_n_0
    SLICE_X87Y114        LUT6 (Prop_lut6_I3_O)        0.124    13.468 r  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[171]_i_1/O
                         net (fo=111, routed)         1.752    15.221    u_cpu/addr_trans/tlb_entry/invalid_tlb_entry[17].tlb_e_reg[17]_1[3]
    SLICE_X94Y129        LUT6 (Prop_lut6_I4_O)        0.124    15.345 f  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[239]_i_55/O
                         net (fo=1, routed)           0.000    15.345    u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[239]_i_55_n_0
    SLICE_X94Y129        MUXF7 (Prop_muxf7_I0_O)      0.209    15.554 f  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r_reg[239]_i_40/O
                         net (fo=1, routed)           0.000    15.554    u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r_reg[239]_i_40_n_0
    SLICE_X94Y129        MUXF8 (Prop_muxf8_I1_O)      0.088    15.642 f  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r_reg[239]_i_17/O
                         net (fo=1, routed)           1.177    16.819    u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r_reg[239]_i_17_n_0
    SLICE_X93Y125        LUT6 (Prop_lut6_I2_O)        0.319    17.138 f  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[239]_i_7/O
                         net (fo=1, routed)           0.471    17.609    u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[239]_i_7_n_0
    SLICE_X95Y123        LUT6 (Prop_lut6_I5_O)        0.124    17.733 r  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[239]_i_2/O
                         net (fo=10, routed)          1.767    19.499    u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[239]_i_2_n_0
    SLICE_X114Y108       LUT6 (Prop_lut6_I3_O)        0.124    19.623 r  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[234]_i_1/O
                         net (fo=6, routed)           1.458    21.081    u_cpu/addr_trans/tlb_entry/data_vaddr_buffer_reg[16]
    SLICE_X136Y102       LUT6 (Prop_lut6_I0_O)        0.124    21.205 r  u_cpu/addr_trans/tlb_entry/way_hit_10_carry_i_3/O
                         net (fo=1, routed)           0.000    21.205    u_cpu/dcache/way_hit_10_carry__0_0[1]
    SLICE_X136Y102       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.738 r  u_cpu/dcache/way_hit_10_carry/CO[3]
                         net (fo=1, routed)           0.000    21.738    u_cpu/dcache/way_hit_10_carry_n_0
    SLICE_X136Y103       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    21.967 f  u_cpu/dcache/way_hit_10_carry__0/CO[2]
                         net (fo=5, routed)           0.467    22.434    u_cpu/dcache/way_hit_10
    SLICE_X136Y100       LUT6 (Prop_lut6_I2_O)        0.310    22.744 f  u_cpu/dcache/write_buffer_index_rep[7]_i_4/O
                         net (fo=4, routed)           0.592    23.337    u_cpu/mem_stage/p_23_in
    SLICE_X135Y98        LUT3 (Prop_lut3_I2_O)        0.124    23.461 f  u_cpu/mem_stage/main_state[0]_i_3/O
                         net (fo=3, routed)           0.419    23.880    u_cpu/dcache/main_state_reg[0]_0
    SLICE_X135Y98        LUT6 (Prop_lut6_I3_O)        0.124    24.004 f  u_cpu/dcache/es_to_ms_bus_r[214]_i_9/O
                         net (fo=3, routed)           0.562    24.566    u_cpu/mem_stage/data_data_ok
    SLICE_X129Y98        LUT6 (Prop_lut6_I2_O)        0.124    24.690 f  u_cpu/mem_stage/es_to_ms_bus_r[214]_i_4/O
                         net (fo=7, routed)           0.462    25.152    u_cpu/wb_stage/s1_odd_page_r_reg
    SLICE_X130Y98        LUT6 (Prop_lut6_I1_O)        0.124    25.276 f  u_cpu/wb_stage/es_to_ms_bus_r[175]_i_2/O
                         net (fo=7, routed)           0.458    25.734    u_cpu/exe_stage/p_13_in
    SLICE_X132Y98        LUT5 (Prop_lut5_I0_O)        0.124    25.858 f  u_cpu/exe_stage/request_buffer_dcacop_i_1/O
                         net (fo=6, routed)           0.459    26.317    u_cpu/exe_stage/dcacop_op_en
    SLICE_X134Y99        LUT5 (Prop_lut5_I0_O)        0.124    26.441 f  u_cpu/exe_stage/s1_asid_r[9]_i_12/O
                         net (fo=1, routed)           0.416    26.857    u_cpu/exe_stage/main_lookup2lookup3
    SLICE_X134Y98        LUT5 (Prop_lut5_I2_O)        0.124    26.981 r  u_cpu/exe_stage/s1_asid_r[9]_i_7/O
                         net (fo=2, routed)           0.551    27.532    u_cpu/dcache/p_24_in
    SLICE_X134Y98        LUT6 (Prop_lut6_I5_O)        0.124    27.656 r  u_cpu/dcache/s1_asid_r[9]_i_2/O
                         net (fo=11, routed)          0.615    28.270    u_cpu/exe_stage/data_addr_ok
    SLICE_X128Y98        LUT6 (Prop_lut6_I3_O)        0.124    28.394 r  u_cpu/exe_stage/ds_to_es_bus_r[235]_i_8/O
                         net (fo=1, routed)           0.455    28.850    u_cpu/exe_stage/ds_to_es_bus_r[235]_i_8_n_0
    SLICE_X127Y100       LUT6 (Prop_lut6_I3_O)        0.124    28.974 r  u_cpu/exe_stage/ds_to_es_bus_r[235]_i_3/O
                         net (fo=7, routed)           0.987    29.961    u_cpu/id_stage/es_allowin
    SLICE_X125Y113       LUT4 (Prop_lut4_I3_O)        0.124    30.085 r  u_cpu/id_stage/ras_ptr[3]_i_3/O
                         net (fo=18, routed)          0.716    30.801    u_cpu/id_stage/btb_operate_en
    SLICE_X124Y119       LUT2 (Prop_lut2_I1_O)        0.124    30.925 f  u_cpu/id_stage/btb_target_reg_0_31_0_1_i_14/O
                         net (fo=31, routed)          0.631    31.556    u_cpu/id_stage/btb_target_reg_0_31_0_1_i_14_n_0
    SLICE_X124Y122       LUT6 (Prop_lut6_I0_O)        0.124    31.680 f  u_cpu/id_stage/btb_counter[29][1]_i_7/O
                         net (fo=1, routed)           1.177    32.857    u_cpu/id_stage/btb_counter[29][1]_i_7_n_0
    SLICE_X121Y142       LUT4 (Prop_lut4_I3_O)        0.124    32.981 r  u_cpu/id_stage/btb_counter[29][1]_i_5/O
                         net (fo=49, routed)          0.734    33.715    u_cpu/id_stage/btb_counter[29][1]_i_5_n_0
    SLICE_X118Y146       LUT6 (Prop_lut6_I0_O)        0.124    33.839 r  u_cpu/id_stage/btb_counter[8][1]_i_4/O
                         net (fo=2, routed)           0.395    34.234    u_cpu/btb/btb_counter_reg[8][1]_0
    SLICE_X117Y146       LUT3 (Prop_lut3_I1_O)        0.124    34.358 r  u_cpu/btb/btb_counter[8][0]_i_2/O
                         net (fo=1, routed)           0.665    35.023    u_cpu/btb/btb_counter[8][0]_i_2_n_0
    SLICE_X117Y146       LUT6 (Prop_lut6_I0_O)        0.124    35.147 r  u_cpu/btb/btb_counter[8][0]_i_1/O
                         net (fo=1, routed)           0.000    35.147    u_cpu/btb/btb_counter[8][0]_i_1_n_0
    SLICE_X117Y146       FDRE                                         r  u_cpu/btb/btb_counter_reg[8][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     30.328    30.328 r  
    AC19                                              0.000    30.328 r  clk (IN)
                         net (fo=0)                   0.000    30.328    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    31.742 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896    34.638    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.729 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.994    36.723    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.654    32.069 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.569    34.638    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.729 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        1.567    36.297    u_cpu/btb/cpu_clk
    SLICE_X117Y146       FDRE                                         r  u_cpu/btb/btb_counter_reg[8][0]/C
                         clock pessimism              0.304    36.601    
                         clock uncertainty           -0.118    36.483    
    SLICE_X117Y146       FDRE (Setup_fdre_C_D)        0.029    36.512    u_cpu/btb/btb_counter_reg[8][0]
  -------------------------------------------------------------------
                         required time                         36.512    
                         arrival time                         -35.147    
  -------------------------------------------------------------------
                         slack                                  1.365    

Slack (MET) :             1.397ns  (required time - arrival time)
  Source:                 u_cpu/addr_trans/tlb_entry/s1_vppn_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Destination:            u_cpu/btb/btb_counter_reg[8][1]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.328ns  (cpu_clk_clk_pll rise@30.328ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        28.833ns  (logic 6.298ns (21.843%)  route 22.535ns (78.157%))
  Logic Levels:           33  (CARRY4=4 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=18 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.969ns = ( 36.297 - 30.328 ) 
    Source Clock Delay      (SCD):    6.285ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.129     6.755    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.917     1.838 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.691     4.530    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        1.659     6.285    u_cpu/addr_trans/tlb_entry/cpu_clk
    SLICE_X88Y110        FDRE                                         r  u_cpu/addr_trans/tlb_entry/s1_vppn_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y110        FDRE (Prop_fdre_C_Q)         0.518     6.803 r  u_cpu/addr_trans/tlb_entry/s1_vppn_r_reg[9]/Q
                         net (fo=64, routed)          2.024     8.827    u_cpu/addr_trans/tlb_entry/p_1_in95_in[0]
    SLICE_X76Y100        LUT6 (Prop_lut6_I0_O)        0.124     8.951 r  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[175]_i_244/O
                         net (fo=1, routed)           0.000     8.951    u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[175]_i_244_n_0
    SLICE_X76Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.327 r  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r_reg[175]_i_188/CO[3]
                         net (fo=1, routed)           0.000     9.327    u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r_reg[175]_i_188_n_0
    SLICE_X76Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.556 r  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r_reg[175]_i_100/CO[2]
                         net (fo=1, routed)           1.139    10.695    u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r_reg[175]_i_100_n_1
    SLICE_X78Y110        LUT6 (Prop_lut6_I1_O)        0.310    11.005 r  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[175]_i_29/O
                         net (fo=4, routed)           1.299    12.304    u_cpu/addr_trans/tlb_entry/match1[27]
    SLICE_X85Y112        LUT2 (Prop_lut2_I0_O)        0.124    12.428 r  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[171]_i_5/O
                         net (fo=1, routed)           0.916    13.344    u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[171]_i_5_n_0
    SLICE_X87Y114        LUT6 (Prop_lut6_I3_O)        0.124    13.468 r  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[171]_i_1/O
                         net (fo=111, routed)         1.752    15.221    u_cpu/addr_trans/tlb_entry/invalid_tlb_entry[17].tlb_e_reg[17]_1[3]
    SLICE_X94Y129        LUT6 (Prop_lut6_I4_O)        0.124    15.345 f  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[239]_i_55/O
                         net (fo=1, routed)           0.000    15.345    u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[239]_i_55_n_0
    SLICE_X94Y129        MUXF7 (Prop_muxf7_I0_O)      0.209    15.554 f  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r_reg[239]_i_40/O
                         net (fo=1, routed)           0.000    15.554    u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r_reg[239]_i_40_n_0
    SLICE_X94Y129        MUXF8 (Prop_muxf8_I1_O)      0.088    15.642 f  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r_reg[239]_i_17/O
                         net (fo=1, routed)           1.177    16.819    u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r_reg[239]_i_17_n_0
    SLICE_X93Y125        LUT6 (Prop_lut6_I2_O)        0.319    17.138 f  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[239]_i_7/O
                         net (fo=1, routed)           0.471    17.609    u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[239]_i_7_n_0
    SLICE_X95Y123        LUT6 (Prop_lut6_I5_O)        0.124    17.733 r  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[239]_i_2/O
                         net (fo=10, routed)          1.767    19.499    u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[239]_i_2_n_0
    SLICE_X114Y108       LUT6 (Prop_lut6_I3_O)        0.124    19.623 r  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[234]_i_1/O
                         net (fo=6, routed)           1.458    21.081    u_cpu/addr_trans/tlb_entry/data_vaddr_buffer_reg[16]
    SLICE_X136Y102       LUT6 (Prop_lut6_I0_O)        0.124    21.205 r  u_cpu/addr_trans/tlb_entry/way_hit_10_carry_i_3/O
                         net (fo=1, routed)           0.000    21.205    u_cpu/dcache/way_hit_10_carry__0_0[1]
    SLICE_X136Y102       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.738 r  u_cpu/dcache/way_hit_10_carry/CO[3]
                         net (fo=1, routed)           0.000    21.738    u_cpu/dcache/way_hit_10_carry_n_0
    SLICE_X136Y103       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    21.967 f  u_cpu/dcache/way_hit_10_carry__0/CO[2]
                         net (fo=5, routed)           0.467    22.434    u_cpu/dcache/way_hit_10
    SLICE_X136Y100       LUT6 (Prop_lut6_I2_O)        0.310    22.744 f  u_cpu/dcache/write_buffer_index_rep[7]_i_4/O
                         net (fo=4, routed)           0.592    23.337    u_cpu/mem_stage/p_23_in
    SLICE_X135Y98        LUT3 (Prop_lut3_I2_O)        0.124    23.461 f  u_cpu/mem_stage/main_state[0]_i_3/O
                         net (fo=3, routed)           0.419    23.880    u_cpu/dcache/main_state_reg[0]_0
    SLICE_X135Y98        LUT6 (Prop_lut6_I3_O)        0.124    24.004 f  u_cpu/dcache/es_to_ms_bus_r[214]_i_9/O
                         net (fo=3, routed)           0.562    24.566    u_cpu/mem_stage/data_data_ok
    SLICE_X129Y98        LUT6 (Prop_lut6_I2_O)        0.124    24.690 f  u_cpu/mem_stage/es_to_ms_bus_r[214]_i_4/O
                         net (fo=7, routed)           0.462    25.152    u_cpu/wb_stage/s1_odd_page_r_reg
    SLICE_X130Y98        LUT6 (Prop_lut6_I1_O)        0.124    25.276 f  u_cpu/wb_stage/es_to_ms_bus_r[175]_i_2/O
                         net (fo=7, routed)           0.458    25.734    u_cpu/exe_stage/p_13_in
    SLICE_X132Y98        LUT5 (Prop_lut5_I0_O)        0.124    25.858 f  u_cpu/exe_stage/request_buffer_dcacop_i_1/O
                         net (fo=6, routed)           0.459    26.317    u_cpu/exe_stage/dcacop_op_en
    SLICE_X134Y99        LUT5 (Prop_lut5_I0_O)        0.124    26.441 f  u_cpu/exe_stage/s1_asid_r[9]_i_12/O
                         net (fo=1, routed)           0.416    26.857    u_cpu/exe_stage/main_lookup2lookup3
    SLICE_X134Y98        LUT5 (Prop_lut5_I2_O)        0.124    26.981 r  u_cpu/exe_stage/s1_asid_r[9]_i_7/O
                         net (fo=2, routed)           0.551    27.532    u_cpu/dcache/p_24_in
    SLICE_X134Y98        LUT6 (Prop_lut6_I5_O)        0.124    27.656 r  u_cpu/dcache/s1_asid_r[9]_i_2/O
                         net (fo=11, routed)          0.615    28.270    u_cpu/exe_stage/data_addr_ok
    SLICE_X128Y98        LUT6 (Prop_lut6_I3_O)        0.124    28.394 r  u_cpu/exe_stage/ds_to_es_bus_r[235]_i_8/O
                         net (fo=1, routed)           0.455    28.850    u_cpu/exe_stage/ds_to_es_bus_r[235]_i_8_n_0
    SLICE_X127Y100       LUT6 (Prop_lut6_I3_O)        0.124    28.974 r  u_cpu/exe_stage/ds_to_es_bus_r[235]_i_3/O
                         net (fo=7, routed)           0.987    29.961    u_cpu/id_stage/es_allowin
    SLICE_X125Y113       LUT4 (Prop_lut4_I3_O)        0.124    30.085 r  u_cpu/id_stage/ras_ptr[3]_i_3/O
                         net (fo=18, routed)          0.716    30.801    u_cpu/id_stage/btb_operate_en
    SLICE_X124Y119       LUT2 (Prop_lut2_I1_O)        0.124    30.925 f  u_cpu/id_stage/btb_target_reg_0_31_0_1_i_14/O
                         net (fo=31, routed)          0.631    31.556    u_cpu/id_stage/btb_target_reg_0_31_0_1_i_14_n_0
    SLICE_X124Y122       LUT6 (Prop_lut6_I0_O)        0.124    31.680 f  u_cpu/id_stage/btb_counter[29][1]_i_7/O
                         net (fo=1, routed)           1.177    32.857    u_cpu/id_stage/btb_counter[29][1]_i_7_n_0
    SLICE_X121Y142       LUT4 (Prop_lut4_I3_O)        0.124    32.981 r  u_cpu/id_stage/btb_counter[29][1]_i_5/O
                         net (fo=49, routed)          0.734    33.715    u_cpu/id_stage/btb_counter[29][1]_i_5_n_0
    SLICE_X118Y146       LUT6 (Prop_lut6_I0_O)        0.124    33.839 r  u_cpu/id_stage/btb_counter[8][1]_i_4/O
                         net (fo=2, routed)           0.395    34.234    u_cpu/btb/btb_counter_reg[8][1]_0
    SLICE_X117Y146       LUT3 (Prop_lut3_I1_O)        0.117    34.351 r  u_cpu/btb/btb_counter[8][1]_i_2/O
                         net (fo=1, routed)           0.434    34.786    u_cpu/btb/btb_counter[8][1]_i_2_n_0
    SLICE_X117Y146       LUT6 (Prop_lut6_I0_O)        0.332    35.118 r  u_cpu/btb/btb_counter[8][1]_i_1/O
                         net (fo=1, routed)           0.000    35.118    u_cpu/btb/btb_counter[8][1]_i_1_n_0
    SLICE_X117Y146       FDRE                                         r  u_cpu/btb/btb_counter_reg[8][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     30.328    30.328 r  
    AC19                                              0.000    30.328 r  clk (IN)
                         net (fo=0)                   0.000    30.328    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    31.742 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896    34.638    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.729 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.994    36.723    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.654    32.069 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.569    34.638    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.729 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        1.567    36.297    u_cpu/btb/cpu_clk
    SLICE_X117Y146       FDRE                                         r  u_cpu/btb/btb_counter_reg[8][1]/C
                         clock pessimism              0.304    36.601    
                         clock uncertainty           -0.118    36.483    
    SLICE_X117Y146       FDRE (Setup_fdre_C_D)        0.031    36.514    u_cpu/btb/btb_counter_reg[8][1]
  -------------------------------------------------------------------
                         required time                         36.514    
                         arrival time                         -35.118    
  -------------------------------------------------------------------
                         slack                                  1.397    

Slack (MET) :             1.397ns  (required time - arrival time)
  Source:                 u_cpu/addr_trans/tlb_entry/s1_vppn_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Destination:            u_cpu/btb/btb_counter_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.328ns  (cpu_clk_clk_pll rise@30.328ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        28.831ns  (logic 6.097ns (21.147%)  route 22.734ns (78.853%))
  Logic Levels:           33  (CARRY4=4 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=18 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.970ns = ( 36.298 - 30.328 ) 
    Source Clock Delay      (SCD):    6.285ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.129     6.755    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.917     1.838 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.691     4.530    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        1.659     6.285    u_cpu/addr_trans/tlb_entry/cpu_clk
    SLICE_X88Y110        FDRE                                         r  u_cpu/addr_trans/tlb_entry/s1_vppn_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y110        FDRE (Prop_fdre_C_Q)         0.518     6.803 r  u_cpu/addr_trans/tlb_entry/s1_vppn_r_reg[9]/Q
                         net (fo=64, routed)          2.024     8.827    u_cpu/addr_trans/tlb_entry/p_1_in95_in[0]
    SLICE_X76Y100        LUT6 (Prop_lut6_I0_O)        0.124     8.951 r  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[175]_i_244/O
                         net (fo=1, routed)           0.000     8.951    u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[175]_i_244_n_0
    SLICE_X76Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.327 r  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r_reg[175]_i_188/CO[3]
                         net (fo=1, routed)           0.000     9.327    u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r_reg[175]_i_188_n_0
    SLICE_X76Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.556 r  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r_reg[175]_i_100/CO[2]
                         net (fo=1, routed)           1.139    10.695    u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r_reg[175]_i_100_n_1
    SLICE_X78Y110        LUT6 (Prop_lut6_I1_O)        0.310    11.005 r  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[175]_i_29/O
                         net (fo=4, routed)           1.299    12.304    u_cpu/addr_trans/tlb_entry/match1[27]
    SLICE_X85Y112        LUT2 (Prop_lut2_I0_O)        0.124    12.428 r  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[171]_i_5/O
                         net (fo=1, routed)           0.916    13.344    u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[171]_i_5_n_0
    SLICE_X87Y114        LUT6 (Prop_lut6_I3_O)        0.124    13.468 r  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[171]_i_1/O
                         net (fo=111, routed)         1.752    15.221    u_cpu/addr_trans/tlb_entry/invalid_tlb_entry[17].tlb_e_reg[17]_1[3]
    SLICE_X94Y129        LUT6 (Prop_lut6_I4_O)        0.124    15.345 f  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[239]_i_55/O
                         net (fo=1, routed)           0.000    15.345    u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[239]_i_55_n_0
    SLICE_X94Y129        MUXF7 (Prop_muxf7_I0_O)      0.209    15.554 f  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r_reg[239]_i_40/O
                         net (fo=1, routed)           0.000    15.554    u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r_reg[239]_i_40_n_0
    SLICE_X94Y129        MUXF8 (Prop_muxf8_I1_O)      0.088    15.642 f  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r_reg[239]_i_17/O
                         net (fo=1, routed)           1.177    16.819    u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r_reg[239]_i_17_n_0
    SLICE_X93Y125        LUT6 (Prop_lut6_I2_O)        0.319    17.138 f  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[239]_i_7/O
                         net (fo=1, routed)           0.471    17.609    u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[239]_i_7_n_0
    SLICE_X95Y123        LUT6 (Prop_lut6_I5_O)        0.124    17.733 r  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[239]_i_2/O
                         net (fo=10, routed)          1.767    19.499    u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[239]_i_2_n_0
    SLICE_X114Y108       LUT6 (Prop_lut6_I3_O)        0.124    19.623 r  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[234]_i_1/O
                         net (fo=6, routed)           1.458    21.081    u_cpu/addr_trans/tlb_entry/data_vaddr_buffer_reg[16]
    SLICE_X136Y102       LUT6 (Prop_lut6_I0_O)        0.124    21.205 r  u_cpu/addr_trans/tlb_entry/way_hit_10_carry_i_3/O
                         net (fo=1, routed)           0.000    21.205    u_cpu/dcache/way_hit_10_carry__0_0[1]
    SLICE_X136Y102       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.738 r  u_cpu/dcache/way_hit_10_carry/CO[3]
                         net (fo=1, routed)           0.000    21.738    u_cpu/dcache/way_hit_10_carry_n_0
    SLICE_X136Y103       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    21.967 f  u_cpu/dcache/way_hit_10_carry__0/CO[2]
                         net (fo=5, routed)           0.467    22.434    u_cpu/dcache/way_hit_10
    SLICE_X136Y100       LUT6 (Prop_lut6_I2_O)        0.310    22.744 f  u_cpu/dcache/write_buffer_index_rep[7]_i_4/O
                         net (fo=4, routed)           0.592    23.337    u_cpu/mem_stage/p_23_in
    SLICE_X135Y98        LUT3 (Prop_lut3_I2_O)        0.124    23.461 f  u_cpu/mem_stage/main_state[0]_i_3/O
                         net (fo=3, routed)           0.419    23.880    u_cpu/dcache/main_state_reg[0]_0
    SLICE_X135Y98        LUT6 (Prop_lut6_I3_O)        0.124    24.004 f  u_cpu/dcache/es_to_ms_bus_r[214]_i_9/O
                         net (fo=3, routed)           0.562    24.566    u_cpu/mem_stage/data_data_ok
    SLICE_X129Y98        LUT6 (Prop_lut6_I2_O)        0.124    24.690 f  u_cpu/mem_stage/es_to_ms_bus_r[214]_i_4/O
                         net (fo=7, routed)           0.462    25.152    u_cpu/wb_stage/s1_odd_page_r_reg
    SLICE_X130Y98        LUT6 (Prop_lut6_I1_O)        0.124    25.276 f  u_cpu/wb_stage/es_to_ms_bus_r[175]_i_2/O
                         net (fo=7, routed)           0.458    25.734    u_cpu/exe_stage/p_13_in
    SLICE_X132Y98        LUT5 (Prop_lut5_I0_O)        0.124    25.858 f  u_cpu/exe_stage/request_buffer_dcacop_i_1/O
                         net (fo=6, routed)           0.459    26.317    u_cpu/exe_stage/dcacop_op_en
    SLICE_X134Y99        LUT5 (Prop_lut5_I0_O)        0.124    26.441 f  u_cpu/exe_stage/s1_asid_r[9]_i_12/O
                         net (fo=1, routed)           0.416    26.857    u_cpu/exe_stage/main_lookup2lookup3
    SLICE_X134Y98        LUT5 (Prop_lut5_I2_O)        0.124    26.981 r  u_cpu/exe_stage/s1_asid_r[9]_i_7/O
                         net (fo=2, routed)           0.551    27.532    u_cpu/dcache/p_24_in
    SLICE_X134Y98        LUT6 (Prop_lut6_I5_O)        0.124    27.656 r  u_cpu/dcache/s1_asid_r[9]_i_2/O
                         net (fo=11, routed)          0.615    28.270    u_cpu/exe_stage/data_addr_ok
    SLICE_X128Y98        LUT6 (Prop_lut6_I3_O)        0.124    28.394 r  u_cpu/exe_stage/ds_to_es_bus_r[235]_i_8/O
                         net (fo=1, routed)           0.455    28.850    u_cpu/exe_stage/ds_to_es_bus_r[235]_i_8_n_0
    SLICE_X127Y100       LUT6 (Prop_lut6_I3_O)        0.124    28.974 r  u_cpu/exe_stage/ds_to_es_bus_r[235]_i_3/O
                         net (fo=7, routed)           0.987    29.961    u_cpu/id_stage/es_allowin
    SLICE_X125Y113       LUT4 (Prop_lut4_I3_O)        0.124    30.085 r  u_cpu/id_stage/ras_ptr[3]_i_3/O
                         net (fo=18, routed)          0.716    30.801    u_cpu/id_stage/btb_operate_en
    SLICE_X124Y119       LUT2 (Prop_lut2_I1_O)        0.124    30.925 f  u_cpu/id_stage/btb_target_reg_0_31_0_1_i_14/O
                         net (fo=31, routed)          0.631    31.556    u_cpu/id_stage/btb_target_reg_0_31_0_1_i_14_n_0
    SLICE_X124Y122       LUT6 (Prop_lut6_I0_O)        0.124    31.680 f  u_cpu/id_stage/btb_counter[29][1]_i_7/O
                         net (fo=1, routed)           1.177    32.857    u_cpu/id_stage/btb_counter[29][1]_i_7_n_0
    SLICE_X121Y142       LUT4 (Prop_lut4_I3_O)        0.124    32.981 r  u_cpu/id_stage/btb_counter[29][1]_i_5/O
                         net (fo=49, routed)          0.777    33.757    u_cpu/id_stage/btb_counter[29][1]_i_5_n_0
    SLICE_X121Y147       LUT6 (Prop_lut6_I0_O)        0.124    33.881 r  u_cpu/id_stage/btb_counter[0][1]_i_4/O
                         net (fo=2, routed)           0.412    34.293    u_cpu/btb/btb_counter_reg[0][1]_0
    SLICE_X121Y146       LUT3 (Prop_lut3_I1_O)        0.124    34.417 r  u_cpu/btb/btb_counter[0][0]_i_2/O
                         net (fo=1, routed)           0.575    34.992    u_cpu/btb/btb_counter[0][0]_i_2_n_0
    SLICE_X121Y146       LUT6 (Prop_lut6_I0_O)        0.124    35.116 r  u_cpu/btb/btb_counter[0][0]_i_1/O
                         net (fo=1, routed)           0.000    35.116    u_cpu/btb/btb_counter[0][0]_i_1_n_0
    SLICE_X121Y146       FDRE                                         r  u_cpu/btb/btb_counter_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     30.328    30.328 r  
    AC19                                              0.000    30.328 r  clk (IN)
                         net (fo=0)                   0.000    30.328    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    31.742 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896    34.638    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.729 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.994    36.723    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.654    32.069 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.569    34.638    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.729 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        1.568    36.298    u_cpu/btb/cpu_clk
    SLICE_X121Y146       FDRE                                         r  u_cpu/btb/btb_counter_reg[0][0]/C
                         clock pessimism              0.304    36.602    
                         clock uncertainty           -0.118    36.484    
    SLICE_X121Y146       FDRE (Setup_fdre_C_D)        0.029    36.513    u_cpu/btb/btb_counter_reg[0][0]
  -------------------------------------------------------------------
                         required time                         36.513    
                         arrival time                         -35.116    
  -------------------------------------------------------------------
                         slack                                  1.397    

Slack (MET) :             1.398ns  (required time - arrival time)
  Source:                 u_cpu/addr_trans/tlb_entry/s1_vppn_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Destination:            u_cpu/btb/btb_counter_reg[4][0]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.328ns  (cpu_clk_clk_pll rise@30.328ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        28.831ns  (logic 6.097ns (21.147%)  route 22.734ns (78.853%))
  Logic Levels:           33  (CARRY4=4 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=18 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.971ns = ( 36.299 - 30.328 ) 
    Source Clock Delay      (SCD):    6.285ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.129     6.755    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.917     1.838 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.691     4.530    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        1.659     6.285    u_cpu/addr_trans/tlb_entry/cpu_clk
    SLICE_X88Y110        FDRE                                         r  u_cpu/addr_trans/tlb_entry/s1_vppn_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y110        FDRE (Prop_fdre_C_Q)         0.518     6.803 r  u_cpu/addr_trans/tlb_entry/s1_vppn_r_reg[9]/Q
                         net (fo=64, routed)          2.024     8.827    u_cpu/addr_trans/tlb_entry/p_1_in95_in[0]
    SLICE_X76Y100        LUT6 (Prop_lut6_I0_O)        0.124     8.951 r  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[175]_i_244/O
                         net (fo=1, routed)           0.000     8.951    u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[175]_i_244_n_0
    SLICE_X76Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.327 r  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r_reg[175]_i_188/CO[3]
                         net (fo=1, routed)           0.000     9.327    u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r_reg[175]_i_188_n_0
    SLICE_X76Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.556 r  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r_reg[175]_i_100/CO[2]
                         net (fo=1, routed)           1.139    10.695    u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r_reg[175]_i_100_n_1
    SLICE_X78Y110        LUT6 (Prop_lut6_I1_O)        0.310    11.005 r  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[175]_i_29/O
                         net (fo=4, routed)           1.299    12.304    u_cpu/addr_trans/tlb_entry/match1[27]
    SLICE_X85Y112        LUT2 (Prop_lut2_I0_O)        0.124    12.428 r  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[171]_i_5/O
                         net (fo=1, routed)           0.916    13.344    u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[171]_i_5_n_0
    SLICE_X87Y114        LUT6 (Prop_lut6_I3_O)        0.124    13.468 r  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[171]_i_1/O
                         net (fo=111, routed)         1.752    15.221    u_cpu/addr_trans/tlb_entry/invalid_tlb_entry[17].tlb_e_reg[17]_1[3]
    SLICE_X94Y129        LUT6 (Prop_lut6_I4_O)        0.124    15.345 f  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[239]_i_55/O
                         net (fo=1, routed)           0.000    15.345    u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[239]_i_55_n_0
    SLICE_X94Y129        MUXF7 (Prop_muxf7_I0_O)      0.209    15.554 f  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r_reg[239]_i_40/O
                         net (fo=1, routed)           0.000    15.554    u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r_reg[239]_i_40_n_0
    SLICE_X94Y129        MUXF8 (Prop_muxf8_I1_O)      0.088    15.642 f  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r_reg[239]_i_17/O
                         net (fo=1, routed)           1.177    16.819    u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r_reg[239]_i_17_n_0
    SLICE_X93Y125        LUT6 (Prop_lut6_I2_O)        0.319    17.138 f  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[239]_i_7/O
                         net (fo=1, routed)           0.471    17.609    u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[239]_i_7_n_0
    SLICE_X95Y123        LUT6 (Prop_lut6_I5_O)        0.124    17.733 r  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[239]_i_2/O
                         net (fo=10, routed)          1.767    19.499    u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[239]_i_2_n_0
    SLICE_X114Y108       LUT6 (Prop_lut6_I3_O)        0.124    19.623 r  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[234]_i_1/O
                         net (fo=6, routed)           1.458    21.081    u_cpu/addr_trans/tlb_entry/data_vaddr_buffer_reg[16]
    SLICE_X136Y102       LUT6 (Prop_lut6_I0_O)        0.124    21.205 r  u_cpu/addr_trans/tlb_entry/way_hit_10_carry_i_3/O
                         net (fo=1, routed)           0.000    21.205    u_cpu/dcache/way_hit_10_carry__0_0[1]
    SLICE_X136Y102       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.738 r  u_cpu/dcache/way_hit_10_carry/CO[3]
                         net (fo=1, routed)           0.000    21.738    u_cpu/dcache/way_hit_10_carry_n_0
    SLICE_X136Y103       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    21.967 f  u_cpu/dcache/way_hit_10_carry__0/CO[2]
                         net (fo=5, routed)           0.467    22.434    u_cpu/dcache/way_hit_10
    SLICE_X136Y100       LUT6 (Prop_lut6_I2_O)        0.310    22.744 f  u_cpu/dcache/write_buffer_index_rep[7]_i_4/O
                         net (fo=4, routed)           0.592    23.337    u_cpu/mem_stage/p_23_in
    SLICE_X135Y98        LUT3 (Prop_lut3_I2_O)        0.124    23.461 f  u_cpu/mem_stage/main_state[0]_i_3/O
                         net (fo=3, routed)           0.419    23.880    u_cpu/dcache/main_state_reg[0]_0
    SLICE_X135Y98        LUT6 (Prop_lut6_I3_O)        0.124    24.004 f  u_cpu/dcache/es_to_ms_bus_r[214]_i_9/O
                         net (fo=3, routed)           0.562    24.566    u_cpu/mem_stage/data_data_ok
    SLICE_X129Y98        LUT6 (Prop_lut6_I2_O)        0.124    24.690 f  u_cpu/mem_stage/es_to_ms_bus_r[214]_i_4/O
                         net (fo=7, routed)           0.462    25.152    u_cpu/wb_stage/s1_odd_page_r_reg
    SLICE_X130Y98        LUT6 (Prop_lut6_I1_O)        0.124    25.276 f  u_cpu/wb_stage/es_to_ms_bus_r[175]_i_2/O
                         net (fo=7, routed)           0.458    25.734    u_cpu/exe_stage/p_13_in
    SLICE_X132Y98        LUT5 (Prop_lut5_I0_O)        0.124    25.858 f  u_cpu/exe_stage/request_buffer_dcacop_i_1/O
                         net (fo=6, routed)           0.459    26.317    u_cpu/exe_stage/dcacop_op_en
    SLICE_X134Y99        LUT5 (Prop_lut5_I0_O)        0.124    26.441 f  u_cpu/exe_stage/s1_asid_r[9]_i_12/O
                         net (fo=1, routed)           0.416    26.857    u_cpu/exe_stage/main_lookup2lookup3
    SLICE_X134Y98        LUT5 (Prop_lut5_I2_O)        0.124    26.981 r  u_cpu/exe_stage/s1_asid_r[9]_i_7/O
                         net (fo=2, routed)           0.551    27.532    u_cpu/dcache/p_24_in
    SLICE_X134Y98        LUT6 (Prop_lut6_I5_O)        0.124    27.656 r  u_cpu/dcache/s1_asid_r[9]_i_2/O
                         net (fo=11, routed)          0.615    28.270    u_cpu/exe_stage/data_addr_ok
    SLICE_X128Y98        LUT6 (Prop_lut6_I3_O)        0.124    28.394 r  u_cpu/exe_stage/ds_to_es_bus_r[235]_i_8/O
                         net (fo=1, routed)           0.455    28.850    u_cpu/exe_stage/ds_to_es_bus_r[235]_i_8_n_0
    SLICE_X127Y100       LUT6 (Prop_lut6_I3_O)        0.124    28.974 r  u_cpu/exe_stage/ds_to_es_bus_r[235]_i_3/O
                         net (fo=7, routed)           0.987    29.961    u_cpu/id_stage/es_allowin
    SLICE_X125Y113       LUT4 (Prop_lut4_I3_O)        0.124    30.085 r  u_cpu/id_stage/ras_ptr[3]_i_3/O
                         net (fo=18, routed)          0.716    30.801    u_cpu/id_stage/btb_operate_en
    SLICE_X124Y119       LUT2 (Prop_lut2_I1_O)        0.124    30.925 f  u_cpu/id_stage/btb_target_reg_0_31_0_1_i_14/O
                         net (fo=31, routed)          0.631    31.556    u_cpu/id_stage/btb_target_reg_0_31_0_1_i_14_n_0
    SLICE_X124Y122       LUT6 (Prop_lut6_I0_O)        0.124    31.680 f  u_cpu/id_stage/btb_counter[29][1]_i_7/O
                         net (fo=1, routed)           1.177    32.857    u_cpu/id_stage/btb_counter[29][1]_i_7_n_0
    SLICE_X121Y142       LUT4 (Prop_lut4_I3_O)        0.124    32.981 r  u_cpu/id_stage/btb_counter[29][1]_i_5/O
                         net (fo=49, routed)          0.779    33.760    u_cpu/id_stage/btb_counter[29][1]_i_5_n_0
    SLICE_X122Y147       LUT6 (Prop_lut6_I0_O)        0.124    33.884 r  u_cpu/id_stage/btb_counter[4][1]_i_4/O
                         net (fo=2, routed)           0.444    34.329    u_cpu/btb/btb_counter_reg[4][1]_0
    SLICE_X122Y147       LUT3 (Prop_lut3_I1_O)        0.124    34.453 r  u_cpu/btb/btb_counter[4][0]_i_2/O
                         net (fo=1, routed)           0.540    34.992    u_cpu/btb/btb_counter[4][0]_i_2_n_0
    SLICE_X122Y147       LUT6 (Prop_lut6_I0_O)        0.124    35.116 r  u_cpu/btb/btb_counter[4][0]_i_1/O
                         net (fo=1, routed)           0.000    35.116    u_cpu/btb/btb_counter[4][0]_i_1_n_0
    SLICE_X122Y147       FDRE                                         r  u_cpu/btb/btb_counter_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     30.328    30.328 r  
    AC19                                              0.000    30.328 r  clk (IN)
                         net (fo=0)                   0.000    30.328    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    31.742 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896    34.638    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.729 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.994    36.723    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.654    32.069 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.569    34.638    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.729 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        1.569    36.299    u_cpu/btb/cpu_clk
    SLICE_X122Y147       FDRE                                         r  u_cpu/btb/btb_counter_reg[4][0]/C
                         clock pessimism              0.304    36.603    
                         clock uncertainty           -0.118    36.485    
    SLICE_X122Y147       FDRE (Setup_fdre_C_D)        0.029    36.514    u_cpu/btb/btb_counter_reg[4][0]
  -------------------------------------------------------------------
                         required time                         36.514    
                         arrival time                         -35.116    
  -------------------------------------------------------------------
                         slack                                  1.398    

Slack (MET) :             1.399ns  (required time - arrival time)
  Source:                 u_cpu/addr_trans/tlb_entry/s1_vppn_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Destination:            u_cpu/btb/btb_counter_reg[26][1]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.328ns  (cpu_clk_clk_pll rise@30.328ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        28.879ns  (logic 6.097ns (21.112%)  route 22.782ns (78.888%))
  Logic Levels:           33  (CARRY4=4 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=18 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.972ns = ( 36.300 - 30.328 ) 
    Source Clock Delay      (SCD):    6.285ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.129     6.755    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.917     1.838 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.691     4.530    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        1.659     6.285    u_cpu/addr_trans/tlb_entry/cpu_clk
    SLICE_X88Y110        FDRE                                         r  u_cpu/addr_trans/tlb_entry/s1_vppn_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y110        FDRE (Prop_fdre_C_Q)         0.518     6.803 r  u_cpu/addr_trans/tlb_entry/s1_vppn_r_reg[9]/Q
                         net (fo=64, routed)          2.024     8.827    u_cpu/addr_trans/tlb_entry/p_1_in95_in[0]
    SLICE_X76Y100        LUT6 (Prop_lut6_I0_O)        0.124     8.951 r  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[175]_i_244/O
                         net (fo=1, routed)           0.000     8.951    u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[175]_i_244_n_0
    SLICE_X76Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.327 r  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r_reg[175]_i_188/CO[3]
                         net (fo=1, routed)           0.000     9.327    u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r_reg[175]_i_188_n_0
    SLICE_X76Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.556 r  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r_reg[175]_i_100/CO[2]
                         net (fo=1, routed)           1.139    10.695    u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r_reg[175]_i_100_n_1
    SLICE_X78Y110        LUT6 (Prop_lut6_I1_O)        0.310    11.005 r  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[175]_i_29/O
                         net (fo=4, routed)           1.299    12.304    u_cpu/addr_trans/tlb_entry/match1[27]
    SLICE_X85Y112        LUT2 (Prop_lut2_I0_O)        0.124    12.428 r  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[171]_i_5/O
                         net (fo=1, routed)           0.916    13.344    u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[171]_i_5_n_0
    SLICE_X87Y114        LUT6 (Prop_lut6_I3_O)        0.124    13.468 r  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[171]_i_1/O
                         net (fo=111, routed)         1.752    15.221    u_cpu/addr_trans/tlb_entry/invalid_tlb_entry[17].tlb_e_reg[17]_1[3]
    SLICE_X94Y129        LUT6 (Prop_lut6_I4_O)        0.124    15.345 f  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[239]_i_55/O
                         net (fo=1, routed)           0.000    15.345    u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[239]_i_55_n_0
    SLICE_X94Y129        MUXF7 (Prop_muxf7_I0_O)      0.209    15.554 f  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r_reg[239]_i_40/O
                         net (fo=1, routed)           0.000    15.554    u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r_reg[239]_i_40_n_0
    SLICE_X94Y129        MUXF8 (Prop_muxf8_I1_O)      0.088    15.642 f  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r_reg[239]_i_17/O
                         net (fo=1, routed)           1.177    16.819    u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r_reg[239]_i_17_n_0
    SLICE_X93Y125        LUT6 (Prop_lut6_I2_O)        0.319    17.138 f  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[239]_i_7/O
                         net (fo=1, routed)           0.471    17.609    u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[239]_i_7_n_0
    SLICE_X95Y123        LUT6 (Prop_lut6_I5_O)        0.124    17.733 r  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[239]_i_2/O
                         net (fo=10, routed)          1.767    19.499    u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[239]_i_2_n_0
    SLICE_X114Y108       LUT6 (Prop_lut6_I3_O)        0.124    19.623 r  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[234]_i_1/O
                         net (fo=6, routed)           1.458    21.081    u_cpu/addr_trans/tlb_entry/data_vaddr_buffer_reg[16]
    SLICE_X136Y102       LUT6 (Prop_lut6_I0_O)        0.124    21.205 r  u_cpu/addr_trans/tlb_entry/way_hit_10_carry_i_3/O
                         net (fo=1, routed)           0.000    21.205    u_cpu/dcache/way_hit_10_carry__0_0[1]
    SLICE_X136Y102       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.738 r  u_cpu/dcache/way_hit_10_carry/CO[3]
                         net (fo=1, routed)           0.000    21.738    u_cpu/dcache/way_hit_10_carry_n_0
    SLICE_X136Y103       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    21.967 f  u_cpu/dcache/way_hit_10_carry__0/CO[2]
                         net (fo=5, routed)           0.467    22.434    u_cpu/dcache/way_hit_10
    SLICE_X136Y100       LUT6 (Prop_lut6_I2_O)        0.310    22.744 f  u_cpu/dcache/write_buffer_index_rep[7]_i_4/O
                         net (fo=4, routed)           0.592    23.337    u_cpu/mem_stage/p_23_in
    SLICE_X135Y98        LUT3 (Prop_lut3_I2_O)        0.124    23.461 f  u_cpu/mem_stage/main_state[0]_i_3/O
                         net (fo=3, routed)           0.419    23.880    u_cpu/dcache/main_state_reg[0]_0
    SLICE_X135Y98        LUT6 (Prop_lut6_I3_O)        0.124    24.004 f  u_cpu/dcache/es_to_ms_bus_r[214]_i_9/O
                         net (fo=3, routed)           0.562    24.566    u_cpu/mem_stage/data_data_ok
    SLICE_X129Y98        LUT6 (Prop_lut6_I2_O)        0.124    24.690 f  u_cpu/mem_stage/es_to_ms_bus_r[214]_i_4/O
                         net (fo=7, routed)           0.462    25.152    u_cpu/wb_stage/s1_odd_page_r_reg
    SLICE_X130Y98        LUT6 (Prop_lut6_I1_O)        0.124    25.276 f  u_cpu/wb_stage/es_to_ms_bus_r[175]_i_2/O
                         net (fo=7, routed)           0.458    25.734    u_cpu/exe_stage/p_13_in
    SLICE_X132Y98        LUT5 (Prop_lut5_I0_O)        0.124    25.858 f  u_cpu/exe_stage/request_buffer_dcacop_i_1/O
                         net (fo=6, routed)           0.459    26.317    u_cpu/exe_stage/dcacop_op_en
    SLICE_X134Y99        LUT5 (Prop_lut5_I0_O)        0.124    26.441 f  u_cpu/exe_stage/s1_asid_r[9]_i_12/O
                         net (fo=1, routed)           0.416    26.857    u_cpu/exe_stage/main_lookup2lookup3
    SLICE_X134Y98        LUT5 (Prop_lut5_I2_O)        0.124    26.981 r  u_cpu/exe_stage/s1_asid_r[9]_i_7/O
                         net (fo=2, routed)           0.551    27.532    u_cpu/dcache/p_24_in
    SLICE_X134Y98        LUT6 (Prop_lut6_I5_O)        0.124    27.656 r  u_cpu/dcache/s1_asid_r[9]_i_2/O
                         net (fo=11, routed)          0.615    28.270    u_cpu/exe_stage/data_addr_ok
    SLICE_X128Y98        LUT6 (Prop_lut6_I3_O)        0.124    28.394 r  u_cpu/exe_stage/ds_to_es_bus_r[235]_i_8/O
                         net (fo=1, routed)           0.455    28.850    u_cpu/exe_stage/ds_to_es_bus_r[235]_i_8_n_0
    SLICE_X127Y100       LUT6 (Prop_lut6_I3_O)        0.124    28.974 r  u_cpu/exe_stage/ds_to_es_bus_r[235]_i_3/O
                         net (fo=7, routed)           0.987    29.961    u_cpu/id_stage/es_allowin
    SLICE_X125Y113       LUT4 (Prop_lut4_I3_O)        0.124    30.085 r  u_cpu/id_stage/ras_ptr[3]_i_3/O
                         net (fo=18, routed)          0.716    30.801    u_cpu/id_stage/btb_operate_en
    SLICE_X124Y119       LUT2 (Prop_lut2_I1_O)        0.124    30.925 f  u_cpu/id_stage/btb_target_reg_0_31_0_1_i_14/O
                         net (fo=31, routed)          0.631    31.556    u_cpu/id_stage/btb_target_reg_0_31_0_1_i_14_n_0
    SLICE_X124Y122       LUT6 (Prop_lut6_I0_O)        0.124    31.680 f  u_cpu/id_stage/btb_counter[29][1]_i_7/O
                         net (fo=1, routed)           1.177    32.857    u_cpu/id_stage/btb_counter[29][1]_i_7_n_0
    SLICE_X121Y142       LUT4 (Prop_lut4_I3_O)        0.124    32.981 r  u_cpu/id_stage/btb_counter[29][1]_i_5/O
                         net (fo=49, routed)          0.797    33.777    u_cpu/id_stage/btb_counter[29][1]_i_5_n_0
    SLICE_X123Y148       LUT6 (Prop_lut6_I0_O)        0.124    33.901 r  u_cpu/id_stage/btb_counter[26][1]_i_4/O
                         net (fo=2, routed)           0.471    34.373    u_cpu/btb/btb_counter_reg[26][1]_0
    SLICE_X124Y147       LUT3 (Prop_lut3_I1_O)        0.124    34.497 r  u_cpu/btb/btb_counter[26][1]_i_2/O
                         net (fo=1, routed)           0.544    35.040    u_cpu/btb/btb_counter[26][1]_i_2_n_0
    SLICE_X124Y147       LUT6 (Prop_lut6_I0_O)        0.124    35.164 r  u_cpu/btb/btb_counter[26][1]_i_1/O
                         net (fo=1, routed)           0.000    35.164    u_cpu/btb/btb_counter[26][1]_i_1_n_0
    SLICE_X124Y147       FDRE                                         r  u_cpu/btb/btb_counter_reg[26][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     30.328    30.328 r  
    AC19                                              0.000    30.328 r  clk (IN)
                         net (fo=0)                   0.000    30.328    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    31.742 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896    34.638    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.729 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.994    36.723    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.654    32.069 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.569    34.638    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.729 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        1.570    36.300    u_cpu/btb/cpu_clk
    SLICE_X124Y147       FDRE                                         r  u_cpu/btb/btb_counter_reg[26][1]/C
                         clock pessimism              0.304    36.604    
                         clock uncertainty           -0.118    36.486    
    SLICE_X124Y147       FDRE (Setup_fdre_C_D)        0.077    36.563    u_cpu/btb/btb_counter_reg[26][1]
  -------------------------------------------------------------------
                         required time                         36.563    
                         arrival time                         -35.164    
  -------------------------------------------------------------------
                         slack                                  1.399    

Slack (MET) :             1.446ns  (required time - arrival time)
  Source:                 u_cpu/addr_trans/tlb_entry/s1_vppn_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Destination:            u_cpu/btb/btb_counter_reg[6][1]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.328ns  (cpu_clk_clk_pll rise@30.328ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        28.782ns  (logic 6.097ns (21.184%)  route 22.685ns (78.816%))
  Logic Levels:           33  (CARRY4=4 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=18 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.969ns = ( 36.297 - 30.328 ) 
    Source Clock Delay      (SCD):    6.285ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.129     6.755    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.917     1.838 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.691     4.530    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        1.659     6.285    u_cpu/addr_trans/tlb_entry/cpu_clk
    SLICE_X88Y110        FDRE                                         r  u_cpu/addr_trans/tlb_entry/s1_vppn_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y110        FDRE (Prop_fdre_C_Q)         0.518     6.803 r  u_cpu/addr_trans/tlb_entry/s1_vppn_r_reg[9]/Q
                         net (fo=64, routed)          2.024     8.827    u_cpu/addr_trans/tlb_entry/p_1_in95_in[0]
    SLICE_X76Y100        LUT6 (Prop_lut6_I0_O)        0.124     8.951 r  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[175]_i_244/O
                         net (fo=1, routed)           0.000     8.951    u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[175]_i_244_n_0
    SLICE_X76Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.327 r  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r_reg[175]_i_188/CO[3]
                         net (fo=1, routed)           0.000     9.327    u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r_reg[175]_i_188_n_0
    SLICE_X76Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.556 r  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r_reg[175]_i_100/CO[2]
                         net (fo=1, routed)           1.139    10.695    u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r_reg[175]_i_100_n_1
    SLICE_X78Y110        LUT6 (Prop_lut6_I1_O)        0.310    11.005 r  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[175]_i_29/O
                         net (fo=4, routed)           1.299    12.304    u_cpu/addr_trans/tlb_entry/match1[27]
    SLICE_X85Y112        LUT2 (Prop_lut2_I0_O)        0.124    12.428 r  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[171]_i_5/O
                         net (fo=1, routed)           0.916    13.344    u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[171]_i_5_n_0
    SLICE_X87Y114        LUT6 (Prop_lut6_I3_O)        0.124    13.468 r  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[171]_i_1/O
                         net (fo=111, routed)         1.752    15.221    u_cpu/addr_trans/tlb_entry/invalid_tlb_entry[17].tlb_e_reg[17]_1[3]
    SLICE_X94Y129        LUT6 (Prop_lut6_I4_O)        0.124    15.345 f  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[239]_i_55/O
                         net (fo=1, routed)           0.000    15.345    u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[239]_i_55_n_0
    SLICE_X94Y129        MUXF7 (Prop_muxf7_I0_O)      0.209    15.554 f  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r_reg[239]_i_40/O
                         net (fo=1, routed)           0.000    15.554    u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r_reg[239]_i_40_n_0
    SLICE_X94Y129        MUXF8 (Prop_muxf8_I1_O)      0.088    15.642 f  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r_reg[239]_i_17/O
                         net (fo=1, routed)           1.177    16.819    u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r_reg[239]_i_17_n_0
    SLICE_X93Y125        LUT6 (Prop_lut6_I2_O)        0.319    17.138 f  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[239]_i_7/O
                         net (fo=1, routed)           0.471    17.609    u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[239]_i_7_n_0
    SLICE_X95Y123        LUT6 (Prop_lut6_I5_O)        0.124    17.733 r  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[239]_i_2/O
                         net (fo=10, routed)          1.767    19.499    u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[239]_i_2_n_0
    SLICE_X114Y108       LUT6 (Prop_lut6_I3_O)        0.124    19.623 r  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[234]_i_1/O
                         net (fo=6, routed)           1.458    21.081    u_cpu/addr_trans/tlb_entry/data_vaddr_buffer_reg[16]
    SLICE_X136Y102       LUT6 (Prop_lut6_I0_O)        0.124    21.205 r  u_cpu/addr_trans/tlb_entry/way_hit_10_carry_i_3/O
                         net (fo=1, routed)           0.000    21.205    u_cpu/dcache/way_hit_10_carry__0_0[1]
    SLICE_X136Y102       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.738 r  u_cpu/dcache/way_hit_10_carry/CO[3]
                         net (fo=1, routed)           0.000    21.738    u_cpu/dcache/way_hit_10_carry_n_0
    SLICE_X136Y103       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    21.967 f  u_cpu/dcache/way_hit_10_carry__0/CO[2]
                         net (fo=5, routed)           0.467    22.434    u_cpu/dcache/way_hit_10
    SLICE_X136Y100       LUT6 (Prop_lut6_I2_O)        0.310    22.744 f  u_cpu/dcache/write_buffer_index_rep[7]_i_4/O
                         net (fo=4, routed)           0.592    23.337    u_cpu/mem_stage/p_23_in
    SLICE_X135Y98        LUT3 (Prop_lut3_I2_O)        0.124    23.461 f  u_cpu/mem_stage/main_state[0]_i_3/O
                         net (fo=3, routed)           0.419    23.880    u_cpu/dcache/main_state_reg[0]_0
    SLICE_X135Y98        LUT6 (Prop_lut6_I3_O)        0.124    24.004 f  u_cpu/dcache/es_to_ms_bus_r[214]_i_9/O
                         net (fo=3, routed)           0.562    24.566    u_cpu/mem_stage/data_data_ok
    SLICE_X129Y98        LUT6 (Prop_lut6_I2_O)        0.124    24.690 f  u_cpu/mem_stage/es_to_ms_bus_r[214]_i_4/O
                         net (fo=7, routed)           0.462    25.152    u_cpu/wb_stage/s1_odd_page_r_reg
    SLICE_X130Y98        LUT6 (Prop_lut6_I1_O)        0.124    25.276 f  u_cpu/wb_stage/es_to_ms_bus_r[175]_i_2/O
                         net (fo=7, routed)           0.458    25.734    u_cpu/exe_stage/p_13_in
    SLICE_X132Y98        LUT5 (Prop_lut5_I0_O)        0.124    25.858 f  u_cpu/exe_stage/request_buffer_dcacop_i_1/O
                         net (fo=6, routed)           0.459    26.317    u_cpu/exe_stage/dcacop_op_en
    SLICE_X134Y99        LUT5 (Prop_lut5_I0_O)        0.124    26.441 f  u_cpu/exe_stage/s1_asid_r[9]_i_12/O
                         net (fo=1, routed)           0.416    26.857    u_cpu/exe_stage/main_lookup2lookup3
    SLICE_X134Y98        LUT5 (Prop_lut5_I2_O)        0.124    26.981 r  u_cpu/exe_stage/s1_asid_r[9]_i_7/O
                         net (fo=2, routed)           0.551    27.532    u_cpu/dcache/p_24_in
    SLICE_X134Y98        LUT6 (Prop_lut6_I5_O)        0.124    27.656 r  u_cpu/dcache/s1_asid_r[9]_i_2/O
                         net (fo=11, routed)          0.615    28.270    u_cpu/exe_stage/data_addr_ok
    SLICE_X128Y98        LUT6 (Prop_lut6_I3_O)        0.124    28.394 r  u_cpu/exe_stage/ds_to_es_bus_r[235]_i_8/O
                         net (fo=1, routed)           0.455    28.850    u_cpu/exe_stage/ds_to_es_bus_r[235]_i_8_n_0
    SLICE_X127Y100       LUT6 (Prop_lut6_I3_O)        0.124    28.974 r  u_cpu/exe_stage/ds_to_es_bus_r[235]_i_3/O
                         net (fo=7, routed)           0.987    29.961    u_cpu/id_stage/es_allowin
    SLICE_X125Y113       LUT4 (Prop_lut4_I3_O)        0.124    30.085 r  u_cpu/id_stage/ras_ptr[3]_i_3/O
                         net (fo=18, routed)          0.716    30.801    u_cpu/id_stage/btb_operate_en
    SLICE_X124Y119       LUT2 (Prop_lut2_I1_O)        0.124    30.925 f  u_cpu/id_stage/btb_target_reg_0_31_0_1_i_14/O
                         net (fo=31, routed)          0.631    31.556    u_cpu/id_stage/btb_target_reg_0_31_0_1_i_14_n_0
    SLICE_X124Y122       LUT6 (Prop_lut6_I0_O)        0.124    31.680 f  u_cpu/id_stage/btb_counter[29][1]_i_7/O
                         net (fo=1, routed)           1.177    32.857    u_cpu/id_stage/btb_counter[29][1]_i_7_n_0
    SLICE_X121Y142       LUT4 (Prop_lut4_I3_O)        0.124    32.981 r  u_cpu/id_stage/btb_counter[29][1]_i_5/O
                         net (fo=49, routed)          0.725    33.706    u_cpu/id_stage/btb_counter[29][1]_i_5_n_0
    SLICE_X119Y146       LUT6 (Prop_lut6_I0_O)        0.124    33.830 r  u_cpu/id_stage/btb_counter[6][1]_i_4/O
                         net (fo=2, routed)           0.586    34.416    u_cpu/btb/btb_counter_reg[6][1]_0
    SLICE_X119Y144       LUT3 (Prop_lut3_I1_O)        0.124    34.540 r  u_cpu/btb/btb_counter[6][1]_i_2/O
                         net (fo=1, routed)           0.403    34.943    u_cpu/btb/btb_counter[6][1]_i_2_n_0
    SLICE_X119Y144       LUT6 (Prop_lut6_I0_O)        0.124    35.067 r  u_cpu/btb/btb_counter[6][1]_i_1/O
                         net (fo=1, routed)           0.000    35.067    u_cpu/btb/btb_counter[6][1]_i_1_n_0
    SLICE_X119Y144       FDRE                                         r  u_cpu/btb/btb_counter_reg[6][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     30.328    30.328 r  
    AC19                                              0.000    30.328 r  clk (IN)
                         net (fo=0)                   0.000    30.328    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    31.742 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896    34.638    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.729 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.994    36.723    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.654    32.069 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.569    34.638    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.729 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        1.567    36.297    u_cpu/btb/cpu_clk
    SLICE_X119Y144       FDRE                                         r  u_cpu/btb/btb_counter_reg[6][1]/C
                         clock pessimism              0.304    36.601    
                         clock uncertainty           -0.118    36.483    
    SLICE_X119Y144       FDRE (Setup_fdre_C_D)        0.029    36.512    u_cpu/btb/btb_counter_reg[6][1]
  -------------------------------------------------------------------
                         required time                         36.512    
                         arrival time                         -35.067    
  -------------------------------------------------------------------
                         slack                                  1.446    

Slack (MET) :             1.454ns  (required time - arrival time)
  Source:                 u_cpu/addr_trans/tlb_entry/s1_vppn_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Destination:            u_cpu/btb/btb_counter_reg[24][0]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.328ns  (cpu_clk_clk_pll rise@30.328ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        28.775ns  (logic 6.097ns (21.189%)  route 22.678ns (78.811%))
  Logic Levels:           33  (CARRY4=4 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=18 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.971ns = ( 36.299 - 30.328 ) 
    Source Clock Delay      (SCD):    6.285ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.129     6.755    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.917     1.838 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.691     4.530    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        1.659     6.285    u_cpu/addr_trans/tlb_entry/cpu_clk
    SLICE_X88Y110        FDRE                                         r  u_cpu/addr_trans/tlb_entry/s1_vppn_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y110        FDRE (Prop_fdre_C_Q)         0.518     6.803 r  u_cpu/addr_trans/tlb_entry/s1_vppn_r_reg[9]/Q
                         net (fo=64, routed)          2.024     8.827    u_cpu/addr_trans/tlb_entry/p_1_in95_in[0]
    SLICE_X76Y100        LUT6 (Prop_lut6_I0_O)        0.124     8.951 r  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[175]_i_244/O
                         net (fo=1, routed)           0.000     8.951    u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[175]_i_244_n_0
    SLICE_X76Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.327 r  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r_reg[175]_i_188/CO[3]
                         net (fo=1, routed)           0.000     9.327    u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r_reg[175]_i_188_n_0
    SLICE_X76Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.556 r  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r_reg[175]_i_100/CO[2]
                         net (fo=1, routed)           1.139    10.695    u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r_reg[175]_i_100_n_1
    SLICE_X78Y110        LUT6 (Prop_lut6_I1_O)        0.310    11.005 r  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[175]_i_29/O
                         net (fo=4, routed)           1.299    12.304    u_cpu/addr_trans/tlb_entry/match1[27]
    SLICE_X85Y112        LUT2 (Prop_lut2_I0_O)        0.124    12.428 r  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[171]_i_5/O
                         net (fo=1, routed)           0.916    13.344    u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[171]_i_5_n_0
    SLICE_X87Y114        LUT6 (Prop_lut6_I3_O)        0.124    13.468 r  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[171]_i_1/O
                         net (fo=111, routed)         1.752    15.221    u_cpu/addr_trans/tlb_entry/invalid_tlb_entry[17].tlb_e_reg[17]_1[3]
    SLICE_X94Y129        LUT6 (Prop_lut6_I4_O)        0.124    15.345 f  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[239]_i_55/O
                         net (fo=1, routed)           0.000    15.345    u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[239]_i_55_n_0
    SLICE_X94Y129        MUXF7 (Prop_muxf7_I0_O)      0.209    15.554 f  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r_reg[239]_i_40/O
                         net (fo=1, routed)           0.000    15.554    u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r_reg[239]_i_40_n_0
    SLICE_X94Y129        MUXF8 (Prop_muxf8_I1_O)      0.088    15.642 f  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r_reg[239]_i_17/O
                         net (fo=1, routed)           1.177    16.819    u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r_reg[239]_i_17_n_0
    SLICE_X93Y125        LUT6 (Prop_lut6_I2_O)        0.319    17.138 f  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[239]_i_7/O
                         net (fo=1, routed)           0.471    17.609    u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[239]_i_7_n_0
    SLICE_X95Y123        LUT6 (Prop_lut6_I5_O)        0.124    17.733 r  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[239]_i_2/O
                         net (fo=10, routed)          1.767    19.499    u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[239]_i_2_n_0
    SLICE_X114Y108       LUT6 (Prop_lut6_I3_O)        0.124    19.623 r  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[234]_i_1/O
                         net (fo=6, routed)           1.458    21.081    u_cpu/addr_trans/tlb_entry/data_vaddr_buffer_reg[16]
    SLICE_X136Y102       LUT6 (Prop_lut6_I0_O)        0.124    21.205 r  u_cpu/addr_trans/tlb_entry/way_hit_10_carry_i_3/O
                         net (fo=1, routed)           0.000    21.205    u_cpu/dcache/way_hit_10_carry__0_0[1]
    SLICE_X136Y102       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.738 r  u_cpu/dcache/way_hit_10_carry/CO[3]
                         net (fo=1, routed)           0.000    21.738    u_cpu/dcache/way_hit_10_carry_n_0
    SLICE_X136Y103       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    21.967 f  u_cpu/dcache/way_hit_10_carry__0/CO[2]
                         net (fo=5, routed)           0.467    22.434    u_cpu/dcache/way_hit_10
    SLICE_X136Y100       LUT6 (Prop_lut6_I2_O)        0.310    22.744 f  u_cpu/dcache/write_buffer_index_rep[7]_i_4/O
                         net (fo=4, routed)           0.592    23.337    u_cpu/mem_stage/p_23_in
    SLICE_X135Y98        LUT3 (Prop_lut3_I2_O)        0.124    23.461 f  u_cpu/mem_stage/main_state[0]_i_3/O
                         net (fo=3, routed)           0.419    23.880    u_cpu/dcache/main_state_reg[0]_0
    SLICE_X135Y98        LUT6 (Prop_lut6_I3_O)        0.124    24.004 f  u_cpu/dcache/es_to_ms_bus_r[214]_i_9/O
                         net (fo=3, routed)           0.562    24.566    u_cpu/mem_stage/data_data_ok
    SLICE_X129Y98        LUT6 (Prop_lut6_I2_O)        0.124    24.690 f  u_cpu/mem_stage/es_to_ms_bus_r[214]_i_4/O
                         net (fo=7, routed)           0.462    25.152    u_cpu/wb_stage/s1_odd_page_r_reg
    SLICE_X130Y98        LUT6 (Prop_lut6_I1_O)        0.124    25.276 f  u_cpu/wb_stage/es_to_ms_bus_r[175]_i_2/O
                         net (fo=7, routed)           0.458    25.734    u_cpu/exe_stage/p_13_in
    SLICE_X132Y98        LUT5 (Prop_lut5_I0_O)        0.124    25.858 f  u_cpu/exe_stage/request_buffer_dcacop_i_1/O
                         net (fo=6, routed)           0.459    26.317    u_cpu/exe_stage/dcacop_op_en
    SLICE_X134Y99        LUT5 (Prop_lut5_I0_O)        0.124    26.441 f  u_cpu/exe_stage/s1_asid_r[9]_i_12/O
                         net (fo=1, routed)           0.416    26.857    u_cpu/exe_stage/main_lookup2lookup3
    SLICE_X134Y98        LUT5 (Prop_lut5_I2_O)        0.124    26.981 r  u_cpu/exe_stage/s1_asid_r[9]_i_7/O
                         net (fo=2, routed)           0.551    27.532    u_cpu/dcache/p_24_in
    SLICE_X134Y98        LUT6 (Prop_lut6_I5_O)        0.124    27.656 r  u_cpu/dcache/s1_asid_r[9]_i_2/O
                         net (fo=11, routed)          0.615    28.270    u_cpu/exe_stage/data_addr_ok
    SLICE_X128Y98        LUT6 (Prop_lut6_I3_O)        0.124    28.394 r  u_cpu/exe_stage/ds_to_es_bus_r[235]_i_8/O
                         net (fo=1, routed)           0.455    28.850    u_cpu/exe_stage/ds_to_es_bus_r[235]_i_8_n_0
    SLICE_X127Y100       LUT6 (Prop_lut6_I3_O)        0.124    28.974 r  u_cpu/exe_stage/ds_to_es_bus_r[235]_i_3/O
                         net (fo=7, routed)           0.987    29.961    u_cpu/id_stage/es_allowin
    SLICE_X125Y113       LUT4 (Prop_lut4_I3_O)        0.124    30.085 r  u_cpu/id_stage/ras_ptr[3]_i_3/O
                         net (fo=18, routed)          0.716    30.801    u_cpu/id_stage/btb_operate_en
    SLICE_X124Y119       LUT2 (Prop_lut2_I1_O)        0.124    30.925 f  u_cpu/id_stage/btb_target_reg_0_31_0_1_i_14/O
                         net (fo=31, routed)          0.631    31.556    u_cpu/id_stage/btb_target_reg_0_31_0_1_i_14_n_0
    SLICE_X124Y122       LUT6 (Prop_lut6_I0_O)        0.124    31.680 f  u_cpu/id_stage/btb_counter[29][1]_i_7/O
                         net (fo=1, routed)           1.177    32.857    u_cpu/id_stage/btb_counter[29][1]_i_7_n_0
    SLICE_X121Y142       LUT4 (Prop_lut4_I3_O)        0.124    32.981 r  u_cpu/id_stage/btb_counter[29][1]_i_5/O
                         net (fo=49, routed)          0.770    33.751    u_cpu/id_stage/btb_counter[29][1]_i_5_n_0
    SLICE_X126Y146       LUT6 (Prop_lut6_I0_O)        0.124    33.875 r  u_cpu/id_stage/btb_counter[24][1]_i_4/O
                         net (fo=2, routed)           0.444    34.319    u_cpu/btb/btb_counter_reg[24][1]_0
    SLICE_X126Y146       LUT3 (Prop_lut3_I1_O)        0.124    34.443 r  u_cpu/btb/btb_counter[24][0]_i_2/O
                         net (fo=1, routed)           0.493    34.936    u_cpu/btb/btb_counter[24][0]_i_2_n_0
    SLICE_X126Y146       LUT6 (Prop_lut6_I0_O)        0.124    35.060 r  u_cpu/btb/btb_counter[24][0]_i_1/O
                         net (fo=1, routed)           0.000    35.060    u_cpu/btb/btb_counter[24][0]_i_1_n_0
    SLICE_X126Y146       FDRE                                         r  u_cpu/btb/btb_counter_reg[24][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     30.328    30.328 r  
    AC19                                              0.000    30.328 r  clk (IN)
                         net (fo=0)                   0.000    30.328    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    31.742 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896    34.638    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.729 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.994    36.723    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.654    32.069 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.569    34.638    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.729 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        1.569    36.299    u_cpu/btb/cpu_clk
    SLICE_X126Y146       FDRE                                         r  u_cpu/btb/btb_counter_reg[24][0]/C
                         clock pessimism              0.304    36.603    
                         clock uncertainty           -0.118    36.485    
    SLICE_X126Y146       FDRE (Setup_fdre_C_D)        0.029    36.514    u_cpu/btb/btb_counter_reg[24][0]
  -------------------------------------------------------------------
                         required time                         36.514    
                         arrival time                         -35.060    
  -------------------------------------------------------------------
                         slack                                  1.454    

Slack (MET) :             1.501ns  (required time - arrival time)
  Source:                 u_cpu/addr_trans/tlb_entry/s1_vppn_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Destination:            u_cpu/btb/btb_counter_reg[31][1]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.328ns  (cpu_clk_clk_pll rise@30.328ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        28.732ns  (logic 6.097ns (21.221%)  route 22.635ns (78.779%))
  Logic Levels:           33  (CARRY4=4 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=18 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.972ns = ( 36.300 - 30.328 ) 
    Source Clock Delay      (SCD):    6.285ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.129     6.755    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.917     1.838 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.691     4.530    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        1.659     6.285    u_cpu/addr_trans/tlb_entry/cpu_clk
    SLICE_X88Y110        FDRE                                         r  u_cpu/addr_trans/tlb_entry/s1_vppn_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y110        FDRE (Prop_fdre_C_Q)         0.518     6.803 r  u_cpu/addr_trans/tlb_entry/s1_vppn_r_reg[9]/Q
                         net (fo=64, routed)          2.024     8.827    u_cpu/addr_trans/tlb_entry/p_1_in95_in[0]
    SLICE_X76Y100        LUT6 (Prop_lut6_I0_O)        0.124     8.951 r  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[175]_i_244/O
                         net (fo=1, routed)           0.000     8.951    u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[175]_i_244_n_0
    SLICE_X76Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.327 r  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r_reg[175]_i_188/CO[3]
                         net (fo=1, routed)           0.000     9.327    u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r_reg[175]_i_188_n_0
    SLICE_X76Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.556 r  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r_reg[175]_i_100/CO[2]
                         net (fo=1, routed)           1.139    10.695    u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r_reg[175]_i_100_n_1
    SLICE_X78Y110        LUT6 (Prop_lut6_I1_O)        0.310    11.005 r  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[175]_i_29/O
                         net (fo=4, routed)           1.299    12.304    u_cpu/addr_trans/tlb_entry/match1[27]
    SLICE_X85Y112        LUT2 (Prop_lut2_I0_O)        0.124    12.428 r  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[171]_i_5/O
                         net (fo=1, routed)           0.916    13.344    u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[171]_i_5_n_0
    SLICE_X87Y114        LUT6 (Prop_lut6_I3_O)        0.124    13.468 r  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[171]_i_1/O
                         net (fo=111, routed)         1.752    15.221    u_cpu/addr_trans/tlb_entry/invalid_tlb_entry[17].tlb_e_reg[17]_1[3]
    SLICE_X94Y129        LUT6 (Prop_lut6_I4_O)        0.124    15.345 f  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[239]_i_55/O
                         net (fo=1, routed)           0.000    15.345    u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[239]_i_55_n_0
    SLICE_X94Y129        MUXF7 (Prop_muxf7_I0_O)      0.209    15.554 f  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r_reg[239]_i_40/O
                         net (fo=1, routed)           0.000    15.554    u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r_reg[239]_i_40_n_0
    SLICE_X94Y129        MUXF8 (Prop_muxf8_I1_O)      0.088    15.642 f  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r_reg[239]_i_17/O
                         net (fo=1, routed)           1.177    16.819    u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r_reg[239]_i_17_n_0
    SLICE_X93Y125        LUT6 (Prop_lut6_I2_O)        0.319    17.138 f  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[239]_i_7/O
                         net (fo=1, routed)           0.471    17.609    u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[239]_i_7_n_0
    SLICE_X95Y123        LUT6 (Prop_lut6_I5_O)        0.124    17.733 r  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[239]_i_2/O
                         net (fo=10, routed)          1.767    19.499    u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[239]_i_2_n_0
    SLICE_X114Y108       LUT6 (Prop_lut6_I3_O)        0.124    19.623 r  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[234]_i_1/O
                         net (fo=6, routed)           1.458    21.081    u_cpu/addr_trans/tlb_entry/data_vaddr_buffer_reg[16]
    SLICE_X136Y102       LUT6 (Prop_lut6_I0_O)        0.124    21.205 r  u_cpu/addr_trans/tlb_entry/way_hit_10_carry_i_3/O
                         net (fo=1, routed)           0.000    21.205    u_cpu/dcache/way_hit_10_carry__0_0[1]
    SLICE_X136Y102       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.738 r  u_cpu/dcache/way_hit_10_carry/CO[3]
                         net (fo=1, routed)           0.000    21.738    u_cpu/dcache/way_hit_10_carry_n_0
    SLICE_X136Y103       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    21.967 f  u_cpu/dcache/way_hit_10_carry__0/CO[2]
                         net (fo=5, routed)           0.467    22.434    u_cpu/dcache/way_hit_10
    SLICE_X136Y100       LUT6 (Prop_lut6_I2_O)        0.310    22.744 f  u_cpu/dcache/write_buffer_index_rep[7]_i_4/O
                         net (fo=4, routed)           0.592    23.337    u_cpu/mem_stage/p_23_in
    SLICE_X135Y98        LUT3 (Prop_lut3_I2_O)        0.124    23.461 f  u_cpu/mem_stage/main_state[0]_i_3/O
                         net (fo=3, routed)           0.419    23.880    u_cpu/dcache/main_state_reg[0]_0
    SLICE_X135Y98        LUT6 (Prop_lut6_I3_O)        0.124    24.004 f  u_cpu/dcache/es_to_ms_bus_r[214]_i_9/O
                         net (fo=3, routed)           0.562    24.566    u_cpu/mem_stage/data_data_ok
    SLICE_X129Y98        LUT6 (Prop_lut6_I2_O)        0.124    24.690 f  u_cpu/mem_stage/es_to_ms_bus_r[214]_i_4/O
                         net (fo=7, routed)           0.462    25.152    u_cpu/wb_stage/s1_odd_page_r_reg
    SLICE_X130Y98        LUT6 (Prop_lut6_I1_O)        0.124    25.276 f  u_cpu/wb_stage/es_to_ms_bus_r[175]_i_2/O
                         net (fo=7, routed)           0.458    25.734    u_cpu/exe_stage/p_13_in
    SLICE_X132Y98        LUT5 (Prop_lut5_I0_O)        0.124    25.858 f  u_cpu/exe_stage/request_buffer_dcacop_i_1/O
                         net (fo=6, routed)           0.459    26.317    u_cpu/exe_stage/dcacop_op_en
    SLICE_X134Y99        LUT5 (Prop_lut5_I0_O)        0.124    26.441 f  u_cpu/exe_stage/s1_asid_r[9]_i_12/O
                         net (fo=1, routed)           0.416    26.857    u_cpu/exe_stage/main_lookup2lookup3
    SLICE_X134Y98        LUT5 (Prop_lut5_I2_O)        0.124    26.981 r  u_cpu/exe_stage/s1_asid_r[9]_i_7/O
                         net (fo=2, routed)           0.551    27.532    u_cpu/dcache/p_24_in
    SLICE_X134Y98        LUT6 (Prop_lut6_I5_O)        0.124    27.656 r  u_cpu/dcache/s1_asid_r[9]_i_2/O
                         net (fo=11, routed)          0.615    28.270    u_cpu/exe_stage/data_addr_ok
    SLICE_X128Y98        LUT6 (Prop_lut6_I3_O)        0.124    28.394 r  u_cpu/exe_stage/ds_to_es_bus_r[235]_i_8/O
                         net (fo=1, routed)           0.455    28.850    u_cpu/exe_stage/ds_to_es_bus_r[235]_i_8_n_0
    SLICE_X127Y100       LUT6 (Prop_lut6_I3_O)        0.124    28.974 r  u_cpu/exe_stage/ds_to_es_bus_r[235]_i_3/O
                         net (fo=7, routed)           0.987    29.961    u_cpu/id_stage/es_allowin
    SLICE_X125Y113       LUT4 (Prop_lut4_I3_O)        0.124    30.085 r  u_cpu/id_stage/ras_ptr[3]_i_3/O
                         net (fo=18, routed)          0.716    30.801    u_cpu/id_stage/btb_operate_en
    SLICE_X124Y119       LUT2 (Prop_lut2_I1_O)        0.124    30.925 f  u_cpu/id_stage/btb_target_reg_0_31_0_1_i_14/O
                         net (fo=31, routed)          0.631    31.556    u_cpu/id_stage/btb_target_reg_0_31_0_1_i_14_n_0
    SLICE_X124Y122       LUT6 (Prop_lut6_I0_O)        0.124    31.680 f  u_cpu/id_stage/btb_counter[29][1]_i_7/O
                         net (fo=1, routed)           1.177    32.857    u_cpu/id_stage/btb_counter[29][1]_i_7_n_0
    SLICE_X121Y142       LUT4 (Prop_lut4_I3_O)        0.124    32.981 r  u_cpu/id_stage/btb_counter[29][1]_i_5/O
                         net (fo=49, routed)          0.794    33.774    u_cpu/id_stage/btb_counter[29][1]_i_5_n_0
    SLICE_X123Y148       LUT6 (Prop_lut6_I5_O)        0.124    33.898 r  u_cpu/id_stage/btb_counter[31][1]_i_7/O
                         net (fo=2, routed)           0.463    34.362    u_cpu/btb/btb_counter_reg[31][1]_0
    SLICE_X125Y148       LUT3 (Prop_lut3_I1_O)        0.124    34.486 r  u_cpu/btb/btb_counter[31][1]_i_2/O
                         net (fo=1, routed)           0.407    34.893    u_cpu/btb/btb_counter[31][1]_i_2_n_0
    SLICE_X125Y148       LUT6 (Prop_lut6_I0_O)        0.124    35.017 r  u_cpu/btb/btb_counter[31][1]_i_1/O
                         net (fo=1, routed)           0.000    35.017    u_cpu/btb/btb_counter[31][1]_i_1_n_0
    SLICE_X125Y148       FDRE                                         r  u_cpu/btb/btb_counter_reg[31][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     30.328    30.328 r  
    AC19                                              0.000    30.328 r  clk (IN)
                         net (fo=0)                   0.000    30.328    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    31.742 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896    34.638    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.729 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.994    36.723    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.654    32.069 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.569    34.638    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.729 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        1.570    36.300    u_cpu/btb/cpu_clk
    SLICE_X125Y148       FDRE                                         r  u_cpu/btb/btb_counter_reg[31][1]/C
                         clock pessimism              0.304    36.604    
                         clock uncertainty           -0.118    36.486    
    SLICE_X125Y148       FDRE (Setup_fdre_C_D)        0.031    36.517    u_cpu/btb/btb_counter_reg[31][1]
  -------------------------------------------------------------------
                         required time                         36.517    
                         arrival time                         -35.017    
  -------------------------------------------------------------------
                         slack                                  1.501    

Slack (MET) :             1.573ns  (required time - arrival time)
  Source:                 u_cpu/addr_trans/tlb_entry/s1_vppn_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Destination:            u_cpu/btb/btb_counter_reg[17][0]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.328ns  (cpu_clk_clk_pll rise@30.328ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        28.654ns  (logic 6.097ns (21.278%)  route 22.557ns (78.722%))
  Logic Levels:           33  (CARRY4=4 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=18 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.968ns = ( 36.296 - 30.328 ) 
    Source Clock Delay      (SCD):    6.285ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.129     6.755    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.917     1.838 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.691     4.530    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        1.659     6.285    u_cpu/addr_trans/tlb_entry/cpu_clk
    SLICE_X88Y110        FDRE                                         r  u_cpu/addr_trans/tlb_entry/s1_vppn_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y110        FDRE (Prop_fdre_C_Q)         0.518     6.803 r  u_cpu/addr_trans/tlb_entry/s1_vppn_r_reg[9]/Q
                         net (fo=64, routed)          2.024     8.827    u_cpu/addr_trans/tlb_entry/p_1_in95_in[0]
    SLICE_X76Y100        LUT6 (Prop_lut6_I0_O)        0.124     8.951 r  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[175]_i_244/O
                         net (fo=1, routed)           0.000     8.951    u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[175]_i_244_n_0
    SLICE_X76Y100        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.327 r  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r_reg[175]_i_188/CO[3]
                         net (fo=1, routed)           0.000     9.327    u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r_reg[175]_i_188_n_0
    SLICE_X76Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.556 r  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r_reg[175]_i_100/CO[2]
                         net (fo=1, routed)           1.139    10.695    u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r_reg[175]_i_100_n_1
    SLICE_X78Y110        LUT6 (Prop_lut6_I1_O)        0.310    11.005 r  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[175]_i_29/O
                         net (fo=4, routed)           1.299    12.304    u_cpu/addr_trans/tlb_entry/match1[27]
    SLICE_X85Y112        LUT2 (Prop_lut2_I0_O)        0.124    12.428 r  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[171]_i_5/O
                         net (fo=1, routed)           0.916    13.344    u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[171]_i_5_n_0
    SLICE_X87Y114        LUT6 (Prop_lut6_I3_O)        0.124    13.468 r  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[171]_i_1/O
                         net (fo=111, routed)         1.752    15.221    u_cpu/addr_trans/tlb_entry/invalid_tlb_entry[17].tlb_e_reg[17]_1[3]
    SLICE_X94Y129        LUT6 (Prop_lut6_I4_O)        0.124    15.345 f  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[239]_i_55/O
                         net (fo=1, routed)           0.000    15.345    u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[239]_i_55_n_0
    SLICE_X94Y129        MUXF7 (Prop_muxf7_I0_O)      0.209    15.554 f  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r_reg[239]_i_40/O
                         net (fo=1, routed)           0.000    15.554    u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r_reg[239]_i_40_n_0
    SLICE_X94Y129        MUXF8 (Prop_muxf8_I1_O)      0.088    15.642 f  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r_reg[239]_i_17/O
                         net (fo=1, routed)           1.177    16.819    u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r_reg[239]_i_17_n_0
    SLICE_X93Y125        LUT6 (Prop_lut6_I2_O)        0.319    17.138 f  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[239]_i_7/O
                         net (fo=1, routed)           0.471    17.609    u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[239]_i_7_n_0
    SLICE_X95Y123        LUT6 (Prop_lut6_I5_O)        0.124    17.733 r  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[239]_i_2/O
                         net (fo=10, routed)          1.767    19.499    u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[239]_i_2_n_0
    SLICE_X114Y108       LUT6 (Prop_lut6_I3_O)        0.124    19.623 r  u_cpu/addr_trans/tlb_entry/ms_to_ws_bus_r[234]_i_1/O
                         net (fo=6, routed)           1.458    21.081    u_cpu/addr_trans/tlb_entry/data_vaddr_buffer_reg[16]
    SLICE_X136Y102       LUT6 (Prop_lut6_I0_O)        0.124    21.205 r  u_cpu/addr_trans/tlb_entry/way_hit_10_carry_i_3/O
                         net (fo=1, routed)           0.000    21.205    u_cpu/dcache/way_hit_10_carry__0_0[1]
    SLICE_X136Y102       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.738 r  u_cpu/dcache/way_hit_10_carry/CO[3]
                         net (fo=1, routed)           0.000    21.738    u_cpu/dcache/way_hit_10_carry_n_0
    SLICE_X136Y103       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    21.967 f  u_cpu/dcache/way_hit_10_carry__0/CO[2]
                         net (fo=5, routed)           0.467    22.434    u_cpu/dcache/way_hit_10
    SLICE_X136Y100       LUT6 (Prop_lut6_I2_O)        0.310    22.744 f  u_cpu/dcache/write_buffer_index_rep[7]_i_4/O
                         net (fo=4, routed)           0.592    23.337    u_cpu/mem_stage/p_23_in
    SLICE_X135Y98        LUT3 (Prop_lut3_I2_O)        0.124    23.461 f  u_cpu/mem_stage/main_state[0]_i_3/O
                         net (fo=3, routed)           0.419    23.880    u_cpu/dcache/main_state_reg[0]_0
    SLICE_X135Y98        LUT6 (Prop_lut6_I3_O)        0.124    24.004 f  u_cpu/dcache/es_to_ms_bus_r[214]_i_9/O
                         net (fo=3, routed)           0.562    24.566    u_cpu/mem_stage/data_data_ok
    SLICE_X129Y98        LUT6 (Prop_lut6_I2_O)        0.124    24.690 f  u_cpu/mem_stage/es_to_ms_bus_r[214]_i_4/O
                         net (fo=7, routed)           0.462    25.152    u_cpu/wb_stage/s1_odd_page_r_reg
    SLICE_X130Y98        LUT6 (Prop_lut6_I1_O)        0.124    25.276 f  u_cpu/wb_stage/es_to_ms_bus_r[175]_i_2/O
                         net (fo=7, routed)           0.458    25.734    u_cpu/exe_stage/p_13_in
    SLICE_X132Y98        LUT5 (Prop_lut5_I0_O)        0.124    25.858 f  u_cpu/exe_stage/request_buffer_dcacop_i_1/O
                         net (fo=6, routed)           0.459    26.317    u_cpu/exe_stage/dcacop_op_en
    SLICE_X134Y99        LUT5 (Prop_lut5_I0_O)        0.124    26.441 f  u_cpu/exe_stage/s1_asid_r[9]_i_12/O
                         net (fo=1, routed)           0.416    26.857    u_cpu/exe_stage/main_lookup2lookup3
    SLICE_X134Y98        LUT5 (Prop_lut5_I2_O)        0.124    26.981 r  u_cpu/exe_stage/s1_asid_r[9]_i_7/O
                         net (fo=2, routed)           0.551    27.532    u_cpu/dcache/p_24_in
    SLICE_X134Y98        LUT6 (Prop_lut6_I5_O)        0.124    27.656 r  u_cpu/dcache/s1_asid_r[9]_i_2/O
                         net (fo=11, routed)          0.615    28.270    u_cpu/exe_stage/data_addr_ok
    SLICE_X128Y98        LUT6 (Prop_lut6_I3_O)        0.124    28.394 r  u_cpu/exe_stage/ds_to_es_bus_r[235]_i_8/O
                         net (fo=1, routed)           0.455    28.850    u_cpu/exe_stage/ds_to_es_bus_r[235]_i_8_n_0
    SLICE_X127Y100       LUT6 (Prop_lut6_I3_O)        0.124    28.974 r  u_cpu/exe_stage/ds_to_es_bus_r[235]_i_3/O
                         net (fo=7, routed)           0.987    29.961    u_cpu/id_stage/es_allowin
    SLICE_X125Y113       LUT4 (Prop_lut4_I3_O)        0.124    30.085 r  u_cpu/id_stage/ras_ptr[3]_i_3/O
                         net (fo=18, routed)          0.716    30.801    u_cpu/id_stage/btb_operate_en
    SLICE_X124Y119       LUT2 (Prop_lut2_I1_O)        0.124    30.925 f  u_cpu/id_stage/btb_target_reg_0_31_0_1_i_14/O
                         net (fo=31, routed)          0.631    31.556    u_cpu/id_stage/btb_target_reg_0_31_0_1_i_14_n_0
    SLICE_X124Y122       LUT6 (Prop_lut6_I0_O)        0.124    31.680 f  u_cpu/id_stage/btb_counter[29][1]_i_7/O
                         net (fo=1, routed)           1.177    32.857    u_cpu/id_stage/btb_counter[29][1]_i_7_n_0
    SLICE_X121Y142       LUT4 (Prop_lut4_I3_O)        0.124    32.981 r  u_cpu/id_stage/btb_counter[29][1]_i_5/O
                         net (fo=49, routed)          0.587    33.568    u_cpu/id_stage/btb_counter[29][1]_i_5_n_0
    SLICE_X116Y143       LUT6 (Prop_lut6_I0_O)        0.124    33.692 r  u_cpu/id_stage/btb_counter[17][1]_i_4/O
                         net (fo=2, routed)           0.596    34.288    u_cpu/btb/btb_counter_reg[17][1]_0
    SLICE_X115Y143       LUT3 (Prop_lut3_I1_O)        0.124    34.412 r  u_cpu/btb/btb_counter[17][0]_i_2/O
                         net (fo=1, routed)           0.403    34.815    u_cpu/btb/btb_counter[17][0]_i_2_n_0
    SLICE_X115Y143       LUT6 (Prop_lut6_I0_O)        0.124    34.939 r  u_cpu/btb/btb_counter[17][0]_i_1/O
                         net (fo=1, routed)           0.000    34.939    u_cpu/btb/btb_counter[17][0]_i_1_n_0
    SLICE_X115Y143       FDRE                                         r  u_cpu/btb/btb_counter_reg[17][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     30.328    30.328 r  
    AC19                                              0.000    30.328 r  clk (IN)
                         net (fo=0)                   0.000    30.328    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    31.742 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896    34.638    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.729 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.994    36.723    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.654    32.069 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.569    34.638    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.729 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        1.566    36.296    u_cpu/btb/cpu_clk
    SLICE_X115Y143       FDRE                                         r  u_cpu/btb/btb_counter_reg[17][0]/C
                         clock pessimism              0.304    36.600    
                         clock uncertainty           -0.118    36.482    
    SLICE_X115Y143       FDRE (Setup_fdre_C_D)        0.029    36.511    u_cpu/btb/btb_counter_reg[17][0]
  -------------------------------------------------------------------
                         required time                         36.511    
                         arrival time                         -34.939    
  -------------------------------------------------------------------
                         slack                                  1.573    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 u_cpu/wb_stage/ms_to_ws_bus_r_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Destination:            u_cpu/u_regfile/rf_reg_r2_0_31_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.753%)  route 0.080ns (36.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.473ns
    Source Clock Delay      (SCD):    1.928ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.750     2.103    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.703     0.400 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.927     1.327    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        0.576     1.928    u_cpu/wb_stage/cpu_clk
    SLICE_X105Y125       FDRE                                         r  u_cpu/wb_stage/ms_to_ws_bus_r_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y125       FDRE (Prop_fdre_C_Q)         0.141     2.069 r  u_cpu/wb_stage/ms_to_ws_bus_r_reg[56]/Q
                         net (fo=6, routed)           0.080     2.150    u_cpu/u_regfile/rf_reg_r2_0_31_24_29/DIA0
    SLICE_X104Y125       RAMD32                                       r  u_cpu/u_regfile/rf_reg_r2_0_31_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.027     2.656    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.061     0.596 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.005     1.601    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        0.844     2.473    u_cpu/u_regfile/rf_reg_r2_0_31_24_29/WCLK
    SLICE_X104Y125       RAMD32                                       r  u_cpu/u_regfile/rf_reg_r2_0_31_24_29/RAMA/CLK
                         clock pessimism             -0.532     1.941    
    SLICE_X104Y125       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     2.088    u_cpu/u_regfile/rf_reg_r2_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         -2.088    
                         arrival time                           2.150    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 u_cpu/wb_stage/ms_to_ws_bus_r_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Destination:            u_cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.753%)  route 0.080ns (36.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.478ns
    Source Clock Delay      (SCD):    1.933ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.750     2.103    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.703     0.400 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.927     1.327    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        0.581     1.933    u_cpu/wb_stage/cpu_clk
    SLICE_X109Y122       FDRE                                         r  u_cpu/wb_stage/ms_to_ws_bus_r_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y122       FDRE (Prop_fdre_C_Q)         0.141     2.074 r  u_cpu/wb_stage/ms_to_ws_bus_r_reg[38]/Q
                         net (fo=5, routed)           0.080     2.155    u_cpu/u_regfile/rf_reg_r2_0_31_6_11/DIA0
    SLICE_X108Y122       RAMD32                                       r  u_cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.027     2.656    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.061     0.596 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.005     1.601    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        0.849     2.478    u_cpu/u_regfile/rf_reg_r2_0_31_6_11/WCLK
    SLICE_X108Y122       RAMD32                                       r  u_cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMA/CLK
                         clock pessimism             -0.532     1.946    
    SLICE_X108Y122       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     2.093    u_cpu/u_regfile/rf_reg_r2_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -2.093    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 u_cpu/wb_stage/ms_to_ws_bus_r_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Destination:            u_cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.753%)  route 0.080ns (36.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.481ns
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.750     2.103    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.703     0.400 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.927     1.327    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        0.583     1.935    u_cpu/wb_stage/cpu_clk
    SLICE_X109Y119       FDRE                                         r  u_cpu/wb_stage/ms_to_ws_bus_r_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y119       FDRE (Prop_fdre_C_Q)         0.141     2.076 r  u_cpu/wb_stage/ms_to_ws_bus_r_reg[32]/Q
                         net (fo=6, routed)           0.080     2.157    u_cpu/u_regfile/rf_reg_r2_0_31_0_5/DIA0
    SLICE_X108Y119       RAMD32                                       r  u_cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.027     2.656    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.061     0.596 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.005     1.601    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        0.852     2.481    u_cpu/u_regfile/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X108Y119       RAMD32                                       r  u_cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.533     1.948    
    SLICE_X108Y119       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     2.095    u_cpu/u_regfile/rf_reg_r2_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.095    
                         arrival time                           2.157    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 u_cpu/u_csr/csr_tlbelo1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Destination:            u_cpu/addr_trans/tlb_entry/tlb_ppn1_reg_r3_0_31_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.141ns (63.116%)  route 0.082ns (36.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.492ns
    Source Clock Delay      (SCD):    1.944ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.750     2.103    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.703     0.400 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.927     1.327    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        0.592     1.944    u_cpu/u_csr/cpu_clk
    SLICE_X109Y101       FDRE                                         r  u_cpu/u_csr/csr_tlbelo1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y101       FDRE (Prop_fdre_C_Q)         0.141     2.085 r  u_cpu/u_csr/csr_tlbelo1_reg[14]/Q
                         net (fo=4, routed)           0.082     2.168    u_cpu/addr_trans/tlb_entry/tlb_ppn1_reg_r3_0_31_6_11/DIA0
    SLICE_X108Y101       RAMD32                                       r  u_cpu/addr_trans/tlb_entry/tlb_ppn1_reg_r3_0_31_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.027     2.656    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.061     0.596 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.005     1.601    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        0.863     2.492    u_cpu/addr_trans/tlb_entry/tlb_ppn1_reg_r3_0_31_6_11/WCLK
    SLICE_X108Y101       RAMD32                                       r  u_cpu/addr_trans/tlb_entry/tlb_ppn1_reg_r3_0_31_6_11/RAMA/CLK
                         clock pessimism             -0.535     1.957    
    SLICE_X108Y101       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     2.104    u_cpu/addr_trans/tlb_entry/tlb_ppn1_reg_r3_0_31_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -2.104    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 u_cpu/u_csr/csr_tlbelo0_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Destination:            u_cpu/addr_trans/tlb_entry/tlb_ppn0_reg_r3_0_31_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.404%)  route 0.092ns (39.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.492ns
    Source Clock Delay      (SCD):    1.944ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.750     2.103    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.703     0.400 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.927     1.327    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        0.592     1.944    u_cpu/u_csr/cpu_clk
    SLICE_X117Y108       FDRE                                         r  u_cpu/u_csr/csr_tlbelo0_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y108       FDRE (Prop_fdre_C_Q)         0.141     2.085 r  u_cpu/u_csr/csr_tlbelo0_reg[20]/Q
                         net (fo=4, routed)           0.092     2.178    u_cpu/addr_trans/tlb_entry/tlb_ppn0_reg_r3_0_31_12_17/DIA0
    SLICE_X116Y108       RAMD32                                       r  u_cpu/addr_trans/tlb_entry/tlb_ppn0_reg_r3_0_31_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.027     2.656    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.061     0.596 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.005     1.601    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        0.863     2.492    u_cpu/addr_trans/tlb_entry/tlb_ppn0_reg_r3_0_31_12_17/WCLK
    SLICE_X116Y108       RAMD32                                       r  u_cpu/addr_trans/tlb_entry/tlb_ppn0_reg_r3_0_31_12_17/RAMA/CLK
                         clock pessimism             -0.535     1.957    
    SLICE_X116Y108       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     2.104    u_cpu/addr_trans/tlb_entry/tlb_ppn0_reg_r3_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -2.104    
                         arrival time                           2.178    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u_cpu/mem_stage/es_to_ms_bus_r_reg[187]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Destination:            u_cpu/wb_stage/ms_to_ws_bus_r_reg[141]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.164ns (35.276%)  route 0.301ns (64.724%))
  Logic Levels:           0  
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.564ns
    Source Clock Delay      (SCD):    1.948ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.750     2.103    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.703     0.400 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.927     1.327    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        0.596     1.948    u_cpu/mem_stage/cpu_clk
    SLICE_X132Y101       FDRE                                         r  u_cpu/mem_stage/es_to_ms_bus_r_reg[187]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y101       FDRE (Prop_fdre_C_Q)         0.164     2.112 r  u_cpu/mem_stage/es_to_ms_bus_r_reg[187]/Q
                         net (fo=3, routed)           0.301     2.413    u_cpu/wb_stage/ms_to_ws_bus_r_reg[249]_0[203]
    SLICE_X121Y97        FDRE                                         r  u_cpu/wb_stage/ms_to_ws_bus_r_reg[141]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.027     2.656    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.061     0.596 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.005     1.601    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        0.935     2.564    u_cpu/wb_stage/cpu_clk
    SLICE_X121Y97        FDRE                                         r  u_cpu/wb_stage/ms_to_ws_bus_r_reg[141]/C
                         clock pessimism             -0.282     2.282    
    SLICE_X121Y97        FDRE (Hold_fdre_C_D)         0.047     2.329    u_cpu/wb_stage/ms_to_ws_bus_r_reg[141]
  -------------------------------------------------------------------
                         required time                         -2.329    
                         arrival time                           2.413    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 u_cpu/u_csr/csr_tlbelo1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Destination:            u_cpu/addr_trans/tlb_entry/tlb_ppn1_reg_r1_0_31_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.600%)  route 0.292ns (67.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.493ns
    Source Clock Delay      (SCD):    2.012ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.750     2.103    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.703     0.400 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.927     1.327    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        0.659     2.012    u_cpu/u_csr/cpu_clk
    SLICE_X115Y99        FDRE                                         r  u_cpu/u_csr/csr_tlbelo1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y99        FDRE (Prop_fdre_C_Q)         0.141     2.153 r  u_cpu/u_csr/csr_tlbelo1_reg[12]/Q
                         net (fo=4, routed)           0.292     2.444    u_cpu/addr_trans/tlb_entry/tlb_ppn1_reg_r1_0_31_0_5/DIC0
    SLICE_X116Y105       RAMD32                                       r  u_cpu/addr_trans/tlb_entry/tlb_ppn1_reg_r1_0_31_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.027     2.656    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.061     0.596 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.005     1.601    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        0.864     2.493    u_cpu/addr_trans/tlb_entry/tlb_ppn1_reg_r1_0_31_0_5/WCLK
    SLICE_X116Y105       RAMD32                                       r  u_cpu/addr_trans/tlb_entry/tlb_ppn1_reg_r1_0_31_0_5/RAMC/CLK
                         clock pessimism             -0.282     2.211    
    SLICE_X116Y105       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     2.355    u_cpu/addr_trans/tlb_entry/tlb_ppn1_reg_r1_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.355    
                         arrival time                           2.444    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 u_cpu/exe_stage/ds_to_es_bus_r_reg[134]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Destination:            u_cpu/mem_stage/es_to_ms_bus_r_reg[69]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.815%)  route 0.213ns (60.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.495ns
    Source Clock Delay      (SCD):    2.014ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.750     2.103    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.703     0.400 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.927     1.327    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        0.661     2.014    u_cpu/exe_stage/cpu_clk
    SLICE_X129Y99        FDRE                                         r  u_cpu/exe_stage/ds_to_es_bus_r_reg[134]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y99        FDRE (Prop_fdre_C_Q)         0.141     2.155 r  u_cpu/exe_stage/ds_to_es_bus_r_reg[134]/Q
                         net (fo=2, routed)           0.213     2.368    u_cpu/mem_stage/D[69]
    SLICE_X128Y100       FDRE                                         r  u_cpu/mem_stage/es_to_ms_bus_r_reg[69]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.027     2.656    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.061     0.596 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.005     1.601    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        0.866     2.495    u_cpu/mem_stage/cpu_clk
    SLICE_X128Y100       FDRE                                         r  u_cpu/mem_stage/es_to_ms_bus_r_reg[69]/C
                         clock pessimism             -0.282     2.213    
    SLICE_X128Y100       FDRE (Hold_fdre_C_D)         0.063     2.276    u_cpu/mem_stage/es_to_ms_bus_r_reg[69]
  -------------------------------------------------------------------
                         required time                         -2.276    
                         arrival time                           2.368    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 u_cpu/axi_bridge/awaddr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.670%)  route 0.116ns (41.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.549ns
    Source Clock Delay      (SCD):    1.997ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.750     2.103    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.703     0.400 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.927     1.327    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        0.644     1.997    u_cpu/axi_bridge/cpu_clk
    SLICE_X70Y99         FDRE                                         r  u_cpu/axi_bridge/awaddr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y99         FDRE (Prop_fdre_C_Q)         0.164     2.161 r  u_cpu/axi_bridge/awaddr_reg[8]/Q
                         net (fo=1, routed)           0.116     2.276    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/DIC0
    SLICE_X68Y99         RAMD32                                       r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.027     2.656    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.061     0.596 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.005     1.601    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        0.920     2.549    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/WCLK
    SLICE_X68Y99         RAMD32                                       r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMC/CLK
                         clock pessimism             -0.515     2.035    
    SLICE_X68Y99         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     2.179    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMC
  -------------------------------------------------------------------
                         required time                         -2.179    
                         arrival time                           2.276    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 u_cpu/u_csr/csr_tlbelo1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Destination:            u_cpu/addr_trans/tlb_entry/tlb_mat1_reg_r1_0_31_0_0/SP/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.745%)  route 0.303ns (68.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.492ns
    Source Clock Delay      (SCD):    2.011ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.750     2.103    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.703     0.400 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.927     1.327    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        0.658     2.011    u_cpu/u_csr/cpu_clk
    SLICE_X109Y98        FDRE                                         r  u_cpu/u_csr/csr_tlbelo1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y98        FDRE (Prop_fdre_C_Q)         0.141     2.152 r  u_cpu/u_csr/csr_tlbelo1_reg[4]/Q
                         net (fo=7, routed)           0.303     2.455    u_cpu/addr_trans/tlb_entry/tlb_mat1_reg_r1_0_31_0_0/D
    SLICE_X108Y102       RAMD32                                       r  u_cpu/addr_trans/tlb_entry/tlb_mat1_reg_r1_0_31_0_0/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.027     2.656    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.061     0.596 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.005     1.601    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        0.863     2.492    u_cpu/addr_trans/tlb_entry/tlb_mat1_reg_r1_0_31_0_0/WCLK
    SLICE_X108Y102       RAMD32                                       r  u_cpu/addr_trans/tlb_entry/tlb_mat1_reg_r1_0_31_0_0/SP/CLK
                         clock pessimism             -0.282     2.210    
    SLICE_X108Y102       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     2.356    u_cpu/addr_trans/tlb_entry/tlb_mat1_reg_r1_0_31_0_0/SP
  -------------------------------------------------------------------
                         required time                         -2.356    
                         arrival time                           2.455    
  -------------------------------------------------------------------
                         slack                                  0.099    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpu_clk_clk_pll
Waveform(ns):       { 0.000 15.164 }
Period(ns):         30.328
Sources:            { fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         30.328      27.752     RAMB18_X7Y52    u_cpu/dcache/data_ram_way[0].data_ram_bank[0].u/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         30.328      27.752     RAMB18_X7Y52    u_cpu/dcache/data_ram_way[0].data_ram_bank[0].u/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         30.328      27.752     RAMB18_X7Y53    u_cpu/dcache/data_ram_way[0].data_ram_bank[1].u/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         30.328      27.752     RAMB18_X7Y53    u_cpu/dcache/data_ram_way[0].data_ram_bank[1].u/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         30.328      27.752     RAMB18_X8Y40    u_cpu/dcache/data_ram_way[0].data_ram_bank[2].u/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         30.328      27.752     RAMB18_X8Y40    u_cpu/dcache/data_ram_way[0].data_ram_bank[2].u/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         30.328      27.752     RAMB18_X8Y44    u_cpu/dcache/data_ram_way[0].data_ram_bank[3].u/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         30.328      27.752     RAMB18_X8Y44    u_cpu/dcache/data_ram_way[0].data_ram_bank[3].u/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         30.328      27.752     RAMB18_X7Y54    u_cpu/dcache/data_ram_way[1].data_ram_bank[0].u/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         30.328      27.752     RAMB18_X7Y54    u_cpu/dcache/data_ram_way[1].data_ram_bank[0].u/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       30.328      129.672    PLLE2_ADV_X1Y0  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         15.164      13.914     SLICE_X72Y120   u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.164      13.914     SLICE_X72Y120   u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         15.164      13.914     SLICE_X72Y120   u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.164      13.914     SLICE_X72Y120   u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         15.164      13.914     SLICE_X72Y120   u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.164      13.914     SLICE_X72Y120   u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         15.164      13.914     SLICE_X72Y120   u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.164      13.914     SLICE_X72Y120   u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         15.164      13.914     SLICE_X72Y120   u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         15.164      13.914     SLICE_X72Y120   u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.164      13.914     SLICE_X72Y120   u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         15.164      13.914     SLICE_X72Y120   u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.164      13.914     SLICE_X72Y120   u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         15.164      13.914     SLICE_X72Y120   u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.164      13.914     SLICE_X72Y120   u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         15.164      13.914     SLICE_X72Y120   u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.164      13.914     SLICE_X72Y120   u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         15.164      13.914     SLICE_X72Y120   u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         15.164      13.914     SLICE_X72Y120   u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         15.164      13.914     SLICE_X72Y120   u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_clk_pll
  To Clock:  sys_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        0.207ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.668ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.207ns  (required time - arrival time)
  Source:                 fpga_pll.u_rst_sys/delay_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Destination:            u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[205].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Path Group:             sys_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.836ns  (sys_clk_clk_pll rise@9.836ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        8.910ns  (logic 0.456ns (5.118%)  route 8.454ns (94.882%))
  Logic Levels:           0  
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.974ns = ( 15.810 - 9.836 ) 
    Source Clock Delay      (SCD):    6.456ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.129     6.755    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.917     1.838 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.691     4.530    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        1.830     6.456    fpga_pll.u_rst_sys/sys_clk
    SLICE_X65Y84         FDCE                                         r  fpga_pll.u_rst_sys/delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDCE (Prop_fdce_C_Q)         0.456     6.912 f  fpga_pll.u_rst_sys/delay_reg[1]/Q
                         net (fo=354, routed)         8.454    15.366    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[205].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2
    RAMB36_X5Y39         RAMB36E1                                     r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[205].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      9.836     9.836 r  
    AC19                                              0.000     9.836 r  clk (IN)
                         net (fo=0)                   0.000     9.836    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.251 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896    14.147    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    14.238 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.994    16.231    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.654    11.577 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.569    14.147    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.238 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        1.572    15.810    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[205].ram.r/prim_init.ram/s_aclk
    RAMB36_X5Y39         RAMB36E1                                     r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[205].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.224    16.034    
                         clock uncertainty           -0.102    15.932    
    RAMB36_X5Y39         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                     -0.359    15.573    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[205].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         15.573    
                         arrival time                         -15.366    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.263ns  (required time - arrival time)
  Source:                 fpga_pll.u_rst_sys/delay_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Destination:            u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[137].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Path Group:             sys_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.836ns  (sys_clk_clk_pll rise@9.836ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        8.852ns  (logic 0.456ns (5.151%)  route 8.396ns (94.849%))
  Logic Levels:           0  
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.973ns = ( 15.809 - 9.836 ) 
    Source Clock Delay      (SCD):    6.456ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.129     6.755    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.917     1.838 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.691     4.530    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        1.830     6.456    fpga_pll.u_rst_sys/sys_clk
    SLICE_X65Y84         FDCE                                         r  fpga_pll.u_rst_sys/delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDCE (Prop_fdce_C_Q)         0.456     6.912 f  fpga_pll.u_rst_sys/delay_reg[1]/Q
                         net (fo=354, routed)         8.396    15.308    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[137].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2
    RAMB36_X5Y38         RAMB36E1                                     r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[137].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      9.836     9.836 r  
    AC19                                              0.000     9.836 r  clk (IN)
                         net (fo=0)                   0.000     9.836    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.251 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896    14.147    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    14.238 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.994    16.231    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.654    11.577 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.569    14.147    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.238 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        1.571    15.809    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[137].ram.r/prim_init.ram/s_aclk
    RAMB36_X5Y38         RAMB36E1                                     r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[137].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.224    16.033    
                         clock uncertainty           -0.102    15.931    
    RAMB36_X5Y38         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                     -0.359    15.572    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[137].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         15.572    
                         arrival time                         -15.308    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.483ns  (required time - arrival time)
  Source:                 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[205].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Destination:            u_axi_crossbar_2x3/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Path Group:             sys_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.836ns  (sys_clk_clk_pll rise@9.836ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        9.325ns  (logic 3.475ns (37.265%)  route 5.850ns (62.735%))
  Logic Levels:           6  (LUT3=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.092ns = ( 15.929 - 9.836 ) 
    Source Clock Delay      (SCD):    6.317ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.129     6.755    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.917     1.838 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.691     4.530    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        1.691     6.317    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[205].ram.r/prim_init.ram/s_aclk
    RAMB36_X5Y39         RAMB36E1                                     r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[205].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y39         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     8.771 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[205].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           3.780    12.551    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[31]_INST_0_i_12_6[7]
    SLICE_X92Y83         LUT6 (Prop_lut6_I3_O)        0.124    12.675 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[31]_INST_0_i_28/O
                         net (fo=1, routed)           0.000    12.675    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[31]_INST_0_i_28_n_0
    SLICE_X92Y83         MUXF7 (Prop_muxf7_I1_O)      0.214    12.889 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[31]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    12.889    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[31]_INST_0_i_12_n_0
    SLICE_X92Y83         MUXF8 (Prop_muxf8_I1_O)      0.088    12.977 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[31]_INST_0_i_4/O
                         net (fo=1, routed)           1.112    14.089    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[31]_INST_0_i_4_n_0
    SLICE_X89Y73         LUT6 (Prop_lut6_I5_O)        0.319    14.408 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[31]_INST_0/O
                         net (fo=1, routed)           0.303    14.711    u_axi_ram/ram_rdata[31]
    SLICE_X88Y72         LUT3 (Prop_lut3_I2_O)        0.124    14.835 r  u_axi_ram/u_axi_crossbar_2x3_i_112/O
                         net (fo=2, routed)           0.655    15.490    u_axi_crossbar_2x3/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_axi_rdata[31]
    SLICE_X89Y72         LUT3 (Prop_lut3_I0_O)        0.152    15.642 r  u_axi_crossbar_2x3/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i[31]_i_1__0/O
                         net (fo=1, routed)           0.000    15.642    u_axi_crossbar_2x3/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer[31]
    SLICE_X89Y72         FDRE                                         r  u_axi_crossbar_2x3/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      9.836     9.836 r  
    AC19                                              0.000     9.836 r  clk (IN)
                         net (fo=0)                   0.000     9.836    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.251 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896    14.147    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    14.238 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.994    16.231    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.654    11.577 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.569    14.147    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.238 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        1.691    15.929    u_axi_crossbar_2x3/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/aclk
    SLICE_X89Y72         FDRE                                         r  u_axi_crossbar_2x3/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i_reg[31]/C
                         clock pessimism              0.224    16.153    
                         clock uncertainty           -0.102    16.051    
    SLICE_X89Y72         FDRE (Setup_fdre_C_D)        0.075    16.126    u_axi_crossbar_2x3/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i_reg[31]
  -------------------------------------------------------------------
                         required time                         16.126    
                         arrival time                         -15.642    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.484ns  (required time - arrival time)
  Source:                 fpga_pll.u_rst_sys/delay_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Destination:            u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[133].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Path Group:             sys_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.836ns  (sys_clk_clk_pll rise@9.836ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        8.625ns  (logic 0.456ns (5.287%)  route 8.169ns (94.713%))
  Logic Levels:           0  
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.966ns = ( 15.802 - 9.836 ) 
    Source Clock Delay      (SCD):    6.456ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.129     6.755    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.917     1.838 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.691     4.530    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        1.830     6.456    fpga_pll.u_rst_sys/sys_clk
    SLICE_X65Y84         FDCE                                         r  fpga_pll.u_rst_sys/delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDCE (Prop_fdce_C_Q)         0.456     6.912 f  fpga_pll.u_rst_sys/delay_reg[1]/Q
                         net (fo=354, routed)         8.169    15.081    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[133].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2
    RAMB36_X4Y39         RAMB36E1                                     r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[133].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      9.836     9.836 r  
    AC19                                              0.000     9.836 r  clk (IN)
                         net (fo=0)                   0.000     9.836    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.251 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896    14.147    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    14.238 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.994    16.231    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.654    11.577 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.569    14.147    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.238 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        1.564    15.802    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[133].ram.r/prim_init.ram/s_aclk
    RAMB36_X4Y39         RAMB36E1                                     r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[133].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.224    16.026    
                         clock uncertainty           -0.102    15.924    
    RAMB36_X4Y39         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                     -0.359    15.565    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[133].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         15.565    
                         arrival time                         -15.081    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.528ns  (required time - arrival time)
  Source:                 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.next_address_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Destination:            u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Path Group:             sys_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.836ns  (sys_clk_clk_pll rise@9.836ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        8.512ns  (logic 2.215ns (26.022%)  route 6.297ns (73.978%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.990ns = ( 15.826 - 9.836 ) 
    Source Clock Delay      (SCD):    6.465ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.129     6.755    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.917     1.838 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.691     4.530    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        1.839     6.465    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
    SLICE_X63Y99         FDRE                                         r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.next_address_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y99         FDRE (Prop_fdre_C_Q)         0.456     6.921 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxif_ms_addr_gen.next_address_r_reg[2]/Q
                         net (fo=1, routed)           0.641     7.562    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/p_0_in2_in
    SLICE_X65Y100        LUT3 (Prop_lut3_I2_O)        0.124     7.686 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_43/O
                         net (fo=1, routed)           0.000     7.686    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_43_n_0
    SLICE_X65Y100        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.218 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_37/CO[3]
                         net (fo=1, routed)           0.000     8.218    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_37_n_0
    SLICE_X65Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.332 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_36/CO[3]
                         net (fo=1, routed)           0.000     8.332    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_36_n_0
    SLICE_X65Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.446 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_35/CO[3]
                         net (fo=1, routed)           0.000     8.446    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_35_n_0
    SLICE_X65Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.560 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.560    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3_n_0
    SLICE_X65Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.894 f  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_28/O[1]
                         net (fo=5, routed)           0.710     9.605    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/p_1_in[19]
    SLICE_X64Y106        LUT5 (Prop_lut5_I0_O)        0.303     9.908 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_30/O
                         net (fo=16, routed)          1.641    11.549    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2
    SLICE_X66Y125        LUT6 (Prop_lut6_I4_O)        0.124    11.673 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__26/O
                         net (fo=4, routed)           3.304    14.977    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_init.ram/ramloop[4].ram.ram_ena
    RAMB36_X6Y38         RAMB36E1                                     r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      9.836     9.836 r  
    AC19                                              0.000     9.836 r  clk (IN)
                         net (fo=0)                   0.000     9.836    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.251 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896    14.147    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    14.238 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.994    16.231    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.654    11.577 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.569    14.147    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.238 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        1.588    15.826    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_init.ram/s_aclk
    RAMB36_X6Y38         RAMB36E1                                     r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.224    16.050    
                         clock uncertainty           -0.102    15.948    
    RAMB36_X6Y38         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    15.505    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         15.505    
                         arrival time                         -14.977    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.543ns  (required time - arrival time)
  Source:                 fpga_pll.u_rst_sys/delay_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Destination:            u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[129].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Path Group:             sys_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.836ns  (sys_clk_clk_pll rise@9.836ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        8.565ns  (logic 0.456ns (5.324%)  route 8.109ns (94.676%))
  Logic Levels:           0  
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.965ns = ( 15.801 - 9.836 ) 
    Source Clock Delay      (SCD):    6.456ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.129     6.755    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.917     1.838 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.691     4.530    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        1.830     6.456    fpga_pll.u_rst_sys/sys_clk
    SLICE_X65Y84         FDCE                                         r  fpga_pll.u_rst_sys/delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDCE (Prop_fdce_C_Q)         0.456     6.912 f  fpga_pll.u_rst_sys/delay_reg[1]/Q
                         net (fo=354, routed)         8.109    15.021    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[129].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2
    RAMB36_X4Y38         RAMB36E1                                     r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[129].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      9.836     9.836 r  
    AC19                                              0.000     9.836 r  clk (IN)
                         net (fo=0)                   0.000     9.836    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.251 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896    14.147    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    14.238 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.994    16.231    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.654    11.577 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.569    14.147    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.238 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        1.563    15.801    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[129].ram.r/prim_init.ram/s_aclk
    RAMB36_X4Y38         RAMB36E1                                     r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[129].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.224    16.025    
                         clock uncertainty           -0.102    15.923    
    RAMB36_X4Y38         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                     -0.359    15.564    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[129].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         15.564    
                         arrival time                         -15.021    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.546ns  (required time - arrival time)
  Source:                 fpga_pll.u_rst_sys/delay_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Destination:            u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Path Group:             sys_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.836ns  (sys_clk_clk_pll rise@9.836ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        8.566ns  (logic 0.456ns (5.324%)  route 8.110ns (94.676%))
  Logic Levels:           0  
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.969ns = ( 15.805 - 9.836 ) 
    Source Clock Delay      (SCD):    6.456ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.129     6.755    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.917     1.838 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.691     4.530    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        1.830     6.456    fpga_pll.u_rst_sys/sys_clk
    SLICE_X65Y84         FDCE                                         r  fpga_pll.u_rst_sys/delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDCE (Prop_fdce_C_Q)         0.456     6.912 f  fpga_pll.u_rst_sys/delay_reg[1]/Q
                         net (fo=354, routed)         8.110    15.022    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1
    RAMB36_X5Y37         RAMB36E1                                     r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      9.836     9.836 r  
    AC19                                              0.000     9.836 r  clk (IN)
                         net (fo=0)                   0.000     9.836    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.251 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896    14.147    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    14.238 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.994    16.231    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.654    11.577 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.569    14.147    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.238 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        1.567    15.805    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/s_aclk
    RAMB36_X5Y37         RAMB36E1                                     r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.224    16.029    
                         clock uncertainty           -0.102    15.927    
    RAMB36_X5Y37         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                     -0.359    15.568    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         15.568    
                         arrival time                         -15.022    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.632ns  (required time - arrival time)
  Source:                 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[125].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Destination:            u_axi_crossbar_2x3/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Path Group:             sys_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.836ns  (sys_clk_clk_pll rise@9.836ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        8.839ns  (logic 3.447ns (38.996%)  route 5.392ns (61.004%))
  Logic Levels:           6  (LUT3=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.932ns = ( 15.768 - 9.836 ) 
    Source Clock Delay      (SCD):    6.507ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.129     6.755    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.917     1.838 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.691     4.530    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        1.882     6.507    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[125].ram.r/prim_init.ram/s_aclk
    RAMB36_X2Y17         RAMB36E1                                     r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[125].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     8.961 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[125].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           2.097    11.058    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[15]_INST_0_i_6_6[0]
    SLICE_X62Y70         LUT6 (Prop_lut6_I3_O)        0.124    11.182 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[8]_INST_0_i_16/O
                         net (fo=1, routed)           0.000    11.182    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[8]_INST_0_i_16_n_0
    SLICE_X62Y70         MUXF7 (Prop_muxf7_I1_O)      0.214    11.396 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[8]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    11.396    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[8]_INST_0_i_6_n_0
    SLICE_X62Y70         MUXF8 (Prop_muxf8_I1_O)      0.088    11.484 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[8]_INST_0_i_1/O
                         net (fo=1, routed)           2.268    13.752    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[8]_INST_0_i_1_n_0
    SLICE_X63Y126        LUT6 (Prop_lut6_I0_O)        0.319    14.071 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/has_mux_b.B/s_axi_rdata[8]_INST_0/O
                         net (fo=1, routed)           0.302    14.373    u_axi_ram/ram_rdata[8]
    SLICE_X62Y125        LUT3 (Prop_lut3_I2_O)        0.124    14.497 r  u_axi_ram/u_axi_crossbar_2x3_i_135/O
                         net (fo=2, routed)           0.726    15.223    u_axi_crossbar_2x3/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_axi_rdata[8]
    SLICE_X64Y127        LUT3 (Prop_lut3_I0_O)        0.124    15.347 r  u_axi_crossbar_2x3/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i[8]_i_1__0/O
                         net (fo=1, routed)           0.000    15.347    u_axi_crossbar_2x3/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer[8]
    SLICE_X64Y127        FDRE                                         r  u_axi_crossbar_2x3/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      9.836     9.836 r  
    AC19                                              0.000     9.836 r  clk (IN)
                         net (fo=0)                   0.000     9.836    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.251 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896    14.147    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    14.238 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.994    16.231    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.654    11.577 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.569    14.147    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.238 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        1.530    15.768    u_axi_crossbar_2x3/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/aclk
    SLICE_X64Y127        FDRE                                         r  u_axi_crossbar_2x3/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i_reg[8]/C
                         clock pessimism              0.232    16.000    
                         clock uncertainty           -0.102    15.898    
    SLICE_X64Y127        FDRE (Setup_fdre_C_D)        0.081    15.979    u_axi_crossbar_2x3/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i_reg[8]
  -------------------------------------------------------------------
                         required time                         15.979    
                         arrival time                         -15.347    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.646ns  (required time - arrival time)
  Source:                 u_axi_crossbar_2x3/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Destination:            u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Path Group:             sys_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.836ns  (sys_clk_clk_pll rise@9.836ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        8.635ns  (logic 1.090ns (12.623%)  route 7.545ns (87.377%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.060ns = ( 15.896 - 9.836 ) 
    Source Clock Delay      (SCD):    6.294ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.129     6.755    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.917     1.838 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.691     4.530    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        1.668     6.294    u_axi_crossbar_2x3/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/aclk
    SLICE_X55Y109        FDRE                                         r  u_axi_crossbar_2x3/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y109        FDRE (Prop_fdre_C_Q)         0.419     6.713 r  u_axi_crossbar_2x3/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg/Q
                         net (fo=77, routed)          1.223     7.936    u_confreg/m_axi_rready[1]
    SLICE_X68Y108        LUT2 (Prop_lut2_I0_O)        0.299     8.235 r  u_confreg/ram_i_43/O
                         net (fo=15, routed)          0.837     9.072    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_rready
    SLICE_X68Y110        LUT6 (Prop_lut6_I5_O)        0.124     9.196 f  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/gaxi_full_sm.r_valid_r_i_2/O
                         net (fo=3, routed)           0.679     9.875    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/gaxi_full_sm.r_valid_r_i_2_n_0
    SLICE_X69Y110        LUT6 (Prop_lut6_I5_O)        0.124     9.999 f  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_31/O
                         net (fo=32, routed)          2.182    12.181    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_31_n_0
    SLICE_X84Y132        LUT6 (Prop_lut6_I3_O)        0.124    12.305 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__67/O
                         net (fo=4, routed)           2.624    14.929    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2
    RAMB36_X7Y33         RAMB36E1                                     r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      9.836     9.836 r  
    AC19                                              0.000     9.836 r  clk (IN)
                         net (fo=0)                   0.000     9.836    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.251 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896    14.147    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    14.238 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.994    16.231    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.654    11.577 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.569    14.147    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.238 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        1.658    15.896    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/s_aclk
    RAMB36_X7Y33         RAMB36E1                                     r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.224    16.120    
                         clock uncertainty           -0.102    16.018    
    RAMB36_X7Y33         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    15.575    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         15.575    
                         arrival time                         -14.929    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.648ns  (required time - arrival time)
  Source:                 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/gaxi_full_sm.gaxifull_mem_slave.next_address_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Destination:            u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[247].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Path Group:             sys_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.836ns  (sys_clk_clk_pll rise@9.836ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        9.008ns  (logic 2.099ns (23.302%)  route 6.909ns (76.698%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.419ns = ( 16.255 - 9.836 ) 
    Source Clock Delay      (SCD):    6.286ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.129     6.755    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.917     1.838 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.691     4.530    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        1.660     6.286    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/s_aclk
    SLICE_X71Y102        FDRE                                         r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/gaxi_full_sm.gaxifull_mem_slave.next_address_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y102        FDRE (Prop_fdre_C_Q)         0.456     6.742 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/gaxi_full_sm.gaxifull_mem_slave.next_address_r_reg[2]/Q
                         net (fo=1, routed)           0.859     7.601    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/p_0_in
    SLICE_X71Y104        LUT3 (Prop_lut3_I2_O)        0.124     7.725 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_44/O
                         net (fo=1, routed)           0.000     7.725    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_44_n_0
    SLICE_X71Y104        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.257 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_41/CO[3]
                         net (fo=1, routed)           0.000     8.257    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_41_n_0
    SLICE_X71Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.371 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_40/CO[3]
                         net (fo=1, routed)           0.000     8.371    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_40_n_0
    SLICE_X71Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.485 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_38/CO[3]
                         net (fo=1, routed)           0.000     8.485    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_38_n_0
    SLICE_X71Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.599 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.599    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]_i_2_n_0
    SLICE_X71Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.821 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]_i_2/O[0]
                         net (fo=3, routed)           0.649     9.470    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/gaxi_full_sm.gaxifull_mem_slave.bmg_address_inc_c[18]
    SLICE_X72Y109        LUT5 (Prop_lut5_I3_O)        0.299     9.769 f  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_32/O
                         net (fo=64, routed)          1.839    11.608    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_32_n_0
    SLICE_X72Y91         LUT6 (Prop_lut6_I0_O)        0.124    11.732 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__3/O
                         net (fo=4, routed)           3.562    15.294    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[247].ram.r/prim_init.ram/ramloop[55].ram.ram_enb
    RAMB36_X7Y7          RAMB36E1                                     r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[247].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      9.836     9.836 r  
    AC19                                              0.000     9.836 r  clk (IN)
                         net (fo=0)                   0.000     9.836    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.251 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896    14.147    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    14.238 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.994    16.231    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.654    11.577 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.569    14.147    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.238 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        2.017    16.255    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[247].ram.r/prim_init.ram/s_aclk
    RAMB36_X7Y7          RAMB36E1                                     r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[247].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.232    16.487    
                         clock uncertainty           -0.102    16.385    
    RAMB36_X7Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    15.942    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[247].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         15.942    
                         arrival time                         -15.294    
  -------------------------------------------------------------------
                         slack                                  0.648    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Path Group:             sys_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_pll rise@0.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.641%)  route 0.319ns (69.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.547ns
    Source Clock Delay      (SCD):    1.929ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.750     2.103    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.703     0.400 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.927     1.327    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        0.577     1.929    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/m_aclk
    SLICE_X71Y106        FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y106        FDRE (Prop_fdre_C_Q)         0.141     2.070 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[36]/Q
                         net (fo=1, routed)           0.319     2.390    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm_n_4
    SLICE_X71Y96         FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.027     2.656    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.061     0.596 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.005     1.601    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        0.918     2.547    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X71Y96         FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[36]/C
                         clock pessimism             -0.282     2.265    
    SLICE_X71Y96         FDRE (Hold_fdre_C_D)         0.070     2.335    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[36]
  -------------------------------------------------------------------
                         required time                         -2.335    
                         arrival time                           2.390    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.bvalid_wr_cnt_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Destination:            u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Path Group:             sys_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_pll rise@0.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.195%)  route 0.260ns (64.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.486ns
    Source Clock Delay      (SCD):    1.937ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.750     2.103    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.703     0.400 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.927     1.327    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        0.585     1.937    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
    SLICE_X55Y103        FDRE                                         r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.bvalid_wr_cnt_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y103        FDRE (Prop_fdre_C_Q)         0.141     2.078 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.bvalid_wr_cnt_r_reg[0]/Q
                         net (fo=10, routed)          0.260     2.338    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/ADDRD0
    SLICE_X56Y102        RAMD32                                       r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.027     2.656    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.061     0.596 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.005     1.601    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        0.857     2.486    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/WCLK
    SLICE_X56Y102        RAMD32                                       r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMA/CLK
                         clock pessimism             -0.532     1.954    
    SLICE_X56Y102        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.264    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMA
  -------------------------------------------------------------------
                         required time                         -2.264    
                         arrival time                           2.338    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.bvalid_wr_cnt_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Destination:            u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Path Group:             sys_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_pll rise@0.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.195%)  route 0.260ns (64.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.486ns
    Source Clock Delay      (SCD):    1.937ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.750     2.103    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.703     0.400 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.927     1.327    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        0.585     1.937    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
    SLICE_X55Y103        FDRE                                         r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.bvalid_wr_cnt_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y103        FDRE (Prop_fdre_C_Q)         0.141     2.078 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.bvalid_wr_cnt_r_reg[0]/Q
                         net (fo=10, routed)          0.260     2.338    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/ADDRD0
    SLICE_X56Y102        RAMD32                                       r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.027     2.656    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.061     0.596 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.005     1.601    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        0.857     2.486    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/WCLK
    SLICE_X56Y102        RAMD32                                       r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMA_D1/CLK
                         clock pessimism             -0.532     1.954    
    SLICE_X56Y102        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.264    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.264    
                         arrival time                           2.338    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.bvalid_wr_cnt_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Destination:            u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Path Group:             sys_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_pll rise@0.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.195%)  route 0.260ns (64.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.486ns
    Source Clock Delay      (SCD):    1.937ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.750     2.103    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.703     0.400 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.927     1.327    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        0.585     1.937    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
    SLICE_X55Y103        FDRE                                         r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.bvalid_wr_cnt_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y103        FDRE (Prop_fdre_C_Q)         0.141     2.078 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.bvalid_wr_cnt_r_reg[0]/Q
                         net (fo=10, routed)          0.260     2.338    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/ADDRD0
    SLICE_X56Y102        RAMD32                                       r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.027     2.656    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.061     0.596 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.005     1.601    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        0.857     2.486    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/WCLK
    SLICE_X56Y102        RAMD32                                       r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMB/CLK
                         clock pessimism             -0.532     1.954    
    SLICE_X56Y102        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.264    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMB
  -------------------------------------------------------------------
                         required time                         -2.264    
                         arrival time                           2.338    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.bvalid_wr_cnt_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Destination:            u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Path Group:             sys_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_pll rise@0.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.195%)  route 0.260ns (64.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.486ns
    Source Clock Delay      (SCD):    1.937ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.750     2.103    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.703     0.400 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.927     1.327    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        0.585     1.937    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
    SLICE_X55Y103        FDRE                                         r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.bvalid_wr_cnt_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y103        FDRE (Prop_fdre_C_Q)         0.141     2.078 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.bvalid_wr_cnt_r_reg[0]/Q
                         net (fo=10, routed)          0.260     2.338    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/ADDRD0
    SLICE_X56Y102        RAMD32                                       r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.027     2.656    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.061     0.596 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.005     1.601    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        0.857     2.486    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/WCLK
    SLICE_X56Y102        RAMD32                                       r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMB_D1/CLK
                         clock pessimism             -0.532     1.954    
    SLICE_X56Y102        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.264    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.264    
                         arrival time                           2.338    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.bvalid_wr_cnt_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Destination:            u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Path Group:             sys_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_pll rise@0.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.195%)  route 0.260ns (64.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.486ns
    Source Clock Delay      (SCD):    1.937ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.750     2.103    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.703     0.400 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.927     1.327    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        0.585     1.937    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
    SLICE_X55Y103        FDRE                                         r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.bvalid_wr_cnt_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y103        FDRE (Prop_fdre_C_Q)         0.141     2.078 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.bvalid_wr_cnt_r_reg[0]/Q
                         net (fo=10, routed)          0.260     2.338    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/ADDRD0
    SLICE_X56Y102        RAMD32                                       r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.027     2.656    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.061     0.596 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.005     1.601    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        0.857     2.486    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/WCLK
    SLICE_X56Y102        RAMD32                                       r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMC/CLK
                         clock pessimism             -0.532     1.954    
    SLICE_X56Y102        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.264    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMC
  -------------------------------------------------------------------
                         required time                         -2.264    
                         arrival time                           2.338    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.bvalid_wr_cnt_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Destination:            u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Path Group:             sys_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_pll rise@0.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.195%)  route 0.260ns (64.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.486ns
    Source Clock Delay      (SCD):    1.937ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.750     2.103    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.703     0.400 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.927     1.327    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        0.585     1.937    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
    SLICE_X55Y103        FDRE                                         r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.bvalid_wr_cnt_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y103        FDRE (Prop_fdre_C_Q)         0.141     2.078 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.bvalid_wr_cnt_r_reg[0]/Q
                         net (fo=10, routed)          0.260     2.338    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/ADDRD0
    SLICE_X56Y102        RAMD32                                       r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.027     2.656    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.061     0.596 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.005     1.601    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        0.857     2.486    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/WCLK
    SLICE_X56Y102        RAMD32                                       r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMC_D1/CLK
                         clock pessimism             -0.532     1.954    
    SLICE_X56Y102        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.264    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.264    
                         arrival time                           2.338    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.bvalid_wr_cnt_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Destination:            u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Path Group:             sys_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_pll rise@0.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.195%)  route 0.260ns (64.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.486ns
    Source Clock Delay      (SCD):    1.937ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.750     2.103    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.703     0.400 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.927     1.327    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        0.585     1.937    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
    SLICE_X55Y103        FDRE                                         r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.bvalid_wr_cnt_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y103        FDRE (Prop_fdre_C_Q)         0.141     2.078 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.bvalid_wr_cnt_r_reg[0]/Q
                         net (fo=10, routed)          0.260     2.338    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/ADDRD0
    SLICE_X56Y102        RAMS32                                       r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.027     2.656    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.061     0.596 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.005     1.601    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        0.857     2.486    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/WCLK
    SLICE_X56Y102        RAMS32                                       r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMD/CLK
                         clock pessimism             -0.532     1.954    
    SLICE_X56Y102        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.264    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMD
  -------------------------------------------------------------------
                         required time                         -2.264    
                         arrival time                           2.338    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.bvalid_wr_cnt_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Destination:            u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Path Group:             sys_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_pll rise@0.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.195%)  route 0.260ns (64.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.486ns
    Source Clock Delay      (SCD):    1.937ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.750     2.103    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.703     0.400 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.927     1.327    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        0.585     1.937    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
    SLICE_X55Y103        FDRE                                         r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.bvalid_wr_cnt_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y103        FDRE (Prop_fdre_C_Q)         0.141     2.078 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.bvalid_wr_cnt_r_reg[0]/Q
                         net (fo=10, routed)          0.260     2.338    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/ADDRD0
    SLICE_X56Y102        RAMS32                                       r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.027     2.656    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.061     0.596 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.005     1.601    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        0.857     2.486    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/WCLK
    SLICE_X56Y102        RAMS32                                       r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMD_D1/CLK
                         clock pessimism             -0.532     1.954    
    SLICE_X56Y102        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.264    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.264    
                         arrival time                           2.338    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Path Group:             sys_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_pll rise@0.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.184ns (38.626%)  route 0.292ns (61.374%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.534ns
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.750     2.103    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.703     0.400 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.927     1.327    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        0.630     1.983    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X83Y91         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y91         FDPE (Prop_fdpe_C_Q)         0.141     2.124 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/Q
                         net (fo=6, routed)           0.292     2.416    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[0]
    SLICE_X84Y91         LUT4 (Prop_lut4_I1_O)        0.043     2.459 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[3]_i_1__2/O
                         net (fo=1, routed)           0.000     2.459    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/plusOp__5[3]
    SLICE_X84Y91         FDCE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.027     2.656    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.061     0.596 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.005     1.601    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        0.905     2.534    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X84Y91         FDCE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.286     2.249    
    SLICE_X84Y91         FDCE (Hold_fdce_C_D)         0.131     2.380    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.380    
                         arrival time                           2.459    
  -------------------------------------------------------------------
                         slack                                  0.079    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_clk_pll
Waveform(ns):       { 0.000 4.918 }
Period(ns):         9.836
Sources:            { fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         9.836       6.892      RAMB36_X5Y32    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         9.836       6.892      RAMB36_X5Y32    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         9.836       6.892      RAMB36_X1Y31    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         9.836       6.892      RAMB36_X1Y31    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         9.836       6.892      RAMB36_X2Y34    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         9.836       6.892      RAMB36_X2Y34    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         9.836       6.892      RAMB36_X2Y33    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         9.836       6.892      RAMB36_X2Y33    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         9.836       6.892      RAMB36_X2Y37    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[103].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         9.836       6.892      RAMB36_X2Y37    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[103].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       9.836       150.164    PLLE2_ADV_X1Y0  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.918       3.668      SLICE_X68Y121   u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.918       3.668      SLICE_X68Y121   u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.918       3.668      SLICE_X68Y121   u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.918       3.668      SLICE_X68Y121   u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.918       3.668      SLICE_X68Y121   u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.918       3.668      SLICE_X68Y121   u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.918       3.668      SLICE_X68Y121   u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.918       3.668      SLICE_X68Y121   u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.918       3.668      SLICE_X68Y121   u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.918       3.668      SLICE_X68Y121   u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.918       3.668      SLICE_X68Y121   u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.918       3.668      SLICE_X68Y121   u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.918       3.668      SLICE_X68Y121   u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.918       3.668      SLICE_X68Y121   u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.918       3.668      SLICE_X68Y121   u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.918       3.668      SLICE_X68Y121   u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.918       3.668      SLICE_X68Y121   u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.918       3.668      SLICE_X68Y121   u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.918       3.668      SLICE_X68Y121   u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.918       3.668      SLICE_X68Y121   u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  cpu_clk_clk_pll
  To Clock:  cpu_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack       27.632ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.369ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.632ns  (required time - arrival time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.328ns  (cpu_clk_clk_pll rise@30.328ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        2.127ns  (logic 0.518ns (24.352%)  route 1.609ns (75.648%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.923ns = ( 36.251 - 30.328 ) 
    Source Clock Delay      (SCD):    6.273ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.129     6.755    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.917     1.838 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.691     4.530    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        1.647     6.273    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X62Y126        FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y126        FDPE (Prop_fdpe_C_Q)         0.518     6.791 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.609     8.400    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X73Y125        FDCE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     30.328    30.328 r  
    AC19                                              0.000    30.328 r  clk (IN)
                         net (fo=0)                   0.000    30.328    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    31.742 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896    34.638    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.729 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.994    36.723    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.654    32.069 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.569    34.638    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.729 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        1.521    36.251    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X73Y125        FDCE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism              0.304    36.555    
                         clock uncertainty           -0.118    36.437    
    SLICE_X73Y125        FDCE (Recov_fdce_C_CLR)     -0.405    36.032    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         36.032    
                         arrival time                          -8.400    
  -------------------------------------------------------------------
                         slack                                 27.632    

Slack (MET) :             27.632ns  (required time - arrival time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.328ns  (cpu_clk_clk_pll rise@30.328ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        2.127ns  (logic 0.518ns (24.352%)  route 1.609ns (75.648%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.923ns = ( 36.251 - 30.328 ) 
    Source Clock Delay      (SCD):    6.273ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.129     6.755    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.917     1.838 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.691     4.530    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        1.647     6.273    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X62Y126        FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y126        FDPE (Prop_fdpe_C_Q)         0.518     6.791 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.609     8.400    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X73Y125        FDCE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     30.328    30.328 r  
    AC19                                              0.000    30.328 r  clk (IN)
                         net (fo=0)                   0.000    30.328    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    31.742 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896    34.638    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.729 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.994    36.723    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.654    32.069 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.569    34.638    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.729 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        1.521    36.251    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X73Y125        FDCE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism              0.304    36.555    
                         clock uncertainty           -0.118    36.437    
    SLICE_X73Y125        FDCE (Recov_fdce_C_CLR)     -0.405    36.032    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         36.032    
                         arrival time                          -8.400    
  -------------------------------------------------------------------
                         slack                                 27.632    

Slack (MET) :             27.678ns  (required time - arrival time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.328ns  (cpu_clk_clk_pll rise@30.328ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        2.127ns  (logic 0.518ns (24.352%)  route 1.609ns (75.648%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.923ns = ( 36.251 - 30.328 ) 
    Source Clock Delay      (SCD):    6.273ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.129     6.755    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.917     1.838 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.691     4.530    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        1.647     6.273    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X62Y126        FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y126        FDPE (Prop_fdpe_C_Q)         0.518     6.791 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.609     8.400    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X73Y125        FDPE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     30.328    30.328 r  
    AC19                                              0.000    30.328 r  clk (IN)
                         net (fo=0)                   0.000    30.328    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    31.742 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896    34.638    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.729 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.994    36.723    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.654    32.069 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.569    34.638    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.729 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        1.521    36.251    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X73Y125        FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism              0.304    36.555    
                         clock uncertainty           -0.118    36.437    
    SLICE_X73Y125        FDPE (Recov_fdpe_C_PRE)     -0.359    36.078    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         36.078    
                         arrival time                          -8.400    
  -------------------------------------------------------------------
                         slack                                 27.678    

Slack (MET) :             27.678ns  (required time - arrival time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.328ns  (cpu_clk_clk_pll rise@30.328ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        2.127ns  (logic 0.518ns (24.352%)  route 1.609ns (75.648%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.923ns = ( 36.251 - 30.328 ) 
    Source Clock Delay      (SCD):    6.273ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.129     6.755    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.917     1.838 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.691     4.530    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        1.647     6.273    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X62Y126        FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y126        FDPE (Prop_fdpe_C_Q)         0.518     6.791 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.609     8.400    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X73Y125        FDPE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     30.328    30.328 r  
    AC19                                              0.000    30.328 r  clk (IN)
                         net (fo=0)                   0.000    30.328    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    31.742 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896    34.638    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.729 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.994    36.723    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.654    32.069 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.569    34.638    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.729 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        1.521    36.251    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X73Y125        FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism              0.304    36.555    
                         clock uncertainty           -0.118    36.437    
    SLICE_X73Y125        FDPE (Recov_fdpe_C_PRE)     -0.359    36.078    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         36.078    
                         arrival time                          -8.400    
  -------------------------------------------------------------------
                         slack                                 27.678    

Slack (MET) :             27.808ns  (required time - arrival time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.328ns  (cpu_clk_clk_pll rise@30.328ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        1.952ns  (logic 0.518ns (26.542%)  route 1.434ns (73.458%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.923ns = ( 36.251 - 30.328 ) 
    Source Clock Delay      (SCD):    6.273ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.129     6.755    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.917     1.838 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.691     4.530    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        1.647     6.273    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X62Y126        FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y126        FDPE (Prop_fdpe_C_Q)         0.518     6.791 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.434     8.225    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X73Y124        FDCE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     30.328    30.328 r  
    AC19                                              0.000    30.328 r  clk (IN)
                         net (fo=0)                   0.000    30.328    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    31.742 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896    34.638    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.729 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.994    36.723    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.654    32.069 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.569    34.638    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.729 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        1.521    36.251    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X73Y124        FDCE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism              0.304    36.555    
                         clock uncertainty           -0.118    36.437    
    SLICE_X73Y124        FDCE (Recov_fdce_C_CLR)     -0.405    36.032    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         36.032    
                         arrival time                          -8.225    
  -------------------------------------------------------------------
                         slack                                 27.808    

Slack (MET) :             27.854ns  (required time - arrival time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.328ns  (cpu_clk_clk_pll rise@30.328ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        1.952ns  (logic 0.518ns (26.542%)  route 1.434ns (73.458%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.923ns = ( 36.251 - 30.328 ) 
    Source Clock Delay      (SCD):    6.273ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.129     6.755    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.917     1.838 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.691     4.530    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        1.647     6.273    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X62Y126        FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y126        FDPE (Prop_fdpe_C_Q)         0.518     6.791 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.434     8.225    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X73Y124        FDPE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     30.328    30.328 r  
    AC19                                              0.000    30.328 r  clk (IN)
                         net (fo=0)                   0.000    30.328    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    31.742 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896    34.638    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.729 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.994    36.723    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.654    32.069 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.569    34.638    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.729 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        1.521    36.251    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X73Y124        FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism              0.304    36.555    
                         clock uncertainty           -0.118    36.437    
    SLICE_X73Y124        FDPE (Recov_fdpe_C_PRE)     -0.359    36.078    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         36.078    
                         arrival time                          -8.225    
  -------------------------------------------------------------------
                         slack                                 27.854    

Slack (MET) :             27.854ns  (required time - arrival time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.328ns  (cpu_clk_clk_pll rise@30.328ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        1.952ns  (logic 0.518ns (26.542%)  route 1.434ns (73.458%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.923ns = ( 36.251 - 30.328 ) 
    Source Clock Delay      (SCD):    6.273ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.129     6.755    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.917     1.838 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.691     4.530    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        1.647     6.273    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X62Y126        FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y126        FDPE (Prop_fdpe_C_Q)         0.518     6.791 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.434     8.225    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X73Y124        FDPE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     30.328    30.328 r  
    AC19                                              0.000    30.328 r  clk (IN)
                         net (fo=0)                   0.000    30.328    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    31.742 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896    34.638    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.729 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.994    36.723    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.654    32.069 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.569    34.638    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.729 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        1.521    36.251    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X73Y124        FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism              0.304    36.555    
                         clock uncertainty           -0.118    36.437    
    SLICE_X73Y124        FDPE (Recov_fdpe_C_PRE)     -0.359    36.078    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         36.078    
                         arrival time                          -8.225    
  -------------------------------------------------------------------
                         slack                                 27.854    

Slack (MET) :             27.854ns  (required time - arrival time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.328ns  (cpu_clk_clk_pll rise@30.328ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        1.952ns  (logic 0.518ns (26.542%)  route 1.434ns (73.458%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.923ns = ( 36.251 - 30.328 ) 
    Source Clock Delay      (SCD):    6.273ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.129     6.755    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.917     1.838 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.691     4.530    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        1.647     6.273    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X62Y126        FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y126        FDPE (Prop_fdpe_C_Q)         0.518     6.791 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.434     8.225    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X73Y124        FDPE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     30.328    30.328 r  
    AC19                                              0.000    30.328 r  clk (IN)
                         net (fo=0)                   0.000    30.328    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    31.742 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896    34.638    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.729 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.994    36.723    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.654    32.069 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.569    34.638    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.729 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        1.521    36.251    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X73Y124        FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism              0.304    36.555    
                         clock uncertainty           -0.118    36.437    
    SLICE_X73Y124        FDPE (Recov_fdpe_C_PRE)     -0.359    36.078    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         36.078    
                         arrival time                          -8.225    
  -------------------------------------------------------------------
                         slack                                 27.854    

Slack (MET) :             27.854ns  (required time - arrival time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.328ns  (cpu_clk_clk_pll rise@30.328ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        1.952ns  (logic 0.518ns (26.542%)  route 1.434ns (73.458%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.923ns = ( 36.251 - 30.328 ) 
    Source Clock Delay      (SCD):    6.273ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.129     6.755    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.917     1.838 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.691     4.530    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        1.647     6.273    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X62Y126        FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y126        FDPE (Prop_fdpe_C_Q)         0.518     6.791 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.434     8.225    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg_0
    SLICE_X73Y124        FDPE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     30.328    30.328 r  
    AC19                                              0.000    30.328 r  clk (IN)
                         net (fo=0)                   0.000    30.328    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    31.742 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896    34.638    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.729 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.994    36.723    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.654    32.069 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.569    34.638    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.729 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        1.521    36.251    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/s_aclk
    SLICE_X73Y124        FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.304    36.555    
                         clock uncertainty           -0.118    36.437    
    SLICE_X73Y124        FDPE (Recov_fdpe_C_PRE)     -0.359    36.078    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         36.078    
                         arrival time                          -8.225    
  -------------------------------------------------------------------
                         slack                                 27.854    

Slack (MET) :             27.854ns  (required time - arrival time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.328ns  (cpu_clk_clk_pll rise@30.328ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        1.952ns  (logic 0.518ns (26.542%)  route 1.434ns (73.458%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.923ns = ( 36.251 - 30.328 ) 
    Source Clock Delay      (SCD):    6.273ns
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.129     6.755    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.917     1.838 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.691     4.530    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        1.647     6.273    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X62Y126        FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y126        FDPE (Prop_fdpe_C_Q)         0.518     6.791 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.434     8.225    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg_0
    SLICE_X73Y124        FDPE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     30.328    30.328 r  
    AC19                                              0.000    30.328 r  clk (IN)
                         net (fo=0)                   0.000    30.328    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    31.742 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896    34.638    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.729 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.994    36.723    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.654    32.069 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.569    34.638    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    34.729 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        1.521    36.251    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/s_aclk
    SLICE_X73Y124        FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.304    36.555    
                         clock uncertainty           -0.118    36.437    
    SLICE_X73Y124        FDPE (Recov_fdpe_C_PRE)     -0.359    36.078    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         36.078    
                         arrival time                          -8.225    
  -------------------------------------------------------------------
                         slack                                 27.854    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.128ns (48.986%)  route 0.133ns (51.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.535ns
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.750     2.103    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.703     0.400 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.927     1.327    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        0.630     1.983    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X81Y89         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y89         FDPE (Prop_fdpe_C_Q)         0.128     2.111 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.133     2.244    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X80Y90         FDPE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.027     2.656    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.061     0.596 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.005     1.601    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        0.906     2.535    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X80Y90         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.536     2.000    
    SLICE_X80Y90         FDPE (Remov_fdpe_C_PRE)     -0.125     1.875    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.128ns (48.986%)  route 0.133ns (51.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.535ns
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.750     2.103    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.703     0.400 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.927     1.327    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        0.630     1.983    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X81Y89         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y89         FDPE (Prop_fdpe_C_Q)         0.128     2.111 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.133     2.244    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X80Y90         FDPE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.027     2.656    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.061     0.596 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.005     1.601    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        0.906     2.535    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X80Y90         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.536     2.000    
    SLICE_X80Y90         FDPE (Remov_fdpe_C_PRE)     -0.125     1.875    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.128ns (40.428%)  route 0.189ns (59.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.534ns
    Source Clock Delay      (SCD):    1.982ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.750     2.103    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.703     0.400 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.927     1.327    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        0.629     1.982    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X82Y89         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y89         FDPE (Prop_fdpe_C_Q)         0.128     2.110 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.189     2.299    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X80Y89         FDCE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.027     2.656    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.061     0.596 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.005     1.601    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        0.905     2.534    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X80Y89         FDCE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.515     2.020    
    SLICE_X80Y89         FDCE (Remov_fdce_C_CLR)     -0.121     1.899    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.899    
                         arrival time                           2.299    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.128ns (40.428%)  route 0.189ns (59.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.534ns
    Source Clock Delay      (SCD):    1.982ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.750     2.103    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.703     0.400 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.927     1.327    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        0.629     1.982    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X82Y89         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y89         FDPE (Prop_fdpe_C_Q)         0.128     2.110 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.189     2.299    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X80Y89         FDCE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.027     2.656    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.061     0.596 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.005     1.601    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        0.905     2.534    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X80Y89         FDCE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism             -0.515     2.020    
    SLICE_X80Y89         FDCE (Remov_fdce_C_CLR)     -0.121     1.899    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.899    
                         arrival time                           2.299    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.128ns (40.428%)  route 0.189ns (59.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.534ns
    Source Clock Delay      (SCD):    1.982ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.750     2.103    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.703     0.400 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.927     1.327    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        0.629     1.982    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X82Y89         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y89         FDPE (Prop_fdpe_C_Q)         0.128     2.110 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.189     2.299    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X80Y89         FDPE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.027     2.656    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.061     0.596 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.005     1.601    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        0.905     2.534    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X80Y89         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.515     2.020    
    SLICE_X80Y89         FDPE (Remov_fdpe_C_PRE)     -0.125     1.895    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           2.299    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.128ns (40.428%)  route 0.189ns (59.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.534ns
    Source Clock Delay      (SCD):    1.982ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.750     2.103    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.703     0.400 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.927     1.327    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        0.629     1.982    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X82Y89         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y89         FDPE (Prop_fdpe_C_Q)         0.128     2.110 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.189     2.299    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X80Y89         FDPE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.027     2.656    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.061     0.596 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.005     1.601    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        0.905     2.534    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X80Y89         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism             -0.515     2.020    
    SLICE_X80Y89         FDPE (Remov_fdpe_C_PRE)     -0.125     1.895    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           2.299    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.973%)  route 0.221ns (61.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.548ns
    Source Clock Delay      (SCD):    1.997ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.750     2.103    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.703     0.400 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.927     1.327    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        0.644     1.997    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X95Y89         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y89         FDPE (Prop_fdpe_C_Q)         0.141     2.138 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.221     2.359    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X94Y90         FDCE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.027     2.656    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.061     0.596 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.005     1.601    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        0.919     2.548    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X94Y90         FDCE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.535     2.014    
    SLICE_X94Y90         FDCE (Remov_fdce_C_CLR)     -0.067     1.947    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           2.359    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.973%)  route 0.221ns (61.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.548ns
    Source Clock Delay      (SCD):    1.997ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.750     2.103    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.703     0.400 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.927     1.327    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        0.644     1.997    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X95Y89         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y89         FDPE (Prop_fdpe_C_Q)         0.141     2.138 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.221     2.359    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X94Y90         FDCE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.027     2.656    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.061     0.596 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.005     1.601    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        0.919     2.548    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X94Y90         FDCE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.535     2.014    
    SLICE_X94Y90         FDCE (Remov_fdce_C_CLR)     -0.067     1.947    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           2.359    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.973%)  route 0.221ns (61.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.548ns
    Source Clock Delay      (SCD):    1.997ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.750     2.103    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.703     0.400 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.927     1.327    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        0.644     1.997    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X95Y89         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y89         FDPE (Prop_fdpe_C_Q)         0.141     2.138 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.221     2.359    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X94Y90         FDCE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.027     2.656    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.061     0.596 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.005     1.601    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        0.919     2.548    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X94Y90         FDCE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.535     2.014    
    SLICE_X94Y90         FDCE (Remov_fdce_C_CLR)     -0.067     1.947    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           2.359    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.973%)  route 0.221ns (61.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.548ns
    Source Clock Delay      (SCD):    1.997ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.750     2.103    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.703     0.400 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.927     1.327    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        0.644     1.997    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X95Y89         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y89         FDPE (Prop_fdpe_C_Q)         0.141     2.138 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.221     2.359    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X94Y90         FDPE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.027     2.656    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.061     0.596 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.005     1.601    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        0.919     2.548    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X94Y90         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.535     2.014    
    SLICE_X94Y90         FDPE (Remov_fdpe_C_PRE)     -0.071     1.943    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.359    
  -------------------------------------------------------------------
                         slack                                  0.416    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_clk_pll
  To Clock:  sys_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        2.504ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.369ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.504ns  (required time - arrival time)
  Source:                 fpga_pll.u_rst_sys/delay_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Destination:            u_uart_debug/write_mem_addr_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.836ns  (sys_clk_clk_pll rise@9.836ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        6.344ns  (logic 0.606ns (9.553%)  route 5.738ns (90.447%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.945ns = ( 15.781 - 9.836 ) 
    Source Clock Delay      (SCD):    6.456ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.129     6.755    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.917     1.838 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.691     4.530    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        1.830     6.456    fpga_pll.u_rst_sys/sys_clk
    SLICE_X65Y84         FDCE                                         r  fpga_pll.u_rst_sys/delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDCE (Prop_fdce_C_Q)         0.456     6.912 r  fpga_pll.u_rst_sys/delay_reg[1]/Q
                         net (fo=354, routed)         1.219     8.131    fpga_pll.u_rst_sys/Q[0]
    SLICE_X73Y87         LUT1 (Prop_lut1_I0_O)        0.150     8.281 f  fpga_pll.u_rst_sys/FSM_onehot_state[5]_i_2/O
                         net (fo=385, routed)         4.519    12.800    u_uart_debug/FSM_onehot_state_reg[5]_0
    SLICE_X63Y109        FDCE                                         f  u_uart_debug/write_mem_addr_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      9.836     9.836 r  
    AC19                                              0.000     9.836 r  clk (IN)
                         net (fo=0)                   0.000     9.836    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.251 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896    14.147    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    14.238 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.994    16.231    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.654    11.577 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.569    14.147    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.238 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        1.543    15.781    u_uart_debug/sys_clk
    SLICE_X63Y109        FDCE                                         r  u_uart_debug/write_mem_addr_reg[6]/C
                         clock pessimism              0.232    16.013    
                         clock uncertainty           -0.102    15.911    
    SLICE_X63Y109        FDCE (Recov_fdce_C_CLR)     -0.607    15.304    u_uart_debug/write_mem_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         15.304    
                         arrival time                         -12.800    
  -------------------------------------------------------------------
                         slack                                  2.504    

Slack (MET) :             2.504ns  (required time - arrival time)
  Source:                 fpga_pll.u_rst_sys/delay_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Destination:            u_uart_debug/write_mem_addr_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.836ns  (sys_clk_clk_pll rise@9.836ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        6.344ns  (logic 0.606ns (9.553%)  route 5.738ns (90.447%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.945ns = ( 15.781 - 9.836 ) 
    Source Clock Delay      (SCD):    6.456ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.129     6.755    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.917     1.838 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.691     4.530    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        1.830     6.456    fpga_pll.u_rst_sys/sys_clk
    SLICE_X65Y84         FDCE                                         r  fpga_pll.u_rst_sys/delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDCE (Prop_fdce_C_Q)         0.456     6.912 r  fpga_pll.u_rst_sys/delay_reg[1]/Q
                         net (fo=354, routed)         1.219     8.131    fpga_pll.u_rst_sys/Q[0]
    SLICE_X73Y87         LUT1 (Prop_lut1_I0_O)        0.150     8.281 f  fpga_pll.u_rst_sys/FSM_onehot_state[5]_i_2/O
                         net (fo=385, routed)         4.519    12.800    u_uart_debug/FSM_onehot_state_reg[5]_0
    SLICE_X63Y109        FDCE                                         f  u_uart_debug/write_mem_addr_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      9.836     9.836 r  
    AC19                                              0.000     9.836 r  clk (IN)
                         net (fo=0)                   0.000     9.836    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.251 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896    14.147    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    14.238 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.994    16.231    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.654    11.577 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.569    14.147    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.238 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        1.543    15.781    u_uart_debug/sys_clk
    SLICE_X63Y109        FDCE                                         r  u_uart_debug/write_mem_addr_reg[7]/C
                         clock pessimism              0.232    16.013    
                         clock uncertainty           -0.102    15.911    
    SLICE_X63Y109        FDCE (Recov_fdce_C_CLR)     -0.607    15.304    u_uart_debug/write_mem_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         15.304    
                         arrival time                         -12.800    
  -------------------------------------------------------------------
                         slack                                  2.504    

Slack (MET) :             2.504ns  (required time - arrival time)
  Source:                 fpga_pll.u_rst_sys/delay_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Destination:            u_uart_debug/write_mem_addr_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.836ns  (sys_clk_clk_pll rise@9.836ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        6.344ns  (logic 0.606ns (9.553%)  route 5.738ns (90.447%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.945ns = ( 15.781 - 9.836 ) 
    Source Clock Delay      (SCD):    6.456ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.129     6.755    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.917     1.838 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.691     4.530    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        1.830     6.456    fpga_pll.u_rst_sys/sys_clk
    SLICE_X65Y84         FDCE                                         r  fpga_pll.u_rst_sys/delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDCE (Prop_fdce_C_Q)         0.456     6.912 r  fpga_pll.u_rst_sys/delay_reg[1]/Q
                         net (fo=354, routed)         1.219     8.131    fpga_pll.u_rst_sys/Q[0]
    SLICE_X73Y87         LUT1 (Prop_lut1_I0_O)        0.150     8.281 f  fpga_pll.u_rst_sys/FSM_onehot_state[5]_i_2/O
                         net (fo=385, routed)         4.519    12.800    u_uart_debug/FSM_onehot_state_reg[5]_0
    SLICE_X63Y109        FDCE                                         f  u_uart_debug/write_mem_addr_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      9.836     9.836 r  
    AC19                                              0.000     9.836 r  clk (IN)
                         net (fo=0)                   0.000     9.836    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.251 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896    14.147    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    14.238 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.994    16.231    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.654    11.577 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.569    14.147    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.238 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        1.543    15.781    u_uart_debug/sys_clk
    SLICE_X63Y109        FDCE                                         r  u_uart_debug/write_mem_addr_reg[8]/C
                         clock pessimism              0.232    16.013    
                         clock uncertainty           -0.102    15.911    
    SLICE_X63Y109        FDCE (Recov_fdce_C_CLR)     -0.607    15.304    u_uart_debug/write_mem_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         15.304    
                         arrival time                         -12.800    
  -------------------------------------------------------------------
                         slack                                  2.504    

Slack (MET) :             2.660ns  (required time - arrival time)
  Source:                 fpga_pll.u_rst_sys/delay_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Destination:            u_uart_debug/write_mem_addr_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.836ns  (sys_clk_clk_pll rise@9.836ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        6.186ns  (logic 0.606ns (9.796%)  route 5.580ns (90.204%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.943ns = ( 15.779 - 9.836 ) 
    Source Clock Delay      (SCD):    6.456ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.129     6.755    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.917     1.838 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.691     4.530    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        1.830     6.456    fpga_pll.u_rst_sys/sys_clk
    SLICE_X65Y84         FDCE                                         r  fpga_pll.u_rst_sys/delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDCE (Prop_fdce_C_Q)         0.456     6.912 r  fpga_pll.u_rst_sys/delay_reg[1]/Q
                         net (fo=354, routed)         1.219     8.131    fpga_pll.u_rst_sys/Q[0]
    SLICE_X73Y87         LUT1 (Prop_lut1_I0_O)        0.150     8.281 f  fpga_pll.u_rst_sys/FSM_onehot_state[5]_i_2/O
                         net (fo=385, routed)         4.361    12.642    u_uart_debug/FSM_onehot_state_reg[5]_0
    SLICE_X65Y111        FDCE                                         f  u_uart_debug/write_mem_addr_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      9.836     9.836 r  
    AC19                                              0.000     9.836 r  clk (IN)
                         net (fo=0)                   0.000     9.836    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.251 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896    14.147    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    14.238 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.994    16.231    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.654    11.577 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.569    14.147    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.238 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        1.541    15.779    u_uart_debug/sys_clk
    SLICE_X65Y111        FDCE                                         r  u_uart_debug/write_mem_addr_reg[15]/C
                         clock pessimism              0.232    16.011    
                         clock uncertainty           -0.102    15.909    
    SLICE_X65Y111        FDCE (Recov_fdce_C_CLR)     -0.607    15.302    u_uart_debug/write_mem_addr_reg[15]
  -------------------------------------------------------------------
                         required time                         15.302    
                         arrival time                         -12.642    
  -------------------------------------------------------------------
                         slack                                  2.660    

Slack (MET) :             2.660ns  (required time - arrival time)
  Source:                 fpga_pll.u_rst_sys/delay_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Destination:            u_uart_debug/write_mem_addr_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.836ns  (sys_clk_clk_pll rise@9.836ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        6.186ns  (logic 0.606ns (9.796%)  route 5.580ns (90.204%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.943ns = ( 15.779 - 9.836 ) 
    Source Clock Delay      (SCD):    6.456ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.129     6.755    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.917     1.838 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.691     4.530    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        1.830     6.456    fpga_pll.u_rst_sys/sys_clk
    SLICE_X65Y84         FDCE                                         r  fpga_pll.u_rst_sys/delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDCE (Prop_fdce_C_Q)         0.456     6.912 r  fpga_pll.u_rst_sys/delay_reg[1]/Q
                         net (fo=354, routed)         1.219     8.131    fpga_pll.u_rst_sys/Q[0]
    SLICE_X73Y87         LUT1 (Prop_lut1_I0_O)        0.150     8.281 f  fpga_pll.u_rst_sys/FSM_onehot_state[5]_i_2/O
                         net (fo=385, routed)         4.361    12.642    u_uart_debug/FSM_onehot_state_reg[5]_0
    SLICE_X65Y111        FDCE                                         f  u_uart_debug/write_mem_addr_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      9.836     9.836 r  
    AC19                                              0.000     9.836 r  clk (IN)
                         net (fo=0)                   0.000     9.836    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.251 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896    14.147    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    14.238 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.994    16.231    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.654    11.577 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.569    14.147    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.238 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        1.541    15.779    u_uart_debug/sys_clk
    SLICE_X65Y111        FDCE                                         r  u_uart_debug/write_mem_addr_reg[17]/C
                         clock pessimism              0.232    16.011    
                         clock uncertainty           -0.102    15.909    
    SLICE_X65Y111        FDCE (Recov_fdce_C_CLR)     -0.607    15.302    u_uart_debug/write_mem_addr_reg[17]
  -------------------------------------------------------------------
                         required time                         15.302    
                         arrival time                         -12.642    
  -------------------------------------------------------------------
                         slack                                  2.660    

Slack (MET) :             2.660ns  (required time - arrival time)
  Source:                 fpga_pll.u_rst_sys/delay_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Destination:            u_uart_debug/write_mem_addr_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.836ns  (sys_clk_clk_pll rise@9.836ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        6.186ns  (logic 0.606ns (9.796%)  route 5.580ns (90.204%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.943ns = ( 15.779 - 9.836 ) 
    Source Clock Delay      (SCD):    6.456ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.129     6.755    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.917     1.838 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.691     4.530    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        1.830     6.456    fpga_pll.u_rst_sys/sys_clk
    SLICE_X65Y84         FDCE                                         r  fpga_pll.u_rst_sys/delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDCE (Prop_fdce_C_Q)         0.456     6.912 r  fpga_pll.u_rst_sys/delay_reg[1]/Q
                         net (fo=354, routed)         1.219     8.131    fpga_pll.u_rst_sys/Q[0]
    SLICE_X73Y87         LUT1 (Prop_lut1_I0_O)        0.150     8.281 f  fpga_pll.u_rst_sys/FSM_onehot_state[5]_i_2/O
                         net (fo=385, routed)         4.361    12.642    u_uart_debug/FSM_onehot_state_reg[5]_0
    SLICE_X65Y111        FDCE                                         f  u_uart_debug/write_mem_addr_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      9.836     9.836 r  
    AC19                                              0.000     9.836 r  clk (IN)
                         net (fo=0)                   0.000     9.836    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.251 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896    14.147    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    14.238 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.994    16.231    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.654    11.577 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.569    14.147    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.238 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        1.541    15.779    u_uart_debug/sys_clk
    SLICE_X65Y111        FDCE                                         r  u_uart_debug/write_mem_addr_reg[18]/C
                         clock pessimism              0.232    16.011    
                         clock uncertainty           -0.102    15.909    
    SLICE_X65Y111        FDCE (Recov_fdce_C_CLR)     -0.607    15.302    u_uart_debug/write_mem_addr_reg[18]
  -------------------------------------------------------------------
                         required time                         15.302    
                         arrival time                         -12.642    
  -------------------------------------------------------------------
                         slack                                  2.660    

Slack (MET) :             2.660ns  (required time - arrival time)
  Source:                 fpga_pll.u_rst_sys/delay_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Destination:            u_uart_debug/write_mem_addr_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.836ns  (sys_clk_clk_pll rise@9.836ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        6.186ns  (logic 0.606ns (9.796%)  route 5.580ns (90.204%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.943ns = ( 15.779 - 9.836 ) 
    Source Clock Delay      (SCD):    6.456ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.129     6.755    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.917     1.838 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.691     4.530    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        1.830     6.456    fpga_pll.u_rst_sys/sys_clk
    SLICE_X65Y84         FDCE                                         r  fpga_pll.u_rst_sys/delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDCE (Prop_fdce_C_Q)         0.456     6.912 r  fpga_pll.u_rst_sys/delay_reg[1]/Q
                         net (fo=354, routed)         1.219     8.131    fpga_pll.u_rst_sys/Q[0]
    SLICE_X73Y87         LUT1 (Prop_lut1_I0_O)        0.150     8.281 f  fpga_pll.u_rst_sys/FSM_onehot_state[5]_i_2/O
                         net (fo=385, routed)         4.361    12.642    u_uart_debug/FSM_onehot_state_reg[5]_0
    SLICE_X65Y111        FDCE                                         f  u_uart_debug/write_mem_addr_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      9.836     9.836 r  
    AC19                                              0.000     9.836 r  clk (IN)
                         net (fo=0)                   0.000     9.836    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.251 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896    14.147    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    14.238 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.994    16.231    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.654    11.577 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.569    14.147    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.238 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        1.541    15.779    u_uart_debug/sys_clk
    SLICE_X65Y111        FDCE                                         r  u_uart_debug/write_mem_addr_reg[20]/C
                         clock pessimism              0.232    16.011    
                         clock uncertainty           -0.102    15.909    
    SLICE_X65Y111        FDCE (Recov_fdce_C_CLR)     -0.607    15.302    u_uart_debug/write_mem_addr_reg[20]
  -------------------------------------------------------------------
                         required time                         15.302    
                         arrival time                         -12.642    
  -------------------------------------------------------------------
                         slack                                  2.660    

Slack (MET) :             2.668ns  (required time - arrival time)
  Source:                 fpga_pll.u_rst_sys/delay_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Destination:            u_uart_debug/write_mem_addr_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.836ns  (sys_clk_clk_pll rise@9.836ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        6.179ns  (logic 0.606ns (9.807%)  route 5.573ns (90.193%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.944ns = ( 15.780 - 9.836 ) 
    Source Clock Delay      (SCD):    6.456ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.129     6.755    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.917     1.838 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.691     4.530    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        1.830     6.456    fpga_pll.u_rst_sys/sys_clk
    SLICE_X65Y84         FDCE                                         r  fpga_pll.u_rst_sys/delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDCE (Prop_fdce_C_Q)         0.456     6.912 r  fpga_pll.u_rst_sys/delay_reg[1]/Q
                         net (fo=354, routed)         1.219     8.131    fpga_pll.u_rst_sys/Q[0]
    SLICE_X73Y87         LUT1 (Prop_lut1_I0_O)        0.150     8.281 f  fpga_pll.u_rst_sys/FSM_onehot_state[5]_i_2/O
                         net (fo=385, routed)         4.354    12.635    u_uart_debug/FSM_onehot_state_reg[5]_0
    SLICE_X65Y110        FDCE                                         f  u_uart_debug/write_mem_addr_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      9.836     9.836 r  
    AC19                                              0.000     9.836 r  clk (IN)
                         net (fo=0)                   0.000     9.836    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.251 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896    14.147    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    14.238 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.994    16.231    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.654    11.577 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.569    14.147    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.238 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        1.542    15.780    u_uart_debug/sys_clk
    SLICE_X65Y110        FDCE                                         r  u_uart_debug/write_mem_addr_reg[10]/C
                         clock pessimism              0.232    16.012    
                         clock uncertainty           -0.102    15.910    
    SLICE_X65Y110        FDCE (Recov_fdce_C_CLR)     -0.607    15.303    u_uart_debug/write_mem_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         15.303    
                         arrival time                         -12.635    
  -------------------------------------------------------------------
                         slack                                  2.668    

Slack (MET) :             2.668ns  (required time - arrival time)
  Source:                 fpga_pll.u_rst_sys/delay_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Destination:            u_uart_debug/write_mem_addr_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.836ns  (sys_clk_clk_pll rise@9.836ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        6.179ns  (logic 0.606ns (9.807%)  route 5.573ns (90.193%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.944ns = ( 15.780 - 9.836 ) 
    Source Clock Delay      (SCD):    6.456ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.129     6.755    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.917     1.838 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.691     4.530    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        1.830     6.456    fpga_pll.u_rst_sys/sys_clk
    SLICE_X65Y84         FDCE                                         r  fpga_pll.u_rst_sys/delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDCE (Prop_fdce_C_Q)         0.456     6.912 r  fpga_pll.u_rst_sys/delay_reg[1]/Q
                         net (fo=354, routed)         1.219     8.131    fpga_pll.u_rst_sys/Q[0]
    SLICE_X73Y87         LUT1 (Prop_lut1_I0_O)        0.150     8.281 f  fpga_pll.u_rst_sys/FSM_onehot_state[5]_i_2/O
                         net (fo=385, routed)         4.354    12.635    u_uart_debug/FSM_onehot_state_reg[5]_0
    SLICE_X65Y110        FDCE                                         f  u_uart_debug/write_mem_addr_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      9.836     9.836 r  
    AC19                                              0.000     9.836 r  clk (IN)
                         net (fo=0)                   0.000     9.836    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.251 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896    14.147    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    14.238 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.994    16.231    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.654    11.577 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.569    14.147    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.238 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        1.542    15.780    u_uart_debug/sys_clk
    SLICE_X65Y110        FDCE                                         r  u_uart_debug/write_mem_addr_reg[11]/C
                         clock pessimism              0.232    16.012    
                         clock uncertainty           -0.102    15.910    
    SLICE_X65Y110        FDCE (Recov_fdce_C_CLR)     -0.607    15.303    u_uart_debug/write_mem_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         15.303    
                         arrival time                         -12.635    
  -------------------------------------------------------------------
                         slack                                  2.668    

Slack (MET) :             2.668ns  (required time - arrival time)
  Source:                 fpga_pll.u_rst_sys/delay_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Destination:            u_uart_debug/write_mem_addr_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.836ns  (sys_clk_clk_pll rise@9.836ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        6.179ns  (logic 0.606ns (9.807%)  route 5.573ns (90.193%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.944ns = ( 15.780 - 9.836 ) 
    Source Clock Delay      (SCD):    6.456ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.129     6.755    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.917     1.838 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.691     4.530    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        1.830     6.456    fpga_pll.u_rst_sys/sys_clk
    SLICE_X65Y84         FDCE                                         r  fpga_pll.u_rst_sys/delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDCE (Prop_fdce_C_Q)         0.456     6.912 r  fpga_pll.u_rst_sys/delay_reg[1]/Q
                         net (fo=354, routed)         1.219     8.131    fpga_pll.u_rst_sys/Q[0]
    SLICE_X73Y87         LUT1 (Prop_lut1_I0_O)        0.150     8.281 f  fpga_pll.u_rst_sys/FSM_onehot_state[5]_i_2/O
                         net (fo=385, routed)         4.354    12.635    u_uart_debug/FSM_onehot_state_reg[5]_0
    SLICE_X65Y110        FDCE                                         f  u_uart_debug/write_mem_addr_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      9.836     9.836 r  
    AC19                                              0.000     9.836 r  clk (IN)
                         net (fo=0)                   0.000     9.836    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    11.251 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896    14.147    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    14.238 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.994    16.231    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.654    11.577 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.569    14.147    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    14.238 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        1.542    15.780    u_uart_debug/sys_clk
    SLICE_X65Y110        FDCE                                         r  u_uart_debug/write_mem_addr_reg[12]/C
                         clock pessimism              0.232    16.012    
                         clock uncertainty           -0.102    15.910    
    SLICE_X65Y110        FDCE (Recov_fdce_C_CLR)     -0.607    15.303    u_uart_debug/write_mem_addr_reg[12]
  -------------------------------------------------------------------
                         required time                         15.303    
                         arrival time                         -12.635    
  -------------------------------------------------------------------
                         slack                                  2.668    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_pll rise@0.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.141ns (26.619%)  route 0.389ns (73.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.533ns
    Source Clock Delay      (SCD):    1.992ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.750     2.103    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.703     0.400 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.927     1.327    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        0.639     1.992    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X89Y91         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y91         FDPE (Prop_fdpe_C_Q)         0.141     2.133 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.389     2.522    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X83Y91         FDPE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.027     2.656    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.061     0.596 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.005     1.601    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        0.904     2.533    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X83Y91         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.286     2.248    
    SLICE_X83Y91         FDPE (Remov_fdpe_C_PRE)     -0.095     2.153    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.153    
                         arrival time                           2.522    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_pll rise@0.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.128ns (40.630%)  route 0.187ns (59.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.563ns
    Source Clock Delay      (SCD):    2.011ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.750     2.103    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.703     0.400 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.927     1.327    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        0.658     2.011    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X123Y91        FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y91        FDPE (Prop_fdpe_C_Q)         0.128     2.139 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.187     2.326    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X124Y91        FDCE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.027     2.656    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.061     0.596 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.005     1.601    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        0.934     2.563    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X124Y91        FDCE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.515     2.049    
    SLICE_X124Y91        FDCE (Remov_fdce_C_CLR)     -0.121     1.928    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           2.326    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_pll rise@0.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.128ns (40.630%)  route 0.187ns (59.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.563ns
    Source Clock Delay      (SCD):    2.011ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.750     2.103    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.703     0.400 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.927     1.327    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        0.658     2.011    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X123Y91        FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y91        FDPE (Prop_fdpe_C_Q)         0.128     2.139 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.187     2.326    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X124Y91        FDCE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.027     2.656    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.061     0.596 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.005     1.601    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        0.934     2.563    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X124Y91        FDCE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism             -0.515     2.049    
    SLICE_X124Y91        FDCE (Remov_fdce_C_CLR)     -0.121     1.928    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           2.326    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_pll rise@0.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.128ns (40.630%)  route 0.187ns (59.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.563ns
    Source Clock Delay      (SCD):    2.011ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.750     2.103    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.703     0.400 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.927     1.327    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        0.658     2.011    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X123Y91        FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y91        FDPE (Prop_fdpe_C_Q)         0.128     2.139 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.187     2.326    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X124Y91        FDCE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.027     2.656    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.061     0.596 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.005     1.601    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        0.934     2.563    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X124Y91        FDCE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism             -0.515     2.049    
    SLICE_X124Y91        FDCE (Remov_fdce_C_CLR)     -0.121     1.928    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           2.326    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_pll rise@0.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.128ns (40.630%)  route 0.187ns (59.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.563ns
    Source Clock Delay      (SCD):    2.011ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.750     2.103    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.703     0.400 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.927     1.327    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        0.658     2.011    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X123Y91        FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y91        FDPE (Prop_fdpe_C_Q)         0.128     2.139 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.187     2.326    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X124Y91        FDCE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.027     2.656    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.061     0.596 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.005     1.601    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        0.934     2.563    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X124Y91        FDCE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism             -0.515     2.049    
    SLICE_X124Y91        FDCE (Remov_fdce_C_CLR)     -0.121     1.928    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           2.326    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_pll rise@0.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.128ns (40.630%)  route 0.187ns (59.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.563ns
    Source Clock Delay      (SCD):    2.011ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.750     2.103    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.703     0.400 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.927     1.327    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        0.658     2.011    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X123Y91        FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y91        FDPE (Prop_fdpe_C_Q)         0.128     2.139 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.187     2.326    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X124Y91        FDPE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.027     2.656    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.061     0.596 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.005     1.601    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        0.934     2.563    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X124Y91        FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.515     2.049    
    SLICE_X124Y91        FDPE (Remov_fdpe_C_PRE)     -0.125     1.924    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.326    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_pll rise@0.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.128ns (40.630%)  route 0.187ns (59.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.563ns
    Source Clock Delay      (SCD):    2.011ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.750     2.103    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.703     0.400 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.927     1.327    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        0.658     2.011    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X123Y91        FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y91        FDPE (Prop_fdpe_C_Q)         0.128     2.139 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.187     2.326    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X124Y91        FDPE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.027     2.656    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.061     0.596 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.005     1.601    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        0.934     2.563    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X124Y91        FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.515     2.049    
    SLICE_X124Y91        FDPE (Remov_fdpe_C_PRE)     -0.125     1.924    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.326    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (removal check against rising-edge clock sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_pll rise@0.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.128ns (40.630%)  route 0.187ns (59.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.563ns
    Source Clock Delay      (SCD):    2.011ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.750     2.103    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.703     0.400 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.927     1.327    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        0.658     2.011    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X123Y91        FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y91        FDPE (Prop_fdpe_C_Q)         0.128     2.139 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.187     2.326    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X124Y91        FDPE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.027     2.656    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.061     0.596 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.005     1.601    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        0.934     2.563    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X124Y91        FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism             -0.515     2.049    
    SLICE_X124Y91        FDPE (Remov_fdpe_C_PRE)     -0.125     1.924    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.326    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
                            (removal check against rising-edge clock sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_pll rise@0.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.128ns (40.630%)  route 0.187ns (59.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.563ns
    Source Clock Delay      (SCD):    2.011ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.750     2.103    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.703     0.400 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.927     1.327    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        0.658     2.011    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X123Y91        FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y91        FDPE (Prop_fdpe_C_Q)         0.128     2.139 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.187     2.326    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X124Y91        FDPE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.027     2.656    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.061     0.596 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.005     1.601    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        0.934     2.563    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X124Y91        FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                         clock pessimism             -0.515     2.049    
    SLICE_X124Y91        FDPE (Remov_fdpe_C_PRE)     -0.125     1.924    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.326    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_clk_pll rise@0.000ns - sys_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.379%)  route 0.178ns (54.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.547ns
    Source Clock Delay      (SCD):    1.996ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.750     2.103    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.703     0.400 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.927     1.327    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        0.643     1.996    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X70Y94         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y94         FDPE (Prop_fdpe_C_Q)         0.148     2.144 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.178     2.322    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2
    SLICE_X70Y93         FDCE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.027     2.656    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.061     0.596 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.005     1.601    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        0.918     2.547    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X70Y93         FDCE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism             -0.536     2.012    
    SLICE_X70Y93         FDCE (Remov_fdce_C_CLR)     -0.120     1.892    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.892    
                         arrival time                           2.322    
  -------------------------------------------------------------------
                         slack                                  0.430    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  cpu_clk_clk_pll
  To Clock:  cpu_clk_clk_pll

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fpga_pll.u_rst_cpu/delay_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.856ns  (logic 0.580ns (9.905%)  route 5.276ns (90.095%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.134ns
    Source Clock Delay      (SCD):    6.277ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.129     6.755    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.917     1.838 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.691     4.530    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        1.651     6.277    fpga_pll.u_rst_cpu/cpu_clk
    SLICE_X65Y129        FDCE                                         r  fpga_pll.u_rst_cpu/delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y129        FDCE (Prop_fdce_C_Q)         0.456     6.733 r  fpga_pll.u_rst_cpu/delay_reg[1]/Q
                         net (fo=2, routed)           0.414     7.147    u_axi_clock_sync/inst/s_axi_aresetn
    SLICE_X63Y129        LUT2 (Prop_lut2_I0_O)        0.124     7.271 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          4.862    12.133    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X124Y92        FDPE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896     4.310    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.401 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.994     6.395    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.654     1.741 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.569     4.310    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.401 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        1.733     6.134    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X124Y92        FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 fpga_pll.u_rst_cpu/delay_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.856ns  (logic 0.580ns (9.905%)  route 5.276ns (90.095%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.134ns
    Source Clock Delay      (SCD):    6.277ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.129     6.755    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.917     1.838 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.691     4.530    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        1.651     6.277    fpga_pll.u_rst_cpu/cpu_clk
    SLICE_X65Y129        FDCE                                         r  fpga_pll.u_rst_cpu/delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y129        FDCE (Prop_fdce_C_Q)         0.456     6.733 r  fpga_pll.u_rst_cpu/delay_reg[1]/Q
                         net (fo=2, routed)           0.414     7.147    u_axi_clock_sync/inst/s_axi_aresetn
    SLICE_X63Y129        LUT2 (Prop_lut2_I0_O)        0.124     7.271 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          4.862    12.133    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X124Y92        FDPE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896     4.310    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.401 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.994     6.395    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.654     1.741 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.569     4.310    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.401 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        1.733     6.134    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X124Y92        FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 fpga_pll.u_rst_cpu/delay_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.497ns  (logic 0.580ns (12.897%)  route 3.917ns (87.103%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.115ns
    Source Clock Delay      (SCD):    6.277ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.129     6.755    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.917     1.838 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.691     4.530    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        1.651     6.277    fpga_pll.u_rst_cpu/cpu_clk
    SLICE_X65Y129        FDCE                                         r  fpga_pll.u_rst_cpu/delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y129        FDCE (Prop_fdce_C_Q)         0.456     6.733 r  fpga_pll.u_rst_cpu/delay_reg[1]/Q
                         net (fo=2, routed)           0.414     7.147    u_axi_clock_sync/inst/s_axi_aresetn
    SLICE_X63Y129        LUT2 (Prop_lut2_I0_O)        0.124     7.271 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          3.503    10.774    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X97Y89         FDPE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896     4.310    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.401 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.994     6.395    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.654     1.741 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.569     4.310    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.401 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        1.714     6.115    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X97Y89         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 fpga_pll.u_rst_cpu/delay_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.497ns  (logic 0.580ns (12.897%)  route 3.917ns (87.103%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.115ns
    Source Clock Delay      (SCD):    6.277ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.129     6.755    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.917     1.838 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.691     4.530    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        1.651     6.277    fpga_pll.u_rst_cpu/cpu_clk
    SLICE_X65Y129        FDCE                                         r  fpga_pll.u_rst_cpu/delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y129        FDCE (Prop_fdce_C_Q)         0.456     6.733 r  fpga_pll.u_rst_cpu/delay_reg[1]/Q
                         net (fo=2, routed)           0.414     7.147    u_axi_clock_sync/inst/s_axi_aresetn
    SLICE_X63Y129        LUT2 (Prop_lut2_I0_O)        0.124     7.271 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          3.503    10.774    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X97Y89         FDPE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896     4.310    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.401 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.994     6.395    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.654     1.741 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.569     4.310    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.401 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        1.714     6.115    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X97Y89         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 fpga_pll.u_rst_cpu/delay_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.475ns  (logic 0.580ns (16.691%)  route 2.895ns (83.309%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.083ns
    Source Clock Delay      (SCD):    6.277ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.129     6.755    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.917     1.838 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.691     4.530    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        1.651     6.277    fpga_pll.u_rst_cpu/cpu_clk
    SLICE_X65Y129        FDCE                                         r  fpga_pll.u_rst_cpu/delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y129        FDCE (Prop_fdce_C_Q)         0.456     6.733 r  fpga_pll.u_rst_cpu/delay_reg[1]/Q
                         net (fo=2, routed)           0.414     7.147    u_axi_clock_sync/inst/s_axi_aresetn
    SLICE_X63Y129        LUT2 (Prop_lut2_I0_O)        0.124     7.271 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          2.481     9.752    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X82Y89         FDPE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896     4.310    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.401 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.994     6.395    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.654     1.741 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.569     4.310    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.401 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        1.682     6.083    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X82Y89         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 fpga_pll.u_rst_cpu/delay_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.475ns  (logic 0.580ns (16.691%)  route 2.895ns (83.309%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.083ns
    Source Clock Delay      (SCD):    6.277ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.129     6.755    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.917     1.838 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.691     4.530    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        1.651     6.277    fpga_pll.u_rst_cpu/cpu_clk
    SLICE_X65Y129        FDCE                                         r  fpga_pll.u_rst_cpu/delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y129        FDCE (Prop_fdce_C_Q)         0.456     6.733 r  fpga_pll.u_rst_cpu/delay_reg[1]/Q
                         net (fo=2, routed)           0.414     7.147    u_axi_clock_sync/inst/s_axi_aresetn
    SLICE_X63Y129        LUT2 (Prop_lut2_I0_O)        0.124     7.271 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          2.481     9.752    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X82Y89         FDPE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896     4.310    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.401 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.994     6.395    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.654     1.741 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.569     4.310    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.401 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        1.682     6.083    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X82Y89         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 fpga_pll.u_rst_cpu/delay_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.572ns  (logic 0.580ns (22.552%)  route 1.992ns (77.448%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.925ns
    Source Clock Delay      (SCD):    6.277ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.129     6.755    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.917     1.838 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.691     4.530    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        1.651     6.277    fpga_pll.u_rst_cpu/cpu_clk
    SLICE_X65Y129        FDCE                                         r  fpga_pll.u_rst_cpu/delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y129        FDCE (Prop_fdce_C_Q)         0.456     6.733 r  fpga_pll.u_rst_cpu/delay_reg[1]/Q
                         net (fo=2, routed)           0.414     7.147    u_axi_clock_sync/inst/s_axi_aresetn
    SLICE_X63Y129        LUT2 (Prop_lut2_I0_O)        0.124     7.271 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          1.578     8.849    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X73Y126        FDPE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896     4.310    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.401 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.994     6.395    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.654     1.741 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.569     4.310    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.401 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        1.523     5.925    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X73Y126        FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 fpga_pll.u_rst_cpu/delay_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.572ns  (logic 0.580ns (22.552%)  route 1.992ns (77.448%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.925ns
    Source Clock Delay      (SCD):    6.277ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.129     6.755    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.917     1.838 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.691     4.530    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        1.651     6.277    fpga_pll.u_rst_cpu/cpu_clk
    SLICE_X65Y129        FDCE                                         r  fpga_pll.u_rst_cpu/delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y129        FDCE (Prop_fdce_C_Q)         0.456     6.733 r  fpga_pll.u_rst_cpu/delay_reg[1]/Q
                         net (fo=2, routed)           0.414     7.147    u_axi_clock_sync/inst/s_axi_aresetn
    SLICE_X63Y129        LUT2 (Prop_lut2_I0_O)        0.124     7.271 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          1.578     8.849    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X73Y126        FDPE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896     4.310    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.401 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.994     6.395    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.654     1.741 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.569     4.310    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.401 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        1.523     5.925    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X73Y126        FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 fpga_pll.u_rst_cpu/delay_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.651ns  (logic 0.580ns (35.131%)  route 1.071ns (64.869%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.930ns
    Source Clock Delay      (SCD):    6.277ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.129     6.755    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.917     1.838 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.691     4.530    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        1.651     6.277    fpga_pll.u_rst_cpu/cpu_clk
    SLICE_X65Y129        FDCE                                         r  fpga_pll.u_rst_cpu/delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y129        FDCE (Prop_fdce_C_Q)         0.456     6.733 r  fpga_pll.u_rst_cpu/delay_reg[1]/Q
                         net (fo=2, routed)           0.414     7.147    u_axi_clock_sync/inst/s_axi_aresetn
    SLICE_X63Y129        LUT2 (Prop_lut2_I0_O)        0.124     7.271 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          0.657     7.928    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X62Y125        FDPE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896     4.310    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.401 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.994     6.395    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.654     1.741 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.569     4.310    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.401 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        1.528     5.930    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X62Y125        FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 fpga_pll.u_rst_cpu/delay_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.651ns  (logic 0.580ns (35.131%)  route 1.071ns (64.869%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.930ns
    Source Clock Delay      (SCD):    6.277ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.129     6.755    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.917     1.838 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.691     4.530    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        1.651     6.277    fpga_pll.u_rst_cpu/cpu_clk
    SLICE_X65Y129        FDCE                                         r  fpga_pll.u_rst_cpu/delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y129        FDCE (Prop_fdce_C_Q)         0.456     6.733 r  fpga_pll.u_rst_cpu/delay_reg[1]/Q
                         net (fo=2, routed)           0.414     7.147    u_axi_clock_sync/inst/s_axi_aresetn
    SLICE_X63Y129        LUT2 (Prop_lut2_I0_O)        0.124     7.271 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          0.657     7.928    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X62Y125        FDPE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896     4.310    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.401 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.994     6.395    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.654     1.741 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.569     4.310    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.401 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        1.528     5.930    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X62Y125        FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fpga_pll.u_rst_cpu/delay_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.186ns (31.905%)  route 0.397ns (68.095%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.542ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.465ns
    Source Clock Delay      (SCD):    1.923ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.750     2.103    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.703     0.400 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.927     1.327    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        0.571     1.923    fpga_pll.u_rst_cpu/cpu_clk
    SLICE_X65Y129        FDCE                                         r  fpga_pll.u_rst_cpu/delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y129        FDCE (Prop_fdce_C_Q)         0.141     2.064 r  fpga_pll.u_rst_cpu/delay_reg[1]/Q
                         net (fo=2, routed)           0.143     2.207    u_axi_clock_sync/inst/s_axi_aresetn
    SLICE_X63Y129        LUT2 (Prop_lut2_I0_O)        0.045     2.252 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          0.254     2.506    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X62Y125        FDPE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.027     2.656    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.061     0.596 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.005     1.601    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        0.836     2.465    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X62Y125        FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 fpga_pll.u_rst_cpu/delay_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.186ns (31.905%)  route 0.397ns (68.095%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.542ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.465ns
    Source Clock Delay      (SCD):    1.923ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.750     2.103    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.703     0.400 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.927     1.327    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        0.571     1.923    fpga_pll.u_rst_cpu/cpu_clk
    SLICE_X65Y129        FDCE                                         r  fpga_pll.u_rst_cpu/delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y129        FDCE (Prop_fdce_C_Q)         0.141     2.064 r  fpga_pll.u_rst_cpu/delay_reg[1]/Q
                         net (fo=2, routed)           0.143     2.207    u_axi_clock_sync/inst/s_axi_aresetn
    SLICE_X63Y129        LUT2 (Prop_lut2_I0_O)        0.045     2.252 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          0.254     2.506    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X62Y125        FDPE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.027     2.656    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.061     0.596 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.005     1.601    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        0.836     2.465    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X62Y125        FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 fpga_pll.u_rst_cpu/delay_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.026ns  (logic 0.186ns (18.132%)  route 0.840ns (81.868%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    1.923ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.750     2.103    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.703     0.400 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.927     1.327    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        0.571     1.923    fpga_pll.u_rst_cpu/cpu_clk
    SLICE_X65Y129        FDCE                                         r  fpga_pll.u_rst_cpu/delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y129        FDCE (Prop_fdce_C_Q)         0.141     2.064 r  fpga_pll.u_rst_cpu/delay_reg[1]/Q
                         net (fo=2, routed)           0.143     2.207    u_axi_clock_sync/inst/s_axi_aresetn
    SLICE_X63Y129        LUT2 (Prop_lut2_I0_O)        0.045     2.252 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          0.697     2.949    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X73Y126        FDPE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.027     2.656    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.061     0.596 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.005     1.601    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        0.833     2.462    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X73Y126        FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 fpga_pll.u_rst_cpu/delay_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.026ns  (logic 0.186ns (18.132%)  route 0.840ns (81.868%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    1.923ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.750     2.103    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.703     0.400 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.927     1.327    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        0.571     1.923    fpga_pll.u_rst_cpu/cpu_clk
    SLICE_X65Y129        FDCE                                         r  fpga_pll.u_rst_cpu/delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y129        FDCE (Prop_fdce_C_Q)         0.141     2.064 r  fpga_pll.u_rst_cpu/delay_reg[1]/Q
                         net (fo=2, routed)           0.143     2.207    u_axi_clock_sync/inst/s_axi_aresetn
    SLICE_X63Y129        LUT2 (Prop_lut2_I0_O)        0.045     2.252 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          0.697     2.949    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X73Y126        FDPE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.027     2.656    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.061     0.596 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.005     1.601    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        0.833     2.462    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X73Y126        FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 fpga_pll.u_rst_cpu/delay_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.462ns  (logic 0.186ns (12.722%)  route 1.276ns (87.278%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.609ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.532ns
    Source Clock Delay      (SCD):    1.923ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.750     2.103    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.703     0.400 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.927     1.327    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        0.571     1.923    fpga_pll.u_rst_cpu/cpu_clk
    SLICE_X65Y129        FDCE                                         r  fpga_pll.u_rst_cpu/delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y129        FDCE (Prop_fdce_C_Q)         0.141     2.064 r  fpga_pll.u_rst_cpu/delay_reg[1]/Q
                         net (fo=2, routed)           0.143     2.207    u_axi_clock_sync/inst/s_axi_aresetn
    SLICE_X63Y129        LUT2 (Prop_lut2_I0_O)        0.045     2.252 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          1.133     3.385    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X82Y89         FDPE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.027     2.656    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.061     0.596 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.005     1.601    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        0.903     2.532    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X82Y89         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 fpga_pll.u_rst_cpu/delay_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.462ns  (logic 0.186ns (12.722%)  route 1.276ns (87.278%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.609ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.532ns
    Source Clock Delay      (SCD):    1.923ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.750     2.103    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.703     0.400 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.927     1.327    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        0.571     1.923    fpga_pll.u_rst_cpu/cpu_clk
    SLICE_X65Y129        FDCE                                         r  fpga_pll.u_rst_cpu/delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y129        FDCE (Prop_fdce_C_Q)         0.141     2.064 r  fpga_pll.u_rst_cpu/delay_reg[1]/Q
                         net (fo=2, routed)           0.143     2.207    u_axi_clock_sync/inst/s_axi_aresetn
    SLICE_X63Y129        LUT2 (Prop_lut2_I0_O)        0.045     2.252 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          1.133     3.385    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X82Y89         FDPE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.027     2.656    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.061     0.596 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.005     1.601    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        0.903     2.532    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X82Y89         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 fpga_pll.u_rst_cpu/delay_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.908ns  (logic 0.186ns (9.748%)  route 1.722ns (90.252%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.626ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.549ns
    Source Clock Delay      (SCD):    1.923ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.750     2.103    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.703     0.400 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.927     1.327    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        0.571     1.923    fpga_pll.u_rst_cpu/cpu_clk
    SLICE_X65Y129        FDCE                                         r  fpga_pll.u_rst_cpu/delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y129        FDCE (Prop_fdce_C_Q)         0.141     2.064 r  fpga_pll.u_rst_cpu/delay_reg[1]/Q
                         net (fo=2, routed)           0.143     2.207    u_axi_clock_sync/inst/s_axi_aresetn
    SLICE_X63Y129        LUT2 (Prop_lut2_I0_O)        0.045     2.252 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          1.579     3.832    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X97Y89         FDPE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.027     2.656    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.061     0.596 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.005     1.601    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        0.920     2.549    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X97Y89         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 fpga_pll.u_rst_cpu/delay_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.908ns  (logic 0.186ns (9.748%)  route 1.722ns (90.252%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.626ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.549ns
    Source Clock Delay      (SCD):    1.923ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.750     2.103    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.703     0.400 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.927     1.327    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        0.571     1.923    fpga_pll.u_rst_cpu/cpu_clk
    SLICE_X65Y129        FDCE                                         r  fpga_pll.u_rst_cpu/delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y129        FDCE (Prop_fdce_C_Q)         0.141     2.064 r  fpga_pll.u_rst_cpu/delay_reg[1]/Q
                         net (fo=2, routed)           0.143     2.207    u_axi_clock_sync/inst/s_axi_aresetn
    SLICE_X63Y129        LUT2 (Prop_lut2_I0_O)        0.045     2.252 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          1.579     3.832    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X97Y89         FDPE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.027     2.656    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.061     0.596 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.005     1.601    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        0.920     2.549    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X97Y89         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 fpga_pll.u_rst_cpu/delay_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.477ns  (logic 0.186ns (7.510%)  route 2.291ns (92.490%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.640ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.563ns
    Source Clock Delay      (SCD):    1.923ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.750     2.103    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.703     0.400 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.927     1.327    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        0.571     1.923    fpga_pll.u_rst_cpu/cpu_clk
    SLICE_X65Y129        FDCE                                         r  fpga_pll.u_rst_cpu/delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y129        FDCE (Prop_fdce_C_Q)         0.141     2.064 r  fpga_pll.u_rst_cpu/delay_reg[1]/Q
                         net (fo=2, routed)           0.143     2.207    u_axi_clock_sync/inst/s_axi_aresetn
    SLICE_X63Y129        LUT2 (Prop_lut2_I0_O)        0.045     2.252 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          2.148     4.400    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X124Y92        FDPE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.027     2.656    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.061     0.596 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.005     1.601    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        0.934     2.563    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X124Y92        FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 fpga_pll.u_rst_cpu/delay_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.477ns  (logic 0.186ns (7.510%)  route 2.291ns (92.490%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.640ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.563ns
    Source Clock Delay      (SCD):    1.923ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.750     2.103    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.703     0.400 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.927     1.327    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        0.571     1.923    fpga_pll.u_rst_cpu/cpu_clk
    SLICE_X65Y129        FDCE                                         r  fpga_pll.u_rst_cpu/delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y129        FDCE (Prop_fdce_C_Q)         0.141     2.064 r  fpga_pll.u_rst_cpu/delay_reg[1]/Q
                         net (fo=2, routed)           0.143     2.207    u_axi_clock_sync/inst/s_axi_aresetn
    SLICE_X63Y129        LUT2 (Prop_lut2_I0_O)        0.045     2.252 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          2.148     4.400    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X124Y92        FDPE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.027     2.656    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.061     0.596 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.005     1.601    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        0.934     2.563    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X124Y92        FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_clk_pll
  To Clock:  cpu_clk_clk_pll

Max Delay            71 Endpoints
Min Delay            71 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fpga_pll.u_rst_sys/delay_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.923ns  (logic 0.580ns (5.845%)  route 9.343ns (94.155%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.134ns
    Source Clock Delay      (SCD):    6.456ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.129     6.755    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.917     1.838 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.691     4.530    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        1.830     6.456    fpga_pll.u_rst_sys/sys_clk
    SLICE_X65Y84         FDCE                                         r  fpga_pll.u_rst_sys/delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDCE (Prop_fdce_C_Q)         0.456     6.912 r  fpga_pll.u_rst_sys/delay_reg[1]/Q
                         net (fo=354, routed)         4.481    11.393    u_axi_clock_sync/inst/m_axi_aresetn
    SLICE_X63Y129        LUT2 (Prop_lut2_I1_O)        0.124    11.517 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          4.862    16.379    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X124Y92        FDPE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896     4.310    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.401 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.994     6.395    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.654     1.741 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.569     4.310    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.401 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        1.733     6.134    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X124Y92        FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 fpga_pll.u_rst_sys/delay_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.923ns  (logic 0.580ns (5.845%)  route 9.343ns (94.155%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.134ns
    Source Clock Delay      (SCD):    6.456ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.129     6.755    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.917     1.838 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.691     4.530    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        1.830     6.456    fpga_pll.u_rst_sys/sys_clk
    SLICE_X65Y84         FDCE                                         r  fpga_pll.u_rst_sys/delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDCE (Prop_fdce_C_Q)         0.456     6.912 r  fpga_pll.u_rst_sys/delay_reg[1]/Q
                         net (fo=354, routed)         4.481    11.393    u_axi_clock_sync/inst/m_axi_aresetn
    SLICE_X63Y129        LUT2 (Prop_lut2_I1_O)        0.124    11.517 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          4.862    16.379    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X124Y92        FDPE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896     4.310    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.401 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.994     6.395    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.654     1.741 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.569     4.310    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.401 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        1.733     6.134    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X124Y92        FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 fpga_pll.u_rst_sys/delay_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.565ns  (logic 0.580ns (6.772%)  route 7.985ns (93.228%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.115ns
    Source Clock Delay      (SCD):    6.456ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.129     6.755    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.917     1.838 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.691     4.530    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        1.830     6.456    fpga_pll.u_rst_sys/sys_clk
    SLICE_X65Y84         FDCE                                         r  fpga_pll.u_rst_sys/delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDCE (Prop_fdce_C_Q)         0.456     6.912 r  fpga_pll.u_rst_sys/delay_reg[1]/Q
                         net (fo=354, routed)         4.481    11.393    u_axi_clock_sync/inst/m_axi_aresetn
    SLICE_X63Y129        LUT2 (Prop_lut2_I1_O)        0.124    11.517 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          3.503    15.021    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X97Y89         FDPE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896     4.310    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.401 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.994     6.395    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.654     1.741 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.569     4.310    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.401 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        1.714     6.115    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X97Y89         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 fpga_pll.u_rst_sys/delay_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.565ns  (logic 0.580ns (6.772%)  route 7.985ns (93.228%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.115ns
    Source Clock Delay      (SCD):    6.456ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.129     6.755    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.917     1.838 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.691     4.530    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        1.830     6.456    fpga_pll.u_rst_sys/sys_clk
    SLICE_X65Y84         FDCE                                         r  fpga_pll.u_rst_sys/delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDCE (Prop_fdce_C_Q)         0.456     6.912 r  fpga_pll.u_rst_sys/delay_reg[1]/Q
                         net (fo=354, routed)         4.481    11.393    u_axi_clock_sync/inst/m_axi_aresetn
    SLICE_X63Y129        LUT2 (Prop_lut2_I1_O)        0.124    11.517 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          3.503    15.021    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X97Y89         FDPE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896     4.310    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.401 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.994     6.395    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.654     1.741 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.569     4.310    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.401 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        1.714     6.115    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X97Y89         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 u_uart_debug/command_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Destination:            fpga_pll.u_rst_cpu/delay_reg[0]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.577ns  (logic 0.580ns (7.654%)  route 6.997ns (92.346%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.935ns
    Source Clock Delay      (SCD):    6.461ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.129     6.755    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.917     1.838 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.691     4.530    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        1.835     6.461    u_uart_debug/sys_clk
    SLICE_X67Y96         FDCE                                         r  u_uart_debug/command_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y96         FDCE (Prop_fdce_C_Q)         0.456     6.917 r  u_uart_debug/command_rst_reg/Q
                         net (fo=43, routed)          2.210     9.127    fpga_pll.u_rst_cpu/delay_reg[1]_1
    SLICE_X45Y98         LUT2 (Prop_lut2_I1_O)        0.124     9.251 f  fpga_pll.u_rst_cpu/FSM_onehot_state[5]_i_1/O
                         net (fo=547, routed)         4.787    14.038    fpga_pll.u_rst_cpu/SS[0]
    SLICE_X65Y129        FDCE                                         f  fpga_pll.u_rst_cpu/delay_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896     4.310    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.401 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.994     6.395    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.654     1.741 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.569     4.310    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.401 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        1.533     5.935    fpga_pll.u_rst_cpu/cpu_clk
    SLICE_X65Y129        FDCE                                         r  fpga_pll.u_rst_cpu/delay_reg[0]/C

Slack:                    inf
  Source:                 u_uart_debug/command_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Destination:            fpga_pll.u_rst_cpu/delay_reg[1]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.577ns  (logic 0.580ns (7.654%)  route 6.997ns (92.346%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.935ns
    Source Clock Delay      (SCD):    6.461ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.129     6.755    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.917     1.838 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.691     4.530    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        1.835     6.461    u_uart_debug/sys_clk
    SLICE_X67Y96         FDCE                                         r  u_uart_debug/command_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y96         FDCE (Prop_fdce_C_Q)         0.456     6.917 r  u_uart_debug/command_rst_reg/Q
                         net (fo=43, routed)          2.210     9.127    fpga_pll.u_rst_cpu/delay_reg[1]_1
    SLICE_X45Y98         LUT2 (Prop_lut2_I1_O)        0.124     9.251 f  fpga_pll.u_rst_cpu/FSM_onehot_state[5]_i_1/O
                         net (fo=547, routed)         4.787    14.038    fpga_pll.u_rst_cpu/SS[0]
    SLICE_X65Y129        FDCE                                         f  fpga_pll.u_rst_cpu/delay_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896     4.310    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.401 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.994     6.395    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.654     1.741 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.569     4.310    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.401 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        1.533     5.935    fpga_pll.u_rst_cpu/cpu_clk
    SLICE_X65Y129        FDCE                                         r  fpga_pll.u_rst_cpu/delay_reg[1]/C

Slack:                    inf
  Source:                 fpga_pll.u_rst_sys/delay_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.543ns  (logic 0.580ns (7.690%)  route 6.963ns (92.310%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.083ns
    Source Clock Delay      (SCD):    6.456ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.129     6.755    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.917     1.838 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.691     4.530    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        1.830     6.456    fpga_pll.u_rst_sys/sys_clk
    SLICE_X65Y84         FDCE                                         r  fpga_pll.u_rst_sys/delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDCE (Prop_fdce_C_Q)         0.456     6.912 r  fpga_pll.u_rst_sys/delay_reg[1]/Q
                         net (fo=354, routed)         4.481    11.393    u_axi_clock_sync/inst/m_axi_aresetn
    SLICE_X63Y129        LUT2 (Prop_lut2_I1_O)        0.124    11.517 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          2.481    13.999    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X82Y89         FDPE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896     4.310    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.401 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.994     6.395    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.654     1.741 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.569     4.310    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.401 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        1.682     6.083    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X82Y89         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 fpga_pll.u_rst_sys/delay_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.543ns  (logic 0.580ns (7.690%)  route 6.963ns (92.310%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.083ns
    Source Clock Delay      (SCD):    6.456ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.129     6.755    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.917     1.838 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.691     4.530    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        1.830     6.456    fpga_pll.u_rst_sys/sys_clk
    SLICE_X65Y84         FDCE                                         r  fpga_pll.u_rst_sys/delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDCE (Prop_fdce_C_Q)         0.456     6.912 r  fpga_pll.u_rst_sys/delay_reg[1]/Q
                         net (fo=354, routed)         4.481    11.393    u_axi_clock_sync/inst/m_axi_aresetn
    SLICE_X63Y129        LUT2 (Prop_lut2_I1_O)        0.124    11.517 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          2.481    13.999    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X82Y89         FDPE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896     4.310    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.401 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.994     6.395    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.654     1.741 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.569     4.310    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.401 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        1.682     6.083    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X82Y89         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 fpga_pll.u_rst_sys/delay_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.639ns  (logic 0.580ns (8.736%)  route 6.059ns (91.264%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.531ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.925ns
    Source Clock Delay      (SCD):    6.456ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.129     6.755    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.917     1.838 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.691     4.530    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        1.830     6.456    fpga_pll.u_rst_sys/sys_clk
    SLICE_X65Y84         FDCE                                         r  fpga_pll.u_rst_sys/delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDCE (Prop_fdce_C_Q)         0.456     6.912 r  fpga_pll.u_rst_sys/delay_reg[1]/Q
                         net (fo=354, routed)         4.481    11.393    u_axi_clock_sync/inst/m_axi_aresetn
    SLICE_X63Y129        LUT2 (Prop_lut2_I1_O)        0.124    11.517 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          1.578    13.095    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X73Y126        FDPE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896     4.310    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.401 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.994     6.395    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.654     1.741 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.569     4.310    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.401 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        1.523     5.925    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X73Y126        FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 fpga_pll.u_rst_sys/delay_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.639ns  (logic 0.580ns (8.736%)  route 6.059ns (91.264%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.531ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.925ns
    Source Clock Delay      (SCD):    6.456ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.129     6.755    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.917     1.838 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.691     4.530    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        1.830     6.456    fpga_pll.u_rst_sys/sys_clk
    SLICE_X65Y84         FDCE                                         r  fpga_pll.u_rst_sys/delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDCE (Prop_fdce_C_Q)         0.456     6.912 r  fpga_pll.u_rst_sys/delay_reg[1]/Q
                         net (fo=354, routed)         4.481    11.393    u_axi_clock_sync/inst/m_axi_aresetn
    SLICE_X63Y129        LUT2 (Prop_lut2_I1_O)        0.124    11.517 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          1.578    13.095    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X73Y126        FDPE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896     4.310    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.401 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.994     6.395    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.654     1.741 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.569     4.310    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.401 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        1.523     5.925    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X73Y126        FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.300ns  (logic 0.128ns (42.657%)  route 0.172ns (57.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.543ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.750     2.103    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.703     0.400 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.927     1.327    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        0.567     1.919    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X71Y122        FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y122        FDRE (Prop_fdre_C_Q)         0.128     2.047 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.172     2.219    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X71Y123        FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.027     2.656    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.061     0.596 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.005     1.601    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        0.833     2.462    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X71Y123        FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.332ns  (logic 0.128ns (38.605%)  route 0.204ns (61.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.543ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.750     2.103    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.703     0.400 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.927     1.327    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        0.567     1.919    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X73Y122        FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y122        FDRE (Prop_fdre_C_Q)         0.128     2.047 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.204     2.251    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X72Y123        FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.027     2.656    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.061     0.596 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.005     1.601    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        0.833     2.462    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X72Y123        FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.410%)  route 0.199ns (58.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.545ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.464ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.750     2.103    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.703     0.400 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.927     1.327    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        0.567     1.919    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X71Y122        FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y122        FDRE (Prop_fdre_C_Q)         0.141     2.060 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.199     2.260    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X72Y122        FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.027     2.656    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.061     0.596 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.005     1.601    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        0.835     2.464    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X72Y122        FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.615%)  route 0.215ns (60.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.542ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.461ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.750     2.103    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.703     0.400 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.927     1.327    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        0.567     1.919    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X71Y122        FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y122        FDRE (Prop_fdre_C_Q)         0.141     2.060 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.215     2.275    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X71Y124        FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.027     2.656    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.061     0.596 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.005     1.601    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        0.832     2.461    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X71Y124        FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.368ns  (logic 0.128ns (34.793%)  route 0.240ns (65.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.545ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.464ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.750     2.103    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.703     0.400 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.927     1.327    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        0.567     1.919    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X71Y122        FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y122        FDRE (Prop_fdre_C_Q)         0.128     2.047 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.240     2.287    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X72Y122        FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.027     2.656    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.061     0.596 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.005     1.601    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        0.835     2.464    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X72Y122        FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.295ns  (logic 0.164ns (55.516%)  route 0.131ns (44.484%))
  Logic Levels:           0  
  Clock Path Skew:        0.552ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.563ns
    Source Clock Delay      (SCD):    2.012ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.750     2.103    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.703     0.400 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.927     1.327    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        0.659     2.012    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X124Y91        FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y91        FDPE (Prop_fdpe_C_Q)         0.164     2.176 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.131     2.307    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/src_in
    SLICE_X125Y90        FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.027     2.656    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.061     0.596 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.005     1.601    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        0.934     2.563    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X125Y90        FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.300ns  (logic 0.128ns (42.673%)  route 0.172ns (57.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.553ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.563ns
    Source Clock Delay      (SCD):    2.011ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.750     2.103    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.703     0.400 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.927     1.327    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        0.658     2.011    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X127Y89        FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y89        FDRE (Prop_fdre_C_Q)         0.128     2.139 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.172     2.311    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X131Y90        FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.027     2.656    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.061     0.596 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.005     1.601    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        0.934     2.563    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X131Y90        FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.714%)  route 0.254ns (64.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.543ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.750     2.103    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.703     0.400 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.927     1.327    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        0.567     1.919    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X71Y122        FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y122        FDRE (Prop_fdre_C_Q)         0.141     2.060 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.254     2.314    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X71Y123        FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.027     2.656    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.061     0.596 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.005     1.601    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        0.833     2.462    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X71Y123        FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.307ns  (logic 0.128ns (41.681%)  route 0.179ns (58.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.553ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.563ns
    Source Clock Delay      (SCD):    2.011ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.750     2.103    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.703     0.400 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.927     1.327    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        0.658     2.011    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X127Y88        FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y88        FDRE (Prop_fdre_C_Q)         0.128     2.139 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.179     2.318    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X132Y89        FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.027     2.656    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.061     0.596 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.005     1.601    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        0.934     2.563    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X132Y89        FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.285%)  route 0.201ns (58.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.553ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.544ns
    Source Clock Delay      (SCD):    1.992ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.750     2.103    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.703     0.400 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.927     1.327    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        0.639     1.992    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X89Y91         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y91         FDPE (Prop_fdpe_C_Q)         0.141     2.133 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.201     2.333    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/src_in
    SLICE_X90Y89         FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.027     2.656    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.061     0.596 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.005     1.601    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        0.915     2.544    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X90Y89         FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  cpu_clk_clk_pll
  To Clock:  sys_clk_clk_pll

Max Delay           160 Endpoints
Min Delay           160 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fpga_pll.u_rst_cpu/delay_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.692ns  (logic 0.580ns (10.190%)  route 5.112ns (89.810%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.133ns
    Source Clock Delay      (SCD):    6.277ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.129     6.755    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.917     1.838 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.691     4.530    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        1.651     6.277    fpga_pll.u_rst_cpu/cpu_clk
    SLICE_X65Y129        FDCE                                         r  fpga_pll.u_rst_cpu/delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y129        FDCE (Prop_fdce_C_Q)         0.456     6.733 r  fpga_pll.u_rst_cpu/delay_reg[1]/Q
                         net (fo=2, routed)           0.414     7.147    u_axi_clock_sync/inst/s_axi_aresetn
    SLICE_X63Y129        LUT2 (Prop_lut2_I0_O)        0.124     7.271 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          4.698    11.969    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X123Y91        FDPE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896     4.310    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.401 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.994     6.395    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.654     1.741 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.569     4.310    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.401 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        1.732     6.133    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X123Y91        FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 fpga_pll.u_rst_cpu/delay_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.692ns  (logic 0.580ns (10.190%)  route 5.112ns (89.810%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.133ns
    Source Clock Delay      (SCD):    6.277ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.129     6.755    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.917     1.838 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.691     4.530    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        1.651     6.277    fpga_pll.u_rst_cpu/cpu_clk
    SLICE_X65Y129        FDCE                                         r  fpga_pll.u_rst_cpu/delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y129        FDCE (Prop_fdce_C_Q)         0.456     6.733 r  fpga_pll.u_rst_cpu/delay_reg[1]/Q
                         net (fo=2, routed)           0.414     7.147    u_axi_clock_sync/inst/s_axi_aresetn
    SLICE_X63Y129        LUT2 (Prop_lut2_I0_O)        0.124     7.271 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          4.698    11.969    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X123Y91        FDPE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896     4.310    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.401 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.994     6.395    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.654     1.741 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.569     4.310    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.401 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        1.732     6.133    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X123Y91        FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 fpga_pll.u_rst_cpu/delay_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.032ns  (logic 0.580ns (14.386%)  route 3.452ns (85.614%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.105ns
    Source Clock Delay      (SCD):    6.277ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.129     6.755    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.917     1.838 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.691     4.530    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        1.651     6.277    fpga_pll.u_rst_cpu/cpu_clk
    SLICE_X65Y129        FDCE                                         r  fpga_pll.u_rst_cpu/delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y129        FDCE (Prop_fdce_C_Q)         0.456     6.733 r  fpga_pll.u_rst_cpu/delay_reg[1]/Q
                         net (fo=2, routed)           0.414     7.147    u_axi_clock_sync/inst/s_axi_aresetn
    SLICE_X63Y129        LUT2 (Prop_lut2_I0_O)        0.124     7.271 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          3.038    10.309    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X88Y91         FDPE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896     4.310    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.401 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.994     6.395    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.654     1.741 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.569     4.310    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.401 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        1.704     6.105    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X88Y91         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 fpga_pll.u_rst_cpu/delay_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.032ns  (logic 0.580ns (14.386%)  route 3.452ns (85.614%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.105ns
    Source Clock Delay      (SCD):    6.277ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.129     6.755    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.917     1.838 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.691     4.530    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        1.651     6.277    fpga_pll.u_rst_cpu/cpu_clk
    SLICE_X65Y129        FDCE                                         r  fpga_pll.u_rst_cpu/delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y129        FDCE (Prop_fdce_C_Q)         0.456     6.733 r  fpga_pll.u_rst_cpu/delay_reg[1]/Q
                         net (fo=2, routed)           0.414     7.147    u_axi_clock_sync/inst/s_axi_aresetn
    SLICE_X63Y129        LUT2 (Prop_lut2_I0_O)        0.124     7.271 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          3.038    10.309    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X88Y91         FDPE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896     4.310    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.401 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.994     6.395    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.654     1.741 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.569     4.310    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.401 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        1.704     6.105    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X88Y91         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.083ns  (logic 1.336ns (43.339%)  route 1.747ns (56.661%))
  Logic Levels:           0  
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.940ns
    Source Clock Delay      (SCD):    6.288ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.129     6.755    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.917     1.838 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.691     4.530    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        1.662     6.288    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X90Y110        RAMD32                                       r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y110        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336     7.624 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC/O
                         net (fo=1, routed)           1.747     9.371    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17_n_5
    SLICE_X71Y106        FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896     4.310    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.401 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.994     6.395    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.654     1.741 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.569     4.310    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.401 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        1.538     5.940    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/m_aclk
    SLICE_X71Y106        FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]/C

Slack:                    inf
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.049ns  (logic 1.343ns (44.051%)  route 1.706ns (55.949%))
  Logic Levels:           0  
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.940ns
    Source Clock Delay      (SCD):    6.288ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.129     6.755    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.917     1.838 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.691     4.530    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        1.662     6.288    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X90Y110        RAMD32                                       r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y110        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343     7.631 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB/O
                         net (fo=1, routed)           1.706     9.337    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17_n_3
    SLICE_X71Y106        FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896     4.310    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.401 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.994     6.395    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.654     1.741 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.569     4.310    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.401 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        1.538     5.940    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/m_aclk
    SLICE_X71Y106        FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/C

Slack:                    inf
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.009ns  (logic 1.317ns (43.764%)  route 1.692ns (56.236%))
  Logic Levels:           0  
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.940ns
    Source Clock Delay      (SCD):    6.288ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.129     6.755    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.917     1.838 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.691     4.530    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        1.662     6.288    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X90Y110        RAMD32                                       r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y110        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.317     7.605 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMB_D1/O
                         net (fo=1, routed)           1.692     9.297    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17_n_2
    SLICE_X71Y106        FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896     4.310    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.401 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.994     6.395    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.654     1.741 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.569     4.310    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.401 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        1.538     5.940    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/m_aclk
    SLICE_X71Y106        FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/C

Slack:                    inf
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.009ns  (logic 1.344ns (44.660%)  route 1.665ns (55.340%))
  Logic Levels:           0  
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.940ns
    Source Clock Delay      (SCD):    6.266ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.129     6.755    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.917     1.838 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.691     4.530    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        1.640     6.266    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/WCLK
    SLICE_X84Y116        RAMD32                                       r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y116        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     7.610 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA/O
                         net (fo=1, routed)           1.665     9.275    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35_n_1
    SLICE_X64Y115        FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896     4.310    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.401 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.994     6.395    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.654     1.741 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.569     4.310    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.401 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        1.538     5.940    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/m_aclk
    SLICE_X64Y115        FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[30]/C

Slack:                    inf
  Source:                 fpga_pll.u_rst_cpu/delay_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.947ns  (logic 0.580ns (19.678%)  route 2.367ns (80.322%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.104ns
    Source Clock Delay      (SCD):    6.277ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.129     6.755    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.917     1.838 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.691     4.530    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        1.651     6.277    fpga_pll.u_rst_cpu/cpu_clk
    SLICE_X65Y129        FDCE                                         r  fpga_pll.u_rst_cpu/delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y129        FDCE (Prop_fdce_C_Q)         0.456     6.733 r  fpga_pll.u_rst_cpu/delay_reg[1]/Q
                         net (fo=2, routed)           0.414     7.147    u_axi_clock_sync/inst/s_axi_aresetn
    SLICE_X63Y129        LUT2 (Prop_lut2_I0_O)        0.124     7.271 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          1.954     9.224    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X70Y94         FDPE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896     4.310    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.401 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.994     6.395    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.654     1.741 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.569     4.310    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.401 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        1.703     6.104    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X70Y94         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 fpga_pll.u_rst_cpu/delay_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.947ns  (logic 0.580ns (19.678%)  route 2.367ns (80.322%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.104ns
    Source Clock Delay      (SCD):    6.277ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.129     6.755    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.917     1.838 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.691     4.530    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        1.651     6.277    fpga_pll.u_rst_cpu/cpu_clk
    SLICE_X65Y129        FDCE                                         r  fpga_pll.u_rst_cpu/delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y129        FDCE (Prop_fdce_C_Q)         0.456     6.733 r  fpga_pll.u_rst_cpu/delay_reg[1]/Q
                         net (fo=2, routed)           0.414     7.147    u_axi_clock_sync/inst/s_axi_aresetn
    SLICE_X63Y129        LUT2 (Prop_lut2_I0_O)        0.124     7.271 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          1.954     9.224    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X70Y94         FDPE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896     4.310    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.401 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.994     6.395    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.654     1.741 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.569     4.310    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.401 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        1.703     6.104    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X70Y94         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.322ns  (logic 0.128ns (39.768%)  route 0.194ns (60.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.546ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.466ns
    Source Clock Delay      (SCD):    1.920ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.750     2.103    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.703     0.400 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.927     1.327    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        0.568     1.920    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X67Y122        FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y122        FDRE (Prop_fdre_C_Q)         0.128     2.048 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.194     2.242    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X63Y123        FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.027     2.656    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.061     0.596 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.005     1.601    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        0.837     2.466    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X63Y123        FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.030%)  route 0.170ns (50.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.545ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.459ns
    Source Clock Delay      (SCD):    1.914ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.750     2.103    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.703     0.400 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.927     1.327    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        0.562     1.914    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X74Y124        FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y124        FDRE (Prop_fdre_C_Q)         0.164     2.078 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.170     2.249    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X74Y123        FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.027     2.656    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.061     0.596 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.005     1.601    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        0.830     2.459    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X74Y123        FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.848%)  route 0.204ns (59.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.546ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.466ns
    Source Clock Delay      (SCD):    1.920ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.750     2.103    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.703     0.400 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.927     1.327    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        0.568     1.920    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X71Y120        FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y120        FDRE (Prop_fdre_C_Q)         0.141     2.061 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.204     2.266    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X73Y120        FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.027     2.656    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.061     0.596 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.005     1.601    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        0.837     2.466    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X73Y120        FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.923%)  route 0.173ns (55.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.551ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.534ns
    Source Clock Delay      (SCD):    1.984ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.750     2.103    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.703     0.400 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.927     1.327    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        0.631     1.984    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X87Y91         FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y91         FDRE (Prop_fdre_C_Q)         0.141     2.125 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.173     2.298    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X86Y91         FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.027     2.656    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.061     0.596 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.005     1.601    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        0.905     2.534    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X86Y91         FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.379ns  (logic 0.128ns (33.796%)  route 0.251ns (66.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.545ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.465ns
    Source Clock Delay      (SCD):    1.920ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.750     2.103    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.703     0.400 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.927     1.327    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        0.568     1.920    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X69Y122        FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y122        FDRE (Prop_fdre_C_Q)         0.128     2.048 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.251     2.299    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X68Y122        FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.027     2.656    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.061     0.596 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.005     1.601    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        0.836     2.465    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X68Y122        FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.793%)  route 0.242ns (63.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.543ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.463ns
    Source Clock Delay      (SCD):    1.920ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.750     2.103    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.703     0.400 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.927     1.327    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        0.568     1.920    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X67Y122        FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y122        FDRE (Prop_fdre_C_Q)         0.141     2.061 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.242     2.304    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X67Y123        FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.027     2.656    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.061     0.596 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.005     1.601    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        0.834     2.463    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X67Y123        FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.388ns  (logic 0.164ns (42.258%)  route 0.224ns (57.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.545ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.466ns
    Source Clock Delay      (SCD):    1.921ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.750     2.103    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.703     0.400 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.927     1.327    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        0.569     1.921    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X62Y126        FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y126        FDPE (Prop_fdpe_C_Q)         0.164     2.085 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.224     2.309    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/src_in
    SLICE_X62Y123        FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.027     2.656    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.061     0.596 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.005     1.601    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        0.837     2.466    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X62Y123        FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.692%)  route 0.254ns (64.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.545ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.465ns
    Source Clock Delay      (SCD):    1.920ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.750     2.103    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.703     0.400 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.927     1.327    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        0.568     1.920    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X69Y122        FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y122        FDRE (Prop_fdre_C_Q)         0.141     2.061 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.254     2.315    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X68Y122        FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.027     2.656    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.061     0.596 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.005     1.601    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        0.836     2.465    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X68Y122        FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.404ns  (logic 0.148ns (36.624%)  route 0.256ns (63.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.542ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.461ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.750     2.103    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.703     0.400 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.927     1.327    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        0.567     1.919    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X72Y122        FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y122        FDRE (Prop_fdre_C_Q)         0.148     2.067 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.256     2.323    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X74Y122        FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.027     2.656    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.061     0.596 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.005     1.601    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        0.832     2.461    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X74Y122        FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@15.164ns period=30.328ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.406ns  (logic 0.164ns (40.426%)  route 0.242ns (59.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.545ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.464ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.750     2.103    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.703     0.400 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.927     1.327    fpga_pll.u_clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkout1_buf/O
                         net (fo=7229, routed)        0.567     1.919    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X72Y122        FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y122        FDRE (Prop_fdre_C_Q)         0.164     2.083 r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.242     2.325    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X73Y122        FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.027     2.656    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.061     0.596 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.005     1.601    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        0.835     2.464    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X73Y122        FDRE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_clk_pll
  To Clock:  sys_clk_clk_pll

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fpga_pll.u_rst_sys/delay_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.759ns  (logic 0.580ns (5.943%)  route 9.179ns (94.057%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.133ns
    Source Clock Delay      (SCD):    6.456ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.129     6.755    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.917     1.838 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.691     4.530    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        1.830     6.456    fpga_pll.u_rst_sys/sys_clk
    SLICE_X65Y84         FDCE                                         r  fpga_pll.u_rst_sys/delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDCE (Prop_fdce_C_Q)         0.456     6.912 r  fpga_pll.u_rst_sys/delay_reg[1]/Q
                         net (fo=354, routed)         4.481    11.393    u_axi_clock_sync/inst/m_axi_aresetn
    SLICE_X63Y129        LUT2 (Prop_lut2_I1_O)        0.124    11.517 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          4.698    16.215    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X123Y91        FDPE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896     4.310    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.401 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.994     6.395    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.654     1.741 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.569     4.310    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.401 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        1.732     6.133    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X123Y91        FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 fpga_pll.u_rst_sys/delay_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.759ns  (logic 0.580ns (5.943%)  route 9.179ns (94.057%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.133ns
    Source Clock Delay      (SCD):    6.456ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.129     6.755    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.917     1.838 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.691     4.530    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        1.830     6.456    fpga_pll.u_rst_sys/sys_clk
    SLICE_X65Y84         FDCE                                         r  fpga_pll.u_rst_sys/delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDCE (Prop_fdce_C_Q)         0.456     6.912 r  fpga_pll.u_rst_sys/delay_reg[1]/Q
                         net (fo=354, routed)         4.481    11.393    u_axi_clock_sync/inst/m_axi_aresetn
    SLICE_X63Y129        LUT2 (Prop_lut2_I1_O)        0.124    11.517 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          4.698    16.215    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X123Y91        FDPE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896     4.310    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.401 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.994     6.395    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.654     1.741 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.569     4.310    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.401 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        1.732     6.133    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X123Y91        FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 fpga_pll.u_rst_sys/delay_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.099ns  (logic 0.580ns (7.161%)  route 7.519ns (92.839%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.105ns
    Source Clock Delay      (SCD):    6.456ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.129     6.755    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.917     1.838 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.691     4.530    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        1.830     6.456    fpga_pll.u_rst_sys/sys_clk
    SLICE_X65Y84         FDCE                                         r  fpga_pll.u_rst_sys/delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDCE (Prop_fdce_C_Q)         0.456     6.912 r  fpga_pll.u_rst_sys/delay_reg[1]/Q
                         net (fo=354, routed)         4.481    11.393    u_axi_clock_sync/inst/m_axi_aresetn
    SLICE_X63Y129        LUT2 (Prop_lut2_I1_O)        0.124    11.517 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          3.038    14.555    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X88Y91         FDPE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896     4.310    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.401 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.994     6.395    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.654     1.741 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.569     4.310    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.401 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        1.704     6.105    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X88Y91         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 fpga_pll.u_rst_sys/delay_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.099ns  (logic 0.580ns (7.161%)  route 7.519ns (92.839%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.105ns
    Source Clock Delay      (SCD):    6.456ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.129     6.755    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.917     1.838 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.691     4.530    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        1.830     6.456    fpga_pll.u_rst_sys/sys_clk
    SLICE_X65Y84         FDCE                                         r  fpga_pll.u_rst_sys/delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDCE (Prop_fdce_C_Q)         0.456     6.912 r  fpga_pll.u_rst_sys/delay_reg[1]/Q
                         net (fo=354, routed)         4.481    11.393    u_axi_clock_sync/inst/m_axi_aresetn
    SLICE_X63Y129        LUT2 (Prop_lut2_I1_O)        0.124    11.517 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          3.038    14.555    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X88Y91         FDPE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896     4.310    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.401 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.994     6.395    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.654     1.741 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.569     4.310    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.401 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        1.704     6.105    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X88Y91         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 fpga_pll.u_rst_sys/delay_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.015ns  (logic 0.580ns (8.268%)  route 6.435ns (91.732%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.104ns
    Source Clock Delay      (SCD):    6.456ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.129     6.755    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.917     1.838 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.691     4.530    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        1.830     6.456    fpga_pll.u_rst_sys/sys_clk
    SLICE_X65Y84         FDCE                                         r  fpga_pll.u_rst_sys/delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDCE (Prop_fdce_C_Q)         0.456     6.912 r  fpga_pll.u_rst_sys/delay_reg[1]/Q
                         net (fo=354, routed)         4.481    11.393    u_axi_clock_sync/inst/m_axi_aresetn
    SLICE_X63Y129        LUT2 (Prop_lut2_I1_O)        0.124    11.517 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          1.954    13.471    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X70Y94         FDPE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896     4.310    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.401 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.994     6.395    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.654     1.741 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.569     4.310    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.401 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        1.703     6.104    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X70Y94         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 fpga_pll.u_rst_sys/delay_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.015ns  (logic 0.580ns (8.268%)  route 6.435ns (91.732%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.104ns
    Source Clock Delay      (SCD):    6.456ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.129     6.755    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.917     1.838 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.691     4.530    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        1.830     6.456    fpga_pll.u_rst_sys/sys_clk
    SLICE_X65Y84         FDCE                                         r  fpga_pll.u_rst_sys/delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDCE (Prop_fdce_C_Q)         0.456     6.912 r  fpga_pll.u_rst_sys/delay_reg[1]/Q
                         net (fo=354, routed)         4.481    11.393    u_axi_clock_sync/inst/m_axi_aresetn
    SLICE_X63Y129        LUT2 (Prop_lut2_I1_O)        0.124    11.517 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          1.954    13.471    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X70Y94         FDPE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896     4.310    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.401 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.994     6.395    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.654     1.741 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.569     4.310    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.401 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        1.703     6.104    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X70Y94         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 fpga_pll.u_rst_sys/delay_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.964ns  (logic 0.580ns (9.726%)  route 5.384ns (90.274%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.932ns
    Source Clock Delay      (SCD):    6.456ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.129     6.755    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.917     1.838 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.691     4.530    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        1.830     6.456    fpga_pll.u_rst_sys/sys_clk
    SLICE_X65Y84         FDCE                                         r  fpga_pll.u_rst_sys/delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDCE (Prop_fdce_C_Q)         0.456     6.912 r  fpga_pll.u_rst_sys/delay_reg[1]/Q
                         net (fo=354, routed)         4.481    11.393    u_axi_clock_sync/inst/m_axi_aresetn
    SLICE_X63Y129        LUT2 (Prop_lut2_I1_O)        0.124    11.517 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          0.902    12.420    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X64Y122        FDPE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896     4.310    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.401 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.994     6.395    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.654     1.741 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.569     4.310    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.401 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        1.530     5.932    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X64Y122        FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 fpga_pll.u_rst_sys/delay_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.964ns  (logic 0.580ns (9.726%)  route 5.384ns (90.274%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.932ns
    Source Clock Delay      (SCD):    6.456ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.129     6.755    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.917     1.838 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.691     4.530    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        1.830     6.456    fpga_pll.u_rst_sys/sys_clk
    SLICE_X65Y84         FDCE                                         r  fpga_pll.u_rst_sys/delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDCE (Prop_fdce_C_Q)         0.456     6.912 r  fpga_pll.u_rst_sys/delay_reg[1]/Q
                         net (fo=354, routed)         4.481    11.393    u_axi_clock_sync/inst/m_axi_aresetn
    SLICE_X63Y129        LUT2 (Prop_lut2_I1_O)        0.124    11.517 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          0.902    12.420    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X64Y122        FDPE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896     4.310    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.401 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.994     6.395    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.654     1.741 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.569     4.310    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.401 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        1.530     5.932    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X64Y122        FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 fpga_pll.u_rst_sys/delay_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.687ns  (logic 0.580ns (10.199%)  route 5.107ns (89.801%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.520ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.936ns
    Source Clock Delay      (SCD):    6.456ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.129     6.755    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.917     1.838 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.691     4.530    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        1.830     6.456    fpga_pll.u_rst_sys/sys_clk
    SLICE_X65Y84         FDCE                                         r  fpga_pll.u_rst_sys/delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDCE (Prop_fdce_C_Q)         0.456     6.912 r  fpga_pll.u_rst_sys/delay_reg[1]/Q
                         net (fo=354, routed)         4.481    11.393    u_axi_clock_sync/inst/m_axi_aresetn
    SLICE_X63Y129        LUT2 (Prop_lut2_I1_O)        0.124    11.517 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          0.625    12.143    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X63Y129        FDPE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896     4.310    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.401 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.994     6.395    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.654     1.741 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.569     4.310    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.401 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        1.534     5.936    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X63Y129        FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 fpga_pll.u_rst_sys/delay_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.687ns  (logic 0.580ns (10.199%)  route 5.107ns (89.801%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.520ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.936ns
    Source Clock Delay      (SCD):    6.456ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.129     6.755    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.917     1.838 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.691     4.530    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        1.830     6.456    fpga_pll.u_rst_sys/sys_clk
    SLICE_X65Y84         FDCE                                         r  fpga_pll.u_rst_sys/delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDCE (Prop_fdce_C_Q)         0.456     6.912 r  fpga_pll.u_rst_sys/delay_reg[1]/Q
                         net (fo=354, routed)         4.481    11.393    u_axi_clock_sync/inst/m_axi_aresetn
    SLICE_X63Y129        LUT2 (Prop_lut2_I1_O)        0.124    11.517 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          0.625    12.143    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X63Y129        FDPE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896     4.310    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.401 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.994     6.395    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.654     1.741 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.569     4.310    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.401 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        1.534     5.936    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X63Y129        FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fpga_pll.u_rst_sys/delay_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.543ns  (logic 0.186ns (7.315%)  route 2.357ns (92.685%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.476ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.470ns
    Source Clock Delay      (SCD):    1.995ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.750     2.103    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.703     0.400 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.927     1.327    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        0.642     1.995    fpga_pll.u_rst_sys/sys_clk
    SLICE_X65Y84         FDCE                                         r  fpga_pll.u_rst_sys/delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDCE (Prop_fdce_C_Q)         0.141     2.136 r  fpga_pll.u_rst_sys/delay_reg[1]/Q
                         net (fo=354, routed)         2.140     4.276    u_axi_clock_sync/inst/m_axi_aresetn
    SLICE_X63Y129        LUT2 (Prop_lut2_I1_O)        0.045     4.321 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          0.216     4.538    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X63Y129        FDPE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.027     2.656    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.061     0.596 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.005     1.601    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        0.841     2.470    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X63Y129        FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 fpga_pll.u_rst_sys/delay_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.543ns  (logic 0.186ns (7.315%)  route 2.357ns (92.685%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.476ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.470ns
    Source Clock Delay      (SCD):    1.995ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.750     2.103    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.703     0.400 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.927     1.327    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        0.642     1.995    fpga_pll.u_rst_sys/sys_clk
    SLICE_X65Y84         FDCE                                         r  fpga_pll.u_rst_sys/delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDCE (Prop_fdce_C_Q)         0.141     2.136 r  fpga_pll.u_rst_sys/delay_reg[1]/Q
                         net (fo=354, routed)         2.140     4.276    u_axi_clock_sync/inst/m_axi_aresetn
    SLICE_X63Y129        LUT2 (Prop_lut2_I1_O)        0.045     4.321 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          0.216     4.538    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X63Y129        FDPE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.027     2.656    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.061     0.596 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.005     1.601    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        0.841     2.470    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X63Y129        FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 fpga_pll.u_rst_sys/delay_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.716ns  (logic 0.186ns (6.849%)  route 2.530ns (93.151%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.473ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.467ns
    Source Clock Delay      (SCD):    1.995ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.750     2.103    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.703     0.400 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.927     1.327    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        0.642     1.995    fpga_pll.u_rst_sys/sys_clk
    SLICE_X65Y84         FDCE                                         r  fpga_pll.u_rst_sys/delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDCE (Prop_fdce_C_Q)         0.141     2.136 r  fpga_pll.u_rst_sys/delay_reg[1]/Q
                         net (fo=354, routed)         2.140     4.276    u_axi_clock_sync/inst/m_axi_aresetn
    SLICE_X63Y129        LUT2 (Prop_lut2_I1_O)        0.045     4.321 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          0.389     4.711    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X64Y122        FDPE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.027     2.656    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.061     0.596 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.005     1.601    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        0.838     2.467    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X64Y122        FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 fpga_pll.u_rst_sys/delay_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.716ns  (logic 0.186ns (6.849%)  route 2.530ns (93.151%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.473ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.467ns
    Source Clock Delay      (SCD):    1.995ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.750     2.103    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.703     0.400 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.927     1.327    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        0.642     1.995    fpga_pll.u_rst_sys/sys_clk
    SLICE_X65Y84         FDCE                                         r  fpga_pll.u_rst_sys/delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDCE (Prop_fdce_C_Q)         0.141     2.136 r  fpga_pll.u_rst_sys/delay_reg[1]/Q
                         net (fo=354, routed)         2.140     4.276    u_axi_clock_sync/inst/m_axi_aresetn
    SLICE_X63Y129        LUT2 (Prop_lut2_I1_O)        0.045     4.321 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          0.389     4.711    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X64Y122        FDPE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.027     2.656    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.061     0.596 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.005     1.601    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        0.838     2.467    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X64Y122        FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 fpga_pll.u_rst_sys/delay_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.180ns  (logic 0.186ns (5.849%)  route 2.994ns (94.151%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.553ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.547ns
    Source Clock Delay      (SCD):    1.995ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.750     2.103    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.703     0.400 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.927     1.327    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        0.642     1.995    fpga_pll.u_rst_sys/sys_clk
    SLICE_X65Y84         FDCE                                         r  fpga_pll.u_rst_sys/delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDCE (Prop_fdce_C_Q)         0.141     2.136 r  fpga_pll.u_rst_sys/delay_reg[1]/Q
                         net (fo=354, routed)         2.140     4.276    u_axi_clock_sync/inst/m_axi_aresetn
    SLICE_X63Y129        LUT2 (Prop_lut2_I1_O)        0.045     4.321 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          0.854     5.175    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X70Y94         FDPE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.027     2.656    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.061     0.596 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.005     1.601    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        0.918     2.547    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X70Y94         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 fpga_pll.u_rst_sys/delay_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.180ns  (logic 0.186ns (5.849%)  route 2.994ns (94.151%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.553ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.547ns
    Source Clock Delay      (SCD):    1.995ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.750     2.103    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.703     0.400 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.927     1.327    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        0.642     1.995    fpga_pll.u_rst_sys/sys_clk
    SLICE_X65Y84         FDCE                                         r  fpga_pll.u_rst_sys/delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDCE (Prop_fdce_C_Q)         0.141     2.136 r  fpga_pll.u_rst_sys/delay_reg[1]/Q
                         net (fo=354, routed)         2.140     4.276    u_axi_clock_sync/inst/m_axi_aresetn
    SLICE_X63Y129        LUT2 (Prop_lut2_I1_O)        0.045     4.321 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          0.854     5.175    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X70Y94         FDPE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.027     2.656    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.061     0.596 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.005     1.601    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        0.918     2.547    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X70Y94         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 fpga_pll.u_rst_sys/delay_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.718ns  (logic 0.186ns (5.002%)  route 3.532ns (94.998%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.548ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.542ns
    Source Clock Delay      (SCD):    1.995ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.750     2.103    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.703     0.400 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.927     1.327    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        0.642     1.995    fpga_pll.u_rst_sys/sys_clk
    SLICE_X65Y84         FDCE                                         r  fpga_pll.u_rst_sys/delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDCE (Prop_fdce_C_Q)         0.141     2.136 r  fpga_pll.u_rst_sys/delay_reg[1]/Q
                         net (fo=354, routed)         2.140     4.276    u_axi_clock_sync/inst/m_axi_aresetn
    SLICE_X63Y129        LUT2 (Prop_lut2_I1_O)        0.045     4.321 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          1.392     5.713    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X88Y91         FDPE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.027     2.656    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.061     0.596 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.005     1.601    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        0.913     2.542    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X88Y91         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 fpga_pll.u_rst_sys/delay_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.718ns  (logic 0.186ns (5.002%)  route 3.532ns (94.998%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.548ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.542ns
    Source Clock Delay      (SCD):    1.995ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.750     2.103    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.703     0.400 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.927     1.327    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        0.642     1.995    fpga_pll.u_rst_sys/sys_clk
    SLICE_X65Y84         FDCE                                         r  fpga_pll.u_rst_sys/delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDCE (Prop_fdce_C_Q)         0.141     2.136 r  fpga_pll.u_rst_sys/delay_reg[1]/Q
                         net (fo=354, routed)         2.140     4.276    u_axi_clock_sync/inst/m_axi_aresetn
    SLICE_X63Y129        LUT2 (Prop_lut2_I1_O)        0.045     4.321 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          1.392     5.713    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X88Y91         FDPE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.027     2.656    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.061     0.596 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.005     1.601    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        0.913     2.542    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X88Y91         FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 fpga_pll.u_rst_sys/delay_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        4.415ns  (logic 0.186ns (4.213%)  route 4.229ns (95.787%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.568ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.562ns
    Source Clock Delay      (SCD):    1.995ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.750     2.103    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.703     0.400 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.927     1.327    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        0.642     1.995    fpga_pll.u_rst_sys/sys_clk
    SLICE_X65Y84         FDCE                                         r  fpga_pll.u_rst_sys/delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDCE (Prop_fdce_C_Q)         0.141     2.136 r  fpga_pll.u_rst_sys/delay_reg[1]/Q
                         net (fo=354, routed)         2.140     4.276    u_axi_clock_sync/inst/m_axi_aresetn
    SLICE_X63Y129        LUT2 (Prop_lut2_I1_O)        0.045     4.321 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          2.089     6.410    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X123Y91        FDPE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.027     2.656    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.061     0.596 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.005     1.601    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        0.933     2.562    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X123Y91        FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 fpga_pll.u_rst_sys/delay_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Destination:            u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        4.415ns  (logic 0.186ns (4.213%)  route 4.229ns (95.787%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.568ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.562ns
    Source Clock Delay      (SCD):    1.995ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.750     2.103    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.703     0.400 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.927     1.327    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        0.642     1.995    fpga_pll.u_rst_sys/sys_clk
    SLICE_X65Y84         FDCE                                         r  fpga_pll.u_rst_sys/delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y84         FDCE (Prop_fdce_C_Q)         0.141     2.136 r  fpga_pll.u_rst_sys/delay_reg[1]/Q
                         net (fo=354, routed)         2.140     4.276    u_axi_clock_sync/inst/m_axi_aresetn
    SLICE_X63Y129        LUT2 (Prop_lut2_I1_O)        0.045     4.321 f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          2.089     6.410    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X123Y91        FDPE                                         f  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.027     2.656    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.061     0.596 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.005     1.601    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        0.933     2.562    u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X123Y91        FDPE                                         r  u_axi_clock_sync/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_pll
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_pll'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.917ns  (logic 0.096ns (1.952%)  route 4.821ns (98.048%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.385ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_pll fall edge)
                                                     25.000    25.000 f  
    AC19                                              0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485    26.485 f  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045    29.530    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    29.626 f  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.129    31.755    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -4.917    26.838 f  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.691    29.530    fpga_pll.u_clk_pll/inst/clkfbout_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    29.626 f  fpga_pll.u_clk_pll/inst/clkf_buf/O
                         net (fo=1, routed)           2.129    31.755    fpga_pll.u_clk_pll/inst/clkfbout_buf_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    f  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_pll'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.703ns  (logic 0.026ns (1.527%)  route 1.677ns (98.473%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.385ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.750     2.103    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -1.703     0.400 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.927     1.327    fpga_pll.u_clk_pll/inst/clkfbout_clk_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkf_buf/O
                         net (fo=1, routed)           0.750     2.103    fpga_pll.u_clk_pll/inst/clkfbout_buf_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_clk_pll
  To Clock:  

Max Delay            40 Endpoints
Min Delay            40 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_confreg/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Destination:            btn_key_col[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.463ns  (logic 4.392ns (32.625%)  route 9.071ns (67.375%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.129     6.755    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.917     1.838 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.691     4.530    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        1.736     6.362    u_confreg/sys_clk
    SLICE_X40Y125        FDRE                                         r  u_confreg/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y125        FDRE (Prop_fdre_C_Q)         0.518     6.880 r  u_confreg/FSM_onehot_state_reg[4]/Q
                         net (fo=17, routed)          1.570     8.450    u_confreg/p_1_in11_in
    SLICE_X47Y125        LUT3 (Prop_lut3_I0_O)        0.152     8.602 r  u_confreg/btn_key_col_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           7.501    16.103    btn_key_col_OBUF[2]
    Y8                   OBUF (Prop_obuf_I_O)         3.722    19.825 r  btn_key_col_OBUF[2]_inst/O
                         net (fo=0)                   0.000    19.825    btn_key_col[2]
    Y8                                                                r  btn_key_col[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Destination:            btn_key_col[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.966ns  (logic 4.160ns (32.082%)  route 8.806ns (67.918%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.129     6.755    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.917     1.838 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.691     4.530    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        1.736     6.362    u_confreg/sys_clk
    SLICE_X40Y125        FDRE                                         r  u_confreg/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y125        FDRE (Prop_fdre_C_Q)         0.518     6.880 r  u_confreg/FSM_onehot_state_reg[4]/Q
                         net (fo=17, routed)          1.572     8.452    u_confreg/p_1_in11_in
    SLICE_X47Y125        LUT3 (Prop_lut3_I2_O)        0.124     8.576 r  u_confreg/btn_key_col_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           7.234    15.810    btn_key_col_OBUF[0]
    V8                   OBUF (Prop_obuf_I_O)         3.518    19.328 r  btn_key_col_OBUF[0]_inst/O
                         net (fo=0)                   0.000    19.328    btn_key_col[0]
    V8                                                                r  btn_key_col[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Destination:            btn_key_col[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.120ns  (logic 4.376ns (36.104%)  route 7.744ns (63.896%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.129     6.755    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.917     1.838 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.691     4.530    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        1.736     6.362    u_confreg/sys_clk
    SLICE_X40Y125        FDRE                                         r  u_confreg/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y125        FDRE (Prop_fdre_C_Q)         0.518     6.880 r  u_confreg/FSM_onehot_state_reg[3]/Q
                         net (fo=21, routed)          1.374     8.254    u_confreg/p_1_in10_in
    SLICE_X47Y125        LUT3 (Prop_lut3_I1_O)        0.150     8.404 r  u_confreg/btn_key_col_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           6.370    14.774    btn_key_col_OBUF[1]
    V9                   OBUF (Prop_obuf_I_O)         3.708    18.482 r  btn_key_col_OBUF[1]_inst/O
                         net (fo=0)                   0.000    18.482    btn_key_col[1]
    V9                                                                r  btn_key_col[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/num_a_g_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Destination:            num_a_g[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.395ns  (logic 4.005ns (35.144%)  route 7.390ns (64.856%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.129     6.755    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.917     1.838 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.691     4.530    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        1.655     6.281    u_confreg/sys_clk
    SLICE_X49Y127        FDRE                                         r  u_confreg/num_a_g_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y127        FDRE (Prop_fdre_C_Q)         0.456     6.737 r  u_confreg/num_a_g_reg[1]/Q
                         net (fo=1, routed)           7.390    14.127    num_a_g_OBUF[1]
    E6                   OBUF (Prop_obuf_I_O)         3.549    17.676 r  num_a_g_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.676    num_a_g[1]
    E6                                                                r  num_a_g[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_data_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.351ns  (logic 3.981ns (35.075%)  route 7.369ns (64.925%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.129     6.755    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.917     1.838 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.691     4.530    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        1.658     6.284    u_confreg/sys_clk
    SLICE_X49Y128        FDRE                                         r  u_confreg/led_data_reg[9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y128        FDRE (Prop_fdre_C_Q)         0.456     6.740 r  u_confreg/led_data_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           7.369    14.109    lopt_15
    G8                   OBUF (Prop_obuf_I_O)         3.525    17.635 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000    17.635    led[9]
    G8                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_data_reg[15]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.322ns  (logic 3.981ns (35.162%)  route 7.341ns (64.838%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.129     6.755    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.917     1.838 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.691     4.530    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        1.659     6.285    u_confreg/sys_clk
    SLICE_X45Y129        FDRE                                         r  u_confreg/led_data_reg[15]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y129        FDRE (Prop_fdre_C_Q)         0.456     6.741 r  u_confreg/led_data_reg[15]_lopt_replica/Q
                         net (fo=1, routed)           7.341    14.082    lopt_6
    H7                   OBUF (Prop_obuf_I_O)         3.525    17.607 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    17.607    led[15]
    H7                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/num_a_g_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Destination:            num_a_g[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.324ns  (logic 4.097ns (36.181%)  route 7.227ns (63.819%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.129     6.755    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.917     1.838 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.691     4.530    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        1.655     6.281    u_confreg/sys_clk
    SLICE_X48Y127        FDRE                                         r  u_confreg/num_a_g_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y127        FDRE (Prop_fdre_C_Q)         0.518     6.799 r  u_confreg/num_a_g_reg[0]/Q
                         net (fo=1, routed)           7.227    14.026    num_a_g_OBUF[0]
    C3                   OBUF (Prop_obuf_I_O)         3.579    17.605 r  num_a_g_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.605    num_a_g[0]
    C3                                                                r  num_a_g[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_data_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.245ns  (logic 3.999ns (35.564%)  route 7.246ns (64.436%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.129     6.755    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.917     1.838 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.691     4.530    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        1.655     6.281    u_confreg/sys_clk
    SLICE_X45Y122        FDRE                                         r  u_confreg/led_data_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y122        FDRE (Prop_fdre_C_Q)         0.456     6.737 r  u_confreg/led_data_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           7.246    13.983    lopt_10
    G9                   OBUF (Prop_obuf_I_O)         3.543    17.526 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    17.526    led[4]
    G9                                                                r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_data_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.137ns  (logic 3.987ns (35.800%)  route 7.150ns (64.200%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.129     6.755    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.917     1.838 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.691     4.530    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        1.657     6.283    u_confreg/sys_clk
    SLICE_X53Y128        FDRE                                         r  u_confreg/led_data_reg[10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y128        FDRE (Prop_fdre_C_Q)         0.456     6.739 r  u_confreg/led_data_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           7.150    13.889    lopt_1
    F7                   OBUF (Prop_obuf_I_O)         3.531    17.420 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000    17.420    led[10]
    F7                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/num_a_g_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Destination:            num_a_g[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.081ns  (logic 4.097ns (36.970%)  route 6.985ns (63.030%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  clk_IBUF_inst/O
                         net (fo=1, routed)           3.045     4.530    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           2.129     6.755    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.917     1.838 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.691     4.530    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     4.626 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        1.655     6.281    u_confreg/sys_clk
    SLICE_X48Y127        FDRE                                         r  u_confreg/num_a_g_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y127        FDRE (Prop_fdre_C_Q)         0.518     6.799 r  u_confreg/num_a_g_reg[5]/Q
                         net (fo=1, routed)           6.985    13.784    num_a_g_OBUF[5]
    D4                   OBUF (Prop_obuf_I_O)         3.579    17.362 r  num_a_g_OBUF[5]_inst/O
                         net (fo=0)                   0.000    17.362    num_a_g[5]
    D4                                                                r  num_a_g[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_confreg/num_csn_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Destination:            num_csn[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.259ns  (logic 1.454ns (64.368%)  route 0.805ns (35.632%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.750     2.103    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.703     0.400 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.927     1.327    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        0.613     1.965    u_confreg/sys_clk
    SLICE_X36Y158        FDSE                                         r  u_confreg/num_csn_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y158        FDSE (Prop_fdse_C_Q)         0.164     2.129 r  u_confreg/num_csn_reg[6]/Q
                         net (fo=1, routed)           0.805     2.934    num_csn_OBUF[6]
    D25                  OBUF (Prop_obuf_I_O)         1.290     4.224 r  num_csn_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.224    num_csn[6]
    D25                                                               r  num_csn[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/num_csn_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Destination:            num_csn[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.292ns  (logic 1.434ns (62.556%)  route 0.858ns (37.444%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.750     2.103    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.703     0.400 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.927     1.327    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        0.614     1.966    u_confreg/sys_clk
    SLICE_X36Y155        FDSE                                         r  u_confreg/num_csn_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y155        FDSE (Prop_fdse_C_Q)         0.164     2.130 r  u_confreg/num_csn_reg[1]/Q
                         net (fo=1, routed)           0.858     2.989    num_csn_OBUF[1]
    G26                  OBUF (Prop_obuf_I_O)         1.270     4.258 r  num_csn_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.258    num_csn[1]
    G26                                                               r  num_csn[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/num_csn_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Destination:            num_csn[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.298ns  (logic 1.450ns (63.104%)  route 0.848ns (36.896%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.750     2.103    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.703     0.400 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.927     1.327    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        0.613     1.965    u_confreg/sys_clk
    SLICE_X36Y158        FDSE                                         r  u_confreg/num_csn_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y158        FDSE (Prop_fdse_C_Q)         0.164     2.129 r  u_confreg/num_csn_reg[4]/Q
                         net (fo=1, routed)           0.848     2.977    num_csn_OBUF[4]
    E25                  OBUF (Prop_obuf_I_O)         1.286     4.263 r  num_csn_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.263    num_csn[4]
    E25                                                               r  num_csn[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/num_csn_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Destination:            num_csn[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.307ns  (logic 1.449ns (62.810%)  route 0.858ns (37.190%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.750     2.103    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.703     0.400 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.927     1.327    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        0.613     1.965    u_confreg/sys_clk
    SLICE_X36Y157        FDSE                                         r  u_confreg/num_csn_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y157        FDSE (Prop_fdse_C_Q)         0.164     2.129 r  u_confreg/num_csn_reg[5]/Q
                         net (fo=1, routed)           0.858     2.988    num_csn_OBUF[5]
    D26                  OBUF (Prop_obuf_I_O)         1.285     4.273 r  num_csn_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.273    num_csn[5]
    D26                                                               r  num_csn[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/num_csn_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Destination:            num_csn[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.312ns  (logic 1.430ns (61.861%)  route 0.882ns (38.139%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.750     2.103    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.703     0.400 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.927     1.327    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        0.614     1.966    u_confreg/sys_clk
    SLICE_X36Y153        FDSE                                         r  u_confreg/num_csn_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y153        FDSE (Prop_fdse_C_Q)         0.164     2.130 r  u_confreg/num_csn_reg[2]/Q
                         net (fo=1, routed)           0.882     3.012    num_csn_OBUF[2]
    G25                  OBUF (Prop_obuf_I_O)         1.266     4.278 r  num_csn_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.278    num_csn[2]
    G25                                                               r  num_csn[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/num_csn_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Destination:            num_csn[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.312ns  (logic 1.431ns (61.868%)  route 0.882ns (38.132%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.750     2.103    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.703     0.400 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.927     1.327    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        0.614     1.966    u_confreg/sys_clk
    SLICE_X36Y155        FDSE                                         r  u_confreg/num_csn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y155        FDSE (Prop_fdse_C_Q)         0.164     2.130 r  u_confreg/num_csn_reg[0]/Q
                         net (fo=1, routed)           0.882     3.012    num_csn_OBUF[0]
    H26                  OBUF (Prop_obuf_I_O)         1.267     4.279 r  num_csn_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.279    num_csn[0]
    H26                                                               r  num_csn[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/num_csn_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Destination:            num_csn[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.333ns  (logic 1.451ns (62.201%)  route 0.882ns (37.799%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.750     2.103    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.703     0.400 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.927     1.327    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        0.613     1.965    u_confreg/sys_clk
    SLICE_X36Y157        FDSE                                         r  u_confreg/num_csn_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y157        FDSE (Prop_fdse_C_Q)         0.164     2.129 r  u_confreg/num_csn_reg[3]/Q
                         net (fo=1, routed)           0.882     3.011    num_csn_OBUF[3]
    E26                  OBUF (Prop_obuf_I_O)         1.287     4.298 r  num_csn_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.298    num_csn[3]
    E26                                                               r  num_csn[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_data_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.732ns  (logic 1.443ns (52.819%)  route 1.289ns (47.181%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.750     2.103    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.703     0.400 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.927     1.327    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        0.603     1.955    u_confreg/sys_clk
    SLICE_X41Y125        FDRE                                         r  u_confreg/led_data_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y125        FDRE (Prop_fdre_C_Q)         0.128     2.083 r  u_confreg/led_data_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           1.289     3.372    lopt_11
    J26                  OBUF (Prop_obuf_I_O)         1.315     4.687 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.687    led[5]
    J26                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_data_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.792ns  (logic 1.374ns (49.232%)  route 1.417ns (50.768%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.750     2.103    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.703     0.400 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.927     1.327    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        0.603     1.955    u_confreg/sys_clk
    SLICE_X41Y125        FDRE                                         r  u_confreg/led_data_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y125        FDRE (Prop_fdre_C_Q)         0.141     2.096 r  u_confreg/led_data_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.417     3.514    lopt
    K23                  OBUF (Prop_obuf_I_O)         1.233     4.747 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.747    led[0]
    K23                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_confreg/led_data_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.959ns  (logic 1.384ns (46.772%)  route 1.575ns (53.228%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.327    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.750     2.103    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.703     0.400 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.927     1.327    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.353 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        0.603     1.955    u_confreg/sys_clk
    SLICE_X41Y125        FDRE                                         r  u_confreg/led_data_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y125        FDRE (Prop_fdre_C_Q)         0.141     2.096 r  u_confreg/led_data_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.575     3.671    lopt_8
    H23                  OBUF (Prop_obuf_I_O)         1.243     4.914 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.914    led[2]
    H23                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_clk_pll

Max Delay            98 Endpoints
Min Delay            98 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn_key_row[2]
                            (input port)
  Destination:            u_confreg/btn_key_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.380ns  (logic 2.556ns (19.100%)  route 10.825ns (80.900%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        5.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y7                                                0.000     0.000 f  btn_key_row[2] (IN)
                         net (fo=0)                   0.000     0.000    btn_key_row[2]
    Y7                   IBUF (Prop_ibuf_I_O)         1.474     1.474 f  btn_key_row_IBUF[2]_inst/O
                         net (fo=34, routed)          7.301     8.775    u_confreg/btn_key_row_IBUF[2]
    SLICE_X42Y126        LUT4 (Prop_lut4_I1_O)        0.146     8.921 f  u_confreg/FSM_onehot_state[1]_i_3/O
                         net (fo=6, routed)           0.975     9.896    u_confreg/key_start1__1
    SLICE_X40Y127        LUT6 (Prop_lut6_I2_O)        0.328    10.224 r  u_confreg/btn_key_r[14]_i_8/O
                         net (fo=2, routed)           0.415    10.639    u_confreg/btn_key_r[14]_i_8_n_0
    SLICE_X41Y126        LUT5 (Prop_lut5_I4_O)        0.124    10.763 f  u_confreg/btn_key_r[14]_i_4/O
                         net (fo=16, routed)          1.214    11.977    u_confreg/btn_key_r[14]_i_4_n_0
    SLICE_X43Y128        LUT2 (Prop_lut2_I1_O)        0.152    12.129 f  u_confreg/btn_key_r[15]_i_2/O
                         net (fo=5, routed)           0.919    13.048    u_confreg/btn_key_r[15]_i_2_n_0
    SLICE_X43Y125        LUT6 (Prop_lut6_I4_O)        0.332    13.380 r  u_confreg/btn_key_r[3]_i_1/O
                         net (fo=1, routed)           0.000    13.380    u_confreg/btn_key_r[3]_i_1_n_0
    SLICE_X43Y125        FDRE                                         r  u_confreg/btn_key_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896     4.310    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.401 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.994     6.395    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.654     1.741 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.569     4.310    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.401 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        1.533     5.935    u_confreg/sys_clk
    SLICE_X43Y125        FDRE                                         r  u_confreg/btn_key_r_reg[3]/C

Slack:                    inf
  Source:                 btn_key_row[2]
                            (input port)
  Destination:            u_confreg/btn_key_r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.345ns  (logic 2.556ns (19.150%)  route 10.790ns (80.850%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        5.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y7                                                0.000     0.000 f  btn_key_row[2] (IN)
                         net (fo=0)                   0.000     0.000    btn_key_row[2]
    Y7                   IBUF (Prop_ibuf_I_O)         1.474     1.474 f  btn_key_row_IBUF[2]_inst/O
                         net (fo=34, routed)          7.301     8.775    u_confreg/btn_key_row_IBUF[2]
    SLICE_X42Y126        LUT4 (Prop_lut4_I1_O)        0.146     8.921 f  u_confreg/FSM_onehot_state[1]_i_3/O
                         net (fo=6, routed)           0.975     9.896    u_confreg/key_start1__1
    SLICE_X40Y127        LUT6 (Prop_lut6_I2_O)        0.328    10.224 r  u_confreg/btn_key_r[14]_i_8/O
                         net (fo=2, routed)           0.415    10.639    u_confreg/btn_key_r[14]_i_8_n_0
    SLICE_X41Y126        LUT5 (Prop_lut5_I4_O)        0.124    10.763 f  u_confreg/btn_key_r[14]_i_4/O
                         net (fo=16, routed)          1.214    11.977    u_confreg/btn_key_r[14]_i_4_n_0
    SLICE_X43Y128        LUT2 (Prop_lut2_I1_O)        0.152    12.129 f  u_confreg/btn_key_r[15]_i_2/O
                         net (fo=5, routed)           0.885    13.013    u_confreg/btn_key_r[15]_i_2_n_0
    SLICE_X44Y127        LUT5 (Prop_lut5_I0_O)        0.332    13.345 r  u_confreg/btn_key_r[15]_i_1/O
                         net (fo=1, routed)           0.000    13.345    u_confreg/btn_key_r[15]_i_1_n_0
    SLICE_X44Y127        FDRE                                         r  u_confreg/btn_key_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896     4.310    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.401 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.994     6.395    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.654     1.741 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.569     4.310    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.401 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        1.537     5.939    u_confreg/sys_clk
    SLICE_X44Y127        FDRE                                         r  u_confreg/btn_key_r_reg[15]/C

Slack:                    inf
  Source:                 btn_key_row[2]
                            (input port)
  Destination:            u_confreg/btn_key_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.332ns  (logic 2.556ns (19.169%)  route 10.777ns (80.831%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        5.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y7                                                0.000     0.000 f  btn_key_row[2] (IN)
                         net (fo=0)                   0.000     0.000    btn_key_row[2]
    Y7                   IBUF (Prop_ibuf_I_O)         1.474     1.474 f  btn_key_row_IBUF[2]_inst/O
                         net (fo=34, routed)          7.301     8.775    u_confreg/btn_key_row_IBUF[2]
    SLICE_X42Y126        LUT4 (Prop_lut4_I1_O)        0.146     8.921 f  u_confreg/FSM_onehot_state[1]_i_3/O
                         net (fo=6, routed)           0.975     9.896    u_confreg/key_start1__1
    SLICE_X40Y127        LUT6 (Prop_lut6_I2_O)        0.328    10.224 r  u_confreg/btn_key_r[14]_i_8/O
                         net (fo=2, routed)           0.415    10.639    u_confreg/btn_key_r[14]_i_8_n_0
    SLICE_X41Y126        LUT5 (Prop_lut5_I4_O)        0.124    10.763 f  u_confreg/btn_key_r[14]_i_4/O
                         net (fo=16, routed)          1.214    11.977    u_confreg/btn_key_r[14]_i_4_n_0
    SLICE_X43Y128        LUT2 (Prop_lut2_I1_O)        0.152    12.129 f  u_confreg/btn_key_r[15]_i_2/O
                         net (fo=5, routed)           0.871    13.000    u_confreg/btn_key_r[15]_i_2_n_0
    SLICE_X42Y127        LUT6 (Prop_lut6_I4_O)        0.332    13.332 r  u_confreg/btn_key_r[6]_i_1/O
                         net (fo=1, routed)           0.000    13.332    u_confreg/btn_key_r[6]_i_1_n_0
    SLICE_X42Y127        FDRE                                         r  u_confreg/btn_key_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896     4.310    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.401 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.994     6.395    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.654     1.741 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.569     4.310    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.401 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        1.536     5.938    u_confreg/sys_clk
    SLICE_X42Y127        FDRE                                         r  u_confreg/btn_key_r_reg[6]/C

Slack:                    inf
  Source:                 btn_key_row[2]
                            (input port)
  Destination:            u_confreg/btn_key_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.177ns  (logic 2.556ns (19.395%)  route 10.621ns (80.605%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        5.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y7                                                0.000     0.000 f  btn_key_row[2] (IN)
                         net (fo=0)                   0.000     0.000    btn_key_row[2]
    Y7                   IBUF (Prop_ibuf_I_O)         1.474     1.474 f  btn_key_row_IBUF[2]_inst/O
                         net (fo=34, routed)          7.301     8.775    u_confreg/btn_key_row_IBUF[2]
    SLICE_X42Y126        LUT4 (Prop_lut4_I1_O)        0.146     8.921 f  u_confreg/FSM_onehot_state[1]_i_3/O
                         net (fo=6, routed)           0.975     9.896    u_confreg/key_start1__1
    SLICE_X40Y127        LUT6 (Prop_lut6_I2_O)        0.328    10.224 r  u_confreg/btn_key_r[14]_i_8/O
                         net (fo=2, routed)           0.415    10.639    u_confreg/btn_key_r[14]_i_8_n_0
    SLICE_X41Y126        LUT5 (Prop_lut5_I4_O)        0.124    10.763 f  u_confreg/btn_key_r[14]_i_4/O
                         net (fo=16, routed)          1.214    11.977    u_confreg/btn_key_r[14]_i_4_n_0
    SLICE_X43Y128        LUT2 (Prop_lut2_I1_O)        0.152    12.129 f  u_confreg/btn_key_r[15]_i_2/O
                         net (fo=5, routed)           0.716    12.845    u_confreg/btn_key_r[15]_i_2_n_0
    SLICE_X43Y128        LUT6 (Prop_lut6_I4_O)        0.332    13.177 r  u_confreg/btn_key_r[10]_i_1/O
                         net (fo=1, routed)           0.000    13.177    u_confreg/btn_key_r[10]_i_1_n_0
    SLICE_X43Y128        FDRE                                         r  u_confreg/btn_key_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896     4.310    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.401 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.994     6.395    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.654     1.741 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.569     4.310    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.401 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        1.538     5.940    u_confreg/sys_clk
    SLICE_X43Y128        FDRE                                         r  u_confreg/btn_key_r_reg[10]/C

Slack:                    inf
  Source:                 btn_key_row[2]
                            (input port)
  Destination:            u_confreg/btn_key_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.090ns  (logic 2.556ns (19.524%)  route 10.534ns (80.476%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        5.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y7                                                0.000     0.000 f  btn_key_row[2] (IN)
                         net (fo=0)                   0.000     0.000    btn_key_row[2]
    Y7                   IBUF (Prop_ibuf_I_O)         1.474     1.474 f  btn_key_row_IBUF[2]_inst/O
                         net (fo=34, routed)          7.301     8.775    u_confreg/btn_key_row_IBUF[2]
    SLICE_X42Y126        LUT4 (Prop_lut4_I1_O)        0.146     8.921 f  u_confreg/FSM_onehot_state[1]_i_3/O
                         net (fo=6, routed)           0.975     9.896    u_confreg/key_start1__1
    SLICE_X40Y127        LUT6 (Prop_lut6_I2_O)        0.328    10.224 r  u_confreg/btn_key_r[14]_i_8/O
                         net (fo=2, routed)           0.415    10.639    u_confreg/btn_key_r[14]_i_8_n_0
    SLICE_X41Y126        LUT5 (Prop_lut5_I4_O)        0.124    10.763 f  u_confreg/btn_key_r[14]_i_4/O
                         net (fo=16, routed)          1.214    11.977    u_confreg/btn_key_r[14]_i_4_n_0
    SLICE_X43Y128        LUT2 (Prop_lut2_I1_O)        0.152    12.129 f  u_confreg/btn_key_r[15]_i_2/O
                         net (fo=5, routed)           0.629    12.758    u_confreg/btn_key_r[15]_i_2_n_0
    SLICE_X42Y127        LUT6 (Prop_lut6_I4_O)        0.332    13.090 r  u_confreg/btn_key_r[7]_i_1/O
                         net (fo=1, routed)           0.000    13.090    u_confreg/btn_key_r[7]_i_1_n_0
    SLICE_X42Y127        FDRE                                         r  u_confreg/btn_key_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896     4.310    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.401 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.994     6.395    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.654     1.741 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.569     4.310    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.401 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        1.536     5.938    u_confreg/sys_clk
    SLICE_X42Y127        FDRE                                         r  u_confreg/btn_key_r_reg[7]/C

Slack:                    inf
  Source:                 btn_key_row[2]
                            (input port)
  Destination:            u_confreg/btn_key_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.520ns  (logic 2.320ns (18.528%)  route 10.200ns (81.472%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        5.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y7                                                0.000     0.000 f  btn_key_row[2] (IN)
                         net (fo=0)                   0.000     0.000    btn_key_row[2]
    Y7                   IBUF (Prop_ibuf_I_O)         1.474     1.474 f  btn_key_row_IBUF[2]_inst/O
                         net (fo=34, routed)          7.301     8.775    u_confreg/btn_key_row_IBUF[2]
    SLICE_X42Y126        LUT4 (Prop_lut4_I1_O)        0.146     8.921 f  u_confreg/FSM_onehot_state[1]_i_3/O
                         net (fo=6, routed)           1.065     9.986    u_confreg/key_start1__1
    SLICE_X41Y127        LUT6 (Prop_lut6_I4_O)        0.328    10.314 r  u_confreg/btn_key_r[14]_i_7/O
                         net (fo=1, routed)           0.433    10.747    u_confreg/btn_key_r[14]_i_7_n_0
    SLICE_X41Y127        LUT5 (Prop_lut5_I3_O)        0.124    10.871 r  u_confreg/btn_key_r[14]_i_3/O
                         net (fo=20, routed)          0.555    11.426    u_confreg/btn_key_r0
    SLICE_X43Y127        LUT6 (Prop_lut6_I2_O)        0.124    11.550 r  u_confreg/btn_key_r[11]_i_3/O
                         net (fo=1, routed)           0.846    12.396    u_confreg/btn_key_r[11]_i_3_n_0
    SLICE_X43Y127        LUT6 (Prop_lut6_I2_O)        0.124    12.520 r  u_confreg/btn_key_r[11]_i_1/O
                         net (fo=1, routed)           0.000    12.520    u_confreg/btn_key_r[11]_i_1_n_0
    SLICE_X43Y127        FDRE                                         r  u_confreg/btn_key_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896     4.310    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.401 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.994     6.395    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.654     1.741 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.569     4.310    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.401 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        1.536     5.938    u_confreg/sys_clk
    SLICE_X43Y127        FDRE                                         r  u_confreg/btn_key_r_reg[11]/C

Slack:                    inf
  Source:                 btn_key_row[2]
                            (input port)
  Destination:            u_confreg/btn_key_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.460ns  (logic 2.196ns (17.623%)  route 10.264ns (82.377%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        5.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y7                                                0.000     0.000 f  btn_key_row[2] (IN)
                         net (fo=0)                   0.000     0.000    btn_key_row[2]
    Y7                   IBUF (Prop_ibuf_I_O)         1.474     1.474 f  btn_key_row_IBUF[2]_inst/O
                         net (fo=34, routed)          7.301     8.775    u_confreg/btn_key_row_IBUF[2]
    SLICE_X42Y126        LUT4 (Prop_lut4_I1_O)        0.146     8.921 f  u_confreg/FSM_onehot_state[1]_i_3/O
                         net (fo=6, routed)           1.065     9.986    u_confreg/key_start1__1
    SLICE_X41Y127        LUT6 (Prop_lut6_I4_O)        0.328    10.314 r  u_confreg/btn_key_r[14]_i_7/O
                         net (fo=1, routed)           0.433    10.747    u_confreg/btn_key_r[14]_i_7_n_0
    SLICE_X41Y127        LUT5 (Prop_lut5_I3_O)        0.124    10.871 r  u_confreg/btn_key_r[14]_i_3/O
                         net (fo=20, routed)          1.464    12.336    u_confreg/btn_key_r0
    SLICE_X44Y125        LUT4 (Prop_lut4_I1_O)        0.124    12.460 r  u_confreg/btn_key_r[0]_i_1/O
                         net (fo=1, routed)           0.000    12.460    u_confreg/btn_key_r[0]_i_1_n_0
    SLICE_X44Y125        FDRE                                         r  u_confreg/btn_key_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896     4.310    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.401 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.994     6.395    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.654     1.741 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.569     4.310    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.401 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        1.534     5.936    u_confreg/sys_clk
    SLICE_X44Y125        FDRE                                         r  u_confreg/btn_key_r_reg[0]/C

Slack:                    inf
  Source:                 btn_key_row[2]
                            (input port)
  Destination:            u_confreg/btn_key_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.450ns  (logic 2.196ns (17.637%)  route 10.254ns (82.363%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        5.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y7                                                0.000     0.000 f  btn_key_row[2] (IN)
                         net (fo=0)                   0.000     0.000    btn_key_row[2]
    Y7                   IBUF (Prop_ibuf_I_O)         1.474     1.474 f  btn_key_row_IBUF[2]_inst/O
                         net (fo=34, routed)          7.301     8.775    u_confreg/btn_key_row_IBUF[2]
    SLICE_X42Y126        LUT4 (Prop_lut4_I1_O)        0.146     8.921 f  u_confreg/FSM_onehot_state[1]_i_3/O
                         net (fo=6, routed)           1.065     9.986    u_confreg/key_start1__1
    SLICE_X41Y127        LUT6 (Prop_lut6_I4_O)        0.328    10.314 r  u_confreg/btn_key_r[14]_i_7/O
                         net (fo=1, routed)           0.433    10.747    u_confreg/btn_key_r[14]_i_7_n_0
    SLICE_X41Y127        LUT5 (Prop_lut5_I3_O)        0.124    10.871 r  u_confreg/btn_key_r[14]_i_3/O
                         net (fo=20, routed)          1.454    12.326    u_confreg/btn_key_r0
    SLICE_X44Y125        LUT6 (Prop_lut6_I1_O)        0.124    12.450 r  u_confreg/btn_key_r[1]_i_1/O
                         net (fo=1, routed)           0.000    12.450    u_confreg/btn_key_r[1]_i_1_n_0
    SLICE_X44Y125        FDRE                                         r  u_confreg/btn_key_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896     4.310    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.401 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.994     6.395    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.654     1.741 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.569     4.310    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.401 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        1.534     5.936    u_confreg/sys_clk
    SLICE_X44Y125        FDRE                                         r  u_confreg/btn_key_r_reg[1]/C

Slack:                    inf
  Source:                 btn_key_row[2]
                            (input port)
  Destination:            u_confreg/btn_key_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.293ns  (logic 2.196ns (17.861%)  route 10.098ns (82.139%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        5.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y7                                                0.000     0.000 f  btn_key_row[2] (IN)
                         net (fo=0)                   0.000     0.000    btn_key_row[2]
    Y7                   IBUF (Prop_ibuf_I_O)         1.474     1.474 f  btn_key_row_IBUF[2]_inst/O
                         net (fo=34, routed)          7.301     8.775    u_confreg/btn_key_row_IBUF[2]
    SLICE_X42Y126        LUT4 (Prop_lut4_I1_O)        0.146     8.921 f  u_confreg/FSM_onehot_state[1]_i_3/O
                         net (fo=6, routed)           1.065     9.986    u_confreg/key_start1__1
    SLICE_X41Y127        LUT6 (Prop_lut6_I4_O)        0.328    10.314 r  u_confreg/btn_key_r[14]_i_7/O
                         net (fo=1, routed)           0.433    10.747    u_confreg/btn_key_r[14]_i_7_n_0
    SLICE_X41Y127        LUT5 (Prop_lut5_I3_O)        0.124    10.871 r  u_confreg/btn_key_r[14]_i_3/O
                         net (fo=20, routed)          1.298    12.169    u_confreg/btn_key_r0
    SLICE_X42Y125        LUT6 (Prop_lut6_I1_O)        0.124    12.293 r  u_confreg/btn_key_r[12]_i_1/O
                         net (fo=1, routed)           0.000    12.293    u_confreg/btn_key_r[12]_i_1_n_0
    SLICE_X42Y125        FDRE                                         r  u_confreg/btn_key_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896     4.310    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.401 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.994     6.395    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.654     1.741 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.569     4.310    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.401 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        1.533     5.935    u_confreg/sys_clk
    SLICE_X42Y125        FDRE                                         r  u_confreg/btn_key_r_reg[12]/C

Slack:                    inf
  Source:                 btn_key_row[2]
                            (input port)
  Destination:            u_confreg/btn_key_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.283ns  (logic 2.196ns (17.875%)  route 10.088ns (82.125%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        5.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y7                                                0.000     0.000 f  btn_key_row[2] (IN)
                         net (fo=0)                   0.000     0.000    btn_key_row[2]
    Y7                   IBUF (Prop_ibuf_I_O)         1.474     1.474 f  btn_key_row_IBUF[2]_inst/O
                         net (fo=34, routed)          7.301     8.775    u_confreg/btn_key_row_IBUF[2]
    SLICE_X42Y126        LUT4 (Prop_lut4_I1_O)        0.146     8.921 f  u_confreg/FSM_onehot_state[1]_i_3/O
                         net (fo=6, routed)           1.065     9.986    u_confreg/key_start1__1
    SLICE_X41Y127        LUT6 (Prop_lut6_I4_O)        0.328    10.314 r  u_confreg/btn_key_r[14]_i_7/O
                         net (fo=1, routed)           0.433    10.747    u_confreg/btn_key_r[14]_i_7_n_0
    SLICE_X41Y127        LUT5 (Prop_lut5_I3_O)        0.124    10.871 r  u_confreg/btn_key_r[14]_i_3/O
                         net (fo=20, routed)          1.288    12.159    u_confreg/btn_key_r0
    SLICE_X42Y125        LUT5 (Prop_lut5_I3_O)        0.124    12.283 r  u_confreg/btn_key_r[4]_i_1/O
                         net (fo=1, routed)           0.000    12.283    u_confreg/btn_key_r[4]_i_1_n_0
    SLICE_X42Y125        FDRE                                         r  u_confreg/btn_key_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         1.414     1.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896     4.310    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.401 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.994     6.395    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.654     1.741 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.569     4.310    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.401 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        1.533     5.935    u_confreg/sys_clk
    SLICE_X42Y125        FDRE                                         r  u_confreg/btn_key_r_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn_step[1]
                            (input port)
  Destination:            u_confreg/step1_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.095ns  (logic 0.297ns (14.200%)  route 1.797ns (85.800%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.557ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.557ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 r  btn_step[1] (IN)
                         net (fo=0)                   0.000     0.000    btn_step[1]
    V6                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  btn_step_IBUF[1]_inst/O
                         net (fo=2, routed)           1.797     2.050    u_confreg/btn_step_IBUF[1]
    SLICE_X45Y98         LUT6 (Prop_lut6_I4_O)        0.045     2.095 r  u_confreg/step1_flag_i_1/O
                         net (fo=1, routed)           0.000     2.095    u_confreg/step1_flag_i_1_n_0
    SLICE_X45Y98         FDRE                                         r  u_confreg/step1_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.027     2.656    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.061     0.596 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.005     1.601    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        0.928     2.557    u_confreg/sys_clk
    SLICE_X45Y98         FDRE                                         r  u_confreg/step1_flag_reg/C

Slack:                    inf
  Source:                 btn_step[1]
                            (input port)
  Destination:            u_confreg/btn_step1_r_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.163ns  (logic 0.297ns (13.751%)  route 1.866ns (86.249%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.557ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.557ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 r  btn_step[1] (IN)
                         net (fo=0)                   0.000     0.000    btn_step[1]
    V6                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  btn_step_IBUF[1]_inst/O
                         net (fo=2, routed)           1.866     2.118    u_confreg/btn_step_IBUF[1]
    SLICE_X44Y98         LUT3 (Prop_lut3_I0_O)        0.045     2.163 r  u_confreg/btn_step1_r_i_1/O
                         net (fo=1, routed)           0.000     2.163    u_confreg/btn_step1_r_i_1_n_0
    SLICE_X44Y98         FDSE                                         r  u_confreg/btn_step1_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.027     2.656    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.061     0.596 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.005     1.601    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        0.928     2.557    u_confreg/sys_clk
    SLICE_X44Y98         FDSE                                         r  u_confreg/btn_step1_r_reg/C

Slack:                    inf
  Source:                 switch[2]
                            (input port)
  Destination:            u_confreg/pseudo_random_23_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.334ns  (logic 0.302ns (12.931%)  route 2.032ns (87.069%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.482ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.482ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 f  switch[2] (IN)
                         net (fo=0)                   0.000     0.000    switch[2]
    W6                   IBUF (Prop_ibuf_I_O)         0.257     0.257 f  switch_IBUF[2]_inst/O
                         net (fo=6, routed)           2.032     2.289    u_uart_debug/switch_IBUF[2]
    SLICE_X59Y109        LUT4 (Prop_lut4_I3_O)        0.045     2.334 r  u_uart_debug/pseudo_random_23[5]_i_1/O
                         net (fo=1, routed)           0.000     2.334    u_confreg/pseudo_random_23_reg[5]_0
    SLICE_X59Y109        FDRE                                         r  u_confreg/pseudo_random_23_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.027     2.656    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.061     0.596 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.005     1.601    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        0.853     2.482    u_confreg/sys_clk
    SLICE_X59Y109        FDRE                                         r  u_confreg/pseudo_random_23_reg[5]/C

Slack:                    inf
  Source:                 switch[2]
                            (input port)
  Destination:            u_confreg/pseudo_random_23_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.412ns  (logic 0.302ns (12.516%)  route 2.110ns (87.484%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.482ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.482ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 f  switch[2] (IN)
                         net (fo=0)                   0.000     0.000    switch[2]
    W6                   IBUF (Prop_ibuf_I_O)         0.257     0.257 f  switch_IBUF[2]_inst/O
                         net (fo=6, routed)           2.110     2.367    u_uart_debug/switch_IBUF[2]
    SLICE_X61Y108        LUT4 (Prop_lut4_I3_O)        0.045     2.412 r  u_uart_debug/pseudo_random_23[4]_i_1/O
                         net (fo=1, routed)           0.000     2.412    u_confreg/pseudo_random_23_reg[4]_0
    SLICE_X61Y108        FDRE                                         r  u_confreg/pseudo_random_23_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.027     2.656    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.061     0.596 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.005     1.601    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        0.853     2.482    u_confreg/sys_clk
    SLICE_X61Y108        FDRE                                         r  u_confreg/pseudo_random_23_reg[4]/C

Slack:                    inf
  Source:                 rx_pin
                            (input port)
  Destination:            u_uart_wrap/u_uart/rx_q0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.458ns  (logic 0.270ns (11.002%)  route 2.188ns (88.998%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.555ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.555ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F23                                               0.000     0.000 r  rx_pin (IN)
                         net (fo=0)                   0.000     0.000    rx_pin
    F23                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  rx_pin_IBUF_inst/O
                         net (fo=9, routed)           2.188     2.458    u_uart_wrap/u_uart/rx_pin_IBUF
    SLICE_X50Y94         FDRE                                         r  u_uart_wrap/u_uart/rx_q0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.027     2.656    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.061     0.596 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.005     1.601    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        0.926     2.555    u_uart_wrap/u_uart/sys_clk
    SLICE_X50Y94         FDRE                                         r  u_uart_wrap/u_uart/rx_q0_reg/C

Slack:                    inf
  Source:                 fpga_pll.u_clk_pll/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            fpga_pll.u_rst_sys/delay_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.489ns  (logic 0.045ns (1.808%)  route 2.444ns (98.192%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/LOCKED
                         net (fo=1, routed)           1.698     1.698    fpga_pll.u_rst_sys/locked
    SLICE_X97Y84         LUT1 (Prop_lut1_I0_O)        0.045     1.743 f  fpga_pll.u_rst_sys/delay[1]_i_1/O
                         net (fo=2, routed)           0.746     2.489    fpga_pll.u_rst_sys/delay[1]_i_1_n_0
    SLICE_X65Y84         FDCE                                         f  fpga_pll.u_rst_sys/delay_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.027     2.656    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.061     0.596 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.005     1.601    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        0.915     2.544    fpga_pll.u_rst_sys/sys_clk
    SLICE_X65Y84         FDCE                                         r  fpga_pll.u_rst_sys/delay_reg[0]/C

Slack:                    inf
  Source:                 fpga_pll.u_clk_pll/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            fpga_pll.u_rst_sys/delay_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.489ns  (logic 0.045ns (1.808%)  route 2.444ns (98.192%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.411ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV                    0.000     0.000 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/LOCKED
                         net (fo=1, routed)           1.698     1.698    fpga_pll.u_rst_sys/locked
    SLICE_X97Y84         LUT1 (Prop_lut1_I0_O)        0.045     1.743 f  fpga_pll.u_rst_sys/delay[1]_i_1/O
                         net (fo=2, routed)           0.746     2.489    fpga_pll.u_rst_sys/delay[1]_i_1_n_0
    SLICE_X65Y84         FDCE                                         f  fpga_pll.u_rst_sys/delay_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.027     2.656    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.061     0.596 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.005     1.601    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        0.915     2.544    fpga_pll.u_rst_sys/sys_clk
    SLICE_X65Y84         FDCE                                         r  fpga_pll.u_rst_sys/delay_reg[1]/C

Slack:                    inf
  Source:                 rx_pin
                            (input port)
  Destination:            u_uart_wrap/u_uart/rx_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.507ns  (logic 0.315ns (12.582%)  route 2.192ns (87.418%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.555ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.555ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F23                                               0.000     0.000 r  rx_pin (IN)
                         net (fo=0)                   0.000     0.000    rx_pin
    F23                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  rx_pin_IBUF_inst/O
                         net (fo=9, routed)           2.192     2.462    u_uart_wrap/u_uart/rx_pin_IBUF
    SLICE_X48Y94         LUT6 (Prop_lut6_I4_O)        0.045     2.507 r  u_uart_wrap/u_uart/rx_data[3]_i_1/O
                         net (fo=1, routed)           0.000     2.507    u_uart_wrap/u_uart/rx_data[3]_i_1_n_0
    SLICE_X48Y94         FDRE                                         r  u_uart_wrap/u_uart/rx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.027     2.656    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.061     0.596 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.005     1.601    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        0.926     2.555    u_uart_wrap/u_uart/sys_clk
    SLICE_X48Y94         FDRE                                         r  u_uart_wrap/u_uart/rx_data_reg[3]/C

Slack:                    inf
  Source:                 switch[2]
                            (input port)
  Destination:            u_confreg/conf_rdata_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.513ns  (logic 0.302ns (12.009%)  route 2.212ns (87.991%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.480ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.480ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  switch[2] (IN)
                         net (fo=0)                   0.000     0.000    switch[2]
    W6                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  switch_IBUF[2]_inst/O
                         net (fo=6, routed)           2.212     2.468    u_confreg/switch_IBUF[2]
    SLICE_X48Y114        LUT6 (Prop_lut6_I1_O)        0.045     2.513 r  u_confreg/conf_rdata_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     2.513    u_confreg/conf_rdata_reg[5]_i_1_n_0
    SLICE_X48Y114        FDRE                                         r  u_confreg/conf_rdata_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.027     2.656    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.061     0.596 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.005     1.601    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        0.851     2.480    u_confreg/sys_clk
    SLICE_X48Y114        FDRE                                         r  u_confreg/conf_rdata_reg_reg[5]/C

Slack:                    inf
  Source:                 switch[6]
                            (input port)
  Destination:            u_confreg/pseudo_random_23_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_clk_pll  {rise@0.000ns fall@4.918ns period=9.836ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.548ns  (logic 0.342ns (13.430%)  route 2.206ns (86.570%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.482ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.482ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD24                                              0.000     0.000 f  switch[6] (IN)
                         net (fo=0)                   0.000     0.000    switch[6]
    AD24                 IBUF (Prop_ibuf_I_O)         0.297     0.297 f  switch_IBUF[6]_inst/O
                         net (fo=6, routed)           2.206     2.503    u_uart_debug/switch_IBUF[6]
    SLICE_X59Y108        LUT4 (Prop_lut4_I3_O)        0.045     2.548 r  u_uart_debug/pseudo_random_23[13]_i_1/O
                         net (fo=1, routed)           0.000     2.548    u_confreg/pseudo_random_23_reg[13]_0
    SLICE_X59Y108        FDRE                                         r  u_confreg/pseudo_random_23_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.160     1.601    fpga_pll.u_clk_pll/inst/clk_in1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.027     2.656    fpga_pll.u_clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.061     0.596 r  fpga_pll.u_clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.005     1.601    fpga_pll.u_clk_pll/inst/sys_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.630 r  fpga_pll.u_clk_pll/inst/clkout2_buf/O
                         net (fo=4356, routed)        0.853     2.482    u_confreg/sys_clk
    SLICE_X59Y108        FDRE                                         r  u_confreg/pseudo_random_23_reg[13]/C





