# â• Full Adder (Verilog HDL)

## ğŸ“˜ Overview
A **Full Adder** is a **combinational logic circuit** that performs the arithmetic addition of **three input bits** â€” two operands (`a`, `b`) and a **carry input** (`cin`).  
It produces two outputs: the **sum** and the **carry-out**.  

---

## ğŸ“‚ Files
- **Full_Adder.v** â†’ RTL design for 1-bit Full Adder using Half Adder (Structural Style)
- **Full_Adder_TB.v** â†’ Testbench for verification
- **Full_Adder_DF.v** â†’ RTL design for 1-bit Full Adder using Half Adder (Structural Style)
- **Full_Adder_DF_TB.v** â†’ Testbench for verification

---

## ğŸ§® Functionality

### ğŸ”¹ Inputs:
- `a` â†’ First input bit  
- `b` â†’ Second input bit  
- `cin` â†’ Carry input  

### ğŸ”¹ Outputs:
- `sum` â†’ Output bit representing `(a âŠ• b âŠ• cin)`  
- `carry` â†’ Output carry bit representing `((a & b) | (b & cin) | (a & cin))`  

---

## ğŸ—‚ Truth Table

| a | b | cin | sum | carry |
|---|---|-----|-----|-------|
| 0 | 0 | 0   |  0  |   0   |
| 0 | 0 | 1   |  1  |   0   |
| 0 | 1 | 0   |  1  |   0   |
| 0 | 1 | 1   |  0  |   1   |
| 1 | 0 | 0   |  1  |   0   |
| 1 | 0 | 1   |  0  |   1   |
| 1 | 1 | 0   |  0  |   1   |
| 1 | 1 | 1   |  1  |   1   |

---

## âš™ï¸ Working Principle
- The **sum** output is generated using a **three-input XOR operation**:  
  `sum = a âŠ• b âŠ• cin`  
- The **carry** output is produced using **majority logic**:  
  `carry = (a & b) | (b & cin) | (a & cin)`  

This logic ensures correct arithmetic addition at the bit level.

---

## ğŸ“ˆ Waveform

![Waveform]()
## ğŸ§  Applications
```
    Used in Arithmetic Logic Units (ALUs)

    Binary addition in processors

    Building block for multi-bit adders like Ripple Carry or Carry Look-Ahead Adders
```
### ğŸ Conclusion

The Full Adder combines three inputs to produce accurate sum and carry outputs.
It serves as a fundamental element in digital arithmetic and processor design.
