/* Generated by Yosys 0.15+50 (git sha1 6318db615, clang 10.0.0-4ubuntu1 -fPIC -Os) */

(* dynports =  1  *)
(* top =  1  *)
(* src = "submodules/seyed1mehdi_G3_FPGA_Object_Classification_Accelerator/src/lenet5/neural_core/neural_core.srcs/conv.v:14.1-93.10" *)
module conv(i_clk, i_rst, i_pixels, i_pixels_valid, i_kernel, i_kernel_valid, o_conv_result, o_conv_result_valid);
  reg \$auto$verilog_backend.cc:2083:dump_module$22  = 0;
  (* src = "submodules/seyed1mehdi_G3_FPGA_Object_Classification_Accelerator/src/lenet5/neural_core/neural_core.srcs/conv.v:42.5-91.8" *)
  reg [31:0] _00_;
  (* src = "submodules/seyed1mehdi_G3_FPGA_Object_Classification_Accelerator/src/lenet5/neural_core/neural_core.srcs/conv.v:42.5-91.8" *)
  reg [15:0] _01_;
  (* src = "submodules/seyed1mehdi_G3_FPGA_Object_Classification_Accelerator/src/lenet5/neural_core/neural_core.srcs/conv.v:42.5-91.8" *)
  reg [15:0] _02_;
  (* src = "submodules/seyed1mehdi_G3_FPGA_Object_Classification_Accelerator/src/lenet5/neural_core/neural_core.srcs/conv.v:42.5-91.8" *)
  reg [15:0] _03_;
  (* src = "submodules/seyed1mehdi_G3_FPGA_Object_Classification_Accelerator/src/lenet5/neural_core/neural_core.srcs/conv.v:42.5-91.8" *)
  reg [15:0] _04_;
  (* src = "submodules/seyed1mehdi_G3_FPGA_Object_Classification_Accelerator/src/lenet5/neural_core/neural_core.srcs/conv.v:42.5-91.8" *)
  reg [15:0] _05_;
  (* src = "submodules/seyed1mehdi_G3_FPGA_Object_Classification_Accelerator/src/lenet5/neural_core/neural_core.srcs/conv.v:42.5-91.8" *)
  reg [15:0] _06_;
  (* src = "submodules/seyed1mehdi_G3_FPGA_Object_Classification_Accelerator/src/lenet5/neural_core/neural_core.srcs/conv.v:42.5-91.8" *)
  reg [15:0] _07_;
  (* src = "submodules/seyed1mehdi_G3_FPGA_Object_Classification_Accelerator/src/lenet5/neural_core/neural_core.srcs/conv.v:42.5-91.8" *)
  reg [15:0] _08_;
  (* src = "submodules/seyed1mehdi_G3_FPGA_Object_Classification_Accelerator/src/lenet5/neural_core/neural_core.srcs/conv.v:42.5-91.8" *)
  reg [15:0] _09_;
  (* src = "submodules/seyed1mehdi_G3_FPGA_Object_Classification_Accelerator/src/lenet5/neural_core/neural_core.srcs/conv.v:42.5-91.8" *)
  reg [15:0] _10_;
  (* src = "submodules/seyed1mehdi_G3_FPGA_Object_Classification_Accelerator/src/lenet5/neural_core/neural_core.srcs/conv.v:42.5-91.8" *)
  reg [15:0] _11_;
  (* src = "submodules/seyed1mehdi_G3_FPGA_Object_Classification_Accelerator/src/lenet5/neural_core/neural_core.srcs/conv.v:42.5-91.8" *)
  reg [31:0] _12_;
  (* src = "submodules/seyed1mehdi_G3_FPGA_Object_Classification_Accelerator/src/lenet5/neural_core/neural_core.srcs/conv.v:42.5-91.8" *)
  reg [15:0] _13_;
  (* src = "submodules/seyed1mehdi_G3_FPGA_Object_Classification_Accelerator/src/lenet5/neural_core/neural_core.srcs/conv.v:42.5-91.8" *)
  reg [15:0] _14_;
  (* src = "submodules/seyed1mehdi_G3_FPGA_Object_Classification_Accelerator/src/lenet5/neural_core/neural_core.srcs/conv.v:42.5-91.8" *)
  reg [15:0] _15_;
  (* src = "submodules/seyed1mehdi_G3_FPGA_Object_Classification_Accelerator/src/lenet5/neural_core/neural_core.srcs/conv.v:42.5-91.8" *)
  reg [15:0] _16_;
  (* src = "submodules/seyed1mehdi_G3_FPGA_Object_Classification_Accelerator/src/lenet5/neural_core/neural_core.srcs/conv.v:42.5-91.8" *)
  reg [15:0] _17_;
  (* src = "submodules/seyed1mehdi_G3_FPGA_Object_Classification_Accelerator/src/lenet5/neural_core/neural_core.srcs/conv.v:42.5-91.8" *)
  reg [15:0] _18_;
  (* src = "submodules/seyed1mehdi_G3_FPGA_Object_Classification_Accelerator/src/lenet5/neural_core/neural_core.srcs/conv.v:42.5-91.8" *)
  reg [15:0] _19_;
  (* src = "submodules/seyed1mehdi_G3_FPGA_Object_Classification_Accelerator/src/lenet5/neural_core/neural_core.srcs/conv.v:42.5-91.8" *)
  reg [15:0] _20_;
  (* src = "submodules/seyed1mehdi_G3_FPGA_Object_Classification_Accelerator/src/lenet5/neural_core/neural_core.srcs/conv.v:42.5-91.8" *)
  reg [15:0] _21_;
  (* src = "submodules/seyed1mehdi_G3_FPGA_Object_Classification_Accelerator/src/lenet5/neural_core/neural_core.srcs/conv.v:42.5-91.8" *)
  reg _22_;
  (* src = "submodules/seyed1mehdi_G3_FPGA_Object_Classification_Accelerator/src/lenet5/neural_core/neural_core.srcs/conv.v:42.5-91.8" *)
  reg _23_;
  (* src = "submodules/seyed1mehdi_G3_FPGA_Object_Classification_Accelerator/src/lenet5/neural_core/neural_core.srcs/conv.v:42.5-91.8" *)
  reg _24_;
  (* src = "submodules/seyed1mehdi_G3_FPGA_Object_Classification_Accelerator/src/lenet5/neural_core/neural_core.srcs/conv.v:42.5-91.8" *)
  reg _25_;
  (* src = "submodules/seyed1mehdi_G3_FPGA_Object_Classification_Accelerator/src/lenet5/neural_core/neural_core.srcs/conv.v:42.5-91.8" *)
  reg _26_;
  (* src = "submodules/seyed1mehdi_G3_FPGA_Object_Classification_Accelerator/src/lenet5/neural_core/neural_core.srcs/conv.v:42.5-91.8" *)
  reg [31:0] _27_;
  (* src = "submodules/seyed1mehdi_G3_FPGA_Object_Classification_Accelerator/src/lenet5/neural_core/neural_core.srcs/conv.v:42.5-91.8" *)
  reg [31:0] _28_;
  (* src = "submodules/seyed1mehdi_G3_FPGA_Object_Classification_Accelerator/src/lenet5/neural_core/neural_core.srcs/conv.v:69.28-69.53" *)
  wire [15:0] _29_;
  (* src = "submodules/seyed1mehdi_G3_FPGA_Object_Classification_Accelerator/src/lenet5/neural_core/neural_core.srcs/conv.v:70.28-70.53" *)
  wire [15:0] _30_;
  (* src = "submodules/seyed1mehdi_G3_FPGA_Object_Classification_Accelerator/src/lenet5/neural_core/neural_core.srcs/conv.v:71.28-71.53" *)
  wire [15:0] _31_;
  (* src = "submodules/seyed1mehdi_G3_FPGA_Object_Classification_Accelerator/src/lenet5/neural_core/neural_core.srcs/conv.v:72.28-72.53" *)
  wire [15:0] _32_;
  (* src = "submodules/seyed1mehdi_G3_FPGA_Object_Classification_Accelerator/src/lenet5/neural_core/neural_core.srcs/conv.v:75.28-75.53" *)
  wire [15:0] _33_;
  (* src = "submodules/seyed1mehdi_G3_FPGA_Object_Classification_Accelerator/src/lenet5/neural_core/neural_core.srcs/conv.v:76.28-76.53" *)
  wire [15:0] _34_;
  (* src = "submodules/seyed1mehdi_G3_FPGA_Object_Classification_Accelerator/src/lenet5/neural_core/neural_core.srcs/conv.v:79.28-79.53" *)
  wire [15:0] _35_;
  (* src = "submodules/seyed1mehdi_G3_FPGA_Object_Classification_Accelerator/src/lenet5/neural_core/neural_core.srcs/conv.v:82.25-82.50" *)
  wire [15:0] _36_;
  (* src = "submodules/seyed1mehdi_G3_FPGA_Object_Classification_Accelerator/src/lenet5/neural_core/neural_core.srcs/conv.v:84.29-84.60" *)
  wire _37_;
  (* src = "submodules/seyed1mehdi_G3_FPGA_Object_Classification_Accelerator/src/lenet5/neural_core/neural_core.srcs/conv.v:59.28-59.109" *)
  wire [15:0] _38_;
  (* src = "submodules/seyed1mehdi_G3_FPGA_Object_Classification_Accelerator/src/lenet5/neural_core/neural_core.srcs/conv.v:60.28-60.109" *)
  wire [15:0] _39_;
  (* src = "submodules/seyed1mehdi_G3_FPGA_Object_Classification_Accelerator/src/lenet5/neural_core/neural_core.srcs/conv.v:61.28-61.109" *)
  wire [15:0] _40_;
  (* src = "submodules/seyed1mehdi_G3_FPGA_Object_Classification_Accelerator/src/lenet5/neural_core/neural_core.srcs/conv.v:62.28-62.109" *)
  wire [15:0] _41_;
  (* src = "submodules/seyed1mehdi_G3_FPGA_Object_Classification_Accelerator/src/lenet5/neural_core/neural_core.srcs/conv.v:63.28-63.109" *)
  wire [15:0] _42_;
  (* src = "submodules/seyed1mehdi_G3_FPGA_Object_Classification_Accelerator/src/lenet5/neural_core/neural_core.srcs/conv.v:64.28-64.109" *)
  wire [15:0] _43_;
  (* src = "submodules/seyed1mehdi_G3_FPGA_Object_Classification_Accelerator/src/lenet5/neural_core/neural_core.srcs/conv.v:65.28-65.109" *)
  wire [15:0] _44_;
  (* src = "submodules/seyed1mehdi_G3_FPGA_Object_Classification_Accelerator/src/lenet5/neural_core/neural_core.srcs/conv.v:66.28-66.109" *)
  wire [15:0] _45_;
  (* src = "submodules/seyed1mehdi_G3_FPGA_Object_Classification_Accelerator/src/lenet5/neural_core/neural_core.srcs/conv.v:67.28-67.109" *)
  wire [15:0] _46_;
  (* src = "submodules/seyed1mehdi_G3_FPGA_Object_Classification_Accelerator/src/lenet5/neural_core/neural_core.srcs/conv.v:29.13-29.14" *)
  reg [31:0] a;
  (* src = "submodules/seyed1mehdi_G3_FPGA_Object_Classification_Accelerator/src/lenet5/neural_core/neural_core.srcs/conv.v:34.29-34.37" *)
  reg [15:0] \add_reg1[0] ;
  (* src = "submodules/seyed1mehdi_G3_FPGA_Object_Classification_Accelerator/src/lenet5/neural_core/neural_core.srcs/conv.v:34.29-34.37" *)
  reg [15:0] \add_reg1[1] ;
  (* src = "submodules/seyed1mehdi_G3_FPGA_Object_Classification_Accelerator/src/lenet5/neural_core/neural_core.srcs/conv.v:34.29-34.37" *)
  reg [15:0] \add_reg1[2] ;
  (* src = "submodules/seyed1mehdi_G3_FPGA_Object_Classification_Accelerator/src/lenet5/neural_core/neural_core.srcs/conv.v:34.29-34.37" *)
  reg [15:0] \add_reg1[3] ;
  (* src = "submodules/seyed1mehdi_G3_FPGA_Object_Classification_Accelerator/src/lenet5/neural_core/neural_core.srcs/conv.v:34.29-34.37" *)
  reg [15:0] \add_reg1[4] ;
  (* src = "submodules/seyed1mehdi_G3_FPGA_Object_Classification_Accelerator/src/lenet5/neural_core/neural_core.srcs/conv.v:35.29-35.37" *)
  reg [15:0] \add_reg2[0] ;
  (* src = "submodules/seyed1mehdi_G3_FPGA_Object_Classification_Accelerator/src/lenet5/neural_core/neural_core.srcs/conv.v:35.29-35.37" *)
  reg [15:0] \add_reg2[1] ;
  (* src = "submodules/seyed1mehdi_G3_FPGA_Object_Classification_Accelerator/src/lenet5/neural_core/neural_core.srcs/conv.v:35.29-35.37" *)
  reg [15:0] \add_reg2[2] ;
  (* src = "submodules/seyed1mehdi_G3_FPGA_Object_Classification_Accelerator/src/lenet5/neural_core/neural_core.srcs/conv.v:36.29-36.37" *)
  reg [15:0] \add_reg3[0] ;
  (* src = "submodules/seyed1mehdi_G3_FPGA_Object_Classification_Accelerator/src/lenet5/neural_core/neural_core.srcs/conv.v:36.29-36.37" *)
  reg [15:0] \add_reg3[1] ;
  (* src = "submodules/seyed1mehdi_G3_FPGA_Object_Classification_Accelerator/src/lenet5/neural_core/neural_core.srcs/conv.v:37.29-37.37" *)
  reg [15:0] add_reg4;
  (* src = "submodules/seyed1mehdi_G3_FPGA_Object_Classification_Accelerator/src/lenet5/neural_core/neural_core.srcs/conv.v:30.13-30.14" *)
  reg [31:0] b;
  (* src = "submodules/seyed1mehdi_G3_FPGA_Object_Classification_Accelerator/src/lenet5/neural_core/neural_core.srcs/conv.v:19.59-19.64" *)
  input i_clk;
  wire i_clk;
  (* src = "submodules/seyed1mehdi_G3_FPGA_Object_Classification_Accelerator/src/lenet5/neural_core/neural_core.srcs/conv.v:23.52-23.60" *)
  input [71:0] i_kernel;
  wire [71:0] i_kernel;
  (* src = "submodules/seyed1mehdi_G3_FPGA_Object_Classification_Accelerator/src/lenet5/neural_core/neural_core.srcs/conv.v:24.59-24.73" *)
  input i_kernel_valid;
  wire i_kernel_valid;
  (* src = "submodules/seyed1mehdi_G3_FPGA_Object_Classification_Accelerator/src/lenet5/neural_core/neural_core.srcs/conv.v:21.52-21.60" *)
  input [71:0] i_pixels;
  wire [71:0] i_pixels;
  (* src = "submodules/seyed1mehdi_G3_FPGA_Object_Classification_Accelerator/src/lenet5/neural_core/neural_core.srcs/conv.v:22.59-22.73" *)
  input i_pixels_valid;
  wire i_pixels_valid;
  (* src = "submodules/seyed1mehdi_G3_FPGA_Object_Classification_Accelerator/src/lenet5/neural_core/neural_core.srcs/conv.v:20.59-20.64" *)
  input i_rst;
  wire i_rst;
  (* src = "submodules/seyed1mehdi_G3_FPGA_Object_Classification_Accelerator/src/lenet5/neural_core/neural_core.srcs/conv.v:33.29-33.37" *)
  reg [15:0] \mult_reg[0] ;
  (* src = "submodules/seyed1mehdi_G3_FPGA_Object_Classification_Accelerator/src/lenet5/neural_core/neural_core.srcs/conv.v:33.29-33.37" *)
  reg [15:0] \mult_reg[1] ;
  (* src = "submodules/seyed1mehdi_G3_FPGA_Object_Classification_Accelerator/src/lenet5/neural_core/neural_core.srcs/conv.v:33.29-33.37" *)
  reg [15:0] \mult_reg[2] ;
  (* src = "submodules/seyed1mehdi_G3_FPGA_Object_Classification_Accelerator/src/lenet5/neural_core/neural_core.srcs/conv.v:33.29-33.37" *)
  reg [15:0] \mult_reg[3] ;
  (* src = "submodules/seyed1mehdi_G3_FPGA_Object_Classification_Accelerator/src/lenet5/neural_core/neural_core.srcs/conv.v:33.29-33.37" *)
  reg [15:0] \mult_reg[4] ;
  (* src = "submodules/seyed1mehdi_G3_FPGA_Object_Classification_Accelerator/src/lenet5/neural_core/neural_core.srcs/conv.v:33.29-33.37" *)
  reg [15:0] \mult_reg[5] ;
  (* src = "submodules/seyed1mehdi_G3_FPGA_Object_Classification_Accelerator/src/lenet5/neural_core/neural_core.srcs/conv.v:33.29-33.37" *)
  reg [15:0] \mult_reg[6] ;
  (* src = "submodules/seyed1mehdi_G3_FPGA_Object_Classification_Accelerator/src/lenet5/neural_core/neural_core.srcs/conv.v:33.29-33.37" *)
  reg [15:0] \mult_reg[7] ;
  (* src = "submodules/seyed1mehdi_G3_FPGA_Object_Classification_Accelerator/src/lenet5/neural_core/neural_core.srcs/conv.v:33.29-33.37" *)
  reg [15:0] \mult_reg[8] ;
  (* src = "submodules/seyed1mehdi_G3_FPGA_Object_Classification_Accelerator/src/lenet5/neural_core/neural_core.srcs/conv.v:25.49-25.62" *)
  output [7:0] o_conv_result;
  wire [7:0] o_conv_result;
  (* src = "submodules/seyed1mehdi_G3_FPGA_Object_Classification_Accelerator/src/lenet5/neural_core/neural_core.srcs/conv.v:26.14-26.33" *)
  output o_conv_result_valid;
  wire o_conv_result_valid;
  (* src = "submodules/seyed1mehdi_G3_FPGA_Object_Classification_Accelerator/src/lenet5/neural_core/neural_core.srcs/conv.v:38.9-38.18" *)
  reg \valid_reg[0] ;
  (* src = "submodules/seyed1mehdi_G3_FPGA_Object_Classification_Accelerator/src/lenet5/neural_core/neural_core.srcs/conv.v:38.9-38.18" *)
  reg \valid_reg[1] ;
  (* src = "submodules/seyed1mehdi_G3_FPGA_Object_Classification_Accelerator/src/lenet5/neural_core/neural_core.srcs/conv.v:38.9-38.18" *)
  reg \valid_reg[2] ;
  (* src = "submodules/seyed1mehdi_G3_FPGA_Object_Classification_Accelerator/src/lenet5/neural_core/neural_core.srcs/conv.v:38.9-38.18" *)
  reg \valid_reg[3] ;
  (* src = "submodules/seyed1mehdi_G3_FPGA_Object_Classification_Accelerator/src/lenet5/neural_core/neural_core.srcs/conv.v:38.9-38.18" *)
  reg \valid_reg[4] ;
  assign _29_ = \mult_reg[0]  + (* src = "submodules/seyed1mehdi_G3_FPGA_Object_Classification_Accelerator/src/lenet5/neural_core/neural_core.srcs/conv.v:69.28-69.53" *) \mult_reg[1] ;
  assign _30_ = \mult_reg[2]  + (* src = "submodules/seyed1mehdi_G3_FPGA_Object_Classification_Accelerator/src/lenet5/neural_core/neural_core.srcs/conv.v:70.28-70.53" *) \mult_reg[3] ;
  assign _31_ = \mult_reg[4]  + (* src = "submodules/seyed1mehdi_G3_FPGA_Object_Classification_Accelerator/src/lenet5/neural_core/neural_core.srcs/conv.v:71.28-71.53" *) \mult_reg[5] ;
  assign _32_ = \mult_reg[6]  + (* src = "submodules/seyed1mehdi_G3_FPGA_Object_Classification_Accelerator/src/lenet5/neural_core/neural_core.srcs/conv.v:72.28-72.53" *) \mult_reg[7] ;
  assign _33_ = \add_reg1[0]  + (* src = "submodules/seyed1mehdi_G3_FPGA_Object_Classification_Accelerator/src/lenet5/neural_core/neural_core.srcs/conv.v:75.28-75.53" *) \add_reg1[1] ;
  assign _34_ = \add_reg1[2]  + (* src = "submodules/seyed1mehdi_G3_FPGA_Object_Classification_Accelerator/src/lenet5/neural_core/neural_core.srcs/conv.v:76.28-76.53" *) \add_reg1[3] ;
  assign _35_ = \add_reg2[0]  + (* src = "submodules/seyed1mehdi_G3_FPGA_Object_Classification_Accelerator/src/lenet5/neural_core/neural_core.srcs/conv.v:79.28-79.53" *) \add_reg2[1] ;
  assign _36_ = \add_reg3[0]  + (* src = "submodules/seyed1mehdi_G3_FPGA_Object_Classification_Accelerator/src/lenet5/neural_core/neural_core.srcs/conv.v:82.25-82.50" *) \add_reg3[1] ;
  assign _37_ = i_pixels_valid & (* src = "submodules/seyed1mehdi_G3_FPGA_Object_Classification_Accelerator/src/lenet5/neural_core/neural_core.srcs/conv.v:84.29-84.60" *) i_kernel_valid;
  assign _38_ = i_pixels[7:0] * (* src = "submodules/seyed1mehdi_G3_FPGA_Object_Classification_Accelerator/src/lenet5/neural_core/neural_core.srcs/conv.v:59.28-59.109" *) i_kernel[7:0];
  assign _39_ = i_pixels[15:8] * (* src = "submodules/seyed1mehdi_G3_FPGA_Object_Classification_Accelerator/src/lenet5/neural_core/neural_core.srcs/conv.v:60.28-60.109" *) i_kernel[15:8];
  assign _40_ = i_pixels[23:16] * (* src = "submodules/seyed1mehdi_G3_FPGA_Object_Classification_Accelerator/src/lenet5/neural_core/neural_core.srcs/conv.v:61.28-61.109" *) i_kernel[23:16];
  assign _41_ = i_pixels[31:24] * (* src = "submodules/seyed1mehdi_G3_FPGA_Object_Classification_Accelerator/src/lenet5/neural_core/neural_core.srcs/conv.v:62.28-62.109" *) i_kernel[31:24];
  assign _42_ = i_pixels[39:32] * (* src = "submodules/seyed1mehdi_G3_FPGA_Object_Classification_Accelerator/src/lenet5/neural_core/neural_core.srcs/conv.v:63.28-63.109" *) i_kernel[39:32];
  assign _43_ = i_pixels[47:40] * (* src = "submodules/seyed1mehdi_G3_FPGA_Object_Classification_Accelerator/src/lenet5/neural_core/neural_core.srcs/conv.v:64.28-64.109" *) i_kernel[47:40];
  assign _44_ = i_pixels[55:48] * (* src = "submodules/seyed1mehdi_G3_FPGA_Object_Classification_Accelerator/src/lenet5/neural_core/neural_core.srcs/conv.v:65.28-65.109" *) i_kernel[55:48];
  assign _45_ = i_pixels[63:56] * (* src = "submodules/seyed1mehdi_G3_FPGA_Object_Classification_Accelerator/src/lenet5/neural_core/neural_core.srcs/conv.v:66.28-66.109" *) i_kernel[63:56];
  assign _46_ = i_pixels[71:64] * (* src = "submodules/seyed1mehdi_G3_FPGA_Object_Classification_Accelerator/src/lenet5/neural_core/neural_core.srcs/conv.v:67.28-67.109" *) i_kernel[71:64];
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$22 ) begin end
    _11_ = add_reg4;
    _13_ = \mult_reg[0] ;
    _14_ = \mult_reg[1] ;
    _15_ = \mult_reg[2] ;
    _16_ = \mult_reg[3] ;
    _17_ = \mult_reg[4] ;
    _18_ = \mult_reg[5] ;
    _19_ = \mult_reg[6] ;
    _20_ = \mult_reg[7] ;
    _21_ = \mult_reg[8] ;
    _01_ = \add_reg1[0] ;
    _02_ = \add_reg1[1] ;
    _03_ = \add_reg1[2] ;
    _04_ = \add_reg1[3] ;
    _05_ = \add_reg1[4] ;
    _22_ = \valid_reg[0] ;
    _23_ = \valid_reg[1] ;
    _24_ = \valid_reg[2] ;
    _25_ = \valid_reg[3] ;
    _26_ = \valid_reg[4] ;
    _06_ = \add_reg2[0] ;
    _07_ = \add_reg2[1] ;
    _08_ = \add_reg2[2] ;
    _09_ = \add_reg3[0] ;
    _10_ = \add_reg3[1] ;
    _00_ = _27_;
    _12_ = _28_;
    (* src = "submodules/seyed1mehdi_G3_FPGA_Object_Classification_Accelerator/src/lenet5/neural_core/neural_core.srcs/conv.v:43.9-90.12" *)
    casez (i_rst)
      /* src = "submodules/seyed1mehdi_G3_FPGA_Object_Classification_Accelerator/src/lenet5/neural_core/neural_core.srcs/conv.v:43.12-43.17" */
      1'h1:
        begin
          _13_ = 16'h0000;
          _14_ = 16'h0000;
          _15_ = 16'h0000;
          _16_ = 16'h0000;
          _17_ = 16'h0000;
          _18_ = 16'h0000;
          _19_ = 16'h0000;
          _20_ = 16'h0000;
          _21_ = 16'h0000;
          _27_ = 32'd9;
          _01_ = 16'h0000;
          _22_ = 1'h0;
          _02_ = 16'h0000;
          _23_ = 1'h0;
          _03_ = 16'h0000;
          _24_ = 1'h0;
          _04_ = 16'h0000;
          _25_ = 1'h0;
          _05_ = 16'h0000;
          _26_ = 1'h0;
          _28_ = 32'd5;
          _06_ = 16'h0000;
          _07_ = 16'h0000;
          _08_ = 16'h0000;
          _09_ = 16'h0000;
          _10_ = 16'h0000;
          _11_ = 16'h0000;
        end
      /* src = "submodules/seyed1mehdi_G3_FPGA_Object_Classification_Accelerator/src/lenet5/neural_core/neural_core.srcs/conv.v:58.9-58.13" */
      default:
        begin
          _27_ = a;
          _28_ = b;
          _13_ = _38_;
          _14_ = _39_;
          _15_ = _40_;
          _16_ = _41_;
          _17_ = _42_;
          _18_ = _43_;
          _19_ = _44_;
          _20_ = _45_;
          _21_ = _46_;
          _01_ = _29_;
          _02_ = _30_;
          _03_ = _31_;
          _04_ = _32_;
          _05_ = \mult_reg[8] ;
          _06_ = _33_;
          _07_ = _34_;
          _08_ = \add_reg1[4] ;
          _09_ = _35_;
          _10_ = \add_reg2[2] ;
          _11_ = _36_;
          _22_ = _37_;
          _23_ = \valid_reg[0] ;
          _24_ = \valid_reg[1] ;
          _25_ = \valid_reg[2] ;
          _26_ = \valid_reg[3] ;
        end
    endcase
  end
  always @(posedge i_clk) begin
      a <= _00_;
      b <= _12_;
      add_reg4 <= _11_;
      \mult_reg[0]  <= _13_;
      \mult_reg[1]  <= _14_;
      \mult_reg[2]  <= _15_;
      \mult_reg[3]  <= _16_;
      \mult_reg[4]  <= _17_;
      \mult_reg[5]  <= _18_;
      \mult_reg[6]  <= _19_;
      \mult_reg[7]  <= _20_;
      \mult_reg[8]  <= _21_;
      \add_reg1[0]  <= _01_;
      \add_reg1[1]  <= _02_;
      \add_reg1[2]  <= _03_;
      \add_reg1[3]  <= _04_;
      \add_reg1[4]  <= _05_;
      \valid_reg[0]  <= _22_;
      \valid_reg[1]  <= _23_;
      \valid_reg[2]  <= _24_;
      \valid_reg[3]  <= _25_;
      \valid_reg[4]  <= _26_;
      \add_reg2[0]  <= _06_;
      \add_reg2[1]  <= _07_;
      \add_reg2[2]  <= _08_;
      \add_reg3[0]  <= _09_;
      \add_reg3[1]  <= _10_;
  end
  assign o_conv_result_valid = \valid_reg[4] ;
  assign o_conv_result = add_reg4[15:8];
endmodule
