module wideexpr_00123(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = ~^({-(s1)});
  assign y1 = &(({3{s7}})>>>((ctrl[1]?((ctrl[3]?6'sb111001:(4'sb0010)<<(1'sb0)))>>>((s0)<=((1'sb1)<<<(5'b00111))):(ctrl[7]?($signed(4'sb0101))<<(2'sb01):4'sb0110))));
  assign y2 = u2;
  assign y3 = $signed(3'sb001);
  assign y4 = (~|(|(6'sb110111)))<<((s5)+(((ctrl[0]?(ctrl[0]?$signed({3{6'b101101}}):s7):3'sb011))^~(s1)));
  assign y5 = 5'b00110;
  assign y6 = (((+(5'sb11101))&(4'sb1001))&((-(((s7)<(s5))>>>((s4)|(s3))))<<<((((5'sb01010)>>>(s1))>(s6))>=($signed({3{6'sb110011}})))))^(+($signed(6'sb100100)));
  assign y7 = s7;
endmodule
