; generated by ARM C/C++ Compiler, 5.02 [Build 28]
; commandline ArmCC [--split_sections --debug -c --asm --info=totals -o.\output\system_nuc123series.o --depend=.\output\system_nuc123series.d --cpu=Cortex-M0 --apcs=interwork -I..\CMSIS\CM0\DeviceSupport\Nuvoton\NUC123Series -I..\CMSIS\CM0\CoreSupport -I..\INC\DrvInc -I..\INC\SysInc -IC:\Keil\ARM\RV31\INC -IC:\Keil\ARM\CMSIS\Include -D__MICROLIB --omf_browse=.\output\system_nuc123series.crf ..\cmsis\CM0\DeviceSupport\Nuvoton\NUC123Series\system_NUC123Series.c]
        THUMB
        REQUIRE8
        PRESERVE8

        AREA ||i.SystemCoreClockUpdate||, CODE, READONLY, ALIGN=2

SystemCoreClockUpdate PROC
        PUSH     {r3-r5,lr}
        ADR      r0,|L1.116|
        LDR      r0,[r0,#0]
        LDR      r4,|L1.120|
        STR      r0,[sp,#0]
        LDR      r1,[r4,#0x20]
        MOVS     r0,#0
        ASRS     r2,r4,#12
        TST      r1,r2
        BNE      |L1.66|
        LSLS     r0,r1,#12
        BPL      |L1.28|
        LDR      r0,|L1.124|
        B        |L1.30|
|L1.28|
        LDR      r0,|L1.128|
|L1.30|
        LSLS     r2,r1,#14
        BMI      |L1.66|
        LSLS     r2,r1,#16
        LSRS     r2,r2,#30
        MOV      r3,sp
        LDRB     r3,[r3,r2]
        LSLS     r2,r1,#23
        LSLS     r1,r1,#18
        LSRS     r2,r2,#23
        LSRS     r1,r1,#27
        ADDS     r2,r2,#2
        ADDS     r1,r1,#2
        LSRS     r0,r0,#2
        MULS     r1,r3,r1
        MULS     r0,r2,r0
        BL       __aeabi_uidivmod
        LSLS     r0,r0,#2
|L1.66|
        LDR      r5,|L1.132|
        STR      r0,[r5,#8]  ; PllClock
        LDR      r1,[r4,#0x10]
        LSLS     r1,r1,#29
        LSRS     r1,r1,#29
        CMP      r1,#2
        BEQ      |L1.88|
        LSLS     r0,r1,#2
        MOV      r1,r5
        ADDS     r1,r1,#0xc
        LDR      r0,[r1,r0]
|L1.88|
        LDR      r1,[r4,#0x18]
        LSLS     r1,r1,#28
        LSRS     r1,r1,#28
        ADDS     r1,r1,#1
        BL       __aeabi_uidivmod
        LDR      r1,|L1.136|
        STR      r0,[r5,#0]  ; SystemCoreClock
        ASRS     r2,r1,#1
        ADDS     r0,r0,r2
        BL       __aeabi_uidivmod
        STR      r0,[r5,#4]  ; CyclesPerUs
        POP      {r3-r5,pc}
        ENDP

|L1.116|
        DCB      1,2,2,4
|L1.120|
        DCD      0x50000200
|L1.124|
        DCD      0x01518000
|L1.128|
        DCD      0x00b71b00
|L1.132|
        DCD      ||.data||
|L1.136|
        DCD      0x000f4240

        AREA ||i.SystemInit||, CODE, READONLY, ALIGN=1

SystemInit PROC
        BX       lr
        ENDP


        AREA ||.arm_vfe_header||, DATA, READONLY, NOALLOC, ALIGN=2

        DCD      0x00000000

        AREA ||.data||, DATA, ALIGN=2

SystemCoreClock
        DCD      0x0464dff8
CyclesPerUs
        DCD      0x00000049
PllClock
        DCD      0x0464dff8
gau32ClkSrcTbl
        DCD      0x00b71b00
        DCD      0x0464dff8
        DCD      0x00002710
        DCD      0x01518000

        EXPORT SystemCoreClockUpdate [CODE]
        EXPORT SystemInit [CODE]
        EXPORT SystemCoreClock [DATA,SIZE=4]
        EXPORT CyclesPerUs [DATA,SIZE=4]
        EXPORT PllClock [DATA,SIZE=4]
        EXPORT gau32ClkSrcTbl [DATA,SIZE=16]

        IMPORT ||Lib$$Request$$armlib|| [CODE,WEAK]
        IMPORT __aeabi_uidivmod [CODE]

        ATTR FILESCOPE
        ATTR SETVALUE Tag_ABI_PCS_wchar_t,2
        ATTR SETVALUE Tag_ABI_enum_size,1
        ATTR SETVALUE Tag_ABI_optimization_goals,3
        ATTR SETSTRING Tag_conformance,"2.06"
        ATTR SETVALUE AV,18,1

        ASSERT {ENDIAN} = "little"
        ASSERT {INTER} = {TRUE}
        ASSERT {ROPI} = {FALSE}
        ASSERT {RWPI} = {FALSE}
        ASSERT {IEEE_FULL} = {FALSE}
        ASSERT {IEEE_PART} = {FALSE}
        ASSERT {IEEE_JAVA} = {FALSE}
        END
