--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml wired_together.twx wired_together.ncd -o
wired_together.twr wired_together.pcf -ucf wired_together.ucf

Design file:              wired_together.ncd
Physical constraint file: wired_together.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 170835 paths analyzed, 3918 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.940ns.
--------------------------------------------------------------------------------

Paths for end point processor/memory_location_6 (SLICE_X20Y47.B5), 115 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memory/memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          processor/memory_location_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.842ns (Levels of Logic = 4)
  Clock Path Skew:      -0.063ns (0.429 - 0.492)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: memory/memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram to processor/memory_location_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y0.DOA6     Trcko_DOA             1.850   memory/memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
                                                       memory/memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
    SLICE_X16Y11.A6      net (fanout=1)        1.969   memory/memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_douta<6>
    SLICE_X16Y11.A       Tilo                  0.205   memory/memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_913
                                                       memory/memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_937
    SLICE_X20Y31.D6      net (fanout=1)        2.106   memory/memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_937
    SLICE_X20Y31.CMUX    Topdc                 0.338   processor/word<6>
                                                       memory/memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_412
                                                       memory/memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f7_11
    SLICE_X19Y48.B6      net (fanout=3)        2.373   data_out_6_OBUF
    SLICE_X19Y48.B       Tilo                  0.259   processor/pc_counter<6>
                                                       processor/Mmux_phase[1]_memory_location[23]_wide_mux_390_OUT211
    SLICE_X20Y47.B5      net (fanout=1)        0.401   processor/phase[1]_memory_location[23]_wide_mux_390_OUT<6>
    SLICE_X20Y47.CLK     Tas                   0.341   processor/memory_location<6>
                                                       processor/memory_location_6_rstpot
                                                       processor/memory_location_6
    -------------------------------------------------  ---------------------------
    Total                                      9.842ns (2.993ns logic, 6.849ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.134ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memory/memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          processor/memory_location_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.778ns (Levels of Logic = 4)
  Clock Path Skew:      -0.053ns (0.429 - 0.482)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: memory/memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram to processor/memory_location_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y4.DOA6     Trcko_DOA             1.850   memory/memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
                                                       memory/memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
    SLICE_X16Y11.A2      net (fanout=1)        1.905   memory/memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_douta<6>
    SLICE_X16Y11.A       Tilo                  0.205   memory/memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_913
                                                       memory/memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_937
    SLICE_X20Y31.D6      net (fanout=1)        2.106   memory/memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_937
    SLICE_X20Y31.CMUX    Topdc                 0.338   processor/word<6>
                                                       memory/memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_412
                                                       memory/memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f7_11
    SLICE_X19Y48.B6      net (fanout=3)        2.373   data_out_6_OBUF
    SLICE_X19Y48.B       Tilo                  0.259   processor/pc_counter<6>
                                                       processor/Mmux_phase[1]_memory_location[23]_wide_mux_390_OUT211
    SLICE_X20Y47.B5      net (fanout=1)        0.401   processor/phase[1]_memory_location[23]_wide_mux_390_OUT<6>
    SLICE_X20Y47.CLK     Tas                   0.341   processor/memory_location<6>
                                                       processor/memory_location_6_rstpot
                                                       processor/memory_location_6
    -------------------------------------------------  ---------------------------
    Total                                      9.778ns (2.993ns logic, 6.785ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.139ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memory/memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          processor/memory_location_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.765ns (Levels of Logic = 4)
  Clock Path Skew:      -0.061ns (0.429 - 0.490)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: memory/memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram to processor/memory_location_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y0.DOA6     Trcko_DOA             1.850   memory/memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
                                                       memory/memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
    SLICE_X16Y11.A5      net (fanout=1)        1.892   memory/memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_douta<6>
    SLICE_X16Y11.A       Tilo                  0.205   memory/memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_913
                                                       memory/memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_937
    SLICE_X20Y31.D6      net (fanout=1)        2.106   memory/memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_937
    SLICE_X20Y31.CMUX    Topdc                 0.338   processor/word<6>
                                                       memory/memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_412
                                                       memory/memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f7_11
    SLICE_X19Y48.B6      net (fanout=3)        2.373   data_out_6_OBUF
    SLICE_X19Y48.B       Tilo                  0.259   processor/pc_counter<6>
                                                       processor/Mmux_phase[1]_memory_location[23]_wide_mux_390_OUT211
    SLICE_X20Y47.B5      net (fanout=1)        0.401   processor/phase[1]_memory_location[23]_wide_mux_390_OUT<6>
    SLICE_X20Y47.CLK     Tas                   0.341   processor/memory_location<6>
                                                       processor/memory_location_6_rstpot
                                                       processor/memory_location_6
    -------------------------------------------------  ---------------------------
    Total                                      9.765ns (2.993ns logic, 6.772ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------

Paths for end point processor/memory_location_7 (SLICE_X15Y45.A6), 122 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.068ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memory/memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          processor/memory_location_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.835ns (Levels of Logic = 4)
  Clock Path Skew:      -0.062ns (0.428 - 0.490)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: memory/memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram to processor/memory_location_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y0.DOA7     Trcko_DOA             1.850   memory/memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
                                                       memory/memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
    SLICE_X20Y13.A6      net (fanout=1)        2.276   memory/memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_douta<7>
    SLICE_X20Y13.A       Tilo                  0.205   memory/memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_940
                                                       memory/memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_940
    SLICE_X18Y30.D3      net (fanout=1)        1.546   memory/memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_940
    SLICE_X18Y30.CMUX    Topdc                 0.368   processor/word<7>
                                                       memory/memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_413
                                                       memory/memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f7_12
    SLICE_X18Y45.C6      net (fanout=3)        2.281   data_out_7_OBUF
    SLICE_X18Y45.C       Tilo                  0.204   processor/pc_counter<7>
                                                       processor/Mmux_phase[1]_memory_location[23]_wide_mux_390_OUT221
    SLICE_X15Y45.A6      net (fanout=1)        0.783   processor/phase[1]_memory_location[23]_wide_mux_390_OUT<7>
    SLICE_X15Y45.CLK     Tas                   0.322   processor/memory_location<9>
                                                       processor/memory_location_7_rstpot
                                                       processor/memory_location_7
    -------------------------------------------------  ---------------------------
    Total                                      9.835ns (2.949ns logic, 6.886ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.230ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memory/memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          processor/memory_location_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.680ns (Levels of Logic = 4)
  Clock Path Skew:      -0.055ns (0.428 - 0.483)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: memory/memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram to processor/memory_location_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y2.DOA7     Trcko_DOA             1.850   memory/memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
                                                       memory/memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
    SLICE_X11Y21.A6      net (fanout=1)        2.078   memory/memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_douta<7>
    SLICE_X11Y21.A       Tilo                  0.259   memory/memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_1013
                                                       memory/memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_1013
    SLICE_X18Y30.D6      net (fanout=1)        1.535   memory/memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_1013
    SLICE_X18Y30.CMUX    Topdc                 0.368   processor/word<7>
                                                       memory/memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_413
                                                       memory/memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f7_12
    SLICE_X18Y45.C6      net (fanout=3)        2.281   data_out_7_OBUF
    SLICE_X18Y45.C       Tilo                  0.204   processor/pc_counter<7>
                                                       processor/Mmux_phase[1]_memory_location[23]_wide_mux_390_OUT221
    SLICE_X15Y45.A6      net (fanout=1)        0.783   processor/phase[1]_memory_location[23]_wide_mux_390_OUT<7>
    SLICE_X15Y45.CLK     Tas                   0.322   processor/memory_location<9>
                                                       processor/memory_location_7_rstpot
                                                       processor/memory_location_7
    -------------------------------------------------  ---------------------------
    Total                                      9.680ns (3.003ns logic, 6.677ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.388ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memory/memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          processor/memory_location_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.529ns (Levels of Logic = 4)
  Clock Path Skew:      -0.048ns (0.341 - 0.389)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: memory/memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram to processor/memory_location_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y28.DOA7    Trcko_DOA             1.850   memory/memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
                                                       memory/memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
    SLICE_X16Y52.A4      net (fanout=1)        1.729   memory/memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.ram_douta<7>
    SLICE_X16Y52.A       Tilo                  0.205   memory/memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_939
                                                       memory/memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_939
    SLICE_X18Y30.C6      net (fanout=1)        1.794   memory/memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_939
    SLICE_X18Y30.CMUX    Tilo                  0.361   processor/word<7>
                                                       memory/memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_313
                                                       memory/memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f7_12
    SLICE_X18Y45.C6      net (fanout=3)        2.281   data_out_7_OBUF
    SLICE_X18Y45.C       Tilo                  0.204   processor/pc_counter<7>
                                                       processor/Mmux_phase[1]_memory_location[23]_wide_mux_390_OUT221
    SLICE_X15Y45.A6      net (fanout=1)        0.783   processor/phase[1]_memory_location[23]_wide_mux_390_OUT<7>
    SLICE_X15Y45.CLK     Tas                   0.322   processor/memory_location<9>
                                                       processor/memory_location_7_rstpot
                                                       processor/memory_location_7
    -------------------------------------------------  ---------------------------
    Total                                      9.529ns (2.942ns logic, 6.587ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------

Paths for end point processor/memory_input_5 (SLICE_X18Y46.C6), 287 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.104ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memory/memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          processor/memory_input_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.793ns (Levels of Logic = 5)
  Clock Path Skew:      -0.068ns (0.422 - 0.490)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: memory/memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram to processor/memory_input_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y0.DOA8     Trcko_DOA             1.850   memory/memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
                                                       memory/memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
    SLICE_X20Y17.A6      net (fanout=1)        2.234   memory/memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_douta<8>
    SLICE_X20Y17.A       Tilo                  0.205   memory/memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_943
                                                       memory/memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_943
    SLICE_X18Y42.D3      net (fanout=1)        1.858   memory/memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_943
    SLICE_X18Y42.CMUX    Topdc                 0.368   processor/word<8>
                                                       memory/memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_414
                                                       memory/memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f7_13
    SLICE_X19Y43.A6      net (fanout=35)       1.352   data_out_8_OBUF
    SLICE_X19Y43.A       Tilo                  0.259   processor/Mmux_data_out[10]_r7[15]_wide_mux_7_OUT_48
                                                       processor/Mmux_data_out[10]_r7[15]_wide_mux_7_OUT_411
    SLICE_X18Y46.D6      net (fanout=1)        1.057   processor/Mmux_data_out[10]_r7[15]_wide_mux_7_OUT_411
    SLICE_X18Y46.D       Tilo                  0.203   processor/memory_input<5>
                                                       processor/Mmux_memory_input[15]_reg_to_store[2]_mux_13_OUT121
    SLICE_X18Y46.C6      net (fanout=1)        0.118   processor/memory_input[15]_reg_to_store[2]_mux_13_OUT<5>
    SLICE_X18Y46.CLK     Tas                   0.289   processor/memory_input<5>
                                                       processor/memory_input_5_dpot
                                                       processor/memory_input_5
    -------------------------------------------------  ---------------------------
    Total                                      9.793ns (3.174ns logic, 6.619ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.271ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memory/memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          processor/memory_input_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.633ns (Levels of Logic = 5)
  Clock Path Skew:      -0.061ns (0.422 - 0.483)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: memory/memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram to processor/memory_input_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y2.DOA8     Trcko_DOA             1.850   memory/memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
                                                       memory/memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
    SLICE_X7Y17.A6       net (fanout=1)        1.449   memory/memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_douta<8>
    SLICE_X7Y17.A        Tilo                  0.259   memory/memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_1014
                                                       memory/memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_1014
    SLICE_X18Y42.D6      net (fanout=1)        2.429   memory/memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_1014
    SLICE_X18Y42.CMUX    Topdc                 0.368   processor/word<8>
                                                       memory/memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_414
                                                       memory/memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f7_13
    SLICE_X19Y43.A6      net (fanout=35)       1.352   data_out_8_OBUF
    SLICE_X19Y43.A       Tilo                  0.259   processor/Mmux_data_out[10]_r7[15]_wide_mux_7_OUT_48
                                                       processor/Mmux_data_out[10]_r7[15]_wide_mux_7_OUT_411
    SLICE_X18Y46.D6      net (fanout=1)        1.057   processor/Mmux_data_out[10]_r7[15]_wide_mux_7_OUT_411
    SLICE_X18Y46.D       Tilo                  0.203   processor/memory_input<5>
                                                       processor/Mmux_memory_input[15]_reg_to_store[2]_mux_13_OUT121
    SLICE_X18Y46.C6      net (fanout=1)        0.118   processor/memory_input[15]_reg_to_store[2]_mux_13_OUT<5>
    SLICE_X18Y46.CLK     Tas                   0.289   processor/memory_input<5>
                                                       processor/memory_input_5_dpot
                                                       processor/memory_input_5
    -------------------------------------------------  ---------------------------
    Total                                      9.633ns (3.228ns logic, 6.405ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               memory/memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          processor/memory_input_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.603ns (Levels of Logic = 5)
  Clock Path Skew:      -0.070ns (0.422 - 0.492)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: memory/memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram to processor/memory_input_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y0.DOA8     Trcko_DOA             1.850   memory/memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
                                                       memory/memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
    SLICE_X20Y17.A5      net (fanout=1)        2.044   memory/memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_douta<8>
    SLICE_X20Y17.A       Tilo                  0.205   memory/memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_943
                                                       memory/memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_943
    SLICE_X18Y42.D3      net (fanout=1)        1.858   memory/memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_943
    SLICE_X18Y42.CMUX    Topdc                 0.368   processor/word<8>
                                                       memory/memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_414
                                                       memory/memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f7_13
    SLICE_X19Y43.A6      net (fanout=35)       1.352   data_out_8_OBUF
    SLICE_X19Y43.A       Tilo                  0.259   processor/Mmux_data_out[10]_r7[15]_wide_mux_7_OUT_48
                                                       processor/Mmux_data_out[10]_r7[15]_wide_mux_7_OUT_411
    SLICE_X18Y46.D6      net (fanout=1)        1.057   processor/Mmux_data_out[10]_r7[15]_wide_mux_7_OUT_411
    SLICE_X18Y46.D       Tilo                  0.203   processor/memory_input<5>
                                                       processor/Mmux_memory_input[15]_reg_to_store[2]_mux_13_OUT121
    SLICE_X18Y46.C6      net (fanout=1)        0.118   processor/memory_input[15]_reg_to_store[2]_mux_13_OUT<5>
    SLICE_X18Y46.CLK     Tas                   0.289   processor/memory_input<5>
                                                       processor/memory_input_5_dpot
                                                       processor/memory_input_5
    -------------------------------------------------  ---------------------------
    Total                                      9.603ns (3.174ns logic, 6.429ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point snowVGA/Mshreg_outputRand_4 (SLICE_X14Y11.BI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.322ns (requirement - (clock path skew + uncertainty - data path))
  Source:               snowVGA/outputRand_0 (FF)
  Destination:          snowVGA/Mshreg_outputRand_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.322ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: snowVGA/outputRand_0 to snowVGA/Mshreg_outputRand_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y11.AQ      Tcko                  0.234   snowVGA/outputRand<5>
                                                       snowVGA/outputRand_0
    SLICE_X14Y11.BI      net (fanout=1)        0.059   snowVGA/outputRand<0>
    SLICE_X14Y11.CLK     Tdh         (-Th)    -0.029   snowVGA/outputRand<5>
                                                       snowVGA/Mshreg_outputRand_4
    -------------------------------------------------  ---------------------------
    Total                                      0.322ns (0.263ns logic, 0.059ns route)
                                                       (81.7% logic, 18.3% route)

--------------------------------------------------------------------------------

Paths for end point pleaseWork/MdIo/countTo40_3 (SLICE_X0Y15.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.385ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pleaseWork/MdIo/countTo40_1 (FF)
  Destination:          pleaseWork/MdIo/countTo40_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.387ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.045 - 0.043)
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pleaseWork/MdIo/countTo40_1 to pleaseWork/MdIo/countTo40_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y15.BQ       Tcko                  0.198   pleaseWork/MdIo/countTo40<2>
                                                       pleaseWork/MdIo/countTo40_1
    SLICE_X0Y15.A5       net (fanout=4)        0.068   pleaseWork/MdIo/countTo40<1>
    SLICE_X0Y15.CLK      Tah         (-Th)    -0.121   pleaseWork/MdIo/countTo40<5>
                                                       pleaseWork/MdIo/Mcount_countTo40_xor<3>11
                                                       pleaseWork/MdIo/countTo40_3
    -------------------------------------------------  ---------------------------
    Total                                      0.387ns (0.319ns logic, 0.068ns route)
                                                       (82.4% logic, 17.6% route)

--------------------------------------------------------------------------------

Paths for end point memory/memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram (RAMB16_X0Y6.DIB10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.404ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pleaseWork/toMemory_10 (FF)
  Destination:          memory/memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.402ns (Levels of Logic = 0)
  Clock Path Skew:      -0.002ns (0.122 - 0.124)
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pleaseWork/toMemory_10 to memory/memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y14.CQ       Tcko                  0.200   pleaseWork/toMemory_11
                                                       pleaseWork/toMemory_10
    RAMB16_X0Y6.DIB10    net (fanout=32)       0.255   pleaseWork/toMemory_10
    RAMB16_X0Y6.CLKB     Trckd_DIB   (-Th)     0.053   memory/memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
                                                       memory/memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.402ns (0.147ns logic, 0.255ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: memory/memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: memory/memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X0Y14.CLKA
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: memory/memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: memory/memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X0Y14.CLKB
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: memory/memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: memory/memory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X0Y16.CLKA
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    9.940|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 170835 paths, 0 nets, and 10486 connections

Design statistics:
   Minimum period:   9.940ns{1}   (Maximum frequency: 100.604MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Nov 15 17:20:16 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 281 MB



