

================================================================
== Vitis HLS Report for 'nms'
================================================================
* Date:           Tue Dec 12 20:50:19 2023

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        test.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 2.50 ns | 2.414 ns |   0.68 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   525850|   525850| 1.315 ms | 1.315 ms |  525850|  525850|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- Loop 1                             |     1536|     1536|         2|          1|          1|    1536|    yes   |
        |- Loop 2                             |        9|        9|         1|          1|          1|       9|    yes   |
        |- VITIS_LOOP_195_1_VITIS_LOOP_196_2  |   524295|   524295|        10|          2|          1|  262144|    yes   |
        +-------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 1
  * Pipeline-2: initiation interval (II) = 2, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 3
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
  Pipeline-1 : II = 1, D = 1, States = { 5 }
  Pipeline-2 : II = 2, D = 10, States = { 7 8 9 10 11 12 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 5 
5 --> 6 5 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 17 14 
14 --> 15 
15 --> 16 
16 --> 7 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.91>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%line_buf = alloca i64" [../src/gsn.cpp:188->../src/gsn.cpp:267]   --->   Operation 22 'alloca' 'line_buf' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 512> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem1, void @empty_1, i32, i32, void @empty_8, i32, i32, void @empty_8, void @empty_8, void @empty_8, i32, i32, i32, i32, void @empty_8, void @empty_8"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.91ns)   --->   "%out_1 = read i64 @_ssdm_op_Read.ap_fifo.i64P, i64 %out_r" [../src/gsn.cpp:187]   --->   Operation 25 'read' 'out_1' <Predicate = true> <Delay = 0.91> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 3> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem1, void @empty_1, i32, i32, void @empty_8, i32, i32, void @empty_8, void @empty_8, void @empty_8, i32, i32, i32, i32, void @empty_8, void @empty_8"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.60ns)   --->   "%br_ln188 = br void %memset.loop38.i" [../src/gsn.cpp:188->../src/gsn.cpp:267]   --->   Operation 27 'br' 'br_ln188' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 1.32>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%empty = phi i11, void %entry, i11 %empty_61, void %memset.loop38.split.i"   --->   Operation 28 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 29 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.61ns)   --->   "%exitcond5710_i = icmp_eq  i11 %empty, i11"   --->   Operation 30 'icmp' 'exitcond5710_i' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%empty_60 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 31 'speclooptripcount' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.73ns)   --->   "%empty_61 = add i11 %empty, i11"   --->   Operation 32 'add' 'empty_61' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond5710_i, void %memset.loop38.split.i, void %memset.loop.i.preheader"   --->   Operation 33 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%empty_62 = trunc i11 %empty"   --->   Operation 34 'trunc' 'empty_62' <Predicate = (!exitcond5710_i)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp = partselect i2 @_ssdm_op_PartSelect.i2.i11.i32.i32, i11 %empty, i32, i32"   --->   Operation 35 'partselect' 'tmp' <Predicate = (!exitcond5710_i)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %tmp, i4"   --->   Operation 36 'bitconcatenate' 'tmp_9' <Predicate = (!exitcond5710_i)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%empty_63 = or i6 %tmp_9, i6"   --->   Operation 37 'or' 'empty_63' <Predicate = (!exitcond5710_i)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.61ns)   --->   "%empty_64 = icmp_ugt  i6 %tmp_9, i6 %empty_63"   --->   Operation 38 'icmp' 'empty_64' <Predicate = (!exitcond5710_i)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node empty_67)   --->   "%empty_65 = select i1 %empty_64, i6 %tmp_9, i6 %empty_63"   --->   Operation 39 'select' 'empty_65' <Predicate = (!exitcond5710_i)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.70ns) (out node of the LUT)   --->   "%empty_67 = sub i6, i6 %empty_65"   --->   Operation 40 'sub' 'empty_67' <Predicate = (!exitcond5710_i)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.78>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%p_cast141_i = zext i9 %empty_62"   --->   Operation 41 'zext' 'p_cast141_i' <Predicate = (!exitcond5710_i)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%line_buf_addr = getelementptr i48 %line_buf, i64, i64 %p_cast141_i"   --->   Operation 42 'getelementptr' 'line_buf_addr' <Predicate = (!exitcond5710_i)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node empty_73)   --->   "%empty_66 = select i1 %empty_64, i6 %empty_63, i6 %tmp_9"   --->   Operation 43 'select' 'empty_66' <Predicate = (!exitcond5710_i)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node empty_73)   --->   "%empty_68 = zext i6 %empty_66"   --->   Operation 44 'zext' 'empty_68' <Predicate = (!exitcond5710_i)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node empty_73)   --->   "%empty_69 = zext i6 %empty_67"   --->   Operation 45 'zext' 'empty_69' <Predicate = (!exitcond5710_i)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node empty_73)   --->   "%empty_70 = select i1 %empty_64, i48, i48"   --->   Operation 46 'select' 'empty_70' <Predicate = (!exitcond5710_i)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node empty_73)   --->   "%empty_71 = shl i48, i48 %empty_68"   --->   Operation 47 'shl' 'empty_71' <Predicate = (!exitcond5710_i)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node empty_73)   --->   "%empty_72 = lshr i48, i48 %empty_69"   --->   Operation 48 'lshr' 'empty_72' <Predicate = (!exitcond5710_i)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node empty_73)   --->   "%p_demorgan = and i48 %empty_71, i48 %empty_72"   --->   Operation 49 'and' 'p_demorgan' <Predicate = (!exitcond5710_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.62ns) (out node of the LUT)   --->   "%empty_73 = and i48 %empty_70, i48 %p_demorgan"   --->   Operation 50 'and' 'empty_73' <Predicate = (!exitcond5710_i)> <Delay = 0.62> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i48 %line_buf"   --->   Operation 51 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond5710_i)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_16 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %tmp, i1"   --->   Operation 52 'bitconcatenate' 'tmp_16' <Predicate = (!exitcond5710_i)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%empty_74 = zext i3 %tmp_16"   --->   Operation 53 'zext' 'empty_74' <Predicate = (!exitcond5710_i)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.52ns)   --->   "%mask = shl i6, i6 %empty_74"   --->   Operation 54 'shl' 'mask' <Predicate = (!exitcond5710_i)> <Delay = 0.52> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i48, i9 %line_buf_addr, i48 %empty_73, i6 %mask"   --->   Operation 55 'store' 'store_ln0' <Predicate = (!exitcond5710_i)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 512> <RAM>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop38.i"   --->   Operation 56 'br' 'br_ln0' <Predicate = (!exitcond5710_i)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.60>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%window_buf_1_2_0 = alloca i32"   --->   Operation 57 'alloca' 'window_buf_1_2_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%window_buf_0_1_0 = alloca i32"   --->   Operation 58 'alloca' 'window_buf_0_1_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%window_buf_0_2_0 = alloca i32"   --->   Operation 59 'alloca' 'window_buf_0_2_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%window_buf_1_1_0 = alloca i32"   --->   Operation 60 'alloca' 'window_buf_1_1_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%window_buf_2_1_0 = alloca i32"   --->   Operation 61 'alloca' 'window_buf_2_1_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%window_buf_2_2_0 = alloca i32"   --->   Operation 62 'alloca' 'window_buf_2_2_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.60ns)   --->   "%br_ln0 = br void %memset.loop.i"   --->   Operation 63 'br' 'br_ln0' <Predicate = true> <Delay = 0.60>

State 5 <SV = 3> <Delay = 2.41>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%empty_75 = phi i4 %empty_82, void %memset.loop.split48.i, i4, void %memset.loop.i.preheader"   --->   Operation 64 'phi' 'empty_75' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%phi_urem = phi i4 %idx_urem, void %memset.loop.split48.i, i4, void %memset.loop.i.preheader"   --->   Operation 65 'phi' 'phi_urem' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%window_buf_1_2_0_load = load i16 %window_buf_1_2_0"   --->   Operation 66 'load' 'window_buf_1_2_0_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%window_buf_0_1_0_load = load i16 %window_buf_0_1_0"   --->   Operation 67 'load' 'window_buf_0_1_0_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%window_buf_0_2_0_load = load i16 %window_buf_0_2_0"   --->   Operation 68 'load' 'window_buf_0_2_0_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%window_buf_1_1_0_load = load i16 %window_buf_1_1_0"   --->   Operation 69 'load' 'window_buf_1_1_0_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%window_buf_2_1_0_load = load i16 %window_buf_2_1_0"   --->   Operation 70 'load' 'window_buf_2_1_0_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%window_buf_2_2_0_load = load i16 %window_buf_2_2_0"   --->   Operation 71 'load' 'window_buf_2_2_0_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%empty_76 = trunc i16 %window_buf_0_1_0_load"   --->   Operation 72 'trunc' 'empty_76' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%empty_77 = trunc i16 %window_buf_0_2_0_load"   --->   Operation 73 'trunc' 'empty_77' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%empty_78 = trunc i16 %window_buf_1_1_0_load"   --->   Operation 74 'trunc' 'empty_78' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%empty_79 = trunc i16 %window_buf_2_1_0_load"   --->   Operation 75 'trunc' 'empty_79' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%empty_80 = trunc i16 %window_buf_2_2_0_load"   --->   Operation 76 'trunc' 'empty_80' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 77 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.65ns)   --->   "%exitcond569_i = icmp_eq  i4 %empty_75, i4"   --->   Operation 78 'icmp' 'exitcond569_i' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%empty_81 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 79 'speclooptripcount' 'empty_81' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.70ns)   --->   "%empty_82 = add i4, i4 %empty_75"   --->   Operation 80 'add' 'empty_82' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond569_i, void %memset.loop.split.i, void %split.i.preheader"   --->   Operation 81 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %empty_75, i1"   --->   Operation 82 'bitconcatenate' 'tmp_s' <Predicate = (!exitcond569_i)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_10_cast = zext i5 %tmp_s"   --->   Operation 83 'zext' 'tmp_10_cast' <Predicate = (!exitcond569_i)> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (1.27ns)   --->   "%mul = mul i11, i11 %tmp_10_cast"   --->   Operation 84 'mul' 'mul' <Predicate = (!exitcond569_i)> <Delay = 1.27> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%p_t_i = partselect i2 @_ssdm_op_PartSelect.i2.i11.i32.i32, i11 %mul, i32, i32"   --->   Operation 85 'partselect' 'p_t_i' <Predicate = (!exitcond569_i)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%empty_83 = trunc i4 %phi_urem"   --->   Operation 86 'trunc' 'empty_83' <Predicate = (!exitcond569_i)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.49ns)   --->   "%switch_ln0 = switch i2 %p_t_i, void %branch2.i, i2, void %branch0.i, i2, void %branch1.i"   --->   Operation 87 'switch' 'switch_ln0' <Predicate = (!exitcond569_i)> <Delay = 0.49>
ST_5 : Operation 88 [1/1] (0.49ns)   --->   "%switch_ln0 = switch i2 %empty_83, void %branch8.i, i2, void %memset.loop.split48.i, i2, void %branch7.i"   --->   Operation 88 'switch' 'switch_ln0' <Predicate = (!exitcond569_i & p_t_i == 1)> <Delay = 0.49>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%store_ln0 = store i16, i16 %window_buf_1_1_0, i16 %window_buf_1_1_0_load"   --->   Operation 89 'store' 'store_ln0' <Predicate = (!exitcond569_i & p_t_i == 1 & empty_83 == 1)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split48.i"   --->   Operation 90 'br' 'br_ln0' <Predicate = (!exitcond569_i & p_t_i == 1 & empty_83 == 1)> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%store_ln0 = store i16, i16 %window_buf_1_2_0, i16 %window_buf_1_2_0_load"   --->   Operation 91 'store' 'store_ln0' <Predicate = (!exitcond569_i & p_t_i == 1 & empty_83 != 0 & empty_83 != 1)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split48.i"   --->   Operation 92 'br' 'br_ln0' <Predicate = (!exitcond569_i & p_t_i == 1 & empty_83 != 0 & empty_83 != 1)> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.49ns)   --->   "%switch_ln0 = switch i2 %empty_83, void %branch5.i, i2, void %memset.loop.split48.i, i2, void %branch4.i"   --->   Operation 93 'switch' 'switch_ln0' <Predicate = (!exitcond569_i & p_t_i == 0)> <Delay = 0.49>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%store_ln0 = store i16, i16 %window_buf_0_1_0, i16 %window_buf_0_1_0_load"   --->   Operation 94 'store' 'store_ln0' <Predicate = (!exitcond569_i & p_t_i == 0 & empty_83 == 1)> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split48.i"   --->   Operation 95 'br' 'br_ln0' <Predicate = (!exitcond569_i & p_t_i == 0 & empty_83 == 1)> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%store_ln0 = store i16, i16 %window_buf_0_2_0, i16 %window_buf_0_2_0_load"   --->   Operation 96 'store' 'store_ln0' <Predicate = (!exitcond569_i & p_t_i == 0 & empty_83 != 0 & empty_83 != 1)> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split48.i"   --->   Operation 97 'br' 'br_ln0' <Predicate = (!exitcond569_i & p_t_i == 0 & empty_83 != 0 & empty_83 != 1)> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.49ns)   --->   "%switch_ln0 = switch i2 %empty_83, void %branch11.i, i2, void %memset.loop.split48.i, i2, void %branch10.i"   --->   Operation 98 'switch' 'switch_ln0' <Predicate = (!exitcond569_i & p_t_i != 0 & p_t_i != 1)> <Delay = 0.49>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%store_ln0 = store i16, i16 %window_buf_2_1_0, i16 %window_buf_2_1_0_load"   --->   Operation 99 'store' 'store_ln0' <Predicate = (!exitcond569_i & p_t_i != 0 & p_t_i != 1 & empty_83 == 1)> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split48.i"   --->   Operation 100 'br' 'br_ln0' <Predicate = (!exitcond569_i & p_t_i != 0 & p_t_i != 1 & empty_83 == 1)> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%store_ln0 = store i16, i16 %window_buf_2_2_0, i16 %window_buf_2_2_0_load"   --->   Operation 101 'store' 'store_ln0' <Predicate = (!exitcond569_i & p_t_i != 0 & p_t_i != 1 & empty_83 != 0 & empty_83 != 1)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split48.i"   --->   Operation 102 'br' 'br_ln0' <Predicate = (!exitcond569_i & p_t_i != 0 & p_t_i != 1 & empty_83 != 0 & empty_83 != 1)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.70ns)   --->   "%next_urem = add i4 %phi_urem, i4"   --->   Operation 103 'add' 'next_urem' <Predicate = (!exitcond569_i)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (0.65ns)   --->   "%empty_84 = icmp_ult  i4 %next_urem, i4"   --->   Operation 104 'icmp' 'empty_84' <Predicate = (!exitcond569_i)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (0.35ns)   --->   "%idx_urem = select i1 %empty_84, i4 %next_urem, i4"   --->   Operation 105 'select' 'idx_urem' <Predicate = (!exitcond569_i)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.i"   --->   Operation 106 'br' 'br_ln0' <Predicate = (!exitcond569_i)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 1.82>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i8 %gmem1, i64 %out_1" [../src/gsn.cpp:259->../src/gsn.cpp:267]   --->   Operation 107 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (1.82ns)   --->   "%gmem1_addr_1_wr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P, i8 %gmem1_addr, i32" [../src/gsn.cpp:259->../src/gsn.cpp:267]   --->   Operation 108 'writereq' 'gmem1_addr_1_wr_req' <Predicate = true> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 109 [1/1] (0.60ns)   --->   "%br_ln195 = br void" [../src/gsn.cpp:195->../src/gsn.cpp:267]   --->   Operation 109 'br' 'br_ln195' <Predicate = true> <Delay = 0.60>

State 7 <SV = 5> <Delay = 1.82>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i19, void %split.i.preheader, i19 %add_ln195, void %bb65._crit_edge.i" [../src/gsn.cpp:195->../src/gsn.cpp:267]   --->   Operation 110 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%yi = phi i10, void %split.i.preheader, i10 %select_ln195_1, void %bb65._crit_edge.i" [../src/gsn.cpp:195->../src/gsn.cpp:267]   --->   Operation 111 'phi' 'yi' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%window_buf_2_1 = phi i8 %empty_80, void %split.i.preheader, i8 %window_buf_2_2_cast, void %bb65._crit_edge.i" [../src/gsn.cpp:219->../src/gsn.cpp:267]   --->   Operation 112 'phi' 'window_buf_2_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%window_buf_1_1_3 = phi i8 %empty_78, void %split.i.preheader, i8 %value_nms, void %bb65._crit_edge.i"   --->   Operation 113 'phi' 'window_buf_1_1_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%window_buf_0_1 = phi i8 %empty_77, void %split.i.preheader, i8 %trunc_ln219_1, void %bb65._crit_edge.i" [../src/gsn.cpp:219->../src/gsn.cpp:267]   --->   Operation 114 'phi' 'window_buf_0_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "%xi = phi i10, void %split.i.preheader, i10 %add_ln196, void %bb65._crit_edge.i" [../src/gsn.cpp:196->../src/gsn.cpp:267]   --->   Operation 115 'phi' 'xi' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %yi, i32, i32" [../src/gsn.cpp:195->../src/gsn.cpp:267]   --->   Operation 116 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (0.58ns)   --->   "%icmp = icmp_eq  i8 %tmp_17, i8" [../src/gsn.cpp:195->../src/gsn.cpp:267]   --->   Operation 117 'icmp' 'icmp' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 118 [1/1] (0.60ns)   --->   "%cmp100_not_i = icmp_ugt  i10 %yi, i10" [../src/gsn.cpp:195->../src/gsn.cpp:267]   --->   Operation 118 'icmp' 'cmp100_not_i' <Predicate = true> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 119 [1/1] (0.12ns)   --->   "%or_ln254_1 = or i1 %icmp, i1 %cmp100_not_i" [../src/gsn.cpp:254->../src/gsn.cpp:267]   --->   Operation 119 'or' 'or_ln254_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 120 [1/1] (0.71ns)   --->   "%icmp_ln195 = icmp_eq  i19 %indvar_flatten, i19" [../src/gsn.cpp:195->../src/gsn.cpp:267]   --->   Operation 120 'icmp' 'icmp_ln195' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln195 = br i1 %icmp_ln195, void %split.i, void %.exit" [../src/gsn.cpp:195->../src/gsn.cpp:267]   --->   Operation 121 'br' 'br_ln195' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (0.60ns)   --->   "%icmp_ln196 = icmp_eq  i10 %xi, i10" [../src/gsn.cpp:196->../src/gsn.cpp:267]   --->   Operation 122 'icmp' 'icmp_ln196' <Predicate = (!icmp_ln195)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 123 [1/1] (0.30ns)   --->   "%select_ln195 = select i1 %icmp_ln196, i10, i10 %xi" [../src/gsn.cpp:195->../src/gsn.cpp:267]   --->   Operation 123 'select' 'select_ln195' <Predicate = (!icmp_ln195)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 124 [1/1] (0.72ns)   --->   "%add_ln195_1 = add i10, i10 %yi" [../src/gsn.cpp:195->../src/gsn.cpp:267]   --->   Operation 124 'add' 'add_ln195_1' <Predicate = (!icmp_ln195)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 125 [1/1] (0.30ns)   --->   "%select_ln195_1 = select i1 %icmp_ln196, i10 %add_ln195_1, i10 %yi" [../src/gsn.cpp:195->../src/gsn.cpp:267]   --->   Operation 125 'select' 'select_ln195_1' <Predicate = (!icmp_ln195)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln195_1 = trunc i10 %select_ln195_1" [../src/gsn.cpp:195->../src/gsn.cpp:267]   --->   Operation 126 'trunc' 'trunc_ln195_1' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "%p_mid2 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i9.i9, i9 %trunc_ln195_1, i9" [../src/gsn.cpp:195->../src/gsn.cpp:267]   --->   Operation 127 'bitconcatenate' 'p_mid2' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln195_1, i32, i32" [../src/gsn.cpp:195->../src/gsn.cpp:267]   --->   Operation 128 'partselect' 'tmp_18' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_7 : Operation 129 [1/1] (0.58ns)   --->   "%icmp59 = icmp_eq  i8 %tmp_18, i8" [../src/gsn.cpp:195->../src/gsn.cpp:267]   --->   Operation 129 'icmp' 'icmp59' <Predicate = (!icmp_ln195)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 130 [1/1] (0.60ns)   --->   "%cmp100_not_i_mid1 = icmp_ugt  i10 %add_ln195_1, i10" [../src/gsn.cpp:195->../src/gsn.cpp:267]   --->   Operation 130 'icmp' 'cmp100_not_i_mid1' <Predicate = (!icmp_ln195)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node select_ln195_2)   --->   "%or_ln254_3 = or i1 %icmp59, i1 %cmp100_not_i_mid1" [../src/gsn.cpp:254->../src/gsn.cpp:267]   --->   Operation 131 'or' 'or_ln254_3' <Predicate = (!icmp_ln195)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 132 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln195_2 = select i1 %icmp_ln196, i1 %or_ln254_3, i1 %or_ln254_1" [../src/gsn.cpp:195->../src/gsn.cpp:267]   --->   Operation 132 'select' 'select_ln195_2' <Predicate = (!icmp_ln195)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln196 = trunc i10 %select_ln195" [../src/gsn.cpp:196->../src/gsn.cpp:267]   --->   Operation 133 'trunc' 'trunc_ln196' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_7 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln196_1 = zext i10 %select_ln195" [../src/gsn.cpp:196->../src/gsn.cpp:267]   --->   Operation 134 'zext' 'zext_ln196_1' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_7 : Operation 135 [1/1] (0.79ns)   --->   "%add_ln209 = add i18 %zext_ln196_1, i18 %p_mid2" [../src/gsn.cpp:209->../src/gsn.cpp:267]   --->   Operation 135 'add' 'add_ln209' <Predicate = (!icmp_ln195)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 6> <Delay = 1.15>
ST_8 : Operation 136 [1/1] (0.80ns)   --->   "%add_ln195 = add i19, i19 %indvar_flatten" [../src/gsn.cpp:195->../src/gsn.cpp:267]   --->   Operation 136 'add' 'add_ln195' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln196 = zext i10 %select_ln195" [../src/gsn.cpp:196->../src/gsn.cpp:267]   --->   Operation 137 'zext' 'zext_ln196' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "%line_buf_addr_2 = getelementptr i48 %line_buf, i64, i64 %zext_ln196" [../src/gsn.cpp:206->../src/gsn.cpp:267]   --->   Operation 138 'getelementptr' 'line_buf_addr_2' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_8 : Operation 139 [2/2] (1.15ns)   --->   "%line_buf_load = load i9 %line_buf_addr_2" [../src/gsn.cpp:206->../src/gsn.cpp:267]   --->   Operation 139 'load' 'line_buf_load' <Predicate = (!icmp_ln195)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 512> <RAM>
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln209 = zext i18 %add_ln209" [../src/gsn.cpp:209->../src/gsn.cpp:267]   --->   Operation 140 'zext' 'zext_ln209' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_8 : Operation 141 [1/1] (0.00ns)   --->   "%data_0_addr = getelementptr i8 %data_0, i64, i64 %zext_ln209" [../src/gsn.cpp:209->../src/gsn.cpp:267]   --->   Operation 141 'getelementptr' 'data_0_addr' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_8 : Operation 142 [1/1] (0.00ns)   --->   "%data_1_addr = getelementptr i8 %data_1, i64, i64 %zext_ln209" [../src/gsn.cpp:209->../src/gsn.cpp:267]   --->   Operation 142 'getelementptr' 'data_1_addr' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_8 : Operation 143 [2/2] (1.15ns)   --->   "%data_0_load = load i18 %data_0_addr" [../src/gsn.cpp:209->../src/gsn.cpp:267]   --->   Operation 143 'load' 'data_0_load' <Predicate = (!icmp_ln195)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_8 : Operation 144 [2/2] (1.15ns)   --->   "%data_1_load = load i18 %data_1_addr" [../src/gsn.cpp:209->../src/gsn.cpp:267]   --->   Operation 144 'load' 'data_1_load' <Predicate = (!icmp_ln195)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_8 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %select_ln195, i32, i32" [../src/gsn.cpp:254->../src/gsn.cpp:267]   --->   Operation 145 'partselect' 'tmp_21' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_8 : Operation 146 [1/1] (0.58ns)   --->   "%icmp_ln254 = icmp_eq  i8 %tmp_21, i8" [../src/gsn.cpp:254->../src/gsn.cpp:267]   --->   Operation 146 'icmp' 'icmp_ln254' <Predicate = (!icmp_ln195)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 147 [1/1] (0.60ns)   --->   "%icmp_ln254_1 = icmp_ugt  i10 %select_ln195, i10" [../src/gsn.cpp:254->../src/gsn.cpp:267]   --->   Operation 147 'icmp' 'icmp_ln254_1' <Predicate = (!icmp_ln195)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 148 [1/1] (0.72ns)   --->   "%add_ln196 = add i10 %select_ln195, i10" [../src/gsn.cpp:196->../src/gsn.cpp:267]   --->   Operation 148 'add' 'add_ln196' <Predicate = (!icmp_ln195)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 7> <Delay = 1.15>
ST_9 : Operation 149 [1/2] (1.15ns)   --->   "%line_buf_load = load i9 %line_buf_addr_2" [../src/gsn.cpp:206->../src/gsn.cpp:267]   --->   Operation 149 'load' 'line_buf_load' <Predicate = (!icmp_ln195)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 512> <RAM>
ST_9 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %line_buf_load, i32, i32" [../src/gsn.cpp:206->../src/gsn.cpp:267]   --->   Operation 150 'partselect' 'tmp_19' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_9 : Operation 151 [1/2] (1.15ns)   --->   "%data_0_load = load i18 %data_0_addr" [../src/gsn.cpp:209->../src/gsn.cpp:267]   --->   Operation 151 'load' 'data_0_load' <Predicate = (!icmp_ln195)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_9 : Operation 152 [1/2] (1.15ns)   --->   "%data_1_load = load i18 %data_1_addr" [../src/gsn.cpp:209->../src/gsn.cpp:267]   --->   Operation 152 'load' 'data_1_load' <Predicate = (!icmp_ln195)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>

State 10 <SV = 8> <Delay = 1.15>
ST_10 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln206 = zext i32 %tmp_19" [../src/gsn.cpp:206->../src/gsn.cpp:267]   --->   Operation 153 'zext' 'zext_ln206' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_10 : Operation 154 [1/1] (1.15ns)   --->   "%store_ln206 = store void @_ssdm_op_Write.bram.i48, i9 %line_buf_addr_2, i48 %zext_ln206, i6, i48 %line_buf_load" [../src/gsn.cpp:206->../src/gsn.cpp:267]   --->   Operation 154 'store' 'store_ln206' <Predicate = (!icmp_ln195)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 512> <RAM>

State 11 <SV = 9> <Delay = 1.15>
ST_11 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln209_1 = zext i9 %trunc_ln196" [../src/gsn.cpp:209->../src/gsn.cpp:267]   --->   Operation 155 'zext' 'zext_ln209_1' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_11 : Operation 156 [1/1] (0.00ns)   --->   "%line_buf_addr_3 = getelementptr i48 %line_buf, i64, i64 %zext_ln209_1" [../src/gsn.cpp:209->../src/gsn.cpp:267]   --->   Operation 156 'getelementptr' 'line_buf_addr_3' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_11 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_20 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i8.i8.i32, i8 %data_1_load, i8 %data_0_load, i32" [../src/gsn.cpp:209->../src/gsn.cpp:267]   --->   Operation 157 'bitconcatenate' 'tmp_20' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_11 : Operation 158 [1/1] (1.15ns)   --->   "%store_ln209 = store void @_ssdm_op_Write.bram.i48, i9 %line_buf_addr_3, i48 %tmp_20, i6, void %store_ln206" [../src/gsn.cpp:209->../src/gsn.cpp:267]   --->   Operation 158 'store' 'store_ln209' <Predicate = (!icmp_ln195)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 512> <RAM>

State 12 <SV = 10> <Delay = 0.00>

State 13 <SV = 11> <Delay = 1.15>
ST_13 : Operation 159 [1/1] (0.00ns)   --->   "%window_buf_2_1_3 = phi i8 %empty_79, void %split.i.preheader, i8 %window_buf_2_1, void %bb65._crit_edge.i"   --->   Operation 159 'phi' 'window_buf_2_1_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 160 [1/1] (0.00ns)   --->   "%window_buf_1_1 = phi i16 %window_buf_1_2_0_load, void %split.i.preheader, i16 %window_buf_1_2, void %bb65._crit_edge.i"   --->   Operation 160 'phi' 'window_buf_1_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 161 [1/1] (0.00ns)   --->   "%window_buf_0_1_3 = phi i8 %empty_76, void %split.i.preheader, i8 %window_buf_0_1, void %bb65._crit_edge.i"   --->   Operation 161 'phi' 'window_buf_0_1_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 162 [1/1] (0.00ns)   --->   "%value_nms = trunc i16 %window_buf_1_1" [../src/gsn.cpp:195->../src/gsn.cpp:267]   --->   Operation 162 'trunc' 'value_nms' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 163 [1/1] (0.00ns)   --->   "%grad_nms = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %window_buf_1_1, i32, i32" [../src/gsn.cpp:214->../src/gsn.cpp:267]   --->   Operation 163 'partselect' 'grad_nms' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_13 : Operation 164 [2/2] (1.15ns)   --->   "%line_buf_load_1 = load i9 %line_buf_addr_2, void %store_ln209" [../src/gsn.cpp:219->../src/gsn.cpp:267]   --->   Operation 164 'load' 'line_buf_load_1' <Predicate = (!icmp_ln195)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 512> <RAM>
ST_13 : Operation 165 [1/1] (0.65ns)   --->   "%switch_ln225 = switch i8 %grad_nms, void %bb65._crit_edge.i, i8, void %bb58.i, i8, void %bb60.i, i8, void %bb62.i, i8, void %bb64.i" [../src/gsn.cpp:225->../src/gsn.cpp:267]   --->   Operation 165 'switch' 'switch_ln225' <Predicate = (!icmp_ln195)> <Delay = 0.65>
ST_13 : Operation 166 [1/1] (0.58ns)   --->   "%icmp_ln247 = icmp_ult  i8 %value_nms, i8 %window_buf_2_1_3" [../src/gsn.cpp:247->../src/gsn.cpp:267]   --->   Operation 166 'icmp' 'icmp_ln247' <Predicate = (!icmp_ln195 & grad_nms == 135)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 167 [1/1] (0.58ns)   --->   "%icmp_ln241 = icmp_ult  i8 %value_nms, i8 %window_buf_2_1" [../src/gsn.cpp:241->../src/gsn.cpp:267]   --->   Operation 167 'icmp' 'icmp_ln241' <Predicate = (!icmp_ln195 & grad_nms == 90)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 168 [1/1] (0.58ns)   --->   "%icmp_ln233 = icmp_ult  i8 %value_nms, i8 %window_buf_0_1_3" [../src/gsn.cpp:233->../src/gsn.cpp:267]   --->   Operation 168 'icmp' 'icmp_ln233' <Predicate = (!icmp_ln195 & grad_nms == 45)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 169 [1/1] (0.58ns)   --->   "%icmp_ln226 = icmp_ult  i8 %value_nms, i8 %window_buf_1_1_3" [../src/gsn.cpp:226->../src/gsn.cpp:267]   --->   Operation 169 'icmp' 'icmp_ln226' <Predicate = (!icmp_ln195 & grad_nms == 0)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 12> <Delay = 1.73>
ST_14 : Operation 170 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_195_1_VITIS_LOOP_196_2_str"   --->   Operation 170 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_14 : Operation 171 [1/1] (0.00ns)   --->   "%empty_85 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 171 'speclooptripcount' 'empty_85' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_14 : Operation 172 [1/1] (0.00ns)   --->   "%specpipeline_ln196 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_8" [../src/gsn.cpp:196->../src/gsn.cpp:267]   --->   Operation 172 'specpipeline' 'specpipeline_ln196' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_14 : Operation 173 [1/1] (0.00ns)   --->   "%specloopname_ln196 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [../src/gsn.cpp:196->../src/gsn.cpp:267]   --->   Operation 173 'specloopname' 'specloopname_ln196' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_14 : Operation 174 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln206 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i48 %line_buf" [../src/gsn.cpp:206->../src/gsn.cpp:267]   --->   Operation 174 'specbramwithbyteenable' 'specbramwithbyteenable_ln206' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_14 : Operation 175 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln209 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i48 %line_buf" [../src/gsn.cpp:209->../src/gsn.cpp:267]   --->   Operation 175 'specbramwithbyteenable' 'specbramwithbyteenable_ln209' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_14 : Operation 176 [1/2] (1.15ns)   --->   "%line_buf_load_1 = load i9 %line_buf_addr_2, void %store_ln209" [../src/gsn.cpp:219->../src/gsn.cpp:267]   --->   Operation 176 'load' 'line_buf_load_1' <Predicate = (!icmp_ln195)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 512> <RAM>
ST_14 : Operation 177 [1/1] (0.00ns)   --->   "%trunc_ln219 = trunc i48 %line_buf_load_1" [../src/gsn.cpp:219->../src/gsn.cpp:267]   --->   Operation 177 'trunc' 'trunc_ln219' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_14 : Operation 178 [1/1] (0.00ns)   --->   "%trunc_ln219_1 = trunc i48 %line_buf_load_1" [../src/gsn.cpp:219->../src/gsn.cpp:267]   --->   Operation 178 'trunc' 'trunc_ln219_1' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_14 : Operation 179 [1/1] (0.00ns)   --->   "%trunc_ln219_2 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i7.i7, i48 %line_buf_load_1, i7, i7" [../src/gsn.cpp:219->../src/gsn.cpp:267]   --->   Operation 179 'partselect' 'trunc_ln219_2' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_14 : Operation 180 [1/1] (0.00ns)   --->   "%window_buf_1_2 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %line_buf_load_1, i32, i32" [../src/gsn.cpp:219->../src/gsn.cpp:267]   --->   Operation 180 'partselect' 'window_buf_1_2' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_14 : Operation 181 [1/1] (0.00ns)   --->   "%trunc_ln219_4 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i7.i7, i48 %line_buf_load_1, i7, i7" [../src/gsn.cpp:219->../src/gsn.cpp:267]   --->   Operation 181 'partselect' 'trunc_ln219_4' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_14 : Operation 182 [1/1] (0.00ns)   --->   "%window_buf_2_2_cast = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32.i32, i48 %line_buf_load_1, i32, i32" [../src/gsn.cpp:219->../src/gsn.cpp:267]   --->   Operation 182 'partselect' 'window_buf_2_2_cast' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_14 : Operation 183 [1/1] (0.58ns)   --->   "%icmp_ln248 = icmp_ult  i8 %value_nms, i8 %trunc_ln219" [../src/gsn.cpp:248->../src/gsn.cpp:267]   --->   Operation 183 'icmp' 'icmp_ln248' <Predicate = (!icmp_ln195 & grad_nms == 135)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 184 [1/1] (0.58ns)   --->   "%icmp_ln240 = icmp_ult  i8 %value_nms, i8 %trunc_ln219" [../src/gsn.cpp:240->../src/gsn.cpp:267]   --->   Operation 184 'icmp' 'icmp_ln240' <Predicate = (!icmp_ln195 & grad_nms == 90)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 185 [1/1] (0.58ns)   --->   "%icmp_ln234 = icmp_ult  i8 %value_nms, i8 %trunc_ln219_4" [../src/gsn.cpp:234->../src/gsn.cpp:267]   --->   Operation 185 'icmp' 'icmp_ln234' <Predicate = (!icmp_ln195 & grad_nms == 45)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 186 [1/1] (0.58ns)   --->   "%icmp_ln227 = icmp_ult  i8 %value_nms, i8 %trunc_ln219_2" [../src/gsn.cpp:227->../src/gsn.cpp:267]   --->   Operation 186 'icmp' 'icmp_ln227' <Predicate = (!icmp_ln195 & grad_nms == 0)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 13> <Delay = 1.25>
ST_15 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node select_ln247)   --->   "%or_ln247 = or i1 %icmp_ln247, i1 %icmp_ln248" [../src/gsn.cpp:247->../src/gsn.cpp:267]   --->   Operation 187 'or' 'or_ln247' <Predicate = (!icmp_ln195 & grad_nms == 135)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 188 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln247 = select i1 %or_ln247, i8, i8 %value_nms" [../src/gsn.cpp:247->../src/gsn.cpp:267]   --->   Operation 188 'select' 'select_ln247' <Predicate = (!icmp_ln195 & grad_nms == 135)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 189 [1/1] (0.64ns)   --->   "%br_ln247 = br void %bb65._crit_edge.i" [../src/gsn.cpp:247->../src/gsn.cpp:267]   --->   Operation 189 'br' 'br_ln247' <Predicate = (!icmp_ln195 & grad_nms == 135)> <Delay = 0.64>
ST_15 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node select_ln240)   --->   "%or_ln240 = or i1 %icmp_ln240, i1 %icmp_ln241" [../src/gsn.cpp:240->../src/gsn.cpp:267]   --->   Operation 190 'or' 'or_ln240' <Predicate = (!icmp_ln195 & grad_nms == 90)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 191 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln240 = select i1 %or_ln240, i8, i8 %value_nms" [../src/gsn.cpp:240->../src/gsn.cpp:267]   --->   Operation 191 'select' 'select_ln240' <Predicate = (!icmp_ln195 & grad_nms == 90)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 192 [1/1] (0.64ns)   --->   "%br_ln240 = br void %bb65._crit_edge.i" [../src/gsn.cpp:240->../src/gsn.cpp:267]   --->   Operation 192 'br' 'br_ln240' <Predicate = (!icmp_ln195 & grad_nms == 90)> <Delay = 0.64>
ST_15 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node select_ln233)   --->   "%or_ln233 = or i1 %icmp_ln233, i1 %icmp_ln234" [../src/gsn.cpp:233->../src/gsn.cpp:267]   --->   Operation 193 'or' 'or_ln233' <Predicate = (!icmp_ln195 & grad_nms == 45)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 194 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln233 = select i1 %or_ln233, i8, i8 %value_nms" [../src/gsn.cpp:233->../src/gsn.cpp:267]   --->   Operation 194 'select' 'select_ln233' <Predicate = (!icmp_ln195 & grad_nms == 45)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 195 [1/1] (0.64ns)   --->   "%br_ln233 = br void %bb65._crit_edge.i" [../src/gsn.cpp:233->../src/gsn.cpp:267]   --->   Operation 195 'br' 'br_ln233' <Predicate = (!icmp_ln195 & grad_nms == 45)> <Delay = 0.64>
ST_15 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node select_ln226)   --->   "%or_ln226 = or i1 %icmp_ln226, i1 %icmp_ln227" [../src/gsn.cpp:226->../src/gsn.cpp:267]   --->   Operation 196 'or' 'or_ln226' <Predicate = (!icmp_ln195 & grad_nms == 0)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 197 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln226 = select i1 %or_ln226, i8, i8 %value_nms" [../src/gsn.cpp:226->../src/gsn.cpp:267]   --->   Operation 197 'select' 'select_ln226' <Predicate = (!icmp_ln195 & grad_nms == 0)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 198 [1/1] (0.64ns)   --->   "%br_ln226 = br void %bb65._crit_edge.i" [../src/gsn.cpp:226->../src/gsn.cpp:267]   --->   Operation 198 'br' 'br_ln226' <Predicate = (!icmp_ln195 & grad_nms == 0)> <Delay = 0.64>
ST_15 : Operation 199 [1/1] (0.00ns)   --->   "%value_nms_1 = phi i8 %value_nms, void %split.i, i8 %select_ln226, void %bb58.i, i8 %select_ln233, void %bb60.i, i8 %select_ln240, void %bb62.i, i8 %select_ln247, void %bb64.i"   --->   Operation 199 'phi' 'value_nms_1' <Predicate = (!icmp_ln195)> <Delay = 0.00>
ST_15 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node value_nms_2)   --->   "%or_ln254 = or i1 %icmp_ln254_1, i1 %icmp_ln254" [../src/gsn.cpp:254->../src/gsn.cpp:267]   --->   Operation 200 'or' 'or_ln254' <Predicate = (!icmp_ln195)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node value_nms_2)   --->   "%or_ln254_2 = or i1 %select_ln195_2, i1 %or_ln254" [../src/gsn.cpp:254->../src/gsn.cpp:267]   --->   Operation 201 'or' 'or_ln254_2' <Predicate = (!icmp_ln195)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 202 [1/1] (0.30ns) (out node of the LUT)   --->   "%value_nms_2 = select i1 %or_ln254_2, i8, i8 %value_nms_1" [../src/gsn.cpp:254->../src/gsn.cpp:267]   --->   Operation 202 'select' 'value_nms_2' <Predicate = (!icmp_ln195)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 16 <SV = 14> <Delay = 1.82>
ST_16 : Operation 203 [1/1] (1.82ns)   --->   "%write_ln259 = write void @_ssdm_op_Write.m_axi.i8P, i8 %gmem1_addr, i8 %value_nms_2, i1, i1 %gmem1_addr_1_wr_req" [../src/gsn.cpp:259->../src/gsn.cpp:267]   --->   Operation 203 'write' 'write_ln259' <Predicate = (!icmp_ln195)> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 204 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 204 'br' 'br_ln0' <Predicate = (!icmp_ln195)> <Delay = 0.00>

State 17 <SV = 12> <Delay = 1.82>
ST_17 : Operation 205 [5/5] (1.82ns)   --->   "%gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P, i8 %gmem1_addr" [../src/gsn.cpp:259->../src/gsn.cpp:267]   --->   Operation 205 'writeresp' 'gmem1_addr_1_wr_resp' <Predicate = true> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 13> <Delay = 1.82>
ST_18 : Operation 206 [4/5] (1.82ns)   --->   "%gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P, i8 %gmem1_addr" [../src/gsn.cpp:259->../src/gsn.cpp:267]   --->   Operation 206 'writeresp' 'gmem1_addr_1_wr_resp' <Predicate = true> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 14> <Delay = 1.82>
ST_19 : Operation 207 [3/5] (1.82ns)   --->   "%gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P, i8 %gmem1_addr" [../src/gsn.cpp:259->../src/gsn.cpp:267]   --->   Operation 207 'writeresp' 'gmem1_addr_1_wr_resp' <Predicate = true> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 15> <Delay = 1.82>
ST_20 : Operation 208 [2/5] (1.82ns)   --->   "%gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P, i8 %gmem1_addr" [../src/gsn.cpp:259->../src/gsn.cpp:267]   --->   Operation 208 'writeresp' 'gmem1_addr_1_wr_resp' <Predicate = true> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 16> <Delay = 1.82>
ST_21 : Operation 209 [1/5] (1.82ns)   --->   "%gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P, i8 %gmem1_addr" [../src/gsn.cpp:259->../src/gsn.cpp:267]   --->   Operation 209 'writeresp' 'gmem1_addr_1_wr_resp' <Predicate = true> <Delay = 1.82> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 210 [1/1] (0.00ns)   --->   "%ret_ln267 = ret" [../src/gsn.cpp:267]   --->   Operation 210 'ret' 'ret_ln267' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 2.5ns, clock uncertainty: 0.675ns.

 <State 1>: 0.913ns
The critical path consists of the following:
	fifo read on port 'out_r' (../src/gsn.cpp:187) [8]  (0.913 ns)

 <State 2>: 1.32ns
The critical path consists of the following:
	'phi' operation ('empty') with incoming values : ('empty_61') [12]  (0 ns)
	'icmp' operation ('empty_64') [25]  (0.619 ns)
	'select' operation ('empty_65') [26]  (0 ns)
	'sub' operation ('empty_67') [28]  (0.706 ns)

 <State 3>: 1.78ns
The critical path consists of the following:
	'select' operation ('empty_66') [27]  (0 ns)
	'shl' operation ('empty_71') [32]  (0 ns)
	'and' operation ('p_demorgan') [34]  (0 ns)
	'and' operation ('empty_73') [35]  (0.627 ns)
	'store' operation ('store_ln0') of constant <constant:_ssdm_op_Write.bram.i48> on array 'line_buf', ../src/gsn.cpp:188->../src/gsn.cpp:267 [40]  (1.16 ns)

 <State 4>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('empty_75') with incoming values : ('empty_82') [51]  (0.603 ns)

 <State 5>: 2.41ns
The critical path consists of the following:
	'phi' operation ('empty_75') with incoming values : ('empty_82') [51]  (0 ns)
	'mul' operation ('mul') [72]  (1.27 ns)
	blocking operation 1.14 ns on control path)

 <State 6>: 1.83ns
The critical path consists of the following:
	'getelementptr' operation ('gmem1_addr', ../src/gsn.cpp:259->../src/gsn.cpp:267) [106]  (0 ns)
	bus request on port 'gmem1' (../src/gsn.cpp:259->../src/gsn.cpp:267) [107]  (1.83 ns)

 <State 7>: 1.82ns
The critical path consists of the following:
	'phi' operation ('yi', ../src/gsn.cpp:195->../src/gsn.cpp:267) with incoming values : ('select_ln195_1', ../src/gsn.cpp:195->../src/gsn.cpp:267) [111]  (0 ns)
	'add' operation ('add_ln195_1', ../src/gsn.cpp:195->../src/gsn.cpp:267) [132]  (0.725 ns)
	'select' operation ('select_ln195_1', ../src/gsn.cpp:195->../src/gsn.cpp:267) [133]  (0.303 ns)
	'add' operation ('add_ln209', ../src/gsn.cpp:209->../src/gsn.cpp:267) [152]  (0.797 ns)

 <State 8>: 1.16ns
The critical path consists of the following:
	'getelementptr' operation ('line_buf_addr_2', ../src/gsn.cpp:206->../src/gsn.cpp:267) [146]  (0 ns)
	'load' operation ('line_buf_load', ../src/gsn.cpp:206->../src/gsn.cpp:267) on array 'line_buf', ../src/gsn.cpp:188->../src/gsn.cpp:267 [147]  (1.16 ns)

 <State 9>: 1.16ns
The critical path consists of the following:
	'load' operation ('line_buf_load', ../src/gsn.cpp:206->../src/gsn.cpp:267) on array 'line_buf', ../src/gsn.cpp:188->../src/gsn.cpp:267 [147]  (1.16 ns)

 <State 10>: 1.16ns
The critical path consists of the following:
	'store' operation ('store_ln206', ../src/gsn.cpp:206->../src/gsn.cpp:267) of constant <constant:_ssdm_op_Write.bram.i48> on array 'line_buf', ../src/gsn.cpp:188->../src/gsn.cpp:267 [151]  (1.16 ns)

 <State 11>: 1.16ns
The critical path consists of the following:
	'getelementptr' operation ('line_buf_addr_3', ../src/gsn.cpp:209->../src/gsn.cpp:267) [159]  (0 ns)
	'store' operation ('store_ln209', ../src/gsn.cpp:209->../src/gsn.cpp:267) of constant <constant:_ssdm_op_Write.bram.i48> on array 'line_buf', ../src/gsn.cpp:188->../src/gsn.cpp:267 [162]  (1.16 ns)

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 1.16ns
The critical path consists of the following:
	'load' operation ('line_buf_load_1', ../src/gsn.cpp:219->../src/gsn.cpp:267) on array 'line_buf', ../src/gsn.cpp:188->../src/gsn.cpp:267 [164]  (1.16 ns)

 <State 14>: 1.74ns
The critical path consists of the following:
	'load' operation ('line_buf_load_1', ../src/gsn.cpp:219->../src/gsn.cpp:267) on array 'line_buf', ../src/gsn.cpp:188->../src/gsn.cpp:267 [164]  (1.16 ns)
	'icmp' operation ('icmp_ln240', ../src/gsn.cpp:240->../src/gsn.cpp:267) [179]  (0.581 ns)

 <State 15>: 1.25ns
The critical path consists of the following:
	'or' operation ('or_ln247', ../src/gsn.cpp:247->../src/gsn.cpp:267) [175]  (0 ns)
	'select' operation ('select_ln247', ../src/gsn.cpp:247->../src/gsn.cpp:267) [176]  (0.303 ns)
	multiplexor before 'phi' operation ('value_nms') with incoming values : ('value_nms', ../src/gsn.cpp:195->../src/gsn.cpp:267) ('select_ln247', ../src/gsn.cpp:247->../src/gsn.cpp:267) ('select_ln240', ../src/gsn.cpp:240->../src/gsn.cpp:267) ('select_ln233', ../src/gsn.cpp:233->../src/gsn.cpp:267) ('select_ln226', ../src/gsn.cpp:226->../src/gsn.cpp:267) [197]  (0.646 ns)
	'phi' operation ('value_nms') with incoming values : ('value_nms', ../src/gsn.cpp:195->../src/gsn.cpp:267) ('select_ln247', ../src/gsn.cpp:247->../src/gsn.cpp:267) ('select_ln240', ../src/gsn.cpp:240->../src/gsn.cpp:267) ('select_ln233', ../src/gsn.cpp:233->../src/gsn.cpp:267) ('select_ln226', ../src/gsn.cpp:226->../src/gsn.cpp:267) [197]  (0 ns)
	'select' operation ('value_nms', ../src/gsn.cpp:254->../src/gsn.cpp:267) [203]  (0.303 ns)

 <State 16>: 1.83ns
The critical path consists of the following:
	bus write on port 'gmem1' (../src/gsn.cpp:259->../src/gsn.cpp:267) [204]  (1.83 ns)

 <State 17>: 1.83ns
The critical path consists of the following:
	bus access on port 'gmem1' (../src/gsn.cpp:259->../src/gsn.cpp:267) [208]  (1.83 ns)

 <State 18>: 1.83ns
The critical path consists of the following:
	bus access on port 'gmem1' (../src/gsn.cpp:259->../src/gsn.cpp:267) [208]  (1.83 ns)

 <State 19>: 1.83ns
The critical path consists of the following:
	bus access on port 'gmem1' (../src/gsn.cpp:259->../src/gsn.cpp:267) [208]  (1.83 ns)

 <State 20>: 1.83ns
The critical path consists of the following:
	bus access on port 'gmem1' (../src/gsn.cpp:259->../src/gsn.cpp:267) [208]  (1.83 ns)

 <State 21>: 1.83ns
The critical path consists of the following:
	bus access on port 'gmem1' (../src/gsn.cpp:259->../src/gsn.cpp:267) [208]  (1.83 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
