$date
	Sun Oct 23 07:15:45 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#114168
b10110 !
1"
#114170
b10110 &
b10110 %
1$
#114171
0"
#114174
b1011 &
b1011 %
#114178
b100010 &
b100010 %
#114182
b10001 &
b10001 %
#114186
b110100 &
b110100 %
#114190
b11010 &
b11010 %
#114194
b1101 &
b1101 %
#114198
b101000 &
b101000 %
#114202
b10100 &
b10100 %
#114206
b1010 &
b1010 %
#114210
b101 &
b101 %
#114214
b10000 &
b10000 %
#114218
b1000 &
b1000 %
#114222
b100 &
b100 %
#114226
b10 &
b10 %
#114230
b1 &
1#
b1 %
#114234
b0 &
b0 %
0#
0$
#1170311
b1 !
1"
#1170314
b1 &
b1 %
1$
#1170315
0"
#1170318
1#
#1170322
b0 &
b0 %
0#
0$
#2147984
b111 !
1"
#2147986
b111 &
b111 %
1$
#2147987
0"
#2147990
b10110 &
b10110 %
#2147994
b1011 &
b1011 %
#2147998
b100010 &
b100010 %
#2148002
b10001 &
b10001 %
#2148006
b110100 &
b110100 %
#2148010
b11010 &
b11010 %
#2148014
b1101 &
b1101 %
#2148018
b101000 &
b101000 %
#2148022
b10100 &
b10100 %
#2148026
b1010 &
b1010 %
#2148030
b101 &
b101 %
#2148034
b10000 &
b10000 %
#2148038
b1000 &
b1000 %
#2148042
b100 &
b100 %
#2148046
b10 &
b10 %
#2148050
b1 &
b1 %
1#
#2148054
b0 &
0#
b0 %
0$
#4500012
