{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1596042025854 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1596042025858 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 29 13:00:25 2020 " "Processing started: Wed Jul 29 13:00:25 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1596042025858 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596042025858 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596042025859 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1596042026269 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1596042026269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "u_d_bin_counter4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file u_d_bin_counter4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 U_D_Bin_Counter4bit-one " "Found design unit 1: U_D_Bin_Counter4bit-one" {  } { { "U_D_Bin_Counter4bit.vhd" "" { Text "C:/Documents/ECE124/Lab4_constructed/U_D_Bin_Counter4bit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596042033380 ""} { "Info" "ISGN_ENTITY_NAME" "1 U_D_Bin_Counter4bit " "Found entity 1: U_D_Bin_Counter4bit" {  } { { "U_D_Bin_Counter4bit.vhd" "" { Text "C:/Documents/ECE124/Lab4_constructed/U_D_Bin_Counter4bit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596042033380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596042033380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_reg_4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_reg_4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_reg_4bit-one " "Found design unit 1: shift_reg_4bit-one" {  } { { "shift_reg_4bit.vhd" "" { Text "C:/Documents/ECE124/Lab4_constructed/shift_reg_4bit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596042033387 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_reg_4bit " "Found entity 1: shift_reg_4bit" {  } { { "shift_reg_4bit.vhd" "" { Text "C:/Documents/ECE124/Lab4_constructed/shift_reg_4bit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596042033387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596042033387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "motion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file motion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 motion-coordinates " "Found design unit 1: motion-coordinates" {  } { { "motion.vhd" "" { Text "C:/Documents/ECE124/Lab4_constructed/motion.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596042033388 ""} { "Info" "ISGN_ENTITY_NAME" "1 motion " "Found entity 1: motion" {  } { { "motion.vhd" "" { Text "C:/Documents/ECE124/Lab4_constructed/motion.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596042033388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596042033388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep_lab4_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicalstep_lab4_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicalStep_Lab4_top-Circuit " "Found design unit 1: LogicalStep_Lab4_top-Circuit" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Documents/ECE124/Lab4_constructed/LogicalStep_Lab4_top.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596042033390 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_Lab4_top " "Found entity 1: LogicalStep_Lab4_top" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Documents/ECE124/Lab4_constructed/LogicalStep_Lab4_top.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596042033390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596042033390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "grapple.vhd 2 1 " "Found 2 design units, including 1 entities, in source file grapple.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 grapple-grappler " "Found design unit 1: grapple-grappler" {  } { { "grapple.vhd" "" { Text "C:/Documents/ECE124/Lab4_constructed/grapple.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596042033395 ""} { "Info" "ISGN_ENTITY_NAME" "1 grapple " "Found entity 1: grapple" {  } { { "grapple.vhd" "" { Text "C:/Documents/ECE124/Lab4_constructed/grapple.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596042033395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596042033395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file extend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extend-arm " "Found design unit 1: extend-arm" {  } { { "extend.vhd" "" { Text "C:/Documents/ECE124/Lab4_constructed/extend.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596042033400 ""} { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "extend.vhd" "" { Text "C:/Documents/ECE124/Lab4_constructed/extend.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596042033400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596042033400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compx4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compx4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Compx4-dataflow " "Found design unit 1: Compx4-dataflow" {  } { { "Compx4.vhd" "" { Text "C:/Documents/ECE124/Lab4_constructed/Compx4.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596042033404 ""} { "Info" "ISGN_ENTITY_NAME" "1 Compx4 " "Found entity 1: Compx4" {  } { { "Compx4.vhd" "" { Text "C:/Documents/ECE124/Lab4_constructed/Compx4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596042033404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596042033404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compx1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compx1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Compx1-dataflow " "Found design unit 1: Compx1-dataflow" {  } { { "Compx1.vhd" "" { Text "C:/Documents/ECE124/Lab4_constructed/Compx1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596042033409 ""} { "Info" "ISGN_ENTITY_NAME" "1 Compx1 " "Found entity 1: Compx1" {  } { { "Compx1.vhd" "" { Text "C:/Documents/ECE124/Lab4_constructed/Compx1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596042033409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596042033409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bidir_shift_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bidir_shift_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bidir_shift_reg-one " "Found design unit 1: Bidir_shift_reg-one" {  } { { "Bidir_shift_reg.vhd" "" { Text "C:/Documents/ECE124/Lab4_constructed/Bidir_shift_reg.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596042033413 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bidir_shift_reg " "Found entity 1: Bidir_shift_reg" {  } { { "Bidir_shift_reg.vhd" "" { Text "C:/Documents/ECE124/Lab4_constructed/Bidir_shift_reg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596042033413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596042033413 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LogicalStep_Lab4_top " "Elaborating entity \"LogicalStep_Lab4_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1596042033464 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "leds\[2\] LogicalStep_Lab4_top.vhd(13) " "Using initial value X (don't care) for net \"leds\[2\]\" at LogicalStep_Lab4_top.vhd(13)" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Documents/ECE124/Lab4_constructed/LogicalStep_Lab4_top.vhd" 13 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1596042033474 "|LogicalStep_Lab4_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "motion motion:inst_motion_controller " "Elaborating entity \"motion\" for hierarchy \"motion:inst_motion_controller\"" {  } { { "LogicalStep_Lab4_top.vhd" "inst_motion_controller" { Text "C:/Documents/ECE124/Lab4_constructed/LogicalStep_Lab4_top.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596042033476 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "coordinate_queued motion.vhd(30) " "Verilog HDL or VHDL warning at motion.vhd(30): object \"coordinate_queued\" assigned a value but never read" {  } { { "motion.vhd" "" { Text "C:/Documents/ECE124/Lab4_constructed/motion.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1596042033483 "|LogicalStep_Lab4_top|motion:inst_motion_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x_input motion.vhd(120) " "VHDL Process Statement warning at motion.vhd(120): signal \"x_input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "motion.vhd" "" { Text "C:/Documents/ECE124/Lab4_constructed/motion.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1596042033484 "|LogicalStep_Lab4_top|motion:inst_motion_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y_input motion.vhd(121) " "VHDL Process Statement warning at motion.vhd(121): signal \"y_input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "motion.vhd" "" { Text "C:/Documents/ECE124/Lab4_constructed/motion.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1596042033484 "|LogicalStep_Lab4_top|motion:inst_motion_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x_input motion.vhd(147) " "VHDL Process Statement warning at motion.vhd(147): signal \"x_input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "motion.vhd" "" { Text "C:/Documents/ECE124/Lab4_constructed/motion.vhd" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1596042033484 "|LogicalStep_Lab4_top|motion:inst_motion_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y_input motion.vhd(148) " "VHDL Process Statement warning at motion.vhd(148): signal \"y_input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "motion.vhd" "" { Text "C:/Documents/ECE124/Lab4_constructed/motion.vhd" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1596042033484 "|LogicalStep_Lab4_top|motion:inst_motion_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sys_fault motion.vhd(153) " "VHDL Process Statement warning at motion.vhd(153): signal \"sys_fault\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "motion.vhd" "" { Text "C:/Documents/ECE124/Lab4_constructed/motion.vhd" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1596042033484 "|LogicalStep_Lab4_top|motion:inst_motion_controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "x_tgt motion.vhd(93) " "VHDL Process Statement warning at motion.vhd(93): inferring latch(es) for signal or variable \"x_tgt\", which holds its previous value in one or more paths through the process" {  } { { "motion.vhd" "" { Text "C:/Documents/ECE124/Lab4_constructed/motion.vhd" 93 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1596042033485 "|LogicalStep_Lab4_top|motion:inst_motion_controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "y_tgt motion.vhd(93) " "VHDL Process Statement warning at motion.vhd(93): inferring latch(es) for signal or variable \"y_tgt\", which holds its previous value in one or more paths through the process" {  } { { "motion.vhd" "" { Text "C:/Documents/ECE124/Lab4_constructed/motion.vhd" 93 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1596042033485 "|LogicalStep_Lab4_top|motion:inst_motion_controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "x_que motion.vhd(93) " "VHDL Process Statement warning at motion.vhd(93): inferring latch(es) for signal or variable \"x_que\", which holds its previous value in one or more paths through the process" {  } { { "motion.vhd" "" { Text "C:/Documents/ECE124/Lab4_constructed/motion.vhd" 93 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1596042033485 "|LogicalStep_Lab4_top|motion:inst_motion_controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "y_que motion.vhd(93) " "VHDL Process Statement warning at motion.vhd(93): inferring latch(es) for signal or variable \"y_que\", which holds its previous value in one or more paths through the process" {  } { { "motion.vhd" "" { Text "C:/Documents/ECE124/Lab4_constructed/motion.vhd" 93 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1596042033485 "|LogicalStep_Lab4_top|motion:inst_motion_controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_x motion.vhd(93) " "VHDL Process Statement warning at motion.vhd(93): inferring latch(es) for signal or variable \"en_x\", which holds its previous value in one or more paths through the process" {  } { { "motion.vhd" "" { Text "C:/Documents/ECE124/Lab4_constructed/motion.vhd" 93 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1596042033485 "|LogicalStep_Lab4_top|motion:inst_motion_controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_y motion.vhd(93) " "VHDL Process Statement warning at motion.vhd(93): inferring latch(es) for signal or variable \"en_y\", which holds its previous value in one or more paths through the process" {  } { { "motion.vhd" "" { Text "C:/Documents/ECE124/Lab4_constructed/motion.vhd" 93 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1596042033485 "|LogicalStep_Lab4_top|motion:inst_motion_controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sys_fault motion.vhd(93) " "VHDL Process Statement warning at motion.vhd(93): inferring latch(es) for signal or variable \"sys_fault\", which holds its previous value in one or more paths through the process" {  } { { "motion.vhd" "" { Text "C:/Documents/ECE124/Lab4_constructed/motion.vhd" 93 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1596042033485 "|LogicalStep_Lab4_top|motion:inst_motion_controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_ext motion.vhd(93) " "VHDL Process Statement warning at motion.vhd(93): inferring latch(es) for signal or variable \"en_ext\", which holds its previous value in one or more paths through the process" {  } { { "motion.vhd" "" { Text "C:/Documents/ECE124/Lab4_constructed/motion.vhd" 93 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1596042033485 "|LogicalStep_Lab4_top|motion:inst_motion_controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "back_to_idle motion.vhd(93) " "VHDL Process Statement warning at motion.vhd(93): inferring latch(es) for signal or variable \"back_to_idle\", which holds its previous value in one or more paths through the process" {  } { { "motion.vhd" "" { Text "C:/Documents/ECE124/Lab4_constructed/motion.vhd" 93 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1596042033485 "|LogicalStep_Lab4_top|motion:inst_motion_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "back_to_idle motion.vhd(93) " "Inferred latch for \"back_to_idle\" at motion.vhd(93)" {  } { { "motion.vhd" "" { Text "C:/Documents/ECE124/Lab4_constructed/motion.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1596042033486 "|LogicalStep_Lab4_top|motion:inst_motion_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_ext motion.vhd(93) " "Inferred latch for \"en_ext\" at motion.vhd(93)" {  } { { "motion.vhd" "" { Text "C:/Documents/ECE124/Lab4_constructed/motion.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1596042033486 "|LogicalStep_Lab4_top|motion:inst_motion_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sys_fault motion.vhd(93) " "Inferred latch for \"sys_fault\" at motion.vhd(93)" {  } { { "motion.vhd" "" { Text "C:/Documents/ECE124/Lab4_constructed/motion.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1596042033486 "|LogicalStep_Lab4_top|motion:inst_motion_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_que\[0\] motion.vhd(93) " "Inferred latch for \"y_que\[0\]\" at motion.vhd(93)" {  } { { "motion.vhd" "" { Text "C:/Documents/ECE124/Lab4_constructed/motion.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1596042033486 "|LogicalStep_Lab4_top|motion:inst_motion_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_que\[1\] motion.vhd(93) " "Inferred latch for \"y_que\[1\]\" at motion.vhd(93)" {  } { { "motion.vhd" "" { Text "C:/Documents/ECE124/Lab4_constructed/motion.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1596042033486 "|LogicalStep_Lab4_top|motion:inst_motion_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_que\[2\] motion.vhd(93) " "Inferred latch for \"y_que\[2\]\" at motion.vhd(93)" {  } { { "motion.vhd" "" { Text "C:/Documents/ECE124/Lab4_constructed/motion.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1596042033486 "|LogicalStep_Lab4_top|motion:inst_motion_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_que\[3\] motion.vhd(93) " "Inferred latch for \"y_que\[3\]\" at motion.vhd(93)" {  } { { "motion.vhd" "" { Text "C:/Documents/ECE124/Lab4_constructed/motion.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1596042033486 "|LogicalStep_Lab4_top|motion:inst_motion_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_que\[0\] motion.vhd(93) " "Inferred latch for \"x_que\[0\]\" at motion.vhd(93)" {  } { { "motion.vhd" "" { Text "C:/Documents/ECE124/Lab4_constructed/motion.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1596042033486 "|LogicalStep_Lab4_top|motion:inst_motion_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_que\[1\] motion.vhd(93) " "Inferred latch for \"x_que\[1\]\" at motion.vhd(93)" {  } { { "motion.vhd" "" { Text "C:/Documents/ECE124/Lab4_constructed/motion.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1596042033486 "|LogicalStep_Lab4_top|motion:inst_motion_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_que\[2\] motion.vhd(93) " "Inferred latch for \"x_que\[2\]\" at motion.vhd(93)" {  } { { "motion.vhd" "" { Text "C:/Documents/ECE124/Lab4_constructed/motion.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1596042033486 "|LogicalStep_Lab4_top|motion:inst_motion_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_que\[3\] motion.vhd(93) " "Inferred latch for \"x_que\[3\]\" at motion.vhd(93)" {  } { { "motion.vhd" "" { Text "C:/Documents/ECE124/Lab4_constructed/motion.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1596042033486 "|LogicalStep_Lab4_top|motion:inst_motion_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_tgt\[0\] motion.vhd(93) " "Inferred latch for \"y_tgt\[0\]\" at motion.vhd(93)" {  } { { "motion.vhd" "" { Text "C:/Documents/ECE124/Lab4_constructed/motion.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1596042033486 "|LogicalStep_Lab4_top|motion:inst_motion_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_tgt\[1\] motion.vhd(93) " "Inferred latch for \"y_tgt\[1\]\" at motion.vhd(93)" {  } { { "motion.vhd" "" { Text "C:/Documents/ECE124/Lab4_constructed/motion.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1596042033486 "|LogicalStep_Lab4_top|motion:inst_motion_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_tgt\[2\] motion.vhd(93) " "Inferred latch for \"y_tgt\[2\]\" at motion.vhd(93)" {  } { { "motion.vhd" "" { Text "C:/Documents/ECE124/Lab4_constructed/motion.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1596042033487 "|LogicalStep_Lab4_top|motion:inst_motion_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_tgt\[3\] motion.vhd(93) " "Inferred latch for \"y_tgt\[3\]\" at motion.vhd(93)" {  } { { "motion.vhd" "" { Text "C:/Documents/ECE124/Lab4_constructed/motion.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1596042033487 "|LogicalStep_Lab4_top|motion:inst_motion_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_tgt\[0\] motion.vhd(93) " "Inferred latch for \"x_tgt\[0\]\" at motion.vhd(93)" {  } { { "motion.vhd" "" { Text "C:/Documents/ECE124/Lab4_constructed/motion.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1596042033487 "|LogicalStep_Lab4_top|motion:inst_motion_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_tgt\[1\] motion.vhd(93) " "Inferred latch for \"x_tgt\[1\]\" at motion.vhd(93)" {  } { { "motion.vhd" "" { Text "C:/Documents/ECE124/Lab4_constructed/motion.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1596042033487 "|LogicalStep_Lab4_top|motion:inst_motion_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_tgt\[2\] motion.vhd(93) " "Inferred latch for \"x_tgt\[2\]\" at motion.vhd(93)" {  } { { "motion.vhd" "" { Text "C:/Documents/ECE124/Lab4_constructed/motion.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1596042033487 "|LogicalStep_Lab4_top|motion:inst_motion_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_tgt\[3\] motion.vhd(93) " "Inferred latch for \"x_tgt\[3\]\" at motion.vhd(93)" {  } { { "motion.vhd" "" { Text "C:/Documents/ECE124/Lab4_constructed/motion.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1596042033487 "|LogicalStep_Lab4_top|motion:inst_motion_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Compx4 Compx4:inst_compare_x " "Elaborating entity \"Compx4\" for hierarchy \"Compx4:inst_compare_x\"" {  } { { "LogicalStep_Lab4_top.vhd" "inst_compare_x" { Text "C:/Documents/ECE124/Lab4_constructed/LogicalStep_Lab4_top.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596042033515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Compx1 Compx4:inst_compare_x\|Compx1:inst0 " "Elaborating entity \"Compx1\" for hierarchy \"Compx4:inst_compare_x\|Compx1:inst0\"" {  } { { "Compx4.vhd" "inst0" { Text "C:/Documents/ECE124/Lab4_constructed/Compx4.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596042033522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "U_D_Bin_Counter4bit U_D_Bin_Counter4bit:inst_counter_x " "Elaborating entity \"U_D_Bin_Counter4bit\" for hierarchy \"U_D_Bin_Counter4bit:inst_counter_x\"" {  } { { "LogicalStep_Lab4_top.vhd" "inst_counter_x" { Text "C:/Documents/ECE124/Lab4_constructed/LogicalStep_Lab4_top.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596042033530 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ud_bin_counter U_D_Bin_Counter4bit.vhd(29) " "VHDL Process Statement warning at U_D_Bin_Counter4bit.vhd(29): signal \"ud_bin_counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "U_D_Bin_Counter4bit.vhd" "" { Text "C:/Documents/ECE124/Lab4_constructed/U_D_Bin_Counter4bit.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1596042033543 "|LogicalStep_Lab4_top|U_D_Bin_Counter4bit:inst_counter_x"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ud_bin_counter U_D_Bin_Counter4bit.vhd(32) " "VHDL Process Statement warning at U_D_Bin_Counter4bit.vhd(32): signal \"ud_bin_counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "U_D_Bin_Counter4bit.vhd" "" { Text "C:/Documents/ECE124/Lab4_constructed/U_D_Bin_Counter4bit.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1596042033543 "|LogicalStep_Lab4_top|U_D_Bin_Counter4bit:inst_counter_x"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend extend:inst_extension_controller " "Elaborating entity \"extend\" for hierarchy \"extend:inst_extension_controller\"" {  } { { "LogicalStep_Lab4_top.vhd" "inst_extension_controller" { Text "C:/Documents/ECE124/Lab4_constructed/LogicalStep_Lab4_top.vhd" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596042033543 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tgt_pos extend.vhd(21) " "Verilog HDL or VHDL warning at extend.vhd(21): object \"tgt_pos\" assigned a value but never read" {  } { { "extend.vhd" "" { Text "C:/Documents/ECE124/Lab4_constructed/extend.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1596042033551 "|LogicalStep_Lab4_top|extend:inst_extension_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable extend.vhd(43) " "VHDL Process Statement warning at extend.vhd(43): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "extend.vhd" "" { Text "C:/Documents/ECE124/Lab4_constructed/extend.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1596042033551 "|LogicalStep_Lab4_top|extend:inst_extension_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ext_pos extend.vhd(56) " "VHDL Process Statement warning at extend.vhd(56): signal \"ext_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "extend.vhd" "" { Text "C:/Documents/ECE124/Lab4_constructed/extend.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1596042033551 "|LogicalStep_Lab4_top|extend:inst_extension_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ext_pos extend.vhd(63) " "VHDL Process Statement warning at extend.vhd(63): signal \"ext_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "extend.vhd" "" { Text "C:/Documents/ECE124/Lab4_constructed/extend.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1596042033551 "|LogicalStep_Lab4_top|extend:inst_extension_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ext_pos extend.vhd(79) " "VHDL Process Statement warning at extend.vhd(79): signal \"ext_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "extend.vhd" "" { Text "C:/Documents/ECE124/Lab4_constructed/extend.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1596042033551 "|LogicalStep_Lab4_top|extend:inst_extension_controller"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ext_pos extend.vhd(84) " "VHDL Process Statement warning at extend.vhd(84): signal \"ext_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "extend.vhd" "" { Text "C:/Documents/ECE124/Lab4_constructed/extend.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1596042033551 "|LogicalStep_Lab4_top|extend:inst_extension_controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ext_en extend.vhd(40) " "VHDL Process Statement warning at extend.vhd(40): inferring latch(es) for signal or variable \"ext_en\", which holds its previous value in one or more paths through the process" {  } { { "extend.vhd" "" { Text "C:/Documents/ECE124/Lab4_constructed/extend.vhd" 40 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1596042033551 "|LogicalStep_Lab4_top|extend:inst_extension_controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ext_shift extend.vhd(40) " "VHDL Process Statement warning at extend.vhd(40): inferring latch(es) for signal or variable \"ext_shift\", which holds its previous value in one or more paths through the process" {  } { { "extend.vhd" "" { Text "C:/Documents/ECE124/Lab4_constructed/extend.vhd" 40 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1596042033551 "|LogicalStep_Lab4_top|extend:inst_extension_controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "grapple extend.vhd(40) " "VHDL Process Statement warning at extend.vhd(40): inferring latch(es) for signal or variable \"grapple\", which holds its previous value in one or more paths through the process" {  } { { "extend.vhd" "" { Text "C:/Documents/ECE124/Lab4_constructed/extend.vhd" 40 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1596042033551 "|LogicalStep_Lab4_top|extend:inst_extension_controller"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ext_stat extend.vhd(40) " "VHDL Process Statement warning at extend.vhd(40): inferring latch(es) for signal or variable \"ext_stat\", which holds its previous value in one or more paths through the process" {  } { { "extend.vhd" "" { Text "C:/Documents/ECE124/Lab4_constructed/extend.vhd" 40 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1596042033551 "|LogicalStep_Lab4_top|extend:inst_extension_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ext_stat extend.vhd(40) " "Inferred latch for \"ext_stat\" at extend.vhd(40)" {  } { { "extend.vhd" "" { Text "C:/Documents/ECE124/Lab4_constructed/extend.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1596042033551 "|LogicalStep_Lab4_top|extend:inst_extension_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "grapple extend.vhd(40) " "Inferred latch for \"grapple\" at extend.vhd(40)" {  } { { "extend.vhd" "" { Text "C:/Documents/ECE124/Lab4_constructed/extend.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1596042033551 "|LogicalStep_Lab4_top|extend:inst_extension_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ext_shift extend.vhd(40) " "Inferred latch for \"ext_shift\" at extend.vhd(40)" {  } { { "extend.vhd" "" { Text "C:/Documents/ECE124/Lab4_constructed/extend.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1596042033551 "|LogicalStep_Lab4_top|extend:inst_extension_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ext_en extend.vhd(40) " "Inferred latch for \"ext_en\" at extend.vhd(40)" {  } { { "extend.vhd" "" { Text "C:/Documents/ECE124/Lab4_constructed/extend.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1596042033551 "|LogicalStep_Lab4_top|extend:inst_extension_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg_4bit shift_reg_4bit:inst_extend_shifter " "Elaborating entity \"shift_reg_4bit\" for hierarchy \"shift_reg_4bit:inst_extend_shifter\"" {  } { { "LogicalStep_Lab4_top.vhd" "inst_extend_shifter" { Text "C:/Documents/ECE124/Lab4_constructed/LogicalStep_Lab4_top.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596042033552 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CLK_EN shift_reg_4bit.vhd(32) " "VHDL Process Statement warning at shift_reg_4bit.vhd(32): signal \"CLK_EN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "shift_reg_4bit.vhd" "" { Text "C:/Documents/ECE124/Lab4_constructed/shift_reg_4bit.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1596042033559 "|LogicalStep_Lab4_top|shift_reg_4bit:inst_extend_shifter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "grapple grapple:inst_grapple_controller " "Elaborating entity \"grapple\" for hierarchy \"grapple:inst_grapple_controller\"" {  } { { "LogicalStep_Lab4_top.vhd" "inst_grapple_controller" { Text "C:/Documents/ECE124/Lab4_constructed/LogicalStep_Lab4_top.vhd" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596042033559 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset grapple.vhd(39) " "VHDL Process Statement warning at grapple.vhd(39): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "grapple.vhd" "" { Text "C:/Documents/ECE124/Lab4_constructed/grapple.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1596042033565 "|LogicalStep_Lab4_top|grapple:inst_grapple_controller"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "extend:inst_extension_controller\|ext_shift " "Latch extend:inst_extension_controller\|ext_shift has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst_n " "Ports D and ENA on the latch are fed by the same signal rst_n" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Documents/ECE124/Lab4_constructed/LogicalStep_Lab4_top.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1596042034071 ""}  } { { "extend.vhd" "" { Text "C:/Documents/ECE124/Lab4_constructed/extend.vhd" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1596042034071 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "motion:inst_motion_controller\|back_to_idle " "Latch motion:inst_motion_controller\|back_to_idle has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst_n " "Ports D and ENA on the latch are fed by the same signal rst_n" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Documents/ECE124/Lab4_constructed/LogicalStep_Lab4_top.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1596042034072 ""}  } { { "motion.vhd" "" { Text "C:/Documents/ECE124/Lab4_constructed/motion.vhd" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1596042034072 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[2\] GND " "Pin \"leds\[2\]\" is stuck at GND" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Documents/ECE124/Lab4_constructed/LogicalStep_Lab4_top.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1596042034104 "|LogicalStep_Lab4_top|leds[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1596042034104 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1596042034163 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1596042034729 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596042034729 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pb\[3\] " "No output dependent on input pin \"pb\[3\]\"" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "C:/Documents/ECE124/Lab4_constructed/LogicalStep_Lab4_top.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1596042034884 "|LogicalStep_Lab4_top|pb[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1596042034884 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "111 " "Implemented 111 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1596042034886 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1596042034886 ""} { "Info" "ICUT_CUT_TM_LCELLS" "81 " "Implemented 81 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1596042034886 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1596042034886 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4843 " "Peak virtual memory: 4843 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1596042034917 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 29 13:00:34 2020 " "Processing ended: Wed Jul 29 13:00:34 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1596042034917 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1596042034917 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1596042034917 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1596042034917 ""}
