0.6
2019.1
May 24 2019
15:06:07
C:/Users/Dhruv/Desktop/DSD II/Lab_1.2/Lab_1.sim/sim_1/synth/timing/xsim/aluTB_time_synth.v,1598654600,verilog,,,,alu4;glbl,,,,,,,,
C:/Users/Dhruv/Desktop/DSD II/Lab_1.2/Lab_1.srcs/sim_1/new/aluTB.vhd,1598049823,vhdl,,,,alutb,,,,,,,,
