INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/harshith/Desktop/PE_8/myrvcore/myrvcore.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2458] undeclared symbol ALUop, assumed default net type wire [C:/Users/harshith/Desktop/PE_8/myrvcore/myrvcore.srcs/sources_1/new/id.v:78]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/harshith/Desktop/PE_8/myrvcore/myrvcore.srcs/sim_1/new/decode_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_tb
