
chapter10_example1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003ddc  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001ac  08003f6c  08003f6c  00004f6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004118  08004118  000060b8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08004118  08004118  00005118  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004120  08004120  000060b8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004120  08004120  00005120  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004124  08004124  00005124  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000b8  20000000  08004128  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000060b8  2**0
                  CONTENTS
 10 .bss          00000388  200000b8  200000b8  000060b8  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000440  20000440  000060b8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000060b8  2**0
                  CONTENTS, READONLY
 13 .debug_info   000086a8  00000000  00000000  000060e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000273c  00000000  00000000  0000e790  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000a50  00000000  00000000  00010ed0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000075f  00000000  00000000  00011920  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001e0dd  00000000  00000000  0001207f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000bdbf  00000000  00000000  0003015c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000a0262  00000000  00000000  0003bf1b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000dc17d  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002fa0  00000000  00000000  000dc1c0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000073  00000000  00000000  000df160  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000b8 	.word	0x200000b8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08003f54 	.word	0x08003f54

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000bc 	.word	0x200000bc
 80001cc:	08003f54 	.word	0x08003f54

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800059c:	b480      	push	{r7}
 800059e:	b085      	sub	sp, #20
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80005a4:	687b      	ldr	r3, [r7, #4]
 80005a6:	f003 0307 	and.w	r3, r3, #7
 80005aa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80005ac:	4b0c      	ldr	r3, [pc, #48]	@ (80005e0 <__NVIC_SetPriorityGrouping+0x44>)
 80005ae:	68db      	ldr	r3, [r3, #12]
 80005b0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80005b2:	68ba      	ldr	r2, [r7, #8]
 80005b4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80005b8:	4013      	ands	r3, r2
 80005ba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80005bc:	68fb      	ldr	r3, [r7, #12]
 80005be:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80005c0:	68bb      	ldr	r3, [r7, #8]
 80005c2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80005c4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80005c8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80005cc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80005ce:	4a04      	ldr	r2, [pc, #16]	@ (80005e0 <__NVIC_SetPriorityGrouping+0x44>)
 80005d0:	68bb      	ldr	r3, [r7, #8]
 80005d2:	60d3      	str	r3, [r2, #12]
}
 80005d4:	bf00      	nop
 80005d6:	3714      	adds	r7, #20
 80005d8:	46bd      	mov	sp, r7
 80005da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005de:	4770      	bx	lr
 80005e0:	e000ed00 	.word	0xe000ed00

080005e4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80005e4:	b480      	push	{r7}
 80005e6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80005e8:	4b04      	ldr	r3, [pc, #16]	@ (80005fc <__NVIC_GetPriorityGrouping+0x18>)
 80005ea:	68db      	ldr	r3, [r3, #12]
 80005ec:	0a1b      	lsrs	r3, r3, #8
 80005ee:	f003 0307 	and.w	r3, r3, #7
}
 80005f2:	4618      	mov	r0, r3
 80005f4:	46bd      	mov	sp, r7
 80005f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005fa:	4770      	bx	lr
 80005fc:	e000ed00 	.word	0xe000ed00

08000600 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000600:	b480      	push	{r7}
 8000602:	b083      	sub	sp, #12
 8000604:	af00      	add	r7, sp, #0
 8000606:	4603      	mov	r3, r0
 8000608:	6039      	str	r1, [r7, #0]
 800060a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800060c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000610:	2b00      	cmp	r3, #0
 8000612:	db0a      	blt.n	800062a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000614:	683b      	ldr	r3, [r7, #0]
 8000616:	b2da      	uxtb	r2, r3
 8000618:	490c      	ldr	r1, [pc, #48]	@ (800064c <__NVIC_SetPriority+0x4c>)
 800061a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800061e:	0112      	lsls	r2, r2, #4
 8000620:	b2d2      	uxtb	r2, r2
 8000622:	440b      	add	r3, r1
 8000624:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000628:	e00a      	b.n	8000640 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800062a:	683b      	ldr	r3, [r7, #0]
 800062c:	b2da      	uxtb	r2, r3
 800062e:	4908      	ldr	r1, [pc, #32]	@ (8000650 <__NVIC_SetPriority+0x50>)
 8000630:	79fb      	ldrb	r3, [r7, #7]
 8000632:	f003 030f 	and.w	r3, r3, #15
 8000636:	3b04      	subs	r3, #4
 8000638:	0112      	lsls	r2, r2, #4
 800063a:	b2d2      	uxtb	r2, r2
 800063c:	440b      	add	r3, r1
 800063e:	761a      	strb	r2, [r3, #24]
}
 8000640:	bf00      	nop
 8000642:	370c      	adds	r7, #12
 8000644:	46bd      	mov	sp, r7
 8000646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800064a:	4770      	bx	lr
 800064c:	e000e100 	.word	0xe000e100
 8000650:	e000ed00 	.word	0xe000ed00

08000654 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000654:	b480      	push	{r7}
 8000656:	b089      	sub	sp, #36	@ 0x24
 8000658:	af00      	add	r7, sp, #0
 800065a:	60f8      	str	r0, [r7, #12]
 800065c:	60b9      	str	r1, [r7, #8]
 800065e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000660:	68fb      	ldr	r3, [r7, #12]
 8000662:	f003 0307 	and.w	r3, r3, #7
 8000666:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000668:	69fb      	ldr	r3, [r7, #28]
 800066a:	f1c3 0307 	rsb	r3, r3, #7
 800066e:	2b04      	cmp	r3, #4
 8000670:	bf28      	it	cs
 8000672:	2304      	movcs	r3, #4
 8000674:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000676:	69fb      	ldr	r3, [r7, #28]
 8000678:	3304      	adds	r3, #4
 800067a:	2b06      	cmp	r3, #6
 800067c:	d902      	bls.n	8000684 <NVIC_EncodePriority+0x30>
 800067e:	69fb      	ldr	r3, [r7, #28]
 8000680:	3b03      	subs	r3, #3
 8000682:	e000      	b.n	8000686 <NVIC_EncodePriority+0x32>
 8000684:	2300      	movs	r3, #0
 8000686:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000688:	f04f 32ff 	mov.w	r2, #4294967295
 800068c:	69bb      	ldr	r3, [r7, #24]
 800068e:	fa02 f303 	lsl.w	r3, r2, r3
 8000692:	43da      	mvns	r2, r3
 8000694:	68bb      	ldr	r3, [r7, #8]
 8000696:	401a      	ands	r2, r3
 8000698:	697b      	ldr	r3, [r7, #20]
 800069a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800069c:	f04f 31ff 	mov.w	r1, #4294967295
 80006a0:	697b      	ldr	r3, [r7, #20]
 80006a2:	fa01 f303 	lsl.w	r3, r1, r3
 80006a6:	43d9      	mvns	r1, r3
 80006a8:	687b      	ldr	r3, [r7, #4]
 80006aa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006ac:	4313      	orrs	r3, r2
         );
}
 80006ae:	4618      	mov	r0, r3
 80006b0:	3724      	adds	r7, #36	@ 0x24
 80006b2:	46bd      	mov	sp, r7
 80006b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006b8:	4770      	bx	lr
	...

080006bc <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 80006bc:	b480      	push	{r7}
 80006be:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 80006c0:	4b05      	ldr	r3, [pc, #20]	@ (80006d8 <LL_RCC_HSI_Enable+0x1c>)
 80006c2:	681b      	ldr	r3, [r3, #0]
 80006c4:	4a04      	ldr	r2, [pc, #16]	@ (80006d8 <LL_RCC_HSI_Enable+0x1c>)
 80006c6:	f043 0301 	orr.w	r3, r3, #1
 80006ca:	6013      	str	r3, [r2, #0]
}
 80006cc:	bf00      	nop
 80006ce:	46bd      	mov	sp, r7
 80006d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006d4:	4770      	bx	lr
 80006d6:	bf00      	nop
 80006d8:	40023800 	.word	0x40023800

080006dc <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 80006dc:	b480      	push	{r7}
 80006de:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 80006e0:	4b06      	ldr	r3, [pc, #24]	@ (80006fc <LL_RCC_HSI_IsReady+0x20>)
 80006e2:	681b      	ldr	r3, [r3, #0]
 80006e4:	f003 0302 	and.w	r3, r3, #2
 80006e8:	2b02      	cmp	r3, #2
 80006ea:	bf0c      	ite	eq
 80006ec:	2301      	moveq	r3, #1
 80006ee:	2300      	movne	r3, #0
 80006f0:	b2db      	uxtb	r3, r3
}
 80006f2:	4618      	mov	r0, r3
 80006f4:	46bd      	mov	sp, r7
 80006f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006fa:	4770      	bx	lr
 80006fc:	40023800 	.word	0x40023800

08000700 <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll CR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 31
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 8000700:	b480      	push	{r7}
 8000702:	b083      	sub	sp, #12
 8000704:	af00      	add	r7, sp, #0
 8000706:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, Value << RCC_CR_HSITRIM_Pos);
 8000708:	4b07      	ldr	r3, [pc, #28]	@ (8000728 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 800070a:	681b      	ldr	r3, [r3, #0]
 800070c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000710:	687b      	ldr	r3, [r7, #4]
 8000712:	00db      	lsls	r3, r3, #3
 8000714:	4904      	ldr	r1, [pc, #16]	@ (8000728 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 8000716:	4313      	orrs	r3, r2
 8000718:	600b      	str	r3, [r1, #0]
}
 800071a:	bf00      	nop
 800071c:	370c      	adds	r7, #12
 800071e:	46bd      	mov	sp, r7
 8000720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000724:	4770      	bx	lr
 8000726:	bf00      	nop
 8000728:	40023800 	.word	0x40023800

0800072c <LL_RCC_SetSysClkSource>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 800072c:	b480      	push	{r7}
 800072e:	b083      	sub	sp, #12
 8000730:	af00      	add	r7, sp, #0
 8000732:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8000734:	4b06      	ldr	r3, [pc, #24]	@ (8000750 <LL_RCC_SetSysClkSource+0x24>)
 8000736:	689b      	ldr	r3, [r3, #8]
 8000738:	f023 0203 	bic.w	r2, r3, #3
 800073c:	4904      	ldr	r1, [pc, #16]	@ (8000750 <LL_RCC_SetSysClkSource+0x24>)
 800073e:	687b      	ldr	r3, [r7, #4]
 8000740:	4313      	orrs	r3, r2
 8000742:	608b      	str	r3, [r1, #8]
}
 8000744:	bf00      	nop
 8000746:	370c      	adds	r7, #12
 8000748:	46bd      	mov	sp, r7
 800074a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800074e:	4770      	bx	lr
 8000750:	40023800 	.word	0x40023800

08000754 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLLR (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8000754:	b480      	push	{r7}
 8000756:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8000758:	4b04      	ldr	r3, [pc, #16]	@ (800076c <LL_RCC_GetSysClkSource+0x18>)
 800075a:	689b      	ldr	r3, [r3, #8]
 800075c:	f003 030c 	and.w	r3, r3, #12
}
 8000760:	4618      	mov	r0, r3
 8000762:	46bd      	mov	sp, r7
 8000764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000768:	4770      	bx	lr
 800076a:	bf00      	nop
 800076c:	40023800 	.word	0x40023800

08000770 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8000770:	b480      	push	{r7}
 8000772:	b083      	sub	sp, #12
 8000774:	af00      	add	r7, sp, #0
 8000776:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8000778:	4b06      	ldr	r3, [pc, #24]	@ (8000794 <LL_RCC_SetAHBPrescaler+0x24>)
 800077a:	689b      	ldr	r3, [r3, #8]
 800077c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000780:	4904      	ldr	r1, [pc, #16]	@ (8000794 <LL_RCC_SetAHBPrescaler+0x24>)
 8000782:	687b      	ldr	r3, [r7, #4]
 8000784:	4313      	orrs	r3, r2
 8000786:	608b      	str	r3, [r1, #8]
}
 8000788:	bf00      	nop
 800078a:	370c      	adds	r7, #12
 800078c:	46bd      	mov	sp, r7
 800078e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000792:	4770      	bx	lr
 8000794:	40023800 	.word	0x40023800

08000798 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8000798:	b480      	push	{r7}
 800079a:	b083      	sub	sp, #12
 800079c:	af00      	add	r7, sp, #0
 800079e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 80007a0:	4b06      	ldr	r3, [pc, #24]	@ (80007bc <LL_RCC_SetAPB1Prescaler+0x24>)
 80007a2:	689b      	ldr	r3, [r3, #8]
 80007a4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80007a8:	4904      	ldr	r1, [pc, #16]	@ (80007bc <LL_RCC_SetAPB1Prescaler+0x24>)
 80007aa:	687b      	ldr	r3, [r7, #4]
 80007ac:	4313      	orrs	r3, r2
 80007ae:	608b      	str	r3, [r1, #8]
}
 80007b0:	bf00      	nop
 80007b2:	370c      	adds	r7, #12
 80007b4:	46bd      	mov	sp, r7
 80007b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ba:	4770      	bx	lr
 80007bc:	40023800 	.word	0x40023800

080007c0 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 80007c0:	b480      	push	{r7}
 80007c2:	b083      	sub	sp, #12
 80007c4:	af00      	add	r7, sp, #0
 80007c6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 80007c8:	4b06      	ldr	r3, [pc, #24]	@ (80007e4 <LL_RCC_SetAPB2Prescaler+0x24>)
 80007ca:	689b      	ldr	r3, [r3, #8]
 80007cc:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80007d0:	4904      	ldr	r1, [pc, #16]	@ (80007e4 <LL_RCC_SetAPB2Prescaler+0x24>)
 80007d2:	687b      	ldr	r3, [r7, #4]
 80007d4:	4313      	orrs	r3, r2
 80007d6:	608b      	str	r3, [r1, #8]
}
 80007d8:	bf00      	nop
 80007da:	370c      	adds	r7, #12
 80007dc:	46bd      	mov	sp, r7
 80007de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007e2:	4770      	bx	lr
 80007e4:	40023800 	.word	0x40023800

080007e8 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 80007e8:	b480      	push	{r7}
 80007ea:	b085      	sub	sp, #20
 80007ec:	af00      	add	r7, sp, #0
 80007ee:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 80007f0:	4b08      	ldr	r3, [pc, #32]	@ (8000814 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80007f2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80007f4:	4907      	ldr	r1, [pc, #28]	@ (8000814 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80007f6:	687b      	ldr	r3, [r7, #4]
 80007f8:	4313      	orrs	r3, r2
 80007fa:	630b      	str	r3, [r1, #48]	@ 0x30
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80007fc:	4b05      	ldr	r3, [pc, #20]	@ (8000814 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80007fe:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000800:	687b      	ldr	r3, [r7, #4]
 8000802:	4013      	ands	r3, r2
 8000804:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000806:	68fb      	ldr	r3, [r7, #12]
}
 8000808:	bf00      	nop
 800080a:	3714      	adds	r7, #20
 800080c:	46bd      	mov	sp, r7
 800080e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000812:	4770      	bx	lr
 8000814:	40023800 	.word	0x40023800

08000818 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000818:	b480      	push	{r7}
 800081a:	b085      	sub	sp, #20
 800081c:	af00      	add	r7, sp, #0
 800081e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 8000820:	4b08      	ldr	r3, [pc, #32]	@ (8000844 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000822:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000824:	4907      	ldr	r1, [pc, #28]	@ (8000844 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000826:	687b      	ldr	r3, [r7, #4]
 8000828:	4313      	orrs	r3, r2
 800082a:	640b      	str	r3, [r1, #64]	@ 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 800082c:	4b05      	ldr	r3, [pc, #20]	@ (8000844 <LL_APB1_GRP1_EnableClock+0x2c>)
 800082e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000830:	687b      	ldr	r3, [r7, #4]
 8000832:	4013      	ands	r3, r2
 8000834:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000836:	68fb      	ldr	r3, [r7, #12]
}
 8000838:	bf00      	nop
 800083a:	3714      	adds	r7, #20
 800083c:	46bd      	mov	sp, r7
 800083e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000842:	4770      	bx	lr
 8000844:	40023800 	.word	0x40023800

08000848 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000848:	b480      	push	{r7}
 800084a:	b085      	sub	sp, #20
 800084c:	af00      	add	r7, sp, #0
 800084e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8000850:	4b08      	ldr	r3, [pc, #32]	@ (8000874 <LL_APB2_GRP1_EnableClock+0x2c>)
 8000852:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8000854:	4907      	ldr	r1, [pc, #28]	@ (8000874 <LL_APB2_GRP1_EnableClock+0x2c>)
 8000856:	687b      	ldr	r3, [r7, #4]
 8000858:	4313      	orrs	r3, r2
 800085a:	644b      	str	r3, [r1, #68]	@ 0x44
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 800085c:	4b05      	ldr	r3, [pc, #20]	@ (8000874 <LL_APB2_GRP1_EnableClock+0x2c>)
 800085e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8000860:	687b      	ldr	r3, [r7, #4]
 8000862:	4013      	ands	r3, r2
 8000864:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000866:	68fb      	ldr	r3, [r7, #12]
}
 8000868:	bf00      	nop
 800086a:	3714      	adds	r7, #20
 800086c:	46bd      	mov	sp, r7
 800086e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000872:	4770      	bx	lr
 8000874:	40023800 	.word	0x40023800

08000878 <LL_SYSCFG_SetEXTISource>:
  *         @arg @ref LL_SYSCFG_EXTI_LINE14
  *         @arg @ref LL_SYSCFG_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
{
 8000878:	b480      	push	{r7}
 800087a:	b087      	sub	sp, #28
 800087c:	af00      	add	r7, sp, #0
 800087e:	6078      	str	r0, [r7, #4]
 8000880:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SYSCFG->EXTICR[Line & 0xFF], (Line >> 16), Port << POSITION_VAL((Line >> 16)));
 8000882:	4a17      	ldr	r2, [pc, #92]	@ (80008e0 <LL_SYSCFG_SetEXTISource+0x68>)
 8000884:	683b      	ldr	r3, [r7, #0]
 8000886:	b2db      	uxtb	r3, r3
 8000888:	3302      	adds	r3, #2
 800088a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800088e:	683b      	ldr	r3, [r7, #0]
 8000890:	0c1b      	lsrs	r3, r3, #16
 8000892:	43db      	mvns	r3, r3
 8000894:	ea02 0103 	and.w	r1, r2, r3
 8000898:	683b      	ldr	r3, [r7, #0]
 800089a:	0c1b      	lsrs	r3, r3, #16
 800089c:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800089e:	693b      	ldr	r3, [r7, #16]
 80008a0:	fa93 f3a3 	rbit	r3, r3
 80008a4:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80008a6:	68fb      	ldr	r3, [r7, #12]
 80008a8:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80008aa:	697b      	ldr	r3, [r7, #20]
 80008ac:	2b00      	cmp	r3, #0
 80008ae:	d101      	bne.n	80008b4 <LL_SYSCFG_SetEXTISource+0x3c>
  {
    return 32U;
 80008b0:	2320      	movs	r3, #32
 80008b2:	e003      	b.n	80008bc <LL_SYSCFG_SetEXTISource+0x44>
  }
  return __builtin_clz(value);
 80008b4:	697b      	ldr	r3, [r7, #20]
 80008b6:	fab3 f383 	clz	r3, r3
 80008ba:	b2db      	uxtb	r3, r3
 80008bc:	461a      	mov	r2, r3
 80008be:	687b      	ldr	r3, [r7, #4]
 80008c0:	fa03 f202 	lsl.w	r2, r3, r2
 80008c4:	4806      	ldr	r0, [pc, #24]	@ (80008e0 <LL_SYSCFG_SetEXTISource+0x68>)
 80008c6:	683b      	ldr	r3, [r7, #0]
 80008c8:	b2db      	uxtb	r3, r3
 80008ca:	430a      	orrs	r2, r1
 80008cc:	3302      	adds	r3, #2
 80008ce:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 80008d2:	bf00      	nop
 80008d4:	371c      	adds	r7, #28
 80008d6:	46bd      	mov	sp, r7
 80008d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008dc:	4770      	bx	lr
 80008de:	bf00      	nop
 80008e0:	40013800 	.word	0x40013800

080008e4 <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_14
  *         @arg @ref LL_FLASH_LATENCY_15
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 80008e4:	b480      	push	{r7}
 80008e6:	b083      	sub	sp, #12
 80008e8:	af00      	add	r7, sp, #0
 80008ea:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 80008ec:	4b06      	ldr	r3, [pc, #24]	@ (8000908 <LL_FLASH_SetLatency+0x24>)
 80008ee:	681b      	ldr	r3, [r3, #0]
 80008f0:	f023 0207 	bic.w	r2, r3, #7
 80008f4:	4904      	ldr	r1, [pc, #16]	@ (8000908 <LL_FLASH_SetLatency+0x24>)
 80008f6:	687b      	ldr	r3, [r7, #4]
 80008f8:	4313      	orrs	r3, r2
 80008fa:	600b      	str	r3, [r1, #0]
}
 80008fc:	bf00      	nop
 80008fe:	370c      	adds	r7, #12
 8000900:	46bd      	mov	sp, r7
 8000902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000906:	4770      	bx	lr
 8000908:	40023c00 	.word	0x40023c00

0800090c <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_13
  *         @arg @ref LL_FLASH_LATENCY_14
  *         @arg @ref LL_FLASH_LATENCY_15
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 800090c:	b480      	push	{r7}
 800090e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 8000910:	4b04      	ldr	r3, [pc, #16]	@ (8000924 <LL_FLASH_GetLatency+0x18>)
 8000912:	681b      	ldr	r3, [r3, #0]
 8000914:	f003 0307 	and.w	r3, r3, #7
}
 8000918:	4618      	mov	r0, r3
 800091a:	46bd      	mov	sp, r7
 800091c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000920:	4770      	bx	lr
 8000922:	bf00      	nop
 8000924:	40023c00 	.word	0x40023c00

08000928 <LL_PWR_SetRegulVoltageScaling>:
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE3
  *         (*) LL_PWR_REGU_VOLTAGE_SCALE1 is not available for STM32F401xx devices
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)
{
 8000928:	b480      	push	{r7}
 800092a:	b083      	sub	sp, #12
 800092c:	af00      	add	r7, sp, #0
 800092e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR, PWR_CR_VOS, VoltageScaling);
 8000930:	4b06      	ldr	r3, [pc, #24]	@ (800094c <LL_PWR_SetRegulVoltageScaling+0x24>)
 8000932:	681b      	ldr	r3, [r3, #0]
 8000934:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8000938:	4904      	ldr	r1, [pc, #16]	@ (800094c <LL_PWR_SetRegulVoltageScaling+0x24>)
 800093a:	687b      	ldr	r3, [r7, #4]
 800093c:	4313      	orrs	r3, r2
 800093e:	600b      	str	r3, [r1, #0]
}
 8000940:	bf00      	nop
 8000942:	370c      	adds	r7, #12
 8000944:	46bd      	mov	sp, r7
 8000946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800094a:	4770      	bx	lr
 800094c:	40007000 	.word	0x40007000

08000950 <LL_SPI_SetStandard>:
  *         @arg @ref LL_SPI_PROTOCOL_MOTOROLA
  *         @arg @ref LL_SPI_PROTOCOL_TI
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetStandard(SPI_TypeDef *SPIx, uint32_t Standard)
{
 8000950:	b480      	push	{r7}
 8000952:	b083      	sub	sp, #12
 8000954:	af00      	add	r7, sp, #0
 8000956:	6078      	str	r0, [r7, #4]
 8000958:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 800095a:	687b      	ldr	r3, [r7, #4]
 800095c:	685b      	ldr	r3, [r3, #4]
 800095e:	f023 0210 	bic.w	r2, r3, #16
 8000962:	683b      	ldr	r3, [r7, #0]
 8000964:	431a      	orrs	r2, r3
 8000966:	687b      	ldr	r3, [r7, #4]
 8000968:	605a      	str	r2, [r3, #4]
}
 800096a:	bf00      	nop
 800096c:	370c      	adds	r7, #12
 800096e:	46bd      	mov	sp, r7
 8000970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000974:	4770      	bx	lr

08000976 <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 8000976:	b480      	push	{r7}
 8000978:	b083      	sub	sp, #12
 800097a:	af00      	add	r7, sp, #0
 800097c:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 800097e:	687b      	ldr	r3, [r7, #4]
 8000980:	68db      	ldr	r3, [r3, #12]
 8000982:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	60da      	str	r2, [r3, #12]
}
 800098a:	bf00      	nop
 800098c:	370c      	adds	r7, #12
 800098e:	46bd      	mov	sp, r7
 8000990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000994:	4770      	bx	lr

08000996 <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 8000996:	b480      	push	{r7}
 8000998:	b083      	sub	sp, #12
 800099a:	af00      	add	r7, sp, #0
 800099c:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.*/
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	691b      	ldr	r3, [r3, #16]
 80009a2:	f423 4290 	bic.w	r2, r3, #18432	@ 0x4800
 80009a6:	687b      	ldr	r3, [r7, #4]
 80009a8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 80009aa:	687b      	ldr	r3, [r7, #4]
 80009ac:	695b      	ldr	r3, [r3, #20]
 80009ae:	f023 022a 	bic.w	r2, r3, #42	@ 0x2a
 80009b2:	687b      	ldr	r3, [r7, #4]
 80009b4:	615a      	str	r2, [r3, #20]
}
 80009b6:	bf00      	nop
 80009b8:	370c      	adds	r7, #12
 80009ba:	46bd      	mov	sp, r7
 80009bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009c0:	4770      	bx	lr

080009c2 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 80009c2:	b480      	push	{r7}
 80009c4:	b08b      	sub	sp, #44	@ 0x2c
 80009c6:	af00      	add	r7, sp, #0
 80009c8:	60f8      	str	r0, [r7, #12]
 80009ca:	60b9      	str	r1, [r7, #8]
 80009cc:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 80009ce:	68fb      	ldr	r3, [r7, #12]
 80009d0:	681a      	ldr	r2, [r3, #0]
 80009d2:	68bb      	ldr	r3, [r7, #8]
 80009d4:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80009d6:	697b      	ldr	r3, [r7, #20]
 80009d8:	fa93 f3a3 	rbit	r3, r3
 80009dc:	613b      	str	r3, [r7, #16]
  return result;
 80009de:	693b      	ldr	r3, [r7, #16]
 80009e0:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80009e2:	69bb      	ldr	r3, [r7, #24]
 80009e4:	2b00      	cmp	r3, #0
 80009e6:	d101      	bne.n	80009ec <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 80009e8:	2320      	movs	r3, #32
 80009ea:	e003      	b.n	80009f4 <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 80009ec:	69bb      	ldr	r3, [r7, #24]
 80009ee:	fab3 f383 	clz	r3, r3
 80009f2:	b2db      	uxtb	r3, r3
 80009f4:	005b      	lsls	r3, r3, #1
 80009f6:	2103      	movs	r1, #3
 80009f8:	fa01 f303 	lsl.w	r3, r1, r3
 80009fc:	43db      	mvns	r3, r3
 80009fe:	401a      	ands	r2, r3
 8000a00:	68bb      	ldr	r3, [r7, #8]
 8000a02:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000a04:	6a3b      	ldr	r3, [r7, #32]
 8000a06:	fa93 f3a3 	rbit	r3, r3
 8000a0a:	61fb      	str	r3, [r7, #28]
  return result;
 8000a0c:	69fb      	ldr	r3, [r7, #28]
 8000a0e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8000a10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a12:	2b00      	cmp	r3, #0
 8000a14:	d101      	bne.n	8000a1a <LL_GPIO_SetPinMode+0x58>
    return 32U;
 8000a16:	2320      	movs	r3, #32
 8000a18:	e003      	b.n	8000a22 <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 8000a1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a1c:	fab3 f383 	clz	r3, r3
 8000a20:	b2db      	uxtb	r3, r3
 8000a22:	005b      	lsls	r3, r3, #1
 8000a24:	6879      	ldr	r1, [r7, #4]
 8000a26:	fa01 f303 	lsl.w	r3, r1, r3
 8000a2a:	431a      	orrs	r2, r3
 8000a2c:	68fb      	ldr	r3, [r7, #12]
 8000a2e:	601a      	str	r2, [r3, #0]
}
 8000a30:	bf00      	nop
 8000a32:	372c      	adds	r7, #44	@ 0x2c
 8000a34:	46bd      	mov	sp, r7
 8000a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a3a:	4770      	bx	lr

08000a3c <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 8000a3c:	b480      	push	{r7}
 8000a3e:	b08b      	sub	sp, #44	@ 0x2c
 8000a40:	af00      	add	r7, sp, #0
 8000a42:	60f8      	str	r0, [r7, #12]
 8000a44:	60b9      	str	r1, [r7, #8]
 8000a46:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8000a48:	68fb      	ldr	r3, [r7, #12]
 8000a4a:	68da      	ldr	r2, [r3, #12]
 8000a4c:	68bb      	ldr	r3, [r7, #8]
 8000a4e:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000a50:	697b      	ldr	r3, [r7, #20]
 8000a52:	fa93 f3a3 	rbit	r3, r3
 8000a56:	613b      	str	r3, [r7, #16]
  return result;
 8000a58:	693b      	ldr	r3, [r7, #16]
 8000a5a:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8000a5c:	69bb      	ldr	r3, [r7, #24]
 8000a5e:	2b00      	cmp	r3, #0
 8000a60:	d101      	bne.n	8000a66 <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 8000a62:	2320      	movs	r3, #32
 8000a64:	e003      	b.n	8000a6e <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 8000a66:	69bb      	ldr	r3, [r7, #24]
 8000a68:	fab3 f383 	clz	r3, r3
 8000a6c:	b2db      	uxtb	r3, r3
 8000a6e:	005b      	lsls	r3, r3, #1
 8000a70:	2103      	movs	r1, #3
 8000a72:	fa01 f303 	lsl.w	r3, r1, r3
 8000a76:	43db      	mvns	r3, r3
 8000a78:	401a      	ands	r2, r3
 8000a7a:	68bb      	ldr	r3, [r7, #8]
 8000a7c:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000a7e:	6a3b      	ldr	r3, [r7, #32]
 8000a80:	fa93 f3a3 	rbit	r3, r3
 8000a84:	61fb      	str	r3, [r7, #28]
  return result;
 8000a86:	69fb      	ldr	r3, [r7, #28]
 8000a88:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8000a8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	d101      	bne.n	8000a94 <LL_GPIO_SetPinPull+0x58>
    return 32U;
 8000a90:	2320      	movs	r3, #32
 8000a92:	e003      	b.n	8000a9c <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 8000a94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a96:	fab3 f383 	clz	r3, r3
 8000a9a:	b2db      	uxtb	r3, r3
 8000a9c:	005b      	lsls	r3, r3, #1
 8000a9e:	6879      	ldr	r1, [r7, #4]
 8000aa0:	fa01 f303 	lsl.w	r3, r1, r3
 8000aa4:	431a      	orrs	r2, r3
 8000aa6:	68fb      	ldr	r3, [r7, #12]
 8000aa8:	60da      	str	r2, [r3, #12]
}
 8000aaa:	bf00      	nop
 8000aac:	372c      	adds	r7, #44	@ 0x2c
 8000aae:	46bd      	mov	sp, r7
 8000ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab4:	4770      	bx	lr

08000ab6 <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000ab6:	b480      	push	{r7}
 8000ab8:	b083      	sub	sp, #12
 8000aba:	af00      	add	r7, sp, #0
 8000abc:	6078      	str	r0, [r7, #4]
 8000abe:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	683a      	ldr	r2, [r7, #0]
 8000ac4:	619a      	str	r2, [r3, #24]
}
 8000ac6:	bf00      	nop
 8000ac8:	370c      	adds	r7, #12
 8000aca:	46bd      	mov	sp, r7
 8000acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad0:	4770      	bx	lr

08000ad2 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000ad2:	b480      	push	{r7}
 8000ad4:	b083      	sub	sp, #12
 8000ad6:	af00      	add	r7, sp, #0
 8000ad8:	6078      	str	r0, [r7, #4]
 8000ada:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8000adc:	683b      	ldr	r3, [r7, #0]
 8000ade:	041a      	lsls	r2, r3, #16
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	619a      	str	r2, [r3, #24]
}
 8000ae4:	bf00      	nop
 8000ae6:	370c      	adds	r7, #12
 8000ae8:	46bd      	mov	sp, r7
 8000aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aee:	4770      	bx	lr

08000af0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000af0:	b580      	push	{r7, lr}
 8000af2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 8000af4:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8000af8:	f7ff fea6 	bl	8000848 <LL_APB2_GRP1_EnableClock>


  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 8000afc:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
 8000b00:	f7ff fe8a 	bl	8000818 <LL_APB1_GRP1_EnableClock>

  /* System interrupt init*/
  NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b04:	2003      	movs	r0, #3
 8000b06:	f7ff fd49 	bl	800059c <__NVIC_SetPriorityGrouping>

  /* SysTick_IRQn interrupt configuration */
  NVIC_SetPriority(SysTick_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),15, 0));
 8000b0a:	f7ff fd6b 	bl	80005e4 <__NVIC_GetPriorityGrouping>
 8000b0e:	4603      	mov	r3, r0
 8000b10:	2200      	movs	r2, #0
 8000b12:	210f      	movs	r1, #15
 8000b14:	4618      	mov	r0, r3
 8000b16:	f7ff fd9d 	bl	8000654 <NVIC_EncodePriority>
 8000b1a:	4603      	mov	r3, r0
 8000b1c:	4619      	mov	r1, r3
 8000b1e:	f04f 30ff 	mov.w	r0, #4294967295
 8000b22:	f7ff fd6d 	bl	8000600 <__NVIC_SetPriority>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b26:	f000 f80b 	bl	8000b40 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b2a:	f000 f8f3 	bl	8000d14 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000b2e:	f000 f8a1 	bl	8000c74 <MX_USART1_UART_Init>
  MX_SPI1_Init();
 8000b32:	f000 f83b 	bl	8000bac <MX_SPI1_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
app_main();
 8000b36:	f001 fa71 	bl	800201c <app_main>
  while (1)
 8000b3a:	bf00      	nop
 8000b3c:	e7fd      	b.n	8000b3a <main+0x4a>
	...

08000b40 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b40:	b580      	push	{r7, lr}
 8000b42:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_0);
 8000b44:	2000      	movs	r0, #0
 8000b46:	f7ff fecd 	bl	80008e4 <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_0)
 8000b4a:	bf00      	nop
 8000b4c:	f7ff fede 	bl	800090c <LL_FLASH_GetLatency>
 8000b50:	4603      	mov	r3, r0
 8000b52:	2b00      	cmp	r3, #0
 8000b54:	d1fa      	bne.n	8000b4c <SystemClock_Config+0xc>
  {
  }
  LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1);
 8000b56:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8000b5a:	f7ff fee5 	bl	8000928 <LL_PWR_SetRegulVoltageScaling>
  LL_RCC_HSI_SetCalibTrimming(16);
 8000b5e:	2010      	movs	r0, #16
 8000b60:	f7ff fdce 	bl	8000700 <LL_RCC_HSI_SetCalibTrimming>
  LL_RCC_HSI_Enable();
 8000b64:	f7ff fdaa 	bl	80006bc <LL_RCC_HSI_Enable>

   /* Wait till HSI is ready */
  while(LL_RCC_HSI_IsReady() != 1)
 8000b68:	bf00      	nop
 8000b6a:	f7ff fdb7 	bl	80006dc <LL_RCC_HSI_IsReady>
 8000b6e:	4603      	mov	r3, r0
 8000b70:	2b01      	cmp	r3, #1
 8000b72:	d1fa      	bne.n	8000b6a <SystemClock_Config+0x2a>
  {

  }
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8000b74:	2000      	movs	r0, #0
 8000b76:	f7ff fdfb 	bl	8000770 <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 8000b7a:	2000      	movs	r0, #0
 8000b7c:	f7ff fe0c 	bl	8000798 <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 8000b80:	2000      	movs	r0, #0
 8000b82:	f7ff fe1d 	bl	80007c0 <LL_RCC_SetAPB2Prescaler>
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_HSI);
 8000b86:	2000      	movs	r0, #0
 8000b88:	f7ff fdd0 	bl	800072c <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_HSI)
 8000b8c:	bf00      	nop
 8000b8e:	f7ff fde1 	bl	8000754 <LL_RCC_GetSysClkSource>
 8000b92:	4603      	mov	r3, r0
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	d1fa      	bne.n	8000b8e <SystemClock_Config+0x4e>
  {

  }
  LL_Init1msTick(16000000);
 8000b98:	4803      	ldr	r0, [pc, #12]	@ (8000ba8 <SystemClock_Config+0x68>)
 8000b9a:	f001 fa21 	bl	8001fe0 <LL_Init1msTick>
  LL_SetSystemCoreClock(16000000);
 8000b9e:	4802      	ldr	r0, [pc, #8]	@ (8000ba8 <SystemClock_Config+0x68>)
 8000ba0:	f001 fa2c 	bl	8001ffc <LL_SetSystemCoreClock>
}
 8000ba4:	bf00      	nop
 8000ba6:	bd80      	pop	{r7, pc}
 8000ba8:	00f42400 	.word	0x00f42400

08000bac <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000bac:	b580      	push	{r7, lr}
 8000bae:	b090      	sub	sp, #64	@ 0x40
 8000bb0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 0 */

  /* USER CODE END SPI1_Init 0 */

  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 8000bb2:	f107 0318 	add.w	r3, r7, #24
 8000bb6:	2228      	movs	r2, #40	@ 0x28
 8000bb8:	2100      	movs	r1, #0
 8000bba:	4618      	mov	r0, r3
 8000bbc:	f002 fb69 	bl	8003292 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bc0:	463b      	mov	r3, r7
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	601a      	str	r2, [r3, #0]
 8000bc6:	605a      	str	r2, [r3, #4]
 8000bc8:	609a      	str	r2, [r3, #8]
 8000bca:	60da      	str	r2, [r3, #12]
 8000bcc:	611a      	str	r2, [r3, #16]
 8000bce:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SPI1);
 8000bd0:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8000bd4:	f7ff fe38 	bl	8000848 <LL_APB2_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8000bd8:	2001      	movs	r0, #1
 8000bda:	f7ff fe05 	bl	80007e8 <LL_AHB1_GRP1_EnableClock>
  /**SPI1 GPIO Configuration
  PA5   ------> SPI1_SCK
  PA6   ------> SPI1_MISO
  PA7   ------> SPI1_MOSI
  */
  GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MOSI_Pin;
 8000bde:	23a0      	movs	r3, #160	@ 0xa0
 8000be0:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000be2:	2302      	movs	r3, #2
 8000be4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8000be6:	2303      	movs	r3, #3
 8000be8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000bea:	2300      	movs	r3, #0
 8000bec:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000bee:	2300      	movs	r3, #0
 8000bf0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8000bf2:	2305      	movs	r3, #5
 8000bf4:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bf6:	463b      	mov	r3, r7
 8000bf8:	4619      	mov	r1, r3
 8000bfa:	481c      	ldr	r0, [pc, #112]	@ (8000c6c <MX_SPI1_Init+0xc0>)
 8000bfc:	f000 fcbc 	bl	8001578 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = SPI1_MISO_Pin;
 8000c00:	2340      	movs	r3, #64	@ 0x40
 8000c02:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000c04:	2302      	movs	r3, #2
 8000c06:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8000c08:	2303      	movs	r3, #3
 8000c0a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000c0c:	2300      	movs	r3, #0
 8000c0e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8000c10:	2301      	movs	r3, #1
 8000c12:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8000c14:	2305      	movs	r3, #5
 8000c16:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(SPI1_MISO_GPIO_Port, &GPIO_InitStruct);
 8000c18:	463b      	mov	r3, r7
 8000c1a:	4619      	mov	r1, r3
 8000c1c:	4813      	ldr	r0, [pc, #76]	@ (8000c6c <MX_SPI1_Init+0xc0>)
 8000c1e:	f000 fcab 	bl	8001578 <LL_GPIO_Init>

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8000c22:	2300      	movs	r3, #0
 8000c24:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8000c26:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8000c2a:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8000c2c:	2300      	movs	r3, #0
 8000c2e:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 8000c30:	2302      	movs	r3, #2
 8000c32:	627b      	str	r3, [r7, #36]	@ 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 8000c34:	2301      	movs	r3, #1
 8000c36:	62bb      	str	r3, [r7, #40]	@ 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8000c38:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000c3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV4;
 8000c3e:	2308      	movs	r3, #8
 8000c40:	633b      	str	r3, [r7, #48]	@ 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8000c42:	2300      	movs	r3, #0
 8000c44:	637b      	str	r3, [r7, #52]	@ 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8000c46:	2300      	movs	r3, #0
 8000c48:	63bb      	str	r3, [r7, #56]	@ 0x38
  SPI_InitStruct.CRCPoly = 10;
 8000c4a:	230a      	movs	r3, #10
 8000c4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  LL_SPI_Init(SPI1, &SPI_InitStruct);
 8000c4e:	f107 0318 	add.w	r3, r7, #24
 8000c52:	4619      	mov	r1, r3
 8000c54:	4806      	ldr	r0, [pc, #24]	@ (8000c70 <MX_SPI1_Init+0xc4>)
 8000c56:	f000 fe6e 	bl	8001936 <LL_SPI_Init>
  LL_SPI_SetStandard(SPI1, LL_SPI_PROTOCOL_MOTOROLA);
 8000c5a:	2100      	movs	r1, #0
 8000c5c:	4804      	ldr	r0, [pc, #16]	@ (8000c70 <MX_SPI1_Init+0xc4>)
 8000c5e:	f7ff fe77 	bl	8000950 <LL_SPI_SetStandard>
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000c62:	bf00      	nop
 8000c64:	3740      	adds	r7, #64	@ 0x40
 8000c66:	46bd      	mov	sp, r7
 8000c68:	bd80      	pop	{r7, pc}
 8000c6a:	bf00      	nop
 8000c6c:	40020000 	.word	0x40020000
 8000c70:	40013000 	.word	0x40013000

08000c74 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000c74:	b580      	push	{r7, lr}
 8000c76:	b08e      	sub	sp, #56	@ 0x38
 8000c78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART1_Init 0 */

  /* USER CODE END USART1_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 8000c7a:	f107 031c 	add.w	r3, r7, #28
 8000c7e:	2200      	movs	r2, #0
 8000c80:	601a      	str	r2, [r3, #0]
 8000c82:	605a      	str	r2, [r3, #4]
 8000c84:	609a      	str	r2, [r3, #8]
 8000c86:	60da      	str	r2, [r3, #12]
 8000c88:	611a      	str	r2, [r3, #16]
 8000c8a:	615a      	str	r2, [r3, #20]
 8000c8c:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c8e:	1d3b      	adds	r3, r7, #4
 8000c90:	2200      	movs	r2, #0
 8000c92:	601a      	str	r2, [r3, #0]
 8000c94:	605a      	str	r2, [r3, #4]
 8000c96:	609a      	str	r2, [r3, #8]
 8000c98:	60da      	str	r2, [r3, #12]
 8000c9a:	611a      	str	r2, [r3, #16]
 8000c9c:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_USART1);
 8000c9e:	2010      	movs	r0, #16
 8000ca0:	f7ff fdd2 	bl	8000848 <LL_APB2_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8000ca4:	2002      	movs	r0, #2
 8000ca6:	f7ff fd9f 	bl	80007e8 <LL_AHB1_GRP1_EnableClock>
  /**USART1 GPIO Configuration
  PB6   ------> USART1_TX
  PB7   ------> USART1_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6|LL_GPIO_PIN_7;
 8000caa:	23c0      	movs	r3, #192	@ 0xc0
 8000cac:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000cae:	2302      	movs	r3, #2
 8000cb0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8000cb2:	2303      	movs	r3, #3
 8000cb4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000cba:	2300      	movs	r3, #0
 8000cbc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8000cbe:	2307      	movs	r3, #7
 8000cc0:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cc2:	1d3b      	adds	r3, r7, #4
 8000cc4:	4619      	mov	r1, r3
 8000cc6:	4811      	ldr	r0, [pc, #68]	@ (8000d0c <MX_USART1_UART_Init+0x98>)
 8000cc8:	f000 fc56 	bl	8001578 <LL_GPIO_Init>

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  USART_InitStruct.BaudRate = 115200;
 8000ccc:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 8000cd0:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	627b      	str	r3, [r7, #36]	@ 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8000cda:	2300      	movs	r3, #0
 8000cdc:	62bb      	str	r3, [r7, #40]	@ 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8000cde:	230c      	movs	r3, #12
 8000ce0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8000ce2:	2300      	movs	r3, #0
 8000ce4:	633b      	str	r3, [r7, #48]	@ 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8000ce6:	2300      	movs	r3, #0
 8000ce8:	637b      	str	r3, [r7, #52]	@ 0x34
  LL_USART_Init(USART1, &USART_InitStruct);
 8000cea:	f107 031c 	add.w	r3, r7, #28
 8000cee:	4619      	mov	r1, r3
 8000cf0:	4807      	ldr	r0, [pc, #28]	@ (8000d10 <MX_USART1_UART_Init+0x9c>)
 8000cf2:	f001 f8db 	bl	8001eac <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART1);
 8000cf6:	4806      	ldr	r0, [pc, #24]	@ (8000d10 <MX_USART1_UART_Init+0x9c>)
 8000cf8:	f7ff fe4d 	bl	8000996 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART1);
 8000cfc:	4804      	ldr	r0, [pc, #16]	@ (8000d10 <MX_USART1_UART_Init+0x9c>)
 8000cfe:	f7ff fe3a 	bl	8000976 <LL_USART_Enable>
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000d02:	bf00      	nop
 8000d04:	3738      	adds	r7, #56	@ 0x38
 8000d06:	46bd      	mov	sp, r7
 8000d08:	bd80      	pop	{r7, pc}
 8000d0a:	bf00      	nop
 8000d0c:	40020400 	.word	0x40020400
 8000d10:	40011000 	.word	0x40011000

08000d14 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	b088      	sub	sp, #32
 8000d18:	af00      	add	r7, sp, #0
  LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 8000d1a:	f107 0318 	add.w	r3, r7, #24
 8000d1e:	2200      	movs	r2, #0
 8000d20:	601a      	str	r2, [r3, #0]
 8000d22:	605a      	str	r2, [r3, #4]
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d24:	463b      	mov	r3, r7
 8000d26:	2200      	movs	r2, #0
 8000d28:	601a      	str	r2, [r3, #0]
 8000d2a:	605a      	str	r2, [r3, #4]
 8000d2c:	609a      	str	r2, [r3, #8]
 8000d2e:	60da      	str	r2, [r3, #12]
 8000d30:	611a      	str	r2, [r3, #16]
 8000d32:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8000d34:	2004      	movs	r0, #4
 8000d36:	f7ff fd57 	bl	80007e8 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8000d3a:	2001      	movs	r0, #1
 8000d3c:	f7ff fd54 	bl	80007e8 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOD);
 8000d40:	2008      	movs	r0, #8
 8000d42:	f7ff fd51 	bl	80007e8 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8000d46:	2002      	movs	r0, #2
 8000d48:	f7ff fd4e 	bl	80007e8 <LL_AHB1_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(GPIOC, ERROR_LED_Pin|MOTOR_CONTROL_Pin);
 8000d4c:	f44f 4140 	mov.w	r1, #49152	@ 0xc000
 8000d50:	483c      	ldr	r0, [pc, #240]	@ (8000e44 <MX_GPIO_Init+0x130>)
 8000d52:	f7ff febe 	bl	8000ad2 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LED_GREEN_GPIO_Port, LED_GREEN_Pin);
 8000d56:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000d5a:	483b      	ldr	r0, [pc, #236]	@ (8000e48 <MX_GPIO_Init+0x134>)
 8000d5c:	f7ff feb9 	bl	8000ad2 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_SetOutputPin(GPIOA, RTC1_CS_Pin|RTC2_CS_Pin);
 8000d60:	f44f 7140 	mov.w	r1, #768	@ 0x300
 8000d64:	4839      	ldr	r0, [pc, #228]	@ (8000e4c <MX_GPIO_Init+0x138>)
 8000d66:	f7ff fea6 	bl	8000ab6 <LL_GPIO_SetOutputPin>

  /**/
  GPIO_InitStruct.Pin = WATER_LOWER_SENSOR_Pin|WATER_UPPER_SENSOR_Pin;
 8000d6a:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8000d6e:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8000d70:	2300      	movs	r3, #0
 8000d72:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8000d74:	2301      	movs	r3, #1
 8000d76:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d78:	463b      	mov	r3, r7
 8000d7a:	4619      	mov	r1, r3
 8000d7c:	4831      	ldr	r0, [pc, #196]	@ (8000e44 <MX_GPIO_Init+0x130>)
 8000d7e:	f000 fbfb 	bl	8001578 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = ERROR_LED_Pin|MOTOR_CONTROL_Pin;
 8000d82:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8000d86:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000d88:	2301      	movs	r3, #1
 8000d8a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000d8c:	2300      	movs	r3, #0
 8000d8e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000d90:	2300      	movs	r3, #0
 8000d92:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000d94:	2300      	movs	r3, #0
 8000d96:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d98:	463b      	mov	r3, r7
 8000d9a:	4619      	mov	r1, r3
 8000d9c:	4829      	ldr	r0, [pc, #164]	@ (8000e44 <MX_GPIO_Init+0x130>)
 8000d9e:	f000 fbeb 	bl	8001578 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED_GREEN_Pin;
 8000da2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000da6:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000da8:	2301      	movs	r3, #1
 8000daa:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000dac:	2300      	movs	r3, #0
 8000dae:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000db0:	2300      	movs	r3, #0
 8000db2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000db4:	2300      	movs	r3, #0
 8000db6:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LED_GREEN_GPIO_Port, &GPIO_InitStruct);
 8000db8:	463b      	mov	r3, r7
 8000dba:	4619      	mov	r1, r3
 8000dbc:	4822      	ldr	r0, [pc, #136]	@ (8000e48 <MX_GPIO_Init+0x134>)
 8000dbe:	f000 fbdb 	bl	8001578 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = RTC1_CS_Pin;
 8000dc2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000dc6:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000dc8:	2301      	movs	r3, #1
 8000dca:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000dcc:	2300      	movs	r3, #0
 8000dce:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8000dd4:	2301      	movs	r3, #1
 8000dd6:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(RTC1_CS_GPIO_Port, &GPIO_InitStruct);
 8000dd8:	463b      	mov	r3, r7
 8000dda:	4619      	mov	r1, r3
 8000ddc:	481b      	ldr	r0, [pc, #108]	@ (8000e4c <MX_GPIO_Init+0x138>)
 8000dde:	f000 fbcb 	bl	8001578 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = RTC2_CS_Pin;
 8000de2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000de6:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000de8:	2301      	movs	r3, #1
 8000dea:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000dec:	2300      	movs	r3, #0
 8000dee:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000df0:	2300      	movs	r3, #0
 8000df2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000df4:	2300      	movs	r3, #0
 8000df6:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(RTC2_CS_GPIO_Port, &GPIO_InitStruct);
 8000df8:	463b      	mov	r3, r7
 8000dfa:	4619      	mov	r1, r3
 8000dfc:	4813      	ldr	r0, [pc, #76]	@ (8000e4c <MX_GPIO_Init+0x138>)
 8000dfe:	f000 fbbb 	bl	8001578 <LL_GPIO_Init>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTA, LL_SYSCFG_EXTI_LINE0);
 8000e02:	f44f 2170 	mov.w	r1, #983040	@ 0xf0000
 8000e06:	2000      	movs	r0, #0
 8000e08:	f7ff fd36 	bl	8000878 <LL_SYSCFG_SetEXTISource>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_0;
 8000e0c:	2301      	movs	r3, #1
 8000e0e:	61bb      	str	r3, [r7, #24]
  EXTI_InitStruct.LineCommand = ENABLE;
 8000e10:	2301      	movs	r3, #1
 8000e12:	773b      	strb	r3, [r7, #28]
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8000e14:	2300      	movs	r3, #0
 8000e16:	777b      	strb	r3, [r7, #29]
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 8000e18:	2302      	movs	r3, #2
 8000e1a:	77bb      	strb	r3, [r7, #30]
  LL_EXTI_Init(&EXTI_InitStruct);
 8000e1c:	f107 0318 	add.w	r3, r7, #24
 8000e20:	4618      	mov	r0, r3
 8000e22:	f000 f9df 	bl	80011e4 <LL_EXTI_Init>

  /**/
  LL_GPIO_SetPinPull(RTC2_TRIG_GPIO_Port, RTC2_TRIG_Pin, LL_GPIO_PULL_UP);
 8000e26:	2201      	movs	r2, #1
 8000e28:	2101      	movs	r1, #1
 8000e2a:	4808      	ldr	r0, [pc, #32]	@ (8000e4c <MX_GPIO_Init+0x138>)
 8000e2c:	f7ff fe06 	bl	8000a3c <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinMode(RTC2_TRIG_GPIO_Port, RTC2_TRIG_Pin, LL_GPIO_MODE_INPUT);
 8000e30:	2200      	movs	r2, #0
 8000e32:	2101      	movs	r1, #1
 8000e34:	4805      	ldr	r0, [pc, #20]	@ (8000e4c <MX_GPIO_Init+0x138>)
 8000e36:	f7ff fdc4 	bl	80009c2 <LL_GPIO_SetPinMode>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000e3a:	bf00      	nop
 8000e3c:	3720      	adds	r7, #32
 8000e3e:	46bd      	mov	sp, r7
 8000e40:	bd80      	pop	{r7, pc}
 8000e42:	bf00      	nop
 8000e44:	40020800 	.word	0x40020800
 8000e48:	40020c00 	.word	0x40020c00
 8000e4c:	40020000 	.word	0x40020000

08000e50 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e50:	b480      	push	{r7}
 8000e52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000e54:	bf00      	nop
 8000e56:	e7fd      	b.n	8000e54 <NMI_Handler+0x4>

08000e58 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e58:	b480      	push	{r7}
 8000e5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e5c:	bf00      	nop
 8000e5e:	e7fd      	b.n	8000e5c <HardFault_Handler+0x4>

08000e60 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e60:	b480      	push	{r7}
 8000e62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e64:	bf00      	nop
 8000e66:	e7fd      	b.n	8000e64 <MemManage_Handler+0x4>

08000e68 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e68:	b480      	push	{r7}
 8000e6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e6c:	bf00      	nop
 8000e6e:	e7fd      	b.n	8000e6c <BusFault_Handler+0x4>

08000e70 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e70:	b480      	push	{r7}
 8000e72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e74:	bf00      	nop
 8000e76:	e7fd      	b.n	8000e74 <UsageFault_Handler+0x4>

08000e78 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e78:	b480      	push	{r7}
 8000e7a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e7c:	bf00      	nop
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e84:	4770      	bx	lr

08000e86 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e86:	b480      	push	{r7}
 8000e88:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e8a:	bf00      	nop
 8000e8c:	46bd      	mov	sp, r7
 8000e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e92:	4770      	bx	lr

08000e94 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e94:	b480      	push	{r7}
 8000e96:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e98:	bf00      	nop
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea0:	4770      	bx	lr

08000ea2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ea2:	b480      	push	{r7}
 8000ea4:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ea6:	bf00      	nop
 8000ea8:	46bd      	mov	sp, r7
 8000eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eae:	4770      	bx	lr

08000eb0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000eb0:	b480      	push	{r7}
 8000eb2:	af00      	add	r7, sp, #0
  return 1;
 8000eb4:	2301      	movs	r3, #1
}
 8000eb6:	4618      	mov	r0, r3
 8000eb8:	46bd      	mov	sp, r7
 8000eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ebe:	4770      	bx	lr

08000ec0 <_kill>:

int _kill(int pid, int sig)
{
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	b082      	sub	sp, #8
 8000ec4:	af00      	add	r7, sp, #0
 8000ec6:	6078      	str	r0, [r7, #4]
 8000ec8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000eca:	f002 fa31 	bl	8003330 <__errno>
 8000ece:	4603      	mov	r3, r0
 8000ed0:	2216      	movs	r2, #22
 8000ed2:	601a      	str	r2, [r3, #0]
  return -1;
 8000ed4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000ed8:	4618      	mov	r0, r3
 8000eda:	3708      	adds	r7, #8
 8000edc:	46bd      	mov	sp, r7
 8000ede:	bd80      	pop	{r7, pc}

08000ee0 <_exit>:

void _exit (int status)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b082      	sub	sp, #8
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000ee8:	f04f 31ff 	mov.w	r1, #4294967295
 8000eec:	6878      	ldr	r0, [r7, #4]
 8000eee:	f7ff ffe7 	bl	8000ec0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8000ef2:	bf00      	nop
 8000ef4:	e7fd      	b.n	8000ef2 <_exit+0x12>

08000ef6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000ef6:	b580      	push	{r7, lr}
 8000ef8:	b086      	sub	sp, #24
 8000efa:	af00      	add	r7, sp, #0
 8000efc:	60f8      	str	r0, [r7, #12]
 8000efe:	60b9      	str	r1, [r7, #8]
 8000f00:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f02:	2300      	movs	r3, #0
 8000f04:	617b      	str	r3, [r7, #20]
 8000f06:	e00a      	b.n	8000f1e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000f08:	f3af 8000 	nop.w
 8000f0c:	4601      	mov	r1, r0
 8000f0e:	68bb      	ldr	r3, [r7, #8]
 8000f10:	1c5a      	adds	r2, r3, #1
 8000f12:	60ba      	str	r2, [r7, #8]
 8000f14:	b2ca      	uxtb	r2, r1
 8000f16:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f18:	697b      	ldr	r3, [r7, #20]
 8000f1a:	3301      	adds	r3, #1
 8000f1c:	617b      	str	r3, [r7, #20]
 8000f1e:	697a      	ldr	r2, [r7, #20]
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	429a      	cmp	r2, r3
 8000f24:	dbf0      	blt.n	8000f08 <_read+0x12>
  }

  return len;
 8000f26:	687b      	ldr	r3, [r7, #4]
}
 8000f28:	4618      	mov	r0, r3
 8000f2a:	3718      	adds	r7, #24
 8000f2c:	46bd      	mov	sp, r7
 8000f2e:	bd80      	pop	{r7, pc}

08000f30 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b086      	sub	sp, #24
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	60f8      	str	r0, [r7, #12]
 8000f38:	60b9      	str	r1, [r7, #8]
 8000f3a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f3c:	2300      	movs	r3, #0
 8000f3e:	617b      	str	r3, [r7, #20]
 8000f40:	e009      	b.n	8000f56 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000f42:	68bb      	ldr	r3, [r7, #8]
 8000f44:	1c5a      	adds	r2, r3, #1
 8000f46:	60ba      	str	r2, [r7, #8]
 8000f48:	781b      	ldrb	r3, [r3, #0]
 8000f4a:	4618      	mov	r0, r3
 8000f4c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f50:	697b      	ldr	r3, [r7, #20]
 8000f52:	3301      	adds	r3, #1
 8000f54:	617b      	str	r3, [r7, #20]
 8000f56:	697a      	ldr	r2, [r7, #20]
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	429a      	cmp	r2, r3
 8000f5c:	dbf1      	blt.n	8000f42 <_write+0x12>
  }
  return len;
 8000f5e:	687b      	ldr	r3, [r7, #4]
}
 8000f60:	4618      	mov	r0, r3
 8000f62:	3718      	adds	r7, #24
 8000f64:	46bd      	mov	sp, r7
 8000f66:	bd80      	pop	{r7, pc}

08000f68 <_close>:

int _close(int file)
{
 8000f68:	b480      	push	{r7}
 8000f6a:	b083      	sub	sp, #12
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000f70:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000f74:	4618      	mov	r0, r3
 8000f76:	370c      	adds	r7, #12
 8000f78:	46bd      	mov	sp, r7
 8000f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f7e:	4770      	bx	lr

08000f80 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000f80:	b480      	push	{r7}
 8000f82:	b083      	sub	sp, #12
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	6078      	str	r0, [r7, #4]
 8000f88:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000f8a:	683b      	ldr	r3, [r7, #0]
 8000f8c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000f90:	605a      	str	r2, [r3, #4]
  return 0;
 8000f92:	2300      	movs	r3, #0
}
 8000f94:	4618      	mov	r0, r3
 8000f96:	370c      	adds	r7, #12
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9e:	4770      	bx	lr

08000fa0 <_isatty>:

int _isatty(int file)
{
 8000fa0:	b480      	push	{r7}
 8000fa2:	b083      	sub	sp, #12
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000fa8:	2301      	movs	r3, #1
}
 8000faa:	4618      	mov	r0, r3
 8000fac:	370c      	adds	r7, #12
 8000fae:	46bd      	mov	sp, r7
 8000fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb4:	4770      	bx	lr

08000fb6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000fb6:	b480      	push	{r7}
 8000fb8:	b085      	sub	sp, #20
 8000fba:	af00      	add	r7, sp, #0
 8000fbc:	60f8      	str	r0, [r7, #12]
 8000fbe:	60b9      	str	r1, [r7, #8]
 8000fc0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000fc2:	2300      	movs	r3, #0
}
 8000fc4:	4618      	mov	r0, r3
 8000fc6:	3714      	adds	r7, #20
 8000fc8:	46bd      	mov	sp, r7
 8000fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fce:	4770      	bx	lr

08000fd0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b086      	sub	sp, #24
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000fd8:	4a14      	ldr	r2, [pc, #80]	@ (800102c <_sbrk+0x5c>)
 8000fda:	4b15      	ldr	r3, [pc, #84]	@ (8001030 <_sbrk+0x60>)
 8000fdc:	1ad3      	subs	r3, r2, r3
 8000fde:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000fe0:	697b      	ldr	r3, [r7, #20]
 8000fe2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000fe4:	4b13      	ldr	r3, [pc, #76]	@ (8001034 <_sbrk+0x64>)
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	d102      	bne.n	8000ff2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000fec:	4b11      	ldr	r3, [pc, #68]	@ (8001034 <_sbrk+0x64>)
 8000fee:	4a12      	ldr	r2, [pc, #72]	@ (8001038 <_sbrk+0x68>)
 8000ff0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000ff2:	4b10      	ldr	r3, [pc, #64]	@ (8001034 <_sbrk+0x64>)
 8000ff4:	681a      	ldr	r2, [r3, #0]
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	4413      	add	r3, r2
 8000ffa:	693a      	ldr	r2, [r7, #16]
 8000ffc:	429a      	cmp	r2, r3
 8000ffe:	d207      	bcs.n	8001010 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001000:	f002 f996 	bl	8003330 <__errno>
 8001004:	4603      	mov	r3, r0
 8001006:	220c      	movs	r2, #12
 8001008:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800100a:	f04f 33ff 	mov.w	r3, #4294967295
 800100e:	e009      	b.n	8001024 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001010:	4b08      	ldr	r3, [pc, #32]	@ (8001034 <_sbrk+0x64>)
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001016:	4b07      	ldr	r3, [pc, #28]	@ (8001034 <_sbrk+0x64>)
 8001018:	681a      	ldr	r2, [r3, #0]
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	4413      	add	r3, r2
 800101e:	4a05      	ldr	r2, [pc, #20]	@ (8001034 <_sbrk+0x64>)
 8001020:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001022:	68fb      	ldr	r3, [r7, #12]
}
 8001024:	4618      	mov	r0, r3
 8001026:	3718      	adds	r7, #24
 8001028:	46bd      	mov	sp, r7
 800102a:	bd80      	pop	{r7, pc}
 800102c:	20018000 	.word	0x20018000
 8001030:	00000400 	.word	0x00000400
 8001034:	200000d4 	.word	0x200000d4
 8001038:	20000440 	.word	0x20000440

0800103c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800103c:	b480      	push	{r7}
 800103e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001040:	4b06      	ldr	r3, [pc, #24]	@ (800105c <SystemInit+0x20>)
 8001042:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001046:	4a05      	ldr	r2, [pc, #20]	@ (800105c <SystemInit+0x20>)
 8001048:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800104c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001050:	bf00      	nop
 8001052:	46bd      	mov	sp, r7
 8001054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001058:	4770      	bx	lr
 800105a:	bf00      	nop
 800105c:	e000ed00 	.word	0xe000ed00

08001060 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001060:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001098 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001064:	f7ff ffea 	bl	800103c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001068:	480c      	ldr	r0, [pc, #48]	@ (800109c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800106a:	490d      	ldr	r1, [pc, #52]	@ (80010a0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800106c:	4a0d      	ldr	r2, [pc, #52]	@ (80010a4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800106e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001070:	e002      	b.n	8001078 <LoopCopyDataInit>

08001072 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001072:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001074:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001076:	3304      	adds	r3, #4

08001078 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001078:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800107a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800107c:	d3f9      	bcc.n	8001072 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800107e:	4a0a      	ldr	r2, [pc, #40]	@ (80010a8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001080:	4c0a      	ldr	r4, [pc, #40]	@ (80010ac <LoopFillZerobss+0x22>)
  movs r3, #0
 8001082:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001084:	e001      	b.n	800108a <LoopFillZerobss>

08001086 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001086:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001088:	3204      	adds	r2, #4

0800108a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800108a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800108c:	d3fb      	bcc.n	8001086 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800108e:	f002 f955 	bl	800333c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001092:	f7ff fd2d 	bl	8000af0 <main>
  bx  lr    
 8001096:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001098:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 800109c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80010a0:	200000b8 	.word	0x200000b8
  ldr r2, =_sidata
 80010a4:	08004128 	.word	0x08004128
  ldr r2, =_sbss
 80010a8:	200000b8 	.word	0x200000b8
  ldr r4, =_ebss
 80010ac:	20000440 	.word	0x20000440

080010b0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80010b0:	e7fe      	b.n	80010b0 <ADC_IRQHandler>
	...

080010b4 <LL_EXTI_EnableIT_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 80010b4:	b480      	push	{r7}
 80010b6:	b083      	sub	sp, #12
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR, ExtiLine);
 80010bc:	4b05      	ldr	r3, [pc, #20]	@ (80010d4 <LL_EXTI_EnableIT_0_31+0x20>)
 80010be:	681a      	ldr	r2, [r3, #0]
 80010c0:	4904      	ldr	r1, [pc, #16]	@ (80010d4 <LL_EXTI_EnableIT_0_31+0x20>)
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	4313      	orrs	r3, r2
 80010c6:	600b      	str	r3, [r1, #0]
}
 80010c8:	bf00      	nop
 80010ca:	370c      	adds	r7, #12
 80010cc:	46bd      	mov	sp, r7
 80010ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d2:	4770      	bx	lr
 80010d4:	40013c00 	.word	0x40013c00

080010d8 <LL_EXTI_DisableIT_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
{
 80010d8:	b480      	push	{r7}
 80010da:	b083      	sub	sp, #12
 80010dc:	af00      	add	r7, sp, #0
 80010de:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR, ExtiLine);
 80010e0:	4b06      	ldr	r3, [pc, #24]	@ (80010fc <LL_EXTI_DisableIT_0_31+0x24>)
 80010e2:	681a      	ldr	r2, [r3, #0]
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	43db      	mvns	r3, r3
 80010e8:	4904      	ldr	r1, [pc, #16]	@ (80010fc <LL_EXTI_DisableIT_0_31+0x24>)
 80010ea:	4013      	ands	r3, r2
 80010ec:	600b      	str	r3, [r1, #0]
}
 80010ee:	bf00      	nop
 80010f0:	370c      	adds	r7, #12
 80010f2:	46bd      	mov	sp, r7
 80010f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f8:	4770      	bx	lr
 80010fa:	bf00      	nop
 80010fc:	40013c00 	.word	0x40013c00

08001100 <LL_EXTI_EnableEvent_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine)
{
 8001100:	b480      	push	{r7}
 8001102:	b083      	sub	sp, #12
 8001104:	af00      	add	r7, sp, #0
 8001106:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR, ExtiLine);
 8001108:	4b05      	ldr	r3, [pc, #20]	@ (8001120 <LL_EXTI_EnableEvent_0_31+0x20>)
 800110a:	685a      	ldr	r2, [r3, #4]
 800110c:	4904      	ldr	r1, [pc, #16]	@ (8001120 <LL_EXTI_EnableEvent_0_31+0x20>)
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	4313      	orrs	r3, r2
 8001112:	604b      	str	r3, [r1, #4]

}
 8001114:	bf00      	nop
 8001116:	370c      	adds	r7, #12
 8001118:	46bd      	mov	sp, r7
 800111a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800111e:	4770      	bx	lr
 8001120:	40013c00 	.word	0x40013c00

08001124 <LL_EXTI_DisableEvent_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
{
 8001124:	b480      	push	{r7}
 8001126:	b083      	sub	sp, #12
 8001128:	af00      	add	r7, sp, #0
 800112a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR, ExtiLine);
 800112c:	4b06      	ldr	r3, [pc, #24]	@ (8001148 <LL_EXTI_DisableEvent_0_31+0x24>)
 800112e:	685a      	ldr	r2, [r3, #4]
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	43db      	mvns	r3, r3
 8001134:	4904      	ldr	r1, [pc, #16]	@ (8001148 <LL_EXTI_DisableEvent_0_31+0x24>)
 8001136:	4013      	ands	r3, r2
 8001138:	604b      	str	r3, [r1, #4]
}
 800113a:	bf00      	nop
 800113c:	370c      	adds	r7, #12
 800113e:	46bd      	mov	sp, r7
 8001140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001144:	4770      	bx	lr
 8001146:	bf00      	nop
 8001148:	40013c00 	.word	0x40013c00

0800114c <LL_EXTI_EnableRisingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 800114c:	b480      	push	{r7}
 800114e:	b083      	sub	sp, #12
 8001150:	af00      	add	r7, sp, #0
 8001152:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR, ExtiLine);
 8001154:	4b05      	ldr	r3, [pc, #20]	@ (800116c <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8001156:	689a      	ldr	r2, [r3, #8]
 8001158:	4904      	ldr	r1, [pc, #16]	@ (800116c <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	4313      	orrs	r3, r2
 800115e:	608b      	str	r3, [r1, #8]

}
 8001160:	bf00      	nop
 8001162:	370c      	adds	r7, #12
 8001164:	46bd      	mov	sp, r7
 8001166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116a:	4770      	bx	lr
 800116c:	40013c00 	.word	0x40013c00

08001170 <LL_EXTI_DisableRisingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
{
 8001170:	b480      	push	{r7}
 8001172:	b083      	sub	sp, #12
 8001174:	af00      	add	r7, sp, #0
 8001176:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR, ExtiLine);
 8001178:	4b06      	ldr	r3, [pc, #24]	@ (8001194 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 800117a:	689a      	ldr	r2, [r3, #8]
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	43db      	mvns	r3, r3
 8001180:	4904      	ldr	r1, [pc, #16]	@ (8001194 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8001182:	4013      	ands	r3, r2
 8001184:	608b      	str	r3, [r1, #8]

}
 8001186:	bf00      	nop
 8001188:	370c      	adds	r7, #12
 800118a:	46bd      	mov	sp, r7
 800118c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001190:	4770      	bx	lr
 8001192:	bf00      	nop
 8001194:	40013c00 	.word	0x40013c00

08001198 <LL_EXTI_EnableFallingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
{
 8001198:	b480      	push	{r7}
 800119a:	b083      	sub	sp, #12
 800119c:	af00      	add	r7, sp, #0
 800119e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR, ExtiLine);
 80011a0:	4b05      	ldr	r3, [pc, #20]	@ (80011b8 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 80011a2:	68da      	ldr	r2, [r3, #12]
 80011a4:	4904      	ldr	r1, [pc, #16]	@ (80011b8 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	4313      	orrs	r3, r2
 80011aa:	60cb      	str	r3, [r1, #12]
}
 80011ac:	bf00      	nop
 80011ae:	370c      	adds	r7, #12
 80011b0:	46bd      	mov	sp, r7
 80011b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b6:	4770      	bx	lr
 80011b8:	40013c00 	.word	0x40013c00

080011bc <LL_EXTI_DisableFallingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
{
 80011bc:	b480      	push	{r7}
 80011be:	b083      	sub	sp, #12
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR, ExtiLine);
 80011c4:	4b06      	ldr	r3, [pc, #24]	@ (80011e0 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 80011c6:	68da      	ldr	r2, [r3, #12]
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	43db      	mvns	r3, r3
 80011cc:	4904      	ldr	r1, [pc, #16]	@ (80011e0 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 80011ce:	4013      	ands	r3, r2
 80011d0:	60cb      	str	r3, [r1, #12]
}
 80011d2:	bf00      	nop
 80011d4:	370c      	adds	r7, #12
 80011d6:	46bd      	mov	sp, r7
 80011d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011dc:	4770      	bx	lr
 80011de:	bf00      	nop
 80011e0:	40013c00 	.word	0x40013c00

080011e4 <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: EXTI registers are initialized
  *          - ERROR: not applicable
  */
uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b084      	sub	sp, #16
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	6078      	str	r0, [r7, #4]
  ErrorStatus status = SUCCESS;
 80011ec:	2300      	movs	r3, #0
 80011ee:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_EXTI_LINE_0_31(EXTI_InitStruct->Line_0_31));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	791b      	ldrb	r3, [r3, #4]
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d065      	beq.n	80012c4 <LL_EXTI_Init+0xe0>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d06b      	beq.n	80012d8 <LL_EXTI_Init+0xf4>
    {
      switch (EXTI_InitStruct->Mode)
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	795b      	ldrb	r3, [r3, #5]
 8001204:	2b02      	cmp	r3, #2
 8001206:	d01c      	beq.n	8001242 <LL_EXTI_Init+0x5e>
 8001208:	2b02      	cmp	r3, #2
 800120a:	dc25      	bgt.n	8001258 <LL_EXTI_Init+0x74>
 800120c:	2b00      	cmp	r3, #0
 800120e:	d002      	beq.n	8001216 <LL_EXTI_Init+0x32>
 8001210:	2b01      	cmp	r3, #1
 8001212:	d00b      	beq.n	800122c <LL_EXTI_Init+0x48>
 8001214:	e020      	b.n	8001258 <LL_EXTI_Init+0x74>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	4618      	mov	r0, r3
 800121c:	f7ff ff82 	bl	8001124 <LL_EXTI_DisableEvent_0_31>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	4618      	mov	r0, r3
 8001226:	f7ff ff45 	bl	80010b4 <LL_EXTI_EnableIT_0_31>
          break;
 800122a:	e018      	b.n	800125e <LL_EXTI_Init+0x7a>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	4618      	mov	r0, r3
 8001232:	f7ff ff51 	bl	80010d8 <LL_EXTI_DisableIT_0_31>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	4618      	mov	r0, r3
 800123c:	f7ff ff60 	bl	8001100 <LL_EXTI_EnableEvent_0_31>
          break;
 8001240:	e00d      	b.n	800125e <LL_EXTI_Init+0x7a>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	4618      	mov	r0, r3
 8001248:	f7ff ff34 	bl	80010b4 <LL_EXTI_EnableIT_0_31>
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	4618      	mov	r0, r3
 8001252:	f7ff ff55 	bl	8001100 <LL_EXTI_EnableEvent_0_31>
          break;
 8001256:	e002      	b.n	800125e <LL_EXTI_Init+0x7a>
        default:
          status = ERROR;
 8001258:	2301      	movs	r3, #1
 800125a:	73fb      	strb	r3, [r7, #15]
          break;
 800125c:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	799b      	ldrb	r3, [r3, #6]
 8001262:	2b00      	cmp	r3, #0
 8001264:	d038      	beq.n	80012d8 <LL_EXTI_Init+0xf4>
      {
        switch (EXTI_InitStruct->Trigger)
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	799b      	ldrb	r3, [r3, #6]
 800126a:	2b03      	cmp	r3, #3
 800126c:	d01c      	beq.n	80012a8 <LL_EXTI_Init+0xc4>
 800126e:	2b03      	cmp	r3, #3
 8001270:	dc25      	bgt.n	80012be <LL_EXTI_Init+0xda>
 8001272:	2b01      	cmp	r3, #1
 8001274:	d002      	beq.n	800127c <LL_EXTI_Init+0x98>
 8001276:	2b02      	cmp	r3, #2
 8001278:	d00b      	beq.n	8001292 <LL_EXTI_Init+0xae>
 800127a:	e020      	b.n	80012be <LL_EXTI_Init+0xda>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	4618      	mov	r0, r3
 8001282:	f7ff ff9b 	bl	80011bc <LL_EXTI_DisableFallingTrig_0_31>
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	4618      	mov	r0, r3
 800128c:	f7ff ff5e 	bl	800114c <LL_EXTI_EnableRisingTrig_0_31>
            break;
 8001290:	e022      	b.n	80012d8 <LL_EXTI_Init+0xf4>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	4618      	mov	r0, r3
 8001298:	f7ff ff6a 	bl	8001170 <LL_EXTI_DisableRisingTrig_0_31>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	4618      	mov	r0, r3
 80012a2:	f7ff ff79 	bl	8001198 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 80012a6:	e017      	b.n	80012d8 <LL_EXTI_Init+0xf4>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	4618      	mov	r0, r3
 80012ae:	f7ff ff4d 	bl	800114c <LL_EXTI_EnableRisingTrig_0_31>
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	4618      	mov	r0, r3
 80012b8:	f7ff ff6e 	bl	8001198 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 80012bc:	e00c      	b.n	80012d8 <LL_EXTI_Init+0xf4>
          default:
            status = ERROR;
 80012be:	2301      	movs	r3, #1
 80012c0:	73fb      	strb	r3, [r7, #15]
            break;
 80012c2:	e009      	b.n	80012d8 <LL_EXTI_Init+0xf4>
  }
  /* DISABLE LineCommand */
  else
  {
    /* De-configure EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	4618      	mov	r0, r3
 80012ca:	f7ff ff05 	bl	80010d8 <LL_EXTI_DisableIT_0_31>
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	4618      	mov	r0, r3
 80012d4:	f7ff ff26 	bl	8001124 <LL_EXTI_DisableEvent_0_31>
  }
  return status;
 80012d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80012da:	4618      	mov	r0, r3
 80012dc:	3710      	adds	r7, #16
 80012de:	46bd      	mov	sp, r7
 80012e0:	bd80      	pop	{r7, pc}

080012e2 <LL_GPIO_SetPinMode>:
{
 80012e2:	b480      	push	{r7}
 80012e4:	b08b      	sub	sp, #44	@ 0x2c
 80012e6:	af00      	add	r7, sp, #0
 80012e8:	60f8      	str	r0, [r7, #12]
 80012ea:	60b9      	str	r1, [r7, #8]
 80012ec:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 80012ee:	68fb      	ldr	r3, [r7, #12]
 80012f0:	681a      	ldr	r2, [r3, #0]
 80012f2:	68bb      	ldr	r3, [r7, #8]
 80012f4:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012f6:	697b      	ldr	r3, [r7, #20]
 80012f8:	fa93 f3a3 	rbit	r3, r3
 80012fc:	613b      	str	r3, [r7, #16]
  return result;
 80012fe:	693b      	ldr	r3, [r7, #16]
 8001300:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8001302:	69bb      	ldr	r3, [r7, #24]
 8001304:	2b00      	cmp	r3, #0
 8001306:	d101      	bne.n	800130c <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 8001308:	2320      	movs	r3, #32
 800130a:	e003      	b.n	8001314 <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 800130c:	69bb      	ldr	r3, [r7, #24]
 800130e:	fab3 f383 	clz	r3, r3
 8001312:	b2db      	uxtb	r3, r3
 8001314:	005b      	lsls	r3, r3, #1
 8001316:	2103      	movs	r1, #3
 8001318:	fa01 f303 	lsl.w	r3, r1, r3
 800131c:	43db      	mvns	r3, r3
 800131e:	401a      	ands	r2, r3
 8001320:	68bb      	ldr	r3, [r7, #8]
 8001322:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001324:	6a3b      	ldr	r3, [r7, #32]
 8001326:	fa93 f3a3 	rbit	r3, r3
 800132a:	61fb      	str	r3, [r7, #28]
  return result;
 800132c:	69fb      	ldr	r3, [r7, #28]
 800132e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8001330:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001332:	2b00      	cmp	r3, #0
 8001334:	d101      	bne.n	800133a <LL_GPIO_SetPinMode+0x58>
    return 32U;
 8001336:	2320      	movs	r3, #32
 8001338:	e003      	b.n	8001342 <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 800133a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800133c:	fab3 f383 	clz	r3, r3
 8001340:	b2db      	uxtb	r3, r3
 8001342:	005b      	lsls	r3, r3, #1
 8001344:	6879      	ldr	r1, [r7, #4]
 8001346:	fa01 f303 	lsl.w	r3, r1, r3
 800134a:	431a      	orrs	r2, r3
 800134c:	68fb      	ldr	r3, [r7, #12]
 800134e:	601a      	str	r2, [r3, #0]
}
 8001350:	bf00      	nop
 8001352:	372c      	adds	r7, #44	@ 0x2c
 8001354:	46bd      	mov	sp, r7
 8001356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800135a:	4770      	bx	lr

0800135c <LL_GPIO_SetPinOutputType>:
{
 800135c:	b480      	push	{r7}
 800135e:	b085      	sub	sp, #20
 8001360:	af00      	add	r7, sp, #0
 8001362:	60f8      	str	r0, [r7, #12]
 8001364:	60b9      	str	r1, [r7, #8]
 8001366:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8001368:	68fb      	ldr	r3, [r7, #12]
 800136a:	685a      	ldr	r2, [r3, #4]
 800136c:	68bb      	ldr	r3, [r7, #8]
 800136e:	43db      	mvns	r3, r3
 8001370:	401a      	ands	r2, r3
 8001372:	68bb      	ldr	r3, [r7, #8]
 8001374:	6879      	ldr	r1, [r7, #4]
 8001376:	fb01 f303 	mul.w	r3, r1, r3
 800137a:	431a      	orrs	r2, r3
 800137c:	68fb      	ldr	r3, [r7, #12]
 800137e:	605a      	str	r2, [r3, #4]
}
 8001380:	bf00      	nop
 8001382:	3714      	adds	r7, #20
 8001384:	46bd      	mov	sp, r7
 8001386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800138a:	4770      	bx	lr

0800138c <LL_GPIO_SetPinSpeed>:
{
 800138c:	b480      	push	{r7}
 800138e:	b08b      	sub	sp, #44	@ 0x2c
 8001390:	af00      	add	r7, sp, #0
 8001392:	60f8      	str	r0, [r7, #12]
 8001394:	60b9      	str	r1, [r7, #8]
 8001396:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 8001398:	68fb      	ldr	r3, [r7, #12]
 800139a:	689a      	ldr	r2, [r3, #8]
 800139c:	68bb      	ldr	r3, [r7, #8]
 800139e:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013a0:	697b      	ldr	r3, [r7, #20]
 80013a2:	fa93 f3a3 	rbit	r3, r3
 80013a6:	613b      	str	r3, [r7, #16]
  return result;
 80013a8:	693b      	ldr	r3, [r7, #16]
 80013aa:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80013ac:	69bb      	ldr	r3, [r7, #24]
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d101      	bne.n	80013b6 <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 80013b2:	2320      	movs	r3, #32
 80013b4:	e003      	b.n	80013be <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 80013b6:	69bb      	ldr	r3, [r7, #24]
 80013b8:	fab3 f383 	clz	r3, r3
 80013bc:	b2db      	uxtb	r3, r3
 80013be:	005b      	lsls	r3, r3, #1
 80013c0:	2103      	movs	r1, #3
 80013c2:	fa01 f303 	lsl.w	r3, r1, r3
 80013c6:	43db      	mvns	r3, r3
 80013c8:	401a      	ands	r2, r3
 80013ca:	68bb      	ldr	r3, [r7, #8]
 80013cc:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013ce:	6a3b      	ldr	r3, [r7, #32]
 80013d0:	fa93 f3a3 	rbit	r3, r3
 80013d4:	61fb      	str	r3, [r7, #28]
  return result;
 80013d6:	69fb      	ldr	r3, [r7, #28]
 80013d8:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80013da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d101      	bne.n	80013e4 <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 80013e0:	2320      	movs	r3, #32
 80013e2:	e003      	b.n	80013ec <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 80013e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013e6:	fab3 f383 	clz	r3, r3
 80013ea:	b2db      	uxtb	r3, r3
 80013ec:	005b      	lsls	r3, r3, #1
 80013ee:	6879      	ldr	r1, [r7, #4]
 80013f0:	fa01 f303 	lsl.w	r3, r1, r3
 80013f4:	431a      	orrs	r2, r3
 80013f6:	68fb      	ldr	r3, [r7, #12]
 80013f8:	609a      	str	r2, [r3, #8]
}
 80013fa:	bf00      	nop
 80013fc:	372c      	adds	r7, #44	@ 0x2c
 80013fe:	46bd      	mov	sp, r7
 8001400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001404:	4770      	bx	lr

08001406 <LL_GPIO_SetPinPull>:
{
 8001406:	b480      	push	{r7}
 8001408:	b08b      	sub	sp, #44	@ 0x2c
 800140a:	af00      	add	r7, sp, #0
 800140c:	60f8      	str	r0, [r7, #12]
 800140e:	60b9      	str	r1, [r7, #8]
 8001410:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8001412:	68fb      	ldr	r3, [r7, #12]
 8001414:	68da      	ldr	r2, [r3, #12]
 8001416:	68bb      	ldr	r3, [r7, #8]
 8001418:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800141a:	697b      	ldr	r3, [r7, #20]
 800141c:	fa93 f3a3 	rbit	r3, r3
 8001420:	613b      	str	r3, [r7, #16]
  return result;
 8001422:	693b      	ldr	r3, [r7, #16]
 8001424:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8001426:	69bb      	ldr	r3, [r7, #24]
 8001428:	2b00      	cmp	r3, #0
 800142a:	d101      	bne.n	8001430 <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 800142c:	2320      	movs	r3, #32
 800142e:	e003      	b.n	8001438 <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 8001430:	69bb      	ldr	r3, [r7, #24]
 8001432:	fab3 f383 	clz	r3, r3
 8001436:	b2db      	uxtb	r3, r3
 8001438:	005b      	lsls	r3, r3, #1
 800143a:	2103      	movs	r1, #3
 800143c:	fa01 f303 	lsl.w	r3, r1, r3
 8001440:	43db      	mvns	r3, r3
 8001442:	401a      	ands	r2, r3
 8001444:	68bb      	ldr	r3, [r7, #8]
 8001446:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001448:	6a3b      	ldr	r3, [r7, #32]
 800144a:	fa93 f3a3 	rbit	r3, r3
 800144e:	61fb      	str	r3, [r7, #28]
  return result;
 8001450:	69fb      	ldr	r3, [r7, #28]
 8001452:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8001454:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001456:	2b00      	cmp	r3, #0
 8001458:	d101      	bne.n	800145e <LL_GPIO_SetPinPull+0x58>
    return 32U;
 800145a:	2320      	movs	r3, #32
 800145c:	e003      	b.n	8001466 <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 800145e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001460:	fab3 f383 	clz	r3, r3
 8001464:	b2db      	uxtb	r3, r3
 8001466:	005b      	lsls	r3, r3, #1
 8001468:	6879      	ldr	r1, [r7, #4]
 800146a:	fa01 f303 	lsl.w	r3, r1, r3
 800146e:	431a      	orrs	r2, r3
 8001470:	68fb      	ldr	r3, [r7, #12]
 8001472:	60da      	str	r2, [r3, #12]
}
 8001474:	bf00      	nop
 8001476:	372c      	adds	r7, #44	@ 0x2c
 8001478:	46bd      	mov	sp, r7
 800147a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800147e:	4770      	bx	lr

08001480 <LL_GPIO_SetAFPin_0_7>:
{
 8001480:	b480      	push	{r7}
 8001482:	b08b      	sub	sp, #44	@ 0x2c
 8001484:	af00      	add	r7, sp, #0
 8001486:	60f8      	str	r0, [r7, #12]
 8001488:	60b9      	str	r1, [r7, #8]
 800148a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 800148c:	68fb      	ldr	r3, [r7, #12]
 800148e:	6a1a      	ldr	r2, [r3, #32]
 8001490:	68bb      	ldr	r3, [r7, #8]
 8001492:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001494:	697b      	ldr	r3, [r7, #20]
 8001496:	fa93 f3a3 	rbit	r3, r3
 800149a:	613b      	str	r3, [r7, #16]
  return result;
 800149c:	693b      	ldr	r3, [r7, #16]
 800149e:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80014a0:	69bb      	ldr	r3, [r7, #24]
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d101      	bne.n	80014aa <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 80014a6:	2320      	movs	r3, #32
 80014a8:	e003      	b.n	80014b2 <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 80014aa:	69bb      	ldr	r3, [r7, #24]
 80014ac:	fab3 f383 	clz	r3, r3
 80014b0:	b2db      	uxtb	r3, r3
 80014b2:	009b      	lsls	r3, r3, #2
 80014b4:	210f      	movs	r1, #15
 80014b6:	fa01 f303 	lsl.w	r3, r1, r3
 80014ba:	43db      	mvns	r3, r3
 80014bc:	401a      	ands	r2, r3
 80014be:	68bb      	ldr	r3, [r7, #8]
 80014c0:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014c2:	6a3b      	ldr	r3, [r7, #32]
 80014c4:	fa93 f3a3 	rbit	r3, r3
 80014c8:	61fb      	str	r3, [r7, #28]
  return result;
 80014ca:	69fb      	ldr	r3, [r7, #28]
 80014cc:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80014ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d101      	bne.n	80014d8 <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 80014d4:	2320      	movs	r3, #32
 80014d6:	e003      	b.n	80014e0 <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 80014d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014da:	fab3 f383 	clz	r3, r3
 80014de:	b2db      	uxtb	r3, r3
 80014e0:	009b      	lsls	r3, r3, #2
 80014e2:	6879      	ldr	r1, [r7, #4]
 80014e4:	fa01 f303 	lsl.w	r3, r1, r3
 80014e8:	431a      	orrs	r2, r3
 80014ea:	68fb      	ldr	r3, [r7, #12]
 80014ec:	621a      	str	r2, [r3, #32]
}
 80014ee:	bf00      	nop
 80014f0:	372c      	adds	r7, #44	@ 0x2c
 80014f2:	46bd      	mov	sp, r7
 80014f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f8:	4770      	bx	lr

080014fa <LL_GPIO_SetAFPin_8_15>:
{
 80014fa:	b480      	push	{r7}
 80014fc:	b08b      	sub	sp, #44	@ 0x2c
 80014fe:	af00      	add	r7, sp, #0
 8001500:	60f8      	str	r0, [r7, #12]
 8001502:	60b9      	str	r1, [r7, #8]
 8001504:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8001506:	68fb      	ldr	r3, [r7, #12]
 8001508:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800150a:	68bb      	ldr	r3, [r7, #8]
 800150c:	0a1b      	lsrs	r3, r3, #8
 800150e:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001510:	697b      	ldr	r3, [r7, #20]
 8001512:	fa93 f3a3 	rbit	r3, r3
 8001516:	613b      	str	r3, [r7, #16]
  return result;
 8001518:	693b      	ldr	r3, [r7, #16]
 800151a:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800151c:	69bb      	ldr	r3, [r7, #24]
 800151e:	2b00      	cmp	r3, #0
 8001520:	d101      	bne.n	8001526 <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 8001522:	2320      	movs	r3, #32
 8001524:	e003      	b.n	800152e <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 8001526:	69bb      	ldr	r3, [r7, #24]
 8001528:	fab3 f383 	clz	r3, r3
 800152c:	b2db      	uxtb	r3, r3
 800152e:	009b      	lsls	r3, r3, #2
 8001530:	210f      	movs	r1, #15
 8001532:	fa01 f303 	lsl.w	r3, r1, r3
 8001536:	43db      	mvns	r3, r3
 8001538:	401a      	ands	r2, r3
 800153a:	68bb      	ldr	r3, [r7, #8]
 800153c:	0a1b      	lsrs	r3, r3, #8
 800153e:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001540:	6a3b      	ldr	r3, [r7, #32]
 8001542:	fa93 f3a3 	rbit	r3, r3
 8001546:	61fb      	str	r3, [r7, #28]
  return result;
 8001548:	69fb      	ldr	r3, [r7, #28]
 800154a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800154c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800154e:	2b00      	cmp	r3, #0
 8001550:	d101      	bne.n	8001556 <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 8001552:	2320      	movs	r3, #32
 8001554:	e003      	b.n	800155e <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 8001556:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001558:	fab3 f383 	clz	r3, r3
 800155c:	b2db      	uxtb	r3, r3
 800155e:	009b      	lsls	r3, r3, #2
 8001560:	6879      	ldr	r1, [r7, #4]
 8001562:	fa01 f303 	lsl.w	r3, r1, r3
 8001566:	431a      	orrs	r2, r3
 8001568:	68fb      	ldr	r3, [r7, #12]
 800156a:	625a      	str	r2, [r3, #36]	@ 0x24
}
 800156c:	bf00      	nop
 800156e:	372c      	adds	r7, #44	@ 0x2c
 8001570:	46bd      	mov	sp, r7
 8001572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001576:	4770      	bx	lr

08001578 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	b08a      	sub	sp, #40	@ 0x28
 800157c:	af00      	add	r7, sp, #0
 800157e:	6078      	str	r0, [r7, #4]
 8001580:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 8001582:	2300      	movs	r3, #0
 8001584:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t currentpin = 0x00000000U;
 8001586:	2300      	movs	r3, #0
 8001588:	623b      	str	r3, [r7, #32]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 800158a:	683b      	ldr	r3, [r7, #0]
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	61bb      	str	r3, [r7, #24]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001590:	69bb      	ldr	r3, [r7, #24]
 8001592:	fa93 f3a3 	rbit	r3, r3
 8001596:	617b      	str	r3, [r7, #20]
  return result;
 8001598:	697b      	ldr	r3, [r7, #20]
 800159a:	61fb      	str	r3, [r7, #28]
  if (value == 0U)
 800159c:	69fb      	ldr	r3, [r7, #28]
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d101      	bne.n	80015a6 <LL_GPIO_Init+0x2e>
    return 32U;
 80015a2:	2320      	movs	r3, #32
 80015a4:	e003      	b.n	80015ae <LL_GPIO_Init+0x36>
  return __builtin_clz(value);
 80015a6:	69fb      	ldr	r3, [r7, #28]
 80015a8:	fab3 f383 	clz	r3, r3
 80015ac:	b2db      	uxtb	r3, r3
 80015ae:	627b      	str	r3, [r7, #36]	@ 0x24
  
  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 80015b0:	e057      	b.n	8001662 <LL_GPIO_Init+0xea>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 80015b2:	683b      	ldr	r3, [r7, #0]
 80015b4:	681a      	ldr	r2, [r3, #0]
 80015b6:	2101      	movs	r1, #1
 80015b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015ba:	fa01 f303 	lsl.w	r3, r1, r3
 80015be:	4013      	ands	r3, r2
 80015c0:	623b      	str	r3, [r7, #32]
    
    if (currentpin)
 80015c2:	6a3b      	ldr	r3, [r7, #32]
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d049      	beq.n	800165c <LL_GPIO_Init+0xe4>
    {
      
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 80015c8:	683b      	ldr	r3, [r7, #0]
 80015ca:	685b      	ldr	r3, [r3, #4]
 80015cc:	2b01      	cmp	r3, #1
 80015ce:	d003      	beq.n	80015d8 <LL_GPIO_Init+0x60>
 80015d0:	683b      	ldr	r3, [r7, #0]
 80015d2:	685b      	ldr	r3, [r3, #4]
 80015d4:	2b02      	cmp	r3, #2
 80015d6:	d10d      	bne.n	80015f4 <LL_GPIO_Init+0x7c>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
        
        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 80015d8:	683b      	ldr	r3, [r7, #0]
 80015da:	689b      	ldr	r3, [r3, #8]
 80015dc:	461a      	mov	r2, r3
 80015de:	6a39      	ldr	r1, [r7, #32]
 80015e0:	6878      	ldr	r0, [r7, #4]
 80015e2:	f7ff fed3 	bl	800138c <LL_GPIO_SetPinSpeed>
        
        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));
        
        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 80015e6:	683b      	ldr	r3, [r7, #0]
 80015e8:	68db      	ldr	r3, [r3, #12]
 80015ea:	461a      	mov	r2, r3
 80015ec:	6a39      	ldr	r1, [r7, #32]
 80015ee:	6878      	ldr	r0, [r7, #4]
 80015f0:	f7ff feb4 	bl	800135c <LL_GPIO_SetPinOutputType>
      }
      
      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 80015f4:	683b      	ldr	r3, [r7, #0]
 80015f6:	691b      	ldr	r3, [r3, #16]
 80015f8:	461a      	mov	r2, r3
 80015fa:	6a39      	ldr	r1, [r7, #32]
 80015fc:	6878      	ldr	r0, [r7, #4]
 80015fe:	f7ff ff02 	bl	8001406 <LL_GPIO_SetPinPull>
      
      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8001602:	683b      	ldr	r3, [r7, #0]
 8001604:	685b      	ldr	r3, [r3, #4]
 8001606:	2b02      	cmp	r3, #2
 8001608:	d121      	bne.n	800164e <LL_GPIO_Init+0xd6>
 800160a:	6a3b      	ldr	r3, [r7, #32]
 800160c:	60fb      	str	r3, [r7, #12]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800160e:	68fb      	ldr	r3, [r7, #12]
 8001610:	fa93 f3a3 	rbit	r3, r3
 8001614:	60bb      	str	r3, [r7, #8]
  return result;
 8001616:	68bb      	ldr	r3, [r7, #8]
 8001618:	613b      	str	r3, [r7, #16]
  if (value == 0U)
 800161a:	693b      	ldr	r3, [r7, #16]
 800161c:	2b00      	cmp	r3, #0
 800161e:	d101      	bne.n	8001624 <LL_GPIO_Init+0xac>
    return 32U;
 8001620:	2320      	movs	r3, #32
 8001622:	e003      	b.n	800162c <LL_GPIO_Init+0xb4>
  return __builtin_clz(value);
 8001624:	693b      	ldr	r3, [r7, #16]
 8001626:	fab3 f383 	clz	r3, r3
 800162a:	b2db      	uxtb	r3, r3
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));
        
        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 800162c:	2b07      	cmp	r3, #7
 800162e:	d807      	bhi.n	8001640 <LL_GPIO_Init+0xc8>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8001630:	683b      	ldr	r3, [r7, #0]
 8001632:	695b      	ldr	r3, [r3, #20]
 8001634:	461a      	mov	r2, r3
 8001636:	6a39      	ldr	r1, [r7, #32]
 8001638:	6878      	ldr	r0, [r7, #4]
 800163a:	f7ff ff21 	bl	8001480 <LL_GPIO_SetAFPin_0_7>
 800163e:	e006      	b.n	800164e <LL_GPIO_Init+0xd6>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8001640:	683b      	ldr	r3, [r7, #0]
 8001642:	695b      	ldr	r3, [r3, #20]
 8001644:	461a      	mov	r2, r3
 8001646:	6a39      	ldr	r1, [r7, #32]
 8001648:	6878      	ldr	r0, [r7, #4]
 800164a:	f7ff ff56 	bl	80014fa <LL_GPIO_SetAFPin_8_15>
        }
      }
      
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 800164e:	683b      	ldr	r3, [r7, #0]
 8001650:	685b      	ldr	r3, [r3, #4]
 8001652:	461a      	mov	r2, r3
 8001654:	6a39      	ldr	r1, [r7, #32]
 8001656:	6878      	ldr	r0, [r7, #4]
 8001658:	f7ff fe43 	bl	80012e2 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 800165c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800165e:	3301      	adds	r3, #1
 8001660:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8001662:	683b      	ldr	r3, [r7, #0]
 8001664:	681a      	ldr	r2, [r3, #0]
 8001666:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001668:	fa22 f303 	lsr.w	r3, r2, r3
 800166c:	2b00      	cmp	r3, #0
 800166e:	d1a0      	bne.n	80015b2 <LL_GPIO_Init+0x3a>
  }

  return (SUCCESS);
 8001670:	2300      	movs	r3, #0
}
 8001672:	4618      	mov	r0, r3
 8001674:	3728      	adds	r7, #40	@ 0x28
 8001676:	46bd      	mov	sp, r7
 8001678:	bd80      	pop	{r7, pc}
	...

0800167c <LL_RCC_GetSysClkSource>:
{
 800167c:	b480      	push	{r7}
 800167e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8001680:	4b04      	ldr	r3, [pc, #16]	@ (8001694 <LL_RCC_GetSysClkSource+0x18>)
 8001682:	689b      	ldr	r3, [r3, #8]
 8001684:	f003 030c 	and.w	r3, r3, #12
}
 8001688:	4618      	mov	r0, r3
 800168a:	46bd      	mov	sp, r7
 800168c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001690:	4770      	bx	lr
 8001692:	bf00      	nop
 8001694:	40023800 	.word	0x40023800

08001698 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 8001698:	b480      	push	{r7}
 800169a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 800169c:	4b04      	ldr	r3, [pc, #16]	@ (80016b0 <LL_RCC_GetAHBPrescaler+0x18>)
 800169e:	689b      	ldr	r3, [r3, #8]
 80016a0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 80016a4:	4618      	mov	r0, r3
 80016a6:	46bd      	mov	sp, r7
 80016a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ac:	4770      	bx	lr
 80016ae:	bf00      	nop
 80016b0:	40023800 	.word	0x40023800

080016b4 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 80016b4:	b480      	push	{r7}
 80016b6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 80016b8:	4b04      	ldr	r3, [pc, #16]	@ (80016cc <LL_RCC_GetAPB1Prescaler+0x18>)
 80016ba:	689b      	ldr	r3, [r3, #8]
 80016bc:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
}
 80016c0:	4618      	mov	r0, r3
 80016c2:	46bd      	mov	sp, r7
 80016c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c8:	4770      	bx	lr
 80016ca:	bf00      	nop
 80016cc:	40023800 	.word	0x40023800

080016d0 <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 80016d0:	b480      	push	{r7}
 80016d2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 80016d4:	4b04      	ldr	r3, [pc, #16]	@ (80016e8 <LL_RCC_GetAPB2Prescaler+0x18>)
 80016d6:	689b      	ldr	r3, [r3, #8]
 80016d8:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 80016dc:	4618      	mov	r0, r3
 80016de:	46bd      	mov	sp, r7
 80016e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e4:	4770      	bx	lr
 80016e6:	bf00      	nop
 80016e8:	40023800 	.word	0x40023800

080016ec <LL_RCC_PLL_GetMainSource>:
  * @retval Returned value can be one of the following values:
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 80016ec:	b480      	push	{r7}
 80016ee:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 80016f0:	4b04      	ldr	r3, [pc, #16]	@ (8001704 <LL_RCC_PLL_GetMainSource+0x18>)
 80016f2:	685b      	ldr	r3, [r3, #4]
 80016f4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
}
 80016f8:	4618      	mov	r0, r3
 80016fa:	46bd      	mov	sp, r7
 80016fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001700:	4770      	bx	lr
 8001702:	bf00      	nop
 8001704:	40023800 	.word	0x40023800

08001708 <LL_RCC_PLL_GetN>:
  * @retval Between 50/192(*) and 432
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8001708:	b480      	push	{r7}
 800170a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 800170c:	4b04      	ldr	r3, [pc, #16]	@ (8001720 <LL_RCC_PLL_GetN+0x18>)
 800170e:	685b      	ldr	r3, [r3, #4]
 8001710:	099b      	lsrs	r3, r3, #6
 8001712:	f3c3 0308 	ubfx	r3, r3, #0, #9
}
 8001716:	4618      	mov	r0, r3
 8001718:	46bd      	mov	sp, r7
 800171a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171e:	4770      	bx	lr
 8001720:	40023800 	.word	0x40023800

08001724 <LL_RCC_PLL_GetP>:
  *         @arg @ref LL_RCC_PLLP_DIV_4
  *         @arg @ref LL_RCC_PLLP_DIV_6
  *         @arg @ref LL_RCC_PLLP_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetP(void)
{
 8001724:	b480      	push	{r7}
 8001726:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP));
 8001728:	4b04      	ldr	r3, [pc, #16]	@ (800173c <LL_RCC_PLL_GetP+0x18>)
 800172a:	685b      	ldr	r3, [r3, #4]
 800172c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
}
 8001730:	4618      	mov	r0, r3
 8001732:	46bd      	mov	sp, r7
 8001734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001738:	4770      	bx	lr
 800173a:	bf00      	nop
 800173c:	40023800 	.word	0x40023800

08001740 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_61
  *         @arg @ref LL_RCC_PLLM_DIV_62
  *         @arg @ref LL_RCC_PLLM_DIV_63
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8001740:	b480      	push	{r7}
 8001742:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8001744:	4b04      	ldr	r3, [pc, #16]	@ (8001758 <LL_RCC_PLL_GetDivider+0x18>)
 8001746:	685b      	ldr	r3, [r3, #4]
 8001748:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
}
 800174c:	4618      	mov	r0, r3
 800174e:	46bd      	mov	sp, r7
 8001750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001754:	4770      	bx	lr
 8001756:	bf00      	nop
 8001758:	40023800 	.word	0x40023800

0800175c <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 800175c:	b580      	push	{r7, lr}
 800175e:	b082      	sub	sp, #8
 8001760:	af00      	add	r7, sp, #0
 8001762:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 8001764:	f000 f820 	bl	80017a8 <RCC_GetSystemClockFreq>
 8001768:	4602      	mov	r2, r0
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	4618      	mov	r0, r3
 8001774:	f000 f840 	bl	80017f8 <RCC_GetHCLKClockFreq>
 8001778:	4602      	mov	r2, r0
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	685b      	ldr	r3, [r3, #4]
 8001782:	4618      	mov	r0, r3
 8001784:	f000 f84e 	bl	8001824 <RCC_GetPCLK1ClockFreq>
 8001788:	4602      	mov	r2, r0
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	685b      	ldr	r3, [r3, #4]
 8001792:	4618      	mov	r0, r3
 8001794:	f000 f85a 	bl	800184c <RCC_GetPCLK2ClockFreq>
 8001798:	4602      	mov	r2, r0
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	60da      	str	r2, [r3, #12]
}
 800179e:	bf00      	nop
 80017a0:	3708      	adds	r7, #8
 80017a2:	46bd      	mov	sp, r7
 80017a4:	bd80      	pop	{r7, pc}
	...

080017a8 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 80017a8:	b580      	push	{r7, lr}
 80017aa:	b082      	sub	sp, #8
 80017ac:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 80017ae:	2300      	movs	r3, #0
 80017b0:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 80017b2:	f7ff ff63 	bl	800167c <LL_RCC_GetSysClkSource>
 80017b6:	4603      	mov	r3, r0
 80017b8:	2b08      	cmp	r3, #8
 80017ba:	d00c      	beq.n	80017d6 <RCC_GetSystemClockFreq+0x2e>
 80017bc:	2b08      	cmp	r3, #8
 80017be:	d80f      	bhi.n	80017e0 <RCC_GetSystemClockFreq+0x38>
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d002      	beq.n	80017ca <RCC_GetSystemClockFreq+0x22>
 80017c4:	2b04      	cmp	r3, #4
 80017c6:	d003      	beq.n	80017d0 <RCC_GetSystemClockFreq+0x28>
 80017c8:	e00a      	b.n	80017e0 <RCC_GetSystemClockFreq+0x38>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 80017ca:	4b09      	ldr	r3, [pc, #36]	@ (80017f0 <RCC_GetSystemClockFreq+0x48>)
 80017cc:	607b      	str	r3, [r7, #4]
      break;
 80017ce:	e00a      	b.n	80017e6 <RCC_GetSystemClockFreq+0x3e>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 80017d0:	4b08      	ldr	r3, [pc, #32]	@ (80017f4 <RCC_GetSystemClockFreq+0x4c>)
 80017d2:	607b      	str	r3, [r7, #4]
      break;
 80017d4:	e007      	b.n	80017e6 <RCC_GetSystemClockFreq+0x3e>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLL);
 80017d6:	2008      	movs	r0, #8
 80017d8:	f000 f84c 	bl	8001874 <RCC_PLL_GetFreqDomain_SYS>
 80017dc:	6078      	str	r0, [r7, #4]
      break;
 80017de:	e002      	b.n	80017e6 <RCC_GetSystemClockFreq+0x3e>
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLLR);
      break;
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

    default:
      frequency = HSI_VALUE;
 80017e0:	4b03      	ldr	r3, [pc, #12]	@ (80017f0 <RCC_GetSystemClockFreq+0x48>)
 80017e2:	607b      	str	r3, [r7, #4]
      break;
 80017e4:	bf00      	nop
  }

  return frequency;
 80017e6:	687b      	ldr	r3, [r7, #4]
}
 80017e8:	4618      	mov	r0, r3
 80017ea:	3708      	adds	r7, #8
 80017ec:	46bd      	mov	sp, r7
 80017ee:	bd80      	pop	{r7, pc}
 80017f0:	00f42400 	.word	0x00f42400
 80017f4:	017d7840 	.word	0x017d7840

080017f8 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b082      	sub	sp, #8
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8001800:	f7ff ff4a 	bl	8001698 <LL_RCC_GetAHBPrescaler>
 8001804:	4603      	mov	r3, r0
 8001806:	091b      	lsrs	r3, r3, #4
 8001808:	f003 030f 	and.w	r3, r3, #15
 800180c:	4a04      	ldr	r2, [pc, #16]	@ (8001820 <RCC_GetHCLKClockFreq+0x28>)
 800180e:	5cd3      	ldrb	r3, [r2, r3]
 8001810:	461a      	mov	r2, r3
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	40d3      	lsrs	r3, r2
}
 8001816:	4618      	mov	r0, r3
 8001818:	3708      	adds	r7, #8
 800181a:	46bd      	mov	sp, r7
 800181c:	bd80      	pop	{r7, pc}
 800181e:	bf00      	nop
 8001820:	08004070 	.word	0x08004070

08001824 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8001824:	b580      	push	{r7, lr}
 8001826:	b082      	sub	sp, #8
 8001828:	af00      	add	r7, sp, #0
 800182a:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 800182c:	f7ff ff42 	bl	80016b4 <LL_RCC_GetAPB1Prescaler>
 8001830:	4603      	mov	r3, r0
 8001832:	0a9b      	lsrs	r3, r3, #10
 8001834:	4a04      	ldr	r2, [pc, #16]	@ (8001848 <RCC_GetPCLK1ClockFreq+0x24>)
 8001836:	5cd3      	ldrb	r3, [r2, r3]
 8001838:	461a      	mov	r2, r3
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	40d3      	lsrs	r3, r2
}
 800183e:	4618      	mov	r0, r3
 8001840:	3708      	adds	r7, #8
 8001842:	46bd      	mov	sp, r7
 8001844:	bd80      	pop	{r7, pc}
 8001846:	bf00      	nop
 8001848:	08004080 	.word	0x08004080

0800184c <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 800184c:	b580      	push	{r7, lr}
 800184e:	b082      	sub	sp, #8
 8001850:	af00      	add	r7, sp, #0
 8001852:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8001854:	f7ff ff3c 	bl	80016d0 <LL_RCC_GetAPB2Prescaler>
 8001858:	4603      	mov	r3, r0
 800185a:	0b5b      	lsrs	r3, r3, #13
 800185c:	4a04      	ldr	r2, [pc, #16]	@ (8001870 <RCC_GetPCLK2ClockFreq+0x24>)
 800185e:	5cd3      	ldrb	r3, [r2, r3]
 8001860:	461a      	mov	r2, r3
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	40d3      	lsrs	r3, r2
}
 8001866:	4618      	mov	r0, r3
 8001868:	3708      	adds	r7, #8
 800186a:	46bd      	mov	sp, r7
 800186c:	bd80      	pop	{r7, pc}
 800186e:	bf00      	nop
 8001870:	08004080 	.word	0x08004080

08001874 <RCC_PLL_GetFreqDomain_SYS>:
  * @brief  Return PLL clock frequency used for system domain
  * @param  SYSCLK_Source System clock source
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(uint32_t SYSCLK_Source)
{
 8001874:	b590      	push	{r4, r7, lr}
 8001876:	b087      	sub	sp, #28
 8001878:	af00      	add	r7, sp, #0
 800187a:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = 0U;
 800187c:	2300      	movs	r3, #0
 800187e:	617b      	str	r3, [r7, #20]
  uint32_t pllsource = 0U;
 8001880:	2300      	movs	r3, #0
 8001882:	60fb      	str	r3, [r7, #12]
  uint32_t plloutputfreq = 0U;
 8001884:	2300      	movs	r3, #0
 8001886:	613b      	str	r3, [r7, #16]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / (PLLP or PLLR)
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 8001888:	f7ff ff30 	bl	80016ec <LL_RCC_PLL_GetMainSource>
 800188c:	60f8      	str	r0, [r7, #12]

  switch (pllsource)
 800188e:	68fb      	ldr	r3, [r7, #12]
 8001890:	2b00      	cmp	r3, #0
 8001892:	d004      	beq.n	800189e <RCC_PLL_GetFreqDomain_SYS+0x2a>
 8001894:	68fb      	ldr	r3, [r7, #12]
 8001896:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800189a:	d003      	beq.n	80018a4 <RCC_PLL_GetFreqDomain_SYS+0x30>
 800189c:	e005      	b.n	80018aa <RCC_PLL_GetFreqDomain_SYS+0x36>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 800189e:	4b12      	ldr	r3, [pc, #72]	@ (80018e8 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 80018a0:	617b      	str	r3, [r7, #20]
      break;
 80018a2:	e005      	b.n	80018b0 <RCC_PLL_GetFreqDomain_SYS+0x3c>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 80018a4:	4b11      	ldr	r3, [pc, #68]	@ (80018ec <RCC_PLL_GetFreqDomain_SYS+0x78>)
 80018a6:	617b      	str	r3, [r7, #20]
      break;
 80018a8:	e002      	b.n	80018b0 <RCC_PLL_GetFreqDomain_SYS+0x3c>

    default:
      pllinputfreq = HSI_VALUE;
 80018aa:	4b0f      	ldr	r3, [pc, #60]	@ (80018e8 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 80018ac:	617b      	str	r3, [r7, #20]
      break;
 80018ae:	bf00      	nop
  }

  if (SYSCLK_Source == LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	2b08      	cmp	r3, #8
 80018b4:	d113      	bne.n	80018de <RCC_PLL_GetFreqDomain_SYS+0x6a>
  {
    plloutputfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 80018b6:	f7ff ff43 	bl	8001740 <LL_RCC_PLL_GetDivider>
 80018ba:	4602      	mov	r2, r0
 80018bc:	697b      	ldr	r3, [r7, #20]
 80018be:	fbb3 f4f2 	udiv	r4, r3, r2
 80018c2:	f7ff ff21 	bl	8001708 <LL_RCC_PLL_GetN>
 80018c6:	4603      	mov	r3, r0
 80018c8:	fb03 f404 	mul.w	r4, r3, r4
 80018cc:	f7ff ff2a 	bl	8001724 <LL_RCC_PLL_GetP>
 80018d0:	4603      	mov	r3, r0
 80018d2:	0c1b      	lsrs	r3, r3, #16
 80018d4:	3301      	adds	r3, #1
 80018d6:	005b      	lsls	r3, r3, #1
 80018d8:	fbb4 f3f3 	udiv	r3, r4, r3
 80018dc:	613b      	str	r3, [r7, #16]
    plloutputfreq = __LL_RCC_CALC_PLLRCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
                                               LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

  return plloutputfreq;
 80018de:	693b      	ldr	r3, [r7, #16]
}
 80018e0:	4618      	mov	r0, r3
 80018e2:	371c      	adds	r7, #28
 80018e4:	46bd      	mov	sp, r7
 80018e6:	bd90      	pop	{r4, r7, pc}
 80018e8:	00f42400 	.word	0x00f42400
 80018ec:	017d7840 	.word	0x017d7840

080018f0 <LL_SPI_IsEnabled>:
{
 80018f0:	b480      	push	{r7}
 80018f2:	b083      	sub	sp, #12
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE)) ? 1UL : 0UL);
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001900:	2b40      	cmp	r3, #64	@ 0x40
 8001902:	d101      	bne.n	8001908 <LL_SPI_IsEnabled+0x18>
 8001904:	2301      	movs	r3, #1
 8001906:	e000      	b.n	800190a <LL_SPI_IsEnabled+0x1a>
 8001908:	2300      	movs	r3, #0
}
 800190a:	4618      	mov	r0, r3
 800190c:	370c      	adds	r7, #12
 800190e:	46bd      	mov	sp, r7
 8001910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001914:	4770      	bx	lr

08001916 <LL_SPI_SetCRCPolynomial>:
  * @param  SPIx SPI Instance
  * @param  CRCPoly This parameter must be a number between Min_Data = 0x00 and Max_Data = 0xFFFF
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetCRCPolynomial(SPI_TypeDef *SPIx, uint32_t CRCPoly)
{
 8001916:	b480      	push	{r7}
 8001918:	b083      	sub	sp, #12
 800191a:	af00      	add	r7, sp, #0
 800191c:	6078      	str	r0, [r7, #4]
 800191e:	6039      	str	r1, [r7, #0]
  WRITE_REG(SPIx->CRCPR, (uint16_t)CRCPoly);
 8001920:	683b      	ldr	r3, [r7, #0]
 8001922:	b29b      	uxth	r3, r3
 8001924:	461a      	mov	r2, r3
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	611a      	str	r2, [r3, #16]
}
 800192a:	bf00      	nop
 800192c:	370c      	adds	r7, #12
 800192e:	46bd      	mov	sp, r7
 8001930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001934:	4770      	bx	lr

08001936 <LL_SPI_Init>:
  * @param  SPIx SPI Instance
  * @param  SPI_InitStruct pointer to a @ref LL_SPI_InitTypeDef structure
  * @retval An ErrorStatus enumeration value. (Return always SUCCESS)
  */
ErrorStatus LL_SPI_Init(SPI_TypeDef *SPIx, LL_SPI_InitTypeDef *SPI_InitStruct)
{
 8001936:	b580      	push	{r7, lr}
 8001938:	b084      	sub	sp, #16
 800193a:	af00      	add	r7, sp, #0
 800193c:	6078      	str	r0, [r7, #4]
 800193e:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8001940:	2301      	movs	r3, #1
 8001942:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_SPI_NSS(SPI_InitStruct->NSS));
  assert_param(IS_LL_SPI_BAUDRATE(SPI_InitStruct->BaudRate));
  assert_param(IS_LL_SPI_BITORDER(SPI_InitStruct->BitOrder));
  assert_param(IS_LL_SPI_CRCCALCULATION(SPI_InitStruct->CRCCalculation));

  if (LL_SPI_IsEnabled(SPIx) == 0x00000000U)
 8001944:	6878      	ldr	r0, [r7, #4]
 8001946:	f7ff ffd3 	bl	80018f0 <LL_SPI_IsEnabled>
 800194a:	4603      	mov	r3, r0
 800194c:	2b00      	cmp	r3, #0
 800194e:	d139      	bne.n	80019c4 <LL_SPI_Init+0x8e>
     * - NSS management:     SPI_CR1_SSM bit
     * - BaudRate prescaler: SPI_CR1_BR[2:0] bits
     * - BitOrder:           SPI_CR1_LSBFIRST bit
     * - CRCCalculation:     SPI_CR1_CRCEN bit
     */
    MODIFY_REG(SPIx->CR1,
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8001958:	f023 03bf 	bic.w	r3, r3, #191	@ 0xbf
 800195c:	683a      	ldr	r2, [r7, #0]
 800195e:	6811      	ldr	r1, [r2, #0]
 8001960:	683a      	ldr	r2, [r7, #0]
 8001962:	6852      	ldr	r2, [r2, #4]
 8001964:	4311      	orrs	r1, r2
 8001966:	683a      	ldr	r2, [r7, #0]
 8001968:	6892      	ldr	r2, [r2, #8]
 800196a:	4311      	orrs	r1, r2
 800196c:	683a      	ldr	r2, [r7, #0]
 800196e:	68d2      	ldr	r2, [r2, #12]
 8001970:	4311      	orrs	r1, r2
 8001972:	683a      	ldr	r2, [r7, #0]
 8001974:	6912      	ldr	r2, [r2, #16]
 8001976:	4311      	orrs	r1, r2
 8001978:	683a      	ldr	r2, [r7, #0]
 800197a:	6952      	ldr	r2, [r2, #20]
 800197c:	4311      	orrs	r1, r2
 800197e:	683a      	ldr	r2, [r7, #0]
 8001980:	6992      	ldr	r2, [r2, #24]
 8001982:	4311      	orrs	r1, r2
 8001984:	683a      	ldr	r2, [r7, #0]
 8001986:	69d2      	ldr	r2, [r2, #28]
 8001988:	4311      	orrs	r1, r2
 800198a:	683a      	ldr	r2, [r7, #0]
 800198c:	6a12      	ldr	r2, [r2, #32]
 800198e:	430a      	orrs	r2, r1
 8001990:	431a      	orrs	r2, r3
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	601a      	str	r2, [r3, #0]

    /*---------------------------- SPIx CR2 Configuration ------------------------
     * Configure SPIx CR2 with parameters:
     * - NSS management:     SSOE bit
     */
    MODIFY_REG(SPIx->CR2, SPI_CR2_SSOE, (SPI_InitStruct->NSS >> 16U));
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	685b      	ldr	r3, [r3, #4]
 800199a:	f023 0204 	bic.w	r2, r3, #4
 800199e:	683b      	ldr	r3, [r7, #0]
 80019a0:	695b      	ldr	r3, [r3, #20]
 80019a2:	0c1b      	lsrs	r3, r3, #16
 80019a4:	431a      	orrs	r2, r3
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	605a      	str	r2, [r3, #4]

    /*---------------------------- SPIx CRCPR Configuration ----------------------
     * Configure SPIx CRCPR with parameters:
     * - CRCPoly:            CRCPOLY[15:0] bits
     */
    if (SPI_InitStruct->CRCCalculation == LL_SPI_CRCCALCULATION_ENABLE)
 80019aa:	683b      	ldr	r3, [r7, #0]
 80019ac:	6a1b      	ldr	r3, [r3, #32]
 80019ae:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80019b2:	d105      	bne.n	80019c0 <LL_SPI_Init+0x8a>
    {
      assert_param(IS_LL_SPI_CRC_POLYNOMIAL(SPI_InitStruct->CRCPoly));
      LL_SPI_SetCRCPolynomial(SPIx, SPI_InitStruct->CRCPoly);
 80019b4:	683b      	ldr	r3, [r7, #0]
 80019b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019b8:	4619      	mov	r1, r3
 80019ba:	6878      	ldr	r0, [r7, #4]
 80019bc:	f7ff ffab 	bl	8001916 <LL_SPI_SetCRCPolynomial>
    }
    status = SUCCESS;
 80019c0:	2300      	movs	r3, #0
 80019c2:	73fb      	strb	r3, [r7, #15]
  }

  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  CLEAR_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	69db      	ldr	r3, [r3, #28]
 80019c8:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	61da      	str	r2, [r3, #28]
  return status;
 80019d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80019d2:	4618      	mov	r0, r3
 80019d4:	3710      	adds	r7, #16
 80019d6:	46bd      	mov	sp, r7
 80019d8:	bd80      	pop	{r7, pc}

080019da <LL_USART_IsEnabled>:
{
 80019da:	b480      	push	{r7}
 80019dc:	b083      	sub	sp, #12
 80019de:	af00      	add	r7, sp, #0
 80019e0:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	68db      	ldr	r3, [r3, #12]
 80019e6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80019ea:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80019ee:	bf0c      	ite	eq
 80019f0:	2301      	moveq	r3, #1
 80019f2:	2300      	movne	r3, #0
 80019f4:	b2db      	uxtb	r3, r3
}
 80019f6:	4618      	mov	r0, r3
 80019f8:	370c      	adds	r7, #12
 80019fa:	46bd      	mov	sp, r7
 80019fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a00:	4770      	bx	lr

08001a02 <LL_USART_SetStopBitsLength>:
{
 8001a02:	b480      	push	{r7}
 8001a04:	b083      	sub	sp, #12
 8001a06:	af00      	add	r7, sp, #0
 8001a08:	6078      	str	r0, [r7, #4]
 8001a0a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	691b      	ldr	r3, [r3, #16]
 8001a10:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8001a14:	683b      	ldr	r3, [r7, #0]
 8001a16:	431a      	orrs	r2, r3
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	611a      	str	r2, [r3, #16]
}
 8001a1c:	bf00      	nop
 8001a1e:	370c      	adds	r7, #12
 8001a20:	46bd      	mov	sp, r7
 8001a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a26:	4770      	bx	lr

08001a28 <LL_USART_SetHWFlowCtrl>:
{
 8001a28:	b480      	push	{r7}
 8001a2a:	b083      	sub	sp, #12
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	6078      	str	r0, [r7, #4]
 8001a30:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	695b      	ldr	r3, [r3, #20]
 8001a36:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8001a3a:	683b      	ldr	r3, [r7, #0]
 8001a3c:	431a      	orrs	r2, r3
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	615a      	str	r2, [r3, #20]
}
 8001a42:	bf00      	nop
 8001a44:	370c      	adds	r7, #12
 8001a46:	46bd      	mov	sp, r7
 8001a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a4c:	4770      	bx	lr
	...

08001a50 <LL_USART_SetBaudRate>:
{
 8001a50:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001a54:	b0c0      	sub	sp, #256	@ 0x100
 8001a56:	af00      	add	r7, sp, #0
 8001a58:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8001a5c:	f8c7 10f8 	str.w	r1, [r7, #248]	@ 0xf8
 8001a60:	f8c7 20f4 	str.w	r2, [r7, #244]	@ 0xf4
 8001a64:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 8001a68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8001a6c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001a70:	f040 810c 	bne.w	8001c8c <LL_USART_SetBaudRate+0x23c>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 8001a74:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8001a78:	2200      	movs	r2, #0
 8001a7a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8001a7e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8001a82:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8001a86:	4622      	mov	r2, r4
 8001a88:	462b      	mov	r3, r5
 8001a8a:	1891      	adds	r1, r2, r2
 8001a8c:	6639      	str	r1, [r7, #96]	@ 0x60
 8001a8e:	415b      	adcs	r3, r3
 8001a90:	667b      	str	r3, [r7, #100]	@ 0x64
 8001a92:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 8001a96:	4621      	mov	r1, r4
 8001a98:	eb12 0801 	adds.w	r8, r2, r1
 8001a9c:	4629      	mov	r1, r5
 8001a9e:	eb43 0901 	adc.w	r9, r3, r1
 8001aa2:	f04f 0200 	mov.w	r2, #0
 8001aa6:	f04f 0300 	mov.w	r3, #0
 8001aaa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001aae:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001ab2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001ab6:	4690      	mov	r8, r2
 8001ab8:	4699      	mov	r9, r3
 8001aba:	4623      	mov	r3, r4
 8001abc:	eb18 0303 	adds.w	r3, r8, r3
 8001ac0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8001ac4:	462b      	mov	r3, r5
 8001ac6:	eb49 0303 	adc.w	r3, r9, r3
 8001aca:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8001ace:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	469a      	mov	sl, r3
 8001ad6:	4693      	mov	fp, r2
 8001ad8:	eb1a 030a 	adds.w	r3, sl, sl
 8001adc:	65bb      	str	r3, [r7, #88]	@ 0x58
 8001ade:	eb4b 030b 	adc.w	r3, fp, fp
 8001ae2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8001ae4:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8001ae8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8001aec:	f7fe fbc0 	bl	8000270 <__aeabi_uldivmod>
 8001af0:	4602      	mov	r2, r0
 8001af2:	460b      	mov	r3, r1
 8001af4:	4b64      	ldr	r3, [pc, #400]	@ (8001c88 <LL_USART_SetBaudRate+0x238>)
 8001af6:	fba3 2302 	umull	r2, r3, r3, r2
 8001afa:	095b      	lsrs	r3, r3, #5
 8001afc:	b29b      	uxth	r3, r3
 8001afe:	011b      	lsls	r3, r3, #4
 8001b00:	b29c      	uxth	r4, r3
 8001b02:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8001b06:	2200      	movs	r2, #0
 8001b08:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8001b0c:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8001b10:	e9d7 8936 	ldrd	r8, r9, [r7, #216]	@ 0xd8
 8001b14:	4642      	mov	r2, r8
 8001b16:	464b      	mov	r3, r9
 8001b18:	1891      	adds	r1, r2, r2
 8001b1a:	6539      	str	r1, [r7, #80]	@ 0x50
 8001b1c:	415b      	adcs	r3, r3
 8001b1e:	657b      	str	r3, [r7, #84]	@ 0x54
 8001b20:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8001b24:	4641      	mov	r1, r8
 8001b26:	1851      	adds	r1, r2, r1
 8001b28:	64b9      	str	r1, [r7, #72]	@ 0x48
 8001b2a:	4649      	mov	r1, r9
 8001b2c:	414b      	adcs	r3, r1
 8001b2e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001b30:	f04f 0200 	mov.w	r2, #0
 8001b34:	f04f 0300 	mov.w	r3, #0
 8001b38:	e9d7 ab12 	ldrd	sl, fp, [r7, #72]	@ 0x48
 8001b3c:	4659      	mov	r1, fp
 8001b3e:	00cb      	lsls	r3, r1, #3
 8001b40:	4651      	mov	r1, sl
 8001b42:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001b46:	4651      	mov	r1, sl
 8001b48:	00ca      	lsls	r2, r1, #3
 8001b4a:	4610      	mov	r0, r2
 8001b4c:	4619      	mov	r1, r3
 8001b4e:	4603      	mov	r3, r0
 8001b50:	4642      	mov	r2, r8
 8001b52:	189b      	adds	r3, r3, r2
 8001b54:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8001b58:	464b      	mov	r3, r9
 8001b5a:	460a      	mov	r2, r1
 8001b5c:	eb42 0303 	adc.w	r3, r2, r3
 8001b60:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8001b64:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8001b68:	2200      	movs	r2, #0
 8001b6a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8001b6e:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 8001b72:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8001b76:	460b      	mov	r3, r1
 8001b78:	18db      	adds	r3, r3, r3
 8001b7a:	643b      	str	r3, [r7, #64]	@ 0x40
 8001b7c:	4613      	mov	r3, r2
 8001b7e:	eb42 0303 	adc.w	r3, r2, r3
 8001b82:	647b      	str	r3, [r7, #68]	@ 0x44
 8001b84:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8001b88:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	@ 0xd0
 8001b8c:	f7fe fb70 	bl	8000270 <__aeabi_uldivmod>
 8001b90:	4602      	mov	r2, r0
 8001b92:	460b      	mov	r3, r1
 8001b94:	4611      	mov	r1, r2
 8001b96:	4b3c      	ldr	r3, [pc, #240]	@ (8001c88 <LL_USART_SetBaudRate+0x238>)
 8001b98:	fba3 2301 	umull	r2, r3, r3, r1
 8001b9c:	095b      	lsrs	r3, r3, #5
 8001b9e:	2264      	movs	r2, #100	@ 0x64
 8001ba0:	fb02 f303 	mul.w	r3, r2, r3
 8001ba4:	1acb      	subs	r3, r1, r3
 8001ba6:	00db      	lsls	r3, r3, #3
 8001ba8:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8001bac:	4b36      	ldr	r3, [pc, #216]	@ (8001c88 <LL_USART_SetBaudRate+0x238>)
 8001bae:	fba3 2302 	umull	r2, r3, r3, r2
 8001bb2:	095b      	lsrs	r3, r3, #5
 8001bb4:	b29b      	uxth	r3, r3
 8001bb6:	005b      	lsls	r3, r3, #1
 8001bb8:	b29b      	uxth	r3, r3
 8001bba:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8001bbe:	b29b      	uxth	r3, r3
 8001bc0:	4423      	add	r3, r4
 8001bc2:	b29c      	uxth	r4, r3
 8001bc4:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8001bc8:	2200      	movs	r2, #0
 8001bca:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8001bce:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8001bd2:	e9d7 8930 	ldrd	r8, r9, [r7, #192]	@ 0xc0
 8001bd6:	4642      	mov	r2, r8
 8001bd8:	464b      	mov	r3, r9
 8001bda:	1891      	adds	r1, r2, r2
 8001bdc:	63b9      	str	r1, [r7, #56]	@ 0x38
 8001bde:	415b      	adcs	r3, r3
 8001be0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001be2:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8001be6:	4641      	mov	r1, r8
 8001be8:	1851      	adds	r1, r2, r1
 8001bea:	6339      	str	r1, [r7, #48]	@ 0x30
 8001bec:	4649      	mov	r1, r9
 8001bee:	414b      	adcs	r3, r1
 8001bf0:	637b      	str	r3, [r7, #52]	@ 0x34
 8001bf2:	f04f 0200 	mov.w	r2, #0
 8001bf6:	f04f 0300 	mov.w	r3, #0
 8001bfa:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8001bfe:	4659      	mov	r1, fp
 8001c00:	00cb      	lsls	r3, r1, #3
 8001c02:	4651      	mov	r1, sl
 8001c04:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001c08:	4651      	mov	r1, sl
 8001c0a:	00ca      	lsls	r2, r1, #3
 8001c0c:	4610      	mov	r0, r2
 8001c0e:	4619      	mov	r1, r3
 8001c10:	4603      	mov	r3, r0
 8001c12:	4642      	mov	r2, r8
 8001c14:	189b      	adds	r3, r3, r2
 8001c16:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8001c1a:	464b      	mov	r3, r9
 8001c1c:	460a      	mov	r2, r1
 8001c1e:	eb42 0303 	adc.w	r3, r2, r3
 8001c22:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8001c26:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8001c30:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 8001c34:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8001c38:	460b      	mov	r3, r1
 8001c3a:	18db      	adds	r3, r3, r3
 8001c3c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001c3e:	4613      	mov	r3, r2
 8001c40:	eb42 0303 	adc.w	r3, r2, r3
 8001c44:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001c46:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001c4a:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	@ 0xb8
 8001c4e:	f7fe fb0f 	bl	8000270 <__aeabi_uldivmod>
 8001c52:	4602      	mov	r2, r0
 8001c54:	460b      	mov	r3, r1
 8001c56:	4b0c      	ldr	r3, [pc, #48]	@ (8001c88 <LL_USART_SetBaudRate+0x238>)
 8001c58:	fba3 1302 	umull	r1, r3, r3, r2
 8001c5c:	095b      	lsrs	r3, r3, #5
 8001c5e:	2164      	movs	r1, #100	@ 0x64
 8001c60:	fb01 f303 	mul.w	r3, r1, r3
 8001c64:	1ad3      	subs	r3, r2, r3
 8001c66:	00db      	lsls	r3, r3, #3
 8001c68:	3332      	adds	r3, #50	@ 0x32
 8001c6a:	4a07      	ldr	r2, [pc, #28]	@ (8001c88 <LL_USART_SetBaudRate+0x238>)
 8001c6c:	fba2 2303 	umull	r2, r3, r2, r3
 8001c70:	095b      	lsrs	r3, r3, #5
 8001c72:	b29b      	uxth	r3, r3
 8001c74:	f003 0307 	and.w	r3, r3, #7
 8001c78:	b29b      	uxth	r3, r3
 8001c7a:	4423      	add	r3, r4
 8001c7c:	b29b      	uxth	r3, r3
 8001c7e:	461a      	mov	r2, r3
 8001c80:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8001c84:	609a      	str	r2, [r3, #8]
}
 8001c86:	e108      	b.n	8001e9a <LL_USART_SetBaudRate+0x44a>
 8001c88:	51eb851f 	.word	0x51eb851f
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8001c8c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8001c90:	2200      	movs	r2, #0
 8001c92:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8001c96:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8001c9a:	e9d7 892a 	ldrd	r8, r9, [r7, #168]	@ 0xa8
 8001c9e:	4642      	mov	r2, r8
 8001ca0:	464b      	mov	r3, r9
 8001ca2:	1891      	adds	r1, r2, r2
 8001ca4:	6239      	str	r1, [r7, #32]
 8001ca6:	415b      	adcs	r3, r3
 8001ca8:	627b      	str	r3, [r7, #36]	@ 0x24
 8001caa:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001cae:	4641      	mov	r1, r8
 8001cb0:	1854      	adds	r4, r2, r1
 8001cb2:	4649      	mov	r1, r9
 8001cb4:	eb43 0501 	adc.w	r5, r3, r1
 8001cb8:	f04f 0200 	mov.w	r2, #0
 8001cbc:	f04f 0300 	mov.w	r3, #0
 8001cc0:	00eb      	lsls	r3, r5, #3
 8001cc2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001cc6:	00e2      	lsls	r2, r4, #3
 8001cc8:	4614      	mov	r4, r2
 8001cca:	461d      	mov	r5, r3
 8001ccc:	4643      	mov	r3, r8
 8001cce:	18e3      	adds	r3, r4, r3
 8001cd0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8001cd4:	464b      	mov	r3, r9
 8001cd6:	eb45 0303 	adc.w	r3, r5, r3
 8001cda:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8001cde:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8001ce2:	2200      	movs	r2, #0
 8001ce4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8001ce8:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8001cec:	f04f 0200 	mov.w	r2, #0
 8001cf0:	f04f 0300 	mov.w	r3, #0
 8001cf4:	e9d7 4526 	ldrd	r4, r5, [r7, #152]	@ 0x98
 8001cf8:	4629      	mov	r1, r5
 8001cfa:	008b      	lsls	r3, r1, #2
 8001cfc:	4621      	mov	r1, r4
 8001cfe:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001d02:	4621      	mov	r1, r4
 8001d04:	008a      	lsls	r2, r1, #2
 8001d06:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	@ 0xa0
 8001d0a:	f7fe fab1 	bl	8000270 <__aeabi_uldivmod>
 8001d0e:	4602      	mov	r2, r0
 8001d10:	460b      	mov	r3, r1
 8001d12:	4b65      	ldr	r3, [pc, #404]	@ (8001ea8 <LL_USART_SetBaudRate+0x458>)
 8001d14:	fba3 2302 	umull	r2, r3, r3, r2
 8001d18:	095b      	lsrs	r3, r3, #5
 8001d1a:	b29b      	uxth	r3, r3
 8001d1c:	011b      	lsls	r3, r3, #4
 8001d1e:	b29c      	uxth	r4, r3
 8001d20:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8001d24:	2200      	movs	r2, #0
 8001d26:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8001d2a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8001d2e:	e9d7 8924 	ldrd	r8, r9, [r7, #144]	@ 0x90
 8001d32:	4642      	mov	r2, r8
 8001d34:	464b      	mov	r3, r9
 8001d36:	1891      	adds	r1, r2, r2
 8001d38:	61b9      	str	r1, [r7, #24]
 8001d3a:	415b      	adcs	r3, r3
 8001d3c:	61fb      	str	r3, [r7, #28]
 8001d3e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001d42:	4641      	mov	r1, r8
 8001d44:	1851      	adds	r1, r2, r1
 8001d46:	6139      	str	r1, [r7, #16]
 8001d48:	4649      	mov	r1, r9
 8001d4a:	414b      	adcs	r3, r1
 8001d4c:	617b      	str	r3, [r7, #20]
 8001d4e:	f04f 0200 	mov.w	r2, #0
 8001d52:	f04f 0300 	mov.w	r3, #0
 8001d56:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001d5a:	4659      	mov	r1, fp
 8001d5c:	00cb      	lsls	r3, r1, #3
 8001d5e:	4651      	mov	r1, sl
 8001d60:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001d64:	4651      	mov	r1, sl
 8001d66:	00ca      	lsls	r2, r1, #3
 8001d68:	4610      	mov	r0, r2
 8001d6a:	4619      	mov	r1, r3
 8001d6c:	4603      	mov	r3, r0
 8001d6e:	4642      	mov	r2, r8
 8001d70:	189b      	adds	r3, r3, r2
 8001d72:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8001d76:	464b      	mov	r3, r9
 8001d78:	460a      	mov	r2, r1
 8001d7a:	eb42 0303 	adc.w	r3, r2, r3
 8001d7e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8001d82:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8001d86:	2200      	movs	r2, #0
 8001d88:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8001d8c:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8001d90:	f04f 0200 	mov.w	r2, #0
 8001d94:	f04f 0300 	mov.w	r3, #0
 8001d98:	e9d7 8920 	ldrd	r8, r9, [r7, #128]	@ 0x80
 8001d9c:	4649      	mov	r1, r9
 8001d9e:	008b      	lsls	r3, r1, #2
 8001da0:	4641      	mov	r1, r8
 8001da2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001da6:	4641      	mov	r1, r8
 8001da8:	008a      	lsls	r2, r1, #2
 8001daa:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	@ 0x88
 8001dae:	f7fe fa5f 	bl	8000270 <__aeabi_uldivmod>
 8001db2:	4602      	mov	r2, r0
 8001db4:	460b      	mov	r3, r1
 8001db6:	4611      	mov	r1, r2
 8001db8:	4b3b      	ldr	r3, [pc, #236]	@ (8001ea8 <LL_USART_SetBaudRate+0x458>)
 8001dba:	fba3 2301 	umull	r2, r3, r3, r1
 8001dbe:	095b      	lsrs	r3, r3, #5
 8001dc0:	2264      	movs	r2, #100	@ 0x64
 8001dc2:	fb02 f303 	mul.w	r3, r2, r3
 8001dc6:	1acb      	subs	r3, r1, r3
 8001dc8:	011b      	lsls	r3, r3, #4
 8001dca:	3332      	adds	r3, #50	@ 0x32
 8001dcc:	4a36      	ldr	r2, [pc, #216]	@ (8001ea8 <LL_USART_SetBaudRate+0x458>)
 8001dce:	fba2 2303 	umull	r2, r3, r2, r3
 8001dd2:	095b      	lsrs	r3, r3, #5
 8001dd4:	b29b      	uxth	r3, r3
 8001dd6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001dda:	b29b      	uxth	r3, r3
 8001ddc:	4423      	add	r3, r4
 8001dde:	b29c      	uxth	r4, r3
 8001de0:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8001de4:	2200      	movs	r2, #0
 8001de6:	67bb      	str	r3, [r7, #120]	@ 0x78
 8001de8:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8001dea:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8001dee:	4642      	mov	r2, r8
 8001df0:	464b      	mov	r3, r9
 8001df2:	1891      	adds	r1, r2, r2
 8001df4:	60b9      	str	r1, [r7, #8]
 8001df6:	415b      	adcs	r3, r3
 8001df8:	60fb      	str	r3, [r7, #12]
 8001dfa:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001dfe:	4641      	mov	r1, r8
 8001e00:	1851      	adds	r1, r2, r1
 8001e02:	6039      	str	r1, [r7, #0]
 8001e04:	4649      	mov	r1, r9
 8001e06:	414b      	adcs	r3, r1
 8001e08:	607b      	str	r3, [r7, #4]
 8001e0a:	f04f 0200 	mov.w	r2, #0
 8001e0e:	f04f 0300 	mov.w	r3, #0
 8001e12:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8001e16:	4659      	mov	r1, fp
 8001e18:	00cb      	lsls	r3, r1, #3
 8001e1a:	4651      	mov	r1, sl
 8001e1c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001e20:	4651      	mov	r1, sl
 8001e22:	00ca      	lsls	r2, r1, #3
 8001e24:	4610      	mov	r0, r2
 8001e26:	4619      	mov	r1, r3
 8001e28:	4603      	mov	r3, r0
 8001e2a:	4642      	mov	r2, r8
 8001e2c:	189b      	adds	r3, r3, r2
 8001e2e:	673b      	str	r3, [r7, #112]	@ 0x70
 8001e30:	464b      	mov	r3, r9
 8001e32:	460a      	mov	r2, r1
 8001e34:	eb42 0303 	adc.w	r3, r2, r3
 8001e38:	677b      	str	r3, [r7, #116]	@ 0x74
 8001e3a:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8001e3e:	2200      	movs	r2, #0
 8001e40:	66bb      	str	r3, [r7, #104]	@ 0x68
 8001e42:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8001e44:	f04f 0200 	mov.w	r2, #0
 8001e48:	f04f 0300 	mov.w	r3, #0
 8001e4c:	e9d7 891a 	ldrd	r8, r9, [r7, #104]	@ 0x68
 8001e50:	4649      	mov	r1, r9
 8001e52:	008b      	lsls	r3, r1, #2
 8001e54:	4641      	mov	r1, r8
 8001e56:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001e5a:	4641      	mov	r1, r8
 8001e5c:	008a      	lsls	r2, r1, #2
 8001e5e:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 8001e62:	f7fe fa05 	bl	8000270 <__aeabi_uldivmod>
 8001e66:	4602      	mov	r2, r0
 8001e68:	460b      	mov	r3, r1
 8001e6a:	4b0f      	ldr	r3, [pc, #60]	@ (8001ea8 <LL_USART_SetBaudRate+0x458>)
 8001e6c:	fba3 1302 	umull	r1, r3, r3, r2
 8001e70:	095b      	lsrs	r3, r3, #5
 8001e72:	2164      	movs	r1, #100	@ 0x64
 8001e74:	fb01 f303 	mul.w	r3, r1, r3
 8001e78:	1ad3      	subs	r3, r2, r3
 8001e7a:	011b      	lsls	r3, r3, #4
 8001e7c:	3332      	adds	r3, #50	@ 0x32
 8001e7e:	4a0a      	ldr	r2, [pc, #40]	@ (8001ea8 <LL_USART_SetBaudRate+0x458>)
 8001e80:	fba2 2303 	umull	r2, r3, r2, r3
 8001e84:	095b      	lsrs	r3, r3, #5
 8001e86:	b29b      	uxth	r3, r3
 8001e88:	f003 030f 	and.w	r3, r3, #15
 8001e8c:	b29b      	uxth	r3, r3
 8001e8e:	4423      	add	r3, r4
 8001e90:	b29b      	uxth	r3, r3
 8001e92:	461a      	mov	r2, r3
 8001e94:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8001e98:	609a      	str	r2, [r3, #8]
}
 8001e9a:	bf00      	nop
 8001e9c:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001ea6:	bf00      	nop
 8001ea8:	51eb851f 	.word	0x51eb851f

08001eac <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, const LL_USART_InitTypeDef *USART_InitStruct)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b088      	sub	sp, #32
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
 8001eb4:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8001eb6:	2301      	movs	r3, #1
 8001eb8:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 8001eba:	2300      	movs	r3, #0
 8001ebc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 8001ebe:	6878      	ldr	r0, [r7, #4]
 8001ec0:	f7ff fd8b 	bl	80019da <LL_USART_IsEnabled>
 8001ec4:	4603      	mov	r3, r0
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d15e      	bne.n	8001f88 <LL_USART_Init+0xdc>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	68db      	ldr	r3, [r3, #12]
 8001ece:	f423 4316 	bic.w	r3, r3, #38400	@ 0x9600
 8001ed2:	f023 030c 	bic.w	r3, r3, #12
 8001ed6:	683a      	ldr	r2, [r7, #0]
 8001ed8:	6851      	ldr	r1, [r2, #4]
 8001eda:	683a      	ldr	r2, [r7, #0]
 8001edc:	68d2      	ldr	r2, [r2, #12]
 8001ede:	4311      	orrs	r1, r2
 8001ee0:	683a      	ldr	r2, [r7, #0]
 8001ee2:	6912      	ldr	r2, [r2, #16]
 8001ee4:	4311      	orrs	r1, r2
 8001ee6:	683a      	ldr	r2, [r7, #0]
 8001ee8:	6992      	ldr	r2, [r2, #24]
 8001eea:	430a      	orrs	r2, r1
 8001eec:	431a      	orrs	r2, r3
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	60da      	str	r2, [r3, #12]
    /*---------------------------- USART CR2 Configuration -----------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 8001ef2:	683b      	ldr	r3, [r7, #0]
 8001ef4:	689b      	ldr	r3, [r3, #8]
 8001ef6:	4619      	mov	r1, r3
 8001ef8:	6878      	ldr	r0, [r7, #4]
 8001efa:	f7ff fd82 	bl	8001a02 <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration -----------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 8001efe:	683b      	ldr	r3, [r7, #0]
 8001f00:	695b      	ldr	r3, [r3, #20]
 8001f02:	4619      	mov	r1, r3
 8001f04:	6878      	ldr	r0, [r7, #4]
 8001f06:	f7ff fd8f 	bl	8001a28 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration -----------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 8001f0a:	f107 0308 	add.w	r3, r7, #8
 8001f0e:	4618      	mov	r0, r3
 8001f10:	f7ff fc24 	bl	800175c <LL_RCC_GetSystemClocksFreq>
    if (USARTx == USART1)
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	4a1f      	ldr	r2, [pc, #124]	@ (8001f94 <LL_USART_Init+0xe8>)
 8001f18:	4293      	cmp	r3, r2
 8001f1a:	d102      	bne.n	8001f22 <LL_USART_Init+0x76>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 8001f1c:	697b      	ldr	r3, [r7, #20]
 8001f1e:	61bb      	str	r3, [r7, #24]
 8001f20:	e021      	b.n	8001f66 <LL_USART_Init+0xba>
    }
    else if (USARTx == USART2)
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	4a1c      	ldr	r2, [pc, #112]	@ (8001f98 <LL_USART_Init+0xec>)
 8001f26:	4293      	cmp	r3, r2
 8001f28:	d102      	bne.n	8001f30 <LL_USART_Init+0x84>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8001f2a:	693b      	ldr	r3, [r7, #16]
 8001f2c:	61bb      	str	r3, [r7, #24]
 8001f2e:	e01a      	b.n	8001f66 <LL_USART_Init+0xba>
    }
#if defined(USART3)
    else if (USARTx == USART3)
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	4a1a      	ldr	r2, [pc, #104]	@ (8001f9c <LL_USART_Init+0xf0>)
 8001f34:	4293      	cmp	r3, r2
 8001f36:	d102      	bne.n	8001f3e <LL_USART_Init+0x92>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8001f38:	693b      	ldr	r3, [r7, #16]
 8001f3a:	61bb      	str	r3, [r7, #24]
 8001f3c:	e013      	b.n	8001f66 <LL_USART_Init+0xba>
    }
#endif /* USART3 */
#if defined(USART6)
    else if (USARTx == USART6)
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	4a17      	ldr	r2, [pc, #92]	@ (8001fa0 <LL_USART_Init+0xf4>)
 8001f42:	4293      	cmp	r3, r2
 8001f44:	d102      	bne.n	8001f4c <LL_USART_Init+0xa0>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 8001f46:	697b      	ldr	r3, [r7, #20]
 8001f48:	61bb      	str	r3, [r7, #24]
 8001f4a:	e00c      	b.n	8001f66 <LL_USART_Init+0xba>
    }
#endif /* USART6 */
#if defined(UART4)
    else if (USARTx == UART4)
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	4a15      	ldr	r2, [pc, #84]	@ (8001fa4 <LL_USART_Init+0xf8>)
 8001f50:	4293      	cmp	r3, r2
 8001f52:	d102      	bne.n	8001f5a <LL_USART_Init+0xae>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8001f54:	693b      	ldr	r3, [r7, #16]
 8001f56:	61bb      	str	r3, [r7, #24]
 8001f58:	e005      	b.n	8001f66 <LL_USART_Init+0xba>
    }
#endif /* UART4 */
#if defined(UART5)
    else if (USARTx == UART5)
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	4a12      	ldr	r2, [pc, #72]	@ (8001fa8 <LL_USART_Init+0xfc>)
 8001f5e:	4293      	cmp	r3, r2
 8001f60:	d101      	bne.n	8001f66 <LL_USART_Init+0xba>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8001f62:	693b      	ldr	r3, [r7, #16]
 8001f64:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8001f66:	69bb      	ldr	r3, [r7, #24]
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d00d      	beq.n	8001f88 <LL_USART_Init+0xdc>
        && (USART_InitStruct->BaudRate != 0U))
 8001f6c:	683b      	ldr	r3, [r7, #0]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d009      	beq.n	8001f88 <LL_USART_Init+0xdc>
    {
      status = SUCCESS;
 8001f74:	2300      	movs	r3, #0
 8001f76:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
                           periphclk,
                           USART_InitStruct->OverSampling,
 8001f78:	683b      	ldr	r3, [r7, #0]
 8001f7a:	699a      	ldr	r2, [r3, #24]
                           USART_InitStruct->BaudRate);
 8001f7c:	683b      	ldr	r3, [r7, #0]
 8001f7e:	681b      	ldr	r3, [r3, #0]
      LL_USART_SetBaudRate(USARTx,
 8001f80:	69b9      	ldr	r1, [r7, #24]
 8001f82:	6878      	ldr	r0, [r7, #4]
 8001f84:	f7ff fd64 	bl	8001a50 <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MIN(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8001f88:	7ffb      	ldrb	r3, [r7, #31]
}
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	3720      	adds	r7, #32
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	bd80      	pop	{r7, pc}
 8001f92:	bf00      	nop
 8001f94:	40011000 	.word	0x40011000
 8001f98:	40004400 	.word	0x40004400
 8001f9c:	40004800 	.word	0x40004800
 8001fa0:	40011400 	.word	0x40011400
 8001fa4:	40004c00 	.word	0x40004c00
 8001fa8:	40005000 	.word	0x40005000

08001fac <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Frequency of Ticks (Hz)
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 8001fac:	b480      	push	{r7}
 8001fae:	b083      	sub	sp, #12
 8001fb0:	af00      	add	r7, sp, #0
 8001fb2:	6078      	str	r0, [r7, #4]
 8001fb4:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 8001fb6:	687a      	ldr	r2, [r7, #4]
 8001fb8:	683b      	ldr	r3, [r7, #0]
 8001fba:	fbb2 f3f3 	udiv	r3, r2, r3
 8001fbe:	4a07      	ldr	r2, [pc, #28]	@ (8001fdc <LL_InitTick+0x30>)
 8001fc0:	3b01      	subs	r3, #1
 8001fc2:	6053      	str	r3, [r2, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 8001fc4:	4b05      	ldr	r3, [pc, #20]	@ (8001fdc <LL_InitTick+0x30>)
 8001fc6:	2200      	movs	r2, #0
 8001fc8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001fca:	4b04      	ldr	r3, [pc, #16]	@ (8001fdc <LL_InitTick+0x30>)
 8001fcc:	2205      	movs	r2, #5
 8001fce:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 8001fd0:	bf00      	nop
 8001fd2:	370c      	adds	r7, #12
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fda:	4770      	bx	lr
 8001fdc:	e000e010 	.word	0xe000e010

08001fe0 <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	b082      	sub	sp, #8
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 8001fe8:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001fec:	6878      	ldr	r0, [r7, #4]
 8001fee:	f7ff ffdd 	bl	8001fac <LL_InitTick>
}
 8001ff2:	bf00      	nop
 8001ff4:	3708      	adds	r7, #8
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	bd80      	pop	{r7, pc}
	...

08001ffc <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 8001ffc:	b480      	push	{r7}
 8001ffe:	b083      	sub	sp, #12
 8002000:	af00      	add	r7, sp, #0
 8002002:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8002004:	4a04      	ldr	r2, [pc, #16]	@ (8002018 <LL_SetSystemCoreClock+0x1c>)
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	6013      	str	r3, [r2, #0]
}
 800200a:	bf00      	nop
 800200c:	370c      	adds	r7, #12
 800200e:	46bd      	mov	sp, r7
 8002010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002014:	4770      	bx	lr
 8002016:	bf00      	nop
 8002018:	20000000 	.word	0x20000000

0800201c <app_main>:
#include "console_dbg.h"



void app_main(void)
{
 800201c:	b580      	push	{r7, lr}
 800201e:	af00      	add	r7, sp, #0
#ifdef DEBUG_ENABLE
	bsp_uart_console_init();
 8002020:	f000 f988 	bl	8002334 <bsp_uart_console_init>
#endif
	app_water_control_init();
 8002024:	f000 f804 	bl	8002030 <app_water_control_init>
	while (1)
	{
		app_water_control_update();
 8002028:	f000 f836 	bl	8002098 <app_water_control_update>
 800202c:	e7fc      	b.n	8002028 <app_main+0xc>
	...

08002030 <app_water_control_init>:
#ifdef DEBUG_ENABLE
static const  char * app_water_state_name[] = {"S_PUMP_OFF","S_PUMP_ON"};

#endif
// Hm khi to my trng thi
void app_water_control_init(void) {
 8002030:	b580      	push	{r7, lr}
 8002032:	b084      	sub	sp, #16
 8002034:	af02      	add	r7, sp, #8
	DBG(DBG_LEVEL_INFO,"Initializing \r\n");
 8002036:	4b12      	ldr	r3, [pc, #72]	@ (8002080 <app_water_control_init+0x50>)
 8002038:	607b      	str	r3, [r7, #4]
 800203a:	2314      	movs	r3, #20
 800203c:	4a11      	ldr	r2, [pc, #68]	@ (8002084 <app_water_control_init+0x54>)
 800203e:	6879      	ldr	r1, [r7, #4]
 8002040:	4811      	ldr	r0, [pc, #68]	@ (8002088 <app_water_control_init+0x58>)
 8002042:	f000 ff69 	bl	8002f18 <console_printf>
	bsp_water_init();
 8002046:	f000 f9ad 	bl	80023a4 <bsp_water_init>
	current_state = S_PUMP_OFF; // Khi to  trng thi dng my bm
 800204a:	4b10      	ldr	r3, [pc, #64]	@ (800208c <app_water_control_init+0x5c>)
 800204c:	2200      	movs	r2, #0
 800204e:	701a      	strb	r2, [r3, #0]
    bsp_water_motor_off();
 8002050:	f000 f9fe 	bl	8002450 <bsp_water_motor_off>
    bsp_water_error_led_off();
 8002054:	f000 f9e8 	bl	8002428 <bsp_water_error_led_off>
    DBG(DBG_LEVEL_INFO,"state is %s \r\n", app_water_state_name[current_state]);
 8002058:	4b09      	ldr	r3, [pc, #36]	@ (8002080 <app_water_control_init+0x50>)
 800205a:	603b      	str	r3, [r7, #0]
 800205c:	4b0b      	ldr	r3, [pc, #44]	@ (800208c <app_water_control_init+0x5c>)
 800205e:	781b      	ldrb	r3, [r3, #0]
 8002060:	461a      	mov	r2, r3
 8002062:	4b0b      	ldr	r3, [pc, #44]	@ (8002090 <app_water_control_init+0x60>)
 8002064:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002068:	9300      	str	r3, [sp, #0]
 800206a:	2319      	movs	r3, #25
 800206c:	4a05      	ldr	r2, [pc, #20]	@ (8002084 <app_water_control_init+0x54>)
 800206e:	6839      	ldr	r1, [r7, #0]
 8002070:	4808      	ldr	r0, [pc, #32]	@ (8002094 <app_water_control_init+0x64>)
 8002072:	f000 ff51 	bl	8002f18 <console_printf>
}
 8002076:	bf00      	nop
 8002078:	3708      	adds	r7, #8
 800207a:	46bd      	mov	sp, r7
 800207c:	bd80      	pop	{r7, pc}
 800207e:	bf00      	nop
 8002080:	08003f84 	.word	0x08003f84
 8002084:	08003f8c 	.word	0x08003f8c
 8002088:	08003fac 	.word	0x08003fac
 800208c:	200000d8 	.word	0x200000d8
 8002090:	20000004 	.word	0x20000004
 8002094:	08003fc8 	.word	0x08003fc8

08002098 <app_water_control_update>:
void app_water_control_update(void)
{
 8002098:	b580      	push	{r7, lr}
 800209a:	af00      	add	r7, sp, #0
	app_water_control_fsm_update();
 800209c:	f000 f802 	bl	80020a4 <app_water_control_fsm_update>
}
 80020a0:	bf00      	nop
 80020a2:	bd80      	pop	{r7, pc}

080020a4 <app_water_control_fsm_update>:
// Hm x l my trng thi
void app_water_control_fsm_update(void) {
 80020a4:	b580      	push	{r7, lr}
 80020a6:	b086      	sub	sp, #24
 80020a8:	af02      	add	r7, sp, #8

    switch (current_state) {
 80020aa:	4b2b      	ldr	r3, [pc, #172]	@ (8002158 <app_water_control_fsm_update+0xb4>)
 80020ac:	781b      	ldrb	r3, [r3, #0]
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d002      	beq.n	80020b8 <app_water_control_fsm_update+0x14>
 80020b2:	2b01      	cmp	r3, #1
 80020b4:	d01a      	beq.n	80020ec <app_water_control_fsm_update+0x48>
 80020b6:	e033      	b.n	8002120 <app_water_control_fsm_update+0x7c>
        case S_PUMP_OFF:

            if (WATER_UNDER == bsp_water_lower_sensor_status()) {
 80020b8:	f000 f9a6 	bl	8002408 <bsp_water_lower_sensor_status>
 80020bc:	4603      	mov	r3, r0
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d143      	bne.n	800214a <app_water_control_fsm_update+0xa6>
            	current_state = S_PUMP_ON;
 80020c2:	4b25      	ldr	r3, [pc, #148]	@ (8002158 <app_water_control_fsm_update+0xb4>)
 80020c4:	2201      	movs	r2, #1
 80020c6:	701a      	strb	r2, [r3, #0]
            	bsp_water_motor_on();
 80020c8:	f000 f9b8 	bl	800243c <bsp_water_motor_on>
            	DBG(DBG_LEVEL_INFO,"state is %s \r\n", app_water_state_name[current_state]);
 80020cc:	4b23      	ldr	r3, [pc, #140]	@ (800215c <app_water_control_fsm_update+0xb8>)
 80020ce:	60bb      	str	r3, [r7, #8]
 80020d0:	4b21      	ldr	r3, [pc, #132]	@ (8002158 <app_water_control_fsm_update+0xb4>)
 80020d2:	781b      	ldrb	r3, [r3, #0]
 80020d4:	461a      	mov	r2, r3
 80020d6:	4b22      	ldr	r3, [pc, #136]	@ (8002160 <app_water_control_fsm_update+0xbc>)
 80020d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80020dc:	9300      	str	r3, [sp, #0]
 80020de:	2328      	movs	r3, #40	@ 0x28
 80020e0:	4a20      	ldr	r2, [pc, #128]	@ (8002164 <app_water_control_fsm_update+0xc0>)
 80020e2:	68b9      	ldr	r1, [r7, #8]
 80020e4:	4820      	ldr	r0, [pc, #128]	@ (8002168 <app_water_control_fsm_update+0xc4>)
 80020e6:	f000 ff17 	bl	8002f18 <console_printf>
            }
            break;
 80020ea:	e02e      	b.n	800214a <app_water_control_fsm_update+0xa6>
        case S_PUMP_ON:
            if (WATER_OVER == bsp_water_upper_sensor_status()) {
 80020ec:	f000 f97c 	bl	80023e8 <bsp_water_upper_sensor_status>
 80020f0:	4603      	mov	r3, r0
 80020f2:	2b01      	cmp	r3, #1
 80020f4:	d12b      	bne.n	800214e <app_water_control_fsm_update+0xaa>
            	current_state = S_PUMP_OFF;
 80020f6:	4b18      	ldr	r3, [pc, #96]	@ (8002158 <app_water_control_fsm_update+0xb4>)
 80020f8:	2200      	movs	r2, #0
 80020fa:	701a      	strb	r2, [r3, #0]
            	bsp_water_motor_off();
 80020fc:	f000 f9a8 	bl	8002450 <bsp_water_motor_off>
            	DBG(DBG_LEVEL_INFO,"state is %s \r\n", app_water_state_name[current_state]);
 8002100:	4b16      	ldr	r3, [pc, #88]	@ (800215c <app_water_control_fsm_update+0xb8>)
 8002102:	60fb      	str	r3, [r7, #12]
 8002104:	4b14      	ldr	r3, [pc, #80]	@ (8002158 <app_water_control_fsm_update+0xb4>)
 8002106:	781b      	ldrb	r3, [r3, #0]
 8002108:	461a      	mov	r2, r3
 800210a:	4b15      	ldr	r3, [pc, #84]	@ (8002160 <app_water_control_fsm_update+0xbc>)
 800210c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002110:	9300      	str	r3, [sp, #0]
 8002112:	232f      	movs	r3, #47	@ 0x2f
 8002114:	4a13      	ldr	r2, [pc, #76]	@ (8002164 <app_water_control_fsm_update+0xc0>)
 8002116:	68f9      	ldr	r1, [r7, #12]
 8002118:	4813      	ldr	r0, [pc, #76]	@ (8002168 <app_water_control_fsm_update+0xc4>)
 800211a:	f000 fefd 	bl	8002f18 <console_printf>
            }
            break;
 800211e:	e016      	b.n	800214e <app_water_control_fsm_update+0xaa>
        default:
        	current_state = S_PUMP_OFF;
 8002120:	4b0d      	ldr	r3, [pc, #52]	@ (8002158 <app_water_control_fsm_update+0xb4>)
 8002122:	2200      	movs	r2, #0
 8002124:	701a      	strb	r2, [r3, #0]
        	DBG(DBG_LEVEL_INFO,"state is %s \r\n", app_water_state_name[current_state]);
 8002126:	4b0d      	ldr	r3, [pc, #52]	@ (800215c <app_water_control_fsm_update+0xb8>)
 8002128:	607b      	str	r3, [r7, #4]
 800212a:	4b0b      	ldr	r3, [pc, #44]	@ (8002158 <app_water_control_fsm_update+0xb4>)
 800212c:	781b      	ldrb	r3, [r3, #0]
 800212e:	461a      	mov	r2, r3
 8002130:	4b0b      	ldr	r3, [pc, #44]	@ (8002160 <app_water_control_fsm_update+0xbc>)
 8002132:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002136:	9300      	str	r3, [sp, #0]
 8002138:	2334      	movs	r3, #52	@ 0x34
 800213a:	4a0a      	ldr	r2, [pc, #40]	@ (8002164 <app_water_control_fsm_update+0xc0>)
 800213c:	6879      	ldr	r1, [r7, #4]
 800213e:	480a      	ldr	r0, [pc, #40]	@ (8002168 <app_water_control_fsm_update+0xc4>)
 8002140:	f000 feea 	bl	8002f18 <console_printf>
            bsp_water_motor_off();
 8002144:	f000 f984 	bl	8002450 <bsp_water_motor_off>
            break;
 8002148:	e002      	b.n	8002150 <app_water_control_fsm_update+0xac>
            break;
 800214a:	bf00      	nop
 800214c:	e000      	b.n	8002150 <app_water_control_fsm_update+0xac>
            break;
 800214e:	bf00      	nop
    }
}
 8002150:	bf00      	nop
 8002152:	3710      	adds	r7, #16
 8002154:	46bd      	mov	sp, r7
 8002156:	bd80      	pop	{r7, pc}
 8002158:	200000d8 	.word	0x200000d8
 800215c:	08003f84 	.word	0x08003f84
 8002160:	20000004 	.word	0x20000004
 8002164:	08003f8c 	.word	0x08003f8c
 8002168:	08003fc8 	.word	0x08003fc8

0800216c <LL_EXTI_IsActiveFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_0_31(uint32_t ExtiLine)
{
 800216c:	b480      	push	{r7}
 800216e:	b083      	sub	sp, #12
 8002170:	af00      	add	r7, sp, #0
 8002172:	6078      	str	r0, [r7, #4]
  return (READ_BIT(EXTI->PR, ExtiLine) == (ExtiLine));
 8002174:	4b07      	ldr	r3, [pc, #28]	@ (8002194 <LL_EXTI_IsActiveFlag_0_31+0x28>)
 8002176:	695a      	ldr	r2, [r3, #20]
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	4013      	ands	r3, r2
 800217c:	687a      	ldr	r2, [r7, #4]
 800217e:	429a      	cmp	r2, r3
 8002180:	bf0c      	ite	eq
 8002182:	2301      	moveq	r3, #1
 8002184:	2300      	movne	r3, #0
 8002186:	b2db      	uxtb	r3, r3
}
 8002188:	4618      	mov	r0, r3
 800218a:	370c      	adds	r7, #12
 800218c:	46bd      	mov	sp, r7
 800218e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002192:	4770      	bx	lr
 8002194:	40013c00 	.word	0x40013c00

08002198 <LL_EXTI_ClearFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 8002198:	b480      	push	{r7}
 800219a:	b083      	sub	sp, #12
 800219c:	af00      	add	r7, sp, #0
 800219e:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR, ExtiLine);
 80021a0:	4a04      	ldr	r2, [pc, #16]	@ (80021b4 <LL_EXTI_ClearFlag_0_31+0x1c>)
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	6153      	str	r3, [r2, #20]
}
 80021a6:	bf00      	nop
 80021a8:	370c      	adds	r7, #12
 80021aa:	46bd      	mov	sp, r7
 80021ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b0:	4770      	bx	lr
 80021b2:	bf00      	nop
 80021b4:	40013c00 	.word	0x40013c00

080021b8 <bsp_rtc2_get_time>:
void bsp_rtc2_set_time(DS3234_Time_t* time)
{
	DS3234_SetTime(&ds3234Dev2, time);
}
void bsp_rtc2_get_time(DS3234_Time_t* time)
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	b082      	sub	sp, #8
 80021bc:	af00      	add	r7, sp, #0
 80021be:	6078      	str	r0, [r7, #4]
	DS3234_GetTime(&ds3234Dev2, time);
 80021c0:	6879      	ldr	r1, [r7, #4]
 80021c2:	4803      	ldr	r0, [pc, #12]	@ (80021d0 <bsp_rtc2_get_time+0x18>)
 80021c4:	f000 fbc1 	bl	800294a <DS3234_GetTime>
}
 80021c8:	bf00      	nop
 80021ca:	3708      	adds	r7, #8
 80021cc:	46bd      	mov	sp, r7
 80021ce:	bd80      	pop	{r7, pc}
 80021d0:	200000dc 	.word	0x200000dc

080021d4 <bsp_rtc_RTC2_trigger_callback>:

static DS3234_Time_t rtc2Time = {
		0
};
void bsp_rtc_RTC2_trigger_callback()
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	af00      	add	r7, sp, #0
	bsp_rtc2_get_time(&rtc2Time);
 80021d8:	4807      	ldr	r0, [pc, #28]	@ (80021f8 <bsp_rtc_RTC2_trigger_callback+0x24>)
 80021da:	f7ff ffed 	bl	80021b8 <bsp_rtc2_get_time>
	console_printf("RTC2 Time h: %d m: %d s %d \r\n",rtc2Time.hours,rtc2Time.minutes,rtc2Time.seconds);
 80021de:	4b06      	ldr	r3, [pc, #24]	@ (80021f8 <bsp_rtc_RTC2_trigger_callback+0x24>)
 80021e0:	789b      	ldrb	r3, [r3, #2]
 80021e2:	4619      	mov	r1, r3
 80021e4:	4b04      	ldr	r3, [pc, #16]	@ (80021f8 <bsp_rtc_RTC2_trigger_callback+0x24>)
 80021e6:	785b      	ldrb	r3, [r3, #1]
 80021e8:	461a      	mov	r2, r3
 80021ea:	4b03      	ldr	r3, [pc, #12]	@ (80021f8 <bsp_rtc_RTC2_trigger_callback+0x24>)
 80021ec:	781b      	ldrb	r3, [r3, #0]
 80021ee:	4803      	ldr	r0, [pc, #12]	@ (80021fc <bsp_rtc_RTC2_trigger_callback+0x28>)
 80021f0:	f000 fe92 	bl	8002f18 <console_printf>
}
 80021f4:	bf00      	nop
 80021f6:	bd80      	pop	{r7, pc}
 80021f8:	200000e8 	.word	0x200000e8
 80021fc:	08003fe4 	.word	0x08003fe4

08002200 <EXTI0_IRQHandler>:
void EXTI0_IRQHandler(void)
{
 8002200:	b580      	push	{r7, lr}
 8002202:	af00      	add	r7, sp, #0
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_0) != RESET)
 8002204:	2001      	movs	r0, #1
 8002206:	f7ff ffb1 	bl	800216c <LL_EXTI_IsActiveFlag_0_31>
 800220a:	4603      	mov	r3, r0
 800220c:	2b00      	cmp	r3, #0
 800220e:	d004      	beq.n	800221a <EXTI0_IRQHandler+0x1a>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_0);
 8002210:	2001      	movs	r0, #1
 8002212:	f7ff ffc1 	bl	8002198 <LL_EXTI_ClearFlag_0_31>

    bsp_rtc_RTC2_trigger_callback();
 8002216:	f7ff ffdd 	bl	80021d4 <bsp_rtc_RTC2_trigger_callback>
  }
}
 800221a:	bf00      	nop
 800221c:	bd80      	pop	{r7, pc}
	...

08002220 <__NVIC_GetPriorityGrouping>:
{
 8002220:	b480      	push	{r7}
 8002222:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002224:	4b04      	ldr	r3, [pc, #16]	@ (8002238 <__NVIC_GetPriorityGrouping+0x18>)
 8002226:	68db      	ldr	r3, [r3, #12]
 8002228:	0a1b      	lsrs	r3, r3, #8
 800222a:	f003 0307 	and.w	r3, r3, #7
}
 800222e:	4618      	mov	r0, r3
 8002230:	46bd      	mov	sp, r7
 8002232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002236:	4770      	bx	lr
 8002238:	e000ed00 	.word	0xe000ed00

0800223c <__NVIC_EnableIRQ>:
{
 800223c:	b480      	push	{r7}
 800223e:	b083      	sub	sp, #12
 8002240:	af00      	add	r7, sp, #0
 8002242:	4603      	mov	r3, r0
 8002244:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002246:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800224a:	2b00      	cmp	r3, #0
 800224c:	db0b      	blt.n	8002266 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800224e:	79fb      	ldrb	r3, [r7, #7]
 8002250:	f003 021f 	and.w	r2, r3, #31
 8002254:	4907      	ldr	r1, [pc, #28]	@ (8002274 <__NVIC_EnableIRQ+0x38>)
 8002256:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800225a:	095b      	lsrs	r3, r3, #5
 800225c:	2001      	movs	r0, #1
 800225e:	fa00 f202 	lsl.w	r2, r0, r2
 8002262:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002266:	bf00      	nop
 8002268:	370c      	adds	r7, #12
 800226a:	46bd      	mov	sp, r7
 800226c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002270:	4770      	bx	lr
 8002272:	bf00      	nop
 8002274:	e000e100 	.word	0xe000e100

08002278 <__NVIC_SetPriority>:
{
 8002278:	b480      	push	{r7}
 800227a:	b083      	sub	sp, #12
 800227c:	af00      	add	r7, sp, #0
 800227e:	4603      	mov	r3, r0
 8002280:	6039      	str	r1, [r7, #0]
 8002282:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002284:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002288:	2b00      	cmp	r3, #0
 800228a:	db0a      	blt.n	80022a2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800228c:	683b      	ldr	r3, [r7, #0]
 800228e:	b2da      	uxtb	r2, r3
 8002290:	490c      	ldr	r1, [pc, #48]	@ (80022c4 <__NVIC_SetPriority+0x4c>)
 8002292:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002296:	0112      	lsls	r2, r2, #4
 8002298:	b2d2      	uxtb	r2, r2
 800229a:	440b      	add	r3, r1
 800229c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80022a0:	e00a      	b.n	80022b8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022a2:	683b      	ldr	r3, [r7, #0]
 80022a4:	b2da      	uxtb	r2, r3
 80022a6:	4908      	ldr	r1, [pc, #32]	@ (80022c8 <__NVIC_SetPriority+0x50>)
 80022a8:	79fb      	ldrb	r3, [r7, #7]
 80022aa:	f003 030f 	and.w	r3, r3, #15
 80022ae:	3b04      	subs	r3, #4
 80022b0:	0112      	lsls	r2, r2, #4
 80022b2:	b2d2      	uxtb	r2, r2
 80022b4:	440b      	add	r3, r1
 80022b6:	761a      	strb	r2, [r3, #24]
}
 80022b8:	bf00      	nop
 80022ba:	370c      	adds	r7, #12
 80022bc:	46bd      	mov	sp, r7
 80022be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c2:	4770      	bx	lr
 80022c4:	e000e100 	.word	0xe000e100
 80022c8:	e000ed00 	.word	0xe000ed00

080022cc <NVIC_EncodePriority>:
{
 80022cc:	b480      	push	{r7}
 80022ce:	b089      	sub	sp, #36	@ 0x24
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	60f8      	str	r0, [r7, #12]
 80022d4:	60b9      	str	r1, [r7, #8]
 80022d6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	f003 0307 	and.w	r3, r3, #7
 80022de:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80022e0:	69fb      	ldr	r3, [r7, #28]
 80022e2:	f1c3 0307 	rsb	r3, r3, #7
 80022e6:	2b04      	cmp	r3, #4
 80022e8:	bf28      	it	cs
 80022ea:	2304      	movcs	r3, #4
 80022ec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80022ee:	69fb      	ldr	r3, [r7, #28]
 80022f0:	3304      	adds	r3, #4
 80022f2:	2b06      	cmp	r3, #6
 80022f4:	d902      	bls.n	80022fc <NVIC_EncodePriority+0x30>
 80022f6:	69fb      	ldr	r3, [r7, #28]
 80022f8:	3b03      	subs	r3, #3
 80022fa:	e000      	b.n	80022fe <NVIC_EncodePriority+0x32>
 80022fc:	2300      	movs	r3, #0
 80022fe:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002300:	f04f 32ff 	mov.w	r2, #4294967295
 8002304:	69bb      	ldr	r3, [r7, #24]
 8002306:	fa02 f303 	lsl.w	r3, r2, r3
 800230a:	43da      	mvns	r2, r3
 800230c:	68bb      	ldr	r3, [r7, #8]
 800230e:	401a      	ands	r2, r3
 8002310:	697b      	ldr	r3, [r7, #20]
 8002312:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002314:	f04f 31ff 	mov.w	r1, #4294967295
 8002318:	697b      	ldr	r3, [r7, #20]
 800231a:	fa01 f303 	lsl.w	r3, r1, r3
 800231e:	43d9      	mvns	r1, r3
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002324:	4313      	orrs	r3, r2
}
 8002326:	4618      	mov	r0, r3
 8002328:	3724      	adds	r7, #36	@ 0x24
 800232a:	46bd      	mov	sp, r7
 800232c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002330:	4770      	bx	lr
	...

08002334 <bsp_uart_console_init>:
				},
		.tx_busy = false
};

void bsp_uart_console_init()
{
 8002334:	b580      	push	{r7, lr}
 8002336:	af00      	add	r7, sp, #0
	uart_io_active(&ConsoleUart);
 8002338:	480a      	ldr	r0, [pc, #40]	@ (8002364 <bsp_uart_console_init+0x30>)
 800233a:	f000 f950 	bl	80025de <uart_io_active>
    NVIC_SetPriority(USART1_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(), 14, 0));
 800233e:	f7ff ff6f 	bl	8002220 <__NVIC_GetPriorityGrouping>
 8002342:	4603      	mov	r3, r0
 8002344:	2200      	movs	r2, #0
 8002346:	210e      	movs	r1, #14
 8002348:	4618      	mov	r0, r3
 800234a:	f7ff ffbf 	bl	80022cc <NVIC_EncodePriority>
 800234e:	4603      	mov	r3, r0
 8002350:	4619      	mov	r1, r3
 8002352:	2025      	movs	r0, #37	@ 0x25
 8002354:	f7ff ff90 	bl	8002278 <__NVIC_SetPriority>
    NVIC_EnableIRQ(USART1_IRQn);
 8002358:	2025      	movs	r0, #37	@ 0x25
 800235a:	f7ff ff6f 	bl	800223c <__NVIC_EnableIRQ>
}
 800235e:	bf00      	nop
 8002360:	bd80      	pop	{r7, pc}
 8002362:	bf00      	nop
 8002364:	2000000c 	.word	0x2000000c

08002368 <console_putchar>:

uint32_t console_putchar(char c)
{
 8002368:	b580      	push	{r7, lr}
 800236a:	b082      	sub	sp, #8
 800236c:	af00      	add	r7, sp, #0
 800236e:	4603      	mov	r3, r0
 8002370:	71fb      	strb	r3, [r7, #7]
//	return uart_io_write_char(&ConsoleUart, c);
	return  uart_io_write_char_blocking(&ConsoleUart, c) ;
 8002372:	79fb      	ldrb	r3, [r7, #7]
 8002374:	4619      	mov	r1, r3
 8002376:	4804      	ldr	r0, [pc, #16]	@ (8002388 <console_putchar+0x20>)
 8002378:	f000 f953 	bl	8002622 <uart_io_write_char_blocking>
 800237c:	4603      	mov	r3, r0

}
 800237e:	4618      	mov	r0, r3
 8002380:	3708      	adds	r7, #8
 8002382:	46bd      	mov	sp, r7
 8002384:	bd80      	pop	{r7, pc}
 8002386:	bf00      	nop
 8002388:	2000000c 	.word	0x2000000c

0800238c <USART1_IRQHandler>:
{
	return uart_io_read_byte(&ConsoleUart, (uint8_t *)c);
}

void USART1_IRQHandler()
{
 800238c:	b580      	push	{r7, lr}
 800238e:	af00      	add	r7, sp, #0
	uart_io_tx_callback(&ConsoleUart);
 8002390:	4803      	ldr	r0, [pc, #12]	@ (80023a0 <USART1_IRQHandler+0x14>)
 8002392:	f000 f98c 	bl	80026ae <uart_io_tx_callback>
	uart_io_rx_callback(&ConsoleUart);
 8002396:	4802      	ldr	r0, [pc, #8]	@ (80023a0 <USART1_IRQHandler+0x14>)
 8002398:	f000 f95e 	bl	8002658 <uart_io_rx_callback>
}
 800239c:	bf00      	nop
 800239e:	bd80      	pop	{r7, pc}
 80023a0:	2000000c 	.word	0x2000000c

080023a4 <bsp_water_init>:
		.bStatus = false
};


void bsp_water_init()
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	b084      	sub	sp, #16
 80023a8:	af00      	add	r7, sp, #0
	doInit_t init = {
 80023aa:	4a0b      	ldr	r2, [pc, #44]	@ (80023d8 <bsp_water_init+0x34>)
 80023ac:	1d3b      	adds	r3, r7, #4
 80023ae:	ca07      	ldmia	r2, {r0, r1, r2}
 80023b0:	e883 0007 	stmia.w	r3, {r0, r1, r2}
			.hGPIOInit = WATER_ERROR_LED_GPIO_PORT,
			.ui32PinNumInit = WATER_ERROR_LED_PIN,
			.bStatusInit = false
	};
	do_init(&errorLed, &init);
 80023b4:	1d3b      	adds	r3, r7, #4
 80023b6:	4619      	mov	r1, r3
 80023b8:	4808      	ldr	r0, [pc, #32]	@ (80023dc <bsp_water_init+0x38>)
 80023ba:	f000 f9c1 	bl	8002740 <do_init>

	init.ui32PinNumInit = WATER_MOTOR_CONTROL_PIN;
 80023be:	230f      	movs	r3, #15
 80023c0:	60bb      	str	r3, [r7, #8]
	init.hGPIOInit = WATER_MOTOR_CONTROL_GPIO_PORT;
 80023c2:	4b07      	ldr	r3, [pc, #28]	@ (80023e0 <bsp_water_init+0x3c>)
 80023c4:	607b      	str	r3, [r7, #4]

	do_init(&motorControl, &init);
 80023c6:	1d3b      	adds	r3, r7, #4
 80023c8:	4619      	mov	r1, r3
 80023ca:	4806      	ldr	r0, [pc, #24]	@ (80023e4 <bsp_water_init+0x40>)
 80023cc:	f000 f9b8 	bl	8002740 <do_init>
}
 80023d0:	bf00      	nop
 80023d2:	3710      	adds	r7, #16
 80023d4:	46bd      	mov	sp, r7
 80023d6:	bd80      	pop	{r7, pc}
 80023d8:	08004004 	.word	0x08004004
 80023dc:	20000044 	.word	0x20000044
 80023e0:	40020800 	.word	0x40020800
 80023e4:	20000050 	.word	0x20000050

080023e8 <bsp_water_upper_sensor_status>:

uint32_t bsp_water_upper_sensor_status(void)
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	af00      	add	r7, sp, #0
	if (di_status(&waterUpperSensor) == DI_RESET) return WATER_OVER;
 80023ec:	4805      	ldr	r0, [pc, #20]	@ (8002404 <bsp_water_upper_sensor_status+0x1c>)
 80023ee:	f000 f98d 	bl	800270c <di_status>
 80023f2:	4603      	mov	r3, r0
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d101      	bne.n	80023fc <bsp_water_upper_sensor_status+0x14>
 80023f8:	2301      	movs	r3, #1
 80023fa:	e000      	b.n	80023fe <bsp_water_upper_sensor_status+0x16>
	else return WATER_UNDER;
 80023fc:	2300      	movs	r3, #0
}
 80023fe:	4618      	mov	r0, r3
 8002400:	bd80      	pop	{r7, pc}
 8002402:	bf00      	nop
 8002404:	20000034 	.word	0x20000034

08002408 <bsp_water_lower_sensor_status>:
uint32_t bsp_water_lower_sensor_status(void)
{
 8002408:	b580      	push	{r7, lr}
 800240a:	af00      	add	r7, sp, #0
	if (di_status(&waterLowerSensor) == DI_RESET) return WATER_OVER;
 800240c:	4805      	ldr	r0, [pc, #20]	@ (8002424 <bsp_water_lower_sensor_status+0x1c>)
 800240e:	f000 f97d 	bl	800270c <di_status>
 8002412:	4603      	mov	r3, r0
 8002414:	2b00      	cmp	r3, #0
 8002416:	d101      	bne.n	800241c <bsp_water_lower_sensor_status+0x14>
 8002418:	2301      	movs	r3, #1
 800241a:	e000      	b.n	800241e <bsp_water_lower_sensor_status+0x16>
	else return WATER_UNDER;
 800241c:	2300      	movs	r3, #0
}
 800241e:	4618      	mov	r0, r3
 8002420:	bd80      	pop	{r7, pc}
 8002422:	bf00      	nop
 8002424:	2000003c 	.word	0x2000003c

08002428 <bsp_water_error_led_off>:
void bsp_water_error_led_on()
{
	do_set(&errorLed);
}
void bsp_water_error_led_off()
{
 8002428:	b580      	push	{r7, lr}
 800242a:	af00      	add	r7, sp, #0
	do_reset(&errorLed);
 800242c:	4802      	ldr	r0, [pc, #8]	@ (8002438 <bsp_water_error_led_off+0x10>)
 800242e:	f000 f9c3 	bl	80027b8 <do_reset>
}
 8002432:	bf00      	nop
 8002434:	bd80      	pop	{r7, pc}
 8002436:	bf00      	nop
 8002438:	20000044 	.word	0x20000044

0800243c <bsp_water_motor_on>:

void bsp_water_motor_on()
{
 800243c:	b580      	push	{r7, lr}
 800243e:	af00      	add	r7, sp, #0
	do_set(&motorControl);
 8002440:	4802      	ldr	r0, [pc, #8]	@ (800244c <bsp_water_motor_on+0x10>)
 8002442:	f000 f9a7 	bl	8002794 <do_set>
}
 8002446:	bf00      	nop
 8002448:	bd80      	pop	{r7, pc}
 800244a:	bf00      	nop
 800244c:	20000050 	.word	0x20000050

08002450 <bsp_water_motor_off>:
void bsp_water_motor_off()
{
 8002450:	b580      	push	{r7, lr}
 8002452:	af00      	add	r7, sp, #0
	do_reset(&motorControl);
 8002454:	4802      	ldr	r0, [pc, #8]	@ (8002460 <bsp_water_motor_off+0x10>)
 8002456:	f000 f9af 	bl	80027b8 <do_reset>
}
 800245a:	bf00      	nop
 800245c:	bd80      	pop	{r7, pc}
 800245e:	bf00      	nop
 8002460:	20000050 	.word	0x20000050

08002464 <LL_USART_Enable>:
{
 8002464:	b480      	push	{r7}
 8002466:	b083      	sub	sp, #12
 8002468:	af00      	add	r7, sp, #0
 800246a:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	68db      	ldr	r3, [r3, #12]
 8002470:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	60da      	str	r2, [r3, #12]
}
 8002478:	bf00      	nop
 800247a:	370c      	adds	r7, #12
 800247c:	46bd      	mov	sp, r7
 800247e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002482:	4770      	bx	lr

08002484 <LL_USART_IsActiveFlag_ORE>:
  * @rmtoll SR           ORE           LL_USART_IsActiveFlag_ORE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_ORE(const USART_TypeDef *USARTx)
{
 8002484:	b480      	push	{r7}
 8002486:	b083      	sub	sp, #12
 8002488:	af00      	add	r7, sp, #0
 800248a:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_ORE) == (USART_SR_ORE));
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	f003 0308 	and.w	r3, r3, #8
 8002494:	2b08      	cmp	r3, #8
 8002496:	bf0c      	ite	eq
 8002498:	2301      	moveq	r3, #1
 800249a:	2300      	movne	r3, #0
 800249c:	b2db      	uxtb	r3, r3
}
 800249e:	4618      	mov	r0, r3
 80024a0:	370c      	adds	r7, #12
 80024a2:	46bd      	mov	sp, r7
 80024a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a8:	4770      	bx	lr

080024aa <LL_USART_IsActiveFlag_RXNE>:
  * @rmtoll SR           RXNE          LL_USART_IsActiveFlag_RXNE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_RXNE(const USART_TypeDef *USARTx)
{
 80024aa:	b480      	push	{r7}
 80024ac:	b083      	sub	sp, #12
 80024ae:	af00      	add	r7, sp, #0
 80024b0:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_RXNE) == (USART_SR_RXNE));
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	f003 0320 	and.w	r3, r3, #32
 80024ba:	2b20      	cmp	r3, #32
 80024bc:	bf0c      	ite	eq
 80024be:	2301      	moveq	r3, #1
 80024c0:	2300      	movne	r3, #0
 80024c2:	b2db      	uxtb	r3, r3
}
 80024c4:	4618      	mov	r0, r3
 80024c6:	370c      	adds	r7, #12
 80024c8:	46bd      	mov	sp, r7
 80024ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ce:	4770      	bx	lr

080024d0 <LL_USART_IsActiveFlag_TXE>:
  * @rmtoll SR           TXE           LL_USART_IsActiveFlag_TXE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TXE(const USART_TypeDef *USARTx)
{
 80024d0:	b480      	push	{r7}
 80024d2:	b083      	sub	sp, #12
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_TXE) == (USART_SR_TXE));
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80024e0:	2b80      	cmp	r3, #128	@ 0x80
 80024e2:	bf0c      	ite	eq
 80024e4:	2301      	moveq	r3, #1
 80024e6:	2300      	movne	r3, #0
 80024e8:	b2db      	uxtb	r3, r3
}
 80024ea:	4618      	mov	r0, r3
 80024ec:	370c      	adds	r7, #12
 80024ee:	46bd      	mov	sp, r7
 80024f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f4:	4770      	bx	lr

080024f6 <LL_USART_ClearFlag_ORE>:
  * @rmtoll SR           ORE           LL_USART_ClearFlag_ORE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ClearFlag_ORE(USART_TypeDef *USARTx)
{
 80024f6:	b480      	push	{r7}
 80024f8:	b085      	sub	sp, #20
 80024fa:	af00      	add	r7, sp, #0
 80024fc:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  tmpreg = USARTx->SR;
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	60fb      	str	r3, [r7, #12]
  (void) tmpreg;
 8002504:	68fb      	ldr	r3, [r7, #12]
  tmpreg = USARTx->DR;
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	685b      	ldr	r3, [r3, #4]
 800250a:	60fb      	str	r3, [r7, #12]
  (void) tmpreg;
 800250c:	68fb      	ldr	r3, [r7, #12]
}
 800250e:	bf00      	nop
 8002510:	3714      	adds	r7, #20
 8002512:	46bd      	mov	sp, r7
 8002514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002518:	4770      	bx	lr

0800251a <LL_USART_EnableIT_RXNE>:
  * @rmtoll CR1          RXNEIE        LL_USART_EnableIT_RXNE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_RXNE(USART_TypeDef *USARTx)
{
 800251a:	b480      	push	{r7}
 800251c:	b089      	sub	sp, #36	@ 0x24
 800251e:	af00      	add	r7, sp, #0
 8002520:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_RXNEIE);
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	330c      	adds	r3, #12
 8002526:	60fb      	str	r3, [r7, #12]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	e853 3f00 	ldrex	r3, [r3]
 800252e:	60bb      	str	r3, [r7, #8]
   return(result);
 8002530:	68bb      	ldr	r3, [r7, #8]
 8002532:	f043 0320 	orr.w	r3, r3, #32
 8002536:	61fb      	str	r3, [r7, #28]
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	330c      	adds	r3, #12
 800253c:	69fa      	ldr	r2, [r7, #28]
 800253e:	61ba      	str	r2, [r7, #24]
 8002540:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002542:	6979      	ldr	r1, [r7, #20]
 8002544:	69ba      	ldr	r2, [r7, #24]
 8002546:	e841 2300 	strex	r3, r2, [r1]
 800254a:	613b      	str	r3, [r7, #16]
   return(result);
 800254c:	693b      	ldr	r3, [r7, #16]
 800254e:	2b00      	cmp	r3, #0
 8002550:	d1e7      	bne.n	8002522 <LL_USART_EnableIT_RXNE+0x8>
}
 8002552:	bf00      	nop
 8002554:	bf00      	nop
 8002556:	3724      	adds	r7, #36	@ 0x24
 8002558:	46bd      	mov	sp, r7
 800255a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800255e:	4770      	bx	lr

08002560 <LL_USART_DisableIT_TXE>:
  * @rmtoll CR1          TXEIE         LL_USART_DisableIT_TXE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableIT_TXE(USART_TypeDef *USARTx)
{
 8002560:	b480      	push	{r7}
 8002562:	b089      	sub	sp, #36	@ 0x24
 8002564:	af00      	add	r7, sp, #0
 8002566:	6078      	str	r0, [r7, #4]
  ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_TXEIE);
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	330c      	adds	r3, #12
 800256c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	e853 3f00 	ldrex	r3, [r3]
 8002574:	60bb      	str	r3, [r7, #8]
   return(result);
 8002576:	68bb      	ldr	r3, [r7, #8]
 8002578:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800257c:	61fb      	str	r3, [r7, #28]
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	330c      	adds	r3, #12
 8002582:	69fa      	ldr	r2, [r7, #28]
 8002584:	61ba      	str	r2, [r7, #24]
 8002586:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002588:	6979      	ldr	r1, [r7, #20]
 800258a:	69ba      	ldr	r2, [r7, #24]
 800258c:	e841 2300 	strex	r3, r2, [r1]
 8002590:	613b      	str	r3, [r7, #16]
   return(result);
 8002592:	693b      	ldr	r3, [r7, #16]
 8002594:	2b00      	cmp	r3, #0
 8002596:	d1e7      	bne.n	8002568 <LL_USART_DisableIT_TXE+0x8>
}
 8002598:	bf00      	nop
 800259a:	bf00      	nop
 800259c:	3724      	adds	r7, #36	@ 0x24
 800259e:	46bd      	mov	sp, r7
 80025a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a4:	4770      	bx	lr

080025a6 <LL_USART_ReceiveData8>:
  * @rmtoll DR           DR            LL_USART_ReceiveData8
  * @param  USARTx USART Instance
  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_USART_ReceiveData8(const USART_TypeDef *USARTx)
{
 80025a6:	b480      	push	{r7}
 80025a8:	b083      	sub	sp, #12
 80025aa:	af00      	add	r7, sp, #0
 80025ac:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(USARTx->DR, USART_DR_DR));
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	685b      	ldr	r3, [r3, #4]
 80025b2:	b2db      	uxtb	r3, r3
}
 80025b4:	4618      	mov	r0, r3
 80025b6:	370c      	adds	r7, #12
 80025b8:	46bd      	mov	sp, r7
 80025ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025be:	4770      	bx	lr

080025c0 <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 80025c0:	b480      	push	{r7}
 80025c2:	b083      	sub	sp, #12
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	6078      	str	r0, [r7, #4]
 80025c8:	460b      	mov	r3, r1
 80025ca:	70fb      	strb	r3, [r7, #3]
  USARTx->DR = Value;
 80025cc:	78fa      	ldrb	r2, [r7, #3]
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	605a      	str	r2, [r3, #4]
}
 80025d2:	bf00      	nop
 80025d4:	370c      	adds	r7, #12
 80025d6:	46bd      	mov	sp, r7
 80025d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025dc:	4770      	bx	lr

080025de <uart_io_active>:
#include "stm32f4xx_ll_usart.h"
#include "stdio.h"
#include "atomic.h"

// Kch hot UART
void uart_io_active(UsartIo_t * me) {
 80025de:	b580      	push	{r7, lr}
 80025e0:	b082      	sub	sp, #8
 80025e2:	af00      	add	r7, sp, #0
 80025e4:	6078      	str	r0, [r7, #4]
    if ((me->hUsart != NULL) && (!me->active)) {
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d015      	beq.n	800261a <uart_io_active+0x3c>
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80025f4:	f083 0301 	eor.w	r3, r3, #1
 80025f8:	b2db      	uxtb	r3, r3
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d00d      	beq.n	800261a <uart_io_active+0x3c>
        // Bt UART
        LL_USART_Enable(me->hUsart);
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	4618      	mov	r0, r3
 8002604:	f7ff ff2e 	bl	8002464 <LL_USART_Enable>
        // Bt ngt nhn (RXNE)
        LL_USART_EnableIT_RXNE(me->hUsart);
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	4618      	mov	r0, r3
 800260e:	f7ff ff84 	bl	800251a <LL_USART_EnableIT_RXNE>
        me->active = true;
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	2201      	movs	r2, #1
 8002616:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    }
}
 800261a:	bf00      	nop
 800261c:	3708      	adds	r7, #8
 800261e:	46bd      	mov	sp, r7
 8002620:	bd80      	pop	{r7, pc}

08002622 <uart_io_write_char_blocking>:
    return ui32RetVal;
}


// Ghi d liu vo b m pht, blocking
uint32_t uart_io_write_char_blocking(UsartIo_t* me, const uint8_t ui8Val) {
 8002622:	b580      	push	{r7, lr}
 8002624:	b082      	sub	sp, #8
 8002626:	af00      	add	r7, sp, #0
 8002628:	6078      	str	r0, [r7, #4]
 800262a:	460b      	mov	r3, r1
 800262c:	70fb      	strb	r3, [r7, #3]
    // Nu khng c truyn ang din ra, kch hot truyn

		while (!LL_USART_IsActiveFlag_TXE(me->hUsart));
 800262e:	bf00      	nop
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	4618      	mov	r0, r3
 8002636:	f7ff ff4b 	bl	80024d0 <LL_USART_IsActiveFlag_TXE>
 800263a:	4603      	mov	r3, r0
 800263c:	2b00      	cmp	r3, #0
 800263e:	d0f7      	beq.n	8002630 <uart_io_write_char_blocking+0xe>
        LL_USART_TransmitData8(me->hUsart, ui8Val);
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	78fa      	ldrb	r2, [r7, #3]
 8002646:	4611      	mov	r1, r2
 8002648:	4618      	mov	r0, r3
 800264a:	f7ff ffb9 	bl	80025c0 <LL_USART_TransmitData8>

    return ERROR_OK;
 800264e:	2300      	movs	r3, #0
}
 8002650:	4618      	mov	r0, r3
 8002652:	3708      	adds	r7, #8
 8002654:	46bd      	mov	sp, r7
 8002656:	bd80      	pop	{r7, pc}

08002658 <uart_io_rx_callback>:

// Callback x l ngt nhn
void uart_io_rx_callback(UsartIo_t* me) {
 8002658:	b580      	push	{r7, lr}
 800265a:	b084      	sub	sp, #16
 800265c:	af00      	add	r7, sp, #0
 800265e:	6078      	str	r0, [r7, #4]
    if (LL_USART_IsActiveFlag_RXNE(me->hUsart)) {
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	4618      	mov	r0, r3
 8002666:	f7ff ff20 	bl	80024aa <LL_USART_IsActiveFlag_RXNE>
 800266a:	4603      	mov	r3, r0
 800266c:	2b00      	cmp	r3, #0
 800266e:	d00d      	beq.n	800268c <uart_io_rx_callback+0x34>
        uint8_t received_data = LL_USART_ReceiveData8(me->hUsart);
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	4618      	mov	r0, r3
 8002676:	f7ff ff96 	bl	80025a6 <LL_USART_ReceiveData8>
 800267a:	4603      	mov	r3, r0
 800267c:	73fb      	strb	r3, [r7, #15]
        ring_buf_put(&me->rxRingBuf, received_data);
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	3314      	adds	r3, #20
 8002682:	7bfa      	ldrb	r2, [r7, #15]
 8002684:	4611      	mov	r1, r2
 8002686:	4618      	mov	r0, r3
 8002688:	f000 fc58 	bl	8002f3c <ring_buf_put>
    }

    if (LL_USART_IsActiveFlag_ORE(me->hUsart))
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	4618      	mov	r0, r3
 8002692:	f7ff fef7 	bl	8002484 <LL_USART_IsActiveFlag_ORE>
 8002696:	4603      	mov	r3, r0
 8002698:	2b00      	cmp	r3, #0
 800269a:	d004      	beq.n	80026a6 <uart_io_rx_callback+0x4e>
    	LL_USART_ClearFlag_ORE(me->hUsart);
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	4618      	mov	r0, r3
 80026a2:	f7ff ff28 	bl	80024f6 <LL_USART_ClearFlag_ORE>
}
 80026a6:	bf00      	nop
 80026a8:	3710      	adds	r7, #16
 80026aa:	46bd      	mov	sp, r7
 80026ac:	bd80      	pop	{r7, pc}

080026ae <uart_io_tx_callback>:

// Callback x l ngt pht
void uart_io_tx_callback(UsartIo_t* me) {
 80026ae:	b580      	push	{r7, lr}
 80026b0:	b084      	sub	sp, #16
 80026b2:	af00      	add	r7, sp, #0
 80026b4:	6078      	str	r0, [r7, #4]
    uint8_t data;
    uint32_t result = ERROR_OK;
 80026b6:	2300      	movs	r3, #0
 80026b8:	60fb      	str	r3, [r7, #12]

    if (LL_USART_IsActiveFlag_TXE(me->hUsart)) {
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	4618      	mov	r0, r3
 80026c0:	f7ff ff06 	bl	80024d0 <LL_USART_IsActiveFlag_TXE>
 80026c4:	4603      	mov	r3, r0
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d01c      	beq.n	8002704 <uart_io_tx_callback+0x56>

        result = ring_buf_get(&me->txRingBuf, &data);
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	3304      	adds	r3, #4
 80026ce:	f107 020b 	add.w	r2, r7, #11
 80026d2:	4611      	mov	r1, r2
 80026d4:	4618      	mov	r0, r3
 80026d6:	f000 fc6b 	bl	8002fb0 <ring_buf_get>
 80026da:	60f8      	str	r0, [r7, #12]
        if (!result) {
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d107      	bne.n	80026f2 <uart_io_tx_callback+0x44>
            // Tip tc truyn byte tip theo
            LL_USART_TransmitData8(me->hUsart, data);
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	7afa      	ldrb	r2, [r7, #11]
 80026e8:	4611      	mov	r1, r2
 80026ea:	4618      	mov	r0, r3
 80026ec:	f7ff ff68 	bl	80025c0 <LL_USART_TransmitData8>
            // Khng cn d liu, tt ngt TXE v t trng thi khng bn
            LL_USART_DisableIT_TXE(me->hUsart);
            me->tx_busy = false;
        }
    }
}
 80026f0:	e008      	b.n	8002704 <uart_io_tx_callback+0x56>
            LL_USART_DisableIT_TXE(me->hUsart);
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	4618      	mov	r0, r3
 80026f8:	f7ff ff32 	bl	8002560 <LL_USART_DisableIT_TXE>
            me->tx_busy = false;
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	2200      	movs	r2, #0
 8002700:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
}
 8002704:	bf00      	nop
 8002706:	3710      	adds	r7, #16
 8002708:	46bd      	mov	sp, r7
 800270a:	bd80      	pop	{r7, pc}

0800270c <di_status>:
	me->ui32PinMask = (1 << init->ui32PinNumInit);
	return ERROR_OK;
}

uint32_t di_status(di_t *me)
{
 800270c:	b480      	push	{r7}
 800270e:	b083      	sub	sp, #12
 8002710:	af00      	add	r7, sp, #0
 8002712:	6078      	str	r0, [r7, #4]
	if (me == NULL) return ERROR_INVALID_PARAM;
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	2b00      	cmp	r3, #0
 8002718:	d101      	bne.n	800271e <di_status+0x12>
 800271a:	2303      	movs	r3, #3
 800271c:	e00a      	b.n	8002734 <di_status+0x28>

	    // Check the pin state in the GPIO Input Data Register (IDR)
	    return (me->hGPIO->IDR & me->ui32PinMask) ? DI_SET : DI_RESET;
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	691a      	ldr	r2, [r3, #16]
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	685b      	ldr	r3, [r3, #4]
 8002728:	4013      	ands	r3, r2
 800272a:	2b00      	cmp	r3, #0
 800272c:	bf14      	ite	ne
 800272e:	2301      	movne	r3, #1
 8002730:	2300      	moveq	r3, #0
 8002732:	b2db      	uxtb	r3, r3
}
 8002734:	4618      	mov	r0, r3
 8002736:	370c      	adds	r7, #12
 8002738:	46bd      	mov	sp, r7
 800273a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800273e:	4770      	bx	lr

08002740 <do_init>:
#include "stdint.h"
#include "stddef.h"
#include "error_codes.h"

uint32_t do_init(do_t *me, const doInit_t * const init)
{
 8002740:	b580      	push	{r7, lr}
 8002742:	b082      	sub	sp, #8
 8002744:	af00      	add	r7, sp, #0
 8002746:	6078      	str	r0, [r7, #4]
 8002748:	6039      	str	r1, [r7, #0]
	if (me == NULL) return ERROR_INVALID_PARAM;
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	2b00      	cmp	r3, #0
 800274e:	d101      	bne.n	8002754 <do_init+0x14>
 8002750:	2303      	movs	r3, #3
 8002752:	e01b      	b.n	800278c <do_init+0x4c>
	me->hGPIO = init->hGPIOInit;
 8002754:	683b      	ldr	r3, [r7, #0]
 8002756:	681a      	ldr	r2, [r3, #0]
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	601a      	str	r2, [r3, #0]
	me->ui32PinMask = (1 << init->ui32PinNumInit);
 800275c:	683b      	ldr	r3, [r7, #0]
 800275e:	685b      	ldr	r3, [r3, #4]
 8002760:	2201      	movs	r2, #1
 8002762:	fa02 f303 	lsl.w	r3, r2, r3
 8002766:	461a      	mov	r2, r3
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	605a      	str	r2, [r3, #4]
	me->bStatus = init->bStatusInit;
 800276c:	683b      	ldr	r3, [r7, #0]
 800276e:	7a1a      	ldrb	r2, [r3, #8]
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	721a      	strb	r2, [r3, #8]
	if (me->bStatus) do_set(me);
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	7a1b      	ldrb	r3, [r3, #8]
 8002778:	2b00      	cmp	r3, #0
 800277a:	d003      	beq.n	8002784 <do_init+0x44>
 800277c:	6878      	ldr	r0, [r7, #4]
 800277e:	f000 f809 	bl	8002794 <do_set>
 8002782:	e002      	b.n	800278a <do_init+0x4a>
	else do_reset(me);
 8002784:	6878      	ldr	r0, [r7, #4]
 8002786:	f000 f817 	bl	80027b8 <do_reset>
	return ERROR_OK;
 800278a:	2300      	movs	r3, #0

}
 800278c:	4618      	mov	r0, r3
 800278e:	3708      	adds	r7, #8
 8002790:	46bd      	mov	sp, r7
 8002792:	bd80      	pop	{r7, pc}

08002794 <do_set>:

void do_set(do_t *me)
{
 8002794:	b480      	push	{r7}
 8002796:	b083      	sub	sp, #12
 8002798:	af00      	add	r7, sp, #0
 800279a:	6078      	str	r0, [r7, #4]
	me->hGPIO->BSRR =  me->ui32PinMask;
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	687a      	ldr	r2, [r7, #4]
 80027a2:	6852      	ldr	r2, [r2, #4]
 80027a4:	619a      	str	r2, [r3, #24]
	me->bStatus = true;
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	2201      	movs	r2, #1
 80027aa:	721a      	strb	r2, [r3, #8]
}
 80027ac:	bf00      	nop
 80027ae:	370c      	adds	r7, #12
 80027b0:	46bd      	mov	sp, r7
 80027b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b6:	4770      	bx	lr

080027b8 <do_reset>:

void do_reset(do_t *me)
{
 80027b8:	b480      	push	{r7}
 80027ba:	b083      	sub	sp, #12
 80027bc:	af00      	add	r7, sp, #0
 80027be:	6078      	str	r0, [r7, #4]
	me->hGPIO->BSRR =  me->ui32PinMask << 16;
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	685a      	ldr	r2, [r3, #4]
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	0412      	lsls	r2, r2, #16
 80027ca:	619a      	str	r2, [r3, #24]
	me->bStatus = false;
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	2200      	movs	r2, #0
 80027d0:	721a      	strb	r2, [r3, #8]
}
 80027d2:	bf00      	nop
 80027d4:	370c      	adds	r7, #12
 80027d6:	46bd      	mov	sp, r7
 80027d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027dc:	4770      	bx	lr

080027de <spi_io_transfer_sync>:


    return ERROR_OK;
}
uint32_t spi_io_transfer_sync(SPI_Io_t *me, uint8_t	*pui8TxBuff, uint8_t	*pui8RxBuff, uint32_t ui32Length)
{
 80027de:	b480      	push	{r7}
 80027e0:	b087      	sub	sp, #28
 80027e2:	af00      	add	r7, sp, #0
 80027e4:	60f8      	str	r0, [r7, #12]
 80027e6:	60b9      	str	r1, [r7, #8]
 80027e8:	607a      	str	r2, [r7, #4]
 80027ea:	603b      	str	r3, [r7, #0]

	SPI_TypeDef * SPIx = me->hSpi;
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	613b      	str	r3, [r7, #16]

	for (uint32_t ui32Idx = 0; ui32Idx < ui32Length; ui32Idx++)
 80027f2:	2300      	movs	r3, #0
 80027f4:	617b      	str	r3, [r7, #20]
 80027f6:	e02b      	b.n	8002850 <spi_io_transfer_sync+0x72>
	{
		while (!(SPIx->SR & SPI_SR_TXE));
 80027f8:	bf00      	nop
 80027fa:	693b      	ldr	r3, [r7, #16]
 80027fc:	689b      	ldr	r3, [r3, #8]
 80027fe:	f003 0302 	and.w	r3, r3, #2
 8002802:	2b00      	cmp	r3, #0
 8002804:	d0f9      	beq.n	80027fa <spi_io_transfer_sync+0x1c>
		if (pui8TxBuff) 	SPIx->DR = pui8TxBuff[ui32Idx];
 8002806:	68bb      	ldr	r3, [r7, #8]
 8002808:	2b00      	cmp	r3, #0
 800280a:	d007      	beq.n	800281c <spi_io_transfer_sync+0x3e>
 800280c:	68ba      	ldr	r2, [r7, #8]
 800280e:	697b      	ldr	r3, [r7, #20]
 8002810:	4413      	add	r3, r2
 8002812:	781b      	ldrb	r3, [r3, #0]
 8002814:	461a      	mov	r2, r3
 8002816:	693b      	ldr	r3, [r7, #16]
 8002818:	60da      	str	r2, [r3, #12]
 800281a:	e002      	b.n	8002822 <spi_io_transfer_sync+0x44>
		else 				SPIx->DR = 0xAA;
 800281c:	693b      	ldr	r3, [r7, #16]
 800281e:	22aa      	movs	r2, #170	@ 0xaa
 8002820:	60da      	str	r2, [r3, #12]

		while (!(SPIx->SR & SPI_SR_RXNE)) ;
 8002822:	bf00      	nop
 8002824:	693b      	ldr	r3, [r7, #16]
 8002826:	689b      	ldr	r3, [r3, #8]
 8002828:	f003 0301 	and.w	r3, r3, #1
 800282c:	2b00      	cmp	r3, #0
 800282e:	d0f9      	beq.n	8002824 <spi_io_transfer_sync+0x46>
		if (pui8RxBuff) 		pui8RxBuff[ui32Idx] = SPIx->DR;
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	2b00      	cmp	r3, #0
 8002834:	d007      	beq.n	8002846 <spi_io_transfer_sync+0x68>
 8002836:	693b      	ldr	r3, [r7, #16]
 8002838:	68d9      	ldr	r1, [r3, #12]
 800283a:	687a      	ldr	r2, [r7, #4]
 800283c:	697b      	ldr	r3, [r7, #20]
 800283e:	4413      	add	r3, r2
 8002840:	b2ca      	uxtb	r2, r1
 8002842:	701a      	strb	r2, [r3, #0]
 8002844:	e001      	b.n	800284a <spi_io_transfer_sync+0x6c>
		else 	(void)SPIx->DR;
 8002846:	693b      	ldr	r3, [r7, #16]
 8002848:	68db      	ldr	r3, [r3, #12]
	for (uint32_t ui32Idx = 0; ui32Idx < ui32Length; ui32Idx++)
 800284a:	697b      	ldr	r3, [r7, #20]
 800284c:	3301      	adds	r3, #1
 800284e:	617b      	str	r3, [r7, #20]
 8002850:	697a      	ldr	r2, [r7, #20]
 8002852:	683b      	ldr	r3, [r7, #0]
 8002854:	429a      	cmp	r2, r3
 8002856:	d3cf      	bcc.n	80027f8 <spi_io_transfer_sync+0x1a>
	}

	return ERROR_OK;
 8002858:	2300      	movs	r3, #0
}
 800285a:	4618      	mov	r0, r3
 800285c:	371c      	adds	r7, #28
 800285e:	46bd      	mov	sp, r7
 8002860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002864:	4770      	bx	lr

08002866 <_io_try_lock>:
    (var) = (val); \
    EXIT_CRITICAL(); \
} while (0)

static inline bool _io_try_lock(volatile uint8_t *pLock)
{
 8002866:	b480      	push	{r7}
 8002868:	b089      	sub	sp, #36	@ 0x24
 800286a:	af00      	add	r7, sp, #0
 800286c:	6078      	str	r0, [r7, #4]
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) );
 8002872:	69bb      	ldr	r3, [r7, #24]
 8002874:	e8d3 3f4f 	ldrexb	r3, [r3]
 8002878:	617b      	str	r3, [r7, #20]
   return ((uint8_t) result);    /* Add explicit type cast here */
 800287a:	697b      	ldr	r3, [r7, #20]
 800287c:	b2db      	uxtb	r3, r3
    uint8_t val = __LDREXB(pLock);     // c gi tr hin ti
 800287e:	77fb      	strb	r3, [r7, #31]
    if (val != 0) return false;        // nu ang lock  tht bi
 8002880:	7ffb      	ldrb	r3, [r7, #31]
 8002882:	2b00      	cmp	r3, #0
 8002884:	d001      	beq.n	800288a <_io_try_lock+0x24>
 8002886:	2300      	movs	r3, #0
 8002888:	e00e      	b.n	80028a8 <_io_try_lock+0x42>
 800288a:	2301      	movs	r3, #1
 800288c:	74fb      	strb	r3, [r7, #19]
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 8002892:	7cfa      	ldrb	r2, [r7, #19]
 8002894:	68f9      	ldr	r1, [r7, #12]
 8002896:	e8c1 2f43 	strexb	r3, r2, [r1]
 800289a:	60bb      	str	r3, [r7, #8]
   return(result);
 800289c:	68bb      	ldr	r3, [r7, #8]
    return (__STREXB(1, pLock) == 0);  // nu store thnh cng  lock thnh cng
 800289e:	2b00      	cmp	r3, #0
 80028a0:	bf0c      	ite	eq
 80028a2:	2301      	moveq	r3, #1
 80028a4:	2300      	movne	r3, #0
 80028a6:	b2db      	uxtb	r3, r3
}
 80028a8:	4618      	mov	r0, r3
 80028aa:	3724      	adds	r7, #36	@ 0x24
 80028ac:	46bd      	mov	sp, r7
 80028ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b2:	4770      	bx	lr

080028b4 <_io_unlock>:
static inline void _io_unlock(volatile uint8_t *pLock)
{
 80028b4:	b480      	push	{r7}
 80028b6:	b083      	sub	sp, #12
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	6078      	str	r0, [r7, #4]
  __ASM volatile ("dmb 0xF":::"memory");
 80028bc:	f3bf 8f5f 	dmb	sy
}
 80028c0:	bf00      	nop
    __DMB();           // hng ro b nh, m bo th t truy cp
    *pLock = 0;
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	2200      	movs	r2, #0
 80028c6:	701a      	strb	r2, [r3, #0]
}
 80028c8:	bf00      	nop
 80028ca:	370c      	adds	r7, #12
 80028cc:	46bd      	mov	sp, r7
 80028ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d2:	4770      	bx	lr

080028d4 <DS3234_read_register>:
    _io_unlock(&me->spiBus->lock);
    return ret;
}

uint32_t DS3234_read_register(DS3234_Dev_t* me, uint8_t ui8Reg, uint8_t * ui8Value)
{
 80028d4:	b580      	push	{r7, lr}
 80028d6:	b088      	sub	sp, #32
 80028d8:	af00      	add	r7, sp, #0
 80028da:	60f8      	str	r0, [r7, #12]
 80028dc:	460b      	mov	r3, r1
 80028de:	607a      	str	r2, [r7, #4]
 80028e0:	72fb      	strb	r3, [r7, #11]
	uint32_t ret;
	uint8_t ui8TxBuffer[2];
	uint8_t ui8RxBuffer[2];

	if (!_io_try_lock(&me->spiBus->lock))	return ERROR_BUSY;
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	330b      	adds	r3, #11
 80028e8:	4618      	mov	r0, r3
 80028ea:	f7ff ffbc 	bl	8002866 <_io_try_lock>
 80028ee:	4603      	mov	r3, r0
 80028f0:	f083 0301 	eor.w	r3, r3, #1
 80028f4:	b2db      	uxtb	r3, r3
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d001      	beq.n	80028fe <DS3234_read_register+0x2a>
 80028fa:	2305      	movs	r3, #5
 80028fc:	e021      	b.n	8002942 <DS3234_read_register+0x6e>
    do_reset(me->csPin);
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	685b      	ldr	r3, [r3, #4]
 8002902:	4618      	mov	r0, r3
 8002904:	f7ff ff58 	bl	80027b8 <do_reset>
    ui8TxBuffer[0] =   ui8Reg;
 8002908:	7afb      	ldrb	r3, [r7, #11]
 800290a:	763b      	strb	r3, [r7, #24]
    ui8TxBuffer[1] = 0;
 800290c:	2300      	movs	r3, #0
 800290e:	767b      	strb	r3, [r7, #25]
    ret = spi_io_transfer_sync(me->spiBus, ui8TxBuffer, ui8RxBuffer, 2);
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	6818      	ldr	r0, [r3, #0]
 8002914:	f107 0214 	add.w	r2, r7, #20
 8002918:	f107 0118 	add.w	r1, r7, #24
 800291c:	2302      	movs	r3, #2
 800291e:	f7ff ff5e 	bl	80027de <spi_io_transfer_sync>
 8002922:	61f8      	str	r0, [r7, #28]
    do_set(me->csPin);
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	685b      	ldr	r3, [r3, #4]
 8002928:	4618      	mov	r0, r3
 800292a:	f7ff ff33 	bl	8002794 <do_set>
    _io_unlock(&me->spiBus->lock);
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	330b      	adds	r3, #11
 8002934:	4618      	mov	r0, r3
 8002936:	f7ff ffbd 	bl	80028b4 <_io_unlock>
    *ui8Value = ui8RxBuffer[1];
 800293a:	7d7a      	ldrb	r2, [r7, #21]
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	701a      	strb	r2, [r3, #0]
    return ret;
 8002940:	69fb      	ldr	r3, [r7, #28]
}
 8002942:	4618      	mov	r0, r3
 8002944:	3720      	adds	r7, #32
 8002946:	46bd      	mov	sp, r7
 8002948:	bd80      	pop	{r7, pc}

0800294a <DS3234_GetTime>:
 * @brief c thi gian t DS3234
 * @param me Con tr ti cu trc DS3234_Dev_t
 * @param time Con tr ti cu trc DS3234_Time_t  lu thi gian
 */
void DS3234_GetTime(DS3234_Dev_t* me, DS3234_Time_t* time)
{
 800294a:	b580      	push	{r7, lr}
 800294c:	b084      	sub	sp, #16
 800294e:	af00      	add	r7, sp, #0
 8002950:	6078      	str	r0, [r7, #4]
 8002952:	6039      	str	r1, [r7, #0]


    // c cc thanh ghi
    uint8_t hours ;
    uint8_t year;
	DS3234_read_register(me, DS3234_REG_HOURS, &hours);
 8002954:	f107 030f 	add.w	r3, r7, #15
 8002958:	461a      	mov	r2, r3
 800295a:	2102      	movs	r1, #2
 800295c:	6878      	ldr	r0, [r7, #4]
 800295e:	f7ff ffb9 	bl	80028d4 <DS3234_read_register>
    DS3234_read_register(me, DS3234_REG_SECONDS,&time->seconds);
 8002962:	683b      	ldr	r3, [r7, #0]
 8002964:	461a      	mov	r2, r3
 8002966:	2100      	movs	r1, #0
 8002968:	6878      	ldr	r0, [r7, #4]
 800296a:	f7ff ffb3 	bl	80028d4 <DS3234_read_register>
    DS3234_read_register(me, DS3234_REG_MINUTES, &time->minutes);
 800296e:	683b      	ldr	r3, [r7, #0]
 8002970:	3301      	adds	r3, #1
 8002972:	461a      	mov	r2, r3
 8002974:	2101      	movs	r1, #1
 8002976:	6878      	ldr	r0, [r7, #4]
 8002978:	f7ff ffac 	bl	80028d4 <DS3234_read_register>
    DS3234_read_register(me, DS3234_REG_DAY, &time->day);
 800297c:	683b      	ldr	r3, [r7, #0]
 800297e:	3303      	adds	r3, #3
 8002980:	461a      	mov	r2, r3
 8002982:	2103      	movs	r1, #3
 8002984:	6878      	ldr	r0, [r7, #4]
 8002986:	f7ff ffa5 	bl	80028d4 <DS3234_read_register>
    DS3234_read_register(me, DS3234_REG_DATE, &time->date);
 800298a:	683b      	ldr	r3, [r7, #0]
 800298c:	3304      	adds	r3, #4
 800298e:	461a      	mov	r2, r3
 8002990:	2104      	movs	r1, #4
 8002992:	6878      	ldr	r0, [r7, #4]
 8002994:	f7ff ff9e 	bl	80028d4 <DS3234_read_register>
    DS3234_read_register(me, DS3234_REG_MONTH, &time->month);
 8002998:	683b      	ldr	r3, [r7, #0]
 800299a:	3305      	adds	r3, #5
 800299c:	461a      	mov	r2, r3
 800299e:	2105      	movs	r1, #5
 80029a0:	6878      	ldr	r0, [r7, #4]
 80029a2:	f7ff ff97 	bl	80028d4 <DS3234_read_register>
    DS3234_read_register(me, DS3234_REG_YEAR, &year) ; // Gi s th k 21
 80029a6:	f107 030e 	add.w	r3, r7, #14
 80029aa:	461a      	mov	r2, r3
 80029ac:	2106      	movs	r1, #6
 80029ae:	6878      	ldr	r0, [r7, #4]
 80029b0:	f7ff ff90 	bl	80028d4 <DS3234_read_register>
    time->year = year + 2000;
 80029b4:	7bbb      	ldrb	r3, [r7, #14]
 80029b6:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 80029ba:	b29a      	uxth	r2, r3
 80029bc:	683b      	ldr	r3, [r7, #0]
 80029be:	80da      	strh	r2, [r3, #6]
    // X l ch  12/24 gi
    if (hours & (1 << 6)) { // Ch  12 gi
 80029c0:	7bfb      	ldrb	r3, [r7, #15]
 80029c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d016      	beq.n	80029f8 <DS3234_GetTime+0xae>
        time->is_pm = (hours & (1 << 5)) ? 1 : 0; // Kim tra bit AM/PM
 80029ca:	7bfb      	ldrb	r3, [r7, #15]
 80029cc:	115b      	asrs	r3, r3, #5
 80029ce:	b2db      	uxtb	r3, r3
 80029d0:	f003 0301 	and.w	r3, r3, #1
 80029d4:	b2da      	uxtb	r2, r3
 80029d6:	683b      	ldr	r3, [r7, #0]
 80029d8:	721a      	strb	r2, [r3, #8]
        time->hours = DS3234_BCDToDec(hours & 0x1F); // Ly gi tr gi
 80029da:	7bfb      	ldrb	r3, [r7, #15]
 80029dc:	f003 031f 	and.w	r3, r3, #31
 80029e0:	b2db      	uxtb	r3, r3
 80029e2:	4618      	mov	r0, r3
 80029e4:	f000 f84a 	bl	8002a7c <DS3234_BCDToDec>
 80029e8:	4603      	mov	r3, r0
 80029ea:	461a      	mov	r2, r3
 80029ec:	683b      	ldr	r3, [r7, #0]
 80029ee:	709a      	strb	r2, [r3, #2]
        me->hourMode = 1;
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	2201      	movs	r2, #1
 80029f4:	721a      	strb	r2, [r3, #8]
 80029f6:	e010      	b.n	8002a1a <DS3234_GetTime+0xd0>
    } else { // Ch  24 gi
        time->is_pm = 0;
 80029f8:	683b      	ldr	r3, [r7, #0]
 80029fa:	2200      	movs	r2, #0
 80029fc:	721a      	strb	r2, [r3, #8]
        time->hours = DS3234_BCDToDec(hours & 0x3F);
 80029fe:	7bfb      	ldrb	r3, [r7, #15]
 8002a00:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002a04:	b2db      	uxtb	r3, r3
 8002a06:	4618      	mov	r0, r3
 8002a08:	f000 f838 	bl	8002a7c <DS3234_BCDToDec>
 8002a0c:	4603      	mov	r3, r0
 8002a0e:	461a      	mov	r2, r3
 8002a10:	683b      	ldr	r3, [r7, #0]
 8002a12:	709a      	strb	r2, [r3, #2]
        me->hourMode = 0;
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	2200      	movs	r2, #0
 8002a18:	721a      	strb	r2, [r3, #8]
    }
    time->seconds = DS3234_BCDToDec(time->seconds);
 8002a1a:	683b      	ldr	r3, [r7, #0]
 8002a1c:	781b      	ldrb	r3, [r3, #0]
 8002a1e:	4618      	mov	r0, r3
 8002a20:	f000 f82c 	bl	8002a7c <DS3234_BCDToDec>
 8002a24:	4603      	mov	r3, r0
 8002a26:	461a      	mov	r2, r3
 8002a28:	683b      	ldr	r3, [r7, #0]
 8002a2a:	701a      	strb	r2, [r3, #0]
    time->minutes = DS3234_BCDToDec(time->minutes);
 8002a2c:	683b      	ldr	r3, [r7, #0]
 8002a2e:	785b      	ldrb	r3, [r3, #1]
 8002a30:	4618      	mov	r0, r3
 8002a32:	f000 f823 	bl	8002a7c <DS3234_BCDToDec>
 8002a36:	4603      	mov	r3, r0
 8002a38:	461a      	mov	r2, r3
 8002a3a:	683b      	ldr	r3, [r7, #0]
 8002a3c:	705a      	strb	r2, [r3, #1]
    time->day = DS3234_BCDToDec(time->day);
 8002a3e:	683b      	ldr	r3, [r7, #0]
 8002a40:	78db      	ldrb	r3, [r3, #3]
 8002a42:	4618      	mov	r0, r3
 8002a44:	f000 f81a 	bl	8002a7c <DS3234_BCDToDec>
 8002a48:	4603      	mov	r3, r0
 8002a4a:	461a      	mov	r2, r3
 8002a4c:	683b      	ldr	r3, [r7, #0]
 8002a4e:	70da      	strb	r2, [r3, #3]
    time->date = DS3234_BCDToDec(time->date);
 8002a50:	683b      	ldr	r3, [r7, #0]
 8002a52:	791b      	ldrb	r3, [r3, #4]
 8002a54:	4618      	mov	r0, r3
 8002a56:	f000 f811 	bl	8002a7c <DS3234_BCDToDec>
 8002a5a:	4603      	mov	r3, r0
 8002a5c:	461a      	mov	r2, r3
 8002a5e:	683b      	ldr	r3, [r7, #0]
 8002a60:	711a      	strb	r2, [r3, #4]
    time->month = DS3234_BCDToDec(time->month);
 8002a62:	683b      	ldr	r3, [r7, #0]
 8002a64:	795b      	ldrb	r3, [r3, #5]
 8002a66:	4618      	mov	r0, r3
 8002a68:	f000 f808 	bl	8002a7c <DS3234_BCDToDec>
 8002a6c:	4603      	mov	r3, r0
 8002a6e:	461a      	mov	r2, r3
 8002a70:	683b      	ldr	r3, [r7, #0]
 8002a72:	715a      	strb	r2, [r3, #5]
}
 8002a74:	bf00      	nop
 8002a76:	3710      	adds	r7, #16
 8002a78:	46bd      	mov	sp, r7
 8002a7a:	bd80      	pop	{r7, pc}

08002a7c <DS3234_BCDToDec>:
 * @brief Chuyn i t BCD sang thp phn
 * @param bcd Gi tr BCD
 * @return Gi tr thp phn
 */
uint8_t DS3234_BCDToDec(uint8_t bcd)
{
 8002a7c:	b480      	push	{r7}
 8002a7e:	b083      	sub	sp, #12
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	4603      	mov	r3, r0
 8002a84:	71fb      	strb	r3, [r7, #7]
    return ((bcd >> 4) * 10) + (bcd & 0x0F);
 8002a86:	79fb      	ldrb	r3, [r7, #7]
 8002a88:	091b      	lsrs	r3, r3, #4
 8002a8a:	b2db      	uxtb	r3, r3
 8002a8c:	461a      	mov	r2, r3
 8002a8e:	0092      	lsls	r2, r2, #2
 8002a90:	4413      	add	r3, r2
 8002a92:	005b      	lsls	r3, r3, #1
 8002a94:	b2da      	uxtb	r2, r3
 8002a96:	79fb      	ldrb	r3, [r7, #7]
 8002a98:	f003 030f 	and.w	r3, r3, #15
 8002a9c:	b2db      	uxtb	r3, r3
 8002a9e:	4413      	add	r3, r2
 8002aa0:	b2db      	uxtb	r3, r3
}
 8002aa2:	4618      	mov	r0, r3
 8002aa4:	370c      	adds	r7, #12
 8002aa6:	46bd      	mov	sp, r7
 8002aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aac:	4770      	bx	lr
	...

08002ab0 <console_write>:
 * @note The function will assert if `pcBuf` is NULL.
 * @note Writing stops at the first failure of `console_putchar()`.
 */
uint32_t console_write(const char *pcBuf, uint32_t ui32Len)

{
 8002ab0:	b580      	push	{r7, lr}
 8002ab2:	b084      	sub	sp, #16
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	6078      	str	r0, [r7, #4]
 8002ab8:	6039      	str	r1, [r7, #0]
    assert(pcBuf != 0);
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d105      	bne.n	8002acc <console_write+0x1c>
 8002ac0:	4b10      	ldr	r3, [pc, #64]	@ (8002b04 <console_write+0x54>)
 8002ac2:	4a11      	ldr	r2, [pc, #68]	@ (8002b08 <console_write+0x58>)
 8002ac4:	219c      	movs	r1, #156	@ 0x9c
 8002ac6:	4811      	ldr	r0, [pc, #68]	@ (8002b0c <console_write+0x5c>)
 8002ac8:	f000 faae 	bl	8003028 <__assert_func>
    uint32_t ui32Idx;
    for (ui32Idx =0;ui32Idx<ui32Len;ui32Idx++)
 8002acc:	2300      	movs	r3, #0
 8002ace:	60fb      	str	r3, [r7, #12]
 8002ad0:	e00d      	b.n	8002aee <console_write+0x3e>
    {
    	if (console_putchar(*pcBuf) == ERROR_OK) pcBuf++;
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	781b      	ldrb	r3, [r3, #0]
 8002ad6:	4618      	mov	r0, r3
 8002ad8:	f7ff fc46 	bl	8002368 <console_putchar>
 8002adc:	4603      	mov	r3, r0
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d10a      	bne.n	8002af8 <console_write+0x48>
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	3301      	adds	r3, #1
 8002ae6:	607b      	str	r3, [r7, #4]
    for (ui32Idx =0;ui32Idx<ui32Len;ui32Idx++)
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	3301      	adds	r3, #1
 8002aec:	60fb      	str	r3, [r7, #12]
 8002aee:	68fa      	ldr	r2, [r7, #12]
 8002af0:	683b      	ldr	r3, [r7, #0]
 8002af2:	429a      	cmp	r2, r3
 8002af4:	d3ed      	bcc.n	8002ad2 <console_write+0x22>
 8002af6:	e000      	b.n	8002afa <console_write+0x4a>
    	else break;
 8002af8:	bf00      	nop
    }
    return ui32Idx;
 8002afa:	68fb      	ldr	r3, [r7, #12]
}
 8002afc:	4618      	mov	r0, r3
 8002afe:	3710      	adds	r7, #16
 8002b00:	46bd      	mov	sp, r7
 8002b02:	bd80      	pop	{r7, pc}
 8002b04:	08004024 	.word	0x08004024
 8002b08:	08004088 	.word	0x08004088
 8002b0c:	08004030 	.word	0x08004030

08002b10 <console_vprintf>:
 * @return None.
 */

void
console_vprintf(const char *pcString, va_list vaArgP)
{
 8002b10:	b580      	push	{r7, lr}
 8002b12:	b08e      	sub	sp, #56	@ 0x38
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	6078      	str	r0, [r7, #4]
 8002b18:	6039      	str	r1, [r7, #0]
    char *pcStr, pcBuf[16], cFill;

    //
    // Check the arguments.
    //
    assert(pcString != 0);
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	f040 81ed 	bne.w	8002efc <console_vprintf+0x3ec>
 8002b22:	4baf      	ldr	r3, [pc, #700]	@ (8002de0 <console_vprintf+0x2d0>)
 8002b24:	4aaf      	ldr	r2, [pc, #700]	@ (8002de4 <console_vprintf+0x2d4>)
 8002b26:	21cf      	movs	r1, #207	@ 0xcf
 8002b28:	48af      	ldr	r0, [pc, #700]	@ (8002de8 <console_vprintf+0x2d8>)
 8002b2a:	f000 fa7d 	bl	8003028 <__assert_func>
    while(*pcString)
    {
        //
        // Find the first non-% character, or the end of the string.
        //
        for(ui32Idx = 0;
 8002b2e:	2300      	movs	r3, #0
 8002b30:	637b      	str	r3, [r7, #52]	@ 0x34
 8002b32:	e002      	b.n	8002b3a <console_vprintf+0x2a>
            (pcString[ui32Idx] != '%') && (pcString[ui32Idx] != '\0');
            ui32Idx++)
 8002b34:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002b36:	3301      	adds	r3, #1
 8002b38:	637b      	str	r3, [r7, #52]	@ 0x34
            (pcString[ui32Idx] != '%') && (pcString[ui32Idx] != '\0');
 8002b3a:	687a      	ldr	r2, [r7, #4]
 8002b3c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002b3e:	4413      	add	r3, r2
 8002b40:	781b      	ldrb	r3, [r3, #0]
 8002b42:	2b25      	cmp	r3, #37	@ 0x25
 8002b44:	d005      	beq.n	8002b52 <console_vprintf+0x42>
 8002b46:	687a      	ldr	r2, [r7, #4]
 8002b48:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002b4a:	4413      	add	r3, r2
 8002b4c:	781b      	ldrb	r3, [r3, #0]
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d1f0      	bne.n	8002b34 <console_vprintf+0x24>
        }

        //
        // Write this portion of the string.
        //
        console_write(pcString, ui32Idx);
 8002b52:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8002b54:	6878      	ldr	r0, [r7, #4]
 8002b56:	f7ff ffab 	bl	8002ab0 <console_write>

        //
        // Skip the portion of the string that was written.
        //
        pcString += ui32Idx;
 8002b5a:	687a      	ldr	r2, [r7, #4]
 8002b5c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002b5e:	4413      	add	r3, r2
 8002b60:	607b      	str	r3, [r7, #4]

        //
        // See if the next character is a %.
        //
        if(*pcString == '%')
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	781b      	ldrb	r3, [r3, #0]
 8002b66:	2b25      	cmp	r3, #37	@ 0x25
 8002b68:	f040 81c8 	bne.w	8002efc <console_vprintf+0x3ec>
        {
            //
            // Skip the %.
            //
            pcString++;
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	3301      	adds	r3, #1
 8002b70:	607b      	str	r3, [r7, #4]

            //
            // Set the digit count to zero, and the fill character to space
            // (in other words, to the defaults).
            //
            ui32Count = 0;
 8002b72:	2300      	movs	r3, #0
 8002b74:	62fb      	str	r3, [r7, #44]	@ 0x2c
            cFill = ' ';
 8002b76:	2320      	movs	r3, #32
 8002b78:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
again:

            //
            // Determine how to handle the next character.
            //
            switch(*pcString++)
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	1c5a      	adds	r2, r3, #1
 8002b80:	607a      	str	r2, [r7, #4]
 8002b82:	781b      	ldrb	r3, [r3, #0]
 8002b84:	3b25      	subs	r3, #37	@ 0x25
 8002b86:	2b53      	cmp	r3, #83	@ 0x53
 8002b88:	f200 81b2 	bhi.w	8002ef0 <console_vprintf+0x3e0>
 8002b8c:	a201      	add	r2, pc, #4	@ (adr r2, 8002b94 <console_vprintf+0x84>)
 8002b8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b92:	bf00      	nop
 8002b94:	08002ee3 	.word	0x08002ee3
 8002b98:	08002ef1 	.word	0x08002ef1
 8002b9c:	08002ef1 	.word	0x08002ef1
 8002ba0:	08002ef1 	.word	0x08002ef1
 8002ba4:	08002ef1 	.word	0x08002ef1
 8002ba8:	08002ef1 	.word	0x08002ef1
 8002bac:	08002ef1 	.word	0x08002ef1
 8002bb0:	08002ef1 	.word	0x08002ef1
 8002bb4:	08002ef1 	.word	0x08002ef1
 8002bb8:	08002ef1 	.word	0x08002ef1
 8002bbc:	08002ef1 	.word	0x08002ef1
 8002bc0:	08002ce5 	.word	0x08002ce5
 8002bc4:	08002ce5 	.word	0x08002ce5
 8002bc8:	08002ce5 	.word	0x08002ce5
 8002bcc:	08002ce5 	.word	0x08002ce5
 8002bd0:	08002ce5 	.word	0x08002ce5
 8002bd4:	08002ce5 	.word	0x08002ce5
 8002bd8:	08002ce5 	.word	0x08002ce5
 8002bdc:	08002ce5 	.word	0x08002ce5
 8002be0:	08002ce5 	.word	0x08002ce5
 8002be4:	08002ce5 	.word	0x08002ce5
 8002be8:	08002ef1 	.word	0x08002ef1
 8002bec:	08002ef1 	.word	0x08002ef1
 8002bf0:	08002ef1 	.word	0x08002ef1
 8002bf4:	08002ef1 	.word	0x08002ef1
 8002bf8:	08002ef1 	.word	0x08002ef1
 8002bfc:	08002ef1 	.word	0x08002ef1
 8002c00:	08002ef1 	.word	0x08002ef1
 8002c04:	08002ef1 	.word	0x08002ef1
 8002c08:	08002ef1 	.word	0x08002ef1
 8002c0c:	08002ef1 	.word	0x08002ef1
 8002c10:	08002ef1 	.word	0x08002ef1
 8002c14:	08002ef1 	.word	0x08002ef1
 8002c18:	08002ef1 	.word	0x08002ef1
 8002c1c:	08002ef1 	.word	0x08002ef1
 8002c20:	08002ef1 	.word	0x08002ef1
 8002c24:	08002ef1 	.word	0x08002ef1
 8002c28:	08002ef1 	.word	0x08002ef1
 8002c2c:	08002ef1 	.word	0x08002ef1
 8002c30:	08002ef1 	.word	0x08002ef1
 8002c34:	08002ef1 	.word	0x08002ef1
 8002c38:	08002ef1 	.word	0x08002ef1
 8002c3c:	08002ef1 	.word	0x08002ef1
 8002c40:	08002ef1 	.word	0x08002ef1
 8002c44:	08002ef1 	.word	0x08002ef1
 8002c48:	08002ef1 	.word	0x08002ef1
 8002c4c:	08002ef1 	.word	0x08002ef1
 8002c50:	08002ef1 	.word	0x08002ef1
 8002c54:	08002ef1 	.word	0x08002ef1
 8002c58:	08002ef1 	.word	0x08002ef1
 8002c5c:	08002ef1 	.word	0x08002ef1
 8002c60:	08002dc5 	.word	0x08002dc5
 8002c64:	08002ef1 	.word	0x08002ef1
 8002c68:	08002ef1 	.word	0x08002ef1
 8002c6c:	08002ef1 	.word	0x08002ef1
 8002c70:	08002ef1 	.word	0x08002ef1
 8002c74:	08002ef1 	.word	0x08002ef1
 8002c78:	08002ef1 	.word	0x08002ef1
 8002c7c:	08002ef1 	.word	0x08002ef1
 8002c80:	08002ef1 	.word	0x08002ef1
 8002c84:	08002ef1 	.word	0x08002ef1
 8002c88:	08002ef1 	.word	0x08002ef1
 8002c8c:	08002d19 	.word	0x08002d19
 8002c90:	08002d31 	.word	0x08002d31
 8002c94:	08002ef1 	.word	0x08002ef1
 8002c98:	08002ef1 	.word	0x08002ef1
 8002c9c:	08002ef1 	.word	0x08002ef1
 8002ca0:	08002ef1 	.word	0x08002ef1
 8002ca4:	08002d31 	.word	0x08002d31
 8002ca8:	08002ef1 	.word	0x08002ef1
 8002cac:	08002ef1 	.word	0x08002ef1
 8002cb0:	08002ef1 	.word	0x08002ef1
 8002cb4:	08002ef1 	.word	0x08002ef1
 8002cb8:	08002ef1 	.word	0x08002ef1
 8002cbc:	08002ef1 	.word	0x08002ef1
 8002cc0:	08002dc5 	.word	0x08002dc5
 8002cc4:	08002ef1 	.word	0x08002ef1
 8002cc8:	08002ef1 	.word	0x08002ef1
 8002ccc:	08002d5b 	.word	0x08002d5b
 8002cd0:	08002ef1 	.word	0x08002ef1
 8002cd4:	08002dad 	.word	0x08002dad
 8002cd8:	08002ef1 	.word	0x08002ef1
 8002cdc:	08002ef1 	.word	0x08002ef1
 8002ce0:	08002dc5 	.word	0x08002dc5
                {
                    //
                    // If this is a zero, and it is the first digit, then the
                    // fill character is a zero instead of a space.
                    //
                    if((pcString[-1] == '0') && (ui32Count == 0))
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	3b01      	subs	r3, #1
 8002ce8:	781b      	ldrb	r3, [r3, #0]
 8002cea:	2b30      	cmp	r3, #48	@ 0x30
 8002cec:	d105      	bne.n	8002cfa <console_vprintf+0x1ea>
 8002cee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d102      	bne.n	8002cfa <console_vprintf+0x1ea>
                    {
                        cFill = '0';
 8002cf4:	2330      	movs	r3, #48	@ 0x30
 8002cf6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
                    }

                    //
                    // Update the digit count.
                    //
                    ui32Count *= 10;
 8002cfa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002cfc:	4613      	mov	r3, r2
 8002cfe:	009b      	lsls	r3, r3, #2
 8002d00:	4413      	add	r3, r2
 8002d02:	005b      	lsls	r3, r3, #1
 8002d04:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    ui32Count += pcString[-1] - '0';
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	3b01      	subs	r3, #1
 8002d0a:	781b      	ldrb	r3, [r3, #0]
 8002d0c:	461a      	mov	r2, r3
 8002d0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d10:	4413      	add	r3, r2
 8002d12:	3b30      	subs	r3, #48	@ 0x30
 8002d14:	62fb      	str	r3, [r7, #44]	@ 0x2c

                    //
                    // Get the next character.
                    //
                    goto again;
 8002d16:	e731      	b.n	8002b7c <console_vprintf+0x6c>
                case 'c':
                {
                    //
                    // Get the value from the varargs.
                    //
                    ui32Value = va_arg(vaArgP, uint32_t);
 8002d18:	683b      	ldr	r3, [r7, #0]
 8002d1a:	1d1a      	adds	r2, r3, #4
 8002d1c:	603a      	str	r2, [r7, #0]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	61bb      	str	r3, [r7, #24]

                    //
                    // Print out the character.
                    //
                    console_write((char *)&ui32Value, 1);
 8002d22:	f107 0318 	add.w	r3, r7, #24
 8002d26:	2101      	movs	r1, #1
 8002d28:	4618      	mov	r0, r3
 8002d2a:	f7ff fec1 	bl	8002ab0 <console_write>

                    //
                    // This command has been handled.
                    //
                    break;
 8002d2e:	e0e5      	b.n	8002efc <console_vprintf+0x3ec>
                case 'i':
                {
                    //
                    // Get the value from the varargs.
                    //
                    ui32Value = va_arg(vaArgP, uint32_t);
 8002d30:	683b      	ldr	r3, [r7, #0]
 8002d32:	1d1a      	adds	r2, r3, #4
 8002d34:	603a      	str	r2, [r7, #0]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	61bb      	str	r3, [r7, #24]

                    //
                    // Reset the buffer position.
                    //
                    ui32Pos = 0;
 8002d3a:	2300      	movs	r3, #0
 8002d3c:	633b      	str	r3, [r7, #48]	@ 0x30

                    //
                    // If the value is negative, make it positive and indicate
                    // that a minus sign is needed.
                    //
                    if((int32_t)ui32Value < 0)
 8002d3e:	69bb      	ldr	r3, [r7, #24]
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	da05      	bge.n	8002d50 <console_vprintf+0x240>
                    {
                        //
                        // Make the value positive.
                        //
                        ui32Value = -(int32_t)ui32Value;
 8002d44:	69bb      	ldr	r3, [r7, #24]
 8002d46:	425b      	negs	r3, r3
 8002d48:	61bb      	str	r3, [r7, #24]

                        //
                        // Indicate that the value is negative.
                        //
                        ui32Neg = 1;
 8002d4a:	2301      	movs	r3, #1
 8002d4c:	627b      	str	r3, [r7, #36]	@ 0x24
 8002d4e:	e001      	b.n	8002d54 <console_vprintf+0x244>
                    {
                        //
                        // Indicate that the value is positive so that a minus
                        // sign isn't inserted.
                        //
                        ui32Neg = 0;
 8002d50:	2300      	movs	r3, #0
 8002d52:	627b      	str	r3, [r7, #36]	@ 0x24
                    }

                    //
                    // Set the base to 10.
                    //
                    ui32Base = 10;
 8002d54:	230a      	movs	r3, #10
 8002d56:	62bb      	str	r3, [r7, #40]	@ 0x28

                    //
                    // Convert the value to ASCII.
                    //
                    goto convert;
 8002d58:	e03f      	b.n	8002dda <console_vprintf+0x2ca>
                case 's':
                {
                    //
                    // Get the string pointer from the varargs.
                    //
                    pcStr = va_arg(vaArgP, char *);
 8002d5a:	683b      	ldr	r3, [r7, #0]
 8002d5c:	1d1a      	adds	r2, r3, #4
 8002d5e:	603a      	str	r2, [r7, #0]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	61fb      	str	r3, [r7, #28]

                    //
                    // Determine the length of the string.
                    //
                    for(ui32Idx = 0; pcStr[ui32Idx] != '\0'; ui32Idx++)
 8002d64:	2300      	movs	r3, #0
 8002d66:	637b      	str	r3, [r7, #52]	@ 0x34
 8002d68:	e002      	b.n	8002d70 <console_vprintf+0x260>
 8002d6a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002d6c:	3301      	adds	r3, #1
 8002d6e:	637b      	str	r3, [r7, #52]	@ 0x34
 8002d70:	69fa      	ldr	r2, [r7, #28]
 8002d72:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002d74:	4413      	add	r3, r2
 8002d76:	781b      	ldrb	r3, [r3, #0]
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d1f6      	bne.n	8002d6a <console_vprintf+0x25a>
                    }

                    //
                    // Write the string.
                    //
                    console_write(pcStr, ui32Idx);
 8002d7c:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8002d7e:	69f8      	ldr	r0, [r7, #28]
 8002d80:	f7ff fe96 	bl	8002ab0 <console_write>

                    //
                    // Write any required padding spaces
                    //
                    if(ui32Count > ui32Idx)
 8002d84:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002d86:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002d88:	429a      	cmp	r2, r3
 8002d8a:	f240 80b6 	bls.w	8002efa <console_vprintf+0x3ea>
                    {
                        ui32Count -= ui32Idx;
 8002d8e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002d90:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002d92:	1ad3      	subs	r3, r2, r3
 8002d94:	62fb      	str	r3, [r7, #44]	@ 0x2c
                        while(ui32Count--)
 8002d96:	e003      	b.n	8002da0 <console_vprintf+0x290>
                        {
                        	console_write(" ", 1);
 8002d98:	2101      	movs	r1, #1
 8002d9a:	4814      	ldr	r0, [pc, #80]	@ (8002dec <console_vprintf+0x2dc>)
 8002d9c:	f7ff fe88 	bl	8002ab0 <console_write>
                        while(ui32Count--)
 8002da0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002da2:	1e5a      	subs	r2, r3, #1
 8002da4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d1f6      	bne.n	8002d98 <console_vprintf+0x288>
                    }

                    //
                    // This command has been handled.
                    //
                    break;
 8002daa:	e0a6      	b.n	8002efa <console_vprintf+0x3ea>
                case 'u':
                {
                    //
                    // Get the value from the varargs.
                    //
                    ui32Value = va_arg(vaArgP, uint32_t);
 8002dac:	683b      	ldr	r3, [r7, #0]
 8002dae:	1d1a      	adds	r2, r3, #4
 8002db0:	603a      	str	r2, [r7, #0]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	61bb      	str	r3, [r7, #24]

                    //
                    // Reset the buffer position.
                    //
                    ui32Pos = 0;
 8002db6:	2300      	movs	r3, #0
 8002db8:	633b      	str	r3, [r7, #48]	@ 0x30

                    //
                    // Set the base to 10.
                    //
                    ui32Base = 10;
 8002dba:	230a      	movs	r3, #10
 8002dbc:	62bb      	str	r3, [r7, #40]	@ 0x28

                    //
                    // Indicate that the value is positive so that a minus sign
                    // isn't inserted.
                    //
                    ui32Neg = 0;
 8002dbe:	2300      	movs	r3, #0
 8002dc0:	627b      	str	r3, [r7, #36]	@ 0x24

                    //
                    // Convert the value to ASCII.
                    //
                    goto convert;
 8002dc2:	e00a      	b.n	8002dda <console_vprintf+0x2ca>
                case 'p':
                {
                    //
                    // Get the value from the varargs.
                    //
                    ui32Value = va_arg(vaArgP, uint32_t);
 8002dc4:	683b      	ldr	r3, [r7, #0]
 8002dc6:	1d1a      	adds	r2, r3, #4
 8002dc8:	603a      	str	r2, [r7, #0]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	61bb      	str	r3, [r7, #24]

                    //
                    // Reset the buffer position.
                    //
                    ui32Pos = 0;
 8002dce:	2300      	movs	r3, #0
 8002dd0:	633b      	str	r3, [r7, #48]	@ 0x30

                    //
                    // Set the base to 16.
                    //
                    ui32Base = 16;
 8002dd2:	2310      	movs	r3, #16
 8002dd4:	62bb      	str	r3, [r7, #40]	@ 0x28

                    //
                    // Indicate that the value is positive so that a minus sign
                    // isn't inserted.
                    //
                    ui32Neg = 0;
 8002dd6:	2300      	movs	r3, #0
 8002dd8:	627b      	str	r3, [r7, #36]	@ 0x24
                    //
                    // Determine the number of digits in the string version of
                    // the value.
                    //
convert:
                    for(ui32Idx = 1;
 8002dda:	2301      	movs	r3, #1
 8002ddc:	637b      	str	r3, [r7, #52]	@ 0x34
 8002dde:	e00f      	b.n	8002e00 <console_vprintf+0x2f0>
 8002de0:	08004054 	.word	0x08004054
 8002de4:	08004098 	.word	0x08004098
 8002de8:	08004030 	.word	0x08004030
 8002dec:	08004064 	.word	0x08004064
                        (((ui32Idx * ui32Base) <= ui32Value) &&
                         (((ui32Idx * ui32Base) / ui32Base) == ui32Idx));
                        ui32Idx *= ui32Base, ui32Count--)
 8002df0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002df2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002df4:	fb02 f303 	mul.w	r3, r2, r3
 8002df8:	637b      	str	r3, [r7, #52]	@ 0x34
 8002dfa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002dfc:	3b01      	subs	r3, #1
 8002dfe:	62fb      	str	r3, [r7, #44]	@ 0x2c
                        (((ui32Idx * ui32Base) <= ui32Value) &&
 8002e00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002e02:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002e04:	fb03 f202 	mul.w	r2, r3, r2
 8002e08:	69bb      	ldr	r3, [r7, #24]
 8002e0a:	429a      	cmp	r2, r3
 8002e0c:	d809      	bhi.n	8002e22 <console_vprintf+0x312>
                         (((ui32Idx * ui32Base) / ui32Base) == ui32Idx));
 8002e0e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002e10:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002e12:	fb03 f202 	mul.w	r2, r3, r2
 8002e16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e18:	fbb2 f3f3 	udiv	r3, r2, r3
                        (((ui32Idx * ui32Base) <= ui32Value) &&
 8002e1c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002e1e:	429a      	cmp	r2, r3
 8002e20:	d0e6      	beq.n	8002df0 <console_vprintf+0x2e0>

                    //
                    // If the value is negative, reduce the count of padding
                    // characters needed.
                    //
                    if(ui32Neg)
 8002e22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d002      	beq.n	8002e2e <console_vprintf+0x31e>
                    {
                        ui32Count--;
 8002e28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e2a:	3b01      	subs	r3, #1
 8002e2c:	62fb      	str	r3, [r7, #44]	@ 0x2c

                    //
                    // If the value is negative and the value is padded with
                    // zeros, then place the minus sign before the padding.
                    //
                    if(ui32Neg && (cFill == '0'))
 8002e2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d00d      	beq.n	8002e50 <console_vprintf+0x340>
 8002e34:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002e38:	2b30      	cmp	r3, #48	@ 0x30
 8002e3a:	d109      	bne.n	8002e50 <console_vprintf+0x340>
                    {
                        //
                        // Place the minus sign in the output buffer.
                        //
                        pcBuf[ui32Pos++] = '-';
 8002e3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e3e:	1c5a      	adds	r2, r3, #1
 8002e40:	633a      	str	r2, [r7, #48]	@ 0x30
 8002e42:	3338      	adds	r3, #56	@ 0x38
 8002e44:	443b      	add	r3, r7
 8002e46:	222d      	movs	r2, #45	@ 0x2d
 8002e48:	f803 2c30 	strb.w	r2, [r3, #-48]

                        //
                        // The minus sign has been placed, so turn off the
                        // negative flag.
                        //
                        ui32Neg = 0;
 8002e4c:	2300      	movs	r3, #0
 8002e4e:	627b      	str	r3, [r7, #36]	@ 0x24

                    //
                    // Provide additional padding at the beginning of the
                    // string conversion if needed.
                    //
                    if((ui32Count > 1) && (ui32Count < 16))
 8002e50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e52:	2b01      	cmp	r3, #1
 8002e54:	d915      	bls.n	8002e82 <console_vprintf+0x372>
 8002e56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e58:	2b0f      	cmp	r3, #15
 8002e5a:	d812      	bhi.n	8002e82 <console_vprintf+0x372>
                    {
                        for(ui32Count--; ui32Count; ui32Count--)
 8002e5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e5e:	3b01      	subs	r3, #1
 8002e60:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002e62:	e00b      	b.n	8002e7c <console_vprintf+0x36c>
                        {
                            pcBuf[ui32Pos++] = cFill;
 8002e64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e66:	1c5a      	adds	r2, r3, #1
 8002e68:	633a      	str	r2, [r7, #48]	@ 0x30
 8002e6a:	3338      	adds	r3, #56	@ 0x38
 8002e6c:	443b      	add	r3, r7
 8002e6e:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8002e72:	f803 2c30 	strb.w	r2, [r3, #-48]
                        for(ui32Count--; ui32Count; ui32Count--)
 8002e76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e78:	3b01      	subs	r3, #1
 8002e7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002e7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d1f0      	bne.n	8002e64 <console_vprintf+0x354>

                    //
                    // If the value is negative, then place the minus sign
                    // before the number.
                    //
                    if(ui32Neg)
 8002e82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d022      	beq.n	8002ece <console_vprintf+0x3be>
                    {
                        //
                        // Place the minus sign in the output buffer.
                        //
                        pcBuf[ui32Pos++] = '-';
 8002e88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e8a:	1c5a      	adds	r2, r3, #1
 8002e8c:	633a      	str	r2, [r7, #48]	@ 0x30
 8002e8e:	3338      	adds	r3, #56	@ 0x38
 8002e90:	443b      	add	r3, r7
 8002e92:	222d      	movs	r2, #45	@ 0x2d
 8002e94:	f803 2c30 	strb.w	r2, [r3, #-48]
                    }

                    //
                    // Convert the value into a string.
                    //
                    for(; ui32Idx; ui32Idx /= ui32Base)
 8002e98:	e019      	b.n	8002ece <console_vprintf+0x3be>
                    {
                        pcBuf[ui32Pos++] =
                            g_pcHex[(ui32Value / ui32Idx) % ui32Base];
 8002e9a:	481d      	ldr	r0, [pc, #116]	@ (8002f10 <console_vprintf+0x400>)
 8002e9c:	69ba      	ldr	r2, [r7, #24]
 8002e9e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002ea0:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ea4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002ea6:	fbb3 f2f2 	udiv	r2, r3, r2
 8002eaa:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002eac:	fb01 f202 	mul.w	r2, r1, r2
 8002eb0:	1a9b      	subs	r3, r3, r2
 8002eb2:	18c2      	adds	r2, r0, r3
                        pcBuf[ui32Pos++] =
 8002eb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002eb6:	1c59      	adds	r1, r3, #1
 8002eb8:	6339      	str	r1, [r7, #48]	@ 0x30
                            g_pcHex[(ui32Value / ui32Idx) % ui32Base];
 8002eba:	7812      	ldrb	r2, [r2, #0]
                        pcBuf[ui32Pos++] =
 8002ebc:	3338      	adds	r3, #56	@ 0x38
 8002ebe:	443b      	add	r3, r7
 8002ec0:	f803 2c30 	strb.w	r2, [r3, #-48]
                    for(; ui32Idx; ui32Idx /= ui32Base)
 8002ec4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002ec6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ec8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ecc:	637b      	str	r3, [r7, #52]	@ 0x34
 8002ece:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d1e2      	bne.n	8002e9a <console_vprintf+0x38a>
                    }

                    //
                    // Write the string.
                    //
                    console_write(pcBuf, ui32Pos);
 8002ed4:	f107 0308 	add.w	r3, r7, #8
 8002ed8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002eda:	4618      	mov	r0, r3
 8002edc:	f7ff fde8 	bl	8002ab0 <console_write>

                    //
                    // This command has been handled.
                    //
                    break;
 8002ee0:	e00c      	b.n	8002efc <console_vprintf+0x3ec>
                case '%':
                {
                    //
                    // Simply write a single %.
                    //
                	console_write(pcString - 1, 1);
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	3b01      	subs	r3, #1
 8002ee6:	2101      	movs	r1, #1
 8002ee8:	4618      	mov	r0, r3
 8002eea:	f7ff fde1 	bl	8002ab0 <console_write>

                    //
                    // This command has been handled.
                    //
                    break;
 8002eee:	e005      	b.n	8002efc <console_vprintf+0x3ec>
                default:
                {
                    //
                    // Indicate an error.
                    //
                	console_write("ERROR", 5);
 8002ef0:	2105      	movs	r1, #5
 8002ef2:	4808      	ldr	r0, [pc, #32]	@ (8002f14 <console_vprintf+0x404>)
 8002ef4:	f7ff fddc 	bl	8002ab0 <console_write>

                    //
                    // This command has been handled.
                    //
                    break;
 8002ef8:	e000      	b.n	8002efc <console_vprintf+0x3ec>
                    break;
 8002efa:	bf00      	nop
    while(*pcString)
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	781b      	ldrb	r3, [r3, #0]
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	f47f ae14 	bne.w	8002b2e <console_vprintf+0x1e>
                }
            }
        }
    }
}
 8002f06:	bf00      	nop
 8002f08:	bf00      	nop
 8002f0a:	3738      	adds	r7, #56	@ 0x38
 8002f0c:	46bd      	mov	sp, r7
 8002f0e:	bd80      	pop	{r7, pc}
 8002f10:	08004010 	.word	0x08004010
 8002f14:	08004068 	.word	0x08004068

08002f18 <console_printf>:
//! \return None.
//
//*****************************************************************************
void
console_printf(const char *pcString, ...)
{
 8002f18:	b40f      	push	{r0, r1, r2, r3}
 8002f1a:	b580      	push	{r7, lr}
 8002f1c:	b082      	sub	sp, #8
 8002f1e:	af00      	add	r7, sp, #0
    va_list vaArgP;

    //
    // Start the varargs processing.
    //
    va_start(vaArgP, pcString);
 8002f20:	f107 0314 	add.w	r3, r7, #20
 8002f24:	607b      	str	r3, [r7, #4]

    console_vprintf(pcString, vaArgP);
 8002f26:	6879      	ldr	r1, [r7, #4]
 8002f28:	6938      	ldr	r0, [r7, #16]
 8002f2a:	f7ff fdf1 	bl	8002b10 <console_vprintf>

    //
    // We're finished with the varargs now.
    //
    va_end(vaArgP);
}
 8002f2e:	bf00      	nop
 8002f30:	3708      	adds	r7, #8
 8002f32:	46bd      	mov	sp, r7
 8002f34:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002f38:	b004      	add	sp, #16
 8002f3a:	4770      	bx	lr

08002f3c <ring_buf_put>:
    me->ui32Head =  0U;  // initialize head atomically
    me->ui32Tail =  0U;  // initialize tail atomically
    EXIT_CRITICAL();
}
//............................................................................
uint32_t ring_buf_put(RingBuf_t * const me, uint8_t const ui8Element) {
 8002f3c:	b480      	push	{r7}
 8002f3e:	b089      	sub	sp, #36	@ 0x24
 8002f40:	af00      	add	r7, sp, #0
 8002f42:	6078      	str	r0, [r7, #4]
 8002f44:	460b      	mov	r3, r1
 8002f46:	70fb      	strb	r3, [r7, #3]
 8002f48:	2320      	movs	r3, #32
 8002f4a:	613b      	str	r3, [r7, #16]
  \details Assigns the given value to the Base Priority register.
  \param [in]    basePri  Base Priority value to set
 */
__STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8002f4c:	693b      	ldr	r3, [r7, #16]
 8002f4e:	f383 8811 	msr	BASEPRI, r3
}
 8002f52:	bf00      	nop
	uint32_t ui32RetVal;
	ENTER_CRITICAL();
    uint32_t ui32Head = me->ui32Head + 1U;
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	689b      	ldr	r3, [r3, #8]
 8002f58:	3301      	adds	r3, #1
 8002f5a:	61bb      	str	r3, [r7, #24]
    if (ui32Head == me->ui32End) {
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	685b      	ldr	r3, [r3, #4]
 8002f60:	69ba      	ldr	r2, [r7, #24]
 8002f62:	429a      	cmp	r2, r3
 8002f64:	d101      	bne.n	8002f6a <ring_buf_put+0x2e>
        ui32Head = 0U;
 8002f66:	2300      	movs	r3, #0
 8002f68:	61bb      	str	r3, [r7, #24]
    }
    uint32_t ui32Tail = me->ui32Tail;
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	68db      	ldr	r3, [r3, #12]
 8002f6e:	617b      	str	r3, [r7, #20]
    if (ui32Head != ui32Tail) { // buffer NOT full?
 8002f70:	69ba      	ldr	r2, [r7, #24]
 8002f72:	697b      	ldr	r3, [r7, #20]
 8002f74:	429a      	cmp	r2, r3
 8002f76:	d00c      	beq.n	8002f92 <ring_buf_put+0x56>
        me->p_ui8Buf[me->ui32Head] = ui8Element;
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681a      	ldr	r2, [r3, #0]
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	689b      	ldr	r3, [r3, #8]
 8002f80:	4413      	add	r3, r2
 8002f82:	78fa      	ldrb	r2, [r7, #3]
 8002f84:	701a      	strb	r2, [r3, #0]
        me->ui32Head = ui32Head;
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	69ba      	ldr	r2, [r7, #24]
 8002f8a:	609a      	str	r2, [r3, #8]
        ui32RetVal = ERROR_OK;
 8002f8c:	2300      	movs	r3, #0
 8002f8e:	61fb      	str	r3, [r7, #28]
 8002f90:	e001      	b.n	8002f96 <ring_buf_put+0x5a>
    }
    else {
    	ui32RetVal = ERROR_BUFFER_FULL; // buffer full
 8002f92:	2308      	movs	r3, #8
 8002f94:	61fb      	str	r3, [r7, #28]
 8002f96:	2300      	movs	r3, #0
 8002f98:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	f383 8811 	msr	BASEPRI, r3
}
 8002fa0:	bf00      	nop
    }
    EXIT_CRITICAL();
    return ui32RetVal;
 8002fa2:	69fb      	ldr	r3, [r7, #28]
}
 8002fa4:	4618      	mov	r0, r3
 8002fa6:	3724      	adds	r7, #36	@ 0x24
 8002fa8:	46bd      	mov	sp, r7
 8002faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fae:	4770      	bx	lr

08002fb0 <ring_buf_get>:
//............................................................................
uint32_t ring_buf_get(RingBuf_t * const me, uint8_t *pui8Element) {
 8002fb0:	b480      	push	{r7}
 8002fb2:	b089      	sub	sp, #36	@ 0x24
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	6078      	str	r0, [r7, #4]
 8002fb8:	6039      	str	r1, [r7, #0]
 8002fba:	2320      	movs	r3, #32
 8002fbc:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8002fbe:	693b      	ldr	r3, [r7, #16]
 8002fc0:	f383 8811 	msr	BASEPRI, r3
}
 8002fc4:	bf00      	nop
	uint32_t ui32RetVal;
	ENTER_CRITICAL();
    uint32_t ui32Tail = me->ui32Tail;
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	68db      	ldr	r3, [r3, #12]
 8002fca:	61bb      	str	r3, [r7, #24]
    uint32_t ui32Head = me->ui32Head;
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	689b      	ldr	r3, [r3, #8]
 8002fd0:	617b      	str	r3, [r7, #20]
    if (ui32Head != ui32Tail) { // buffer NOT empty?
 8002fd2:	697a      	ldr	r2, [r7, #20]
 8002fd4:	69bb      	ldr	r3, [r7, #24]
 8002fd6:	429a      	cmp	r2, r3
 8002fd8:	d016      	beq.n	8003008 <ring_buf_get+0x58>
        *pui8Element = me->p_ui8Buf[ui32Tail];
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681a      	ldr	r2, [r3, #0]
 8002fde:	69bb      	ldr	r3, [r7, #24]
 8002fe0:	4413      	add	r3, r2
 8002fe2:	781a      	ldrb	r2, [r3, #0]
 8002fe4:	683b      	ldr	r3, [r7, #0]
 8002fe6:	701a      	strb	r2, [r3, #0]
        ++ui32Tail;
 8002fe8:	69bb      	ldr	r3, [r7, #24]
 8002fea:	3301      	adds	r3, #1
 8002fec:	61bb      	str	r3, [r7, #24]
        if (ui32Tail == me->ui32End) {
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	685b      	ldr	r3, [r3, #4]
 8002ff2:	69ba      	ldr	r2, [r7, #24]
 8002ff4:	429a      	cmp	r2, r3
 8002ff6:	d101      	bne.n	8002ffc <ring_buf_get+0x4c>
            ui32Tail = 0U;
 8002ff8:	2300      	movs	r3, #0
 8002ffa:	61bb      	str	r3, [r7, #24]
        }
        me->ui32Tail = ui32Tail;
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	69ba      	ldr	r2, [r7, #24]
 8003000:	60da      	str	r2, [r3, #12]
        ui32RetVal = ERROR_OK;
 8003002:	2300      	movs	r3, #0
 8003004:	61fb      	str	r3, [r7, #28]
 8003006:	e001      	b.n	800300c <ring_buf_get+0x5c>
    }
    else {
        ui32RetVal = ERROR_BUFFER_EMPTY; // buffer empty
 8003008:	2309      	movs	r3, #9
 800300a:	61fb      	str	r3, [r7, #28]
 800300c:	2300      	movs	r3, #0
 800300e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	f383 8811 	msr	BASEPRI, r3
}
 8003016:	bf00      	nop
    }
    EXIT_CRITICAL();
    return ui32RetVal;
 8003018:	69fb      	ldr	r3, [r7, #28]
}
 800301a:	4618      	mov	r0, r3
 800301c:	3724      	adds	r7, #36	@ 0x24
 800301e:	46bd      	mov	sp, r7
 8003020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003024:	4770      	bx	lr
	...

08003028 <__assert_func>:
 8003028:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800302a:	4614      	mov	r4, r2
 800302c:	461a      	mov	r2, r3
 800302e:	4b09      	ldr	r3, [pc, #36]	@ (8003054 <__assert_func+0x2c>)
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	4605      	mov	r5, r0
 8003034:	68d8      	ldr	r0, [r3, #12]
 8003036:	b14c      	cbz	r4, 800304c <__assert_func+0x24>
 8003038:	4b07      	ldr	r3, [pc, #28]	@ (8003058 <__assert_func+0x30>)
 800303a:	9100      	str	r1, [sp, #0]
 800303c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8003040:	4906      	ldr	r1, [pc, #24]	@ (800305c <__assert_func+0x34>)
 8003042:	462b      	mov	r3, r5
 8003044:	f000 f8b2 	bl	80031ac <fiprintf>
 8003048:	f000 f99f 	bl	800338a <abort>
 800304c:	4b04      	ldr	r3, [pc, #16]	@ (8003060 <__assert_func+0x38>)
 800304e:	461c      	mov	r4, r3
 8003050:	e7f3      	b.n	800303a <__assert_func+0x12>
 8003052:	bf00      	nop
 8003054:	20000068 	.word	0x20000068
 8003058:	080040a8 	.word	0x080040a8
 800305c:	080040b5 	.word	0x080040b5
 8003060:	080040e3 	.word	0x080040e3

08003064 <std>:
 8003064:	2300      	movs	r3, #0
 8003066:	b510      	push	{r4, lr}
 8003068:	4604      	mov	r4, r0
 800306a:	e9c0 3300 	strd	r3, r3, [r0]
 800306e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003072:	6083      	str	r3, [r0, #8]
 8003074:	8181      	strh	r1, [r0, #12]
 8003076:	6643      	str	r3, [r0, #100]	@ 0x64
 8003078:	81c2      	strh	r2, [r0, #14]
 800307a:	6183      	str	r3, [r0, #24]
 800307c:	4619      	mov	r1, r3
 800307e:	2208      	movs	r2, #8
 8003080:	305c      	adds	r0, #92	@ 0x5c
 8003082:	f000 f906 	bl	8003292 <memset>
 8003086:	4b0d      	ldr	r3, [pc, #52]	@ (80030bc <std+0x58>)
 8003088:	6263      	str	r3, [r4, #36]	@ 0x24
 800308a:	4b0d      	ldr	r3, [pc, #52]	@ (80030c0 <std+0x5c>)
 800308c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800308e:	4b0d      	ldr	r3, [pc, #52]	@ (80030c4 <std+0x60>)
 8003090:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003092:	4b0d      	ldr	r3, [pc, #52]	@ (80030c8 <std+0x64>)
 8003094:	6323      	str	r3, [r4, #48]	@ 0x30
 8003096:	4b0d      	ldr	r3, [pc, #52]	@ (80030cc <std+0x68>)
 8003098:	6224      	str	r4, [r4, #32]
 800309a:	429c      	cmp	r4, r3
 800309c:	d006      	beq.n	80030ac <std+0x48>
 800309e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80030a2:	4294      	cmp	r4, r2
 80030a4:	d002      	beq.n	80030ac <std+0x48>
 80030a6:	33d0      	adds	r3, #208	@ 0xd0
 80030a8:	429c      	cmp	r4, r3
 80030aa:	d105      	bne.n	80030b8 <std+0x54>
 80030ac:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80030b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80030b4:	f000 b966 	b.w	8003384 <__retarget_lock_init_recursive>
 80030b8:	bd10      	pop	{r4, pc}
 80030ba:	bf00      	nop
 80030bc:	0800320d 	.word	0x0800320d
 80030c0:	0800322f 	.word	0x0800322f
 80030c4:	08003267 	.word	0x08003267
 80030c8:	0800328b 	.word	0x0800328b
 80030cc:	200002f4 	.word	0x200002f4

080030d0 <stdio_exit_handler>:
 80030d0:	4a02      	ldr	r2, [pc, #8]	@ (80030dc <stdio_exit_handler+0xc>)
 80030d2:	4903      	ldr	r1, [pc, #12]	@ (80030e0 <stdio_exit_handler+0x10>)
 80030d4:	4803      	ldr	r0, [pc, #12]	@ (80030e4 <stdio_exit_handler+0x14>)
 80030d6:	f000 b87b 	b.w	80031d0 <_fwalk_sglue>
 80030da:	bf00      	nop
 80030dc:	2000005c 	.word	0x2000005c
 80030e0:	08003c2d 	.word	0x08003c2d
 80030e4:	2000006c 	.word	0x2000006c

080030e8 <cleanup_stdio>:
 80030e8:	6841      	ldr	r1, [r0, #4]
 80030ea:	4b0c      	ldr	r3, [pc, #48]	@ (800311c <cleanup_stdio+0x34>)
 80030ec:	4299      	cmp	r1, r3
 80030ee:	b510      	push	{r4, lr}
 80030f0:	4604      	mov	r4, r0
 80030f2:	d001      	beq.n	80030f8 <cleanup_stdio+0x10>
 80030f4:	f000 fd9a 	bl	8003c2c <_fflush_r>
 80030f8:	68a1      	ldr	r1, [r4, #8]
 80030fa:	4b09      	ldr	r3, [pc, #36]	@ (8003120 <cleanup_stdio+0x38>)
 80030fc:	4299      	cmp	r1, r3
 80030fe:	d002      	beq.n	8003106 <cleanup_stdio+0x1e>
 8003100:	4620      	mov	r0, r4
 8003102:	f000 fd93 	bl	8003c2c <_fflush_r>
 8003106:	68e1      	ldr	r1, [r4, #12]
 8003108:	4b06      	ldr	r3, [pc, #24]	@ (8003124 <cleanup_stdio+0x3c>)
 800310a:	4299      	cmp	r1, r3
 800310c:	d004      	beq.n	8003118 <cleanup_stdio+0x30>
 800310e:	4620      	mov	r0, r4
 8003110:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003114:	f000 bd8a 	b.w	8003c2c <_fflush_r>
 8003118:	bd10      	pop	{r4, pc}
 800311a:	bf00      	nop
 800311c:	200002f4 	.word	0x200002f4
 8003120:	2000035c 	.word	0x2000035c
 8003124:	200003c4 	.word	0x200003c4

08003128 <global_stdio_init.part.0>:
 8003128:	b510      	push	{r4, lr}
 800312a:	4b0b      	ldr	r3, [pc, #44]	@ (8003158 <global_stdio_init.part.0+0x30>)
 800312c:	4c0b      	ldr	r4, [pc, #44]	@ (800315c <global_stdio_init.part.0+0x34>)
 800312e:	4a0c      	ldr	r2, [pc, #48]	@ (8003160 <global_stdio_init.part.0+0x38>)
 8003130:	601a      	str	r2, [r3, #0]
 8003132:	4620      	mov	r0, r4
 8003134:	2200      	movs	r2, #0
 8003136:	2104      	movs	r1, #4
 8003138:	f7ff ff94 	bl	8003064 <std>
 800313c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8003140:	2201      	movs	r2, #1
 8003142:	2109      	movs	r1, #9
 8003144:	f7ff ff8e 	bl	8003064 <std>
 8003148:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800314c:	2202      	movs	r2, #2
 800314e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003152:	2112      	movs	r1, #18
 8003154:	f7ff bf86 	b.w	8003064 <std>
 8003158:	2000042c 	.word	0x2000042c
 800315c:	200002f4 	.word	0x200002f4
 8003160:	080030d1 	.word	0x080030d1

08003164 <__sfp_lock_acquire>:
 8003164:	4801      	ldr	r0, [pc, #4]	@ (800316c <__sfp_lock_acquire+0x8>)
 8003166:	f000 b90e 	b.w	8003386 <__retarget_lock_acquire_recursive>
 800316a:	bf00      	nop
 800316c:	20000435 	.word	0x20000435

08003170 <__sfp_lock_release>:
 8003170:	4801      	ldr	r0, [pc, #4]	@ (8003178 <__sfp_lock_release+0x8>)
 8003172:	f000 b909 	b.w	8003388 <__retarget_lock_release_recursive>
 8003176:	bf00      	nop
 8003178:	20000435 	.word	0x20000435

0800317c <__sinit>:
 800317c:	b510      	push	{r4, lr}
 800317e:	4604      	mov	r4, r0
 8003180:	f7ff fff0 	bl	8003164 <__sfp_lock_acquire>
 8003184:	6a23      	ldr	r3, [r4, #32]
 8003186:	b11b      	cbz	r3, 8003190 <__sinit+0x14>
 8003188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800318c:	f7ff bff0 	b.w	8003170 <__sfp_lock_release>
 8003190:	4b04      	ldr	r3, [pc, #16]	@ (80031a4 <__sinit+0x28>)
 8003192:	6223      	str	r3, [r4, #32]
 8003194:	4b04      	ldr	r3, [pc, #16]	@ (80031a8 <__sinit+0x2c>)
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	2b00      	cmp	r3, #0
 800319a:	d1f5      	bne.n	8003188 <__sinit+0xc>
 800319c:	f7ff ffc4 	bl	8003128 <global_stdio_init.part.0>
 80031a0:	e7f2      	b.n	8003188 <__sinit+0xc>
 80031a2:	bf00      	nop
 80031a4:	080030e9 	.word	0x080030e9
 80031a8:	2000042c 	.word	0x2000042c

080031ac <fiprintf>:
 80031ac:	b40e      	push	{r1, r2, r3}
 80031ae:	b503      	push	{r0, r1, lr}
 80031b0:	4601      	mov	r1, r0
 80031b2:	ab03      	add	r3, sp, #12
 80031b4:	4805      	ldr	r0, [pc, #20]	@ (80031cc <fiprintf+0x20>)
 80031b6:	f853 2b04 	ldr.w	r2, [r3], #4
 80031ba:	6800      	ldr	r0, [r0, #0]
 80031bc:	9301      	str	r3, [sp, #4]
 80031be:	f000 fa0d 	bl	80035dc <_vfiprintf_r>
 80031c2:	b002      	add	sp, #8
 80031c4:	f85d eb04 	ldr.w	lr, [sp], #4
 80031c8:	b003      	add	sp, #12
 80031ca:	4770      	bx	lr
 80031cc:	20000068 	.word	0x20000068

080031d0 <_fwalk_sglue>:
 80031d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80031d4:	4607      	mov	r7, r0
 80031d6:	4688      	mov	r8, r1
 80031d8:	4614      	mov	r4, r2
 80031da:	2600      	movs	r6, #0
 80031dc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80031e0:	f1b9 0901 	subs.w	r9, r9, #1
 80031e4:	d505      	bpl.n	80031f2 <_fwalk_sglue+0x22>
 80031e6:	6824      	ldr	r4, [r4, #0]
 80031e8:	2c00      	cmp	r4, #0
 80031ea:	d1f7      	bne.n	80031dc <_fwalk_sglue+0xc>
 80031ec:	4630      	mov	r0, r6
 80031ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80031f2:	89ab      	ldrh	r3, [r5, #12]
 80031f4:	2b01      	cmp	r3, #1
 80031f6:	d907      	bls.n	8003208 <_fwalk_sglue+0x38>
 80031f8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80031fc:	3301      	adds	r3, #1
 80031fe:	d003      	beq.n	8003208 <_fwalk_sglue+0x38>
 8003200:	4629      	mov	r1, r5
 8003202:	4638      	mov	r0, r7
 8003204:	47c0      	blx	r8
 8003206:	4306      	orrs	r6, r0
 8003208:	3568      	adds	r5, #104	@ 0x68
 800320a:	e7e9      	b.n	80031e0 <_fwalk_sglue+0x10>

0800320c <__sread>:
 800320c:	b510      	push	{r4, lr}
 800320e:	460c      	mov	r4, r1
 8003210:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003214:	f000 f868 	bl	80032e8 <_read_r>
 8003218:	2800      	cmp	r0, #0
 800321a:	bfab      	itete	ge
 800321c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800321e:	89a3      	ldrhlt	r3, [r4, #12]
 8003220:	181b      	addge	r3, r3, r0
 8003222:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8003226:	bfac      	ite	ge
 8003228:	6563      	strge	r3, [r4, #84]	@ 0x54
 800322a:	81a3      	strhlt	r3, [r4, #12]
 800322c:	bd10      	pop	{r4, pc}

0800322e <__swrite>:
 800322e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003232:	461f      	mov	r7, r3
 8003234:	898b      	ldrh	r3, [r1, #12]
 8003236:	05db      	lsls	r3, r3, #23
 8003238:	4605      	mov	r5, r0
 800323a:	460c      	mov	r4, r1
 800323c:	4616      	mov	r6, r2
 800323e:	d505      	bpl.n	800324c <__swrite+0x1e>
 8003240:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003244:	2302      	movs	r3, #2
 8003246:	2200      	movs	r2, #0
 8003248:	f000 f83c 	bl	80032c4 <_lseek_r>
 800324c:	89a3      	ldrh	r3, [r4, #12]
 800324e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003252:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003256:	81a3      	strh	r3, [r4, #12]
 8003258:	4632      	mov	r2, r6
 800325a:	463b      	mov	r3, r7
 800325c:	4628      	mov	r0, r5
 800325e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003262:	f000 b853 	b.w	800330c <_write_r>

08003266 <__sseek>:
 8003266:	b510      	push	{r4, lr}
 8003268:	460c      	mov	r4, r1
 800326a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800326e:	f000 f829 	bl	80032c4 <_lseek_r>
 8003272:	1c43      	adds	r3, r0, #1
 8003274:	89a3      	ldrh	r3, [r4, #12]
 8003276:	bf15      	itete	ne
 8003278:	6560      	strne	r0, [r4, #84]	@ 0x54
 800327a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800327e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8003282:	81a3      	strheq	r3, [r4, #12]
 8003284:	bf18      	it	ne
 8003286:	81a3      	strhne	r3, [r4, #12]
 8003288:	bd10      	pop	{r4, pc}

0800328a <__sclose>:
 800328a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800328e:	f000 b809 	b.w	80032a4 <_close_r>

08003292 <memset>:
 8003292:	4402      	add	r2, r0
 8003294:	4603      	mov	r3, r0
 8003296:	4293      	cmp	r3, r2
 8003298:	d100      	bne.n	800329c <memset+0xa>
 800329a:	4770      	bx	lr
 800329c:	f803 1b01 	strb.w	r1, [r3], #1
 80032a0:	e7f9      	b.n	8003296 <memset+0x4>
	...

080032a4 <_close_r>:
 80032a4:	b538      	push	{r3, r4, r5, lr}
 80032a6:	4d06      	ldr	r5, [pc, #24]	@ (80032c0 <_close_r+0x1c>)
 80032a8:	2300      	movs	r3, #0
 80032aa:	4604      	mov	r4, r0
 80032ac:	4608      	mov	r0, r1
 80032ae:	602b      	str	r3, [r5, #0]
 80032b0:	f7fd fe5a 	bl	8000f68 <_close>
 80032b4:	1c43      	adds	r3, r0, #1
 80032b6:	d102      	bne.n	80032be <_close_r+0x1a>
 80032b8:	682b      	ldr	r3, [r5, #0]
 80032ba:	b103      	cbz	r3, 80032be <_close_r+0x1a>
 80032bc:	6023      	str	r3, [r4, #0]
 80032be:	bd38      	pop	{r3, r4, r5, pc}
 80032c0:	20000430 	.word	0x20000430

080032c4 <_lseek_r>:
 80032c4:	b538      	push	{r3, r4, r5, lr}
 80032c6:	4d07      	ldr	r5, [pc, #28]	@ (80032e4 <_lseek_r+0x20>)
 80032c8:	4604      	mov	r4, r0
 80032ca:	4608      	mov	r0, r1
 80032cc:	4611      	mov	r1, r2
 80032ce:	2200      	movs	r2, #0
 80032d0:	602a      	str	r2, [r5, #0]
 80032d2:	461a      	mov	r2, r3
 80032d4:	f7fd fe6f 	bl	8000fb6 <_lseek>
 80032d8:	1c43      	adds	r3, r0, #1
 80032da:	d102      	bne.n	80032e2 <_lseek_r+0x1e>
 80032dc:	682b      	ldr	r3, [r5, #0]
 80032de:	b103      	cbz	r3, 80032e2 <_lseek_r+0x1e>
 80032e0:	6023      	str	r3, [r4, #0]
 80032e2:	bd38      	pop	{r3, r4, r5, pc}
 80032e4:	20000430 	.word	0x20000430

080032e8 <_read_r>:
 80032e8:	b538      	push	{r3, r4, r5, lr}
 80032ea:	4d07      	ldr	r5, [pc, #28]	@ (8003308 <_read_r+0x20>)
 80032ec:	4604      	mov	r4, r0
 80032ee:	4608      	mov	r0, r1
 80032f0:	4611      	mov	r1, r2
 80032f2:	2200      	movs	r2, #0
 80032f4:	602a      	str	r2, [r5, #0]
 80032f6:	461a      	mov	r2, r3
 80032f8:	f7fd fdfd 	bl	8000ef6 <_read>
 80032fc:	1c43      	adds	r3, r0, #1
 80032fe:	d102      	bne.n	8003306 <_read_r+0x1e>
 8003300:	682b      	ldr	r3, [r5, #0]
 8003302:	b103      	cbz	r3, 8003306 <_read_r+0x1e>
 8003304:	6023      	str	r3, [r4, #0]
 8003306:	bd38      	pop	{r3, r4, r5, pc}
 8003308:	20000430 	.word	0x20000430

0800330c <_write_r>:
 800330c:	b538      	push	{r3, r4, r5, lr}
 800330e:	4d07      	ldr	r5, [pc, #28]	@ (800332c <_write_r+0x20>)
 8003310:	4604      	mov	r4, r0
 8003312:	4608      	mov	r0, r1
 8003314:	4611      	mov	r1, r2
 8003316:	2200      	movs	r2, #0
 8003318:	602a      	str	r2, [r5, #0]
 800331a:	461a      	mov	r2, r3
 800331c:	f7fd fe08 	bl	8000f30 <_write>
 8003320:	1c43      	adds	r3, r0, #1
 8003322:	d102      	bne.n	800332a <_write_r+0x1e>
 8003324:	682b      	ldr	r3, [r5, #0]
 8003326:	b103      	cbz	r3, 800332a <_write_r+0x1e>
 8003328:	6023      	str	r3, [r4, #0]
 800332a:	bd38      	pop	{r3, r4, r5, pc}
 800332c:	20000430 	.word	0x20000430

08003330 <__errno>:
 8003330:	4b01      	ldr	r3, [pc, #4]	@ (8003338 <__errno+0x8>)
 8003332:	6818      	ldr	r0, [r3, #0]
 8003334:	4770      	bx	lr
 8003336:	bf00      	nop
 8003338:	20000068 	.word	0x20000068

0800333c <__libc_init_array>:
 800333c:	b570      	push	{r4, r5, r6, lr}
 800333e:	4d0d      	ldr	r5, [pc, #52]	@ (8003374 <__libc_init_array+0x38>)
 8003340:	4c0d      	ldr	r4, [pc, #52]	@ (8003378 <__libc_init_array+0x3c>)
 8003342:	1b64      	subs	r4, r4, r5
 8003344:	10a4      	asrs	r4, r4, #2
 8003346:	2600      	movs	r6, #0
 8003348:	42a6      	cmp	r6, r4
 800334a:	d109      	bne.n	8003360 <__libc_init_array+0x24>
 800334c:	4d0b      	ldr	r5, [pc, #44]	@ (800337c <__libc_init_array+0x40>)
 800334e:	4c0c      	ldr	r4, [pc, #48]	@ (8003380 <__libc_init_array+0x44>)
 8003350:	f000 fe00 	bl	8003f54 <_init>
 8003354:	1b64      	subs	r4, r4, r5
 8003356:	10a4      	asrs	r4, r4, #2
 8003358:	2600      	movs	r6, #0
 800335a:	42a6      	cmp	r6, r4
 800335c:	d105      	bne.n	800336a <__libc_init_array+0x2e>
 800335e:	bd70      	pop	{r4, r5, r6, pc}
 8003360:	f855 3b04 	ldr.w	r3, [r5], #4
 8003364:	4798      	blx	r3
 8003366:	3601      	adds	r6, #1
 8003368:	e7ee      	b.n	8003348 <__libc_init_array+0xc>
 800336a:	f855 3b04 	ldr.w	r3, [r5], #4
 800336e:	4798      	blx	r3
 8003370:	3601      	adds	r6, #1
 8003372:	e7f2      	b.n	800335a <__libc_init_array+0x1e>
 8003374:	08004120 	.word	0x08004120
 8003378:	08004120 	.word	0x08004120
 800337c:	08004120 	.word	0x08004120
 8003380:	08004124 	.word	0x08004124

08003384 <__retarget_lock_init_recursive>:
 8003384:	4770      	bx	lr

08003386 <__retarget_lock_acquire_recursive>:
 8003386:	4770      	bx	lr

08003388 <__retarget_lock_release_recursive>:
 8003388:	4770      	bx	lr

0800338a <abort>:
 800338a:	b508      	push	{r3, lr}
 800338c:	2006      	movs	r0, #6
 800338e:	f000 fd31 	bl	8003df4 <raise>
 8003392:	2001      	movs	r0, #1
 8003394:	f7fd fda4 	bl	8000ee0 <_exit>

08003398 <_free_r>:
 8003398:	b538      	push	{r3, r4, r5, lr}
 800339a:	4605      	mov	r5, r0
 800339c:	2900      	cmp	r1, #0
 800339e:	d041      	beq.n	8003424 <_free_r+0x8c>
 80033a0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80033a4:	1f0c      	subs	r4, r1, #4
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	bfb8      	it	lt
 80033aa:	18e4      	addlt	r4, r4, r3
 80033ac:	f000 f8e0 	bl	8003570 <__malloc_lock>
 80033b0:	4a1d      	ldr	r2, [pc, #116]	@ (8003428 <_free_r+0x90>)
 80033b2:	6813      	ldr	r3, [r2, #0]
 80033b4:	b933      	cbnz	r3, 80033c4 <_free_r+0x2c>
 80033b6:	6063      	str	r3, [r4, #4]
 80033b8:	6014      	str	r4, [r2, #0]
 80033ba:	4628      	mov	r0, r5
 80033bc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80033c0:	f000 b8dc 	b.w	800357c <__malloc_unlock>
 80033c4:	42a3      	cmp	r3, r4
 80033c6:	d908      	bls.n	80033da <_free_r+0x42>
 80033c8:	6820      	ldr	r0, [r4, #0]
 80033ca:	1821      	adds	r1, r4, r0
 80033cc:	428b      	cmp	r3, r1
 80033ce:	bf01      	itttt	eq
 80033d0:	6819      	ldreq	r1, [r3, #0]
 80033d2:	685b      	ldreq	r3, [r3, #4]
 80033d4:	1809      	addeq	r1, r1, r0
 80033d6:	6021      	streq	r1, [r4, #0]
 80033d8:	e7ed      	b.n	80033b6 <_free_r+0x1e>
 80033da:	461a      	mov	r2, r3
 80033dc:	685b      	ldr	r3, [r3, #4]
 80033de:	b10b      	cbz	r3, 80033e4 <_free_r+0x4c>
 80033e0:	42a3      	cmp	r3, r4
 80033e2:	d9fa      	bls.n	80033da <_free_r+0x42>
 80033e4:	6811      	ldr	r1, [r2, #0]
 80033e6:	1850      	adds	r0, r2, r1
 80033e8:	42a0      	cmp	r0, r4
 80033ea:	d10b      	bne.n	8003404 <_free_r+0x6c>
 80033ec:	6820      	ldr	r0, [r4, #0]
 80033ee:	4401      	add	r1, r0
 80033f0:	1850      	adds	r0, r2, r1
 80033f2:	4283      	cmp	r3, r0
 80033f4:	6011      	str	r1, [r2, #0]
 80033f6:	d1e0      	bne.n	80033ba <_free_r+0x22>
 80033f8:	6818      	ldr	r0, [r3, #0]
 80033fa:	685b      	ldr	r3, [r3, #4]
 80033fc:	6053      	str	r3, [r2, #4]
 80033fe:	4408      	add	r0, r1
 8003400:	6010      	str	r0, [r2, #0]
 8003402:	e7da      	b.n	80033ba <_free_r+0x22>
 8003404:	d902      	bls.n	800340c <_free_r+0x74>
 8003406:	230c      	movs	r3, #12
 8003408:	602b      	str	r3, [r5, #0]
 800340a:	e7d6      	b.n	80033ba <_free_r+0x22>
 800340c:	6820      	ldr	r0, [r4, #0]
 800340e:	1821      	adds	r1, r4, r0
 8003410:	428b      	cmp	r3, r1
 8003412:	bf04      	itt	eq
 8003414:	6819      	ldreq	r1, [r3, #0]
 8003416:	685b      	ldreq	r3, [r3, #4]
 8003418:	6063      	str	r3, [r4, #4]
 800341a:	bf04      	itt	eq
 800341c:	1809      	addeq	r1, r1, r0
 800341e:	6021      	streq	r1, [r4, #0]
 8003420:	6054      	str	r4, [r2, #4]
 8003422:	e7ca      	b.n	80033ba <_free_r+0x22>
 8003424:	bd38      	pop	{r3, r4, r5, pc}
 8003426:	bf00      	nop
 8003428:	2000043c 	.word	0x2000043c

0800342c <sbrk_aligned>:
 800342c:	b570      	push	{r4, r5, r6, lr}
 800342e:	4e0f      	ldr	r6, [pc, #60]	@ (800346c <sbrk_aligned+0x40>)
 8003430:	460c      	mov	r4, r1
 8003432:	6831      	ldr	r1, [r6, #0]
 8003434:	4605      	mov	r5, r0
 8003436:	b911      	cbnz	r1, 800343e <sbrk_aligned+0x12>
 8003438:	f000 fcf8 	bl	8003e2c <_sbrk_r>
 800343c:	6030      	str	r0, [r6, #0]
 800343e:	4621      	mov	r1, r4
 8003440:	4628      	mov	r0, r5
 8003442:	f000 fcf3 	bl	8003e2c <_sbrk_r>
 8003446:	1c43      	adds	r3, r0, #1
 8003448:	d103      	bne.n	8003452 <sbrk_aligned+0x26>
 800344a:	f04f 34ff 	mov.w	r4, #4294967295
 800344e:	4620      	mov	r0, r4
 8003450:	bd70      	pop	{r4, r5, r6, pc}
 8003452:	1cc4      	adds	r4, r0, #3
 8003454:	f024 0403 	bic.w	r4, r4, #3
 8003458:	42a0      	cmp	r0, r4
 800345a:	d0f8      	beq.n	800344e <sbrk_aligned+0x22>
 800345c:	1a21      	subs	r1, r4, r0
 800345e:	4628      	mov	r0, r5
 8003460:	f000 fce4 	bl	8003e2c <_sbrk_r>
 8003464:	3001      	adds	r0, #1
 8003466:	d1f2      	bne.n	800344e <sbrk_aligned+0x22>
 8003468:	e7ef      	b.n	800344a <sbrk_aligned+0x1e>
 800346a:	bf00      	nop
 800346c:	20000438 	.word	0x20000438

08003470 <_malloc_r>:
 8003470:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003474:	1ccd      	adds	r5, r1, #3
 8003476:	f025 0503 	bic.w	r5, r5, #3
 800347a:	3508      	adds	r5, #8
 800347c:	2d0c      	cmp	r5, #12
 800347e:	bf38      	it	cc
 8003480:	250c      	movcc	r5, #12
 8003482:	2d00      	cmp	r5, #0
 8003484:	4606      	mov	r6, r0
 8003486:	db01      	blt.n	800348c <_malloc_r+0x1c>
 8003488:	42a9      	cmp	r1, r5
 800348a:	d904      	bls.n	8003496 <_malloc_r+0x26>
 800348c:	230c      	movs	r3, #12
 800348e:	6033      	str	r3, [r6, #0]
 8003490:	2000      	movs	r0, #0
 8003492:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003496:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800356c <_malloc_r+0xfc>
 800349a:	f000 f869 	bl	8003570 <__malloc_lock>
 800349e:	f8d8 3000 	ldr.w	r3, [r8]
 80034a2:	461c      	mov	r4, r3
 80034a4:	bb44      	cbnz	r4, 80034f8 <_malloc_r+0x88>
 80034a6:	4629      	mov	r1, r5
 80034a8:	4630      	mov	r0, r6
 80034aa:	f7ff ffbf 	bl	800342c <sbrk_aligned>
 80034ae:	1c43      	adds	r3, r0, #1
 80034b0:	4604      	mov	r4, r0
 80034b2:	d158      	bne.n	8003566 <_malloc_r+0xf6>
 80034b4:	f8d8 4000 	ldr.w	r4, [r8]
 80034b8:	4627      	mov	r7, r4
 80034ba:	2f00      	cmp	r7, #0
 80034bc:	d143      	bne.n	8003546 <_malloc_r+0xd6>
 80034be:	2c00      	cmp	r4, #0
 80034c0:	d04b      	beq.n	800355a <_malloc_r+0xea>
 80034c2:	6823      	ldr	r3, [r4, #0]
 80034c4:	4639      	mov	r1, r7
 80034c6:	4630      	mov	r0, r6
 80034c8:	eb04 0903 	add.w	r9, r4, r3
 80034cc:	f000 fcae 	bl	8003e2c <_sbrk_r>
 80034d0:	4581      	cmp	r9, r0
 80034d2:	d142      	bne.n	800355a <_malloc_r+0xea>
 80034d4:	6821      	ldr	r1, [r4, #0]
 80034d6:	1a6d      	subs	r5, r5, r1
 80034d8:	4629      	mov	r1, r5
 80034da:	4630      	mov	r0, r6
 80034dc:	f7ff ffa6 	bl	800342c <sbrk_aligned>
 80034e0:	3001      	adds	r0, #1
 80034e2:	d03a      	beq.n	800355a <_malloc_r+0xea>
 80034e4:	6823      	ldr	r3, [r4, #0]
 80034e6:	442b      	add	r3, r5
 80034e8:	6023      	str	r3, [r4, #0]
 80034ea:	f8d8 3000 	ldr.w	r3, [r8]
 80034ee:	685a      	ldr	r2, [r3, #4]
 80034f0:	bb62      	cbnz	r2, 800354c <_malloc_r+0xdc>
 80034f2:	f8c8 7000 	str.w	r7, [r8]
 80034f6:	e00f      	b.n	8003518 <_malloc_r+0xa8>
 80034f8:	6822      	ldr	r2, [r4, #0]
 80034fa:	1b52      	subs	r2, r2, r5
 80034fc:	d420      	bmi.n	8003540 <_malloc_r+0xd0>
 80034fe:	2a0b      	cmp	r2, #11
 8003500:	d917      	bls.n	8003532 <_malloc_r+0xc2>
 8003502:	1961      	adds	r1, r4, r5
 8003504:	42a3      	cmp	r3, r4
 8003506:	6025      	str	r5, [r4, #0]
 8003508:	bf18      	it	ne
 800350a:	6059      	strne	r1, [r3, #4]
 800350c:	6863      	ldr	r3, [r4, #4]
 800350e:	bf08      	it	eq
 8003510:	f8c8 1000 	streq.w	r1, [r8]
 8003514:	5162      	str	r2, [r4, r5]
 8003516:	604b      	str	r3, [r1, #4]
 8003518:	4630      	mov	r0, r6
 800351a:	f000 f82f 	bl	800357c <__malloc_unlock>
 800351e:	f104 000b 	add.w	r0, r4, #11
 8003522:	1d23      	adds	r3, r4, #4
 8003524:	f020 0007 	bic.w	r0, r0, #7
 8003528:	1ac2      	subs	r2, r0, r3
 800352a:	bf1c      	itt	ne
 800352c:	1a1b      	subne	r3, r3, r0
 800352e:	50a3      	strne	r3, [r4, r2]
 8003530:	e7af      	b.n	8003492 <_malloc_r+0x22>
 8003532:	6862      	ldr	r2, [r4, #4]
 8003534:	42a3      	cmp	r3, r4
 8003536:	bf0c      	ite	eq
 8003538:	f8c8 2000 	streq.w	r2, [r8]
 800353c:	605a      	strne	r2, [r3, #4]
 800353e:	e7eb      	b.n	8003518 <_malloc_r+0xa8>
 8003540:	4623      	mov	r3, r4
 8003542:	6864      	ldr	r4, [r4, #4]
 8003544:	e7ae      	b.n	80034a4 <_malloc_r+0x34>
 8003546:	463c      	mov	r4, r7
 8003548:	687f      	ldr	r7, [r7, #4]
 800354a:	e7b6      	b.n	80034ba <_malloc_r+0x4a>
 800354c:	461a      	mov	r2, r3
 800354e:	685b      	ldr	r3, [r3, #4]
 8003550:	42a3      	cmp	r3, r4
 8003552:	d1fb      	bne.n	800354c <_malloc_r+0xdc>
 8003554:	2300      	movs	r3, #0
 8003556:	6053      	str	r3, [r2, #4]
 8003558:	e7de      	b.n	8003518 <_malloc_r+0xa8>
 800355a:	230c      	movs	r3, #12
 800355c:	6033      	str	r3, [r6, #0]
 800355e:	4630      	mov	r0, r6
 8003560:	f000 f80c 	bl	800357c <__malloc_unlock>
 8003564:	e794      	b.n	8003490 <_malloc_r+0x20>
 8003566:	6005      	str	r5, [r0, #0]
 8003568:	e7d6      	b.n	8003518 <_malloc_r+0xa8>
 800356a:	bf00      	nop
 800356c:	2000043c 	.word	0x2000043c

08003570 <__malloc_lock>:
 8003570:	4801      	ldr	r0, [pc, #4]	@ (8003578 <__malloc_lock+0x8>)
 8003572:	f7ff bf08 	b.w	8003386 <__retarget_lock_acquire_recursive>
 8003576:	bf00      	nop
 8003578:	20000434 	.word	0x20000434

0800357c <__malloc_unlock>:
 800357c:	4801      	ldr	r0, [pc, #4]	@ (8003584 <__malloc_unlock+0x8>)
 800357e:	f7ff bf03 	b.w	8003388 <__retarget_lock_release_recursive>
 8003582:	bf00      	nop
 8003584:	20000434 	.word	0x20000434

08003588 <__sfputc_r>:
 8003588:	6893      	ldr	r3, [r2, #8]
 800358a:	3b01      	subs	r3, #1
 800358c:	2b00      	cmp	r3, #0
 800358e:	b410      	push	{r4}
 8003590:	6093      	str	r3, [r2, #8]
 8003592:	da08      	bge.n	80035a6 <__sfputc_r+0x1e>
 8003594:	6994      	ldr	r4, [r2, #24]
 8003596:	42a3      	cmp	r3, r4
 8003598:	db01      	blt.n	800359e <__sfputc_r+0x16>
 800359a:	290a      	cmp	r1, #10
 800359c:	d103      	bne.n	80035a6 <__sfputc_r+0x1e>
 800359e:	f85d 4b04 	ldr.w	r4, [sp], #4
 80035a2:	f000 bb6b 	b.w	8003c7c <__swbuf_r>
 80035a6:	6813      	ldr	r3, [r2, #0]
 80035a8:	1c58      	adds	r0, r3, #1
 80035aa:	6010      	str	r0, [r2, #0]
 80035ac:	7019      	strb	r1, [r3, #0]
 80035ae:	4608      	mov	r0, r1
 80035b0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80035b4:	4770      	bx	lr

080035b6 <__sfputs_r>:
 80035b6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80035b8:	4606      	mov	r6, r0
 80035ba:	460f      	mov	r7, r1
 80035bc:	4614      	mov	r4, r2
 80035be:	18d5      	adds	r5, r2, r3
 80035c0:	42ac      	cmp	r4, r5
 80035c2:	d101      	bne.n	80035c8 <__sfputs_r+0x12>
 80035c4:	2000      	movs	r0, #0
 80035c6:	e007      	b.n	80035d8 <__sfputs_r+0x22>
 80035c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80035cc:	463a      	mov	r2, r7
 80035ce:	4630      	mov	r0, r6
 80035d0:	f7ff ffda 	bl	8003588 <__sfputc_r>
 80035d4:	1c43      	adds	r3, r0, #1
 80035d6:	d1f3      	bne.n	80035c0 <__sfputs_r+0xa>
 80035d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080035dc <_vfiprintf_r>:
 80035dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80035e0:	460d      	mov	r5, r1
 80035e2:	b09d      	sub	sp, #116	@ 0x74
 80035e4:	4614      	mov	r4, r2
 80035e6:	4698      	mov	r8, r3
 80035e8:	4606      	mov	r6, r0
 80035ea:	b118      	cbz	r0, 80035f4 <_vfiprintf_r+0x18>
 80035ec:	6a03      	ldr	r3, [r0, #32]
 80035ee:	b90b      	cbnz	r3, 80035f4 <_vfiprintf_r+0x18>
 80035f0:	f7ff fdc4 	bl	800317c <__sinit>
 80035f4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80035f6:	07d9      	lsls	r1, r3, #31
 80035f8:	d405      	bmi.n	8003606 <_vfiprintf_r+0x2a>
 80035fa:	89ab      	ldrh	r3, [r5, #12]
 80035fc:	059a      	lsls	r2, r3, #22
 80035fe:	d402      	bmi.n	8003606 <_vfiprintf_r+0x2a>
 8003600:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003602:	f7ff fec0 	bl	8003386 <__retarget_lock_acquire_recursive>
 8003606:	89ab      	ldrh	r3, [r5, #12]
 8003608:	071b      	lsls	r3, r3, #28
 800360a:	d501      	bpl.n	8003610 <_vfiprintf_r+0x34>
 800360c:	692b      	ldr	r3, [r5, #16]
 800360e:	b99b      	cbnz	r3, 8003638 <_vfiprintf_r+0x5c>
 8003610:	4629      	mov	r1, r5
 8003612:	4630      	mov	r0, r6
 8003614:	f000 fb70 	bl	8003cf8 <__swsetup_r>
 8003618:	b170      	cbz	r0, 8003638 <_vfiprintf_r+0x5c>
 800361a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800361c:	07dc      	lsls	r4, r3, #31
 800361e:	d504      	bpl.n	800362a <_vfiprintf_r+0x4e>
 8003620:	f04f 30ff 	mov.w	r0, #4294967295
 8003624:	b01d      	add	sp, #116	@ 0x74
 8003626:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800362a:	89ab      	ldrh	r3, [r5, #12]
 800362c:	0598      	lsls	r0, r3, #22
 800362e:	d4f7      	bmi.n	8003620 <_vfiprintf_r+0x44>
 8003630:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003632:	f7ff fea9 	bl	8003388 <__retarget_lock_release_recursive>
 8003636:	e7f3      	b.n	8003620 <_vfiprintf_r+0x44>
 8003638:	2300      	movs	r3, #0
 800363a:	9309      	str	r3, [sp, #36]	@ 0x24
 800363c:	2320      	movs	r3, #32
 800363e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003642:	f8cd 800c 	str.w	r8, [sp, #12]
 8003646:	2330      	movs	r3, #48	@ 0x30
 8003648:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80037f8 <_vfiprintf_r+0x21c>
 800364c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003650:	f04f 0901 	mov.w	r9, #1
 8003654:	4623      	mov	r3, r4
 8003656:	469a      	mov	sl, r3
 8003658:	f813 2b01 	ldrb.w	r2, [r3], #1
 800365c:	b10a      	cbz	r2, 8003662 <_vfiprintf_r+0x86>
 800365e:	2a25      	cmp	r2, #37	@ 0x25
 8003660:	d1f9      	bne.n	8003656 <_vfiprintf_r+0x7a>
 8003662:	ebba 0b04 	subs.w	fp, sl, r4
 8003666:	d00b      	beq.n	8003680 <_vfiprintf_r+0xa4>
 8003668:	465b      	mov	r3, fp
 800366a:	4622      	mov	r2, r4
 800366c:	4629      	mov	r1, r5
 800366e:	4630      	mov	r0, r6
 8003670:	f7ff ffa1 	bl	80035b6 <__sfputs_r>
 8003674:	3001      	adds	r0, #1
 8003676:	f000 80a7 	beq.w	80037c8 <_vfiprintf_r+0x1ec>
 800367a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800367c:	445a      	add	r2, fp
 800367e:	9209      	str	r2, [sp, #36]	@ 0x24
 8003680:	f89a 3000 	ldrb.w	r3, [sl]
 8003684:	2b00      	cmp	r3, #0
 8003686:	f000 809f 	beq.w	80037c8 <_vfiprintf_r+0x1ec>
 800368a:	2300      	movs	r3, #0
 800368c:	f04f 32ff 	mov.w	r2, #4294967295
 8003690:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003694:	f10a 0a01 	add.w	sl, sl, #1
 8003698:	9304      	str	r3, [sp, #16]
 800369a:	9307      	str	r3, [sp, #28]
 800369c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80036a0:	931a      	str	r3, [sp, #104]	@ 0x68
 80036a2:	4654      	mov	r4, sl
 80036a4:	2205      	movs	r2, #5
 80036a6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80036aa:	4853      	ldr	r0, [pc, #332]	@ (80037f8 <_vfiprintf_r+0x21c>)
 80036ac:	f7fc fd90 	bl	80001d0 <memchr>
 80036b0:	9a04      	ldr	r2, [sp, #16]
 80036b2:	b9d8      	cbnz	r0, 80036ec <_vfiprintf_r+0x110>
 80036b4:	06d1      	lsls	r1, r2, #27
 80036b6:	bf44      	itt	mi
 80036b8:	2320      	movmi	r3, #32
 80036ba:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80036be:	0713      	lsls	r3, r2, #28
 80036c0:	bf44      	itt	mi
 80036c2:	232b      	movmi	r3, #43	@ 0x2b
 80036c4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80036c8:	f89a 3000 	ldrb.w	r3, [sl]
 80036cc:	2b2a      	cmp	r3, #42	@ 0x2a
 80036ce:	d015      	beq.n	80036fc <_vfiprintf_r+0x120>
 80036d0:	9a07      	ldr	r2, [sp, #28]
 80036d2:	4654      	mov	r4, sl
 80036d4:	2000      	movs	r0, #0
 80036d6:	f04f 0c0a 	mov.w	ip, #10
 80036da:	4621      	mov	r1, r4
 80036dc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80036e0:	3b30      	subs	r3, #48	@ 0x30
 80036e2:	2b09      	cmp	r3, #9
 80036e4:	d94b      	bls.n	800377e <_vfiprintf_r+0x1a2>
 80036e6:	b1b0      	cbz	r0, 8003716 <_vfiprintf_r+0x13a>
 80036e8:	9207      	str	r2, [sp, #28]
 80036ea:	e014      	b.n	8003716 <_vfiprintf_r+0x13a>
 80036ec:	eba0 0308 	sub.w	r3, r0, r8
 80036f0:	fa09 f303 	lsl.w	r3, r9, r3
 80036f4:	4313      	orrs	r3, r2
 80036f6:	9304      	str	r3, [sp, #16]
 80036f8:	46a2      	mov	sl, r4
 80036fa:	e7d2      	b.n	80036a2 <_vfiprintf_r+0xc6>
 80036fc:	9b03      	ldr	r3, [sp, #12]
 80036fe:	1d19      	adds	r1, r3, #4
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	9103      	str	r1, [sp, #12]
 8003704:	2b00      	cmp	r3, #0
 8003706:	bfbb      	ittet	lt
 8003708:	425b      	neglt	r3, r3
 800370a:	f042 0202 	orrlt.w	r2, r2, #2
 800370e:	9307      	strge	r3, [sp, #28]
 8003710:	9307      	strlt	r3, [sp, #28]
 8003712:	bfb8      	it	lt
 8003714:	9204      	strlt	r2, [sp, #16]
 8003716:	7823      	ldrb	r3, [r4, #0]
 8003718:	2b2e      	cmp	r3, #46	@ 0x2e
 800371a:	d10a      	bne.n	8003732 <_vfiprintf_r+0x156>
 800371c:	7863      	ldrb	r3, [r4, #1]
 800371e:	2b2a      	cmp	r3, #42	@ 0x2a
 8003720:	d132      	bne.n	8003788 <_vfiprintf_r+0x1ac>
 8003722:	9b03      	ldr	r3, [sp, #12]
 8003724:	1d1a      	adds	r2, r3, #4
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	9203      	str	r2, [sp, #12]
 800372a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800372e:	3402      	adds	r4, #2
 8003730:	9305      	str	r3, [sp, #20]
 8003732:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8003808 <_vfiprintf_r+0x22c>
 8003736:	7821      	ldrb	r1, [r4, #0]
 8003738:	2203      	movs	r2, #3
 800373a:	4650      	mov	r0, sl
 800373c:	f7fc fd48 	bl	80001d0 <memchr>
 8003740:	b138      	cbz	r0, 8003752 <_vfiprintf_r+0x176>
 8003742:	9b04      	ldr	r3, [sp, #16]
 8003744:	eba0 000a 	sub.w	r0, r0, sl
 8003748:	2240      	movs	r2, #64	@ 0x40
 800374a:	4082      	lsls	r2, r0
 800374c:	4313      	orrs	r3, r2
 800374e:	3401      	adds	r4, #1
 8003750:	9304      	str	r3, [sp, #16]
 8003752:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003756:	4829      	ldr	r0, [pc, #164]	@ (80037fc <_vfiprintf_r+0x220>)
 8003758:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800375c:	2206      	movs	r2, #6
 800375e:	f7fc fd37 	bl	80001d0 <memchr>
 8003762:	2800      	cmp	r0, #0
 8003764:	d03f      	beq.n	80037e6 <_vfiprintf_r+0x20a>
 8003766:	4b26      	ldr	r3, [pc, #152]	@ (8003800 <_vfiprintf_r+0x224>)
 8003768:	bb1b      	cbnz	r3, 80037b2 <_vfiprintf_r+0x1d6>
 800376a:	9b03      	ldr	r3, [sp, #12]
 800376c:	3307      	adds	r3, #7
 800376e:	f023 0307 	bic.w	r3, r3, #7
 8003772:	3308      	adds	r3, #8
 8003774:	9303      	str	r3, [sp, #12]
 8003776:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003778:	443b      	add	r3, r7
 800377a:	9309      	str	r3, [sp, #36]	@ 0x24
 800377c:	e76a      	b.n	8003654 <_vfiprintf_r+0x78>
 800377e:	fb0c 3202 	mla	r2, ip, r2, r3
 8003782:	460c      	mov	r4, r1
 8003784:	2001      	movs	r0, #1
 8003786:	e7a8      	b.n	80036da <_vfiprintf_r+0xfe>
 8003788:	2300      	movs	r3, #0
 800378a:	3401      	adds	r4, #1
 800378c:	9305      	str	r3, [sp, #20]
 800378e:	4619      	mov	r1, r3
 8003790:	f04f 0c0a 	mov.w	ip, #10
 8003794:	4620      	mov	r0, r4
 8003796:	f810 2b01 	ldrb.w	r2, [r0], #1
 800379a:	3a30      	subs	r2, #48	@ 0x30
 800379c:	2a09      	cmp	r2, #9
 800379e:	d903      	bls.n	80037a8 <_vfiprintf_r+0x1cc>
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d0c6      	beq.n	8003732 <_vfiprintf_r+0x156>
 80037a4:	9105      	str	r1, [sp, #20]
 80037a6:	e7c4      	b.n	8003732 <_vfiprintf_r+0x156>
 80037a8:	fb0c 2101 	mla	r1, ip, r1, r2
 80037ac:	4604      	mov	r4, r0
 80037ae:	2301      	movs	r3, #1
 80037b0:	e7f0      	b.n	8003794 <_vfiprintf_r+0x1b8>
 80037b2:	ab03      	add	r3, sp, #12
 80037b4:	9300      	str	r3, [sp, #0]
 80037b6:	462a      	mov	r2, r5
 80037b8:	4b12      	ldr	r3, [pc, #72]	@ (8003804 <_vfiprintf_r+0x228>)
 80037ba:	a904      	add	r1, sp, #16
 80037bc:	4630      	mov	r0, r6
 80037be:	f3af 8000 	nop.w
 80037c2:	4607      	mov	r7, r0
 80037c4:	1c78      	adds	r0, r7, #1
 80037c6:	d1d6      	bne.n	8003776 <_vfiprintf_r+0x19a>
 80037c8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80037ca:	07d9      	lsls	r1, r3, #31
 80037cc:	d405      	bmi.n	80037da <_vfiprintf_r+0x1fe>
 80037ce:	89ab      	ldrh	r3, [r5, #12]
 80037d0:	059a      	lsls	r2, r3, #22
 80037d2:	d402      	bmi.n	80037da <_vfiprintf_r+0x1fe>
 80037d4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80037d6:	f7ff fdd7 	bl	8003388 <__retarget_lock_release_recursive>
 80037da:	89ab      	ldrh	r3, [r5, #12]
 80037dc:	065b      	lsls	r3, r3, #25
 80037de:	f53f af1f 	bmi.w	8003620 <_vfiprintf_r+0x44>
 80037e2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80037e4:	e71e      	b.n	8003624 <_vfiprintf_r+0x48>
 80037e6:	ab03      	add	r3, sp, #12
 80037e8:	9300      	str	r3, [sp, #0]
 80037ea:	462a      	mov	r2, r5
 80037ec:	4b05      	ldr	r3, [pc, #20]	@ (8003804 <_vfiprintf_r+0x228>)
 80037ee:	a904      	add	r1, sp, #16
 80037f0:	4630      	mov	r0, r6
 80037f2:	f000 f879 	bl	80038e8 <_printf_i>
 80037f6:	e7e4      	b.n	80037c2 <_vfiprintf_r+0x1e6>
 80037f8:	080040e4 	.word	0x080040e4
 80037fc:	080040ee 	.word	0x080040ee
 8003800:	00000000 	.word	0x00000000
 8003804:	080035b7 	.word	0x080035b7
 8003808:	080040ea 	.word	0x080040ea

0800380c <_printf_common>:
 800380c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003810:	4616      	mov	r6, r2
 8003812:	4698      	mov	r8, r3
 8003814:	688a      	ldr	r2, [r1, #8]
 8003816:	690b      	ldr	r3, [r1, #16]
 8003818:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800381c:	4293      	cmp	r3, r2
 800381e:	bfb8      	it	lt
 8003820:	4613      	movlt	r3, r2
 8003822:	6033      	str	r3, [r6, #0]
 8003824:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003828:	4607      	mov	r7, r0
 800382a:	460c      	mov	r4, r1
 800382c:	b10a      	cbz	r2, 8003832 <_printf_common+0x26>
 800382e:	3301      	adds	r3, #1
 8003830:	6033      	str	r3, [r6, #0]
 8003832:	6823      	ldr	r3, [r4, #0]
 8003834:	0699      	lsls	r1, r3, #26
 8003836:	bf42      	ittt	mi
 8003838:	6833      	ldrmi	r3, [r6, #0]
 800383a:	3302      	addmi	r3, #2
 800383c:	6033      	strmi	r3, [r6, #0]
 800383e:	6825      	ldr	r5, [r4, #0]
 8003840:	f015 0506 	ands.w	r5, r5, #6
 8003844:	d106      	bne.n	8003854 <_printf_common+0x48>
 8003846:	f104 0a19 	add.w	sl, r4, #25
 800384a:	68e3      	ldr	r3, [r4, #12]
 800384c:	6832      	ldr	r2, [r6, #0]
 800384e:	1a9b      	subs	r3, r3, r2
 8003850:	42ab      	cmp	r3, r5
 8003852:	dc26      	bgt.n	80038a2 <_printf_common+0x96>
 8003854:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003858:	6822      	ldr	r2, [r4, #0]
 800385a:	3b00      	subs	r3, #0
 800385c:	bf18      	it	ne
 800385e:	2301      	movne	r3, #1
 8003860:	0692      	lsls	r2, r2, #26
 8003862:	d42b      	bmi.n	80038bc <_printf_common+0xb0>
 8003864:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003868:	4641      	mov	r1, r8
 800386a:	4638      	mov	r0, r7
 800386c:	47c8      	blx	r9
 800386e:	3001      	adds	r0, #1
 8003870:	d01e      	beq.n	80038b0 <_printf_common+0xa4>
 8003872:	6823      	ldr	r3, [r4, #0]
 8003874:	6922      	ldr	r2, [r4, #16]
 8003876:	f003 0306 	and.w	r3, r3, #6
 800387a:	2b04      	cmp	r3, #4
 800387c:	bf02      	ittt	eq
 800387e:	68e5      	ldreq	r5, [r4, #12]
 8003880:	6833      	ldreq	r3, [r6, #0]
 8003882:	1aed      	subeq	r5, r5, r3
 8003884:	68a3      	ldr	r3, [r4, #8]
 8003886:	bf0c      	ite	eq
 8003888:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800388c:	2500      	movne	r5, #0
 800388e:	4293      	cmp	r3, r2
 8003890:	bfc4      	itt	gt
 8003892:	1a9b      	subgt	r3, r3, r2
 8003894:	18ed      	addgt	r5, r5, r3
 8003896:	2600      	movs	r6, #0
 8003898:	341a      	adds	r4, #26
 800389a:	42b5      	cmp	r5, r6
 800389c:	d11a      	bne.n	80038d4 <_printf_common+0xc8>
 800389e:	2000      	movs	r0, #0
 80038a0:	e008      	b.n	80038b4 <_printf_common+0xa8>
 80038a2:	2301      	movs	r3, #1
 80038a4:	4652      	mov	r2, sl
 80038a6:	4641      	mov	r1, r8
 80038a8:	4638      	mov	r0, r7
 80038aa:	47c8      	blx	r9
 80038ac:	3001      	adds	r0, #1
 80038ae:	d103      	bne.n	80038b8 <_printf_common+0xac>
 80038b0:	f04f 30ff 	mov.w	r0, #4294967295
 80038b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80038b8:	3501      	adds	r5, #1
 80038ba:	e7c6      	b.n	800384a <_printf_common+0x3e>
 80038bc:	18e1      	adds	r1, r4, r3
 80038be:	1c5a      	adds	r2, r3, #1
 80038c0:	2030      	movs	r0, #48	@ 0x30
 80038c2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80038c6:	4422      	add	r2, r4
 80038c8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80038cc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80038d0:	3302      	adds	r3, #2
 80038d2:	e7c7      	b.n	8003864 <_printf_common+0x58>
 80038d4:	2301      	movs	r3, #1
 80038d6:	4622      	mov	r2, r4
 80038d8:	4641      	mov	r1, r8
 80038da:	4638      	mov	r0, r7
 80038dc:	47c8      	blx	r9
 80038de:	3001      	adds	r0, #1
 80038e0:	d0e6      	beq.n	80038b0 <_printf_common+0xa4>
 80038e2:	3601      	adds	r6, #1
 80038e4:	e7d9      	b.n	800389a <_printf_common+0x8e>
	...

080038e8 <_printf_i>:
 80038e8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80038ec:	7e0f      	ldrb	r7, [r1, #24]
 80038ee:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80038f0:	2f78      	cmp	r7, #120	@ 0x78
 80038f2:	4691      	mov	r9, r2
 80038f4:	4680      	mov	r8, r0
 80038f6:	460c      	mov	r4, r1
 80038f8:	469a      	mov	sl, r3
 80038fa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80038fe:	d807      	bhi.n	8003910 <_printf_i+0x28>
 8003900:	2f62      	cmp	r7, #98	@ 0x62
 8003902:	d80a      	bhi.n	800391a <_printf_i+0x32>
 8003904:	2f00      	cmp	r7, #0
 8003906:	f000 80d1 	beq.w	8003aac <_printf_i+0x1c4>
 800390a:	2f58      	cmp	r7, #88	@ 0x58
 800390c:	f000 80b8 	beq.w	8003a80 <_printf_i+0x198>
 8003910:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003914:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003918:	e03a      	b.n	8003990 <_printf_i+0xa8>
 800391a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800391e:	2b15      	cmp	r3, #21
 8003920:	d8f6      	bhi.n	8003910 <_printf_i+0x28>
 8003922:	a101      	add	r1, pc, #4	@ (adr r1, 8003928 <_printf_i+0x40>)
 8003924:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003928:	08003981 	.word	0x08003981
 800392c:	08003995 	.word	0x08003995
 8003930:	08003911 	.word	0x08003911
 8003934:	08003911 	.word	0x08003911
 8003938:	08003911 	.word	0x08003911
 800393c:	08003911 	.word	0x08003911
 8003940:	08003995 	.word	0x08003995
 8003944:	08003911 	.word	0x08003911
 8003948:	08003911 	.word	0x08003911
 800394c:	08003911 	.word	0x08003911
 8003950:	08003911 	.word	0x08003911
 8003954:	08003a93 	.word	0x08003a93
 8003958:	080039bf 	.word	0x080039bf
 800395c:	08003a4d 	.word	0x08003a4d
 8003960:	08003911 	.word	0x08003911
 8003964:	08003911 	.word	0x08003911
 8003968:	08003ab5 	.word	0x08003ab5
 800396c:	08003911 	.word	0x08003911
 8003970:	080039bf 	.word	0x080039bf
 8003974:	08003911 	.word	0x08003911
 8003978:	08003911 	.word	0x08003911
 800397c:	08003a55 	.word	0x08003a55
 8003980:	6833      	ldr	r3, [r6, #0]
 8003982:	1d1a      	adds	r2, r3, #4
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	6032      	str	r2, [r6, #0]
 8003988:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800398c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003990:	2301      	movs	r3, #1
 8003992:	e09c      	b.n	8003ace <_printf_i+0x1e6>
 8003994:	6833      	ldr	r3, [r6, #0]
 8003996:	6820      	ldr	r0, [r4, #0]
 8003998:	1d19      	adds	r1, r3, #4
 800399a:	6031      	str	r1, [r6, #0]
 800399c:	0606      	lsls	r6, r0, #24
 800399e:	d501      	bpl.n	80039a4 <_printf_i+0xbc>
 80039a0:	681d      	ldr	r5, [r3, #0]
 80039a2:	e003      	b.n	80039ac <_printf_i+0xc4>
 80039a4:	0645      	lsls	r5, r0, #25
 80039a6:	d5fb      	bpl.n	80039a0 <_printf_i+0xb8>
 80039a8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80039ac:	2d00      	cmp	r5, #0
 80039ae:	da03      	bge.n	80039b8 <_printf_i+0xd0>
 80039b0:	232d      	movs	r3, #45	@ 0x2d
 80039b2:	426d      	negs	r5, r5
 80039b4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80039b8:	4858      	ldr	r0, [pc, #352]	@ (8003b1c <_printf_i+0x234>)
 80039ba:	230a      	movs	r3, #10
 80039bc:	e011      	b.n	80039e2 <_printf_i+0xfa>
 80039be:	6821      	ldr	r1, [r4, #0]
 80039c0:	6833      	ldr	r3, [r6, #0]
 80039c2:	0608      	lsls	r0, r1, #24
 80039c4:	f853 5b04 	ldr.w	r5, [r3], #4
 80039c8:	d402      	bmi.n	80039d0 <_printf_i+0xe8>
 80039ca:	0649      	lsls	r1, r1, #25
 80039cc:	bf48      	it	mi
 80039ce:	b2ad      	uxthmi	r5, r5
 80039d0:	2f6f      	cmp	r7, #111	@ 0x6f
 80039d2:	4852      	ldr	r0, [pc, #328]	@ (8003b1c <_printf_i+0x234>)
 80039d4:	6033      	str	r3, [r6, #0]
 80039d6:	bf14      	ite	ne
 80039d8:	230a      	movne	r3, #10
 80039da:	2308      	moveq	r3, #8
 80039dc:	2100      	movs	r1, #0
 80039de:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80039e2:	6866      	ldr	r6, [r4, #4]
 80039e4:	60a6      	str	r6, [r4, #8]
 80039e6:	2e00      	cmp	r6, #0
 80039e8:	db05      	blt.n	80039f6 <_printf_i+0x10e>
 80039ea:	6821      	ldr	r1, [r4, #0]
 80039ec:	432e      	orrs	r6, r5
 80039ee:	f021 0104 	bic.w	r1, r1, #4
 80039f2:	6021      	str	r1, [r4, #0]
 80039f4:	d04b      	beq.n	8003a8e <_printf_i+0x1a6>
 80039f6:	4616      	mov	r6, r2
 80039f8:	fbb5 f1f3 	udiv	r1, r5, r3
 80039fc:	fb03 5711 	mls	r7, r3, r1, r5
 8003a00:	5dc7      	ldrb	r7, [r0, r7]
 8003a02:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003a06:	462f      	mov	r7, r5
 8003a08:	42bb      	cmp	r3, r7
 8003a0a:	460d      	mov	r5, r1
 8003a0c:	d9f4      	bls.n	80039f8 <_printf_i+0x110>
 8003a0e:	2b08      	cmp	r3, #8
 8003a10:	d10b      	bne.n	8003a2a <_printf_i+0x142>
 8003a12:	6823      	ldr	r3, [r4, #0]
 8003a14:	07df      	lsls	r7, r3, #31
 8003a16:	d508      	bpl.n	8003a2a <_printf_i+0x142>
 8003a18:	6923      	ldr	r3, [r4, #16]
 8003a1a:	6861      	ldr	r1, [r4, #4]
 8003a1c:	4299      	cmp	r1, r3
 8003a1e:	bfde      	ittt	le
 8003a20:	2330      	movle	r3, #48	@ 0x30
 8003a22:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003a26:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003a2a:	1b92      	subs	r2, r2, r6
 8003a2c:	6122      	str	r2, [r4, #16]
 8003a2e:	f8cd a000 	str.w	sl, [sp]
 8003a32:	464b      	mov	r3, r9
 8003a34:	aa03      	add	r2, sp, #12
 8003a36:	4621      	mov	r1, r4
 8003a38:	4640      	mov	r0, r8
 8003a3a:	f7ff fee7 	bl	800380c <_printf_common>
 8003a3e:	3001      	adds	r0, #1
 8003a40:	d14a      	bne.n	8003ad8 <_printf_i+0x1f0>
 8003a42:	f04f 30ff 	mov.w	r0, #4294967295
 8003a46:	b004      	add	sp, #16
 8003a48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003a4c:	6823      	ldr	r3, [r4, #0]
 8003a4e:	f043 0320 	orr.w	r3, r3, #32
 8003a52:	6023      	str	r3, [r4, #0]
 8003a54:	4832      	ldr	r0, [pc, #200]	@ (8003b20 <_printf_i+0x238>)
 8003a56:	2778      	movs	r7, #120	@ 0x78
 8003a58:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003a5c:	6823      	ldr	r3, [r4, #0]
 8003a5e:	6831      	ldr	r1, [r6, #0]
 8003a60:	061f      	lsls	r7, r3, #24
 8003a62:	f851 5b04 	ldr.w	r5, [r1], #4
 8003a66:	d402      	bmi.n	8003a6e <_printf_i+0x186>
 8003a68:	065f      	lsls	r7, r3, #25
 8003a6a:	bf48      	it	mi
 8003a6c:	b2ad      	uxthmi	r5, r5
 8003a6e:	6031      	str	r1, [r6, #0]
 8003a70:	07d9      	lsls	r1, r3, #31
 8003a72:	bf44      	itt	mi
 8003a74:	f043 0320 	orrmi.w	r3, r3, #32
 8003a78:	6023      	strmi	r3, [r4, #0]
 8003a7a:	b11d      	cbz	r5, 8003a84 <_printf_i+0x19c>
 8003a7c:	2310      	movs	r3, #16
 8003a7e:	e7ad      	b.n	80039dc <_printf_i+0xf4>
 8003a80:	4826      	ldr	r0, [pc, #152]	@ (8003b1c <_printf_i+0x234>)
 8003a82:	e7e9      	b.n	8003a58 <_printf_i+0x170>
 8003a84:	6823      	ldr	r3, [r4, #0]
 8003a86:	f023 0320 	bic.w	r3, r3, #32
 8003a8a:	6023      	str	r3, [r4, #0]
 8003a8c:	e7f6      	b.n	8003a7c <_printf_i+0x194>
 8003a8e:	4616      	mov	r6, r2
 8003a90:	e7bd      	b.n	8003a0e <_printf_i+0x126>
 8003a92:	6833      	ldr	r3, [r6, #0]
 8003a94:	6825      	ldr	r5, [r4, #0]
 8003a96:	6961      	ldr	r1, [r4, #20]
 8003a98:	1d18      	adds	r0, r3, #4
 8003a9a:	6030      	str	r0, [r6, #0]
 8003a9c:	062e      	lsls	r6, r5, #24
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	d501      	bpl.n	8003aa6 <_printf_i+0x1be>
 8003aa2:	6019      	str	r1, [r3, #0]
 8003aa4:	e002      	b.n	8003aac <_printf_i+0x1c4>
 8003aa6:	0668      	lsls	r0, r5, #25
 8003aa8:	d5fb      	bpl.n	8003aa2 <_printf_i+0x1ba>
 8003aaa:	8019      	strh	r1, [r3, #0]
 8003aac:	2300      	movs	r3, #0
 8003aae:	6123      	str	r3, [r4, #16]
 8003ab0:	4616      	mov	r6, r2
 8003ab2:	e7bc      	b.n	8003a2e <_printf_i+0x146>
 8003ab4:	6833      	ldr	r3, [r6, #0]
 8003ab6:	1d1a      	adds	r2, r3, #4
 8003ab8:	6032      	str	r2, [r6, #0]
 8003aba:	681e      	ldr	r6, [r3, #0]
 8003abc:	6862      	ldr	r2, [r4, #4]
 8003abe:	2100      	movs	r1, #0
 8003ac0:	4630      	mov	r0, r6
 8003ac2:	f7fc fb85 	bl	80001d0 <memchr>
 8003ac6:	b108      	cbz	r0, 8003acc <_printf_i+0x1e4>
 8003ac8:	1b80      	subs	r0, r0, r6
 8003aca:	6060      	str	r0, [r4, #4]
 8003acc:	6863      	ldr	r3, [r4, #4]
 8003ace:	6123      	str	r3, [r4, #16]
 8003ad0:	2300      	movs	r3, #0
 8003ad2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003ad6:	e7aa      	b.n	8003a2e <_printf_i+0x146>
 8003ad8:	6923      	ldr	r3, [r4, #16]
 8003ada:	4632      	mov	r2, r6
 8003adc:	4649      	mov	r1, r9
 8003ade:	4640      	mov	r0, r8
 8003ae0:	47d0      	blx	sl
 8003ae2:	3001      	adds	r0, #1
 8003ae4:	d0ad      	beq.n	8003a42 <_printf_i+0x15a>
 8003ae6:	6823      	ldr	r3, [r4, #0]
 8003ae8:	079b      	lsls	r3, r3, #30
 8003aea:	d413      	bmi.n	8003b14 <_printf_i+0x22c>
 8003aec:	68e0      	ldr	r0, [r4, #12]
 8003aee:	9b03      	ldr	r3, [sp, #12]
 8003af0:	4298      	cmp	r0, r3
 8003af2:	bfb8      	it	lt
 8003af4:	4618      	movlt	r0, r3
 8003af6:	e7a6      	b.n	8003a46 <_printf_i+0x15e>
 8003af8:	2301      	movs	r3, #1
 8003afa:	4632      	mov	r2, r6
 8003afc:	4649      	mov	r1, r9
 8003afe:	4640      	mov	r0, r8
 8003b00:	47d0      	blx	sl
 8003b02:	3001      	adds	r0, #1
 8003b04:	d09d      	beq.n	8003a42 <_printf_i+0x15a>
 8003b06:	3501      	adds	r5, #1
 8003b08:	68e3      	ldr	r3, [r4, #12]
 8003b0a:	9903      	ldr	r1, [sp, #12]
 8003b0c:	1a5b      	subs	r3, r3, r1
 8003b0e:	42ab      	cmp	r3, r5
 8003b10:	dcf2      	bgt.n	8003af8 <_printf_i+0x210>
 8003b12:	e7eb      	b.n	8003aec <_printf_i+0x204>
 8003b14:	2500      	movs	r5, #0
 8003b16:	f104 0619 	add.w	r6, r4, #25
 8003b1a:	e7f5      	b.n	8003b08 <_printf_i+0x220>
 8003b1c:	080040f5 	.word	0x080040f5
 8003b20:	08004106 	.word	0x08004106

08003b24 <__sflush_r>:
 8003b24:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003b28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003b2c:	0716      	lsls	r6, r2, #28
 8003b2e:	4605      	mov	r5, r0
 8003b30:	460c      	mov	r4, r1
 8003b32:	d454      	bmi.n	8003bde <__sflush_r+0xba>
 8003b34:	684b      	ldr	r3, [r1, #4]
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	dc02      	bgt.n	8003b40 <__sflush_r+0x1c>
 8003b3a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	dd48      	ble.n	8003bd2 <__sflush_r+0xae>
 8003b40:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003b42:	2e00      	cmp	r6, #0
 8003b44:	d045      	beq.n	8003bd2 <__sflush_r+0xae>
 8003b46:	2300      	movs	r3, #0
 8003b48:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8003b4c:	682f      	ldr	r7, [r5, #0]
 8003b4e:	6a21      	ldr	r1, [r4, #32]
 8003b50:	602b      	str	r3, [r5, #0]
 8003b52:	d030      	beq.n	8003bb6 <__sflush_r+0x92>
 8003b54:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8003b56:	89a3      	ldrh	r3, [r4, #12]
 8003b58:	0759      	lsls	r1, r3, #29
 8003b5a:	d505      	bpl.n	8003b68 <__sflush_r+0x44>
 8003b5c:	6863      	ldr	r3, [r4, #4]
 8003b5e:	1ad2      	subs	r2, r2, r3
 8003b60:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8003b62:	b10b      	cbz	r3, 8003b68 <__sflush_r+0x44>
 8003b64:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003b66:	1ad2      	subs	r2, r2, r3
 8003b68:	2300      	movs	r3, #0
 8003b6a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003b6c:	6a21      	ldr	r1, [r4, #32]
 8003b6e:	4628      	mov	r0, r5
 8003b70:	47b0      	blx	r6
 8003b72:	1c43      	adds	r3, r0, #1
 8003b74:	89a3      	ldrh	r3, [r4, #12]
 8003b76:	d106      	bne.n	8003b86 <__sflush_r+0x62>
 8003b78:	6829      	ldr	r1, [r5, #0]
 8003b7a:	291d      	cmp	r1, #29
 8003b7c:	d82b      	bhi.n	8003bd6 <__sflush_r+0xb2>
 8003b7e:	4a2a      	ldr	r2, [pc, #168]	@ (8003c28 <__sflush_r+0x104>)
 8003b80:	40ca      	lsrs	r2, r1
 8003b82:	07d6      	lsls	r6, r2, #31
 8003b84:	d527      	bpl.n	8003bd6 <__sflush_r+0xb2>
 8003b86:	2200      	movs	r2, #0
 8003b88:	6062      	str	r2, [r4, #4]
 8003b8a:	04d9      	lsls	r1, r3, #19
 8003b8c:	6922      	ldr	r2, [r4, #16]
 8003b8e:	6022      	str	r2, [r4, #0]
 8003b90:	d504      	bpl.n	8003b9c <__sflush_r+0x78>
 8003b92:	1c42      	adds	r2, r0, #1
 8003b94:	d101      	bne.n	8003b9a <__sflush_r+0x76>
 8003b96:	682b      	ldr	r3, [r5, #0]
 8003b98:	b903      	cbnz	r3, 8003b9c <__sflush_r+0x78>
 8003b9a:	6560      	str	r0, [r4, #84]	@ 0x54
 8003b9c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003b9e:	602f      	str	r7, [r5, #0]
 8003ba0:	b1b9      	cbz	r1, 8003bd2 <__sflush_r+0xae>
 8003ba2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003ba6:	4299      	cmp	r1, r3
 8003ba8:	d002      	beq.n	8003bb0 <__sflush_r+0x8c>
 8003baa:	4628      	mov	r0, r5
 8003bac:	f7ff fbf4 	bl	8003398 <_free_r>
 8003bb0:	2300      	movs	r3, #0
 8003bb2:	6363      	str	r3, [r4, #52]	@ 0x34
 8003bb4:	e00d      	b.n	8003bd2 <__sflush_r+0xae>
 8003bb6:	2301      	movs	r3, #1
 8003bb8:	4628      	mov	r0, r5
 8003bba:	47b0      	blx	r6
 8003bbc:	4602      	mov	r2, r0
 8003bbe:	1c50      	adds	r0, r2, #1
 8003bc0:	d1c9      	bne.n	8003b56 <__sflush_r+0x32>
 8003bc2:	682b      	ldr	r3, [r5, #0]
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d0c6      	beq.n	8003b56 <__sflush_r+0x32>
 8003bc8:	2b1d      	cmp	r3, #29
 8003bca:	d001      	beq.n	8003bd0 <__sflush_r+0xac>
 8003bcc:	2b16      	cmp	r3, #22
 8003bce:	d11e      	bne.n	8003c0e <__sflush_r+0xea>
 8003bd0:	602f      	str	r7, [r5, #0]
 8003bd2:	2000      	movs	r0, #0
 8003bd4:	e022      	b.n	8003c1c <__sflush_r+0xf8>
 8003bd6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003bda:	b21b      	sxth	r3, r3
 8003bdc:	e01b      	b.n	8003c16 <__sflush_r+0xf2>
 8003bde:	690f      	ldr	r7, [r1, #16]
 8003be0:	2f00      	cmp	r7, #0
 8003be2:	d0f6      	beq.n	8003bd2 <__sflush_r+0xae>
 8003be4:	0793      	lsls	r3, r2, #30
 8003be6:	680e      	ldr	r6, [r1, #0]
 8003be8:	bf08      	it	eq
 8003bea:	694b      	ldreq	r3, [r1, #20]
 8003bec:	600f      	str	r7, [r1, #0]
 8003bee:	bf18      	it	ne
 8003bf0:	2300      	movne	r3, #0
 8003bf2:	eba6 0807 	sub.w	r8, r6, r7
 8003bf6:	608b      	str	r3, [r1, #8]
 8003bf8:	f1b8 0f00 	cmp.w	r8, #0
 8003bfc:	dde9      	ble.n	8003bd2 <__sflush_r+0xae>
 8003bfe:	6a21      	ldr	r1, [r4, #32]
 8003c00:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8003c02:	4643      	mov	r3, r8
 8003c04:	463a      	mov	r2, r7
 8003c06:	4628      	mov	r0, r5
 8003c08:	47b0      	blx	r6
 8003c0a:	2800      	cmp	r0, #0
 8003c0c:	dc08      	bgt.n	8003c20 <__sflush_r+0xfc>
 8003c0e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003c12:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003c16:	81a3      	strh	r3, [r4, #12]
 8003c18:	f04f 30ff 	mov.w	r0, #4294967295
 8003c1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003c20:	4407      	add	r7, r0
 8003c22:	eba8 0800 	sub.w	r8, r8, r0
 8003c26:	e7e7      	b.n	8003bf8 <__sflush_r+0xd4>
 8003c28:	20400001 	.word	0x20400001

08003c2c <_fflush_r>:
 8003c2c:	b538      	push	{r3, r4, r5, lr}
 8003c2e:	690b      	ldr	r3, [r1, #16]
 8003c30:	4605      	mov	r5, r0
 8003c32:	460c      	mov	r4, r1
 8003c34:	b913      	cbnz	r3, 8003c3c <_fflush_r+0x10>
 8003c36:	2500      	movs	r5, #0
 8003c38:	4628      	mov	r0, r5
 8003c3a:	bd38      	pop	{r3, r4, r5, pc}
 8003c3c:	b118      	cbz	r0, 8003c46 <_fflush_r+0x1a>
 8003c3e:	6a03      	ldr	r3, [r0, #32]
 8003c40:	b90b      	cbnz	r3, 8003c46 <_fflush_r+0x1a>
 8003c42:	f7ff fa9b 	bl	800317c <__sinit>
 8003c46:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d0f3      	beq.n	8003c36 <_fflush_r+0xa>
 8003c4e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8003c50:	07d0      	lsls	r0, r2, #31
 8003c52:	d404      	bmi.n	8003c5e <_fflush_r+0x32>
 8003c54:	0599      	lsls	r1, r3, #22
 8003c56:	d402      	bmi.n	8003c5e <_fflush_r+0x32>
 8003c58:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003c5a:	f7ff fb94 	bl	8003386 <__retarget_lock_acquire_recursive>
 8003c5e:	4628      	mov	r0, r5
 8003c60:	4621      	mov	r1, r4
 8003c62:	f7ff ff5f 	bl	8003b24 <__sflush_r>
 8003c66:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003c68:	07da      	lsls	r2, r3, #31
 8003c6a:	4605      	mov	r5, r0
 8003c6c:	d4e4      	bmi.n	8003c38 <_fflush_r+0xc>
 8003c6e:	89a3      	ldrh	r3, [r4, #12]
 8003c70:	059b      	lsls	r3, r3, #22
 8003c72:	d4e1      	bmi.n	8003c38 <_fflush_r+0xc>
 8003c74:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003c76:	f7ff fb87 	bl	8003388 <__retarget_lock_release_recursive>
 8003c7a:	e7dd      	b.n	8003c38 <_fflush_r+0xc>

08003c7c <__swbuf_r>:
 8003c7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c7e:	460e      	mov	r6, r1
 8003c80:	4614      	mov	r4, r2
 8003c82:	4605      	mov	r5, r0
 8003c84:	b118      	cbz	r0, 8003c8e <__swbuf_r+0x12>
 8003c86:	6a03      	ldr	r3, [r0, #32]
 8003c88:	b90b      	cbnz	r3, 8003c8e <__swbuf_r+0x12>
 8003c8a:	f7ff fa77 	bl	800317c <__sinit>
 8003c8e:	69a3      	ldr	r3, [r4, #24]
 8003c90:	60a3      	str	r3, [r4, #8]
 8003c92:	89a3      	ldrh	r3, [r4, #12]
 8003c94:	071a      	lsls	r2, r3, #28
 8003c96:	d501      	bpl.n	8003c9c <__swbuf_r+0x20>
 8003c98:	6923      	ldr	r3, [r4, #16]
 8003c9a:	b943      	cbnz	r3, 8003cae <__swbuf_r+0x32>
 8003c9c:	4621      	mov	r1, r4
 8003c9e:	4628      	mov	r0, r5
 8003ca0:	f000 f82a 	bl	8003cf8 <__swsetup_r>
 8003ca4:	b118      	cbz	r0, 8003cae <__swbuf_r+0x32>
 8003ca6:	f04f 37ff 	mov.w	r7, #4294967295
 8003caa:	4638      	mov	r0, r7
 8003cac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003cae:	6823      	ldr	r3, [r4, #0]
 8003cb0:	6922      	ldr	r2, [r4, #16]
 8003cb2:	1a98      	subs	r0, r3, r2
 8003cb4:	6963      	ldr	r3, [r4, #20]
 8003cb6:	b2f6      	uxtb	r6, r6
 8003cb8:	4283      	cmp	r3, r0
 8003cba:	4637      	mov	r7, r6
 8003cbc:	dc05      	bgt.n	8003cca <__swbuf_r+0x4e>
 8003cbe:	4621      	mov	r1, r4
 8003cc0:	4628      	mov	r0, r5
 8003cc2:	f7ff ffb3 	bl	8003c2c <_fflush_r>
 8003cc6:	2800      	cmp	r0, #0
 8003cc8:	d1ed      	bne.n	8003ca6 <__swbuf_r+0x2a>
 8003cca:	68a3      	ldr	r3, [r4, #8]
 8003ccc:	3b01      	subs	r3, #1
 8003cce:	60a3      	str	r3, [r4, #8]
 8003cd0:	6823      	ldr	r3, [r4, #0]
 8003cd2:	1c5a      	adds	r2, r3, #1
 8003cd4:	6022      	str	r2, [r4, #0]
 8003cd6:	701e      	strb	r6, [r3, #0]
 8003cd8:	6962      	ldr	r2, [r4, #20]
 8003cda:	1c43      	adds	r3, r0, #1
 8003cdc:	429a      	cmp	r2, r3
 8003cde:	d004      	beq.n	8003cea <__swbuf_r+0x6e>
 8003ce0:	89a3      	ldrh	r3, [r4, #12]
 8003ce2:	07db      	lsls	r3, r3, #31
 8003ce4:	d5e1      	bpl.n	8003caa <__swbuf_r+0x2e>
 8003ce6:	2e0a      	cmp	r6, #10
 8003ce8:	d1df      	bne.n	8003caa <__swbuf_r+0x2e>
 8003cea:	4621      	mov	r1, r4
 8003cec:	4628      	mov	r0, r5
 8003cee:	f7ff ff9d 	bl	8003c2c <_fflush_r>
 8003cf2:	2800      	cmp	r0, #0
 8003cf4:	d0d9      	beq.n	8003caa <__swbuf_r+0x2e>
 8003cf6:	e7d6      	b.n	8003ca6 <__swbuf_r+0x2a>

08003cf8 <__swsetup_r>:
 8003cf8:	b538      	push	{r3, r4, r5, lr}
 8003cfa:	4b29      	ldr	r3, [pc, #164]	@ (8003da0 <__swsetup_r+0xa8>)
 8003cfc:	4605      	mov	r5, r0
 8003cfe:	6818      	ldr	r0, [r3, #0]
 8003d00:	460c      	mov	r4, r1
 8003d02:	b118      	cbz	r0, 8003d0c <__swsetup_r+0x14>
 8003d04:	6a03      	ldr	r3, [r0, #32]
 8003d06:	b90b      	cbnz	r3, 8003d0c <__swsetup_r+0x14>
 8003d08:	f7ff fa38 	bl	800317c <__sinit>
 8003d0c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003d10:	0719      	lsls	r1, r3, #28
 8003d12:	d422      	bmi.n	8003d5a <__swsetup_r+0x62>
 8003d14:	06da      	lsls	r2, r3, #27
 8003d16:	d407      	bmi.n	8003d28 <__swsetup_r+0x30>
 8003d18:	2209      	movs	r2, #9
 8003d1a:	602a      	str	r2, [r5, #0]
 8003d1c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003d20:	81a3      	strh	r3, [r4, #12]
 8003d22:	f04f 30ff 	mov.w	r0, #4294967295
 8003d26:	e033      	b.n	8003d90 <__swsetup_r+0x98>
 8003d28:	0758      	lsls	r0, r3, #29
 8003d2a:	d512      	bpl.n	8003d52 <__swsetup_r+0x5a>
 8003d2c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003d2e:	b141      	cbz	r1, 8003d42 <__swsetup_r+0x4a>
 8003d30:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003d34:	4299      	cmp	r1, r3
 8003d36:	d002      	beq.n	8003d3e <__swsetup_r+0x46>
 8003d38:	4628      	mov	r0, r5
 8003d3a:	f7ff fb2d 	bl	8003398 <_free_r>
 8003d3e:	2300      	movs	r3, #0
 8003d40:	6363      	str	r3, [r4, #52]	@ 0x34
 8003d42:	89a3      	ldrh	r3, [r4, #12]
 8003d44:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8003d48:	81a3      	strh	r3, [r4, #12]
 8003d4a:	2300      	movs	r3, #0
 8003d4c:	6063      	str	r3, [r4, #4]
 8003d4e:	6923      	ldr	r3, [r4, #16]
 8003d50:	6023      	str	r3, [r4, #0]
 8003d52:	89a3      	ldrh	r3, [r4, #12]
 8003d54:	f043 0308 	orr.w	r3, r3, #8
 8003d58:	81a3      	strh	r3, [r4, #12]
 8003d5a:	6923      	ldr	r3, [r4, #16]
 8003d5c:	b94b      	cbnz	r3, 8003d72 <__swsetup_r+0x7a>
 8003d5e:	89a3      	ldrh	r3, [r4, #12]
 8003d60:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8003d64:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003d68:	d003      	beq.n	8003d72 <__swsetup_r+0x7a>
 8003d6a:	4621      	mov	r1, r4
 8003d6c:	4628      	mov	r0, r5
 8003d6e:	f000 f893 	bl	8003e98 <__smakebuf_r>
 8003d72:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003d76:	f013 0201 	ands.w	r2, r3, #1
 8003d7a:	d00a      	beq.n	8003d92 <__swsetup_r+0x9a>
 8003d7c:	2200      	movs	r2, #0
 8003d7e:	60a2      	str	r2, [r4, #8]
 8003d80:	6962      	ldr	r2, [r4, #20]
 8003d82:	4252      	negs	r2, r2
 8003d84:	61a2      	str	r2, [r4, #24]
 8003d86:	6922      	ldr	r2, [r4, #16]
 8003d88:	b942      	cbnz	r2, 8003d9c <__swsetup_r+0xa4>
 8003d8a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8003d8e:	d1c5      	bne.n	8003d1c <__swsetup_r+0x24>
 8003d90:	bd38      	pop	{r3, r4, r5, pc}
 8003d92:	0799      	lsls	r1, r3, #30
 8003d94:	bf58      	it	pl
 8003d96:	6962      	ldrpl	r2, [r4, #20]
 8003d98:	60a2      	str	r2, [r4, #8]
 8003d9a:	e7f4      	b.n	8003d86 <__swsetup_r+0x8e>
 8003d9c:	2000      	movs	r0, #0
 8003d9e:	e7f7      	b.n	8003d90 <__swsetup_r+0x98>
 8003da0:	20000068 	.word	0x20000068

08003da4 <_raise_r>:
 8003da4:	291f      	cmp	r1, #31
 8003da6:	b538      	push	{r3, r4, r5, lr}
 8003da8:	4605      	mov	r5, r0
 8003daa:	460c      	mov	r4, r1
 8003dac:	d904      	bls.n	8003db8 <_raise_r+0x14>
 8003dae:	2316      	movs	r3, #22
 8003db0:	6003      	str	r3, [r0, #0]
 8003db2:	f04f 30ff 	mov.w	r0, #4294967295
 8003db6:	bd38      	pop	{r3, r4, r5, pc}
 8003db8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8003dba:	b112      	cbz	r2, 8003dc2 <_raise_r+0x1e>
 8003dbc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8003dc0:	b94b      	cbnz	r3, 8003dd6 <_raise_r+0x32>
 8003dc2:	4628      	mov	r0, r5
 8003dc4:	f000 f830 	bl	8003e28 <_getpid_r>
 8003dc8:	4622      	mov	r2, r4
 8003dca:	4601      	mov	r1, r0
 8003dcc:	4628      	mov	r0, r5
 8003dce:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003dd2:	f000 b817 	b.w	8003e04 <_kill_r>
 8003dd6:	2b01      	cmp	r3, #1
 8003dd8:	d00a      	beq.n	8003df0 <_raise_r+0x4c>
 8003dda:	1c59      	adds	r1, r3, #1
 8003ddc:	d103      	bne.n	8003de6 <_raise_r+0x42>
 8003dde:	2316      	movs	r3, #22
 8003de0:	6003      	str	r3, [r0, #0]
 8003de2:	2001      	movs	r0, #1
 8003de4:	e7e7      	b.n	8003db6 <_raise_r+0x12>
 8003de6:	2100      	movs	r1, #0
 8003de8:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8003dec:	4620      	mov	r0, r4
 8003dee:	4798      	blx	r3
 8003df0:	2000      	movs	r0, #0
 8003df2:	e7e0      	b.n	8003db6 <_raise_r+0x12>

08003df4 <raise>:
 8003df4:	4b02      	ldr	r3, [pc, #8]	@ (8003e00 <raise+0xc>)
 8003df6:	4601      	mov	r1, r0
 8003df8:	6818      	ldr	r0, [r3, #0]
 8003dfa:	f7ff bfd3 	b.w	8003da4 <_raise_r>
 8003dfe:	bf00      	nop
 8003e00:	20000068 	.word	0x20000068

08003e04 <_kill_r>:
 8003e04:	b538      	push	{r3, r4, r5, lr}
 8003e06:	4d07      	ldr	r5, [pc, #28]	@ (8003e24 <_kill_r+0x20>)
 8003e08:	2300      	movs	r3, #0
 8003e0a:	4604      	mov	r4, r0
 8003e0c:	4608      	mov	r0, r1
 8003e0e:	4611      	mov	r1, r2
 8003e10:	602b      	str	r3, [r5, #0]
 8003e12:	f7fd f855 	bl	8000ec0 <_kill>
 8003e16:	1c43      	adds	r3, r0, #1
 8003e18:	d102      	bne.n	8003e20 <_kill_r+0x1c>
 8003e1a:	682b      	ldr	r3, [r5, #0]
 8003e1c:	b103      	cbz	r3, 8003e20 <_kill_r+0x1c>
 8003e1e:	6023      	str	r3, [r4, #0]
 8003e20:	bd38      	pop	{r3, r4, r5, pc}
 8003e22:	bf00      	nop
 8003e24:	20000430 	.word	0x20000430

08003e28 <_getpid_r>:
 8003e28:	f7fd b842 	b.w	8000eb0 <_getpid>

08003e2c <_sbrk_r>:
 8003e2c:	b538      	push	{r3, r4, r5, lr}
 8003e2e:	4d06      	ldr	r5, [pc, #24]	@ (8003e48 <_sbrk_r+0x1c>)
 8003e30:	2300      	movs	r3, #0
 8003e32:	4604      	mov	r4, r0
 8003e34:	4608      	mov	r0, r1
 8003e36:	602b      	str	r3, [r5, #0]
 8003e38:	f7fd f8ca 	bl	8000fd0 <_sbrk>
 8003e3c:	1c43      	adds	r3, r0, #1
 8003e3e:	d102      	bne.n	8003e46 <_sbrk_r+0x1a>
 8003e40:	682b      	ldr	r3, [r5, #0]
 8003e42:	b103      	cbz	r3, 8003e46 <_sbrk_r+0x1a>
 8003e44:	6023      	str	r3, [r4, #0]
 8003e46:	bd38      	pop	{r3, r4, r5, pc}
 8003e48:	20000430 	.word	0x20000430

08003e4c <__swhatbuf_r>:
 8003e4c:	b570      	push	{r4, r5, r6, lr}
 8003e4e:	460c      	mov	r4, r1
 8003e50:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003e54:	2900      	cmp	r1, #0
 8003e56:	b096      	sub	sp, #88	@ 0x58
 8003e58:	4615      	mov	r5, r2
 8003e5a:	461e      	mov	r6, r3
 8003e5c:	da0d      	bge.n	8003e7a <__swhatbuf_r+0x2e>
 8003e5e:	89a3      	ldrh	r3, [r4, #12]
 8003e60:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8003e64:	f04f 0100 	mov.w	r1, #0
 8003e68:	bf14      	ite	ne
 8003e6a:	2340      	movne	r3, #64	@ 0x40
 8003e6c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8003e70:	2000      	movs	r0, #0
 8003e72:	6031      	str	r1, [r6, #0]
 8003e74:	602b      	str	r3, [r5, #0]
 8003e76:	b016      	add	sp, #88	@ 0x58
 8003e78:	bd70      	pop	{r4, r5, r6, pc}
 8003e7a:	466a      	mov	r2, sp
 8003e7c:	f000 f848 	bl	8003f10 <_fstat_r>
 8003e80:	2800      	cmp	r0, #0
 8003e82:	dbec      	blt.n	8003e5e <__swhatbuf_r+0x12>
 8003e84:	9901      	ldr	r1, [sp, #4]
 8003e86:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8003e8a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8003e8e:	4259      	negs	r1, r3
 8003e90:	4159      	adcs	r1, r3
 8003e92:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003e96:	e7eb      	b.n	8003e70 <__swhatbuf_r+0x24>

08003e98 <__smakebuf_r>:
 8003e98:	898b      	ldrh	r3, [r1, #12]
 8003e9a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003e9c:	079d      	lsls	r5, r3, #30
 8003e9e:	4606      	mov	r6, r0
 8003ea0:	460c      	mov	r4, r1
 8003ea2:	d507      	bpl.n	8003eb4 <__smakebuf_r+0x1c>
 8003ea4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8003ea8:	6023      	str	r3, [r4, #0]
 8003eaa:	6123      	str	r3, [r4, #16]
 8003eac:	2301      	movs	r3, #1
 8003eae:	6163      	str	r3, [r4, #20]
 8003eb0:	b003      	add	sp, #12
 8003eb2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003eb4:	ab01      	add	r3, sp, #4
 8003eb6:	466a      	mov	r2, sp
 8003eb8:	f7ff ffc8 	bl	8003e4c <__swhatbuf_r>
 8003ebc:	9f00      	ldr	r7, [sp, #0]
 8003ebe:	4605      	mov	r5, r0
 8003ec0:	4639      	mov	r1, r7
 8003ec2:	4630      	mov	r0, r6
 8003ec4:	f7ff fad4 	bl	8003470 <_malloc_r>
 8003ec8:	b948      	cbnz	r0, 8003ede <__smakebuf_r+0x46>
 8003eca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003ece:	059a      	lsls	r2, r3, #22
 8003ed0:	d4ee      	bmi.n	8003eb0 <__smakebuf_r+0x18>
 8003ed2:	f023 0303 	bic.w	r3, r3, #3
 8003ed6:	f043 0302 	orr.w	r3, r3, #2
 8003eda:	81a3      	strh	r3, [r4, #12]
 8003edc:	e7e2      	b.n	8003ea4 <__smakebuf_r+0xc>
 8003ede:	89a3      	ldrh	r3, [r4, #12]
 8003ee0:	6020      	str	r0, [r4, #0]
 8003ee2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003ee6:	81a3      	strh	r3, [r4, #12]
 8003ee8:	9b01      	ldr	r3, [sp, #4]
 8003eea:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8003eee:	b15b      	cbz	r3, 8003f08 <__smakebuf_r+0x70>
 8003ef0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003ef4:	4630      	mov	r0, r6
 8003ef6:	f000 f81d 	bl	8003f34 <_isatty_r>
 8003efa:	b128      	cbz	r0, 8003f08 <__smakebuf_r+0x70>
 8003efc:	89a3      	ldrh	r3, [r4, #12]
 8003efe:	f023 0303 	bic.w	r3, r3, #3
 8003f02:	f043 0301 	orr.w	r3, r3, #1
 8003f06:	81a3      	strh	r3, [r4, #12]
 8003f08:	89a3      	ldrh	r3, [r4, #12]
 8003f0a:	431d      	orrs	r5, r3
 8003f0c:	81a5      	strh	r5, [r4, #12]
 8003f0e:	e7cf      	b.n	8003eb0 <__smakebuf_r+0x18>

08003f10 <_fstat_r>:
 8003f10:	b538      	push	{r3, r4, r5, lr}
 8003f12:	4d07      	ldr	r5, [pc, #28]	@ (8003f30 <_fstat_r+0x20>)
 8003f14:	2300      	movs	r3, #0
 8003f16:	4604      	mov	r4, r0
 8003f18:	4608      	mov	r0, r1
 8003f1a:	4611      	mov	r1, r2
 8003f1c:	602b      	str	r3, [r5, #0]
 8003f1e:	f7fd f82f 	bl	8000f80 <_fstat>
 8003f22:	1c43      	adds	r3, r0, #1
 8003f24:	d102      	bne.n	8003f2c <_fstat_r+0x1c>
 8003f26:	682b      	ldr	r3, [r5, #0]
 8003f28:	b103      	cbz	r3, 8003f2c <_fstat_r+0x1c>
 8003f2a:	6023      	str	r3, [r4, #0]
 8003f2c:	bd38      	pop	{r3, r4, r5, pc}
 8003f2e:	bf00      	nop
 8003f30:	20000430 	.word	0x20000430

08003f34 <_isatty_r>:
 8003f34:	b538      	push	{r3, r4, r5, lr}
 8003f36:	4d06      	ldr	r5, [pc, #24]	@ (8003f50 <_isatty_r+0x1c>)
 8003f38:	2300      	movs	r3, #0
 8003f3a:	4604      	mov	r4, r0
 8003f3c:	4608      	mov	r0, r1
 8003f3e:	602b      	str	r3, [r5, #0]
 8003f40:	f7fd f82e 	bl	8000fa0 <_isatty>
 8003f44:	1c43      	adds	r3, r0, #1
 8003f46:	d102      	bne.n	8003f4e <_isatty_r+0x1a>
 8003f48:	682b      	ldr	r3, [r5, #0]
 8003f4a:	b103      	cbz	r3, 8003f4e <_isatty_r+0x1a>
 8003f4c:	6023      	str	r3, [r4, #0]
 8003f4e:	bd38      	pop	{r3, r4, r5, pc}
 8003f50:	20000430 	.word	0x20000430

08003f54 <_init>:
 8003f54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f56:	bf00      	nop
 8003f58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003f5a:	bc08      	pop	{r3}
 8003f5c:	469e      	mov	lr, r3
 8003f5e:	4770      	bx	lr

08003f60 <_fini>:
 8003f60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f62:	bf00      	nop
 8003f64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003f66:	bc08      	pop	{r3}
 8003f68:	469e      	mov	lr, r3
 8003f6a:	4770      	bx	lr
