
module decoder_3x8(a,b,c,o0,o1,o2,o3,o4,o5,o6,o7);
input a,b,c;
output o0,o1,o2,o3,o4,o5,o6,o7;
assign o0=~a&~b&~c;
assign o1=~a&~b&c;
assign o2=~a&b&~c;
assign o3=~a&b&c;
assign o4=a&~b&~c;
assign o5=a&~b&c;
assign o6=a&b&~c;
assign o7=a&b&c;


endmodule


--------------------------------------------------------------------------------------------------------------------------------------------------------------
TESTBENCH
--------------------------------------------------------------------------------------------------------------------------------------------------------------


module decoder_3x8_tb( );
reg a,b,c;
wire o0,o1,o2,o3,o4,o5,o6,o7;
decoder_3x8 DUT(a,b,c,o0,o1,o2,o3,o4,o5,o6,o7);
initial
begin
a=0;b=0;c=0; #10
a=0;b=0;c=1;#10
a=0;b=1;c=0;#10
a=0;b=1;c=1;#10
a=1;b=0;c=0;#10
a=1;b=0;c=1;#10
a=1;b=1;c=0;#10
a=1;b=1;c=1;#10
$finish;
end
endmodule
