# TFE4171-HDL_Verification_SVA
Verification of digital designs using SystermVerilog Assertions. Exercises and semesterproject.
