# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/3rd Party IP/uart-debug" --include "../../../../RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common" \
"../../../../RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/SPI_Master.v" \
"../../../../RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/3rd Party IP/uart-debug/UART_RX.v" \
"../../../../RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/3rd Party IP/uart-debug/UART_TX.v" \
"../../../../RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/alu_ov.v" \
"../../../../RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/branch_addr.v" \
"../../../../RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/buzzer.v" \
"../../../../RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/3rd Party IP/uart-debug/cmdproc.v" \
"../../../../RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/cpugpio.v" \
"../../../../RISCVsinglecycleint.srcs/sources_1/new/csr_unit.v" \
"../../../../RISCVsinglecycleint.srcs/sources_1/imports/uart-debug/debug_control.v" \
"../../../../RISCVsinglecycleint.srcs/sources_1/imports/sccompintFPGA/dff32.v" \
"../../../../RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/imme.v" \
"../../../../RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/jal_addr.v" \
"../../../../RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/jalr_addr.v" \
"../../../../RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/milliscounter.v" \
"../../../../RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/mux2x32.v" \
"../../../../RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/mux4x32.v" \
"../../../../RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/pc4.v" \
"../../../../RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/pmod_als_spi_receiver.v" \
"../../../../RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/regfile.v" \
"../../../../RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sc_cu_intr.v" \
"../../../../RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sc_interrupt_sys.v" \
"../../../../RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sccomp_decoder.v" \
"../../../../RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sccpu_intr.v" \
"../../../../RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/sevensegdec.v" \
"../../../../RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/io/sevensegtimer.v" \
"../../../../RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/mips-cpu/RTL/Common/uram.v" \
"../../../../RISCVsinglecycleint.srcs/sources_1/imports/fpgauser/cod_riscv_cpu/sc_computer_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
