

================================================================
== Vivado HLS Report for 'Loop_loop_height_pro'
================================================================
* Date:           Thu Apr 25 22:46:35 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        hls_video_processor
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.60|     5.775|        0.82|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1891|  1891|  1891|  1891|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+------+------+----------+-----------+-----------+------+----------+
        |               |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+------+------+----------+-----------+-----------+------+----------+
        |- loop_height  |  1890|  1890|        63|          -|          -|    30|    no    |
        | + loop_width  |    60|    60|         2|          1|          1|    60|    yes   |
        +---------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     62|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    132|
|Register         |        -|      -|      25|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      25|    194|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |c_V_fu_151_p2                     |     +    |      0|  0|  15|           6|           1|
    |r_V_fu_139_p2                     |     +    |      0|  0|  15|           5|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |exitcond113_i1_fu_133_p2          |   icmp   |      0|  0|  11|           5|           3|
    |exitcond_i1_fu_145_p2             |   icmp   |      0|  0|  11|           6|           4|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  62|          28|          15|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                           |  27|          5|    1|          5|
    |ap_done                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1             |  15|          3|    1|          3|
    |img_adjusted_data_stream_0_V_blk_n  |   9|          2|    1|          2|
    |img_adjusted_data_stream_1_V_blk_n  |   9|          2|    1|          2|
    |img_adjusted_data_stream_2_V_blk_n  |   9|          2|    1|          2|
    |img_out_data_stream_0_V_blk_n       |   9|          2|    1|          2|
    |img_out_data_stream_1_V_blk_n       |   9|          2|    1|          2|
    |img_out_data_stream_2_V_blk_n       |   9|          2|    1|          2|
    |real_start                          |   9|          2|    1|          2|
    |t_V_2_reg_122                       |   9|          2|    6|         12|
    |t_V_reg_111                         |   9|          2|    5|         10|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               | 132|         28|   21|         46|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  4|   0|    4|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |exitcond_i1_reg_199      |  1|   0|    1|          0|
    |r_V_reg_194              |  5|   0|    5|          0|
    |start_once_reg           |  1|   0|    1|          0|
    |t_V_2_reg_122            |  6|   0|    6|          0|
    |t_V_reg_111              |  5|   0|    5|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 25|   0|   25|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------+-----+-----+------------+------------------------------+--------------+
|               RTL Ports              | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+--------------------------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk                                |  in |    1| ap_ctrl_hs |     Loop_loop_height_pro     | return value |
|ap_rst                                |  in |    1| ap_ctrl_hs |     Loop_loop_height_pro     | return value |
|ap_start                              |  in |    1| ap_ctrl_hs |     Loop_loop_height_pro     | return value |
|start_full_n                          |  in |    1| ap_ctrl_hs |     Loop_loop_height_pro     | return value |
|ap_done                               | out |    1| ap_ctrl_hs |     Loop_loop_height_pro     | return value |
|ap_continue                           |  in |    1| ap_ctrl_hs |     Loop_loop_height_pro     | return value |
|ap_idle                               | out |    1| ap_ctrl_hs |     Loop_loop_height_pro     | return value |
|ap_ready                              | out |    1| ap_ctrl_hs |     Loop_loop_height_pro     | return value |
|start_out                             | out |    1| ap_ctrl_hs |     Loop_loop_height_pro     | return value |
|start_write                           | out |    1| ap_ctrl_hs |     Loop_loop_height_pro     | return value |
|img_adjusted_data_stream_0_V_dout     |  in |   32|   ap_fifo  | img_adjusted_data_stream_0_V |    pointer   |
|img_adjusted_data_stream_0_V_empty_n  |  in |    1|   ap_fifo  | img_adjusted_data_stream_0_V |    pointer   |
|img_adjusted_data_stream_0_V_read     | out |    1|   ap_fifo  | img_adjusted_data_stream_0_V |    pointer   |
|img_adjusted_data_stream_1_V_dout     |  in |   32|   ap_fifo  | img_adjusted_data_stream_1_V |    pointer   |
|img_adjusted_data_stream_1_V_empty_n  |  in |    1|   ap_fifo  | img_adjusted_data_stream_1_V |    pointer   |
|img_adjusted_data_stream_1_V_read     | out |    1|   ap_fifo  | img_adjusted_data_stream_1_V |    pointer   |
|img_adjusted_data_stream_2_V_dout     |  in |   32|   ap_fifo  | img_adjusted_data_stream_2_V |    pointer   |
|img_adjusted_data_stream_2_V_empty_n  |  in |    1|   ap_fifo  | img_adjusted_data_stream_2_V |    pointer   |
|img_adjusted_data_stream_2_V_read     | out |    1|   ap_fifo  | img_adjusted_data_stream_2_V |    pointer   |
|img_out_data_stream_0_V_din           | out |    8|   ap_fifo  |    img_out_data_stream_0_V   |    pointer   |
|img_out_data_stream_0_V_full_n        |  in |    1|   ap_fifo  |    img_out_data_stream_0_V   |    pointer   |
|img_out_data_stream_0_V_write         | out |    1|   ap_fifo  |    img_out_data_stream_0_V   |    pointer   |
|img_out_data_stream_1_V_din           | out |    8|   ap_fifo  |    img_out_data_stream_1_V   |    pointer   |
|img_out_data_stream_1_V_full_n        |  in |    1|   ap_fifo  |    img_out_data_stream_1_V   |    pointer   |
|img_out_data_stream_1_V_write         | out |    1|   ap_fifo  |    img_out_data_stream_1_V   |    pointer   |
|img_out_data_stream_2_V_din           | out |    8|   ap_fifo  |    img_out_data_stream_2_V   |    pointer   |
|img_out_data_stream_2_V_full_n        |  in |    1|   ap_fifo  |    img_out_data_stream_2_V   |    pointer   |
|img_out_data_stream_2_V_write         | out |    1|   ap_fifo  |    img_out_data_stream_2_V   |    pointer   |
+--------------------------------------+-----+-----+------------+------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond113_i1)
3 --> 
	5  / (exitcond_i1)
	4  / (!exitcond_i1)
4 --> 
	3  / true
5 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img_out_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img_out_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img_out_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %img_adjusted_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %img_adjusted_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %img_adjusted_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.76ns)   --->   "br label %0" [hls_video_processor/hls_video_processor.cpp:173->hls_video_processor/hls_video_processor.cpp:431]   --->   Operation 12 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.34>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%t_V = phi i5 [ 0, %newFuncRoot ], [ %r_V, %1 ]"   --->   Operation 13 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.36ns)   --->   "%exitcond113_i1 = icmp eq i5 %t_V, -2" [hls_video_processor/hls_video_processor.cpp:173->hls_video_processor/hls_video_processor.cpp:431]   --->   Operation 14 'icmp' 'exitcond113_i1' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 30, i64 30, i64 30)"   --->   Operation 15 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.78ns)   --->   "%r_V = add i5 %t_V, 1" [hls_video_processor/hls_video_processor.cpp:173->hls_video_processor/hls_video_processor.cpp:431]   --->   Operation 16 'add' 'r_V' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %exitcond113_i1, label %int32_to_uint8.exit.exitStub, label %3" [hls_video_processor/hls_video_processor.cpp:173->hls_video_processor/hls_video_processor.cpp:431]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1) nounwind" [hls_video_processor/hls_video_processor.cpp:173->hls_video_processor/hls_video_processor.cpp:431]   --->   Operation 18 'specloopname' <Predicate = (!exitcond113_i1)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_32 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1)" [hls_video_processor/hls_video_processor.cpp:173->hls_video_processor/hls_video_processor.cpp:431]   --->   Operation 19 'specregionbegin' 'tmp_32' <Predicate = (!exitcond113_i1)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.76ns)   --->   "br label %2" [hls_video_processor/hls_video_processor.cpp:174->hls_video_processor/hls_video_processor.cpp:431]   --->   Operation 20 'br' <Predicate = (!exitcond113_i1)> <Delay = 1.76>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 21 'ret' <Predicate = (exitcond113_i1)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.82>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%t_V_2 = phi i6 [ 0, %3 ], [ %c_V, %"operator>>.exit.i1" ]"   --->   Operation 22 'phi' 't_V_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (1.42ns)   --->   "%exitcond_i1 = icmp eq i6 %t_V_2, -4" [hls_video_processor/hls_video_processor.cpp:174->hls_video_processor/hls_video_processor.cpp:431]   --->   Operation 23 'icmp' 'exitcond_i1' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 60, i64 60, i64 60)"   --->   Operation 24 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (1.82ns)   --->   "%c_V = add i6 %t_V_2, 1" [hls_video_processor/hls_video_processor.cpp:174->hls_video_processor/hls_video_processor.cpp:431]   --->   Operation 25 'add' 'c_V' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %exitcond_i1, label %1, label %"operator>>.exit.i1"" [hls_video_processor/hls_video_processor.cpp:174->hls_video_processor/hls_video_processor.cpp:431]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.77>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str2) nounwind" [hls_video_processor/hls_video_processor.cpp:174->hls_video_processor/hls_video_processor.cpp:431]   --->   Operation 27 'specloopname' <Predicate = (!exitcond_i1)> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str2)" [hls_video_processor/hls_video_processor.cpp:174->hls_video_processor/hls_video_processor.cpp:431]   --->   Operation 28 'specregionbegin' 'tmp_s' <Predicate = (!exitcond_i1)> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [hls_video_processor/hls_video_processor.cpp:176->hls_video_processor/hls_video_processor.cpp:431]   --->   Operation 29 'specpipeline' <Predicate = (!exitcond_i1)> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_35 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str24)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:672->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->hls_video_processor/hls_video_processor.cpp:179->hls_video_processor/hls_video_processor.cpp:431]   --->   Operation 30 'specregionbegin' 'tmp_35' <Predicate = (!exitcond_i1)> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:676->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->hls_video_processor/hls_video_processor.cpp:179->hls_video_processor/hls_video_processor.cpp:431]   --->   Operation 31 'specprotocol' <Predicate = (!exitcond_i1)> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (2.88ns)   --->   "%tmp_46 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %img_adjusted_data_stream_0_V)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:679->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->hls_video_processor/hls_video_processor.cpp:179->hls_video_processor/hls_video_processor.cpp:431]   --->   Operation 32 'read' 'tmp_46' <Predicate = (!exitcond_i1)> <Delay = 2.88> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_4 : Operation 33 [1/1] (2.88ns)   --->   "%tmp_47 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %img_adjusted_data_stream_1_V)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:679->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->hls_video_processor/hls_video_processor.cpp:179->hls_video_processor/hls_video_processor.cpp:431]   --->   Operation 33 'read' 'tmp_47' <Predicate = (!exitcond_i1)> <Delay = 2.88> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_4 : Operation 34 [1/1] (2.88ns)   --->   "%tmp = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %img_adjusted_data_stream_2_V)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:679->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->hls_video_processor/hls_video_processor.cpp:179->hls_video_processor/hls_video_processor.cpp:431]   --->   Operation 34 'read' 'tmp' <Predicate = (!exitcond_i1)> <Delay = 2.88> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%empty_66 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str24, i32 %tmp_35)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:681->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->hls_video_processor/hls_video_processor.cpp:179->hls_video_processor/hls_video_processor.cpp:431]   --->   Operation 35 'specregionend' 'empty_66' <Predicate = (!exitcond_i1)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_36 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_46, i32 4, i32 11)" [hls_video_processor/hls_video_processor.cpp:184->hls_video_processor/hls_video_processor.cpp:431]   --->   Operation 36 'partselect' 'tmp_36' <Predicate = (!exitcond_i1)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_37 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_47, i32 4, i32 11)" [hls_video_processor/hls_video_processor.cpp:184->hls_video_processor/hls_video_processor.cpp:431]   --->   Operation 37 'partselect' 'tmp_37' <Predicate = (!exitcond_i1)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_38 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp, i32 4, i32 11)" [hls_video_processor/hls_video_processor.cpp:184->hls_video_processor/hls_video_processor.cpp:431]   --->   Operation 38 'partselect' 'tmp_38' <Predicate = (!exitcond_i1)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_39 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str22)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:696->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->hls_video_processor/hls_video_processor.cpp:188->hls_video_processor/hls_video_processor.cpp:431]   --->   Operation 39 'specregionbegin' 'tmp_39' <Predicate = (!exitcond_i1)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:700->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->hls_video_processor/hls_video_processor.cpp:188->hls_video_processor/hls_video_processor.cpp:431]   --->   Operation 40 'specprotocol' <Predicate = (!exitcond_i1)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (2.88ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %img_out_data_stream_0_V, i8 %tmp_36)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:703->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->hls_video_processor/hls_video_processor.cpp:188->hls_video_processor/hls_video_processor.cpp:431]   --->   Operation 41 'write' <Predicate = (!exitcond_i1)> <Delay = 2.88> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_4 : Operation 42 [1/1] (2.88ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %img_out_data_stream_1_V, i8 %tmp_37)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:703->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->hls_video_processor/hls_video_processor.cpp:188->hls_video_processor/hls_video_processor.cpp:431]   --->   Operation 42 'write' <Predicate = (!exitcond_i1)> <Delay = 2.88> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_4 : Operation 43 [1/1] (2.88ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %img_out_data_stream_2_V, i8 %tmp_38)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:703->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->hls_video_processor/hls_video_processor.cpp:188->hls_video_processor/hls_video_processor.cpp:431]   --->   Operation 43 'write' <Predicate = (!exitcond_i1)> <Delay = 2.88> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%empty_67 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str22, i32 %tmp_39)" [C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:705->C:/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:717->hls_video_processor/hls_video_processor.cpp:188->hls_video_processor/hls_video_processor.cpp:431]   --->   Operation 44 'specregionend' 'empty_67' <Predicate = (!exitcond_i1)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%empty_68 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str2, i32 %tmp_s)" [hls_video_processor/hls_video_processor.cpp:189->hls_video_processor/hls_video_processor.cpp:431]   --->   Operation 45 'specregionend' 'empty_68' <Predicate = (!exitcond_i1)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "br label %2" [hls_video_processor/hls_video_processor.cpp:174->hls_video_processor/hls_video_processor.cpp:431]   --->   Operation 46 'br' <Predicate = (!exitcond_i1)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1, i32 %tmp_32)" [hls_video_processor/hls_video_processor.cpp:190->hls_video_processor/hls_video_processor.cpp:431]   --->   Operation 47 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "br label %0" [hls_video_processor/hls_video_processor.cpp:173->hls_video_processor/hls_video_processor.cpp:431]   --->   Operation 48 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ img_adjusted_data_stream_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_adjusted_data_stream_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_adjusted_data_stream_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_out_data_stream_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_out_data_stream_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_out_data_stream_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_6     (specinterface    ) [ 000000]
StgValue_7     (specinterface    ) [ 000000]
StgValue_8     (specinterface    ) [ 000000]
StgValue_9     (specinterface    ) [ 000000]
StgValue_10    (specinterface    ) [ 000000]
StgValue_11    (specinterface    ) [ 000000]
StgValue_12    (br               ) [ 011111]
t_V            (phi              ) [ 001000]
exitcond113_i1 (icmp             ) [ 001111]
StgValue_15    (speclooptripcount) [ 000000]
r_V            (add              ) [ 011111]
StgValue_17    (br               ) [ 000000]
StgValue_18    (specloopname     ) [ 000000]
tmp_32         (specregionbegin  ) [ 000111]
StgValue_20    (br               ) [ 001111]
StgValue_21    (ret              ) [ 000000]
t_V_2          (phi              ) [ 000100]
exitcond_i1    (icmp             ) [ 001111]
StgValue_24    (speclooptripcount) [ 000000]
c_V            (add              ) [ 001111]
StgValue_26    (br               ) [ 000000]
StgValue_27    (specloopname     ) [ 000000]
tmp_s          (specregionbegin  ) [ 000000]
StgValue_29    (specpipeline     ) [ 000000]
tmp_35         (specregionbegin  ) [ 000000]
StgValue_31    (specprotocol     ) [ 000000]
tmp_46         (read             ) [ 000000]
tmp_47         (read             ) [ 000000]
tmp            (read             ) [ 000000]
empty_66       (specregionend    ) [ 000000]
tmp_36         (partselect       ) [ 000000]
tmp_37         (partselect       ) [ 000000]
tmp_38         (partselect       ) [ 000000]
tmp_39         (specregionbegin  ) [ 000000]
StgValue_40    (specprotocol     ) [ 000000]
StgValue_41    (write            ) [ 000000]
StgValue_42    (write            ) [ 000000]
StgValue_43    (write            ) [ 000000]
empty_67       (specregionend    ) [ 000000]
empty_68       (specregionend    ) [ 000000]
StgValue_46    (br               ) [ 001111]
empty          (specregionend    ) [ 000000]
StgValue_48    (br               ) [ 011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="img_adjusted_data_stream_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_adjusted_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="img_adjusted_data_stream_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_adjusted_data_stream_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="img_adjusted_data_stream_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_adjusted_data_stream_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="img_out_data_stream_0_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_out_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="img_out_data_stream_1_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_out_data_stream_1_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="img_out_data_stream_2_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_out_data_stream_2_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str24"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str22"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="tmp_46_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_46/4 "/>
</bind>
</comp>

<comp id="78" class="1004" name="tmp_47_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_47/4 "/>
</bind>
</comp>

<comp id="84" class="1004" name="tmp_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="90" class="1004" name="StgValue_41_write_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="8" slack="0"/>
<pin id="93" dir="0" index="2" bw="8" slack="0"/>
<pin id="94" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_41/4 "/>
</bind>
</comp>

<comp id="97" class="1004" name="StgValue_42_write_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="0" slack="0"/>
<pin id="99" dir="0" index="1" bw="8" slack="0"/>
<pin id="100" dir="0" index="2" bw="8" slack="0"/>
<pin id="101" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_42/4 "/>
</bind>
</comp>

<comp id="104" class="1004" name="StgValue_43_write_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="0" slack="0"/>
<pin id="106" dir="0" index="1" bw="8" slack="0"/>
<pin id="107" dir="0" index="2" bw="8" slack="0"/>
<pin id="108" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_43/4 "/>
</bind>
</comp>

<comp id="111" class="1005" name="t_V_reg_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="5" slack="1"/>
<pin id="113" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="115" class="1004" name="t_V_phi_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="1" slack="1"/>
<pin id="117" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="118" dir="0" index="2" bw="5" slack="0"/>
<pin id="119" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/2 "/>
</bind>
</comp>

<comp id="122" class="1005" name="t_V_2_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="6" slack="1"/>
<pin id="124" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="t_V_2 (phireg) "/>
</bind>
</comp>

<comp id="126" class="1004" name="t_V_2_phi_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="1"/>
<pin id="128" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="6" slack="0"/>
<pin id="130" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_2/3 "/>
</bind>
</comp>

<comp id="133" class="1004" name="exitcond113_i1_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="5" slack="0"/>
<pin id="135" dir="0" index="1" bw="5" slack="0"/>
<pin id="136" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond113_i1/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="r_V_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="5" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="exitcond_i1_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="6" slack="0"/>
<pin id="147" dir="0" index="1" bw="6" slack="0"/>
<pin id="148" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i1/3 "/>
</bind>
</comp>

<comp id="151" class="1004" name="c_V_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="6" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_V/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="tmp_36_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="8" slack="0"/>
<pin id="159" dir="0" index="1" bw="32" slack="0"/>
<pin id="160" dir="0" index="2" bw="4" slack="0"/>
<pin id="161" dir="0" index="3" bw="5" slack="0"/>
<pin id="162" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_36/4 "/>
</bind>
</comp>

<comp id="168" class="1004" name="tmp_37_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="8" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="0" index="2" bw="4" slack="0"/>
<pin id="172" dir="0" index="3" bw="5" slack="0"/>
<pin id="173" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_37/4 "/>
</bind>
</comp>

<comp id="179" class="1004" name="tmp_38_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="8" slack="0"/>
<pin id="181" dir="0" index="1" bw="32" slack="0"/>
<pin id="182" dir="0" index="2" bw="4" slack="0"/>
<pin id="183" dir="0" index="3" bw="5" slack="0"/>
<pin id="184" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_38/4 "/>
</bind>
</comp>

<comp id="190" class="1005" name="exitcond113_i1_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="1"/>
<pin id="192" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond113_i1 "/>
</bind>
</comp>

<comp id="194" class="1005" name="r_V_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="5" slack="0"/>
<pin id="196" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="199" class="1005" name="exitcond_i1_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="1"/>
<pin id="201" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_i1 "/>
</bind>
</comp>

<comp id="203" class="1005" name="c_V_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="6" slack="0"/>
<pin id="205" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="c_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="76"><net_src comp="58" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="58" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="2" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="58" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="70" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="6" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="70" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="8" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="109"><net_src comp="70" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="10" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="24" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="121"><net_src comp="111" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="125"><net_src comp="40" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="132"><net_src comp="122" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="137"><net_src comp="115" pin="4"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="26" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="143"><net_src comp="115" pin="4"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="32" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="149"><net_src comp="126" pin="4"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="42" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="155"><net_src comp="126" pin="4"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="46" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="163"><net_src comp="62" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="164"><net_src comp="72" pin="2"/><net_sink comp="157" pin=1"/></net>

<net id="165"><net_src comp="64" pin="0"/><net_sink comp="157" pin=2"/></net>

<net id="166"><net_src comp="66" pin="0"/><net_sink comp="157" pin=3"/></net>

<net id="167"><net_src comp="157" pin="4"/><net_sink comp="90" pin=2"/></net>

<net id="174"><net_src comp="62" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="78" pin="2"/><net_sink comp="168" pin=1"/></net>

<net id="176"><net_src comp="64" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="177"><net_src comp="66" pin="0"/><net_sink comp="168" pin=3"/></net>

<net id="178"><net_src comp="168" pin="4"/><net_sink comp="97" pin=2"/></net>

<net id="185"><net_src comp="62" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="186"><net_src comp="84" pin="2"/><net_sink comp="179" pin=1"/></net>

<net id="187"><net_src comp="64" pin="0"/><net_sink comp="179" pin=2"/></net>

<net id="188"><net_src comp="66" pin="0"/><net_sink comp="179" pin=3"/></net>

<net id="189"><net_src comp="179" pin="4"/><net_sink comp="104" pin=2"/></net>

<net id="193"><net_src comp="133" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="139" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="202"><net_src comp="145" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="206"><net_src comp="151" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="126" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: img_out_data_stream_0_V | {4 }
	Port: img_out_data_stream_1_V | {4 }
	Port: img_out_data_stream_2_V | {4 }
 - Input state : 
	Port: Loop_loop_height_pro : img_adjusted_data_stream_0_V | {4 }
	Port: Loop_loop_height_pro : img_adjusted_data_stream_1_V | {4 }
	Port: Loop_loop_height_pro : img_adjusted_data_stream_2_V | {4 }
  - Chain level:
	State 1
	State 2
		exitcond113_i1 : 1
		r_V : 1
		StgValue_17 : 2
	State 3
		exitcond_i1 : 1
		c_V : 1
		StgValue_26 : 2
	State 4
		empty_66 : 1
		StgValue_41 : 1
		StgValue_42 : 1
		StgValue_43 : 1
		empty_67 : 1
		empty_68 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|    add   |        r_V_fu_139        |    0    |    15   |
|          |        c_V_fu_151        |    0    |    15   |
|----------|--------------------------|---------|---------|
|   icmp   |   exitcond113_i1_fu_133  |    0    |    11   |
|          |    exitcond_i1_fu_145    |    0    |    11   |
|----------|--------------------------|---------|---------|
|          |     tmp_46_read_fu_72    |    0    |    0    |
|   read   |     tmp_47_read_fu_78    |    0    |    0    |
|          |      tmp_read_fu_84      |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |  StgValue_41_write_fu_90 |    0    |    0    |
|   write  |  StgValue_42_write_fu_97 |    0    |    0    |
|          | StgValue_43_write_fu_104 |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |       tmp_36_fu_157      |    0    |    0    |
|partselect|       tmp_37_fu_168      |    0    |    0    |
|          |       tmp_38_fu_179      |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |    52   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|      c_V_reg_203     |    6   |
|exitcond113_i1_reg_190|    1   |
|  exitcond_i1_reg_199 |    1   |
|      r_V_reg_194     |    5   |
|     t_V_2_reg_122    |    6   |
|      t_V_reg_111     |    5   |
+----------------------+--------+
|         Total        |   24   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   52   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   24   |    -   |
+-----------+--------+--------+
|   Total   |   24   |   52   |
+-----------+--------+--------+
