{"vcs1":{"timestamp_begin":1731498693.354209512, "rt":2.15, "ut":0.61, "st":0.25}}
{"vcselab":{"timestamp_begin":1731498695.582061791, "rt":1.07, "ut":0.24, "st":0.14}}
{"link":{"timestamp_begin":1731498696.721839928, "rt":0.42, "ut":0.10, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731498692.680862140}
{"VCS_COMP_START_TIME": 1731498692.680862140}
{"VCS_COMP_END_TIME": 1731500781.522616435}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+PERF +notimingchecks"}
{"vcs1": {"peak_mem": 332364}}
{"stitch_vcselab": {"peak_mem": 231552}}
