# SETTINGS ../simusched tareas.tsk 4 1 2 SchedRR 4 5 6 8 8
LOAD 0 0
LOAD 0 1
LOAD 0 2
LOAD 0 3
LOAD 0 4
LOAD 0 5
LOAD 0 6
LOAD 0 7
LOAD 0 8
LOAD 0 9
LOAD 0 10
LOAD 0 11
LOAD 0 12
LOAD 0 13
LOAD 0 14
# CONTEXT CPU 0 0
# CONTEXT CPU 1 0
# CONTEXT CPU 2 0
# CONTEXT CPU 3 0
CPU 1 0 0
CPU 1 1 1
CPU 1 2 2
CPU 1 3 3
CPU 2 0 0
CPU 2 1 1
CPU 2 2 2
CPU 2 3 3
BLOCK 3 1
CPU 3 0 0
# CONTEXT CPU 1 3
CPU 3 2 2
CPU 3 3 3
BLOCK 4 3
UNBLOCK 4 1
CPU 4 0 0
CPU 4 4 1
CPU 4 2 2
# CONTEXT CPU 3 4
UNBLOCK 5 3
CPU 5 0 0
CPU 5 4 1
CPU 5 2 2
CPU 5 5 3
BLOCK 6 0
# CONTEXT CPU 0 6
CPU 6 4 1
CPU 6 2 2
CPU 6 5 3
BLOCK 7 2
UNBLOCK 7 0
CPU 7 6 0
CPU 7 4 1
# CONTEXT CPU 2 7
CPU 7 5 3
UNBLOCK 8 2
# CONTEXT CPU 0 8
CPU 8 4 1
CPU 8 7 2
CPU 8 5 3
BLOCK 9 4
CPU 9 8 0
# CONTEXT CPU 1 9
CPU 9 7 2
CPU 9 5 3
BLOCK 10 8
UNBLOCK 10 4
# CONTEXT CPU 0 10
CPU 10 9 1
# CONTEXT CPU 2 10
CPU 10 5 3
BLOCK 11 5
UNBLOCK 11 8
CPU 11 10 0
# CONTEXT CPU 1 11
CPU 11 11 2
# CONTEXT CPU 3 11
UNBLOCK 12 5
CPU 12 10 0
CPU 12 12 1
CPU 12 11 2
CPU 12 13 3
CPU 13 10 0
CPU 13 12 1
CPU 13 11 2
CPU 13 13 3
BLOCK 14 10
BLOCK 14 12
BLOCK 14 11
# CONTEXT CPU 0 14
# CONTEXT CPU 1 14
# CONTEXT CPU 2 14
# CONTEXT CPU 3 14
UNBLOCK 15 10
UNBLOCK 15 11
UNBLOCK 15 12
CPU 15 14 0
CPU 15 1 1
# CONTEXT CPU 2 15
# CONTEXT CPU 3 15
BLOCK 16 14
# CONTEXT CPU 0 16
CPU 16 1 1
# CONTEXT CPU 2 16
# CONTEXT CPU 3 16
UNBLOCK 17 14
# CONTEXT CPU 0 17
CPU 17 1 1
CPU 17 3 2
CPU 17 0 3
# CONTEXT CPU 0 18
CPU 18 1 1
CPU 18 3 2
CPU 18 0 3
CPU 19 2 0
CPU 19 1 1
CPU 19 3 2
CPU 19 0 3
CPU 20 2 0
# CONTEXT CPU 1 20
CPU 20 3 2
CPU 20 0 3
EXIT 21 0 3
CPU 21 2 0
# CONTEXT CPU 1 21
CPU 21 3 2
# CONTEXT CPU 3 21
EXIT 22 2 0
# CONTEXT CPU 0 22
# CONTEXT CPU 1 22
# CONTEXT CPU 2 22
# CONTEXT CPU 3 22
# CONTEXT CPU 0 23
CPU 23 6 1
# CONTEXT CPU 2 23
# CONTEXT CPU 3 23
# CONTEXT CPU 0 24
CPU 24 6 1
# CONTEXT CPU 2 24
CPU 24 4 3
BLOCK 25 6
CPU 25 7 0
# CONTEXT CPU 1 25
CPU 25 8 2
CPU 25 4 3
UNBLOCK 26 6
CPU 26 7 0
CPU 26 9 1
CPU 26 8 2
CPU 26 4 3
BLOCK 27 9
CPU 27 7 0
# CONTEXT CPU 1 27
CPU 27 8 2
CPU 27 4 3
BLOCK 28 7
EXIT 28 4 3
UNBLOCK 28 9
# CONTEXT CPU 0 28
# CONTEXT CPU 1 28
CPU 28 8 2
# CONTEXT CPU 3 28
UNBLOCK 29 7
# CONTEXT CPU 0 29
# CONTEXT CPU 1 29
CPU 29 8 2
# CONTEXT CPU 3 29
BLOCK 30 8
# CONTEXT CPU 0 30
CPU 30 5 1
# CONTEXT CPU 2 30
# CONTEXT CPU 3 30
UNBLOCK 31 8
CPU 31 13 0
CPU 31 5 1
CPU 31 11 2
CPU 31 10 3
BLOCK 32 13
# CONTEXT CPU 0 32
CPU 32 5 1
CPU 32 11 2
CPU 32 10 3
EXIT 33 5 1
BLOCK 33 11
BLOCK 33 10
UNBLOCK 33 13
# CONTEXT CPU 0 33
# CONTEXT CPU 1 33
# CONTEXT CPU 2 33
# CONTEXT CPU 3 33
UNBLOCK 34 10
UNBLOCK 34 11
# CONTEXT CPU 0 34
# CONTEXT CPU 1 34
# CONTEXT CPU 2 34
# CONTEXT CPU 3 34
CPU 35 12 0
# CONTEXT CPU 1 35
# CONTEXT CPU 2 35
# CONTEXT CPU 3 35
BLOCK 36 12
# CONTEXT CPU 0 36
CPU 36 14 1
CPU 36 1 2
CPU 36 3 3
BLOCK 37 14
EXIT 37 3 3
UNBLOCK 37 12
# CONTEXT CPU 0 37
# CONTEXT CPU 1 37
CPU 37 1 2
# CONTEXT CPU 3 37
EXIT 38 1 2
UNBLOCK 38 14
# CONTEXT CPU 0 38
CPU 38 9 1
# CONTEXT CPU 2 38
# CONTEXT CPU 3 38
CPU 39 6 0
CPU 39 9 1
CPU 39 8 2
# CONTEXT CPU 3 39
CPU 40 6 0
CPU 40 9 1
CPU 40 8 2
CPU 40 7 3
CPU 41 6 0
CPU 41 9 1
CPU 41 8 2
CPU 41 7 3
EXIT 42 8 2
# CONTEXT CPU 0 42
CPU 42 9 1
# CONTEXT CPU 2 42
CPU 42 7 3
CPU 43 13 0
CPU 43 9 1
# CONTEXT CPU 2 43
CPU 43 7 3
BLOCK 44 9
EXIT 44 7 3
CPU 44 13 0
# CONTEXT CPU 1 44
# CONTEXT CPU 2 44
# CONTEXT CPU 3 44
BLOCK 45 13
UNBLOCK 45 9
# CONTEXT CPU 0 45
# CONTEXT CPU 1 45
CPU 45 10 2
# CONTEXT CPU 3 45
UNBLOCK 46 13
# CONTEXT CPU 0 46
# CONTEXT CPU 1 46
CPU 46 10 2
# CONTEXT CPU 3 46
# CONTEXT CPU 0 47
CPU 47 11 1
CPU 47 10 2
CPU 47 12 3
BLOCK 48 12
CPU 48 14 0
# CONTEXT CPU 1 48
CPU 48 10 2
# CONTEXT CPU 3 48
BLOCK 49 14
EXIT 49 10 2
UNBLOCK 49 12
# CONTEXT CPU 0 49
# CONTEXT CPU 1 49
# CONTEXT CPU 2 49
# CONTEXT CPU 3 49
UNBLOCK 50 14
CPU 50 13 0
# CONTEXT CPU 1 50
# CONTEXT CPU 2 50
# CONTEXT CPU 3 50
BLOCK 51 13
# CONTEXT CPU 0 51
CPU 51 6 1
# CONTEXT CPU 2 51
CPU 51 9 3
EXIT 52 9 3
UNBLOCK 52 13
# CONTEXT CPU 0 52
CPU 52 6 1
CPU 52 11 2
# CONTEXT CPU 3 52
# CONTEXT CPU 0 53
CPU 53 6 1
CPU 53 11 2
# CONTEXT CPU 3 53
EXIT 54 6 1
CPU 54 12 0
# CONTEXT CPU 1 54
CPU 54 11 2
# CONTEXT CPU 3 54
EXIT 55 11 2
CPU 55 12 0
# CONTEXT CPU 1 55
CPU 55 -1 2
CPU 55 14 3
BLOCK 56 12
BLOCK 56 14
CPU 56 -1 0
# CONTEXT CPU 1 56
CPU 56 -1 2
CPU 56 -1 3
UNBLOCK 57 12
UNBLOCK 57 14
# CONTEXT CPU 0 57
CPU 57 13 1
# CONTEXT CPU 2 57
CPU 57 -1 3
BLOCK 58 13
CPU 58 12 0
CPU 58 -1 1
# CONTEXT CPU 2 58
CPU 58 -1 3
UNBLOCK 59 13
CPU 59 12 0
# CONTEXT CPU 1 59
# CONTEXT CPU 2 59
CPU 59 -1 3
CPU 60 12 0
CPU 60 13 1
CPU 60 14 2
CPU 60 -1 3
EXIT 61 12 0
BLOCK 61 14
CPU 61 -1 0
CPU 61 13 1
CPU 61 -1 2
CPU 61 -1 3
EXIT 62 13 1
UNBLOCK 62 14
# CONTEXT CPU 0 62
CPU 62 -1 1
CPU 62 -1 2
CPU 62 -1 3
# CONTEXT CPU 0 63
CPU 63 -1 1
CPU 63 -1 2
CPU 63 -1 3
# CONTEXT CPU 0 64
CPU 64 -1 1
CPU 64 -1 2
CPU 64 -1 3
CPU 65 14 0
CPU 65 -1 1
CPU 65 -1 2
CPU 65 -1 3
BLOCK 66 14
CPU 66 -1 0
CPU 66 -1 1
CPU 66 -1 2
CPU 66 -1 3
UNBLOCK 67 14
# CONTEXT CPU 0 67
CPU 67 -1 1
CPU 67 -1 2
CPU 67 -1 3
CPU 68 14 0
CPU 68 -1 1
CPU 68 -1 2
CPU 68 -1 3
BLOCK 69 14
CPU 69 -1 0
CPU 69 -1 1
CPU 69 -1 2
CPU 69 -1 3
UNBLOCK 70 14
# CONTEXT CPU 0 70
CPU 70 -1 1
CPU 70 -1 2
CPU 70 -1 3
CPU 71 14 0
CPU 71 -1 1
CPU 71 -1 2
CPU 71 -1 3
BLOCK 72 14
CPU 72 -1 0
CPU 72 -1 1
CPU 72 -1 2
CPU 72 -1 3
UNBLOCK 73 14
# CONTEXT CPU 0 73
CPU 73 -1 1
CPU 73 -1 2
CPU 73 -1 3
CPU 74 14 0
CPU 74 -1 1
CPU 74 -1 2
CPU 74 -1 3
EXIT 75 14 0
CPU 75 -1 0
CPU 75 -1 1
CPU 75 -1 2
CPU 75 -1 3
