// Seed: 767535792
module module_0 (
    input tri0 id_0,
    output tri id_1,
    input wire id_2,
    input uwire void id_3,
    output tri1 id_4,
    input supply1 id_5,
    output tri0 id_6,
    input wor id_7,
    input tri id_8,
    input tri0 id_9,
    input tri1 id_10
);
  wire id_12;
  logic [7:0][1 'b0] id_13, id_14;
endmodule
module module_1 (
    input wand id_0,
    output tri id_1,
    output tri1 id_2,
    input wand id_3,
    input supply0 id_4,
    input wire id_5,
    output wor id_6,
    input tri0 id_7,
    input supply1 id_8,
    output wire id_9,
    output supply0 id_10,
    input supply1 id_11,
    input tri0 id_12,
    input supply1 id_13,
    input tri1 id_14,
    output wire id_15,
    output wire id_16,
    output supply1 id_17,
    output tri id_18,
    output tri id_19,
    inout supply0 id_20
);
  assign id_19 = id_14;
  module_0 modCall_1 (
      id_20,
      id_15,
      id_7,
      id_8,
      id_19,
      id_3,
      id_6,
      id_12,
      id_14,
      id_4,
      id_12
  );
  assign modCall_1.id_5 = 0;
  wire id_22;
  always id_2 = -1'b0;
  id_23(
      id_13
  );
  parameter id_24 = -1;
endmodule
