Analysis & Synthesis report for MIPS_like-20162_
Wed Jan 11 19:38:38 2017
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |MIPS_like20162|state
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for memory:memory_inst|altsyncram:altsyncram_component|altsyncram_8f24:auto_generated
 16. Parameter Settings for User Entity Instance: memory:memory_inst|altsyncram:altsyncram_component
 17. Parameter Settings for User Entity Instance: LPM_CLSHIFT:shifter
 18. altsyncram Parameter Settings by Entity Instance
 19. Post-Synthesis Netlist Statistics for Top Partition
 20. Elapsed Time Per Partition
 21. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Jan 11 19:38:37 2017       ;
; Quartus Prime Version           ; 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Revision Name                   ; MIPS_like-20162_                            ;
; Top-level Entity Name           ; MIPS_like20162                              ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 395                                         ;
; Total pins                      ; 67                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 16,384                                      ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; MIPS_like20162     ; MIPS_like-20162_   ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                         ;
+----------------------------------+-----------------+----------------------------------+----------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                                 ; Library ;
+----------------------------------+-----------------+----------------------------------+----------------------------------------------------------------------------------------------+---------+
; MIPS_like-20162_.vhd             ; yes             ; User VHDL File                   ; C:/Users/Pablo Vinícius/Desktop/Arquitetura - Trabalho Final/mipsLike/MIPS_like-20162_.vhd   ;         ;
; program.mif                      ; yes             ; User Memory Initialization File  ; C:/Users/Pablo Vinícius/Desktop/Arquitetura - Trabalho Final/mipsLike/program.mif            ;         ;
; memory.vhd                       ; yes             ; User Wizard-Generated File       ; C:/Users/Pablo Vinícius/Desktop/Arquitetura - Trabalho Final/mipsLike/memory.vhd             ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                     ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf                           ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                     ; c:/altera_lite/15.1/quartus/libraries/megafunctions/stratix_ram_block.inc                    ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                     ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.inc                              ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                     ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_decode.inc                           ;         ;
; aglobal151.inc                   ; yes             ; Megafunction                     ; c:/altera_lite/15.1/quartus/libraries/megafunctions/aglobal151.inc                           ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                     ; c:/altera_lite/15.1/quartus/libraries/megafunctions/a_rdenreg.inc                            ;         ;
; altrom.inc                       ; yes             ; Megafunction                     ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altrom.inc                               ;         ;
; altram.inc                       ; yes             ; Megafunction                     ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altram.inc                               ;         ;
; altdpram.inc                     ; yes             ; Megafunction                     ; c:/altera_lite/15.1/quartus/libraries/megafunctions/altdpram.inc                             ;         ;
; db/altsyncram_8f24.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Pablo Vinícius/Desktop/Arquitetura - Trabalho Final/mipsLike/db/altsyncram_8f24.tdf ;         ;
; lpm_clshift.tdf                  ; yes             ; Megafunction                     ; c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_clshift.tdf                          ;         ;
; db/lpm_clshift_0kc.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Pablo Vinícius/Desktop/Arquitetura - Trabalho Final/mipsLike/db/lpm_clshift_0kc.tdf ;         ;
+----------------------------------+-----------------+----------------------------------+----------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimate of Logic utilization (ALMs needed) ; 406         ;
;                                             ;             ;
; Combinational ALUT usage for logic          ; 532         ;
;     -- 7 input functions                    ; 0           ;
;     -- 6 input functions                    ; 235         ;
;     -- 5 input functions                    ; 138         ;
;     -- 4 input functions                    ; 74          ;
;     -- <=3 input functions                  ; 85          ;
;                                             ;             ;
; Dedicated logic registers                   ; 395         ;
;                                             ;             ;
; I/O pins                                    ; 67          ;
; Total MLAB memory bits                      ; 0           ;
; Total block memory bits                     ; 16384       ;
;                                             ;             ;
; Total DSP Blocks                            ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; clock~input ;
; Maximum fan-out                             ; 411         ;
; Total fan-out                               ; 4207        ;
; Average fan-out                             ; 3.91        ;
+---------------------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                    ;
+-------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                               ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------+--------------+
; |MIPS_like20162                           ; 532 (487)         ; 395 (395)    ; 16384             ; 0          ; 67   ; 0            ; |MIPS_like20162                                                                                   ; work         ;
;    |lpm_clshift:shifter|                  ; 45 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MIPS_like20162|lpm_clshift:shifter                                                               ; work         ;
;       |lpm_clshift_0kc:auto_generated|    ; 45 (45)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |MIPS_like20162|lpm_clshift:shifter|lpm_clshift_0kc:auto_generated                                ; work         ;
;    |memory:memory_inst|                   ; 0 (0)             ; 0 (0)        ; 16384             ; 0          ; 0    ; 0            ; |MIPS_like20162|memory:memory_inst                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 16384             ; 0          ; 0    ; 0            ; |MIPS_like20162|memory:memory_inst|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_8f24:auto_generated| ; 0 (0)             ; 0 (0)        ; 16384             ; 0          ; 0    ; 0            ; |MIPS_like20162|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_8f24:auto_generated ; work         ;
+-------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+-------------+
; Name                                                                                         ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF         ;
+----------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+-------------+
; memory:memory_inst|altsyncram:altsyncram_component|altsyncram_8f24:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 1024         ; 16           ; --           ; --           ; 16384 ; program.mif ;
+----------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+-------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                ;
+--------+--------------+---------+--------------+--------------+------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                    ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------------------+-----------------+
; Altera ; RAM: 1-PORT  ; 15.1    ; N/A          ; N/A          ; |MIPS_like20162|memory:memory_inst ; memory.vhd      ;
+--------+--------------+---------+--------------+--------------+------------------------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |MIPS_like20162|state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------+--------------+--------------+-------------+----------------+------------------+-----------------+------------------+-----------------+----------------+----------------+----------------+---------------+----------------+----------------+----------------+---------------+---------------+----------------+---------------------------+----------------+----------------+----------------+-----------------+-----------------+----------------+----------------+----------------+---------------+-----------------+----------------+-----------------+-----------------+----------------+-----------------+----------------+-----------------+-----------------+----------------+
; Name                      ; state.ula2ac ; state.decode ; state.fetch ; state.exec_ldi ; state.exec_blsb2 ; state.exec_blsb ; state.exec_bmsb2 ; state.exec_bmsb ; state.exec_bze ; state.exec_beq ; state.exec_not ; state.exec_or ; state.exec_and ; state.exec_jlr ; state.exec_jli ; state.exec_jr ; state.exec_ji ; state.exec_shr ; state.exec_shifter_result ; state.exec_shl ; state.exec_set ; state.exec_cmp ; state.exec_subi ; state.exec_addi ; state.exec_sub ; state.exec_add ; state.exec_mv2 ; state.exec_mv ; state.exec_str2 ; state.exec_str ; state.exec_ldr3 ; state.exec_ldr2 ; state.exec_ldr ; state.exec_sti2 ; state.exec_sti ; state.exec_ldi3 ; state.exec_ldi2 ; state.reset_pc ;
+---------------------------+--------------+--------------+-------------+----------------+------------------+-----------------+------------------+-----------------+----------------+----------------+----------------+---------------+----------------+----------------+----------------+---------------+---------------+----------------+---------------------------+----------------+----------------+----------------+-----------------+-----------------+----------------+----------------+----------------+---------------+-----------------+----------------+-----------------+-----------------+----------------+-----------------+----------------+-----------------+-----------------+----------------+
; state.reset_pc            ; 0            ; 0            ; 0           ; 0              ; 0                ; 0               ; 0                ; 0               ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                         ; 0              ; 0              ; 0              ; 0               ; 0               ; 0              ; 0              ; 0              ; 0             ; 0               ; 0              ; 0               ; 0               ; 0              ; 0               ; 0              ; 0               ; 0               ; 0              ;
; state.exec_ldi2           ; 0            ; 0            ; 0           ; 0              ; 0                ; 0               ; 0                ; 0               ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                         ; 0              ; 0              ; 0              ; 0               ; 0               ; 0              ; 0              ; 0              ; 0             ; 0               ; 0              ; 0               ; 0               ; 0              ; 0               ; 0              ; 0               ; 1               ; 1              ;
; state.exec_ldi3           ; 0            ; 0            ; 0           ; 0              ; 0                ; 0               ; 0                ; 0               ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                         ; 0              ; 0              ; 0              ; 0               ; 0               ; 0              ; 0              ; 0              ; 0             ; 0               ; 0              ; 0               ; 0               ; 0              ; 0               ; 0              ; 1               ; 0               ; 1              ;
; state.exec_sti            ; 0            ; 0            ; 0           ; 0              ; 0                ; 0               ; 0                ; 0               ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                         ; 0              ; 0              ; 0              ; 0               ; 0               ; 0              ; 0              ; 0              ; 0             ; 0               ; 0              ; 0               ; 0               ; 0              ; 0               ; 1              ; 0               ; 0               ; 1              ;
; state.exec_sti2           ; 0            ; 0            ; 0           ; 0              ; 0                ; 0               ; 0                ; 0               ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                         ; 0              ; 0              ; 0              ; 0               ; 0               ; 0              ; 0              ; 0              ; 0             ; 0               ; 0              ; 0               ; 0               ; 0              ; 1               ; 0              ; 0               ; 0               ; 1              ;
; state.exec_ldr            ; 0            ; 0            ; 0           ; 0              ; 0                ; 0               ; 0                ; 0               ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                         ; 0              ; 0              ; 0              ; 0               ; 0               ; 0              ; 0              ; 0              ; 0             ; 0               ; 0              ; 0               ; 0               ; 1              ; 0               ; 0              ; 0               ; 0               ; 1              ;
; state.exec_ldr2           ; 0            ; 0            ; 0           ; 0              ; 0                ; 0               ; 0                ; 0               ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                         ; 0              ; 0              ; 0              ; 0               ; 0               ; 0              ; 0              ; 0              ; 0             ; 0               ; 0              ; 0               ; 1               ; 0              ; 0               ; 0              ; 0               ; 0               ; 1              ;
; state.exec_ldr3           ; 0            ; 0            ; 0           ; 0              ; 0                ; 0               ; 0                ; 0               ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                         ; 0              ; 0              ; 0              ; 0               ; 0               ; 0              ; 0              ; 0              ; 0             ; 0               ; 0              ; 1               ; 0               ; 0              ; 0               ; 0              ; 0               ; 0               ; 1              ;
; state.exec_str            ; 0            ; 0            ; 0           ; 0              ; 0                ; 0               ; 0                ; 0               ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                         ; 0              ; 0              ; 0              ; 0               ; 0               ; 0              ; 0              ; 0              ; 0             ; 0               ; 1              ; 0               ; 0               ; 0              ; 0               ; 0              ; 0               ; 0               ; 1              ;
; state.exec_str2           ; 0            ; 0            ; 0           ; 0              ; 0                ; 0               ; 0                ; 0               ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                         ; 0              ; 0              ; 0              ; 0               ; 0               ; 0              ; 0              ; 0              ; 0             ; 1               ; 0              ; 0               ; 0               ; 0              ; 0               ; 0              ; 0               ; 0               ; 1              ;
; state.exec_mv             ; 0            ; 0            ; 0           ; 0              ; 0                ; 0               ; 0                ; 0               ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                         ; 0              ; 0              ; 0              ; 0               ; 0               ; 0              ; 0              ; 0              ; 1             ; 0               ; 0              ; 0               ; 0               ; 0              ; 0               ; 0              ; 0               ; 0               ; 1              ;
; state.exec_mv2            ; 0            ; 0            ; 0           ; 0              ; 0                ; 0               ; 0                ; 0               ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                         ; 0              ; 0              ; 0              ; 0               ; 0               ; 0              ; 0              ; 1              ; 0             ; 0               ; 0              ; 0               ; 0               ; 0              ; 0               ; 0              ; 0               ; 0               ; 1              ;
; state.exec_add            ; 0            ; 0            ; 0           ; 0              ; 0                ; 0               ; 0                ; 0               ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                         ; 0              ; 0              ; 0              ; 0               ; 0               ; 0              ; 1              ; 0              ; 0             ; 0               ; 0              ; 0               ; 0               ; 0              ; 0               ; 0              ; 0               ; 0               ; 1              ;
; state.exec_sub            ; 0            ; 0            ; 0           ; 0              ; 0                ; 0               ; 0                ; 0               ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                         ; 0              ; 0              ; 0              ; 0               ; 0               ; 1              ; 0              ; 0              ; 0             ; 0               ; 0              ; 0               ; 0               ; 0              ; 0               ; 0              ; 0               ; 0               ; 1              ;
; state.exec_addi           ; 0            ; 0            ; 0           ; 0              ; 0                ; 0               ; 0                ; 0               ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                         ; 0              ; 0              ; 0              ; 0               ; 1               ; 0              ; 0              ; 0              ; 0             ; 0               ; 0              ; 0               ; 0               ; 0              ; 0               ; 0              ; 0               ; 0               ; 1              ;
; state.exec_subi           ; 0            ; 0            ; 0           ; 0              ; 0                ; 0               ; 0                ; 0               ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                         ; 0              ; 0              ; 0              ; 1               ; 0               ; 0              ; 0              ; 0              ; 0             ; 0               ; 0              ; 0               ; 0               ; 0              ; 0               ; 0              ; 0               ; 0               ; 1              ;
; state.exec_cmp            ; 0            ; 0            ; 0           ; 0              ; 0                ; 0               ; 0                ; 0               ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                         ; 0              ; 0              ; 1              ; 0               ; 0               ; 0              ; 0              ; 0              ; 0             ; 0               ; 0              ; 0               ; 0               ; 0              ; 0               ; 0              ; 0               ; 0               ; 1              ;
; state.exec_set            ; 0            ; 0            ; 0           ; 0              ; 0                ; 0               ; 0                ; 0               ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                         ; 0              ; 1              ; 0              ; 0               ; 0               ; 0              ; 0              ; 0              ; 0             ; 0               ; 0              ; 0               ; 0               ; 0              ; 0               ; 0              ; 0               ; 0               ; 1              ;
; state.exec_shl            ; 0            ; 0            ; 0           ; 0              ; 0                ; 0               ; 0                ; 0               ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                         ; 1              ; 0              ; 0              ; 0               ; 0               ; 0              ; 0              ; 0              ; 0             ; 0               ; 0              ; 0               ; 0               ; 0              ; 0               ; 0              ; 0               ; 0               ; 1              ;
; state.exec_shifter_result ; 0            ; 0            ; 0           ; 0              ; 0                ; 0               ; 0                ; 0               ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0             ; 0             ; 0              ; 1                         ; 0              ; 0              ; 0              ; 0               ; 0               ; 0              ; 0              ; 0              ; 0             ; 0               ; 0              ; 0               ; 0               ; 0              ; 0               ; 0              ; 0               ; 0               ; 1              ;
; state.exec_shr            ; 0            ; 0            ; 0           ; 0              ; 0                ; 0               ; 0                ; 0               ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0             ; 0             ; 1              ; 0                         ; 0              ; 0              ; 0              ; 0               ; 0               ; 0              ; 0              ; 0              ; 0             ; 0               ; 0              ; 0               ; 0               ; 0              ; 0               ; 0              ; 0               ; 0               ; 1              ;
; state.exec_ji             ; 0            ; 0            ; 0           ; 0              ; 0                ; 0               ; 0                ; 0               ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0             ; 1             ; 0              ; 0                         ; 0              ; 0              ; 0              ; 0               ; 0               ; 0              ; 0              ; 0              ; 0             ; 0               ; 0              ; 0               ; 0               ; 0              ; 0               ; 0              ; 0               ; 0               ; 1              ;
; state.exec_jr             ; 0            ; 0            ; 0           ; 0              ; 0                ; 0               ; 0                ; 0               ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 1             ; 0             ; 0              ; 0                         ; 0              ; 0              ; 0              ; 0               ; 0               ; 0              ; 0              ; 0              ; 0             ; 0               ; 0              ; 0               ; 0               ; 0              ; 0               ; 0              ; 0               ; 0               ; 1              ;
; state.exec_jli            ; 0            ; 0            ; 0           ; 0              ; 0                ; 0               ; 0                ; 0               ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 1              ; 0             ; 0             ; 0              ; 0                         ; 0              ; 0              ; 0              ; 0               ; 0               ; 0              ; 0              ; 0              ; 0             ; 0               ; 0              ; 0               ; 0               ; 0              ; 0               ; 0              ; 0               ; 0               ; 1              ;
; state.exec_jlr            ; 0            ; 0            ; 0           ; 0              ; 0                ; 0               ; 0                ; 0               ; 0              ; 0              ; 0              ; 0             ; 0              ; 1              ; 0              ; 0             ; 0             ; 0              ; 0                         ; 0              ; 0              ; 0              ; 0               ; 0               ; 0              ; 0              ; 0              ; 0             ; 0               ; 0              ; 0               ; 0               ; 0              ; 0               ; 0              ; 0               ; 0               ; 1              ;
; state.exec_and            ; 0            ; 0            ; 0           ; 0              ; 0                ; 0               ; 0                ; 0               ; 0              ; 0              ; 0              ; 0             ; 1              ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                         ; 0              ; 0              ; 0              ; 0               ; 0               ; 0              ; 0              ; 0              ; 0             ; 0               ; 0              ; 0               ; 0               ; 0              ; 0               ; 0              ; 0               ; 0               ; 1              ;
; state.exec_or             ; 0            ; 0            ; 0           ; 0              ; 0                ; 0               ; 0                ; 0               ; 0              ; 0              ; 0              ; 1             ; 0              ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                         ; 0              ; 0              ; 0              ; 0               ; 0               ; 0              ; 0              ; 0              ; 0             ; 0               ; 0              ; 0               ; 0               ; 0              ; 0               ; 0              ; 0               ; 0               ; 1              ;
; state.exec_not            ; 0            ; 0            ; 0           ; 0              ; 0                ; 0               ; 0                ; 0               ; 0              ; 0              ; 1              ; 0             ; 0              ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                         ; 0              ; 0              ; 0              ; 0               ; 0               ; 0              ; 0              ; 0              ; 0             ; 0               ; 0              ; 0               ; 0               ; 0              ; 0               ; 0              ; 0               ; 0               ; 1              ;
; state.exec_beq            ; 0            ; 0            ; 0           ; 0              ; 0                ; 0               ; 0                ; 0               ; 0              ; 1              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                         ; 0              ; 0              ; 0              ; 0               ; 0               ; 0              ; 0              ; 0              ; 0             ; 0               ; 0              ; 0               ; 0               ; 0              ; 0               ; 0              ; 0               ; 0               ; 1              ;
; state.exec_bze            ; 0            ; 0            ; 0           ; 0              ; 0                ; 0               ; 0                ; 0               ; 1              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                         ; 0              ; 0              ; 0              ; 0               ; 0               ; 0              ; 0              ; 0              ; 0             ; 0               ; 0              ; 0               ; 0               ; 0              ; 0               ; 0              ; 0               ; 0               ; 1              ;
; state.exec_bmsb           ; 0            ; 0            ; 0           ; 0              ; 0                ; 0               ; 0                ; 1               ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                         ; 0              ; 0              ; 0              ; 0               ; 0               ; 0              ; 0              ; 0              ; 0             ; 0               ; 0              ; 0               ; 0               ; 0              ; 0               ; 0              ; 0               ; 0               ; 1              ;
; state.exec_bmsb2          ; 0            ; 0            ; 0           ; 0              ; 0                ; 0               ; 1                ; 0               ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                         ; 0              ; 0              ; 0              ; 0               ; 0               ; 0              ; 0              ; 0              ; 0             ; 0               ; 0              ; 0               ; 0               ; 0              ; 0               ; 0              ; 0               ; 0               ; 1              ;
; state.exec_blsb           ; 0            ; 0            ; 0           ; 0              ; 0                ; 1               ; 0                ; 0               ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                         ; 0              ; 0              ; 0              ; 0               ; 0               ; 0              ; 0              ; 0              ; 0             ; 0               ; 0              ; 0               ; 0               ; 0              ; 0               ; 0              ; 0               ; 0               ; 1              ;
; state.exec_blsb2          ; 0            ; 0            ; 0           ; 0              ; 1                ; 0               ; 0                ; 0               ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                         ; 0              ; 0              ; 0              ; 0               ; 0               ; 0              ; 0              ; 0              ; 0             ; 0               ; 0              ; 0               ; 0               ; 0              ; 0               ; 0              ; 0               ; 0               ; 1              ;
; state.exec_ldi            ; 0            ; 0            ; 0           ; 1              ; 0                ; 0               ; 0                ; 0               ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                         ; 0              ; 0              ; 0              ; 0               ; 0               ; 0              ; 0              ; 0              ; 0             ; 0               ; 0              ; 0               ; 0               ; 0              ; 0               ; 0              ; 0               ; 0               ; 1              ;
; state.fetch               ; 0            ; 0            ; 1           ; 0              ; 0                ; 0               ; 0                ; 0               ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                         ; 0              ; 0              ; 0              ; 0               ; 0               ; 0              ; 0              ; 0              ; 0             ; 0               ; 0              ; 0               ; 0               ; 0              ; 0               ; 0              ; 0               ; 0               ; 1              ;
; state.decode              ; 0            ; 1            ; 0           ; 0              ; 0                ; 0               ; 0                ; 0               ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                         ; 0              ; 0              ; 0              ; 0               ; 0               ; 0              ; 0              ; 0              ; 0             ; 0               ; 0              ; 0               ; 0               ; 0              ; 0               ; 0              ; 0               ; 0               ; 1              ;
; state.ula2ac              ; 1            ; 0            ; 0           ; 0              ; 0                ; 0               ; 0                ; 0               ; 0              ; 0              ; 0              ; 0             ; 0              ; 0              ; 0              ; 0             ; 0             ; 0              ; 0                         ; 0              ; 0              ; 0              ; 0               ; 0               ; 0              ; 0              ; 0              ; 0             ; 0               ; 0              ; 0               ; 0               ; 0              ; 0               ; 0              ; 0               ; 0               ; 1              ;
+---------------------------+--------------+--------------+-------------+----------------+------------------+-----------------+------------------+-----------------+----------------+----------------+----------------+---------------+----------------+----------------+----------------+---------------+---------------+----------------+---------------------------+----------------+----------------+----------------+-----------------+-----------------+----------------+----------------+----------------+---------------+-----------------+----------------+-----------------+-----------------+----------------+-----------------+----------------+-----------------+-----------------+----------------+


+------------------------------------------------------------+
; Registers Removed During Synthesis                         ;
+---------------------------------------+--------------------+
; Register name                         ; Reason for Removal ;
+---------------------------------------+--------------------+
; state.exec_ldi3                       ; Lost fanout        ;
; state.exec_ldr3                       ; Lost fanout        ;
; state.exec_bmsb2                      ; Lost fanout        ;
; state.exec_blsb2                      ; Lost fanout        ;
; Total Number of Removed Registers = 4 ;                    ;
+---------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 395   ;
; Number of registers using Synchronous Clear  ; 16    ;
; Number of registers using Synchronous Load   ; 16    ;
; Number of registers using Asynchronous Clear ; 34    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 361   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; direcao                                ; 62      ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------+
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; Yes        ; |MIPS_like20162|fontB_register[3]      ;
; 5:1                ; 16 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |MIPS_like20162|bank_registers[15][14] ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |MIPS_like20162|bank_registers[1][3]   ;
; 13:1               ; 5 bits    ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |MIPS_like20162|program_counter[14]    ;
; 13:1               ; 11 bits   ; 88 LEs        ; 22 LEs               ; 66 LEs                 ; Yes        ; |MIPS_like20162|program_counter[0]     ;
; 19:1               ; 16 bits   ; 192 LEs       ; 80 LEs               ; 112 LEs                ; Yes        ; |MIPS_like20162|ula_register[11]       ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |MIPS_like20162|state                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |MIPS_like20162|state                  ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |MIPS_like20162|state                  ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |MIPS_like20162|Mux1                   ;
; 19:1               ; 16 bits   ; 192 LEs       ; 128 LEs              ; 64 LEs                 ; No         ; |MIPS_like20162|Add2                   ;
; 19:1               ; 16 bits   ; 192 LEs       ; 160 LEs              ; 32 LEs                 ; No         ; |MIPS_like20162|Add2                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for memory:memory_inst|altsyncram:altsyncram_component|altsyncram_8f24:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory:memory_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------+
; Parameter Name                     ; Value                ; Type                                ;
+------------------------------------+----------------------+-------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                             ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                             ;
; WIDTH_A                            ; 16                   ; Signed Integer                      ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                      ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WIDTH_B                            ; 1                    ; Signed Integer                      ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                      ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                             ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; INIT_FILE                          ; program.mif          ; Untyped                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                             ;
; CBXI_PARAMETER                     ; altsyncram_8f24      ; Untyped                             ;
+------------------------------------+----------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPM_CLSHIFT:shifter ;
+----------------+-----------------+-------------------------------+
; Parameter Name ; Value           ; Type                          ;
+----------------+-----------------+-------------------------------+
; LPM_PIPELINE   ; 0               ; Untyped                       ;
; LPM_SHIFTTYPE  ; LOGICAL         ; Untyped                       ;
; LPM_WIDTH      ; 16              ; Signed Integer                ;
; LPM_WIDTHDIST  ; 4               ; Signed Integer                ;
; CBXI_PARAMETER ; lpm_clshift_0kc ; Untyped                       ;
+----------------+-----------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                               ;
+-------------------------------------------+----------------------------------------------------+
; Name                                      ; Value                                              ;
+-------------------------------------------+----------------------------------------------------+
; Number of entity instances                ; 1                                                  ;
; Entity Instance                           ; memory:memory_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                        ;
;     -- WIDTH_A                            ; 16                                                 ;
;     -- NUMWORDS_A                         ; 1024                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 1                                                  ;
;     -- NUMWORDS_B                         ; 0                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
+-------------------------------------------+----------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 395                         ;
;     CLR               ; 34                          ;
;     ENA               ; 329                         ;
;     ENA SCLR          ; 16                          ;
;     ENA SLD           ; 16                          ;
; arriav_lcell_comb     ; 532                         ;
;     arith             ; 33                          ;
;         1 data inputs ; 17                          ;
;         5 data inputs ; 16                          ;
;     normal            ; 483                         ;
;         2 data inputs ; 12                          ;
;         3 data inputs ; 40                          ;
;         4 data inputs ; 74                          ;
;         5 data inputs ; 122                         ;
;         6 data inputs ; 235                         ;
;     shared            ; 16                          ;
;         2 data inputs ; 16                          ;
; boundary_port         ; 67                          ;
; stratixv_ram_block    ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 6.50                        ;
; Average LUT depth     ; 4.27                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Processing started: Wed Jan 11 19:38:03 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS_like-20162_ -c MIPS_like-20162_
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file mips_like-20162_.vhd
    Info (12022): Found design unit 1: MIPS_like20162-arch File: C:/Users/Pablo Vinícius/Desktop/Arquitetura - Trabalho Final/mipsLike/MIPS_like-20162_.vhd Line: 24
    Info (12023): Found entity 1: MIPS_like20162 File: C:/Users/Pablo Vinícius/Desktop/Arquitetura - Trabalho Final/mipsLike/MIPS_like-20162_.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file memory.vhd
    Info (12022): Found design unit 1: memory-SYN File: C:/Users/Pablo Vinícius/Desktop/Arquitetura - Trabalho Final/mipsLike/memory.vhd Line: 55
    Info (12023): Found entity 1: memory File: C:/Users/Pablo Vinícius/Desktop/Arquitetura - Trabalho Final/mipsLike/memory.vhd Line: 43
Info (12127): Elaborating entity "MIPS_like20162" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at MIPS_like-20162_.vhd(65): object "under" assigned a value but never read File: C:/Users/Pablo Vinícius/Desktop/Arquitetura - Trabalho Final/mipsLike/MIPS_like-20162_.vhd Line: 65
Warning (10036): Verilog HDL or VHDL warning at MIPS_like-20162_.vhd(66): object "over" assigned a value but never read File: C:/Users/Pablo Vinícius/Desktop/Arquitetura - Trabalho Final/mipsLike/MIPS_like-20162_.vhd Line: 66
Info (12128): Elaborating entity "memory" for hierarchy "memory:memory_inst" File: C:/Users/Pablo Vinícius/Desktop/Arquitetura - Trabalho Final/mipsLike/MIPS_like-20162_.vhd Line: 87
Info (12128): Elaborating entity "altsyncram" for hierarchy "memory:memory_inst|altsyncram:altsyncram_component" File: C:/Users/Pablo Vinícius/Desktop/Arquitetura - Trabalho Final/mipsLike/memory.vhd Line: 62
Info (12130): Elaborated megafunction instantiation "memory:memory_inst|altsyncram:altsyncram_component" File: C:/Users/Pablo Vinícius/Desktop/Arquitetura - Trabalho Final/mipsLike/memory.vhd Line: 62
Info (12133): Instantiated megafunction "memory:memory_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Pablo Vinícius/Desktop/Arquitetura - Trabalho Final/mipsLike/memory.vhd Line: 62
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "program.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8f24.tdf
    Info (12023): Found entity 1: altsyncram_8f24 File: C:/Users/Pablo Vinícius/Desktop/Arquitetura - Trabalho Final/mipsLike/db/altsyncram_8f24.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_8f24" for hierarchy "memory:memory_inst|altsyncram:altsyncram_component|altsyncram_8f24:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "LPM_CLSHIFT" for hierarchy "LPM_CLSHIFT:shifter" File: C:/Users/Pablo Vinícius/Desktop/Arquitetura - Trabalho Final/mipsLike/MIPS_like-20162_.vhd Line: 116
Info (12130): Elaborated megafunction instantiation "LPM_CLSHIFT:shifter" File: C:/Users/Pablo Vinícius/Desktop/Arquitetura - Trabalho Final/mipsLike/MIPS_like-20162_.vhd Line: 116
Info (12133): Instantiated megafunction "LPM_CLSHIFT:shifter" with the following parameter: File: C:/Users/Pablo Vinícius/Desktop/Arquitetura - Trabalho Final/mipsLike/MIPS_like-20162_.vhd Line: 116
    Info (12134): Parameter "LPM_WIDTH" = "16"
    Info (12134): Parameter "LPM_WIDTHDIST" = "4"
    Info (12134): Parameter "LPM_SHIFTTYPE" = "LOGICAL"
    Info (12134): Parameter "LPM_TYPE" = "LPM_CLSHIFT"
    Info (12134): Parameter "LPM_HINT" = "UNUSED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_clshift_0kc.tdf
    Info (12023): Found entity 1: lpm_clshift_0kc File: C:/Users/Pablo Vinícius/Desktop/Arquitetura - Trabalho Final/mipsLike/db/lpm_clshift_0kc.tdf Line: 23
Info (12128): Elaborating entity "lpm_clshift_0kc" for hierarchy "LPM_CLSHIFT:shifter|lpm_clshift_0kc:auto_generated" File: c:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_clshift.tdf Line: 54
Info (286030): Timing-Driven Synthesis is running
Info (17049): 4 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 895 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 65 output pins
    Info (21061): Implemented 812 logic cells
    Info (21064): Implemented 16 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 928 megabytes
    Info: Processing ended: Wed Jan 11 19:38:38 2017
    Info: Elapsed time: 00:00:35
    Info: Total CPU time (on all processors): 00:00:43


