// Seed: 134003991
module module_0 (
    id_1
);
  input wire id_1;
endmodule
module module_1 (
    id_1
);
  inout wire id_1;
  wire id_2;
  module_0(
      id_2
  );
endmodule
module module_2 (
    input logic id_0,
    input supply0 id_1,
    input wire id_2,
    output tri1 id_3,
    output wor id_4,
    input tri0 id_5,
    output wire id_6
);
  wire id_8;
  wire id_9;
  reg  id_10;
  wand id_11 = 1;
  xor (id_3, id_8, id_10, id_1, id_5);
  always begin
    if (id_0)
      fork
      join
    else id_10 <= id_0;
  end
  module_0(
      id_11
  );
  tri1 id_12 = id_11;
  wire id_13;
endmodule
