// Seed: 3693277169
`define pp_2 0
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input logic id_1
);
  always @(posedge 1 == id_1) begin
    id_2 = 1;
  end
  logic id_3;
  reg id_4, id_5, id_6;
  always @(1) begin
    #1;
    id_4 <= 1;
  end
  assign id_3 = 1;
endmodule
