#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue May 22 11:35:23 2018
# Process ID: 11756
# Current directory: F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/vfat3_firmware/HW/project_vbv3b
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12056 F:\XAPP1026\KC705_AxiEth_150MHZ_64KB\vfat3_firmware\HW\project_vbv3b\project_vbv3b.xpr
# Log file: F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/vfat3_firmware/HW/project_vbv3b/vivado.log
# Journal file: F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/vfat3_firmware/HW/project_vbv3b\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/vfat3_firmware/HW/project_vbv3b/project_vbv3b.xpr
update_compile_order -fileset sources_1
save_project_as vbv3_hw F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/vfat3_firmware/HW/project_vbv3_HW -force
import_files
open_bd_design {F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/vfat3_firmware/HW/project_vbv3_HW/vbv3_hw.srcs/sources_1/bd/mb_subsystem/mb_subsystem.bd}
startgroup
create_bd_cell -type ip -vlnv cern.ch:user:rx_controller:1.0 rx_controller_0
endgroup
set_property location {5 1527 2347} [get_bd_cells rx_controller_0]
update_compile_order -fileset sim_1
set_property location {5 1446 2076} [get_bd_cells rx_controller_0]
update_compile_order -fileset sim_1
connect_bd_net [get_bd_pins rx_controller_0/data_in] [get_bd_pins inverse_reverse_RX/data_out]
disconnect_bd_net /F1_F2_IN [get_bd_pins F1_F2_FILTER_0/d_in]
startgroup
connect_bd_net [get_bd_pins rx_controller_0/data_out] [get_bd_pins F1_F2_FILTER_0/d_in]
endgroup
connect_bd_net [get_bd_pins rx_controller_0/s00_axi_aclk] [get_bd_pins clk_wiz_1/clk_out3]
connect_bd_net [get_bd_pins rx_controller_0/s00_axi_aresetn] [get_bd_pins proc_sys_reset_1/peripheral_aresetn]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_clock_converter:2.1 axi_clock_converter_1
endgroup
set_property location {4 1184 2136} [get_bd_cells axi_clock_converter_1]
connect_bd_intf_net [get_bd_intf_pins axi_clock_converter_1/M_AXI] [get_bd_intf_pins rx_controller_0/S00_AXI]
connect_bd_net [get_bd_pins axi_clock_converter_1/m_axi_aclk] [get_bd_pins clk_wiz_1/clk_out3]
connect_bd_net [get_bd_pins axi_clock_converter_1/m_axi_aresetn] [get_bd_pins proc_sys_reset_1/peripheral_aresetn]
startgroup
set_property -dict [list CONFIG.NUM_MI {15}] [get_bd_cells microblaze_0_axi_periph]
endgroup
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins microblaze_0_axi_periph/M14_AXI] [get_bd_intf_pins axi_clock_converter_1/S_AXI]
connect_bd_net [get_bd_pins axi_clock_converter_1/s_axi_aclk] [get_bd_pins microblaze_0_axi_periph/M14_ACLK]
connect_bd_net [get_bd_pins microblaze_0_axi_periph/M14_ACLK] [get_bd_pins mig_7series_0/ui_clk]
connect_bd_net [get_bd_pins microblaze_0_axi_periph/M14_ARESETN] [get_bd_pins proc_sys_reset_1/peripheral_aresetn]
connect_bd_net [get_bd_pins axi_clock_converter_1/s_axi_aresetn] [get_bd_pins proc_sys_reset_1/peripheral_aresetn]
assign_bd_address
startgroup
set_property -dict [list CONFIG.C_PROBE15_WIDTH {8} CONFIG.C_NUM_OF_PROBES {16}] [get_bd_cells ila_0]
endgroup
connect_bd_net [get_bd_pins ila_0/probe15] [get_bd_pins rx_controller_0/data_out]
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
set_property location {6.5 1965 2190} [get_bd_cells ila_0]
regenerate_bd_layout
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_run impl_1
file copy -force F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/vfat3_firmware/HW/project_vbv3_HW/vbv3_hw.runs/impl_1/mb_subsystem_wrapper.sysdef F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/vfat3_firmware/HW/project_vbv3_HW/vbv3_hw.sdk/mb_subsystem_wrapper.hdf

launch_sdk -workspace F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/vfat3_firmware/HW/project_vbv3_HW/vbv3_hw.sdk -hwspec F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/vfat3_firmware/HW/project_vbv3_HW/vbv3_hw.sdk/mb_subsystem_wrapper.hdf
file copy -force F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/vfat3_firmware/HW/project_vbv3_HW/vbv3_hw.runs/impl_1/mb_subsystem_wrapper.sysdef F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/vfat3_firmware/HW/project_vbv3_HW/vbv3_hw.sdk/mb_subsystem_wrapper.hdf

launch_sdk -workspace F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/vfat3_firmware/HW/project_vbv3_HW/vbv3_hw.sdk -hwspec F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/vfat3_firmware/HW/project_vbv3_HW/vbv3_hw.sdk/mb_subsystem_wrapper.hdf
open_bd_design {F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/vfat3_firmware/HW/project_vbv3_HW/vbv3_hw.srcs/sources_1/bd/mb_subsystem/mb_subsystem.bd}
ipx::edit_ip_in_project -upgrade true -name rx_controller_v1_0_project -directory F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/vfat3_firmware/HW/project_vbv3_HW/vbv3_hw.tmp/rx_controller_v1_0_project f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/vfat3_firmware/repo/rx_controller_1.0/component.xml
update_compile_order -fileset sources_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/vfat3_firmware/HW/project_vbv3_HW/vbv3_hw.runs/impl_1/mb_subsystem_wrapper.bit} [get_hw_devices xc7k325t_0]
set_property PROBES.FILE {F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/vfat3_firmware/HW/project_vbv3_HW/vbv3_hw.runs/impl_1/mb_subsystem_wrapper.ltx} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/vfat3_firmware/HW/project_vbv3_HW/vbv3_hw.runs/impl_1/mb_subsystem_wrapper.ltx} [get_hw_devices xc7k325t_0]
current_hw_device [get_hw_devices xc7k325t_0]
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"mb_subsystem_i/ila_0"}]]
current_project vbv3_hw
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"mb_subsystem_i/ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"mb_subsystem_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"mb_subsystem_i/ila_0"}]]
current_project rx_controller_v1_0_project
close_project
open_bd_design {F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/vfat3_firmware/HW/project_vbv3_HW/vbv3_hw.srcs/sources_1/bd/mb_subsystem/mb_subsystem.bd}
ipx::edit_ip_in_project -upgrade true -name rx_controller_v1_0_project -directory F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/vfat3_firmware/HW/project_vbv3_HW/vbv3_hw.tmp/rx_controller_v1_0_project f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/vfat3_firmware/repo/rx_controller_1.0/component.xml
ipx::edit_ip_in_project -upgrade true -name rx_controller_v1_0_project -directory F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/vfat3_firmware/HW/project_vbv3_HW/vbv3_hw.tmp/rx_controller_v1_0_project f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/vfat3_firmware/repo/rx_controller_1.0/component.xml
regenerate_bd_layout
ipx::edit_ip_in_project -upgrade true -name rx_controller_v1_0_project -directory F:/XAPP1026/KC705_AxiEth_150MHZ_64KB/vfat3_firmware/HW/project_vbv3_HW/vbv3_hw.tmp/rx_controller_v1_0_project f:/XAPP1026/KC705_AxiEth_150MHZ_64KB/vfat3_firmware/repo/rx_controller_1.0/component.xml
save_bd_design
