
*** Running vivado
    with args -log Floating_Point_RGBtoHSV.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Floating_Point_RGBtoHSV.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source Floating_Point_RGBtoHSV.tcl -notrace
Command: link_design -top Floating_Point_RGBtoHSV -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 2630 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/thienlong/CE434/Assignment/Week4/RTL/Vivado/week4_vivado.srcs/constrs_1/new/pin_mapping.xdc]
Finished Parsing XDC File [/home/thienlong/CE434/Assignment/Week4/RTL/Vivado/week4_vivado.srcs/constrs_1/new/pin_mapping.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1763.684 ; gain = 0.000 ; free physical = 6890 ; free virtual = 11871
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1763.684 ; gain = 389.441 ; free physical = 6890 ; free virtual = 11870
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.83 . Memory (MB): peak = 1859.434 ; gain = 95.750 ; free physical = 6885 ; free virtual = 11865

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 192a75476

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2289.285 ; gain = 429.852 ; free physical = 6483 ; free virtual = 11464

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1d7d945e2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2409.191 ; gain = 0.000 ; free physical = 6375 ; free virtual = 11356
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 39 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 19300b8ec

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2409.191 ; gain = 0.000 ; free physical = 6375 ; free virtual = 11356
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 12d29cb5d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2409.191 ; gain = 0.000 ; free physical = 6379 ; free virtual = 11359
INFO: [Opt 31-389] Phase Sweep created 94 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 12d29cb5d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2409.191 ; gain = 0.000 ; free physical = 6383 ; free virtual = 11363
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 12d29cb5d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2409.191 ; gain = 0.000 ; free physical = 6383 ; free virtual = 11364
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 12d29cb5d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2409.191 ; gain = 0.000 ; free physical = 6382 ; free virtual = 11363
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              39  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |              94  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2409.191 ; gain = 0.000 ; free physical = 6382 ; free virtual = 11362
Ending Logic Optimization Task | Checksum: 951cefc5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2409.191 ; gain = 0.000 ; free physical = 6339 ; free virtual = 11338

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 951cefc5

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2409.191 ; gain = 0.000 ; free physical = 6340 ; free virtual = 11339

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 951cefc5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2409.191 ; gain = 0.000 ; free physical = 6340 ; free virtual = 11339

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2409.191 ; gain = 0.000 ; free physical = 6340 ; free virtual = 11339
Ending Netlist Obfuscation Task | Checksum: 951cefc5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2409.191 ; gain = 0.000 ; free physical = 6340 ; free virtual = 11339
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2409.191 ; gain = 645.508 ; free physical = 6339 ; free virtual = 11338
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2409.191 ; gain = 0.000 ; free physical = 6339 ; free virtual = 11338
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/thienlong/CE434/Assignment/Week4/RTL/Vivado/week4_vivado.runs/impl_1/Floating_Point_RGBtoHSV_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Floating_Point_RGBtoHSV_drc_opted.rpt -pb Floating_Point_RGBtoHSV_drc_opted.pb -rpx Floating_Point_RGBtoHSV_drc_opted.rpx
Command: report_drc -file Floating_Point_RGBtoHSV_drc_opted.rpt -pb Floating_Point_RGBtoHSV_drc_opted.pb -rpx Floating_Point_RGBtoHSV_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/thienlong/CE434/Assignment/Week4/RTL/Vivado/week4_vivado.runs/impl_1/Floating_Point_RGBtoHSV_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2518.883 ; gain = 0.000 ; free physical = 6336 ; free virtual = 11318
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 34b968cc

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2518.883 ; gain = 0.000 ; free physical = 6336 ; free virtual = 11318
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2518.883 ; gain = 0.000 ; free physical = 6336 ; free virtual = 11318

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
ERROR: [Place 30-415] IO Placement failed due to overutilization. This design contains 196 I/O ports
 while the target  device: 7a35t package: cpg236, contains only 106 available user I/O. The target device has 106 usable I/O pins of which 0 are already occupied by user-locked I/Os.
 To rectify this issue:
 1. Ensure you are targeting the correct device and package.  Select a larger device or different package if necessary.
 2. Check the top-level ports of the design to ensure the correct number of ports are specified.
 3. Consider design changes to reduce the number of I/Os necessary.
INFO: [Timing 38-35] Done setting XDC timing constraints.
ERROR: [Place 30-68] Instance b_IBUF[0]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance b_IBUF[10]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance b_IBUF[11]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance b_IBUF[12]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance b_IBUF[13]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance b_IBUF[14]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance b_IBUF[15]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance b_IBUF[16]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance b_IBUF[17]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance b_IBUF[18]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance b_IBUF[19]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance b_IBUF[1]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance b_IBUF[20]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance b_IBUF[21]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance b_IBUF[22]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance b_IBUF[23]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance b_IBUF[24]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance b_IBUF[25]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance b_IBUF[26]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance b_IBUF[27]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance b_IBUF[28]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance b_IBUF[29]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance b_IBUF[2]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance b_IBUF[30]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance b_IBUF[31]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance b_IBUF[3]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance b_IBUF[4]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance b_IBUF[5]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance b_IBUF[6]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance b_IBUF[7]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance b_IBUF[8]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance b_IBUF[9]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance clk_IBUF_BUFG_inst (BUFG) is not placed
ERROR: [Place 30-68] Instance clk_IBUF_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance data_val_in_IBUF_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance data_val_out_OBUF_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance g_IBUF[0]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance g_IBUF[10]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance g_IBUF[11]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance g_IBUF[12]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance g_IBUF[13]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance g_IBUF[14]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance g_IBUF[15]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance g_IBUF[16]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance g_IBUF[17]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance g_IBUF[18]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance g_IBUF[19]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance g_IBUF[1]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance g_IBUF[20]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance g_IBUF[21]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance g_IBUF[22]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance g_IBUF[23]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance g_IBUF[24]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance g_IBUF[25]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance g_IBUF[26]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance g_IBUF[27]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance g_IBUF[28]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance g_IBUF[29]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance g_IBUF[2]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance g_IBUF[30]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance g_IBUF[31]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance g_IBUF[3]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance g_IBUF[4]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance g_IBUF[5]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance g_IBUF[6]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance g_IBUF[7]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance g_IBUF[8]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance g_IBUF[9]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance h_OBUFT[0]_inst (OBUFT) is not placed
ERROR: [Place 30-68] Instance h_OBUFT[10]_inst (OBUFT) is not placed
ERROR: [Place 30-68] Instance h_OBUFT[11]_inst (OBUFT) is not placed
ERROR: [Place 30-68] Instance h_OBUFT[12]_inst (OBUFT) is not placed
ERROR: [Place 30-68] Instance h_OBUFT[13]_inst (OBUFT) is not placed
ERROR: [Place 30-68] Instance h_OBUFT[14]_inst (OBUFT) is not placed
ERROR: [Place 30-68] Instance h_OBUFT[15]_inst (OBUFT) is not placed
ERROR: [Place 30-68] Instance h_OBUFT[16]_inst (OBUFT) is not placed
ERROR: [Place 30-68] Instance h_OBUFT[17]_inst (OBUFT) is not placed
ERROR: [Place 30-68] Instance h_OBUFT[18]_inst (OBUFT) is not placed
ERROR: [Place 30-68] Instance h_OBUFT[19]_inst (OBUFT) is not placed
ERROR: [Place 30-68] Instance h_OBUFT[1]_inst (OBUFT) is not placed
ERROR: [Place 30-68] Instance h_OBUFT[20]_inst (OBUFT) is not placed
ERROR: [Place 30-68] Instance h_OBUFT[21]_inst (OBUFT) is not placed
ERROR: [Place 30-68] Instance h_OBUFT[22]_inst (OBUFT) is not placed
ERROR: [Place 30-68] Instance h_OBUFT[23]_inst (OBUFT) is not placed
ERROR: [Place 30-68] Instance h_OBUFT[24]_inst (OBUFT) is not placed
ERROR: [Place 30-68] Instance h_OBUFT[25]_inst (OBUFT) is not placed
ERROR: [Place 30-68] Instance h_OBUFT[26]_inst (OBUFT) is not placed
ERROR: [Place 30-68] Instance h_OBUFT[27]_inst (OBUFT) is not placed
ERROR: [Place 30-68] Instance h_OBUFT[28]_inst (OBUFT) is not placed
ERROR: [Place 30-68] Instance h_OBUFT[29]_inst (OBUFT) is not placed
ERROR: [Place 30-68] Instance h_OBUFT[2]_inst (OBUFT) is not placed
ERROR: [Place 30-68] Instance h_OBUFT[30]_inst (OBUFT) is not placed
ERROR: [Place 30-68] Instance h_OBUFT[31]_inst (OBUFT) is not placed
ERROR: [Place 30-68] Instance h_OBUFT[3]_inst (OBUFT) is not placed
ERROR: [Place 30-68] Instance h_OBUFT[4]_inst (OBUFT) is not placed
ERROR: [Place 30-68] Instance h_OBUFT[5]_inst (OBUFT) is not placed
ERROR: [Place 30-68] Instance h_OBUFT[6]_inst (OBUFT) is not placed
ERROR: [Place 30-68] Instance h_OBUFT[7]_inst (OBUFT) is not placed
ERROR: [Place 30-68] Instance h_OBUFT[8]_inst (OBUFT) is not placed
ERROR: [Place 30-68] Instance h_OBUFT[9]_inst (OBUFT) is not placed
INFO: [Common 17-14] Message 'Place 30-68' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 952f8048

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.89 . Memory (MB): peak = 2518.883 ; gain = 0.000 ; free physical = 6307 ; free virtual = 11289
Phase 1 Placer Initialization | Checksum: 952f8048

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.89 . Memory (MB): peak = 2518.883 ; gain = 0.000 ; free physical = 6307 ; free virtual = 11289
ERROR: [Place 30-99] Placer failed with error: 'IO Clock Placer failed'
Please review all ERROR, CRITICAL WARNING, and WARNING messages during placement to understand the cause for failure.
Ending Placer Task | Checksum: 952f8048

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.89 . Memory (MB): peak = 2518.883 ; gain = 0.000 ; free physical = 6307 ; free virtual = 11289
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 1 Warnings, 0 Critical Warnings and 103 Errors encountered.
place_design failed
ERROR: [Common 17-69] Command failed: Placer could not place all instances
INFO: [Common 17-206] Exiting Vivado at Sat Apr  3 01:01:53 2021...
