m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/MentorGraphics/examples
T_opt
!s110 1520081310
VYTB<>Dz1GZF653UFJc1zE1
04 15 4 work test_SIMON_3264 fast 0
=1-0050569d4bc9-5a9a999d-3d4-f78c
o-quiet -auto_acc_if_foreign -work work
Z1 tCvgOpt 0
n@_opt
OL;O;10.6a;65
R0
vSIMON_128128
Z2 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z3 !s110 1523018018
!i10b 1
!s100 OfJgESRhUSV;YNCUV_HiQ2
I4OVBIF[AHB40]aP0HD7Fi2
Z4 VDg1SIo80bB@j0V0VzS_@n1
!s105 SIMON_128128_sv_unit
S1
Z5 dC:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation
w1520084310
8C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_128128.sv
FC:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_128128.sv
L0 1
Z6 OV;L;10.5b;63
r1
!s85 0
31
Z7 !s108 1523018018.000000
!s107 C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_128128.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_128128.sv|
!i113 1
Z8 o-work work -sv -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
n@s@i@m@o@n_128128
vSIMON_128192
R2
Z9 !s110 1523018019
!i10b 1
!s100 LV:RAdWI8>W2b`cFMK[?L0
IGB2LIjRA83jfH0;M_P`_X3
R4
!s105 SIMON_128192_sv_unit
S1
R5
w1520084332
8C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_128192.sv
FC:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_128192.sv
L0 1
R6
r1
!s85 0
31
Z10 !s108 1523018019.000000
!s107 C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_128192.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_128192.sv|
!i113 1
R8
R1
n@s@i@m@o@n_128192
vSIMON_128256
R2
Z11 !s110 1523018016
!i10b 1
!s100 im^dS`;RjaVGX=0YJ`<lb0
I3^DKEGSSEF9W0Vfb6jQJR3
R4
!s105 SIMON_128256_sv_unit
S1
R5
w1520083896
8C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_128256.sv
FC:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_128256.sv
L0 1
R6
r1
!s85 0
31
Z12 !s108 1523018016.000000
!s107 C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_128256.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_128256.sv|
!i113 1
R8
R1
n@s@i@m@o@n_128256
vSIMON_3264
R2
!s110 1523023647
!i10b 1
!s100 TH?LR94;:MZfE4TP=PkXf1
I913S17oBeYT26EMl5gh9O1
R4
!s105 SIMON_3264_sv_unit
S1
R5
w1523023336
8C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_3264.sv
FC:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_3264.sv
L0 1
R6
r1
!s85 0
31
!s108 1523023647.000000
!s107 C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_3264.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_3264.sv|
!i113 1
R8
R1
n@s@i@m@o@n_3264
vSIMON_4872
R2
Z13 !s110 1523018017
!i10b 1
!s100 Ij3SbHk@V:Zf4WKEb^K5G1
IjU<na5[z7?mW5Yb;9460<2
R4
!s105 SIMON_4872_sv_unit
S1
R5
w1520084366
8C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_4872.sv
FC:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_4872.sv
L0 1
R6
r1
!s85 0
31
Z14 !s108 1523018017.000000
!s107 C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_4872.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_4872.sv|
!i113 1
R8
R1
n@s@i@m@o@n_4872
vSIMON_4896
R2
R13
!i10b 1
!s100 4Gn89n^2YbX0RN0SP]jdR0
I>E0hno4M=GJdWPT1gKQD83
R4
!s105 SIMON_4896_sv_unit
S1
R5
w1520084342
8C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_4896.sv
FC:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_4896.sv
L0 1
R6
r1
!s85 0
31
R14
!s107 C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_4896.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_4896.sv|
!i113 1
R8
R1
n@s@i@m@o@n_4896
vSIMON_64128
R2
R3
!i10b 1
!s100 Q:JI``ABhoM:3?=TK0QM=1
ImNe60<KhJ9X:iiji]@f@g3
R4
!s105 SIMON_64128_sv_unit
S1
R5
w1520084282
8C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_64128.sv
FC:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_64128.sv
L0 1
R6
r1
!s85 0
31
R7
!s107 C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_64128.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_64128.sv|
!i113 1
R8
R1
n@s@i@m@o@n_64128
vSIMON_6496
R2
R13
!i10b 1
!s100 =LS@ggLzGL?bJfMi^M=BT2
I37ZcicSCELl@l=kA17E4L3
R4
!s105 SIMON_6496_sv_unit
S1
R5
w1520084262
8C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_6496.sv
FC:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_6496.sv
L0 1
R6
r1
!s85 0
31
R14
!s107 C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_6496.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_6496.sv|
!i113 1
R8
R1
n@s@i@m@o@n_6496
vSIMON_96144
R2
R3
!i10b 1
!s100 FG[b^d];HhRQX_Y5J_d3U0
Ijg0R;05Ke^SoZn?`6P?QF0
R4
!s105 SIMON_96144_sv_unit
S1
R5
w1520084292
8C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_96144.sv
FC:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_96144.sv
L0 1
R6
r1
!s85 0
31
R7
!s107 C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_96144.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_96144.sv|
!i113 1
R8
R1
n@s@i@m@o@n_96144
vSIMON_9696
R2
R3
!i10b 1
!s100 PTG[^dM4T2Wm=MA5882^_2
Ic<Q<b`UcbAGIS:g;0BbdX2
R4
!s105 SIMON_9696_sv_unit
S1
R5
w1520084272
8C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_9696.sv
FC:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_9696.sv
L0 1
R6
r1
!s85 0
31
R7
!s107 C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_9696.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_9696.sv|
!i113 1
R8
R1
n@s@i@m@o@n_9696
vSIMON_control
R2
R11
!i10b 1
!s100 <TES^bO9M8j[@deM;=Wf83
I@a9a=jTGf>8aQh?iT[:`41
R4
!s105 SIMON_control_sv_unit
S1
R5
w1520251138
8C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_control.sv
FC:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_control.sv
L0 1
R6
r1
!s85 0
31
R12
!s107 C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_control.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_control.sv|
!i113 1
R8
R1
n@s@i@m@o@n_control
vSIMON_dataIN
R2
!s110 1523033163
!i10b 1
!s100 =C9fC=[Gkj]Q]`76H]dX71
IX:F?eUCKh99An_09_TOT92
R4
!s105 SIMON_dataIN_sv_unit
S1
R5
w1523033156
8C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/SIMON_dataIN.sv
FC:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/SIMON_dataIN.sv
L0 1
R6
r1
!s85 0
31
!s108 1523033163.000000
!s107 C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/SIMON_dataIN.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/SIMON_dataIN.sv|
!i113 1
R8
R1
n@s@i@m@o@n_data@i@n
vSIMON_function
R2
!s110 1523018015
!i10b 1
!s100 `B_Ij5z3BeP5]Z[Lk:EA>3
In_U0X6kh][JmkbKfUzg283
R4
!s105 SIMON_function_sv_unit
S1
R5
w1520076768
8C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_function.sv
FC:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_function.sv
L0 1
R6
r1
!s85 0
31
!s108 1523018015.000000
!s107 C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_function.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_function.sv|
!i113 1
R8
R1
n@s@i@m@o@n_function
vSIMON_keyexpansion
R2
R11
!i10b 1
!s100 nDDngBWUiB^PJ;kdKjHM?2
IWOfa]zY2E;P@2SN0RgmIX2
R4
!s105 SIMON_keyexpansion_sv_unit
S1
R5
w1520081824
8C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_keyexpansion.sv
FC:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_keyexpansion.sv
L0 1
R6
r1
!s85 0
31
R12
!s107 C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_keyexpansion.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_keyexpansion.sv|
!i113 1
R8
R1
n@s@i@m@o@n_keyexpansion
vSIMON_round
R2
R11
!i10b 1
!s100 o4RkODRK<Lg@5?;Vi4i6E2
I5NPi1k;ida7eN2noMXRg>1
R4
!s105 SIMON_round_sv_unit
S1
R5
w1520076966
8C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_round.sv
FC:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_round.sv
L0 1
R6
r1
!s85 0
31
R12
!s107 C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_round.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Source/SIMON_round.sv|
!i113 1
R8
R1
n@s@i@m@o@n_round
vtest_SIMON_128128
R2
Z15 !s110 1523018021
!i10b 1
!s100 LGA;S9P9Ogz4WD=DBk;On3
IXQm_;9==U[8io5oL4gFB[2
R4
!s105 test_SIMON_128128_sv_unit
S1
R5
w1520334907
8C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_128128.sv
FC:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_128128.sv
L0 1
R6
r1
!s85 0
31
Z16 !s108 1523018021.000000
!s107 C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_128128.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_128128.sv|
!i113 1
R8
R1
ntest_@s@i@m@o@n_128128
vtest_SIMON_128192
R2
R15
!i10b 1
!s100 WS0SV5aM2`_9cdii3DRLe0
IPmzHl9dO@^75mAL0>hmTE3
R4
!s105 test_SIMON_128192_sv_unit
S1
R5
w1520334982
8C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_128192.sv
FC:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_128192.sv
L0 1
R6
r1
!s85 0
31
R16
!s107 C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_128192.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_128192.sv|
!i113 1
R8
R1
ntest_@s@i@m@o@n_128192
vtest_SIMON_128256
R2
R15
!i10b 1
!s100 YezQH1cYY`cn5G2K=U`F32
I:C;_^GH02>914cP9OAggY2
R4
Z17 !s105 test_SIMON_128256_sv_unit
S1
R5
w1520335200
Z18 8C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_128256.sv
Z19 FC:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_128256.sv
L0 1
R6
r1
!s85 0
31
R16
Z20 !s107 C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_128256.sv|
Z21 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_128256.sv|
!i113 1
R8
R1
ntest_@s@i@m@o@n_128256
vtest_SIMON_3128256
R2
!s110 1520335059
!i10b 1
!s100 Me>h9lRIVfNobU776UO4R0
IN>bXW69<JjNCVC2jYm^LT2
R4
R17
S1
R5
w1520335056
R18
R19
L0 1
R6
r1
!s85 0
31
!s108 1520335059.000000
R20
R21
!i113 1
R8
R1
ntest_@s@i@m@o@n_3128256
vtest_SIMON_3264
R2
R9
!i10b 1
!s100 Z:7]H=3[3;H>CS5lYm8YQ0
I5L;GPian2eNM^SjG[^^AF1
R4
!s105 test_SIMON_3264_sv_unit
S1
R5
w1520333315
8C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_3264.sv
FC:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_3264.sv
L0 1
R6
r1
!s85 0
31
R10
!s107 C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_3264.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_3264.sv|
!i113 1
R8
R1
ntest_@s@i@m@o@n_3264
vtest_SIMON_3896
R2
!s110 1520333602
!i10b 1
!s100 fkhIFC5o;Ye[dL36nH;a@3
IU^0HAIc:4G:e<Wb`[Az;k0
R4
Z22 !s105 test_SIMON_4896_sv_unit
S1
R5
w1520333599
Z23 8C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_4896.sv
Z24 FC:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_4896.sv
L0 1
R6
r1
!s85 0
31
!s108 1520333602.000000
Z25 !s107 C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_4896.sv|
Z26 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_4896.sv|
!i113 1
R8
R1
ntest_@s@i@m@o@n_3896
vtest_SIMON_4872
R2
R9
!i10b 1
!s100 RfKIUoA7K>EBn<KJCZ]NC1
IYYhH^bd_mcSOU?a]bo[Q93
R4
!s105 test_SIMON_4872_sv_unit
S1
R5
w1520333298
8C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_4872.sv
FC:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_4872.sv
L0 1
R6
r1
!s85 0
31
R10
!s107 C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_4872.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_4872.sv|
!i113 1
R8
R1
ntest_@s@i@m@o@n_4872
vtest_SIMON_4896
R2
R9
!i10b 1
!s100 EVB^F:^<fJEC5J9_bi;hP2
IY8=R`lAZXB2PQ>85cGP6N0
R4
R22
S1
R5
w1520334316
R23
R24
L0 1
R6
r1
!s85 0
31
R10
R25
R26
!i113 1
R8
R1
ntest_@s@i@m@o@n_4896
vtest_SIMON_64128
R2
Z27 !s110 1523018020
!i10b 1
!s100 Zz1C@n4gQ;mK<bh>U7:A>0
I0F5^GFAkEUlSMjNAN_b=_0
R4
!s105 test_SIMON_64128_sv_unit
S1
R5
w1520334333
8C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_64128.sv
FC:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_64128.sv
L0 1
R6
r1
!s85 0
31
Z28 !s108 1523018020.000000
!s107 C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_64128.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_64128.sv|
!i113 1
R8
R1
ntest_@s@i@m@o@n_64128
vtest_SIMON_6496
R2
R27
!i10b 1
!s100 9>S8QAHRaFL<=iJ954^g03
IZ4JD0?MXhK@zMOPAFOM9<2
R4
!s105 test_SIMON_6496_sv_unit
S1
R5
w1520334325
8C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_6496.sv
FC:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_6496.sv
L0 1
R6
r1
!s85 0
31
R28
!s107 C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_6496.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_6496.sv|
!i113 1
R8
R1
ntest_@s@i@m@o@n_6496
vtest_SIMON_96144
R2
R27
!i10b 1
!s100 TZ8C3:?D6?hoH]2B=Vb=D0
I0MVF9I8]ZZGaiT[nFOzh01
R4
!s105 test_SIMON_96144_sv_unit
S1
R5
w1520334428
8C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_96144.sv
FC:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_96144.sv
L0 1
R6
r1
!s85 0
31
R28
!s107 C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_96144.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_96144.sv|
!i113 1
R8
R1
ntest_@s@i@m@o@n_96144
vtest_SIMON_9696
R2
R27
!i10b 1
!s100 T0BIEG=aFJ]Y7c[:jLX`A3
IKBki2;4ISm0bKZ8:cK[mF2
R4
!s105 test_SIMON_9696_sv_unit
S1
R5
w1520334342
8C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_9696.sv
FC:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_9696.sv
L0 1
R6
r1
!s85 0
31
R28
!s107 C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_9696.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_9696.sv|
!i113 1
R8
R1
ntest_@s@i@m@o@n_9696
vtest_SIMON_dataIN
R2
!s110 1523033263
!i10b 1
!s100 n<7nTLBN:FhDCKGYY`Jl;2
I=XZk1U3`1B1YKz1k]C92E2
R4
!s105 test_SIMON_dataIN_sv_unit
S1
R5
w1523033259
Z29 8C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_dataIN.sv
Z30 FC:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_dataIN.sv
L0 1
R6
r1
!s85 0
31
!s108 1523033263.000000
!s107 C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_dataIN.sv|
Z31 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_dataIN.sv|
!i113 1
R8
R1
ntest_@s@i@m@o@n_data@i@n
Xtest_SIMON_dataIN_sv_unit
R2
!s110 1523027109
!i10b 1
!s100 gESoj5hgcW2T5_FkTILNK3
IV<c:V3G6BinWUHTEjB4:U3
VV<c:V3G6BinWUHTEjB4:U3
!i103 1
S1
R5
w1523027101
R29
R30
L0 41
R6
r1
!s85 0
31
!s108 1523027109.000000
!s107 C:/Users/lewis/Documents/Part III/3rd-Year-Project/Development/SIMON/System Verilog/SIMON_final0/Simulation/test_SIMON_dataIN.sv|
R31
!i113 1
R8
R1
ntest_@s@i@m@o@n_data@i@n_sv_unit
