// Seed: 154320449
module module_0 (
    output wor id_0,
    input supply0 id_1,
    output wor id_2,
    output tri id_3,
    input tri0 id_4,
    input tri0 id_5,
    input tri0 id_6,
    input wire id_7,
    input supply1 id_8,
    output tri1 id_9,
    input uwire id_10,
    input wor id_11,
    input wor id_12,
    input tri1 id_13
);
  always id_0 = 1;
  assign id_3 = id_12;
  wire id_15, id_16, id_17;
endmodule
module module_1 (
    output wire id_0,
    input supply0 id_1
);
  tri1 id_3 = id_1, id_4;
  module_0(
      id_3, id_3, id_4, id_3, id_3, id_4, id_3, id_1, id_3, id_0, id_1, id_1, id_1, id_4
  );
  wire id_5, id_6, id_7;
endmodule
