INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_base
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dpdistram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sdpram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_spram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Program/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_tdpram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_rom_1/music_rom_1_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_rom_1
INFO: [VRFC 10-311] analyzing module music_rom_1_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module music_rom_1_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module music_rom_1_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module music_rom_1_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module music_rom_1_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module music_rom_1_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module music_rom_1_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module music_rom_1_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module music_rom_1_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module music_rom_1_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module music_rom_1_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module music_rom_1_blk_mem_gen_v8_3_3
INFO: [VRFC 10-311] analyzing module music_rom_1_blk_mem_gen_v8_3_3_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_rom_0/music_rom_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module music_rom_0
INFO: [VRFC 10-311] analyzing module music_rom_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module music_rom_0_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module music_rom_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module music_rom_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module music_rom_0_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module music_rom_0_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module music_rom_0_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module music_rom_0_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module music_rom_0_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module music_rom_0_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module music_rom_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module music_rom_0_blk_mem_gen_v8_3_3
INFO: [VRFC 10-311] analyzing module music_rom_0_blk_mem_gen_v8_3_3_synth
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/ip/music_rom_0/music_rom_0_sim_netlist.v:1726]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/VGA_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA_display
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/vs1003b_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vs1003b_top
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/bluetooth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bluetooth_uart_receive
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/Game.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_module_of_game
INFO: [VRFC 10-2458] undeclared symbol lose, assumed default net type wire [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/Game.v:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display7
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-1195] overwriting previous definition of module glbl [E:/work/tju/DE/Final/ball/project_1/project_1.sim/sim_1/behav/glbl.v:6]
