/****************************************************************************
 *     Copyright (c) 1999-2015, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Mon Jul 13 10:55:09 2015
 *                 Full Compile MD5 Checksum  199b4e6b5e793f3c554f0a932fbd7006
 *                     (minus title and desc)
 *                 MD5 Checksum               3def8b41dd246c7f6f2e4a6750ae5de2
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     16306
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /home/pntruong/sbin/combo_header.pl
 *                 DVTSWVER                   n/a
 *
 *
 ***************************************************************************/

#ifndef BCHP_AIF_WB_CAB_ANA_H__
#define BCHP_AIF_WB_CAB_ANA_H__

/***************************************************************************
 *AIF_WB_CAB_ANA - AIF WB CAB ANA WBADC Register Set
 ***************************************************************************/
#define BCHP_AIF_WB_CAB_ANA_CNTL0                0x04201000 /* [RW] cntl0 */
#define BCHP_AIF_WB_CAB_ANA_CNTL1                0x04201004 /* [RW] cntl1 */
#define BCHP_AIF_WB_CAB_ANA_CNTL2                0x04201008 /* [RW] cntl2 */
#define BCHP_AIF_WB_CAB_ANA_CNTL3                0x0420100c /* [RW] cntl3 */
#define BCHP_AIF_WB_CAB_ANA_CNTL4                0x04201010 /* [RW] cntl4 */
#define BCHP_AIF_WB_CAB_ANA_CNTL5                0x04201014 /* [RW] cntl5 */
#define BCHP_AIF_WB_CAB_ANA_CNTL6                0x04201018 /* [RW] cntl6 */
#define BCHP_AIF_WB_CAB_ANA_CNTL7                0x0420101c /* [RW] cntl7 */
#define BCHP_AIF_WB_CAB_ANA_CNTL8                0x04201020 /* [RW] cntl8 */
#define BCHP_AIF_WB_CAB_ANA_CNTL9                0x04201024 /* [RW] cntl9 */
#define BCHP_AIF_WB_CAB_ANA_CNTL10               0x04201028 /* [RW] cntl10 */
#define BCHP_AIF_WB_CAB_ANA_CNTL11               0x0420102c /* [RW] cntl11 */
#define BCHP_AIF_WB_CAB_ANA_CNTL12               0x04201030 /* [RW] cntl12 */
#define BCHP_AIF_WB_CAB_ANA_CNTL13               0x04201034 /* [RW] cntl13 */
#define BCHP_AIF_WB_CAB_ANA_CNTL14               0x04201038 /* [RW] cntl14 */
#define BCHP_AIF_WB_CAB_ANA_CNTL15               0x0420103c /* [RW] cntl15 */
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL0            0x04201040 /* [RW] pll_cntl0 */
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL1            0x04201044 /* [RW] pll_cntl1 */
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL2            0x04201048 /* [RW] pll_cntl2 */
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL3            0x0420104c /* [RW] pll_cntl3 */
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL4            0x04201050 /* [RW] pll_cntl4 */
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL5            0x04201054 /* [RW] pll_cntl5 */
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL0         0x04201058 /* [RW] pllaux_cntl0 */
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL1         0x0420105c /* [RW] pllaux_cntl1 */
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL2         0x04201060 /* [RW] pllaux_cntl2 */
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL3         0x04201064 /* [RW] pllaux_cntl3 */
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL4         0x04201068 /* [RW] pllaux_cntl4 */
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL5         0x0420106c /* [RW] pllaux_cntl5 */
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL0             0x04201070 /* [RW] rf_cntl0 */
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL1             0x04201074 /* [RW] rf_cntl1 */
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL2             0x04201078 /* [RW] rf_cntl2 */
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL3             0x0420107c /* [RW] rf_cntl3 */
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL4             0x04201080 /* [RW] rf_cntl4 */
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL5             0x04201084 /* [RW] rf_cntl5 */
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL6             0x04201088 /* [RW] rf_cntl6 */
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL7             0x0420108c /* [RW] rf_cntl7 */
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL8             0x04201090 /* [RW] rf_cntl8 */
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL9             0x04201094 /* [RW] rf_cntl9 */
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_POWERUP       0x04201098 /* [RW] system_powerup */
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_RESETB        0x0420109c /* [RW] system_resetb */
#define BCHP_AIF_WB_CAB_ANA_DGS1_CAL             0x042010a0 /* [RO] dgs1_cal */
#define BCHP_AIF_WB_CAB_ANA_PLL_STAT             0x042010a4 /* [RO] pll_stat */
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_STAT          0x042010a8 /* [RO] pllaux_stat */
#define BCHP_AIF_WB_CAB_ANA_RF_STAT0             0x042010ac /* [RO] rf_stat0 */
#define BCHP_AIF_WB_CAB_ANA_CLK_CTRL             0x042010b0 /* [RW] CLK_CTRL */
#define BCHP_AIF_WB_CAB_ANA_PGA_GAIN             0x042010b4 /* [RW] PGA_GAIN */
#define BCHP_AIF_WB_CAB_ANA_MISC                 0x042010b8 /* [RW] MISC */
#define BCHP_AIF_WB_CAB_ANA_SW_SPARE0            0x042010bc /* [RW] SW_SPARE0 */
#define BCHP_AIF_WB_CAB_ANA_SW_SPARE1            0x042010c0 /* [RW] SW_SPARE1 */

/***************************************************************************
 *CNTL0 - cntl0
 ***************************************************************************/
/* AIF_WB_CAB_ANA :: CNTL0 :: adc_cntl0_31_23 [31:23] */
#define BCHP_AIF_WB_CAB_ANA_CNTL0_adc_cntl0_31_23_MASK             0xff800000
#define BCHP_AIF_WB_CAB_ANA_CNTL0_adc_cntl0_31_23_SHIFT            23
#define BCHP_AIF_WB_CAB_ANA_CNTL0_adc_cntl0_31_23_DEFAULT          0x00000000

/* AIF_WB_CAB_ANA :: CNTL0 :: digisum_test_run [22:22] */
#define BCHP_AIF_WB_CAB_ANA_CNTL0_digisum_test_run_MASK            0x00400000
#define BCHP_AIF_WB_CAB_ANA_CNTL0_digisum_test_run_SHIFT           22
#define BCHP_AIF_WB_CAB_ANA_CNTL0_digisum_test_run_DEFAULT         0x00000000

/* AIF_WB_CAB_ANA :: CNTL0 :: digisum_test_mode [21:20] */
#define BCHP_AIF_WB_CAB_ANA_CNTL0_digisum_test_mode_MASK           0x00300000
#define BCHP_AIF_WB_CAB_ANA_CNTL0_digisum_test_mode_SHIFT          20
#define BCHP_AIF_WB_CAB_ANA_CNTL0_digisum_test_mode_DEFAULT        0x00000000

/* AIF_WB_CAB_ANA :: CNTL0 :: adc_cntl0_19_15 [19:15] */
#define BCHP_AIF_WB_CAB_ANA_CNTL0_adc_cntl0_19_15_MASK             0x000f8000
#define BCHP_AIF_WB_CAB_ANA_CNTL0_adc_cntl0_19_15_SHIFT            15
#define BCHP_AIF_WB_CAB_ANA_CNTL0_adc_cntl0_19_15_DEFAULT          0x00000000

/* AIF_WB_CAB_ANA :: CNTL0 :: digisum_decode_pn2 [14:14] */
#define BCHP_AIF_WB_CAB_ANA_CNTL0_digisum_decode_pn2_MASK          0x00004000
#define BCHP_AIF_WB_CAB_ANA_CNTL0_digisum_decode_pn2_SHIFT         14
#define BCHP_AIF_WB_CAB_ANA_CNTL0_digisum_decode_pn2_DEFAULT       0x00000000

/* AIF_WB_CAB_ANA :: CNTL0 :: digisum_decode_pn1 [13:13] */
#define BCHP_AIF_WB_CAB_ANA_CNTL0_digisum_decode_pn1_MASK          0x00002000
#define BCHP_AIF_WB_CAB_ANA_CNTL0_digisum_decode_pn1_SHIFT         13
#define BCHP_AIF_WB_CAB_ANA_CNTL0_digisum_decode_pn1_DEFAULT       0x00000000

/* AIF_WB_CAB_ANA :: CNTL0 :: digisum_decode_en [12:12] */
#define BCHP_AIF_WB_CAB_ANA_CNTL0_digisum_decode_en_MASK           0x00001000
#define BCHP_AIF_WB_CAB_ANA_CNTL0_digisum_decode_en_SHIFT          12
#define BCHP_AIF_WB_CAB_ANA_CNTL0_digisum_decode_en_DEFAULT        0x00000000

/* AIF_WB_CAB_ANA :: CNTL0 :: digisum_orcal_gain [11:10] */
#define BCHP_AIF_WB_CAB_ANA_CNTL0_digisum_orcal_gain_MASK          0x00000c00
#define BCHP_AIF_WB_CAB_ANA_CNTL0_digisum_orcal_gain_SHIFT         10
#define BCHP_AIF_WB_CAB_ANA_CNTL0_digisum_orcal_gain_DEFAULT       0x00000000

/* AIF_WB_CAB_ANA :: CNTL0 :: digisum_orcal_OR_thres [09:08] */
#define BCHP_AIF_WB_CAB_ANA_CNTL0_digisum_orcal_OR_thres_MASK      0x00000300
#define BCHP_AIF_WB_CAB_ANA_CNTL0_digisum_orcal_OR_thres_SHIFT     8
#define BCHP_AIF_WB_CAB_ANA_CNTL0_digisum_orcal_OR_thres_DEFAULT   0x00000002

/* AIF_WB_CAB_ANA :: CNTL0 :: adc_cntl0_7 [07:07] */
#define BCHP_AIF_WB_CAB_ANA_CNTL0_adc_cntl0_7_MASK                 0x00000080
#define BCHP_AIF_WB_CAB_ANA_CNTL0_adc_cntl0_7_SHIFT                7
#define BCHP_AIF_WB_CAB_ANA_CNTL0_adc_cntl0_7_DEFAULT              0x00000000

/* AIF_WB_CAB_ANA :: CNTL0 :: digisum_orcal_dir_inv [06:06] */
#define BCHP_AIF_WB_CAB_ANA_CNTL0_digisum_orcal_dir_inv_MASK       0x00000040
#define BCHP_AIF_WB_CAB_ANA_CNTL0_digisum_orcal_dir_inv_SHIFT      6
#define BCHP_AIF_WB_CAB_ANA_CNTL0_digisum_orcal_dir_inv_DEFAULT    0x00000000

/* AIF_WB_CAB_ANA :: CNTL0 :: digisum_orcal_slc_sel [05:05] */
#define BCHP_AIF_WB_CAB_ANA_CNTL0_digisum_orcal_slc_sel_MASK       0x00000020
#define BCHP_AIF_WB_CAB_ANA_CNTL0_digisum_orcal_slc_sel_SHIFT      5
#define BCHP_AIF_WB_CAB_ANA_CNTL0_digisum_orcal_slc_sel_DEFAULT    0x00000000

/* AIF_WB_CAB_ANA :: CNTL0 :: digisum_orcal_OR_mask_disable [04:04] */
#define BCHP_AIF_WB_CAB_ANA_CNTL0_digisum_orcal_OR_mask_disable_MASK 0x00000010
#define BCHP_AIF_WB_CAB_ANA_CNTL0_digisum_orcal_OR_mask_disable_SHIFT 4
#define BCHP_AIF_WB_CAB_ANA_CNTL0_digisum_orcal_OR_mask_disable_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: CNTL0 :: digisum_orcal_status_sel [03:00] */
#define BCHP_AIF_WB_CAB_ANA_CNTL0_digisum_orcal_status_sel_MASK    0x0000000f
#define BCHP_AIF_WB_CAB_ANA_CNTL0_digisum_orcal_status_sel_SHIFT   0
#define BCHP_AIF_WB_CAB_ANA_CNTL0_digisum_orcal_status_sel_DEFAULT 0x00000000

/***************************************************************************
 *CNTL1 - cntl1
 ***************************************************************************/
/* AIF_WB_CAB_ANA :: CNTL1 :: LDO_current [31:30] */
#define BCHP_AIF_WB_CAB_ANA_CNTL1_LDO_current_MASK                 0xc0000000
#define BCHP_AIF_WB_CAB_ANA_CNTL1_LDO_current_SHIFT                30
#define BCHP_AIF_WB_CAB_ANA_CNTL1_LDO_current_DEFAULT              0x00000001

/* AIF_WB_CAB_ANA :: CNTL1 :: LDO_ref_current [29:27] */
#define BCHP_AIF_WB_CAB_ANA_CNTL1_LDO_ref_current_MASK             0x38000000
#define BCHP_AIF_WB_CAB_ANA_CNTL1_LDO_ref_current_SHIFT            27
#define BCHP_AIF_WB_CAB_ANA_CNTL1_LDO_ref_current_DEFAULT          0x00000003

/* AIF_WB_CAB_ANA :: CNTL1 :: REFGEN_ref_current [26:24] */
#define BCHP_AIF_WB_CAB_ANA_CNTL1_REFGEN_ref_current_MASK          0x07000000
#define BCHP_AIF_WB_CAB_ANA_CNTL1_REFGEN_ref_current_SHIFT         24
#define BCHP_AIF_WB_CAB_ANA_CNTL1_REFGEN_ref_current_DEFAULT       0x00000003

/* AIF_WB_CAB_ANA :: CNTL1 :: LDO_common_mode [23:21] */
#define BCHP_AIF_WB_CAB_ANA_CNTL1_LDO_common_mode_MASK             0x00e00000
#define BCHP_AIF_WB_CAB_ANA_CNTL1_LDO_common_mode_SHIFT            21
#define BCHP_AIF_WB_CAB_ANA_CNTL1_LDO_common_mode_DEFAULT          0x00000002

/* AIF_WB_CAB_ANA :: CNTL1 :: LDO_amplitude [20:17] */
#define BCHP_AIF_WB_CAB_ANA_CNTL1_LDO_amplitude_MASK               0x001e0000
#define BCHP_AIF_WB_CAB_ANA_CNTL1_LDO_amplitude_SHIFT              17
#define BCHP_AIF_WB_CAB_ANA_CNTL1_LDO_amplitude_DEFAULT            0x00000004

/* AIF_WB_CAB_ANA :: CNTL1 :: BUFFER_input_common_mode [16:15] */
#define BCHP_AIF_WB_CAB_ANA_CNTL1_BUFFER_input_common_mode_MASK    0x00018000
#define BCHP_AIF_WB_CAB_ANA_CNTL1_BUFFER_input_common_mode_SHIFT   15
#define BCHP_AIF_WB_CAB_ANA_CNTL1_BUFFER_input_common_mode_DEFAULT 0x00000002

/* AIF_WB_CAB_ANA :: CNTL1 :: Full_scale [14:11] */
#define BCHP_AIF_WB_CAB_ANA_CNTL1_Full_scale_MASK                  0x00007800
#define BCHP_AIF_WB_CAB_ANA_CNTL1_Full_scale_SHIFT                 11
#define BCHP_AIF_WB_CAB_ANA_CNTL1_Full_scale_DEFAULT               0x00000004

/* AIF_WB_CAB_ANA :: CNTL1 :: AMP_output_common_mode [10:08] */
#define BCHP_AIF_WB_CAB_ANA_CNTL1_AMP_output_common_mode_MASK      0x00000700
#define BCHP_AIF_WB_CAB_ANA_CNTL1_AMP_output_common_mode_SHIFT     8
#define BCHP_AIF_WB_CAB_ANA_CNTL1_AMP_output_common_mode_DEFAULT   0x00000006

/* AIF_WB_CAB_ANA :: CNTL1 :: Ext_R_based_current_control [07:04] */
#define BCHP_AIF_WB_CAB_ANA_CNTL1_Ext_R_based_current_control_MASK 0x000000f0
#define BCHP_AIF_WB_CAB_ANA_CNTL1_Ext_R_based_current_control_SHIFT 4
#define BCHP_AIF_WB_CAB_ANA_CNTL1_Ext_R_based_current_control_DEFAULT 0x00000008

/* AIF_WB_CAB_ANA :: CNTL1 :: BG_V_control [03:02] */
#define BCHP_AIF_WB_CAB_ANA_CNTL1_BG_V_control_MASK                0x0000000c
#define BCHP_AIF_WB_CAB_ANA_CNTL1_BG_V_control_SHIFT               2
#define BCHP_AIF_WB_CAB_ANA_CNTL1_BG_V_control_DEFAULT             0x00000001

/* AIF_WB_CAB_ANA :: CNTL1 :: BG_R_control [01:00] */
#define BCHP_AIF_WB_CAB_ANA_CNTL1_BG_R_control_MASK                0x00000003
#define BCHP_AIF_WB_CAB_ANA_CNTL1_BG_R_control_SHIFT               0
#define BCHP_AIF_WB_CAB_ANA_CNTL1_BG_R_control_DEFAULT             0x00000001

/***************************************************************************
 *CNTL2 - cntl2
 ***************************************************************************/
/* AIF_WB_CAB_ANA :: CNTL2 :: Regulator1V_control [31:26] */
#define BCHP_AIF_WB_CAB_ANA_CNTL2_Regulator1V_control_MASK         0xfc000000
#define BCHP_AIF_WB_CAB_ANA_CNTL2_Regulator1V_control_SHIFT        26
#define BCHP_AIF_WB_CAB_ANA_CNTL2_Regulator1V_control_DEFAULT      0x00000000

/* AIF_WB_CAB_ANA :: CNTL2 :: MDAC_FLASH3_current [25:24] */
#define BCHP_AIF_WB_CAB_ANA_CNTL2_MDAC_FLASH3_current_MASK         0x03000000
#define BCHP_AIF_WB_CAB_ANA_CNTL2_MDAC_FLASH3_current_SHIFT        24
#define BCHP_AIF_WB_CAB_ANA_CNTL2_MDAC_FLASH3_current_DEFAULT      0x00000001

/* AIF_WB_CAB_ANA :: CNTL2 :: BUFFER_gb_current [23:22] */
#define BCHP_AIF_WB_CAB_ANA_CNTL2_BUFFER_gb_current_MASK           0x00c00000
#define BCHP_AIF_WB_CAB_ANA_CNTL2_BUFFER_gb_current_SHIFT          22
#define BCHP_AIF_WB_CAB_ANA_CNTL2_BUFFER_gb_current_DEFAULT        0x00000001

/* AIF_WB_CAB_ANA :: CNTL2 :: REFBUF_current [21:20] */
#define BCHP_AIF_WB_CAB_ANA_CNTL2_REFBUF_current_MASK              0x00300000
#define BCHP_AIF_WB_CAB_ANA_CNTL2_REFBUF_current_SHIFT             20
#define BCHP_AIF_WB_CAB_ANA_CNTL2_REFBUF_current_DEFAULT           0x00000001

/* AIF_WB_CAB_ANA :: CNTL2 :: REFGEN_current [19:18] */
#define BCHP_AIF_WB_CAB_ANA_CNTL2_REFGEN_current_MASK              0x000c0000
#define BCHP_AIF_WB_CAB_ANA_CNTL2_REFGEN_current_SHIFT             18
#define BCHP_AIF_WB_CAB_ANA_CNTL2_REFGEN_current_DEFAULT           0x00000001

/* AIF_WB_CAB_ANA :: CNTL2 :: AMP_cascode_current [17:15] */
#define BCHP_AIF_WB_CAB_ANA_CNTL2_AMP_cascode_current_MASK         0x00038000
#define BCHP_AIF_WB_CAB_ANA_CNTL2_AMP_cascode_current_SHIFT        15
#define BCHP_AIF_WB_CAB_ANA_CNTL2_AMP_cascode_current_DEFAULT      0x00000004

/* AIF_WB_CAB_ANA :: CNTL2 :: adc_cntl2_14_9 [14:09] */
#define BCHP_AIF_WB_CAB_ANA_CNTL2_adc_cntl2_14_9_MASK              0x00007e00
#define BCHP_AIF_WB_CAB_ANA_CNTL2_adc_cntl2_14_9_SHIFT             9
#define BCHP_AIF_WB_CAB_ANA_CNTL2_adc_cntl2_14_9_DEFAULT           0x00000024

/* AIF_WB_CAB_ANA :: CNTL2 :: MDAC_current [08:06] */
#define BCHP_AIF_WB_CAB_ANA_CNTL2_MDAC_current_MASK                0x000001c0
#define BCHP_AIF_WB_CAB_ANA_CNTL2_MDAC_current_SHIFT               6
#define BCHP_AIF_WB_CAB_ANA_CNTL2_MDAC_current_DEFAULT             0x00000004

/* AIF_WB_CAB_ANA :: CNTL2 :: ldovrefp_bias_current [05:03] */
#define BCHP_AIF_WB_CAB_ANA_CNTL2_ldovrefp_bias_current_MASK       0x00000038
#define BCHP_AIF_WB_CAB_ANA_CNTL2_ldovrefp_bias_current_SHIFT      3
#define BCHP_AIF_WB_CAB_ANA_CNTL2_ldovrefp_bias_current_DEFAULT    0x00000004

/* AIF_WB_CAB_ANA :: CNTL2 :: RFBUFF_current [02:00] */
#define BCHP_AIF_WB_CAB_ANA_CNTL2_RFBUFF_current_MASK              0x00000007
#define BCHP_AIF_WB_CAB_ANA_CNTL2_RFBUFF_current_SHIFT             0
#define BCHP_AIF_WB_CAB_ANA_CNTL2_RFBUFF_current_DEFAULT           0x00000004

/***************************************************************************
 *CNTL3 - cntl3
 ***************************************************************************/
/* AIF_WB_CAB_ANA :: CNTL3 :: adc_cntl3_31 [31:31] */
#define BCHP_AIF_WB_CAB_ANA_CNTL3_adc_cntl3_31_MASK                0x80000000
#define BCHP_AIF_WB_CAB_ANA_CNTL3_adc_cntl3_31_SHIFT               31
#define BCHP_AIF_WB_CAB_ANA_CNTL3_adc_cntl3_31_DEFAULT             0x00000000

/* AIF_WB_CAB_ANA :: CNTL3 :: adc_cntl3_30 [30:30] */
#define BCHP_AIF_WB_CAB_ANA_CNTL3_adc_cntl3_30_MASK                0x40000000
#define BCHP_AIF_WB_CAB_ANA_CNTL3_adc_cntl3_30_SHIFT               30
#define BCHP_AIF_WB_CAB_ANA_CNTL3_adc_cntl3_30_DEFAULT             0x00000000

/* AIF_WB_CAB_ANA :: CNTL3 :: ldovrefp_current_reference [29:28] */
#define BCHP_AIF_WB_CAB_ANA_CNTL3_ldovrefp_current_reference_MASK  0x30000000
#define BCHP_AIF_WB_CAB_ANA_CNTL3_ldovrefp_current_reference_SHIFT 28
#define BCHP_AIF_WB_CAB_ANA_CNTL3_ldovrefp_current_reference_DEFAULT 0x00000001

/* AIF_WB_CAB_ANA :: CNTL3 :: REFBUF_output_current [27:26] */
#define BCHP_AIF_WB_CAB_ANA_CNTL3_REFBUF_output_current_MASK       0x0c000000
#define BCHP_AIF_WB_CAB_ANA_CNTL3_REFBUF_output_current_SHIFT      26
#define BCHP_AIF_WB_CAB_ANA_CNTL3_REFBUF_output_current_DEFAULT    0x00000001

/* AIF_WB_CAB_ANA :: CNTL3 :: adc_cntl3_25_23 [25:23] */
#define BCHP_AIF_WB_CAB_ANA_CNTL3_adc_cntl3_25_23_MASK             0x03800000
#define BCHP_AIF_WB_CAB_ANA_CNTL3_adc_cntl3_25_23_SHIFT            23
#define BCHP_AIF_WB_CAB_ANA_CNTL3_adc_cntl3_25_23_DEFAULT          0x00000000

/* AIF_WB_CAB_ANA :: CNTL3 :: MDAC_fck_tnov [22:20] */
#define BCHP_AIF_WB_CAB_ANA_CNTL3_MDAC_fck_tnov_MASK               0x00700000
#define BCHP_AIF_WB_CAB_ANA_CNTL3_MDAC_fck_tnov_SHIFT              20
#define BCHP_AIF_WB_CAB_ANA_CNTL3_MDAC_fck_tnov_DEFAULT            0x00000002

/* AIF_WB_CAB_ANA :: CNTL3 :: FLASH3_bias [19:16] */
#define BCHP_AIF_WB_CAB_ANA_CNTL3_FLASH3_bias_MASK                 0x000f0000
#define BCHP_AIF_WB_CAB_ANA_CNTL3_FLASH3_bias_SHIFT                16
#define BCHP_AIF_WB_CAB_ANA_CNTL3_FLASH3_bias_DEFAULT              0x00000003

/* AIF_WB_CAB_ANA :: CNTL3 :: REFGEN_cascode_bias [15:14] */
#define BCHP_AIF_WB_CAB_ANA_CNTL3_REFGEN_cascode_bias_MASK         0x0000c000
#define BCHP_AIF_WB_CAB_ANA_CNTL3_REFGEN_cascode_bias_SHIFT        14
#define BCHP_AIF_WB_CAB_ANA_CNTL3_REFGEN_cascode_bias_DEFAULT      0x00000001

/* AIF_WB_CAB_ANA :: CNTL3 :: adc_cntl3_13_11 [13:11] */
#define BCHP_AIF_WB_CAB_ANA_CNTL3_adc_cntl3_13_11_MASK             0x00003800
#define BCHP_AIF_WB_CAB_ANA_CNTL3_adc_cntl3_13_11_SHIFT            11
#define BCHP_AIF_WB_CAB_ANA_CNTL3_adc_cntl3_13_11_DEFAULT          0x00000000

/* AIF_WB_CAB_ANA :: CNTL3 :: cntl_rfbuff_Rtilt [10:08] */
#define BCHP_AIF_WB_CAB_ANA_CNTL3_cntl_rfbuff_Rtilt_MASK           0x00000700
#define BCHP_AIF_WB_CAB_ANA_CNTL3_cntl_rfbuff_Rtilt_SHIFT          8
#define BCHP_AIF_WB_CAB_ANA_CNTL3_cntl_rfbuff_Rtilt_DEFAULT        0x00000000

/* AIF_WB_CAB_ANA :: CNTL3 :: MDAC_AMP_bias [07:05] */
#define BCHP_AIF_WB_CAB_ANA_CNTL3_MDAC_AMP_bias_MASK               0x000000e0
#define BCHP_AIF_WB_CAB_ANA_CNTL3_MDAC_AMP_bias_SHIFT              5
#define BCHP_AIF_WB_CAB_ANA_CNTL3_MDAC_AMP_bias_DEFAULT            0x00000000

/* AIF_WB_CAB_ANA :: CNTL3 :: adc_cntl3_4_0 [04:00] */
#define BCHP_AIF_WB_CAB_ANA_CNTL3_adc_cntl3_4_0_MASK               0x0000001f
#define BCHP_AIF_WB_CAB_ANA_CNTL3_adc_cntl3_4_0_SHIFT              0
#define BCHP_AIF_WB_CAB_ANA_CNTL3_adc_cntl3_4_0_DEFAULT            0x00000000

/***************************************************************************
 *CNTL4 - cntl4
 ***************************************************************************/
/* AIF_WB_CAB_ANA :: CNTL4 :: Test_mux_select [31:28] */
#define BCHP_AIF_WB_CAB_ANA_CNTL4_Test_mux_select_MASK             0xf0000000
#define BCHP_AIF_WB_CAB_ANA_CNTL4_Test_mux_select_SHIFT            28
#define BCHP_AIF_WB_CAB_ANA_CNTL4_Test_mux_select_DEFAULT          0x00000000

/* AIF_WB_CAB_ANA :: CNTL4 :: adc_cntl4_27_25 [27:25] */
#define BCHP_AIF_WB_CAB_ANA_CNTL4_adc_cntl4_27_25_MASK             0x0e000000
#define BCHP_AIF_WB_CAB_ANA_CNTL4_adc_cntl4_27_25_SHIFT            25
#define BCHP_AIF_WB_CAB_ANA_CNTL4_adc_cntl4_27_25_DEFAULT          0x00000000

/* AIF_WB_CAB_ANA :: CNTL4 :: ldovrefp_rc_bypass [24:24] */
#define BCHP_AIF_WB_CAB_ANA_CNTL4_ldovrefp_rc_bypass_MASK          0x01000000
#define BCHP_AIF_WB_CAB_ANA_CNTL4_ldovrefp_rc_bypass_SHIFT         24
#define BCHP_AIF_WB_CAB_ANA_CNTL4_ldovrefp_rc_bypass_DEFAULT       0x00000000

/* AIF_WB_CAB_ANA :: CNTL4 :: ldovrefp_ref_sel [23:23] */
#define BCHP_AIF_WB_CAB_ANA_CNTL4_ldovrefp_ref_sel_MASK            0x00800000
#define BCHP_AIF_WB_CAB_ANA_CNTL4_ldovrefp_ref_sel_SHIFT           23
#define BCHP_AIF_WB_CAB_ANA_CNTL4_ldovrefp_ref_sel_DEFAULT         0x00000000

/* AIF_WB_CAB_ANA :: CNTL4 :: ldovrefp_vref_cntl [22:21] */
#define BCHP_AIF_WB_CAB_ANA_CNTL4_ldovrefp_vref_cntl_MASK          0x00600000
#define BCHP_AIF_WB_CAB_ANA_CNTL4_ldovrefp_vref_cntl_SHIFT         21
#define BCHP_AIF_WB_CAB_ANA_CNTL4_ldovrefp_vref_cntl_DEFAULT       0x00000001

/* AIF_WB_CAB_ANA :: CNTL4 :: ldovrefp_bleed_cntl [20:19] */
#define BCHP_AIF_WB_CAB_ANA_CNTL4_ldovrefp_bleed_cntl_MASK         0x00180000
#define BCHP_AIF_WB_CAB_ANA_CNTL4_ldovrefp_bleed_cntl_SHIFT        19
#define BCHP_AIF_WB_CAB_ANA_CNTL4_ldovrefp_bleed_cntl_DEFAULT      0x00000001

/* AIF_WB_CAB_ANA :: CNTL4 :: adc_cntl4_18_9 [18:09] */
#define BCHP_AIF_WB_CAB_ANA_CNTL4_adc_cntl4_18_9_MASK              0x0007fe00
#define BCHP_AIF_WB_CAB_ANA_CNTL4_adc_cntl4_18_9_SHIFT             9
#define BCHP_AIF_WB_CAB_ANA_CNTL4_adc_cntl4_18_9_DEFAULT           0x00000000

/* AIF_WB_CAB_ANA :: CNTL4 :: MDAC1_FLASH3_timing_control [08:06] */
#define BCHP_AIF_WB_CAB_ANA_CNTL4_MDAC1_FLASH3_timing_control_MASK 0x000001c0
#define BCHP_AIF_WB_CAB_ANA_CNTL4_MDAC1_FLASH3_timing_control_SHIFT 6
#define BCHP_AIF_WB_CAB_ANA_CNTL4_MDAC1_FLASH3_timing_control_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: CNTL4 :: adc_cntl4_5_0 [05:00] */
#define BCHP_AIF_WB_CAB_ANA_CNTL4_adc_cntl4_5_0_MASK               0x0000003f
#define BCHP_AIF_WB_CAB_ANA_CNTL4_adc_cntl4_5_0_SHIFT              0
#define BCHP_AIF_WB_CAB_ANA_CNTL4_adc_cntl4_5_0_DEFAULT            0x00000000

/***************************************************************************
 *CNTL5 - cntl5
 ***************************************************************************/
/* AIF_WB_CAB_ANA :: CNTL5 :: adc_cntl5_31 [31:31] */
#define BCHP_AIF_WB_CAB_ANA_CNTL5_adc_cntl5_31_MASK                0x80000000
#define BCHP_AIF_WB_CAB_ANA_CNTL5_adc_cntl5_31_SHIFT               31
#define BCHP_AIF_WB_CAB_ANA_CNTL5_adc_cntl5_31_DEFAULT             0x00000000

/* AIF_WB_CAB_ANA :: CNTL5 :: cntl_INTSTG_BUF_cur_bias_Slice0 [30:28] */
#define BCHP_AIF_WB_CAB_ANA_CNTL5_cntl_INTSTG_BUF_cur_bias_Slice0_MASK 0x70000000
#define BCHP_AIF_WB_CAB_ANA_CNTL5_cntl_INTSTG_BUF_cur_bias_Slice0_SHIFT 28
#define BCHP_AIF_WB_CAB_ANA_CNTL5_cntl_INTSTG_BUF_cur_bias_Slice0_DEFAULT 0x00000004

/* AIF_WB_CAB_ANA :: CNTL5 :: cntl_INTSTG_BUF_reg_Vref_Slice0 [27:26] */
#define BCHP_AIF_WB_CAB_ANA_CNTL5_cntl_INTSTG_BUF_reg_Vref_Slice0_MASK 0x0c000000
#define BCHP_AIF_WB_CAB_ANA_CNTL5_cntl_INTSTG_BUF_reg_Vref_Slice0_SHIFT 26
#define BCHP_AIF_WB_CAB_ANA_CNTL5_cntl_INTSTG_BUF_reg_Vref_Slice0_DEFAULT 0x00000001

/* AIF_WB_CAB_ANA :: CNTL5 :: adc_cntl5_25_24 [25:24] */
#define BCHP_AIF_WB_CAB_ANA_CNTL5_adc_cntl5_25_24_MASK             0x03000000
#define BCHP_AIF_WB_CAB_ANA_CNTL5_adc_cntl5_25_24_SHIFT            24
#define BCHP_AIF_WB_CAB_ANA_CNTL5_adc_cntl5_25_24_DEFAULT          0x00000000

/* AIF_WB_CAB_ANA :: CNTL5 :: cntl_INTSTG_BUF_loop_pCasc_Slice0 [23:22] */
#define BCHP_AIF_WB_CAB_ANA_CNTL5_cntl_INTSTG_BUF_loop_pCasc_Slice0_MASK 0x00c00000
#define BCHP_AIF_WB_CAB_ANA_CNTL5_cntl_INTSTG_BUF_loop_pCasc_Slice0_SHIFT 22
#define BCHP_AIF_WB_CAB_ANA_CNTL5_cntl_INTSTG_BUF_loop_pCasc_Slice0_DEFAULT 0x00000001

/* AIF_WB_CAB_ANA :: CNTL5 :: cntl_INTSTG_BUF_HalfCur_Slice0 [21:21] */
#define BCHP_AIF_WB_CAB_ANA_CNTL5_cntl_INTSTG_BUF_HalfCur_Slice0_MASK 0x00200000
#define BCHP_AIF_WB_CAB_ANA_CNTL5_cntl_INTSTG_BUF_HalfCur_Slice0_SHIFT 21
#define BCHP_AIF_WB_CAB_ANA_CNTL5_cntl_INTSTG_BUF_HalfCur_Slice0_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: CNTL5 :: cntl_INTSTG_BUF_PD_Slice0 [20:20] */
#define BCHP_AIF_WB_CAB_ANA_CNTL5_cntl_INTSTG_BUF_PD_Slice0_MASK   0x00100000
#define BCHP_AIF_WB_CAB_ANA_CNTL5_cntl_INTSTG_BUF_PD_Slice0_SHIFT  20
#define BCHP_AIF_WB_CAB_ANA_CNTL5_cntl_INTSTG_BUF_PD_Slice0_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: CNTL5 :: adc_cntl5_19 [19:19] */
#define BCHP_AIF_WB_CAB_ANA_CNTL5_adc_cntl5_19_MASK                0x00080000
#define BCHP_AIF_WB_CAB_ANA_CNTL5_adc_cntl5_19_SHIFT               19
#define BCHP_AIF_WB_CAB_ANA_CNTL5_adc_cntl5_19_DEFAULT             0x00000000

/* AIF_WB_CAB_ANA :: CNTL5 :: cntl_SAR_thres_Slice0 [18:17] */
#define BCHP_AIF_WB_CAB_ANA_CNTL5_cntl_SAR_thres_Slice0_MASK       0x00060000
#define BCHP_AIF_WB_CAB_ANA_CNTL5_cntl_SAR_thres_Slice0_SHIFT      17
#define BCHP_AIF_WB_CAB_ANA_CNTL5_cntl_SAR_thres_Slice0_DEFAULT    0x00000000

/* AIF_WB_CAB_ANA :: CNTL5 :: cntl_SAR_en_offset_Slice0 [16:16] */
#define BCHP_AIF_WB_CAB_ANA_CNTL5_cntl_SAR_en_offset_Slice0_MASK   0x00010000
#define BCHP_AIF_WB_CAB_ANA_CNTL5_cntl_SAR_en_offset_Slice0_SHIFT  16
#define BCHP_AIF_WB_CAB_ANA_CNTL5_cntl_SAR_en_offset_Slice0_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: CNTL5 :: cntl_SAR_offset_270_Slice0 [15:12] */
#define BCHP_AIF_WB_CAB_ANA_CNTL5_cntl_SAR_offset_270_Slice0_MASK  0x0000f000
#define BCHP_AIF_WB_CAB_ANA_CNTL5_cntl_SAR_offset_270_Slice0_SHIFT 12
#define BCHP_AIF_WB_CAB_ANA_CNTL5_cntl_SAR_offset_270_Slice0_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: CNTL5 :: cntl_SAR_offset_180_Slice0 [11:08] */
#define BCHP_AIF_WB_CAB_ANA_CNTL5_cntl_SAR_offset_180_Slice0_MASK  0x00000f00
#define BCHP_AIF_WB_CAB_ANA_CNTL5_cntl_SAR_offset_180_Slice0_SHIFT 8
#define BCHP_AIF_WB_CAB_ANA_CNTL5_cntl_SAR_offset_180_Slice0_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: CNTL5 :: cntl_SAR_offset_90_Slice0 [07:04] */
#define BCHP_AIF_WB_CAB_ANA_CNTL5_cntl_SAR_offset_90_Slice0_MASK   0x000000f0
#define BCHP_AIF_WB_CAB_ANA_CNTL5_cntl_SAR_offset_90_Slice0_SHIFT  4
#define BCHP_AIF_WB_CAB_ANA_CNTL5_cntl_SAR_offset_90_Slice0_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: CNTL5 :: cntl_SAR_offset_0_Slice0 [03:00] */
#define BCHP_AIF_WB_CAB_ANA_CNTL5_cntl_SAR_offset_0_Slice0_MASK    0x0000000f
#define BCHP_AIF_WB_CAB_ANA_CNTL5_cntl_SAR_offset_0_Slice0_SHIFT   0
#define BCHP_AIF_WB_CAB_ANA_CNTL5_cntl_SAR_offset_0_Slice0_DEFAULT 0x00000000

/***************************************************************************
 *CNTL6 - cntl6
 ***************************************************************************/
/* AIF_WB_CAB_ANA :: CNTL6 :: adc_cntl6_31 [31:31] */
#define BCHP_AIF_WB_CAB_ANA_CNTL6_adc_cntl6_31_MASK                0x80000000
#define BCHP_AIF_WB_CAB_ANA_CNTL6_adc_cntl6_31_SHIFT               31
#define BCHP_AIF_WB_CAB_ANA_CNTL6_adc_cntl6_31_DEFAULT             0x00000000

/* AIF_WB_CAB_ANA :: CNTL6 :: adc_cntl6_30 [30:30] */
#define BCHP_AIF_WB_CAB_ANA_CNTL6_adc_cntl6_30_MASK                0x40000000
#define BCHP_AIF_WB_CAB_ANA_CNTL6_adc_cntl6_30_SHIFT               30
#define BCHP_AIF_WB_CAB_ANA_CNTL6_adc_cntl6_30_DEFAULT             0x00000000

/* AIF_WB_CAB_ANA :: CNTL6 :: cntl_test_en_slice0 [29:29] */
#define BCHP_AIF_WB_CAB_ANA_CNTL6_cntl_test_en_slice0_MASK         0x20000000
#define BCHP_AIF_WB_CAB_ANA_CNTL6_cntl_test_en_slice0_SHIFT        29
#define BCHP_AIF_WB_CAB_ANA_CNTL6_cntl_test_en_slice0_DEFAULT      0x00000000

/* AIF_WB_CAB_ANA :: CNTL6 :: cntl_caldac_en_slice0 [28:28] */
#define BCHP_AIF_WB_CAB_ANA_CNTL6_cntl_caldac_en_slice0_MASK       0x10000000
#define BCHP_AIF_WB_CAB_ANA_CNTL6_cntl_caldac_en_slice0_SHIFT      28
#define BCHP_AIF_WB_CAB_ANA_CNTL6_cntl_caldac_en_slice0_DEFAULT    0x00000000

/* AIF_WB_CAB_ANA :: CNTL6 :: adc_cntl6_27_18 [27:18] */
#define BCHP_AIF_WB_CAB_ANA_CNTL6_adc_cntl6_27_18_MASK             0x0ffc0000
#define BCHP_AIF_WB_CAB_ANA_CNTL6_adc_cntl6_27_18_SHIFT            18
#define BCHP_AIF_WB_CAB_ANA_CNTL6_adc_cntl6_27_18_DEFAULT          0x00000000

/* AIF_WB_CAB_ANA :: CNTL6 :: adc_cntl6_17_16 [17:16] */
#define BCHP_AIF_WB_CAB_ANA_CNTL6_adc_cntl6_17_16_MASK             0x00030000
#define BCHP_AIF_WB_CAB_ANA_CNTL6_adc_cntl6_17_16_SHIFT            16
#define BCHP_AIF_WB_CAB_ANA_CNTL6_adc_cntl6_17_16_DEFAULT          0x00000000

/* AIF_WB_CAB_ANA :: CNTL6 :: Slice0_MDAC1_calibration [15:00] */
#define BCHP_AIF_WB_CAB_ANA_CNTL6_Slice0_MDAC1_calibration_MASK    0x0000ffff
#define BCHP_AIF_WB_CAB_ANA_CNTL6_Slice0_MDAC1_calibration_SHIFT   0
#define BCHP_AIF_WB_CAB_ANA_CNTL6_Slice0_MDAC1_calibration_DEFAULT 0x00000000

/***************************************************************************
 *CNTL7 - cntl7
 ***************************************************************************/
/* AIF_WB_CAB_ANA :: CNTL7 :: adc_cntl7_31 [31:31] */
#define BCHP_AIF_WB_CAB_ANA_CNTL7_adc_cntl7_31_MASK                0x80000000
#define BCHP_AIF_WB_CAB_ANA_CNTL7_adc_cntl7_31_SHIFT               31
#define BCHP_AIF_WB_CAB_ANA_CNTL7_adc_cntl7_31_DEFAULT             0x00000000

/* AIF_WB_CAB_ANA :: CNTL7 :: cntl_MDACFS_REF_0VrefP_1BG [30:30] */
#define BCHP_AIF_WB_CAB_ANA_CNTL7_cntl_MDACFS_REF_0VrefP_1BG_MASK  0x40000000
#define BCHP_AIF_WB_CAB_ANA_CNTL7_cntl_MDACFS_REF_0VrefP_1BG_SHIFT 30
#define BCHP_AIF_WB_CAB_ANA_CNTL7_cntl_MDACFS_REF_0VrefP_1BG_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: CNTL7 :: cntl_INTSTG_BUF_Main_cur [29:27] */
#define BCHP_AIF_WB_CAB_ANA_CNTL7_cntl_INTSTG_BUF_Main_cur_MASK    0x38000000
#define BCHP_AIF_WB_CAB_ANA_CNTL7_cntl_INTSTG_BUF_Main_cur_SHIFT   27
#define BCHP_AIF_WB_CAB_ANA_CNTL7_cntl_INTSTG_BUF_Main_cur_DEFAULT 0x00000003

/* AIF_WB_CAB_ANA :: CNTL7 :: cntl_SAR_pd_each [26:23] */
#define BCHP_AIF_WB_CAB_ANA_CNTL7_cntl_SAR_pd_each_MASK            0x07800000
#define BCHP_AIF_WB_CAB_ANA_CNTL7_cntl_SAR_pd_each_SHIFT           23
#define BCHP_AIF_WB_CAB_ANA_CNTL7_cntl_SAR_pd_each_DEFAULT         0x00000000

/* AIF_WB_CAB_ANA :: CNTL7 :: cntl_SAR_tck_dly [22:20] */
#define BCHP_AIF_WB_CAB_ANA_CNTL7_cntl_SAR_tck_dly_MASK            0x00700000
#define BCHP_AIF_WB_CAB_ANA_CNTL7_cntl_SAR_tck_dly_SHIFT           20
#define BCHP_AIF_WB_CAB_ANA_CNTL7_cntl_SAR_tck_dly_DEFAULT         0x00000000

/* AIF_WB_CAB_ANA :: CNTL7 :: cntl_SAR_dly_CDAC_nov_both_slices [19:17] */
#define BCHP_AIF_WB_CAB_ANA_CNTL7_cntl_SAR_dly_CDAC_nov_both_slices_MASK 0x000e0000
#define BCHP_AIF_WB_CAB_ANA_CNTL7_cntl_SAR_dly_CDAC_nov_both_slices_SHIFT 17
#define BCHP_AIF_WB_CAB_ANA_CNTL7_cntl_SAR_dly_CDAC_nov_both_slices_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: CNTL7 :: adc_cntl7_16_14 [16:14] */
#define BCHP_AIF_WB_CAB_ANA_CNTL7_adc_cntl7_16_14_MASK             0x0001c000
#define BCHP_AIF_WB_CAB_ANA_CNTL7_adc_cntl7_16_14_SHIFT            14
#define BCHP_AIF_WB_CAB_ANA_CNTL7_adc_cntl7_16_14_DEFAULT          0x00000004

/* AIF_WB_CAB_ANA :: CNTL7 :: adc_cntl7_13 [13:13] */
#define BCHP_AIF_WB_CAB_ANA_CNTL7_adc_cntl7_13_MASK                0x00002000
#define BCHP_AIF_WB_CAB_ANA_CNTL7_adc_cntl7_13_SHIFT               13
#define BCHP_AIF_WB_CAB_ANA_CNTL7_adc_cntl7_13_DEFAULT             0x00000000

/* AIF_WB_CAB_ANA :: CNTL7 :: adc_cntl7_12_10 [12:10] */
#define BCHP_AIF_WB_CAB_ANA_CNTL7_adc_cntl7_12_10_MASK             0x00001c00
#define BCHP_AIF_WB_CAB_ANA_CNTL7_adc_cntl7_12_10_SHIFT            10
#define BCHP_AIF_WB_CAB_ANA_CNTL7_adc_cntl7_12_10_DEFAULT          0x00000000

/* AIF_WB_CAB_ANA :: CNTL7 :: cntl_SAR_adc_rez [09:08] */
#define BCHP_AIF_WB_CAB_ANA_CNTL7_cntl_SAR_adc_rez_MASK            0x00000300
#define BCHP_AIF_WB_CAB_ANA_CNTL7_cntl_SAR_adc_rez_SHIFT           8
#define BCHP_AIF_WB_CAB_ANA_CNTL7_cntl_SAR_adc_rez_DEFAULT         0x00000000

/* AIF_WB_CAB_ANA :: CNTL7 :: cntl_SAR_comp_dly [07:02] */
#define BCHP_AIF_WB_CAB_ANA_CNTL7_cntl_SAR_comp_dly_MASK           0x000000fc
#define BCHP_AIF_WB_CAB_ANA_CNTL7_cntl_SAR_comp_dly_SHIFT          2
#define BCHP_AIF_WB_CAB_ANA_CNTL7_cntl_SAR_comp_dly_DEFAULT        0x00000007

/* AIF_WB_CAB_ANA :: CNTL7 :: cntl_SAR_dly_mode [01:00] */
#define BCHP_AIF_WB_CAB_ANA_CNTL7_cntl_SAR_dly_mode_MASK           0x00000003
#define BCHP_AIF_WB_CAB_ANA_CNTL7_cntl_SAR_dly_mode_SHIFT          0
#define BCHP_AIF_WB_CAB_ANA_CNTL7_cntl_SAR_dly_mode_DEFAULT        0x00000003

/***************************************************************************
 *CNTL8 - cntl8
 ***************************************************************************/
/* AIF_WB_CAB_ANA :: CNTL8 :: dly_cntl_enable_BOTH_SLICES [31:31] */
#define BCHP_AIF_WB_CAB_ANA_CNTL8_dly_cntl_enable_BOTH_SLICES_MASK 0x80000000
#define BCHP_AIF_WB_CAB_ANA_CNTL8_dly_cntl_enable_BOTH_SLICES_SHIFT 31
#define BCHP_AIF_WB_CAB_ANA_CNTL8_dly_cntl_enable_BOTH_SLICES_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: CNTL8 :: dly_cntl_overwrite_BOTH_SLICES [30:30] */
#define BCHP_AIF_WB_CAB_ANA_CNTL8_dly_cntl_overwrite_BOTH_SLICES_MASK 0x40000000
#define BCHP_AIF_WB_CAB_ANA_CNTL8_dly_cntl_overwrite_BOTH_SLICES_SHIFT 30
#define BCHP_AIF_WB_CAB_ANA_CNTL8_dly_cntl_overwrite_BOTH_SLICES_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: CNTL8 :: dly_cntl_resetb_BOTH_SLICES [29:29] */
#define BCHP_AIF_WB_CAB_ANA_CNTL8_dly_cntl_resetb_BOTH_SLICES_MASK 0x20000000
#define BCHP_AIF_WB_CAB_ANA_CNTL8_dly_cntl_resetb_BOTH_SLICES_SHIFT 29
#define BCHP_AIF_WB_CAB_ANA_CNTL8_dly_cntl_resetb_BOTH_SLICES_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: CNTL8 :: dly_cntl_fine_BOTH_SLICES [28:28] */
#define BCHP_AIF_WB_CAB_ANA_CNTL8_dly_cntl_fine_BOTH_SLICES_MASK   0x10000000
#define BCHP_AIF_WB_CAB_ANA_CNTL8_dly_cntl_fine_BOTH_SLICES_SHIFT  28
#define BCHP_AIF_WB_CAB_ANA_CNTL8_dly_cntl_fine_BOTH_SLICES_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: CNTL8 :: cntl_SAR_cvar_270_Slice0 [27:21] */
#define BCHP_AIF_WB_CAB_ANA_CNTL8_cntl_SAR_cvar_270_Slice0_MASK    0x0fe00000
#define BCHP_AIF_WB_CAB_ANA_CNTL8_cntl_SAR_cvar_270_Slice0_SHIFT   21
#define BCHP_AIF_WB_CAB_ANA_CNTL8_cntl_SAR_cvar_270_Slice0_DEFAULT 0x00000054

/* AIF_WB_CAB_ANA :: CNTL8 :: cntl_SAR_cvar_180_Slice0 [20:14] */
#define BCHP_AIF_WB_CAB_ANA_CNTL8_cntl_SAR_cvar_180_Slice0_MASK    0x001fc000
#define BCHP_AIF_WB_CAB_ANA_CNTL8_cntl_SAR_cvar_180_Slice0_SHIFT   14
#define BCHP_AIF_WB_CAB_ANA_CNTL8_cntl_SAR_cvar_180_Slice0_DEFAULT 0x00000054

/* AIF_WB_CAB_ANA :: CNTL8 :: cntl_SAR_cvar_90_Slice0 [13:07] */
#define BCHP_AIF_WB_CAB_ANA_CNTL8_cntl_SAR_cvar_90_Slice0_MASK     0x00003f80
#define BCHP_AIF_WB_CAB_ANA_CNTL8_cntl_SAR_cvar_90_Slice0_SHIFT    7
#define BCHP_AIF_WB_CAB_ANA_CNTL8_cntl_SAR_cvar_90_Slice0_DEFAULT  0x00000054

/* AIF_WB_CAB_ANA :: CNTL8 :: cntl_SAR_cvar_0_Slice0 [06:00] */
#define BCHP_AIF_WB_CAB_ANA_CNTL8_cntl_SAR_cvar_0_Slice0_MASK      0x0000007f
#define BCHP_AIF_WB_CAB_ANA_CNTL8_cntl_SAR_cvar_0_Slice0_SHIFT     0
#define BCHP_AIF_WB_CAB_ANA_CNTL8_cntl_SAR_cvar_0_Slice0_DEFAULT   0x00000054

/***************************************************************************
 *CNTL9 - cntl9
 ***************************************************************************/
/* AIF_WB_CAB_ANA :: CNTL9 :: adc_cntl9_31 [31:31] */
#define BCHP_AIF_WB_CAB_ANA_CNTL9_adc_cntl9_31_MASK                0x80000000
#define BCHP_AIF_WB_CAB_ANA_CNTL9_adc_cntl9_31_SHIFT               31
#define BCHP_AIF_WB_CAB_ANA_CNTL9_adc_cntl9_31_DEFAULT             0x00000000

/* AIF_WB_CAB_ANA :: CNTL9 :: adc_cntl9_30 [30:30] */
#define BCHP_AIF_WB_CAB_ANA_CNTL9_adc_cntl9_30_MASK                0x40000000
#define BCHP_AIF_WB_CAB_ANA_CNTL9_adc_cntl9_30_SHIFT               30
#define BCHP_AIF_WB_CAB_ANA_CNTL9_adc_cntl9_30_DEFAULT             0x00000000

/* AIF_WB_CAB_ANA :: CNTL9 :: cntl_test_en_slice1 [29:29] */
#define BCHP_AIF_WB_CAB_ANA_CNTL9_cntl_test_en_slice1_MASK         0x20000000
#define BCHP_AIF_WB_CAB_ANA_CNTL9_cntl_test_en_slice1_SHIFT        29
#define BCHP_AIF_WB_CAB_ANA_CNTL9_cntl_test_en_slice1_DEFAULT      0x00000000

/* AIF_WB_CAB_ANA :: CNTL9 :: cntl_caldac_en_slice1 [28:28] */
#define BCHP_AIF_WB_CAB_ANA_CNTL9_cntl_caldac_en_slice1_MASK       0x10000000
#define BCHP_AIF_WB_CAB_ANA_CNTL9_cntl_caldac_en_slice1_SHIFT      28
#define BCHP_AIF_WB_CAB_ANA_CNTL9_cntl_caldac_en_slice1_DEFAULT    0x00000000

/* AIF_WB_CAB_ANA :: CNTL9 :: adc_cntl9_27_18 [27:18] */
#define BCHP_AIF_WB_CAB_ANA_CNTL9_adc_cntl9_27_18_MASK             0x0ffc0000
#define BCHP_AIF_WB_CAB_ANA_CNTL9_adc_cntl9_27_18_SHIFT            18
#define BCHP_AIF_WB_CAB_ANA_CNTL9_adc_cntl9_27_18_DEFAULT          0x00000000

/* AIF_WB_CAB_ANA :: CNTL9 :: adc_cntl9_17_16 [17:16] */
#define BCHP_AIF_WB_CAB_ANA_CNTL9_adc_cntl9_17_16_MASK             0x00030000
#define BCHP_AIF_WB_CAB_ANA_CNTL9_adc_cntl9_17_16_SHIFT            16
#define BCHP_AIF_WB_CAB_ANA_CNTL9_adc_cntl9_17_16_DEFAULT          0x00000000

/* AIF_WB_CAB_ANA :: CNTL9 :: Slice1_MDAC1_calibration [15:00] */
#define BCHP_AIF_WB_CAB_ANA_CNTL9_Slice1_MDAC1_calibration_MASK    0x0000ffff
#define BCHP_AIF_WB_CAB_ANA_CNTL9_Slice1_MDAC1_calibration_SHIFT   0
#define BCHP_AIF_WB_CAB_ANA_CNTL9_Slice1_MDAC1_calibration_DEFAULT 0x00000000

/***************************************************************************
 *CNTL10 - cntl10
 ***************************************************************************/
/* AIF_WB_CAB_ANA :: CNTL10 :: dly_cntl_L1_main_slice1 [31:28] */
#define BCHP_AIF_WB_CAB_ANA_CNTL10_dly_cntl_L1_main_slice1_MASK    0xf0000000
#define BCHP_AIF_WB_CAB_ANA_CNTL10_dly_cntl_L1_main_slice1_SHIFT   28
#define BCHP_AIF_WB_CAB_ANA_CNTL10_dly_cntl_L1_main_slice1_DEFAULT 0x00000007

/* AIF_WB_CAB_ANA :: CNTL10 :: dly_cntl_L1_sub_slice1 [27:24] */
#define BCHP_AIF_WB_CAB_ANA_CNTL10_dly_cntl_L1_sub_slice1_MASK     0x0f000000
#define BCHP_AIF_WB_CAB_ANA_CNTL10_dly_cntl_L1_sub_slice1_SHIFT    24
#define BCHP_AIF_WB_CAB_ANA_CNTL10_dly_cntl_L1_sub_slice1_DEFAULT  0x00000007

/* AIF_WB_CAB_ANA :: CNTL10 :: dly_cntl_L0_main_slice1 [23:20] */
#define BCHP_AIF_WB_CAB_ANA_CNTL10_dly_cntl_L0_main_slice1_MASK    0x00f00000
#define BCHP_AIF_WB_CAB_ANA_CNTL10_dly_cntl_L0_main_slice1_SHIFT   20
#define BCHP_AIF_WB_CAB_ANA_CNTL10_dly_cntl_L0_main_slice1_DEFAULT 0x00000007

/* AIF_WB_CAB_ANA :: CNTL10 :: dly_cntl_L0_sub_slice1 [19:16] */
#define BCHP_AIF_WB_CAB_ANA_CNTL10_dly_cntl_L0_sub_slice1_MASK     0x000f0000
#define BCHP_AIF_WB_CAB_ANA_CNTL10_dly_cntl_L0_sub_slice1_SHIFT    16
#define BCHP_AIF_WB_CAB_ANA_CNTL10_dly_cntl_L0_sub_slice1_DEFAULT  0x00000007

/* AIF_WB_CAB_ANA :: CNTL10 :: dly_cntl_L1_main_slice0 [15:12] */
#define BCHP_AIF_WB_CAB_ANA_CNTL10_dly_cntl_L1_main_slice0_MASK    0x0000f000
#define BCHP_AIF_WB_CAB_ANA_CNTL10_dly_cntl_L1_main_slice0_SHIFT   12
#define BCHP_AIF_WB_CAB_ANA_CNTL10_dly_cntl_L1_main_slice0_DEFAULT 0x00000007

/* AIF_WB_CAB_ANA :: CNTL10 :: dly_cntl_L1_sub_slice0 [11:08] */
#define BCHP_AIF_WB_CAB_ANA_CNTL10_dly_cntl_L1_sub_slice0_MASK     0x00000f00
#define BCHP_AIF_WB_CAB_ANA_CNTL10_dly_cntl_L1_sub_slice0_SHIFT    8
#define BCHP_AIF_WB_CAB_ANA_CNTL10_dly_cntl_L1_sub_slice0_DEFAULT  0x00000007

/* AIF_WB_CAB_ANA :: CNTL10 :: dly_cntl_L0_main_slice0 [07:04] */
#define BCHP_AIF_WB_CAB_ANA_CNTL10_dly_cntl_L0_main_slice0_MASK    0x000000f0
#define BCHP_AIF_WB_CAB_ANA_CNTL10_dly_cntl_L0_main_slice0_SHIFT   4
#define BCHP_AIF_WB_CAB_ANA_CNTL10_dly_cntl_L0_main_slice0_DEFAULT 0x00000007

/* AIF_WB_CAB_ANA :: CNTL10 :: dly_cntl_L0_sub_slice0 [03:00] */
#define BCHP_AIF_WB_CAB_ANA_CNTL10_dly_cntl_L0_sub_slice0_MASK     0x0000000f
#define BCHP_AIF_WB_CAB_ANA_CNTL10_dly_cntl_L0_sub_slice0_SHIFT    0
#define BCHP_AIF_WB_CAB_ANA_CNTL10_dly_cntl_L0_sub_slice0_DEFAULT  0x00000007

/***************************************************************************
 *CNTL11 - cntl11
 ***************************************************************************/
/* AIF_WB_CAB_ANA :: CNTL11 :: adc_cntl11_31 [31:31] */
#define BCHP_AIF_WB_CAB_ANA_CNTL11_adc_cntl11_31_MASK              0x80000000
#define BCHP_AIF_WB_CAB_ANA_CNTL11_adc_cntl11_31_SHIFT             31
#define BCHP_AIF_WB_CAB_ANA_CNTL11_adc_cntl11_31_DEFAULT           0x00000000

/* AIF_WB_CAB_ANA :: CNTL11 :: cntl_INTSTG_BUF_cur_bias_Slice1 [30:28] */
#define BCHP_AIF_WB_CAB_ANA_CNTL11_cntl_INTSTG_BUF_cur_bias_Slice1_MASK 0x70000000
#define BCHP_AIF_WB_CAB_ANA_CNTL11_cntl_INTSTG_BUF_cur_bias_Slice1_SHIFT 28
#define BCHP_AIF_WB_CAB_ANA_CNTL11_cntl_INTSTG_BUF_cur_bias_Slice1_DEFAULT 0x00000004

/* AIF_WB_CAB_ANA :: CNTL11 :: cntl_INTSTG_BUF_reg_Vref_Slice1 [27:26] */
#define BCHP_AIF_WB_CAB_ANA_CNTL11_cntl_INTSTG_BUF_reg_Vref_Slice1_MASK 0x0c000000
#define BCHP_AIF_WB_CAB_ANA_CNTL11_cntl_INTSTG_BUF_reg_Vref_Slice1_SHIFT 26
#define BCHP_AIF_WB_CAB_ANA_CNTL11_cntl_INTSTG_BUF_reg_Vref_Slice1_DEFAULT 0x00000001

/* AIF_WB_CAB_ANA :: CNTL11 :: adc_cntl11_25_24 [25:24] */
#define BCHP_AIF_WB_CAB_ANA_CNTL11_adc_cntl11_25_24_MASK           0x03000000
#define BCHP_AIF_WB_CAB_ANA_CNTL11_adc_cntl11_25_24_SHIFT          24
#define BCHP_AIF_WB_CAB_ANA_CNTL11_adc_cntl11_25_24_DEFAULT        0x00000000

/* AIF_WB_CAB_ANA :: CNTL11 :: cntl_INTSTG_BUF_loop_pCasc_Slice1 [23:22] */
#define BCHP_AIF_WB_CAB_ANA_CNTL11_cntl_INTSTG_BUF_loop_pCasc_Slice1_MASK 0x00c00000
#define BCHP_AIF_WB_CAB_ANA_CNTL11_cntl_INTSTG_BUF_loop_pCasc_Slice1_SHIFT 22
#define BCHP_AIF_WB_CAB_ANA_CNTL11_cntl_INTSTG_BUF_loop_pCasc_Slice1_DEFAULT 0x00000001

/* AIF_WB_CAB_ANA :: CNTL11 :: cntl_INTSTG_BUF_HalfCur_Slice1 [21:21] */
#define BCHP_AIF_WB_CAB_ANA_CNTL11_cntl_INTSTG_BUF_HalfCur_Slice1_MASK 0x00200000
#define BCHP_AIF_WB_CAB_ANA_CNTL11_cntl_INTSTG_BUF_HalfCur_Slice1_SHIFT 21
#define BCHP_AIF_WB_CAB_ANA_CNTL11_cntl_INTSTG_BUF_HalfCur_Slice1_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: CNTL11 :: cntl_INTSTG_BUF_PD_Slice1 [20:20] */
#define BCHP_AIF_WB_CAB_ANA_CNTL11_cntl_INTSTG_BUF_PD_Slice1_MASK  0x00100000
#define BCHP_AIF_WB_CAB_ANA_CNTL11_cntl_INTSTG_BUF_PD_Slice1_SHIFT 20
#define BCHP_AIF_WB_CAB_ANA_CNTL11_cntl_INTSTG_BUF_PD_Slice1_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: CNTL11 :: adc_cntl11_19 [19:19] */
#define BCHP_AIF_WB_CAB_ANA_CNTL11_adc_cntl11_19_MASK              0x00080000
#define BCHP_AIF_WB_CAB_ANA_CNTL11_adc_cntl11_19_SHIFT             19
#define BCHP_AIF_WB_CAB_ANA_CNTL11_adc_cntl11_19_DEFAULT           0x00000000

/* AIF_WB_CAB_ANA :: CNTL11 :: cntl_SAR_thres_Slice1 [18:17] */
#define BCHP_AIF_WB_CAB_ANA_CNTL11_cntl_SAR_thres_Slice1_MASK      0x00060000
#define BCHP_AIF_WB_CAB_ANA_CNTL11_cntl_SAR_thres_Slice1_SHIFT     17
#define BCHP_AIF_WB_CAB_ANA_CNTL11_cntl_SAR_thres_Slice1_DEFAULT   0x00000000

/* AIF_WB_CAB_ANA :: CNTL11 :: cntl_SAR_en_offset_Slice1 [16:16] */
#define BCHP_AIF_WB_CAB_ANA_CNTL11_cntl_SAR_en_offset_Slice1_MASK  0x00010000
#define BCHP_AIF_WB_CAB_ANA_CNTL11_cntl_SAR_en_offset_Slice1_SHIFT 16
#define BCHP_AIF_WB_CAB_ANA_CNTL11_cntl_SAR_en_offset_Slice1_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: CNTL11 :: cntl_SAR_offset_270_Slice1 [15:12] */
#define BCHP_AIF_WB_CAB_ANA_CNTL11_cntl_SAR_offset_270_Slice1_MASK 0x0000f000
#define BCHP_AIF_WB_CAB_ANA_CNTL11_cntl_SAR_offset_270_Slice1_SHIFT 12
#define BCHP_AIF_WB_CAB_ANA_CNTL11_cntl_SAR_offset_270_Slice1_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: CNTL11 :: cntl_SAR_offset_180_Slice1 [11:08] */
#define BCHP_AIF_WB_CAB_ANA_CNTL11_cntl_SAR_offset_180_Slice1_MASK 0x00000f00
#define BCHP_AIF_WB_CAB_ANA_CNTL11_cntl_SAR_offset_180_Slice1_SHIFT 8
#define BCHP_AIF_WB_CAB_ANA_CNTL11_cntl_SAR_offset_180_Slice1_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: CNTL11 :: cntl_SAR_offset_90_Slice1 [07:04] */
#define BCHP_AIF_WB_CAB_ANA_CNTL11_cntl_SAR_offset_90_Slice1_MASK  0x000000f0
#define BCHP_AIF_WB_CAB_ANA_CNTL11_cntl_SAR_offset_90_Slice1_SHIFT 4
#define BCHP_AIF_WB_CAB_ANA_CNTL11_cntl_SAR_offset_90_Slice1_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: CNTL11 :: cntl_SAR_offset_0_Slice1 [03:00] */
#define BCHP_AIF_WB_CAB_ANA_CNTL11_cntl_SAR_offset_0_Slice1_MASK   0x0000000f
#define BCHP_AIF_WB_CAB_ANA_CNTL11_cntl_SAR_offset_0_Slice1_SHIFT  0
#define BCHP_AIF_WB_CAB_ANA_CNTL11_cntl_SAR_offset_0_Slice1_DEFAULT 0x00000000

/***************************************************************************
 *CNTL12 - cntl12
 ***************************************************************************/
/* AIF_WB_CAB_ANA :: CNTL12 :: adc_cntl12_31_17 [31:17] */
#define BCHP_AIF_WB_CAB_ANA_CNTL12_adc_cntl12_31_17_MASK           0xfffe0000
#define BCHP_AIF_WB_CAB_ANA_CNTL12_adc_cntl12_31_17_SHIFT          17
#define BCHP_AIF_WB_CAB_ANA_CNTL12_adc_cntl12_31_17_DEFAULT        0x00000000

/* AIF_WB_CAB_ANA :: CNTL12 :: clk_const_dly_bypass_1p5 [16:16] */
#define BCHP_AIF_WB_CAB_ANA_CNTL12_clk_const_dly_bypass_1p5_MASK   0x00010000
#define BCHP_AIF_WB_CAB_ANA_CNTL12_clk_const_dly_bypass_1p5_SHIFT  16
#define BCHP_AIF_WB_CAB_ANA_CNTL12_clk_const_dly_bypass_1p5_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: CNTL12 :: tnov_cntl_pclk_1p5 [15:13] */
#define BCHP_AIF_WB_CAB_ANA_CNTL12_tnov_cntl_pclk_1p5_MASK         0x0000e000
#define BCHP_AIF_WB_CAB_ANA_CNTL12_tnov_cntl_pclk_1p5_SHIFT        13
#define BCHP_AIF_WB_CAB_ANA_CNTL12_tnov_cntl_pclk_1p5_DEFAULT      0x00000001

/* AIF_WB_CAB_ANA :: CNTL12 :: cal_fine_dly_1p5 [12:10] */
#define BCHP_AIF_WB_CAB_ANA_CNTL12_cal_fine_dly_1p5_MASK           0x00001c00
#define BCHP_AIF_WB_CAB_ANA_CNTL12_cal_fine_dly_1p5_SHIFT          10
#define BCHP_AIF_WB_CAB_ANA_CNTL12_cal_fine_dly_1p5_DEFAULT        0x00000000

/* AIF_WB_CAB_ANA :: CNTL12 :: cal_5G_edge_1p5 [09:09] */
#define BCHP_AIF_WB_CAB_ANA_CNTL12_cal_5G_edge_1p5_MASK            0x00000200
#define BCHP_AIF_WB_CAB_ANA_CNTL12_cal_5G_edge_1p5_SHIFT           9
#define BCHP_AIF_WB_CAB_ANA_CNTL12_cal_5G_edge_1p5_DEFAULT         0x00000000

/* AIF_WB_CAB_ANA :: CNTL12 :: cal_Fin_sel_1p5 [08:07] */
#define BCHP_AIF_WB_CAB_ANA_CNTL12_cal_Fin_sel_1p5_MASK            0x00000180
#define BCHP_AIF_WB_CAB_ANA_CNTL12_cal_Fin_sel_1p5_SHIFT           7
#define BCHP_AIF_WB_CAB_ANA_CNTL12_cal_Fin_sel_1p5_DEFAULT         0x00000000

/* AIF_WB_CAB_ANA :: CNTL12 :: cal_EN_1p5 [06:06] */
#define BCHP_AIF_WB_CAB_ANA_CNTL12_cal_EN_1p5_MASK                 0x00000040
#define BCHP_AIF_WB_CAB_ANA_CNTL12_cal_EN_1p5_SHIFT                6
#define BCHP_AIF_WB_CAB_ANA_CNTL12_cal_EN_1p5_DEFAULT              0x00000000

/* AIF_WB_CAB_ANA :: CNTL12 :: SAR_clk_early_cntl [05:02] */
#define BCHP_AIF_WB_CAB_ANA_CNTL12_SAR_clk_early_cntl_MASK         0x0000003c
#define BCHP_AIF_WB_CAB_ANA_CNTL12_SAR_clk_early_cntl_SHIFT        2
#define BCHP_AIF_WB_CAB_ANA_CNTL12_SAR_clk_early_cntl_DEFAULT      0x00000008

/* AIF_WB_CAB_ANA :: CNTL12 :: CAL_res_cntl [01:00] */
#define BCHP_AIF_WB_CAB_ANA_CNTL12_CAL_res_cntl_MASK               0x00000003
#define BCHP_AIF_WB_CAB_ANA_CNTL12_CAL_res_cntl_SHIFT              0
#define BCHP_AIF_WB_CAB_ANA_CNTL12_CAL_res_cntl_DEFAULT            0x00000000

/***************************************************************************
 *CNTL13 - cntl13
 ***************************************************************************/
/* AIF_WB_CAB_ANA :: CNTL13 :: adc_cntl13_31_28 [31:28] */
#define BCHP_AIF_WB_CAB_ANA_CNTL13_adc_cntl13_31_28_MASK           0xf0000000
#define BCHP_AIF_WB_CAB_ANA_CNTL13_adc_cntl13_31_28_SHIFT          28
#define BCHP_AIF_WB_CAB_ANA_CNTL13_adc_cntl13_31_28_DEFAULT        0x00000000

/* AIF_WB_CAB_ANA :: CNTL13 :: cntl_SAR_cvar_270_Slice1 [27:21] */
#define BCHP_AIF_WB_CAB_ANA_CNTL13_cntl_SAR_cvar_270_Slice1_MASK   0x0fe00000
#define BCHP_AIF_WB_CAB_ANA_CNTL13_cntl_SAR_cvar_270_Slice1_SHIFT  21
#define BCHP_AIF_WB_CAB_ANA_CNTL13_cntl_SAR_cvar_270_Slice1_DEFAULT 0x00000054

/* AIF_WB_CAB_ANA :: CNTL13 :: cntl_SAR_cvar_180_Slice1 [20:14] */
#define BCHP_AIF_WB_CAB_ANA_CNTL13_cntl_SAR_cvar_180_Slice1_MASK   0x001fc000
#define BCHP_AIF_WB_CAB_ANA_CNTL13_cntl_SAR_cvar_180_Slice1_SHIFT  14
#define BCHP_AIF_WB_CAB_ANA_CNTL13_cntl_SAR_cvar_180_Slice1_DEFAULT 0x00000054

/* AIF_WB_CAB_ANA :: CNTL13 :: cntl_SAR_cvar_90_Slice1 [13:07] */
#define BCHP_AIF_WB_CAB_ANA_CNTL13_cntl_SAR_cvar_90_Slice1_MASK    0x00003f80
#define BCHP_AIF_WB_CAB_ANA_CNTL13_cntl_SAR_cvar_90_Slice1_SHIFT   7
#define BCHP_AIF_WB_CAB_ANA_CNTL13_cntl_SAR_cvar_90_Slice1_DEFAULT 0x00000054

/* AIF_WB_CAB_ANA :: CNTL13 :: cntl_SAR_cvar_0_Slice1 [06:00] */
#define BCHP_AIF_WB_CAB_ANA_CNTL13_cntl_SAR_cvar_0_Slice1_MASK     0x0000007f
#define BCHP_AIF_WB_CAB_ANA_CNTL13_cntl_SAR_cvar_0_Slice1_SHIFT    0
#define BCHP_AIF_WB_CAB_ANA_CNTL13_cntl_SAR_cvar_0_Slice1_DEFAULT  0x00000054

/***************************************************************************
 *CNTL14 - cntl14
 ***************************************************************************/
/* AIF_WB_CAB_ANA :: CNTL14 :: adc_cntl14_31 [31:31] */
#define BCHP_AIF_WB_CAB_ANA_CNTL14_adc_cntl14_31_MASK              0x80000000
#define BCHP_AIF_WB_CAB_ANA_CNTL14_adc_cntl14_31_SHIFT             31
#define BCHP_AIF_WB_CAB_ANA_CNTL14_adc_cntl14_31_DEFAULT           0x00000000

/* AIF_WB_CAB_ANA :: CNTL14 :: SAR_poly_sel [30:30] */
#define BCHP_AIF_WB_CAB_ANA_CNTL14_SAR_poly_sel_MASK               0x40000000
#define BCHP_AIF_WB_CAB_ANA_CNTL14_SAR_poly_sel_SHIFT              30
#define BCHP_AIF_WB_CAB_ANA_CNTL14_SAR_poly_sel_DEFAULT            0x00000000

/* AIF_WB_CAB_ANA :: CNTL14 :: SAR_chop_enable [29:29] */
#define BCHP_AIF_WB_CAB_ANA_CNTL14_SAR_chop_enable_MASK            0x20000000
#define BCHP_AIF_WB_CAB_ANA_CNTL14_SAR_chop_enable_SHIFT           29
#define BCHP_AIF_WB_CAB_ANA_CNTL14_SAR_chop_enable_DEFAULT         0x00000000

/* AIF_WB_CAB_ANA :: CNTL14 :: SAR_cal_mode [28:25] */
#define BCHP_AIF_WB_CAB_ANA_CNTL14_SAR_cal_mode_MASK               0x1e000000
#define BCHP_AIF_WB_CAB_ANA_CNTL14_SAR_cal_mode_SHIFT              25
#define BCHP_AIF_WB_CAB_ANA_CNTL14_SAR_cal_mode_DEFAULT            0x00000000

/* AIF_WB_CAB_ANA :: CNTL14 :: cntl_SAR_comp_speed [24:24] */
#define BCHP_AIF_WB_CAB_ANA_CNTL14_cntl_SAR_comp_speed_MASK        0x01000000
#define BCHP_AIF_WB_CAB_ANA_CNTL14_cntl_SAR_comp_speed_SHIFT       24
#define BCHP_AIF_WB_CAB_ANA_CNTL14_cntl_SAR_comp_speed_DEFAULT     0x00000001

/* AIF_WB_CAB_ANA :: CNTL14 :: cntl_SAR_preset_data_B [23:14] */
#define BCHP_AIF_WB_CAB_ANA_CNTL14_cntl_SAR_preset_data_B_MASK     0x00ffc000
#define BCHP_AIF_WB_CAB_ANA_CNTL14_cntl_SAR_preset_data_B_SHIFT    14
#define BCHP_AIF_WB_CAB_ANA_CNTL14_cntl_SAR_preset_data_B_DEFAULT  0x00000000

/* AIF_WB_CAB_ANA :: CNTL14 :: cntl_SAR_preset_data_A [13:04] */
#define BCHP_AIF_WB_CAB_ANA_CNTL14_cntl_SAR_preset_data_A_MASK     0x00003ff0
#define BCHP_AIF_WB_CAB_ANA_CNTL14_cntl_SAR_preset_data_A_SHIFT    4
#define BCHP_AIF_WB_CAB_ANA_CNTL14_cntl_SAR_preset_data_A_DEFAULT  0x00000000

/* AIF_WB_CAB_ANA :: CNTL14 :: cntl_SAR_mode [03:00] */
#define BCHP_AIF_WB_CAB_ANA_CNTL14_cntl_SAR_mode_MASK              0x0000000f
#define BCHP_AIF_WB_CAB_ANA_CNTL14_cntl_SAR_mode_SHIFT             0
#define BCHP_AIF_WB_CAB_ANA_CNTL14_cntl_SAR_mode_DEFAULT           0x00000000

/***************************************************************************
 *CNTL15 - cntl15
 ***************************************************************************/
/* AIF_WB_CAB_ANA :: CNTL15 :: adc_cntl15_31_0 [31:00] */
#define BCHP_AIF_WB_CAB_ANA_CNTL15_adc_cntl15_31_0_MASK            0xffffffff
#define BCHP_AIF_WB_CAB_ANA_CNTL15_adc_cntl15_31_0_SHIFT           0
#define BCHP_AIF_WB_CAB_ANA_CNTL15_adc_cntl15_31_0_DEFAULT         0x00000000

/***************************************************************************
 *PLL_CNTL0 - pll_cntl0
 ***************************************************************************/
/* AIF_WB_CAB_ANA :: PLL_CNTL0 :: t2d_offset_LSB [31:29] */
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL0_t2d_offset_LSB_MASK          0xe0000000
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL0_t2d_offset_LSB_SHIFT         29
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL0_t2d_offset_LSB_DEFAULT       0x00000000

/* AIF_WB_CAB_ANA :: PLL_CNTL0 :: bb_enable [28:28] */
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL0_bb_enable_MASK               0x10000000
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL0_bb_enable_SHIFT              28
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL0_bb_enable_DEFAULT            0x00000000

/* AIF_WB_CAB_ANA :: PLL_CNTL0 :: dco_bias_boost [27:27] */
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL0_dco_bias_boost_MASK          0x08000000
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL0_dco_bias_boost_SHIFT         27
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL0_dco_bias_boost_DEFAULT       0x00000001

/* AIF_WB_CAB_ANA :: PLL_CNTL0 :: dco_div2_div4 [26:26] */
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL0_dco_div2_div4_MASK           0x04000000
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL0_dco_div2_div4_SHIFT          26
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL0_dco_div2_div4_DEFAULT        0x00000000

/* AIF_WB_CAB_ANA :: PLL_CNTL0 :: dco_enable [25:25] */
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL0_dco_enable_MASK              0x02000000
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL0_dco_enable_SHIFT             25
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL0_dco_enable_DEFAULT           0x00000001

/* AIF_WB_CAB_ANA :: PLL_CNTL0 :: state_update [24:24] */
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL0_state_update_MASK            0x01000000
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL0_state_update_SHIFT           24
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL0_state_update_DEFAULT         0x00000000

/* AIF_WB_CAB_ANA :: PLL_CNTL0 :: state_sel [23:21] */
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL0_state_sel_MASK               0x00e00000
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL0_state_sel_SHIFT              21
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL0_state_sel_DEFAULT            0x00000000

/* AIF_WB_CAB_ANA :: PLL_CNTL0 :: state_mode [20:19] */
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL0_state_mode_MASK              0x00180000
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL0_state_mode_SHIFT             19
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL0_state_mode_DEFAULT           0x00000000

/* AIF_WB_CAB_ANA :: PLL_CNTL0 :: state_reset [18:18] */
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL0_state_reset_MASK             0x00040000
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL0_state_reset_SHIFT            18
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL0_state_reset_DEFAULT          0x00000001

/* AIF_WB_CAB_ANA :: PLL_CNTL0 :: dco_dac_sel [17:17] */
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL0_dco_dac_sel_MASK             0x00020000
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL0_dco_dac_sel_SHIFT            17
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL0_dco_dac_sel_DEFAULT          0x00000000

/* AIF_WB_CAB_ANA :: PLL_CNTL0 :: dco_dac_bypass [16:16] */
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL0_dco_dac_bypass_MASK          0x00010000
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL0_dco_dac_bypass_SHIFT         16
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL0_dco_dac_bypass_DEFAULT       0x00000000

/* AIF_WB_CAB_ANA :: PLL_CNTL0 :: dco_dac_ctrl [15:00] */
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL0_dco_dac_ctrl_MASK            0x0000ffff
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL0_dco_dac_ctrl_SHIFT           0
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL0_dco_dac_ctrl_DEFAULT         0x00000000

/***************************************************************************
 *PLL_CNTL1 - pll_cntl1
 ***************************************************************************/
/* AIF_WB_CAB_ANA :: PLL_CNTL1 :: pll_ctrl_b63_b54 [31:22] */
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL1_pll_ctrl_b63_b54_MASK        0xffc00000
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL1_pll_ctrl_b63_b54_SHIFT       22
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL1_pll_ctrl_b63_b54_DEFAULT     0x00000000

/* AIF_WB_CAB_ANA :: PLL_CNTL1 :: o_fref_disable [21:21] */
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL1_o_fref_disable_MASK          0x00200000
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL1_o_fref_disable_SHIFT         21
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL1_o_fref_disable_DEFAULT       0x00000000

/* AIF_WB_CAB_ANA :: PLL_CNTL1 :: vco_post_mux_en [20:20] */
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL1_vco_post_mux_en_MASK         0x00100000
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL1_vco_post_mux_en_SHIFT        20
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL1_vco_post_mux_en_DEFAULT      0x00000000

/* AIF_WB_CAB_ANA :: PLL_CNTL1 :: ki_boost [19:19] */
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL1_ki_boost_MASK                0x00080000
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL1_ki_boost_SHIFT               19
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL1_ki_boost_DEFAULT             0x00000000

/* AIF_WB_CAB_ANA :: PLL_CNTL1 :: refd2c_bias [18:16] */
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL1_refd2c_bias_MASK             0x00070000
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL1_refd2c_bias_SHIFT            16
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL1_refd2c_bias_DEFAULT          0x00000000

/* AIF_WB_CAB_ANA :: PLL_CNTL1 :: en_50ohm [15:15] */
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL1_en_50ohm_MASK                0x00008000
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL1_en_50ohm_SHIFT               15
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL1_en_50ohm_DEFAULT             0x00000000

/* AIF_WB_CAB_ANA :: PLL_CNTL1 :: ki_startlow [14:14] */
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL1_ki_startlow_MASK             0x00004000
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL1_ki_startlow_SHIFT            14
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL1_ki_startlow_DEFAULT          0x00000000

/* AIF_WB_CAB_ANA :: PLL_CNTL1 :: ref_diff_sel [13:13] */
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL1_ref_diff_sel_MASK            0x00002000
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL1_ref_diff_sel_SHIFT           13
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL1_ref_diff_sel_DEFAULT         0x00000000

/* AIF_WB_CAB_ANA :: PLL_CNTL1 :: byp1_enable [12:12] */
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL1_byp1_enable_MASK             0x00001000
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL1_byp1_enable_SHIFT            12
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL1_byp1_enable_DEFAULT          0x00000000

/* AIF_WB_CAB_ANA :: PLL_CNTL1 :: byp0_enable [11:11] */
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL1_byp0_enable_MASK             0x00000800
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL1_byp0_enable_SHIFT            11
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL1_byp0_enable_DEFAULT          0x00000000

/* AIF_WB_CAB_ANA :: PLL_CNTL1 :: post_reset_mode [10:09] */
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL1_post_reset_mode_MASK         0x00000600
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL1_post_reset_mode_SHIFT        9
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL1_post_reset_mode_DEFAULT      0x00000003

/* AIF_WB_CAB_ANA :: PLL_CNTL1 :: pwm_ctrl [08:07] */
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL1_pwm_ctrl_MASK                0x00000180
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL1_pwm_ctrl_SHIFT               7
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL1_pwm_ctrl_DEFAULT             0x00000002

/* AIF_WB_CAB_ANA :: PLL_CNTL1 :: kpp [06:03] */
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL1_kpp_MASK                     0x00000078
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL1_kpp_SHIFT                    3
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL1_kpp_DEFAULT                  0x00000000

/* AIF_WB_CAB_ANA :: PLL_CNTL1 :: t2d_clk_sel [02:02] */
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL1_t2d_clk_sel_MASK             0x00000004
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL1_t2d_clk_sel_SHIFT            2
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL1_t2d_clk_sel_DEFAULT          0x00000000

/* AIF_WB_CAB_ANA :: PLL_CNTL1 :: t2d_clk_enable [01:01] */
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL1_t2d_clk_enable_MASK          0x00000002
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL1_t2d_clk_enable_SHIFT         1
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL1_t2d_clk_enable_DEFAULT       0x00000000

/* AIF_WB_CAB_ANA :: PLL_CNTL1 :: t2d_offset_MSB [00:00] */
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL1_t2d_offset_MSB_MASK          0x00000001
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL1_t2d_offset_MSB_SHIFT         0
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL1_t2d_offset_MSB_DEFAULT       0x00000000

/***************************************************************************
 *PLL_CNTL2 - pll_cntl2
 ***************************************************************************/
/* AIF_WB_CAB_ANA :: PLL_CNTL2 :: byp_en_ch [31:26] */
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL2_byp_en_ch_MASK               0xfc000000
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL2_byp_en_ch_SHIFT              26
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL2_byp_en_ch_DEFAULT            0x00000000

/* AIF_WB_CAB_ANA :: PLL_CNTL2 :: pll_cntl2_25_22 [25:22] */
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL2_pll_cntl2_25_22_MASK         0x03c00000
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL2_pll_cntl2_25_22_SHIFT        22
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL2_pll_cntl2_25_22_DEFAULT      0x00000000

/* AIF_WB_CAB_ANA :: PLL_CNTL2 :: ldo_ctrl [21:16] */
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL2_ldo_ctrl_MASK                0x003f0000
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL2_ldo_ctrl_SHIFT               16
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL2_ldo_ctrl_DEFAULT             0x00000000

/* AIF_WB_CAB_ANA :: PLL_CNTL2 :: pll_cntl2_15 [15:15] */
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL2_pll_cntl2_15_MASK            0x00008000
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL2_pll_cntl2_15_SHIFT           15
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL2_pll_cntl2_15_DEFAULT         0x00000000

/* AIF_WB_CAB_ANA :: PLL_CNTL2 :: ki [14:12] */
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL2_ki_MASK                      0x00007000
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL2_ki_SHIFT                     12
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL2_ki_DEFAULT                   0x00000003

/* AIF_WB_CAB_ANA :: PLL_CNTL2 :: kp [11:08] */
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL2_kp_MASK                      0x00000f00
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL2_kp_SHIFT                     8
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL2_kp_DEFAULT                   0x00000005

/* AIF_WB_CAB_ANA :: PLL_CNTL2 :: pll_cntl2_7 [07:07] */
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL2_pll_cntl2_7_MASK             0x00000080
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL2_pll_cntl2_7_SHIFT            7
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL2_pll_cntl2_7_DEFAULT          0x00000000

/* AIF_WB_CAB_ANA :: PLL_CNTL2 :: output_sel [06:04] */
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL2_output_sel_MASK              0x00000070
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL2_output_sel_SHIFT             4
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL2_output_sel_DEFAULT           0x00000000

/* AIF_WB_CAB_ANA :: PLL_CNTL2 :: test_enable [03:03] */
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL2_test_enable_MASK             0x00000008
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL2_test_enable_SHIFT            3
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL2_test_enable_DEFAULT          0x00000000

/* AIF_WB_CAB_ANA :: PLL_CNTL2 :: test_sel [02:00] */
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL2_test_sel_MASK                0x00000007
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL2_test_sel_SHIFT               0
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL2_test_sel_DEFAULT             0x00000000

/***************************************************************************
 *PLL_CNTL3 - pll_cntl3
 ***************************************************************************/
/* AIF_WB_CAB_ANA :: PLL_CNTL3 :: enableb_ch [31:26] */
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL3_enableb_ch_MASK              0xfc000000
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL3_enableb_ch_SHIFT             26
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL3_enableb_ch_DEFAULT           0x0000001d

/* AIF_WB_CAB_ANA :: PLL_CNTL3 :: pll_cntl3_25_16 [25:16] */
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL3_pll_cntl3_25_16_MASK         0x03ff0000
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL3_pll_cntl3_25_16_SHIFT        16
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL3_pll_cntl3_25_16_DEFAULT      0x00000000

/* AIF_WB_CAB_ANA :: PLL_CNTL3 :: pdiv [15:12] */
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL3_pdiv_MASK                    0x0000f000
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL3_pdiv_SHIFT                   12
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL3_pdiv_DEFAULT                 0x00000001

/* AIF_WB_CAB_ANA :: PLL_CNTL3 :: refclk_sel [11:11] */
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL3_refclk_sel_MASK              0x00000800
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL3_refclk_sel_SHIFT             11
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL3_refclk_sel_DEFAULT           0x00000001

/* AIF_WB_CAB_ANA :: PLL_CNTL3 :: pll_cntl3_10 [10:10] */
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL3_pll_cntl3_10_MASK            0x00000400
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL3_pll_cntl3_10_SHIFT           10
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL3_pll_cntl3_10_DEFAULT         0x00000000

/* AIF_WB_CAB_ANA :: PLL_CNTL3 :: ndiv_int [09:00] */
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL3_ndiv_int_MASK                0x000003ff
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL3_ndiv_int_SHIFT               0
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL3_ndiv_int_DEFAULT             0x00000046

/***************************************************************************
 *PLL_CNTL4 - pll_cntl4
 ***************************************************************************/
/* AIF_WB_CAB_ANA :: PLL_CNTL4 :: ch1_mdiv [31:24] */
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL4_ch1_mdiv_MASK                0xff000000
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL4_ch1_mdiv_SHIFT               24
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL4_ch1_mdiv_DEFAULT             0x00000007

/* AIF_WB_CAB_ANA :: PLL_CNTL4 :: ch0_mdiv [23:16] */
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL4_ch0_mdiv_MASK                0x00ff0000
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL4_ch0_mdiv_SHIFT               16
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL4_ch0_mdiv_DEFAULT             0x00000000

/* AIF_WB_CAB_ANA :: PLL_CNTL4 :: mdel_ch [15:10] */
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL4_mdel_ch_MASK                 0x0000fc00
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL4_mdel_ch_SHIFT                10
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL4_mdel_ch_DEFAULT              0x00000000

/* AIF_WB_CAB_ANA :: PLL_CNTL4 :: hold_ch [09:04] */
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL4_hold_ch_MASK                 0x000003f0
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL4_hold_ch_SHIFT                4
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL4_hold_ch_DEFAULT              0x00000000

/* AIF_WB_CAB_ANA :: PLL_CNTL4 :: hold_ch_all [03:03] */
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL4_hold_ch_all_MASK             0x00000008
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL4_hold_ch_all_SHIFT            3
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL4_hold_ch_all_DEFAULT          0x00000000

/* AIF_WB_CAB_ANA :: PLL_CNTL4 :: pll_cntl4_2_0 [02:00] */
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL4_pll_cntl4_2_0_MASK           0x00000007
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL4_pll_cntl4_2_0_SHIFT          0
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL4_pll_cntl4_2_0_DEFAULT        0x00000000

/***************************************************************************
 *PLL_CNTL5 - pll_cntl5
 ***************************************************************************/
/* AIF_WB_CAB_ANA :: PLL_CNTL5 :: ch5_mdiv [31:24] */
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL5_ch5_mdiv_MASK                0xff000000
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL5_ch5_mdiv_SHIFT               24
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL5_ch5_mdiv_DEFAULT             0x0000000e

/* AIF_WB_CAB_ANA :: PLL_CNTL5 :: ch4_mdiv [23:16] */
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL5_ch4_mdiv_MASK                0x00ff0000
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL5_ch4_mdiv_SHIFT               16
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL5_ch4_mdiv_DEFAULT             0x000000d1

/* AIF_WB_CAB_ANA :: PLL_CNTL5 :: ch3_mdiv [15:08] */
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL5_ch3_mdiv_MASK                0x0000ff00
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL5_ch3_mdiv_SHIFT               8
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL5_ch3_mdiv_DEFAULT             0x0000000e

/* AIF_WB_CAB_ANA :: PLL_CNTL5 :: ch2_mdiv [07:00] */
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL5_ch2_mdiv_MASK                0x000000ff
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL5_ch2_mdiv_SHIFT               0
#define BCHP_AIF_WB_CAB_ANA_PLL_CNTL5_ch2_mdiv_DEFAULT             0x00000000

/***************************************************************************
 *PLLAUX_CNTL0 - pllaux_cntl0
 ***************************************************************************/
/* AIF_WB_CAB_ANA :: PLLAUX_CNTL0 :: t2d_offset_LSB [31:29] */
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL0_t2d_offset_LSB_MASK       0xe0000000
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL0_t2d_offset_LSB_SHIFT      29
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL0_t2d_offset_LSB_DEFAULT    0x00000000

/* AIF_WB_CAB_ANA :: PLLAUX_CNTL0 :: bb_enable [28:28] */
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL0_bb_enable_MASK            0x10000000
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL0_bb_enable_SHIFT           28
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL0_bb_enable_DEFAULT         0x00000000

/* AIF_WB_CAB_ANA :: PLLAUX_CNTL0 :: dco_bias_boost [27:27] */
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL0_dco_bias_boost_MASK       0x08000000
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL0_dco_bias_boost_SHIFT      27
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL0_dco_bias_boost_DEFAULT    0x00000001

/* AIF_WB_CAB_ANA :: PLLAUX_CNTL0 :: dco_div2_div4 [26:26] */
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL0_dco_div2_div4_MASK        0x04000000
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL0_dco_div2_div4_SHIFT       26
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL0_dco_div2_div4_DEFAULT     0x00000000

/* AIF_WB_CAB_ANA :: PLLAUX_CNTL0 :: dco_enable [25:25] */
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL0_dco_enable_MASK           0x02000000
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL0_dco_enable_SHIFT          25
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL0_dco_enable_DEFAULT        0x00000001

/* AIF_WB_CAB_ANA :: PLLAUX_CNTL0 :: state_update [24:24] */
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL0_state_update_MASK         0x01000000
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL0_state_update_SHIFT        24
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL0_state_update_DEFAULT      0x00000000

/* AIF_WB_CAB_ANA :: PLLAUX_CNTL0 :: state_sel [23:21] */
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL0_state_sel_MASK            0x00e00000
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL0_state_sel_SHIFT           21
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL0_state_sel_DEFAULT         0x00000000

/* AIF_WB_CAB_ANA :: PLLAUX_CNTL0 :: state_mode [20:19] */
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL0_state_mode_MASK           0x00180000
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL0_state_mode_SHIFT          19
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL0_state_mode_DEFAULT        0x00000000

/* AIF_WB_CAB_ANA :: PLLAUX_CNTL0 :: state_reset [18:18] */
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL0_state_reset_MASK          0x00040000
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL0_state_reset_SHIFT         18
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL0_state_reset_DEFAULT       0x00000001

/* AIF_WB_CAB_ANA :: PLLAUX_CNTL0 :: dco_dac_sel [17:17] */
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL0_dco_dac_sel_MASK          0x00020000
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL0_dco_dac_sel_SHIFT         17
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL0_dco_dac_sel_DEFAULT       0x00000000

/* AIF_WB_CAB_ANA :: PLLAUX_CNTL0 :: dco_dac_bypass [16:16] */
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL0_dco_dac_bypass_MASK       0x00010000
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL0_dco_dac_bypass_SHIFT      16
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL0_dco_dac_bypass_DEFAULT    0x00000000

/* AIF_WB_CAB_ANA :: PLLAUX_CNTL0 :: dco_dac_ctrl [15:00] */
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL0_dco_dac_ctrl_MASK         0x0000ffff
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL0_dco_dac_ctrl_SHIFT        0
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL0_dco_dac_ctrl_DEFAULT      0x00000000

/***************************************************************************
 *PLLAUX_CNTL1 - pllaux_cntl1
 ***************************************************************************/
/* AIF_WB_CAB_ANA :: PLLAUX_CNTL1 :: pll_ctrl_b63_b54 [31:22] */
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL1_pll_ctrl_b63_b54_MASK     0xffc00000
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL1_pll_ctrl_b63_b54_SHIFT    22
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL1_pll_ctrl_b63_b54_DEFAULT  0x00000000

/* AIF_WB_CAB_ANA :: PLLAUX_CNTL1 :: o_fref_disable [21:21] */
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL1_o_fref_disable_MASK       0x00200000
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL1_o_fref_disable_SHIFT      21
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL1_o_fref_disable_DEFAULT    0x00000000

/* AIF_WB_CAB_ANA :: PLLAUX_CNTL1 :: vco_post_mux_en [20:20] */
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL1_vco_post_mux_en_MASK      0x00100000
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL1_vco_post_mux_en_SHIFT     20
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL1_vco_post_mux_en_DEFAULT   0x00000000

/* AIF_WB_CAB_ANA :: PLLAUX_CNTL1 :: ki_boost [19:19] */
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL1_ki_boost_MASK             0x00080000
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL1_ki_boost_SHIFT            19
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL1_ki_boost_DEFAULT          0x00000000

/* AIF_WB_CAB_ANA :: PLLAUX_CNTL1 :: refd2c_bias [18:16] */
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL1_refd2c_bias_MASK          0x00070000
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL1_refd2c_bias_SHIFT         16
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL1_refd2c_bias_DEFAULT       0x00000000

/* AIF_WB_CAB_ANA :: PLLAUX_CNTL1 :: en_50ohm [15:15] */
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL1_en_50ohm_MASK             0x00008000
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL1_en_50ohm_SHIFT            15
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL1_en_50ohm_DEFAULT          0x00000000

/* AIF_WB_CAB_ANA :: PLLAUX_CNTL1 :: ki_startlow [14:14] */
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL1_ki_startlow_MASK          0x00004000
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL1_ki_startlow_SHIFT         14
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL1_ki_startlow_DEFAULT       0x00000000

/* AIF_WB_CAB_ANA :: PLLAUX_CNTL1 :: ref_diff_sel [13:13] */
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL1_ref_diff_sel_MASK         0x00002000
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL1_ref_diff_sel_SHIFT        13
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL1_ref_diff_sel_DEFAULT      0x00000000

/* AIF_WB_CAB_ANA :: PLLAUX_CNTL1 :: byp1_enable [12:12] */
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL1_byp1_enable_MASK          0x00001000
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL1_byp1_enable_SHIFT         12
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL1_byp1_enable_DEFAULT       0x00000000

/* AIF_WB_CAB_ANA :: PLLAUX_CNTL1 :: byp0_enable [11:11] */
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL1_byp0_enable_MASK          0x00000800
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL1_byp0_enable_SHIFT         11
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL1_byp0_enable_DEFAULT       0x00000000

/* AIF_WB_CAB_ANA :: PLLAUX_CNTL1 :: post_reset_mode [10:09] */
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL1_post_reset_mode_MASK      0x00000600
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL1_post_reset_mode_SHIFT     9
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL1_post_reset_mode_DEFAULT   0x00000003

/* AIF_WB_CAB_ANA :: PLLAUX_CNTL1 :: pwm_ctrl [08:07] */
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL1_pwm_ctrl_MASK             0x00000180
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL1_pwm_ctrl_SHIFT            7
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL1_pwm_ctrl_DEFAULT          0x00000002

/* AIF_WB_CAB_ANA :: PLLAUX_CNTL1 :: kpp [06:03] */
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL1_kpp_MASK                  0x00000078
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL1_kpp_SHIFT                 3
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL1_kpp_DEFAULT               0x00000000

/* AIF_WB_CAB_ANA :: PLLAUX_CNTL1 :: t2d_clk_sel [02:02] */
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL1_t2d_clk_sel_MASK          0x00000004
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL1_t2d_clk_sel_SHIFT         2
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL1_t2d_clk_sel_DEFAULT       0x00000000

/* AIF_WB_CAB_ANA :: PLLAUX_CNTL1 :: t2d_clk_enable [01:01] */
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL1_t2d_clk_enable_MASK       0x00000002
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL1_t2d_clk_enable_SHIFT      1
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL1_t2d_clk_enable_DEFAULT    0x00000000

/* AIF_WB_CAB_ANA :: PLLAUX_CNTL1 :: t2d_offset_MSB [00:00] */
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL1_t2d_offset_MSB_MASK       0x00000001
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL1_t2d_offset_MSB_SHIFT      0
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL1_t2d_offset_MSB_DEFAULT    0x00000000

/***************************************************************************
 *PLLAUX_CNTL2 - pllaux_cntl2
 ***************************************************************************/
/* AIF_WB_CAB_ANA :: PLLAUX_CNTL2 :: byp_en_ch [31:26] */
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL2_byp_en_ch_MASK            0xfc000000
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL2_byp_en_ch_SHIFT           26
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL2_byp_en_ch_DEFAULT         0x00000000

/* AIF_WB_CAB_ANA :: PLLAUX_CNTL2 :: pll_cntl2_25_22 [25:22] */
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL2_pll_cntl2_25_22_MASK      0x03c00000
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL2_pll_cntl2_25_22_SHIFT     22
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL2_pll_cntl2_25_22_DEFAULT   0x00000000

/* AIF_WB_CAB_ANA :: PLLAUX_CNTL2 :: ldo_ctrl [21:16] */
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL2_ldo_ctrl_MASK             0x003f0000
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL2_ldo_ctrl_SHIFT            16
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL2_ldo_ctrl_DEFAULT          0x00000000

/* AIF_WB_CAB_ANA :: PLLAUX_CNTL2 :: pll_cntl2_15 [15:15] */
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL2_pll_cntl2_15_MASK         0x00008000
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL2_pll_cntl2_15_SHIFT        15
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL2_pll_cntl2_15_DEFAULT      0x00000000

/* AIF_WB_CAB_ANA :: PLLAUX_CNTL2 :: ki [14:12] */
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL2_ki_MASK                   0x00007000
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL2_ki_SHIFT                  12
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL2_ki_DEFAULT                0x00000003

/* AIF_WB_CAB_ANA :: PLLAUX_CNTL2 :: kp [11:08] */
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL2_kp_MASK                   0x00000f00
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL2_kp_SHIFT                  8
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL2_kp_DEFAULT                0x00000005

/* AIF_WB_CAB_ANA :: PLLAUX_CNTL2 :: pll_cntl2_7 [07:07] */
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL2_pll_cntl2_7_MASK          0x00000080
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL2_pll_cntl2_7_SHIFT         7
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL2_pll_cntl2_7_DEFAULT       0x00000000

/* AIF_WB_CAB_ANA :: PLLAUX_CNTL2 :: output_sel [06:04] */
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL2_output_sel_MASK           0x00000070
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL2_output_sel_SHIFT          4
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL2_output_sel_DEFAULT        0x00000000

/* AIF_WB_CAB_ANA :: PLLAUX_CNTL2 :: test_enable [03:03] */
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL2_test_enable_MASK          0x00000008
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL2_test_enable_SHIFT         3
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL2_test_enable_DEFAULT       0x00000000

/* AIF_WB_CAB_ANA :: PLLAUX_CNTL2 :: test_sel [02:00] */
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL2_test_sel_MASK             0x00000007
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL2_test_sel_SHIFT            0
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL2_test_sel_DEFAULT          0x00000000

/***************************************************************************
 *PLLAUX_CNTL3 - pllaux_cntl3
 ***************************************************************************/
/* AIF_WB_CAB_ANA :: PLLAUX_CNTL3 :: enableb_ch [31:26] */
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL3_enableb_ch_MASK           0xfc000000
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL3_enableb_ch_SHIFT          26
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL3_enableb_ch_DEFAULT        0x00000020

/* AIF_WB_CAB_ANA :: PLLAUX_CNTL3 :: pll_cntl3_25_16 [25:16] */
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL3_pll_cntl3_25_16_MASK      0x03ff0000
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL3_pll_cntl3_25_16_SHIFT     16
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL3_pll_cntl3_25_16_DEFAULT   0x00000000

/* AIF_WB_CAB_ANA :: PLLAUX_CNTL3 :: pdiv [15:12] */
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL3_pdiv_MASK                 0x0000f000
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL3_pdiv_SHIFT                12
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL3_pdiv_DEFAULT              0x00000003

/* AIF_WB_CAB_ANA :: PLLAUX_CNTL3 :: refclk_sel [11:11] */
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL3_refclk_sel_MASK           0x00000800
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL3_refclk_sel_SHIFT          11
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL3_refclk_sel_DEFAULT        0x00000000

/* AIF_WB_CAB_ANA :: PLLAUX_CNTL3 :: pll_cntl3_10 [10:10] */
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL3_pll_cntl3_10_MASK         0x00000400
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL3_pll_cntl3_10_SHIFT        10
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL3_pll_cntl3_10_DEFAULT      0x00000000

/* AIF_WB_CAB_ANA :: PLLAUX_CNTL3 :: ndiv_int [09:00] */
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL3_ndiv_int_MASK             0x000003ff
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL3_ndiv_int_SHIFT            0
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL3_ndiv_int_DEFAULT          0x00000196

/***************************************************************************
 *PLLAUX_CNTL4 - pllaux_cntl4
 ***************************************************************************/
/* AIF_WB_CAB_ANA :: PLLAUX_CNTL4 :: ch1_mdiv [31:24] */
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL4_ch1_mdiv_MASK             0xff000000
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL4_ch1_mdiv_SHIFT            24
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL4_ch1_mdiv_DEFAULT          0x00000000

/* AIF_WB_CAB_ANA :: PLLAUX_CNTL4 :: ch0_mdiv [23:16] */
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL4_ch0_mdiv_MASK             0x00ff0000
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL4_ch0_mdiv_SHIFT            16
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL4_ch0_mdiv_DEFAULT          0x00000000

/* AIF_WB_CAB_ANA :: PLLAUX_CNTL4 :: mdel_ch [15:10] */
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL4_mdel_ch_MASK              0x0000fc00
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL4_mdel_ch_SHIFT             10
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL4_mdel_ch_DEFAULT           0x00000000

/* AIF_WB_CAB_ANA :: PLLAUX_CNTL4 :: hold_ch [09:04] */
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL4_hold_ch_MASK              0x000003f0
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL4_hold_ch_SHIFT             4
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL4_hold_ch_DEFAULT           0x00000000

/* AIF_WB_CAB_ANA :: PLLAUX_CNTL4 :: hold_ch_all [03:03] */
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL4_hold_ch_all_MASK          0x00000008
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL4_hold_ch_all_SHIFT         3
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL4_hold_ch_all_DEFAULT       0x00000000

/* AIF_WB_CAB_ANA :: PLLAUX_CNTL4 :: pll_cntl3_2_0 [02:00] */
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL4_pll_cntl3_2_0_MASK        0x00000007
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL4_pll_cntl3_2_0_SHIFT       0
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL4_pll_cntl3_2_0_DEFAULT     0x00000000

/***************************************************************************
 *PLLAUX_CNTL5 - pllaux_cntl5
 ***************************************************************************/
/* AIF_WB_CAB_ANA :: PLLAUX_CNTL5 :: ch5_mdiv [31:24] */
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL5_ch5_mdiv_MASK             0xff000000
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL5_ch5_mdiv_SHIFT            24
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL5_ch5_mdiv_DEFAULT          0x00000002

/* AIF_WB_CAB_ANA :: PLLAUX_CNTL5 :: ch4_mdiv [23:16] */
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL5_ch4_mdiv_MASK             0x00ff0000
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL5_ch4_mdiv_SHIFT            16
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL5_ch4_mdiv_DEFAULT          0x00000000

/* AIF_WB_CAB_ANA :: PLLAUX_CNTL5 :: ch3_mdiv [15:08] */
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL5_ch3_mdiv_MASK             0x0000ff00
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL5_ch3_mdiv_SHIFT            8
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL5_ch3_mdiv_DEFAULT          0x00000000

/* AIF_WB_CAB_ANA :: PLLAUX_CNTL5 :: ch2_mdiv [07:00] */
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL5_ch2_mdiv_MASK             0x000000ff
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL5_ch2_mdiv_SHIFT            0
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_CNTL5_ch2_mdiv_DEFAULT          0x00000000

/***************************************************************************
 *RF_CNTL0 - rf_cntl0
 ***************************************************************************/
/* AIF_WB_CAB_ANA :: RF_CNTL0 :: gn_cmfb_ctrl [31:30] */
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL0_gn_cmfb_ctrl_MASK             0xc0000000
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL0_gn_cmfb_ctrl_SHIFT            30
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL0_gn_cmfb_ctrl_DEFAULT          0x00000003

/* AIF_WB_CAB_ANA :: RF_CNTL0 :: RFFE_DC_test_sel [29:26] */
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL0_RFFE_DC_test_sel_MASK         0x3c000000
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL0_RFFE_DC_test_sel_SHIFT        26
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL0_RFFE_DC_test_sel_DEFAULT      0x00000000

/* AIF_WB_CAB_ANA :: RF_CNTL0 :: RFFE_DC_test_en [25:25] */
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL0_RFFE_DC_test_en_MASK          0x02000000
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL0_RFFE_DC_test_en_SHIFT         25
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL0_RFFE_DC_test_en_DEFAULT       0x00000000

/* AIF_WB_CAB_ANA :: RF_CNTL0 :: rf_cntl0_24_22 [24:22] */
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL0_rf_cntl0_24_22_MASK           0x01c00000
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL0_rf_cntl0_24_22_SHIFT          22
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL0_rf_cntl0_24_22_DEFAULT        0x00000000

/* AIF_WB_CAB_ANA :: RF_CNTL0 :: RF_Vref1V [21:18] */
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL0_RF_Vref1V_MASK                0x003c0000
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL0_RF_Vref1V_SHIFT               18
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL0_RF_Vref1V_DEFAULT             0x00000003

/* AIF_WB_CAB_ANA :: RF_CNTL0 :: RF_Vcmo [17:14] */
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL0_RF_Vcmo_MASK                  0x0003c000
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL0_RF_Vcmo_SHIFT                 14
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL0_RF_Vcmo_DEFAULT               0x00000003

/* AIF_WB_CAB_ANA :: RF_CNTL0 :: rf_cntl0_13_10 [13:10] */
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL0_rf_cntl0_13_10_MASK           0x00003c00
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL0_rf_cntl0_13_10_SHIFT          10
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL0_rf_cntl0_13_10_DEFAULT        0x00000000

/* AIF_WB_CAB_ANA :: RF_CNTL0 :: tilt_disable [09:09] */
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL0_tilt_disable_MASK             0x00000200
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL0_tilt_disable_SHIFT            9
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL0_tilt_disable_DEFAULT          0x00000001

/* AIF_WB_CAB_ANA :: RF_CNTL0 :: V1V_sel [08:06] */
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL0_V1V_sel_MASK                  0x000001c0
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL0_V1V_sel_SHIFT                 6
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL0_V1V_sel_DEFAULT               0x00000001

/* AIF_WB_CAB_ANA :: RF_CNTL0 :: Rout_vcm_cntl [05:04] */
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL0_Rout_vcm_cntl_MASK            0x00000030
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL0_Rout_vcm_cntl_SHIFT           4
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL0_Rout_vcm_cntl_DEFAULT         0x00000001

/* AIF_WB_CAB_ANA :: RF_CNTL0 :: Rlad_vcm_cntl [03:02] */
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL0_Rlad_vcm_cntl_MASK            0x0000000c
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL0_Rlad_vcm_cntl_SHIFT           2
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL0_Rlad_vcm_cntl_DEFAULT         0x00000001

/* AIF_WB_CAB_ANA :: RF_CNTL0 :: Rfb_vcm_cntl [01:00] */
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL0_Rfb_vcm_cntl_MASK             0x00000003
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL0_Rfb_vcm_cntl_SHIFT            0
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL0_Rfb_vcm_cntl_DEFAULT          0x00000001

/***************************************************************************
 *RF_CNTL1 - rf_cntl1
 ***************************************************************************/
/* AIF_WB_CAB_ANA :: RF_CNTL1 :: lut_th_wr_pulse [31:31] */
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL1_lut_th_wr_pulse_MASK          0x80000000
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL1_lut_th_wr_pulse_SHIFT         31
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL1_lut_th_wr_pulse_DEFAULT       0x00000000

/* AIF_WB_CAB_ANA :: RF_CNTL1 :: lut_th_data [30:23] */
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL1_lut_th_data_MASK              0x7f800000
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL1_lut_th_data_SHIFT             23
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL1_lut_th_data_DEFAULT           0x00000000

/* AIF_WB_CAB_ANA :: RF_CNTL1 :: rf_cntl1_22_18 [22:18] */
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL1_rf_cntl1_22_18_MASK           0x007c0000
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL1_rf_cntl1_22_18_SHIFT          18
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL1_rf_cntl1_22_18_DEFAULT        0x00000000

/* AIF_WB_CAB_ANA :: RF_CNTL1 :: lut_th_bypass [17:17] */
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL1_lut_th_bypass_MASK            0x00020000
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL1_lut_th_bypass_SHIFT           17
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL1_lut_th_bypass_DEFAULT         0x00000000

/* AIF_WB_CAB_ANA :: RF_CNTL1 :: gain_limit [16:11] */
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL1_gain_limit_MASK               0x0001f800
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL1_gain_limit_SHIFT              11
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL1_gain_limit_DEFAULT            0x0000003f

/* AIF_WB_CAB_ANA :: RF_CNTL1 :: direct_ana_mode [10:10] */
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL1_direct_ana_mode_MASK          0x00000400
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL1_direct_ana_mode_SHIFT         10
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL1_direct_ana_mode_DEFAULT       0x00000000

/* AIF_WB_CAB_ANA :: RF_CNTL1 :: i_ramp_en_in_byp [09:09] */
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL1_i_ramp_en_in_byp_MASK         0x00000200
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL1_i_ramp_en_in_byp_SHIFT        9
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL1_i_ramp_en_in_byp_DEFAULT      0x00000000

/* AIF_WB_CAB_ANA :: RF_CNTL1 :: lut_bypass [08:08] */
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL1_lut_bypass_MASK               0x00000100
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL1_lut_bypass_SHIFT              8
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL1_lut_bypass_DEFAULT            0x00000000

/* AIF_WB_CAB_ANA :: RF_CNTL1 :: gain_bypass_sel [07:07] */
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL1_gain_bypass_sel_MASK          0x00000080
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL1_gain_bypass_sel_SHIFT         7
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL1_gain_bypass_sel_DEFAULT       0x00000000

/* AIF_WB_CAB_ANA :: RF_CNTL1 :: gain_down_limit [06:01] */
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL1_gain_down_limit_MASK          0x0000007e
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL1_gain_down_limit_SHIFT         1
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL1_gain_down_limit_DEFAULT       0x00000000

/* AIF_WB_CAB_ANA :: RF_CNTL1 :: active_term [00:00] */
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL1_active_term_MASK              0x00000001
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL1_active_term_SHIFT             0
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL1_active_term_DEFAULT           0x00000001

/***************************************************************************
 *RF_CNTL2 - rf_cntl2
 ***************************************************************************/
/* AIF_WB_CAB_ANA :: RF_CNTL2 :: rf_cntl2_31 [31:31] */
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL2_rf_cntl2_31_MASK              0x80000000
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL2_rf_cntl2_31_SHIFT             31
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL2_rf_cntl2_31_DEFAULT           0x00000000

/* AIF_WB_CAB_ANA :: RF_CNTL2 :: RF_bg_Irmon_50u_6_0 [30:10] */
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL2_RF_bg_Irmon_50u_6_0_MASK      0x7ffffc00
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL2_RF_bg_Irmon_50u_6_0_SHIFT     10
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL2_RF_bg_Irmon_50u_6_0_DEFAULT   0x00124924

/* AIF_WB_CAB_ANA :: RF_CNTL2 :: BG_V_control [09:08] */
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL2_BG_V_control_MASK             0x00000300
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL2_BG_V_control_SHIFT            8
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL2_BG_V_control_DEFAULT          0x00000001

/* AIF_WB_CAB_ANA :: RF_CNTL2 :: BG_R_control [07:06] */
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL2_BG_R_control_MASK             0x000000c0
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL2_BG_R_control_SHIFT            6
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL2_BG_R_control_DEFAULT          0x00000001

/* AIF_WB_CAB_ANA :: RF_CNTL2 :: Ext_R_based_current_control [05:02] */
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL2_Ext_R_based_current_control_MASK 0x0000003c
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL2_Ext_R_based_current_control_SHIFT 2
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL2_Ext_R_based_current_control_DEFAULT 0x00000008

/* AIF_WB_CAB_ANA :: RF_CNTL2 :: RF_bg_start [01:01] */
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL2_RF_bg_start_MASK              0x00000002
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL2_RF_bg_start_SHIFT             1
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL2_RF_bg_start_DEFAULT           0x00000000

/* AIF_WB_CAB_ANA :: RF_CNTL2 :: rf_cntl2_0 [00:00] */
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL2_rf_cntl2_0_MASK               0x00000001
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL2_rf_cntl2_0_SHIFT              0
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL2_rf_cntl2_0_DEFAULT            0x00000000

/***************************************************************************
 *RF_CNTL3 - rf_cntl3
 ***************************************************************************/
/* AIF_WB_CAB_ANA :: RF_CNTL3 :: rf_cntl3_31 [31:31] */
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL3_rf_cntl3_31_MASK              0x80000000
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL3_rf_cntl3_31_SHIFT             31
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL3_rf_cntl3_31_DEFAULT           0x00000000

/* AIF_WB_CAB_ANA :: RF_CNTL3 :: Ibo_cntl_TIA [30:29] */
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL3_Ibo_cntl_TIA_MASK             0x60000000
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL3_Ibo_cntl_TIA_SHIFT            29
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL3_Ibo_cntl_TIA_DEFAULT          0x00000002

/* AIF_WB_CAB_ANA :: RF_CNTL3 :: Ibi_cntl_TIA [28:27] */
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL3_Ibi_cntl_TIA_MASK             0x18000000
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL3_Ibi_cntl_TIA_SHIFT            27
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL3_Ibi_cntl_TIA_DEFAULT          0x00000002

/* AIF_WB_CAB_ANA :: RF_CNTL3 :: RF_bg_Irmon_50u_15_7 [26:00] */
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL3_RF_bg_Irmon_50u_15_7_MASK     0x07ffffff
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL3_RF_bg_Irmon_50u_15_7_SHIFT    0
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL3_RF_bg_Irmon_50u_15_7_DEFAULT  0x04924924

/***************************************************************************
 *RF_CNTL4 - rf_cntl4
 ***************************************************************************/
/* AIF_WB_CAB_ANA :: RF_CNTL4 :: rf_cntl4_31_6 [31:06] */
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL4_rf_cntl4_31_6_MASK            0xffffffc0
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL4_rf_cntl4_31_6_SHIFT           6
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL4_rf_cntl4_31_6_DEFAULT         0x00000000

/* AIF_WB_CAB_ANA :: RF_CNTL4 :: RF_bg_Ipn_100u_1_0 [05:00] */
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL4_RF_bg_Ipn_100u_1_0_MASK       0x0000003f
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL4_RF_bg_Ipn_100u_1_0_SHIFT      0
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL4_RF_bg_Ipn_100u_1_0_DEFAULT    0x0000001b

/***************************************************************************
 *RF_CNTL5 - rf_cntl5
 ***************************************************************************/
/* AIF_WB_CAB_ANA :: RF_CNTL5 :: rf_cntl5_31_30 [31:30] */
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL5_rf_cntl5_31_30_MASK           0xc0000000
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL5_rf_cntl5_31_30_SHIFT          30
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL5_rf_cntl5_31_30_DEFAULT        0x00000000

/* AIF_WB_CAB_ANA :: RF_CNTL5 :: SD_LPF_en [29:29] */
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL5_SD_LPF_en_MASK                0x20000000
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL5_SD_LPF_en_SHIFT               29
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL5_SD_LPF_en_DEFAULT             0x00000000

/* AIF_WB_CAB_ANA :: RF_CNTL5 :: lut_th_addr [28:22] */
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL5_lut_th_addr_MASK              0x1fc00000
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL5_lut_th_addr_SHIFT             22
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL5_lut_th_addr_DEFAULT           0x00000000

/* AIF_WB_CAB_ANA :: RF_CNTL5 :: gain_bypass [21:12] */
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL5_gain_bypass_MASK              0x003ff000
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL5_gain_bypass_SHIFT             12
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL5_gain_bypass_DEFAULT           0x00000000

/* AIF_WB_CAB_ANA :: RF_CNTL5 :: DAC_SD_en [11:11] */
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL5_DAC_SD_en_MASK                0x00000800
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL5_DAC_SD_en_SHIFT               11
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL5_DAC_SD_en_DEFAULT             0x00000000

/* AIF_WB_CAB_ANA :: RF_CNTL5 :: ramp_rate [10:06] */
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL5_ramp_rate_MASK                0x000007c0
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL5_ramp_rate_SHIFT               6
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL5_ramp_rate_DEFAULT             0x00000000

/* AIF_WB_CAB_ANA :: RF_CNTL5 :: rfb_cntl_bypass [05:00] */
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL5_rfb_cntl_bypass_MASK          0x0000003f
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL5_rfb_cntl_bypass_SHIFT         0
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL5_rfb_cntl_bypass_DEFAULT       0x00000003

/***************************************************************************
 *RF_CNTL6 - rf_cntl6
 ***************************************************************************/
/* AIF_WB_CAB_ANA :: RF_CNTL6 :: cout_cntl_bypass [31:26] */
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL6_cout_cntl_bypass_MASK         0xfc000000
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL6_cout_cntl_bypass_SHIFT        26
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL6_cout_cntl_bypass_DEFAULT      0x00000007

/* AIF_WB_CAB_ANA :: RF_CNTL6 :: rout_cntl_bypass [25:20] */
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL6_rout_cntl_bypass_MASK         0x03f00000
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL6_rout_cntl_bypass_SHIFT        20
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL6_rout_cntl_bypass_DEFAULT      0x00000003

/* AIF_WB_CAB_ANA :: RF_CNTL6 :: gm_cntl_bypass [19:15] */
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL6_gm_cntl_bypass_MASK           0x000f8000
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL6_gm_cntl_bypass_SHIFT          15
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL6_gm_cntl_bypass_DEFAULT        0x00000000

/* AIF_WB_CAB_ANA :: RF_CNTL6 :: rz_cntl_bypass [14:11] */
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL6_rz_cntl_bypass_MASK           0x00007800
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL6_rz_cntl_bypass_SHIFT          11
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL6_rz_cntl_bypass_DEFAULT        0x00000000

/* AIF_WB_CAB_ANA :: RF_CNTL6 :: ry_cntl_bypass [10:06] */
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL6_ry_cntl_bypass_MASK           0x000007c0
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL6_ry_cntl_bypass_SHIFT          6
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL6_ry_cntl_bypass_DEFAULT        0x00000000

/* AIF_WB_CAB_ANA :: RF_CNTL6 :: rx_cntl_bypass [05:01] */
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL6_rx_cntl_bypass_MASK           0x0000003e
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL6_rx_cntl_bypass_SHIFT          1
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL6_rx_cntl_bypass_DEFAULT        0x00000000

/* AIF_WB_CAB_ANA :: RF_CNTL6 :: r0_cntl_bypass [00:00] */
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL6_r0_cntl_bypass_MASK           0x00000001
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL6_r0_cntl_bypass_SHIFT          0
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL6_r0_cntl_bypass_DEFAULT        0x00000000

/***************************************************************************
 *RF_CNTL7 - rf_cntl7
 ***************************************************************************/
/* AIF_WB_CAB_ANA :: RF_CNTL7 :: rf_cntl7_31_29 [31:29] */
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL7_rf_cntl7_31_29_MASK           0xe0000000
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL7_rf_cntl7_31_29_SHIFT          29
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL7_rf_cntl7_31_29_DEFAULT        0x00000000

/* AIF_WB_CAB_ANA :: RF_CNTL7 :: ladder_cal_P_value [28:24] */
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL7_ladder_cal_P_value_MASK       0x1f000000
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL7_ladder_cal_P_value_SHIFT      24
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL7_ladder_cal_P_value_DEFAULT    0x00000000

/* AIF_WB_CAB_ANA :: RF_CNTL7 :: ladder_cal_P_en [23:23] */
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL7_ladder_cal_P_en_MASK          0x00800000
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL7_ladder_cal_P_en_SHIFT         23
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL7_ladder_cal_P_en_DEFAULT       0x00000000

/* AIF_WB_CAB_ANA :: RF_CNTL7 :: ladder_cal_N_value [22:18] */
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL7_ladder_cal_N_value_MASK       0x007c0000
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL7_ladder_cal_N_value_SHIFT      18
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL7_ladder_cal_N_value_DEFAULT    0x00000000

/* AIF_WB_CAB_ANA :: RF_CNTL7 :: ladder_cal_N_en [17:17] */
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL7_ladder_cal_N_en_MASK          0x00020000
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL7_ladder_cal_N_en_SHIFT         17
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL7_ladder_cal_N_en_DEFAULT       0x00000000

/* AIF_WB_CAB_ANA :: RF_CNTL7 :: D_plt [16:14] */
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL7_D_plt_MASK                    0x0001c000
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL7_D_plt_SHIFT                   14
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL7_D_plt_DEFAULT                 0x00000000

/* AIF_WB_CAB_ANA :: RF_CNTL7 :: rf_cntl7_13 [13:13] */
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL7_rf_cntl7_13_MASK              0x00002000
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL7_rf_cntl7_13_SHIFT             13
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL7_rf_cntl7_13_DEFAULT           0x00000000

/* AIF_WB_CAB_ANA :: RF_CNTL7 :: cal_tone_en [12:12] */
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL7_cal_tone_en_MASK              0x00001000
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL7_cal_tone_en_SHIFT             12
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL7_cal_tone_en_DEFAULT           0x00000000

/* AIF_WB_CAB_ANA :: RF_CNTL7 :: DPM_en [11:11] */
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL7_DPM_en_MASK                   0x00000800
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL7_DPM_en_SHIFT                  11
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL7_DPM_en_DEFAULT                0x00000000

/* AIF_WB_CAB_ANA :: RF_CNTL7 :: spur_cancel_Rswc_n [10:08] */
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL7_spur_cancel_Rswc_n_MASK       0x00000700
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL7_spur_cancel_Rswc_n_SHIFT      8
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL7_spur_cancel_Rswc_n_DEFAULT    0x00000000

/* AIF_WB_CAB_ANA :: RF_CNTL7 :: spur_cancel_Rswc_p [07:05] */
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL7_spur_cancel_Rswc_p_MASK       0x000000e0
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL7_spur_cancel_Rswc_p_SHIFT      5
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL7_spur_cancel_Rswc_p_DEFAULT    0x00000000

/* AIF_WB_CAB_ANA :: RF_CNTL7 :: spur_cancel_Cswc_n [04:03] */
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL7_spur_cancel_Cswc_n_MASK       0x00000018
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL7_spur_cancel_Cswc_n_SHIFT      3
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL7_spur_cancel_Cswc_n_DEFAULT    0x00000000

/* AIF_WB_CAB_ANA :: RF_CNTL7 :: spur_cancel_Cswc_p [02:01] */
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL7_spur_cancel_Cswc_p_MASK       0x00000006
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL7_spur_cancel_Cswc_p_SHIFT      1
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL7_spur_cancel_Cswc_p_DEFAULT    0x00000000

/* AIF_WB_CAB_ANA :: RF_CNTL7 :: spur_cancel_en [00:00] */
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL7_spur_cancel_en_MASK           0x00000001
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL7_spur_cancel_en_SHIFT          0
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL7_spur_cancel_en_DEFAULT        0x00000000

/***************************************************************************
 *RF_CNTL8 - rf_cntl8
 ***************************************************************************/
/* AIF_WB_CAB_ANA :: RF_CNTL8 :: rf_cntl8_31_0 [31:00] */
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL8_rf_cntl8_31_0_MASK            0xffffffff
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL8_rf_cntl8_31_0_SHIFT           0
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL8_rf_cntl8_31_0_DEFAULT         0x00000000

/***************************************************************************
 *RF_CNTL9 - rf_cntl9
 ***************************************************************************/
/* AIF_WB_CAB_ANA :: RF_CNTL9 :: rf_cntl9_31_0 [31:00] */
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL9_rf_cntl9_31_0_MASK            0xffffffff
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL9_rf_cntl9_31_0_SHIFT           0
#define BCHP_AIF_WB_CAB_ANA_RF_CNTL9_rf_cntl9_31_0_DEFAULT         0x00000000

/***************************************************************************
 *SYSTEM_POWERUP - system_powerup
 ***************************************************************************/
/* AIF_WB_CAB_ANA :: SYSTEM_POWERUP :: POWERUP_master [31:31] */
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_POWERUP_POWERUP_master_MASK     0x80000000
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_POWERUP_POWERUP_master_SHIFT    31
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_POWERUP_POWERUP_master_DEFAULT  0x00000000

/* AIF_WB_CAB_ANA :: SYSTEM_POWERUP :: POWERUP_master_rffe [30:30] */
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_POWERUP_POWERUP_master_rffe_MASK 0x40000000
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_POWERUP_POWERUP_master_rffe_SHIFT 30
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_POWERUP_POWERUP_master_rffe_DEFAULT 0x00000001

/* AIF_WB_CAB_ANA :: SYSTEM_POWERUP :: POWERUP_master_adc [29:29] */
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_POWERUP_POWERUP_master_adc_MASK 0x20000000
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_POWERUP_POWERUP_master_adc_SHIFT 29
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_POWERUP_POWERUP_master_adc_DEFAULT 0x00000001

/* AIF_WB_CAB_ANA :: SYSTEM_POWERUP :: POWERUP_master_plls [28:28] */
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_POWERUP_POWERUP_master_plls_MASK 0x10000000
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_POWERUP_POWERUP_master_plls_SHIFT 28
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_POWERUP_POWERUP_master_plls_DEFAULT 0x00000001

/* AIF_WB_CAB_ANA :: SYSTEM_POWERUP :: POWERUP_regulator1V [27:27] */
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_POWERUP_POWERUP_regulator1V_MASK 0x08000000
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_POWERUP_POWERUP_regulator1V_SHIFT 27
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_POWERUP_POWERUP_regulator1V_DEFAULT 0x00000001

/* AIF_WB_CAB_ANA :: SYSTEM_POWERUP :: POWERUP_plls_spare2 [26:26] */
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_POWERUP_POWERUP_plls_spare2_MASK 0x04000000
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_POWERUP_POWERUP_plls_spare2_SHIFT 26
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_POWERUP_POWERUP_plls_spare2_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: SYSTEM_POWERUP :: POWERUP_plls_spare1 [25:25] */
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_POWERUP_POWERUP_plls_spare1_MASK 0x02000000
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_POWERUP_POWERUP_plls_spare1_SHIFT 25
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_POWERUP_POWERUP_plls_spare1_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: SYSTEM_POWERUP :: POWERUP_plls_spare0 [24:24] */
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_POWERUP_POWERUP_plls_spare0_MASK 0x01000000
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_POWERUP_POWERUP_plls_spare0_SHIFT 24
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_POWERUP_POWERUP_plls_spare0_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: SYSTEM_POWERUP :: POWERUP_auxpll [23:23] */
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_POWERUP_POWERUP_auxpll_MASK     0x00800000
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_POWERUP_POWERUP_auxpll_SHIFT    23
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_POWERUP_POWERUP_auxpll_DEFAULT  0x00000000

/* AIF_WB_CAB_ANA :: SYSTEM_POWERUP :: POWERUP_auxpll_ldo [22:22] */
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_POWERUP_POWERUP_auxpll_ldo_MASK 0x00400000
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_POWERUP_POWERUP_auxpll_ldo_SHIFT 22
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_POWERUP_POWERUP_auxpll_ldo_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: SYSTEM_POWERUP :: POWERUP_mainpll [21:21] */
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_POWERUP_POWERUP_mainpll_MASK    0x00200000
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_POWERUP_POWERUP_mainpll_SHIFT   21
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_POWERUP_POWERUP_mainpll_DEFAULT 0x00000001

/* AIF_WB_CAB_ANA :: SYSTEM_POWERUP :: POWERUP_mainpll_ldo [20:20] */
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_POWERUP_POWERUP_mainpll_ldo_MASK 0x00100000
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_POWERUP_POWERUP_mainpll_ldo_SHIFT 20
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_POWERUP_POWERUP_mainpll_ldo_DEFAULT 0x00000001

/* AIF_WB_CAB_ANA :: SYSTEM_POWERUP :: POWERUP_TIA [19:19] */
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_POWERUP_POWERUP_TIA_MASK        0x00080000
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_POWERUP_POWERUP_TIA_SHIFT       19
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_POWERUP_POWERUP_TIA_DEFAULT     0x00000001

/* AIF_WB_CAB_ANA :: SYSTEM_POWERUP :: POWERUP_GM_BIAS [18:18] */
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_POWERUP_POWERUP_GM_BIAS_MASK    0x00040000
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_POWERUP_POWERUP_GM_BIAS_SHIFT   18
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_POWERUP_POWERUP_GM_BIAS_DEFAULT 0x00000001

/* AIF_WB_CAB_ANA :: SYSTEM_POWERUP :: POWERUP_GM_CMFB [17:17] */
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_POWERUP_POWERUP_GM_CMFB_MASK    0x00020000
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_POWERUP_POWERUP_GM_CMFB_SHIFT   17
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_POWERUP_POWERUP_GM_CMFB_DEFAULT 0x00000001

/* AIF_WB_CAB_ANA :: SYSTEM_POWERUP :: POWERUP_RFFE_BG [16:16] */
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_POWERUP_POWERUP_RFFE_BG_MASK    0x00010000
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_POWERUP_POWERUP_RFFE_BG_SHIFT   16
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_POWERUP_POWERUP_RFFE_BG_DEFAULT 0x00000001

/* AIF_WB_CAB_ANA :: SYSTEM_POWERUP :: POWERUP_PILOT [15:15] */
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_POWERUP_POWERUP_PILOT_MASK      0x00008000
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_POWERUP_POWERUP_PILOT_SHIFT     15
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_POWERUP_POWERUP_PILOT_DEFAULT   0x00000000

/* AIF_WB_CAB_ANA :: SYSTEM_POWERUP :: POWERUP_LT [14:14] */
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_POWERUP_POWERUP_LT_MASK         0x00004000
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_POWERUP_POWERUP_LT_SHIFT        14
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_POWERUP_POWERUP_LT_DEFAULT      0x00000000

/* AIF_WB_CAB_ANA :: SYSTEM_POWERUP :: POWERUP_DAISY [13:13] */
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_POWERUP_POWERUP_DAISY_MASK      0x00002000
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_POWERUP_POWERUP_DAISY_SHIFT     13
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_POWERUP_POWERUP_DAISY_DEFAULT   0x00000000

/* AIF_WB_CAB_ANA :: SYSTEM_POWERUP :: POWERUP_BYPBUF [12:12] */
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_POWERUP_POWERUP_BYPBUF_MASK     0x00001000
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_POWERUP_POWERUP_BYPBUF_SHIFT    12
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_POWERUP_POWERUP_BYPBUF_DEFAULT  0x00000000

/* AIF_WB_CAB_ANA :: SYSTEM_POWERUP :: POWERUP_EXTLNAAGC [11:11] */
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_POWERUP_POWERUP_EXTLNAAGC_MASK  0x00000800
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_POWERUP_POWERUP_EXTLNAAGC_SHIFT 11
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_POWERUP_POWERUP_EXTLNAAGC_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: SYSTEM_POWERUP :: POWERUP_INTLNAGM [10:10] */
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_POWERUP_POWERUP_INTLNAGM_MASK   0x00000400
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_POWERUP_POWERUP_INTLNAGM_SHIFT  10
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_POWERUP_POWERUP_INTLNAGM_DEFAULT 0x00000001

/* AIF_WB_CAB_ANA :: SYSTEM_POWERUP :: POWERUP_AGC [09:09] */
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_POWERUP_POWERUP_AGC_MASK        0x00000200
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_POWERUP_POWERUP_AGC_SHIFT       9
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_POWERUP_POWERUP_AGC_DEFAULT     0x00000001

/* AIF_WB_CAB_ANA :: SYSTEM_POWERUP :: POWERUP_rffe_spare0 [08:08] */
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_POWERUP_POWERUP_rffe_spare0_MASK 0x00000100
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_POWERUP_POWERUP_rffe_spare0_SHIFT 8
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_POWERUP_POWERUP_rffe_spare0_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: SYSTEM_POWERUP :: POWERUP_adc_spare2 [07:07] */
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_POWERUP_POWERUP_adc_spare2_MASK 0x00000080
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_POWERUP_POWERUP_adc_spare2_SHIFT 7
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_POWERUP_POWERUP_adc_spare2_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: SYSTEM_POWERUP :: POWERUP_adc_spare1 [06:06] */
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_POWERUP_POWERUP_adc_spare1_MASK 0x00000040
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_POWERUP_POWERUP_adc_spare1_SHIFT 6
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_POWERUP_POWERUP_adc_spare1_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: SYSTEM_POWERUP :: POWERUP_adc_spare0 [05:05] */
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_POWERUP_POWERUP_adc_spare0_MASK 0x00000020
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_POWERUP_POWERUP_adc_spare0_SHIFT 5
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_POWERUP_POWERUP_adc_spare0_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: SYSTEM_POWERUP :: POWERUP_ldovrefp [04:04] */
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_POWERUP_POWERUP_ldovrefp_MASK   0x00000010
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_POWERUP_POWERUP_ldovrefp_SHIFT  4
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_POWERUP_POWERUP_ldovrefp_DEFAULT 0x00000001

/* AIF_WB_CAB_ANA :: SYSTEM_POWERUP :: POWERUP_adc_ls [03:03] */
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_POWERUP_POWERUP_adc_ls_MASK     0x00000008
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_POWERUP_POWERUP_adc_ls_SHIFT    3
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_POWERUP_POWERUP_adc_ls_DEFAULT  0x00000001

/* AIF_WB_CAB_ANA :: SYSTEM_POWERUP :: POWERUP_adc [02:02] */
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_POWERUP_POWERUP_adc_MASK        0x00000004
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_POWERUP_POWERUP_adc_SHIFT       2
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_POWERUP_POWERUP_adc_DEFAULT     0x00000001

/* AIF_WB_CAB_ANA :: SYSTEM_POWERUP :: POWERUP_adc_clk [01:01] */
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_POWERUP_POWERUP_adc_clk_MASK    0x00000002
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_POWERUP_POWERUP_adc_clk_SHIFT   1
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_POWERUP_POWERUP_adc_clk_DEFAULT 0x00000001

/* AIF_WB_CAB_ANA :: SYSTEM_POWERUP :: POWERUP_adc_bg [00:00] */
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_POWERUP_POWERUP_adc_bg_MASK     0x00000001
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_POWERUP_POWERUP_adc_bg_SHIFT    0
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_POWERUP_POWERUP_adc_bg_DEFAULT  0x00000001

/***************************************************************************
 *SYSTEM_RESETB - system_resetb
 ***************************************************************************/
/* AIF_WB_CAB_ANA :: SYSTEM_RESETB :: system_resetb_31_24 [31:24] */
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_RESETB_system_resetb_31_24_MASK 0xff000000
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_RESETB_system_resetb_31_24_SHIFT 24
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_RESETB_system_resetb_31_24_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: SYSTEM_RESETB :: RESETB_auxpll_post_resetb [23:23] */
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_RESETB_RESETB_auxpll_post_resetb_MASK 0x00800000
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_RESETB_RESETB_auxpll_post_resetb_SHIFT 23
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_RESETB_RESETB_auxpll_post_resetb_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: SYSTEM_RESETB :: RESETB_auxpll_resetb [22:22] */
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_RESETB_RESETB_auxpll_resetb_MASK 0x00400000
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_RESETB_RESETB_auxpll_resetb_SHIFT 22
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_RESETB_RESETB_auxpll_resetb_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: SYSTEM_RESETB :: RESETB_mainpll_post_resetb [21:21] */
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_RESETB_RESETB_mainpll_post_resetb_MASK 0x00200000
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_RESETB_RESETB_mainpll_post_resetb_SHIFT 21
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_RESETB_RESETB_mainpll_post_resetb_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: SYSTEM_RESETB :: RESETB_mainpll_resetb [20:20] */
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_RESETB_RESETB_mainpll_resetb_MASK 0x00100000
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_RESETB_RESETB_mainpll_resetb_SHIFT 20
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_RESETB_RESETB_mainpll_resetb_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: SYSTEM_RESETB :: system_resetb_19_11 [19:11] */
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_RESETB_system_resetb_19_11_MASK 0x000ff800
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_RESETB_system_resetb_19_11_SHIFT 11
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_RESETB_system_resetb_19_11_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: SYSTEM_RESETB :: RESETB_agc [10:10] */
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_RESETB_RESETB_agc_MASK          0x00000400
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_RESETB_RESETB_agc_SHIFT         10
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_RESETB_RESETB_agc_DEFAULT       0x00000000

/* AIF_WB_CAB_ANA :: SYSTEM_RESETB :: system_resetb_9_3 [09:03] */
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_RESETB_system_resetb_9_3_MASK   0x000003f8
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_RESETB_system_resetb_9_3_SHIFT  3
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_RESETB_system_resetb_9_3_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: SYSTEM_RESETB :: RESETB_adcclkgen [02:02] */
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_RESETB_RESETB_adcclkgen_MASK    0x00000004
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_RESETB_RESETB_adcclkgen_SHIFT   2
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_RESETB_RESETB_adcclkgen_DEFAULT 0x00000000

/* AIF_WB_CAB_ANA :: SYSTEM_RESETB :: RESETB_digisum [01:01] */
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_RESETB_RESETB_digisum_MASK      0x00000002
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_RESETB_RESETB_digisum_SHIFT     1
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_RESETB_RESETB_digisum_DEFAULT   0x00000000

/* AIF_WB_CAB_ANA :: SYSTEM_RESETB :: RESETB_adc [00:00] */
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_RESETB_RESETB_adc_MASK          0x00000001
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_RESETB_RESETB_adc_SHIFT         0
#define BCHP_AIF_WB_CAB_ANA_SYSTEM_RESETB_RESETB_adc_DEFAULT       0x00000000

/***************************************************************************
 *DGS1_CAL - dgs1_cal
 ***************************************************************************/
/* AIF_WB_CAB_ANA :: DGS1_CAL :: o_digisum1_debug_18_31 [31:18] */
#define BCHP_AIF_WB_CAB_ANA_DGS1_CAL_o_digisum1_debug_18_31_MASK   0xfffc0000
#define BCHP_AIF_WB_CAB_ANA_DGS1_CAL_o_digisum1_debug_18_31_SHIFT  18

/* AIF_WB_CAB_ANA :: DGS1_CAL :: o_digisum1_debug [17:00] */
#define BCHP_AIF_WB_CAB_ANA_DGS1_CAL_o_digisum1_debug_MASK         0x0003ffff
#define BCHP_AIF_WB_CAB_ANA_DGS1_CAL_o_digisum1_debug_SHIFT        0

/***************************************************************************
 *PLL_STAT - pll_stat
 ***************************************************************************/
/* AIF_WB_CAB_ANA :: PLL_STAT :: stat_out_b31_b14 [31:14] */
#define BCHP_AIF_WB_CAB_ANA_PLL_STAT_stat_out_b31_b14_MASK         0xffffc000
#define BCHP_AIF_WB_CAB_ANA_PLL_STAT_stat_out_b31_b14_SHIFT        14

/* AIF_WB_CAB_ANA :: PLL_STAT :: stat_out_lock [13:13] */
#define BCHP_AIF_WB_CAB_ANA_PLL_STAT_stat_out_lock_MASK            0x00002000
#define BCHP_AIF_WB_CAB_ANA_PLL_STAT_stat_out_lock_SHIFT           13

/* AIF_WB_CAB_ANA :: PLL_STAT :: stat_out_lock_lost [12:12] */
#define BCHP_AIF_WB_CAB_ANA_PLL_STAT_stat_out_lock_lost_MASK       0x00001000
#define BCHP_AIF_WB_CAB_ANA_PLL_STAT_stat_out_lock_lost_SHIFT      12

/* AIF_WB_CAB_ANA :: PLL_STAT :: stat_out [11:00] */
#define BCHP_AIF_WB_CAB_ANA_PLL_STAT_stat_out_MASK                 0x00000fff
#define BCHP_AIF_WB_CAB_ANA_PLL_STAT_stat_out_SHIFT                0

/***************************************************************************
 *PLLAUX_STAT - pllaux_stat
 ***************************************************************************/
/* AIF_WB_CAB_ANA :: PLLAUX_STAT :: stat_out_b31_b14 [31:14] */
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_STAT_stat_out_b31_b14_MASK      0xffffc000
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_STAT_stat_out_b31_b14_SHIFT     14

/* AIF_WB_CAB_ANA :: PLLAUX_STAT :: stat_out_lock [13:13] */
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_STAT_stat_out_lock_MASK         0x00002000
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_STAT_stat_out_lock_SHIFT        13

/* AIF_WB_CAB_ANA :: PLLAUX_STAT :: stat_out_lock_lost [12:12] */
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_STAT_stat_out_lock_lost_MASK    0x00001000
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_STAT_stat_out_lock_lost_SHIFT   12

/* AIF_WB_CAB_ANA :: PLLAUX_STAT :: stat_out [11:00] */
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_STAT_stat_out_MASK              0x00000fff
#define BCHP_AIF_WB_CAB_ANA_PLLAUX_STAT_stat_out_SHIFT             0

/***************************************************************************
 *RF_STAT0 - rf_stat0
 ***************************************************************************/
/* AIF_WB_CAB_ANA :: RF_STAT0 :: o_rf_cntl0_31_0 [31:00] */
#define BCHP_AIF_WB_CAB_ANA_RF_STAT0_o_rf_cntl0_31_0_MASK          0xffffffff
#define BCHP_AIF_WB_CAB_ANA_RF_STAT0_o_rf_cntl0_31_0_SHIFT         0

/***************************************************************************
 *CLK_CTRL - CLK_CTRL
 ***************************************************************************/
/* AIF_WB_CAB_ANA :: CLK_CTRL :: PLL_ISOLATION_EN_TONE_GEN [31:31] */
#define BCHP_AIF_WB_CAB_ANA_CLK_CTRL_PLL_ISOLATION_EN_TONE_GEN_MASK 0x80000000
#define BCHP_AIF_WB_CAB_ANA_CLK_CTRL_PLL_ISOLATION_EN_TONE_GEN_SHIFT 31
#define BCHP_AIF_WB_CAB_ANA_CLK_CTRL_PLL_ISOLATION_EN_TONE_GEN_DEFAULT 0x00000001

/* AIF_WB_CAB_ANA :: CLK_CTRL :: PLL_ISOLATION_EN_WBADC [30:30] */
#define BCHP_AIF_WB_CAB_ANA_CLK_CTRL_PLL_ISOLATION_EN_WBADC_MASK   0x40000000
#define BCHP_AIF_WB_CAB_ANA_CLK_CTRL_PLL_ISOLATION_EN_WBADC_SHIFT  30
#define BCHP_AIF_WB_CAB_ANA_CLK_CTRL_PLL_ISOLATION_EN_WBADC_DEFAULT 0x00000001

/* AIF_WB_CAB_ANA :: CLK_CTRL :: reserved_for_eco0 [29:09] */
#define BCHP_AIF_WB_CAB_ANA_CLK_CTRL_reserved_for_eco0_MASK        0x3ffffe00
#define BCHP_AIF_WB_CAB_ANA_CLK_CTRL_reserved_for_eco0_SHIFT       9
#define BCHP_AIF_WB_CAB_ANA_CLK_CTRL_reserved_for_eco0_DEFAULT     0x00000000

/* AIF_WB_CAB_ANA :: CLK_CTRL :: MISC_EN [08:08] */
#define BCHP_AIF_WB_CAB_ANA_CLK_CTRL_MISC_EN_MASK                  0x00000100
#define BCHP_AIF_WB_CAB_ANA_CLK_CTRL_MISC_EN_SHIFT                 8
#define BCHP_AIF_WB_CAB_ANA_CLK_CTRL_MISC_EN_DEFAULT               0x00000001

/* AIF_WB_CAB_ANA :: CLK_CTRL :: TEC_EN [07:07] */
#define BCHP_AIF_WB_CAB_ANA_CLK_CTRL_TEC_EN_MASK                   0x00000080
#define BCHP_AIF_WB_CAB_ANA_CLK_CTRL_TEC_EN_SHIFT                  7
#define BCHP_AIF_WB_CAB_ANA_CLK_CTRL_TEC_EN_DEFAULT                0x00000001

/* AIF_WB_CAB_ANA :: CLK_CTRL :: CORR_EN [06:06] */
#define BCHP_AIF_WB_CAB_ANA_CLK_CTRL_CORR_EN_MASK                  0x00000040
#define BCHP_AIF_WB_CAB_ANA_CLK_CTRL_CORR_EN_SHIFT                 6
#define BCHP_AIF_WB_CAB_ANA_CLK_CTRL_CORR_EN_DEFAULT               0x00000001

/* AIF_WB_CAB_ANA :: CLK_CTRL :: DEC_FILT_EN [05:05] */
#define BCHP_AIF_WB_CAB_ANA_CLK_CTRL_DEC_FILT_EN_MASK              0x00000020
#define BCHP_AIF_WB_CAB_ANA_CLK_CTRL_DEC_FILT_EN_SHIFT             5
#define BCHP_AIF_WB_CAB_ANA_CLK_CTRL_DEC_FILT_EN_DEFAULT           0x00000001

/* AIF_WB_CAB_ANA :: CLK_CTRL :: NDC_MPATH_EN [04:04] */
#define BCHP_AIF_WB_CAB_ANA_CLK_CTRL_NDC_MPATH_EN_MASK             0x00000010
#define BCHP_AIF_WB_CAB_ANA_CLK_CTRL_NDC_MPATH_EN_SHIFT            4
#define BCHP_AIF_WB_CAB_ANA_CLK_CTRL_NDC_MPATH_EN_DEFAULT          0x00000000

/* AIF_WB_CAB_ANA :: CLK_CTRL :: NDC_OBC_EN [03:03] */
#define BCHP_AIF_WB_CAB_ANA_CLK_CTRL_NDC_OBC_EN_MASK               0x00000008
#define BCHP_AIF_WB_CAB_ANA_CLK_CTRL_NDC_OBC_EN_SHIFT              3
#define BCHP_AIF_WB_CAB_ANA_CLK_CTRL_NDC_OBC_EN_DEFAULT            0x00000000

/* AIF_WB_CAB_ANA :: CLK_CTRL :: NR_EN [02:02] */
#define BCHP_AIF_WB_CAB_ANA_CLK_CTRL_NR_EN_MASK                    0x00000004
#define BCHP_AIF_WB_CAB_ANA_CLK_CTRL_NR_EN_SHIFT                   2
#define BCHP_AIF_WB_CAB_ANA_CLK_CTRL_NR_EN_DEFAULT                 0x00000001

/* AIF_WB_CAB_ANA :: CLK_CTRL :: MDAC_EQ_EN [01:01] */
#define BCHP_AIF_WB_CAB_ANA_CLK_CTRL_MDAC_EQ_EN_MASK               0x00000002
#define BCHP_AIF_WB_CAB_ANA_CLK_CTRL_MDAC_EQ_EN_SHIFT              1
#define BCHP_AIF_WB_CAB_ANA_CLK_CTRL_MDAC_EQ_EN_DEFAULT            0x00000001

/* AIF_WB_CAB_ANA :: CLK_CTRL :: SAR_INL_EN [00:00] */
#define BCHP_AIF_WB_CAB_ANA_CLK_CTRL_SAR_INL_EN_MASK               0x00000001
#define BCHP_AIF_WB_CAB_ANA_CLK_CTRL_SAR_INL_EN_SHIFT              0
#define BCHP_AIF_WB_CAB_ANA_CLK_CTRL_SAR_INL_EN_DEFAULT            0x00000001

/***************************************************************************
 *PGA_GAIN - PGA_GAIN
 ***************************************************************************/
/* AIF_WB_CAB_ANA :: PGA_GAIN :: pga_gain_override [31:31] */
#define BCHP_AIF_WB_CAB_ANA_PGA_GAIN_pga_gain_override_MASK        0x80000000
#define BCHP_AIF_WB_CAB_ANA_PGA_GAIN_pga_gain_override_SHIFT       31
#define BCHP_AIF_WB_CAB_ANA_PGA_GAIN_pga_gain_override_DEFAULT     0x00000000

/* AIF_WB_CAB_ANA :: PGA_GAIN :: reserved_for_eco0 [30:10] */
#define BCHP_AIF_WB_CAB_ANA_PGA_GAIN_reserved_for_eco0_MASK        0x7ffffc00
#define BCHP_AIF_WB_CAB_ANA_PGA_GAIN_reserved_for_eco0_SHIFT       10
#define BCHP_AIF_WB_CAB_ANA_PGA_GAIN_reserved_for_eco0_DEFAULT     0x00000000

/* AIF_WB_CAB_ANA :: PGA_GAIN :: pga_gain [09:00] */
#define BCHP_AIF_WB_CAB_ANA_PGA_GAIN_pga_gain_MASK                 0x000003ff
#define BCHP_AIF_WB_CAB_ANA_PGA_GAIN_pga_gain_SHIFT                0
#define BCHP_AIF_WB_CAB_ANA_PGA_GAIN_pga_gain_DEFAULT              0x00000000

/***************************************************************************
 *MISC - MISC
 ***************************************************************************/
/* AIF_WB_CAB_ANA :: MISC :: reserved_for_eco0 [31:02] */
#define BCHP_AIF_WB_CAB_ANA_MISC_reserved_for_eco0_MASK            0xfffffffc
#define BCHP_AIF_WB_CAB_ANA_MISC_reserved_for_eco0_SHIFT           2
#define BCHP_AIF_WB_CAB_ANA_MISC_reserved_for_eco0_DEFAULT         0x00000000

/* AIF_WB_CAB_ANA :: MISC :: OVERRIDE_LDO_1V_VAL [01:01] */
#define BCHP_AIF_WB_CAB_ANA_MISC_OVERRIDE_LDO_1V_VAL_MASK          0x00000002
#define BCHP_AIF_WB_CAB_ANA_MISC_OVERRIDE_LDO_1V_VAL_SHIFT         1
#define BCHP_AIF_WB_CAB_ANA_MISC_OVERRIDE_LDO_1V_VAL_DEFAULT       0x00000000

/* AIF_WB_CAB_ANA :: MISC :: OVERRIDE_LDO_1V_EN [00:00] */
#define BCHP_AIF_WB_CAB_ANA_MISC_OVERRIDE_LDO_1V_EN_MASK           0x00000001
#define BCHP_AIF_WB_CAB_ANA_MISC_OVERRIDE_LDO_1V_EN_SHIFT          0
#define BCHP_AIF_WB_CAB_ANA_MISC_OVERRIDE_LDO_1V_EN_DEFAULT        0x00000000

/***************************************************************************
 *SW_SPARE0 - SW_SPARE0
 ***************************************************************************/
/* AIF_WB_CAB_ANA :: SW_SPARE0 :: sw_spare0 [31:00] */
#define BCHP_AIF_WB_CAB_ANA_SW_SPARE0_sw_spare0_MASK               0xffffffff
#define BCHP_AIF_WB_CAB_ANA_SW_SPARE0_sw_spare0_SHIFT              0
#define BCHP_AIF_WB_CAB_ANA_SW_SPARE0_sw_spare0_DEFAULT            0x00000000

/***************************************************************************
 *SW_SPARE1 - SW_SPARE1
 ***************************************************************************/
/* AIF_WB_CAB_ANA :: SW_SPARE1 :: sw_spare0 [31:00] */
#define BCHP_AIF_WB_CAB_ANA_SW_SPARE1_sw_spare0_MASK               0xffffffff
#define BCHP_AIF_WB_CAB_ANA_SW_SPARE1_sw_spare0_SHIFT              0
#define BCHP_AIF_WB_CAB_ANA_SW_SPARE1_sw_spare0_DEFAULT            0x00000000

#endif /* #ifndef BCHP_AIF_WB_CAB_ANA_H__ */

/* End of File */
