vendor_name = ModelSim
source_file = 1, D:/DATAFiles/QuartusII/class/202409260833PLL/altpll0.qip
source_file = 1, D:/DATAFiles/QuartusII/class/202409260833PLL/altpll0.v
source_file = 1, D:/DATAFiles/QuartusII/class/202409260833PLL/pll.bdf
source_file = 1, D:/DATAFiles/QuartusII/class/202409260833PLL/db/pll.cbx.xml
source_file = 1, d:/fpga_software/quartus_ii_13_0/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, d:/fpga_software/quartus_ii_13_0/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, d:/fpga_software/quartus_ii_13_0/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, d:/fpga_software/quartus_ii_13_0/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, d:/fpga_software/quartus_ii_13_0/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, d:/fpga_software/quartus_ii_13_0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, D:/DATAFiles/QuartusII/class/202409260833PLL/db/altpll0_altpll.v
design_name = pll
instance = comp, \pin_name2~output , pin_name2~output, pll, 1
instance = comp, \pin_name3~output , pin_name3~output, pll, 1
instance = comp, \pin_name1~input , pin_name1~input, pll, 1
instance = comp, \inst1|altpll_component|auto_generated|pll1 , inst1|altpll_component|auto_generated|pll1, pll, 1
instance = comp, \inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl , inst1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl, pll, 1
instance = comp, \inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_pin_name3 , inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_pin_name3, pll, 1
