// Seed: 1030897072
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  assign module_1.id_6 = 0;
  output wire id_1;
  wire id_4;
endmodule
module module_1 (
    input tri0 id_0,
    input supply1 id_1,
    input wor id_2,
    input wor id_3,
    input wire id_4,
    input supply0 id_5,
    input wand id_6
);
  wire id_8;
  ;
  logic [1 : 1 'h0] id_9 = 1;
  module_0 modCall_1 (
      id_8,
      id_9,
      id_8
  );
endmodule
module module_2 #(
    parameter id_2 = 32'd27
) (
    output wand id_0,
    input  wor  id_1,
    input  wire _id_2
);
  wire id_4;
  wire id_5;
  assign id_0 = id_2;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5
  );
  logic [-1 : id_2] id_6;
endmodule
