<dec f='llvm/llvm/lib/Target/AMDGPU/SIDefines.h' l='151' type='29'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIDefines.h' l='164'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.h' l='763' c='_ZN4llvm6AMDGPU14getOperandSizeERKNS_13MCOperandInfoE'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/SIDefines.h' l='150'>/// Operands with an AccVGPR register or inline constant</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp' l='1566' c='_ZL17getOpFltSemanticsh'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp' l='1847' c='_ZNK12_GLOBAL__N_113AMDGPUOperand20addLiteralImmOperandERN4llvm6MCInstElb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp' l='1914' c='_ZNK12_GLOBAL__N_113AMDGPUOperand20addLiteralImmOperandERN4llvm6MCInstElb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp' l='2986' u='r' c='_ZNK12_GLOBAL__N_115AMDGPUAsmParser16isInlineConstantERKN4llvm6MCInstEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/AMDGPUInstPrinter.cpp' l='614' c='_ZN4llvm17AMDGPUInstPrinter12printOperandEPKNS_6MCInstEjRKNS_15MCSubtargetInfoERNS_11raw_ostreamE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/SIMCCodeEmitter.cpp' l='247' c='_ZNK12_GLOBAL__N_115SIMCCodeEmitter14getLitEncodingERKN4llvm9MCOperandERKNS1_13MCOperandInfoERKNS1_15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='3278' c='_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_14MachineOperandEh'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='3692' c='_ZNK4llvm11SIInstrInfo17verifyInstructionERKNS_12MachineInstrERNS_9StringRefE'/>
