<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>WINC1500 Weather Client Demo for SAME70 Xplained: sdramc.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">WINC1500 Weather Client Demo for SAME70 Xplained
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_7dbb3f8d9b3c7f1bbfe241818c433d10.html">utils</a></li><li class="navelem"><a class="el" href="dir_903ea45345aa10adf0347c1f0518c9d5.html">cmsis</a></li><li class="navelem"><a class="el" href="dir_ce31852ed2135ff3a989ef6e2cbff7f5.html">same70</a></li><li class="navelem"><a class="el" href="dir_aa47084d0f13b69a05b7aeca4035fbf6.html">include</a></li><li class="navelem"><a class="el" href="dir_911de5c7f45415a4c7c31e5b481e7fa8.html">instance</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">instance/sdramc.h File Reference</div></div>
</div><!--header-->
<div class="contents">

<p>Copyright (c) 2015-2018 Microchip Technology Inc.  
<a href="#details">More...</a></p>
<div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="instance_2sdramc_8h__dep__incl.gif" border="0" usemap="#asdramc_8hdep" alt=""/></div>
</div>
</div>
<p><a href="instance_2sdramc_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a68a607a92cc7b8283cce6b5d2888c1b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2sdramc_8h.html#a68a607a92cc7b8283cce6b5d2888c1b2">REG_SDRAMC_CFR1</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x40084028U)</td></tr>
<tr class="memdesc:a68a607a92cc7b8283cce6b5d2888c1b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC) SDRAMC Configuration Register 1  <br /></td></tr>
<tr class="separator:a68a607a92cc7b8283cce6b5d2888c1b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11943f4424b858e525cdcc61a3697f4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2sdramc_8h.html#a11943f4424b858e525cdcc61a3697f4e">REG_SDRAMC_CR</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x40084008U)</td></tr>
<tr class="memdesc:a11943f4424b858e525cdcc61a3697f4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC) SDRAMC Configuration Register  <br /></td></tr>
<tr class="separator:a11943f4424b858e525cdcc61a3697f4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2ee49038c3bf50652276b8b002fbd6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2sdramc_8h.html#aa2ee49038c3bf50652276b8b002fbd6a">REG_SDRAMC_IDR</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x40084018U)</td></tr>
<tr class="memdesc:aa2ee49038c3bf50652276b8b002fbd6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC) SDRAMC Interrupt Disable Register  <br /></td></tr>
<tr class="separator:aa2ee49038c3bf50652276b8b002fbd6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b0d14dc01e422671b8f523c55b85c6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2sdramc_8h.html#a1b0d14dc01e422671b8f523c55b85c6d">REG_SDRAMC_IER</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x40084014U)</td></tr>
<tr class="memdesc:a1b0d14dc01e422671b8f523c55b85c6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC) SDRAMC Interrupt Enable Register  <br /></td></tr>
<tr class="separator:a1b0d14dc01e422671b8f523c55b85c6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca424b724f1eb357f8142fdb6d34441b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2sdramc_8h.html#aca424b724f1eb357f8142fdb6d34441b">REG_SDRAMC_IMR</a>&#160;&#160;&#160;(*(__I  uint32_t*)0x4008401CU)</td></tr>
<tr class="memdesc:aca424b724f1eb357f8142fdb6d34441b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC) SDRAMC Interrupt Mask Register  <br /></td></tr>
<tr class="separator:aca424b724f1eb357f8142fdb6d34441b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e4508d87c85a208ae13d0e6a81622d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2sdramc_8h.html#a9e4508d87c85a208ae13d0e6a81622d0">REG_SDRAMC_ISR</a>&#160;&#160;&#160;(*(__I  uint32_t*)0x40084020U)</td></tr>
<tr class="memdesc:a9e4508d87c85a208ae13d0e6a81622d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC) SDRAMC Interrupt Status Register  <br /></td></tr>
<tr class="separator:a9e4508d87c85a208ae13d0e6a81622d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46d31832b8bd9862c33624ab13709959"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2sdramc_8h.html#a46d31832b8bd9862c33624ab13709959">REG_SDRAMC_LPR</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x40084010U)</td></tr>
<tr class="memdesc:a46d31832b8bd9862c33624ab13709959"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC) SDRAMC Low Power Register  <br /></td></tr>
<tr class="separator:a46d31832b8bd9862c33624ab13709959"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a597786f7f2f8eb00798c2441526abd35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2sdramc_8h.html#a597786f7f2f8eb00798c2441526abd35">REG_SDRAMC_MDR</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x40084024U)</td></tr>
<tr class="memdesc:a597786f7f2f8eb00798c2441526abd35"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC) SDRAMC Memory Device Register  <br /></td></tr>
<tr class="separator:a597786f7f2f8eb00798c2441526abd35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab176e74d000617991fad11d69bacaf72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2sdramc_8h.html#ab176e74d000617991fad11d69bacaf72">REG_SDRAMC_MR</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x40084000U)</td></tr>
<tr class="memdesc:ab176e74d000617991fad11d69bacaf72"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC) SDRAMC Mode Register  <br /></td></tr>
<tr class="separator:ab176e74d000617991fad11d69bacaf72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c43c677b5b966f3be1bf7a4ec360d97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2sdramc_8h.html#a8c43c677b5b966f3be1bf7a4ec360d97">REG_SDRAMC_OCMS</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x4008402CU)</td></tr>
<tr class="memdesc:a8c43c677b5b966f3be1bf7a4ec360d97"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC) SDRAMC OCMS Register  <br /></td></tr>
<tr class="separator:a8c43c677b5b966f3be1bf7a4ec360d97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3f29d7c81754cc703c57fcb6c515778"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2sdramc_8h.html#ad3f29d7c81754cc703c57fcb6c515778">REG_SDRAMC_OCMS_KEY1</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x40084030U)</td></tr>
<tr class="memdesc:ad3f29d7c81754cc703c57fcb6c515778"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC) SDRAMC OCMS KEY1 Register  <br /></td></tr>
<tr class="separator:ad3f29d7c81754cc703c57fcb6c515778"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c9846774133240f0aab10e132c4c4c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2sdramc_8h.html#a8c9846774133240f0aab10e132c4c4c6">REG_SDRAMC_OCMS_KEY2</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x40084034U)</td></tr>
<tr class="memdesc:a8c9846774133240f0aab10e132c4c4c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC) SDRAMC OCMS KEY2 Register  <br /></td></tr>
<tr class="separator:a8c9846774133240f0aab10e132c4c4c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef9e8937f60f862fa45a918c6e92c993"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2sdramc_8h.html#aef9e8937f60f862fa45a918c6e92c993">REG_SDRAMC_TR</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x40084004U)</td></tr>
<tr class="memdesc:aef9e8937f60f862fa45a918c6e92c993"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC) SDRAMC Refresh Timer Register  <br /></td></tr>
<tr class="separator:aef9e8937f60f862fa45a918c6e92c993"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2754734d91545a90e8472a99aa922e0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance_2sdramc_8h.html#a2754734d91545a90e8472a99aa922e0d">REG_SDRAMC_VERSION</a>&#160;&#160;&#160;(*(__I  uint32_t*)0x400840FCU)</td></tr>
<tr class="memdesc:a2754734d91545a90e8472a99aa922e0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SDRAMC) SDRAMC Version Register  <br /></td></tr>
<tr class="separator:a2754734d91545a90e8472a99aa922e0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Copyright (c) 2015-2018 Microchip Technology Inc. </p>
<p>and its subsidiaries. </p>

<p class="definition">Definition in file <a class="el" href="instance_2sdramc_8h_source.html">instance/sdramc.h</a>.</p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a68a607a92cc7b8283cce6b5d2888c1b2" name="a68a607a92cc7b8283cce6b5d2888c1b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68a607a92cc7b8283cce6b5d2888c1b2">&#9670;&#160;</a></span>REG_SDRAMC_CFR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SDRAMC_CFR1&#160;&#160;&#160;(*(__IO uint32_t*)0x40084028U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC) SDRAMC Configuration Register 1 </p>

<p class="definition">Definition at line <a class="el" href="instance_2sdramc_8h_source.html#l00064">64</a> of file <a class="el" href="instance_2sdramc_8h_source.html">instance/sdramc.h</a>.</p>

</div>
</div>
<a id="a11943f4424b858e525cdcc61a3697f4e" name="a11943f4424b858e525cdcc61a3697f4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11943f4424b858e525cdcc61a3697f4e">&#9670;&#160;</a></span>REG_SDRAMC_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SDRAMC_CR&#160;&#160;&#160;(*(__IO uint32_t*)0x40084008U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC) SDRAMC Configuration Register </p>

<p class="definition">Definition at line <a class="el" href="instance_2sdramc_8h_source.html#l00057">57</a> of file <a class="el" href="instance_2sdramc_8h_source.html">instance/sdramc.h</a>.</p>

</div>
</div>
<a id="aa2ee49038c3bf50652276b8b002fbd6a" name="aa2ee49038c3bf50652276b8b002fbd6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2ee49038c3bf50652276b8b002fbd6a">&#9670;&#160;</a></span>REG_SDRAMC_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SDRAMC_IDR&#160;&#160;&#160;(*(__O  uint32_t*)0x40084018U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC) SDRAMC Interrupt Disable Register </p>

<p class="definition">Definition at line <a class="el" href="instance_2sdramc_8h_source.html#l00060">60</a> of file <a class="el" href="instance_2sdramc_8h_source.html">instance/sdramc.h</a>.</p>

</div>
</div>
<a id="a1b0d14dc01e422671b8f523c55b85c6d" name="a1b0d14dc01e422671b8f523c55b85c6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b0d14dc01e422671b8f523c55b85c6d">&#9670;&#160;</a></span>REG_SDRAMC_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SDRAMC_IER&#160;&#160;&#160;(*(__O  uint32_t*)0x40084014U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC) SDRAMC Interrupt Enable Register </p>

<p class="definition">Definition at line <a class="el" href="instance_2sdramc_8h_source.html#l00059">59</a> of file <a class="el" href="instance_2sdramc_8h_source.html">instance/sdramc.h</a>.</p>

</div>
</div>
<a id="aca424b724f1eb357f8142fdb6d34441b" name="aca424b724f1eb357f8142fdb6d34441b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca424b724f1eb357f8142fdb6d34441b">&#9670;&#160;</a></span>REG_SDRAMC_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SDRAMC_IMR&#160;&#160;&#160;(*(__I  uint32_t*)0x4008401CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC) SDRAMC Interrupt Mask Register </p>

<p class="definition">Definition at line <a class="el" href="instance_2sdramc_8h_source.html#l00061">61</a> of file <a class="el" href="instance_2sdramc_8h_source.html">instance/sdramc.h</a>.</p>

</div>
</div>
<a id="a9e4508d87c85a208ae13d0e6a81622d0" name="a9e4508d87c85a208ae13d0e6a81622d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e4508d87c85a208ae13d0e6a81622d0">&#9670;&#160;</a></span>REG_SDRAMC_ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SDRAMC_ISR&#160;&#160;&#160;(*(__I  uint32_t*)0x40084020U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC) SDRAMC Interrupt Status Register </p>

<p class="definition">Definition at line <a class="el" href="instance_2sdramc_8h_source.html#l00062">62</a> of file <a class="el" href="instance_2sdramc_8h_source.html">instance/sdramc.h</a>.</p>

</div>
</div>
<a id="a46d31832b8bd9862c33624ab13709959" name="a46d31832b8bd9862c33624ab13709959"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46d31832b8bd9862c33624ab13709959">&#9670;&#160;</a></span>REG_SDRAMC_LPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SDRAMC_LPR&#160;&#160;&#160;(*(__IO uint32_t*)0x40084010U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC) SDRAMC Low Power Register </p>

<p class="definition">Definition at line <a class="el" href="instance_2sdramc_8h_source.html#l00058">58</a> of file <a class="el" href="instance_2sdramc_8h_source.html">instance/sdramc.h</a>.</p>

</div>
</div>
<a id="a597786f7f2f8eb00798c2441526abd35" name="a597786f7f2f8eb00798c2441526abd35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a597786f7f2f8eb00798c2441526abd35">&#9670;&#160;</a></span>REG_SDRAMC_MDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SDRAMC_MDR&#160;&#160;&#160;(*(__IO uint32_t*)0x40084024U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC) SDRAMC Memory Device Register </p>

<p class="definition">Definition at line <a class="el" href="instance_2sdramc_8h_source.html#l00063">63</a> of file <a class="el" href="instance_2sdramc_8h_source.html">instance/sdramc.h</a>.</p>

</div>
</div>
<a id="ab176e74d000617991fad11d69bacaf72" name="ab176e74d000617991fad11d69bacaf72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab176e74d000617991fad11d69bacaf72">&#9670;&#160;</a></span>REG_SDRAMC_MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SDRAMC_MR&#160;&#160;&#160;(*(__IO uint32_t*)0x40084000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC) SDRAMC Mode Register </p>

<p class="definition">Definition at line <a class="el" href="instance_2sdramc_8h_source.html#l00055">55</a> of file <a class="el" href="instance_2sdramc_8h_source.html">instance/sdramc.h</a>.</p>

</div>
</div>
<a id="a8c43c677b5b966f3be1bf7a4ec360d97" name="a8c43c677b5b966f3be1bf7a4ec360d97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c43c677b5b966f3be1bf7a4ec360d97">&#9670;&#160;</a></span>REG_SDRAMC_OCMS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SDRAMC_OCMS&#160;&#160;&#160;(*(__IO uint32_t*)0x4008402CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC) SDRAMC OCMS Register </p>

<p class="definition">Definition at line <a class="el" href="instance_2sdramc_8h_source.html#l00065">65</a> of file <a class="el" href="instance_2sdramc_8h_source.html">instance/sdramc.h</a>.</p>

</div>
</div>
<a id="ad3f29d7c81754cc703c57fcb6c515778" name="ad3f29d7c81754cc703c57fcb6c515778"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3f29d7c81754cc703c57fcb6c515778">&#9670;&#160;</a></span>REG_SDRAMC_OCMS_KEY1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SDRAMC_OCMS_KEY1&#160;&#160;&#160;(*(__O  uint32_t*)0x40084030U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC) SDRAMC OCMS KEY1 Register </p>

<p class="definition">Definition at line <a class="el" href="instance_2sdramc_8h_source.html#l00066">66</a> of file <a class="el" href="instance_2sdramc_8h_source.html">instance/sdramc.h</a>.</p>

</div>
</div>
<a id="a8c9846774133240f0aab10e132c4c4c6" name="a8c9846774133240f0aab10e132c4c4c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c9846774133240f0aab10e132c4c4c6">&#9670;&#160;</a></span>REG_SDRAMC_OCMS_KEY2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SDRAMC_OCMS_KEY2&#160;&#160;&#160;(*(__O  uint32_t*)0x40084034U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC) SDRAMC OCMS KEY2 Register </p>

<p class="definition">Definition at line <a class="el" href="instance_2sdramc_8h_source.html#l00067">67</a> of file <a class="el" href="instance_2sdramc_8h_source.html">instance/sdramc.h</a>.</p>

</div>
</div>
<a id="aef9e8937f60f862fa45a918c6e92c993" name="aef9e8937f60f862fa45a918c6e92c993"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef9e8937f60f862fa45a918c6e92c993">&#9670;&#160;</a></span>REG_SDRAMC_TR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SDRAMC_TR&#160;&#160;&#160;(*(__IO uint32_t*)0x40084004U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC) SDRAMC Refresh Timer Register </p>

<p class="definition">Definition at line <a class="el" href="instance_2sdramc_8h_source.html#l00056">56</a> of file <a class="el" href="instance_2sdramc_8h_source.html">instance/sdramc.h</a>.</p>

</div>
</div>
<a id="a2754734d91545a90e8472a99aa922e0d" name="a2754734d91545a90e8472a99aa922e0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2754734d91545a90e8472a99aa922e0d">&#9670;&#160;</a></span>REG_SDRAMC_VERSION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SDRAMC_VERSION&#160;&#160;&#160;(*(__I  uint32_t*)0x400840FCU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SDRAMC) SDRAMC Version Register </p>

<p class="definition">Definition at line <a class="el" href="instance_2sdramc_8h_source.html#l00068">68</a> of file <a class="el" href="instance_2sdramc_8h_source.html">instance/sdramc.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Mar 11 2023 23:19:37 for WINC1500 Weather Client Demo for SAME70 Xplained by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6
</small></address>
</body>
</html>
