<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>BAO-Driver: AltSpecsV2.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<h1>AltSpecsV2.h</h1><a href="AltSpecsV2_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 
<a name="l00002"></a>00002 
<a name="l00003"></a>00003 <span class="preprocessor">#ifndef _LINUX_ALTERAPCIECHDMA</span>
<a name="l00004"></a>00004 <span class="preprocessor"></span><span class="preprocessor">#define _LINUX_ALTERAPCIECHDMA</span>
<a name="l00005"></a>00005 <span class="preprocessor"></span>
<a name="l00006"></a>00006 <span class="comment">//#define DRIVER_VERSION  1001113</span>
<a name="l00007"></a>00007 <span class="comment">//#define DRIVER_VERSION  11130102</span>
<a name="l00008"></a>00008 <span class="comment">//#define DRIVER_VERSION  1140301</span>
<a name="l00009"></a>00009 <span class="comment">//#define DRIVER_VERSION  1140401</span>
<a name="l00010"></a>00010 <span class="comment">//#define DRIVER_VERSION    29042014 //compatible pof _io_2 bug master 2 </span>
<a name="l00011"></a><a class="code" href="AltSpecsV2_8h.html#ae578001fe043b4cca7a0edd801cfe9c4">00011</a> <span class="preprocessor">#define DRIVER_VERSION    7141300  // iSpecs_Master_PCIe.sof du projet xxxxgen1_serie de 22:15</span>
<a name="l00012"></a>00012 <span class="preprocessor"></span><span class="comment">//#define DRIVER_VERSION    29072014</span>
<a name="l00013"></a>00013 <span class="comment">//#define DRIVER_VERSION    3140601 </span>
<a name="l00014"></a>00014 <span class="comment">//#ifndef PCI_CODE</span>
<a name="l00015"></a><a class="code" href="AltSpecsV2_8h.html#a822d4fcf2a9ee0a1c06ab20775430a00">00015</a> <span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="AltSpecsV2_8h.html#a822d4fcf2a9ee0a1c06ab20775430a00">_ACCESS_TYPE</a>
<a name="l00016"></a>00016 {
<a name="l00017"></a><a class="code" href="AltSpecsV2_8h.html#a822d4fcf2a9ee0a1c06ab20775430a00a74e63043bd52c7bd63fe528f423feecf">00017</a>     <a class="code" href="AltSpecsV2_8h.html#a822d4fcf2a9ee0a1c06ab20775430a00a74e63043bd52c7bd63fe528f423feecf">BitSize8</a>,
<a name="l00018"></a><a class="code" href="AltSpecsV2_8h.html#a822d4fcf2a9ee0a1c06ab20775430a00ad38ebd42645c63cd38e6c084f932d57d">00018</a>     <a class="code" href="AltSpecsV2_8h.html#a822d4fcf2a9ee0a1c06ab20775430a00ad38ebd42645c63cd38e6c084f932d57d">BitSize16</a>,
<a name="l00019"></a><a class="code" href="AltSpecsV2_8h.html#a822d4fcf2a9ee0a1c06ab20775430a00ae8d7b61cbce7f2ea0640723423b6d1b8">00019</a>     <a class="code" href="AltSpecsV2_8h.html#a822d4fcf2a9ee0a1c06ab20775430a00ae8d7b61cbce7f2ea0640723423b6d1b8">BitSize32</a>,
<a name="l00020"></a><a class="code" href="AltSpecsV2_8h.html#a822d4fcf2a9ee0a1c06ab20775430a00ae184c9ac16146da0ac6628e112732903">00020</a>     <a class="code" href="AltSpecsV2_8h.html#a822d4fcf2a9ee0a1c06ab20775430a00ae184c9ac16146da0ac6628e112732903">BitSize64</a>
<a name="l00021"></a>00021 } <a class="code" href="AltSpecsV2_8h.html#a94b82eca307a0a6b4b7004b799a00616">ACCESS_TYPE</a>;
<a name="l00022"></a>00022 
<a name="l00023"></a>00023 
<a name="l00024"></a>00024 <span class="comment">// Device Location Structure</span>
<a name="l00025"></a><a class="code" href="struct__DEVICE__LOCATION.html">00025</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__DEVICE__LOCATION.html">_DEVICE_LOCATION</a>
<a name="l00026"></a>00026 {
<a name="l00027"></a><a class="code" href="struct__DEVICE__LOCATION.html#a45cb80395897981a381e2bde3d1a6305">00027</a>     <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span>  <a class="code" href="struct__DEVICE__LOCATION.html#a45cb80395897981a381e2bde3d1a6305">BusNumber</a>;
<a name="l00028"></a><a class="code" href="struct__DEVICE__LOCATION.html#aefe32b38fac52f792e6b8c9e34f5d4c1">00028</a>     <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span>  <a class="code" href="struct__DEVICE__LOCATION.html#aefe32b38fac52f792e6b8c9e34f5d4c1">SlotNumber</a>;
<a name="l00029"></a><a class="code" href="struct__DEVICE__LOCATION.html#ab88f45e7361136de1ee46acc046cde57">00029</a>     <span class="keywordtype">unsigned</span> <span class="keywordtype">short</span> <a class="code" href="struct__DEVICE__LOCATION.html#ab88f45e7361136de1ee46acc046cde57">DeviceId</a>;
<a name="l00030"></a><a class="code" href="struct__DEVICE__LOCATION.html#a2ea4762456e79708780a543c4f585a79">00030</a>     <span class="keywordtype">unsigned</span> <span class="keywordtype">short</span> <a class="code" href="struct__DEVICE__LOCATION.html#a2ea4762456e79708780a543c4f585a79">VendorId</a>;
<a name="l00031"></a><a class="code" href="struct__DEVICE__LOCATION.html#ac59cc985dfb35fac8d16d6dae6556f96">00031</a>     <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span>  <a class="code" href="struct__DEVICE__LOCATION.html#ac59cc985dfb35fac8d16d6dae6556f96">SerialNumber</a>[20];
<a name="l00032"></a>00032 } <a class="code" href="struct__DEVICE__LOCATION.html">DEVICE_LOCATION</a>;
<a name="l00033"></a>00033 
<a name="l00034"></a>00034 <span class="comment">//#endif</span>
<a name="l00035"></a><a class="code" href="struct__BUSIOPDATA.html">00035</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__BUSIOPDATA.html">_BUSIOPDATA</a>
<a name="l00036"></a>00036 {
<a name="l00037"></a><a class="code" href="struct__BUSIOPDATA.html#adfbf482f4144799b59303567b1ee2ec6">00037</a>     <span class="keywordtype">int</span>                    <a class="code" href="struct__BUSIOPDATA.html#adfbf482f4144799b59303567b1ee2ec6">MasterID</a>;
<a name="l00038"></a><a class="code" href="struct__BUSIOPDATA.html#a001bb22106b63014a62dfaadfb7ee585">00038</a>     <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span>          <a class="code" href="struct__BUSIOPDATA.html#a001bb22106b63014a62dfaadfb7ee585">Address</a>;
<a name="l00039"></a><a class="code" href="struct__BUSIOPDATA.html#abee27417fdd8a7b29e830134bb83c1e5">00039</a>     <span class="keywordtype">void</span> *                 <a class="code" href="struct__BUSIOPDATA.html#abee27417fdd8a7b29e830134bb83c1e5">Buffer</a>;
<a name="l00040"></a><a class="code" href="struct__BUSIOPDATA.html#a73add8e321da795dafffcc837b546544">00040</a>     <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span>           <a class="code" href="struct__BUSIOPDATA.html#a73add8e321da795dafffcc837b546544">TransferSize</a>;
<a name="l00041"></a><a class="code" href="struct__BUSIOPDATA.html#afd98f7ea5120b71f273e986c587e62a8">00041</a>     <span class="keywordtype">int</span>                    <a class="code" href="struct__BUSIOPDATA.html#afd98f7ea5120b71f273e986c587e62a8">bRemap</a>;
<a name="l00042"></a><a class="code" href="struct__BUSIOPDATA.html#a204464f08ab023844363835276aee08f">00042</a>     <a class="code" href="AltSpecsV2_8h.html#a94b82eca307a0a6b4b7004b799a00616">ACCESS_TYPE</a>            <a class="code" href="struct__BUSIOPDATA.html#a204464f08ab023844363835276aee08f">AccessType</a>;
<a name="l00043"></a>00043 } <a class="code" href="struct__BUSIOPDATA.html">BUSIOPDATA</a>;
<a name="l00044"></a>00044 
<a name="l00045"></a><a class="code" href="struct__WAIT__OBJ.html">00045</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__WAIT__OBJ.html">_WAIT_OBJ</a>
<a name="l00046"></a>00046 {
<a name="l00047"></a><a class="code" href="struct__WAIT__OBJ.html#af12f936ec24a8d338db4911f5face888">00047</a>   <span class="keywordtype">unsigned</span> <span class="keywordtype">short</span> <a class="code" href="struct__WAIT__OBJ.html#af12f936ec24a8d338db4911f5face888">masterId</a>;
<a name="l00048"></a><a class="code" href="struct__WAIT__OBJ.html#a0d6ac7eaa673c979d1702c3ce6bf30d9">00048</a>   <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <span class="keywordtype">long</span> <a class="code" href="struct__WAIT__OBJ.html#a0d6ac7eaa673c979d1702c3ce6bf30d9">timeout</a>;
<a name="l00049"></a>00049 } <a class="code" href="struct__WAIT__OBJ.html">WAIT_OBJ</a>;
<a name="l00050"></a>00050 
<a name="l00051"></a><a class="code" href="struct__INTERRUPT__OBJ.html">00051</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__INTERRUPT__OBJ.html">_INTERRUPT_OBJ</a>
<a name="l00052"></a>00052 { 
<a name="l00053"></a><a class="code" href="struct__INTERRUPT__OBJ.html#a80f61a383f595075dee9218a90a24852">00053</a>   <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="struct__INTERRUPT__OBJ.html#a80f61a383f595075dee9218a90a24852">stat_reg</a>;
<a name="l00054"></a><a class="code" href="struct__INTERRUPT__OBJ.html#ae942c61e53c9b85cb94eca18a01484ac">00054</a>   <span class="keywordtype">unsigned</span> <span class="keywordtype">short</span> <a class="code" href="struct__INTERRUPT__OBJ.html#ae942c61e53c9b85cb94eca18a01484ac">pio_line</a>;
<a name="l00055"></a>00055 } <a class="code" href="struct__INTERRUPT__OBJ.html">INTERRUPT_OBJ</a>;
<a name="l00056"></a>00056 
<a name="l00057"></a><a class="code" href="AltSpecsV2_8h.html#a9a21fe8381347a03b01c9b9f7fe6a458">00057</a> <span class="preprocessor">#define NB_MASTER 16 </span>
<a name="l00058"></a><a class="code" href="AltSpecsV2_8h.html#a010529b477db18b2a73db330b5f40cf9">00058</a> <span class="preprocessor"></span><span class="preprocessor">#define MAX_IRQ 16</span>
<a name="l00059"></a><a class="code" href="AltSpecsV2_8h.html#a5af76a3820f640c4aa7499d3d05def90">00059</a> <span class="preprocessor"></span><span class="preprocessor">#define IRQ_FIFO0 4 // numero IRQ FIFO0 les autres doivent suivrent sinon il faudra un tableau</span>
<a name="l00060"></a>00060 <span class="preprocessor"></span>
<a name="l00062"></a><a class="code" href="AltSpecsV2_8h.html#abc31b5d8005f40bfea4e4b37e311b951">00062</a> <span class="preprocessor">#define DRV_NAME &quot;AltSpecsV2&quot;</span>
<a name="l00063"></a>00063 <span class="preprocessor"></span>
<a name="l00064"></a><a class="code" href="AltSpecsV2_8h.html#a7a61edbb4da71508ee52d3bfbfcf303c">00064</a> <span class="preprocessor">#define SIGTEST 44</span>
<a name="l00065"></a>00065 <span class="preprocessor"></span>
<a name="l00066"></a><a class="code" href="AltSpecsV2_8h.html#aef98553e3ac5852195225077cac8f923">00066</a> <span class="preprocessor">#define BARS 3</span>
<a name="l00067"></a><a class="code" href="AltSpecsV2_8h.html#a1fce441aaa962f572d643140658a6e4c">00067</a> <span class="preprocessor"></span><span class="preprocessor">#define BAR0 0</span>
<a name="l00068"></a><a class="code" href="AltSpecsV2_8h.html#a44fa2ca32ff22e5eb7fa28ef39e50780">00068</a> <span class="preprocessor"></span><span class="preprocessor">#define BAR2 2</span>
<a name="l00069"></a>00069 <span class="preprocessor"></span>
<a name="l00071"></a><a class="code" href="AltSpecsV2_8h.html#a8415d70ec987ec8d74b7546db3715668">00071</a> <span class="preprocessor">#define APE_CHDMA_TABLE_SIZE (4096)</span>
<a name="l00072"></a>00072 <span class="preprocessor"></span><span class="comment">/* single transfer must not exceed 255 table entries. worst case this can be</span>
<a name="l00073"></a>00073 <span class="comment"> * achieved by 255 scattered pages, with only a single byte in the head and</span>
<a name="l00074"></a>00074 <span class="comment"> * tail pages. 253 * PAGE_SIZE is a safe upper bound for the transfer size.</span>
<a name="l00075"></a>00075 <span class="comment"> */</span>
<a name="l00076"></a><a class="code" href="AltSpecsV2_8h.html#a850d80ca2291d26b40dc6b25c419f81a">00076</a> <span class="preprocessor">#define PAGE_SHIFT      12</span>
<a name="l00077"></a><a class="code" href="AltSpecsV2_8h.html#ab40dd2c793e74d2eb9ee7aeca6884ee2">00077</a> <span class="preprocessor"></span><span class="preprocessor">#define PAGE_SZ (1UL &lt;&lt; PAGE_SHIFT)</span>
<a name="l00078"></a><a class="code" href="AltSpecsV2_8h.html#af64967ad1c18a92ea2bf68db35afc731">00078</a> <span class="preprocessor"></span><span class="preprocessor">#define APE_CHDMA_MAX_TRANSFER_LEN (253 * PAGE_SZ)</span>
<a name="l00079"></a><a class="code" href="AltSpecsV2_8h.html#a27190cea1abd8b56650fa3e09dc14ac3">00079</a> <span class="preprocessor"></span><span class="preprocessor">#define NB_TABLE 2 //MTQ</span>
<a name="l00080"></a><a class="code" href="AltSpecsV2_8h.html#a814e9604eaada0a672fe9fcb3e6834ac">00080</a> <span class="preprocessor"></span><span class="preprocessor">#define DMA_TRANSFERT NB_TABLE*PAGE_SZ* 0x4 // a revoir si dmasz &gt; 1000</span>
<a name="l00081"></a><a class="code" href="AltSpecsV2_8h.html#af55149bc1f05cf18af067a302e31e3f9">00081</a> <span class="preprocessor"></span><span class="preprocessor">#define DATA_SIZE 2*DMA_TRANSFERT // Pour les 2 fibres</span>
<a name="l00082"></a><a class="code" href="AltSpecsV2_8h.html#aed5679171ebffed36793f59cf1f4e675">00082</a> <span class="preprocessor"></span><span class="preprocessor">#define OFFSET_FIBER1 DMA_TRANSFERT</span>
<a name="l00083"></a><a class="code" href="AltSpecsV2_8h.html#a4d06e1d3fed8ec5f23c015fea8f0df0b">00083</a> <span class="preprocessor"></span><span class="preprocessor">#define OFFSET_FIBER0 0</span>
<a name="l00084"></a>00084 <span class="preprocessor"></span>
<a name="l00085"></a><a class="code" href="AltSpecsV2_8h.html#a03c692ccbe2435c487a1816f7787d7f2">00085</a> <span class="preprocessor">#define OUTPUT_FIFO_OUT_FIFO_DEPTH 512</span>
<a name="l00086"></a><a class="code" href="AltSpecsV2_8h.html#a9af752a03f772dfffed2db3ccb637438">00086</a> <span class="preprocessor"></span><span class="preprocessor">#define ALMOST_EMPTY 2</span>
<a name="l00087"></a>00087 <span class="preprocessor"></span><span class="comment">//#define ALMOST_FULL OUTPUT_FIFO_OUT_FIFO_DEPTH-5</span>
<a name="l00088"></a><a class="code" href="AltSpecsV2_8h.html#a71c8adaefaacaf09e38784fae3af972a">00088</a> <span class="preprocessor">#define ALMOST_FULL 2 </span>
<a name="l00089"></a><a class="code" href="AltSpecsV2_8h.html#af8823ca29b13cca396202a1c2eeb78ca">00089</a> <span class="preprocessor"></span><span class="preprocessor">#define IT_FIFO   1 </span>
<a name="l00090"></a><a class="code" href="AltSpecsV2_8h.html#ad4844fbc62c144052b6593dd30eadab0">00090</a> <span class="preprocessor"></span><span class="preprocessor">#define IT_STATUS 2</span>
<a name="l00091"></a><a class="code" href="AltSpecsV2_8h.html#a9e9e2134c4b65497877ec2b0ea6de667">00091</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <a class="code" href="AltSpecsV2_8h.html#a9e9e2134c4b65497877ec2b0ea6de667">bar_min_len</a>[<a class="code" href="AltSpecsV2_8h.html#aef98553e3ac5852195225077cac8f923">BARS</a>] = { 4194304, 0, 32768 }; <span class="comment">// see lspci -v</span>
<a name="l00092"></a>00092 <span class="comment">// StratixII registers adddress</span>
<a name="l00093"></a>00093 
<a name="l00094"></a><a class="code" href="AltSpecsV2_8h.html#a6b1836da8f78affb1d32c8e3b12e8054">00094</a> <span class="preprocessor">#define TRANS_TABLE_OFFSET 0x1000</span>
<a name="l00095"></a>00095 <span class="preprocessor"></span>
<a name="l00096"></a><a class="code" href="AltSpecsV2_8h.html#a514ad415fb6125ba296793df7d1a468a">00096</a> <span class="preprocessor">#define ENABLE  0x10</span>
<a name="l00097"></a><a class="code" href="AltSpecsV2_8h.html#a99496f7308834e8b220f7894efa0b6ab">00097</a> <span class="preprocessor"></span><span class="preprocessor">#define DISABLE 0xFFFFFFEF</span>
<a name="l00098"></a>00098 <span class="preprocessor"></span>  
<a name="l00099"></a><a class="code" href="AltSpecsV2_8h.html#aec93e83855ac17c3c25c55c37ca186dd">00099</a> <span class="preprocessor">#define BYTE                    0x1</span>
<a name="l00100"></a><a class="code" href="AltSpecsV2_8h.html#a1167341ced933fd0b8911e2bc2204d61">00100</a> <span class="preprocessor"></span><span class="preprocessor">#define HALF_WORD               0x2</span>
<a name="l00101"></a><a class="code" href="AltSpecsV2_8h.html#a4cfc63e05db4883dc4b60a1245a9ffc5">00101</a> <span class="preprocessor"></span><span class="preprocessor">#define WORD                    0x4</span>
<a name="l00102"></a><a class="code" href="AltSpecsV2_8h.html#a277a950c725b69e43a1dae2993119fd4">00102</a> <span class="preprocessor"></span><span class="preprocessor">#define GO                      0x8</span>
<a name="l00103"></a><a class="code" href="AltSpecsV2_8h.html#a46fc8a17c0936cda0556a966cc2f62fb">00103</a> <span class="preprocessor"></span><span class="preprocessor">#define IRQ                     0x10</span>
<a name="l00104"></a><a class="code" href="AltSpecsV2_8h.html#a6d23faa2980e4498c6832a9d3bc884cc">00104</a> <span class="preprocessor"></span><span class="preprocessor">#define READ_ENDS_TRANSACTION   0x20</span>
<a name="l00105"></a><a class="code" href="AltSpecsV2_8h.html#aee4585d68cb8fcb1b70e4ba7a1350d12">00105</a> <span class="preprocessor"></span><span class="preprocessor">#define WRITE_ENDS_TRANSACTION  0x40</span>
<a name="l00106"></a><a class="code" href="AltSpecsV2_8h.html#a5565fc46370e18f0c8e6108801fb2554">00106</a> <span class="preprocessor"></span><span class="preprocessor">#define LENGHT_ENDS_TRANSACTION 0x80</span>
<a name="l00107"></a><a class="code" href="AltSpecsV2_8h.html#a9bbc2193a9c564b9fe2316f0f9e97386">00107</a> <span class="preprocessor"></span><span class="preprocessor">#define READ_FROM_CONST_ADDR    0x100</span>
<a name="l00108"></a><a class="code" href="AltSpecsV2_8h.html#aff90ffec4976790ded1abd28505b8b39">00108</a> <span class="preprocessor"></span><span class="preprocessor">#define WRITE_TO_CONST_ADDR     0x200</span>
<a name="l00109"></a><a class="code" href="AltSpecsV2_8h.html#a9740d01ca883f400e24e391aca2804a6">00109</a> <span class="preprocessor"></span><span class="preprocessor">#define DOUBLE_WORD             0x400</span>
<a name="l00110"></a><a class="code" href="AltSpecsV2_8h.html#ac5b0a5fbd0a461a69a7bd611ee1145c5">00110</a> <span class="preprocessor"></span><span class="preprocessor">#define QUAD_WORD               0x800</span>
<a name="l00111"></a><a class="code" href="AltSpecsV2_8h.html#a74625341a79e3484830c401d8947443c">00111</a> <span class="preprocessor"></span><span class="preprocessor">#define SOFT_RESET              0x1000</span>
<a name="l00112"></a>00112 <span class="preprocessor"></span>
<a name="l00113"></a>00113 
<a name="l00114"></a><a class="code" href="AltSpecsV2_8h.html#abfd5704dd659aefde4be24f20b4f6a06">00114</a> <span class="preprocessor">#define    WRITE_IN_PIO_IN                        _IOW(&apos;M&apos;,0x13,int)</span>
<a name="l00115"></a><a class="code" href="AltSpecsV2_8h.html#af5587f06559cddcde076cc890f04393d">00115</a> <span class="preprocessor"></span><span class="preprocessor">#define    SET_CONF_TRANSLATION_TABLE             _IO(&apos;M&apos;,0x14)</span>
<a name="l00116"></a><a class="code" href="AltSpecsV2_8h.html#aeac7bf9a65b58f6a693c1a2daa33e82e">00116</a> <span class="preprocessor"></span><span class="preprocessor">#define    GET_STATE_END_DMA                      _IO(&apos;M&apos;,0x15)</span>
<a name="l00117"></a><a class="code" href="AltSpecsV2_8h.html#a4c4b5cbc5ebf2be8293cc8656fb2c6e6">00117</a> <span class="preprocessor"></span><span class="preprocessor">#define    SET_LOCK_DMA_BUFFER                    _IO(&apos;M&apos;,0x16)</span>
<a name="l00118"></a><a class="code" href="AltSpecsV2_8h.html#a41ee3eb41a4037a967216a10ec8e59bc">00118</a> <span class="preprocessor"></span><span class="preprocessor">#define    SET_UNLOCK_DMA_BUFFER                  _IO(&apos;M&apos;,0x17)</span>
<a name="l00119"></a>00119 <span class="preprocessor"></span>  
<a name="l00120"></a><a class="code" href="AltSpecsV2_8h.html#a2a33cd72a2eba671b9efbf659076fde6">00120</a> <span class="preprocessor">#define IOCTL_FIND_DEVICE                         _IOW (&apos;M&apos;,0x18, DEVICE_LOCATION )</span>
<a name="l00121"></a><a class="code" href="AltSpecsV2_8h.html#a0fe303ac961fe346a2e6d77d668e53ee">00121</a> <span class="preprocessor"></span><span class="preprocessor">#define IOCTL_NOTIFICATION_REGISTER               _IOW (&apos;M&apos;,0x19, int)</span>
<a name="l00122"></a>00122 <span class="preprocessor"></span>
<a name="l00123"></a><a class="code" href="AltSpecsV2_8h.html#ab8a471761d2c9483aecc59fd359737d8">00123</a> <span class="preprocessor">#define IOCTL_NOTIFICATION_CANCEL                 _IOW (&apos;M&apos;,0x20, WAIT_OBJ)</span>
<a name="l00124"></a><a class="code" href="AltSpecsV2_8h.html#a1baf9fbc38a6aa29f9e904dbb8f007b3">00124</a> <span class="preprocessor"></span><span class="preprocessor">#define IOCTL_NOTIFICATION_WAIT                   _IOWR (&apos;M&apos;,0x21,WAIT_OBJ)</span>
<a name="l00125"></a><a class="code" href="AltSpecsV2_8h.html#a810e4483bf6aa8952f81077dadc3f2d3">00125</a> <span class="preprocessor"></span><span class="preprocessor">#define IOCTL_BUS_IOP_READ                        _IOW (&apos;M&apos;,0x22, BUSIOPDATA )</span>
<a name="l00126"></a><a class="code" href="AltSpecsV2_8h.html#a871b2f88bc85a2ff0e63e40f36b3ebae">00126</a> <span class="preprocessor"></span><span class="preprocessor">#define IOCTL_BUS_IOP_WRITE                       _IOW (&apos;M&apos;,0x23, BUSIOPDATA )</span>
<a name="l00127"></a><a class="code" href="AltSpecsV2_8h.html#a0559c9b2045642dc33a9271fedd60cb2">00127</a> <span class="preprocessor"></span><span class="preprocessor">#define IOCTL_ENABLE_PIO_INTERRUPT                _IOW (&apos;M&apos;,0x24, INTERRUPT_OBJ )</span>
<a name="l00128"></a><a class="code" href="AltSpecsV2_8h.html#a89ba7ca02a74f71ecc86de355da9c3e3">00128</a> <span class="preprocessor"></span><span class="preprocessor">#define IOCTL_DISABLE_PIO_INTERRUPT               _IOW (&apos;M&apos;,0x25, INTERRUPT_OBJ )</span>
<a name="l00129"></a><a class="code" href="AltSpecsV2_8h.html#ac7f48c6342554e10d6d4ce20a6cdf4d0">00129</a> <span class="preprocessor"></span><span class="preprocessor">#define IOCTL_FIFOS_INIT                          _IOW (&apos;M&apos;,0x26, int )</span>
<a name="l00130"></a><a class="code" href="AltSpecsV2_8h.html#a6c48058d537c8254811fc3b1646ce35e">00130</a> <span class="preprocessor"></span><span class="preprocessor">#define IOCTL_READ_FILL_LEVEL                     _IOW (&apos;M&apos;,0x27, BUSIOPDATA )</span>
<a name="l00131"></a><a class="code" href="AltSpecsV2_8h.html#ab7780f7d366f44fe30ba77d19913f12a">00131</a> <span class="preprocessor"></span><span class="preprocessor">#define IOCTL_OPEN_MASTER                         _IOW (&apos;M&apos;,0x28, int )</span>
<a name="l00132"></a><a class="code" href="AltSpecsV2_8h.html#a6e6c55de95ef08f344edfa125365800f">00132</a> <span class="preprocessor"></span><span class="preprocessor">#define IOCTL_CLOSE_MASTER                        _IOW (&apos;M&apos;,0x29, int )</span>
<a name="l00133"></a><a class="code" href="AltSpecsV2_8h.html#aaf31ce55e74cd0089774a49a68a0999d">00133</a> <span class="preprocessor"></span><span class="preprocessor">#define IOCTL_RESET                               _IOW (&apos;M&apos;,0x30, int )</span>
<a name="l00134"></a><a class="code" href="AltSpecsV2_8h.html#ae8f94265e1e0cd51e7323da1a1ce3aaa">00134</a> <span class="preprocessor"></span><span class="preprocessor">#define IOCTL_CHECK_SLAVE_IT                      _IOW (&apos;M&apos;,0x31, int )</span>
<a name="l00135"></a>00135 <span class="preprocessor"></span>
<a name="l00136"></a>00136 
<a name="l00137"></a><a class="code" href="AltSpecsV2_8h.html#ad47ac60ff0cfac53148a07bc32fc7585">00137</a> <span class="preprocessor">#define VALID 1</span>
<a name="l00138"></a><a class="code" href="AltSpecsV2_8h.html#a3ede7acbcf11b47652ae286dc7a1686f">00138</a> <span class="preprocessor"></span><span class="preprocessor">#define NO_VALID 0       </span>
<a name="l00139"></a><a class="code" href="AltSpecsV2_8h.html#a38c81636972afe73d61ff48a5f7eee34">00139</a> <span class="preprocessor"></span><span class="preprocessor">#define GET_BLOCK get_block(i)</span>
<a name="l00140"></a>00140 <span class="preprocessor"></span>
<a name="l00141"></a>00141 <span class="comment">/* OLD version</span>
<a name="l00142"></a>00142 <span class="comment">#define  PCI_EXPRESS_REGISTER 0x40</span>
<a name="l00143"></a>00143 <span class="comment">#define  AVALON_DMA_CONTROLLER 0x4000</span>
<a name="l00144"></a>00144 <span class="comment">#define  CHIP_MEM_BASE0 0x200000</span>
<a name="l00145"></a>00145 <span class="comment">#define  PIO_IN 0x4040</span>
<a name="l00146"></a>00146 <span class="comment">#define  SPECSM0_MEM    0x5000</span>
<a name="l00147"></a>00147 <span class="comment">*/</span>
<a name="l00148"></a>00148 <span class="comment">/* NEw version</span>
<a name="l00149"></a>00149 <span class="comment">#define  PCI_EXPRESS_REGISTER 0x40</span>
<a name="l00150"></a>00150 <span class="comment">#define  AVALON_DMA_CONTROLLER 0x4000</span>
<a name="l00151"></a>00151 <span class="comment">#define  CHIP_MEM_BASE0 0x8000</span>
<a name="l00152"></a>00152 <span class="comment">#define  SPECSM0_MEM    0x6000</span>
<a name="l00153"></a>00153 <span class="comment">#define  PIO_IN 0x20</span>
<a name="l00154"></a>00154 <span class="comment">#define TX_ADDR 0x20000000</span>
<a name="l00155"></a>00155 <span class="comment">*/</span>
<a name="l00156"></a>00156 <span class="preprocessor">#if  DRIVER_VERSION == 1001113 </span>
<a name="l00157"></a>00157 <span class="preprocessor"></span><span class="preprocessor">#define BASE_ADDRESS 0</span>
<a name="l00158"></a>00158 <span class="preprocessor"></span><span class="preprocessor">#define  PCI_EXPRESS_REGISTER 0x40 </span>
<a name="l00159"></a>00159 <span class="preprocessor"></span><span class="preprocessor">#define  AVALON_DMA_CONTROLLER 0x4020</span>
<a name="l00160"></a>00160 <span class="preprocessor"></span><span class="preprocessor">#define  CHIP_MEM_BASE0 0x202000</span>
<a name="l00161"></a>00161 <span class="preprocessor"></span><span class="preprocessor">#define  SPECSM0_MEM    0x200000</span>
<a name="l00162"></a>00162 <span class="preprocessor"></span><span class="preprocessor">#define  PIO_IN 0x4060  + BASE_ADDRESS</span>
<a name="l00163"></a>00163 <span class="preprocessor"></span><span class="preprocessor">#define  TX_ADDR 0x0</span>
<a name="l00164"></a>00164 <span class="preprocessor"></span><span class="preprocessor">#define  VERSION 0x4040 + BASE_ADDRESS</span>
<a name="l00165"></a>00165 <span class="preprocessor"></span><span class="preprocessor">#define  PIO_CTRL_REG 0x4000 + BASE_ADDRESS</span>
<a name="l00166"></a>00166 <span class="preprocessor"></span><span class="preprocessor">#define  PIO_STATUS_REG 0x4060 + BASE_ADDRESS</span>
<a name="l00167"></a>00167 <span class="preprocessor"></span><span class="preprocessor">#define  FIFO_RECEPTION_IN 0x4070 + BASE_ADDRESS</span>
<a name="l00168"></a>00168 <span class="preprocessor"></span><span class="preprocessor">#define  FIFO_EMISSION_OUT 0x4074 +BASE_ADDRESS</span>
<a name="l00169"></a>00169 <span class="preprocessor"></span><span class="preprocessor">#define  RESET 0x4050 +BASE_ADDRESS </span>
<a name="l00170"></a>00170 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00171"></a>00171 <span class="preprocessor"></span><span class="preprocessor">#if  DRIVER_VERSION == 1140301</span>
<a name="l00172"></a>00172 <span class="preprocessor"></span><span class="preprocessor">#define  BASE_ADDRESS           0x1000000</span>
<a name="l00173"></a>00173 <span class="preprocessor"></span><span class="preprocessor">#define  PCI_EXPRESS_REGISTER   0x40 </span>
<a name="l00174"></a>00174 <span class="preprocessor"></span><span class="preprocessor">#define  AVALON_DMA_CONTROLLER  0x4000</span>
<a name="l00175"></a>00175 <span class="preprocessor"></span><span class="preprocessor">#define  CHIP_MEM_BASE0         0x8000</span>
<a name="l00176"></a>00176 <span class="preprocessor"></span><span class="preprocessor">#define  SPECSM0_MEM            0x6000</span>
<a name="l00177"></a>00177 <span class="preprocessor"></span><span class="comment">//#define  PIO_IN                 0x40  + BASE_ADDRESS</span>
<a name="l00178"></a>00178 <span class="preprocessor">#define  TX_ADDR                0x200000</span>
<a name="l00179"></a>00179 <span class="preprocessor"></span>
<a name="l00180"></a>00180 <span class="preprocessor">#define  SYSID                  0x58 +BASE_ADDRESS </span>
<a name="l00181"></a>00181 <span class="preprocessor"></span><span class="preprocessor">#define  RESET                  0x60 +BASE_ADDRESS </span>
<a name="l00182"></a>00182 <span class="preprocessor"></span><span class="preprocessor">#define  VERSION                0x70 + BASE_ADDRESS</span>
<a name="l00183"></a>00183 <span class="preprocessor"></span>
<a name="l00184"></a>00184 <span class="comment">// PREMIER MASTER</span>
<a name="l00185"></a>00185 
<a name="l00186"></a>00186 <span class="preprocessor">#define  PIO_CTRL_REG           0x120 + BASE_ADDRESS</span>
<a name="l00187"></a>00187 <span class="preprocessor"></span><span class="preprocessor">#define  PIO_STATUS_REG         0x140 + BASE_ADDRESS</span>
<a name="l00188"></a>00188 <span class="preprocessor"></span><span class="preprocessor">#define  FIFO_RECEPTION_IN      0x160 + BASE_ADDRESS</span>
<a name="l00189"></a>00189 <span class="preprocessor"></span><span class="preprocessor">#define  FIFO_EMISSION_OUT      0x180 +BASE_ADDRESS</span>
<a name="l00190"></a>00190 <span class="preprocessor"></span><span class="preprocessor">#define  FIFO_RECEPTION_STATUS  0x80 + BASE_ADDRESS</span>
<a name="l00191"></a>00191 <span class="preprocessor"></span><span class="preprocessor">#define  FIFO_EMISSION_STATUS   0x0 + BASE_ADDRESS</span>
<a name="l00192"></a>00192 <span class="preprocessor"></span>
<a name="l00193"></a>00193 <span class="preprocessor">#define MASTERS_OFFSET 0x100</span>
<a name="l00194"></a>00194 <span class="preprocessor"></span>
<a name="l00195"></a>00195 <span class="preprocessor">#endif</span>
<a name="l00196"></a>00196 <span class="preprocessor"></span><span class="preprocessor">#if  DRIVER_VERSION == 1140401</span>
<a name="l00197"></a>00197 <span class="preprocessor"></span><span class="preprocessor">#define  BASE_ADDRESS           0x1000000</span>
<a name="l00198"></a>00198 <span class="preprocessor"></span><span class="preprocessor">#define  PCI_EXPRESS_REGISTER   0x40 </span>
<a name="l00199"></a>00199 <span class="preprocessor"></span><span class="preprocessor">#define  AVALON_DMA_CONTROLLER  0x4000</span>
<a name="l00200"></a>00200 <span class="preprocessor"></span><span class="preprocessor">#define  CHIP_MEM_BASE0         0x8000</span>
<a name="l00201"></a>00201 <span class="preprocessor"></span><span class="preprocessor">#define  SPECSM0_MEM            0x6000</span>
<a name="l00202"></a>00202 <span class="preprocessor"></span><span class="comment">//#define  PIO_IN                 0x40  + BASE_ADDRESS</span>
<a name="l00203"></a>00203 <span class="preprocessor">#define  TX_ADDR                0x200000</span>
<a name="l00204"></a>00204 <span class="preprocessor"></span>
<a name="l00205"></a>00205 <span class="preprocessor">#define  SYSID                  0x58 +BASE_ADDRESS </span>
<a name="l00206"></a>00206 <span class="preprocessor"></span><span class="preprocessor">#define  RESET                  0x60 +BASE_ADDRESS </span>
<a name="l00207"></a>00207 <span class="preprocessor"></span><span class="preprocessor">#define  VERSION                0x70 + BASE_ADDRESS</span>
<a name="l00208"></a>00208 <span class="preprocessor"></span>
<a name="l00209"></a>00209 <span class="comment">// PREMIER MASTER</span>
<a name="l00210"></a>00210 
<a name="l00211"></a>00211 <span class="preprocessor">#define  PIO_CTRL_REG           0x100 + BASE_ADDRESS</span>
<a name="l00212"></a>00212 <span class="preprocessor"></span><span class="preprocessor">#define  PIO_STATUS_REG         0x120 + BASE_ADDRESS</span>
<a name="l00213"></a>00213 <span class="preprocessor"></span><span class="preprocessor">#define  FIFO_RECEPTION_IN      0x160 + BASE_ADDRESS</span>
<a name="l00214"></a>00214 <span class="preprocessor"></span><span class="preprocessor">#define  FIFO_EMISSION_OUT      0x130 + BASE_ADDRESS</span>
<a name="l00215"></a>00215 <span class="preprocessor"></span><span class="preprocessor">#define  FIFO_RECEPTION_STATUS  0x180 + BASE_ADDRESS</span>
<a name="l00216"></a>00216 <span class="preprocessor"></span><span class="preprocessor">#define  FIFO_EMISSION_STATUS   0x140 + BASE_ADDRESS</span>
<a name="l00217"></a>00217 <span class="preprocessor"></span><span class="comment">// ATTENTION PAS DE VALEUS &lt; 0 DANS LES VALEURS SUIVANTES</span>
<a name="l00218"></a>00218 <span class="preprocessor">#define  OFFSET_FIFO_REC_IN_STATUS      0x20                    // FIFO_RECEPTION_STATUS - FIFO_RECEPTION_IN  </span>
<a name="l00219"></a>00219 <span class="preprocessor"></span><span class="preprocessor">#define  OFFSET_FIFO_EMI_OUT_STATUS     0x10                    // FIFO_EMISSION_OUT - FIFO_EMISSION_STATUS</span>
<a name="l00220"></a>00220 <span class="preprocessor"></span><span class="preprocessor">#define  OFFSET_FIFO_IN_CTRL            0x60                    // FIFO_RECEPTION_IN - PIO_CTRL_REG</span>
<a name="l00221"></a>00221 <span class="preprocessor"></span><span class="preprocessor">#define  MASK_FIFO_IN 0X7F // Pour trouver si c&apos;est une addresse FIFO_RECEPTION_IN</span>
<a name="l00222"></a>00222 <span class="preprocessor"></span><span class="preprocessor">#define MASTERS_OFFSET 0x100</span>
<a name="l00223"></a>00223 <span class="preprocessor"></span>
<a name="l00224"></a>00224 <span class="preprocessor">#endif</span>
<a name="l00225"></a>00225 <span class="preprocessor"></span><span class="preprocessor">#if  DRIVER_VERSION ==  3140501</span>
<a name="l00226"></a>00226 <span class="preprocessor"></span><span class="preprocessor">#define  BASE_ADDRESS           0x1000000</span>
<a name="l00227"></a>00227 <span class="preprocessor"></span><span class="preprocessor">#define  OFFSET_CROSSING_BRIDGE    0x1000</span>
<a name="l00228"></a>00228 <span class="preprocessor"></span><span class="preprocessor">#define  PCI_EXPRESS_REGISTER        0x40 </span>
<a name="l00229"></a>00229 <span class="preprocessor"></span><span class="preprocessor">#define  AVALON_DMA_CONTROLLER     0x4000</span>
<a name="l00230"></a>00230 <span class="preprocessor"></span><span class="preprocessor">#define  CHIP_MEM_BASE0            0x8000</span>
<a name="l00231"></a>00231 <span class="preprocessor"></span><span class="preprocessor">#define  SPECSM0_MEM               0x6000</span>
<a name="l00232"></a>00232 <span class="preprocessor"></span><span class="comment">//#define  PIO_IN                 0x40  + BASE_ADDRESS</span>
<a name="l00233"></a>00233 <span class="preprocessor">#define  TX_ADDR                 0x200000</span>
<a name="l00234"></a>00234 <span class="preprocessor"></span> 
<a name="l00235"></a>00235 <span class="preprocessor">#define  SYSID                   0x30 + BASE_ADDRESS </span>
<a name="l00236"></a>00236 <span class="preprocessor"></span><span class="preprocessor">#define  RESET                   0x60 + BASE_ADDRESS </span>
<a name="l00237"></a>00237 <span class="preprocessor"></span><span class="preprocessor">#define  VERSION                 0x70 + BASE_ADDRESS</span>
<a name="l00238"></a>00238 <span class="preprocessor"></span><span class="preprocessor">#define  PIO_MASTERS_STATUS_IRQS 0x80 + BASE_ADDRESS</span>
<a name="l00239"></a>00239 <span class="preprocessor"></span><span class="preprocessor">#define  PIO_MASTERS_FIFO_IRQS   0x20 + BASE_ADDRESS </span>
<a name="l00240"></a>00240 <span class="preprocessor"></span><span class="comment">// PREMIER MASTER</span>
<a name="l00241"></a>00241 <span class="preprocessor">#define PIO_TEST               (   0x0 + BASE_ADDRESS  )</span>
<a name="l00242"></a>00242 <span class="preprocessor"></span><span class="preprocessor">#define MEM_TEST               (   0x800 + BASE_ADDRESS )</span>
<a name="l00243"></a>00243 <span class="preprocessor"></span><span class="preprocessor">#define  PIO_CTRL_REG         (  0x100 + BASE_ADDRESS  )</span>
<a name="l00244"></a>00244 <span class="preprocessor"></span><span class="preprocessor">#define  PIO_STATUS_REG        ( 0x120 + BASE_ADDRESS  )</span>
<a name="l00245"></a>00245 <span class="preprocessor"></span><span class="preprocessor">#define  FIFO_EMISSION_OUT     ( 0x130 + BASE_ADDRESS )</span>
<a name="l00246"></a>00246 <span class="preprocessor"></span><span class="preprocessor">#define  FIFO_EMISSION_STATUS  ( 0x140 + BASE_ADDRESS )</span>
<a name="l00247"></a>00247 <span class="preprocessor"></span><span class="preprocessor">#define  FIFO_RECEPTION_IN     ( 0x160 + BASE_ADDRESS )</span>
<a name="l00248"></a>00248 <span class="preprocessor"></span><span class="preprocessor">#define  FIFO_RECEPTION_STATUS  (0x180 + BASE_ADDRESS )</span>
<a name="l00249"></a>00249 <span class="preprocessor"></span>
<a name="l00250"></a>00250 <span class="comment">// ATTENTION PAS DE VALEURS &lt; 0 DANS LES VALEURS SUIVANTES</span>
<a name="l00251"></a>00251 <span class="preprocessor">#define  OFFSET_FIFO_EMI_OUT_PIO_STATUS 0x10      </span>
<a name="l00252"></a>00252 <span class="preprocessor"></span><span class="preprocessor">#define  OFFSET_FIFO_REC_IN_STATUS      0x20                    // FIFO_RECEPTION_STATUS - FIFO_RECEPTION_IN    </span>
<a name="l00253"></a>00253 <span class="preprocessor"></span><span class="preprocessor">#define  OFFSET_FIFO_EMI_OUT_STATUS     0x10                    // FIFO_EMISSION_OUT - FIFO_EMISSION_STATUS</span>
<a name="l00254"></a>00254 <span class="preprocessor"></span><span class="preprocessor">#define  OFFSET_FIFO_IN_CTRL            0x60      // FIFO_RECEPTION_IN - PIO_CTRL_REG</span>
<a name="l00255"></a>00255 <span class="preprocessor"></span><span class="preprocessor">#define  MASK_FIFO_IN 0x7F // Pour trouver si c&apos;est une addresse FIFO_RECEPTION_IN</span>
<a name="l00256"></a>00256 <span class="preprocessor"></span><span class="preprocessor">#define  MASTERS_OFFSET 0x100  // Pour passer d&apos;un master au suivant</span>
<a name="l00257"></a>00257 <span class="preprocessor"></span>
<a name="l00258"></a>00258 <span class="preprocessor">#endif</span>
<a name="l00259"></a>00259 <span class="preprocessor"></span><span class="comment">//#if  DRIVER_VERSION ==  3140601</span>
<a name="l00260"></a>00260 <span class="preprocessor">#if  DRIVER_VERSION == 29042014 ||  DRIVER_VERSION == 29072014 || DRIVER_VERSION ==  7141300</span>
<a name="l00261"></a><a class="code" href="AltSpecsV2_8h.html#a78cf30a084548c226ac61d0f5c3f1981">00261</a> <span class="preprocessor"></span><span class="preprocessor">#define  BASE_ADDRESS           0x1000000</span>
<a name="l00262"></a><a class="code" href="AltSpecsV2_8h.html#afca7a380b9ae6dd1ed966bb216ee2094">00262</a> <span class="preprocessor"></span><span class="preprocessor">#define  OFFSET_CROSSING_BRIDGE    0x1000</span>
<a name="l00263"></a><a class="code" href="AltSpecsV2_8h.html#aa867a096b9a6830ac854a154e60fa80b">00263</a> <span class="preprocessor"></span><span class="preprocessor">#define  PCI_EXPRESS_REGISTER        0x40 </span>
<a name="l00264"></a><a class="code" href="AltSpecsV2_8h.html#adfdd0847b7e58af9143234a25ce7a915">00264</a> <span class="preprocessor"></span><span class="preprocessor">#define  AVALON_DMA_CONTROLLER     0x4000</span>
<a name="l00265"></a><a class="code" href="AltSpecsV2_8h.html#a15cf52638e5c2d0ce339253dfd01b994">00265</a> <span class="preprocessor"></span><span class="preprocessor">#define  CHIP_MEM_BASE0            0x8000</span>
<a name="l00266"></a><a class="code" href="AltSpecsV2_8h.html#ac74ab54c165d9aa1ee8d5020f9967cf2">00266</a> <span class="preprocessor"></span><span class="preprocessor">#define  SPECSM0_MEM               0x6000</span>
<a name="l00267"></a>00267 <span class="preprocessor"></span><span class="comment">//#define  PIO_IN                 0x40  + BASE_ADDRESS</span>
<a name="l00268"></a><a class="code" href="AltSpecsV2_8h.html#aa734c6e08b9f794436eacbabe466a6c4">00268</a> <span class="preprocessor">#define  TX_ADDR                 0x20000</span>
<a name="l00269"></a>00269 <span class="preprocessor"></span>
<a name="l00270"></a><a class="code" href="AltSpecsV2_8h.html#aafb6cae6a6f1eb472547aeee34e004ad">00270</a> <span class="preprocessor">#define  SYSID                   0x30 + BASE_ADDRESS </span>
<a name="l00271"></a><a class="code" href="AltSpecsV2_8h.html#ab702106cf3b3e96750b6845ded4e0299">00271</a> <span class="preprocessor"></span><span class="preprocessor">#define  RESET                   0x60 + BASE_ADDRESS </span>
<a name="l00272"></a><a class="code" href="AltSpecsV2_8h.html#a1c6d5de492ac61ad29aec7aa9a436bbf">00272</a> <span class="preprocessor"></span><span class="preprocessor">#define  VERSION                 0x70 + BASE_ADDRESS</span>
<a name="l00273"></a><a class="code" href="AltSpecsV2_8h.html#a0c001c3fe66d2fd18fe3a64bd4df9de3">00273</a> <span class="preprocessor"></span><span class="preprocessor">#define  PIO_MASTERS_STATUS_IRQS 0x40 + BASE_ADDRESS</span>
<a name="l00274"></a><a class="code" href="AltSpecsV2_8h.html#ab7b3fba0b0911660ccd1e21167b606ab">00274</a> <span class="preprocessor"></span><span class="preprocessor">#define  PIO_MASTERS_FIFO_IRQS   0x20 + BASE_ADDRESS </span>
<a name="l00275"></a>00275 <span class="preprocessor"></span>
<a name="l00276"></a>00276 <span class="comment">// PREMIER MASTER</span>
<a name="l00277"></a><a class="code" href="AltSpecsV2_8h.html#a221b52fea8212f1f73869be7c473251a">00277</a> <span class="preprocessor">#define PIO_TEST               (   0x0 + BASE_ADDRESS  )</span>
<a name="l00278"></a><a class="code" href="AltSpecsV2_8h.html#a2be5521bc31bbe61b150afe2689c73d6">00278</a> <span class="preprocessor"></span><span class="preprocessor">#define MEM_TEST               (   0x800 + BASE_ADDRESS )</span>
<a name="l00279"></a><a class="code" href="AltSpecsV2_8h.html#a10702b07c33ea5af1bf2ffdaa66c1b58">00279</a> <span class="preprocessor"></span><span class="preprocessor">#define  PIO_CTRL_REG         (  0x100 + BASE_ADDRESS  )</span>
<a name="l00280"></a><a class="code" href="AltSpecsV2_8h.html#aa7deb47e3969846fd965ec20afbc38a0">00280</a> <span class="preprocessor"></span><span class="preprocessor">#define  PIO_STATUS_REG        ( 0x120 + BASE_ADDRESS  )</span>
<a name="l00281"></a><a class="code" href="AltSpecsV2_8h.html#a2ce8fc5ef9d3ac20f567a44f773368b0">00281</a> <span class="preprocessor"></span><span class="preprocessor">#define  FIFO_EMISSION_OUT     ( 0x130 + BASE_ADDRESS )</span>
<a name="l00282"></a><a class="code" href="AltSpecsV2_8h.html#a7df947fc51fb48a43abe50afc80cf380">00282</a> <span class="preprocessor"></span><span class="preprocessor">#define  FIFO_EMISSION_STATUS  ( 0x140 + BASE_ADDRESS )</span>
<a name="l00283"></a><a class="code" href="AltSpecsV2_8h.html#ad3524a31986a23ef628d9b1488397711">00283</a> <span class="preprocessor"></span><span class="preprocessor">#define  FIFO_RECEPTION_IN     ( 0x160 + BASE_ADDRESS )</span>
<a name="l00284"></a><a class="code" href="AltSpecsV2_8h.html#a92fbc1eabe816addff272d1e0f7720d8">00284</a> <span class="preprocessor"></span><span class="preprocessor">#define  FIFO_RECEPTION_STATUS  (0x180 + BASE_ADDRESS )</span>
<a name="l00285"></a>00285 <span class="preprocessor"></span>
<a name="l00286"></a>00286 <span class="comment">// ATTENTION PAS DE VALEURS &lt; 0 DANS LES VALEURS SUIVANTES</span>
<a name="l00287"></a><a class="code" href="AltSpecsV2_8h.html#a4c1b13c3e3e651fe6137905d5310be77">00287</a> <span class="preprocessor">#define  OFFSET_FIFO_EMI_OUT_PIO_STATUS 0x10                   </span>
<a name="l00288"></a><a class="code" href="AltSpecsV2_8h.html#abbea4aa601b9a6e87bd1e324479ba607">00288</a> <span class="preprocessor"></span><span class="preprocessor">#define  OFFSET_FIFO_REC_IN_STATUS      0x20                    // FIFO_RECEPTION_STATUS - FIFO_RECEPTION_IN    </span>
<a name="l00289"></a><a class="code" href="AltSpecsV2_8h.html#ae63aa671fbd99e54ceb6fda557e35948">00289</a> <span class="preprocessor"></span><span class="preprocessor">#define  OFFSET_FIFO_EMI_OUT_STATUS     0x10                    // FIFO_EMISSION_OUT - FIFO_EMISSION_STATUS</span>
<a name="l00290"></a><a class="code" href="AltSpecsV2_8h.html#a742c1a9e89af732a8ddc4c61e17f7f3c">00290</a> <span class="preprocessor"></span><span class="preprocessor">#define  OFFSET_FIFO_IN_CTRL            0x60      // FIFO_RECEPTION_IN - PIO_CTRL_REG</span>
<a name="l00291"></a>00291 <span class="preprocessor"></span>
<a name="l00292"></a><a class="code" href="AltSpecsV2_8h.html#a22210dccf039aab3687e603eb122fa99">00292</a> <span class="preprocessor">#define  MASK_FIFO_IN 0x7F // Pour trouver si c&apos;est une addresse FIFO_RECEPTION_IN</span>
<a name="l00293"></a><a class="code" href="AltSpecsV2_8h.html#a95febbef4c75c76b4d6abd7498ef3686">00293</a> <span class="preprocessor"></span><span class="preprocessor">#define  MASTERS_OFFSET 0x100  // Pour passer d&apos;un master au suivant</span>
<a name="l00294"></a>00294 <span class="preprocessor"></span>
<a name="l00295"></a>00295 <span class="preprocessor">#endif</span>
<a name="l00296"></a>00296 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
</pre></div></div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 8 Oct 2014 for BAO-Driver by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
