[*]
[*] GTKWave Analyzer v3.3.86 (w)1999-2017 BSI
[*] Wed Jan 23 22:02:52 2019
[*]
[dumpfile] "/home/sergio/sancus-examples/attack-IRQ/sancus_sim.fst"
[dumpfile_mtime] "Wed Jan 23 22:02:27 2019"
[dumpfile_size] 5270295
[savefile] "/home/sergio/sancus-examples/attack-IRQ/dma_dev_view.gtkw"
[timestart] 365017400
[size] 1311 704
[pos] -1 -1
*-17.112511 365325000 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] tb_openMSP430.
[treeopen] tb_openMSP430.dma_dev0.
[sst_width] 233
[signals_width] 300
[sst_expanded] 1
[sst_vpaned_height] 180
@200
-DEV internal regs
@22
tb_openMSP430.dma_dev0.dma_start_address[15:0]
tb_openMSP430.dma_dev0.mmio_start_address[15:0]
@28
tb_openMSP430.dma_dev0.start_addr_wr
tb_openMSP430.dma_dev0.mmio_addr_wr
@24
tb_openMSP430.dma_dev0.n_words[15:0]
@22
tb_openMSP430.dma_dev0.config_reg[15:0]
tb_openMSP430.dma_dev0.read_reg[15:0]
tb_openMSP430.dma_dev0.write_reg[15:0]
@28
[color] 2
tb_openMSP430.dma_cntrl.clk
@200
-DMA Controller
@820
tb_openMSP430.msp_debug_0.dma_state[255:0]
@28
+{tb_openMSP430.dma_cntrl.end_operation} tb_openMSP430.dma_cntrl.end_flag
tb_openMSP430.dma_cntrl.dma_we[1:0]
tb_openMSP430.dma_dev0.dma_rqst
tb_openMSP430.dma_cntrl.dma_en
tb_openMSP430.dma_cntrl.dma_ready
tb_openMSP430.dma_cntrl.dma_resp
@200
-DMA - MSP
@22
+{tb_openMSP430.dma_cntrl.dma_addr[14:0]} tb_openMSP430.dma_cntrl.dma_addr[14:0]
@c00022
+{tb_openMSP430.dma_cntrl.IN_from_msp[15:0]} tb_openMSP430.dma_cntrl.dma_in[15:0]
@28
(0)tb_openMSP430.dma_cntrl.dma_in[15:0]
(1)tb_openMSP430.dma_cntrl.dma_in[15:0]
(2)tb_openMSP430.dma_cntrl.dma_in[15:0]
(3)tb_openMSP430.dma_cntrl.dma_in[15:0]
(4)tb_openMSP430.dma_cntrl.dma_in[15:0]
(5)tb_openMSP430.dma_cntrl.dma_in[15:0]
(6)tb_openMSP430.dma_cntrl.dma_in[15:0]
(7)tb_openMSP430.dma_cntrl.dma_in[15:0]
(8)tb_openMSP430.dma_cntrl.dma_in[15:0]
(9)tb_openMSP430.dma_cntrl.dma_in[15:0]
(10)tb_openMSP430.dma_cntrl.dma_in[15:0]
(11)tb_openMSP430.dma_cntrl.dma_in[15:0]
(12)tb_openMSP430.dma_cntrl.dma_in[15:0]
(13)tb_openMSP430.dma_cntrl.dma_in[15:0]
(14)tb_openMSP430.dma_cntrl.dma_in[15:0]
(15)tb_openMSP430.dma_cntrl.dma_in[15:0]
@1401200
-group_end
@22
+{tb_openMSP430.dma_cntrl.OUT_to_msp[15:0]} tb_openMSP430.dma_cntrl.dma_out[15:0]
@24
tb_openMSP430.dma_cntrl.count[13:0]
@22
tb_openMSP430.dma_cntrl.address[14:0]
@28
tb_openMSP430.dut.frontend_0.dma_violation
@200
-DMA - DEV
@28
tb_openMSP430.dma_cntrl.dev_ack
tb_openMSP430.dma_dev0.dma_ack
@22
+{tb_openMSP430.dma_cntrl.IN_from_dev[15:0]} tb_openMSP430.dma_cntrl.dev_in[15:0]
@c00022
+{tb_openMSP430.dma_cntrl.OUT_to_dev[15:0]} tb_openMSP430.dma_cntrl.dev_out[15:0]
@28
(0)tb_openMSP430.dma_cntrl.dev_out[15:0]
(1)tb_openMSP430.dma_cntrl.dev_out[15:0]
(2)tb_openMSP430.dma_cntrl.dev_out[15:0]
(3)tb_openMSP430.dma_cntrl.dev_out[15:0]
(4)tb_openMSP430.dma_cntrl.dev_out[15:0]
(5)tb_openMSP430.dma_cntrl.dev_out[15:0]
(6)tb_openMSP430.dma_cntrl.dev_out[15:0]
(7)tb_openMSP430.dma_cntrl.dev_out[15:0]
(8)tb_openMSP430.dma_cntrl.dev_out[15:0]
(9)tb_openMSP430.dma_cntrl.dev_out[15:0]
(10)tb_openMSP430.dma_cntrl.dev_out[15:0]
(11)tb_openMSP430.dma_cntrl.dev_out[15:0]
(12)tb_openMSP430.dma_cntrl.dev_out[15:0]
(13)tb_openMSP430.dma_cntrl.dev_out[15:0]
(14)tb_openMSP430.dma_cntrl.dev_out[15:0]
(15)tb_openMSP430.dma_cntrl.dev_out[15:0]
@1401200
-group_end
@200
-Internal FIFO
@28
tb_openMSP430.dma_cntrl.fifo_en
@22
tb_openMSP430.dma_cntrl.fifo_mem.fifo_in[15:0]
@28
tb_openMSP430.dma_cntrl.fifo_empty_partial
tb_openMSP430.dma_cntrl.fifo_full
@200
-
@22
tb_openMSP430.dma_cntrl.muxed_address[14:0]
@200
-MMIO signals
@28
tb_openMSP430.dma_cntrl.mmio_flag
tb_openMSP430.dma_cntrl.mmio_add_rst
tb_openMSP430.dma_cntrl.mmio_ff_en
tb_openMSP430.dma_cntrl.mmio_ff_rst
tb_openMSP430.dma_cntrl.mmio_mux_reg
@22
tb_openMSP430.dma_cntrl.mmio_input_addr[15:0]
@200
-
@22
tb_openMSP430.msp_debug_0.fifo_regs[0].fifo_register[16:0]
tb_openMSP430.msp_debug_0.fifo_regs[1].fifo_register[16:0]
tb_openMSP430.msp_debug_0.fifo_regs[2].fifo_register[16:0]
tb_openMSP430.msp_debug_0.fifo_regs[3].fifo_register[16:0]
tb_openMSP430.msp_debug_0.fifo_regs[4].fifo_register[16:0]
tb_openMSP430.msp_debug_0.fifo_regs[5].fifo_register[16:0]
tb_openMSP430.msp_debug_0.fifo_regs[6].fifo_register[16:0]
tb_openMSP430.msp_debug_0.fifo_regs[7].fifo_register[16:0]
@200
-
@22
tb_openMSP430.mem200[15:0]
tb_openMSP430.mem202[15:0]
tb_openMSP430.mem204[15:0]
tb_openMSP430.mem206[15:0]
tb_openMSP430.mem208[15:0]
tb_openMSP430.mem20A[15:0]
tb_openMSP430.mem20C[15:0]
tb_openMSP430.mem20E[15:0]
tb_openMSP430.mem210[15:0]
tb_openMSP430.mem212[15:0]
tb_openMSP430.mem214[15:0]
tb_openMSP430.mem216[15:0]
tb_openMSP430.mem218[15:0]
tb_openMSP430.mem21A[15:0]
tb_openMSP430.mem21C[15:0]
tb_openMSP430.mem21E[15:0]
tb_openMSP430.mem220[15:0]
tb_openMSP430.mem222[15:0]
tb_openMSP430.mem224[15:0]
tb_openMSP430.mem226[15:0]
tb_openMSP430.mem228[15:0]
tb_openMSP430.mem22A[15:0]
tb_openMSP430.mem22C[15:0]
tb_openMSP430.mem22E[15:0]
tb_openMSP430.mem230[15:0]
tb_openMSP430.mem232[15:0]
tb_openMSP430.mem234[15:0]
tb_openMSP430.mem236[15:0]
tb_openMSP430.mem238[15:0]
tb_openMSP430.mem23A[15:0]
tb_openMSP430.mem23C[15:0]
tb_openMSP430.mem23E[15:0]
tb_openMSP430.mem240[15:0]
tb_openMSP430.mem242[15:0]
tb_openMSP430.mem244[15:0]
tb_openMSP430.mem246[15:0]
tb_openMSP430.mem248[15:0]
tb_openMSP430.mem24A[15:0]
tb_openMSP430.mem24C[15:0]
tb_openMSP430.mem24E[15:0]
tb_openMSP430.mem250[15:0]
tb_openMSP430.mem252[15:0]
tb_openMSP430.mem254[15:0]
tb_openMSP430.mem256[15:0]
tb_openMSP430.mem258[15:0]
tb_openMSP430.mem25A[15:0]
tb_openMSP430.mem25C[15:0]
tb_openMSP430.mem25E[15:0]
tb_openMSP430.mem260[15:0]
tb_openMSP430.mem262[15:0]
tb_openMSP430.mem264[15:0]
tb_openMSP430.mem266[15:0]
tb_openMSP430.mem268[15:0]
tb_openMSP430.mem26A[15:0]
tb_openMSP430.mem26C[15:0]
tb_openMSP430.mem26E[15:0]
tb_openMSP430.mem270[15:0]
tb_openMSP430.mem272[15:0]
tb_openMSP430.mem274[15:0]
tb_openMSP430.mem276[15:0]
tb_openMSP430.mem278[15:0]
tb_openMSP430.mem27A[15:0]
tb_openMSP430.mem27C[15:0]
tb_openMSP430.mem27E[15:0]
[pattern_trace] 1
[pattern_trace] 0
