

================================================================
== Vitis HLS Report for 'kernel_3mm_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2'
================================================================
* Date:           Wed Apr  5 23:23:02 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        kernel_3mm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.430 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      505|      505|  2.525 us|  2.525 us|  505|  505|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_7_1_VITIS_LOOP_8_2  |      503|      503|         9|          5|          1|   100|       yes|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    694|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   18|       0|    120|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    259|    -|
|Register         |        -|    -|     670|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   18|     670|   1073|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    5|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+---+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |mul_32s_32s_32_1_1_U1  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U2  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U3  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U4  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U5  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U6  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |Total                  |                    |        0|  18|  0| 120|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |E_d0                    |         +|   0|  0|  32|          32|          32|
    |add_ln10_1_fu_743_p2    |         +|   0|  0|  16|           7|           7|
    |add_ln10_fu_737_p2      |         +|   0|  0|  16|           7|           7|
    |add_ln12_10_fu_406_p2   |         +|   0|  0|  14|           7|           7|
    |add_ln12_11_fu_467_p2   |         +|   0|  0|  14|           7|           7|
    |add_ln12_12_fu_555_p2   |         +|   0|  0|  12|           5|           4|
    |add_ln12_13_fu_589_p2   |         +|   0|  0|  13|           6|           5|
    |add_ln12_14_fu_600_p2   |         +|   0|  0|  13|           6|           5|
    |add_ln12_15_fu_631_p2   |         +|   0|  0|  13|           6|           6|
    |add_ln12_16_fu_501_p2   |         +|   0|  0|  14|           7|           6|
    |add_ln12_17_fu_512_p2   |         +|   0|  0|  14|           7|           6|
    |add_ln12_18_fu_641_p2   |         +|   0|  0|  14|           7|           7|
    |add_ln12_19_fu_688_p2   |         +|   0|  0|  14|           7|           7|
    |add_ln12_1_fu_759_p2    |         +|   0|  0|  32|          32|          32|
    |add_ln12_2_fu_765_p2    |         +|   0|  0|  32|          32|          32|
    |add_ln12_3_fu_781_p2    |         +|   0|  0|  32|          32|          32|
    |add_ln12_4_fu_698_p2    |         +|   0|  0|  39|          32|          32|
    |add_ln12_5_fu_785_p2    |         +|   0|  0|  32|          32|          32|
    |add_ln12_6_fu_790_p2    |         +|   0|  0|  32|          32|          32|
    |add_ln12_7_fu_794_p2    |         +|   0|  0|  32|          32|          32|
    |add_ln12_8_fu_800_p2    |         +|   0|  0|  32|          32|          32|
    |add_ln12_fu_753_p2      |         +|   0|  0|  39|          32|          32|
    |add_ln7_1_fu_566_p2     |         +|   0|  0|  14|           7|           2|
    |add_ln7_2_fu_576_p2     |         +|   0|  0|  14|           7|           2|
    |add_ln7_3_fu_611_p2     |         +|   0|  0|  14|           7|           3|
    |add_ln7_4_fu_528_p2     |         +|   0|  0|  14|           7|           3|
    |add_ln7_5_fu_538_p2     |         +|   0|  0|  14|           7|           3|
    |add_ln7_6_fu_621_p2     |         +|   0|  0|  14|           7|           3|
    |add_ln7_7_fu_656_p2     |         +|   0|  0|  14|           7|           4|
    |add_ln7_8_fu_666_p2     |         +|   0|  0|  14|           7|           4|
    |add_ln7_9_fu_418_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln7_fu_427_p2       |         +|   0|  0|  12|           4|           1|
    |add_ln8_fu_704_p2       |         +|   0|  0|  12|           4|           1|
    |icmp_ln7_fu_412_p2      |      icmp|   0|  0|  10|           7|           6|
    |icmp_ln8_fu_433_p2      |      icmp|   0|  0|   9|           4|           4|
    |or_ln7_fu_486_p2        |        or|   0|  0|   7|           7|           1|
    |select_ln7_1_fu_651_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln7_2_fu_473_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln7_fu_439_p3    |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 694|         492|         446|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |A_address0                            |  31|          6|    7|         42|
    |A_address1                            |  31|          6|    7|         42|
    |B_address0                            |  31|          6|    7|         42|
    |B_address1                            |  31|          6|    7|         42|
    |E_address0                            |  14|          3|    7|         21|
    |ap_NS_fsm                             |  31|          6|    1|          6|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1                  |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    7|         14|
    |ap_sig_allocacmp_j_load               |   9|          2|    4|          8|
    |i_fu_94                               |   9|          2|    4|          8|
    |indvar_flatten_fu_98                  |   9|          2|    7|         14|
    |j_fu_90                               |   9|          2|    4|          8|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 259|         53|   70|        263|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |B_load_8_reg_1002            |  32|   0|   32|          0|
    |B_load_9_reg_1007            |  32|   0|   32|          0|
    |E_addr_reg_997               |   7|   0|    7|          0|
    |add_ln12_2_reg_1017          |  32|   0|   32|          0|
    |add_ln12_4_reg_992           |  32|   0|   32|          0|
    |add_ln12_reg_1012            |  32|   0|   32|          0|
    |add_ln7_reg_843              |   4|   0|    4|          0|
    |ap_CS_fsm                    |   5|   0|    5|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |i_1_reg_834                  |   4|   0|    4|          0|
    |i_fu_94                      |   4|   0|    4|          0|
    |icmp_ln7_reg_839             |   1|   0|    1|          0|
    |icmp_ln8_reg_848             |   1|   0|    1|          0|
    |indvar_flatten_fu_98         |   7|   0|    7|          0|
    |j_fu_90                      |   4|   0|    4|          0|
    |mul_ln12_8_reg_1022          |  32|   0|   32|          0|
    |mul_ln12_9_reg_1027          |  32|   0|   32|          0|
    |reg_293                      |  32|   0|   32|          0|
    |reg_297                      |  32|   0|   32|          0|
    |reg_301                      |  32|   0|   32|          0|
    |reg_305                      |  32|   0|   32|          0|
    |reg_309                      |  32|   0|   32|          0|
    |reg_313                      |  32|   0|   32|          0|
    |reg_317                      |  32|   0|   32|          0|
    |reg_321                      |  32|   0|   32|          0|
    |reg_349                      |  32|   0|   32|          0|
    |reg_353                      |  32|   0|   32|          0|
    |reg_357                      |  32|   0|   32|          0|
    |reg_361                      |  32|   0|   32|          0|
    |select_ln7_1_reg_966         |   4|   0|    4|          0|
    |select_ln7_2_reg_862         |   6|   0|    7|          1|
    |select_ln7_reg_853           |   4|   0|    4|          0|
    |zext_ln12_12_reg_884         |   4|   0|    7|          3|
    |zext_ln12_13_reg_931         |   4|   0|    6|          2|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 670|   0|  676|          6|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+---------------------------------------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |                   Source Object                   |    C Type    |
+------------+-----+-----+------------+---------------------------------------------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|  kernel_3mm_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|  kernel_3mm_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|  kernel_3mm_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|  kernel_3mm_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|  kernel_3mm_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|  kernel_3mm_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2|  return value|
|A_address0  |  out|    7|   ap_memory|                                                  A|         array|
|A_ce0       |  out|    1|   ap_memory|                                                  A|         array|
|A_q0        |   in|   32|   ap_memory|                                                  A|         array|
|A_address1  |  out|    7|   ap_memory|                                                  A|         array|
|A_ce1       |  out|    1|   ap_memory|                                                  A|         array|
|A_q1        |   in|   32|   ap_memory|                                                  A|         array|
|B_address0  |  out|    7|   ap_memory|                                                  B|         array|
|B_ce0       |  out|    1|   ap_memory|                                                  B|         array|
|B_q0        |   in|   32|   ap_memory|                                                  B|         array|
|B_address1  |  out|    7|   ap_memory|                                                  B|         array|
|B_ce1       |  out|    1|   ap_memory|                                                  B|         array|
|B_q1        |   in|   32|   ap_memory|                                                  B|         array|
|E_address0  |  out|    7|   ap_memory|                                                  E|         array|
|E_ce0       |  out|    1|   ap_memory|                                                  E|         array|
|E_we0       |  out|    1|   ap_memory|                                                  E|         array|
|E_d0        |  out|   32|   ap_memory|                                                  E|         array|
|E_q0        |   in|   32|   ap_memory|                                                  E|         array|
+------------+-----+-----+------------+---------------------------------------------------+--------------+

