ARM GAS  /var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6aSVOg.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 4
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.syntax unified
  15              		.file	"stm32f1xx_hal_rcc.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.HAL_RCC_DeInit,"ax",%progbits
  20              		.align	1
  21              		.global	HAL_RCC_DeInit
  22              		.thumb
  23              		.thumb_func
  25              	HAL_RCC_DeInit:
  26              	.LFB65:
  27              		.file 1 "./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c"
   1:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /**
   2:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   ******************************************************************************
   3:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @file    stm32f1xx_hal_rcc.c
   4:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @author  MCD Application Team
   5:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @brief   RCC HAL module driver.
   6:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *          This file provides firmware functions to manage the following
   7:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *          functionalities of the Reset and Clock Control (RCC) peripheral:
   8:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *           + Initialization and de-initialization functions
   9:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *           + Peripheral Control functions
  10:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *
  11:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   @verbatim
  12:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   ==============================================================================
  13:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****                       ##### RCC specific features #####
  14:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   ==============================================================================
  15:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     [..]
  16:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       After reset the device is running from Internal High Speed oscillator
  17:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       (HSI 8MHz) with Flash 0 wait state, Flash prefetch buffer is enabled,
  18:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       and all peripherals are off except internal SRAM, Flash and JTAG.
  19:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       (+) There is no prescaler on High speed (AHB) and Low speed (APB) buses;
  20:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           all peripherals mapped on these buses are running at HSI speed.
  21:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       (+) The clock for all peripherals is switched off, except the SRAM and FLASH.
  22:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       (+) All GPIOs are in input floating state, except the JTAG pins which
  23:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           are assigned to be used for debug purpose.
  24:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     [..] Once the device started from reset, the user application has to:
  25:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       (+) Configure the clock source to be used to drive the System clock
  26:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           (if the application needs higher frequency/performance)
  27:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       (+) Configure the System clock frequency and Flash settings
  28:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       (+) Configure the AHB and APB buses prescalers
  29:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       (+) Enable the clock for the peripheral(s) to be used
  30:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       (+) Configure the clock source(s) for peripherals whose clocks are not
  31:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           derived from the System clock (I2S, RTC, ADC, USB OTG FS)
ARM GAS  /var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6aSVOg.s 			page 2


  32:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
  33:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****                       ##### RCC Limitations #####
  34:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   ==============================================================================
  35:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     [..]
  36:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       A delay between an RCC peripheral clock enable and the effective peripheral
  37:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       enabling should be taken into account in order to manage the peripheral read/write
  38:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       from/to registers.
  39:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       (+) This delay depends on the peripheral mapping.
  40:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         (++) AHB & APB peripherals, 1 dummy read is necessary
  41:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
  42:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     [..]
  43:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       Workarounds:
  44:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       (#) For AHB & APB peripherals, a dummy read to the peripheral register has been
  45:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           inserted in each __HAL_RCC_PPP_CLK_ENABLE() macro.
  46:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
  47:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   @endverbatim
  48:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   ******************************************************************************
  49:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @attention
  50:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *
  51:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * <h2><center>&copy; Copyright (c) 2016 STMicroelectronics.
  52:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * All rights reserved.</center></h2>
  53:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *
  54:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  55:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * the "License"; You may not use this file except in compliance with the
  56:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * License. You may obtain a copy of the License at:
  57:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *                        opensource.org/licenses/BSD-3-Clause
  58:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *
  59:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   ******************************************************************************
  60:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   */
  61:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
  62:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /* Includes ------------------------------------------------------------------*/
  63:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #include "stm32f1xx_hal.h"
  64:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
  65:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /** @addtogroup STM32F1xx_HAL_Driver
  66:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @{
  67:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   */
  68:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
  69:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /** @defgroup RCC RCC
  70:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** * @brief RCC HAL module driver
  71:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @{
  72:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   */
  73:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
  74:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #ifdef HAL_RCC_MODULE_ENABLED
  75:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
  76:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /* Private typedef -----------------------------------------------------------*/
  77:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /* Private define ------------------------------------------------------------*/
  78:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /** @defgroup RCC_Private_Constants RCC Private Constants
  79:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****  * @{
  80:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****  */
  81:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /**
  82:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @}
  83:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   */
  84:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /* Private macro -------------------------------------------------------------*/
  85:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /** @defgroup RCC_Private_Macros RCC Private Macros
  86:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @{
  87:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   */
  88:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
ARM GAS  /var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6aSVOg.s 			page 3


  89:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #define MCO1_CLK_ENABLE()     __HAL_RCC_GPIOA_CLK_ENABLE()
  90:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #define MCO1_GPIO_PORT        GPIOA
  91:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #define MCO1_PIN              GPIO_PIN_8
  92:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
  93:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /**
  94:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @}
  95:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   */
  96:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
  97:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /* Private variables ---------------------------------------------------------*/
  98:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /** @defgroup RCC_Private_Variables RCC Private Variables
  99:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @{
 100:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   */
 101:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /**
 102:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @}
 103:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   */
 104:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 105:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /* Private function prototypes -----------------------------------------------*/
 106:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** static void RCC_Delay(uint32_t mdelay);
 107:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 108:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /* Exported functions --------------------------------------------------------*/
 109:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 110:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions RCC Exported Functions
 111:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @{
 112:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   */
 113:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 114:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions_Group1 Initialization and de-initialization functions
 115:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *  @brief    Initialization and Configuration functions
 116:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *
 117:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   @verbatim
 118:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   ===============================================================================
 119:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****            ##### Initialization and de-initialization functions #####
 120:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   ===============================================================================
 121:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     [..]
 122:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       This section provides functions allowing to configure the internal/external oscillators
 123:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       (HSE, HSI, LSE, LSI, PLL, CSS and MCO) and the System buses clocks (SYSCLK, AHB, APB1
 124:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       and APB2).
 125:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 126:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     [..] Internal/external clock and PLL configuration
 127:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       (#) HSI (high-speed internal), 8 MHz factory-trimmed RC used directly or through
 128:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           the PLL as System clock source.
 129:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       (#) LSI (low-speed internal), ~40 KHz low consumption RC used as IWDG and/or RTC
 130:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           clock source.
 131:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 132:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       (#) HSE (high-speed external), 4 to 24 MHz (STM32F100xx) or 4 to 16 MHz (STM32F101x/STM32F102
 133:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           through the PLL as System clock source. Can be used also as RTC clock source.
 134:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 135:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       (#) LSE (low-speed external), 32 KHz oscillator used as RTC clock source.
 136:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 137:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       (#) PLL (clocked by HSI or HSE), featuring different output clocks:
 138:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         (++) The first output is used to generate the high speed system clock (up to 72 MHz for STM
 139:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         (++) The second output is used to generate the clock for the USB OTG FS (48 MHz)
 140:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 141:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       (#) CSS (Clock security system), once enable using the macro __HAL_RCC_CSS_ENABLE()
 142:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           and if a HSE clock failure occurs(HSE used directly or through PLL as System
 143:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           clock source), the System clocks automatically switched to HSI and an interrupt
 144:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           is generated if enabled. The interrupt is linked to the Cortex-M3 NMI
 145:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           (Non-Maskable Interrupt) exception vector.
ARM GAS  /var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6aSVOg.s 			page 4


 146:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 147:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       (#) MCO1 (microcontroller clock output), used to output SYSCLK, HSI,
 148:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           HSE or PLL clock (divided by 2) on PA8 pin + PLL2CLK, PLL3CLK/2, PLL3CLK and XTI for STM3
 149:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 150:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     [..] System, AHB and APB buses clocks configuration
 151:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       (#) Several clock sources can be used to drive the System clock (SYSCLK): HSI,
 152:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           HSE and PLL.
 153:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           The AHB clock (HCLK) is derived from System clock through configurable
 154:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           prescaler and used to clock the CPU, memory and peripherals mapped
 155:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           on AHB bus (DMA, GPIO...). APB1 (PCLK1) and APB2 (PCLK2) clocks are derived
 156:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           from AHB clock through configurable prescalers and used to clock
 157:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           the peripherals mapped on these buses. You can use
 158:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           "@ref HAL_RCC_GetSysClockFreq()" function to retrieve the frequencies of these clocks.
 159:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 160:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       -@- All the peripheral clocks are derived from the System clock (SYSCLK) except:
 161:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           (+@) RTC: RTC clock can be derived either from the LSI, LSE or HSE clock
 162:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****               divided by 128.
 163:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           (+@) USB OTG FS and RTC: USB OTG FS require a frequency equal to 48 MHz
 164:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****               to work correctly. This clock is derived of the main PLL through PLL Multiplier.
 165:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           (+@) I2S interface on STM32F105x/STM32F107x can be derived from PLL3CLK
 166:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           (+@) IWDG clock which is always the LSI clock.
 167:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 168:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       (#) For STM32F10xxx, the maximum frequency of the SYSCLK and HCLK/PCLK2 is 72 MHz, PCLK1 36 M
 169:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           For STM32F100xx, the maximum frequency of the SYSCLK and HCLK/PCLK1/PCLK2 is 24 MHz.
 170:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           Depending on the SYSCLK frequency, the flash latency should be adapted accordingly.
 171:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   @endverbatim
 172:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @{
 173:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   */
 174:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 175:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /*
 176:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   Additional consideration on the SYSCLK based on Latency settings:
 177:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         +-----------------------------------------------+
 178:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         | Latency       | SYSCLK clock frequency (MHz)  |
 179:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         |---------------|-------------------------------|
 180:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         |0WS(1CPU cycle)|       0 < SYSCLK <= 24        |
 181:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         |---------------|-------------------------------|
 182:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         |1WS(2CPU cycle)|      24 < SYSCLK <= 48        |
 183:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         |---------------|-------------------------------|
 184:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         |2WS(3CPU cycle)|      48 < SYSCLK <= 72        |
 185:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         +-----------------------------------------------+
 186:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   */
 187:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 188:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /**
 189:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @brief  Resets the RCC clock configuration to the default reset state.
 190:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @note   The default reset state of the clock configuration is given below:
 191:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *            - HSI ON and used as system clock source
 192:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *            - HSE, PLL, PLL2 and PLL3 are OFF
 193:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *            - AHB, APB1 and APB2 prescaler set to 1.
 194:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *            - CSS and MCO1 OFF
 195:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *            - All interrupts disabled
 196:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *            - All flags are cleared
 197:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @note   This function does not modify the configuration of the
 198:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *            - Peripheral clocks
 199:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *            - LSI, LSE and RTC clocks
 200:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @retval HAL_StatusTypeDef
 201:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   */
 202:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** HAL_StatusTypeDef HAL_RCC_DeInit(void)
ARM GAS  /var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6aSVOg.s 			page 5


 203:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** {
  28              		.loc 1 203 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 24
  35              		.cfi_offset 3, -24
  36              		.cfi_offset 4, -20
  37              		.cfi_offset 5, -16
  38              		.cfi_offset 6, -12
  39              		.cfi_offset 7, -8
  40              		.cfi_offset 14, -4
 204:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   uint32_t tickstart;
 205:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 206:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Get Start Tick */
 207:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   tickstart = HAL_GetTick();
  41              		.loc 1 207 0
  42 0002 FFF7FEFF 		bl	HAL_GetTick
  43              	.LVL0:
  44 0006 0646     		mov	r6, r0
  45              	.LVL1:
 208:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 209:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Set HSION bit */
 210:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   SET_BIT(RCC->CR, RCC_CR_HSION);
  46              		.loc 1 210 0
  47 0008 314C     		ldr	r4, .L19
  48 000a 2368     		ldr	r3, [r4]
  49 000c 43F00103 		orr	r3, r3, #1
  50 0010 2360     		str	r3, [r4]
  51              	.LVL2:
  52              	.L2:
 211:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 212:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Wait till HSI is ready */
 213:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
  53              		.loc 1 213 0
  54 0012 2368     		ldr	r3, [r4]
  55 0014 2E4D     		ldr	r5, .L19
  56 0016 9B07     		lsls	r3, r3, #30
  57 0018 06D4     		bmi	.L15
 214:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 215:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
  58              		.loc 1 215 0
  59 001a FFF7FEFF 		bl	HAL_GetTick
  60              	.LVL3:
  61 001e 801B     		subs	r0, r0, r6
  62 0020 0228     		cmp	r0, #2
  63 0022 F6D9     		bls	.L2
  64              	.LVL4:
  65              	.L6:
 216:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 217:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       return HAL_TIMEOUT;
  66              		.loc 1 217 0
  67 0024 0325     		movs	r5, #3
  68 0026 50E0     		b	.L3
  69              	.LVL5:
ARM GAS  /var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6aSVOg.s 			page 6


  70              	.L15:
 218:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 219:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 220:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 221:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Set HSITRIM bits to the reset value */
 222:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, (0x10U << RCC_CR_HSITRIM_Pos));
  71              		.loc 1 222 0
  72 0028 2B68     		ldr	r3, [r5]
  73 002a 23F0F803 		bic	r3, r3, #248
  74 002e 43F08003 		orr	r3, r3, #128
  75 0032 2B60     		str	r3, [r5]
 223:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 224:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Get Start Tick */
 225:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   tickstart = HAL_GetTick();
  76              		.loc 1 225 0
  77 0034 FFF7FEFF 		bl	HAL_GetTick
  78              	.LVL6:
 226:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 227:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Reset CFGR register */
 228:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   CLEAR_REG(RCC->CFGR);
  79              		.loc 1 228 0
  80 0038 0023     		movs	r3, #0
  81 003a 6B60     		str	r3, [r5, #4]
 225:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
  82              		.loc 1 225 0
  83 003c 0746     		mov	r7, r0
  84              	.LVL7:
 229:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 230:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Wait till clock switch is ready */
 231:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
 232:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 233:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
  85              		.loc 1 233 0
  86 003e 41F28835 		movw	r5, #5000
  87              	.LVL8:
  88              	.L5:
 231:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
  89              		.loc 1 231 0
  90 0042 6368     		ldr	r3, [r4, #4]
  91 0044 224E     		ldr	r6, .L19
  92 0046 13F00C0F 		tst	r3, #12
  93 004a 05D0     		beq	.L16
  94              		.loc 1 233 0
  95 004c FFF7FEFF 		bl	HAL_GetTick
  96              	.LVL9:
  97 0050 C01B     		subs	r0, r0, r7
  98 0052 A842     		cmp	r0, r5
  99 0054 F5D9     		bls	.L5
 100 0056 E5E7     		b	.L6
 101              	.L16:
 234:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 235:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       return HAL_TIMEOUT;
 236:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 237:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 238:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 239:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Update the SystemCoreClock global variable */
 240:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   SystemCoreClock = HSI_VALUE;
ARM GAS  /var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6aSVOg.s 			page 7


 102              		.loc 1 240 0
 103 0058 1E4A     		ldr	r2, .L19+4
 104 005a 1F4B     		ldr	r3, .L19+8
 105 005c 1A60     		str	r2, [r3]
 241:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 242:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Adapt Systick interrupt period */
 243:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   if (HAL_InitTick(uwTickPrio) != HAL_OK)
 106              		.loc 1 243 0
 107 005e 1F4B     		ldr	r3, .L19+12
 108 0060 1868     		ldr	r0, [r3]
 109 0062 FFF7FEFF 		bl	HAL_InitTick
 110              	.LVL10:
 111 0066 0546     		mov	r5, r0
 112 0068 70BB     		cbnz	r0, .L12
 244:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 245:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     return HAL_ERROR;
 246:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 247:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 248:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Get Start Tick */
 249:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   tickstart = HAL_GetTick();
 113              		.loc 1 249 0
 114 006a FFF7FEFF 		bl	HAL_GetTick
 115              	.LVL11:
 116 006e 0746     		mov	r7, r0
 117              	.LVL12:
 250:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 251:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Second step is to clear PLLON bit */
 252:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 118              		.loc 1 252 0
 119 0070 3368     		ldr	r3, [r6]
 120 0072 23F08073 		bic	r3, r3, #16777216
 121 0076 3360     		str	r3, [r6]
 122              	.LVL13:
 123              	.L8:
 253:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 254:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Wait till PLL is disabled */
 255:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 124              		.loc 1 255 0
 125 0078 2368     		ldr	r3, [r4]
 126 007a 154E     		ldr	r6, .L19
 127 007c 13F00073 		ands	r3, r3, #33554432
 128 0080 05D0     		beq	.L17
 256:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 257:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 129              		.loc 1 257 0
 130 0082 FFF7FEFF 		bl	HAL_GetTick
 131              	.LVL14:
 132 0086 C01B     		subs	r0, r0, r7
 133 0088 0228     		cmp	r0, #2
 134 008a F5D9     		bls	.L8
 135 008c CAE7     		b	.L6
 136              	.L17:
 258:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 259:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       return HAL_TIMEOUT;
 260:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 261:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 262:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
ARM GAS  /var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6aSVOg.s 			page 8


 263:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Ensure to reset PLLSRC and PLLMUL bits */
 264:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   CLEAR_REG(RCC->CFGR);
 137              		.loc 1 264 0
 138 008e 7360     		str	r3, [r6, #4]
 265:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 266:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Get Start Tick */
 267:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   tickstart = HAL_GetTick();
 139              		.loc 1 267 0
 140 0090 FFF7FEFF 		bl	HAL_GetTick
 141              	.LVL15:
 142 0094 0746     		mov	r7, r0
 143              	.LVL16:
 268:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 269:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Reset HSEON & CSSON bits */
 270:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   CLEAR_BIT(RCC->CR, RCC_CR_HSEON | RCC_CR_CSSON);
 144              		.loc 1 270 0
 145 0096 3368     		ldr	r3, [r6]
 146 0098 23F41023 		bic	r3, r3, #589824
 147 009c 3360     		str	r3, [r6]
 148              	.LVL17:
 149              	.L10:
 271:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 272:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Wait till HSE is disabled */
 273:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 150              		.loc 1 273 0
 151 009e 2268     		ldr	r2, [r4]
 152 00a0 0B4B     		ldr	r3, .L19
 153 00a2 12F40032 		ands	r2, r2, #131072
 154 00a6 05D0     		beq	.L18
 274:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 275:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 155              		.loc 1 275 0
 156 00a8 FFF7FEFF 		bl	HAL_GetTick
 157              	.LVL18:
 158 00ac C01B     		subs	r0, r0, r7
 159 00ae 6428     		cmp	r0, #100
 160 00b0 F5D9     		bls	.L10
 161 00b2 B7E7     		b	.L6
 162              	.L18:
 276:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 277:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       return HAL_TIMEOUT;
 278:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 279:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 280:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 281:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Reset HSEBYP bit */
 282:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);
 163              		.loc 1 282 0
 164 00b4 1968     		ldr	r1, [r3]
 165 00b6 21F48021 		bic	r1, r1, #262144
 166 00ba 1960     		str	r1, [r3]
 283:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 284:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #if defined(RCC_PLL2_SUPPORT)
 285:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Get Start Tick */
 286:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   tickstart = HAL_GetTick();
 287:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 288:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Clear PLL2ON bit */
 289:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   CLEAR_BIT(RCC->CR, RCC_CR_PLL2ON);
ARM GAS  /var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6aSVOg.s 			page 9


 290:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 291:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Wait till PLL2 is disabled */
 292:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   while (READ_BIT(RCC->CR, RCC_CR_PLL2RDY) != RESET)
 293:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 294:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 295:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 296:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       return HAL_TIMEOUT;
 297:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 298:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 299:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #endif /* RCC_PLL2_SUPPORT */
 300:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 301:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #if defined(RCC_PLLI2S_SUPPORT)
 302:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Get Start Tick */
 303:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   tickstart = HAL_GetTick();
 304:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 305:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Clear PLL3ON bit */
 306:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   CLEAR_BIT(RCC->CR, RCC_CR_PLL3ON);
 307:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 308:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Wait till PLL3 is disabled */
 309:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   while (READ_BIT(RCC->CR, RCC_CR_PLL3RDY) != RESET)
 310:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 311:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 312:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 313:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       return HAL_TIMEOUT;
 314:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 315:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 316:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #endif /* RCC_PLLI2S_SUPPORT */
 317:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 318:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #if defined(RCC_CFGR2_PREDIV1)
 319:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Reset CFGR2 register */
 320:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   CLEAR_REG(RCC->CFGR2);
 321:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #endif /* RCC_CFGR2_PREDIV1 */
 322:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 323:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Reset all CSR flags */
 324:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   SET_BIT(RCC->CSR, RCC_CSR_RMVF);
 167              		.loc 1 324 0
 168 00bc 596A     		ldr	r1, [r3, #36]
 169 00be 41F08071 		orr	r1, r1, #16777216
 170 00c2 5962     		str	r1, [r3, #36]
 325:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 326:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Disable all interrupts */
 327:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   CLEAR_REG(RCC->CIR);
 171              		.loc 1 327 0
 172 00c4 9A60     		str	r2, [r3, #8]
 328:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 329:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   return HAL_OK;
 173              		.loc 1 329 0
 174 00c6 00E0     		b	.L3
 175              	.L12:
 245:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 176              		.loc 1 245 0
 177 00c8 0125     		movs	r5, #1
 178              	.LVL19:
 179              	.L3:
 330:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** }
 180              		.loc 1 330 0
 181 00ca 2846     		mov	r0, r5
ARM GAS  /var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6aSVOg.s 			page 10


 182 00cc F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 183              	.L20:
 184 00ce 00BF     		.align	2
 185              	.L19:
 186 00d0 00100240 		.word	1073876992
 187 00d4 00127A00 		.word	8000000
 188 00d8 00000000 		.word	SystemCoreClock
 189 00dc 00000000 		.word	uwTickPrio
 190              		.cfi_endproc
 191              	.LFE65:
 193              		.section	.text.HAL_RCC_OscConfig,"ax",%progbits
 194              		.align	1
 195              		.global	HAL_RCC_OscConfig
 196              		.thumb
 197              		.thumb_func
 199              	HAL_RCC_OscConfig:
 200              	.LFB66:
 331:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 332:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /**
 333:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @brief  Initializes the RCC Oscillators according to the specified parameters in the
 334:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         RCC_OscInitTypeDef.
 335:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @param  RCC_OscInitStruct pointer to an RCC_OscInitTypeDef structure that
 336:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         contains the configuration information for the RCC Oscillators.
 337:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @note   The PLL is not disabled when used as system clock.
 338:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @note   The PLL is not disabled when USB OTG FS clock is enabled (specific to devices with USB 
 339:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @note   Transitions LSE Bypass to LSE On and LSE On to LSE Bypass are not
 340:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         supported by this macro. User should request a transition to LSE Off
 341:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         first and then LSE On or LSE Bypass.
 342:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @note   Transition HSE Bypass to HSE On and HSE On to HSE Bypass are not
 343:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         supported by this macro. User should request a transition to HSE Off
 344:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         first and then HSE On or HSE Bypass.
 345:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @retval HAL status
 346:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   */
 347:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
 348:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** {
 201              		.loc 1 348 0
 202              		.cfi_startproc
 203              		@ args = 0, pretend = 0, frame = 8
 204              		@ frame_needed = 0, uses_anonymous_args = 0
 205              	.LVL20:
 206 0000 2DE9F341 		push	{r0, r1, r4, r5, r6, r7, r8, lr}
 207              	.LCFI1:
 208              		.cfi_def_cfa_offset 32
 209              		.cfi_offset 4, -24
 210              		.cfi_offset 5, -20
 211              		.cfi_offset 6, -16
 212              		.cfi_offset 7, -12
 213              		.cfi_offset 8, -8
 214              		.cfi_offset 14, -4
 349:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   uint32_t tickstart;
 350:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   uint32_t pll_config;
 351:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 352:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Check Null pointer */
 353:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   if (RCC_OscInitStruct == NULL)
 215              		.loc 1 353 0
 216 0004 0546     		mov	r5, r0
 217 0006 0028     		cmp	r0, #0
ARM GAS  /var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6aSVOg.s 			page 11


 218 0008 00F09381 		beq	.L89
 354:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 355:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     return HAL_ERROR;
 356:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 357:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 358:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Check the parameters */
 359:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 360:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 361:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /*------------------------------- HSE Configuration ------------------------*/
 362:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 219              		.loc 1 362 0
 220 000c 0368     		ldr	r3, [r0]
 221 000e DB07     		lsls	r3, r3, #31
 222 0010 03D4     		bmi	.L24
 223              	.LVL21:
 224              	.L29:
 363:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 364:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* Check the parameters */
 365:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 366:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 367:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowe
 368:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 369:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL
 370:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 371:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE
 372:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 373:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         return HAL_ERROR;
 374:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
 375:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 376:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     else
 377:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 378:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       /* Set the new HSE configuration ---------------------------------------*/
 379:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 380:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 381:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 382:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       /* Check the HSE State */
 383:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 384:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 385:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Get Start Tick */
 386:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 387:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 388:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Wait till HSE is ready */
 389:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 390:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 391:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 392:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           {
 393:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****             return HAL_TIMEOUT;
 394:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           }
 395:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         }
 396:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
 397:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       else
 398:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 399:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Get Start Tick */
 400:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 401:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 402:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Wait till HSE is disabled */
 403:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
ARM GAS  /var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6aSVOg.s 			page 12


 404:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 405:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 406:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           {
 407:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****             return HAL_TIMEOUT;
 408:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           }
 409:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         }
 410:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
 411:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 412:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 413:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /*----------------------------- HSI Configuration --------------------------*/
 414:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 225              		.loc 1 414 0
 226 0012 2B68     		ldr	r3, [r5]
 227 0014 9F07     		lsls	r7, r3, #30
 228 0016 4ED4     		bmi	.L25
 229 0018 90E0     		b	.L40
 230              	.LVL22:
 231              	.L24:
 368:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL
 232              		.loc 1 368 0
 233 001a 974C     		ldr	r4, .L119
 234 001c 6368     		ldr	r3, [r4, #4]
 235 001e 03F00C03 		and	r3, r3, #12
 236 0022 042B     		cmp	r3, #4
 237 0024 07D0     		beq	.L27
 369:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 238              		.loc 1 369 0
 239 0026 6368     		ldr	r3, [r4, #4]
 240 0028 03F00C03 		and	r3, r3, #12
 241 002c 082B     		cmp	r3, #8
 242 002e 09D1     		bne	.L28
 369:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 243              		.loc 1 369 0 is_stmt 0 discriminator 1
 244 0030 6368     		ldr	r3, [r4, #4]
 245 0032 DE03     		lsls	r6, r3, #15
 246 0034 06D5     		bpl	.L28
 247              	.L27:
 371:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 248              		.loc 1 371 0 is_stmt 1
 249 0036 2368     		ldr	r3, [r4]
 250 0038 9C03     		lsls	r4, r3, #14
 251 003a EAD5     		bpl	.L29
 371:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 252              		.loc 1 371 0 is_stmt 0 discriminator 1
 253 003c 6B68     		ldr	r3, [r5, #4]
 254 003e 002B     		cmp	r3, #0
 255 0040 E7D1     		bne	.L29
 256 0042 76E1     		b	.L89
 257              	.L28:
 379:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 258              		.loc 1 379 0 is_stmt 1
 259 0044 6B68     		ldr	r3, [r5, #4]
 260 0046 B3F5803F 		cmp	r3, #65536
 261 004a 13D0     		beq	.L114
 379:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 262              		.loc 1 379 0 is_stmt 0 discriminator 2
 263 004c 5BB9     		cbnz	r3, .L33
ARM GAS  /var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6aSVOg.s 			page 13


 379:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 264              		.loc 1 379 0 discriminator 3
 265 004e 2368     		ldr	r3, [r4]
 266 0050 23F48033 		bic	r3, r3, #65536
 267 0054 2360     		str	r3, [r4]
 268 0056 2368     		ldr	r3, [r4]
 269 0058 23F48023 		bic	r3, r3, #262144
 270 005c 2360     		str	r3, [r4]
 400:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 271              		.loc 1 400 0 is_stmt 1 discriminator 3
 272 005e FFF7FEFF 		bl	HAL_GetTick
 273              	.LVL23:
 274 0062 0646     		mov	r6, r0
 275              	.LVL24:
 403:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 276              		.loc 1 403 0 discriminator 3
 277 0064 23E0     		b	.L34
 278              	.LVL25:
 279              	.L33:
 379:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 280              		.loc 1 379 0 discriminator 4
 281 0066 B3F5A02F 		cmp	r3, #327680
 282 006a 2368     		ldr	r3, [r4]
 283 006c 06D1     		bne	.L35
 379:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 284              		.loc 1 379 0 is_stmt 0 discriminator 5
 285 006e 43F48023 		orr	r3, r3, #262144
 286 0072 2360     		str	r3, [r4]
 287              	.L114:
 288 0074 2368     		ldr	r3, [r4]
 289 0076 43F48033 		orr	r3, r3, #65536
 290 007a 05E0     		b	.L112
 291              	.L35:
 379:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 292              		.loc 1 379 0 discriminator 6
 293 007c 23F48033 		bic	r3, r3, #65536
 294 0080 2360     		str	r3, [r4]
 295 0082 2368     		ldr	r3, [r4]
 296 0084 23F48023 		bic	r3, r3, #262144
 297              	.L112:
 298 0088 2360     		str	r3, [r4]
 386:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 299              		.loc 1 386 0 is_stmt 1 discriminator 6
 300 008a FFF7FEFF 		bl	HAL_GetTick
 301              	.LVL26:
 302 008e 0646     		mov	r6, r0
 303              	.LVL27:
 304              	.L36:
 389:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 305              		.loc 1 389 0
 306 0090 2368     		ldr	r3, [r4]
 307 0092 9803     		lsls	r0, r3, #14
 308 0094 BDD4     		bmi	.L29
 391:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           {
 309              		.loc 1 391 0
 310 0096 FFF7FEFF 		bl	HAL_GetTick
 311              	.LVL28:
ARM GAS  /var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6aSVOg.s 			page 14


 312 009a 801B     		subs	r0, r0, r6
 313 009c 6428     		cmp	r0, #100
 314 009e F7D9     		bls	.L36
 315              	.LVL29:
 316              	.L38:
 393:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           }
 317              		.loc 1 393 0
 318 00a0 0320     		movs	r0, #3
 319 00a2 47E1     		b	.L110
 320              	.LVL30:
 321              	.L39:
 405:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           {
 322              		.loc 1 405 0
 323 00a4 FFF7FEFF 		bl	HAL_GetTick
 324              	.LVL31:
 325 00a8 801B     		subs	r0, r0, r6
 326 00aa 6428     		cmp	r0, #100
 327 00ac F8D8     		bhi	.L38
 328              	.L34:
 403:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 329              		.loc 1 403 0
 330 00ae 2368     		ldr	r3, [r4]
 331 00b0 9903     		lsls	r1, r3, #14
 332 00b2 F7D4     		bmi	.L39
 333 00b4 ADE7     		b	.L29
 334              	.LVL32:
 335              	.L25:
 415:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 416:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* Check the parameters */
 417:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 418:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 419:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 420:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock *
 421:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 336              		.loc 1 421 0
 337 00b6 704C     		ldr	r4, .L119
 338 00b8 6368     		ldr	r3, [r4, #4]
 339 00ba 13F00C0F 		tst	r3, #12
 340 00be 07D0     		beq	.L41
 422:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL
 341              		.loc 1 422 0
 342 00c0 6368     		ldr	r3, [r4, #4]
 343 00c2 03F00C03 		and	r3, r3, #12
 344 00c6 082B     		cmp	r3, #8
 345 00c8 11D1     		bne	.L42
 346              		.loc 1 422 0 is_stmt 0 discriminator 1
 347 00ca 6368     		ldr	r3, [r4, #4]
 348 00cc DA03     		lsls	r2, r3, #15
 349 00ce 0ED4     		bmi	.L42
 350              	.L41:
 423:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 424:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       /* When HSI is used as system clock it will not disabled */
 425:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI
 351              		.loc 1 425 0 is_stmt 1
 352 00d0 2368     		ldr	r3, [r4]
 353 00d2 9B07     		lsls	r3, r3, #30
 354 00d4 03D5     		bpl	.L43
ARM GAS  /var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6aSVOg.s 			page 15


 355              		.loc 1 425 0 is_stmt 0 discriminator 1
 356 00d6 2B69     		ldr	r3, [r5, #16]
 357 00d8 012B     		cmp	r3, #1
 358 00da 40F02A81 		bne	.L89
 359              	.L43:
 426:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 427:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         return HAL_ERROR;
 428:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
 429:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       /* Otherwise, just the calibration is allowed */
 430:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       else
 431:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 432:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
 433:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 360              		.loc 1 433 0 is_stmt 1
 361 00de 2368     		ldr	r3, [r4]
 362 00e0 6A69     		ldr	r2, [r5, #20]
 363 00e2 23F0F803 		bic	r3, r3, #248
 364 00e6 43EAC203 		orr	r3, r3, r2, lsl #3
 365 00ea 2360     		str	r3, [r4]
 425:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 366              		.loc 1 425 0
 367 00ec 26E0     		b	.L40
 368              	.L42:
 434:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
 435:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 436:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     else
 437:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 438:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       /* Check the HSI State */
 439:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 369              		.loc 1 439 0
 370 00ee 2A69     		ldr	r2, [r5, #16]
 371 00f0 624B     		ldr	r3, .L119+4
 372 00f2 B2B1     		cbz	r2, .L44
 440:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 441:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Enable the Internal High Speed oscillator (HSI). */
 442:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         __HAL_RCC_HSI_ENABLE();
 373              		.loc 1 442 0
 374 00f4 0122     		movs	r2, #1
 375 00f6 1A60     		str	r2, [r3]
 443:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 444:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Get Start Tick */
 445:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 376              		.loc 1 445 0
 377 00f8 FFF7FEFF 		bl	HAL_GetTick
 378              	.LVL33:
 379 00fc 0646     		mov	r6, r0
 380              	.LVL34:
 381              	.L45:
 446:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 447:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Wait till HSI is ready */
 448:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 382              		.loc 1 448 0
 383 00fe 2368     		ldr	r3, [r4]
 384 0100 5D4A     		ldr	r2, .L119
 385 0102 9F07     		lsls	r7, r3, #30
 386 0104 05D4     		bmi	.L116
 449:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
ARM GAS  /var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6aSVOg.s 			page 16


 450:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 387              		.loc 1 450 0
 388 0106 FFF7FEFF 		bl	HAL_GetTick
 389              	.LVL35:
 390 010a 801B     		subs	r0, r0, r6
 391 010c 0228     		cmp	r0, #2
 392 010e F6D9     		bls	.L45
 393 0110 C6E7     		b	.L38
 394              	.L116:
 451:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           {
 452:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****             return HAL_TIMEOUT;
 453:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           }
 454:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         }
 455:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 456:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
 457:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 395              		.loc 1 457 0
 396 0112 1368     		ldr	r3, [r2]
 397 0114 6969     		ldr	r1, [r5, #20]
 398 0116 23F0F803 		bic	r3, r3, #248
 399 011a 43EAC103 		orr	r3, r3, r1, lsl #3
 400 011e 1360     		str	r3, [r2]
 401 0120 0CE0     		b	.L40
 402              	.LVL36:
 403              	.L44:
 458:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
 459:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       else
 460:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 461:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Disable the Internal High Speed oscillator (HSI). */
 462:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         __HAL_RCC_HSI_DISABLE();
 404              		.loc 1 462 0
 405 0122 1A60     		str	r2, [r3]
 463:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 464:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Get Start Tick */
 465:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 406              		.loc 1 465 0
 407 0124 FFF7FEFF 		bl	HAL_GetTick
 408              	.LVL37:
 409 0128 0646     		mov	r6, r0
 410              	.LVL38:
 411              	.L47:
 466:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 467:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Wait till HSI is disabled */
 468:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 412              		.loc 1 468 0
 413 012a 2368     		ldr	r3, [r4]
 414 012c 9807     		lsls	r0, r3, #30
 415 012e 05D5     		bpl	.L40
 469:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 470:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 416              		.loc 1 470 0
 417 0130 FFF7FEFF 		bl	HAL_GetTick
 418              	.LVL39:
 419 0134 801B     		subs	r0, r0, r6
 420 0136 0228     		cmp	r0, #2
 421 0138 F7D9     		bls	.L47
 422 013a B1E7     		b	.L38
ARM GAS  /var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6aSVOg.s 			page 17


 423              	.LVL40:
 424              	.L40:
 471:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           {
 472:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****             return HAL_TIMEOUT;
 473:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           }
 474:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         }
 475:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
 476:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 477:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 478:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /*------------------------------ LSI Configuration -------------------------*/
 479:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 425              		.loc 1 479 0
 426 013c 2B68     		ldr	r3, [r5]
 427 013e 1907     		lsls	r1, r3, #28
 428 0140 03D4     		bmi	.L49
 429              	.L56:
 480:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 481:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* Check the parameters */
 482:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 483:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 484:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* Check the LSI State */
 485:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 486:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 487:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       /* Enable the Internal Low Speed oscillator (LSI). */
 488:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       __HAL_RCC_LSI_ENABLE();
 489:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 490:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       /* Get Start Tick */
 491:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 492:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 493:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       /* Wait till LSI is ready */
 494:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 495:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 496:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 497:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 498:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           return HAL_TIMEOUT;
 499:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         }
 500:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
 501:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
 502:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           should be added.*/
 503:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       RCC_Delay(1);
 504:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 505:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     else
 506:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 507:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       /* Disable the Internal Low Speed oscillator (LSI). */
 508:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       __HAL_RCC_LSI_DISABLE();
 509:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 510:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       /* Get Start Tick */
 511:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 512:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 513:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       /* Wait till LSI is disabled */
 514:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 515:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 516:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 517:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 518:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           return HAL_TIMEOUT;
 519:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         }
 520:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
ARM GAS  /var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6aSVOg.s 			page 18


 521:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 522:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 523:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /*------------------------------ LSE Configuration -------------------------*/
 524:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 430              		.loc 1 524 0
 431 0142 2B68     		ldr	r3, [r5]
 432 0144 5A07     		lsls	r2, r3, #29
 433 0146 2DD4     		bmi	.L50
 434 0148 92E0     		b	.L59
 435              	.L49:
 485:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 436              		.loc 1 485 0
 437 014a AA69     		ldr	r2, [r5, #24]
 438 014c 4A4C     		ldr	r4, .L119
 439 014e 4C4B     		ldr	r3, .L119+8
 440 0150 DAB1     		cbz	r2, .L52
 488:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 441              		.loc 1 488 0
 442 0152 0122     		movs	r2, #1
 443 0154 1A60     		str	r2, [r3]
 491:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 444              		.loc 1 491 0
 445 0156 FFF7FEFF 		bl	HAL_GetTick
 446              	.LVL41:
 447 015a 0646     		mov	r6, r0
 448              	.LVL42:
 449              	.L53:
 494:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 450              		.loc 1 494 0
 451 015c 636A     		ldr	r3, [r4, #36]
 452 015e 9B07     		lsls	r3, r3, #30
 453 0160 05D4     		bmi	.L117
 496:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 454              		.loc 1 496 0
 455 0162 FFF7FEFF 		bl	HAL_GetTick
 456              	.LVL43:
 457 0166 801B     		subs	r0, r0, r6
 458 0168 0228     		cmp	r0, #2
 459 016a F7D9     		bls	.L53
 460 016c 98E7     		b	.L38
 461              	.L117:
 462              	.LVL44:
 463              	.LBB10:
 464              	.LBB11:
 525:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 526:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     FlagStatus       pwrclkchanged = RESET;
 527:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 528:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* Check the parameters */
 529:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 530:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 531:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* Update LSE configuration in Backup Domain control register    */
 532:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* Requires to enable write access to Backup Domain of necessary */
 533:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 534:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 535:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       __HAL_RCC_PWR_CLK_ENABLE();
 536:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       pwrclkchanged = SET;
 537:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
ARM GAS  /var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6aSVOg.s 			page 19


 538:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 539:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 540:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 541:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       /* Enable write access to Backup domain */
 542:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       SET_BIT(PWR->CR, PWR_CR_DBP);
 543:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 544:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       /* Wait for Backup domain Write protection disable */
 545:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 546:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 547:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 548:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 549:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 550:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 551:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           return HAL_TIMEOUT;
 552:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         }
 553:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
 554:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 555:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 556:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* Set the new LSE configuration -----------------------------------------*/
 557:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 558:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* Check the LSE State */
 559:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 560:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 561:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       /* Get Start Tick */
 562:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 563:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 564:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       /* Wait till LSE is ready */
 565:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 566:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 567:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 568:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 569:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           return HAL_TIMEOUT;
 570:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         }
 571:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
 572:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 573:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     else
 574:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 575:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       /* Get Start Tick */
 576:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 577:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 578:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       /* Wait till LSE is disabled */
 579:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 580:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 581:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 582:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 583:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           return HAL_TIMEOUT;
 584:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         }
 585:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
 586:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 587:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 588:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* Require to disable power clock if necessary */
 589:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     if (pwrclkchanged == SET)
 590:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 591:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       __HAL_RCC_PWR_CLK_DISABLE();
 592:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 593:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 594:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
ARM GAS  /var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6aSVOg.s 			page 20


 595:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #if defined(RCC_CR_PLL2ON)
 596:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /*-------------------------------- PLL2 Configuration -----------------------*/
 597:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Check the parameters */
 598:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   assert_param(IS_RCC_PLL2(RCC_OscInitStruct->PLL2.PLL2State));
 599:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   if ((RCC_OscInitStruct->PLL2.PLL2State) != RCC_PLL2_NONE)
 600:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 601:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* This bit can not be cleared if the PLL2 clock is used indirectly as system
 602:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       clock (i.e. it is used as PLL clock entry that is used as system clock). */
 603:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     if ((__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE) && \
 604:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && \
 605:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         ((READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC)) == RCC_CFGR2_PREDIV1SRC_PLL2))
 606:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 607:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       return HAL_ERROR;
 608:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 609:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     else
 610:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 611:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       if ((RCC_OscInitStruct->PLL2.PLL2State) == RCC_PLL2_ON)
 612:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 613:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Check the parameters */
 614:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         assert_param(IS_RCC_PLL2_MUL(RCC_OscInitStruct->PLL2.PLL2MUL));
 615:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         assert_param(IS_RCC_HSE_PREDIV2(RCC_OscInitStruct->PLL2.HSEPrediv2Value));
 616:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 617:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Prediv2 can be written only when the PLLI2S is disabled. */
 618:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Return an error only if new value is different from the programmed value */
 619:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON) && \
 620:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****             (__HAL_RCC_HSE_GET_PREDIV2() != RCC_OscInitStruct->PLL2.HSEPrediv2Value))
 621:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 622:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           return HAL_ERROR;
 623:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         }
 624:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 625:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Disable the main PLL2. */
 626:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         __HAL_RCC_PLL2_DISABLE();
 627:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 628:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Get Start Tick */
 629:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 630:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 631:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Wait till PLL2 is disabled */
 632:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
 633:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 634:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 635:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           {
 636:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****             return HAL_TIMEOUT;
 637:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           }
 638:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         }
 639:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 640:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Configure the HSE prediv2 factor --------------------------------*/
 641:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         __HAL_RCC_HSE_PREDIV2_CONFIG(RCC_OscInitStruct->PLL2.HSEPrediv2Value);
 642:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 643:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Configure the main PLL2 multiplication factors. */
 644:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         __HAL_RCC_PLL2_CONFIG(RCC_OscInitStruct->PLL2.PLL2MUL);
 645:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 646:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Enable the main PLL2. */
 647:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         __HAL_RCC_PLL2_ENABLE();
 648:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 649:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Get Start Tick */
 650:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 651:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
ARM GAS  /var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6aSVOg.s 			page 21


 652:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Wait till PLL2 is ready */
 653:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  == RESET)
 654:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 655:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 656:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           {
 657:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****             return HAL_TIMEOUT;
 658:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           }
 659:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         }
 660:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
 661:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       else
 662:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 663:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Set PREDIV1 source to HSE */
 664:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         CLEAR_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC);
 665:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 666:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Disable the main PLL2. */
 667:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         __HAL_RCC_PLL2_DISABLE();
 668:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 669:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Get Start Tick */
 670:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 671:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 672:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Wait till PLL2 is disabled */
 673:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  != RESET)
 674:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 675:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 676:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           {
 677:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****             return HAL_TIMEOUT;
 678:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           }
 679:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         }
 680:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
 681:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 682:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 683:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 684:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #endif /* RCC_CR_PLL2ON */
 685:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /*-------------------------------- PLL Configuration -----------------------*/
 686:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Check the parameters */
 687:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 688:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 689:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 690:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* Check if the PLL is used as system clock or not */
 691:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 692:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 693:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 694:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 695:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Check the parameters */
 696:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 697:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
 698:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 699:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Disable the main PLL. */
 700:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         __HAL_RCC_PLL_DISABLE();
 701:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 702:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Get Start Tick */
 703:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 704:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 705:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Wait till PLL is disabled */
 706:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 707:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 708:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
ARM GAS  /var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6aSVOg.s 			page 22


 709:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           {
 710:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****             return HAL_TIMEOUT;
 711:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           }
 712:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         }
 713:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 714:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Configure the HSE prediv factor --------------------------------*/
 715:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* It can be written only when the PLL is disabled. Not used in PLL source is different tha
 716:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 717:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 718:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           /* Check the parameter */
 719:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           assert_param(IS_RCC_HSE_PREDIV(RCC_OscInitStruct->HSEPredivValue));
 720:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #if defined(RCC_CFGR2_PREDIV1SRC)
 721:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           assert_param(IS_RCC_PREDIV1_SOURCE(RCC_OscInitStruct->Prediv1Source));
 722:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 723:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           /* Set PREDIV1 source */
 724:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
 725:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #endif /* RCC_CFGR2_PREDIV1SRC */
 726:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 727:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           /* Set PREDIV1 Value */
 728:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 729:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         }
 730:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 731:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Configure the main PLL clock source and multiplication factors. */
 732:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 733:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****                              RCC_OscInitStruct->PLL.PLLMUL);
 734:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Enable the main PLL. */
 735:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         __HAL_RCC_PLL_ENABLE();
 736:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 737:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Get Start Tick */
 738:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 739:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 740:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Wait till PLL is ready */
 741:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 742:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 743:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 744:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           {
 745:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****             return HAL_TIMEOUT;
 746:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           }
 747:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         }
 748:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
 749:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       else
 750:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 751:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Disable the main PLL. */
 752:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         __HAL_RCC_PLL_DISABLE();
 753:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 754:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Get Start Tick */
 755:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 756:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 757:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Wait till PLL is disabled */
 758:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 759:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 760:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 761:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           {
 762:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****             return HAL_TIMEOUT;
 763:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           }
 764:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         }
 765:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
ARM GAS  /var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6aSVOg.s 			page 23


 766:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 767:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     else
 768:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 769:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       /* Check if there is a request to disable the PLL used as System clock source */
 770:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 771:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 772:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         return HAL_ERROR;
 773:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
 774:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       else
 775:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 776:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* Do not return HAL_ERROR if request repeats the current configuration */
 777:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         pll_config = RCC->CFGR;
 778:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 779:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 780:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 781:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           return HAL_ERROR;
 782:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         }
 783:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
 784:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 785:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 786:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 787:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   return HAL_OK;
 788:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** }
 789:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 790:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /**
 791:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @brief  Initializes the CPU, AHB and APB buses clocks according to the specified
 792:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         parameters in the RCC_ClkInitStruct.
 793:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @param  RCC_ClkInitStruct pointer to an RCC_OscInitTypeDef structure that
 794:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         contains the configuration information for the RCC peripheral.
 795:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @param  FLatency FLASH Latency
 796:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *          The value of this parameter depend on device used within the same series
 797:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
 798:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         and updated by @ref HAL_RCC_GetHCLKFreq() function called within this function
 799:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *
 800:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @note   The HSI is used (enabled by hardware) as system clock source after
 801:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         start-up from Reset, wake-up from STOP and STANDBY mode, or in case
 802:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         of failure of the HSE used directly or indirectly as system clock
 803:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         (if the Clock Security System CSS is enabled).
 804:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *
 805:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @note   A switch from one clock source to another occurs only if the target
 806:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         clock source is ready (clock stable after start-up delay or PLL locked).
 807:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         If a clock source which is not yet ready is selected, the switch will
 808:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         occur when the clock source will be ready.
 809:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
 810:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         currently used as system clock source.
 811:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @retval HAL status
 812:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   */
 813:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
 814:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** {
 815:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   uint32_t tickstart;
 816:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 817:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Check Null pointer */
 818:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   if (RCC_ClkInitStruct == NULL)
 819:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 820:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     return HAL_ERROR;
 821:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 822:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
ARM GAS  /var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6aSVOg.s 			page 24


 823:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Check the parameters */
 824:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 825:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   assert_param(IS_FLASH_LATENCY(FLatency));
 826:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 827:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
 828:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   must be correctly programmed according to the frequency of the CPU clock
 829:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     (HCLK) of the device. */
 830:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 831:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #if defined(FLASH_ACR_LATENCY)
 832:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Increasing the number of wait states because of higher CPU frequency */
 833:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   if (FLatency > __HAL_FLASH_GET_LATENCY())
 834:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 835:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 836:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     __HAL_FLASH_SET_LATENCY(FLatency);
 837:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 838:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* Check that the new number of wait states is taken into account to access the Flash
 839:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     memory by reading the FLASH_ACR register */
 840:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     if (__HAL_FLASH_GET_LATENCY() != FLatency)
 841:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 842:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     return HAL_ERROR;
 843:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 844:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** }
 845:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 846:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #endif /* FLASH_ACR_LATENCY */
 847:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /*-------------------------- HCLK Configuration --------------------------*/
 848:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 849:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 850:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* Set the highest APBx dividers in order to ensure that we do not go through
 851:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     a non-spec phase whatever we decrease or increase HCLK. */
 852:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 853:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 854:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 855:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 856:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 857:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 858:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 859:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 860:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 861:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 862:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* Set the new HCLK clock divider */
 863:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 864:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 865:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 866:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 867:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /*------------------------- SYSCLK Configuration ---------------------------*/
 868:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 869:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 870:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 871:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 872:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* HSE is selected as System Clock Source */
 873:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 874:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 875:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       /* Check the HSE ready flag */
 876:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 877:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 878:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         return HAL_ERROR;
 879:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
ARM GAS  /var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6aSVOg.s 			page 25


 880:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 881:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* PLL is selected as System Clock Source */
 882:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 883:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 884:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       /* Check the PLL ready flag */
 885:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 886:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 887:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         return HAL_ERROR;
 888:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
 889:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 890:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* HSI is selected as System Clock Source */
 891:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     else
 892:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 893:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       /* Check the HSI ready flag */
 894:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 895:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 896:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         return HAL_ERROR;
 897:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
 898:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 899:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 900:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 901:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* Get Start Tick */
 902:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     tickstart = HAL_GetTick();
 903:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 904:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 905:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 906:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 907:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 908:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         return HAL_TIMEOUT;
 909:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
 910:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 911:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 912:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 913:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #if defined(FLASH_ACR_LATENCY)
 914:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Decreasing the number of wait states because of lower CPU frequency */
 915:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   if (FLatency < __HAL_FLASH_GET_LATENCY())
 916:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 917:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 918:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     __HAL_FLASH_SET_LATENCY(FLatency);
 919:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 920:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* Check that the new number of wait states is taken into account to access the Flash
 921:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     memory by reading the FLASH_ACR register */
 922:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     if (__HAL_FLASH_GET_LATENCY() != FLatency)
 923:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 924:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     return HAL_ERROR;
 925:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 926:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** }
 927:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #endif /* FLASH_ACR_LATENCY */
 928:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 929:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /*-------------------------- PCLK1 Configuration ---------------------------*/
 930:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 931:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 932:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 933:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 934:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 935:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 936:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /*-------------------------- PCLK2 Configuration ---------------------------*/
ARM GAS  /var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6aSVOg.s 			page 26


 937:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 938:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 939:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 940:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 941:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 942:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 943:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Update the SystemCoreClock global variable */
 944:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_C
 945:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 946:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Configure the source of time base considering new system clocks settings*/
 947:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   HAL_InitTick(uwTickPrio);
 948:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 949:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   return HAL_OK;
 950:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** }
 951:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 952:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /**
 953:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @}
 954:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   */
 955:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 956:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions_Group2 Peripheral Control functions
 957:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *  @brief   RCC clocks control functions
 958:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *
 959:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   @verbatim
 960:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   ===============================================================================
 961:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****                   ##### Peripheral Control functions #####
 962:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   ===============================================================================
 963:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     [..]
 964:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     This subsection provides a set of functions allowing to control the RCC Clocks
 965:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     frequencies.
 966:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 967:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   @endverbatim
 968:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @{
 969:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   */
 970:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 971:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /**
 972:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @brief  Selects the clock source to output on MCO pin.
 973:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @note   MCO pin should be configured in alternate function mode.
 974:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @param  RCC_MCOx specifies the output direction for the clock source.
 975:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 976:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1 Clock source to output on MCO1 pin(PA8).
 977:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @param  RCC_MCOSource specifies the clock source to output.
 978:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 979:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_NOCLOCK     No clock selected as MCO clock
 980:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_SYSCLK      System clock selected as MCO clock
 981:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_HSI         HSI selected as MCO clock
 982:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_HSE         HSE selected as MCO clock
 983:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   @if STM32F105xC
 984:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_PLLCLK       PLL clock divided by 2 selected as MCO source
 985:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_PLL2CLK      PLL2 clock selected as MCO source
 986:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_PLL3CLK_DIV2 PLL3 clock divided by 2 selected as MCO source
 987:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_EXT_HSE      XT1 external 3-25 MHz oscillator clock selecte
 988:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_PLL3CLK      PLL3 clock selected as MCO source
 989:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   @endif
 990:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   @if STM32F107xC
 991:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_PLLCLK       PLL clock divided by 2 selected as MCO source
 992:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_PLL2CLK      PLL2 clock selected as MCO source
 993:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_PLL3CLK_DIV2 PLL3 clock divided by 2 selected as MCO source
ARM GAS  /var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6aSVOg.s 			page 27


 994:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_EXT_HSE XT1  external 3-25 MHz oscillator clock selected as
 995:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_PLL3CLK      PLL3 clock selected as MCO source
 996:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   @endif
 997:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @param  RCC_MCODiv specifies the MCO DIV.
 998:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 999:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_1 no division applied to MCO clock
1000:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @retval None
1001:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   */
1002:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
1003:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** {
1004:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   GPIO_InitTypeDef gpio = {0U};
1005:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
1006:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Check the parameters */
1007:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   assert_param(IS_RCC_MCO(RCC_MCOx));
1008:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   assert_param(IS_RCC_MCODIV(RCC_MCODiv));
1009:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));
1010:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
1011:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Prevent unused argument(s) compilation warning */
1012:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   UNUSED(RCC_MCOx);
1013:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   UNUSED(RCC_MCODiv);
1014:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
1015:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Configure the MCO1 pin in alternate function mode */
1016:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   gpio.Mode      = GPIO_MODE_AF_PP;
1017:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   gpio.Speed     = GPIO_SPEED_FREQ_HIGH;
1018:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   gpio.Pull      = GPIO_NOPULL;
1019:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   gpio.Pin       = MCO1_PIN;
1020:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
1021:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* MCO1 Clock Enable */
1022:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   MCO1_CLK_ENABLE();
1023:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
1024:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   HAL_GPIO_Init(MCO1_GPIO_PORT, &gpio);
1025:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
1026:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Configure the MCO clock source */
1027:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   __HAL_RCC_MCO1_CONFIG(RCC_MCOSource, RCC_MCODiv);
1028:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** }
1029:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
1030:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /**
1031:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @brief  Enables the Clock Security System.
1032:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @note   If a failure is detected on the HSE oscillator clock, this oscillator
1033:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         is automatically disabled and an interrupt is generated to inform the
1034:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         software about the failure (Clock Security System Interrupt, CSSI),
1035:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         allowing the MCU to perform rescue operations. The CSSI is linked to
1036:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         the Cortex-M3 NMI (Non-Maskable Interrupt) exception vector.
1037:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @retval None
1038:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   */
1039:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** void HAL_RCC_EnableCSS(void)
1040:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** {
1041:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
1042:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** }
1043:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
1044:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /**
1045:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @brief  Disables the Clock Security System.
1046:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @retval None
1047:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   */
1048:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** void HAL_RCC_DisableCSS(void)
1049:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** {
1050:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)DISABLE;
ARM GAS  /var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6aSVOg.s 			page 28


1051:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** }
1052:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
1053:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /**
1054:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @brief  Returns the SYSCLK frequency
1055:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @note   The system frequency computed by this function is not the real
1056:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         frequency in the chip. It is calculated based on the predefined
1057:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         constant and the selected clock source:
1058:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @note     If SYSCLK source is HSI, function returns values based on HSI_VALUE(*)
1059:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @note     If SYSCLK source is HSE, function returns a value based on HSE_VALUE
1060:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *           divided by PREDIV factor(**)
1061:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @note     If SYSCLK source is PLL, function returns a value based on HSE_VALUE
1062:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *           divided by PREDIV factor(**) or HSI_VALUE(*) multiplied by the PLL factor.
1063:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @note     (*) HSI_VALUE is a constant defined in stm32f1xx_hal_conf.h file (default value
1064:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *               8 MHz) but the real value may vary depending on the variations
1065:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *               in voltage and temperature.
1066:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @note     (**) HSE_VALUE is a constant defined in stm32f1xx_hal_conf.h file (default value
1067:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *                8 MHz), user has to ensure that HSE_VALUE is same as the real
1068:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *                frequency of the crystal used. Otherwise, this function may
1069:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *                have wrong result.
1070:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *
1071:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @note   The result of this function could be not correct when using fractional
1072:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         value for HSE crystal.
1073:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *
1074:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @note   This function can be used by the user application to compute the
1075:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         baud-rate for the communication peripherals or configure other parameters.
1076:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *
1077:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @note   Each time SYSCLK changes, this function must be called to update the
1078:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         right SYSCLK value. Otherwise, any configuration based on this function will be incorre
1079:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *
1080:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @retval SYSCLK frequency
1081:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   */
1082:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** uint32_t HAL_RCC_GetSysClockFreq(void)
1083:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** {
1084:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #if defined(RCC_CFGR2_PREDIV1SRC)
1085:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
1086:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
1087:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #else
1088:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
1089:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #if defined(RCC_CFGR2_PREDIV1)
1090:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
1091:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #else
1092:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   const uint8_t aPredivFactorTable[2] = {1, 2};
1093:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #endif /*RCC_CFGR2_PREDIV1*/
1094:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
1095:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #endif
1096:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
1097:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   uint32_t sysclockfreq = 0U;
1098:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #if defined(RCC_CFGR2_PREDIV1SRC)
1099:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   uint32_t prediv2 = 0U, pll2mul = 0U;
1100:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #endif /*RCC_CFGR2_PREDIV1SRC*/
1101:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
1102:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   tmpreg = RCC->CFGR;
1103:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
1104:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Get SYSCLK source -------------------------------------------------------*/
1105:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   switch (tmpreg & RCC_CFGR_SWS)
1106:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
1107:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
ARM GAS  /var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6aSVOg.s 			page 29


1108:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
1109:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       sysclockfreq = HSE_VALUE;
1110:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       break;
1111:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
1112:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
1113:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
1114:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
1115:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
1116:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
1117:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #if defined(RCC_CFGR2_PREDIV1)
1118:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1
1119:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #else
1120:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_
1121:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #endif /*RCC_CFGR2_PREDIV1*/
1122:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #if defined(RCC_CFGR2_PREDIV1SRC)
1123:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
1124:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         if (HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC))
1125:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
1126:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           /* PLL2 selected as Prediv1 source */
1127:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           /* PLLCLK = PLL2CLK / PREDIV1 * PLLMUL with PLL2CLK = HSE/PREDIV2 * PLL2MUL */
1128:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           prediv2 = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> RCC_CFGR2_PREDIV2_Pos) + 1;
1129:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           pll2mul = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> RCC_CFGR2_PLL2MUL_Pos) + 2;
1130:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           pllclk = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pll2mul * (uint64_t)pllmul) / ((uint
1131:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         }
1132:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         else
1133:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
1134:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
1135:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           pllclk = (uint32_t)((HSE_VALUE * pllmul) / prediv);
1136:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         }
1137:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
1138:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* If PLLMUL was set to 13 means that it was to cover the case PLLMUL 6.5 (avoid using floa
1139:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* In this case need to divide pllclk by 2 */
1140:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
1141:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
1142:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           pllclk = pllclk / 2;
1143:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         }
1144:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #else
1145:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
1146:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
1147:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #endif /*RCC_CFGR2_PREDIV1SRC*/
1148:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
1149:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       else
1150:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
1151:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
1152:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
1153:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
1154:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       sysclockfreq = pllclk;
1155:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       break;
1156:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
1157:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
1158:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     default: /* HSI used as system clock */
1159:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
1160:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       sysclockfreq = HSI_VALUE;
1161:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       break;
1162:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
1163:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
1164:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   return sysclockfreq;
ARM GAS  /var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6aSVOg.s 			page 30


1165:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** }
1166:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
1167:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /**
1168:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @brief  Returns the HCLK frequency
1169:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @note   Each time HCLK changes, this function must be called to update the
1170:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         right HCLK value. Otherwise, any configuration based on this function will be incorrect
1171:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *
1172:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
1173:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         and updated within this function
1174:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @retval HCLK frequency
1175:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   */
1176:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** uint32_t HAL_RCC_GetHCLKFreq(void)
1177:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** {
1178:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   return SystemCoreClock;
1179:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** }
1180:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
1181:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /**
1182:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @brief  Returns the PCLK1 frequency
1183:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @note   Each time PCLK1 changes, this function must be called to update the
1184:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrec
1185:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @retval PCLK1 frequency
1186:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   */
1187:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** uint32_t HAL_RCC_GetPCLK1Freq(void)
1188:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** {
1189:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
1190:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos
1191:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** }
1192:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
1193:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /**
1194:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @brief  Returns the PCLK2 frequency
1195:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @note   Each time PCLK2 changes, this function must be called to update the
1196:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrec
1197:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @retval PCLK2 frequency
1198:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   */
1199:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** uint32_t HAL_RCC_GetPCLK2Freq(void)
1200:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** {
1201:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
1202:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos
1203:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** }
1204:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
1205:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /**
1206:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @brief  Configures the RCC_OscInitStruct according to the internal
1207:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * RCC configuration registers.
1208:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @param  RCC_OscInitStruct pointer to an RCC_OscInitTypeDef structure that
1209:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * will be configured.
1210:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @retval None
1211:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   */
1212:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** void HAL_RCC_GetOscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
1213:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** {
1214:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Check the parameters */
1215:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   assert_param(RCC_OscInitStruct != NULL);
1216:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
1217:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Set all possible values for the Oscillator type parameter ---------------*/
1218:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   RCC_OscInitStruct->OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI  \
1219:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****                                       | RCC_OSCILLATORTYPE_LSE | RCC_OSCILLATORTYPE_LSI;
1220:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
1221:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #if defined(RCC_CFGR2_PREDIV1SRC)
ARM GAS  /var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6aSVOg.s 			page 31


1222:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Get the Prediv1 source --------------------------------------------------*/
1223:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   RCC_OscInitStruct->Prediv1Source = READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC);
1224:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #endif /* RCC_CFGR2_PREDIV1SRC */
1225:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
1226:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Get the HSE configuration -----------------------------------------------*/
1227:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   if ((RCC->CR & RCC_CR_HSEBYP) == RCC_CR_HSEBYP)
1228:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
1229:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_BYPASS;
1230:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
1231:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   else if ((RCC->CR & RCC_CR_HSEON) == RCC_CR_HSEON)
1232:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
1233:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_ON;
1234:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
1235:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   else
1236:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
1237:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_OFF;
1238:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
1239:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   RCC_OscInitStruct->HSEPredivValue = __HAL_RCC_HSE_GET_PREDIV();
1240:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
1241:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Get the HSI configuration -----------------------------------------------*/
1242:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   if ((RCC->CR & RCC_CR_HSION) == RCC_CR_HSION)
1243:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
1244:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     RCC_OscInitStruct->HSIState = RCC_HSI_ON;
1245:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
1246:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   else
1247:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
1248:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     RCC_OscInitStruct->HSIState = RCC_HSI_OFF;
1249:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
1250:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
1251:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   RCC_OscInitStruct->HSICalibrationValue = (uint32_t)((RCC->CR & RCC_CR_HSITRIM) >> RCC_CR_HSITRIM_
1252:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
1253:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Get the LSE configuration -----------------------------------------------*/
1254:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   if ((RCC->BDCR & RCC_BDCR_LSEBYP) == RCC_BDCR_LSEBYP)
1255:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
1256:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_BYPASS;
1257:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
1258:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   else if ((RCC->BDCR & RCC_BDCR_LSEON) == RCC_BDCR_LSEON)
1259:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
1260:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_ON;
1261:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
1262:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   else
1263:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
1264:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_OFF;
1265:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
1266:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
1267:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Get the LSI configuration -----------------------------------------------*/
1268:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   if ((RCC->CSR & RCC_CSR_LSION) == RCC_CSR_LSION)
1269:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
1270:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     RCC_OscInitStruct->LSIState = RCC_LSI_ON;
1271:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
1272:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   else
1273:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
1274:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     RCC_OscInitStruct->LSIState = RCC_LSI_OFF;
1275:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
1276:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
1277:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
1278:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Get the PLL configuration -----------------------------------------------*/
ARM GAS  /var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6aSVOg.s 			page 32


1279:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   if ((RCC->CR & RCC_CR_PLLON) == RCC_CR_PLLON)
1280:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
1281:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     RCC_OscInitStruct->PLL.PLLState = RCC_PLL_ON;
1282:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
1283:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   else
1284:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
1285:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     RCC_OscInitStruct->PLL.PLLState = RCC_PLL_OFF;
1286:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
1287:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLSource = (uint32_t)(RCC->CFGR & RCC_CFGR_PLLSRC);
1288:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLMUL = (uint32_t)(RCC->CFGR & RCC_CFGR_PLLMULL);
1289:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #if defined(RCC_CR_PLL2ON)
1290:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Get the PLL2 configuration -----------------------------------------------*/
1291:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   if ((RCC->CR & RCC_CR_PLL2ON) == RCC_CR_PLL2ON)
1292:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
1293:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     RCC_OscInitStruct->PLL2.PLL2State = RCC_PLL2_ON;
1294:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
1295:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   else
1296:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
1297:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     RCC_OscInitStruct->PLL2.PLL2State = RCC_PLL2_OFF;
1298:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
1299:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   RCC_OscInitStruct->PLL2.HSEPrediv2Value = __HAL_RCC_HSE_GET_PREDIV2();
1300:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   RCC_OscInitStruct->PLL2.PLL2MUL = (uint32_t)(RCC->CFGR2 & RCC_CFGR2_PLL2MUL);
1301:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #endif /* RCC_CR_PLL2ON */
1302:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** }
1303:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
1304:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /**
1305:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @brief  Get the RCC_ClkInitStruct according to the internal
1306:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * RCC configuration registers.
1307:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @param  RCC_ClkInitStruct pointer to an RCC_ClkInitTypeDef structure that
1308:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * contains the current clock configuration.
1309:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @param  pFLatency Pointer on the Flash Latency.
1310:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @retval None
1311:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   */
1312:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
1313:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** {
1314:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Check the parameters */
1315:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   assert_param(RCC_ClkInitStruct != NULL);
1316:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   assert_param(pFLatency != NULL);
1317:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
1318:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Set all possible values for the Clock type parameter --------------------*/
1319:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | 
1320:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
1321:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Get the SYSCLK configuration --------------------------------------------*/
1322:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
1323:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
1324:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Get the HCLK configuration ----------------------------------------------*/
1325:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
1326:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
1327:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Get the APB1 configuration ----------------------------------------------*/
1328:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
1329:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
1330:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Get the APB2 configuration ----------------------------------------------*/
1331:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
1332:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
1333:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #if   defined(FLASH_ACR_LATENCY)
1334:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Get the Flash Wait State (Latency) configuration ------------------------*/
1335:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
ARM GAS  /var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6aSVOg.s 			page 33


1336:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #else
1337:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* For VALUE lines devices, only LATENCY_0 can be set*/
1338:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *pFLatency = (uint32_t)FLASH_LATENCY_0;
1339:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #endif
1340:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** }
1341:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
1342:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /**
1343:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @brief This function handles the RCC CSS interrupt request.
1344:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @note This API should be called under the NMI_Handler().
1345:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @retval None
1346:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   */
1347:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** void HAL_RCC_NMI_IRQHandler(void)
1348:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** {
1349:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Check RCC CSSF flag  */
1350:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   if (__HAL_RCC_GET_IT(RCC_IT_CSS))
1351:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
1352:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* RCC Clock Security System interrupt user callback */
1353:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     HAL_RCC_CSSCallback();
1354:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
1355:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* Clear RCC CSS pending bit */
1356:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
1357:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
1358:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** }
1359:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
1360:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /**
1361:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
1362:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @param  mdelay: specifies the delay time length, in milliseconds.
1363:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @retval None
1364:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   */
1365:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** static void RCC_Delay(uint32_t mdelay)
1366:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** {
1367:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 465              		.loc 1 1367 0
 466 016e 454B     		ldr	r3, .L119+12
 467 0170 4FF4FA52 		mov	r2, #8000
 468 0174 1B68     		ldr	r3, [r3]
 469 0176 B3FBF2F3 		udiv	r3, r3, r2
 470 017a 0193     		str	r3, [sp, #4]
 471              	.L55:
1368:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   do
1369:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
1370:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     __NOP();
 472              		.loc 1 1370 0
 473              		.syntax unified
 474              	@ 1370 "./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c" 1
 475 017c 00BF     		nop
 476              	@ 0 "" 2
1371:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
1372:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   while (Delay --);
 477              		.loc 1 1372 0
 478              		.thumb
 479              		.syntax unified
 480 017e 019B     		ldr	r3, [sp, #4]
 481 0180 5A1E     		subs	r2, r3, #1
 482 0182 0192     		str	r2, [sp, #4]
 483 0184 002B     		cmp	r3, #0
 484 0186 F9D1     		bne	.L55
ARM GAS  /var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6aSVOg.s 			page 34


 485 0188 DBE7     		b	.L56
 486              	.LVL45:
 487              	.L52:
 488              	.LBE11:
 489              	.LBE10:
 508:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 490              		.loc 1 508 0
 491 018a 1A60     		str	r2, [r3]
 511:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 492              		.loc 1 511 0
 493 018c FFF7FEFF 		bl	HAL_GetTick
 494              	.LVL46:
 495 0190 0646     		mov	r6, r0
 496              	.LVL47:
 497              	.L57:
 514:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 498              		.loc 1 514 0
 499 0192 636A     		ldr	r3, [r4, #36]
 500 0194 9F07     		lsls	r7, r3, #30
 501 0196 D4D5     		bpl	.L56
 516:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 502              		.loc 1 516 0
 503 0198 FFF7FEFF 		bl	HAL_GetTick
 504              	.LVL48:
 505 019c 801B     		subs	r0, r0, r6
 506 019e 0228     		cmp	r0, #2
 507 01a0 F7D9     		bls	.L57
 508 01a2 7DE7     		b	.L38
 509              	.LVL49:
 510              	.L50:
 511              	.LBB12:
 533:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 512              		.loc 1 533 0
 513 01a4 344C     		ldr	r4, .L119
 514 01a6 E369     		ldr	r3, [r4, #28]
 515 01a8 D800     		lsls	r0, r3, #3
 516 01aa 0AD4     		bmi	.L87
 517              	.LBB13:
 535:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       pwrclkchanged = SET;
 518              		.loc 1 535 0
 519 01ac E369     		ldr	r3, [r4, #28]
 520              	.LBE13:
 536:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 521              		.loc 1 536 0
 522 01ae 0127     		movs	r7, #1
 523              	.LBB14:
 535:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       pwrclkchanged = SET;
 524              		.loc 1 535 0
 525 01b0 43F08053 		orr	r3, r3, #268435456
 526 01b4 E361     		str	r3, [r4, #28]
 527 01b6 E369     		ldr	r3, [r4, #28]
 528 01b8 03F08053 		and	r3, r3, #268435456
 529 01bc 0093     		str	r3, [sp]
 530 01be 009B     		ldr	r3, [sp]
 531              	.LVL50:
 532 01c0 00E0     		b	.L60
 533              	.LVL51:
ARM GAS  /var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6aSVOg.s 			page 35


 534              	.L87:
 535              	.LBE14:
 526:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 536              		.loc 1 526 0
 537 01c2 0027     		movs	r7, #0
 538              	.LVL52:
 539              	.L60:
 539:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 540              		.loc 1 539 0
 541 01c4 304E     		ldr	r6, .L119+16
 542 01c6 3368     		ldr	r3, [r6]
 543 01c8 D905     		lsls	r1, r3, #23
 544 01ca 03D5     		bpl	.L61
 545              	.L66:
 557:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* Check the LSE State */
 546              		.loc 1 557 0
 547 01cc EB68     		ldr	r3, [r5, #12]
 548 01ce 012B     		cmp	r3, #1
 549 01d0 11D1     		bne	.L111
 550 01d2 25E0     		b	.L115
 551              	.L61:
 542:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 552              		.loc 1 542 0
 553 01d4 3368     		ldr	r3, [r6]
 554 01d6 43F48073 		orr	r3, r3, #256
 555 01da 3360     		str	r3, [r6]
 545:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 556              		.loc 1 545 0
 557 01dc FFF7FEFF 		bl	HAL_GetTick
 558              	.LVL53:
 559 01e0 8046     		mov	r8, r0
 560              	.LVL54:
 561              	.L64:
 547:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 562              		.loc 1 547 0
 563 01e2 3368     		ldr	r3, [r6]
 564 01e4 DA05     		lsls	r2, r3, #23
 565 01e6 F1D4     		bmi	.L66
 549:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 566              		.loc 1 549 0
 567 01e8 FFF7FEFF 		bl	HAL_GetTick
 568              	.LVL55:
 569 01ec C8EB0000 		rsb	r0, r8, r0
 570 01f0 6428     		cmp	r0, #100
 571 01f2 F6D9     		bls	.L64
 572 01f4 54E7     		b	.L38
 573              	.LVL56:
 574              	.L111:
 557:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* Check the LSE State */
 575              		.loc 1 557 0 discriminator 2
 576 01f6 6BB9     		cbnz	r3, .L68
 557:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* Check the LSE State */
 577              		.loc 1 557 0 is_stmt 0 discriminator 3
 578 01f8 236A     		ldr	r3, [r4, #32]
 581:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 579              		.loc 1 581 0 is_stmt 1 discriminator 3
 580 01fa 41F28838 		movw	r8, #5000
ARM GAS  /var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6aSVOg.s 			page 36


 557:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* Check the LSE State */
 581              		.loc 1 557 0 discriminator 3
 582 01fe 23F00103 		bic	r3, r3, #1
 583 0202 2362     		str	r3, [r4, #32]
 584 0204 236A     		ldr	r3, [r4, #32]
 585 0206 23F00403 		bic	r3, r3, #4
 586 020a 2362     		str	r3, [r4, #32]
 576:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 587              		.loc 1 576 0 discriminator 3
 588 020c FFF7FEFF 		bl	HAL_GetTick
 589              	.LVL57:
 590 0210 0646     		mov	r6, r0
 591              	.LVL58:
 579:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 592              		.loc 1 579 0 discriminator 3
 593 0212 25E0     		b	.L69
 594              	.LVL59:
 595              	.L68:
 557:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* Check the LSE State */
 596              		.loc 1 557 0 discriminator 4
 597 0214 052B     		cmp	r3, #5
 598 0216 236A     		ldr	r3, [r4, #32]
 599 0218 06D1     		bne	.L70
 557:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* Check the LSE State */
 600              		.loc 1 557 0 is_stmt 0 discriminator 5
 601 021a 43F00403 		orr	r3, r3, #4
 602 021e 2362     		str	r3, [r4, #32]
 603              	.L115:
 604 0220 236A     		ldr	r3, [r4, #32]
 605 0222 43F00103 		orr	r3, r3, #1
 606 0226 05E0     		b	.L113
 607              	.L70:
 557:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     /* Check the LSE State */
 608              		.loc 1 557 0 discriminator 6
 609 0228 23F00103 		bic	r3, r3, #1
 610 022c 2362     		str	r3, [r4, #32]
 611 022e 236A     		ldr	r3, [r4, #32]
 612 0230 23F00403 		bic	r3, r3, #4
 613              	.L113:
 614 0234 2362     		str	r3, [r4, #32]
 562:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 615              		.loc 1 562 0 is_stmt 1 discriminator 6
 616 0236 FFF7FEFF 		bl	HAL_GetTick
 617              	.LVL60:
 567:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 618              		.loc 1 567 0 discriminator 6
 619 023a 41F28836 		movw	r6, #5000
 562:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 620              		.loc 1 562 0 discriminator 6
 621 023e 8046     		mov	r8, r0
 622              	.LVL61:
 623              	.L86:
 565:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 624              		.loc 1 565 0
 625 0240 236A     		ldr	r3, [r4, #32]
 626 0242 9B07     		lsls	r3, r3, #30
 627 0244 0FD4     		bmi	.L74
ARM GAS  /var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6aSVOg.s 			page 37


 567:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 628              		.loc 1 567 0
 629 0246 FFF7FEFF 		bl	HAL_GetTick
 630              	.LVL62:
 631 024a C8EB0000 		rsb	r0, r8, r0
 632 024e B042     		cmp	r0, r6
 633 0250 F6D9     		bls	.L86
 634 0252 25E7     		b	.L38
 635              	.LVL63:
 636              	.L73:
 581:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 637              		.loc 1 581 0
 638 0254 FFF7FEFF 		bl	HAL_GetTick
 639              	.LVL64:
 640 0258 801B     		subs	r0, r0, r6
 641 025a 4045     		cmp	r0, r8
 642 025c 3FF620AF 		bhi	.L38
 643              	.L69:
 579:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 644              		.loc 1 579 0
 645 0260 236A     		ldr	r3, [r4, #32]
 646 0262 9807     		lsls	r0, r3, #30
 647 0264 F6D4     		bmi	.L73
 648              	.LVL65:
 649              	.L74:
 589:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 650              		.loc 1 589 0
 651 0266 1FB1     		cbz	r7, .L59
 591:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 652              		.loc 1 591 0
 653 0268 E369     		ldr	r3, [r4, #28]
 654 026a 23F08053 		bic	r3, r3, #268435456
 655 026e E361     		str	r3, [r4, #28]
 656              	.LVL66:
 657              	.L59:
 658              	.LBE12:
 688:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 659              		.loc 1 688 0
 660 0270 E869     		ldr	r0, [r5, #28]
 661 0272 58B9     		cbnz	r0, .L75
 662              	.LVL67:
 663              	.L83:
 787:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** }
 664              		.loc 1 787 0
 665 0274 0020     		movs	r0, #0
 666 0276 5DE0     		b	.L110
 667              	.L120:
 668              		.align	2
 669              	.L119:
 670 0278 00100240 		.word	1073876992
 671 027c 00004242 		.word	1111621632
 672 0280 80044242 		.word	1111622784
 673 0284 00000000 		.word	SystemCoreClock
 674 0288 00700040 		.word	1073770496
 675              	.LVL68:
 676              	.L75:
 691:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
ARM GAS  /var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6aSVOg.s 			page 38


 677              		.loc 1 691 0
 678 028c 2B4B     		ldr	r3, .L121
 679 028e 5A68     		ldr	r2, [r3, #4]
 680 0290 1C46     		mov	r4, r3
 681 0292 02F00C02 		and	r2, r2, #12
 682 0296 082A     		cmp	r2, #8
 683 0298 3CD0     		beq	.L76
 684 029a 294E     		ldr	r6, .L121+4
 685 029c 0023     		movs	r3, #0
 693:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 686              		.loc 1 693 0
 687 029e 0228     		cmp	r0, #2
 700:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 688              		.loc 1 700 0
 689 02a0 3360     		str	r3, [r6]
 693:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 690              		.loc 1 693 0
 691 02a2 2BD1     		bne	.L77
 703:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 692              		.loc 1 703 0
 693 02a4 FFF7FEFF 		bl	HAL_GetTick
 694              	.LVL69:
 695 02a8 0746     		mov	r7, r0
 696              	.LVL70:
 697              	.L78:
 706:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 698              		.loc 1 706 0
 699 02aa 2268     		ldr	r2, [r4]
 700 02ac 234B     		ldr	r3, .L121
 701 02ae 9101     		lsls	r1, r2, #6
 702 02b0 05D5     		bpl	.L118
 708:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           {
 703              		.loc 1 708 0
 704 02b2 FFF7FEFF 		bl	HAL_GetTick
 705              	.LVL71:
 706 02b6 C01B     		subs	r0, r0, r7
 707 02b8 0228     		cmp	r0, #2
 708 02ba F6D9     		bls	.L78
 709 02bc F0E6     		b	.L38
 710              	.L118:
 716:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 711              		.loc 1 716 0
 712 02be 2F6A     		ldr	r7, [r5, #32]
 713              	.LVL72:
 714 02c0 B7F5803F 		cmp	r7, #65536
 715 02c4 05D1     		bne	.L80
 728:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         }
 716              		.loc 1 728 0
 717 02c6 5968     		ldr	r1, [r3, #4]
 718 02c8 21F40030 		bic	r0, r1, #131072
 719 02cc A968     		ldr	r1, [r5, #8]
 720 02ce 0143     		orrs	r1, r1, r0
 721 02d0 5960     		str	r1, [r3, #4]
 722              	.L80:
 732:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****                              RCC_OscInitStruct->PLL.PLLMUL);
 723              		.loc 1 732 0
 724 02d2 6A6A     		ldr	r2, [r5, #36]
ARM GAS  /var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6aSVOg.s 			page 39


 725 02d4 6368     		ldr	r3, [r4, #4]
 726 02d6 3A43     		orrs	r2, r2, r7
 727 02d8 23F47413 		bic	r3, r3, #3997696
 728 02dc 1343     		orrs	r3, r3, r2
 729 02de 6360     		str	r3, [r4, #4]
 735:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 730              		.loc 1 735 0
 731 02e0 0123     		movs	r3, #1
 732 02e2 3360     		str	r3, [r6]
 738:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 733              		.loc 1 738 0
 734 02e4 FFF7FEFF 		bl	HAL_GetTick
 735              	.LVL73:
 736 02e8 0546     		mov	r5, r0
 737              	.LVL74:
 738              	.L81:
 741:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 739              		.loc 1 741 0
 740 02ea 2368     		ldr	r3, [r4]
 741 02ec 9A01     		lsls	r2, r3, #6
 742 02ee C1D4     		bmi	.L83
 743:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           {
 743              		.loc 1 743 0
 744 02f0 FFF7FEFF 		bl	HAL_GetTick
 745              	.LVL75:
 746 02f4 401B     		subs	r0, r0, r5
 747 02f6 0228     		cmp	r0, #2
 748 02f8 F7D9     		bls	.L81
 749 02fa D1E6     		b	.L38
 750              	.LVL76:
 751              	.L77:
 755:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 752              		.loc 1 755 0
 753 02fc FFF7FEFF 		bl	HAL_GetTick
 754              	.LVL77:
 755 0300 0546     		mov	r5, r0
 756              	.LVL78:
 757              	.L84:
 758:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         {
 758              		.loc 1 758 0
 759 0302 2368     		ldr	r3, [r4]
 760 0304 9B01     		lsls	r3, r3, #6
 761 0306 B5D5     		bpl	.L83
 760:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****           {
 762              		.loc 1 760 0
 763 0308 FFF7FEFF 		bl	HAL_GetTick
 764              	.LVL79:
 765 030c 401B     		subs	r0, r0, r5
 766 030e 0228     		cmp	r0, #2
 767 0310 F7D9     		bls	.L84
 768 0312 C5E6     		b	.L38
 769              	.LVL80:
 770              	.L76:
 770:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 771              		.loc 1 770 0
 772 0314 0128     		cmp	r0, #1
 773 0316 0DD0     		beq	.L110
ARM GAS  /var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6aSVOg.s 			page 40


 777:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****         if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 774              		.loc 1 777 0
 775 0318 5868     		ldr	r0, [r3, #4]
 776              	.LVL81:
 778:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****             (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 777              		.loc 1 778 0
 778 031a 2B6A     		ldr	r3, [r5, #32]
 779 031c 00F48032 		and	r2, r0, #65536
 780 0320 9A42     		cmp	r2, r3
 781 0322 06D1     		bne	.L89
 355:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 782              		.loc 1 355 0 discriminator 1
 783 0324 6B6A     		ldr	r3, [r5, #36]
 784 0326 00F47010 		and	r0, r0, #3932160
 785              	.LVL82:
 786 032a C01A     		subs	r0, r0, r3
 787 032c 18BF     		it	ne
 788 032e 0120     		movne	r0, #1
 789 0330 00E0     		b	.L110
 790              	.L89:
 772:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
 791              		.loc 1 772 0
 792 0332 0120     		movs	r0, #1
 793              	.LVL83:
 794              	.L110:
 788:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 795              		.loc 1 788 0
 796 0334 02B0     		add	sp, sp, #8
 797              	.LCFI2:
 798              		.cfi_def_cfa_offset 24
 799              		@ sp needed
 800 0336 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 801              	.L122:
 802 033a 00BF     		.align	2
 803              	.L121:
 804 033c 00100240 		.word	1073876992
 805 0340 60004242 		.word	1111621728
 806              		.cfi_endproc
 807              	.LFE66:
 809              		.section	.text.HAL_RCC_MCOConfig,"ax",%progbits
 810              		.align	1
 811              		.global	HAL_RCC_MCOConfig
 812              		.thumb
 813              		.thumb_func
 815              	HAL_RCC_MCOConfig:
 816              	.LFB68:
1003:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   GPIO_InitTypeDef gpio = {0U};
 817              		.loc 1 1003 0
 818              		.cfi_startproc
 819              		@ args = 0, pretend = 0, frame = 24
 820              		@ frame_needed = 0, uses_anonymous_args = 0
 821              	.LVL84:
 822 0000 30B5     		push	{r4, r5, lr}
 823              	.LCFI3:
 824              		.cfi_def_cfa_offset 12
 825              		.cfi_offset 4, -12
 826              		.cfi_offset 5, -8
ARM GAS  /var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6aSVOg.s 			page 41


 827              		.cfi_offset 14, -4
 828 0002 87B0     		sub	sp, sp, #28
 829              	.LCFI4:
 830              		.cfi_def_cfa_offset 40
1004:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 831              		.loc 1 1004 0
 832 0004 1022     		movs	r2, #16
 833              	.LVL85:
1003:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   GPIO_InitTypeDef gpio = {0U};
 834              		.loc 1 1003 0
 835 0006 0D46     		mov	r5, r1
1004:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 836              		.loc 1 1004 0
 837 0008 02A8     		add	r0, sp, #8
 838              	.LVL86:
 839 000a 0021     		movs	r1, #0
 840              	.LVL87:
 841 000c FFF7FEFF 		bl	memset
 842              	.LVL88:
1016:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   gpio.Speed     = GPIO_SPEED_FREQ_HIGH;
 843              		.loc 1 1016 0
 844 0010 0223     		movs	r3, #2
 845 0012 0393     		str	r3, [sp, #12]
1017:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   gpio.Pull      = GPIO_NOPULL;
 846              		.loc 1 1017 0
 847 0014 0323     		movs	r3, #3
 848 0016 0593     		str	r3, [sp, #20]
 849              	.LBB15:
1022:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 850              		.loc 1 1022 0
 851 0018 0B4C     		ldr	r4, .L124
 852              	.LBE15:
1019:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 853              		.loc 1 1019 0
 854 001a 4FF48073 		mov	r3, #256
 855 001e 0293     		str	r3, [sp, #8]
 856              	.LBB16:
1022:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 857              		.loc 1 1022 0
 858 0020 A369     		ldr	r3, [r4, #24]
 859              	.LBE16:
1024:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 860              		.loc 1 1024 0
 861 0022 02A9     		add	r1, sp, #8
 862              	.LBB17:
1022:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 863              		.loc 1 1022 0
 864 0024 43F00403 		orr	r3, r3, #4
 865 0028 A361     		str	r3, [r4, #24]
 866 002a A369     		ldr	r3, [r4, #24]
 867              	.LBE17:
1024:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 868              		.loc 1 1024 0
 869 002c 0748     		ldr	r0, .L124+4
 870              	.LBB18:
1022:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 871              		.loc 1 1022 0
ARM GAS  /var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6aSVOg.s 			page 42


 872 002e 03F00403 		and	r3, r3, #4
 873 0032 0193     		str	r3, [sp, #4]
 874 0034 019B     		ldr	r3, [sp, #4]
 875              	.LBE18:
1024:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 876              		.loc 1 1024 0
 877 0036 FFF7FEFF 		bl	HAL_GPIO_Init
 878              	.LVL89:
1027:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** }
 879              		.loc 1 1027 0
 880 003a 6368     		ldr	r3, [r4, #4]
 881 003c 23F0E063 		bic	r3, r3, #117440512
 882 0040 1D43     		orrs	r5, r5, r3
 883              	.LVL90:
 884 0042 6560     		str	r5, [r4, #4]
1028:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 885              		.loc 1 1028 0
 886 0044 07B0     		add	sp, sp, #28
 887              	.LCFI5:
 888              		.cfi_def_cfa_offset 12
 889              		@ sp needed
 890 0046 30BD     		pop	{r4, r5, pc}
 891              	.L125:
 892              		.align	2
 893              	.L124:
 894 0048 00100240 		.word	1073876992
 895 004c 00080140 		.word	1073809408
 896              		.cfi_endproc
 897              	.LFE68:
 899              		.section	.text.HAL_RCC_EnableCSS,"ax",%progbits
 900              		.align	1
 901              		.global	HAL_RCC_EnableCSS
 902              		.thumb
 903              		.thumb_func
 905              	HAL_RCC_EnableCSS:
 906              	.LFB69:
1040:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 907              		.loc 1 1040 0
 908              		.cfi_startproc
 909              		@ args = 0, pretend = 0, frame = 0
 910              		@ frame_needed = 0, uses_anonymous_args = 0
 911              		@ link register save eliminated.
1041:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** }
 912              		.loc 1 1041 0
 913 0000 014B     		ldr	r3, .L127
 914 0002 0122     		movs	r2, #1
 915 0004 1A60     		str	r2, [r3]
 916 0006 7047     		bx	lr
 917              	.L128:
 918              		.align	2
 919              	.L127:
 920 0008 4C004242 		.word	1111621708
 921              		.cfi_endproc
 922              	.LFE69:
 924              		.section	.text.HAL_RCC_DisableCSS,"ax",%progbits
 925              		.align	1
 926              		.global	HAL_RCC_DisableCSS
ARM GAS  /var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6aSVOg.s 			page 43


 927              		.thumb
 928              		.thumb_func
 930              	HAL_RCC_DisableCSS:
 931              	.LFB70:
1049:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)DISABLE;
 932              		.loc 1 1049 0
 933              		.cfi_startproc
 934              		@ args = 0, pretend = 0, frame = 0
 935              		@ frame_needed = 0, uses_anonymous_args = 0
 936              		@ link register save eliminated.
1050:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** }
 937              		.loc 1 1050 0
 938 0000 014B     		ldr	r3, .L130
 939 0002 0022     		movs	r2, #0
 940 0004 1A60     		str	r2, [r3]
 941 0006 7047     		bx	lr
 942              	.L131:
 943              		.align	2
 944              	.L130:
 945 0008 4C004242 		.word	1111621708
 946              		.cfi_endproc
 947              	.LFE70:
 949              		.section	.text.HAL_RCC_GetSysClockFreq,"ax",%progbits
 950              		.align	1
 951              		.global	HAL_RCC_GetSysClockFreq
 952              		.thumb
 953              		.thumb_func
 955              	HAL_RCC_GetSysClockFreq:
 956              	.LFB71:
1083:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #if defined(RCC_CFGR2_PREDIV1SRC)
 957              		.loc 1 1083 0
 958              		.cfi_startproc
 959              		@ args = 0, pretend = 0, frame = 24
 960              		@ frame_needed = 0, uses_anonymous_args = 0
1088:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #if defined(RCC_CFGR2_PREDIV1)
 961              		.loc 1 1088 0
 962 0000 184B     		ldr	r3, .L140
1083:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #if defined(RCC_CFGR2_PREDIV1SRC)
 963              		.loc 1 1083 0
 964 0002 70B5     		push	{r4, r5, r6, lr}
 965              	.LCFI6:
 966              		.cfi_def_cfa_offset 16
 967              		.cfi_offset 4, -16
 968              		.cfi_offset 5, -12
 969              		.cfi_offset 6, -8
 970              		.cfi_offset 14, -4
1088:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #if defined(RCC_CFGR2_PREDIV1)
 971              		.loc 1 1088 0
 972 0004 03F11005 		add	r5, r3, #16
 973 0008 2E46     		mov	r6, r5
1083:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #if defined(RCC_CFGR2_PREDIV1SRC)
 974              		.loc 1 1083 0
 975 000a 86B0     		sub	sp, sp, #24
 976              	.LCFI7:
 977              		.cfi_def_cfa_offset 40
1088:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #if defined(RCC_CFGR2_PREDIV1)
 978              		.loc 1 1088 0
ARM GAS  /var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6aSVOg.s 			page 44


 979 000c 02AC     		add	r4, sp, #8
 980              	.L133:
 981 000e 2246     		mov	r2, r4
 982 0010 1868     		ldr	r0, [r3]	@ unaligned
 983 0012 5968     		ldr	r1, [r3, #4]	@ unaligned
 984 0014 0833     		adds	r3, r3, #8
 985 0016 03C2     		stmia	r2!, {r0, r1}
 986 0018 AB42     		cmp	r3, r5
 987 001a 1446     		mov	r4, r2
 988 001c F7D1     		bne	.L133
1092:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #endif /*RCC_CFGR2_PREDIV1*/
 989              		.loc 1 1092 0
 990 001e 3388     		ldrh	r3, [r6]	@ unaligned
1102:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 991              		.loc 1 1102 0
 992 0020 1149     		ldr	r1, .L140+4
1092:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #endif /*RCC_CFGR2_PREDIV1*/
 993              		.loc 1 1092 0
 994 0022 ADF80430 		strh	r3, [sp, #4]	@ unaligned
 995              	.LVL91:
1102:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 996              		.loc 1 1102 0
 997 0026 4B68     		ldr	r3, [r1, #4]
 998              	.LVL92:
1105:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 999              		.loc 1 1105 0
 1000 0028 03F00C02 		and	r2, r3, #12
 1001 002c 082A     		cmp	r2, #8
 1002 002e 16D1     		bne	.L139
1114:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 1003              		.loc 1 1114 0
 1004 0030 C3F38342 		ubfx	r2, r3, #18, #4
 1005 0034 06A8     		add	r0, sp, #24
 1006 0036 0244     		add	r2, r2, r0
1115:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 1007              		.loc 1 1115 0
 1008 0038 DB03     		lsls	r3, r3, #15
 1009              	.LVL93:
1114:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 1010              		.loc 1 1114 0
 1011 003a 12F8100C 		ldrb	r0, [r2, #-16]	@ zero_extendqisi2
 1012              	.LVL94:
1115:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 1013              		.loc 1 1115 0
 1014 003e 0BD5     		bpl	.L136
1120:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #endif /*RCC_CFGR2_PREDIV1*/
 1015              		.loc 1 1120 0
 1016 0040 4A68     		ldr	r2, [r1, #4]
 1017              	.LVL95:
1146:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #endif /*RCC_CFGR2_PREDIV1SRC*/
 1018              		.loc 1 1146 0
 1019 0042 0A4B     		ldr	r3, .L140+8
 1020 0044 5843     		muls	r0, r3, r0
 1021              	.LVL96:
1120:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #endif /*RCC_CFGR2_PREDIV1*/
 1022              		.loc 1 1120 0
 1023 0046 C2F34043 		ubfx	r3, r2, #17, #1
ARM GAS  /var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6aSVOg.s 			page 45


 1024 004a 06AA     		add	r2, sp, #24
 1025              	.LVL97:
 1026 004c 1344     		add	r3, r3, r2
1146:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #endif /*RCC_CFGR2_PREDIV1SRC*/
 1027              		.loc 1 1146 0
 1028 004e 13F8143C 		ldrb	r3, [r3, #-20]	@ zero_extendqisi2
 1029 0052 B0FBF3F0 		udiv	r0, r0, r3
 1030              	.LVL98:
 1031 0056 03E0     		b	.L134
 1032              	.LVL99:
 1033              	.L136:
1152:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
 1034              		.loc 1 1152 0
 1035 0058 054B     		ldr	r3, .L140+12
 1036 005a 5843     		muls	r0, r3, r0
 1037              	.LVL100:
 1038 005c 00E0     		b	.L134
 1039              	.LVL101:
 1040              	.L139:
1109:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       break;
 1041              		.loc 1 1109 0
 1042 005e 0348     		ldr	r0, .L140+8
 1043              	.LVL102:
 1044              	.L134:
1165:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 1045              		.loc 1 1165 0
 1046 0060 06B0     		add	sp, sp, #24
 1047              	.LCFI8:
 1048              		.cfi_def_cfa_offset 16
 1049              		@ sp needed
 1050 0062 70BD     		pop	{r4, r5, r6, pc}
 1051              	.L141:
 1052              		.align	2
 1053              	.L140:
 1054 0064 00000000 		.word	.LANCHOR0
 1055 0068 00100240 		.word	1073876992
 1056 006c 00127A00 		.word	8000000
 1057 0070 00093D00 		.word	4000000
 1058              		.cfi_endproc
 1059              	.LFE71:
 1061              		.section	.text.HAL_RCC_ClockConfig,"ax",%progbits
 1062              		.align	1
 1063              		.global	HAL_RCC_ClockConfig
 1064              		.thumb
 1065              		.thumb_func
 1067              	HAL_RCC_ClockConfig:
 1068              	.LFB67:
 814:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   uint32_t tickstart;
 1069              		.loc 1 814 0
 1070              		.cfi_startproc
 1071              		@ args = 0, pretend = 0, frame = 0
 1072              		@ frame_needed = 0, uses_anonymous_args = 0
 1073              	.LVL103:
 1074 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 1075              	.LCFI9:
 1076              		.cfi_def_cfa_offset 24
 1077              		.cfi_offset 4, -24
ARM GAS  /var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6aSVOg.s 			page 46


 1078              		.cfi_offset 5, -20
 1079              		.cfi_offset 6, -16
 1080              		.cfi_offset 7, -12
 1081              		.cfi_offset 8, -8
 1082              		.cfi_offset 14, -4
 814:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   uint32_t tickstart;
 1083              		.loc 1 814 0
 1084 0004 0D46     		mov	r5, r1
 818:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 1085              		.loc 1 818 0
 1086 0006 0446     		mov	r4, r0
 1087 0008 10B9     		cbnz	r0, .L143
 1088              	.LVL104:
 1089              	.L148:
 820:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 1090              		.loc 1 820 0
 1091 000a 0120     		movs	r0, #1
 1092 000c BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 1093              	.LVL105:
 1094              	.L143:
 833:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 1095              		.loc 1 833 0
 1096 0010 444A     		ldr	r2, .L186
 1097 0012 1368     		ldr	r3, [r2]
 1098 0014 03F00703 		and	r3, r3, #7
 1099 0018 8B42     		cmp	r3, r1
 1100 001a 17D3     		bcc	.L145
 1101              	.L149:
 848:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 1102              		.loc 1 848 0
 1103 001c 2268     		ldr	r2, [r4]
 1104 001e 9007     		lsls	r0, r2, #30
 1105              	.LVL106:
 1106 0020 1FD5     		bpl	.L147
 1107 0022 414B     		ldr	r3, .L186+4
 852:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 1108              		.loc 1 852 0
 1109 0024 12F0040F 		tst	r2, #4
 854:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 1110              		.loc 1 854 0
 1111 0028 1EBF     		ittt	ne
 1112 002a 5968     		ldrne	r1, [r3, #4]
 1113              	.LVL107:
 1114 002c 41F4E061 		orrne	r1, r1, #1792
 1115 0030 5960     		strne	r1, [r3, #4]
 857:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 1116              		.loc 1 857 0
 1117 0032 1107     		lsls	r1, r2, #28
 859:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     }
 1118              		.loc 1 859 0
 1119 0034 42BF     		ittt	mi
 1120 0036 5968     		ldrmi	r1, [r3, #4]
 1121 0038 41F46051 		orrmi	r1, r1, #14336
 1122 003c 5960     		strmi	r1, [r3, #4]
 864:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 1123              		.loc 1 864 0
 1124 003e 5968     		ldr	r1, [r3, #4]
ARM GAS  /var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6aSVOg.s 			page 47


 1125 0040 21F0F000 		bic	r0, r1, #240
 1126 0044 A168     		ldr	r1, [r4, #8]
 1127 0046 0143     		orrs	r1, r1, r0
 1128 0048 5960     		str	r1, [r3, #4]
 1129 004a 0AE0     		b	.L147
 1130              	.LVL108:
 1131              	.L145:
 836:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 1132              		.loc 1 836 0
 1133 004c 1368     		ldr	r3, [r2]
 1134 004e 23F00703 		bic	r3, r3, #7
 1135 0052 0B43     		orrs	r3, r3, r1
 1136 0054 1360     		str	r3, [r2]
 840:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 1137              		.loc 1 840 0
 1138 0056 1368     		ldr	r3, [r2]
 1139 0058 03F00703 		and	r3, r3, #7
 1140 005c 9942     		cmp	r1, r3
 1141 005e D4D1     		bne	.L148
 1142 0060 DCE7     		b	.L149
 1143              	.LVL109:
 1144              	.L147:
 868:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 1145              		.loc 1 868 0
 1146 0062 D207     		lsls	r2, r2, #31
 1147 0064 06D4     		bmi	.L152
 1148              	.L160:
 915:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 1149              		.loc 1 915 0
 1150 0066 2F4A     		ldr	r2, .L186
 1151 0068 1368     		ldr	r3, [r2]
 1152 006a 03F00703 		and	r3, r3, #7
 1153 006e 9D42     		cmp	r5, r3
 1154 0070 29D3     		bcc	.L153
 1155 0072 32E0     		b	.L154
 1156              	.L152:
 873:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 1157              		.loc 1 873 0
 1158 0074 6368     		ldr	r3, [r4, #4]
 1159 0076 2C4E     		ldr	r6, .L186+4
 1160 0078 012B     		cmp	r3, #1
 876:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 1161              		.loc 1 876 0
 1162 007a 3268     		ldr	r2, [r6]
 873:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 1163              		.loc 1 873 0
 1164 007c 02D1     		bne	.L155
 876:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 1165              		.loc 1 876 0
 1166 007e 12F4003F 		tst	r2, #131072
 1167 0082 06E0     		b	.L184
 1168              	.L155:
 882:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 1169              		.loc 1 882 0
 1170 0084 022B     		cmp	r3, #2
 1171 0086 02D1     		bne	.L157
 885:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
ARM GAS  /var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6aSVOg.s 			page 48


 1172              		.loc 1 885 0
 1173 0088 12F0007F 		tst	r2, #33554432
 1174 008c 01E0     		b	.L184
 1175              	.L157:
 894:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 1176              		.loc 1 894 0
 1177 008e 12F0020F 		tst	r2, #2
 1178              	.L184:
 1179 0092 BAD0     		beq	.L148
 899:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 1180              		.loc 1 899 0
 1181 0094 7268     		ldr	r2, [r6, #4]
 906:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 1182              		.loc 1 906 0
 1183 0096 41F28838 		movw	r8, #5000
 899:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 1184              		.loc 1 899 0
 1185 009a 22F00302 		bic	r2, r2, #3
 1186 009e 1343     		orrs	r3, r3, r2
 1187 00a0 7360     		str	r3, [r6, #4]
 902:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 1188              		.loc 1 902 0
 1189 00a2 FFF7FEFF 		bl	HAL_GetTick
 1190              	.LVL110:
 1191 00a6 0746     		mov	r7, r0
 1192              	.LVL111:
 1193              	.L158:
 904:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****     {
 1194              		.loc 1 904 0
 1195 00a8 7368     		ldr	r3, [r6, #4]
 1196 00aa 6268     		ldr	r2, [r4, #4]
 1197 00ac 03F00C03 		and	r3, r3, #12
 1198 00b0 B3EB820F 		cmp	r3, r2, lsl #2
 1199 00b4 D7D0     		beq	.L160
 906:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       {
 1200              		.loc 1 906 0
 1201 00b6 FFF7FEFF 		bl	HAL_GetTick
 1202              	.LVL112:
 1203 00ba C01B     		subs	r0, r0, r7
 1204 00bc 4045     		cmp	r0, r8
 1205 00be F3D9     		bls	.L158
 908:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****       }
 1206              		.loc 1 908 0
 1207 00c0 0320     		movs	r0, #3
 950:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 1208              		.loc 1 950 0
 1209 00c2 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 1210              	.LVL113:
 1211              	.L153:
 918:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 1212              		.loc 1 918 0
 1213 00c6 1368     		ldr	r3, [r2]
 1214 00c8 23F00703 		bic	r3, r3, #7
 1215 00cc 2B43     		orrs	r3, r3, r5
 1216 00ce 1360     		str	r3, [r2]
 922:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 1217              		.loc 1 922 0
ARM GAS  /var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6aSVOg.s 			page 49


 1218 00d0 1368     		ldr	r3, [r2]
 1219 00d2 03F00703 		and	r3, r3, #7
 1220 00d6 9D42     		cmp	r5, r3
 1221 00d8 97D1     		bne	.L148
 1222              	.L154:
 930:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 1223              		.loc 1 930 0
 1224 00da 2168     		ldr	r1, [r4]
 1225 00dc 124D     		ldr	r5, .L186+4
 1226              	.LVL114:
 1227 00de 11F0040F 		tst	r1, #4
 1228 00e2 05D0     		beq	.L162
 933:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 1229              		.loc 1 933 0
 1230 00e4 6B68     		ldr	r3, [r5, #4]
 1231 00e6 23F4E062 		bic	r2, r3, #1792
 1232 00ea E368     		ldr	r3, [r4, #12]
 1233 00ec 1343     		orrs	r3, r3, r2
 1234 00ee 6B60     		str	r3, [r5, #4]
 1235              	.L162:
 937:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 1236              		.loc 1 937 0
 1237 00f0 0B07     		lsls	r3, r1, #28
 1238 00f2 06D5     		bpl	.L163
 940:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 1239              		.loc 1 940 0
 1240 00f4 6B68     		ldr	r3, [r5, #4]
 1241 00f6 2269     		ldr	r2, [r4, #16]
 1242 00f8 23F46053 		bic	r3, r3, #14336
 1243 00fc 43EAC203 		orr	r3, r3, r2, lsl #3
 1244 0100 6B60     		str	r3, [r5, #4]
 1245              	.L163:
 944:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 1246              		.loc 1 944 0
 1247 0102 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 1248              	.LVL115:
 1249 0106 6B68     		ldr	r3, [r5, #4]
 1250 0108 084A     		ldr	r2, .L186+8
 1251 010a C3F30313 		ubfx	r3, r3, #4, #4
 1252 010e D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 1253 0110 D840     		lsrs	r0, r0, r3
 1254 0112 074B     		ldr	r3, .L186+12
 1255 0114 1860     		str	r0, [r3]
 947:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 1256              		.loc 1 947 0
 1257 0116 074B     		ldr	r3, .L186+16
 1258 0118 1868     		ldr	r0, [r3]
 1259 011a FFF7FEFF 		bl	HAL_InitTick
 1260              	.LVL116:
 949:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** }
 1261              		.loc 1 949 0
 1262 011e 0020     		movs	r0, #0
 1263 0120 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 1264              	.LVL117:
 1265              	.L187:
 1266              		.align	2
 1267              	.L186:
ARM GAS  /var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6aSVOg.s 			page 50


 1268 0124 00200240 		.word	1073881088
 1269 0128 00100240 		.word	1073876992
 1270 012c 00000000 		.word	AHBPrescTable
 1271 0130 00000000 		.word	SystemCoreClock
 1272 0134 00000000 		.word	uwTickPrio
 1273              		.cfi_endproc
 1274              	.LFE67:
 1276              		.section	.text.HAL_RCC_GetHCLKFreq,"ax",%progbits
 1277              		.align	1
 1278              		.global	HAL_RCC_GetHCLKFreq
 1279              		.thumb
 1280              		.thumb_func
 1282              	HAL_RCC_GetHCLKFreq:
 1283              	.LFB72:
1177:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   return SystemCoreClock;
 1284              		.loc 1 1177 0
 1285              		.cfi_startproc
 1286              		@ args = 0, pretend = 0, frame = 0
 1287              		@ frame_needed = 0, uses_anonymous_args = 0
 1288              		@ link register save eliminated.
1179:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 1289              		.loc 1 1179 0
 1290 0000 014B     		ldr	r3, .L189
 1291 0002 1868     		ldr	r0, [r3]
 1292 0004 7047     		bx	lr
 1293              	.L190:
 1294 0006 00BF     		.align	2
 1295              	.L189:
 1296 0008 00000000 		.word	SystemCoreClock
 1297              		.cfi_endproc
 1298              	.LFE72:
 1300              		.section	.text.HAL_RCC_GetPCLK1Freq,"ax",%progbits
 1301              		.align	1
 1302              		.global	HAL_RCC_GetPCLK1Freq
 1303              		.thumb
 1304              		.thumb_func
 1306              	HAL_RCC_GetPCLK1Freq:
 1307              	.LFB73:
1188:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
 1308              		.loc 1 1188 0
 1309              		.cfi_startproc
 1310              		@ args = 0, pretend = 0, frame = 0
 1311              		@ frame_needed = 0, uses_anonymous_args = 0
 1312              		@ link register save eliminated.
1190:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** }
 1313              		.loc 1 1190 0
 1314 0000 044B     		ldr	r3, .L192
 1315 0002 054A     		ldr	r2, .L192+4
 1316 0004 5B68     		ldr	r3, [r3, #4]
 1317 0006 C3F30223 		ubfx	r3, r3, #8, #3
 1318 000a D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 1319 000c 034A     		ldr	r2, .L192+8
 1320 000e 1068     		ldr	r0, [r2]
1191:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 1321              		.loc 1 1191 0
 1322 0010 D840     		lsrs	r0, r0, r3
 1323 0012 7047     		bx	lr
ARM GAS  /var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6aSVOg.s 			page 51


 1324              	.L193:
 1325              		.align	2
 1326              	.L192:
 1327 0014 00100240 		.word	1073876992
 1328 0018 00000000 		.word	APBPrescTable
 1329 001c 00000000 		.word	SystemCoreClock
 1330              		.cfi_endproc
 1331              	.LFE73:
 1333              		.section	.text.HAL_RCC_GetPCLK2Freq,"ax",%progbits
 1334              		.align	1
 1335              		.global	HAL_RCC_GetPCLK2Freq
 1336              		.thumb
 1337              		.thumb_func
 1339              	HAL_RCC_GetPCLK2Freq:
 1340              	.LFB74:
1200:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
 1341              		.loc 1 1200 0
 1342              		.cfi_startproc
 1343              		@ args = 0, pretend = 0, frame = 0
 1344              		@ frame_needed = 0, uses_anonymous_args = 0
 1345              		@ link register save eliminated.
1202:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** }
 1346              		.loc 1 1202 0
 1347 0000 044B     		ldr	r3, .L195
 1348 0002 054A     		ldr	r2, .L195+4
 1349 0004 5B68     		ldr	r3, [r3, #4]
 1350 0006 C3F3C223 		ubfx	r3, r3, #11, #3
 1351 000a D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 1352 000c 034A     		ldr	r2, .L195+8
 1353 000e 1068     		ldr	r0, [r2]
1203:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 1354              		.loc 1 1203 0
 1355 0010 D840     		lsrs	r0, r0, r3
 1356 0012 7047     		bx	lr
 1357              	.L196:
 1358              		.align	2
 1359              	.L195:
 1360 0014 00100240 		.word	1073876992
 1361 0018 00000000 		.word	APBPrescTable
 1362 001c 00000000 		.word	SystemCoreClock
 1363              		.cfi_endproc
 1364              	.LFE74:
 1366              		.section	.text.HAL_RCC_GetOscConfig,"ax",%progbits
 1367              		.align	1
 1368              		.global	HAL_RCC_GetOscConfig
 1369              		.thumb
 1370              		.thumb_func
 1372              	HAL_RCC_GetOscConfig:
 1373              	.LFB75:
1213:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Check the parameters */
 1374              		.loc 1 1213 0
 1375              		.cfi_startproc
 1376              		@ args = 0, pretend = 0, frame = 0
 1377              		@ frame_needed = 0, uses_anonymous_args = 0
 1378              		@ link register save eliminated.
 1379              	.LVL118:
1218:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****                                       | RCC_OSCILLATORTYPE_LSE | RCC_OSCILLATORTYPE_LSI;
ARM GAS  /var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6aSVOg.s 			page 52


 1380              		.loc 1 1218 0
 1381 0000 0F23     		movs	r3, #15
 1382 0002 0360     		str	r3, [r0]
1227:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 1383              		.loc 1 1227 0
 1384 0004 1E4B     		ldr	r3, .L211
 1385 0006 1A68     		ldr	r2, [r3]
 1386 0008 5203     		lsls	r2, r2, #13
 1387 000a 02D5     		bpl	.L198
1229:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 1388              		.loc 1 1229 0
 1389 000c 4FF4A022 		mov	r2, #327680
 1390 0010 05E0     		b	.L200
 1391              	.L198:
1231:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 1392              		.loc 1 1231 0
 1393 0012 1A68     		ldr	r2, [r3]
 1394 0014 12F48032 		ands	r2, r2, #65536
1233:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 1395              		.loc 1 1233 0
 1396 0018 18BF     		it	ne
 1397 001a 4FF48032 		movne	r2, #65536
 1398              	.L200:
1237:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 1399              		.loc 1 1237 0
 1400 001e 4260     		str	r2, [r0, #4]
1239:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 1401              		.loc 1 1239 0
 1402 0020 5A68     		ldr	r2, [r3, #4]
 1403 0022 02F40032 		and	r2, r2, #131072
 1404 0026 8260     		str	r2, [r0, #8]
1242:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 1405              		.loc 1 1242 0
 1406 0028 1A68     		ldr	r2, [r3]
 1407 002a 12F00102 		ands	r2, r2, #1
1244:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 1408              		.loc 1 1244 0
 1409 002e 18BF     		it	ne
 1410 0030 0122     		movne	r2, #1
1248:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 1411              		.loc 1 1248 0
 1412 0032 0261     		str	r2, [r0, #16]
1251:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 1413              		.loc 1 1251 0
 1414 0034 1A68     		ldr	r2, [r3]
 1415 0036 C2F3C402 		ubfx	r2, r2, #3, #5
 1416 003a 4261     		str	r2, [r0, #20]
1254:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 1417              		.loc 1 1254 0
 1418 003c 1A6A     		ldr	r2, [r3, #32]
 1419 003e 5107     		lsls	r1, r2, #29
 1420 0040 01D5     		bpl	.L203
1256:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 1421              		.loc 1 1256 0
 1422 0042 0522     		movs	r2, #5
 1423 0044 05E0     		b	.L205
 1424              	.L203:
ARM GAS  /var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6aSVOg.s 			page 53


1258:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 1425              		.loc 1 1258 0
 1426 0046 0E4A     		ldr	r2, .L211
 1427 0048 126A     		ldr	r2, [r2, #32]
 1428 004a 12F00102 		ands	r2, r2, #1
1260:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 1429              		.loc 1 1260 0
 1430 004e 18BF     		it	ne
 1431 0050 0122     		movne	r2, #1
 1432              	.L205:
1264:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 1433              		.loc 1 1264 0
 1434 0052 C260     		str	r2, [r0, #12]
1268:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 1435              		.loc 1 1268 0
 1436 0054 5A6A     		ldr	r2, [r3, #36]
 1437 0056 12F00102 		ands	r2, r2, #1
1270:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 1438              		.loc 1 1270 0
 1439 005a 18BF     		it	ne
 1440 005c 0122     		movne	r2, #1
1274:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 1441              		.loc 1 1274 0
 1442 005e 8261     		str	r2, [r0, #24]
1279:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 1443              		.loc 1 1279 0
 1444 0060 1A68     		ldr	r2, [r3]
 1445 0062 D201     		lsls	r2, r2, #7
1281:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 1446              		.loc 1 1281 0
 1447 0064 4CBF     		ite	mi
 1448 0066 0222     		movmi	r2, #2
1285:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 1449              		.loc 1 1285 0
 1450 0068 0122     		movpl	r2, #1
 1451 006a C261     		str	r2, [r0, #28]
1287:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLMUL = (uint32_t)(RCC->CFGR & RCC_CFGR_PLLMULL);
 1452              		.loc 1 1287 0
 1453 006c 5A68     		ldr	r2, [r3, #4]
 1454 006e 02F48032 		and	r2, r2, #65536
 1455 0072 0262     		str	r2, [r0, #32]
1288:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #if defined(RCC_CR_PLL2ON)
 1456              		.loc 1 1288 0
 1457 0074 5B68     		ldr	r3, [r3, #4]
 1458 0076 03F47013 		and	r3, r3, #3932160
 1459 007a 4362     		str	r3, [r0, #36]
 1460 007c 7047     		bx	lr
 1461              	.L212:
 1462 007e 00BF     		.align	2
 1463              	.L211:
 1464 0080 00100240 		.word	1073876992
 1465              		.cfi_endproc
 1466              	.LFE75:
 1468              		.section	.text.HAL_RCC_GetClockConfig,"ax",%progbits
 1469              		.align	1
 1470              		.global	HAL_RCC_GetClockConfig
 1471              		.thumb
ARM GAS  /var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6aSVOg.s 			page 54


 1472              		.thumb_func
 1474              	HAL_RCC_GetClockConfig:
 1475              	.LFB76:
1313:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Check the parameters */
 1476              		.loc 1 1313 0
 1477              		.cfi_startproc
 1478              		@ args = 0, pretend = 0, frame = 0
 1479              		@ frame_needed = 0, uses_anonymous_args = 0
 1480              		@ link register save eliminated.
 1481              	.LVL119:
1319:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 1482              		.loc 1 1319 0
 1483 0000 0F23     		movs	r3, #15
 1484 0002 0360     		str	r3, [r0]
1322:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 1485              		.loc 1 1322 0
 1486 0004 0B4B     		ldr	r3, .L214
 1487 0006 5A68     		ldr	r2, [r3, #4]
 1488 0008 02F00302 		and	r2, r2, #3
 1489 000c 4260     		str	r2, [r0, #4]
1325:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 1490              		.loc 1 1325 0
 1491 000e 5A68     		ldr	r2, [r3, #4]
 1492 0010 02F0F002 		and	r2, r2, #240
 1493 0014 8260     		str	r2, [r0, #8]
1328:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 1494              		.loc 1 1328 0
 1495 0016 5A68     		ldr	r2, [r3, #4]
 1496 0018 02F4E062 		and	r2, r2, #1792
 1497 001c C260     		str	r2, [r0, #12]
1331:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 1498              		.loc 1 1331 0
 1499 001e 5B68     		ldr	r3, [r3, #4]
 1500 0020 DB08     		lsrs	r3, r3, #3
 1501 0022 03F4E063 		and	r3, r3, #1792
 1502 0026 0361     		str	r3, [r0, #16]
1335:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** #else
 1503              		.loc 1 1335 0
 1504 0028 034B     		ldr	r3, .L214+4
 1505 002a 1B68     		ldr	r3, [r3]
 1506 002c 03F00703 		and	r3, r3, #7
 1507 0030 0B60     		str	r3, [r1]
 1508 0032 7047     		bx	lr
 1509              	.L215:
 1510              		.align	2
 1511              	.L214:
 1512 0034 00100240 		.word	1073876992
 1513 0038 00200240 		.word	1073881088
 1514              		.cfi_endproc
 1515              	.LFE76:
 1517              		.section	.text.HAL_RCC_CSSCallback,"ax",%progbits
 1518              		.align	1
 1519              		.weak	HAL_RCC_CSSCallback
 1520              		.thumb
 1521              		.thumb_func
 1523              	HAL_RCC_CSSCallback:
 1524              	.LFB79:
ARM GAS  /var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6aSVOg.s 			page 55


1373:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** }
1374:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
1375:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** /**
1376:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @brief  RCC Clock Security System interrupt callback
1377:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   * @retval none
1378:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   */
1379:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** __weak void HAL_RCC_CSSCallback(void)
1380:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** {
 1525              		.loc 1 1380 0
 1526              		.cfi_startproc
 1527              		@ args = 0, pretend = 0, frame = 0
 1528              		@ frame_needed = 0, uses_anonymous_args = 0
 1529              		@ link register save eliminated.
 1530 0000 7047     		bx	lr
 1531              		.cfi_endproc
 1532              	.LFE79:
 1534              		.section	.text.HAL_RCC_NMI_IRQHandler,"ax",%progbits
 1535              		.align	1
 1536              		.global	HAL_RCC_NMI_IRQHandler
 1537              		.thumb
 1538              		.thumb_func
 1540              	HAL_RCC_NMI_IRQHandler:
 1541              	.LFB77:
1348:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Check RCC CSSF flag  */
 1542              		.loc 1 1348 0
 1543              		.cfi_startproc
 1544              		@ args = 0, pretend = 0, frame = 0
 1545              		@ frame_needed = 0, uses_anonymous_args = 0
1348:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   /* Check RCC CSSF flag  */
 1546              		.loc 1 1348 0
 1547 0000 08B5     		push	{r3, lr}
 1548              	.LCFI10:
 1549              		.cfi_def_cfa_offset 8
 1550              		.cfi_offset 3, -8
 1551              		.cfi_offset 14, -4
1350:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   {
 1552              		.loc 1 1350 0
 1553 0002 054B     		ldr	r3, .L222
 1554 0004 9B68     		ldr	r3, [r3, #8]
 1555 0006 1B06     		lsls	r3, r3, #24
 1556 0008 04D5     		bpl	.L217
1353:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c **** 
 1557              		.loc 1 1353 0
 1558 000a FFF7FEFF 		bl	HAL_RCC_CSSCallback
 1559              	.LVL120:
1356:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc.c ****   }
 1560              		.loc 1 1356 0
 1561 000e 034B     		ldr	r3, .L222+4
 1562 0010 8022     		movs	r2, #128
 1563 0012 1A70     		strb	r2, [r3]
 1564              	.L217:
 1565 0014 08BD     		pop	{r3, pc}
 1566              	.L223:
 1567 0016 00BF     		.align	2
 1568              	.L222:
 1569 0018 00100240 		.word	1073876992
 1570 001c 0A100240 		.word	1073877002
ARM GAS  /var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6aSVOg.s 			page 56


 1571              		.cfi_endproc
 1572              	.LFE77:
 1574              		.section	.rodata
 1575              		.set	.LANCHOR0,. + 0
 1576              	.LC0:
 1577 0000 02       		.byte	2
 1578 0001 03       		.byte	3
 1579 0002 04       		.byte	4
 1580 0003 05       		.byte	5
 1581 0004 06       		.byte	6
 1582 0005 07       		.byte	7
 1583 0006 08       		.byte	8
 1584 0007 09       		.byte	9
 1585 0008 0A       		.byte	10
 1586 0009 0B       		.byte	11
 1587 000a 0C       		.byte	12
 1588 000b 0D       		.byte	13
 1589 000c 0E       		.byte	14
 1590 000d 0F       		.byte	15
 1591 000e 10       		.byte	16
 1592 000f 10       		.byte	16
 1593              	.LC1:
 1594 0010 01       		.byte	1
 1595 0011 02       		.byte	2
 1596              		.text
 1597              	.Letext0:
 1598              		.file 2 "/usr/local/Cellar/gcc-arm-none-eabi/20160928/arm-none-eabi/include/machine/_default_types
 1599              		.file 3 "/usr/local/Cellar/gcc-arm-none-eabi/20160928/arm-none-eabi/include/sys/_stdint.h"
 1600              		.file 4 "./Drivers1/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 1601              		.file 5 "./Drivers1/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h"
 1602              		.file 6 "./Drivers1/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 1603              		.file 7 "./Drivers1/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h"
 1604              		.file 8 "./Drivers1/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h"
 1605              		.file 9 "./Drivers1/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 1606              		.file 10 "./Drivers1/CMSIS/Include/core_cm3.h"
 1607              		.file 11 "./Drivers1/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h"
 1608              		.file 12 "./Drivers1/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
ARM GAS  /var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6aSVOg.s 			page 57


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f1xx_hal_rcc.c
/var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6aSVOg.s:20     .text.HAL_RCC_DeInit:0000000000000000 $t
/var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6aSVOg.s:25     .text.HAL_RCC_DeInit:0000000000000000 HAL_RCC_DeInit
/var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6aSVOg.s:186    .text.HAL_RCC_DeInit:00000000000000d0 $d
/var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6aSVOg.s:194    .text.HAL_RCC_OscConfig:0000000000000000 $t
/var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6aSVOg.s:199    .text.HAL_RCC_OscConfig:0000000000000000 HAL_RCC_OscConfig
/var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6aSVOg.s:670    .text.HAL_RCC_OscConfig:0000000000000278 $d
/var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6aSVOg.s:678    .text.HAL_RCC_OscConfig:000000000000028c $t
/var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6aSVOg.s:804    .text.HAL_RCC_OscConfig:000000000000033c $d
/var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6aSVOg.s:810    .text.HAL_RCC_MCOConfig:0000000000000000 $t
/var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6aSVOg.s:815    .text.HAL_RCC_MCOConfig:0000000000000000 HAL_RCC_MCOConfig
/var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6aSVOg.s:894    .text.HAL_RCC_MCOConfig:0000000000000048 $d
/var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6aSVOg.s:900    .text.HAL_RCC_EnableCSS:0000000000000000 $t
/var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6aSVOg.s:905    .text.HAL_RCC_EnableCSS:0000000000000000 HAL_RCC_EnableCSS
/var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6aSVOg.s:920    .text.HAL_RCC_EnableCSS:0000000000000008 $d
/var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6aSVOg.s:925    .text.HAL_RCC_DisableCSS:0000000000000000 $t
/var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6aSVOg.s:930    .text.HAL_RCC_DisableCSS:0000000000000000 HAL_RCC_DisableCSS
/var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6aSVOg.s:945    .text.HAL_RCC_DisableCSS:0000000000000008 $d
/var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6aSVOg.s:950    .text.HAL_RCC_GetSysClockFreq:0000000000000000 $t
/var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6aSVOg.s:955    .text.HAL_RCC_GetSysClockFreq:0000000000000000 HAL_RCC_GetSysClockFreq
/var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6aSVOg.s:1054   .text.HAL_RCC_GetSysClockFreq:0000000000000064 $d
/var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6aSVOg.s:1062   .text.HAL_RCC_ClockConfig:0000000000000000 $t
/var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6aSVOg.s:1067   .text.HAL_RCC_ClockConfig:0000000000000000 HAL_RCC_ClockConfig
/var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6aSVOg.s:1268   .text.HAL_RCC_ClockConfig:0000000000000124 $d
/var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6aSVOg.s:1277   .text.HAL_RCC_GetHCLKFreq:0000000000000000 $t
/var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6aSVOg.s:1282   .text.HAL_RCC_GetHCLKFreq:0000000000000000 HAL_RCC_GetHCLKFreq
/var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6aSVOg.s:1296   .text.HAL_RCC_GetHCLKFreq:0000000000000008 $d
/var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6aSVOg.s:1301   .text.HAL_RCC_GetPCLK1Freq:0000000000000000 $t
/var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6aSVOg.s:1306   .text.HAL_RCC_GetPCLK1Freq:0000000000000000 HAL_RCC_GetPCLK1Freq
/var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6aSVOg.s:1327   .text.HAL_RCC_GetPCLK1Freq:0000000000000014 $d
/var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6aSVOg.s:1334   .text.HAL_RCC_GetPCLK2Freq:0000000000000000 $t
/var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6aSVOg.s:1339   .text.HAL_RCC_GetPCLK2Freq:0000000000000000 HAL_RCC_GetPCLK2Freq
/var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6aSVOg.s:1360   .text.HAL_RCC_GetPCLK2Freq:0000000000000014 $d
/var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6aSVOg.s:1367   .text.HAL_RCC_GetOscConfig:0000000000000000 $t
/var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6aSVOg.s:1372   .text.HAL_RCC_GetOscConfig:0000000000000000 HAL_RCC_GetOscConfig
/var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6aSVOg.s:1464   .text.HAL_RCC_GetOscConfig:0000000000000080 $d
/var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6aSVOg.s:1469   .text.HAL_RCC_GetClockConfig:0000000000000000 $t
/var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6aSVOg.s:1474   .text.HAL_RCC_GetClockConfig:0000000000000000 HAL_RCC_GetClockConfig
/var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6aSVOg.s:1512   .text.HAL_RCC_GetClockConfig:0000000000000034 $d
/var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6aSVOg.s:1518   .text.HAL_RCC_CSSCallback:0000000000000000 $t
/var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6aSVOg.s:1523   .text.HAL_RCC_CSSCallback:0000000000000000 HAL_RCC_CSSCallback
/var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6aSVOg.s:1535   .text.HAL_RCC_NMI_IRQHandler:0000000000000000 $t
/var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6aSVOg.s:1540   .text.HAL_RCC_NMI_IRQHandler:0000000000000000 HAL_RCC_NMI_IRQHandler
/var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6aSVOg.s:1569   .text.HAL_RCC_NMI_IRQHandler:0000000000000018 $d
                     .debug_frame:0000000000000010 $d

UNDEFINED SYMBOLS
HAL_GetTick
HAL_InitTick
SystemCoreClock
uwTickPrio
memset
HAL_GPIO_Init
AHBPrescTable
APBPrescTable
