
RTC_And_Alarm_With_Interrupt.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000067a8  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000ec  08006958  08006958  00007958  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006a44  08006a44  00008068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08006a44  08006a44  00007a44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006a4c  08006a4c  00008068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006a4c  08006a4c  00007a4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006a50  08006a50  00007a50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08006a54  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000007ac  20000068  08006abc  00008068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000814  08006abc  00008814  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00008068  2**0
                  CONTENTS, READONLY
 12 .debug_info   000148f5  00000000  00000000  00008098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002dfc  00000000  00000000  0001c98d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001180  00000000  00000000  0001f790  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d5d  00000000  00000000  00020910  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002b3bf  00000000  00000000  0002166d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001451d  00000000  00000000  0004ca2c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001036d9  00000000  00000000  00060f49  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00164622  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000050a0  00000000  00000000  00164668  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000078  00000000  00000000  00169708  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000068 	.word	0x20000068
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08006940 	.word	0x08006940

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	2000006c 	.word	0x2000006c
 80001ec:	08006940 	.word	0x08006940

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b988 	b.w	80005b8 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	468e      	mov	lr, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	4688      	mov	r8, r1
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d14a      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4617      	mov	r7, r2
 80002d4:	d962      	bls.n	800039c <__udivmoddi4+0xdc>
 80002d6:	fab2 f682 	clz	r6, r2
 80002da:	b14e      	cbz	r6, 80002f0 <__udivmoddi4+0x30>
 80002dc:	f1c6 0320 	rsb	r3, r6, #32
 80002e0:	fa01 f806 	lsl.w	r8, r1, r6
 80002e4:	fa20 f303 	lsr.w	r3, r0, r3
 80002e8:	40b7      	lsls	r7, r6
 80002ea:	ea43 0808 	orr.w	r8, r3, r8
 80002ee:	40b4      	lsls	r4, r6
 80002f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f4:	fa1f fc87 	uxth.w	ip, r7
 80002f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002fc:	0c23      	lsrs	r3, r4, #16
 80002fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000302:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000306:	fb01 f20c 	mul.w	r2, r1, ip
 800030a:	429a      	cmp	r2, r3
 800030c:	d909      	bls.n	8000322 <__udivmoddi4+0x62>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f101 30ff 	add.w	r0, r1, #4294967295
 8000314:	f080 80ea 	bcs.w	80004ec <__udivmoddi4+0x22c>
 8000318:	429a      	cmp	r2, r3
 800031a:	f240 80e7 	bls.w	80004ec <__udivmoddi4+0x22c>
 800031e:	3902      	subs	r1, #2
 8000320:	443b      	add	r3, r7
 8000322:	1a9a      	subs	r2, r3, r2
 8000324:	b2a3      	uxth	r3, r4
 8000326:	fbb2 f0fe 	udiv	r0, r2, lr
 800032a:	fb0e 2210 	mls	r2, lr, r0, r2
 800032e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000332:	fb00 fc0c 	mul.w	ip, r0, ip
 8000336:	459c      	cmp	ip, r3
 8000338:	d909      	bls.n	800034e <__udivmoddi4+0x8e>
 800033a:	18fb      	adds	r3, r7, r3
 800033c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000340:	f080 80d6 	bcs.w	80004f0 <__udivmoddi4+0x230>
 8000344:	459c      	cmp	ip, r3
 8000346:	f240 80d3 	bls.w	80004f0 <__udivmoddi4+0x230>
 800034a:	443b      	add	r3, r7
 800034c:	3802      	subs	r0, #2
 800034e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000352:	eba3 030c 	sub.w	r3, r3, ip
 8000356:	2100      	movs	r1, #0
 8000358:	b11d      	cbz	r5, 8000362 <__udivmoddi4+0xa2>
 800035a:	40f3      	lsrs	r3, r6
 800035c:	2200      	movs	r2, #0
 800035e:	e9c5 3200 	strd	r3, r2, [r5]
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d905      	bls.n	8000376 <__udivmoddi4+0xb6>
 800036a:	b10d      	cbz	r5, 8000370 <__udivmoddi4+0xb0>
 800036c:	e9c5 0100 	strd	r0, r1, [r5]
 8000370:	2100      	movs	r1, #0
 8000372:	4608      	mov	r0, r1
 8000374:	e7f5      	b.n	8000362 <__udivmoddi4+0xa2>
 8000376:	fab3 f183 	clz	r1, r3
 800037a:	2900      	cmp	r1, #0
 800037c:	d146      	bne.n	800040c <__udivmoddi4+0x14c>
 800037e:	4573      	cmp	r3, lr
 8000380:	d302      	bcc.n	8000388 <__udivmoddi4+0xc8>
 8000382:	4282      	cmp	r2, r0
 8000384:	f200 8105 	bhi.w	8000592 <__udivmoddi4+0x2d2>
 8000388:	1a84      	subs	r4, r0, r2
 800038a:	eb6e 0203 	sbc.w	r2, lr, r3
 800038e:	2001      	movs	r0, #1
 8000390:	4690      	mov	r8, r2
 8000392:	2d00      	cmp	r5, #0
 8000394:	d0e5      	beq.n	8000362 <__udivmoddi4+0xa2>
 8000396:	e9c5 4800 	strd	r4, r8, [r5]
 800039a:	e7e2      	b.n	8000362 <__udivmoddi4+0xa2>
 800039c:	2a00      	cmp	r2, #0
 800039e:	f000 8090 	beq.w	80004c2 <__udivmoddi4+0x202>
 80003a2:	fab2 f682 	clz	r6, r2
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	f040 80a4 	bne.w	80004f4 <__udivmoddi4+0x234>
 80003ac:	1a8a      	subs	r2, r1, r2
 80003ae:	0c03      	lsrs	r3, r0, #16
 80003b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003b4:	b280      	uxth	r0, r0
 80003b6:	b2bc      	uxth	r4, r7
 80003b8:	2101      	movs	r1, #1
 80003ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80003be:	fb0e 221c 	mls	r2, lr, ip, r2
 80003c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003c6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ca:	429a      	cmp	r2, r3
 80003cc:	d907      	bls.n	80003de <__udivmoddi4+0x11e>
 80003ce:	18fb      	adds	r3, r7, r3
 80003d0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003d4:	d202      	bcs.n	80003dc <__udivmoddi4+0x11c>
 80003d6:	429a      	cmp	r2, r3
 80003d8:	f200 80e0 	bhi.w	800059c <__udivmoddi4+0x2dc>
 80003dc:	46c4      	mov	ip, r8
 80003de:	1a9b      	subs	r3, r3, r2
 80003e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003ec:	fb02 f404 	mul.w	r4, r2, r4
 80003f0:	429c      	cmp	r4, r3
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0x144>
 80003f4:	18fb      	adds	r3, r7, r3
 80003f6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0x142>
 80003fc:	429c      	cmp	r4, r3
 80003fe:	f200 80ca 	bhi.w	8000596 <__udivmoddi4+0x2d6>
 8000402:	4602      	mov	r2, r0
 8000404:	1b1b      	subs	r3, r3, r4
 8000406:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800040a:	e7a5      	b.n	8000358 <__udivmoddi4+0x98>
 800040c:	f1c1 0620 	rsb	r6, r1, #32
 8000410:	408b      	lsls	r3, r1
 8000412:	fa22 f706 	lsr.w	r7, r2, r6
 8000416:	431f      	orrs	r7, r3
 8000418:	fa0e f401 	lsl.w	r4, lr, r1
 800041c:	fa20 f306 	lsr.w	r3, r0, r6
 8000420:	fa2e fe06 	lsr.w	lr, lr, r6
 8000424:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000428:	4323      	orrs	r3, r4
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	fa1f fc87 	uxth.w	ip, r7
 8000432:	fbbe f0f9 	udiv	r0, lr, r9
 8000436:	0c1c      	lsrs	r4, r3, #16
 8000438:	fb09 ee10 	mls	lr, r9, r0, lr
 800043c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000440:	fb00 fe0c 	mul.w	lr, r0, ip
 8000444:	45a6      	cmp	lr, r4
 8000446:	fa02 f201 	lsl.w	r2, r2, r1
 800044a:	d909      	bls.n	8000460 <__udivmoddi4+0x1a0>
 800044c:	193c      	adds	r4, r7, r4
 800044e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000452:	f080 809c 	bcs.w	800058e <__udivmoddi4+0x2ce>
 8000456:	45a6      	cmp	lr, r4
 8000458:	f240 8099 	bls.w	800058e <__udivmoddi4+0x2ce>
 800045c:	3802      	subs	r0, #2
 800045e:	443c      	add	r4, r7
 8000460:	eba4 040e 	sub.w	r4, r4, lr
 8000464:	fa1f fe83 	uxth.w	lr, r3
 8000468:	fbb4 f3f9 	udiv	r3, r4, r9
 800046c:	fb09 4413 	mls	r4, r9, r3, r4
 8000470:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000474:	fb03 fc0c 	mul.w	ip, r3, ip
 8000478:	45a4      	cmp	ip, r4
 800047a:	d908      	bls.n	800048e <__udivmoddi4+0x1ce>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000482:	f080 8082 	bcs.w	800058a <__udivmoddi4+0x2ca>
 8000486:	45a4      	cmp	ip, r4
 8000488:	d97f      	bls.n	800058a <__udivmoddi4+0x2ca>
 800048a:	3b02      	subs	r3, #2
 800048c:	443c      	add	r4, r7
 800048e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000492:	eba4 040c 	sub.w	r4, r4, ip
 8000496:	fba0 ec02 	umull	lr, ip, r0, r2
 800049a:	4564      	cmp	r4, ip
 800049c:	4673      	mov	r3, lr
 800049e:	46e1      	mov	r9, ip
 80004a0:	d362      	bcc.n	8000568 <__udivmoddi4+0x2a8>
 80004a2:	d05f      	beq.n	8000564 <__udivmoddi4+0x2a4>
 80004a4:	b15d      	cbz	r5, 80004be <__udivmoddi4+0x1fe>
 80004a6:	ebb8 0203 	subs.w	r2, r8, r3
 80004aa:	eb64 0409 	sbc.w	r4, r4, r9
 80004ae:	fa04 f606 	lsl.w	r6, r4, r6
 80004b2:	fa22 f301 	lsr.w	r3, r2, r1
 80004b6:	431e      	orrs	r6, r3
 80004b8:	40cc      	lsrs	r4, r1
 80004ba:	e9c5 6400 	strd	r6, r4, [r5]
 80004be:	2100      	movs	r1, #0
 80004c0:	e74f      	b.n	8000362 <__udivmoddi4+0xa2>
 80004c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004c6:	0c01      	lsrs	r1, r0, #16
 80004c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004cc:	b280      	uxth	r0, r0
 80004ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004d2:	463b      	mov	r3, r7
 80004d4:	4638      	mov	r0, r7
 80004d6:	463c      	mov	r4, r7
 80004d8:	46b8      	mov	r8, r7
 80004da:	46be      	mov	lr, r7
 80004dc:	2620      	movs	r6, #32
 80004de:	fbb1 f1f7 	udiv	r1, r1, r7
 80004e2:	eba2 0208 	sub.w	r2, r2, r8
 80004e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ea:	e766      	b.n	80003ba <__udivmoddi4+0xfa>
 80004ec:	4601      	mov	r1, r0
 80004ee:	e718      	b.n	8000322 <__udivmoddi4+0x62>
 80004f0:	4610      	mov	r0, r2
 80004f2:	e72c      	b.n	800034e <__udivmoddi4+0x8e>
 80004f4:	f1c6 0220 	rsb	r2, r6, #32
 80004f8:	fa2e f302 	lsr.w	r3, lr, r2
 80004fc:	40b7      	lsls	r7, r6
 80004fe:	40b1      	lsls	r1, r6
 8000500:	fa20 f202 	lsr.w	r2, r0, r2
 8000504:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000508:	430a      	orrs	r2, r1
 800050a:	fbb3 f8fe 	udiv	r8, r3, lr
 800050e:	b2bc      	uxth	r4, r7
 8000510:	fb0e 3318 	mls	r3, lr, r8, r3
 8000514:	0c11      	lsrs	r1, r2, #16
 8000516:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800051a:	fb08 f904 	mul.w	r9, r8, r4
 800051e:	40b0      	lsls	r0, r6
 8000520:	4589      	cmp	r9, r1
 8000522:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000526:	b280      	uxth	r0, r0
 8000528:	d93e      	bls.n	80005a8 <__udivmoddi4+0x2e8>
 800052a:	1879      	adds	r1, r7, r1
 800052c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000530:	d201      	bcs.n	8000536 <__udivmoddi4+0x276>
 8000532:	4589      	cmp	r9, r1
 8000534:	d81f      	bhi.n	8000576 <__udivmoddi4+0x2b6>
 8000536:	eba1 0109 	sub.w	r1, r1, r9
 800053a:	fbb1 f9fe 	udiv	r9, r1, lr
 800053e:	fb09 f804 	mul.w	r8, r9, r4
 8000542:	fb0e 1119 	mls	r1, lr, r9, r1
 8000546:	b292      	uxth	r2, r2
 8000548:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800054c:	4542      	cmp	r2, r8
 800054e:	d229      	bcs.n	80005a4 <__udivmoddi4+0x2e4>
 8000550:	18ba      	adds	r2, r7, r2
 8000552:	f109 31ff 	add.w	r1, r9, #4294967295
 8000556:	d2c4      	bcs.n	80004e2 <__udivmoddi4+0x222>
 8000558:	4542      	cmp	r2, r8
 800055a:	d2c2      	bcs.n	80004e2 <__udivmoddi4+0x222>
 800055c:	f1a9 0102 	sub.w	r1, r9, #2
 8000560:	443a      	add	r2, r7
 8000562:	e7be      	b.n	80004e2 <__udivmoddi4+0x222>
 8000564:	45f0      	cmp	r8, lr
 8000566:	d29d      	bcs.n	80004a4 <__udivmoddi4+0x1e4>
 8000568:	ebbe 0302 	subs.w	r3, lr, r2
 800056c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000570:	3801      	subs	r0, #1
 8000572:	46e1      	mov	r9, ip
 8000574:	e796      	b.n	80004a4 <__udivmoddi4+0x1e4>
 8000576:	eba7 0909 	sub.w	r9, r7, r9
 800057a:	4449      	add	r1, r9
 800057c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000580:	fbb1 f9fe 	udiv	r9, r1, lr
 8000584:	fb09 f804 	mul.w	r8, r9, r4
 8000588:	e7db      	b.n	8000542 <__udivmoddi4+0x282>
 800058a:	4673      	mov	r3, lr
 800058c:	e77f      	b.n	800048e <__udivmoddi4+0x1ce>
 800058e:	4650      	mov	r0, sl
 8000590:	e766      	b.n	8000460 <__udivmoddi4+0x1a0>
 8000592:	4608      	mov	r0, r1
 8000594:	e6fd      	b.n	8000392 <__udivmoddi4+0xd2>
 8000596:	443b      	add	r3, r7
 8000598:	3a02      	subs	r2, #2
 800059a:	e733      	b.n	8000404 <__udivmoddi4+0x144>
 800059c:	f1ac 0c02 	sub.w	ip, ip, #2
 80005a0:	443b      	add	r3, r7
 80005a2:	e71c      	b.n	80003de <__udivmoddi4+0x11e>
 80005a4:	4649      	mov	r1, r9
 80005a6:	e79c      	b.n	80004e2 <__udivmoddi4+0x222>
 80005a8:	eba1 0109 	sub.w	r1, r1, r9
 80005ac:	46c4      	mov	ip, r8
 80005ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b2:	fb09 f804 	mul.w	r8, r9, r4
 80005b6:	e7c4      	b.n	8000542 <__udivmoddi4+0x282>

080005b8 <__aeabi_idiv0>:
 80005b8:	4770      	bx	lr
 80005ba:	bf00      	nop

080005bc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005c0:	f000 fe61 	bl	8001286 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005c4:	f000 f888 	bl	80006d8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005c8:	f000 fa2a 	bl	8000a20 <MX_GPIO_Init>
  MX_LPUART1_UART_Init();
 80005cc:	f000 f93c 	bl	8000848 <MX_LPUART1_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 80005d0:	f000 f9f8 	bl	80009c4 <MX_USB_OTG_FS_PCD_Init>
  MX_RTC_Init();
 80005d4:	f000 f966 	bl	80008a4 <MX_RTC_Init>
  MX_IWDG_Init();
 80005d8:	f000 f918 	bl	800080c <MX_IWDG_Init>
  MX_CAN1_Init();
 80005dc:	f000 f8e2 	bl	80007a4 <MX_CAN1_Init>
  /* USER CODE BEGIN 2 */
  canfil.FilterBank = 0;
 80005e0:	4b36      	ldr	r3, [pc, #216]	@ (80006bc <main+0x100>)
 80005e2:	2200      	movs	r2, #0
 80005e4:	615a      	str	r2, [r3, #20]
  canfil.FilterMode = CAN_FILTERMODE_IDMASK;
 80005e6:	4b35      	ldr	r3, [pc, #212]	@ (80006bc <main+0x100>)
 80005e8:	2200      	movs	r2, #0
 80005ea:	619a      	str	r2, [r3, #24]
  canfil.FilterFIFOAssignment = CAN_RX_FIFO0;
 80005ec:	4b33      	ldr	r3, [pc, #204]	@ (80006bc <main+0x100>)
 80005ee:	2200      	movs	r2, #0
 80005f0:	611a      	str	r2, [r3, #16]
  canfil.FilterIdHigh = 0;
 80005f2:	4b32      	ldr	r3, [pc, #200]	@ (80006bc <main+0x100>)
 80005f4:	2200      	movs	r2, #0
 80005f6:	601a      	str	r2, [r3, #0]
  canfil.FilterIdLow = 0;
 80005f8:	4b30      	ldr	r3, [pc, #192]	@ (80006bc <main+0x100>)
 80005fa:	2200      	movs	r2, #0
 80005fc:	605a      	str	r2, [r3, #4]
  canfil.FilterMaskIdHigh = 0;
 80005fe:	4b2f      	ldr	r3, [pc, #188]	@ (80006bc <main+0x100>)
 8000600:	2200      	movs	r2, #0
 8000602:	609a      	str	r2, [r3, #8]
  canfil.FilterMaskIdLow = 0;
 8000604:	4b2d      	ldr	r3, [pc, #180]	@ (80006bc <main+0x100>)
 8000606:	2200      	movs	r2, #0
 8000608:	60da      	str	r2, [r3, #12]
  canfil.FilterScale = CAN_FILTERSCALE_32BIT;
 800060a:	4b2c      	ldr	r3, [pc, #176]	@ (80006bc <main+0x100>)
 800060c:	2201      	movs	r2, #1
 800060e:	61da      	str	r2, [r3, #28]
  canfil.FilterActivation = ENABLE;
 8000610:	4b2a      	ldr	r3, [pc, #168]	@ (80006bc <main+0x100>)
 8000612:	2201      	movs	r2, #1
 8000614:	621a      	str	r2, [r3, #32]
  canfil.SlaveStartFilterBank = 14;
 8000616:	4b29      	ldr	r3, [pc, #164]	@ (80006bc <main+0x100>)
 8000618:	220e      	movs	r2, #14
 800061a:	625a      	str	r2, [r3, #36]	@ 0x24

  HAL_CAN_ConfigFilter(&hcan1,&canfil);
 800061c:	4927      	ldr	r1, [pc, #156]	@ (80006bc <main+0x100>)
 800061e:	4828      	ldr	r0, [pc, #160]	@ (80006c0 <main+0x104>)
 8000620:	f000 ffc6 	bl	80015b0 <HAL_CAN_ConfigFilter>
  HAL_CAN_Start(&hcan1);
 8000624:	4826      	ldr	r0, [pc, #152]	@ (80006c0 <main+0x104>)
 8000626:	f001 f8a3 	bl	8001770 <HAL_CAN_Start>
  HAL_CAN_ActivateNotification(&hcan1,CAN_IT_RX_FIFO0_MSG_PENDING);
 800062a:	2102      	movs	r1, #2
 800062c:	4824      	ldr	r0, [pc, #144]	@ (80006c0 <main+0x104>)
 800062e:	f001 fb0a 	bl	8001c46 <HAL_CAN_ActivateNotification>

  /* USER CODE BEGIN CAN_TX_INIT */
  txHeader.StdId = 0x123;              // CAN ID you want
 8000632:	4b24      	ldr	r3, [pc, #144]	@ (80006c4 <main+0x108>)
 8000634:	f240 1223 	movw	r2, #291	@ 0x123
 8000638:	601a      	str	r2, [r3, #0]
  txHeader.ExtId = 0;                  // unused for standard ID
 800063a:	4b22      	ldr	r3, [pc, #136]	@ (80006c4 <main+0x108>)
 800063c:	2200      	movs	r2, #0
 800063e:	605a      	str	r2, [r3, #4]
  txHeader.IDE   = CAN_ID_STD;         // standard frame
 8000640:	4b20      	ldr	r3, [pc, #128]	@ (80006c4 <main+0x108>)
 8000642:	2200      	movs	r2, #0
 8000644:	609a      	str	r2, [r3, #8]
  txHeader.RTR   = CAN_RTR_DATA;       // data frame
 8000646:	4b1f      	ldr	r3, [pc, #124]	@ (80006c4 <main+0x108>)
 8000648:	2200      	movs	r2, #0
 800064a:	60da      	str	r2, [r3, #12]
  txHeader.DLC   = 8;                  // 0â€“8 bytes
 800064c:	4b1d      	ldr	r3, [pc, #116]	@ (80006c4 <main+0x108>)
 800064e:	2208      	movs	r2, #8
 8000650:	611a      	str	r2, [r3, #16]
  txHeader.TransmitGlobalTime = DISABLE;
 8000652:	4b1c      	ldr	r3, [pc, #112]	@ (80006c4 <main+0x108>)
 8000654:	2200      	movs	r2, #0
 8000656:	751a      	strb	r2, [r3, #20]
  while (1)
  {
    /* USER CODE END WHILE */
	  static uint32_t lastTick = 0;

	  if (HAL_GetTick() - lastTick > 1000)   // every 1 second
 8000658:	f000 fe7e 	bl	8001358 <HAL_GetTick>
 800065c:	4602      	mov	r2, r0
 800065e:	4b1a      	ldr	r3, [pc, #104]	@ (80006c8 <main+0x10c>)
 8000660:	681b      	ldr	r3, [r3, #0]
 8000662:	1ad3      	subs	r3, r2, r3
 8000664:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000668:	d924      	bls.n	80006b4 <main+0xf8>
	  {
	      lastTick = HAL_GetTick();
 800066a:	f000 fe75 	bl	8001358 <HAL_GetTick>
 800066e:	4603      	mov	r3, r0
 8000670:	4a15      	ldr	r2, [pc, #84]	@ (80006c8 <main+0x10c>)
 8000672:	6013      	str	r3, [r2, #0]

	      canTX[0] = 0xDE;
 8000674:	4b15      	ldr	r3, [pc, #84]	@ (80006cc <main+0x110>)
 8000676:	22de      	movs	r2, #222	@ 0xde
 8000678:	701a      	strb	r2, [r3, #0]
	      canTX[1] = 0xAD;
 800067a:	4b14      	ldr	r3, [pc, #80]	@ (80006cc <main+0x110>)
 800067c:	22ad      	movs	r2, #173	@ 0xad
 800067e:	705a      	strb	r2, [r3, #1]
	      canTX[2] = 0xBE;
 8000680:	4b12      	ldr	r3, [pc, #72]	@ (80006cc <main+0x110>)
 8000682:	22be      	movs	r2, #190	@ 0xbe
 8000684:	709a      	strb	r2, [r3, #2]
	      canTX[3] = 0xEF;
 8000686:	4b11      	ldr	r3, [pc, #68]	@ (80006cc <main+0x110>)
 8000688:	22ef      	movs	r2, #239	@ 0xef
 800068a:	70da      	strb	r2, [r3, #3]
	      canTX[4] = 0x01;
 800068c:	4b0f      	ldr	r3, [pc, #60]	@ (80006cc <main+0x110>)
 800068e:	2201      	movs	r2, #1
 8000690:	711a      	strb	r2, [r3, #4]
	      canTX[5] = 0x02;
 8000692:	4b0e      	ldr	r3, [pc, #56]	@ (80006cc <main+0x110>)
 8000694:	2202      	movs	r2, #2
 8000696:	715a      	strb	r2, [r3, #5]
	      canTX[6] = 0x03;
 8000698:	4b0c      	ldr	r3, [pc, #48]	@ (80006cc <main+0x110>)
 800069a:	2203      	movs	r2, #3
 800069c:	719a      	strb	r2, [r3, #6]
	      canTX[7] = 0x04;
 800069e:	4b0b      	ldr	r3, [pc, #44]	@ (80006cc <main+0x110>)
 80006a0:	2204      	movs	r2, #4
 80006a2:	71da      	strb	r2, [r3, #7]

	      HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_7);
 80006a4:	2180      	movs	r1, #128	@ 0x80
 80006a6:	480a      	ldr	r0, [pc, #40]	@ (80006d0 <main+0x114>)
 80006a8:	f001 ffde 	bl	8002668 <HAL_GPIO_TogglePin>
	      CAN_Send(canTX, 8);
 80006ac:	2108      	movs	r1, #8
 80006ae:	4807      	ldr	r0, [pc, #28]	@ (80006cc <main+0x110>)
 80006b0:	f000 faba 	bl	8000c28 <CAN_Send>
	  }

	  printf("Sent! \n");
 80006b4:	4807      	ldr	r0, [pc, #28]	@ (80006d4 <main+0x118>)
 80006b6:	f005 fae1 	bl	8005c7c <puts>
  {
 80006ba:	e7cd      	b.n	8000658 <main+0x9c>
 80006bc:	2000064c 	.word	0x2000064c
 80006c0:	20000084 	.word	0x20000084
 80006c4:	20000698 	.word	0x20000698
 80006c8:	200006bc 	.word	0x200006bc
 80006cc:	200006b0 	.word	0x200006b0
 80006d0:	48000400 	.word	0x48000400
 80006d4:	08006958 	.word	0x08006958

080006d8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006d8:	b580      	push	{r7, lr}
 80006da:	b096      	sub	sp, #88	@ 0x58
 80006dc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006de:	f107 0314 	add.w	r3, r7, #20
 80006e2:	2244      	movs	r2, #68	@ 0x44
 80006e4:	2100      	movs	r1, #0
 80006e6:	4618      	mov	r0, r3
 80006e8:	f005 fba8 	bl	8005e3c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006ec:	463b      	mov	r3, r7
 80006ee:	2200      	movs	r2, #0
 80006f0:	601a      	str	r2, [r3, #0]
 80006f2:	605a      	str	r2, [r3, #4]
 80006f4:	609a      	str	r2, [r3, #8]
 80006f6:	60da      	str	r2, [r3, #12]
 80006f8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80006fa:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80006fe:	f002 f96f 	bl	80029e0 <HAL_PWREx_ControlVoltageScaling>
 8000702:	4603      	mov	r3, r0
 8000704:	2b00      	cmp	r3, #0
 8000706:	d001      	beq.n	800070c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000708:	f000 fac6 	bl	8000c98 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 800070c:	f002 f94a 	bl	80029a4 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8000710:	4b23      	ldr	r3, [pc, #140]	@ (80007a0 <SystemClock_Config+0xc8>)
 8000712:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000716:	4a22      	ldr	r2, [pc, #136]	@ (80007a0 <SystemClock_Config+0xc8>)
 8000718:	f023 0318 	bic.w	r3, r3, #24
 800071c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_LSE
 8000720:	231c      	movs	r3, #28
 8000722:	617b      	str	r3, [r7, #20]
                              |RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000724:	2301      	movs	r3, #1
 8000726:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000728:	2301      	movs	r3, #1
 800072a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800072c:	2301      	movs	r3, #1
 800072e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000730:	2300      	movs	r3, #0
 8000732:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000734:	2360      	movs	r3, #96	@ 0x60
 8000736:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000738:	2302      	movs	r3, #2
 800073a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 800073c:	2301      	movs	r3, #1
 800073e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000740:	2301      	movs	r3, #1
 8000742:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 16;
 8000744:	2310      	movs	r3, #16
 8000746:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000748:	2302      	movs	r3, #2
 800074a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800074c:	2302      	movs	r3, #2
 800074e:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000750:	2302      	movs	r3, #2
 8000752:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000754:	f107 0314 	add.w	r3, r7, #20
 8000758:	4618      	mov	r0, r3
 800075a:	f002 f9b7 	bl	8002acc <HAL_RCC_OscConfig>
 800075e:	4603      	mov	r3, r0
 8000760:	2b00      	cmp	r3, #0
 8000762:	d001      	beq.n	8000768 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8000764:	f000 fa98 	bl	8000c98 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000768:	230f      	movs	r3, #15
 800076a:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800076c:	2303      	movs	r3, #3
 800076e:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8000770:	2380      	movs	r3, #128	@ 0x80
 8000772:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000774:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000778:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800077a:	2300      	movs	r3, #0
 800077c:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800077e:	463b      	mov	r3, r7
 8000780:	2100      	movs	r1, #0
 8000782:	4618      	mov	r0, r3
 8000784:	f002 fdbc 	bl	8003300 <HAL_RCC_ClockConfig>
 8000788:	4603      	mov	r3, r0
 800078a:	2b00      	cmp	r3, #0
 800078c:	d001      	beq.n	8000792 <SystemClock_Config+0xba>
  {
    Error_Handler();
 800078e:	f000 fa83 	bl	8000c98 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8000792:	f003 fad5 	bl	8003d40 <HAL_RCCEx_EnableMSIPLLMode>
}
 8000796:	bf00      	nop
 8000798:	3758      	adds	r7, #88	@ 0x58
 800079a:	46bd      	mov	sp, r7
 800079c:	bd80      	pop	{r7, pc}
 800079e:	bf00      	nop
 80007a0:	40021000 	.word	0x40021000

080007a4 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 80007a4:	b580      	push	{r7, lr}
 80007a6:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 80007a8:	4b16      	ldr	r3, [pc, #88]	@ (8000804 <MX_CAN1_Init+0x60>)
 80007aa:	4a17      	ldr	r2, [pc, #92]	@ (8000808 <MX_CAN1_Init+0x64>)
 80007ac:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 16;
 80007ae:	4b15      	ldr	r3, [pc, #84]	@ (8000804 <MX_CAN1_Init+0x60>)
 80007b0:	2210      	movs	r2, #16
 80007b2:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 80007b4:	4b13      	ldr	r3, [pc, #76]	@ (8000804 <MX_CAN1_Init+0x60>)
 80007b6:	2200      	movs	r2, #0
 80007b8:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80007ba:	4b12      	ldr	r3, [pc, #72]	@ (8000804 <MX_CAN1_Init+0x60>)
 80007bc:	2200      	movs	r2, #0
 80007be:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_1TQ;
 80007c0:	4b10      	ldr	r3, [pc, #64]	@ (8000804 <MX_CAN1_Init+0x60>)
 80007c2:	2200      	movs	r2, #0
 80007c4:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 80007c6:	4b0f      	ldr	r3, [pc, #60]	@ (8000804 <MX_CAN1_Init+0x60>)
 80007c8:	2200      	movs	r2, #0
 80007ca:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 80007cc:	4b0d      	ldr	r3, [pc, #52]	@ (8000804 <MX_CAN1_Init+0x60>)
 80007ce:	2200      	movs	r2, #0
 80007d0:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 80007d2:	4b0c      	ldr	r3, [pc, #48]	@ (8000804 <MX_CAN1_Init+0x60>)
 80007d4:	2200      	movs	r2, #0
 80007d6:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 80007d8:	4b0a      	ldr	r3, [pc, #40]	@ (8000804 <MX_CAN1_Init+0x60>)
 80007da:	2200      	movs	r2, #0
 80007dc:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 80007de:	4b09      	ldr	r3, [pc, #36]	@ (8000804 <MX_CAN1_Init+0x60>)
 80007e0:	2200      	movs	r2, #0
 80007e2:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 80007e4:	4b07      	ldr	r3, [pc, #28]	@ (8000804 <MX_CAN1_Init+0x60>)
 80007e6:	2200      	movs	r2, #0
 80007e8:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 80007ea:	4b06      	ldr	r3, [pc, #24]	@ (8000804 <MX_CAN1_Init+0x60>)
 80007ec:	2200      	movs	r2, #0
 80007ee:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 80007f0:	4804      	ldr	r0, [pc, #16]	@ (8000804 <MX_CAN1_Init+0x60>)
 80007f2:	f000 fde1 	bl	80013b8 <HAL_CAN_Init>
 80007f6:	4603      	mov	r3, r0
 80007f8:	2b00      	cmp	r3, #0
 80007fa:	d001      	beq.n	8000800 <MX_CAN1_Init+0x5c>
  {
    Error_Handler();
 80007fc:	f000 fa4c 	bl	8000c98 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8000800:	bf00      	nop
 8000802:	bd80      	pop	{r7, pc}
 8000804:	20000084 	.word	0x20000084
 8000808:	40006400 	.word	0x40006400

0800080c <MX_IWDG_Init>:
  * @brief IWDG Initialization Function
  * @param None
  * @retval None
  */
static void MX_IWDG_Init(void)
{
 800080c:	b580      	push	{r7, lr}
 800080e:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 8000810:	4b0b      	ldr	r3, [pc, #44]	@ (8000840 <MX_IWDG_Init+0x34>)
 8000812:	4a0c      	ldr	r2, [pc, #48]	@ (8000844 <MX_IWDG_Init+0x38>)
 8000814:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_128;
 8000816:	4b0a      	ldr	r3, [pc, #40]	@ (8000840 <MX_IWDG_Init+0x34>)
 8000818:	2205      	movs	r2, #5
 800081a:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Window = 1000;
 800081c:	4b08      	ldr	r3, [pc, #32]	@ (8000840 <MX_IWDG_Init+0x34>)
 800081e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000822:	60da      	str	r2, [r3, #12]
  hiwdg.Init.Reload = 1000;
 8000824:	4b06      	ldr	r3, [pc, #24]	@ (8000840 <MX_IWDG_Init+0x34>)
 8000826:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800082a:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 800082c:	4804      	ldr	r0, [pc, #16]	@ (8000840 <MX_IWDG_Init+0x34>)
 800082e:	f001 ff35 	bl	800269c <HAL_IWDG_Init>
 8000832:	4603      	mov	r3, r0
 8000834:	2b00      	cmp	r3, #0
 8000836:	d001      	beq.n	800083c <MX_IWDG_Init+0x30>
  {
    Error_Handler();
 8000838:	f000 fa2e 	bl	8000c98 <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 800083c:	bf00      	nop
 800083e:	bd80      	pop	{r7, pc}
 8000840:	200000ac 	.word	0x200000ac
 8000844:	40003000 	.word	0x40003000

08000848 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8000848:	b580      	push	{r7, lr}
 800084a:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 800084c:	4b12      	ldr	r3, [pc, #72]	@ (8000898 <MX_LPUART1_UART_Init+0x50>)
 800084e:	4a13      	ldr	r2, [pc, #76]	@ (800089c <MX_LPUART1_UART_Init+0x54>)
 8000850:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 209700;
 8000852:	4b11      	ldr	r3, [pc, #68]	@ (8000898 <MX_LPUART1_UART_Init+0x50>)
 8000854:	4a12      	ldr	r2, [pc, #72]	@ (80008a0 <MX_LPUART1_UART_Init+0x58>)
 8000856:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_7B;
 8000858:	4b0f      	ldr	r3, [pc, #60]	@ (8000898 <MX_LPUART1_UART_Init+0x50>)
 800085a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800085e:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8000860:	4b0d      	ldr	r3, [pc, #52]	@ (8000898 <MX_LPUART1_UART_Init+0x50>)
 8000862:	2200      	movs	r2, #0
 8000864:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8000866:	4b0c      	ldr	r3, [pc, #48]	@ (8000898 <MX_LPUART1_UART_Init+0x50>)
 8000868:	2200      	movs	r2, #0
 800086a:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 800086c:	4b0a      	ldr	r3, [pc, #40]	@ (8000898 <MX_LPUART1_UART_Init+0x50>)
 800086e:	220c      	movs	r2, #12
 8000870:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000872:	4b09      	ldr	r3, [pc, #36]	@ (8000898 <MX_LPUART1_UART_Init+0x50>)
 8000874:	2200      	movs	r2, #0
 8000876:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000878:	4b07      	ldr	r3, [pc, #28]	@ (8000898 <MX_LPUART1_UART_Init+0x50>)
 800087a:	2200      	movs	r2, #0
 800087c:	621a      	str	r2, [r3, #32]
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800087e:	4b06      	ldr	r3, [pc, #24]	@ (8000898 <MX_LPUART1_UART_Init+0x50>)
 8000880:	2200      	movs	r2, #0
 8000882:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8000884:	4804      	ldr	r0, [pc, #16]	@ (8000898 <MX_LPUART1_UART_Init+0x50>)
 8000886:	f004 f901 	bl	8004a8c <HAL_UART_Init>
 800088a:	4603      	mov	r3, r0
 800088c:	2b00      	cmp	r3, #0
 800088e:	d001      	beq.n	8000894 <MX_LPUART1_UART_Init+0x4c>
  {
    Error_Handler();
 8000890:	f000 fa02 	bl	8000c98 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8000894:	bf00      	nop
 8000896:	bd80      	pop	{r7, pc}
 8000898:	200000bc 	.word	0x200000bc
 800089c:	40008000 	.word	0x40008000
 80008a0:	00033324 	.word	0x00033324

080008a4 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80008a4:	b580      	push	{r7, lr}
 80008a6:	b092      	sub	sp, #72	@ 0x48
 80008a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80008aa:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80008ae:	2200      	movs	r2, #0
 80008b0:	601a      	str	r2, [r3, #0]
 80008b2:	605a      	str	r2, [r3, #4]
 80008b4:	609a      	str	r2, [r3, #8]
 80008b6:	60da      	str	r2, [r3, #12]
 80008b8:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 80008ba:	2300      	movs	r3, #0
 80008bc:	633b      	str	r3, [r7, #48]	@ 0x30
  RTC_AlarmTypeDef sAlarm = {0};
 80008be:	1d3b      	adds	r3, r7, #4
 80008c0:	222c      	movs	r2, #44	@ 0x2c
 80008c2:	2100      	movs	r1, #0
 80008c4:	4618      	mov	r0, r3
 80008c6:	f005 fab9 	bl	8005e3c <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80008ca:	4b3c      	ldr	r3, [pc, #240]	@ (80009bc <MX_RTC_Init+0x118>)
 80008cc:	4a3c      	ldr	r2, [pc, #240]	@ (80009c0 <MX_RTC_Init+0x11c>)
 80008ce:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80008d0:	4b3a      	ldr	r3, [pc, #232]	@ (80009bc <MX_RTC_Init+0x118>)
 80008d2:	2200      	movs	r2, #0
 80008d4:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80008d6:	4b39      	ldr	r3, [pc, #228]	@ (80009bc <MX_RTC_Init+0x118>)
 80008d8:	227f      	movs	r2, #127	@ 0x7f
 80008da:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80008dc:	4b37      	ldr	r3, [pc, #220]	@ (80009bc <MX_RTC_Init+0x118>)
 80008de:	22ff      	movs	r2, #255	@ 0xff
 80008e0:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80008e2:	4b36      	ldr	r3, [pc, #216]	@ (80009bc <MX_RTC_Init+0x118>)
 80008e4:	2200      	movs	r2, #0
 80008e6:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 80008e8:	4b34      	ldr	r3, [pc, #208]	@ (80009bc <MX_RTC_Init+0x118>)
 80008ea:	2200      	movs	r2, #0
 80008ec:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80008ee:	4b33      	ldr	r3, [pc, #204]	@ (80009bc <MX_RTC_Init+0x118>)
 80008f0:	2200      	movs	r2, #0
 80008f2:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80008f4:	4b31      	ldr	r3, [pc, #196]	@ (80009bc <MX_RTC_Init+0x118>)
 80008f6:	2200      	movs	r2, #0
 80008f8:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80008fa:	4830      	ldr	r0, [pc, #192]	@ (80009bc <MX_RTC_Init+0x118>)
 80008fc:	f003 fbfe 	bl	80040fc <HAL_RTC_Init>
 8000900:	4603      	mov	r3, r0
 8000902:	2b00      	cmp	r3, #0
 8000904:	d001      	beq.n	800090a <MX_RTC_Init+0x66>
  {
    Error_Handler();
 8000906:	f000 f9c7 	bl	8000c98 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 800090a:	2300      	movs	r3, #0
 800090c:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
  sTime.Minutes = 0x0;
 8000910:	2300      	movs	r3, #0
 8000912:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
  sTime.Seconds = 0x1;
 8000916:	2301      	movs	r3, #1
 8000918:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800091c:	2300      	movs	r3, #0
 800091e:	643b      	str	r3, [r7, #64]	@ 0x40
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000920:	2300      	movs	r3, #0
 8000922:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8000924:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8000928:	2201      	movs	r2, #1
 800092a:	4619      	mov	r1, r3
 800092c:	4823      	ldr	r0, [pc, #140]	@ (80009bc <MX_RTC_Init+0x118>)
 800092e:	f003 fc6d 	bl	800420c <HAL_RTC_SetTime>
 8000932:	4603      	mov	r3, r0
 8000934:	2b00      	cmp	r3, #0
 8000936:	d001      	beq.n	800093c <MX_RTC_Init+0x98>
  {
    Error_Handler();
 8000938:	f000 f9ae 	bl	8000c98 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 800093c:	2301      	movs	r3, #1
 800093e:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  sDate.Month = RTC_MONTH_JANUARY;
 8000942:	2301      	movs	r3, #1
 8000944:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
  sDate.Date = 0x1;
 8000948:	2301      	movs	r3, #1
 800094a:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
  sDate.Year = 0x0;
 800094e:	2300      	movs	r3, #0
 8000950:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8000954:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000958:	2201      	movs	r2, #1
 800095a:	4619      	mov	r1, r3
 800095c:	4817      	ldr	r0, [pc, #92]	@ (80009bc <MX_RTC_Init+0x118>)
 800095e:	f003 fcf2 	bl	8004346 <HAL_RTC_SetDate>
 8000962:	4603      	mov	r3, r0
 8000964:	2b00      	cmp	r3, #0
 8000966:	d001      	beq.n	800096c <MX_RTC_Init+0xc8>
  {
    Error_Handler();
 8000968:	f000 f996 	bl	8000c98 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 800096c:	2300      	movs	r3, #0
 800096e:	713b      	strb	r3, [r7, #4]
  sAlarm.AlarmTime.Minutes = 0x0;
 8000970:	2300      	movs	r3, #0
 8000972:	717b      	strb	r3, [r7, #5]
  sAlarm.AlarmTime.Seconds = 0x0;
 8000974:	2300      	movs	r3, #0
 8000976:	71bb      	strb	r3, [r7, #6]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8000978:	2300      	movs	r3, #0
 800097a:	60bb      	str	r3, [r7, #8]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800097c:	2300      	movs	r3, #0
 800097e:	613b      	str	r3, [r7, #16]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000980:	2300      	movs	r3, #0
 8000982:	617b      	str	r3, [r7, #20]
  sAlarm.AlarmMask = RTC_ALARMMASK_ALL;
 8000984:	f04f 3380 	mov.w	r3, #2155905152	@ 0x80808080
 8000988:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 800098a:	2300      	movs	r3, #0
 800098c:	623b      	str	r3, [r7, #32]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 800098e:	2300      	movs	r3, #0
 8000990:	627b      	str	r3, [r7, #36]	@ 0x24
  sAlarm.AlarmDateWeekDay = 0x1;
 8000992:	2301      	movs	r3, #1
 8000994:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
  sAlarm.Alarm = RTC_ALARM_A;
 8000998:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800099c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 800099e:	1d3b      	adds	r3, r7, #4
 80009a0:	2201      	movs	r2, #1
 80009a2:	4619      	mov	r1, r3
 80009a4:	4805      	ldr	r0, [pc, #20]	@ (80009bc <MX_RTC_Init+0x118>)
 80009a6:	f003 fd55 	bl	8004454 <HAL_RTC_SetAlarm_IT>
 80009aa:	4603      	mov	r3, r0
 80009ac:	2b00      	cmp	r3, #0
 80009ae:	d001      	beq.n	80009b4 <MX_RTC_Init+0x110>
  {
    Error_Handler();
 80009b0:	f000 f972 	bl	8000c98 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80009b4:	bf00      	nop
 80009b6:	3748      	adds	r7, #72	@ 0x48
 80009b8:	46bd      	mov	sp, r7
 80009ba:	bd80      	pop	{r7, pc}
 80009bc:	20000144 	.word	0x20000144
 80009c0:	40002800 	.word	0x40002800

080009c4 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 80009c4:	b580      	push	{r7, lr}
 80009c6:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80009c8:	4b14      	ldr	r3, [pc, #80]	@ (8000a1c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009ca:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80009ce:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 80009d0:	4b12      	ldr	r3, [pc, #72]	@ (8000a1c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009d2:	2206      	movs	r2, #6
 80009d4:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80009d6:	4b11      	ldr	r3, [pc, #68]	@ (8000a1c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009d8:	2202      	movs	r2, #2
 80009da:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80009dc:	4b0f      	ldr	r3, [pc, #60]	@ (8000a1c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009de:	2202      	movs	r2, #2
 80009e0:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 80009e2:	4b0e      	ldr	r3, [pc, #56]	@ (8000a1c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009e4:	2201      	movs	r2, #1
 80009e6:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80009e8:	4b0c      	ldr	r3, [pc, #48]	@ (8000a1c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009ea:	2200      	movs	r2, #0
 80009ec:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80009ee:	4b0b      	ldr	r3, [pc, #44]	@ (8000a1c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009f0:	2200      	movs	r2, #0
 80009f2:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 80009f4:	4b09      	ldr	r3, [pc, #36]	@ (8000a1c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009f6:	2201      	movs	r2, #1
 80009f8:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80009fa:	4b08      	ldr	r3, [pc, #32]	@ (8000a1c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009fc:	2200      	movs	r2, #0
 80009fe:	73da      	strb	r2, [r3, #15]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8000a00:	4b06      	ldr	r3, [pc, #24]	@ (8000a1c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000a02:	2201      	movs	r2, #1
 8000a04:	739a      	strb	r2, [r3, #14]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8000a06:	4805      	ldr	r0, [pc, #20]	@ (8000a1c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000a08:	f001 fe99 	bl	800273e <HAL_PCD_Init>
 8000a0c:	4603      	mov	r3, r0
 8000a0e:	2b00      	cmp	r3, #0
 8000a10:	d001      	beq.n	8000a16 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8000a12:	f000 f941 	bl	8000c98 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8000a16:	bf00      	nop
 8000a18:	bd80      	pop	{r7, pc}
 8000a1a:	bf00      	nop
 8000a1c:	20000168 	.word	0x20000168

08000a20 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	b08c      	sub	sp, #48	@ 0x30
 8000a24:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a26:	f107 031c 	add.w	r3, r7, #28
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	601a      	str	r2, [r3, #0]
 8000a2e:	605a      	str	r2, [r3, #4]
 8000a30:	609a      	str	r2, [r3, #8]
 8000a32:	60da      	str	r2, [r3, #12]
 8000a34:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a36:	4b48      	ldr	r3, [pc, #288]	@ (8000b58 <MX_GPIO_Init+0x138>)
 8000a38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a3a:	4a47      	ldr	r2, [pc, #284]	@ (8000b58 <MX_GPIO_Init+0x138>)
 8000a3c:	f043 0304 	orr.w	r3, r3, #4
 8000a40:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a42:	4b45      	ldr	r3, [pc, #276]	@ (8000b58 <MX_GPIO_Init+0x138>)
 8000a44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a46:	f003 0304 	and.w	r3, r3, #4
 8000a4a:	61bb      	str	r3, [r7, #24]
 8000a4c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a4e:	4b42      	ldr	r3, [pc, #264]	@ (8000b58 <MX_GPIO_Init+0x138>)
 8000a50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a52:	4a41      	ldr	r2, [pc, #260]	@ (8000b58 <MX_GPIO_Init+0x138>)
 8000a54:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000a58:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a5a:	4b3f      	ldr	r3, [pc, #252]	@ (8000b58 <MX_GPIO_Init+0x138>)
 8000a5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a5e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000a62:	617b      	str	r3, [r7, #20]
 8000a64:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a66:	4b3c      	ldr	r3, [pc, #240]	@ (8000b58 <MX_GPIO_Init+0x138>)
 8000a68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a6a:	4a3b      	ldr	r2, [pc, #236]	@ (8000b58 <MX_GPIO_Init+0x138>)
 8000a6c:	f043 0302 	orr.w	r3, r3, #2
 8000a70:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a72:	4b39      	ldr	r3, [pc, #228]	@ (8000b58 <MX_GPIO_Init+0x138>)
 8000a74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a76:	f003 0302 	and.w	r3, r3, #2
 8000a7a:	613b      	str	r3, [r7, #16]
 8000a7c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000a7e:	4b36      	ldr	r3, [pc, #216]	@ (8000b58 <MX_GPIO_Init+0x138>)
 8000a80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a82:	4a35      	ldr	r2, [pc, #212]	@ (8000b58 <MX_GPIO_Init+0x138>)
 8000a84:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000a88:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a8a:	4b33      	ldr	r3, [pc, #204]	@ (8000b58 <MX_GPIO_Init+0x138>)
 8000a8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a8e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000a92:	60fb      	str	r3, [r7, #12]
 8000a94:	68fb      	ldr	r3, [r7, #12]
  HAL_PWREx_EnableVddIO2();
 8000a96:	f002 f809 	bl	8002aac <HAL_PWREx_EnableVddIO2>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a9a:	4b2f      	ldr	r3, [pc, #188]	@ (8000b58 <MX_GPIO_Init+0x138>)
 8000a9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a9e:	4a2e      	ldr	r2, [pc, #184]	@ (8000b58 <MX_GPIO_Init+0x138>)
 8000aa0:	f043 0301 	orr.w	r3, r3, #1
 8000aa4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000aa6:	4b2c      	ldr	r3, [pc, #176]	@ (8000b58 <MX_GPIO_Init+0x138>)
 8000aa8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000aaa:	f003 0301 	and.w	r3, r3, #1
 8000aae:	60bb      	str	r3, [r7, #8]
 8000ab0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ab2:	4b29      	ldr	r3, [pc, #164]	@ (8000b58 <MX_GPIO_Init+0x138>)
 8000ab4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ab6:	4a28      	ldr	r2, [pc, #160]	@ (8000b58 <MX_GPIO_Init+0x138>)
 8000ab8:	f043 0308 	orr.w	r3, r3, #8
 8000abc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000abe:	4b26      	ldr	r3, [pc, #152]	@ (8000b58 <MX_GPIO_Init+0x138>)
 8000ac0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ac2:	f003 0308 	and.w	r3, r3, #8
 8000ac6:	607b      	str	r3, [r7, #4]
 8000ac8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000aca:	2200      	movs	r2, #0
 8000acc:	f44f 4181 	mov.w	r1, #16512	@ 0x4080
 8000ad0:	4822      	ldr	r0, [pc, #136]	@ (8000b5c <MX_GPIO_Init+0x13c>)
 8000ad2:	f001 fdb1 	bl	8002638 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8000ad6:	2200      	movs	r2, #0
 8000ad8:	2140      	movs	r1, #64	@ 0x40
 8000ada:	4821      	ldr	r0, [pc, #132]	@ (8000b60 <MX_GPIO_Init+0x140>)
 8000adc:	f001 fdac 	bl	8002638 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000ae0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000ae4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000ae6:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000aea:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aec:	2300      	movs	r3, #0
 8000aee:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000af0:	f107 031c 	add.w	r3, r7, #28
 8000af4:	4619      	mov	r1, r3
 8000af6:	481b      	ldr	r0, [pc, #108]	@ (8000b64 <MX_GPIO_Init+0x144>)
 8000af8:	f001 fc0c 	bl	8002314 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD2_Pin;
 8000afc:	f44f 4381 	mov.w	r3, #16512	@ 0x4080
 8000b00:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b02:	2301      	movs	r3, #1
 8000b04:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b06:	2300      	movs	r3, #0
 8000b08:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b0a:	2300      	movs	r3, #0
 8000b0c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b0e:	f107 031c 	add.w	r3, r7, #28
 8000b12:	4619      	mov	r1, r3
 8000b14:	4811      	ldr	r0, [pc, #68]	@ (8000b5c <MX_GPIO_Init+0x13c>)
 8000b16:	f001 fbfd 	bl	8002314 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000b1a:	2320      	movs	r3, #32
 8000b1c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b1e:	2300      	movs	r3, #0
 8000b20:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b22:	2300      	movs	r3, #0
 8000b24:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000b26:	f107 031c 	add.w	r3, r7, #28
 8000b2a:	4619      	mov	r1, r3
 8000b2c:	480c      	ldr	r0, [pc, #48]	@ (8000b60 <MX_GPIO_Init+0x140>)
 8000b2e:	f001 fbf1 	bl	8002314 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8000b32:	2340      	movs	r3, #64	@ 0x40
 8000b34:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b36:	2301      	movs	r3, #1
 8000b38:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b3a:	2300      	movs	r3, #0
 8000b3c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b3e:	2300      	movs	r3, #0
 8000b40:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000b42:	f107 031c 	add.w	r3, r7, #28
 8000b46:	4619      	mov	r1, r3
 8000b48:	4805      	ldr	r0, [pc, #20]	@ (8000b60 <MX_GPIO_Init+0x140>)
 8000b4a:	f001 fbe3 	bl	8002314 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000b4e:	bf00      	nop
 8000b50:	3730      	adds	r7, #48	@ 0x30
 8000b52:	46bd      	mov	sp, r7
 8000b54:	bd80      	pop	{r7, pc}
 8000b56:	bf00      	nop
 8000b58:	40021000 	.word	0x40021000
 8000b5c:	48000400 	.word	0x48000400
 8000b60:	48001800 	.word	0x48001800
 8000b64:	48000800 	.word	0x48000800

08000b68 <HAL_RTC_AlarmAEventCallback>:

/* USER CODE BEGIN 4 */
void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc) {
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	b08e      	sub	sp, #56	@ 0x38
 8000b6c:	af00      	add	r7, sp, #0
 8000b6e:	6078      	str	r0, [r7, #4]
  RTC_AlarmTypeDef sAlarm;
  HAL_RTC_GetAlarm(hrtc,&sAlarm,RTC_ALARM_A,FORMAT_BIN);
 8000b70:	f107 010c 	add.w	r1, r7, #12
 8000b74:	2300      	movs	r3, #0
 8000b76:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000b7a:	6878      	ldr	r0, [r7, #4]
 8000b7c:	f003 fda6 	bl	80046cc <HAL_RTC_GetAlarm>
  if(sAlarm.AlarmTime.Seconds>58) {
 8000b80:	7bbb      	ldrb	r3, [r7, #14]
 8000b82:	2b3a      	cmp	r3, #58	@ 0x3a
 8000b84:	d902      	bls.n	8000b8c <HAL_RTC_AlarmAEventCallback+0x24>
    sAlarm.AlarmTime.Seconds=0;
 8000b86:	2300      	movs	r3, #0
 8000b88:	73bb      	strb	r3, [r7, #14]
  }else{
    sAlarm.AlarmTime.Seconds=sAlarm.AlarmTime.Seconds+1;
  }
//    while(HAL_RTC_SetAlarm_IT(hrtc, &sAlarm, FORMAT_BIN)!=HAL_OK){}
//    HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_7);
}
 8000b8a:	e003      	b.n	8000b94 <HAL_RTC_AlarmAEventCallback+0x2c>
    sAlarm.AlarmTime.Seconds=sAlarm.AlarmTime.Seconds+1;
 8000b8c:	7bbb      	ldrb	r3, [r7, #14]
 8000b8e:	3301      	adds	r3, #1
 8000b90:	b2db      	uxtb	r3, r3
 8000b92:	73bb      	strb	r3, [r7, #14]
}
 8000b94:	bf00      	nop
 8000b96:	3738      	adds	r7, #56	@ 0x38
 8000b98:	46bd      	mov	sp, r7
 8000b9a:	bd80      	pop	{r7, pc}

08000b9c <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	b084      	sub	sp, #16
 8000ba0:	af00      	add	r7, sp, #0
 8000ba2:	6078      	str	r0, [r7, #4]
    if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &rxHeader, canRX) == HAL_OK)
 8000ba4:	4b1b      	ldr	r3, [pc, #108]	@ (8000c14 <HAL_CAN_RxFifo0MsgPendingCallback+0x78>)
 8000ba6:	4a1c      	ldr	r2, [pc, #112]	@ (8000c18 <HAL_CAN_RxFifo0MsgPendingCallback+0x7c>)
 8000ba8:	2100      	movs	r1, #0
 8000baa:	6878      	ldr	r0, [r7, #4]
 8000bac:	f000 ff29 	bl	8001a02 <HAL_CAN_GetRxMessage>
 8000bb0:	4603      	mov	r3, r0
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	d104      	bne.n	8000bc0 <HAL_CAN_RxFifo0MsgPendingCallback+0x24>
    {
        HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_3); // RX activity LED
 8000bb6:	2108      	movs	r1, #8
 8000bb8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000bbc:	f001 fd54 	bl	8002668 <HAL_GPIO_TogglePin>
    }
    if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &rxHeader, canRX) == HAL_OK)
 8000bc0:	4b14      	ldr	r3, [pc, #80]	@ (8000c14 <HAL_CAN_RxFifo0MsgPendingCallback+0x78>)
 8000bc2:	4a15      	ldr	r2, [pc, #84]	@ (8000c18 <HAL_CAN_RxFifo0MsgPendingCallback+0x7c>)
 8000bc4:	2100      	movs	r1, #0
 8000bc6:	6878      	ldr	r0, [r7, #4]
 8000bc8:	f000 ff1b 	bl	8001a02 <HAL_CAN_GetRxMessage>
 8000bcc:	4603      	mov	r3, r0
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	d11c      	bne.n	8000c0c <HAL_CAN_RxFifo0MsgPendingCallback+0x70>
        {
            printf("CAN RX | ID: 0x%03lX | DLC: %d | DATA:",
 8000bd2:	4b11      	ldr	r3, [pc, #68]	@ (8000c18 <HAL_CAN_RxFifo0MsgPendingCallback+0x7c>)
 8000bd4:	681b      	ldr	r3, [r3, #0]
 8000bd6:	4a10      	ldr	r2, [pc, #64]	@ (8000c18 <HAL_CAN_RxFifo0MsgPendingCallback+0x7c>)
 8000bd8:	6912      	ldr	r2, [r2, #16]
 8000bda:	4619      	mov	r1, r3
 8000bdc:	480f      	ldr	r0, [pc, #60]	@ (8000c1c <HAL_CAN_RxFifo0MsgPendingCallback+0x80>)
 8000bde:	f004 ffe5 	bl	8005bac <iprintf>
                   rxHeader.StdId,
                   rxHeader.DLC);

            for (uint8_t i = 0; i < rxHeader.DLC; i++)
 8000be2:	2300      	movs	r3, #0
 8000be4:	73fb      	strb	r3, [r7, #15]
 8000be6:	e009      	b.n	8000bfc <HAL_CAN_RxFifo0MsgPendingCallback+0x60>
            {
                printf(" %02X", canRX[i]);
 8000be8:	7bfb      	ldrb	r3, [r7, #15]
 8000bea:	4a0a      	ldr	r2, [pc, #40]	@ (8000c14 <HAL_CAN_RxFifo0MsgPendingCallback+0x78>)
 8000bec:	5cd3      	ldrb	r3, [r2, r3]
 8000bee:	4619      	mov	r1, r3
 8000bf0:	480b      	ldr	r0, [pc, #44]	@ (8000c20 <HAL_CAN_RxFifo0MsgPendingCallback+0x84>)
 8000bf2:	f004 ffdb 	bl	8005bac <iprintf>
            for (uint8_t i = 0; i < rxHeader.DLC; i++)
 8000bf6:	7bfb      	ldrb	r3, [r7, #15]
 8000bf8:	3301      	adds	r3, #1
 8000bfa:	73fb      	strb	r3, [r7, #15]
 8000bfc:	7bfa      	ldrb	r2, [r7, #15]
 8000bfe:	4b06      	ldr	r3, [pc, #24]	@ (8000c18 <HAL_CAN_RxFifo0MsgPendingCallback+0x7c>)
 8000c00:	691b      	ldr	r3, [r3, #16]
 8000c02:	429a      	cmp	r2, r3
 8000c04:	d3f0      	bcc.n	8000be8 <HAL_CAN_RxFifo0MsgPendingCallback+0x4c>
            }

            printf("\r\n");
 8000c06:	4807      	ldr	r0, [pc, #28]	@ (8000c24 <HAL_CAN_RxFifo0MsgPendingCallback+0x88>)
 8000c08:	f005 f838 	bl	8005c7c <puts>
        }
}
 8000c0c:	bf00      	nop
 8000c0e:	3710      	adds	r7, #16
 8000c10:	46bd      	mov	sp, r7
 8000c12:	bd80      	pop	{r7, pc}
 8000c14:	20000690 	.word	0x20000690
 8000c18:	20000674 	.word	0x20000674
 8000c1c:	08006960 	.word	0x08006960
 8000c20:	08006988 	.word	0x08006988
 8000c24:	08006990 	.word	0x08006990

08000c28 <CAN_Send>:

void CAN_Send(uint8_t *data, uint8_t len)
{
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	b082      	sub	sp, #8
 8000c2c:	af00      	add	r7, sp, #0
 8000c2e:	6078      	str	r0, [r7, #4]
 8000c30:	460b      	mov	r3, r1
 8000c32:	70fb      	strb	r3, [r7, #3]
    if (len > 8) len = 8;
 8000c34:	78fb      	ldrb	r3, [r7, #3]
 8000c36:	2b08      	cmp	r3, #8
 8000c38:	d901      	bls.n	8000c3e <CAN_Send+0x16>
 8000c3a:	2308      	movs	r3, #8
 8000c3c:	70fb      	strb	r3, [r7, #3]
    txHeader.DLC = len;
 8000c3e:	78fb      	ldrb	r3, [r7, #3]
 8000c40:	4a10      	ldr	r2, [pc, #64]	@ (8000c84 <CAN_Send+0x5c>)
 8000c42:	6113      	str	r3, [r2, #16]

    if (HAL_CAN_GetTxMailboxesFreeLevel(&hcan1) > 0)
 8000c44:	4810      	ldr	r0, [pc, #64]	@ (8000c88 <CAN_Send+0x60>)
 8000c46:	f000 fea7 	bl	8001998 <HAL_CAN_GetTxMailboxesFreeLevel>
 8000c4a:	4603      	mov	r3, r0
 8000c4c:	2b00      	cmp	r3, #0
 8000c4e:	d014      	beq.n	8000c7a <CAN_Send+0x52>
    {
        if (HAL_CAN_AddTxMessage(&hcan1, &txHeader, data, &txMailbox) == HAL_OK)
 8000c50:	4b0e      	ldr	r3, [pc, #56]	@ (8000c8c <CAN_Send+0x64>)
 8000c52:	687a      	ldr	r2, [r7, #4]
 8000c54:	490b      	ldr	r1, [pc, #44]	@ (8000c84 <CAN_Send+0x5c>)
 8000c56:	480c      	ldr	r0, [pc, #48]	@ (8000c88 <CAN_Send+0x60>)
 8000c58:	f000 fdce 	bl	80017f8 <HAL_CAN_AddTxMessage>
 8000c5c:	4603      	mov	r3, r0
 8000c5e:	2b00      	cmp	r3, #0
 8000c60:	d108      	bne.n	8000c74 <CAN_Send+0x4c>
        {
            printf("CAN TX | ID: 0x%03lX | DLC: %d\r\n",
 8000c62:	4b08      	ldr	r3, [pc, #32]	@ (8000c84 <CAN_Send+0x5c>)
 8000c64:	681b      	ldr	r3, [r3, #0]
 8000c66:	4a07      	ldr	r2, [pc, #28]	@ (8000c84 <CAN_Send+0x5c>)
 8000c68:	6912      	ldr	r2, [r2, #16]
 8000c6a:	4619      	mov	r1, r3
 8000c6c:	4808      	ldr	r0, [pc, #32]	@ (8000c90 <CAN_Send+0x68>)
 8000c6e:	f004 ff9d 	bl	8005bac <iprintf>
        else
        {
            printf("CAN TX ERROR\r\n");
        }
    }
}
 8000c72:	e002      	b.n	8000c7a <CAN_Send+0x52>
            printf("CAN TX ERROR\r\n");
 8000c74:	4807      	ldr	r0, [pc, #28]	@ (8000c94 <CAN_Send+0x6c>)
 8000c76:	f005 f801 	bl	8005c7c <puts>
}
 8000c7a:	bf00      	nop
 8000c7c:	3708      	adds	r7, #8
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	bd80      	pop	{r7, pc}
 8000c82:	bf00      	nop
 8000c84:	20000698 	.word	0x20000698
 8000c88:	20000084 	.word	0x20000084
 8000c8c:	200006b8 	.word	0x200006b8
 8000c90:	08006994 	.word	0x08006994
 8000c94:	080069b8 	.word	0x080069b8

08000c98 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c98:	b480      	push	{r7}
 8000c9a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c9c:	b672      	cpsid	i
}
 8000c9e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ca0:	bf00      	nop
 8000ca2:	e7fd      	b.n	8000ca0 <Error_Handler+0x8>

08000ca4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ca4:	b480      	push	{r7}
 8000ca6:	b083      	sub	sp, #12
 8000ca8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000caa:	4b0f      	ldr	r3, [pc, #60]	@ (8000ce8 <HAL_MspInit+0x44>)
 8000cac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000cae:	4a0e      	ldr	r2, [pc, #56]	@ (8000ce8 <HAL_MspInit+0x44>)
 8000cb0:	f043 0301 	orr.w	r3, r3, #1
 8000cb4:	6613      	str	r3, [r2, #96]	@ 0x60
 8000cb6:	4b0c      	ldr	r3, [pc, #48]	@ (8000ce8 <HAL_MspInit+0x44>)
 8000cb8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000cba:	f003 0301 	and.w	r3, r3, #1
 8000cbe:	607b      	str	r3, [r7, #4]
 8000cc0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000cc2:	4b09      	ldr	r3, [pc, #36]	@ (8000ce8 <HAL_MspInit+0x44>)
 8000cc4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000cc6:	4a08      	ldr	r2, [pc, #32]	@ (8000ce8 <HAL_MspInit+0x44>)
 8000cc8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ccc:	6593      	str	r3, [r2, #88]	@ 0x58
 8000cce:	4b06      	ldr	r3, [pc, #24]	@ (8000ce8 <HAL_MspInit+0x44>)
 8000cd0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000cd2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000cd6:	603b      	str	r3, [r7, #0]
 8000cd8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000cda:	bf00      	nop
 8000cdc:	370c      	adds	r7, #12
 8000cde:	46bd      	mov	sp, r7
 8000ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce4:	4770      	bx	lr
 8000ce6:	bf00      	nop
 8000ce8:	40021000 	.word	0x40021000

08000cec <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8000cec:	b580      	push	{r7, lr}
 8000cee:	b08a      	sub	sp, #40	@ 0x28
 8000cf0:	af00      	add	r7, sp, #0
 8000cf2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cf4:	f107 0314 	add.w	r3, r7, #20
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	601a      	str	r2, [r3, #0]
 8000cfc:	605a      	str	r2, [r3, #4]
 8000cfe:	609a      	str	r2, [r3, #8]
 8000d00:	60da      	str	r2, [r3, #12]
 8000d02:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	681b      	ldr	r3, [r3, #0]
 8000d08:	4a1b      	ldr	r2, [pc, #108]	@ (8000d78 <HAL_CAN_MspInit+0x8c>)
 8000d0a:	4293      	cmp	r3, r2
 8000d0c:	d12f      	bne.n	8000d6e <HAL_CAN_MspInit+0x82>
  {
    /* USER CODE BEGIN CAN1_MspInit 0 */

    /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000d0e:	4b1b      	ldr	r3, [pc, #108]	@ (8000d7c <HAL_CAN_MspInit+0x90>)
 8000d10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d12:	4a1a      	ldr	r2, [pc, #104]	@ (8000d7c <HAL_CAN_MspInit+0x90>)
 8000d14:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000d18:	6593      	str	r3, [r2, #88]	@ 0x58
 8000d1a:	4b18      	ldr	r3, [pc, #96]	@ (8000d7c <HAL_CAN_MspInit+0x90>)
 8000d1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d1e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000d22:	613b      	str	r3, [r7, #16]
 8000d24:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000d26:	4b15      	ldr	r3, [pc, #84]	@ (8000d7c <HAL_CAN_MspInit+0x90>)
 8000d28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d2a:	4a14      	ldr	r2, [pc, #80]	@ (8000d7c <HAL_CAN_MspInit+0x90>)
 8000d2c:	f043 0308 	orr.w	r3, r3, #8
 8000d30:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000d32:	4b12      	ldr	r3, [pc, #72]	@ (8000d7c <HAL_CAN_MspInit+0x90>)
 8000d34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d36:	f003 0308 	and.w	r3, r3, #8
 8000d3a:	60fb      	str	r3, [r7, #12]
 8000d3c:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000d3e:	2303      	movs	r3, #3
 8000d40:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d42:	2302      	movs	r3, #2
 8000d44:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d46:	2300      	movs	r3, #0
 8000d48:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d4a:	2303      	movs	r3, #3
 8000d4c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8000d4e:	2309      	movs	r3, #9
 8000d50:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000d52:	f107 0314 	add.w	r3, r7, #20
 8000d56:	4619      	mov	r1, r3
 8000d58:	4809      	ldr	r0, [pc, #36]	@ (8000d80 <HAL_CAN_MspInit+0x94>)
 8000d5a:	f001 fadb 	bl	8002314 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8000d5e:	2200      	movs	r2, #0
 8000d60:	2100      	movs	r1, #0
 8000d62:	2014      	movs	r0, #20
 8000d64:	f001 fa9f 	bl	80022a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8000d68:	2014      	movs	r0, #20
 8000d6a:	f001 fab8 	bl	80022de <HAL_NVIC_EnableIRQ>

    /* USER CODE END CAN1_MspInit 1 */

  }

}
 8000d6e:	bf00      	nop
 8000d70:	3728      	adds	r7, #40	@ 0x28
 8000d72:	46bd      	mov	sp, r7
 8000d74:	bd80      	pop	{r7, pc}
 8000d76:	bf00      	nop
 8000d78:	40006400 	.word	0x40006400
 8000d7c:	40021000 	.word	0x40021000
 8000d80:	48000c00 	.word	0x48000c00

08000d84 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000d84:	b580      	push	{r7, lr}
 8000d86:	b0ac      	sub	sp, #176	@ 0xb0
 8000d88:	af00      	add	r7, sp, #0
 8000d8a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d8c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000d90:	2200      	movs	r2, #0
 8000d92:	601a      	str	r2, [r3, #0]
 8000d94:	605a      	str	r2, [r3, #4]
 8000d96:	609a      	str	r2, [r3, #8]
 8000d98:	60da      	str	r2, [r3, #12]
 8000d9a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000d9c:	f107 0310 	add.w	r3, r7, #16
 8000da0:	228c      	movs	r2, #140	@ 0x8c
 8000da2:	2100      	movs	r1, #0
 8000da4:	4618      	mov	r0, r3
 8000da6:	f005 f849 	bl	8005e3c <memset>
  if(huart->Instance==LPUART1)
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	681b      	ldr	r3, [r3, #0]
 8000dae:	4a22      	ldr	r2, [pc, #136]	@ (8000e38 <HAL_UART_MspInit+0xb4>)
 8000db0:	4293      	cmp	r3, r2
 8000db2:	d13d      	bne.n	8000e30 <HAL_UART_MspInit+0xac>

    /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8000db4:	2320      	movs	r3, #32
 8000db6:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8000db8:	2300      	movs	r3, #0
 8000dba:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000dbc:	f107 0310 	add.w	r3, r7, #16
 8000dc0:	4618      	mov	r0, r3
 8000dc2:	f002 fcc1 	bl	8003748 <HAL_RCCEx_PeriphCLKConfig>
 8000dc6:	4603      	mov	r3, r0
 8000dc8:	2b00      	cmp	r3, #0
 8000dca:	d001      	beq.n	8000dd0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000dcc:	f7ff ff64 	bl	8000c98 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8000dd0:	4b1a      	ldr	r3, [pc, #104]	@ (8000e3c <HAL_UART_MspInit+0xb8>)
 8000dd2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000dd4:	4a19      	ldr	r2, [pc, #100]	@ (8000e3c <HAL_UART_MspInit+0xb8>)
 8000dd6:	f043 0301 	orr.w	r3, r3, #1
 8000dda:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8000ddc:	4b17      	ldr	r3, [pc, #92]	@ (8000e3c <HAL_UART_MspInit+0xb8>)
 8000dde:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000de0:	f003 0301 	and.w	r3, r3, #1
 8000de4:	60fb      	str	r3, [r7, #12]
 8000de6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000de8:	4b14      	ldr	r3, [pc, #80]	@ (8000e3c <HAL_UART_MspInit+0xb8>)
 8000dea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dec:	4a13      	ldr	r2, [pc, #76]	@ (8000e3c <HAL_UART_MspInit+0xb8>)
 8000dee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000df2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000df4:	4b11      	ldr	r3, [pc, #68]	@ (8000e3c <HAL_UART_MspInit+0xb8>)
 8000df6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000df8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000dfc:	60bb      	str	r3, [r7, #8]
 8000dfe:	68bb      	ldr	r3, [r7, #8]
    HAL_PWREx_EnableVddIO2();
 8000e00:	f001 fe54 	bl	8002aac <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8000e04:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8000e08:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e0c:	2302      	movs	r3, #2
 8000e0e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e12:	2300      	movs	r3, #0
 8000e14:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e18:	2303      	movs	r3, #3
 8000e1a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8000e1e:	2308      	movs	r3, #8
 8000e20:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000e24:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000e28:	4619      	mov	r1, r3
 8000e2a:	4805      	ldr	r0, [pc, #20]	@ (8000e40 <HAL_UART_MspInit+0xbc>)
 8000e2c:	f001 fa72 	bl	8002314 <HAL_GPIO_Init>

    /* USER CODE END LPUART1_MspInit 1 */

  }

}
 8000e30:	bf00      	nop
 8000e32:	37b0      	adds	r7, #176	@ 0xb0
 8000e34:	46bd      	mov	sp, r7
 8000e36:	bd80      	pop	{r7, pc}
 8000e38:	40008000 	.word	0x40008000
 8000e3c:	40021000 	.word	0x40021000
 8000e40:	48001800 	.word	0x48001800

08000e44 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	b0a6      	sub	sp, #152	@ 0x98
 8000e48:	af00      	add	r7, sp, #0
 8000e4a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000e4c:	f107 030c 	add.w	r3, r7, #12
 8000e50:	228c      	movs	r2, #140	@ 0x8c
 8000e52:	2100      	movs	r1, #0
 8000e54:	4618      	mov	r0, r3
 8000e56:	f004 fff1 	bl	8005e3c <memset>
  if(hrtc->Instance==RTC)
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	681b      	ldr	r3, [r3, #0]
 8000e5e:	4a14      	ldr	r2, [pc, #80]	@ (8000eb0 <HAL_RTC_MspInit+0x6c>)
 8000e60:	4293      	cmp	r3, r2
 8000e62:	d120      	bne.n	8000ea6 <HAL_RTC_MspInit+0x62>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000e64:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000e68:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8000e6a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000e6e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000e72:	f107 030c 	add.w	r3, r7, #12
 8000e76:	4618      	mov	r0, r3
 8000e78:	f002 fc66 	bl	8003748 <HAL_RCCEx_PeriphCLKConfig>
 8000e7c:	4603      	mov	r3, r0
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	d001      	beq.n	8000e86 <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8000e82:	f7ff ff09 	bl	8000c98 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000e86:	4b0b      	ldr	r3, [pc, #44]	@ (8000eb4 <HAL_RTC_MspInit+0x70>)
 8000e88:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000e8c:	4a09      	ldr	r2, [pc, #36]	@ (8000eb4 <HAL_RTC_MspInit+0x70>)
 8000e8e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000e92:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 8000e96:	2200      	movs	r2, #0
 8000e98:	2100      	movs	r1, #0
 8000e9a:	2029      	movs	r0, #41	@ 0x29
 8000e9c:	f001 fa03 	bl	80022a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8000ea0:	2029      	movs	r0, #41	@ 0x29
 8000ea2:	f001 fa1c 	bl	80022de <HAL_NVIC_EnableIRQ>

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8000ea6:	bf00      	nop
 8000ea8:	3798      	adds	r7, #152	@ 0x98
 8000eaa:	46bd      	mov	sp, r7
 8000eac:	bd80      	pop	{r7, pc}
 8000eae:	bf00      	nop
 8000eb0:	40002800 	.word	0x40002800
 8000eb4:	40021000 	.word	0x40021000

08000eb8 <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	b0ae      	sub	sp, #184	@ 0xb8
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ec0:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	601a      	str	r2, [r3, #0]
 8000ec8:	605a      	str	r2, [r3, #4]
 8000eca:	609a      	str	r2, [r3, #8]
 8000ecc:	60da      	str	r2, [r3, #12]
 8000ece:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000ed0:	f107 0318 	add.w	r3, r7, #24
 8000ed4:	228c      	movs	r2, #140	@ 0x8c
 8000ed6:	2100      	movs	r1, #0
 8000ed8:	4618      	mov	r0, r3
 8000eda:	f004 ffaf 	bl	8005e3c <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	681b      	ldr	r3, [r3, #0]
 8000ee2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000ee6:	d17c      	bne.n	8000fe2 <HAL_PCD_MspInit+0x12a>

    /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8000ee8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000eec:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 8000eee:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8000ef2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8000ef6:	2301      	movs	r3, #1
 8000ef8:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8000efa:	2301      	movs	r3, #1
 8000efc:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 8000efe:	2318      	movs	r3, #24
 8000f00:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 8000f02:	2302      	movs	r3, #2
 8000f04:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8000f06:	2302      	movs	r3, #2
 8000f08:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8000f0a:	2302      	movs	r3, #2
 8000f0c:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 8000f0e:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8000f12:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000f14:	f107 0318 	add.w	r3, r7, #24
 8000f18:	4618      	mov	r0, r3
 8000f1a:	f002 fc15 	bl	8003748 <HAL_RCCEx_PeriphCLKConfig>
 8000f1e:	4603      	mov	r3, r0
 8000f20:	2b00      	cmp	r3, #0
 8000f22:	d001      	beq.n	8000f28 <HAL_PCD_MspInit+0x70>
    {
      Error_Handler();
 8000f24:	f7ff feb8 	bl	8000c98 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f28:	4b30      	ldr	r3, [pc, #192]	@ (8000fec <HAL_PCD_MspInit+0x134>)
 8000f2a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f2c:	4a2f      	ldr	r2, [pc, #188]	@ (8000fec <HAL_PCD_MspInit+0x134>)
 8000f2e:	f043 0301 	orr.w	r3, r3, #1
 8000f32:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f34:	4b2d      	ldr	r3, [pc, #180]	@ (8000fec <HAL_PCD_MspInit+0x134>)
 8000f36:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f38:	f003 0301 	and.w	r3, r3, #1
 8000f3c:	617b      	str	r3, [r7, #20]
 8000f3e:	697b      	ldr	r3, [r7, #20]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8000f40:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8000f44:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f48:	2302      	movs	r3, #2
 8000f4a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f4e:	2300      	movs	r3, #0
 8000f50:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f54:	2303      	movs	r3, #3
 8000f56:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000f5a:	230a      	movs	r3, #10
 8000f5c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f60:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000f64:	4619      	mov	r1, r3
 8000f66:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f6a:	f001 f9d3 	bl	8002314 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8000f6e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000f72:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f76:	2300      	movs	r3, #0
 8000f78:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f7c:	2300      	movs	r3, #0
 8000f7e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8000f82:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000f86:	4619      	mov	r1, r3
 8000f88:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f8c:	f001 f9c2 	bl	8002314 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8000f90:	4b16      	ldr	r3, [pc, #88]	@ (8000fec <HAL_PCD_MspInit+0x134>)
 8000f92:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f94:	4a15      	ldr	r2, [pc, #84]	@ (8000fec <HAL_PCD_MspInit+0x134>)
 8000f96:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000f9a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f9c:	4b13      	ldr	r3, [pc, #76]	@ (8000fec <HAL_PCD_MspInit+0x134>)
 8000f9e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fa0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000fa4:	613b      	str	r3, [r7, #16]
 8000fa6:	693b      	ldr	r3, [r7, #16]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000fa8:	4b10      	ldr	r3, [pc, #64]	@ (8000fec <HAL_PCD_MspInit+0x134>)
 8000faa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000fac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d114      	bne.n	8000fde <HAL_PCD_MspInit+0x126>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000fb4:	4b0d      	ldr	r3, [pc, #52]	@ (8000fec <HAL_PCD_MspInit+0x134>)
 8000fb6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000fb8:	4a0c      	ldr	r2, [pc, #48]	@ (8000fec <HAL_PCD_MspInit+0x134>)
 8000fba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000fbe:	6593      	str	r3, [r2, #88]	@ 0x58
 8000fc0:	4b0a      	ldr	r3, [pc, #40]	@ (8000fec <HAL_PCD_MspInit+0x134>)
 8000fc2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000fc4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000fc8:	60fb      	str	r3, [r7, #12]
 8000fca:	68fb      	ldr	r3, [r7, #12]
      HAL_PWREx_EnableVddUSB();
 8000fcc:	f001 fd5e 	bl	8002a8c <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000fd0:	4b06      	ldr	r3, [pc, #24]	@ (8000fec <HAL_PCD_MspInit+0x134>)
 8000fd2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000fd4:	4a05      	ldr	r2, [pc, #20]	@ (8000fec <HAL_PCD_MspInit+0x134>)
 8000fd6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8000fda:	6593      	str	r3, [r2, #88]	@ 0x58

    /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 8000fdc:	e001      	b.n	8000fe2 <HAL_PCD_MspInit+0x12a>
      HAL_PWREx_EnableVddUSB();
 8000fde:	f001 fd55 	bl	8002a8c <HAL_PWREx_EnableVddUSB>
}
 8000fe2:	bf00      	nop
 8000fe4:	37b8      	adds	r7, #184	@ 0xb8
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	bd80      	pop	{r7, pc}
 8000fea:	bf00      	nop
 8000fec:	40021000 	.word	0x40021000

08000ff0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ff0:	b480      	push	{r7}
 8000ff2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000ff4:	bf00      	nop
 8000ff6:	e7fd      	b.n	8000ff4 <NMI_Handler+0x4>

08000ff8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ff8:	b480      	push	{r7}
 8000ffa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ffc:	bf00      	nop
 8000ffe:	e7fd      	b.n	8000ffc <HardFault_Handler+0x4>

08001000 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001000:	b480      	push	{r7}
 8001002:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001004:	bf00      	nop
 8001006:	e7fd      	b.n	8001004 <MemManage_Handler+0x4>

08001008 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001008:	b480      	push	{r7}
 800100a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800100c:	bf00      	nop
 800100e:	e7fd      	b.n	800100c <BusFault_Handler+0x4>

08001010 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001010:	b480      	push	{r7}
 8001012:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001014:	bf00      	nop
 8001016:	e7fd      	b.n	8001014 <UsageFault_Handler+0x4>

08001018 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001018:	b480      	push	{r7}
 800101a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800101c:	bf00      	nop
 800101e:	46bd      	mov	sp, r7
 8001020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001024:	4770      	bx	lr

08001026 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001026:	b480      	push	{r7}
 8001028:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800102a:	bf00      	nop
 800102c:	46bd      	mov	sp, r7
 800102e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001032:	4770      	bx	lr

08001034 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001034:	b480      	push	{r7}
 8001036:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001038:	bf00      	nop
 800103a:	46bd      	mov	sp, r7
 800103c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001040:	4770      	bx	lr

08001042 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001042:	b580      	push	{r7, lr}
 8001044:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001046:	f000 f973 	bl	8001330 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800104a:	bf00      	nop
 800104c:	bd80      	pop	{r7, pc}
	...

08001050 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupt.
  */
void CAN1_RX0_IRQHandler(void)
{
 8001050:	b580      	push	{r7, lr}
 8001052:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001054:	4802      	ldr	r0, [pc, #8]	@ (8001060 <CAN1_RX0_IRQHandler+0x10>)
 8001056:	f000 fe1c 	bl	8001c92 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 800105a:	bf00      	nop
 800105c:	bd80      	pop	{r7, pc}
 800105e:	bf00      	nop
 8001060:	20000084 	.word	0x20000084

08001064 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC alarm interrupt through EXTI line 18.
  */
void RTC_Alarm_IRQHandler(void)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8001068:	4802      	ldr	r0, [pc, #8]	@ (8001074 <RTC_Alarm_IRQHandler+0x10>)
 800106a:	f003 fbef 	bl	800484c <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 800106e:	bf00      	nop
 8001070:	bd80      	pop	{r7, pc}
 8001072:	bf00      	nop
 8001074:	20000144 	.word	0x20000144

08001078 <ITM_SendChar>:
/* ITM register addresses */
#define ITM_STIMULUS_PORT0   	*((volatile uint32_t*) 0xE0000000 )
#define ITM_TRACE_EN          	*((volatile uint32_t*) 0xE0000E00 )

void ITM_SendChar(uint8_t ch)
{
 8001078:	b480      	push	{r7}
 800107a:	b083      	sub	sp, #12
 800107c:	af00      	add	r7, sp, #0
 800107e:	4603      	mov	r3, r0
 8001080:	71fb      	strb	r3, [r7, #7]

	//Enable TRCENA
	DEMCR |= ( 1 << 24);
 8001082:	4b0f      	ldr	r3, [pc, #60]	@ (80010c0 <ITM_SendChar+0x48>)
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	4a0e      	ldr	r2, [pc, #56]	@ (80010c0 <ITM_SendChar+0x48>)
 8001088:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800108c:	6013      	str	r3, [r2, #0]

	//enable stimulus port 0
	ITM_TRACE_EN |= ( 1 << 0);
 800108e:	4b0d      	ldr	r3, [pc, #52]	@ (80010c4 <ITM_SendChar+0x4c>)
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	4a0c      	ldr	r2, [pc, #48]	@ (80010c4 <ITM_SendChar+0x4c>)
 8001094:	f043 0301 	orr.w	r3, r3, #1
 8001098:	6013      	str	r3, [r2, #0]

	// read FIFO status in bit [0]:
	while(!(ITM_STIMULUS_PORT0 & 1));
 800109a:	bf00      	nop
 800109c:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	f003 0301 	and.w	r3, r3, #1
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d0f8      	beq.n	800109c <ITM_SendChar+0x24>

	//Write to ITM stimulus port0
	ITM_STIMULUS_PORT0 = ch;
 80010aa:	f04f 4260 	mov.w	r2, #3758096384	@ 0xe0000000
 80010ae:	79fb      	ldrb	r3, [r7, #7]
 80010b0:	6013      	str	r3, [r2, #0]
}
 80010b2:	bf00      	nop
 80010b4:	370c      	adds	r7, #12
 80010b6:	46bd      	mov	sp, r7
 80010b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010bc:	4770      	bx	lr
 80010be:	bf00      	nop
 80010c0:	e000edfc 	.word	0xe000edfc
 80010c4:	e0000e00 	.word	0xe0000e00

080010c8 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b086      	sub	sp, #24
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	60f8      	str	r0, [r7, #12]
 80010d0:	60b9      	str	r1, [r7, #8]
 80010d2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80010d4:	2300      	movs	r3, #0
 80010d6:	617b      	str	r3, [r7, #20]
 80010d8:	e00a      	b.n	80010f0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80010da:	f3af 8000 	nop.w
 80010de:	4601      	mov	r1, r0
 80010e0:	68bb      	ldr	r3, [r7, #8]
 80010e2:	1c5a      	adds	r2, r3, #1
 80010e4:	60ba      	str	r2, [r7, #8]
 80010e6:	b2ca      	uxtb	r2, r1
 80010e8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80010ea:	697b      	ldr	r3, [r7, #20]
 80010ec:	3301      	adds	r3, #1
 80010ee:	617b      	str	r3, [r7, #20]
 80010f0:	697a      	ldr	r2, [r7, #20]
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	429a      	cmp	r2, r3
 80010f6:	dbf0      	blt.n	80010da <_read+0x12>
	}

return len;
 80010f8:	687b      	ldr	r3, [r7, #4]
}
 80010fa:	4618      	mov	r0, r3
 80010fc:	3718      	adds	r7, #24
 80010fe:	46bd      	mov	sp, r7
 8001100:	bd80      	pop	{r7, pc}

08001102 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001102:	b580      	push	{r7, lr}
 8001104:	b086      	sub	sp, #24
 8001106:	af00      	add	r7, sp, #0
 8001108:	60f8      	str	r0, [r7, #12]
 800110a:	60b9      	str	r1, [r7, #8]
 800110c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800110e:	2300      	movs	r3, #0
 8001110:	617b      	str	r3, [r7, #20]
 8001112:	e009      	b.n	8001128 <_write+0x26>
	{
		//__io_putchar(*ptr++);
		ITM_SendChar(*ptr++);
 8001114:	68bb      	ldr	r3, [r7, #8]
 8001116:	1c5a      	adds	r2, r3, #1
 8001118:	60ba      	str	r2, [r7, #8]
 800111a:	781b      	ldrb	r3, [r3, #0]
 800111c:	4618      	mov	r0, r3
 800111e:	f7ff ffab 	bl	8001078 <ITM_SendChar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001122:	697b      	ldr	r3, [r7, #20]
 8001124:	3301      	adds	r3, #1
 8001126:	617b      	str	r3, [r7, #20]
 8001128:	697a      	ldr	r2, [r7, #20]
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	429a      	cmp	r2, r3
 800112e:	dbf1      	blt.n	8001114 <_write+0x12>
	}
	return len;
 8001130:	687b      	ldr	r3, [r7, #4]
}
 8001132:	4618      	mov	r0, r3
 8001134:	3718      	adds	r7, #24
 8001136:	46bd      	mov	sp, r7
 8001138:	bd80      	pop	{r7, pc}

0800113a <_close>:

int _close(int file)
{
 800113a:	b480      	push	{r7}
 800113c:	b083      	sub	sp, #12
 800113e:	af00      	add	r7, sp, #0
 8001140:	6078      	str	r0, [r7, #4]
	return -1;
 8001142:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001146:	4618      	mov	r0, r3
 8001148:	370c      	adds	r7, #12
 800114a:	46bd      	mov	sp, r7
 800114c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001150:	4770      	bx	lr

08001152 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001152:	b480      	push	{r7}
 8001154:	b083      	sub	sp, #12
 8001156:	af00      	add	r7, sp, #0
 8001158:	6078      	str	r0, [r7, #4]
 800115a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800115c:	683b      	ldr	r3, [r7, #0]
 800115e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001162:	605a      	str	r2, [r3, #4]
	return 0;
 8001164:	2300      	movs	r3, #0
}
 8001166:	4618      	mov	r0, r3
 8001168:	370c      	adds	r7, #12
 800116a:	46bd      	mov	sp, r7
 800116c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001170:	4770      	bx	lr

08001172 <_isatty>:

int _isatty(int file)
{
 8001172:	b480      	push	{r7}
 8001174:	b083      	sub	sp, #12
 8001176:	af00      	add	r7, sp, #0
 8001178:	6078      	str	r0, [r7, #4]
	return 1;
 800117a:	2301      	movs	r3, #1
}
 800117c:	4618      	mov	r0, r3
 800117e:	370c      	adds	r7, #12
 8001180:	46bd      	mov	sp, r7
 8001182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001186:	4770      	bx	lr

08001188 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001188:	b480      	push	{r7}
 800118a:	b085      	sub	sp, #20
 800118c:	af00      	add	r7, sp, #0
 800118e:	60f8      	str	r0, [r7, #12]
 8001190:	60b9      	str	r1, [r7, #8]
 8001192:	607a      	str	r2, [r7, #4]
	return 0;
 8001194:	2300      	movs	r3, #0
}
 8001196:	4618      	mov	r0, r3
 8001198:	3714      	adds	r7, #20
 800119a:	46bd      	mov	sp, r7
 800119c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a0:	4770      	bx	lr
	...

080011a4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b086      	sub	sp, #24
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80011ac:	4a14      	ldr	r2, [pc, #80]	@ (8001200 <_sbrk+0x5c>)
 80011ae:	4b15      	ldr	r3, [pc, #84]	@ (8001204 <_sbrk+0x60>)
 80011b0:	1ad3      	subs	r3, r2, r3
 80011b2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80011b4:	697b      	ldr	r3, [r7, #20]
 80011b6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80011b8:	4b13      	ldr	r3, [pc, #76]	@ (8001208 <_sbrk+0x64>)
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d102      	bne.n	80011c6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80011c0:	4b11      	ldr	r3, [pc, #68]	@ (8001208 <_sbrk+0x64>)
 80011c2:	4a12      	ldr	r2, [pc, #72]	@ (800120c <_sbrk+0x68>)
 80011c4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80011c6:	4b10      	ldr	r3, [pc, #64]	@ (8001208 <_sbrk+0x64>)
 80011c8:	681a      	ldr	r2, [r3, #0]
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	4413      	add	r3, r2
 80011ce:	693a      	ldr	r2, [r7, #16]
 80011d0:	429a      	cmp	r2, r3
 80011d2:	d207      	bcs.n	80011e4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80011d4:	f004 fe80 	bl	8005ed8 <__errno>
 80011d8:	4603      	mov	r3, r0
 80011da:	220c      	movs	r2, #12
 80011dc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80011de:	f04f 33ff 	mov.w	r3, #4294967295
 80011e2:	e009      	b.n	80011f8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80011e4:	4b08      	ldr	r3, [pc, #32]	@ (8001208 <_sbrk+0x64>)
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80011ea:	4b07      	ldr	r3, [pc, #28]	@ (8001208 <_sbrk+0x64>)
 80011ec:	681a      	ldr	r2, [r3, #0]
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	4413      	add	r3, r2
 80011f2:	4a05      	ldr	r2, [pc, #20]	@ (8001208 <_sbrk+0x64>)
 80011f4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80011f6:	68fb      	ldr	r3, [r7, #12]
}
 80011f8:	4618      	mov	r0, r3
 80011fa:	3718      	adds	r7, #24
 80011fc:	46bd      	mov	sp, r7
 80011fe:	bd80      	pop	{r7, pc}
 8001200:	20040000 	.word	0x20040000
 8001204:	00000400 	.word	0x00000400
 8001208:	200006c0 	.word	0x200006c0
 800120c:	20000818 	.word	0x20000818

08001210 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001210:	b480      	push	{r7}
 8001212:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001214:	4b06      	ldr	r3, [pc, #24]	@ (8001230 <SystemInit+0x20>)
 8001216:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800121a:	4a05      	ldr	r2, [pc, #20]	@ (8001230 <SystemInit+0x20>)
 800121c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001220:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001224:	bf00      	nop
 8001226:	46bd      	mov	sp, r7
 8001228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800122c:	4770      	bx	lr
 800122e:	bf00      	nop
 8001230:	e000ed00 	.word	0xe000ed00

08001234 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001234:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800126c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001238:	f7ff ffea 	bl	8001210 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800123c:	480c      	ldr	r0, [pc, #48]	@ (8001270 <LoopForever+0x6>)
  ldr r1, =_edata
 800123e:	490d      	ldr	r1, [pc, #52]	@ (8001274 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001240:	4a0d      	ldr	r2, [pc, #52]	@ (8001278 <LoopForever+0xe>)
  movs r3, #0
 8001242:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001244:	e002      	b.n	800124c <LoopCopyDataInit>

08001246 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001246:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001248:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800124a:	3304      	adds	r3, #4

0800124c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800124c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800124e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001250:	d3f9      	bcc.n	8001246 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001252:	4a0a      	ldr	r2, [pc, #40]	@ (800127c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001254:	4c0a      	ldr	r4, [pc, #40]	@ (8001280 <LoopForever+0x16>)
  movs r3, #0
 8001256:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001258:	e001      	b.n	800125e <LoopFillZerobss>

0800125a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800125a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800125c:	3204      	adds	r2, #4

0800125e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800125e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001260:	d3fb      	bcc.n	800125a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001262:	f004 fe3f 	bl	8005ee4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001266:	f7ff f9a9 	bl	80005bc <main>

0800126a <LoopForever>:

LoopForever:
    b LoopForever
 800126a:	e7fe      	b.n	800126a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800126c:	20040000 	.word	0x20040000
  ldr r0, =_sdata
 8001270:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001274:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8001278:	08006a54 	.word	0x08006a54
  ldr r2, =_sbss
 800127c:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8001280:	20000814 	.word	0x20000814

08001284 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001284:	e7fe      	b.n	8001284 <ADC1_2_IRQHandler>

08001286 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001286:	b580      	push	{r7, lr}
 8001288:	b082      	sub	sp, #8
 800128a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800128c:	2300      	movs	r3, #0
 800128e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001290:	2003      	movs	r0, #3
 8001292:	f000 fffd 	bl	8002290 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001296:	2000      	movs	r0, #0
 8001298:	f000 f80e 	bl	80012b8 <HAL_InitTick>
 800129c:	4603      	mov	r3, r0
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d002      	beq.n	80012a8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80012a2:	2301      	movs	r3, #1
 80012a4:	71fb      	strb	r3, [r7, #7]
 80012a6:	e001      	b.n	80012ac <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80012a8:	f7ff fcfc 	bl	8000ca4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80012ac:	79fb      	ldrb	r3, [r7, #7]
}
 80012ae:	4618      	mov	r0, r3
 80012b0:	3708      	adds	r7, #8
 80012b2:	46bd      	mov	sp, r7
 80012b4:	bd80      	pop	{r7, pc}
	...

080012b8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80012b8:	b580      	push	{r7, lr}
 80012ba:	b084      	sub	sp, #16
 80012bc:	af00      	add	r7, sp, #0
 80012be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80012c0:	2300      	movs	r3, #0
 80012c2:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80012c4:	4b17      	ldr	r3, [pc, #92]	@ (8001324 <HAL_InitTick+0x6c>)
 80012c6:	781b      	ldrb	r3, [r3, #0]
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d023      	beq.n	8001314 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80012cc:	4b16      	ldr	r3, [pc, #88]	@ (8001328 <HAL_InitTick+0x70>)
 80012ce:	681a      	ldr	r2, [r3, #0]
 80012d0:	4b14      	ldr	r3, [pc, #80]	@ (8001324 <HAL_InitTick+0x6c>)
 80012d2:	781b      	ldrb	r3, [r3, #0]
 80012d4:	4619      	mov	r1, r3
 80012d6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80012da:	fbb3 f3f1 	udiv	r3, r3, r1
 80012de:	fbb2 f3f3 	udiv	r3, r2, r3
 80012e2:	4618      	mov	r0, r3
 80012e4:	f001 f809 	bl	80022fa <HAL_SYSTICK_Config>
 80012e8:	4603      	mov	r3, r0
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d10f      	bne.n	800130e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	2b0f      	cmp	r3, #15
 80012f2:	d809      	bhi.n	8001308 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80012f4:	2200      	movs	r2, #0
 80012f6:	6879      	ldr	r1, [r7, #4]
 80012f8:	f04f 30ff 	mov.w	r0, #4294967295
 80012fc:	f000 ffd3 	bl	80022a6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001300:	4a0a      	ldr	r2, [pc, #40]	@ (800132c <HAL_InitTick+0x74>)
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	6013      	str	r3, [r2, #0]
 8001306:	e007      	b.n	8001318 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001308:	2301      	movs	r3, #1
 800130a:	73fb      	strb	r3, [r7, #15]
 800130c:	e004      	b.n	8001318 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800130e:	2301      	movs	r3, #1
 8001310:	73fb      	strb	r3, [r7, #15]
 8001312:	e001      	b.n	8001318 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001314:	2301      	movs	r3, #1
 8001316:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001318:	7bfb      	ldrb	r3, [r7, #15]
}
 800131a:	4618      	mov	r0, r3
 800131c:	3710      	adds	r7, #16
 800131e:	46bd      	mov	sp, r7
 8001320:	bd80      	pop	{r7, pc}
 8001322:	bf00      	nop
 8001324:	20000008 	.word	0x20000008
 8001328:	20000000 	.word	0x20000000
 800132c:	20000004 	.word	0x20000004

08001330 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001330:	b480      	push	{r7}
 8001332:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001334:	4b06      	ldr	r3, [pc, #24]	@ (8001350 <HAL_IncTick+0x20>)
 8001336:	781b      	ldrb	r3, [r3, #0]
 8001338:	461a      	mov	r2, r3
 800133a:	4b06      	ldr	r3, [pc, #24]	@ (8001354 <HAL_IncTick+0x24>)
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	4413      	add	r3, r2
 8001340:	4a04      	ldr	r2, [pc, #16]	@ (8001354 <HAL_IncTick+0x24>)
 8001342:	6013      	str	r3, [r2, #0]
}
 8001344:	bf00      	nop
 8001346:	46bd      	mov	sp, r7
 8001348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800134c:	4770      	bx	lr
 800134e:	bf00      	nop
 8001350:	20000008 	.word	0x20000008
 8001354:	200006c4 	.word	0x200006c4

08001358 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001358:	b480      	push	{r7}
 800135a:	af00      	add	r7, sp, #0
  return uwTick;
 800135c:	4b03      	ldr	r3, [pc, #12]	@ (800136c <HAL_GetTick+0x14>)
 800135e:	681b      	ldr	r3, [r3, #0]
}
 8001360:	4618      	mov	r0, r3
 8001362:	46bd      	mov	sp, r7
 8001364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001368:	4770      	bx	lr
 800136a:	bf00      	nop
 800136c:	200006c4 	.word	0x200006c4

08001370 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	b084      	sub	sp, #16
 8001374:	af00      	add	r7, sp, #0
 8001376:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001378:	f7ff ffee 	bl	8001358 <HAL_GetTick>
 800137c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001382:	68fb      	ldr	r3, [r7, #12]
 8001384:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001388:	d005      	beq.n	8001396 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800138a:	4b0a      	ldr	r3, [pc, #40]	@ (80013b4 <HAL_Delay+0x44>)
 800138c:	781b      	ldrb	r3, [r3, #0]
 800138e:	461a      	mov	r2, r3
 8001390:	68fb      	ldr	r3, [r7, #12]
 8001392:	4413      	add	r3, r2
 8001394:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001396:	bf00      	nop
 8001398:	f7ff ffde 	bl	8001358 <HAL_GetTick>
 800139c:	4602      	mov	r2, r0
 800139e:	68bb      	ldr	r3, [r7, #8]
 80013a0:	1ad3      	subs	r3, r2, r3
 80013a2:	68fa      	ldr	r2, [r7, #12]
 80013a4:	429a      	cmp	r2, r3
 80013a6:	d8f7      	bhi.n	8001398 <HAL_Delay+0x28>
  {
  }
}
 80013a8:	bf00      	nop
 80013aa:	bf00      	nop
 80013ac:	3710      	adds	r7, #16
 80013ae:	46bd      	mov	sp, r7
 80013b0:	bd80      	pop	{r7, pc}
 80013b2:	bf00      	nop
 80013b4:	20000008 	.word	0x20000008

080013b8 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b084      	sub	sp, #16
 80013bc:	af00      	add	r7, sp, #0
 80013be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d101      	bne.n	80013ca <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80013c6:	2301      	movs	r3, #1
 80013c8:	e0ed      	b.n	80015a6 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80013d0:	b2db      	uxtb	r3, r3
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d102      	bne.n	80013dc <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80013d6:	6878      	ldr	r0, [r7, #4]
 80013d8:	f7ff fc88 	bl	8000cec <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	681a      	ldr	r2, [r3, #0]
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	f042 0201 	orr.w	r2, r2, #1
 80013ea:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80013ec:	f7ff ffb4 	bl	8001358 <HAL_GetTick>
 80013f0:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80013f2:	e012      	b.n	800141a <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80013f4:	f7ff ffb0 	bl	8001358 <HAL_GetTick>
 80013f8:	4602      	mov	r2, r0
 80013fa:	68fb      	ldr	r3, [r7, #12]
 80013fc:	1ad3      	subs	r3, r2, r3
 80013fe:	2b0a      	cmp	r3, #10
 8001400:	d90b      	bls.n	800141a <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001406:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	2205      	movs	r2, #5
 8001412:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001416:	2301      	movs	r3, #1
 8001418:	e0c5      	b.n	80015a6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	685b      	ldr	r3, [r3, #4]
 8001420:	f003 0301 	and.w	r3, r3, #1
 8001424:	2b00      	cmp	r3, #0
 8001426:	d0e5      	beq.n	80013f4 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	681a      	ldr	r2, [r3, #0]
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	f022 0202 	bic.w	r2, r2, #2
 8001436:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001438:	f7ff ff8e 	bl	8001358 <HAL_GetTick>
 800143c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800143e:	e012      	b.n	8001466 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001440:	f7ff ff8a 	bl	8001358 <HAL_GetTick>
 8001444:	4602      	mov	r2, r0
 8001446:	68fb      	ldr	r3, [r7, #12]
 8001448:	1ad3      	subs	r3, r2, r3
 800144a:	2b0a      	cmp	r3, #10
 800144c:	d90b      	bls.n	8001466 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001452:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	2205      	movs	r2, #5
 800145e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001462:	2301      	movs	r3, #1
 8001464:	e09f      	b.n	80015a6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	685b      	ldr	r3, [r3, #4]
 800146c:	f003 0302 	and.w	r3, r3, #2
 8001470:	2b00      	cmp	r3, #0
 8001472:	d1e5      	bne.n	8001440 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	7e1b      	ldrb	r3, [r3, #24]
 8001478:	2b01      	cmp	r3, #1
 800147a:	d108      	bne.n	800148e <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	681a      	ldr	r2, [r3, #0]
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800148a:	601a      	str	r2, [r3, #0]
 800148c:	e007      	b.n	800149e <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	681a      	ldr	r2, [r3, #0]
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800149c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	7e5b      	ldrb	r3, [r3, #25]
 80014a2:	2b01      	cmp	r3, #1
 80014a4:	d108      	bne.n	80014b8 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	681a      	ldr	r2, [r3, #0]
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80014b4:	601a      	str	r2, [r3, #0]
 80014b6:	e007      	b.n	80014c8 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	681a      	ldr	r2, [r3, #0]
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80014c6:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	7e9b      	ldrb	r3, [r3, #26]
 80014cc:	2b01      	cmp	r3, #1
 80014ce:	d108      	bne.n	80014e2 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	681a      	ldr	r2, [r3, #0]
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	f042 0220 	orr.w	r2, r2, #32
 80014de:	601a      	str	r2, [r3, #0]
 80014e0:	e007      	b.n	80014f2 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	681a      	ldr	r2, [r3, #0]
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	f022 0220 	bic.w	r2, r2, #32
 80014f0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	7edb      	ldrb	r3, [r3, #27]
 80014f6:	2b01      	cmp	r3, #1
 80014f8:	d108      	bne.n	800150c <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	681a      	ldr	r2, [r3, #0]
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	f022 0210 	bic.w	r2, r2, #16
 8001508:	601a      	str	r2, [r3, #0]
 800150a:	e007      	b.n	800151c <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	681a      	ldr	r2, [r3, #0]
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	f042 0210 	orr.w	r2, r2, #16
 800151a:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	7f1b      	ldrb	r3, [r3, #28]
 8001520:	2b01      	cmp	r3, #1
 8001522:	d108      	bne.n	8001536 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	681a      	ldr	r2, [r3, #0]
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	f042 0208 	orr.w	r2, r2, #8
 8001532:	601a      	str	r2, [r3, #0]
 8001534:	e007      	b.n	8001546 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	681a      	ldr	r2, [r3, #0]
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	f022 0208 	bic.w	r2, r2, #8
 8001544:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	7f5b      	ldrb	r3, [r3, #29]
 800154a:	2b01      	cmp	r3, #1
 800154c:	d108      	bne.n	8001560 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	681a      	ldr	r2, [r3, #0]
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	f042 0204 	orr.w	r2, r2, #4
 800155c:	601a      	str	r2, [r3, #0]
 800155e:	e007      	b.n	8001570 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	681a      	ldr	r2, [r3, #0]
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	f022 0204 	bic.w	r2, r2, #4
 800156e:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	689a      	ldr	r2, [r3, #8]
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	68db      	ldr	r3, [r3, #12]
 8001578:	431a      	orrs	r2, r3
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	691b      	ldr	r3, [r3, #16]
 800157e:	431a      	orrs	r2, r3
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	695b      	ldr	r3, [r3, #20]
 8001584:	ea42 0103 	orr.w	r1, r2, r3
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	685b      	ldr	r3, [r3, #4]
 800158c:	1e5a      	subs	r2, r3, #1
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	430a      	orrs	r2, r1
 8001594:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	2200      	movs	r2, #0
 800159a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	2201      	movs	r2, #1
 80015a0:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80015a4:	2300      	movs	r3, #0
}
 80015a6:	4618      	mov	r0, r3
 80015a8:	3710      	adds	r7, #16
 80015aa:	46bd      	mov	sp, r7
 80015ac:	bd80      	pop	{r7, pc}
	...

080015b0 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 80015b0:	b480      	push	{r7}
 80015b2:	b087      	sub	sp, #28
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	6078      	str	r0, [r7, #4]
 80015b8:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80015c6:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 80015c8:	7cfb      	ldrb	r3, [r7, #19]
 80015ca:	2b01      	cmp	r3, #1
 80015cc:	d003      	beq.n	80015d6 <HAL_CAN_ConfigFilter+0x26>
 80015ce:	7cfb      	ldrb	r3, [r7, #19]
 80015d0:	2b02      	cmp	r3, #2
 80015d2:	f040 80be 	bne.w	8001752 <HAL_CAN_ConfigFilter+0x1a2>
    assert_param(IS_CAN_FILTER_ACTIVATION(sFilterConfig->FilterActivation));

#if   defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 80015d6:	4b65      	ldr	r3, [pc, #404]	@ (800176c <HAL_CAN_ConfigFilter+0x1bc>)
 80015d8:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80015da:	697b      	ldr	r3, [r7, #20]
 80015dc:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80015e0:	f043 0201 	orr.w	r2, r3, #1
 80015e4:	697b      	ldr	r3, [r7, #20]
 80015e6:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

#if   defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 80015ea:	697b      	ldr	r3, [r7, #20]
 80015ec:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80015f0:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 80015f4:	697b      	ldr	r3, [r7, #20]
 80015f6:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 80015fa:	697b      	ldr	r3, [r7, #20]
 80015fc:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 8001600:	683b      	ldr	r3, [r7, #0]
 8001602:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001604:	021b      	lsls	r3, r3, #8
 8001606:	431a      	orrs	r2, r3
 8001608:	697b      	ldr	r3, [r7, #20]
 800160a:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 800160e:	683b      	ldr	r3, [r7, #0]
 8001610:	695b      	ldr	r3, [r3, #20]
 8001612:	f003 031f 	and.w	r3, r3, #31
 8001616:	2201      	movs	r2, #1
 8001618:	fa02 f303 	lsl.w	r3, r2, r3
 800161c:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 800161e:	697b      	ldr	r3, [r7, #20]
 8001620:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8001624:	68fb      	ldr	r3, [r7, #12]
 8001626:	43db      	mvns	r3, r3
 8001628:	401a      	ands	r2, r3
 800162a:	697b      	ldr	r3, [r7, #20]
 800162c:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8001630:	683b      	ldr	r3, [r7, #0]
 8001632:	69db      	ldr	r3, [r3, #28]
 8001634:	2b00      	cmp	r3, #0
 8001636:	d123      	bne.n	8001680 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8001638:	697b      	ldr	r3, [r7, #20]
 800163a:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 800163e:	68fb      	ldr	r3, [r7, #12]
 8001640:	43db      	mvns	r3, r3
 8001642:	401a      	ands	r2, r3
 8001644:	697b      	ldr	r3, [r7, #20]
 8001646:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800164a:	683b      	ldr	r3, [r7, #0]
 800164c:	68db      	ldr	r3, [r3, #12]
 800164e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001650:	683b      	ldr	r3, [r7, #0]
 8001652:	685b      	ldr	r3, [r3, #4]
 8001654:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001656:	683a      	ldr	r2, [r7, #0]
 8001658:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800165a:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800165c:	697b      	ldr	r3, [r7, #20]
 800165e:	3248      	adds	r2, #72	@ 0x48
 8001660:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001664:	683b      	ldr	r3, [r7, #0]
 8001666:	689b      	ldr	r3, [r3, #8]
 8001668:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 800166a:	683b      	ldr	r3, [r7, #0]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001670:	683b      	ldr	r3, [r7, #0]
 8001672:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001674:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001676:	6979      	ldr	r1, [r7, #20]
 8001678:	3348      	adds	r3, #72	@ 0x48
 800167a:	00db      	lsls	r3, r3, #3
 800167c:	440b      	add	r3, r1
 800167e:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8001680:	683b      	ldr	r3, [r7, #0]
 8001682:	69db      	ldr	r3, [r3, #28]
 8001684:	2b01      	cmp	r3, #1
 8001686:	d122      	bne.n	80016ce <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8001688:	697b      	ldr	r3, [r7, #20]
 800168a:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 800168e:	68fb      	ldr	r3, [r7, #12]
 8001690:	431a      	orrs	r2, r3
 8001692:	697b      	ldr	r3, [r7, #20]
 8001694:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001698:	683b      	ldr	r3, [r7, #0]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800169e:	683b      	ldr	r3, [r7, #0]
 80016a0:	685b      	ldr	r3, [r3, #4]
 80016a2:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80016a4:	683a      	ldr	r2, [r7, #0]
 80016a6:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80016a8:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80016aa:	697b      	ldr	r3, [r7, #20]
 80016ac:	3248      	adds	r2, #72	@ 0x48
 80016ae:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80016b2:	683b      	ldr	r3, [r7, #0]
 80016b4:	689b      	ldr	r3, [r3, #8]
 80016b6:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80016b8:	683b      	ldr	r3, [r7, #0]
 80016ba:	68db      	ldr	r3, [r3, #12]
 80016bc:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80016be:	683b      	ldr	r3, [r7, #0]
 80016c0:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80016c2:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80016c4:	6979      	ldr	r1, [r7, #20]
 80016c6:	3348      	adds	r3, #72	@ 0x48
 80016c8:	00db      	lsls	r3, r3, #3
 80016ca:	440b      	add	r3, r1
 80016cc:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80016ce:	683b      	ldr	r3, [r7, #0]
 80016d0:	699b      	ldr	r3, [r3, #24]
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d109      	bne.n	80016ea <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80016d6:	697b      	ldr	r3, [r7, #20]
 80016d8:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80016dc:	68fb      	ldr	r3, [r7, #12]
 80016de:	43db      	mvns	r3, r3
 80016e0:	401a      	ands	r2, r3
 80016e2:	697b      	ldr	r3, [r7, #20]
 80016e4:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 80016e8:	e007      	b.n	80016fa <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80016ea:	697b      	ldr	r3, [r7, #20]
 80016ec:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80016f0:	68fb      	ldr	r3, [r7, #12]
 80016f2:	431a      	orrs	r2, r3
 80016f4:	697b      	ldr	r3, [r7, #20]
 80016f6:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80016fa:	683b      	ldr	r3, [r7, #0]
 80016fc:	691b      	ldr	r3, [r3, #16]
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d109      	bne.n	8001716 <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8001702:	697b      	ldr	r3, [r7, #20]
 8001704:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8001708:	68fb      	ldr	r3, [r7, #12]
 800170a:	43db      	mvns	r3, r3
 800170c:	401a      	ands	r2, r3
 800170e:	697b      	ldr	r3, [r7, #20]
 8001710:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8001714:	e007      	b.n	8001726 <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8001716:	697b      	ldr	r3, [r7, #20]
 8001718:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 800171c:	68fb      	ldr	r3, [r7, #12]
 800171e:	431a      	orrs	r2, r3
 8001720:	697b      	ldr	r3, [r7, #20]
 8001722:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8001726:	683b      	ldr	r3, [r7, #0]
 8001728:	6a1b      	ldr	r3, [r3, #32]
 800172a:	2b01      	cmp	r3, #1
 800172c:	d107      	bne.n	800173e <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 800172e:	697b      	ldr	r3, [r7, #20]
 8001730:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8001734:	68fb      	ldr	r3, [r7, #12]
 8001736:	431a      	orrs	r2, r3
 8001738:	697b      	ldr	r3, [r7, #20]
 800173a:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800173e:	697b      	ldr	r3, [r7, #20]
 8001740:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8001744:	f023 0201 	bic.w	r2, r3, #1
 8001748:	697b      	ldr	r3, [r7, #20]
 800174a:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 800174e:	2300      	movs	r3, #0
 8001750:	e006      	b.n	8001760 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001756:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800175e:	2301      	movs	r3, #1
  }
}
 8001760:	4618      	mov	r0, r3
 8001762:	371c      	adds	r7, #28
 8001764:	46bd      	mov	sp, r7
 8001766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176a:	4770      	bx	lr
 800176c:	40006400 	.word	0x40006400

08001770 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	b084      	sub	sp, #16
 8001774:	af00      	add	r7, sp, #0
 8001776:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800177e:	b2db      	uxtb	r3, r3
 8001780:	2b01      	cmp	r3, #1
 8001782:	d12e      	bne.n	80017e2 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	2202      	movs	r2, #2
 8001788:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	681a      	ldr	r2, [r3, #0]
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	f022 0201 	bic.w	r2, r2, #1
 800179a:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800179c:	f7ff fddc 	bl	8001358 <HAL_GetTick>
 80017a0:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80017a2:	e012      	b.n	80017ca <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80017a4:	f7ff fdd8 	bl	8001358 <HAL_GetTick>
 80017a8:	4602      	mov	r2, r0
 80017aa:	68fb      	ldr	r3, [r7, #12]
 80017ac:	1ad3      	subs	r3, r2, r3
 80017ae:	2b0a      	cmp	r3, #10
 80017b0:	d90b      	bls.n	80017ca <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017b6:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	2205      	movs	r2, #5
 80017c2:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80017c6:	2301      	movs	r3, #1
 80017c8:	e012      	b.n	80017f0 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	685b      	ldr	r3, [r3, #4]
 80017d0:	f003 0301 	and.w	r3, r3, #1
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d1e5      	bne.n	80017a4 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	2200      	movs	r2, #0
 80017dc:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 80017de:	2300      	movs	r3, #0
 80017e0:	e006      	b.n	80017f0 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017e6:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80017ee:	2301      	movs	r3, #1
  }
}
 80017f0:	4618      	mov	r0, r3
 80017f2:	3710      	adds	r7, #16
 80017f4:	46bd      	mov	sp, r7
 80017f6:	bd80      	pop	{r7, pc}

080017f8 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 80017f8:	b480      	push	{r7}
 80017fa:	b089      	sub	sp, #36	@ 0x24
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	60f8      	str	r0, [r7, #12]
 8001800:	60b9      	str	r1, [r7, #8]
 8001802:	607a      	str	r2, [r7, #4]
 8001804:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8001806:	68fb      	ldr	r3, [r7, #12]
 8001808:	f893 3020 	ldrb.w	r3, [r3, #32]
 800180c:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 800180e:	68fb      	ldr	r3, [r7, #12]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	689b      	ldr	r3, [r3, #8]
 8001814:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8001816:	7ffb      	ldrb	r3, [r7, #31]
 8001818:	2b01      	cmp	r3, #1
 800181a:	d003      	beq.n	8001824 <HAL_CAN_AddTxMessage+0x2c>
 800181c:	7ffb      	ldrb	r3, [r7, #31]
 800181e:	2b02      	cmp	r3, #2
 8001820:	f040 80ad 	bne.w	800197e <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001824:	69bb      	ldr	r3, [r7, #24]
 8001826:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800182a:	2b00      	cmp	r3, #0
 800182c:	d10a      	bne.n	8001844 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800182e:	69bb      	ldr	r3, [r7, #24]
 8001830:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001834:	2b00      	cmp	r3, #0
 8001836:	d105      	bne.n	8001844 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8001838:	69bb      	ldr	r3, [r7, #24]
 800183a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800183e:	2b00      	cmp	r3, #0
 8001840:	f000 8095 	beq.w	800196e <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8001844:	69bb      	ldr	r3, [r7, #24]
 8001846:	0e1b      	lsrs	r3, r3, #24
 8001848:	f003 0303 	and.w	r3, r3, #3
 800184c:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 800184e:	2201      	movs	r2, #1
 8001850:	697b      	ldr	r3, [r7, #20]
 8001852:	409a      	lsls	r2, r3
 8001854:	683b      	ldr	r3, [r7, #0]
 8001856:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8001858:	68bb      	ldr	r3, [r7, #8]
 800185a:	689b      	ldr	r3, [r3, #8]
 800185c:	2b00      	cmp	r3, #0
 800185e:	d10d      	bne.n	800187c <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8001860:	68bb      	ldr	r3, [r7, #8]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8001866:	68bb      	ldr	r3, [r7, #8]
 8001868:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800186a:	68f9      	ldr	r1, [r7, #12]
 800186c:	6809      	ldr	r1, [r1, #0]
 800186e:	431a      	orrs	r2, r3
 8001870:	697b      	ldr	r3, [r7, #20]
 8001872:	3318      	adds	r3, #24
 8001874:	011b      	lsls	r3, r3, #4
 8001876:	440b      	add	r3, r1
 8001878:	601a      	str	r2, [r3, #0]
 800187a:	e00f      	b.n	800189c <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800187c:	68bb      	ldr	r3, [r7, #8]
 800187e:	685b      	ldr	r3, [r3, #4]
 8001880:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8001882:	68bb      	ldr	r3, [r7, #8]
 8001884:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001886:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8001888:	68bb      	ldr	r3, [r7, #8]
 800188a:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800188c:	68f9      	ldr	r1, [r7, #12]
 800188e:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8001890:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001892:	697b      	ldr	r3, [r7, #20]
 8001894:	3318      	adds	r3, #24
 8001896:	011b      	lsls	r3, r3, #4
 8001898:	440b      	add	r3, r1
 800189a:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 800189c:	68fb      	ldr	r3, [r7, #12]
 800189e:	6819      	ldr	r1, [r3, #0]
 80018a0:	68bb      	ldr	r3, [r7, #8]
 80018a2:	691a      	ldr	r2, [r3, #16]
 80018a4:	697b      	ldr	r3, [r7, #20]
 80018a6:	3318      	adds	r3, #24
 80018a8:	011b      	lsls	r3, r3, #4
 80018aa:	440b      	add	r3, r1
 80018ac:	3304      	adds	r3, #4
 80018ae:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 80018b0:	68bb      	ldr	r3, [r7, #8]
 80018b2:	7d1b      	ldrb	r3, [r3, #20]
 80018b4:	2b01      	cmp	r3, #1
 80018b6:	d111      	bne.n	80018dc <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 80018b8:	68fb      	ldr	r3, [r7, #12]
 80018ba:	681a      	ldr	r2, [r3, #0]
 80018bc:	697b      	ldr	r3, [r7, #20]
 80018be:	3318      	adds	r3, #24
 80018c0:	011b      	lsls	r3, r3, #4
 80018c2:	4413      	add	r3, r2
 80018c4:	3304      	adds	r3, #4
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	68fa      	ldr	r2, [r7, #12]
 80018ca:	6811      	ldr	r1, [r2, #0]
 80018cc:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80018d0:	697b      	ldr	r3, [r7, #20]
 80018d2:	3318      	adds	r3, #24
 80018d4:	011b      	lsls	r3, r3, #4
 80018d6:	440b      	add	r3, r1
 80018d8:	3304      	adds	r3, #4
 80018da:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	3307      	adds	r3, #7
 80018e0:	781b      	ldrb	r3, [r3, #0]
 80018e2:	061a      	lsls	r2, r3, #24
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	3306      	adds	r3, #6
 80018e8:	781b      	ldrb	r3, [r3, #0]
 80018ea:	041b      	lsls	r3, r3, #16
 80018ec:	431a      	orrs	r2, r3
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	3305      	adds	r3, #5
 80018f2:	781b      	ldrb	r3, [r3, #0]
 80018f4:	021b      	lsls	r3, r3, #8
 80018f6:	4313      	orrs	r3, r2
 80018f8:	687a      	ldr	r2, [r7, #4]
 80018fa:	3204      	adds	r2, #4
 80018fc:	7812      	ldrb	r2, [r2, #0]
 80018fe:	4610      	mov	r0, r2
 8001900:	68fa      	ldr	r2, [r7, #12]
 8001902:	6811      	ldr	r1, [r2, #0]
 8001904:	ea43 0200 	orr.w	r2, r3, r0
 8001908:	697b      	ldr	r3, [r7, #20]
 800190a:	011b      	lsls	r3, r3, #4
 800190c:	440b      	add	r3, r1
 800190e:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8001912:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	3303      	adds	r3, #3
 8001918:	781b      	ldrb	r3, [r3, #0]
 800191a:	061a      	lsls	r2, r3, #24
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	3302      	adds	r3, #2
 8001920:	781b      	ldrb	r3, [r3, #0]
 8001922:	041b      	lsls	r3, r3, #16
 8001924:	431a      	orrs	r2, r3
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	3301      	adds	r3, #1
 800192a:	781b      	ldrb	r3, [r3, #0]
 800192c:	021b      	lsls	r3, r3, #8
 800192e:	4313      	orrs	r3, r2
 8001930:	687a      	ldr	r2, [r7, #4]
 8001932:	7812      	ldrb	r2, [r2, #0]
 8001934:	4610      	mov	r0, r2
 8001936:	68fa      	ldr	r2, [r7, #12]
 8001938:	6811      	ldr	r1, [r2, #0]
 800193a:	ea43 0200 	orr.w	r2, r3, r0
 800193e:	697b      	ldr	r3, [r7, #20]
 8001940:	011b      	lsls	r3, r3, #4
 8001942:	440b      	add	r3, r1
 8001944:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8001948:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 800194a:	68fb      	ldr	r3, [r7, #12]
 800194c:	681a      	ldr	r2, [r3, #0]
 800194e:	697b      	ldr	r3, [r7, #20]
 8001950:	3318      	adds	r3, #24
 8001952:	011b      	lsls	r3, r3, #4
 8001954:	4413      	add	r3, r2
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	68fa      	ldr	r2, [r7, #12]
 800195a:	6811      	ldr	r1, [r2, #0]
 800195c:	f043 0201 	orr.w	r2, r3, #1
 8001960:	697b      	ldr	r3, [r7, #20]
 8001962:	3318      	adds	r3, #24
 8001964:	011b      	lsls	r3, r3, #4
 8001966:	440b      	add	r3, r1
 8001968:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 800196a:	2300      	movs	r3, #0
 800196c:	e00e      	b.n	800198c <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800196e:	68fb      	ldr	r3, [r7, #12]
 8001970:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001972:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8001976:	68fb      	ldr	r3, [r7, #12]
 8001978:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 800197a:	2301      	movs	r3, #1
 800197c:	e006      	b.n	800198c <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800197e:	68fb      	ldr	r3, [r7, #12]
 8001980:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001982:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001986:	68fb      	ldr	r3, [r7, #12]
 8001988:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800198a:	2301      	movs	r3, #1
  }
}
 800198c:	4618      	mov	r0, r3
 800198e:	3724      	adds	r7, #36	@ 0x24
 8001990:	46bd      	mov	sp, r7
 8001992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001996:	4770      	bx	lr

08001998 <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(const CAN_HandleTypeDef *hcan)
{
 8001998:	b480      	push	{r7}
 800199a:	b085      	sub	sp, #20
 800199c:	af00      	add	r7, sp, #0
 800199e:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 80019a0:	2300      	movs	r3, #0
 80019a2:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80019aa:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 80019ac:	7afb      	ldrb	r3, [r7, #11]
 80019ae:	2b01      	cmp	r3, #1
 80019b0:	d002      	beq.n	80019b8 <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 80019b2:	7afb      	ldrb	r3, [r7, #11]
 80019b4:	2b02      	cmp	r3, #2
 80019b6:	d11d      	bne.n	80019f4 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	689b      	ldr	r3, [r3, #8]
 80019be:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d002      	beq.n	80019cc <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	3301      	adds	r3, #1
 80019ca:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	689b      	ldr	r3, [r3, #8]
 80019d2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d002      	beq.n	80019e0 <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 80019da:	68fb      	ldr	r3, [r7, #12]
 80019dc:	3301      	adds	r3, #1
 80019de:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	689b      	ldr	r3, [r3, #8]
 80019e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d002      	beq.n	80019f4 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 80019ee:	68fb      	ldr	r3, [r7, #12]
 80019f0:	3301      	adds	r3, #1
 80019f2:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 80019f4:	68fb      	ldr	r3, [r7, #12]
}
 80019f6:	4618      	mov	r0, r3
 80019f8:	3714      	adds	r7, #20
 80019fa:	46bd      	mov	sp, r7
 80019fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a00:	4770      	bx	lr

08001a02 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8001a02:	b480      	push	{r7}
 8001a04:	b087      	sub	sp, #28
 8001a06:	af00      	add	r7, sp, #0
 8001a08:	60f8      	str	r0, [r7, #12]
 8001a0a:	60b9      	str	r1, [r7, #8]
 8001a0c:	607a      	str	r2, [r7, #4]
 8001a0e:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001a10:	68fb      	ldr	r3, [r7, #12]
 8001a12:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001a16:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8001a18:	7dfb      	ldrb	r3, [r7, #23]
 8001a1a:	2b01      	cmp	r3, #1
 8001a1c:	d003      	beq.n	8001a26 <HAL_CAN_GetRxMessage+0x24>
 8001a1e:	7dfb      	ldrb	r3, [r7, #23]
 8001a20:	2b02      	cmp	r3, #2
 8001a22:	f040 8103 	bne.w	8001c2c <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001a26:	68bb      	ldr	r3, [r7, #8]
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d10e      	bne.n	8001a4a <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8001a2c:	68fb      	ldr	r3, [r7, #12]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	68db      	ldr	r3, [r3, #12]
 8001a32:	f003 0303 	and.w	r3, r3, #3
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d116      	bne.n	8001a68 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001a3a:	68fb      	ldr	r3, [r7, #12]
 8001a3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a3e:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8001a42:	68fb      	ldr	r3, [r7, #12]
 8001a44:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8001a46:	2301      	movs	r3, #1
 8001a48:	e0f7      	b.n	8001c3a <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8001a4a:	68fb      	ldr	r3, [r7, #12]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	691b      	ldr	r3, [r3, #16]
 8001a50:	f003 0303 	and.w	r3, r3, #3
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d107      	bne.n	8001a68 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a5c:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8001a64:	2301      	movs	r3, #1
 8001a66:	e0e8      	b.n	8001c3a <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	681a      	ldr	r2, [r3, #0]
 8001a6c:	68bb      	ldr	r3, [r7, #8]
 8001a6e:	331b      	adds	r3, #27
 8001a70:	011b      	lsls	r3, r3, #4
 8001a72:	4413      	add	r3, r2
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	f003 0204 	and.w	r2, r3, #4
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	689b      	ldr	r3, [r3, #8]
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d10c      	bne.n	8001aa0 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8001a86:	68fb      	ldr	r3, [r7, #12]
 8001a88:	681a      	ldr	r2, [r3, #0]
 8001a8a:	68bb      	ldr	r3, [r7, #8]
 8001a8c:	331b      	adds	r3, #27
 8001a8e:	011b      	lsls	r3, r3, #4
 8001a90:	4413      	add	r3, r2
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	0d5b      	lsrs	r3, r3, #21
 8001a96:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	601a      	str	r2, [r3, #0]
 8001a9e:	e00b      	b.n	8001ab8 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	681a      	ldr	r2, [r3, #0]
 8001aa4:	68bb      	ldr	r3, [r7, #8]
 8001aa6:	331b      	adds	r3, #27
 8001aa8:	011b      	lsls	r3, r3, #4
 8001aaa:	4413      	add	r3, r2
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	08db      	lsrs	r3, r3, #3
 8001ab0:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8001ab8:	68fb      	ldr	r3, [r7, #12]
 8001aba:	681a      	ldr	r2, [r3, #0]
 8001abc:	68bb      	ldr	r3, [r7, #8]
 8001abe:	331b      	adds	r3, #27
 8001ac0:	011b      	lsls	r3, r3, #4
 8001ac2:	4413      	add	r3, r2
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	f003 0202 	and.w	r2, r3, #2
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8001ace:	68fb      	ldr	r3, [r7, #12]
 8001ad0:	681a      	ldr	r2, [r3, #0]
 8001ad2:	68bb      	ldr	r3, [r7, #8]
 8001ad4:	331b      	adds	r3, #27
 8001ad6:	011b      	lsls	r3, r3, #4
 8001ad8:	4413      	add	r3, r2
 8001ada:	3304      	adds	r3, #4
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	f003 0308 	and.w	r3, r3, #8
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d003      	beq.n	8001aee <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	2208      	movs	r2, #8
 8001aea:	611a      	str	r2, [r3, #16]
 8001aec:	e00b      	b.n	8001b06 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8001aee:	68fb      	ldr	r3, [r7, #12]
 8001af0:	681a      	ldr	r2, [r3, #0]
 8001af2:	68bb      	ldr	r3, [r7, #8]
 8001af4:	331b      	adds	r3, #27
 8001af6:	011b      	lsls	r3, r3, #4
 8001af8:	4413      	add	r3, r2
 8001afa:	3304      	adds	r3, #4
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	f003 020f 	and.w	r2, r3, #15
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8001b06:	68fb      	ldr	r3, [r7, #12]
 8001b08:	681a      	ldr	r2, [r3, #0]
 8001b0a:	68bb      	ldr	r3, [r7, #8]
 8001b0c:	331b      	adds	r3, #27
 8001b0e:	011b      	lsls	r3, r3, #4
 8001b10:	4413      	add	r3, r2
 8001b12:	3304      	adds	r3, #4
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	0a1b      	lsrs	r3, r3, #8
 8001b18:	b2da      	uxtb	r2, r3
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8001b1e:	68fb      	ldr	r3, [r7, #12]
 8001b20:	681a      	ldr	r2, [r3, #0]
 8001b22:	68bb      	ldr	r3, [r7, #8]
 8001b24:	331b      	adds	r3, #27
 8001b26:	011b      	lsls	r3, r3, #4
 8001b28:	4413      	add	r3, r2
 8001b2a:	3304      	adds	r3, #4
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	0c1b      	lsrs	r3, r3, #16
 8001b30:	b29a      	uxth	r2, r3
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8001b36:	68fb      	ldr	r3, [r7, #12]
 8001b38:	681a      	ldr	r2, [r3, #0]
 8001b3a:	68bb      	ldr	r3, [r7, #8]
 8001b3c:	011b      	lsls	r3, r3, #4
 8001b3e:	4413      	add	r3, r2
 8001b40:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	b2da      	uxtb	r2, r3
 8001b48:	683b      	ldr	r3, [r7, #0]
 8001b4a:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	681a      	ldr	r2, [r3, #0]
 8001b50:	68bb      	ldr	r3, [r7, #8]
 8001b52:	011b      	lsls	r3, r3, #4
 8001b54:	4413      	add	r3, r2
 8001b56:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	0a1a      	lsrs	r2, r3, #8
 8001b5e:	683b      	ldr	r3, [r7, #0]
 8001b60:	3301      	adds	r3, #1
 8001b62:	b2d2      	uxtb	r2, r2
 8001b64:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8001b66:	68fb      	ldr	r3, [r7, #12]
 8001b68:	681a      	ldr	r2, [r3, #0]
 8001b6a:	68bb      	ldr	r3, [r7, #8]
 8001b6c:	011b      	lsls	r3, r3, #4
 8001b6e:	4413      	add	r3, r2
 8001b70:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	0c1a      	lsrs	r2, r3, #16
 8001b78:	683b      	ldr	r3, [r7, #0]
 8001b7a:	3302      	adds	r3, #2
 8001b7c:	b2d2      	uxtb	r2, r2
 8001b7e:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	681a      	ldr	r2, [r3, #0]
 8001b84:	68bb      	ldr	r3, [r7, #8]
 8001b86:	011b      	lsls	r3, r3, #4
 8001b88:	4413      	add	r3, r2
 8001b8a:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	0e1a      	lsrs	r2, r3, #24
 8001b92:	683b      	ldr	r3, [r7, #0]
 8001b94:	3303      	adds	r3, #3
 8001b96:	b2d2      	uxtb	r2, r2
 8001b98:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8001b9a:	68fb      	ldr	r3, [r7, #12]
 8001b9c:	681a      	ldr	r2, [r3, #0]
 8001b9e:	68bb      	ldr	r3, [r7, #8]
 8001ba0:	011b      	lsls	r3, r3, #4
 8001ba2:	4413      	add	r3, r2
 8001ba4:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8001ba8:	681a      	ldr	r2, [r3, #0]
 8001baa:	683b      	ldr	r3, [r7, #0]
 8001bac:	3304      	adds	r3, #4
 8001bae:	b2d2      	uxtb	r2, r2
 8001bb0:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8001bb2:	68fb      	ldr	r3, [r7, #12]
 8001bb4:	681a      	ldr	r2, [r3, #0]
 8001bb6:	68bb      	ldr	r3, [r7, #8]
 8001bb8:	011b      	lsls	r3, r3, #4
 8001bba:	4413      	add	r3, r2
 8001bbc:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	0a1a      	lsrs	r2, r3, #8
 8001bc4:	683b      	ldr	r3, [r7, #0]
 8001bc6:	3305      	adds	r3, #5
 8001bc8:	b2d2      	uxtb	r2, r2
 8001bca:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	681a      	ldr	r2, [r3, #0]
 8001bd0:	68bb      	ldr	r3, [r7, #8]
 8001bd2:	011b      	lsls	r3, r3, #4
 8001bd4:	4413      	add	r3, r2
 8001bd6:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	0c1a      	lsrs	r2, r3, #16
 8001bde:	683b      	ldr	r3, [r7, #0]
 8001be0:	3306      	adds	r3, #6
 8001be2:	b2d2      	uxtb	r2, r2
 8001be4:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8001be6:	68fb      	ldr	r3, [r7, #12]
 8001be8:	681a      	ldr	r2, [r3, #0]
 8001bea:	68bb      	ldr	r3, [r7, #8]
 8001bec:	011b      	lsls	r3, r3, #4
 8001bee:	4413      	add	r3, r2
 8001bf0:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	0e1a      	lsrs	r2, r3, #24
 8001bf8:	683b      	ldr	r3, [r7, #0]
 8001bfa:	3307      	adds	r3, #7
 8001bfc:	b2d2      	uxtb	r2, r2
 8001bfe:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001c00:	68bb      	ldr	r3, [r7, #8]
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d108      	bne.n	8001c18 <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8001c06:	68fb      	ldr	r3, [r7, #12]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	68da      	ldr	r2, [r3, #12]
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	f042 0220 	orr.w	r2, r2, #32
 8001c14:	60da      	str	r2, [r3, #12]
 8001c16:	e007      	b.n	8001c28 <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	691a      	ldr	r2, [r3, #16]
 8001c1e:	68fb      	ldr	r3, [r7, #12]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	f042 0220 	orr.w	r2, r2, #32
 8001c26:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8001c28:	2300      	movs	r3, #0
 8001c2a:	e006      	b.n	8001c3a <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c30:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001c38:	2301      	movs	r3, #1
  }
}
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	371c      	adds	r7, #28
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c44:	4770      	bx	lr

08001c46 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8001c46:	b480      	push	{r7}
 8001c48:	b085      	sub	sp, #20
 8001c4a:	af00      	add	r7, sp, #0
 8001c4c:	6078      	str	r0, [r7, #4]
 8001c4e:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001c56:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8001c58:	7bfb      	ldrb	r3, [r7, #15]
 8001c5a:	2b01      	cmp	r3, #1
 8001c5c:	d002      	beq.n	8001c64 <HAL_CAN_ActivateNotification+0x1e>
 8001c5e:	7bfb      	ldrb	r3, [r7, #15]
 8001c60:	2b02      	cmp	r3, #2
 8001c62:	d109      	bne.n	8001c78 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	6959      	ldr	r1, [r3, #20]
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	683a      	ldr	r2, [r7, #0]
 8001c70:	430a      	orrs	r2, r1
 8001c72:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8001c74:	2300      	movs	r3, #0
 8001c76:	e006      	b.n	8001c86 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c7c:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001c84:	2301      	movs	r3, #1
  }
}
 8001c86:	4618      	mov	r0, r3
 8001c88:	3714      	adds	r7, #20
 8001c8a:	46bd      	mov	sp, r7
 8001c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c90:	4770      	bx	lr

08001c92 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8001c92:	b580      	push	{r7, lr}
 8001c94:	b08a      	sub	sp, #40	@ 0x28
 8001c96:	af00      	add	r7, sp, #0
 8001c98:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8001c9a:	2300      	movs	r3, #0
 8001c9c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	695b      	ldr	r3, [r3, #20]
 8001ca4:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	685b      	ldr	r3, [r3, #4]
 8001cac:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	689b      	ldr	r3, [r3, #8]
 8001cb4:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	68db      	ldr	r3, [r3, #12]
 8001cbc:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	691b      	ldr	r3, [r3, #16]
 8001cc4:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	699b      	ldr	r3, [r3, #24]
 8001ccc:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8001cce:	6a3b      	ldr	r3, [r7, #32]
 8001cd0:	f003 0301 	and.w	r3, r3, #1
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d07c      	beq.n	8001dd2 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8001cd8:	69bb      	ldr	r3, [r7, #24]
 8001cda:	f003 0301 	and.w	r3, r3, #1
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d023      	beq.n	8001d2a <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	2201      	movs	r2, #1
 8001ce8:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8001cea:	69bb      	ldr	r3, [r7, #24]
 8001cec:	f003 0302 	and.w	r3, r3, #2
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d003      	beq.n	8001cfc <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8001cf4:	6878      	ldr	r0, [r7, #4]
 8001cf6:	f000 f983 	bl	8002000 <HAL_CAN_TxMailbox0CompleteCallback>
 8001cfa:	e016      	b.n	8001d2a <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8001cfc:	69bb      	ldr	r3, [r7, #24]
 8001cfe:	f003 0304 	and.w	r3, r3, #4
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d004      	beq.n	8001d10 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8001d06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d08:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001d0c:	627b      	str	r3, [r7, #36]	@ 0x24
 8001d0e:	e00c      	b.n	8001d2a <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8001d10:	69bb      	ldr	r3, [r7, #24]
 8001d12:	f003 0308 	and.w	r3, r3, #8
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d004      	beq.n	8001d24 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8001d1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d1c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001d20:	627b      	str	r3, [r7, #36]	@ 0x24
 8001d22:	e002      	b.n	8001d2a <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8001d24:	6878      	ldr	r0, [r7, #4]
 8001d26:	f000 f989 	bl	800203c <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8001d2a:	69bb      	ldr	r3, [r7, #24]
 8001d2c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d024      	beq.n	8001d7e <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001d3c:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8001d3e:	69bb      	ldr	r3, [r7, #24]
 8001d40:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d003      	beq.n	8001d50 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8001d48:	6878      	ldr	r0, [r7, #4]
 8001d4a:	f000 f963 	bl	8002014 <HAL_CAN_TxMailbox1CompleteCallback>
 8001d4e:	e016      	b.n	8001d7e <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8001d50:	69bb      	ldr	r3, [r7, #24]
 8001d52:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d004      	beq.n	8001d64 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8001d5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d5c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001d60:	627b      	str	r3, [r7, #36]	@ 0x24
 8001d62:	e00c      	b.n	8001d7e <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8001d64:	69bb      	ldr	r3, [r7, #24]
 8001d66:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d004      	beq.n	8001d78 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8001d6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d70:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001d74:	627b      	str	r3, [r7, #36]	@ 0x24
 8001d76:	e002      	b.n	8001d7e <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8001d78:	6878      	ldr	r0, [r7, #4]
 8001d7a:	f000 f969 	bl	8002050 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8001d7e:	69bb      	ldr	r3, [r7, #24]
 8001d80:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d024      	beq.n	8001dd2 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001d90:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8001d92:	69bb      	ldr	r3, [r7, #24]
 8001d94:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d003      	beq.n	8001da4 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8001d9c:	6878      	ldr	r0, [r7, #4]
 8001d9e:	f000 f943 	bl	8002028 <HAL_CAN_TxMailbox2CompleteCallback>
 8001da2:	e016      	b.n	8001dd2 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8001da4:	69bb      	ldr	r3, [r7, #24]
 8001da6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d004      	beq.n	8001db8 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8001dae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001db0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001db4:	627b      	str	r3, [r7, #36]	@ 0x24
 8001db6:	e00c      	b.n	8001dd2 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8001db8:	69bb      	ldr	r3, [r7, #24]
 8001dba:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d004      	beq.n	8001dcc <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8001dc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001dc4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001dc8:	627b      	str	r3, [r7, #36]	@ 0x24
 8001dca:	e002      	b.n	8001dd2 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8001dcc:	6878      	ldr	r0, [r7, #4]
 8001dce:	f000 f949 	bl	8002064 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8001dd2:	6a3b      	ldr	r3, [r7, #32]
 8001dd4:	f003 0308 	and.w	r3, r3, #8
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d00c      	beq.n	8001df6 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8001ddc:	697b      	ldr	r3, [r7, #20]
 8001dde:	f003 0310 	and.w	r3, r3, #16
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d007      	beq.n	8001df6 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8001de6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001de8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001dec:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	2210      	movs	r2, #16
 8001df4:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8001df6:	6a3b      	ldr	r3, [r7, #32]
 8001df8:	f003 0304 	and.w	r3, r3, #4
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d00b      	beq.n	8001e18 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8001e00:	697b      	ldr	r3, [r7, #20]
 8001e02:	f003 0308 	and.w	r3, r3, #8
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d006      	beq.n	8001e18 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	2208      	movs	r2, #8
 8001e10:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8001e12:	6878      	ldr	r0, [r7, #4]
 8001e14:	f000 f930 	bl	8002078 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8001e18:	6a3b      	ldr	r3, [r7, #32]
 8001e1a:	f003 0302 	and.w	r3, r3, #2
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d009      	beq.n	8001e36 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	68db      	ldr	r3, [r3, #12]
 8001e28:	f003 0303 	and.w	r3, r3, #3
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d002      	beq.n	8001e36 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8001e30:	6878      	ldr	r0, [r7, #4]
 8001e32:	f7fe feb3 	bl	8000b9c <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8001e36:	6a3b      	ldr	r3, [r7, #32]
 8001e38:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d00c      	beq.n	8001e5a <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8001e40:	693b      	ldr	r3, [r7, #16]
 8001e42:	f003 0310 	and.w	r3, r3, #16
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d007      	beq.n	8001e5a <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8001e4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e4c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001e50:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	2210      	movs	r2, #16
 8001e58:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8001e5a:	6a3b      	ldr	r3, [r7, #32]
 8001e5c:	f003 0320 	and.w	r3, r3, #32
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d00b      	beq.n	8001e7c <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8001e64:	693b      	ldr	r3, [r7, #16]
 8001e66:	f003 0308 	and.w	r3, r3, #8
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d006      	beq.n	8001e7c <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	2208      	movs	r2, #8
 8001e74:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8001e76:	6878      	ldr	r0, [r7, #4]
 8001e78:	f000 f912 	bl	80020a0 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8001e7c:	6a3b      	ldr	r3, [r7, #32]
 8001e7e:	f003 0310 	and.w	r3, r3, #16
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d009      	beq.n	8001e9a <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	691b      	ldr	r3, [r3, #16]
 8001e8c:	f003 0303 	and.w	r3, r3, #3
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d002      	beq.n	8001e9a <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8001e94:	6878      	ldr	r0, [r7, #4]
 8001e96:	f000 f8f9 	bl	800208c <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8001e9a:	6a3b      	ldr	r3, [r7, #32]
 8001e9c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d00b      	beq.n	8001ebc <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8001ea4:	69fb      	ldr	r3, [r7, #28]
 8001ea6:	f003 0310 	and.w	r3, r3, #16
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d006      	beq.n	8001ebc <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	2210      	movs	r2, #16
 8001eb4:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8001eb6:	6878      	ldr	r0, [r7, #4]
 8001eb8:	f000 f8fc 	bl	80020b4 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8001ebc:	6a3b      	ldr	r3, [r7, #32]
 8001ebe:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d00b      	beq.n	8001ede <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8001ec6:	69fb      	ldr	r3, [r7, #28]
 8001ec8:	f003 0308 	and.w	r3, r3, #8
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d006      	beq.n	8001ede <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	2208      	movs	r2, #8
 8001ed6:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8001ed8:	6878      	ldr	r0, [r7, #4]
 8001eda:	f000 f8f5 	bl	80020c8 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8001ede:	6a3b      	ldr	r3, [r7, #32]
 8001ee0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d07b      	beq.n	8001fe0 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8001ee8:	69fb      	ldr	r3, [r7, #28]
 8001eea:	f003 0304 	and.w	r3, r3, #4
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d072      	beq.n	8001fd8 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001ef2:	6a3b      	ldr	r3, [r7, #32]
 8001ef4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d008      	beq.n	8001f0e <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d003      	beq.n	8001f0e <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8001f06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f08:	f043 0301 	orr.w	r3, r3, #1
 8001f0c:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001f0e:	6a3b      	ldr	r3, [r7, #32]
 8001f10:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d008      	beq.n	8001f2a <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d003      	beq.n	8001f2a <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8001f22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f24:	f043 0302 	orr.w	r3, r3, #2
 8001f28:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8001f2a:	6a3b      	ldr	r3, [r7, #32]
 8001f2c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d008      	beq.n	8001f46 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d003      	beq.n	8001f46 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8001f3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f40:	f043 0304 	orr.w	r3, r3, #4
 8001f44:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001f46:	6a3b      	ldr	r3, [r7, #32]
 8001f48:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d043      	beq.n	8001fd8 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d03e      	beq.n	8001fd8 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001f60:	2b60      	cmp	r3, #96	@ 0x60
 8001f62:	d02b      	beq.n	8001fbc <HAL_CAN_IRQHandler+0x32a>
 8001f64:	2b60      	cmp	r3, #96	@ 0x60
 8001f66:	d82e      	bhi.n	8001fc6 <HAL_CAN_IRQHandler+0x334>
 8001f68:	2b50      	cmp	r3, #80	@ 0x50
 8001f6a:	d022      	beq.n	8001fb2 <HAL_CAN_IRQHandler+0x320>
 8001f6c:	2b50      	cmp	r3, #80	@ 0x50
 8001f6e:	d82a      	bhi.n	8001fc6 <HAL_CAN_IRQHandler+0x334>
 8001f70:	2b40      	cmp	r3, #64	@ 0x40
 8001f72:	d019      	beq.n	8001fa8 <HAL_CAN_IRQHandler+0x316>
 8001f74:	2b40      	cmp	r3, #64	@ 0x40
 8001f76:	d826      	bhi.n	8001fc6 <HAL_CAN_IRQHandler+0x334>
 8001f78:	2b30      	cmp	r3, #48	@ 0x30
 8001f7a:	d010      	beq.n	8001f9e <HAL_CAN_IRQHandler+0x30c>
 8001f7c:	2b30      	cmp	r3, #48	@ 0x30
 8001f7e:	d822      	bhi.n	8001fc6 <HAL_CAN_IRQHandler+0x334>
 8001f80:	2b10      	cmp	r3, #16
 8001f82:	d002      	beq.n	8001f8a <HAL_CAN_IRQHandler+0x2f8>
 8001f84:	2b20      	cmp	r3, #32
 8001f86:	d005      	beq.n	8001f94 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8001f88:	e01d      	b.n	8001fc6 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8001f8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f8c:	f043 0308 	orr.w	r3, r3, #8
 8001f90:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001f92:	e019      	b.n	8001fc8 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8001f94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f96:	f043 0310 	orr.w	r3, r3, #16
 8001f9a:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001f9c:	e014      	b.n	8001fc8 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8001f9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fa0:	f043 0320 	orr.w	r3, r3, #32
 8001fa4:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001fa6:	e00f      	b.n	8001fc8 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8001fa8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001faa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001fae:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001fb0:	e00a      	b.n	8001fc8 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8001fb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fb4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001fb8:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001fba:	e005      	b.n	8001fc8 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8001fbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fbe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001fc2:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001fc4:	e000      	b.n	8001fc8 <HAL_CAN_IRQHandler+0x336>
            break;
 8001fc6:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	699a      	ldr	r2, [r3, #24]
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8001fd6:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	2204      	movs	r2, #4
 8001fde:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8001fe0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d008      	beq.n	8001ff8 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001fea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fec:	431a      	orrs	r2, r3
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8001ff2:	6878      	ldr	r0, [r7, #4]
 8001ff4:	f000 f872 	bl	80020dc <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8001ff8:	bf00      	nop
 8001ffa:	3728      	adds	r7, #40	@ 0x28
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	bd80      	pop	{r7, pc}

08002000 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002000:	b480      	push	{r7}
 8002002:	b083      	sub	sp, #12
 8002004:	af00      	add	r7, sp, #0
 8002006:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8002008:	bf00      	nop
 800200a:	370c      	adds	r7, #12
 800200c:	46bd      	mov	sp, r7
 800200e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002012:	4770      	bx	lr

08002014 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002014:	b480      	push	{r7}
 8002016:	b083      	sub	sp, #12
 8002018:	af00      	add	r7, sp, #0
 800201a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 800201c:	bf00      	nop
 800201e:	370c      	adds	r7, #12
 8002020:	46bd      	mov	sp, r7
 8002022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002026:	4770      	bx	lr

08002028 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002028:	b480      	push	{r7}
 800202a:	b083      	sub	sp, #12
 800202c:	af00      	add	r7, sp, #0
 800202e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8002030:	bf00      	nop
 8002032:	370c      	adds	r7, #12
 8002034:	46bd      	mov	sp, r7
 8002036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800203a:	4770      	bx	lr

0800203c <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 800203c:	b480      	push	{r7}
 800203e:	b083      	sub	sp, #12
 8002040:	af00      	add	r7, sp, #0
 8002042:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8002044:	bf00      	nop
 8002046:	370c      	adds	r7, #12
 8002048:	46bd      	mov	sp, r7
 800204a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204e:	4770      	bx	lr

08002050 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002050:	b480      	push	{r7}
 8002052:	b083      	sub	sp, #12
 8002054:	af00      	add	r7, sp, #0
 8002056:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8002058:	bf00      	nop
 800205a:	370c      	adds	r7, #12
 800205c:	46bd      	mov	sp, r7
 800205e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002062:	4770      	bx	lr

08002064 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002064:	b480      	push	{r7}
 8002066:	b083      	sub	sp, #12
 8002068:	af00      	add	r7, sp, #0
 800206a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 800206c:	bf00      	nop
 800206e:	370c      	adds	r7, #12
 8002070:	46bd      	mov	sp, r7
 8002072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002076:	4770      	bx	lr

08002078 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8002078:	b480      	push	{r7}
 800207a:	b083      	sub	sp, #12
 800207c:	af00      	add	r7, sp, #0
 800207e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8002080:	bf00      	nop
 8002082:	370c      	adds	r7, #12
 8002084:	46bd      	mov	sp, r7
 8002086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208a:	4770      	bx	lr

0800208c <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800208c:	b480      	push	{r7}
 800208e:	b083      	sub	sp, #12
 8002090:	af00      	add	r7, sp, #0
 8002092:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8002094:	bf00      	nop
 8002096:	370c      	adds	r7, #12
 8002098:	46bd      	mov	sp, r7
 800209a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209e:	4770      	bx	lr

080020a0 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 80020a0:	b480      	push	{r7}
 80020a2:	b083      	sub	sp, #12
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 80020a8:	bf00      	nop
 80020aa:	370c      	adds	r7, #12
 80020ac:	46bd      	mov	sp, r7
 80020ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b2:	4770      	bx	lr

080020b4 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 80020b4:	b480      	push	{r7}
 80020b6:	b083      	sub	sp, #12
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80020bc:	bf00      	nop
 80020be:	370c      	adds	r7, #12
 80020c0:	46bd      	mov	sp, r7
 80020c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c6:	4770      	bx	lr

080020c8 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80020c8:	b480      	push	{r7}
 80020ca:	b083      	sub	sp, #12
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80020d0:	bf00      	nop
 80020d2:	370c      	adds	r7, #12
 80020d4:	46bd      	mov	sp, r7
 80020d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020da:	4770      	bx	lr

080020dc <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80020dc:	b480      	push	{r7}
 80020de:	b083      	sub	sp, #12
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80020e4:	bf00      	nop
 80020e6:	370c      	adds	r7, #12
 80020e8:	46bd      	mov	sp, r7
 80020ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ee:	4770      	bx	lr

080020f0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80020f0:	b480      	push	{r7}
 80020f2:	b085      	sub	sp, #20
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	f003 0307 	and.w	r3, r3, #7
 80020fe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002100:	4b0c      	ldr	r3, [pc, #48]	@ (8002134 <__NVIC_SetPriorityGrouping+0x44>)
 8002102:	68db      	ldr	r3, [r3, #12]
 8002104:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002106:	68ba      	ldr	r2, [r7, #8]
 8002108:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800210c:	4013      	ands	r3, r2
 800210e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002114:	68bb      	ldr	r3, [r7, #8]
 8002116:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002118:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800211c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002120:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002122:	4a04      	ldr	r2, [pc, #16]	@ (8002134 <__NVIC_SetPriorityGrouping+0x44>)
 8002124:	68bb      	ldr	r3, [r7, #8]
 8002126:	60d3      	str	r3, [r2, #12]
}
 8002128:	bf00      	nop
 800212a:	3714      	adds	r7, #20
 800212c:	46bd      	mov	sp, r7
 800212e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002132:	4770      	bx	lr
 8002134:	e000ed00 	.word	0xe000ed00

08002138 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002138:	b480      	push	{r7}
 800213a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800213c:	4b04      	ldr	r3, [pc, #16]	@ (8002150 <__NVIC_GetPriorityGrouping+0x18>)
 800213e:	68db      	ldr	r3, [r3, #12]
 8002140:	0a1b      	lsrs	r3, r3, #8
 8002142:	f003 0307 	and.w	r3, r3, #7
}
 8002146:	4618      	mov	r0, r3
 8002148:	46bd      	mov	sp, r7
 800214a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214e:	4770      	bx	lr
 8002150:	e000ed00 	.word	0xe000ed00

08002154 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002154:	b480      	push	{r7}
 8002156:	b083      	sub	sp, #12
 8002158:	af00      	add	r7, sp, #0
 800215a:	4603      	mov	r3, r0
 800215c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800215e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002162:	2b00      	cmp	r3, #0
 8002164:	db0b      	blt.n	800217e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002166:	79fb      	ldrb	r3, [r7, #7]
 8002168:	f003 021f 	and.w	r2, r3, #31
 800216c:	4907      	ldr	r1, [pc, #28]	@ (800218c <__NVIC_EnableIRQ+0x38>)
 800216e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002172:	095b      	lsrs	r3, r3, #5
 8002174:	2001      	movs	r0, #1
 8002176:	fa00 f202 	lsl.w	r2, r0, r2
 800217a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800217e:	bf00      	nop
 8002180:	370c      	adds	r7, #12
 8002182:	46bd      	mov	sp, r7
 8002184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002188:	4770      	bx	lr
 800218a:	bf00      	nop
 800218c:	e000e100 	.word	0xe000e100

08002190 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002190:	b480      	push	{r7}
 8002192:	b083      	sub	sp, #12
 8002194:	af00      	add	r7, sp, #0
 8002196:	4603      	mov	r3, r0
 8002198:	6039      	str	r1, [r7, #0]
 800219a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800219c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	db0a      	blt.n	80021ba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021a4:	683b      	ldr	r3, [r7, #0]
 80021a6:	b2da      	uxtb	r2, r3
 80021a8:	490c      	ldr	r1, [pc, #48]	@ (80021dc <__NVIC_SetPriority+0x4c>)
 80021aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021ae:	0112      	lsls	r2, r2, #4
 80021b0:	b2d2      	uxtb	r2, r2
 80021b2:	440b      	add	r3, r1
 80021b4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80021b8:	e00a      	b.n	80021d0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021ba:	683b      	ldr	r3, [r7, #0]
 80021bc:	b2da      	uxtb	r2, r3
 80021be:	4908      	ldr	r1, [pc, #32]	@ (80021e0 <__NVIC_SetPriority+0x50>)
 80021c0:	79fb      	ldrb	r3, [r7, #7]
 80021c2:	f003 030f 	and.w	r3, r3, #15
 80021c6:	3b04      	subs	r3, #4
 80021c8:	0112      	lsls	r2, r2, #4
 80021ca:	b2d2      	uxtb	r2, r2
 80021cc:	440b      	add	r3, r1
 80021ce:	761a      	strb	r2, [r3, #24]
}
 80021d0:	bf00      	nop
 80021d2:	370c      	adds	r7, #12
 80021d4:	46bd      	mov	sp, r7
 80021d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021da:	4770      	bx	lr
 80021dc:	e000e100 	.word	0xe000e100
 80021e0:	e000ed00 	.word	0xe000ed00

080021e4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80021e4:	b480      	push	{r7}
 80021e6:	b089      	sub	sp, #36	@ 0x24
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	60f8      	str	r0, [r7, #12]
 80021ec:	60b9      	str	r1, [r7, #8]
 80021ee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	f003 0307 	and.w	r3, r3, #7
 80021f6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80021f8:	69fb      	ldr	r3, [r7, #28]
 80021fa:	f1c3 0307 	rsb	r3, r3, #7
 80021fe:	2b04      	cmp	r3, #4
 8002200:	bf28      	it	cs
 8002202:	2304      	movcs	r3, #4
 8002204:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002206:	69fb      	ldr	r3, [r7, #28]
 8002208:	3304      	adds	r3, #4
 800220a:	2b06      	cmp	r3, #6
 800220c:	d902      	bls.n	8002214 <NVIC_EncodePriority+0x30>
 800220e:	69fb      	ldr	r3, [r7, #28]
 8002210:	3b03      	subs	r3, #3
 8002212:	e000      	b.n	8002216 <NVIC_EncodePriority+0x32>
 8002214:	2300      	movs	r3, #0
 8002216:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002218:	f04f 32ff 	mov.w	r2, #4294967295
 800221c:	69bb      	ldr	r3, [r7, #24]
 800221e:	fa02 f303 	lsl.w	r3, r2, r3
 8002222:	43da      	mvns	r2, r3
 8002224:	68bb      	ldr	r3, [r7, #8]
 8002226:	401a      	ands	r2, r3
 8002228:	697b      	ldr	r3, [r7, #20]
 800222a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800222c:	f04f 31ff 	mov.w	r1, #4294967295
 8002230:	697b      	ldr	r3, [r7, #20]
 8002232:	fa01 f303 	lsl.w	r3, r1, r3
 8002236:	43d9      	mvns	r1, r3
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800223c:	4313      	orrs	r3, r2
         );
}
 800223e:	4618      	mov	r0, r3
 8002240:	3724      	adds	r7, #36	@ 0x24
 8002242:	46bd      	mov	sp, r7
 8002244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002248:	4770      	bx	lr
	...

0800224c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800224c:	b580      	push	{r7, lr}
 800224e:	b082      	sub	sp, #8
 8002250:	af00      	add	r7, sp, #0
 8002252:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	3b01      	subs	r3, #1
 8002258:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800225c:	d301      	bcc.n	8002262 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800225e:	2301      	movs	r3, #1
 8002260:	e00f      	b.n	8002282 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002262:	4a0a      	ldr	r2, [pc, #40]	@ (800228c <SysTick_Config+0x40>)
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	3b01      	subs	r3, #1
 8002268:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800226a:	210f      	movs	r1, #15
 800226c:	f04f 30ff 	mov.w	r0, #4294967295
 8002270:	f7ff ff8e 	bl	8002190 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002274:	4b05      	ldr	r3, [pc, #20]	@ (800228c <SysTick_Config+0x40>)
 8002276:	2200      	movs	r2, #0
 8002278:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800227a:	4b04      	ldr	r3, [pc, #16]	@ (800228c <SysTick_Config+0x40>)
 800227c:	2207      	movs	r2, #7
 800227e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002280:	2300      	movs	r3, #0
}
 8002282:	4618      	mov	r0, r3
 8002284:	3708      	adds	r7, #8
 8002286:	46bd      	mov	sp, r7
 8002288:	bd80      	pop	{r7, pc}
 800228a:	bf00      	nop
 800228c:	e000e010 	.word	0xe000e010

08002290 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002290:	b580      	push	{r7, lr}
 8002292:	b082      	sub	sp, #8
 8002294:	af00      	add	r7, sp, #0
 8002296:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002298:	6878      	ldr	r0, [r7, #4]
 800229a:	f7ff ff29 	bl	80020f0 <__NVIC_SetPriorityGrouping>
}
 800229e:	bf00      	nop
 80022a0:	3708      	adds	r7, #8
 80022a2:	46bd      	mov	sp, r7
 80022a4:	bd80      	pop	{r7, pc}

080022a6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80022a6:	b580      	push	{r7, lr}
 80022a8:	b086      	sub	sp, #24
 80022aa:	af00      	add	r7, sp, #0
 80022ac:	4603      	mov	r3, r0
 80022ae:	60b9      	str	r1, [r7, #8]
 80022b0:	607a      	str	r2, [r7, #4]
 80022b2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80022b4:	2300      	movs	r3, #0
 80022b6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80022b8:	f7ff ff3e 	bl	8002138 <__NVIC_GetPriorityGrouping>
 80022bc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80022be:	687a      	ldr	r2, [r7, #4]
 80022c0:	68b9      	ldr	r1, [r7, #8]
 80022c2:	6978      	ldr	r0, [r7, #20]
 80022c4:	f7ff ff8e 	bl	80021e4 <NVIC_EncodePriority>
 80022c8:	4602      	mov	r2, r0
 80022ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80022ce:	4611      	mov	r1, r2
 80022d0:	4618      	mov	r0, r3
 80022d2:	f7ff ff5d 	bl	8002190 <__NVIC_SetPriority>
}
 80022d6:	bf00      	nop
 80022d8:	3718      	adds	r7, #24
 80022da:	46bd      	mov	sp, r7
 80022dc:	bd80      	pop	{r7, pc}

080022de <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80022de:	b580      	push	{r7, lr}
 80022e0:	b082      	sub	sp, #8
 80022e2:	af00      	add	r7, sp, #0
 80022e4:	4603      	mov	r3, r0
 80022e6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80022e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022ec:	4618      	mov	r0, r3
 80022ee:	f7ff ff31 	bl	8002154 <__NVIC_EnableIRQ>
}
 80022f2:	bf00      	nop
 80022f4:	3708      	adds	r7, #8
 80022f6:	46bd      	mov	sp, r7
 80022f8:	bd80      	pop	{r7, pc}

080022fa <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80022fa:	b580      	push	{r7, lr}
 80022fc:	b082      	sub	sp, #8
 80022fe:	af00      	add	r7, sp, #0
 8002300:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002302:	6878      	ldr	r0, [r7, #4]
 8002304:	f7ff ffa2 	bl	800224c <SysTick_Config>
 8002308:	4603      	mov	r3, r0
}
 800230a:	4618      	mov	r0, r3
 800230c:	3708      	adds	r7, #8
 800230e:	46bd      	mov	sp, r7
 8002310:	bd80      	pop	{r7, pc}
	...

08002314 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002314:	b480      	push	{r7}
 8002316:	b087      	sub	sp, #28
 8002318:	af00      	add	r7, sp, #0
 800231a:	6078      	str	r0, [r7, #4]
 800231c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800231e:	2300      	movs	r3, #0
 8002320:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002322:	e166      	b.n	80025f2 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002324:	683b      	ldr	r3, [r7, #0]
 8002326:	681a      	ldr	r2, [r3, #0]
 8002328:	2101      	movs	r1, #1
 800232a:	697b      	ldr	r3, [r7, #20]
 800232c:	fa01 f303 	lsl.w	r3, r1, r3
 8002330:	4013      	ands	r3, r2
 8002332:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	2b00      	cmp	r3, #0
 8002338:	f000 8158 	beq.w	80025ec <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800233c:	683b      	ldr	r3, [r7, #0]
 800233e:	685b      	ldr	r3, [r3, #4]
 8002340:	f003 0303 	and.w	r3, r3, #3
 8002344:	2b01      	cmp	r3, #1
 8002346:	d005      	beq.n	8002354 <HAL_GPIO_Init+0x40>
 8002348:	683b      	ldr	r3, [r7, #0]
 800234a:	685b      	ldr	r3, [r3, #4]
 800234c:	f003 0303 	and.w	r3, r3, #3
 8002350:	2b02      	cmp	r3, #2
 8002352:	d130      	bne.n	80023b6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	689b      	ldr	r3, [r3, #8]
 8002358:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800235a:	697b      	ldr	r3, [r7, #20]
 800235c:	005b      	lsls	r3, r3, #1
 800235e:	2203      	movs	r2, #3
 8002360:	fa02 f303 	lsl.w	r3, r2, r3
 8002364:	43db      	mvns	r3, r3
 8002366:	693a      	ldr	r2, [r7, #16]
 8002368:	4013      	ands	r3, r2
 800236a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800236c:	683b      	ldr	r3, [r7, #0]
 800236e:	68da      	ldr	r2, [r3, #12]
 8002370:	697b      	ldr	r3, [r7, #20]
 8002372:	005b      	lsls	r3, r3, #1
 8002374:	fa02 f303 	lsl.w	r3, r2, r3
 8002378:	693a      	ldr	r2, [r7, #16]
 800237a:	4313      	orrs	r3, r2
 800237c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	693a      	ldr	r2, [r7, #16]
 8002382:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	685b      	ldr	r3, [r3, #4]
 8002388:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800238a:	2201      	movs	r2, #1
 800238c:	697b      	ldr	r3, [r7, #20]
 800238e:	fa02 f303 	lsl.w	r3, r2, r3
 8002392:	43db      	mvns	r3, r3
 8002394:	693a      	ldr	r2, [r7, #16]
 8002396:	4013      	ands	r3, r2
 8002398:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800239a:	683b      	ldr	r3, [r7, #0]
 800239c:	685b      	ldr	r3, [r3, #4]
 800239e:	091b      	lsrs	r3, r3, #4
 80023a0:	f003 0201 	and.w	r2, r3, #1
 80023a4:	697b      	ldr	r3, [r7, #20]
 80023a6:	fa02 f303 	lsl.w	r3, r2, r3
 80023aa:	693a      	ldr	r2, [r7, #16]
 80023ac:	4313      	orrs	r3, r2
 80023ae:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	693a      	ldr	r2, [r7, #16]
 80023b4:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80023b6:	683b      	ldr	r3, [r7, #0]
 80023b8:	685b      	ldr	r3, [r3, #4]
 80023ba:	f003 0303 	and.w	r3, r3, #3
 80023be:	2b03      	cmp	r3, #3
 80023c0:	d017      	beq.n	80023f2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	68db      	ldr	r3, [r3, #12]
 80023c6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80023c8:	697b      	ldr	r3, [r7, #20]
 80023ca:	005b      	lsls	r3, r3, #1
 80023cc:	2203      	movs	r2, #3
 80023ce:	fa02 f303 	lsl.w	r3, r2, r3
 80023d2:	43db      	mvns	r3, r3
 80023d4:	693a      	ldr	r2, [r7, #16]
 80023d6:	4013      	ands	r3, r2
 80023d8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80023da:	683b      	ldr	r3, [r7, #0]
 80023dc:	689a      	ldr	r2, [r3, #8]
 80023de:	697b      	ldr	r3, [r7, #20]
 80023e0:	005b      	lsls	r3, r3, #1
 80023e2:	fa02 f303 	lsl.w	r3, r2, r3
 80023e6:	693a      	ldr	r2, [r7, #16]
 80023e8:	4313      	orrs	r3, r2
 80023ea:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	693a      	ldr	r2, [r7, #16]
 80023f0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80023f2:	683b      	ldr	r3, [r7, #0]
 80023f4:	685b      	ldr	r3, [r3, #4]
 80023f6:	f003 0303 	and.w	r3, r3, #3
 80023fa:	2b02      	cmp	r3, #2
 80023fc:	d123      	bne.n	8002446 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80023fe:	697b      	ldr	r3, [r7, #20]
 8002400:	08da      	lsrs	r2, r3, #3
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	3208      	adds	r2, #8
 8002406:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800240a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800240c:	697b      	ldr	r3, [r7, #20]
 800240e:	f003 0307 	and.w	r3, r3, #7
 8002412:	009b      	lsls	r3, r3, #2
 8002414:	220f      	movs	r2, #15
 8002416:	fa02 f303 	lsl.w	r3, r2, r3
 800241a:	43db      	mvns	r3, r3
 800241c:	693a      	ldr	r2, [r7, #16]
 800241e:	4013      	ands	r3, r2
 8002420:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002422:	683b      	ldr	r3, [r7, #0]
 8002424:	691a      	ldr	r2, [r3, #16]
 8002426:	697b      	ldr	r3, [r7, #20]
 8002428:	f003 0307 	and.w	r3, r3, #7
 800242c:	009b      	lsls	r3, r3, #2
 800242e:	fa02 f303 	lsl.w	r3, r2, r3
 8002432:	693a      	ldr	r2, [r7, #16]
 8002434:	4313      	orrs	r3, r2
 8002436:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002438:	697b      	ldr	r3, [r7, #20]
 800243a:	08da      	lsrs	r2, r3, #3
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	3208      	adds	r2, #8
 8002440:	6939      	ldr	r1, [r7, #16]
 8002442:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800244c:	697b      	ldr	r3, [r7, #20]
 800244e:	005b      	lsls	r3, r3, #1
 8002450:	2203      	movs	r2, #3
 8002452:	fa02 f303 	lsl.w	r3, r2, r3
 8002456:	43db      	mvns	r3, r3
 8002458:	693a      	ldr	r2, [r7, #16]
 800245a:	4013      	ands	r3, r2
 800245c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800245e:	683b      	ldr	r3, [r7, #0]
 8002460:	685b      	ldr	r3, [r3, #4]
 8002462:	f003 0203 	and.w	r2, r3, #3
 8002466:	697b      	ldr	r3, [r7, #20]
 8002468:	005b      	lsls	r3, r3, #1
 800246a:	fa02 f303 	lsl.w	r3, r2, r3
 800246e:	693a      	ldr	r2, [r7, #16]
 8002470:	4313      	orrs	r3, r2
 8002472:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	693a      	ldr	r2, [r7, #16]
 8002478:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800247a:	683b      	ldr	r3, [r7, #0]
 800247c:	685b      	ldr	r3, [r3, #4]
 800247e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002482:	2b00      	cmp	r3, #0
 8002484:	f000 80b2 	beq.w	80025ec <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002488:	4b61      	ldr	r3, [pc, #388]	@ (8002610 <HAL_GPIO_Init+0x2fc>)
 800248a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800248c:	4a60      	ldr	r2, [pc, #384]	@ (8002610 <HAL_GPIO_Init+0x2fc>)
 800248e:	f043 0301 	orr.w	r3, r3, #1
 8002492:	6613      	str	r3, [r2, #96]	@ 0x60
 8002494:	4b5e      	ldr	r3, [pc, #376]	@ (8002610 <HAL_GPIO_Init+0x2fc>)
 8002496:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002498:	f003 0301 	and.w	r3, r3, #1
 800249c:	60bb      	str	r3, [r7, #8]
 800249e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80024a0:	4a5c      	ldr	r2, [pc, #368]	@ (8002614 <HAL_GPIO_Init+0x300>)
 80024a2:	697b      	ldr	r3, [r7, #20]
 80024a4:	089b      	lsrs	r3, r3, #2
 80024a6:	3302      	adds	r3, #2
 80024a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80024ac:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80024ae:	697b      	ldr	r3, [r7, #20]
 80024b0:	f003 0303 	and.w	r3, r3, #3
 80024b4:	009b      	lsls	r3, r3, #2
 80024b6:	220f      	movs	r2, #15
 80024b8:	fa02 f303 	lsl.w	r3, r2, r3
 80024bc:	43db      	mvns	r3, r3
 80024be:	693a      	ldr	r2, [r7, #16]
 80024c0:	4013      	ands	r3, r2
 80024c2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80024ca:	d02b      	beq.n	8002524 <HAL_GPIO_Init+0x210>
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	4a52      	ldr	r2, [pc, #328]	@ (8002618 <HAL_GPIO_Init+0x304>)
 80024d0:	4293      	cmp	r3, r2
 80024d2:	d025      	beq.n	8002520 <HAL_GPIO_Init+0x20c>
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	4a51      	ldr	r2, [pc, #324]	@ (800261c <HAL_GPIO_Init+0x308>)
 80024d8:	4293      	cmp	r3, r2
 80024da:	d01f      	beq.n	800251c <HAL_GPIO_Init+0x208>
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	4a50      	ldr	r2, [pc, #320]	@ (8002620 <HAL_GPIO_Init+0x30c>)
 80024e0:	4293      	cmp	r3, r2
 80024e2:	d019      	beq.n	8002518 <HAL_GPIO_Init+0x204>
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	4a4f      	ldr	r2, [pc, #316]	@ (8002624 <HAL_GPIO_Init+0x310>)
 80024e8:	4293      	cmp	r3, r2
 80024ea:	d013      	beq.n	8002514 <HAL_GPIO_Init+0x200>
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	4a4e      	ldr	r2, [pc, #312]	@ (8002628 <HAL_GPIO_Init+0x314>)
 80024f0:	4293      	cmp	r3, r2
 80024f2:	d00d      	beq.n	8002510 <HAL_GPIO_Init+0x1fc>
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	4a4d      	ldr	r2, [pc, #308]	@ (800262c <HAL_GPIO_Init+0x318>)
 80024f8:	4293      	cmp	r3, r2
 80024fa:	d007      	beq.n	800250c <HAL_GPIO_Init+0x1f8>
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	4a4c      	ldr	r2, [pc, #304]	@ (8002630 <HAL_GPIO_Init+0x31c>)
 8002500:	4293      	cmp	r3, r2
 8002502:	d101      	bne.n	8002508 <HAL_GPIO_Init+0x1f4>
 8002504:	2307      	movs	r3, #7
 8002506:	e00e      	b.n	8002526 <HAL_GPIO_Init+0x212>
 8002508:	2308      	movs	r3, #8
 800250a:	e00c      	b.n	8002526 <HAL_GPIO_Init+0x212>
 800250c:	2306      	movs	r3, #6
 800250e:	e00a      	b.n	8002526 <HAL_GPIO_Init+0x212>
 8002510:	2305      	movs	r3, #5
 8002512:	e008      	b.n	8002526 <HAL_GPIO_Init+0x212>
 8002514:	2304      	movs	r3, #4
 8002516:	e006      	b.n	8002526 <HAL_GPIO_Init+0x212>
 8002518:	2303      	movs	r3, #3
 800251a:	e004      	b.n	8002526 <HAL_GPIO_Init+0x212>
 800251c:	2302      	movs	r3, #2
 800251e:	e002      	b.n	8002526 <HAL_GPIO_Init+0x212>
 8002520:	2301      	movs	r3, #1
 8002522:	e000      	b.n	8002526 <HAL_GPIO_Init+0x212>
 8002524:	2300      	movs	r3, #0
 8002526:	697a      	ldr	r2, [r7, #20]
 8002528:	f002 0203 	and.w	r2, r2, #3
 800252c:	0092      	lsls	r2, r2, #2
 800252e:	4093      	lsls	r3, r2
 8002530:	693a      	ldr	r2, [r7, #16]
 8002532:	4313      	orrs	r3, r2
 8002534:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002536:	4937      	ldr	r1, [pc, #220]	@ (8002614 <HAL_GPIO_Init+0x300>)
 8002538:	697b      	ldr	r3, [r7, #20]
 800253a:	089b      	lsrs	r3, r3, #2
 800253c:	3302      	adds	r3, #2
 800253e:	693a      	ldr	r2, [r7, #16]
 8002540:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002544:	4b3b      	ldr	r3, [pc, #236]	@ (8002634 <HAL_GPIO_Init+0x320>)
 8002546:	689b      	ldr	r3, [r3, #8]
 8002548:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	43db      	mvns	r3, r3
 800254e:	693a      	ldr	r2, [r7, #16]
 8002550:	4013      	ands	r3, r2
 8002552:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002554:	683b      	ldr	r3, [r7, #0]
 8002556:	685b      	ldr	r3, [r3, #4]
 8002558:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800255c:	2b00      	cmp	r3, #0
 800255e:	d003      	beq.n	8002568 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8002560:	693a      	ldr	r2, [r7, #16]
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	4313      	orrs	r3, r2
 8002566:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002568:	4a32      	ldr	r2, [pc, #200]	@ (8002634 <HAL_GPIO_Init+0x320>)
 800256a:	693b      	ldr	r3, [r7, #16]
 800256c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800256e:	4b31      	ldr	r3, [pc, #196]	@ (8002634 <HAL_GPIO_Init+0x320>)
 8002570:	68db      	ldr	r3, [r3, #12]
 8002572:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	43db      	mvns	r3, r3
 8002578:	693a      	ldr	r2, [r7, #16]
 800257a:	4013      	ands	r3, r2
 800257c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800257e:	683b      	ldr	r3, [r7, #0]
 8002580:	685b      	ldr	r3, [r3, #4]
 8002582:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002586:	2b00      	cmp	r3, #0
 8002588:	d003      	beq.n	8002592 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 800258a:	693a      	ldr	r2, [r7, #16]
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	4313      	orrs	r3, r2
 8002590:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002592:	4a28      	ldr	r2, [pc, #160]	@ (8002634 <HAL_GPIO_Init+0x320>)
 8002594:	693b      	ldr	r3, [r7, #16]
 8002596:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002598:	4b26      	ldr	r3, [pc, #152]	@ (8002634 <HAL_GPIO_Init+0x320>)
 800259a:	685b      	ldr	r3, [r3, #4]
 800259c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	43db      	mvns	r3, r3
 80025a2:	693a      	ldr	r2, [r7, #16]
 80025a4:	4013      	ands	r3, r2
 80025a6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80025a8:	683b      	ldr	r3, [r7, #0]
 80025aa:	685b      	ldr	r3, [r3, #4]
 80025ac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d003      	beq.n	80025bc <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 80025b4:	693a      	ldr	r2, [r7, #16]
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	4313      	orrs	r3, r2
 80025ba:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80025bc:	4a1d      	ldr	r2, [pc, #116]	@ (8002634 <HAL_GPIO_Init+0x320>)
 80025be:	693b      	ldr	r3, [r7, #16]
 80025c0:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80025c2:	4b1c      	ldr	r3, [pc, #112]	@ (8002634 <HAL_GPIO_Init+0x320>)
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	43db      	mvns	r3, r3
 80025cc:	693a      	ldr	r2, [r7, #16]
 80025ce:	4013      	ands	r3, r2
 80025d0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80025d2:	683b      	ldr	r3, [r7, #0]
 80025d4:	685b      	ldr	r3, [r3, #4]
 80025d6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d003      	beq.n	80025e6 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 80025de:	693a      	ldr	r2, [r7, #16]
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	4313      	orrs	r3, r2
 80025e4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80025e6:	4a13      	ldr	r2, [pc, #76]	@ (8002634 <HAL_GPIO_Init+0x320>)
 80025e8:	693b      	ldr	r3, [r7, #16]
 80025ea:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80025ec:	697b      	ldr	r3, [r7, #20]
 80025ee:	3301      	adds	r3, #1
 80025f0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80025f2:	683b      	ldr	r3, [r7, #0]
 80025f4:	681a      	ldr	r2, [r3, #0]
 80025f6:	697b      	ldr	r3, [r7, #20]
 80025f8:	fa22 f303 	lsr.w	r3, r2, r3
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	f47f ae91 	bne.w	8002324 <HAL_GPIO_Init+0x10>
  }
}
 8002602:	bf00      	nop
 8002604:	bf00      	nop
 8002606:	371c      	adds	r7, #28
 8002608:	46bd      	mov	sp, r7
 800260a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800260e:	4770      	bx	lr
 8002610:	40021000 	.word	0x40021000
 8002614:	40010000 	.word	0x40010000
 8002618:	48000400 	.word	0x48000400
 800261c:	48000800 	.word	0x48000800
 8002620:	48000c00 	.word	0x48000c00
 8002624:	48001000 	.word	0x48001000
 8002628:	48001400 	.word	0x48001400
 800262c:	48001800 	.word	0x48001800
 8002630:	48001c00 	.word	0x48001c00
 8002634:	40010400 	.word	0x40010400

08002638 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002638:	b480      	push	{r7}
 800263a:	b083      	sub	sp, #12
 800263c:	af00      	add	r7, sp, #0
 800263e:	6078      	str	r0, [r7, #4]
 8002640:	460b      	mov	r3, r1
 8002642:	807b      	strh	r3, [r7, #2]
 8002644:	4613      	mov	r3, r2
 8002646:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002648:	787b      	ldrb	r3, [r7, #1]
 800264a:	2b00      	cmp	r3, #0
 800264c:	d003      	beq.n	8002656 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800264e:	887a      	ldrh	r2, [r7, #2]
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002654:	e002      	b.n	800265c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002656:	887a      	ldrh	r2, [r7, #2]
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800265c:	bf00      	nop
 800265e:	370c      	adds	r7, #12
 8002660:	46bd      	mov	sp, r7
 8002662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002666:	4770      	bx	lr

08002668 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002668:	b480      	push	{r7}
 800266a:	b085      	sub	sp, #20
 800266c:	af00      	add	r7, sp, #0
 800266e:	6078      	str	r0, [r7, #4]
 8002670:	460b      	mov	r3, r1
 8002672:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	695b      	ldr	r3, [r3, #20]
 8002678:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800267a:	887a      	ldrh	r2, [r7, #2]
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	4013      	ands	r3, r2
 8002680:	041a      	lsls	r2, r3, #16
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	43d9      	mvns	r1, r3
 8002686:	887b      	ldrh	r3, [r7, #2]
 8002688:	400b      	ands	r3, r1
 800268a:	431a      	orrs	r2, r3
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	619a      	str	r2, [r3, #24]
}
 8002690:	bf00      	nop
 8002692:	3714      	adds	r7, #20
 8002694:	46bd      	mov	sp, r7
 8002696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800269a:	4770      	bx	lr

0800269c <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 800269c:	b580      	push	{r7, lr}
 800269e:	b084      	sub	sp, #16
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d101      	bne.n	80026ae <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 80026aa:	2301      	movs	r3, #1
 80026ac:	e043      	b.n	8002736 <HAL_IWDG_Init+0x9a>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	f64c 42cc 	movw	r2, #52428	@ 0xcccc
 80026b6:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	f245 5255 	movw	r2, #21845	@ 0x5555
 80026c0:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	687a      	ldr	r2, [r7, #4]
 80026c8:	6852      	ldr	r2, [r2, #4]
 80026ca:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	687a      	ldr	r2, [r7, #4]
 80026d2:	6892      	ldr	r2, [r2, #8]
 80026d4:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 80026d6:	f7fe fe3f 	bl	8001358 <HAL_GetTick>
 80026da:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80026dc:	e011      	b.n	8002702 <HAL_IWDG_Init+0x66>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 80026de:	f7fe fe3b 	bl	8001358 <HAL_GetTick>
 80026e2:	4602      	mov	r2, r0
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	1ad3      	subs	r3, r2, r3
 80026e8:	f641 0201 	movw	r2, #6145	@ 0x1801
 80026ec:	4293      	cmp	r3, r2
 80026ee:	d908      	bls.n	8002702 <HAL_IWDG_Init+0x66>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	68db      	ldr	r3, [r3, #12]
 80026f6:	f003 0307 	and.w	r3, r3, #7
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d001      	beq.n	8002702 <HAL_IWDG_Init+0x66>
      {
        return HAL_TIMEOUT;
 80026fe:	2303      	movs	r3, #3
 8002700:	e019      	b.n	8002736 <HAL_IWDG_Init+0x9a>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	68db      	ldr	r3, [r3, #12]
 8002708:	f003 0307 	and.w	r3, r3, #7
 800270c:	2b00      	cmp	r3, #0
 800270e:	d1e6      	bne.n	80026de <HAL_IWDG_Init+0x42>
    }
  }

  /* If window parameter is different than current value, modify window
  register */
  if (hiwdg->Instance->WINR != hiwdg->Init.Window)
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	691a      	ldr	r2, [r3, #16]
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	68db      	ldr	r3, [r3, #12]
 800271a:	429a      	cmp	r2, r3
 800271c:	d005      	beq.n	800272a <HAL_IWDG_Init+0x8e>
  {
    /* Write to IWDG WINR the IWDG_Window value to compare with. In any case,
    even if window feature is disabled, Watchdog will be reloaded by writing
    windows register */
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	687a      	ldr	r2, [r7, #4]
 8002724:	68d2      	ldr	r2, [r2, #12]
 8002726:	611a      	str	r2, [r3, #16]
 8002728:	e004      	b.n	8002734 <HAL_IWDG_Init+0x98>
  }
  else
  {
    /* Reload IWDG counter with value defined in the reload register */
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 8002732:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002734:	2300      	movs	r3, #0
}
 8002736:	4618      	mov	r0, r3
 8002738:	3710      	adds	r7, #16
 800273a:	46bd      	mov	sp, r7
 800273c:	bd80      	pop	{r7, pc}

0800273e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800273e:	b580      	push	{r7, lr}
 8002740:	b086      	sub	sp, #24
 8002742:	af02      	add	r7, sp, #8
 8002744:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	2b00      	cmp	r3, #0
 800274a:	d101      	bne.n	8002750 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800274c:	2301      	movs	r3, #1
 800274e:	e101      	b.n	8002954 <HAL_PCD_Init+0x216>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8002756:	b2db      	uxtb	r3, r3
 8002758:	2b00      	cmp	r3, #0
 800275a:	d106      	bne.n	800276a <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	2200      	movs	r2, #0
 8002760:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002764:	6878      	ldr	r0, [r7, #4]
 8002766:	f7fe fba7 	bl	8000eb8 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	2203      	movs	r2, #3
 800276e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable DMA mode for FS instance */
  hpcd->Init.dma_enable = 0U;
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	2200      	movs	r2, #0
 8002776:	719a      	strb	r2, [r3, #6]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	4618      	mov	r0, r3
 800277e:	f002 fed3 	bl	8005528 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	6818      	ldr	r0, [r3, #0]
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	7c1a      	ldrb	r2, [r3, #16]
 800278a:	f88d 2000 	strb.w	r2, [sp]
 800278e:	3304      	adds	r3, #4
 8002790:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002792:	f002 fe9c 	bl	80054ce <USB_CoreInit>
 8002796:	4603      	mov	r3, r0
 8002798:	2b00      	cmp	r3, #0
 800279a:	d005      	beq.n	80027a8 <HAL_PCD_Init+0x6a>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	2202      	movs	r2, #2
 80027a0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80027a4:	2301      	movs	r3, #1
 80027a6:	e0d5      	b.n	8002954 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	2100      	movs	r1, #0
 80027ae:	4618      	mov	r0, r3
 80027b0:	f002 fecb 	bl	800554a <USB_SetCurrentMode>
 80027b4:	4603      	mov	r3, r0
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d005      	beq.n	80027c6 <HAL_PCD_Init+0x88>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	2202      	movs	r2, #2
 80027be:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80027c2:	2301      	movs	r3, #1
 80027c4:	e0c6      	b.n	8002954 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80027c6:	2300      	movs	r3, #0
 80027c8:	73fb      	strb	r3, [r7, #15]
 80027ca:	e04a      	b.n	8002862 <HAL_PCD_Init+0x124>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80027cc:	7bfa      	ldrb	r2, [r7, #15]
 80027ce:	6879      	ldr	r1, [r7, #4]
 80027d0:	4613      	mov	r3, r2
 80027d2:	00db      	lsls	r3, r3, #3
 80027d4:	4413      	add	r3, r2
 80027d6:	009b      	lsls	r3, r3, #2
 80027d8:	440b      	add	r3, r1
 80027da:	3315      	adds	r3, #21
 80027dc:	2201      	movs	r2, #1
 80027de:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80027e0:	7bfa      	ldrb	r2, [r7, #15]
 80027e2:	6879      	ldr	r1, [r7, #4]
 80027e4:	4613      	mov	r3, r2
 80027e6:	00db      	lsls	r3, r3, #3
 80027e8:	4413      	add	r3, r2
 80027ea:	009b      	lsls	r3, r3, #2
 80027ec:	440b      	add	r3, r1
 80027ee:	3314      	adds	r3, #20
 80027f0:	7bfa      	ldrb	r2, [r7, #15]
 80027f2:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
 80027f4:	7bfa      	ldrb	r2, [r7, #15]
 80027f6:	7bfb      	ldrb	r3, [r7, #15]
 80027f8:	b298      	uxth	r0, r3
 80027fa:	6879      	ldr	r1, [r7, #4]
 80027fc:	4613      	mov	r3, r2
 80027fe:	00db      	lsls	r3, r3, #3
 8002800:	4413      	add	r3, r2
 8002802:	009b      	lsls	r3, r3, #2
 8002804:	440b      	add	r3, r1
 8002806:	332e      	adds	r3, #46	@ 0x2e
 8002808:	4602      	mov	r2, r0
 800280a:	801a      	strh	r2, [r3, #0]
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800280c:	7bfa      	ldrb	r2, [r7, #15]
 800280e:	6879      	ldr	r1, [r7, #4]
 8002810:	4613      	mov	r3, r2
 8002812:	00db      	lsls	r3, r3, #3
 8002814:	4413      	add	r3, r2
 8002816:	009b      	lsls	r3, r3, #2
 8002818:	440b      	add	r3, r1
 800281a:	3318      	adds	r3, #24
 800281c:	2200      	movs	r2, #0
 800281e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002820:	7bfa      	ldrb	r2, [r7, #15]
 8002822:	6879      	ldr	r1, [r7, #4]
 8002824:	4613      	mov	r3, r2
 8002826:	00db      	lsls	r3, r3, #3
 8002828:	4413      	add	r3, r2
 800282a:	009b      	lsls	r3, r3, #2
 800282c:	440b      	add	r3, r1
 800282e:	331c      	adds	r3, #28
 8002830:	2200      	movs	r2, #0
 8002832:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002834:	7bfa      	ldrb	r2, [r7, #15]
 8002836:	6879      	ldr	r1, [r7, #4]
 8002838:	4613      	mov	r3, r2
 800283a:	00db      	lsls	r3, r3, #3
 800283c:	4413      	add	r3, r2
 800283e:	009b      	lsls	r3, r3, #2
 8002840:	440b      	add	r3, r1
 8002842:	3320      	adds	r3, #32
 8002844:	2200      	movs	r2, #0
 8002846:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002848:	7bfa      	ldrb	r2, [r7, #15]
 800284a:	6879      	ldr	r1, [r7, #4]
 800284c:	4613      	mov	r3, r2
 800284e:	00db      	lsls	r3, r3, #3
 8002850:	4413      	add	r3, r2
 8002852:	009b      	lsls	r3, r3, #2
 8002854:	440b      	add	r3, r1
 8002856:	3324      	adds	r3, #36	@ 0x24
 8002858:	2200      	movs	r2, #0
 800285a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800285c:	7bfb      	ldrb	r3, [r7, #15]
 800285e:	3301      	adds	r3, #1
 8002860:	73fb      	strb	r3, [r7, #15]
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	791b      	ldrb	r3, [r3, #4]
 8002866:	7bfa      	ldrb	r2, [r7, #15]
 8002868:	429a      	cmp	r2, r3
 800286a:	d3af      	bcc.n	80027cc <HAL_PCD_Init+0x8e>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800286c:	2300      	movs	r3, #0
 800286e:	73fb      	strb	r3, [r7, #15]
 8002870:	e044      	b.n	80028fc <HAL_PCD_Init+0x1be>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002872:	7bfa      	ldrb	r2, [r7, #15]
 8002874:	6879      	ldr	r1, [r7, #4]
 8002876:	4613      	mov	r3, r2
 8002878:	00db      	lsls	r3, r3, #3
 800287a:	4413      	add	r3, r2
 800287c:	009b      	lsls	r3, r3, #2
 800287e:	440b      	add	r3, r1
 8002880:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8002884:	2200      	movs	r2, #0
 8002886:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002888:	7bfa      	ldrb	r2, [r7, #15]
 800288a:	6879      	ldr	r1, [r7, #4]
 800288c:	4613      	mov	r3, r2
 800288e:	00db      	lsls	r3, r3, #3
 8002890:	4413      	add	r3, r2
 8002892:	009b      	lsls	r3, r3, #2
 8002894:	440b      	add	r3, r1
 8002896:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 800289a:	7bfa      	ldrb	r2, [r7, #15]
 800289c:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800289e:	7bfa      	ldrb	r2, [r7, #15]
 80028a0:	6879      	ldr	r1, [r7, #4]
 80028a2:	4613      	mov	r3, r2
 80028a4:	00db      	lsls	r3, r3, #3
 80028a6:	4413      	add	r3, r2
 80028a8:	009b      	lsls	r3, r3, #2
 80028aa:	440b      	add	r3, r1
 80028ac:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80028b0:	2200      	movs	r2, #0
 80028b2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80028b4:	7bfa      	ldrb	r2, [r7, #15]
 80028b6:	6879      	ldr	r1, [r7, #4]
 80028b8:	4613      	mov	r3, r2
 80028ba:	00db      	lsls	r3, r3, #3
 80028bc:	4413      	add	r3, r2
 80028be:	009b      	lsls	r3, r3, #2
 80028c0:	440b      	add	r3, r1
 80028c2:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80028c6:	2200      	movs	r2, #0
 80028c8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80028ca:	7bfa      	ldrb	r2, [r7, #15]
 80028cc:	6879      	ldr	r1, [r7, #4]
 80028ce:	4613      	mov	r3, r2
 80028d0:	00db      	lsls	r3, r3, #3
 80028d2:	4413      	add	r3, r2
 80028d4:	009b      	lsls	r3, r3, #2
 80028d6:	440b      	add	r3, r1
 80028d8:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80028dc:	2200      	movs	r2, #0
 80028de:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80028e0:	7bfa      	ldrb	r2, [r7, #15]
 80028e2:	6879      	ldr	r1, [r7, #4]
 80028e4:	4613      	mov	r3, r2
 80028e6:	00db      	lsls	r3, r3, #3
 80028e8:	4413      	add	r3, r2
 80028ea:	009b      	lsls	r3, r3, #2
 80028ec:	440b      	add	r3, r1
 80028ee:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80028f2:	2200      	movs	r2, #0
 80028f4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80028f6:	7bfb      	ldrb	r3, [r7, #15]
 80028f8:	3301      	adds	r3, #1
 80028fa:	73fb      	strb	r3, [r7, #15]
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	791b      	ldrb	r3, [r3, #4]
 8002900:	7bfa      	ldrb	r2, [r7, #15]
 8002902:	429a      	cmp	r2, r3
 8002904:	d3b5      	bcc.n	8002872 <HAL_PCD_Init+0x134>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	6818      	ldr	r0, [r3, #0]
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	7c1a      	ldrb	r2, [r3, #16]
 800290e:	f88d 2000 	strb.w	r2, [sp]
 8002912:	3304      	adds	r3, #4
 8002914:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002916:	f002 fe65 	bl	80055e4 <USB_DevInit>
 800291a:	4603      	mov	r3, r0
 800291c:	2b00      	cmp	r3, #0
 800291e:	d005      	beq.n	800292c <HAL_PCD_Init+0x1ee>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	2202      	movs	r2, #2
 8002924:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002928:	2301      	movs	r3, #1
 800292a:	e013      	b.n	8002954 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	2200      	movs	r2, #0
 8002930:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	2201      	movs	r2, #1
 8002936:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	7b1b      	ldrb	r3, [r3, #12]
 800293e:	2b01      	cmp	r3, #1
 8002940:	d102      	bne.n	8002948 <HAL_PCD_Init+0x20a>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8002942:	6878      	ldr	r0, [r7, #4]
 8002944:	f000 f80a 	bl	800295c <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	4618      	mov	r0, r3
 800294e:	f003 f80a 	bl	8005966 <USB_DevDisconnect>

  return HAL_OK;
 8002952:	2300      	movs	r3, #0
}
 8002954:	4618      	mov	r0, r3
 8002956:	3710      	adds	r7, #16
 8002958:	46bd      	mov	sp, r7
 800295a:	bd80      	pop	{r7, pc}

0800295c <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800295c:	b480      	push	{r7}
 800295e:	b085      	sub	sp, #20
 8002960:	af00      	add	r7, sp, #0
 8002962:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	2201      	movs	r2, #1
 800296e:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	2200      	movs	r2, #0
 8002976:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	699b      	ldr	r3, [r3, #24]
 800297e:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800298a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800298e:	f043 0303 	orr.w	r3, r3, #3
 8002992:	68fa      	ldr	r2, [r7, #12]
 8002994:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8002996:	2300      	movs	r3, #0
}
 8002998:	4618      	mov	r0, r3
 800299a:	3714      	adds	r7, #20
 800299c:	46bd      	mov	sp, r7
 800299e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a2:	4770      	bx	lr

080029a4 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80029a4:	b480      	push	{r7}
 80029a6:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80029a8:	4b05      	ldr	r3, [pc, #20]	@ (80029c0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	4a04      	ldr	r2, [pc, #16]	@ (80029c0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80029ae:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80029b2:	6013      	str	r3, [r2, #0]
}
 80029b4:	bf00      	nop
 80029b6:	46bd      	mov	sp, r7
 80029b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029bc:	4770      	bx	lr
 80029be:	bf00      	nop
 80029c0:	40007000 	.word	0x40007000

080029c4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80029c4:	b480      	push	{r7}
 80029c6:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80029c8:	4b04      	ldr	r3, [pc, #16]	@ (80029dc <HAL_PWREx_GetVoltageRange+0x18>)
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 80029d0:	4618      	mov	r0, r3
 80029d2:	46bd      	mov	sp, r7
 80029d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d8:	4770      	bx	lr
 80029da:	bf00      	nop
 80029dc:	40007000 	.word	0x40007000

080029e0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80029e0:	b480      	push	{r7}
 80029e2:	b085      	sub	sp, #20
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80029ee:	d130      	bne.n	8002a52 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80029f0:	4b23      	ldr	r3, [pc, #140]	@ (8002a80 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80029f8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80029fc:	d038      	beq.n	8002a70 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80029fe:	4b20      	ldr	r3, [pc, #128]	@ (8002a80 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002a06:	4a1e      	ldr	r2, [pc, #120]	@ (8002a80 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002a08:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002a0c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002a0e:	4b1d      	ldr	r3, [pc, #116]	@ (8002a84 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	2232      	movs	r2, #50	@ 0x32
 8002a14:	fb02 f303 	mul.w	r3, r2, r3
 8002a18:	4a1b      	ldr	r2, [pc, #108]	@ (8002a88 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002a1a:	fba2 2303 	umull	r2, r3, r2, r3
 8002a1e:	0c9b      	lsrs	r3, r3, #18
 8002a20:	3301      	adds	r3, #1
 8002a22:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002a24:	e002      	b.n	8002a2c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	3b01      	subs	r3, #1
 8002a2a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002a2c:	4b14      	ldr	r3, [pc, #80]	@ (8002a80 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002a2e:	695b      	ldr	r3, [r3, #20]
 8002a30:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a34:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002a38:	d102      	bne.n	8002a40 <HAL_PWREx_ControlVoltageScaling+0x60>
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d1f2      	bne.n	8002a26 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002a40:	4b0f      	ldr	r3, [pc, #60]	@ (8002a80 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002a42:	695b      	ldr	r3, [r3, #20]
 8002a44:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a48:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002a4c:	d110      	bne.n	8002a70 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002a4e:	2303      	movs	r3, #3
 8002a50:	e00f      	b.n	8002a72 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002a52:	4b0b      	ldr	r3, [pc, #44]	@ (8002a80 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002a5a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002a5e:	d007      	beq.n	8002a70 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002a60:	4b07      	ldr	r3, [pc, #28]	@ (8002a80 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002a68:	4a05      	ldr	r2, [pc, #20]	@ (8002a80 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002a6a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002a6e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002a70:	2300      	movs	r3, #0
}
 8002a72:	4618      	mov	r0, r3
 8002a74:	3714      	adds	r7, #20
 8002a76:	46bd      	mov	sp, r7
 8002a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a7c:	4770      	bx	lr
 8002a7e:	bf00      	nop
 8002a80:	40007000 	.word	0x40007000
 8002a84:	20000000 	.word	0x20000000
 8002a88:	431bde83 	.word	0x431bde83

08002a8c <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8002a8c:	b480      	push	{r7}
 8002a8e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8002a90:	4b05      	ldr	r3, [pc, #20]	@ (8002aa8 <HAL_PWREx_EnableVddUSB+0x1c>)
 8002a92:	685b      	ldr	r3, [r3, #4]
 8002a94:	4a04      	ldr	r2, [pc, #16]	@ (8002aa8 <HAL_PWREx_EnableVddUSB+0x1c>)
 8002a96:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002a9a:	6053      	str	r3, [r2, #4]
}
 8002a9c:	bf00      	nop
 8002a9e:	46bd      	mov	sp, r7
 8002aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa4:	4770      	bx	lr
 8002aa6:	bf00      	nop
 8002aa8:	40007000 	.word	0x40007000

08002aac <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8002aac:	b480      	push	{r7}
 8002aae:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8002ab0:	4b05      	ldr	r3, [pc, #20]	@ (8002ac8 <HAL_PWREx_EnableVddIO2+0x1c>)
 8002ab2:	685b      	ldr	r3, [r3, #4]
 8002ab4:	4a04      	ldr	r2, [pc, #16]	@ (8002ac8 <HAL_PWREx_EnableVddIO2+0x1c>)
 8002ab6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002aba:	6053      	str	r3, [r2, #4]
}
 8002abc:	bf00      	nop
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac4:	4770      	bx	lr
 8002ac6:	bf00      	nop
 8002ac8:	40007000 	.word	0x40007000

08002acc <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002acc:	b580      	push	{r7, lr}
 8002ace:	b088      	sub	sp, #32
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d102      	bne.n	8002ae0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002ada:	2301      	movs	r3, #1
 8002adc:	f000 bc08 	b.w	80032f0 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002ae0:	4b96      	ldr	r3, [pc, #600]	@ (8002d3c <HAL_RCC_OscConfig+0x270>)
 8002ae2:	689b      	ldr	r3, [r3, #8]
 8002ae4:	f003 030c 	and.w	r3, r3, #12
 8002ae8:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002aea:	4b94      	ldr	r3, [pc, #592]	@ (8002d3c <HAL_RCC_OscConfig+0x270>)
 8002aec:	68db      	ldr	r3, [r3, #12]
 8002aee:	f003 0303 	and.w	r3, r3, #3
 8002af2:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	f003 0310 	and.w	r3, r3, #16
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	f000 80e4 	beq.w	8002cca <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002b02:	69bb      	ldr	r3, [r7, #24]
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d007      	beq.n	8002b18 <HAL_RCC_OscConfig+0x4c>
 8002b08:	69bb      	ldr	r3, [r7, #24]
 8002b0a:	2b0c      	cmp	r3, #12
 8002b0c:	f040 808b 	bne.w	8002c26 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002b10:	697b      	ldr	r3, [r7, #20]
 8002b12:	2b01      	cmp	r3, #1
 8002b14:	f040 8087 	bne.w	8002c26 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002b18:	4b88      	ldr	r3, [pc, #544]	@ (8002d3c <HAL_RCC_OscConfig+0x270>)
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	f003 0302 	and.w	r3, r3, #2
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d005      	beq.n	8002b30 <HAL_RCC_OscConfig+0x64>
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	699b      	ldr	r3, [r3, #24]
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d101      	bne.n	8002b30 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8002b2c:	2301      	movs	r3, #1
 8002b2e:	e3df      	b.n	80032f0 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	6a1a      	ldr	r2, [r3, #32]
 8002b34:	4b81      	ldr	r3, [pc, #516]	@ (8002d3c <HAL_RCC_OscConfig+0x270>)
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	f003 0308 	and.w	r3, r3, #8
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d004      	beq.n	8002b4a <HAL_RCC_OscConfig+0x7e>
 8002b40:	4b7e      	ldr	r3, [pc, #504]	@ (8002d3c <HAL_RCC_OscConfig+0x270>)
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002b48:	e005      	b.n	8002b56 <HAL_RCC_OscConfig+0x8a>
 8002b4a:	4b7c      	ldr	r3, [pc, #496]	@ (8002d3c <HAL_RCC_OscConfig+0x270>)
 8002b4c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002b50:	091b      	lsrs	r3, r3, #4
 8002b52:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002b56:	4293      	cmp	r3, r2
 8002b58:	d223      	bcs.n	8002ba2 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	6a1b      	ldr	r3, [r3, #32]
 8002b5e:	4618      	mov	r0, r3
 8002b60:	f000 fd92 	bl	8003688 <RCC_SetFlashLatencyFromMSIRange>
 8002b64:	4603      	mov	r3, r0
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d001      	beq.n	8002b6e <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8002b6a:	2301      	movs	r3, #1
 8002b6c:	e3c0      	b.n	80032f0 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002b6e:	4b73      	ldr	r3, [pc, #460]	@ (8002d3c <HAL_RCC_OscConfig+0x270>)
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	4a72      	ldr	r2, [pc, #456]	@ (8002d3c <HAL_RCC_OscConfig+0x270>)
 8002b74:	f043 0308 	orr.w	r3, r3, #8
 8002b78:	6013      	str	r3, [r2, #0]
 8002b7a:	4b70      	ldr	r3, [pc, #448]	@ (8002d3c <HAL_RCC_OscConfig+0x270>)
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	6a1b      	ldr	r3, [r3, #32]
 8002b86:	496d      	ldr	r1, [pc, #436]	@ (8002d3c <HAL_RCC_OscConfig+0x270>)
 8002b88:	4313      	orrs	r3, r2
 8002b8a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002b8c:	4b6b      	ldr	r3, [pc, #428]	@ (8002d3c <HAL_RCC_OscConfig+0x270>)
 8002b8e:	685b      	ldr	r3, [r3, #4]
 8002b90:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	69db      	ldr	r3, [r3, #28]
 8002b98:	021b      	lsls	r3, r3, #8
 8002b9a:	4968      	ldr	r1, [pc, #416]	@ (8002d3c <HAL_RCC_OscConfig+0x270>)
 8002b9c:	4313      	orrs	r3, r2
 8002b9e:	604b      	str	r3, [r1, #4]
 8002ba0:	e025      	b.n	8002bee <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002ba2:	4b66      	ldr	r3, [pc, #408]	@ (8002d3c <HAL_RCC_OscConfig+0x270>)
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	4a65      	ldr	r2, [pc, #404]	@ (8002d3c <HAL_RCC_OscConfig+0x270>)
 8002ba8:	f043 0308 	orr.w	r3, r3, #8
 8002bac:	6013      	str	r3, [r2, #0]
 8002bae:	4b63      	ldr	r3, [pc, #396]	@ (8002d3c <HAL_RCC_OscConfig+0x270>)
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	6a1b      	ldr	r3, [r3, #32]
 8002bba:	4960      	ldr	r1, [pc, #384]	@ (8002d3c <HAL_RCC_OscConfig+0x270>)
 8002bbc:	4313      	orrs	r3, r2
 8002bbe:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002bc0:	4b5e      	ldr	r3, [pc, #376]	@ (8002d3c <HAL_RCC_OscConfig+0x270>)
 8002bc2:	685b      	ldr	r3, [r3, #4]
 8002bc4:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	69db      	ldr	r3, [r3, #28]
 8002bcc:	021b      	lsls	r3, r3, #8
 8002bce:	495b      	ldr	r1, [pc, #364]	@ (8002d3c <HAL_RCC_OscConfig+0x270>)
 8002bd0:	4313      	orrs	r3, r2
 8002bd2:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002bd4:	69bb      	ldr	r3, [r7, #24]
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d109      	bne.n	8002bee <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	6a1b      	ldr	r3, [r3, #32]
 8002bde:	4618      	mov	r0, r3
 8002be0:	f000 fd52 	bl	8003688 <RCC_SetFlashLatencyFromMSIRange>
 8002be4:	4603      	mov	r3, r0
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d001      	beq.n	8002bee <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8002bea:	2301      	movs	r3, #1
 8002bec:	e380      	b.n	80032f0 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002bee:	f000 fc87 	bl	8003500 <HAL_RCC_GetSysClockFreq>
 8002bf2:	4602      	mov	r2, r0
 8002bf4:	4b51      	ldr	r3, [pc, #324]	@ (8002d3c <HAL_RCC_OscConfig+0x270>)
 8002bf6:	689b      	ldr	r3, [r3, #8]
 8002bf8:	091b      	lsrs	r3, r3, #4
 8002bfa:	f003 030f 	and.w	r3, r3, #15
 8002bfe:	4950      	ldr	r1, [pc, #320]	@ (8002d40 <HAL_RCC_OscConfig+0x274>)
 8002c00:	5ccb      	ldrb	r3, [r1, r3]
 8002c02:	f003 031f 	and.w	r3, r3, #31
 8002c06:	fa22 f303 	lsr.w	r3, r2, r3
 8002c0a:	4a4e      	ldr	r2, [pc, #312]	@ (8002d44 <HAL_RCC_OscConfig+0x278>)
 8002c0c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002c0e:	4b4e      	ldr	r3, [pc, #312]	@ (8002d48 <HAL_RCC_OscConfig+0x27c>)
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	4618      	mov	r0, r3
 8002c14:	f7fe fb50 	bl	80012b8 <HAL_InitTick>
 8002c18:	4603      	mov	r3, r0
 8002c1a:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002c1c:	7bfb      	ldrb	r3, [r7, #15]
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d052      	beq.n	8002cc8 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8002c22:	7bfb      	ldrb	r3, [r7, #15]
 8002c24:	e364      	b.n	80032f0 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	699b      	ldr	r3, [r3, #24]
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d032      	beq.n	8002c94 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002c2e:	4b43      	ldr	r3, [pc, #268]	@ (8002d3c <HAL_RCC_OscConfig+0x270>)
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	4a42      	ldr	r2, [pc, #264]	@ (8002d3c <HAL_RCC_OscConfig+0x270>)
 8002c34:	f043 0301 	orr.w	r3, r3, #1
 8002c38:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002c3a:	f7fe fb8d 	bl	8001358 <HAL_GetTick>
 8002c3e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002c40:	e008      	b.n	8002c54 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002c42:	f7fe fb89 	bl	8001358 <HAL_GetTick>
 8002c46:	4602      	mov	r2, r0
 8002c48:	693b      	ldr	r3, [r7, #16]
 8002c4a:	1ad3      	subs	r3, r2, r3
 8002c4c:	2b02      	cmp	r3, #2
 8002c4e:	d901      	bls.n	8002c54 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8002c50:	2303      	movs	r3, #3
 8002c52:	e34d      	b.n	80032f0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002c54:	4b39      	ldr	r3, [pc, #228]	@ (8002d3c <HAL_RCC_OscConfig+0x270>)
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	f003 0302 	and.w	r3, r3, #2
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d0f0      	beq.n	8002c42 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002c60:	4b36      	ldr	r3, [pc, #216]	@ (8002d3c <HAL_RCC_OscConfig+0x270>)
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	4a35      	ldr	r2, [pc, #212]	@ (8002d3c <HAL_RCC_OscConfig+0x270>)
 8002c66:	f043 0308 	orr.w	r3, r3, #8
 8002c6a:	6013      	str	r3, [r2, #0]
 8002c6c:	4b33      	ldr	r3, [pc, #204]	@ (8002d3c <HAL_RCC_OscConfig+0x270>)
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	6a1b      	ldr	r3, [r3, #32]
 8002c78:	4930      	ldr	r1, [pc, #192]	@ (8002d3c <HAL_RCC_OscConfig+0x270>)
 8002c7a:	4313      	orrs	r3, r2
 8002c7c:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002c7e:	4b2f      	ldr	r3, [pc, #188]	@ (8002d3c <HAL_RCC_OscConfig+0x270>)
 8002c80:	685b      	ldr	r3, [r3, #4]
 8002c82:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	69db      	ldr	r3, [r3, #28]
 8002c8a:	021b      	lsls	r3, r3, #8
 8002c8c:	492b      	ldr	r1, [pc, #172]	@ (8002d3c <HAL_RCC_OscConfig+0x270>)
 8002c8e:	4313      	orrs	r3, r2
 8002c90:	604b      	str	r3, [r1, #4]
 8002c92:	e01a      	b.n	8002cca <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002c94:	4b29      	ldr	r3, [pc, #164]	@ (8002d3c <HAL_RCC_OscConfig+0x270>)
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	4a28      	ldr	r2, [pc, #160]	@ (8002d3c <HAL_RCC_OscConfig+0x270>)
 8002c9a:	f023 0301 	bic.w	r3, r3, #1
 8002c9e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002ca0:	f7fe fb5a 	bl	8001358 <HAL_GetTick>
 8002ca4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002ca6:	e008      	b.n	8002cba <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002ca8:	f7fe fb56 	bl	8001358 <HAL_GetTick>
 8002cac:	4602      	mov	r2, r0
 8002cae:	693b      	ldr	r3, [r7, #16]
 8002cb0:	1ad3      	subs	r3, r2, r3
 8002cb2:	2b02      	cmp	r3, #2
 8002cb4:	d901      	bls.n	8002cba <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8002cb6:	2303      	movs	r3, #3
 8002cb8:	e31a      	b.n	80032f0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002cba:	4b20      	ldr	r3, [pc, #128]	@ (8002d3c <HAL_RCC_OscConfig+0x270>)
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	f003 0302 	and.w	r3, r3, #2
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d1f0      	bne.n	8002ca8 <HAL_RCC_OscConfig+0x1dc>
 8002cc6:	e000      	b.n	8002cca <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002cc8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	f003 0301 	and.w	r3, r3, #1
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d073      	beq.n	8002dbe <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002cd6:	69bb      	ldr	r3, [r7, #24]
 8002cd8:	2b08      	cmp	r3, #8
 8002cda:	d005      	beq.n	8002ce8 <HAL_RCC_OscConfig+0x21c>
 8002cdc:	69bb      	ldr	r3, [r7, #24]
 8002cde:	2b0c      	cmp	r3, #12
 8002ce0:	d10e      	bne.n	8002d00 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002ce2:	697b      	ldr	r3, [r7, #20]
 8002ce4:	2b03      	cmp	r3, #3
 8002ce6:	d10b      	bne.n	8002d00 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ce8:	4b14      	ldr	r3, [pc, #80]	@ (8002d3c <HAL_RCC_OscConfig+0x270>)
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d063      	beq.n	8002dbc <HAL_RCC_OscConfig+0x2f0>
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	685b      	ldr	r3, [r3, #4]
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d15f      	bne.n	8002dbc <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002cfc:	2301      	movs	r3, #1
 8002cfe:	e2f7      	b.n	80032f0 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	685b      	ldr	r3, [r3, #4]
 8002d04:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002d08:	d106      	bne.n	8002d18 <HAL_RCC_OscConfig+0x24c>
 8002d0a:	4b0c      	ldr	r3, [pc, #48]	@ (8002d3c <HAL_RCC_OscConfig+0x270>)
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	4a0b      	ldr	r2, [pc, #44]	@ (8002d3c <HAL_RCC_OscConfig+0x270>)
 8002d10:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002d14:	6013      	str	r3, [r2, #0]
 8002d16:	e025      	b.n	8002d64 <HAL_RCC_OscConfig+0x298>
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	685b      	ldr	r3, [r3, #4]
 8002d1c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002d20:	d114      	bne.n	8002d4c <HAL_RCC_OscConfig+0x280>
 8002d22:	4b06      	ldr	r3, [pc, #24]	@ (8002d3c <HAL_RCC_OscConfig+0x270>)
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	4a05      	ldr	r2, [pc, #20]	@ (8002d3c <HAL_RCC_OscConfig+0x270>)
 8002d28:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002d2c:	6013      	str	r3, [r2, #0]
 8002d2e:	4b03      	ldr	r3, [pc, #12]	@ (8002d3c <HAL_RCC_OscConfig+0x270>)
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	4a02      	ldr	r2, [pc, #8]	@ (8002d3c <HAL_RCC_OscConfig+0x270>)
 8002d34:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002d38:	6013      	str	r3, [r2, #0]
 8002d3a:	e013      	b.n	8002d64 <HAL_RCC_OscConfig+0x298>
 8002d3c:	40021000 	.word	0x40021000
 8002d40:	080069c8 	.word	0x080069c8
 8002d44:	20000000 	.word	0x20000000
 8002d48:	20000004 	.word	0x20000004
 8002d4c:	4ba0      	ldr	r3, [pc, #640]	@ (8002fd0 <HAL_RCC_OscConfig+0x504>)
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	4a9f      	ldr	r2, [pc, #636]	@ (8002fd0 <HAL_RCC_OscConfig+0x504>)
 8002d52:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002d56:	6013      	str	r3, [r2, #0]
 8002d58:	4b9d      	ldr	r3, [pc, #628]	@ (8002fd0 <HAL_RCC_OscConfig+0x504>)
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	4a9c      	ldr	r2, [pc, #624]	@ (8002fd0 <HAL_RCC_OscConfig+0x504>)
 8002d5e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002d62:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	685b      	ldr	r3, [r3, #4]
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d013      	beq.n	8002d94 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d6c:	f7fe faf4 	bl	8001358 <HAL_GetTick>
 8002d70:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002d72:	e008      	b.n	8002d86 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002d74:	f7fe faf0 	bl	8001358 <HAL_GetTick>
 8002d78:	4602      	mov	r2, r0
 8002d7a:	693b      	ldr	r3, [r7, #16]
 8002d7c:	1ad3      	subs	r3, r2, r3
 8002d7e:	2b64      	cmp	r3, #100	@ 0x64
 8002d80:	d901      	bls.n	8002d86 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002d82:	2303      	movs	r3, #3
 8002d84:	e2b4      	b.n	80032f0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002d86:	4b92      	ldr	r3, [pc, #584]	@ (8002fd0 <HAL_RCC_OscConfig+0x504>)
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d0f0      	beq.n	8002d74 <HAL_RCC_OscConfig+0x2a8>
 8002d92:	e014      	b.n	8002dbe <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d94:	f7fe fae0 	bl	8001358 <HAL_GetTick>
 8002d98:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002d9a:	e008      	b.n	8002dae <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002d9c:	f7fe fadc 	bl	8001358 <HAL_GetTick>
 8002da0:	4602      	mov	r2, r0
 8002da2:	693b      	ldr	r3, [r7, #16]
 8002da4:	1ad3      	subs	r3, r2, r3
 8002da6:	2b64      	cmp	r3, #100	@ 0x64
 8002da8:	d901      	bls.n	8002dae <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002daa:	2303      	movs	r3, #3
 8002dac:	e2a0      	b.n	80032f0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002dae:	4b88      	ldr	r3, [pc, #544]	@ (8002fd0 <HAL_RCC_OscConfig+0x504>)
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d1f0      	bne.n	8002d9c <HAL_RCC_OscConfig+0x2d0>
 8002dba:	e000      	b.n	8002dbe <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002dbc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	f003 0302 	and.w	r3, r3, #2
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d060      	beq.n	8002e8c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002dca:	69bb      	ldr	r3, [r7, #24]
 8002dcc:	2b04      	cmp	r3, #4
 8002dce:	d005      	beq.n	8002ddc <HAL_RCC_OscConfig+0x310>
 8002dd0:	69bb      	ldr	r3, [r7, #24]
 8002dd2:	2b0c      	cmp	r3, #12
 8002dd4:	d119      	bne.n	8002e0a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002dd6:	697b      	ldr	r3, [r7, #20]
 8002dd8:	2b02      	cmp	r3, #2
 8002dda:	d116      	bne.n	8002e0a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002ddc:	4b7c      	ldr	r3, [pc, #496]	@ (8002fd0 <HAL_RCC_OscConfig+0x504>)
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d005      	beq.n	8002df4 <HAL_RCC_OscConfig+0x328>
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	68db      	ldr	r3, [r3, #12]
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d101      	bne.n	8002df4 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002df0:	2301      	movs	r3, #1
 8002df2:	e27d      	b.n	80032f0 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002df4:	4b76      	ldr	r3, [pc, #472]	@ (8002fd0 <HAL_RCC_OscConfig+0x504>)
 8002df6:	685b      	ldr	r3, [r3, #4]
 8002df8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	691b      	ldr	r3, [r3, #16]
 8002e00:	061b      	lsls	r3, r3, #24
 8002e02:	4973      	ldr	r1, [pc, #460]	@ (8002fd0 <HAL_RCC_OscConfig+0x504>)
 8002e04:	4313      	orrs	r3, r2
 8002e06:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002e08:	e040      	b.n	8002e8c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	68db      	ldr	r3, [r3, #12]
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d023      	beq.n	8002e5a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002e12:	4b6f      	ldr	r3, [pc, #444]	@ (8002fd0 <HAL_RCC_OscConfig+0x504>)
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	4a6e      	ldr	r2, [pc, #440]	@ (8002fd0 <HAL_RCC_OscConfig+0x504>)
 8002e18:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002e1c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e1e:	f7fe fa9b 	bl	8001358 <HAL_GetTick>
 8002e22:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002e24:	e008      	b.n	8002e38 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002e26:	f7fe fa97 	bl	8001358 <HAL_GetTick>
 8002e2a:	4602      	mov	r2, r0
 8002e2c:	693b      	ldr	r3, [r7, #16]
 8002e2e:	1ad3      	subs	r3, r2, r3
 8002e30:	2b02      	cmp	r3, #2
 8002e32:	d901      	bls.n	8002e38 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002e34:	2303      	movs	r3, #3
 8002e36:	e25b      	b.n	80032f0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002e38:	4b65      	ldr	r3, [pc, #404]	@ (8002fd0 <HAL_RCC_OscConfig+0x504>)
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d0f0      	beq.n	8002e26 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e44:	4b62      	ldr	r3, [pc, #392]	@ (8002fd0 <HAL_RCC_OscConfig+0x504>)
 8002e46:	685b      	ldr	r3, [r3, #4]
 8002e48:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	691b      	ldr	r3, [r3, #16]
 8002e50:	061b      	lsls	r3, r3, #24
 8002e52:	495f      	ldr	r1, [pc, #380]	@ (8002fd0 <HAL_RCC_OscConfig+0x504>)
 8002e54:	4313      	orrs	r3, r2
 8002e56:	604b      	str	r3, [r1, #4]
 8002e58:	e018      	b.n	8002e8c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002e5a:	4b5d      	ldr	r3, [pc, #372]	@ (8002fd0 <HAL_RCC_OscConfig+0x504>)
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	4a5c      	ldr	r2, [pc, #368]	@ (8002fd0 <HAL_RCC_OscConfig+0x504>)
 8002e60:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002e64:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e66:	f7fe fa77 	bl	8001358 <HAL_GetTick>
 8002e6a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002e6c:	e008      	b.n	8002e80 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002e6e:	f7fe fa73 	bl	8001358 <HAL_GetTick>
 8002e72:	4602      	mov	r2, r0
 8002e74:	693b      	ldr	r3, [r7, #16]
 8002e76:	1ad3      	subs	r3, r2, r3
 8002e78:	2b02      	cmp	r3, #2
 8002e7a:	d901      	bls.n	8002e80 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002e7c:	2303      	movs	r3, #3
 8002e7e:	e237      	b.n	80032f0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002e80:	4b53      	ldr	r3, [pc, #332]	@ (8002fd0 <HAL_RCC_OscConfig+0x504>)
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d1f0      	bne.n	8002e6e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	f003 0308 	and.w	r3, r3, #8
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d03c      	beq.n	8002f12 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	695b      	ldr	r3, [r3, #20]
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d01c      	beq.n	8002eda <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002ea0:	4b4b      	ldr	r3, [pc, #300]	@ (8002fd0 <HAL_RCC_OscConfig+0x504>)
 8002ea2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002ea6:	4a4a      	ldr	r2, [pc, #296]	@ (8002fd0 <HAL_RCC_OscConfig+0x504>)
 8002ea8:	f043 0301 	orr.w	r3, r3, #1
 8002eac:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002eb0:	f7fe fa52 	bl	8001358 <HAL_GetTick>
 8002eb4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002eb6:	e008      	b.n	8002eca <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002eb8:	f7fe fa4e 	bl	8001358 <HAL_GetTick>
 8002ebc:	4602      	mov	r2, r0
 8002ebe:	693b      	ldr	r3, [r7, #16]
 8002ec0:	1ad3      	subs	r3, r2, r3
 8002ec2:	2b02      	cmp	r3, #2
 8002ec4:	d901      	bls.n	8002eca <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002ec6:	2303      	movs	r3, #3
 8002ec8:	e212      	b.n	80032f0 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002eca:	4b41      	ldr	r3, [pc, #260]	@ (8002fd0 <HAL_RCC_OscConfig+0x504>)
 8002ecc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002ed0:	f003 0302 	and.w	r3, r3, #2
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d0ef      	beq.n	8002eb8 <HAL_RCC_OscConfig+0x3ec>
 8002ed8:	e01b      	b.n	8002f12 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002eda:	4b3d      	ldr	r3, [pc, #244]	@ (8002fd0 <HAL_RCC_OscConfig+0x504>)
 8002edc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002ee0:	4a3b      	ldr	r2, [pc, #236]	@ (8002fd0 <HAL_RCC_OscConfig+0x504>)
 8002ee2:	f023 0301 	bic.w	r3, r3, #1
 8002ee6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002eea:	f7fe fa35 	bl	8001358 <HAL_GetTick>
 8002eee:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002ef0:	e008      	b.n	8002f04 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002ef2:	f7fe fa31 	bl	8001358 <HAL_GetTick>
 8002ef6:	4602      	mov	r2, r0
 8002ef8:	693b      	ldr	r3, [r7, #16]
 8002efa:	1ad3      	subs	r3, r2, r3
 8002efc:	2b02      	cmp	r3, #2
 8002efe:	d901      	bls.n	8002f04 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002f00:	2303      	movs	r3, #3
 8002f02:	e1f5      	b.n	80032f0 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002f04:	4b32      	ldr	r3, [pc, #200]	@ (8002fd0 <HAL_RCC_OscConfig+0x504>)
 8002f06:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002f0a:	f003 0302 	and.w	r3, r3, #2
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d1ef      	bne.n	8002ef2 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	f003 0304 	and.w	r3, r3, #4
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	f000 80a6 	beq.w	800306c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002f20:	2300      	movs	r3, #0
 8002f22:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002f24:	4b2a      	ldr	r3, [pc, #168]	@ (8002fd0 <HAL_RCC_OscConfig+0x504>)
 8002f26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f28:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d10d      	bne.n	8002f4c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002f30:	4b27      	ldr	r3, [pc, #156]	@ (8002fd0 <HAL_RCC_OscConfig+0x504>)
 8002f32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f34:	4a26      	ldr	r2, [pc, #152]	@ (8002fd0 <HAL_RCC_OscConfig+0x504>)
 8002f36:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002f3a:	6593      	str	r3, [r2, #88]	@ 0x58
 8002f3c:	4b24      	ldr	r3, [pc, #144]	@ (8002fd0 <HAL_RCC_OscConfig+0x504>)
 8002f3e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f40:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f44:	60bb      	str	r3, [r7, #8]
 8002f46:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002f48:	2301      	movs	r3, #1
 8002f4a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002f4c:	4b21      	ldr	r3, [pc, #132]	@ (8002fd4 <HAL_RCC_OscConfig+0x508>)
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d118      	bne.n	8002f8a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002f58:	4b1e      	ldr	r3, [pc, #120]	@ (8002fd4 <HAL_RCC_OscConfig+0x508>)
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	4a1d      	ldr	r2, [pc, #116]	@ (8002fd4 <HAL_RCC_OscConfig+0x508>)
 8002f5e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002f62:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002f64:	f7fe f9f8 	bl	8001358 <HAL_GetTick>
 8002f68:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002f6a:	e008      	b.n	8002f7e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f6c:	f7fe f9f4 	bl	8001358 <HAL_GetTick>
 8002f70:	4602      	mov	r2, r0
 8002f72:	693b      	ldr	r3, [r7, #16]
 8002f74:	1ad3      	subs	r3, r2, r3
 8002f76:	2b02      	cmp	r3, #2
 8002f78:	d901      	bls.n	8002f7e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002f7a:	2303      	movs	r3, #3
 8002f7c:	e1b8      	b.n	80032f0 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002f7e:	4b15      	ldr	r3, [pc, #84]	@ (8002fd4 <HAL_RCC_OscConfig+0x508>)
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d0f0      	beq.n	8002f6c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	689b      	ldr	r3, [r3, #8]
 8002f8e:	2b01      	cmp	r3, #1
 8002f90:	d108      	bne.n	8002fa4 <HAL_RCC_OscConfig+0x4d8>
 8002f92:	4b0f      	ldr	r3, [pc, #60]	@ (8002fd0 <HAL_RCC_OscConfig+0x504>)
 8002f94:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f98:	4a0d      	ldr	r2, [pc, #52]	@ (8002fd0 <HAL_RCC_OscConfig+0x504>)
 8002f9a:	f043 0301 	orr.w	r3, r3, #1
 8002f9e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002fa2:	e029      	b.n	8002ff8 <HAL_RCC_OscConfig+0x52c>
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	689b      	ldr	r3, [r3, #8]
 8002fa8:	2b05      	cmp	r3, #5
 8002faa:	d115      	bne.n	8002fd8 <HAL_RCC_OscConfig+0x50c>
 8002fac:	4b08      	ldr	r3, [pc, #32]	@ (8002fd0 <HAL_RCC_OscConfig+0x504>)
 8002fae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002fb2:	4a07      	ldr	r2, [pc, #28]	@ (8002fd0 <HAL_RCC_OscConfig+0x504>)
 8002fb4:	f043 0304 	orr.w	r3, r3, #4
 8002fb8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002fbc:	4b04      	ldr	r3, [pc, #16]	@ (8002fd0 <HAL_RCC_OscConfig+0x504>)
 8002fbe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002fc2:	4a03      	ldr	r2, [pc, #12]	@ (8002fd0 <HAL_RCC_OscConfig+0x504>)
 8002fc4:	f043 0301 	orr.w	r3, r3, #1
 8002fc8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002fcc:	e014      	b.n	8002ff8 <HAL_RCC_OscConfig+0x52c>
 8002fce:	bf00      	nop
 8002fd0:	40021000 	.word	0x40021000
 8002fd4:	40007000 	.word	0x40007000
 8002fd8:	4b9d      	ldr	r3, [pc, #628]	@ (8003250 <HAL_RCC_OscConfig+0x784>)
 8002fda:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002fde:	4a9c      	ldr	r2, [pc, #624]	@ (8003250 <HAL_RCC_OscConfig+0x784>)
 8002fe0:	f023 0301 	bic.w	r3, r3, #1
 8002fe4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002fe8:	4b99      	ldr	r3, [pc, #612]	@ (8003250 <HAL_RCC_OscConfig+0x784>)
 8002fea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002fee:	4a98      	ldr	r2, [pc, #608]	@ (8003250 <HAL_RCC_OscConfig+0x784>)
 8002ff0:	f023 0304 	bic.w	r3, r3, #4
 8002ff4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	689b      	ldr	r3, [r3, #8]
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d016      	beq.n	800302e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003000:	f7fe f9aa 	bl	8001358 <HAL_GetTick>
 8003004:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003006:	e00a      	b.n	800301e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003008:	f7fe f9a6 	bl	8001358 <HAL_GetTick>
 800300c:	4602      	mov	r2, r0
 800300e:	693b      	ldr	r3, [r7, #16]
 8003010:	1ad3      	subs	r3, r2, r3
 8003012:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003016:	4293      	cmp	r3, r2
 8003018:	d901      	bls.n	800301e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800301a:	2303      	movs	r3, #3
 800301c:	e168      	b.n	80032f0 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800301e:	4b8c      	ldr	r3, [pc, #560]	@ (8003250 <HAL_RCC_OscConfig+0x784>)
 8003020:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003024:	f003 0302 	and.w	r3, r3, #2
 8003028:	2b00      	cmp	r3, #0
 800302a:	d0ed      	beq.n	8003008 <HAL_RCC_OscConfig+0x53c>
 800302c:	e015      	b.n	800305a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800302e:	f7fe f993 	bl	8001358 <HAL_GetTick>
 8003032:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003034:	e00a      	b.n	800304c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003036:	f7fe f98f 	bl	8001358 <HAL_GetTick>
 800303a:	4602      	mov	r2, r0
 800303c:	693b      	ldr	r3, [r7, #16]
 800303e:	1ad3      	subs	r3, r2, r3
 8003040:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003044:	4293      	cmp	r3, r2
 8003046:	d901      	bls.n	800304c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003048:	2303      	movs	r3, #3
 800304a:	e151      	b.n	80032f0 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800304c:	4b80      	ldr	r3, [pc, #512]	@ (8003250 <HAL_RCC_OscConfig+0x784>)
 800304e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003052:	f003 0302 	and.w	r3, r3, #2
 8003056:	2b00      	cmp	r3, #0
 8003058:	d1ed      	bne.n	8003036 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800305a:	7ffb      	ldrb	r3, [r7, #31]
 800305c:	2b01      	cmp	r3, #1
 800305e:	d105      	bne.n	800306c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003060:	4b7b      	ldr	r3, [pc, #492]	@ (8003250 <HAL_RCC_OscConfig+0x784>)
 8003062:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003064:	4a7a      	ldr	r2, [pc, #488]	@ (8003250 <HAL_RCC_OscConfig+0x784>)
 8003066:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800306a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	f003 0320 	and.w	r3, r3, #32
 8003074:	2b00      	cmp	r3, #0
 8003076:	d03c      	beq.n	80030f2 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800307c:	2b00      	cmp	r3, #0
 800307e:	d01c      	beq.n	80030ba <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003080:	4b73      	ldr	r3, [pc, #460]	@ (8003250 <HAL_RCC_OscConfig+0x784>)
 8003082:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003086:	4a72      	ldr	r2, [pc, #456]	@ (8003250 <HAL_RCC_OscConfig+0x784>)
 8003088:	f043 0301 	orr.w	r3, r3, #1
 800308c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003090:	f7fe f962 	bl	8001358 <HAL_GetTick>
 8003094:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003096:	e008      	b.n	80030aa <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003098:	f7fe f95e 	bl	8001358 <HAL_GetTick>
 800309c:	4602      	mov	r2, r0
 800309e:	693b      	ldr	r3, [r7, #16]
 80030a0:	1ad3      	subs	r3, r2, r3
 80030a2:	2b02      	cmp	r3, #2
 80030a4:	d901      	bls.n	80030aa <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 80030a6:	2303      	movs	r3, #3
 80030a8:	e122      	b.n	80032f0 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80030aa:	4b69      	ldr	r3, [pc, #420]	@ (8003250 <HAL_RCC_OscConfig+0x784>)
 80030ac:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80030b0:	f003 0302 	and.w	r3, r3, #2
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d0ef      	beq.n	8003098 <HAL_RCC_OscConfig+0x5cc>
 80030b8:	e01b      	b.n	80030f2 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80030ba:	4b65      	ldr	r3, [pc, #404]	@ (8003250 <HAL_RCC_OscConfig+0x784>)
 80030bc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80030c0:	4a63      	ldr	r2, [pc, #396]	@ (8003250 <HAL_RCC_OscConfig+0x784>)
 80030c2:	f023 0301 	bic.w	r3, r3, #1
 80030c6:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80030ca:	f7fe f945 	bl	8001358 <HAL_GetTick>
 80030ce:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80030d0:	e008      	b.n	80030e4 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80030d2:	f7fe f941 	bl	8001358 <HAL_GetTick>
 80030d6:	4602      	mov	r2, r0
 80030d8:	693b      	ldr	r3, [r7, #16]
 80030da:	1ad3      	subs	r3, r2, r3
 80030dc:	2b02      	cmp	r3, #2
 80030de:	d901      	bls.n	80030e4 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80030e0:	2303      	movs	r3, #3
 80030e2:	e105      	b.n	80032f0 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80030e4:	4b5a      	ldr	r3, [pc, #360]	@ (8003250 <HAL_RCC_OscConfig+0x784>)
 80030e6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80030ea:	f003 0302 	and.w	r3, r3, #2
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d1ef      	bne.n	80030d2 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	f000 80f9 	beq.w	80032ee <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003100:	2b02      	cmp	r3, #2
 8003102:	f040 80cf 	bne.w	80032a4 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003106:	4b52      	ldr	r3, [pc, #328]	@ (8003250 <HAL_RCC_OscConfig+0x784>)
 8003108:	68db      	ldr	r3, [r3, #12]
 800310a:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800310c:	697b      	ldr	r3, [r7, #20]
 800310e:	f003 0203 	and.w	r2, r3, #3
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003116:	429a      	cmp	r2, r3
 8003118:	d12c      	bne.n	8003174 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800311a:	697b      	ldr	r3, [r7, #20]
 800311c:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003124:	3b01      	subs	r3, #1
 8003126:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003128:	429a      	cmp	r2, r3
 800312a:	d123      	bne.n	8003174 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800312c:	697b      	ldr	r3, [r7, #20]
 800312e:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003136:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003138:	429a      	cmp	r2, r3
 800313a:	d11b      	bne.n	8003174 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800313c:	697b      	ldr	r3, [r7, #20]
 800313e:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003146:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003148:	429a      	cmp	r2, r3
 800314a:	d113      	bne.n	8003174 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800314c:	697b      	ldr	r3, [r7, #20]
 800314e:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003156:	085b      	lsrs	r3, r3, #1
 8003158:	3b01      	subs	r3, #1
 800315a:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800315c:	429a      	cmp	r2, r3
 800315e:	d109      	bne.n	8003174 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003160:	697b      	ldr	r3, [r7, #20]
 8003162:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800316a:	085b      	lsrs	r3, r3, #1
 800316c:	3b01      	subs	r3, #1
 800316e:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003170:	429a      	cmp	r2, r3
 8003172:	d071      	beq.n	8003258 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003174:	69bb      	ldr	r3, [r7, #24]
 8003176:	2b0c      	cmp	r3, #12
 8003178:	d068      	beq.n	800324c <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800317a:	4b35      	ldr	r3, [pc, #212]	@ (8003250 <HAL_RCC_OscConfig+0x784>)
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003182:	2b00      	cmp	r3, #0
 8003184:	d105      	bne.n	8003192 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003186:	4b32      	ldr	r3, [pc, #200]	@ (8003250 <HAL_RCC_OscConfig+0x784>)
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800318e:	2b00      	cmp	r3, #0
 8003190:	d001      	beq.n	8003196 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8003192:	2301      	movs	r3, #1
 8003194:	e0ac      	b.n	80032f0 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003196:	4b2e      	ldr	r3, [pc, #184]	@ (8003250 <HAL_RCC_OscConfig+0x784>)
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	4a2d      	ldr	r2, [pc, #180]	@ (8003250 <HAL_RCC_OscConfig+0x784>)
 800319c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80031a0:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80031a2:	f7fe f8d9 	bl	8001358 <HAL_GetTick>
 80031a6:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80031a8:	e008      	b.n	80031bc <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80031aa:	f7fe f8d5 	bl	8001358 <HAL_GetTick>
 80031ae:	4602      	mov	r2, r0
 80031b0:	693b      	ldr	r3, [r7, #16]
 80031b2:	1ad3      	subs	r3, r2, r3
 80031b4:	2b02      	cmp	r3, #2
 80031b6:	d901      	bls.n	80031bc <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 80031b8:	2303      	movs	r3, #3
 80031ba:	e099      	b.n	80032f0 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80031bc:	4b24      	ldr	r3, [pc, #144]	@ (8003250 <HAL_RCC_OscConfig+0x784>)
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d1f0      	bne.n	80031aa <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80031c8:	4b21      	ldr	r3, [pc, #132]	@ (8003250 <HAL_RCC_OscConfig+0x784>)
 80031ca:	68da      	ldr	r2, [r3, #12]
 80031cc:	4b21      	ldr	r3, [pc, #132]	@ (8003254 <HAL_RCC_OscConfig+0x788>)
 80031ce:	4013      	ands	r3, r2
 80031d0:	687a      	ldr	r2, [r7, #4]
 80031d2:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80031d4:	687a      	ldr	r2, [r7, #4]
 80031d6:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80031d8:	3a01      	subs	r2, #1
 80031da:	0112      	lsls	r2, r2, #4
 80031dc:	4311      	orrs	r1, r2
 80031de:	687a      	ldr	r2, [r7, #4]
 80031e0:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80031e2:	0212      	lsls	r2, r2, #8
 80031e4:	4311      	orrs	r1, r2
 80031e6:	687a      	ldr	r2, [r7, #4]
 80031e8:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80031ea:	0852      	lsrs	r2, r2, #1
 80031ec:	3a01      	subs	r2, #1
 80031ee:	0552      	lsls	r2, r2, #21
 80031f0:	4311      	orrs	r1, r2
 80031f2:	687a      	ldr	r2, [r7, #4]
 80031f4:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80031f6:	0852      	lsrs	r2, r2, #1
 80031f8:	3a01      	subs	r2, #1
 80031fa:	0652      	lsls	r2, r2, #25
 80031fc:	4311      	orrs	r1, r2
 80031fe:	687a      	ldr	r2, [r7, #4]
 8003200:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003202:	06d2      	lsls	r2, r2, #27
 8003204:	430a      	orrs	r2, r1
 8003206:	4912      	ldr	r1, [pc, #72]	@ (8003250 <HAL_RCC_OscConfig+0x784>)
 8003208:	4313      	orrs	r3, r2
 800320a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800320c:	4b10      	ldr	r3, [pc, #64]	@ (8003250 <HAL_RCC_OscConfig+0x784>)
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	4a0f      	ldr	r2, [pc, #60]	@ (8003250 <HAL_RCC_OscConfig+0x784>)
 8003212:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003216:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003218:	4b0d      	ldr	r3, [pc, #52]	@ (8003250 <HAL_RCC_OscConfig+0x784>)
 800321a:	68db      	ldr	r3, [r3, #12]
 800321c:	4a0c      	ldr	r2, [pc, #48]	@ (8003250 <HAL_RCC_OscConfig+0x784>)
 800321e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003222:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003224:	f7fe f898 	bl	8001358 <HAL_GetTick>
 8003228:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800322a:	e008      	b.n	800323e <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800322c:	f7fe f894 	bl	8001358 <HAL_GetTick>
 8003230:	4602      	mov	r2, r0
 8003232:	693b      	ldr	r3, [r7, #16]
 8003234:	1ad3      	subs	r3, r2, r3
 8003236:	2b02      	cmp	r3, #2
 8003238:	d901      	bls.n	800323e <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 800323a:	2303      	movs	r3, #3
 800323c:	e058      	b.n	80032f0 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800323e:	4b04      	ldr	r3, [pc, #16]	@ (8003250 <HAL_RCC_OscConfig+0x784>)
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003246:	2b00      	cmp	r3, #0
 8003248:	d0f0      	beq.n	800322c <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800324a:	e050      	b.n	80032ee <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800324c:	2301      	movs	r3, #1
 800324e:	e04f      	b.n	80032f0 <HAL_RCC_OscConfig+0x824>
 8003250:	40021000 	.word	0x40021000
 8003254:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003258:	4b27      	ldr	r3, [pc, #156]	@ (80032f8 <HAL_RCC_OscConfig+0x82c>)
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003260:	2b00      	cmp	r3, #0
 8003262:	d144      	bne.n	80032ee <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003264:	4b24      	ldr	r3, [pc, #144]	@ (80032f8 <HAL_RCC_OscConfig+0x82c>)
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	4a23      	ldr	r2, [pc, #140]	@ (80032f8 <HAL_RCC_OscConfig+0x82c>)
 800326a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800326e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003270:	4b21      	ldr	r3, [pc, #132]	@ (80032f8 <HAL_RCC_OscConfig+0x82c>)
 8003272:	68db      	ldr	r3, [r3, #12]
 8003274:	4a20      	ldr	r2, [pc, #128]	@ (80032f8 <HAL_RCC_OscConfig+0x82c>)
 8003276:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800327a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800327c:	f7fe f86c 	bl	8001358 <HAL_GetTick>
 8003280:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003282:	e008      	b.n	8003296 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003284:	f7fe f868 	bl	8001358 <HAL_GetTick>
 8003288:	4602      	mov	r2, r0
 800328a:	693b      	ldr	r3, [r7, #16]
 800328c:	1ad3      	subs	r3, r2, r3
 800328e:	2b02      	cmp	r3, #2
 8003290:	d901      	bls.n	8003296 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8003292:	2303      	movs	r3, #3
 8003294:	e02c      	b.n	80032f0 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003296:	4b18      	ldr	r3, [pc, #96]	@ (80032f8 <HAL_RCC_OscConfig+0x82c>)
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d0f0      	beq.n	8003284 <HAL_RCC_OscConfig+0x7b8>
 80032a2:	e024      	b.n	80032ee <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80032a4:	69bb      	ldr	r3, [r7, #24]
 80032a6:	2b0c      	cmp	r3, #12
 80032a8:	d01f      	beq.n	80032ea <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80032aa:	4b13      	ldr	r3, [pc, #76]	@ (80032f8 <HAL_RCC_OscConfig+0x82c>)
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	4a12      	ldr	r2, [pc, #72]	@ (80032f8 <HAL_RCC_OscConfig+0x82c>)
 80032b0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80032b4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032b6:	f7fe f84f 	bl	8001358 <HAL_GetTick>
 80032ba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80032bc:	e008      	b.n	80032d0 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032be:	f7fe f84b 	bl	8001358 <HAL_GetTick>
 80032c2:	4602      	mov	r2, r0
 80032c4:	693b      	ldr	r3, [r7, #16]
 80032c6:	1ad3      	subs	r3, r2, r3
 80032c8:	2b02      	cmp	r3, #2
 80032ca:	d901      	bls.n	80032d0 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 80032cc:	2303      	movs	r3, #3
 80032ce:	e00f      	b.n	80032f0 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80032d0:	4b09      	ldr	r3, [pc, #36]	@ (80032f8 <HAL_RCC_OscConfig+0x82c>)
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d1f0      	bne.n	80032be <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80032dc:	4b06      	ldr	r3, [pc, #24]	@ (80032f8 <HAL_RCC_OscConfig+0x82c>)
 80032de:	68da      	ldr	r2, [r3, #12]
 80032e0:	4905      	ldr	r1, [pc, #20]	@ (80032f8 <HAL_RCC_OscConfig+0x82c>)
 80032e2:	4b06      	ldr	r3, [pc, #24]	@ (80032fc <HAL_RCC_OscConfig+0x830>)
 80032e4:	4013      	ands	r3, r2
 80032e6:	60cb      	str	r3, [r1, #12]
 80032e8:	e001      	b.n	80032ee <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80032ea:	2301      	movs	r3, #1
 80032ec:	e000      	b.n	80032f0 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 80032ee:	2300      	movs	r3, #0
}
 80032f0:	4618      	mov	r0, r3
 80032f2:	3720      	adds	r7, #32
 80032f4:	46bd      	mov	sp, r7
 80032f6:	bd80      	pop	{r7, pc}
 80032f8:	40021000 	.word	0x40021000
 80032fc:	feeefffc 	.word	0xfeeefffc

08003300 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003300:	b580      	push	{r7, lr}
 8003302:	b084      	sub	sp, #16
 8003304:	af00      	add	r7, sp, #0
 8003306:	6078      	str	r0, [r7, #4]
 8003308:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	2b00      	cmp	r3, #0
 800330e:	d101      	bne.n	8003314 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003310:	2301      	movs	r3, #1
 8003312:	e0e7      	b.n	80034e4 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003314:	4b75      	ldr	r3, [pc, #468]	@ (80034ec <HAL_RCC_ClockConfig+0x1ec>)
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	f003 0307 	and.w	r3, r3, #7
 800331c:	683a      	ldr	r2, [r7, #0]
 800331e:	429a      	cmp	r2, r3
 8003320:	d910      	bls.n	8003344 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003322:	4b72      	ldr	r3, [pc, #456]	@ (80034ec <HAL_RCC_ClockConfig+0x1ec>)
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	f023 0207 	bic.w	r2, r3, #7
 800332a:	4970      	ldr	r1, [pc, #448]	@ (80034ec <HAL_RCC_ClockConfig+0x1ec>)
 800332c:	683b      	ldr	r3, [r7, #0]
 800332e:	4313      	orrs	r3, r2
 8003330:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003332:	4b6e      	ldr	r3, [pc, #440]	@ (80034ec <HAL_RCC_ClockConfig+0x1ec>)
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	f003 0307 	and.w	r3, r3, #7
 800333a:	683a      	ldr	r2, [r7, #0]
 800333c:	429a      	cmp	r2, r3
 800333e:	d001      	beq.n	8003344 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003340:	2301      	movs	r3, #1
 8003342:	e0cf      	b.n	80034e4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	f003 0302 	and.w	r3, r3, #2
 800334c:	2b00      	cmp	r3, #0
 800334e:	d010      	beq.n	8003372 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	689a      	ldr	r2, [r3, #8]
 8003354:	4b66      	ldr	r3, [pc, #408]	@ (80034f0 <HAL_RCC_ClockConfig+0x1f0>)
 8003356:	689b      	ldr	r3, [r3, #8]
 8003358:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800335c:	429a      	cmp	r2, r3
 800335e:	d908      	bls.n	8003372 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003360:	4b63      	ldr	r3, [pc, #396]	@ (80034f0 <HAL_RCC_ClockConfig+0x1f0>)
 8003362:	689b      	ldr	r3, [r3, #8]
 8003364:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	689b      	ldr	r3, [r3, #8]
 800336c:	4960      	ldr	r1, [pc, #384]	@ (80034f0 <HAL_RCC_ClockConfig+0x1f0>)
 800336e:	4313      	orrs	r3, r2
 8003370:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	f003 0301 	and.w	r3, r3, #1
 800337a:	2b00      	cmp	r3, #0
 800337c:	d04c      	beq.n	8003418 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	685b      	ldr	r3, [r3, #4]
 8003382:	2b03      	cmp	r3, #3
 8003384:	d107      	bne.n	8003396 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003386:	4b5a      	ldr	r3, [pc, #360]	@ (80034f0 <HAL_RCC_ClockConfig+0x1f0>)
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800338e:	2b00      	cmp	r3, #0
 8003390:	d121      	bne.n	80033d6 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8003392:	2301      	movs	r3, #1
 8003394:	e0a6      	b.n	80034e4 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	685b      	ldr	r3, [r3, #4]
 800339a:	2b02      	cmp	r3, #2
 800339c:	d107      	bne.n	80033ae <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800339e:	4b54      	ldr	r3, [pc, #336]	@ (80034f0 <HAL_RCC_ClockConfig+0x1f0>)
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d115      	bne.n	80033d6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80033aa:	2301      	movs	r3, #1
 80033ac:	e09a      	b.n	80034e4 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	685b      	ldr	r3, [r3, #4]
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d107      	bne.n	80033c6 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80033b6:	4b4e      	ldr	r3, [pc, #312]	@ (80034f0 <HAL_RCC_ClockConfig+0x1f0>)
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	f003 0302 	and.w	r3, r3, #2
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d109      	bne.n	80033d6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80033c2:	2301      	movs	r3, #1
 80033c4:	e08e      	b.n	80034e4 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80033c6:	4b4a      	ldr	r3, [pc, #296]	@ (80034f0 <HAL_RCC_ClockConfig+0x1f0>)
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d101      	bne.n	80033d6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80033d2:	2301      	movs	r3, #1
 80033d4:	e086      	b.n	80034e4 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80033d6:	4b46      	ldr	r3, [pc, #280]	@ (80034f0 <HAL_RCC_ClockConfig+0x1f0>)
 80033d8:	689b      	ldr	r3, [r3, #8]
 80033da:	f023 0203 	bic.w	r2, r3, #3
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	685b      	ldr	r3, [r3, #4]
 80033e2:	4943      	ldr	r1, [pc, #268]	@ (80034f0 <HAL_RCC_ClockConfig+0x1f0>)
 80033e4:	4313      	orrs	r3, r2
 80033e6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80033e8:	f7fd ffb6 	bl	8001358 <HAL_GetTick>
 80033ec:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80033ee:	e00a      	b.n	8003406 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80033f0:	f7fd ffb2 	bl	8001358 <HAL_GetTick>
 80033f4:	4602      	mov	r2, r0
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	1ad3      	subs	r3, r2, r3
 80033fa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80033fe:	4293      	cmp	r3, r2
 8003400:	d901      	bls.n	8003406 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8003402:	2303      	movs	r3, #3
 8003404:	e06e      	b.n	80034e4 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003406:	4b3a      	ldr	r3, [pc, #232]	@ (80034f0 <HAL_RCC_ClockConfig+0x1f0>)
 8003408:	689b      	ldr	r3, [r3, #8]
 800340a:	f003 020c 	and.w	r2, r3, #12
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	685b      	ldr	r3, [r3, #4]
 8003412:	009b      	lsls	r3, r3, #2
 8003414:	429a      	cmp	r2, r3
 8003416:	d1eb      	bne.n	80033f0 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	f003 0302 	and.w	r3, r3, #2
 8003420:	2b00      	cmp	r3, #0
 8003422:	d010      	beq.n	8003446 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	689a      	ldr	r2, [r3, #8]
 8003428:	4b31      	ldr	r3, [pc, #196]	@ (80034f0 <HAL_RCC_ClockConfig+0x1f0>)
 800342a:	689b      	ldr	r3, [r3, #8]
 800342c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003430:	429a      	cmp	r2, r3
 8003432:	d208      	bcs.n	8003446 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003434:	4b2e      	ldr	r3, [pc, #184]	@ (80034f0 <HAL_RCC_ClockConfig+0x1f0>)
 8003436:	689b      	ldr	r3, [r3, #8]
 8003438:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	689b      	ldr	r3, [r3, #8]
 8003440:	492b      	ldr	r1, [pc, #172]	@ (80034f0 <HAL_RCC_ClockConfig+0x1f0>)
 8003442:	4313      	orrs	r3, r2
 8003444:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003446:	4b29      	ldr	r3, [pc, #164]	@ (80034ec <HAL_RCC_ClockConfig+0x1ec>)
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f003 0307 	and.w	r3, r3, #7
 800344e:	683a      	ldr	r2, [r7, #0]
 8003450:	429a      	cmp	r2, r3
 8003452:	d210      	bcs.n	8003476 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003454:	4b25      	ldr	r3, [pc, #148]	@ (80034ec <HAL_RCC_ClockConfig+0x1ec>)
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	f023 0207 	bic.w	r2, r3, #7
 800345c:	4923      	ldr	r1, [pc, #140]	@ (80034ec <HAL_RCC_ClockConfig+0x1ec>)
 800345e:	683b      	ldr	r3, [r7, #0]
 8003460:	4313      	orrs	r3, r2
 8003462:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003464:	4b21      	ldr	r3, [pc, #132]	@ (80034ec <HAL_RCC_ClockConfig+0x1ec>)
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	f003 0307 	and.w	r3, r3, #7
 800346c:	683a      	ldr	r2, [r7, #0]
 800346e:	429a      	cmp	r2, r3
 8003470:	d001      	beq.n	8003476 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8003472:	2301      	movs	r3, #1
 8003474:	e036      	b.n	80034e4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	f003 0304 	and.w	r3, r3, #4
 800347e:	2b00      	cmp	r3, #0
 8003480:	d008      	beq.n	8003494 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003482:	4b1b      	ldr	r3, [pc, #108]	@ (80034f0 <HAL_RCC_ClockConfig+0x1f0>)
 8003484:	689b      	ldr	r3, [r3, #8]
 8003486:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	68db      	ldr	r3, [r3, #12]
 800348e:	4918      	ldr	r1, [pc, #96]	@ (80034f0 <HAL_RCC_ClockConfig+0x1f0>)
 8003490:	4313      	orrs	r3, r2
 8003492:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	f003 0308 	and.w	r3, r3, #8
 800349c:	2b00      	cmp	r3, #0
 800349e:	d009      	beq.n	80034b4 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80034a0:	4b13      	ldr	r3, [pc, #76]	@ (80034f0 <HAL_RCC_ClockConfig+0x1f0>)
 80034a2:	689b      	ldr	r3, [r3, #8]
 80034a4:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	691b      	ldr	r3, [r3, #16]
 80034ac:	00db      	lsls	r3, r3, #3
 80034ae:	4910      	ldr	r1, [pc, #64]	@ (80034f0 <HAL_RCC_ClockConfig+0x1f0>)
 80034b0:	4313      	orrs	r3, r2
 80034b2:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80034b4:	f000 f824 	bl	8003500 <HAL_RCC_GetSysClockFreq>
 80034b8:	4602      	mov	r2, r0
 80034ba:	4b0d      	ldr	r3, [pc, #52]	@ (80034f0 <HAL_RCC_ClockConfig+0x1f0>)
 80034bc:	689b      	ldr	r3, [r3, #8]
 80034be:	091b      	lsrs	r3, r3, #4
 80034c0:	f003 030f 	and.w	r3, r3, #15
 80034c4:	490b      	ldr	r1, [pc, #44]	@ (80034f4 <HAL_RCC_ClockConfig+0x1f4>)
 80034c6:	5ccb      	ldrb	r3, [r1, r3]
 80034c8:	f003 031f 	and.w	r3, r3, #31
 80034cc:	fa22 f303 	lsr.w	r3, r2, r3
 80034d0:	4a09      	ldr	r2, [pc, #36]	@ (80034f8 <HAL_RCC_ClockConfig+0x1f8>)
 80034d2:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80034d4:	4b09      	ldr	r3, [pc, #36]	@ (80034fc <HAL_RCC_ClockConfig+0x1fc>)
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	4618      	mov	r0, r3
 80034da:	f7fd feed 	bl	80012b8 <HAL_InitTick>
 80034de:	4603      	mov	r3, r0
 80034e0:	72fb      	strb	r3, [r7, #11]

  return status;
 80034e2:	7afb      	ldrb	r3, [r7, #11]
}
 80034e4:	4618      	mov	r0, r3
 80034e6:	3710      	adds	r7, #16
 80034e8:	46bd      	mov	sp, r7
 80034ea:	bd80      	pop	{r7, pc}
 80034ec:	40022000 	.word	0x40022000
 80034f0:	40021000 	.word	0x40021000
 80034f4:	080069c8 	.word	0x080069c8
 80034f8:	20000000 	.word	0x20000000
 80034fc:	20000004 	.word	0x20000004

08003500 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003500:	b480      	push	{r7}
 8003502:	b089      	sub	sp, #36	@ 0x24
 8003504:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003506:	2300      	movs	r3, #0
 8003508:	61fb      	str	r3, [r7, #28]
 800350a:	2300      	movs	r3, #0
 800350c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800350e:	4b3e      	ldr	r3, [pc, #248]	@ (8003608 <HAL_RCC_GetSysClockFreq+0x108>)
 8003510:	689b      	ldr	r3, [r3, #8]
 8003512:	f003 030c 	and.w	r3, r3, #12
 8003516:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003518:	4b3b      	ldr	r3, [pc, #236]	@ (8003608 <HAL_RCC_GetSysClockFreq+0x108>)
 800351a:	68db      	ldr	r3, [r3, #12]
 800351c:	f003 0303 	and.w	r3, r3, #3
 8003520:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003522:	693b      	ldr	r3, [r7, #16]
 8003524:	2b00      	cmp	r3, #0
 8003526:	d005      	beq.n	8003534 <HAL_RCC_GetSysClockFreq+0x34>
 8003528:	693b      	ldr	r3, [r7, #16]
 800352a:	2b0c      	cmp	r3, #12
 800352c:	d121      	bne.n	8003572 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	2b01      	cmp	r3, #1
 8003532:	d11e      	bne.n	8003572 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003534:	4b34      	ldr	r3, [pc, #208]	@ (8003608 <HAL_RCC_GetSysClockFreq+0x108>)
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	f003 0308 	and.w	r3, r3, #8
 800353c:	2b00      	cmp	r3, #0
 800353e:	d107      	bne.n	8003550 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003540:	4b31      	ldr	r3, [pc, #196]	@ (8003608 <HAL_RCC_GetSysClockFreq+0x108>)
 8003542:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003546:	0a1b      	lsrs	r3, r3, #8
 8003548:	f003 030f 	and.w	r3, r3, #15
 800354c:	61fb      	str	r3, [r7, #28]
 800354e:	e005      	b.n	800355c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003550:	4b2d      	ldr	r3, [pc, #180]	@ (8003608 <HAL_RCC_GetSysClockFreq+0x108>)
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	091b      	lsrs	r3, r3, #4
 8003556:	f003 030f 	and.w	r3, r3, #15
 800355a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800355c:	4a2b      	ldr	r2, [pc, #172]	@ (800360c <HAL_RCC_GetSysClockFreq+0x10c>)
 800355e:	69fb      	ldr	r3, [r7, #28]
 8003560:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003564:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003566:	693b      	ldr	r3, [r7, #16]
 8003568:	2b00      	cmp	r3, #0
 800356a:	d10d      	bne.n	8003588 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800356c:	69fb      	ldr	r3, [r7, #28]
 800356e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003570:	e00a      	b.n	8003588 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003572:	693b      	ldr	r3, [r7, #16]
 8003574:	2b04      	cmp	r3, #4
 8003576:	d102      	bne.n	800357e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003578:	4b25      	ldr	r3, [pc, #148]	@ (8003610 <HAL_RCC_GetSysClockFreq+0x110>)
 800357a:	61bb      	str	r3, [r7, #24]
 800357c:	e004      	b.n	8003588 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800357e:	693b      	ldr	r3, [r7, #16]
 8003580:	2b08      	cmp	r3, #8
 8003582:	d101      	bne.n	8003588 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003584:	4b23      	ldr	r3, [pc, #140]	@ (8003614 <HAL_RCC_GetSysClockFreq+0x114>)
 8003586:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003588:	693b      	ldr	r3, [r7, #16]
 800358a:	2b0c      	cmp	r3, #12
 800358c:	d134      	bne.n	80035f8 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800358e:	4b1e      	ldr	r3, [pc, #120]	@ (8003608 <HAL_RCC_GetSysClockFreq+0x108>)
 8003590:	68db      	ldr	r3, [r3, #12]
 8003592:	f003 0303 	and.w	r3, r3, #3
 8003596:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003598:	68bb      	ldr	r3, [r7, #8]
 800359a:	2b02      	cmp	r3, #2
 800359c:	d003      	beq.n	80035a6 <HAL_RCC_GetSysClockFreq+0xa6>
 800359e:	68bb      	ldr	r3, [r7, #8]
 80035a0:	2b03      	cmp	r3, #3
 80035a2:	d003      	beq.n	80035ac <HAL_RCC_GetSysClockFreq+0xac>
 80035a4:	e005      	b.n	80035b2 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80035a6:	4b1a      	ldr	r3, [pc, #104]	@ (8003610 <HAL_RCC_GetSysClockFreq+0x110>)
 80035a8:	617b      	str	r3, [r7, #20]
      break;
 80035aa:	e005      	b.n	80035b8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80035ac:	4b19      	ldr	r3, [pc, #100]	@ (8003614 <HAL_RCC_GetSysClockFreq+0x114>)
 80035ae:	617b      	str	r3, [r7, #20]
      break;
 80035b0:	e002      	b.n	80035b8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80035b2:	69fb      	ldr	r3, [r7, #28]
 80035b4:	617b      	str	r3, [r7, #20]
      break;
 80035b6:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80035b8:	4b13      	ldr	r3, [pc, #76]	@ (8003608 <HAL_RCC_GetSysClockFreq+0x108>)
 80035ba:	68db      	ldr	r3, [r3, #12]
 80035bc:	091b      	lsrs	r3, r3, #4
 80035be:	f003 0307 	and.w	r3, r3, #7
 80035c2:	3301      	adds	r3, #1
 80035c4:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80035c6:	4b10      	ldr	r3, [pc, #64]	@ (8003608 <HAL_RCC_GetSysClockFreq+0x108>)
 80035c8:	68db      	ldr	r3, [r3, #12]
 80035ca:	0a1b      	lsrs	r3, r3, #8
 80035cc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80035d0:	697a      	ldr	r2, [r7, #20]
 80035d2:	fb03 f202 	mul.w	r2, r3, r2
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80035dc:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80035de:	4b0a      	ldr	r3, [pc, #40]	@ (8003608 <HAL_RCC_GetSysClockFreq+0x108>)
 80035e0:	68db      	ldr	r3, [r3, #12]
 80035e2:	0e5b      	lsrs	r3, r3, #25
 80035e4:	f003 0303 	and.w	r3, r3, #3
 80035e8:	3301      	adds	r3, #1
 80035ea:	005b      	lsls	r3, r3, #1
 80035ec:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80035ee:	697a      	ldr	r2, [r7, #20]
 80035f0:	683b      	ldr	r3, [r7, #0]
 80035f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80035f6:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80035f8:	69bb      	ldr	r3, [r7, #24]
}
 80035fa:	4618      	mov	r0, r3
 80035fc:	3724      	adds	r7, #36	@ 0x24
 80035fe:	46bd      	mov	sp, r7
 8003600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003604:	4770      	bx	lr
 8003606:	bf00      	nop
 8003608:	40021000 	.word	0x40021000
 800360c:	080069e0 	.word	0x080069e0
 8003610:	00f42400 	.word	0x00f42400
 8003614:	007a1200 	.word	0x007a1200

08003618 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003618:	b480      	push	{r7}
 800361a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800361c:	4b03      	ldr	r3, [pc, #12]	@ (800362c <HAL_RCC_GetHCLKFreq+0x14>)
 800361e:	681b      	ldr	r3, [r3, #0]
}
 8003620:	4618      	mov	r0, r3
 8003622:	46bd      	mov	sp, r7
 8003624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003628:	4770      	bx	lr
 800362a:	bf00      	nop
 800362c:	20000000 	.word	0x20000000

08003630 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003630:	b580      	push	{r7, lr}
 8003632:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003634:	f7ff fff0 	bl	8003618 <HAL_RCC_GetHCLKFreq>
 8003638:	4602      	mov	r2, r0
 800363a:	4b06      	ldr	r3, [pc, #24]	@ (8003654 <HAL_RCC_GetPCLK1Freq+0x24>)
 800363c:	689b      	ldr	r3, [r3, #8]
 800363e:	0a1b      	lsrs	r3, r3, #8
 8003640:	f003 0307 	and.w	r3, r3, #7
 8003644:	4904      	ldr	r1, [pc, #16]	@ (8003658 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003646:	5ccb      	ldrb	r3, [r1, r3]
 8003648:	f003 031f 	and.w	r3, r3, #31
 800364c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003650:	4618      	mov	r0, r3
 8003652:	bd80      	pop	{r7, pc}
 8003654:	40021000 	.word	0x40021000
 8003658:	080069d8 	.word	0x080069d8

0800365c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800365c:	b580      	push	{r7, lr}
 800365e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003660:	f7ff ffda 	bl	8003618 <HAL_RCC_GetHCLKFreq>
 8003664:	4602      	mov	r2, r0
 8003666:	4b06      	ldr	r3, [pc, #24]	@ (8003680 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003668:	689b      	ldr	r3, [r3, #8]
 800366a:	0adb      	lsrs	r3, r3, #11
 800366c:	f003 0307 	and.w	r3, r3, #7
 8003670:	4904      	ldr	r1, [pc, #16]	@ (8003684 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003672:	5ccb      	ldrb	r3, [r1, r3]
 8003674:	f003 031f 	and.w	r3, r3, #31
 8003678:	fa22 f303 	lsr.w	r3, r2, r3
}
 800367c:	4618      	mov	r0, r3
 800367e:	bd80      	pop	{r7, pc}
 8003680:	40021000 	.word	0x40021000
 8003684:	080069d8 	.word	0x080069d8

08003688 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003688:	b580      	push	{r7, lr}
 800368a:	b086      	sub	sp, #24
 800368c:	af00      	add	r7, sp, #0
 800368e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003690:	2300      	movs	r3, #0
 8003692:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003694:	4b2a      	ldr	r3, [pc, #168]	@ (8003740 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003696:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003698:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800369c:	2b00      	cmp	r3, #0
 800369e:	d003      	beq.n	80036a8 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80036a0:	f7ff f990 	bl	80029c4 <HAL_PWREx_GetVoltageRange>
 80036a4:	6178      	str	r0, [r7, #20]
 80036a6:	e014      	b.n	80036d2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80036a8:	4b25      	ldr	r3, [pc, #148]	@ (8003740 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80036aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036ac:	4a24      	ldr	r2, [pc, #144]	@ (8003740 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80036ae:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80036b2:	6593      	str	r3, [r2, #88]	@ 0x58
 80036b4:	4b22      	ldr	r3, [pc, #136]	@ (8003740 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80036b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036b8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80036bc:	60fb      	str	r3, [r7, #12]
 80036be:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80036c0:	f7ff f980 	bl	80029c4 <HAL_PWREx_GetVoltageRange>
 80036c4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80036c6:	4b1e      	ldr	r3, [pc, #120]	@ (8003740 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80036c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036ca:	4a1d      	ldr	r2, [pc, #116]	@ (8003740 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80036cc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80036d0:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80036d2:	697b      	ldr	r3, [r7, #20]
 80036d4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80036d8:	d10b      	bne.n	80036f2 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	2b80      	cmp	r3, #128	@ 0x80
 80036de:	d919      	bls.n	8003714 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	2ba0      	cmp	r3, #160	@ 0xa0
 80036e4:	d902      	bls.n	80036ec <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80036e6:	2302      	movs	r3, #2
 80036e8:	613b      	str	r3, [r7, #16]
 80036ea:	e013      	b.n	8003714 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80036ec:	2301      	movs	r3, #1
 80036ee:	613b      	str	r3, [r7, #16]
 80036f0:	e010      	b.n	8003714 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	2b80      	cmp	r3, #128	@ 0x80
 80036f6:	d902      	bls.n	80036fe <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80036f8:	2303      	movs	r3, #3
 80036fa:	613b      	str	r3, [r7, #16]
 80036fc:	e00a      	b.n	8003714 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	2b80      	cmp	r3, #128	@ 0x80
 8003702:	d102      	bne.n	800370a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003704:	2302      	movs	r3, #2
 8003706:	613b      	str	r3, [r7, #16]
 8003708:	e004      	b.n	8003714 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	2b70      	cmp	r3, #112	@ 0x70
 800370e:	d101      	bne.n	8003714 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003710:	2301      	movs	r3, #1
 8003712:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003714:	4b0b      	ldr	r3, [pc, #44]	@ (8003744 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	f023 0207 	bic.w	r2, r3, #7
 800371c:	4909      	ldr	r1, [pc, #36]	@ (8003744 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800371e:	693b      	ldr	r3, [r7, #16]
 8003720:	4313      	orrs	r3, r2
 8003722:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003724:	4b07      	ldr	r3, [pc, #28]	@ (8003744 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	f003 0307 	and.w	r3, r3, #7
 800372c:	693a      	ldr	r2, [r7, #16]
 800372e:	429a      	cmp	r2, r3
 8003730:	d001      	beq.n	8003736 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003732:	2301      	movs	r3, #1
 8003734:	e000      	b.n	8003738 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003736:	2300      	movs	r3, #0
}
 8003738:	4618      	mov	r0, r3
 800373a:	3718      	adds	r7, #24
 800373c:	46bd      	mov	sp, r7
 800373e:	bd80      	pop	{r7, pc}
 8003740:	40021000 	.word	0x40021000
 8003744:	40022000 	.word	0x40022000

08003748 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003748:	b580      	push	{r7, lr}
 800374a:	b086      	sub	sp, #24
 800374c:	af00      	add	r7, sp, #0
 800374e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003750:	2300      	movs	r3, #0
 8003752:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003754:	2300      	movs	r3, #0
 8003756:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003760:	2b00      	cmp	r3, #0
 8003762:	d041      	beq.n	80037e8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003768:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800376c:	d02a      	beq.n	80037c4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800376e:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003772:	d824      	bhi.n	80037be <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003774:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003778:	d008      	beq.n	800378c <HAL_RCCEx_PeriphCLKConfig+0x44>
 800377a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800377e:	d81e      	bhi.n	80037be <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003780:	2b00      	cmp	r3, #0
 8003782:	d00a      	beq.n	800379a <HAL_RCCEx_PeriphCLKConfig+0x52>
 8003784:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003788:	d010      	beq.n	80037ac <HAL_RCCEx_PeriphCLKConfig+0x64>
 800378a:	e018      	b.n	80037be <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800378c:	4b86      	ldr	r3, [pc, #536]	@ (80039a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800378e:	68db      	ldr	r3, [r3, #12]
 8003790:	4a85      	ldr	r2, [pc, #532]	@ (80039a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003792:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003796:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003798:	e015      	b.n	80037c6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	3304      	adds	r3, #4
 800379e:	2100      	movs	r1, #0
 80037a0:	4618      	mov	r0, r3
 80037a2:	f000 fadd 	bl	8003d60 <RCCEx_PLLSAI1_Config>
 80037a6:	4603      	mov	r3, r0
 80037a8:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80037aa:	e00c      	b.n	80037c6 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	3320      	adds	r3, #32
 80037b0:	2100      	movs	r1, #0
 80037b2:	4618      	mov	r0, r3
 80037b4:	f000 fbc6 	bl	8003f44 <RCCEx_PLLSAI2_Config>
 80037b8:	4603      	mov	r3, r0
 80037ba:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80037bc:	e003      	b.n	80037c6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80037be:	2301      	movs	r3, #1
 80037c0:	74fb      	strb	r3, [r7, #19]
      break;
 80037c2:	e000      	b.n	80037c6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80037c4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80037c6:	7cfb      	ldrb	r3, [r7, #19]
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d10b      	bne.n	80037e4 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80037cc:	4b76      	ldr	r3, [pc, #472]	@ (80039a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80037ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80037d2:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80037da:	4973      	ldr	r1, [pc, #460]	@ (80039a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80037dc:	4313      	orrs	r3, r2
 80037de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80037e2:	e001      	b.n	80037e8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80037e4:	7cfb      	ldrb	r3, [r7, #19]
 80037e6:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d041      	beq.n	8003878 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80037f8:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80037fc:	d02a      	beq.n	8003854 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80037fe:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003802:	d824      	bhi.n	800384e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003804:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003808:	d008      	beq.n	800381c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800380a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800380e:	d81e      	bhi.n	800384e <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003810:	2b00      	cmp	r3, #0
 8003812:	d00a      	beq.n	800382a <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8003814:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003818:	d010      	beq.n	800383c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800381a:	e018      	b.n	800384e <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800381c:	4b62      	ldr	r3, [pc, #392]	@ (80039a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800381e:	68db      	ldr	r3, [r3, #12]
 8003820:	4a61      	ldr	r2, [pc, #388]	@ (80039a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003822:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003826:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003828:	e015      	b.n	8003856 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	3304      	adds	r3, #4
 800382e:	2100      	movs	r1, #0
 8003830:	4618      	mov	r0, r3
 8003832:	f000 fa95 	bl	8003d60 <RCCEx_PLLSAI1_Config>
 8003836:	4603      	mov	r3, r0
 8003838:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800383a:	e00c      	b.n	8003856 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	3320      	adds	r3, #32
 8003840:	2100      	movs	r1, #0
 8003842:	4618      	mov	r0, r3
 8003844:	f000 fb7e 	bl	8003f44 <RCCEx_PLLSAI2_Config>
 8003848:	4603      	mov	r3, r0
 800384a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800384c:	e003      	b.n	8003856 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800384e:	2301      	movs	r3, #1
 8003850:	74fb      	strb	r3, [r7, #19]
      break;
 8003852:	e000      	b.n	8003856 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8003854:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003856:	7cfb      	ldrb	r3, [r7, #19]
 8003858:	2b00      	cmp	r3, #0
 800385a:	d10b      	bne.n	8003874 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800385c:	4b52      	ldr	r3, [pc, #328]	@ (80039a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800385e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003862:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800386a:	494f      	ldr	r1, [pc, #316]	@ (80039a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800386c:	4313      	orrs	r3, r2
 800386e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8003872:	e001      	b.n	8003878 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003874:	7cfb      	ldrb	r3, [r7, #19]
 8003876:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003880:	2b00      	cmp	r3, #0
 8003882:	f000 80a0 	beq.w	80039c6 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003886:	2300      	movs	r3, #0
 8003888:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800388a:	4b47      	ldr	r3, [pc, #284]	@ (80039a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800388c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800388e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003892:	2b00      	cmp	r3, #0
 8003894:	d101      	bne.n	800389a <HAL_RCCEx_PeriphCLKConfig+0x152>
 8003896:	2301      	movs	r3, #1
 8003898:	e000      	b.n	800389c <HAL_RCCEx_PeriphCLKConfig+0x154>
 800389a:	2300      	movs	r3, #0
 800389c:	2b00      	cmp	r3, #0
 800389e:	d00d      	beq.n	80038bc <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80038a0:	4b41      	ldr	r3, [pc, #260]	@ (80039a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80038a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038a4:	4a40      	ldr	r2, [pc, #256]	@ (80039a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80038a6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80038aa:	6593      	str	r3, [r2, #88]	@ 0x58
 80038ac:	4b3e      	ldr	r3, [pc, #248]	@ (80039a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80038ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038b0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80038b4:	60bb      	str	r3, [r7, #8]
 80038b6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80038b8:	2301      	movs	r3, #1
 80038ba:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80038bc:	4b3b      	ldr	r3, [pc, #236]	@ (80039ac <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	4a3a      	ldr	r2, [pc, #232]	@ (80039ac <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80038c2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80038c6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80038c8:	f7fd fd46 	bl	8001358 <HAL_GetTick>
 80038cc:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80038ce:	e009      	b.n	80038e4 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80038d0:	f7fd fd42 	bl	8001358 <HAL_GetTick>
 80038d4:	4602      	mov	r2, r0
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	1ad3      	subs	r3, r2, r3
 80038da:	2b02      	cmp	r3, #2
 80038dc:	d902      	bls.n	80038e4 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80038de:	2303      	movs	r3, #3
 80038e0:	74fb      	strb	r3, [r7, #19]
        break;
 80038e2:	e005      	b.n	80038f0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80038e4:	4b31      	ldr	r3, [pc, #196]	@ (80039ac <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d0ef      	beq.n	80038d0 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80038f0:	7cfb      	ldrb	r3, [r7, #19]
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d15c      	bne.n	80039b0 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80038f6:	4b2c      	ldr	r3, [pc, #176]	@ (80039a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80038f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80038fc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003900:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003902:	697b      	ldr	r3, [r7, #20]
 8003904:	2b00      	cmp	r3, #0
 8003906:	d01f      	beq.n	8003948 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800390e:	697a      	ldr	r2, [r7, #20]
 8003910:	429a      	cmp	r2, r3
 8003912:	d019      	beq.n	8003948 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003914:	4b24      	ldr	r3, [pc, #144]	@ (80039a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003916:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800391a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800391e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003920:	4b21      	ldr	r3, [pc, #132]	@ (80039a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003922:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003926:	4a20      	ldr	r2, [pc, #128]	@ (80039a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003928:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800392c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003930:	4b1d      	ldr	r3, [pc, #116]	@ (80039a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003932:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003936:	4a1c      	ldr	r2, [pc, #112]	@ (80039a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003938:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800393c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003940:	4a19      	ldr	r2, [pc, #100]	@ (80039a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003942:	697b      	ldr	r3, [r7, #20]
 8003944:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003948:	697b      	ldr	r3, [r7, #20]
 800394a:	f003 0301 	and.w	r3, r3, #1
 800394e:	2b00      	cmp	r3, #0
 8003950:	d016      	beq.n	8003980 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003952:	f7fd fd01 	bl	8001358 <HAL_GetTick>
 8003956:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003958:	e00b      	b.n	8003972 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800395a:	f7fd fcfd 	bl	8001358 <HAL_GetTick>
 800395e:	4602      	mov	r2, r0
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	1ad3      	subs	r3, r2, r3
 8003964:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003968:	4293      	cmp	r3, r2
 800396a:	d902      	bls.n	8003972 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 800396c:	2303      	movs	r3, #3
 800396e:	74fb      	strb	r3, [r7, #19]
            break;
 8003970:	e006      	b.n	8003980 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003972:	4b0d      	ldr	r3, [pc, #52]	@ (80039a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003974:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003978:	f003 0302 	and.w	r3, r3, #2
 800397c:	2b00      	cmp	r3, #0
 800397e:	d0ec      	beq.n	800395a <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8003980:	7cfb      	ldrb	r3, [r7, #19]
 8003982:	2b00      	cmp	r3, #0
 8003984:	d10c      	bne.n	80039a0 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003986:	4b08      	ldr	r3, [pc, #32]	@ (80039a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003988:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800398c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003996:	4904      	ldr	r1, [pc, #16]	@ (80039a8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003998:	4313      	orrs	r3, r2
 800399a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800399e:	e009      	b.n	80039b4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80039a0:	7cfb      	ldrb	r3, [r7, #19]
 80039a2:	74bb      	strb	r3, [r7, #18]
 80039a4:	e006      	b.n	80039b4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80039a6:	bf00      	nop
 80039a8:	40021000 	.word	0x40021000
 80039ac:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80039b0:	7cfb      	ldrb	r3, [r7, #19]
 80039b2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80039b4:	7c7b      	ldrb	r3, [r7, #17]
 80039b6:	2b01      	cmp	r3, #1
 80039b8:	d105      	bne.n	80039c6 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80039ba:	4ba6      	ldr	r3, [pc, #664]	@ (8003c54 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80039bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039be:	4aa5      	ldr	r2, [pc, #660]	@ (8003c54 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80039c0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80039c4:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	f003 0301 	and.w	r3, r3, #1
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d00a      	beq.n	80039e8 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80039d2:	4ba0      	ldr	r3, [pc, #640]	@ (8003c54 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80039d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80039d8:	f023 0203 	bic.w	r2, r3, #3
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80039e0:	499c      	ldr	r1, [pc, #624]	@ (8003c54 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80039e2:	4313      	orrs	r3, r2
 80039e4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	f003 0302 	and.w	r3, r3, #2
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d00a      	beq.n	8003a0a <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80039f4:	4b97      	ldr	r3, [pc, #604]	@ (8003c54 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80039f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80039fa:	f023 020c 	bic.w	r2, r3, #12
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a02:	4994      	ldr	r1, [pc, #592]	@ (8003c54 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003a04:	4313      	orrs	r3, r2
 8003a06:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f003 0304 	and.w	r3, r3, #4
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d00a      	beq.n	8003a2c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003a16:	4b8f      	ldr	r3, [pc, #572]	@ (8003c54 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003a18:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a1c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a24:	498b      	ldr	r1, [pc, #556]	@ (8003c54 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003a26:	4313      	orrs	r3, r2
 8003a28:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	f003 0308 	and.w	r3, r3, #8
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d00a      	beq.n	8003a4e <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003a38:	4b86      	ldr	r3, [pc, #536]	@ (8003c54 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003a3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a3e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a46:	4983      	ldr	r1, [pc, #524]	@ (8003c54 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003a48:	4313      	orrs	r3, r2
 8003a4a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	f003 0310 	and.w	r3, r3, #16
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d00a      	beq.n	8003a70 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003a5a:	4b7e      	ldr	r3, [pc, #504]	@ (8003c54 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003a5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a60:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003a68:	497a      	ldr	r1, [pc, #488]	@ (8003c54 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003a6a:	4313      	orrs	r3, r2
 8003a6c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	f003 0320 	and.w	r3, r3, #32
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d00a      	beq.n	8003a92 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003a7c:	4b75      	ldr	r3, [pc, #468]	@ (8003c54 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003a7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a82:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a8a:	4972      	ldr	r1, [pc, #456]	@ (8003c54 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003a8c:	4313      	orrs	r3, r2
 8003a8e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d00a      	beq.n	8003ab4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003a9e:	4b6d      	ldr	r3, [pc, #436]	@ (8003c54 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003aa0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003aa4:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003aac:	4969      	ldr	r1, [pc, #420]	@ (8003c54 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003aae:	4313      	orrs	r3, r2
 8003ab0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d00a      	beq.n	8003ad6 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003ac0:	4b64      	ldr	r3, [pc, #400]	@ (8003c54 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003ac2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ac6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003ace:	4961      	ldr	r1, [pc, #388]	@ (8003c54 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003ad0:	4313      	orrs	r3, r2
 8003ad2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d00a      	beq.n	8003af8 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003ae2:	4b5c      	ldr	r3, [pc, #368]	@ (8003c54 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003ae4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ae8:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003af0:	4958      	ldr	r1, [pc, #352]	@ (8003c54 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003af2:	4313      	orrs	r3, r2
 8003af4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d00a      	beq.n	8003b1a <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003b04:	4b53      	ldr	r3, [pc, #332]	@ (8003c54 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003b06:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b0a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b12:	4950      	ldr	r1, [pc, #320]	@ (8003c54 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003b14:	4313      	orrs	r3, r2
 8003b16:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d00a      	beq.n	8003b3c <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003b26:	4b4b      	ldr	r3, [pc, #300]	@ (8003c54 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003b28:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b2c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b34:	4947      	ldr	r1, [pc, #284]	@ (8003c54 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003b36:	4313      	orrs	r3, r2
 8003b38:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d00a      	beq.n	8003b5e <HAL_RCCEx_PeriphCLKConfig+0x416>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003b48:	4b42      	ldr	r3, [pc, #264]	@ (8003c54 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003b4a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003b4e:	f023 0203 	bic.w	r2, r3, #3
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b56:	493f      	ldr	r1, [pc, #252]	@ (8003c54 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003b58:	4313      	orrs	r3, r2
 8003b5a:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d028      	beq.n	8003bbc <HAL_RCCEx_PeriphCLKConfig+0x474>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003b6a:	4b3a      	ldr	r3, [pc, #232]	@ (8003c54 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003b6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b70:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b78:	4936      	ldr	r1, [pc, #216]	@ (8003c54 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003b7a:	4313      	orrs	r3, r2
 8003b7c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b84:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003b88:	d106      	bne.n	8003b98 <HAL_RCCEx_PeriphCLKConfig+0x450>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003b8a:	4b32      	ldr	r3, [pc, #200]	@ (8003c54 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003b8c:	68db      	ldr	r3, [r3, #12]
 8003b8e:	4a31      	ldr	r2, [pc, #196]	@ (8003c54 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003b90:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003b94:	60d3      	str	r3, [r2, #12]
 8003b96:	e011      	b.n	8003bbc <HAL_RCCEx_PeriphCLKConfig+0x474>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b9c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003ba0:	d10c      	bne.n	8003bbc <HAL_RCCEx_PeriphCLKConfig+0x474>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	3304      	adds	r3, #4
 8003ba6:	2101      	movs	r1, #1
 8003ba8:	4618      	mov	r0, r3
 8003baa:	f000 f8d9 	bl	8003d60 <RCCEx_PLLSAI1_Config>
 8003bae:	4603      	mov	r3, r0
 8003bb0:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003bb2:	7cfb      	ldrb	r3, [r7, #19]
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d001      	beq.n	8003bbc <HAL_RCCEx_PeriphCLKConfig+0x474>
        {
          /* set overall return value */
          status = ret;
 8003bb8:	7cfb      	ldrb	r3, [r7, #19]
 8003bba:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d028      	beq.n	8003c1a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003bc8:	4b22      	ldr	r3, [pc, #136]	@ (8003c54 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003bca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003bce:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003bd6:	491f      	ldr	r1, [pc, #124]	@ (8003c54 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003bd8:	4313      	orrs	r3, r2
 8003bda:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003be2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003be6:	d106      	bne.n	8003bf6 <HAL_RCCEx_PeriphCLKConfig+0x4ae>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003be8:	4b1a      	ldr	r3, [pc, #104]	@ (8003c54 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003bea:	68db      	ldr	r3, [r3, #12]
 8003bec:	4a19      	ldr	r2, [pc, #100]	@ (8003c54 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003bee:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003bf2:	60d3      	str	r3, [r2, #12]
 8003bf4:	e011      	b.n	8003c1a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003bfa:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003bfe:	d10c      	bne.n	8003c1a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	3304      	adds	r3, #4
 8003c04:	2101      	movs	r1, #1
 8003c06:	4618      	mov	r0, r3
 8003c08:	f000 f8aa 	bl	8003d60 <RCCEx_PLLSAI1_Config>
 8003c0c:	4603      	mov	r3, r0
 8003c0e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003c10:	7cfb      	ldrb	r3, [r7, #19]
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d001      	beq.n	8003c1a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
      {
        /* set overall return value */
        status = ret;
 8003c16:	7cfb      	ldrb	r3, [r7, #19]
 8003c18:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d02a      	beq.n	8003c7c <HAL_RCCEx_PeriphCLKConfig+0x534>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003c26:	4b0b      	ldr	r3, [pc, #44]	@ (8003c54 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003c28:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c2c:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003c34:	4907      	ldr	r1, [pc, #28]	@ (8003c54 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003c36:	4313      	orrs	r3, r2
 8003c38:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003c40:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003c44:	d108      	bne.n	8003c58 <HAL_RCCEx_PeriphCLKConfig+0x510>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003c46:	4b03      	ldr	r3, [pc, #12]	@ (8003c54 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003c48:	68db      	ldr	r3, [r3, #12]
 8003c4a:	4a02      	ldr	r2, [pc, #8]	@ (8003c54 <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8003c4c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003c50:	60d3      	str	r3, [r2, #12]
 8003c52:	e013      	b.n	8003c7c <HAL_RCCEx_PeriphCLKConfig+0x534>
 8003c54:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003c5c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003c60:	d10c      	bne.n	8003c7c <HAL_RCCEx_PeriphCLKConfig+0x534>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	3304      	adds	r3, #4
 8003c66:	2101      	movs	r1, #1
 8003c68:	4618      	mov	r0, r3
 8003c6a:	f000 f879 	bl	8003d60 <RCCEx_PLLSAI1_Config>
 8003c6e:	4603      	mov	r3, r0
 8003c70:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003c72:	7cfb      	ldrb	r3, [r7, #19]
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d001      	beq.n	8003c7c <HAL_RCCEx_PeriphCLKConfig+0x534>
      {
        /* set overall return value */
        status = ret;
 8003c78:	7cfb      	ldrb	r3, [r7, #19]
 8003c7a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d02f      	beq.n	8003ce8 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003c88:	4b2c      	ldr	r3, [pc, #176]	@ (8003d3c <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8003c8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c8e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003c96:	4929      	ldr	r1, [pc, #164]	@ (8003d3c <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8003c98:	4313      	orrs	r3, r2
 8003c9a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003ca2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003ca6:	d10d      	bne.n	8003cc4 <HAL_RCCEx_PeriphCLKConfig+0x57c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	3304      	adds	r3, #4
 8003cac:	2102      	movs	r1, #2
 8003cae:	4618      	mov	r0, r3
 8003cb0:	f000 f856 	bl	8003d60 <RCCEx_PLLSAI1_Config>
 8003cb4:	4603      	mov	r3, r0
 8003cb6:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003cb8:	7cfb      	ldrb	r3, [r7, #19]
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d014      	beq.n	8003ce8 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      {
        /* set overall return value */
        status = ret;
 8003cbe:	7cfb      	ldrb	r3, [r7, #19]
 8003cc0:	74bb      	strb	r3, [r7, #18]
 8003cc2:	e011      	b.n	8003ce8 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003cc8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003ccc:	d10c      	bne.n	8003ce8 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	3320      	adds	r3, #32
 8003cd2:	2102      	movs	r1, #2
 8003cd4:	4618      	mov	r0, r3
 8003cd6:	f000 f935 	bl	8003f44 <RCCEx_PLLSAI2_Config>
 8003cda:	4603      	mov	r3, r0
 8003cdc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003cde:	7cfb      	ldrb	r3, [r7, #19]
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d001      	beq.n	8003ce8 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      {
        /* set overall return value */
        status = ret;
 8003ce4:	7cfb      	ldrb	r3, [r7, #19]
 8003ce6:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d00b      	beq.n	8003d0c <HAL_RCCEx_PeriphCLKConfig+0x5c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003cf4:	4b11      	ldr	r3, [pc, #68]	@ (8003d3c <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8003cf6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003cfa:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003d04:	490d      	ldr	r1, [pc, #52]	@ (8003d3c <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8003d06:	4313      	orrs	r3, r2
 8003d08:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d00b      	beq.n	8003d30 <HAL_RCCEx_PeriphCLKConfig+0x5e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003d18:	4b08      	ldr	r3, [pc, #32]	@ (8003d3c <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8003d1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d1e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003d28:	4904      	ldr	r1, [pc, #16]	@ (8003d3c <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8003d2a:	4313      	orrs	r3, r2
 8003d2c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003d30:	7cbb      	ldrb	r3, [r7, #18]
}
 8003d32:	4618      	mov	r0, r3
 8003d34:	3718      	adds	r7, #24
 8003d36:	46bd      	mov	sp, r7
 8003d38:	bd80      	pop	{r7, pc}
 8003d3a:	bf00      	nop
 8003d3c:	40021000 	.word	0x40021000

08003d40 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8003d40:	b480      	push	{r7}
 8003d42:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8003d44:	4b05      	ldr	r3, [pc, #20]	@ (8003d5c <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	4a04      	ldr	r2, [pc, #16]	@ (8003d5c <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8003d4a:	f043 0304 	orr.w	r3, r3, #4
 8003d4e:	6013      	str	r3, [r2, #0]
}
 8003d50:	bf00      	nop
 8003d52:	46bd      	mov	sp, r7
 8003d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d58:	4770      	bx	lr
 8003d5a:	bf00      	nop
 8003d5c:	40021000 	.word	0x40021000

08003d60 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003d60:	b580      	push	{r7, lr}
 8003d62:	b084      	sub	sp, #16
 8003d64:	af00      	add	r7, sp, #0
 8003d66:	6078      	str	r0, [r7, #4]
 8003d68:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003d6a:	2300      	movs	r3, #0
 8003d6c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003d6e:	4b74      	ldr	r3, [pc, #464]	@ (8003f40 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003d70:	68db      	ldr	r3, [r3, #12]
 8003d72:	f003 0303 	and.w	r3, r3, #3
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d018      	beq.n	8003dac <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003d7a:	4b71      	ldr	r3, [pc, #452]	@ (8003f40 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003d7c:	68db      	ldr	r3, [r3, #12]
 8003d7e:	f003 0203 	and.w	r2, r3, #3
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	429a      	cmp	r2, r3
 8003d88:	d10d      	bne.n	8003da6 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
       ||
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d009      	beq.n	8003da6 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003d92:	4b6b      	ldr	r3, [pc, #428]	@ (8003f40 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003d94:	68db      	ldr	r3, [r3, #12]
 8003d96:	091b      	lsrs	r3, r3, #4
 8003d98:	f003 0307 	and.w	r3, r3, #7
 8003d9c:	1c5a      	adds	r2, r3, #1
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	685b      	ldr	r3, [r3, #4]
       ||
 8003da2:	429a      	cmp	r2, r3
 8003da4:	d047      	beq.n	8003e36 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003da6:	2301      	movs	r3, #1
 8003da8:	73fb      	strb	r3, [r7, #15]
 8003daa:	e044      	b.n	8003e36 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	2b03      	cmp	r3, #3
 8003db2:	d018      	beq.n	8003de6 <RCCEx_PLLSAI1_Config+0x86>
 8003db4:	2b03      	cmp	r3, #3
 8003db6:	d825      	bhi.n	8003e04 <RCCEx_PLLSAI1_Config+0xa4>
 8003db8:	2b01      	cmp	r3, #1
 8003dba:	d002      	beq.n	8003dc2 <RCCEx_PLLSAI1_Config+0x62>
 8003dbc:	2b02      	cmp	r3, #2
 8003dbe:	d009      	beq.n	8003dd4 <RCCEx_PLLSAI1_Config+0x74>
 8003dc0:	e020      	b.n	8003e04 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003dc2:	4b5f      	ldr	r3, [pc, #380]	@ (8003f40 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	f003 0302 	and.w	r3, r3, #2
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d11d      	bne.n	8003e0a <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8003dce:	2301      	movs	r3, #1
 8003dd0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003dd2:	e01a      	b.n	8003e0a <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003dd4:	4b5a      	ldr	r3, [pc, #360]	@ (8003f40 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d116      	bne.n	8003e0e <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003de0:	2301      	movs	r3, #1
 8003de2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003de4:	e013      	b.n	8003e0e <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003de6:	4b56      	ldr	r3, [pc, #344]	@ (8003f40 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d10f      	bne.n	8003e12 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003df2:	4b53      	ldr	r3, [pc, #332]	@ (8003f40 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d109      	bne.n	8003e12 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003dfe:	2301      	movs	r3, #1
 8003e00:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003e02:	e006      	b.n	8003e12 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003e04:	2301      	movs	r3, #1
 8003e06:	73fb      	strb	r3, [r7, #15]
      break;
 8003e08:	e004      	b.n	8003e14 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003e0a:	bf00      	nop
 8003e0c:	e002      	b.n	8003e14 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003e0e:	bf00      	nop
 8003e10:	e000      	b.n	8003e14 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003e12:	bf00      	nop
    }

    if(status == HAL_OK)
 8003e14:	7bfb      	ldrb	r3, [r7, #15]
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d10d      	bne.n	8003e36 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003e1a:	4b49      	ldr	r3, [pc, #292]	@ (8003f40 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003e1c:	68db      	ldr	r3, [r3, #12]
 8003e1e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	6819      	ldr	r1, [r3, #0]
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	685b      	ldr	r3, [r3, #4]
 8003e2a:	3b01      	subs	r3, #1
 8003e2c:	011b      	lsls	r3, r3, #4
 8003e2e:	430b      	orrs	r3, r1
 8003e30:	4943      	ldr	r1, [pc, #268]	@ (8003f40 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003e32:	4313      	orrs	r3, r2
 8003e34:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003e36:	7bfb      	ldrb	r3, [r7, #15]
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d17c      	bne.n	8003f36 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003e3c:	4b40      	ldr	r3, [pc, #256]	@ (8003f40 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	4a3f      	ldr	r2, [pc, #252]	@ (8003f40 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003e42:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003e46:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003e48:	f7fd fa86 	bl	8001358 <HAL_GetTick>
 8003e4c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003e4e:	e009      	b.n	8003e64 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003e50:	f7fd fa82 	bl	8001358 <HAL_GetTick>
 8003e54:	4602      	mov	r2, r0
 8003e56:	68bb      	ldr	r3, [r7, #8]
 8003e58:	1ad3      	subs	r3, r2, r3
 8003e5a:	2b02      	cmp	r3, #2
 8003e5c:	d902      	bls.n	8003e64 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003e5e:	2303      	movs	r3, #3
 8003e60:	73fb      	strb	r3, [r7, #15]
        break;
 8003e62:	e005      	b.n	8003e70 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003e64:	4b36      	ldr	r3, [pc, #216]	@ (8003f40 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d1ef      	bne.n	8003e50 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003e70:	7bfb      	ldrb	r3, [r7, #15]
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d15f      	bne.n	8003f36 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003e76:	683b      	ldr	r3, [r7, #0]
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d110      	bne.n	8003e9e <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003e7c:	4b30      	ldr	r3, [pc, #192]	@ (8003f40 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003e7e:	691b      	ldr	r3, [r3, #16]
 8003e80:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 8003e84:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003e88:	687a      	ldr	r2, [r7, #4]
 8003e8a:	6892      	ldr	r2, [r2, #8]
 8003e8c:	0211      	lsls	r1, r2, #8
 8003e8e:	687a      	ldr	r2, [r7, #4]
 8003e90:	68d2      	ldr	r2, [r2, #12]
 8003e92:	06d2      	lsls	r2, r2, #27
 8003e94:	430a      	orrs	r2, r1
 8003e96:	492a      	ldr	r1, [pc, #168]	@ (8003f40 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003e98:	4313      	orrs	r3, r2
 8003e9a:	610b      	str	r3, [r1, #16]
 8003e9c:	e027      	b.n	8003eee <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003e9e:	683b      	ldr	r3, [r7, #0]
 8003ea0:	2b01      	cmp	r3, #1
 8003ea2:	d112      	bne.n	8003eca <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003ea4:	4b26      	ldr	r3, [pc, #152]	@ (8003f40 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003ea6:	691b      	ldr	r3, [r3, #16]
 8003ea8:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8003eac:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003eb0:	687a      	ldr	r2, [r7, #4]
 8003eb2:	6892      	ldr	r2, [r2, #8]
 8003eb4:	0211      	lsls	r1, r2, #8
 8003eb6:	687a      	ldr	r2, [r7, #4]
 8003eb8:	6912      	ldr	r2, [r2, #16]
 8003eba:	0852      	lsrs	r2, r2, #1
 8003ebc:	3a01      	subs	r2, #1
 8003ebe:	0552      	lsls	r2, r2, #21
 8003ec0:	430a      	orrs	r2, r1
 8003ec2:	491f      	ldr	r1, [pc, #124]	@ (8003f40 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003ec4:	4313      	orrs	r3, r2
 8003ec6:	610b      	str	r3, [r1, #16]
 8003ec8:	e011      	b.n	8003eee <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003eca:	4b1d      	ldr	r3, [pc, #116]	@ (8003f40 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003ecc:	691b      	ldr	r3, [r3, #16]
 8003ece:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003ed2:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003ed6:	687a      	ldr	r2, [r7, #4]
 8003ed8:	6892      	ldr	r2, [r2, #8]
 8003eda:	0211      	lsls	r1, r2, #8
 8003edc:	687a      	ldr	r2, [r7, #4]
 8003ede:	6952      	ldr	r2, [r2, #20]
 8003ee0:	0852      	lsrs	r2, r2, #1
 8003ee2:	3a01      	subs	r2, #1
 8003ee4:	0652      	lsls	r2, r2, #25
 8003ee6:	430a      	orrs	r2, r1
 8003ee8:	4915      	ldr	r1, [pc, #84]	@ (8003f40 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003eea:	4313      	orrs	r3, r2
 8003eec:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003eee:	4b14      	ldr	r3, [pc, #80]	@ (8003f40 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	4a13      	ldr	r2, [pc, #76]	@ (8003f40 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003ef4:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003ef8:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003efa:	f7fd fa2d 	bl	8001358 <HAL_GetTick>
 8003efe:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003f00:	e009      	b.n	8003f16 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003f02:	f7fd fa29 	bl	8001358 <HAL_GetTick>
 8003f06:	4602      	mov	r2, r0
 8003f08:	68bb      	ldr	r3, [r7, #8]
 8003f0a:	1ad3      	subs	r3, r2, r3
 8003f0c:	2b02      	cmp	r3, #2
 8003f0e:	d902      	bls.n	8003f16 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8003f10:	2303      	movs	r3, #3
 8003f12:	73fb      	strb	r3, [r7, #15]
          break;
 8003f14:	e005      	b.n	8003f22 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003f16:	4b0a      	ldr	r3, [pc, #40]	@ (8003f40 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d0ef      	beq.n	8003f02 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8003f22:	7bfb      	ldrb	r3, [r7, #15]
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d106      	bne.n	8003f36 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003f28:	4b05      	ldr	r3, [pc, #20]	@ (8003f40 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003f2a:	691a      	ldr	r2, [r3, #16]
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	699b      	ldr	r3, [r3, #24]
 8003f30:	4903      	ldr	r1, [pc, #12]	@ (8003f40 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003f32:	4313      	orrs	r3, r2
 8003f34:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003f36:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f38:	4618      	mov	r0, r3
 8003f3a:	3710      	adds	r7, #16
 8003f3c:	46bd      	mov	sp, r7
 8003f3e:	bd80      	pop	{r7, pc}
 8003f40:	40021000 	.word	0x40021000

08003f44 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003f44:	b580      	push	{r7, lr}
 8003f46:	b084      	sub	sp, #16
 8003f48:	af00      	add	r7, sp, #0
 8003f4a:	6078      	str	r0, [r7, #4]
 8003f4c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003f4e:	2300      	movs	r3, #0
 8003f50:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003f52:	4b69      	ldr	r3, [pc, #420]	@ (80040f8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8003f54:	68db      	ldr	r3, [r3, #12]
 8003f56:	f003 0303 	and.w	r3, r3, #3
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d018      	beq.n	8003f90 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003f5e:	4b66      	ldr	r3, [pc, #408]	@ (80040f8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8003f60:	68db      	ldr	r3, [r3, #12]
 8003f62:	f003 0203 	and.w	r2, r3, #3
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	429a      	cmp	r2, r3
 8003f6c:	d10d      	bne.n	8003f8a <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
       ||
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d009      	beq.n	8003f8a <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8003f76:	4b60      	ldr	r3, [pc, #384]	@ (80040f8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8003f78:	68db      	ldr	r3, [r3, #12]
 8003f7a:	091b      	lsrs	r3, r3, #4
 8003f7c:	f003 0307 	and.w	r3, r3, #7
 8003f80:	1c5a      	adds	r2, r3, #1
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	685b      	ldr	r3, [r3, #4]
       ||
 8003f86:	429a      	cmp	r2, r3
 8003f88:	d047      	beq.n	800401a <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003f8a:	2301      	movs	r3, #1
 8003f8c:	73fb      	strb	r3, [r7, #15]
 8003f8e:	e044      	b.n	800401a <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	2b03      	cmp	r3, #3
 8003f96:	d018      	beq.n	8003fca <RCCEx_PLLSAI2_Config+0x86>
 8003f98:	2b03      	cmp	r3, #3
 8003f9a:	d825      	bhi.n	8003fe8 <RCCEx_PLLSAI2_Config+0xa4>
 8003f9c:	2b01      	cmp	r3, #1
 8003f9e:	d002      	beq.n	8003fa6 <RCCEx_PLLSAI2_Config+0x62>
 8003fa0:	2b02      	cmp	r3, #2
 8003fa2:	d009      	beq.n	8003fb8 <RCCEx_PLLSAI2_Config+0x74>
 8003fa4:	e020      	b.n	8003fe8 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003fa6:	4b54      	ldr	r3, [pc, #336]	@ (80040f8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	f003 0302 	and.w	r3, r3, #2
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d11d      	bne.n	8003fee <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8003fb2:	2301      	movs	r3, #1
 8003fb4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003fb6:	e01a      	b.n	8003fee <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003fb8:	4b4f      	ldr	r3, [pc, #316]	@ (80040f8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d116      	bne.n	8003ff2 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8003fc4:	2301      	movs	r3, #1
 8003fc6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003fc8:	e013      	b.n	8003ff2 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003fca:	4b4b      	ldr	r3, [pc, #300]	@ (80040f8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d10f      	bne.n	8003ff6 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003fd6:	4b48      	ldr	r3, [pc, #288]	@ (80040f8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d109      	bne.n	8003ff6 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8003fe2:	2301      	movs	r3, #1
 8003fe4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003fe6:	e006      	b.n	8003ff6 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003fe8:	2301      	movs	r3, #1
 8003fea:	73fb      	strb	r3, [r7, #15]
      break;
 8003fec:	e004      	b.n	8003ff8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003fee:	bf00      	nop
 8003ff0:	e002      	b.n	8003ff8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003ff2:	bf00      	nop
 8003ff4:	e000      	b.n	8003ff8 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003ff6:	bf00      	nop
    }

    if(status == HAL_OK)
 8003ff8:	7bfb      	ldrb	r3, [r7, #15]
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d10d      	bne.n	800401a <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003ffe:	4b3e      	ldr	r3, [pc, #248]	@ (80040f8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004000:	68db      	ldr	r3, [r3, #12]
 8004002:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	6819      	ldr	r1, [r3, #0]
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	685b      	ldr	r3, [r3, #4]
 800400e:	3b01      	subs	r3, #1
 8004010:	011b      	lsls	r3, r3, #4
 8004012:	430b      	orrs	r3, r1
 8004014:	4938      	ldr	r1, [pc, #224]	@ (80040f8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004016:	4313      	orrs	r3, r2
 8004018:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800401a:	7bfb      	ldrb	r3, [r7, #15]
 800401c:	2b00      	cmp	r3, #0
 800401e:	d166      	bne.n	80040ee <RCCEx_PLLSAI2_Config+0x1aa>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004020:	4b35      	ldr	r3, [pc, #212]	@ (80040f8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	4a34      	ldr	r2, [pc, #208]	@ (80040f8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004026:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800402a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800402c:	f7fd f994 	bl	8001358 <HAL_GetTick>
 8004030:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004032:	e009      	b.n	8004048 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004034:	f7fd f990 	bl	8001358 <HAL_GetTick>
 8004038:	4602      	mov	r2, r0
 800403a:	68bb      	ldr	r3, [r7, #8]
 800403c:	1ad3      	subs	r3, r2, r3
 800403e:	2b02      	cmp	r3, #2
 8004040:	d902      	bls.n	8004048 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004042:	2303      	movs	r3, #3
 8004044:	73fb      	strb	r3, [r7, #15]
        break;
 8004046:	e005      	b.n	8004054 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004048:	4b2b      	ldr	r3, [pc, #172]	@ (80040f8 <RCCEx_PLLSAI2_Config+0x1b4>)
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004050:	2b00      	cmp	r3, #0
 8004052:	d1ef      	bne.n	8004034 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004054:	7bfb      	ldrb	r3, [r7, #15]
 8004056:	2b00      	cmp	r3, #0
 8004058:	d149      	bne.n	80040ee <RCCEx_PLLSAI2_Config+0x1aa>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800405a:	683b      	ldr	r3, [r7, #0]
 800405c:	2b00      	cmp	r3, #0
 800405e:	d110      	bne.n	8004082 <RCCEx_PLLSAI2_Config+0x13e>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI2 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004060:	4b25      	ldr	r3, [pc, #148]	@ (80040f8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004062:	695b      	ldr	r3, [r3, #20]
 8004064:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 8004068:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800406c:	687a      	ldr	r2, [r7, #4]
 800406e:	6892      	ldr	r2, [r2, #8]
 8004070:	0211      	lsls	r1, r2, #8
 8004072:	687a      	ldr	r2, [r7, #4]
 8004074:	68d2      	ldr	r2, [r2, #12]
 8004076:	06d2      	lsls	r2, r2, #27
 8004078:	430a      	orrs	r2, r1
 800407a:	491f      	ldr	r1, [pc, #124]	@ (80040f8 <RCCEx_PLLSAI2_Config+0x1b4>)
 800407c:	4313      	orrs	r3, r2
 800407e:	614b      	str	r3, [r1, #20]
 8004080:	e011      	b.n	80040a6 <RCCEx_PLLSAI2_Config+0x162>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004082:	4b1d      	ldr	r3, [pc, #116]	@ (80040f8 <RCCEx_PLLSAI2_Config+0x1b4>)
 8004084:	695b      	ldr	r3, [r3, #20]
 8004086:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 800408a:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800408e:	687a      	ldr	r2, [r7, #4]
 8004090:	6892      	ldr	r2, [r2, #8]
 8004092:	0211      	lsls	r1, r2, #8
 8004094:	687a      	ldr	r2, [r7, #4]
 8004096:	6912      	ldr	r2, [r2, #16]
 8004098:	0852      	lsrs	r2, r2, #1
 800409a:	3a01      	subs	r2, #1
 800409c:	0652      	lsls	r2, r2, #25
 800409e:	430a      	orrs	r2, r1
 80040a0:	4915      	ldr	r1, [pc, #84]	@ (80040f8 <RCCEx_PLLSAI2_Config+0x1b4>)
 80040a2:	4313      	orrs	r3, r2
 80040a4:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80040a6:	4b14      	ldr	r3, [pc, #80]	@ (80040f8 <RCCEx_PLLSAI2_Config+0x1b4>)
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	4a13      	ldr	r2, [pc, #76]	@ (80040f8 <RCCEx_PLLSAI2_Config+0x1b4>)
 80040ac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80040b0:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040b2:	f7fd f951 	bl	8001358 <HAL_GetTick>
 80040b6:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80040b8:	e009      	b.n	80040ce <RCCEx_PLLSAI2_Config+0x18a>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80040ba:	f7fd f94d 	bl	8001358 <HAL_GetTick>
 80040be:	4602      	mov	r2, r0
 80040c0:	68bb      	ldr	r3, [r7, #8]
 80040c2:	1ad3      	subs	r3, r2, r3
 80040c4:	2b02      	cmp	r3, #2
 80040c6:	d902      	bls.n	80040ce <RCCEx_PLLSAI2_Config+0x18a>
        {
          status = HAL_TIMEOUT;
 80040c8:	2303      	movs	r3, #3
 80040ca:	73fb      	strb	r3, [r7, #15]
          break;
 80040cc:	e005      	b.n	80040da <RCCEx_PLLSAI2_Config+0x196>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80040ce:	4b0a      	ldr	r3, [pc, #40]	@ (80040f8 <RCCEx_PLLSAI2_Config+0x1b4>)
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d0ef      	beq.n	80040ba <RCCEx_PLLSAI2_Config+0x176>
        }
      }

      if(status == HAL_OK)
 80040da:	7bfb      	ldrb	r3, [r7, #15]
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d106      	bne.n	80040ee <RCCEx_PLLSAI2_Config+0x1aa>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80040e0:	4b05      	ldr	r3, [pc, #20]	@ (80040f8 <RCCEx_PLLSAI2_Config+0x1b4>)
 80040e2:	695a      	ldr	r2, [r3, #20]
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	695b      	ldr	r3, [r3, #20]
 80040e8:	4903      	ldr	r1, [pc, #12]	@ (80040f8 <RCCEx_PLLSAI2_Config+0x1b4>)
 80040ea:	4313      	orrs	r3, r2
 80040ec:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80040ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80040f0:	4618      	mov	r0, r3
 80040f2:	3710      	adds	r7, #16
 80040f4:	46bd      	mov	sp, r7
 80040f6:	bd80      	pop	{r7, pc}
 80040f8:	40021000 	.word	0x40021000

080040fc <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80040fc:	b580      	push	{r7, lr}
 80040fe:	b084      	sub	sp, #16
 8004100:	af00      	add	r7, sp, #0
 8004102:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8004104:	2301      	movs	r3, #1
 8004106:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	2b00      	cmp	r3, #0
 800410c:	d079      	beq.n	8004202 <HAL_RTC_Init+0x106>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /* #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if (hrtc->State == HAL_RTC_STATE_RESET)
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8004114:	b2db      	uxtb	r3, r3
 8004116:	2b00      	cmp	r3, #0
 8004118:	d106      	bne.n	8004128 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	2200      	movs	r2, #0
 800411e:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8004122:	6878      	ldr	r0, [r7, #4]
 8004124:	f7fc fe8e 	bl	8000e44 <HAL_RTC_MspInit>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    /* Process TAMP ip offset from RTC one */
    hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
#endif
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	2202      	movs	r2, #2
 800412c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	68db      	ldr	r3, [r3, #12]
 8004136:	f003 0310 	and.w	r3, r3, #16
 800413a:	2b10      	cmp	r3, #16
 800413c:	d058      	beq.n	80041f0 <HAL_RTC_Init+0xf4>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	22ca      	movs	r2, #202	@ 0xca
 8004144:	625a      	str	r2, [r3, #36]	@ 0x24
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	2253      	movs	r2, #83	@ 0x53
 800414c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 800414e:	6878      	ldr	r0, [r7, #4]
 8004150:	f000 fbe6 	bl	8004920 <RTC_EnterInitMode>
 8004154:	4603      	mov	r3, r0
 8004156:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8004158:	7bfb      	ldrb	r3, [r7, #15]
 800415a:	2b00      	cmp	r3, #0
 800415c:	d127      	bne.n	80041ae <HAL_RTC_Init+0xb2>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	689b      	ldr	r3, [r3, #8]
 8004164:	687a      	ldr	r2, [r7, #4]
 8004166:	6812      	ldr	r2, [r2, #0]
 8004168:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800416c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004170:	6093      	str	r3, [r2, #8]
#endif
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	6899      	ldr	r1, [r3, #8]
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	685a      	ldr	r2, [r3, #4]
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	691b      	ldr	r3, [r3, #16]
 8004180:	431a      	orrs	r2, r3
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	699b      	ldr	r3, [r3, #24]
 8004186:	431a      	orrs	r2, r3
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	430a      	orrs	r2, r1
 800418e:	609a      	str	r2, [r3, #8]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	687a      	ldr	r2, [r7, #4]
 8004196:	68d2      	ldr	r2, [r2, #12]
 8004198:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	6919      	ldr	r1, [r3, #16]
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	689b      	ldr	r3, [r3, #8]
 80041a4:	041a      	lsls	r2, r3, #16
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	430a      	orrs	r2, r1
 80041ac:	611a      	str	r2, [r3, #16]
        MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
#endif
      }

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 80041ae:	6878      	ldr	r0, [r7, #4]
 80041b0:	f000 fbea 	bl	8004988 <RTC_ExitInitMode>
 80041b4:	4603      	mov	r3, r0
 80041b6:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 80041b8:	7bfb      	ldrb	r3, [r7, #15]
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d113      	bne.n	80041e6 <HAL_RTC_Init+0xea>
      {
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	f022 0203 	bic.w	r2, r2, #3
 80041cc:	64da      	str	r2, [r3, #76]	@ 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	69da      	ldr	r2, [r3, #28]
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	695b      	ldr	r3, [r3, #20]
 80041dc:	431a      	orrs	r2, r3
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	430a      	orrs	r2, r1
 80041e4:	64da      	str	r2, [r3, #76]	@ 0x4c
#endif
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	22ff      	movs	r2, #255	@ 0xff
 80041ec:	625a      	str	r2, [r3, #36]	@ 0x24
 80041ee:	e001      	b.n	80041f4 <HAL_RTC_Init+0xf8>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 80041f0:	2300      	movs	r3, #0
 80041f2:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 80041f4:	7bfb      	ldrb	r3, [r7, #15]
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d103      	bne.n	8004202 <HAL_RTC_Init+0x106>
    {
        hrtc->State = HAL_RTC_STATE_READY;
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	2201      	movs	r2, #1
 80041fe:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
  }

  return status;
 8004202:	7bfb      	ldrb	r3, [r7, #15]
}
 8004204:	4618      	mov	r0, r3
 8004206:	3710      	adds	r7, #16
 8004208:	46bd      	mov	sp, r7
 800420a:	bd80      	pop	{r7, pc}

0800420c <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800420c:	b590      	push	{r4, r7, lr}
 800420e:	b087      	sub	sp, #28
 8004210:	af00      	add	r7, sp, #0
 8004212:	60f8      	str	r0, [r7, #12]
 8004214:	60b9      	str	r1, [r7, #8]
 8004216:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800421e:	2b01      	cmp	r3, #1
 8004220:	d101      	bne.n	8004226 <HAL_RTC_SetTime+0x1a>
 8004222:	2302      	movs	r3, #2
 8004224:	e08b      	b.n	800433e <HAL_RTC_SetTime+0x132>
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	2201      	movs	r2, #1
 800422a:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	2202      	movs	r2, #2
 8004232:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	22ca      	movs	r2, #202	@ 0xca
 800423c:	625a      	str	r2, [r3, #36]	@ 0x24
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	2253      	movs	r2, #83	@ 0x53
 8004244:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8004246:	68f8      	ldr	r0, [r7, #12]
 8004248:	f000 fb6a 	bl	8004920 <RTC_EnterInitMode>
 800424c:	4603      	mov	r3, r0
 800424e:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 8004250:	7cfb      	ldrb	r3, [r7, #19]
 8004252:	2b00      	cmp	r3, #0
 8004254:	d163      	bne.n	800431e <HAL_RTC_SetTime+0x112>
  {
    if (Format == RTC_FORMAT_BIN)
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	2b00      	cmp	r3, #0
 800425a:	d126      	bne.n	80042aa <HAL_RTC_SetTime+0x9e>
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	689b      	ldr	r3, [r3, #8]
 8004262:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004266:	2b00      	cmp	r3, #0
 8004268:	d102      	bne.n	8004270 <HAL_RTC_SetTime+0x64>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 800426a:	68bb      	ldr	r3, [r7, #8]
 800426c:	2200      	movs	r2, #0
 800426e:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8004270:	68bb      	ldr	r3, [r7, #8]
 8004272:	781b      	ldrb	r3, [r3, #0]
 8004274:	4618      	mov	r0, r3
 8004276:	f000 fbc5 	bl	8004a04 <RTC_ByteToBcd2>
 800427a:	4603      	mov	r3, r0
 800427c:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800427e:	68bb      	ldr	r3, [r7, #8]
 8004280:	785b      	ldrb	r3, [r3, #1]
 8004282:	4618      	mov	r0, r3
 8004284:	f000 fbbe 	bl	8004a04 <RTC_ByteToBcd2>
 8004288:	4603      	mov	r3, r0
 800428a:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800428c:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 800428e:	68bb      	ldr	r3, [r7, #8]
 8004290:	789b      	ldrb	r3, [r3, #2]
 8004292:	4618      	mov	r0, r3
 8004294:	f000 fbb6 	bl	8004a04 <RTC_ByteToBcd2>
 8004298:	4603      	mov	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800429a:	ea44 0203 	orr.w	r2, r4, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 800429e:	68bb      	ldr	r3, [r7, #8]
 80042a0:	78db      	ldrb	r3, [r3, #3]
 80042a2:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 80042a4:	4313      	orrs	r3, r2
 80042a6:	617b      	str	r3, [r7, #20]
 80042a8:	e018      	b.n	80042dc <HAL_RTC_SetTime+0xd0>
    }
    else
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	689b      	ldr	r3, [r3, #8]
 80042b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d102      	bne.n	80042be <HAL_RTC_SetTime+0xb2>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 80042b8:	68bb      	ldr	r3, [r7, #8]
 80042ba:	2200      	movs	r2, #0
 80042bc:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 80042be:	68bb      	ldr	r3, [r7, #8]
 80042c0:	781b      	ldrb	r3, [r3, #0]
 80042c2:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80042c4:	68bb      	ldr	r3, [r7, #8]
 80042c6:	785b      	ldrb	r3, [r3, #1]
 80042c8:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 80042ca:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 80042cc:	68ba      	ldr	r2, [r7, #8]
 80042ce:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80042d0:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 80042d2:	68bb      	ldr	r3, [r7, #8]
 80042d4:	78db      	ldrb	r3, [r3, #3]
 80042d6:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 80042d8:	4313      	orrs	r3, r2
 80042da:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	681a      	ldr	r2, [r3, #0]
 80042e0:	697b      	ldr	r3, [r7, #20]
 80042e2:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 80042e6:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 80042ea:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	689a      	ldr	r2, [r3, #8]
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80042fa:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	6899      	ldr	r1, [r3, #8]
 8004302:	68bb      	ldr	r3, [r7, #8]
 8004304:	68da      	ldr	r2, [r3, #12]
 8004306:	68bb      	ldr	r3, [r7, #8]
 8004308:	691b      	ldr	r3, [r3, #16]
 800430a:	431a      	orrs	r2, r3
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	430a      	orrs	r2, r1
 8004312:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8004314:	68f8      	ldr	r0, [r7, #12]
 8004316:	f000 fb37 	bl	8004988 <RTC_ExitInitMode>
 800431a:	4603      	mov	r3, r0
 800431c:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	22ff      	movs	r2, #255	@ 0xff
 8004324:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 8004326:	7cfb      	ldrb	r3, [r7, #19]
 8004328:	2b00      	cmp	r3, #0
 800432a:	d103      	bne.n	8004334 <HAL_RTC_SetTime+0x128>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	2201      	movs	r2, #1
 8004330:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	2200      	movs	r2, #0
 8004338:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 800433c:	7cfb      	ldrb	r3, [r7, #19]
}
 800433e:	4618      	mov	r0, r3
 8004340:	371c      	adds	r7, #28
 8004342:	46bd      	mov	sp, r7
 8004344:	bd90      	pop	{r4, r7, pc}

08004346 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8004346:	b590      	push	{r4, r7, lr}
 8004348:	b087      	sub	sp, #28
 800434a:	af00      	add	r7, sp, #0
 800434c:	60f8      	str	r0, [r7, #12]
 800434e:	60b9      	str	r1, [r7, #8]
 8004350:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004358:	2b01      	cmp	r3, #1
 800435a:	d101      	bne.n	8004360 <HAL_RTC_SetDate+0x1a>
 800435c:	2302      	movs	r3, #2
 800435e:	e075      	b.n	800444c <HAL_RTC_SetDate+0x106>
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	2201      	movs	r2, #1
 8004364:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	2202      	movs	r2, #2
 800436c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	2b00      	cmp	r3, #0
 8004374:	d10e      	bne.n	8004394 <HAL_RTC_SetDate+0x4e>
 8004376:	68bb      	ldr	r3, [r7, #8]
 8004378:	785b      	ldrb	r3, [r3, #1]
 800437a:	f003 0310 	and.w	r3, r3, #16
 800437e:	2b00      	cmp	r3, #0
 8004380:	d008      	beq.n	8004394 <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8004382:	68bb      	ldr	r3, [r7, #8]
 8004384:	785b      	ldrb	r3, [r3, #1]
 8004386:	f023 0310 	bic.w	r3, r3, #16
 800438a:	b2db      	uxtb	r3, r3
 800438c:	330a      	adds	r3, #10
 800438e:	b2da      	uxtb	r2, r3
 8004390:	68bb      	ldr	r3, [r7, #8]
 8004392:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	2b00      	cmp	r3, #0
 8004398:	d11c      	bne.n	80043d4 <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 800439a:	68bb      	ldr	r3, [r7, #8]
 800439c:	78db      	ldrb	r3, [r3, #3]
 800439e:	4618      	mov	r0, r3
 80043a0:	f000 fb30 	bl	8004a04 <RTC_ByteToBcd2>
 80043a4:	4603      	mov	r3, r0
 80043a6:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80043a8:	68bb      	ldr	r3, [r7, #8]
 80043aa:	785b      	ldrb	r3, [r3, #1]
 80043ac:	4618      	mov	r0, r3
 80043ae:	f000 fb29 	bl	8004a04 <RTC_ByteToBcd2>
 80043b2:	4603      	mov	r3, r0
 80043b4:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 80043b6:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date) << RTC_DR_DU_Pos) | \
 80043b8:	68bb      	ldr	r3, [r7, #8]
 80043ba:	789b      	ldrb	r3, [r3, #2]
 80043bc:	4618      	mov	r0, r3
 80043be:	f000 fb21 	bl	8004a04 <RTC_ByteToBcd2>
 80043c2:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80043c4:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 80043c8:	68bb      	ldr	r3, [r7, #8]
 80043ca:	781b      	ldrb	r3, [r3, #0]
 80043cc:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 80043ce:	4313      	orrs	r3, r2
 80043d0:	617b      	str	r3, [r7, #20]
 80043d2:	e00e      	b.n	80043f2 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 80043d4:	68bb      	ldr	r3, [r7, #8]
 80043d6:	78db      	ldrb	r3, [r3, #3]
 80043d8:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 80043da:	68bb      	ldr	r3, [r7, #8]
 80043dc:	785b      	ldrb	r3, [r3, #1]
 80043de:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 80043e0:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos) | \
 80043e2:	68ba      	ldr	r2, [r7, #8]
 80043e4:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 80043e6:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 80043e8:	68bb      	ldr	r3, [r7, #8]
 80043ea:	781b      	ldrb	r3, [r3, #0]
 80043ec:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 80043ee:	4313      	orrs	r3, r2
 80043f0:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	22ca      	movs	r2, #202	@ 0xca
 80043f8:	625a      	str	r2, [r3, #36]	@ 0x24
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	2253      	movs	r2, #83	@ 0x53
 8004400:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8004402:	68f8      	ldr	r0, [r7, #12]
 8004404:	f000 fa8c 	bl	8004920 <RTC_EnterInitMode>
 8004408:	4603      	mov	r3, r0
 800440a:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 800440c:	7cfb      	ldrb	r3, [r7, #19]
 800440e:	2b00      	cmp	r3, #0
 8004410:	d10c      	bne.n	800442c <HAL_RTC_SetDate+0xe6>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	681a      	ldr	r2, [r3, #0]
 8004416:	697b      	ldr	r3, [r7, #20]
 8004418:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800441c:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8004420:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8004422:	68f8      	ldr	r0, [r7, #12]
 8004424:	f000 fab0 	bl	8004988 <RTC_ExitInitMode>
 8004428:	4603      	mov	r3, r0
 800442a:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	22ff      	movs	r2, #255	@ 0xff
 8004432:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 8004434:	7cfb      	ldrb	r3, [r7, #19]
 8004436:	2b00      	cmp	r3, #0
 8004438:	d103      	bne.n	8004442 <HAL_RTC_SetDate+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY ;
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	2201      	movs	r2, #1
 800443e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	2200      	movs	r2, #0
 8004446:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 800444a:	7cfb      	ldrb	r3, [r7, #19]
}
 800444c:	4618      	mov	r0, r3
 800444e:	371c      	adds	r7, #28
 8004450:	46bd      	mov	sp, r7
 8004452:	bd90      	pop	{r4, r7, pc}

08004454 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8004454:	b590      	push	{r4, r7, lr}
 8004456:	b089      	sub	sp, #36	@ 0x24
 8004458:	af00      	add	r7, sp, #0
 800445a:	60f8      	str	r0, [r7, #12]
 800445c:	60b9      	str	r1, [r7, #8]
 800445e:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004466:	2b01      	cmp	r3, #1
 8004468:	d101      	bne.n	800446e <HAL_RTC_SetAlarm_IT+0x1a>
 800446a:	2302      	movs	r3, #2
 800446c:	e127      	b.n	80046be <HAL_RTC_SetAlarm_IT+0x26a>
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	2201      	movs	r2, #1
 8004472:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	2202      	movs	r2, #2
 800447a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  if (Format == RTC_FORMAT_BIN)
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	2b00      	cmp	r3, #0
 8004482:	d137      	bne.n	80044f4 <HAL_RTC_SetAlarm_IT+0xa0>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	689b      	ldr	r3, [r3, #8]
 800448a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800448e:	2b00      	cmp	r3, #0
 8004490:	d102      	bne.n	8004498 <HAL_RTC_SetAlarm_IT+0x44>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8004492:	68bb      	ldr	r3, [r7, #8]
 8004494:	2200      	movs	r2, #0
 8004496:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8004498:	68bb      	ldr	r3, [r7, #8]
 800449a:	781b      	ldrb	r3, [r3, #0]
 800449c:	4618      	mov	r0, r3
 800449e:	f000 fab1 	bl	8004a04 <RTC_ByteToBcd2>
 80044a2:	4603      	mov	r3, r0
 80044a4:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80044a6:	68bb      	ldr	r3, [r7, #8]
 80044a8:	785b      	ldrb	r3, [r3, #1]
 80044aa:	4618      	mov	r0, r3
 80044ac:	f000 faaa 	bl	8004a04 <RTC_ByteToBcd2>
 80044b0:	4603      	mov	r3, r0
 80044b2:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80044b4:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 80044b6:	68bb      	ldr	r3, [r7, #8]
 80044b8:	789b      	ldrb	r3, [r3, #2]
 80044ba:	4618      	mov	r0, r3
 80044bc:	f000 faa2 	bl	8004a04 <RTC_ByteToBcd2>
 80044c0:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80044c2:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 80044c6:	68bb      	ldr	r3, [r7, #8]
 80044c8:	78db      	ldrb	r3, [r3, #3]
 80044ca:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 80044cc:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 80044d0:	68bb      	ldr	r3, [r7, #8]
 80044d2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80044d6:	4618      	mov	r0, r3
 80044d8:	f000 fa94 	bl	8004a04 <RTC_ByteToBcd2>
 80044dc:	4603      	mov	r3, r0
 80044de:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 80044e0:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 80044e4:	68bb      	ldr	r3, [r7, #8]
 80044e6:	6a1b      	ldr	r3, [r3, #32]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 80044e8:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 80044ea:	68bb      	ldr	r3, [r7, #8]
 80044ec:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80044ee:	4313      	orrs	r3, r2
 80044f0:	61fb      	str	r3, [r7, #28]
 80044f2:	e023      	b.n	800453c <HAL_RTC_SetAlarm_IT+0xe8>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	689b      	ldr	r3, [r3, #8]
 80044fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d102      	bne.n	8004508 <HAL_RTC_SetAlarm_IT+0xb4>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8004502:	68bb      	ldr	r3, [r7, #8]
 8004504:	2200      	movs	r2, #0
 8004506:	70da      	strb	r2, [r3, #3]
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

#endif /* USE_FULL_ASSERT */
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8004508:	68bb      	ldr	r3, [r7, #8]
 800450a:	781b      	ldrb	r3, [r3, #0]
 800450c:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800450e:	68bb      	ldr	r3, [r7, #8]
 8004510:	785b      	ldrb	r3, [r3, #1]
 8004512:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8004514:	4313      	orrs	r3, r2
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8004516:	68ba      	ldr	r2, [r7, #8]
 8004518:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800451a:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 800451c:	68bb      	ldr	r3, [r7, #8]
 800451e:	78db      	ldrb	r3, [r3, #3]
 8004520:	059b      	lsls	r3, r3, #22
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8004522:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8004524:	68bb      	ldr	r3, [r7, #8]
 8004526:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800452a:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 800452c:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 800452e:	68bb      	ldr	r3, [r7, #8]
 8004530:	6a1b      	ldr	r3, [r3, #32]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8004532:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8004534:	68bb      	ldr	r3, [r7, #8]
 8004536:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8004538:	4313      	orrs	r3, r2
 800453a:	61fb      	str	r3, [r7, #28]
  }
  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 800453c:	68bb      	ldr	r3, [r7, #8]
 800453e:	685a      	ldr	r2, [r3, #4]
 8004540:	68bb      	ldr	r3, [r7, #8]
 8004542:	69db      	ldr	r3, [r3, #28]
 8004544:	4313      	orrs	r3, r2
 8004546:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	22ca      	movs	r2, #202	@ 0xca
 800454e:	625a      	str	r2, [r3, #36]	@ 0x24
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	2253      	movs	r2, #83	@ 0x53
 8004556:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Configure the Alarm register */
  if (sAlarm->Alarm == RTC_ALARM_A)
 8004558:	68bb      	ldr	r3, [r7, #8]
 800455a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800455c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004560:	d14a      	bne.n	80045f8 <HAL_RTC_SetAlarm_IT+0x1a4>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	689a      	ldr	r2, [r3, #8]
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004570:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	68db      	ldr	r3, [r3, #12]
 8004578:	b2da      	uxtb	r2, r3
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	f462 72c0 	orn	r2, r2, #384	@ 0x180
 8004582:	60da      	str	r2, [r3, #12]

#if defined (RTC_FLAG_ALRAWF)
    uint32_t tickstart = HAL_GetTick();
 8004584:	f7fc fee8 	bl	8001358 <HAL_GetTick>
 8004588:	6138      	str	r0, [r7, #16]
    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 800458a:	e015      	b.n	80045b8 <HAL_RTC_SetAlarm_IT+0x164>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800458c:	f7fc fee4 	bl	8001358 <HAL_GetTick>
 8004590:	4602      	mov	r2, r0
 8004592:	693b      	ldr	r3, [r7, #16]
 8004594:	1ad3      	subs	r3, r2, r3
 8004596:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800459a:	d90d      	bls.n	80045b8 <HAL_RTC_SetAlarm_IT+0x164>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	22ff      	movs	r2, #255	@ 0xff
 80045a2:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	2203      	movs	r2, #3
 80045a8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	2200      	movs	r2, #0
 80045b0:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_TIMEOUT;
 80045b4:	2303      	movs	r3, #3
 80045b6:	e082      	b.n	80046be <HAL_RTC_SetAlarm_IT+0x26a>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	68db      	ldr	r3, [r3, #12]
 80045be:	f003 0301 	and.w	r3, r3, #1
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d0e2      	beq.n	800458c <HAL_RTC_SetAlarm_IT+0x138>
      }
    }
#endif

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	69fa      	ldr	r2, [r7, #28]
 80045cc:	61da      	str	r2, [r3, #28]
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	69ba      	ldr	r2, [r7, #24]
 80045d4:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	689a      	ldr	r2, [r3, #8]
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80045e4:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRA);
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	689a      	ldr	r2, [r3, #8]
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80045f4:	609a      	str	r2, [r3, #8]
 80045f6:	e049      	b.n	800468c <HAL_RTC_SetAlarm_IT+0x238>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	689a      	ldr	r2, [r3, #8]
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8004606:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm B */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	68db      	ldr	r3, [r3, #12]
 800460e:	b2da      	uxtb	r2, r3
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	f462 7220 	orn	r2, r2, #640	@ 0x280
 8004618:	60da      	str	r2, [r3, #12]

#if defined (RTC_FLAG_ALRBWF)
    uint32_t tickstart = HAL_GetTick();
 800461a:	f7fc fe9d 	bl	8001358 <HAL_GetTick>
 800461e:	6178      	str	r0, [r7, #20]
    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8004620:	e015      	b.n	800464e <HAL_RTC_SetAlarm_IT+0x1fa>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8004622:	f7fc fe99 	bl	8001358 <HAL_GetTick>
 8004626:	4602      	mov	r2, r0
 8004628:	697b      	ldr	r3, [r7, #20]
 800462a:	1ad3      	subs	r3, r2, r3
 800462c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004630:	d90d      	bls.n	800464e <HAL_RTC_SetAlarm_IT+0x1fa>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	22ff      	movs	r2, #255	@ 0xff
 8004638:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	2203      	movs	r2, #3
 800463e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	2200      	movs	r2, #0
 8004646:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_TIMEOUT;
 800464a:	2303      	movs	r3, #3
 800464c:	e037      	b.n	80046be <HAL_RTC_SetAlarm_IT+0x26a>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	68db      	ldr	r3, [r3, #12]
 8004654:	f003 0302 	and.w	r3, r3, #2
 8004658:	2b00      	cmp	r3, #0
 800465a:	d0e2      	beq.n	8004622 <HAL_RTC_SetAlarm_IT+0x1ce>
      }
    }
#endif

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	69fa      	ldr	r2, [r7, #28]
 8004662:	621a      	str	r2, [r3, #32]
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	69ba      	ldr	r2, [r7, #24]
 800466a:	649a      	str	r2, [r3, #72]	@ 0x48
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	689a      	ldr	r2, [r3, #8]
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800467a:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	689a      	ldr	r2, [r3, #8]
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800468a:	609a      	str	r2, [r3, #8]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 800468c:	4b0e      	ldr	r3, [pc, #56]	@ (80046c8 <HAL_RTC_SetAlarm_IT+0x274>)
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	4a0d      	ldr	r2, [pc, #52]	@ (80046c8 <HAL_RTC_SetAlarm_IT+0x274>)
 8004692:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004696:	6013      	str	r3, [r2, #0]
  __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 8004698:	4b0b      	ldr	r3, [pc, #44]	@ (80046c8 <HAL_RTC_SetAlarm_IT+0x274>)
 800469a:	689b      	ldr	r3, [r3, #8]
 800469c:	4a0a      	ldr	r2, [pc, #40]	@ (80046c8 <HAL_RTC_SetAlarm_IT+0x274>)
 800469e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80046a2:	6093      	str	r3, [r2, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	22ff      	movs	r2, #255	@ 0xff
 80046aa:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	2201      	movs	r2, #1
 80046b0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	2200      	movs	r2, #0
 80046b8:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80046bc:	2300      	movs	r3, #0
}
 80046be:	4618      	mov	r0, r3
 80046c0:	3724      	adds	r7, #36	@ 0x24
 80046c2:	46bd      	mov	sp, r7
 80046c4:	bd90      	pop	{r4, r7, pc}
 80046c6:	bf00      	nop
 80046c8:	40010400 	.word	0x40010400

080046cc <HAL_RTC_GetAlarm>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetAlarm(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Alarm, uint32_t Format)
{
 80046cc:	b580      	push	{r7, lr}
 80046ce:	b086      	sub	sp, #24
 80046d0:	af00      	add	r7, sp, #0
 80046d2:	60f8      	str	r0, [r7, #12]
 80046d4:	60b9      	str	r1, [r7, #8]
 80046d6:	607a      	str	r2, [r7, #4]
 80046d8:	603b      	str	r3, [r7, #0]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_ALARM(Alarm));

  if (Alarm == RTC_ALARM_A)
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80046e0:	d143      	bne.n	800476a <HAL_RTC_GetAlarm+0x9e>
  {
    /* AlarmA */
    sAlarm->Alarm = RTC_ALARM_A;
 80046e2:	68bb      	ldr	r3, [r7, #8]
 80046e4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80046e8:	629a      	str	r2, [r3, #40]	@ 0x28

    tmpreg = (uint32_t)(hrtc->Instance->ALRMAR);
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	69db      	ldr	r3, [r3, #28]
 80046f0:	617b      	str	r3, [r7, #20]
    subsecondtmpreg = (uint32_t)((hrtc->Instance->ALRMASSR) & RTC_ALRMASSR_SS);
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046f8:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80046fc:	613b      	str	r3, [r7, #16]

    /* Fill the structure with the read parameters */
    sAlarm->AlarmTime.Hours = (uint8_t)((tmpreg & (RTC_ALRMAR_HT | RTC_ALRMAR_HU)) >> RTC_ALRMAR_HU_Pos);
 80046fe:	697b      	ldr	r3, [r7, #20]
 8004700:	0c1b      	lsrs	r3, r3, #16
 8004702:	b2db      	uxtb	r3, r3
 8004704:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004708:	b2da      	uxtb	r2, r3
 800470a:	68bb      	ldr	r3, [r7, #8]
 800470c:	701a      	strb	r2, [r3, #0]
    sAlarm->AlarmTime.Minutes = (uint8_t)((tmpreg & (RTC_ALRMAR_MNT | RTC_ALRMAR_MNU)) >> RTC_ALRMAR_MNU_Pos);
 800470e:	697b      	ldr	r3, [r7, #20]
 8004710:	0a1b      	lsrs	r3, r3, #8
 8004712:	b2db      	uxtb	r3, r3
 8004714:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004718:	b2da      	uxtb	r2, r3
 800471a:	68bb      	ldr	r3, [r7, #8]
 800471c:	705a      	strb	r2, [r3, #1]
    sAlarm->AlarmTime.Seconds = (uint8_t)((tmpreg & (RTC_ALRMAR_ST | RTC_ALRMAR_SU)) >> RTC_ALRMAR_SU_Pos);
 800471e:	697b      	ldr	r3, [r7, #20]
 8004720:	b2db      	uxtb	r3, r3
 8004722:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004726:	b2da      	uxtb	r2, r3
 8004728:	68bb      	ldr	r3, [r7, #8]
 800472a:	709a      	strb	r2, [r3, #2]
    sAlarm->AlarmTime.TimeFormat = (uint8_t)((tmpreg & RTC_ALRMAR_PM) >> RTC_ALRMAR_PM_Pos);
 800472c:	697b      	ldr	r3, [r7, #20]
 800472e:	0d9b      	lsrs	r3, r3, #22
 8004730:	b2db      	uxtb	r3, r3
 8004732:	f003 0301 	and.w	r3, r3, #1
 8004736:	b2da      	uxtb	r2, r3
 8004738:	68bb      	ldr	r3, [r7, #8]
 800473a:	70da      	strb	r2, [r3, #3]
    sAlarm->AlarmTime.SubSeconds = (uint32_t) subsecondtmpreg;
 800473c:	68bb      	ldr	r3, [r7, #8]
 800473e:	693a      	ldr	r2, [r7, #16]
 8004740:	605a      	str	r2, [r3, #4]
    sAlarm->AlarmDateWeekDay = (uint8_t)((tmpreg & (RTC_ALRMAR_DT | RTC_ALRMAR_DU)) >> RTC_ALRMAR_DU_Pos);
 8004742:	697b      	ldr	r3, [r7, #20]
 8004744:	0e1b      	lsrs	r3, r3, #24
 8004746:	b2db      	uxtb	r3, r3
 8004748:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800474c:	b2da      	uxtb	r2, r3
 800474e:	68bb      	ldr	r3, [r7, #8]
 8004750:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    sAlarm->AlarmDateWeekDaySel = (uint32_t)(tmpreg & RTC_ALRMAR_WDSEL);
 8004754:	697b      	ldr	r3, [r7, #20]
 8004756:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 800475a:	68bb      	ldr	r3, [r7, #8]
 800475c:	621a      	str	r2, [r3, #32]
    sAlarm->AlarmMask = (uint32_t)(tmpreg & RTC_ALARMMASK_ALL);
 800475e:	697b      	ldr	r3, [r7, #20]
 8004760:	f003 3280 	and.w	r2, r3, #2155905152	@ 0x80808080
 8004764:	68bb      	ldr	r3, [r7, #8]
 8004766:	615a      	str	r2, [r3, #20]
 8004768:	e042      	b.n	80047f0 <HAL_RTC_GetAlarm+0x124>
  }
  else
  {
    sAlarm->Alarm = RTC_ALARM_B;
 800476a:	68bb      	ldr	r3, [r7, #8]
 800476c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004770:	629a      	str	r2, [r3, #40]	@ 0x28

    tmpreg = (uint32_t)(hrtc->Instance->ALRMBR);
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	6a1b      	ldr	r3, [r3, #32]
 8004778:	617b      	str	r3, [r7, #20]
    subsecondtmpreg = (uint32_t)((hrtc->Instance->ALRMBSSR) & RTC_ALRMBSSR_SS);
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004780:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8004784:	613b      	str	r3, [r7, #16]

    /* Fill the structure with the read parameters */
    sAlarm->AlarmTime.Hours = (uint8_t)((tmpreg & (RTC_ALRMBR_HT | RTC_ALRMBR_HU)) >> RTC_ALRMBR_HU_Pos);
 8004786:	697b      	ldr	r3, [r7, #20]
 8004788:	0c1b      	lsrs	r3, r3, #16
 800478a:	b2db      	uxtb	r3, r3
 800478c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004790:	b2da      	uxtb	r2, r3
 8004792:	68bb      	ldr	r3, [r7, #8]
 8004794:	701a      	strb	r2, [r3, #0]
    sAlarm->AlarmTime.Minutes = (uint8_t)((tmpreg & (RTC_ALRMBR_MNT | RTC_ALRMBR_MNU)) >> RTC_ALRMBR_MNU_Pos);
 8004796:	697b      	ldr	r3, [r7, #20]
 8004798:	0a1b      	lsrs	r3, r3, #8
 800479a:	b2db      	uxtb	r3, r3
 800479c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80047a0:	b2da      	uxtb	r2, r3
 80047a2:	68bb      	ldr	r3, [r7, #8]
 80047a4:	705a      	strb	r2, [r3, #1]
    sAlarm->AlarmTime.Seconds = (uint8_t)((tmpreg & (RTC_ALRMBR_ST | RTC_ALRMBR_SU)) >> RTC_ALRMBR_SU_Pos);
 80047a6:	697b      	ldr	r3, [r7, #20]
 80047a8:	b2db      	uxtb	r3, r3
 80047aa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80047ae:	b2da      	uxtb	r2, r3
 80047b0:	68bb      	ldr	r3, [r7, #8]
 80047b2:	709a      	strb	r2, [r3, #2]
    sAlarm->AlarmTime.TimeFormat = (uint8_t)((tmpreg & RTC_ALRMBR_PM) >> RTC_ALRMBR_PM_Pos);
 80047b4:	697b      	ldr	r3, [r7, #20]
 80047b6:	0d9b      	lsrs	r3, r3, #22
 80047b8:	b2db      	uxtb	r3, r3
 80047ba:	f003 0301 	and.w	r3, r3, #1
 80047be:	b2da      	uxtb	r2, r3
 80047c0:	68bb      	ldr	r3, [r7, #8]
 80047c2:	70da      	strb	r2, [r3, #3]
    sAlarm->AlarmTime.SubSeconds = (uint32_t) subsecondtmpreg;
 80047c4:	68bb      	ldr	r3, [r7, #8]
 80047c6:	693a      	ldr	r2, [r7, #16]
 80047c8:	605a      	str	r2, [r3, #4]
    sAlarm->AlarmDateWeekDay = (uint8_t)((tmpreg & (RTC_ALRMBR_DT | RTC_ALRMBR_DU)) >> RTC_ALRMBR_DU_Pos);
 80047ca:	697b      	ldr	r3, [r7, #20]
 80047cc:	0e1b      	lsrs	r3, r3, #24
 80047ce:	b2db      	uxtb	r3, r3
 80047d0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80047d4:	b2da      	uxtb	r2, r3
 80047d6:	68bb      	ldr	r3, [r7, #8]
 80047d8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    sAlarm->AlarmDateWeekDaySel = (uint32_t)(tmpreg & RTC_ALRMBR_WDSEL);
 80047dc:	697b      	ldr	r3, [r7, #20]
 80047de:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 80047e2:	68bb      	ldr	r3, [r7, #8]
 80047e4:	621a      	str	r2, [r3, #32]
    sAlarm->AlarmMask = (uint32_t)(tmpreg & RTC_ALARMMASK_ALL);
 80047e6:	697b      	ldr	r3, [r7, #20]
 80047e8:	f003 3280 	and.w	r2, r3, #2155905152	@ 0x80808080
 80047ec:	68bb      	ldr	r3, [r7, #8]
 80047ee:	615a      	str	r2, [r3, #20]
  }

  if (Format == RTC_FORMAT_BIN)
 80047f0:	683b      	ldr	r3, [r7, #0]
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d125      	bne.n	8004842 <HAL_RTC_GetAlarm+0x176>
  {
    sAlarm->AlarmTime.Hours = RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours);
 80047f6:	68bb      	ldr	r3, [r7, #8]
 80047f8:	781b      	ldrb	r3, [r3, #0]
 80047fa:	4618      	mov	r0, r3
 80047fc:	f000 f922 	bl	8004a44 <RTC_Bcd2ToByte>
 8004800:	4603      	mov	r3, r0
 8004802:	461a      	mov	r2, r3
 8004804:	68bb      	ldr	r3, [r7, #8]
 8004806:	701a      	strb	r2, [r3, #0]
    sAlarm->AlarmTime.Minutes = RTC_Bcd2ToByte(sAlarm->AlarmTime.Minutes);
 8004808:	68bb      	ldr	r3, [r7, #8]
 800480a:	785b      	ldrb	r3, [r3, #1]
 800480c:	4618      	mov	r0, r3
 800480e:	f000 f919 	bl	8004a44 <RTC_Bcd2ToByte>
 8004812:	4603      	mov	r3, r0
 8004814:	461a      	mov	r2, r3
 8004816:	68bb      	ldr	r3, [r7, #8]
 8004818:	705a      	strb	r2, [r3, #1]
    sAlarm->AlarmTime.Seconds = RTC_Bcd2ToByte(sAlarm->AlarmTime.Seconds);
 800481a:	68bb      	ldr	r3, [r7, #8]
 800481c:	789b      	ldrb	r3, [r3, #2]
 800481e:	4618      	mov	r0, r3
 8004820:	f000 f910 	bl	8004a44 <RTC_Bcd2ToByte>
 8004824:	4603      	mov	r3, r0
 8004826:	461a      	mov	r2, r3
 8004828:	68bb      	ldr	r3, [r7, #8]
 800482a:	709a      	strb	r2, [r3, #2]
    sAlarm->AlarmDateWeekDay = RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay);
 800482c:	68bb      	ldr	r3, [r7, #8]
 800482e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004832:	4618      	mov	r0, r3
 8004834:	f000 f906 	bl	8004a44 <RTC_Bcd2ToByte>
 8004838:	4603      	mov	r3, r0
 800483a:	461a      	mov	r2, r3
 800483c:	68bb      	ldr	r3, [r7, #8]
 800483e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }

  return HAL_OK;
 8004842:	2300      	movs	r3, #0
}
 8004844:	4618      	mov	r0, r3
 8004846:	3718      	adds	r7, #24
 8004848:	46bd      	mov	sp, r7
 800484a:	bd80      	pop	{r7, pc}

0800484c <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 800484c:	b580      	push	{r7, lr}
 800484e:	b082      	sub	sp, #8
 8004850:	af00      	add	r7, sp, #0
 8004852:	6078      	str	r0, [r7, #4]
  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8004854:	4b1f      	ldr	r3, [pc, #124]	@ (80048d4 <HAL_RTC_AlarmIRQHandler+0x88>)
 8004856:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800485a:	615a      	str	r2, [r3, #20]
  }

#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  /* Get the AlarmA interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	689b      	ldr	r3, [r3, #8]
 8004862:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004866:	2b00      	cmp	r3, #0
 8004868:	d012      	beq.n	8004890 <HAL_RTC_AlarmIRQHandler+0x44>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	68db      	ldr	r3, [r3, #12]
 8004870:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004874:	2b00      	cmp	r3, #0
 8004876:	d00b      	beq.n	8004890 <HAL_RTC_AlarmIRQHandler+0x44>
    {
      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	68db      	ldr	r3, [r3, #12]
 800487e:	b2da      	uxtb	r2, r3
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	f462 72c0 	orn	r2, r2, #384	@ 0x180
 8004888:	60da      	str	r2, [r3, #12]

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 800488a:	6878      	ldr	r0, [r7, #4]
 800488c:	f7fc f96c 	bl	8000b68 <HAL_RTC_AlarmAEventCallback>
#endif
    }
  }

  /* Get the AlarmB interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	689b      	ldr	r3, [r3, #8]
 8004896:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800489a:	2b00      	cmp	r3, #0
 800489c:	d012      	beq.n	80048c4 <HAL_RTC_AlarmIRQHandler+0x78>
  {
    /* Get the pending status of the AlarmB Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	68db      	ldr	r3, [r3, #12]
 80048a4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d00b      	beq.n	80048c4 <HAL_RTC_AlarmIRQHandler+0x78>
    {
      /* Clear the AlarmB interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	68db      	ldr	r3, [r3, #12]
 80048b2:	b2da      	uxtb	r2, r3
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	f462 7220 	orn	r2, r2, #640	@ 0x280
 80048bc:	60da      	str	r2, [r3, #12]

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmBEventCallback(hrtc);
#else
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 80048be:	6878      	ldr	r0, [r7, #4]
 80048c0:	f000 f8da 	bl	8004a78 <HAL_RTCEx_AlarmBEventCallback>
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	2201      	movs	r2, #1
 80048c8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
}
 80048cc:	bf00      	nop
 80048ce:	3708      	adds	r7, #8
 80048d0:	46bd      	mov	sp, r7
 80048d2:	bd80      	pop	{r7, pc}
 80048d4:	40010400 	.word	0x40010400

080048d8 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80048d8:	b580      	push	{r7, lr}
 80048da:	b084      	sub	sp, #16
 80048dc:	af00      	add	r7, sp, #0
 80048de:	6078      	str	r0, [r7, #4]
#elif defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  /* Clear RSF flag (use a read-modify-write sequence to preserve the other read-write bits) */
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
#else
  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	4a0d      	ldr	r2, [pc, #52]	@ (800491c <HAL_RTC_WaitForSynchro+0x44>)
 80048e6:	60da      	str	r2, [r3, #12]
#endif

  tickstart = HAL_GetTick();
 80048e8:	f7fc fd36 	bl	8001358 <HAL_GetTick>
 80048ec:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80048ee:	e009      	b.n	8004904 <HAL_RTC_WaitForSynchro+0x2c>
#endif
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80048f0:	f7fc fd32 	bl	8001358 <HAL_GetTick>
 80048f4:	4602      	mov	r2, r0
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	1ad3      	subs	r3, r2, r3
 80048fa:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80048fe:	d901      	bls.n	8004904 <HAL_RTC_WaitForSynchro+0x2c>
    {
      return HAL_TIMEOUT;
 8004900:	2303      	movs	r3, #3
 8004902:	e007      	b.n	8004914 <HAL_RTC_WaitForSynchro+0x3c>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	68db      	ldr	r3, [r3, #12]
 800490a:	f003 0320 	and.w	r3, r3, #32
 800490e:	2b00      	cmp	r3, #0
 8004910:	d0ee      	beq.n	80048f0 <HAL_RTC_WaitForSynchro+0x18>
    }
  }

  return HAL_OK;
 8004912:	2300      	movs	r3, #0
}
 8004914:	4618      	mov	r0, r3
 8004916:	3710      	adds	r7, #16
 8004918:	46bd      	mov	sp, r7
 800491a:	bd80      	pop	{r7, pc}
 800491c:	0003ff5f 	.word	0x0003ff5f

08004920 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8004920:	b580      	push	{r7, lr}
 8004922:	b084      	sub	sp, #16
 8004924:	af00      	add	r7, sp, #0
 8004926:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004928:	2300      	movs	r3, #0
 800492a:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
      }
    }
  }
#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	68db      	ldr	r3, [r3, #12]
 8004932:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004936:	2b00      	cmp	r3, #0
 8004938:	d120      	bne.n	800497c <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	f04f 32ff 	mov.w	r2, #4294967295
 8004942:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8004944:	f7fc fd08 	bl	8001358 <HAL_GetTick>
 8004948:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800494a:	e00d      	b.n	8004968 <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 800494c:	f7fc fd04 	bl	8001358 <HAL_GetTick>
 8004950:	4602      	mov	r2, r0
 8004952:	68bb      	ldr	r3, [r7, #8]
 8004954:	1ad3      	subs	r3, r2, r3
 8004956:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800495a:	d905      	bls.n	8004968 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 800495c:	2303      	movs	r3, #3
 800495e:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	2203      	movs	r2, #3
 8004964:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	68db      	ldr	r3, [r3, #12]
 800496e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004972:	2b00      	cmp	r3, #0
 8004974:	d102      	bne.n	800497c <RTC_EnterInitMode+0x5c>
 8004976:	7bfb      	ldrb	r3, [r7, #15]
 8004978:	2b03      	cmp	r3, #3
 800497a:	d1e7      	bne.n	800494c <RTC_EnterInitMode+0x2c>
      }
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  return status;
 800497c:	7bfb      	ldrb	r3, [r7, #15]
}
 800497e:	4618      	mov	r0, r3
 8004980:	3710      	adds	r7, #16
 8004982:	46bd      	mov	sp, r7
 8004984:	bd80      	pop	{r7, pc}
	...

08004988 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8004988:	b580      	push	{r7, lr}
 800498a:	b084      	sub	sp, #16
 800498c:	af00      	add	r7, sp, #0
 800498e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004990:	2300      	movs	r3, #0
 8004992:	73fb      	strb	r3, [r7, #15]
  /* Exit Initialization mode */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 8004994:	4b1a      	ldr	r3, [pc, #104]	@ (8004a00 <RTC_ExitInitMode+0x78>)
 8004996:	68db      	ldr	r3, [r3, #12]
 8004998:	4a19      	ldr	r2, [pc, #100]	@ (8004a00 <RTC_ExitInitMode+0x78>)
 800499a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800499e:	60d3      	str	r3, [r2, #12]
#endif

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 80049a0:	4b17      	ldr	r3, [pc, #92]	@ (8004a00 <RTC_ExitInitMode+0x78>)
 80049a2:	689b      	ldr	r3, [r3, #8]
 80049a4:	f003 0320 	and.w	r3, r3, #32
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d10c      	bne.n	80049c6 <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80049ac:	6878      	ldr	r0, [r7, #4]
 80049ae:	f7ff ff93 	bl	80048d8 <HAL_RTC_WaitForSynchro>
 80049b2:	4603      	mov	r3, r0
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d01e      	beq.n	80049f6 <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	2203      	movs	r2, #3
 80049bc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_TIMEOUT;
 80049c0:	2303      	movs	r3, #3
 80049c2:	73fb      	strb	r3, [r7, #15]
 80049c4:	e017      	b.n	80049f6 <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80049c6:	4b0e      	ldr	r3, [pc, #56]	@ (8004a00 <RTC_ExitInitMode+0x78>)
 80049c8:	689b      	ldr	r3, [r3, #8]
 80049ca:	4a0d      	ldr	r2, [pc, #52]	@ (8004a00 <RTC_ExitInitMode+0x78>)
 80049cc:	f023 0320 	bic.w	r3, r3, #32
 80049d0:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80049d2:	6878      	ldr	r0, [r7, #4]
 80049d4:	f7ff ff80 	bl	80048d8 <HAL_RTC_WaitForSynchro>
 80049d8:	4603      	mov	r3, r0
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d005      	beq.n	80049ea <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	2203      	movs	r2, #3
 80049e2:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_TIMEOUT;
 80049e6:	2303      	movs	r3, #3
 80049e8:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80049ea:	4b05      	ldr	r3, [pc, #20]	@ (8004a00 <RTC_ExitInitMode+0x78>)
 80049ec:	689b      	ldr	r3, [r3, #8]
 80049ee:	4a04      	ldr	r2, [pc, #16]	@ (8004a00 <RTC_ExitInitMode+0x78>)
 80049f0:	f043 0320 	orr.w	r3, r3, #32
 80049f4:	6093      	str	r3, [r2, #8]
  }

  return status;
 80049f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80049f8:	4618      	mov	r0, r3
 80049fa:	3710      	adds	r7, #16
 80049fc:	46bd      	mov	sp, r7
 80049fe:	bd80      	pop	{r7, pc}
 8004a00:	40002800 	.word	0x40002800

08004a04 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8004a04:	b480      	push	{r7}
 8004a06:	b085      	sub	sp, #20
 8004a08:	af00      	add	r7, sp, #0
 8004a0a:	4603      	mov	r3, r0
 8004a0c:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8004a0e:	2300      	movs	r3, #0
 8004a10:	60fb      	str	r3, [r7, #12]
  uint8_t temp = Value;
 8004a12:	79fb      	ldrb	r3, [r7, #7]
 8004a14:	72fb      	strb	r3, [r7, #11]

  while (temp >= 10U)
 8004a16:	e005      	b.n	8004a24 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	3301      	adds	r3, #1
 8004a1c:	60fb      	str	r3, [r7, #12]
    temp -= 10U;
 8004a1e:	7afb      	ldrb	r3, [r7, #11]
 8004a20:	3b0a      	subs	r3, #10
 8004a22:	72fb      	strb	r3, [r7, #11]
  while (temp >= 10U)
 8004a24:	7afb      	ldrb	r3, [r7, #11]
 8004a26:	2b09      	cmp	r3, #9
 8004a28:	d8f6      	bhi.n	8004a18 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | temp);
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	b2db      	uxtb	r3, r3
 8004a2e:	011b      	lsls	r3, r3, #4
 8004a30:	b2da      	uxtb	r2, r3
 8004a32:	7afb      	ldrb	r3, [r7, #11]
 8004a34:	4313      	orrs	r3, r2
 8004a36:	b2db      	uxtb	r3, r3
}
 8004a38:	4618      	mov	r0, r3
 8004a3a:	3714      	adds	r7, #20
 8004a3c:	46bd      	mov	sp, r7
 8004a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a42:	4770      	bx	lr

08004a44 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8004a44:	b480      	push	{r7}
 8004a46:	b085      	sub	sp, #20
 8004a48:	af00      	add	r7, sp, #0
 8004a4a:	4603      	mov	r3, r0
 8004a4c:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp;
  tmp = ((Value & 0xF0U) >> 4U) * 10U;
 8004a4e:	79fb      	ldrb	r3, [r7, #7]
 8004a50:	091b      	lsrs	r3, r3, #4
 8004a52:	b2db      	uxtb	r3, r3
 8004a54:	461a      	mov	r2, r3
 8004a56:	0092      	lsls	r2, r2, #2
 8004a58:	4413      	add	r3, r2
 8004a5a:	005b      	lsls	r3, r3, #1
 8004a5c:	73fb      	strb	r3, [r7, #15]
  return (tmp + (Value & 0x0FU));
 8004a5e:	79fb      	ldrb	r3, [r7, #7]
 8004a60:	f003 030f 	and.w	r3, r3, #15
 8004a64:	b2da      	uxtb	r2, r3
 8004a66:	7bfb      	ldrb	r3, [r7, #15]
 8004a68:	4413      	add	r3, r2
 8004a6a:	b2db      	uxtb	r3, r3
}
 8004a6c:	4618      	mov	r0, r3
 8004a6e:	3714      	adds	r7, #20
 8004a70:	46bd      	mov	sp, r7
 8004a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a76:	4770      	bx	lr

08004a78 <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 8004a78:	b480      	push	{r7}
 8004a7a:	b083      	sub	sp, #12
 8004a7c:	af00      	add	r7, sp, #0
 8004a7e:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 8004a80:	bf00      	nop
 8004a82:	370c      	adds	r7, #12
 8004a84:	46bd      	mov	sp, r7
 8004a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a8a:	4770      	bx	lr

08004a8c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004a8c:	b580      	push	{r7, lr}
 8004a8e:	b082      	sub	sp, #8
 8004a90:	af00      	add	r7, sp, #0
 8004a92:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d101      	bne.n	8004a9e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004a9a:	2301      	movs	r3, #1
 8004a9c:	e040      	b.n	8004b20 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d106      	bne.n	8004ab4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	2200      	movs	r2, #0
 8004aaa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004aae:	6878      	ldr	r0, [r7, #4]
 8004ab0:	f7fc f968 	bl	8000d84 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	2224      	movs	r2, #36	@ 0x24
 8004ab8:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	681a      	ldr	r2, [r3, #0]
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	f022 0201 	bic.w	r2, r2, #1
 8004ac8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d002      	beq.n	8004ad8 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8004ad2:	6878      	ldr	r0, [r7, #4]
 8004ad4:	f000 fae0 	bl	8005098 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004ad8:	6878      	ldr	r0, [r7, #4]
 8004ada:	f000 f825 	bl	8004b28 <UART_SetConfig>
 8004ade:	4603      	mov	r3, r0
 8004ae0:	2b01      	cmp	r3, #1
 8004ae2:	d101      	bne.n	8004ae8 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8004ae4:	2301      	movs	r3, #1
 8004ae6:	e01b      	b.n	8004b20 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	685a      	ldr	r2, [r3, #4]
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004af6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	689a      	ldr	r2, [r3, #8]
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004b06:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	681a      	ldr	r2, [r3, #0]
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	f042 0201 	orr.w	r2, r2, #1
 8004b16:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004b18:	6878      	ldr	r0, [r7, #4]
 8004b1a:	f000 fb5f 	bl	80051dc <UART_CheckIdleState>
 8004b1e:	4603      	mov	r3, r0
}
 8004b20:	4618      	mov	r0, r3
 8004b22:	3708      	adds	r7, #8
 8004b24:	46bd      	mov	sp, r7
 8004b26:	bd80      	pop	{r7, pc}

08004b28 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004b28:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004b2c:	b08a      	sub	sp, #40	@ 0x28
 8004b2e:	af00      	add	r7, sp, #0
 8004b30:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004b32:	2300      	movs	r3, #0
 8004b34:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	689a      	ldr	r2, [r3, #8]
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	691b      	ldr	r3, [r3, #16]
 8004b40:	431a      	orrs	r2, r3
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	695b      	ldr	r3, [r3, #20]
 8004b46:	431a      	orrs	r2, r3
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	69db      	ldr	r3, [r3, #28]
 8004b4c:	4313      	orrs	r3, r2
 8004b4e:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	681a      	ldr	r2, [r3, #0]
 8004b56:	4ba4      	ldr	r3, [pc, #656]	@ (8004de8 <UART_SetConfig+0x2c0>)
 8004b58:	4013      	ands	r3, r2
 8004b5a:	68fa      	ldr	r2, [r7, #12]
 8004b5c:	6812      	ldr	r2, [r2, #0]
 8004b5e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004b60:	430b      	orrs	r3, r1
 8004b62:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	685b      	ldr	r3, [r3, #4]
 8004b6a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	68da      	ldr	r2, [r3, #12]
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	430a      	orrs	r2, r1
 8004b78:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	699b      	ldr	r3, [r3, #24]
 8004b7e:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	4a99      	ldr	r2, [pc, #612]	@ (8004dec <UART_SetConfig+0x2c4>)
 8004b86:	4293      	cmp	r3, r2
 8004b88:	d004      	beq.n	8004b94 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	6a1b      	ldr	r3, [r3, #32]
 8004b8e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b90:	4313      	orrs	r3, r2
 8004b92:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	689b      	ldr	r3, [r3, #8]
 8004b9a:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ba4:	430a      	orrs	r2, r1
 8004ba6:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	4a90      	ldr	r2, [pc, #576]	@ (8004df0 <UART_SetConfig+0x2c8>)
 8004bae:	4293      	cmp	r3, r2
 8004bb0:	d126      	bne.n	8004c00 <UART_SetConfig+0xd8>
 8004bb2:	4b90      	ldr	r3, [pc, #576]	@ (8004df4 <UART_SetConfig+0x2cc>)
 8004bb4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004bb8:	f003 0303 	and.w	r3, r3, #3
 8004bbc:	2b03      	cmp	r3, #3
 8004bbe:	d81b      	bhi.n	8004bf8 <UART_SetConfig+0xd0>
 8004bc0:	a201      	add	r2, pc, #4	@ (adr r2, 8004bc8 <UART_SetConfig+0xa0>)
 8004bc2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004bc6:	bf00      	nop
 8004bc8:	08004bd9 	.word	0x08004bd9
 8004bcc:	08004be9 	.word	0x08004be9
 8004bd0:	08004be1 	.word	0x08004be1
 8004bd4:	08004bf1 	.word	0x08004bf1
 8004bd8:	2301      	movs	r3, #1
 8004bda:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004bde:	e116      	b.n	8004e0e <UART_SetConfig+0x2e6>
 8004be0:	2302      	movs	r3, #2
 8004be2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004be6:	e112      	b.n	8004e0e <UART_SetConfig+0x2e6>
 8004be8:	2304      	movs	r3, #4
 8004bea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004bee:	e10e      	b.n	8004e0e <UART_SetConfig+0x2e6>
 8004bf0:	2308      	movs	r3, #8
 8004bf2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004bf6:	e10a      	b.n	8004e0e <UART_SetConfig+0x2e6>
 8004bf8:	2310      	movs	r3, #16
 8004bfa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004bfe:	e106      	b.n	8004e0e <UART_SetConfig+0x2e6>
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	4a7c      	ldr	r2, [pc, #496]	@ (8004df8 <UART_SetConfig+0x2d0>)
 8004c06:	4293      	cmp	r3, r2
 8004c08:	d138      	bne.n	8004c7c <UART_SetConfig+0x154>
 8004c0a:	4b7a      	ldr	r3, [pc, #488]	@ (8004df4 <UART_SetConfig+0x2cc>)
 8004c0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c10:	f003 030c 	and.w	r3, r3, #12
 8004c14:	2b0c      	cmp	r3, #12
 8004c16:	d82d      	bhi.n	8004c74 <UART_SetConfig+0x14c>
 8004c18:	a201      	add	r2, pc, #4	@ (adr r2, 8004c20 <UART_SetConfig+0xf8>)
 8004c1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c1e:	bf00      	nop
 8004c20:	08004c55 	.word	0x08004c55
 8004c24:	08004c75 	.word	0x08004c75
 8004c28:	08004c75 	.word	0x08004c75
 8004c2c:	08004c75 	.word	0x08004c75
 8004c30:	08004c65 	.word	0x08004c65
 8004c34:	08004c75 	.word	0x08004c75
 8004c38:	08004c75 	.word	0x08004c75
 8004c3c:	08004c75 	.word	0x08004c75
 8004c40:	08004c5d 	.word	0x08004c5d
 8004c44:	08004c75 	.word	0x08004c75
 8004c48:	08004c75 	.word	0x08004c75
 8004c4c:	08004c75 	.word	0x08004c75
 8004c50:	08004c6d 	.word	0x08004c6d
 8004c54:	2300      	movs	r3, #0
 8004c56:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004c5a:	e0d8      	b.n	8004e0e <UART_SetConfig+0x2e6>
 8004c5c:	2302      	movs	r3, #2
 8004c5e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004c62:	e0d4      	b.n	8004e0e <UART_SetConfig+0x2e6>
 8004c64:	2304      	movs	r3, #4
 8004c66:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004c6a:	e0d0      	b.n	8004e0e <UART_SetConfig+0x2e6>
 8004c6c:	2308      	movs	r3, #8
 8004c6e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004c72:	e0cc      	b.n	8004e0e <UART_SetConfig+0x2e6>
 8004c74:	2310      	movs	r3, #16
 8004c76:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004c7a:	e0c8      	b.n	8004e0e <UART_SetConfig+0x2e6>
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	4a5e      	ldr	r2, [pc, #376]	@ (8004dfc <UART_SetConfig+0x2d4>)
 8004c82:	4293      	cmp	r3, r2
 8004c84:	d125      	bne.n	8004cd2 <UART_SetConfig+0x1aa>
 8004c86:	4b5b      	ldr	r3, [pc, #364]	@ (8004df4 <UART_SetConfig+0x2cc>)
 8004c88:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c8c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004c90:	2b30      	cmp	r3, #48	@ 0x30
 8004c92:	d016      	beq.n	8004cc2 <UART_SetConfig+0x19a>
 8004c94:	2b30      	cmp	r3, #48	@ 0x30
 8004c96:	d818      	bhi.n	8004cca <UART_SetConfig+0x1a2>
 8004c98:	2b20      	cmp	r3, #32
 8004c9a:	d00a      	beq.n	8004cb2 <UART_SetConfig+0x18a>
 8004c9c:	2b20      	cmp	r3, #32
 8004c9e:	d814      	bhi.n	8004cca <UART_SetConfig+0x1a2>
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d002      	beq.n	8004caa <UART_SetConfig+0x182>
 8004ca4:	2b10      	cmp	r3, #16
 8004ca6:	d008      	beq.n	8004cba <UART_SetConfig+0x192>
 8004ca8:	e00f      	b.n	8004cca <UART_SetConfig+0x1a2>
 8004caa:	2300      	movs	r3, #0
 8004cac:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004cb0:	e0ad      	b.n	8004e0e <UART_SetConfig+0x2e6>
 8004cb2:	2302      	movs	r3, #2
 8004cb4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004cb8:	e0a9      	b.n	8004e0e <UART_SetConfig+0x2e6>
 8004cba:	2304      	movs	r3, #4
 8004cbc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004cc0:	e0a5      	b.n	8004e0e <UART_SetConfig+0x2e6>
 8004cc2:	2308      	movs	r3, #8
 8004cc4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004cc8:	e0a1      	b.n	8004e0e <UART_SetConfig+0x2e6>
 8004cca:	2310      	movs	r3, #16
 8004ccc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004cd0:	e09d      	b.n	8004e0e <UART_SetConfig+0x2e6>
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	4a4a      	ldr	r2, [pc, #296]	@ (8004e00 <UART_SetConfig+0x2d8>)
 8004cd8:	4293      	cmp	r3, r2
 8004cda:	d125      	bne.n	8004d28 <UART_SetConfig+0x200>
 8004cdc:	4b45      	ldr	r3, [pc, #276]	@ (8004df4 <UART_SetConfig+0x2cc>)
 8004cde:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ce2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8004ce6:	2bc0      	cmp	r3, #192	@ 0xc0
 8004ce8:	d016      	beq.n	8004d18 <UART_SetConfig+0x1f0>
 8004cea:	2bc0      	cmp	r3, #192	@ 0xc0
 8004cec:	d818      	bhi.n	8004d20 <UART_SetConfig+0x1f8>
 8004cee:	2b80      	cmp	r3, #128	@ 0x80
 8004cf0:	d00a      	beq.n	8004d08 <UART_SetConfig+0x1e0>
 8004cf2:	2b80      	cmp	r3, #128	@ 0x80
 8004cf4:	d814      	bhi.n	8004d20 <UART_SetConfig+0x1f8>
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d002      	beq.n	8004d00 <UART_SetConfig+0x1d8>
 8004cfa:	2b40      	cmp	r3, #64	@ 0x40
 8004cfc:	d008      	beq.n	8004d10 <UART_SetConfig+0x1e8>
 8004cfe:	e00f      	b.n	8004d20 <UART_SetConfig+0x1f8>
 8004d00:	2300      	movs	r3, #0
 8004d02:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004d06:	e082      	b.n	8004e0e <UART_SetConfig+0x2e6>
 8004d08:	2302      	movs	r3, #2
 8004d0a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004d0e:	e07e      	b.n	8004e0e <UART_SetConfig+0x2e6>
 8004d10:	2304      	movs	r3, #4
 8004d12:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004d16:	e07a      	b.n	8004e0e <UART_SetConfig+0x2e6>
 8004d18:	2308      	movs	r3, #8
 8004d1a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004d1e:	e076      	b.n	8004e0e <UART_SetConfig+0x2e6>
 8004d20:	2310      	movs	r3, #16
 8004d22:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004d26:	e072      	b.n	8004e0e <UART_SetConfig+0x2e6>
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	4a35      	ldr	r2, [pc, #212]	@ (8004e04 <UART_SetConfig+0x2dc>)
 8004d2e:	4293      	cmp	r3, r2
 8004d30:	d12a      	bne.n	8004d88 <UART_SetConfig+0x260>
 8004d32:	4b30      	ldr	r3, [pc, #192]	@ (8004df4 <UART_SetConfig+0x2cc>)
 8004d34:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d38:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004d3c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004d40:	d01a      	beq.n	8004d78 <UART_SetConfig+0x250>
 8004d42:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004d46:	d81b      	bhi.n	8004d80 <UART_SetConfig+0x258>
 8004d48:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004d4c:	d00c      	beq.n	8004d68 <UART_SetConfig+0x240>
 8004d4e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004d52:	d815      	bhi.n	8004d80 <UART_SetConfig+0x258>
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d003      	beq.n	8004d60 <UART_SetConfig+0x238>
 8004d58:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004d5c:	d008      	beq.n	8004d70 <UART_SetConfig+0x248>
 8004d5e:	e00f      	b.n	8004d80 <UART_SetConfig+0x258>
 8004d60:	2300      	movs	r3, #0
 8004d62:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004d66:	e052      	b.n	8004e0e <UART_SetConfig+0x2e6>
 8004d68:	2302      	movs	r3, #2
 8004d6a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004d6e:	e04e      	b.n	8004e0e <UART_SetConfig+0x2e6>
 8004d70:	2304      	movs	r3, #4
 8004d72:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004d76:	e04a      	b.n	8004e0e <UART_SetConfig+0x2e6>
 8004d78:	2308      	movs	r3, #8
 8004d7a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004d7e:	e046      	b.n	8004e0e <UART_SetConfig+0x2e6>
 8004d80:	2310      	movs	r3, #16
 8004d82:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004d86:	e042      	b.n	8004e0e <UART_SetConfig+0x2e6>
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	4a17      	ldr	r2, [pc, #92]	@ (8004dec <UART_SetConfig+0x2c4>)
 8004d8e:	4293      	cmp	r3, r2
 8004d90:	d13a      	bne.n	8004e08 <UART_SetConfig+0x2e0>
 8004d92:	4b18      	ldr	r3, [pc, #96]	@ (8004df4 <UART_SetConfig+0x2cc>)
 8004d94:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d98:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004d9c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004da0:	d01a      	beq.n	8004dd8 <UART_SetConfig+0x2b0>
 8004da2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004da6:	d81b      	bhi.n	8004de0 <UART_SetConfig+0x2b8>
 8004da8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004dac:	d00c      	beq.n	8004dc8 <UART_SetConfig+0x2a0>
 8004dae:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004db2:	d815      	bhi.n	8004de0 <UART_SetConfig+0x2b8>
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d003      	beq.n	8004dc0 <UART_SetConfig+0x298>
 8004db8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004dbc:	d008      	beq.n	8004dd0 <UART_SetConfig+0x2a8>
 8004dbe:	e00f      	b.n	8004de0 <UART_SetConfig+0x2b8>
 8004dc0:	2300      	movs	r3, #0
 8004dc2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004dc6:	e022      	b.n	8004e0e <UART_SetConfig+0x2e6>
 8004dc8:	2302      	movs	r3, #2
 8004dca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004dce:	e01e      	b.n	8004e0e <UART_SetConfig+0x2e6>
 8004dd0:	2304      	movs	r3, #4
 8004dd2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004dd6:	e01a      	b.n	8004e0e <UART_SetConfig+0x2e6>
 8004dd8:	2308      	movs	r3, #8
 8004dda:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004dde:	e016      	b.n	8004e0e <UART_SetConfig+0x2e6>
 8004de0:	2310      	movs	r3, #16
 8004de2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004de6:	e012      	b.n	8004e0e <UART_SetConfig+0x2e6>
 8004de8:	efff69f3 	.word	0xefff69f3
 8004dec:	40008000 	.word	0x40008000
 8004df0:	40013800 	.word	0x40013800
 8004df4:	40021000 	.word	0x40021000
 8004df8:	40004400 	.word	0x40004400
 8004dfc:	40004800 	.word	0x40004800
 8004e00:	40004c00 	.word	0x40004c00
 8004e04:	40005000 	.word	0x40005000
 8004e08:	2310      	movs	r3, #16
 8004e0a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	4a9f      	ldr	r2, [pc, #636]	@ (8005090 <UART_SetConfig+0x568>)
 8004e14:	4293      	cmp	r3, r2
 8004e16:	d17a      	bne.n	8004f0e <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004e18:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004e1c:	2b08      	cmp	r3, #8
 8004e1e:	d824      	bhi.n	8004e6a <UART_SetConfig+0x342>
 8004e20:	a201      	add	r2, pc, #4	@ (adr r2, 8004e28 <UART_SetConfig+0x300>)
 8004e22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e26:	bf00      	nop
 8004e28:	08004e4d 	.word	0x08004e4d
 8004e2c:	08004e6b 	.word	0x08004e6b
 8004e30:	08004e55 	.word	0x08004e55
 8004e34:	08004e6b 	.word	0x08004e6b
 8004e38:	08004e5b 	.word	0x08004e5b
 8004e3c:	08004e6b 	.word	0x08004e6b
 8004e40:	08004e6b 	.word	0x08004e6b
 8004e44:	08004e6b 	.word	0x08004e6b
 8004e48:	08004e63 	.word	0x08004e63
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004e4c:	f7fe fbf0 	bl	8003630 <HAL_RCC_GetPCLK1Freq>
 8004e50:	61f8      	str	r0, [r7, #28]
        break;
 8004e52:	e010      	b.n	8004e76 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004e54:	4b8f      	ldr	r3, [pc, #572]	@ (8005094 <UART_SetConfig+0x56c>)
 8004e56:	61fb      	str	r3, [r7, #28]
        break;
 8004e58:	e00d      	b.n	8004e76 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004e5a:	f7fe fb51 	bl	8003500 <HAL_RCC_GetSysClockFreq>
 8004e5e:	61f8      	str	r0, [r7, #28]
        break;
 8004e60:	e009      	b.n	8004e76 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004e62:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004e66:	61fb      	str	r3, [r7, #28]
        break;
 8004e68:	e005      	b.n	8004e76 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8004e6a:	2300      	movs	r3, #0
 8004e6c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004e6e:	2301      	movs	r3, #1
 8004e70:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004e74:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004e76:	69fb      	ldr	r3, [r7, #28]
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	f000 80fb 	beq.w	8005074 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	685a      	ldr	r2, [r3, #4]
 8004e82:	4613      	mov	r3, r2
 8004e84:	005b      	lsls	r3, r3, #1
 8004e86:	4413      	add	r3, r2
 8004e88:	69fa      	ldr	r2, [r7, #28]
 8004e8a:	429a      	cmp	r2, r3
 8004e8c:	d305      	bcc.n	8004e9a <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	685b      	ldr	r3, [r3, #4]
 8004e92:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004e94:	69fa      	ldr	r2, [r7, #28]
 8004e96:	429a      	cmp	r2, r3
 8004e98:	d903      	bls.n	8004ea2 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8004e9a:	2301      	movs	r3, #1
 8004e9c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004ea0:	e0e8      	b.n	8005074 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8004ea2:	69fb      	ldr	r3, [r7, #28]
 8004ea4:	2200      	movs	r2, #0
 8004ea6:	461c      	mov	r4, r3
 8004ea8:	4615      	mov	r5, r2
 8004eaa:	f04f 0200 	mov.w	r2, #0
 8004eae:	f04f 0300 	mov.w	r3, #0
 8004eb2:	022b      	lsls	r3, r5, #8
 8004eb4:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8004eb8:	0222      	lsls	r2, r4, #8
 8004eba:	68f9      	ldr	r1, [r7, #12]
 8004ebc:	6849      	ldr	r1, [r1, #4]
 8004ebe:	0849      	lsrs	r1, r1, #1
 8004ec0:	2000      	movs	r0, #0
 8004ec2:	4688      	mov	r8, r1
 8004ec4:	4681      	mov	r9, r0
 8004ec6:	eb12 0a08 	adds.w	sl, r2, r8
 8004eca:	eb43 0b09 	adc.w	fp, r3, r9
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	685b      	ldr	r3, [r3, #4]
 8004ed2:	2200      	movs	r2, #0
 8004ed4:	603b      	str	r3, [r7, #0]
 8004ed6:	607a      	str	r2, [r7, #4]
 8004ed8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004edc:	4650      	mov	r0, sl
 8004ede:	4659      	mov	r1, fp
 8004ee0:	f7fb f9d6 	bl	8000290 <__aeabi_uldivmod>
 8004ee4:	4602      	mov	r2, r0
 8004ee6:	460b      	mov	r3, r1
 8004ee8:	4613      	mov	r3, r2
 8004eea:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004eec:	69bb      	ldr	r3, [r7, #24]
 8004eee:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004ef2:	d308      	bcc.n	8004f06 <UART_SetConfig+0x3de>
 8004ef4:	69bb      	ldr	r3, [r7, #24]
 8004ef6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004efa:	d204      	bcs.n	8004f06 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	69ba      	ldr	r2, [r7, #24]
 8004f02:	60da      	str	r2, [r3, #12]
 8004f04:	e0b6      	b.n	8005074 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8004f06:	2301      	movs	r3, #1
 8004f08:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004f0c:	e0b2      	b.n	8005074 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	69db      	ldr	r3, [r3, #28]
 8004f12:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004f16:	d15e      	bne.n	8004fd6 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8004f18:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004f1c:	2b08      	cmp	r3, #8
 8004f1e:	d828      	bhi.n	8004f72 <UART_SetConfig+0x44a>
 8004f20:	a201      	add	r2, pc, #4	@ (adr r2, 8004f28 <UART_SetConfig+0x400>)
 8004f22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f26:	bf00      	nop
 8004f28:	08004f4d 	.word	0x08004f4d
 8004f2c:	08004f55 	.word	0x08004f55
 8004f30:	08004f5d 	.word	0x08004f5d
 8004f34:	08004f73 	.word	0x08004f73
 8004f38:	08004f63 	.word	0x08004f63
 8004f3c:	08004f73 	.word	0x08004f73
 8004f40:	08004f73 	.word	0x08004f73
 8004f44:	08004f73 	.word	0x08004f73
 8004f48:	08004f6b 	.word	0x08004f6b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004f4c:	f7fe fb70 	bl	8003630 <HAL_RCC_GetPCLK1Freq>
 8004f50:	61f8      	str	r0, [r7, #28]
        break;
 8004f52:	e014      	b.n	8004f7e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004f54:	f7fe fb82 	bl	800365c <HAL_RCC_GetPCLK2Freq>
 8004f58:	61f8      	str	r0, [r7, #28]
        break;
 8004f5a:	e010      	b.n	8004f7e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004f5c:	4b4d      	ldr	r3, [pc, #308]	@ (8005094 <UART_SetConfig+0x56c>)
 8004f5e:	61fb      	str	r3, [r7, #28]
        break;
 8004f60:	e00d      	b.n	8004f7e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004f62:	f7fe facd 	bl	8003500 <HAL_RCC_GetSysClockFreq>
 8004f66:	61f8      	str	r0, [r7, #28]
        break;
 8004f68:	e009      	b.n	8004f7e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004f6a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004f6e:	61fb      	str	r3, [r7, #28]
        break;
 8004f70:	e005      	b.n	8004f7e <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8004f72:	2300      	movs	r3, #0
 8004f74:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004f76:	2301      	movs	r3, #1
 8004f78:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004f7c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004f7e:	69fb      	ldr	r3, [r7, #28]
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d077      	beq.n	8005074 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004f84:	69fb      	ldr	r3, [r7, #28]
 8004f86:	005a      	lsls	r2, r3, #1
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	685b      	ldr	r3, [r3, #4]
 8004f8c:	085b      	lsrs	r3, r3, #1
 8004f8e:	441a      	add	r2, r3
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	685b      	ldr	r3, [r3, #4]
 8004f94:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f98:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004f9a:	69bb      	ldr	r3, [r7, #24]
 8004f9c:	2b0f      	cmp	r3, #15
 8004f9e:	d916      	bls.n	8004fce <UART_SetConfig+0x4a6>
 8004fa0:	69bb      	ldr	r3, [r7, #24]
 8004fa2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004fa6:	d212      	bcs.n	8004fce <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004fa8:	69bb      	ldr	r3, [r7, #24]
 8004faa:	b29b      	uxth	r3, r3
 8004fac:	f023 030f 	bic.w	r3, r3, #15
 8004fb0:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004fb2:	69bb      	ldr	r3, [r7, #24]
 8004fb4:	085b      	lsrs	r3, r3, #1
 8004fb6:	b29b      	uxth	r3, r3
 8004fb8:	f003 0307 	and.w	r3, r3, #7
 8004fbc:	b29a      	uxth	r2, r3
 8004fbe:	8afb      	ldrh	r3, [r7, #22]
 8004fc0:	4313      	orrs	r3, r2
 8004fc2:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	8afa      	ldrh	r2, [r7, #22]
 8004fca:	60da      	str	r2, [r3, #12]
 8004fcc:	e052      	b.n	8005074 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8004fce:	2301      	movs	r3, #1
 8004fd0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004fd4:	e04e      	b.n	8005074 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004fd6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004fda:	2b08      	cmp	r3, #8
 8004fdc:	d827      	bhi.n	800502e <UART_SetConfig+0x506>
 8004fde:	a201      	add	r2, pc, #4	@ (adr r2, 8004fe4 <UART_SetConfig+0x4bc>)
 8004fe0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004fe4:	08005009 	.word	0x08005009
 8004fe8:	08005011 	.word	0x08005011
 8004fec:	08005019 	.word	0x08005019
 8004ff0:	0800502f 	.word	0x0800502f
 8004ff4:	0800501f 	.word	0x0800501f
 8004ff8:	0800502f 	.word	0x0800502f
 8004ffc:	0800502f 	.word	0x0800502f
 8005000:	0800502f 	.word	0x0800502f
 8005004:	08005027 	.word	0x08005027
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005008:	f7fe fb12 	bl	8003630 <HAL_RCC_GetPCLK1Freq>
 800500c:	61f8      	str	r0, [r7, #28]
        break;
 800500e:	e014      	b.n	800503a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005010:	f7fe fb24 	bl	800365c <HAL_RCC_GetPCLK2Freq>
 8005014:	61f8      	str	r0, [r7, #28]
        break;
 8005016:	e010      	b.n	800503a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005018:	4b1e      	ldr	r3, [pc, #120]	@ (8005094 <UART_SetConfig+0x56c>)
 800501a:	61fb      	str	r3, [r7, #28]
        break;
 800501c:	e00d      	b.n	800503a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800501e:	f7fe fa6f 	bl	8003500 <HAL_RCC_GetSysClockFreq>
 8005022:	61f8      	str	r0, [r7, #28]
        break;
 8005024:	e009      	b.n	800503a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005026:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800502a:	61fb      	str	r3, [r7, #28]
        break;
 800502c:	e005      	b.n	800503a <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 800502e:	2300      	movs	r3, #0
 8005030:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005032:	2301      	movs	r3, #1
 8005034:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005038:	bf00      	nop
    }

    if (pclk != 0U)
 800503a:	69fb      	ldr	r3, [r7, #28]
 800503c:	2b00      	cmp	r3, #0
 800503e:	d019      	beq.n	8005074 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	685b      	ldr	r3, [r3, #4]
 8005044:	085a      	lsrs	r2, r3, #1
 8005046:	69fb      	ldr	r3, [r7, #28]
 8005048:	441a      	add	r2, r3
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	685b      	ldr	r3, [r3, #4]
 800504e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005052:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005054:	69bb      	ldr	r3, [r7, #24]
 8005056:	2b0f      	cmp	r3, #15
 8005058:	d909      	bls.n	800506e <UART_SetConfig+0x546>
 800505a:	69bb      	ldr	r3, [r7, #24]
 800505c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005060:	d205      	bcs.n	800506e <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005062:	69bb      	ldr	r3, [r7, #24]
 8005064:	b29a      	uxth	r2, r3
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	60da      	str	r2, [r3, #12]
 800506c:	e002      	b.n	8005074 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800506e:	2301      	movs	r3, #1
 8005070:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	2200      	movs	r2, #0
 8005078:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	2200      	movs	r2, #0
 800507e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8005080:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8005084:	4618      	mov	r0, r3
 8005086:	3728      	adds	r7, #40	@ 0x28
 8005088:	46bd      	mov	sp, r7
 800508a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800508e:	bf00      	nop
 8005090:	40008000 	.word	0x40008000
 8005094:	00f42400 	.word	0x00f42400

08005098 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005098:	b480      	push	{r7}
 800509a:	b083      	sub	sp, #12
 800509c:	af00      	add	r7, sp, #0
 800509e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050a4:	f003 0308 	and.w	r3, r3, #8
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d00a      	beq.n	80050c2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	685b      	ldr	r3, [r3, #4]
 80050b2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	430a      	orrs	r2, r1
 80050c0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050c6:	f003 0301 	and.w	r3, r3, #1
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d00a      	beq.n	80050e4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	685b      	ldr	r3, [r3, #4]
 80050d4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	430a      	orrs	r2, r1
 80050e2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050e8:	f003 0302 	and.w	r3, r3, #2
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d00a      	beq.n	8005106 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	685b      	ldr	r3, [r3, #4]
 80050f6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	430a      	orrs	r2, r1
 8005104:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800510a:	f003 0304 	and.w	r3, r3, #4
 800510e:	2b00      	cmp	r3, #0
 8005110:	d00a      	beq.n	8005128 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	685b      	ldr	r3, [r3, #4]
 8005118:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	430a      	orrs	r2, r1
 8005126:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800512c:	f003 0310 	and.w	r3, r3, #16
 8005130:	2b00      	cmp	r3, #0
 8005132:	d00a      	beq.n	800514a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	689b      	ldr	r3, [r3, #8]
 800513a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	430a      	orrs	r2, r1
 8005148:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800514e:	f003 0320 	and.w	r3, r3, #32
 8005152:	2b00      	cmp	r3, #0
 8005154:	d00a      	beq.n	800516c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	689b      	ldr	r3, [r3, #8]
 800515c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	430a      	orrs	r2, r1
 800516a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005170:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005174:	2b00      	cmp	r3, #0
 8005176:	d01a      	beq.n	80051ae <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	685b      	ldr	r3, [r3, #4]
 800517e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	430a      	orrs	r2, r1
 800518c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005192:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005196:	d10a      	bne.n	80051ae <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	685b      	ldr	r3, [r3, #4]
 800519e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	430a      	orrs	r2, r1
 80051ac:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d00a      	beq.n	80051d0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	685b      	ldr	r3, [r3, #4]
 80051c0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	430a      	orrs	r2, r1
 80051ce:	605a      	str	r2, [r3, #4]
  }
}
 80051d0:	bf00      	nop
 80051d2:	370c      	adds	r7, #12
 80051d4:	46bd      	mov	sp, r7
 80051d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051da:	4770      	bx	lr

080051dc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80051dc:	b580      	push	{r7, lr}
 80051de:	b098      	sub	sp, #96	@ 0x60
 80051e0:	af02      	add	r7, sp, #8
 80051e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	2200      	movs	r2, #0
 80051e8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80051ec:	f7fc f8b4 	bl	8001358 <HAL_GetTick>
 80051f0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	f003 0308 	and.w	r3, r3, #8
 80051fc:	2b08      	cmp	r3, #8
 80051fe:	d12e      	bne.n	800525e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005200:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005204:	9300      	str	r3, [sp, #0]
 8005206:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005208:	2200      	movs	r2, #0
 800520a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800520e:	6878      	ldr	r0, [r7, #4]
 8005210:	f000 f88c 	bl	800532c <UART_WaitOnFlagUntilTimeout>
 8005214:	4603      	mov	r3, r0
 8005216:	2b00      	cmp	r3, #0
 8005218:	d021      	beq.n	800525e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005220:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005222:	e853 3f00 	ldrex	r3, [r3]
 8005226:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005228:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800522a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800522e:	653b      	str	r3, [r7, #80]	@ 0x50
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	461a      	mov	r2, r3
 8005236:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005238:	647b      	str	r3, [r7, #68]	@ 0x44
 800523a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800523c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800523e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005240:	e841 2300 	strex	r3, r2, [r1]
 8005244:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005246:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005248:	2b00      	cmp	r3, #0
 800524a:	d1e6      	bne.n	800521a <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	2220      	movs	r2, #32
 8005250:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	2200      	movs	r2, #0
 8005256:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800525a:	2303      	movs	r3, #3
 800525c:	e062      	b.n	8005324 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	f003 0304 	and.w	r3, r3, #4
 8005268:	2b04      	cmp	r3, #4
 800526a:	d149      	bne.n	8005300 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800526c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005270:	9300      	str	r3, [sp, #0]
 8005272:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005274:	2200      	movs	r2, #0
 8005276:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800527a:	6878      	ldr	r0, [r7, #4]
 800527c:	f000 f856 	bl	800532c <UART_WaitOnFlagUntilTimeout>
 8005280:	4603      	mov	r3, r0
 8005282:	2b00      	cmp	r3, #0
 8005284:	d03c      	beq.n	8005300 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800528c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800528e:	e853 3f00 	ldrex	r3, [r3]
 8005292:	623b      	str	r3, [r7, #32]
   return(result);
 8005294:	6a3b      	ldr	r3, [r7, #32]
 8005296:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800529a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	461a      	mov	r2, r3
 80052a2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80052a4:	633b      	str	r3, [r7, #48]	@ 0x30
 80052a6:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052a8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80052aa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80052ac:	e841 2300 	strex	r3, r2, [r1]
 80052b0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80052b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d1e6      	bne.n	8005286 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	3308      	adds	r3, #8
 80052be:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052c0:	693b      	ldr	r3, [r7, #16]
 80052c2:	e853 3f00 	ldrex	r3, [r3]
 80052c6:	60fb      	str	r3, [r7, #12]
   return(result);
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	f023 0301 	bic.w	r3, r3, #1
 80052ce:	64bb      	str	r3, [r7, #72]	@ 0x48
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	3308      	adds	r3, #8
 80052d6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80052d8:	61fa      	str	r2, [r7, #28]
 80052da:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052dc:	69b9      	ldr	r1, [r7, #24]
 80052de:	69fa      	ldr	r2, [r7, #28]
 80052e0:	e841 2300 	strex	r3, r2, [r1]
 80052e4:	617b      	str	r3, [r7, #20]
   return(result);
 80052e6:	697b      	ldr	r3, [r7, #20]
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d1e5      	bne.n	80052b8 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	2220      	movs	r2, #32
 80052f0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	2200      	movs	r2, #0
 80052f8:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80052fc:	2303      	movs	r3, #3
 80052fe:	e011      	b.n	8005324 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	2220      	movs	r2, #32
 8005304:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	2220      	movs	r2, #32
 800530a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	2200      	movs	r2, #0
 8005312:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	2200      	movs	r2, #0
 8005318:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	2200      	movs	r2, #0
 800531e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8005322:	2300      	movs	r3, #0
}
 8005324:	4618      	mov	r0, r3
 8005326:	3758      	adds	r7, #88	@ 0x58
 8005328:	46bd      	mov	sp, r7
 800532a:	bd80      	pop	{r7, pc}

0800532c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800532c:	b580      	push	{r7, lr}
 800532e:	b084      	sub	sp, #16
 8005330:	af00      	add	r7, sp, #0
 8005332:	60f8      	str	r0, [r7, #12]
 8005334:	60b9      	str	r1, [r7, #8]
 8005336:	603b      	str	r3, [r7, #0]
 8005338:	4613      	mov	r3, r2
 800533a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800533c:	e04f      	b.n	80053de <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800533e:	69bb      	ldr	r3, [r7, #24]
 8005340:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005344:	d04b      	beq.n	80053de <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005346:	f7fc f807 	bl	8001358 <HAL_GetTick>
 800534a:	4602      	mov	r2, r0
 800534c:	683b      	ldr	r3, [r7, #0]
 800534e:	1ad3      	subs	r3, r2, r3
 8005350:	69ba      	ldr	r2, [r7, #24]
 8005352:	429a      	cmp	r2, r3
 8005354:	d302      	bcc.n	800535c <UART_WaitOnFlagUntilTimeout+0x30>
 8005356:	69bb      	ldr	r3, [r7, #24]
 8005358:	2b00      	cmp	r3, #0
 800535a:	d101      	bne.n	8005360 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800535c:	2303      	movs	r3, #3
 800535e:	e04e      	b.n	80053fe <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	f003 0304 	and.w	r3, r3, #4
 800536a:	2b00      	cmp	r3, #0
 800536c:	d037      	beq.n	80053de <UART_WaitOnFlagUntilTimeout+0xb2>
 800536e:	68bb      	ldr	r3, [r7, #8]
 8005370:	2b80      	cmp	r3, #128	@ 0x80
 8005372:	d034      	beq.n	80053de <UART_WaitOnFlagUntilTimeout+0xb2>
 8005374:	68bb      	ldr	r3, [r7, #8]
 8005376:	2b40      	cmp	r3, #64	@ 0x40
 8005378:	d031      	beq.n	80053de <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	69db      	ldr	r3, [r3, #28]
 8005380:	f003 0308 	and.w	r3, r3, #8
 8005384:	2b08      	cmp	r3, #8
 8005386:	d110      	bne.n	80053aa <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	2208      	movs	r2, #8
 800538e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005390:	68f8      	ldr	r0, [r7, #12]
 8005392:	f000 f838 	bl	8005406 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	2208      	movs	r2, #8
 800539a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	2200      	movs	r2, #0
 80053a2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80053a6:	2301      	movs	r3, #1
 80053a8:	e029      	b.n	80053fe <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	69db      	ldr	r3, [r3, #28]
 80053b0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80053b4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80053b8:	d111      	bne.n	80053de <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80053c2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80053c4:	68f8      	ldr	r0, [r7, #12]
 80053c6:	f000 f81e 	bl	8005406 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	2220      	movs	r2, #32
 80053ce:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	2200      	movs	r2, #0
 80053d6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80053da:	2303      	movs	r3, #3
 80053dc:	e00f      	b.n	80053fe <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	69da      	ldr	r2, [r3, #28]
 80053e4:	68bb      	ldr	r3, [r7, #8]
 80053e6:	4013      	ands	r3, r2
 80053e8:	68ba      	ldr	r2, [r7, #8]
 80053ea:	429a      	cmp	r2, r3
 80053ec:	bf0c      	ite	eq
 80053ee:	2301      	moveq	r3, #1
 80053f0:	2300      	movne	r3, #0
 80053f2:	b2db      	uxtb	r3, r3
 80053f4:	461a      	mov	r2, r3
 80053f6:	79fb      	ldrb	r3, [r7, #7]
 80053f8:	429a      	cmp	r2, r3
 80053fa:	d0a0      	beq.n	800533e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80053fc:	2300      	movs	r3, #0
}
 80053fe:	4618      	mov	r0, r3
 8005400:	3710      	adds	r7, #16
 8005402:	46bd      	mov	sp, r7
 8005404:	bd80      	pop	{r7, pc}

08005406 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005406:	b480      	push	{r7}
 8005408:	b095      	sub	sp, #84	@ 0x54
 800540a:	af00      	add	r7, sp, #0
 800540c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005414:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005416:	e853 3f00 	ldrex	r3, [r3]
 800541a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800541c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800541e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005422:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	461a      	mov	r2, r3
 800542a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800542c:	643b      	str	r3, [r7, #64]	@ 0x40
 800542e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005430:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005432:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005434:	e841 2300 	strex	r3, r2, [r1]
 8005438:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800543a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800543c:	2b00      	cmp	r3, #0
 800543e:	d1e6      	bne.n	800540e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	3308      	adds	r3, #8
 8005446:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005448:	6a3b      	ldr	r3, [r7, #32]
 800544a:	e853 3f00 	ldrex	r3, [r3]
 800544e:	61fb      	str	r3, [r7, #28]
   return(result);
 8005450:	69fb      	ldr	r3, [r7, #28]
 8005452:	f023 0301 	bic.w	r3, r3, #1
 8005456:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	3308      	adds	r3, #8
 800545e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005460:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005462:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005464:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005466:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005468:	e841 2300 	strex	r3, r2, [r1]
 800546c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800546e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005470:	2b00      	cmp	r3, #0
 8005472:	d1e5      	bne.n	8005440 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005478:	2b01      	cmp	r3, #1
 800547a:	d118      	bne.n	80054ae <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	e853 3f00 	ldrex	r3, [r3]
 8005488:	60bb      	str	r3, [r7, #8]
   return(result);
 800548a:	68bb      	ldr	r3, [r7, #8]
 800548c:	f023 0310 	bic.w	r3, r3, #16
 8005490:	647b      	str	r3, [r7, #68]	@ 0x44
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	461a      	mov	r2, r3
 8005498:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800549a:	61bb      	str	r3, [r7, #24]
 800549c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800549e:	6979      	ldr	r1, [r7, #20]
 80054a0:	69ba      	ldr	r2, [r7, #24]
 80054a2:	e841 2300 	strex	r3, r2, [r1]
 80054a6:	613b      	str	r3, [r7, #16]
   return(result);
 80054a8:	693b      	ldr	r3, [r7, #16]
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d1e6      	bne.n	800547c <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	2220      	movs	r2, #32
 80054b2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	2200      	movs	r2, #0
 80054ba:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	2200      	movs	r2, #0
 80054c0:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80054c2:	bf00      	nop
 80054c4:	3754      	adds	r7, #84	@ 0x54
 80054c6:	46bd      	mov	sp, r7
 80054c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054cc:	4770      	bx	lr

080054ce <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80054ce:	b084      	sub	sp, #16
 80054d0:	b580      	push	{r7, lr}
 80054d2:	b084      	sub	sp, #16
 80054d4:	af00      	add	r7, sp, #0
 80054d6:	6078      	str	r0, [r7, #4]
 80054d8:	f107 001c 	add.w	r0, r7, #28
 80054dc:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	68db      	ldr	r3, [r3, #12]
 80054e4:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 80054ec:	6878      	ldr	r0, [r7, #4]
 80054ee:	f000 fa69 	bl	80059c4 <USB_CoreReset>
 80054f2:	4603      	mov	r3, r0
 80054f4:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 80054f6:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d106      	bne.n	800550c <USB_CoreInit+0x3e>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005502:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	639a      	str	r2, [r3, #56]	@ 0x38
 800550a:	e005      	b.n	8005518 <USB_CoreInit+0x4a>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005510:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return ret;
 8005518:	7bfb      	ldrb	r3, [r7, #15]
}
 800551a:	4618      	mov	r0, r3
 800551c:	3710      	adds	r7, #16
 800551e:	46bd      	mov	sp, r7
 8005520:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005524:	b004      	add	sp, #16
 8005526:	4770      	bx	lr

08005528 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005528:	b480      	push	{r7}
 800552a:	b083      	sub	sp, #12
 800552c:	af00      	add	r7, sp, #0
 800552e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	689b      	ldr	r3, [r3, #8]
 8005534:	f023 0201 	bic.w	r2, r3, #1
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800553c:	2300      	movs	r3, #0
}
 800553e:	4618      	mov	r0, r3
 8005540:	370c      	adds	r7, #12
 8005542:	46bd      	mov	sp, r7
 8005544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005548:	4770      	bx	lr

0800554a <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 800554a:	b580      	push	{r7, lr}
 800554c:	b084      	sub	sp, #16
 800554e:	af00      	add	r7, sp, #0
 8005550:	6078      	str	r0, [r7, #4]
 8005552:	460b      	mov	r3, r1
 8005554:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8005556:	2300      	movs	r3, #0
 8005558:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	68db      	ldr	r3, [r3, #12]
 800555e:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8005566:	78fb      	ldrb	r3, [r7, #3]
 8005568:	2b01      	cmp	r3, #1
 800556a:	d115      	bne.n	8005598 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	68db      	ldr	r3, [r3, #12]
 8005570:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005578:	200a      	movs	r0, #10
 800557a:	f7fb fef9 	bl	8001370 <HAL_Delay>
      ms += 10U;
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	330a      	adds	r3, #10
 8005582:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005584:	6878      	ldr	r0, [r7, #4]
 8005586:	f000 fa0f 	bl	80059a8 <USB_GetMode>
 800558a:	4603      	mov	r3, r0
 800558c:	2b01      	cmp	r3, #1
 800558e:	d01e      	beq.n	80055ce <USB_SetCurrentMode+0x84>
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	2bc7      	cmp	r3, #199	@ 0xc7
 8005594:	d9f0      	bls.n	8005578 <USB_SetCurrentMode+0x2e>
 8005596:	e01a      	b.n	80055ce <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8005598:	78fb      	ldrb	r3, [r7, #3]
 800559a:	2b00      	cmp	r3, #0
 800559c:	d115      	bne.n	80055ca <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	68db      	ldr	r3, [r3, #12]
 80055a2:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80055aa:	200a      	movs	r0, #10
 80055ac:	f7fb fee0 	bl	8001370 <HAL_Delay>
      ms += 10U;
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	330a      	adds	r3, #10
 80055b4:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80055b6:	6878      	ldr	r0, [r7, #4]
 80055b8:	f000 f9f6 	bl	80059a8 <USB_GetMode>
 80055bc:	4603      	mov	r3, r0
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d005      	beq.n	80055ce <USB_SetCurrentMode+0x84>
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	2bc7      	cmp	r3, #199	@ 0xc7
 80055c6:	d9f0      	bls.n	80055aa <USB_SetCurrentMode+0x60>
 80055c8:	e001      	b.n	80055ce <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80055ca:	2301      	movs	r3, #1
 80055cc:	e005      	b.n	80055da <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	2bc8      	cmp	r3, #200	@ 0xc8
 80055d2:	d101      	bne.n	80055d8 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80055d4:	2301      	movs	r3, #1
 80055d6:	e000      	b.n	80055da <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80055d8:	2300      	movs	r3, #0
}
 80055da:	4618      	mov	r0, r3
 80055dc:	3710      	adds	r7, #16
 80055de:	46bd      	mov	sp, r7
 80055e0:	bd80      	pop	{r7, pc}
	...

080055e4 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80055e4:	b084      	sub	sp, #16
 80055e6:	b580      	push	{r7, lr}
 80055e8:	b086      	sub	sp, #24
 80055ea:	af00      	add	r7, sp, #0
 80055ec:	6078      	str	r0, [r7, #4]
 80055ee:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80055f2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80055f6:	2300      	movs	r3, #0
 80055f8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80055fe:	2300      	movs	r3, #0
 8005600:	613b      	str	r3, [r7, #16]
 8005602:	e009      	b.n	8005618 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8005604:	687a      	ldr	r2, [r7, #4]
 8005606:	693b      	ldr	r3, [r7, #16]
 8005608:	3340      	adds	r3, #64	@ 0x40
 800560a:	009b      	lsls	r3, r3, #2
 800560c:	4413      	add	r3, r2
 800560e:	2200      	movs	r2, #0
 8005610:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8005612:	693b      	ldr	r3, [r7, #16]
 8005614:	3301      	adds	r3, #1
 8005616:	613b      	str	r3, [r7, #16]
 8005618:	693b      	ldr	r3, [r7, #16]
 800561a:	2b0e      	cmp	r3, #14
 800561c:	d9f2      	bls.n	8005604 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800561e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005622:	2b00      	cmp	r3, #0
 8005624:	d11c      	bne.n	8005660 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800562c:	685b      	ldr	r3, [r3, #4]
 800562e:	68fa      	ldr	r2, [r7, #12]
 8005630:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005634:	f043 0302 	orr.w	r3, r3, #2
 8005638:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800563e:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	601a      	str	r2, [r3, #0]
 800565e:	e005      	b.n	800566c <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005664:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8005672:	461a      	mov	r2, r3
 8005674:	2300      	movs	r3, #0
 8005676:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8005678:	2103      	movs	r1, #3
 800567a:	6878      	ldr	r0, [r7, #4]
 800567c:	f000 f95a 	bl	8005934 <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8005680:	2110      	movs	r1, #16
 8005682:	6878      	ldr	r0, [r7, #4]
 8005684:	f000 f8f6 	bl	8005874 <USB_FlushTxFifo>
 8005688:	4603      	mov	r3, r0
 800568a:	2b00      	cmp	r3, #0
 800568c:	d001      	beq.n	8005692 <USB_DevInit+0xae>
  {
    ret = HAL_ERROR;
 800568e:	2301      	movs	r3, #1
 8005690:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8005692:	6878      	ldr	r0, [r7, #4]
 8005694:	f000 f920 	bl	80058d8 <USB_FlushRxFifo>
 8005698:	4603      	mov	r3, r0
 800569a:	2b00      	cmp	r3, #0
 800569c:	d001      	beq.n	80056a2 <USB_DevInit+0xbe>
  {
    ret = HAL_ERROR;
 800569e:	2301      	movs	r3, #1
 80056a0:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80056a8:	461a      	mov	r2, r3
 80056aa:	2300      	movs	r3, #0
 80056ac:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80056b4:	461a      	mov	r2, r3
 80056b6:	2300      	movs	r3, #0
 80056b8:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80056c0:	461a      	mov	r2, r3
 80056c2:	2300      	movs	r3, #0
 80056c4:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80056c6:	2300      	movs	r3, #0
 80056c8:	613b      	str	r3, [r7, #16]
 80056ca:	e043      	b.n	8005754 <USB_DevInit+0x170>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80056cc:	693b      	ldr	r3, [r7, #16]
 80056ce:	015a      	lsls	r2, r3, #5
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	4413      	add	r3, r2
 80056d4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80056de:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80056e2:	d118      	bne.n	8005716 <USB_DevInit+0x132>
    {
      if (i == 0U)
 80056e4:	693b      	ldr	r3, [r7, #16]
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d10a      	bne.n	8005700 <USB_DevInit+0x11c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80056ea:	693b      	ldr	r3, [r7, #16]
 80056ec:	015a      	lsls	r2, r3, #5
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	4413      	add	r3, r2
 80056f2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80056f6:	461a      	mov	r2, r3
 80056f8:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80056fc:	6013      	str	r3, [r2, #0]
 80056fe:	e013      	b.n	8005728 <USB_DevInit+0x144>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8005700:	693b      	ldr	r3, [r7, #16]
 8005702:	015a      	lsls	r2, r3, #5
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	4413      	add	r3, r2
 8005708:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800570c:	461a      	mov	r2, r3
 800570e:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8005712:	6013      	str	r3, [r2, #0]
 8005714:	e008      	b.n	8005728 <USB_DevInit+0x144>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8005716:	693b      	ldr	r3, [r7, #16]
 8005718:	015a      	lsls	r2, r3, #5
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	4413      	add	r3, r2
 800571e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005722:	461a      	mov	r2, r3
 8005724:	2300      	movs	r3, #0
 8005726:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8005728:	693b      	ldr	r3, [r7, #16]
 800572a:	015a      	lsls	r2, r3, #5
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	4413      	add	r3, r2
 8005730:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005734:	461a      	mov	r2, r3
 8005736:	2300      	movs	r3, #0
 8005738:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800573a:	693b      	ldr	r3, [r7, #16]
 800573c:	015a      	lsls	r2, r3, #5
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	4413      	add	r3, r2
 8005742:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005746:	461a      	mov	r2, r3
 8005748:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800574c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800574e:	693b      	ldr	r3, [r7, #16]
 8005750:	3301      	adds	r3, #1
 8005752:	613b      	str	r3, [r7, #16]
 8005754:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8005758:	461a      	mov	r2, r3
 800575a:	693b      	ldr	r3, [r7, #16]
 800575c:	4293      	cmp	r3, r2
 800575e:	d3b5      	bcc.n	80056cc <USB_DevInit+0xe8>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005760:	2300      	movs	r3, #0
 8005762:	613b      	str	r3, [r7, #16]
 8005764:	e043      	b.n	80057ee <USB_DevInit+0x20a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005766:	693b      	ldr	r3, [r7, #16]
 8005768:	015a      	lsls	r2, r3, #5
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	4413      	add	r3, r2
 800576e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005778:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800577c:	d118      	bne.n	80057b0 <USB_DevInit+0x1cc>
    {
      if (i == 0U)
 800577e:	693b      	ldr	r3, [r7, #16]
 8005780:	2b00      	cmp	r3, #0
 8005782:	d10a      	bne.n	800579a <USB_DevInit+0x1b6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8005784:	693b      	ldr	r3, [r7, #16]
 8005786:	015a      	lsls	r2, r3, #5
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	4413      	add	r3, r2
 800578c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005790:	461a      	mov	r2, r3
 8005792:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8005796:	6013      	str	r3, [r2, #0]
 8005798:	e013      	b.n	80057c2 <USB_DevInit+0x1de>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800579a:	693b      	ldr	r3, [r7, #16]
 800579c:	015a      	lsls	r2, r3, #5
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	4413      	add	r3, r2
 80057a2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80057a6:	461a      	mov	r2, r3
 80057a8:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80057ac:	6013      	str	r3, [r2, #0]
 80057ae:	e008      	b.n	80057c2 <USB_DevInit+0x1de>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80057b0:	693b      	ldr	r3, [r7, #16]
 80057b2:	015a      	lsls	r2, r3, #5
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	4413      	add	r3, r2
 80057b8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80057bc:	461a      	mov	r2, r3
 80057be:	2300      	movs	r3, #0
 80057c0:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80057c2:	693b      	ldr	r3, [r7, #16]
 80057c4:	015a      	lsls	r2, r3, #5
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	4413      	add	r3, r2
 80057ca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80057ce:	461a      	mov	r2, r3
 80057d0:	2300      	movs	r3, #0
 80057d2:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80057d4:	693b      	ldr	r3, [r7, #16]
 80057d6:	015a      	lsls	r2, r3, #5
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	4413      	add	r3, r2
 80057dc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80057e0:	461a      	mov	r2, r3
 80057e2:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80057e6:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80057e8:	693b      	ldr	r3, [r7, #16]
 80057ea:	3301      	adds	r3, #1
 80057ec:	613b      	str	r3, [r7, #16]
 80057ee:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80057f2:	461a      	mov	r2, r3
 80057f4:	693b      	ldr	r3, [r7, #16]
 80057f6:	4293      	cmp	r3, r2
 80057f8:	d3b5      	bcc.n	8005766 <USB_DevInit+0x182>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005800:	691b      	ldr	r3, [r3, #16]
 8005802:	68fa      	ldr	r2, [r7, #12]
 8005804:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005808:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800580c:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	2200      	movs	r2, #0
 8005812:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800581a:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	699b      	ldr	r3, [r3, #24]
 8005820:	f043 0210 	orr.w	r2, r3, #16
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	699a      	ldr	r2, [r3, #24]
 800582c:	4b10      	ldr	r3, [pc, #64]	@ (8005870 <USB_DevInit+0x28c>)
 800582e:	4313      	orrs	r3, r2
 8005830:	687a      	ldr	r2, [r7, #4]
 8005832:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8005834:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8005838:	2b00      	cmp	r3, #0
 800583a:	d005      	beq.n	8005848 <USB_DevInit+0x264>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	699b      	ldr	r3, [r3, #24]
 8005840:	f043 0208 	orr.w	r2, r3, #8
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8005848:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800584c:	2b01      	cmp	r3, #1
 800584e:	d107      	bne.n	8005860 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	699b      	ldr	r3, [r3, #24]
 8005854:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005858:	f043 0304 	orr.w	r3, r3, #4
 800585c:	687a      	ldr	r2, [r7, #4]
 800585e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8005860:	7dfb      	ldrb	r3, [r7, #23]
}
 8005862:	4618      	mov	r0, r3
 8005864:	3718      	adds	r7, #24
 8005866:	46bd      	mov	sp, r7
 8005868:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800586c:	b004      	add	sp, #16
 800586e:	4770      	bx	lr
 8005870:	803c3800 	.word	0x803c3800

08005874 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8005874:	b480      	push	{r7}
 8005876:	b085      	sub	sp, #20
 8005878:	af00      	add	r7, sp, #0
 800587a:	6078      	str	r0, [r7, #4]
 800587c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800587e:	2300      	movs	r3, #0
 8005880:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	3301      	adds	r3, #1
 8005886:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800588e:	d901      	bls.n	8005894 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8005890:	2303      	movs	r3, #3
 8005892:	e01b      	b.n	80058cc <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	691b      	ldr	r3, [r3, #16]
 8005898:	2b00      	cmp	r3, #0
 800589a:	daf2      	bge.n	8005882 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800589c:	2300      	movs	r3, #0
 800589e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80058a0:	683b      	ldr	r3, [r7, #0]
 80058a2:	019b      	lsls	r3, r3, #6
 80058a4:	f043 0220 	orr.w	r2, r3, #32
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	3301      	adds	r3, #1
 80058b0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80058b8:	d901      	bls.n	80058be <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80058ba:	2303      	movs	r3, #3
 80058bc:	e006      	b.n	80058cc <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	691b      	ldr	r3, [r3, #16]
 80058c2:	f003 0320 	and.w	r3, r3, #32
 80058c6:	2b20      	cmp	r3, #32
 80058c8:	d0f0      	beq.n	80058ac <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80058ca:	2300      	movs	r3, #0
}
 80058cc:	4618      	mov	r0, r3
 80058ce:	3714      	adds	r7, #20
 80058d0:	46bd      	mov	sp, r7
 80058d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d6:	4770      	bx	lr

080058d8 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80058d8:	b480      	push	{r7}
 80058da:	b085      	sub	sp, #20
 80058dc:	af00      	add	r7, sp, #0
 80058de:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80058e0:	2300      	movs	r3, #0
 80058e2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	3301      	adds	r3, #1
 80058e8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80058f0:	d901      	bls.n	80058f6 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80058f2:	2303      	movs	r3, #3
 80058f4:	e018      	b.n	8005928 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	691b      	ldr	r3, [r3, #16]
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	daf2      	bge.n	80058e4 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80058fe:	2300      	movs	r3, #0
 8005900:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	2210      	movs	r2, #16
 8005906:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	3301      	adds	r3, #1
 800590c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005914:	d901      	bls.n	800591a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8005916:	2303      	movs	r3, #3
 8005918:	e006      	b.n	8005928 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	691b      	ldr	r3, [r3, #16]
 800591e:	f003 0310 	and.w	r3, r3, #16
 8005922:	2b10      	cmp	r3, #16
 8005924:	d0f0      	beq.n	8005908 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8005926:	2300      	movs	r3, #0
}
 8005928:	4618      	mov	r0, r3
 800592a:	3714      	adds	r7, #20
 800592c:	46bd      	mov	sp, r7
 800592e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005932:	4770      	bx	lr

08005934 <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8005934:	b480      	push	{r7}
 8005936:	b085      	sub	sp, #20
 8005938:	af00      	add	r7, sp, #0
 800593a:	6078      	str	r0, [r7, #4]
 800593c:	460b      	mov	r3, r1
 800593e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800594a:	681a      	ldr	r2, [r3, #0]
 800594c:	78fb      	ldrb	r3, [r7, #3]
 800594e:	68f9      	ldr	r1, [r7, #12]
 8005950:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005954:	4313      	orrs	r3, r2
 8005956:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8005958:	2300      	movs	r3, #0
}
 800595a:	4618      	mov	r0, r3
 800595c:	3714      	adds	r7, #20
 800595e:	46bd      	mov	sp, r7
 8005960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005964:	4770      	bx	lr

08005966 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8005966:	b480      	push	{r7}
 8005968:	b085      	sub	sp, #20
 800596a:	af00      	add	r7, sp, #0
 800596c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	68fa      	ldr	r2, [r7, #12]
 800597c:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8005980:	f023 0303 	bic.w	r3, r3, #3
 8005984:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800598c:	685b      	ldr	r3, [r3, #4]
 800598e:	68fa      	ldr	r2, [r7, #12]
 8005990:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005994:	f043 0302 	orr.w	r3, r3, #2
 8005998:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800599a:	2300      	movs	r3, #0
}
 800599c:	4618      	mov	r0, r3
 800599e:	3714      	adds	r7, #20
 80059a0:	46bd      	mov	sp, r7
 80059a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059a6:	4770      	bx	lr

080059a8 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80059a8:	b480      	push	{r7}
 80059aa:	b083      	sub	sp, #12
 80059ac:	af00      	add	r7, sp, #0
 80059ae:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	695b      	ldr	r3, [r3, #20]
 80059b4:	f003 0301 	and.w	r3, r3, #1
}
 80059b8:	4618      	mov	r0, r3
 80059ba:	370c      	adds	r7, #12
 80059bc:	46bd      	mov	sp, r7
 80059be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059c2:	4770      	bx	lr

080059c4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80059c4:	b480      	push	{r7}
 80059c6:	b085      	sub	sp, #20
 80059c8:	af00      	add	r7, sp, #0
 80059ca:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80059cc:	2300      	movs	r3, #0
 80059ce:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	3301      	adds	r3, #1
 80059d4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80059dc:	d901      	bls.n	80059e2 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80059de:	2303      	movs	r3, #3
 80059e0:	e01b      	b.n	8005a1a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	691b      	ldr	r3, [r3, #16]
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	daf2      	bge.n	80059d0 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80059ea:	2300      	movs	r3, #0
 80059ec:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	691b      	ldr	r3, [r3, #16]
 80059f2:	f043 0201 	orr.w	r2, r3, #1
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	3301      	adds	r3, #1
 80059fe:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005a06:	d901      	bls.n	8005a0c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8005a08:	2303      	movs	r3, #3
 8005a0a:	e006      	b.n	8005a1a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	691b      	ldr	r3, [r3, #16]
 8005a10:	f003 0301 	and.w	r3, r3, #1
 8005a14:	2b01      	cmp	r3, #1
 8005a16:	d0f0      	beq.n	80059fa <USB_CoreReset+0x36>

  return HAL_OK;
 8005a18:	2300      	movs	r3, #0
}
 8005a1a:	4618      	mov	r0, r3
 8005a1c:	3714      	adds	r7, #20
 8005a1e:	46bd      	mov	sp, r7
 8005a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a24:	4770      	bx	lr
	...

08005a28 <std>:
 8005a28:	2300      	movs	r3, #0
 8005a2a:	b510      	push	{r4, lr}
 8005a2c:	4604      	mov	r4, r0
 8005a2e:	e9c0 3300 	strd	r3, r3, [r0]
 8005a32:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005a36:	6083      	str	r3, [r0, #8]
 8005a38:	8181      	strh	r1, [r0, #12]
 8005a3a:	6643      	str	r3, [r0, #100]	@ 0x64
 8005a3c:	81c2      	strh	r2, [r0, #14]
 8005a3e:	6183      	str	r3, [r0, #24]
 8005a40:	4619      	mov	r1, r3
 8005a42:	2208      	movs	r2, #8
 8005a44:	305c      	adds	r0, #92	@ 0x5c
 8005a46:	f000 f9f9 	bl	8005e3c <memset>
 8005a4a:	4b0d      	ldr	r3, [pc, #52]	@ (8005a80 <std+0x58>)
 8005a4c:	6263      	str	r3, [r4, #36]	@ 0x24
 8005a4e:	4b0d      	ldr	r3, [pc, #52]	@ (8005a84 <std+0x5c>)
 8005a50:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005a52:	4b0d      	ldr	r3, [pc, #52]	@ (8005a88 <std+0x60>)
 8005a54:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005a56:	4b0d      	ldr	r3, [pc, #52]	@ (8005a8c <std+0x64>)
 8005a58:	6323      	str	r3, [r4, #48]	@ 0x30
 8005a5a:	4b0d      	ldr	r3, [pc, #52]	@ (8005a90 <std+0x68>)
 8005a5c:	6224      	str	r4, [r4, #32]
 8005a5e:	429c      	cmp	r4, r3
 8005a60:	d006      	beq.n	8005a70 <std+0x48>
 8005a62:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005a66:	4294      	cmp	r4, r2
 8005a68:	d002      	beq.n	8005a70 <std+0x48>
 8005a6a:	33d0      	adds	r3, #208	@ 0xd0
 8005a6c:	429c      	cmp	r4, r3
 8005a6e:	d105      	bne.n	8005a7c <std+0x54>
 8005a70:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005a74:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005a78:	f000 ba58 	b.w	8005f2c <__retarget_lock_init_recursive>
 8005a7c:	bd10      	pop	{r4, pc}
 8005a7e:	bf00      	nop
 8005a80:	08005c8d 	.word	0x08005c8d
 8005a84:	08005caf 	.word	0x08005caf
 8005a88:	08005ce7 	.word	0x08005ce7
 8005a8c:	08005d0b 	.word	0x08005d0b
 8005a90:	200006c8 	.word	0x200006c8

08005a94 <stdio_exit_handler>:
 8005a94:	4a02      	ldr	r2, [pc, #8]	@ (8005aa0 <stdio_exit_handler+0xc>)
 8005a96:	4903      	ldr	r1, [pc, #12]	@ (8005aa4 <stdio_exit_handler+0x10>)
 8005a98:	4803      	ldr	r0, [pc, #12]	@ (8005aa8 <stdio_exit_handler+0x14>)
 8005a9a:	f000 b869 	b.w	8005b70 <_fwalk_sglue>
 8005a9e:	bf00      	nop
 8005aa0:	2000000c 	.word	0x2000000c
 8005aa4:	080067c9 	.word	0x080067c9
 8005aa8:	2000001c 	.word	0x2000001c

08005aac <cleanup_stdio>:
 8005aac:	6841      	ldr	r1, [r0, #4]
 8005aae:	4b0c      	ldr	r3, [pc, #48]	@ (8005ae0 <cleanup_stdio+0x34>)
 8005ab0:	4299      	cmp	r1, r3
 8005ab2:	b510      	push	{r4, lr}
 8005ab4:	4604      	mov	r4, r0
 8005ab6:	d001      	beq.n	8005abc <cleanup_stdio+0x10>
 8005ab8:	f000 fe86 	bl	80067c8 <_fflush_r>
 8005abc:	68a1      	ldr	r1, [r4, #8]
 8005abe:	4b09      	ldr	r3, [pc, #36]	@ (8005ae4 <cleanup_stdio+0x38>)
 8005ac0:	4299      	cmp	r1, r3
 8005ac2:	d002      	beq.n	8005aca <cleanup_stdio+0x1e>
 8005ac4:	4620      	mov	r0, r4
 8005ac6:	f000 fe7f 	bl	80067c8 <_fflush_r>
 8005aca:	68e1      	ldr	r1, [r4, #12]
 8005acc:	4b06      	ldr	r3, [pc, #24]	@ (8005ae8 <cleanup_stdio+0x3c>)
 8005ace:	4299      	cmp	r1, r3
 8005ad0:	d004      	beq.n	8005adc <cleanup_stdio+0x30>
 8005ad2:	4620      	mov	r0, r4
 8005ad4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005ad8:	f000 be76 	b.w	80067c8 <_fflush_r>
 8005adc:	bd10      	pop	{r4, pc}
 8005ade:	bf00      	nop
 8005ae0:	200006c8 	.word	0x200006c8
 8005ae4:	20000730 	.word	0x20000730
 8005ae8:	20000798 	.word	0x20000798

08005aec <global_stdio_init.part.0>:
 8005aec:	b510      	push	{r4, lr}
 8005aee:	4b0b      	ldr	r3, [pc, #44]	@ (8005b1c <global_stdio_init.part.0+0x30>)
 8005af0:	4c0b      	ldr	r4, [pc, #44]	@ (8005b20 <global_stdio_init.part.0+0x34>)
 8005af2:	4a0c      	ldr	r2, [pc, #48]	@ (8005b24 <global_stdio_init.part.0+0x38>)
 8005af4:	601a      	str	r2, [r3, #0]
 8005af6:	4620      	mov	r0, r4
 8005af8:	2200      	movs	r2, #0
 8005afa:	2104      	movs	r1, #4
 8005afc:	f7ff ff94 	bl	8005a28 <std>
 8005b00:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005b04:	2201      	movs	r2, #1
 8005b06:	2109      	movs	r1, #9
 8005b08:	f7ff ff8e 	bl	8005a28 <std>
 8005b0c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005b10:	2202      	movs	r2, #2
 8005b12:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005b16:	2112      	movs	r1, #18
 8005b18:	f7ff bf86 	b.w	8005a28 <std>
 8005b1c:	20000800 	.word	0x20000800
 8005b20:	200006c8 	.word	0x200006c8
 8005b24:	08005a95 	.word	0x08005a95

08005b28 <__sfp_lock_acquire>:
 8005b28:	4801      	ldr	r0, [pc, #4]	@ (8005b30 <__sfp_lock_acquire+0x8>)
 8005b2a:	f000 ba00 	b.w	8005f2e <__retarget_lock_acquire_recursive>
 8005b2e:	bf00      	nop
 8005b30:	20000809 	.word	0x20000809

08005b34 <__sfp_lock_release>:
 8005b34:	4801      	ldr	r0, [pc, #4]	@ (8005b3c <__sfp_lock_release+0x8>)
 8005b36:	f000 b9fb 	b.w	8005f30 <__retarget_lock_release_recursive>
 8005b3a:	bf00      	nop
 8005b3c:	20000809 	.word	0x20000809

08005b40 <__sinit>:
 8005b40:	b510      	push	{r4, lr}
 8005b42:	4604      	mov	r4, r0
 8005b44:	f7ff fff0 	bl	8005b28 <__sfp_lock_acquire>
 8005b48:	6a23      	ldr	r3, [r4, #32]
 8005b4a:	b11b      	cbz	r3, 8005b54 <__sinit+0x14>
 8005b4c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005b50:	f7ff bff0 	b.w	8005b34 <__sfp_lock_release>
 8005b54:	4b04      	ldr	r3, [pc, #16]	@ (8005b68 <__sinit+0x28>)
 8005b56:	6223      	str	r3, [r4, #32]
 8005b58:	4b04      	ldr	r3, [pc, #16]	@ (8005b6c <__sinit+0x2c>)
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d1f5      	bne.n	8005b4c <__sinit+0xc>
 8005b60:	f7ff ffc4 	bl	8005aec <global_stdio_init.part.0>
 8005b64:	e7f2      	b.n	8005b4c <__sinit+0xc>
 8005b66:	bf00      	nop
 8005b68:	08005aad 	.word	0x08005aad
 8005b6c:	20000800 	.word	0x20000800

08005b70 <_fwalk_sglue>:
 8005b70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005b74:	4607      	mov	r7, r0
 8005b76:	4688      	mov	r8, r1
 8005b78:	4614      	mov	r4, r2
 8005b7a:	2600      	movs	r6, #0
 8005b7c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005b80:	f1b9 0901 	subs.w	r9, r9, #1
 8005b84:	d505      	bpl.n	8005b92 <_fwalk_sglue+0x22>
 8005b86:	6824      	ldr	r4, [r4, #0]
 8005b88:	2c00      	cmp	r4, #0
 8005b8a:	d1f7      	bne.n	8005b7c <_fwalk_sglue+0xc>
 8005b8c:	4630      	mov	r0, r6
 8005b8e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005b92:	89ab      	ldrh	r3, [r5, #12]
 8005b94:	2b01      	cmp	r3, #1
 8005b96:	d907      	bls.n	8005ba8 <_fwalk_sglue+0x38>
 8005b98:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005b9c:	3301      	adds	r3, #1
 8005b9e:	d003      	beq.n	8005ba8 <_fwalk_sglue+0x38>
 8005ba0:	4629      	mov	r1, r5
 8005ba2:	4638      	mov	r0, r7
 8005ba4:	47c0      	blx	r8
 8005ba6:	4306      	orrs	r6, r0
 8005ba8:	3568      	adds	r5, #104	@ 0x68
 8005baa:	e7e9      	b.n	8005b80 <_fwalk_sglue+0x10>

08005bac <iprintf>:
 8005bac:	b40f      	push	{r0, r1, r2, r3}
 8005bae:	b507      	push	{r0, r1, r2, lr}
 8005bb0:	4906      	ldr	r1, [pc, #24]	@ (8005bcc <iprintf+0x20>)
 8005bb2:	ab04      	add	r3, sp, #16
 8005bb4:	6808      	ldr	r0, [r1, #0]
 8005bb6:	f853 2b04 	ldr.w	r2, [r3], #4
 8005bba:	6881      	ldr	r1, [r0, #8]
 8005bbc:	9301      	str	r3, [sp, #4]
 8005bbe:	f000 fadb 	bl	8006178 <_vfiprintf_r>
 8005bc2:	b003      	add	sp, #12
 8005bc4:	f85d eb04 	ldr.w	lr, [sp], #4
 8005bc8:	b004      	add	sp, #16
 8005bca:	4770      	bx	lr
 8005bcc:	20000018 	.word	0x20000018

08005bd0 <_puts_r>:
 8005bd0:	6a03      	ldr	r3, [r0, #32]
 8005bd2:	b570      	push	{r4, r5, r6, lr}
 8005bd4:	6884      	ldr	r4, [r0, #8]
 8005bd6:	4605      	mov	r5, r0
 8005bd8:	460e      	mov	r6, r1
 8005bda:	b90b      	cbnz	r3, 8005be0 <_puts_r+0x10>
 8005bdc:	f7ff ffb0 	bl	8005b40 <__sinit>
 8005be0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005be2:	07db      	lsls	r3, r3, #31
 8005be4:	d405      	bmi.n	8005bf2 <_puts_r+0x22>
 8005be6:	89a3      	ldrh	r3, [r4, #12]
 8005be8:	0598      	lsls	r0, r3, #22
 8005bea:	d402      	bmi.n	8005bf2 <_puts_r+0x22>
 8005bec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005bee:	f000 f99e 	bl	8005f2e <__retarget_lock_acquire_recursive>
 8005bf2:	89a3      	ldrh	r3, [r4, #12]
 8005bf4:	0719      	lsls	r1, r3, #28
 8005bf6:	d502      	bpl.n	8005bfe <_puts_r+0x2e>
 8005bf8:	6923      	ldr	r3, [r4, #16]
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d135      	bne.n	8005c6a <_puts_r+0x9a>
 8005bfe:	4621      	mov	r1, r4
 8005c00:	4628      	mov	r0, r5
 8005c02:	f000 f8c5 	bl	8005d90 <__swsetup_r>
 8005c06:	b380      	cbz	r0, 8005c6a <_puts_r+0x9a>
 8005c08:	f04f 35ff 	mov.w	r5, #4294967295
 8005c0c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005c0e:	07da      	lsls	r2, r3, #31
 8005c10:	d405      	bmi.n	8005c1e <_puts_r+0x4e>
 8005c12:	89a3      	ldrh	r3, [r4, #12]
 8005c14:	059b      	lsls	r3, r3, #22
 8005c16:	d402      	bmi.n	8005c1e <_puts_r+0x4e>
 8005c18:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005c1a:	f000 f989 	bl	8005f30 <__retarget_lock_release_recursive>
 8005c1e:	4628      	mov	r0, r5
 8005c20:	bd70      	pop	{r4, r5, r6, pc}
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	da04      	bge.n	8005c30 <_puts_r+0x60>
 8005c26:	69a2      	ldr	r2, [r4, #24]
 8005c28:	429a      	cmp	r2, r3
 8005c2a:	dc17      	bgt.n	8005c5c <_puts_r+0x8c>
 8005c2c:	290a      	cmp	r1, #10
 8005c2e:	d015      	beq.n	8005c5c <_puts_r+0x8c>
 8005c30:	6823      	ldr	r3, [r4, #0]
 8005c32:	1c5a      	adds	r2, r3, #1
 8005c34:	6022      	str	r2, [r4, #0]
 8005c36:	7019      	strb	r1, [r3, #0]
 8005c38:	68a3      	ldr	r3, [r4, #8]
 8005c3a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8005c3e:	3b01      	subs	r3, #1
 8005c40:	60a3      	str	r3, [r4, #8]
 8005c42:	2900      	cmp	r1, #0
 8005c44:	d1ed      	bne.n	8005c22 <_puts_r+0x52>
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	da11      	bge.n	8005c6e <_puts_r+0x9e>
 8005c4a:	4622      	mov	r2, r4
 8005c4c:	210a      	movs	r1, #10
 8005c4e:	4628      	mov	r0, r5
 8005c50:	f000 f85f 	bl	8005d12 <__swbuf_r>
 8005c54:	3001      	adds	r0, #1
 8005c56:	d0d7      	beq.n	8005c08 <_puts_r+0x38>
 8005c58:	250a      	movs	r5, #10
 8005c5a:	e7d7      	b.n	8005c0c <_puts_r+0x3c>
 8005c5c:	4622      	mov	r2, r4
 8005c5e:	4628      	mov	r0, r5
 8005c60:	f000 f857 	bl	8005d12 <__swbuf_r>
 8005c64:	3001      	adds	r0, #1
 8005c66:	d1e7      	bne.n	8005c38 <_puts_r+0x68>
 8005c68:	e7ce      	b.n	8005c08 <_puts_r+0x38>
 8005c6a:	3e01      	subs	r6, #1
 8005c6c:	e7e4      	b.n	8005c38 <_puts_r+0x68>
 8005c6e:	6823      	ldr	r3, [r4, #0]
 8005c70:	1c5a      	adds	r2, r3, #1
 8005c72:	6022      	str	r2, [r4, #0]
 8005c74:	220a      	movs	r2, #10
 8005c76:	701a      	strb	r2, [r3, #0]
 8005c78:	e7ee      	b.n	8005c58 <_puts_r+0x88>
	...

08005c7c <puts>:
 8005c7c:	4b02      	ldr	r3, [pc, #8]	@ (8005c88 <puts+0xc>)
 8005c7e:	4601      	mov	r1, r0
 8005c80:	6818      	ldr	r0, [r3, #0]
 8005c82:	f7ff bfa5 	b.w	8005bd0 <_puts_r>
 8005c86:	bf00      	nop
 8005c88:	20000018 	.word	0x20000018

08005c8c <__sread>:
 8005c8c:	b510      	push	{r4, lr}
 8005c8e:	460c      	mov	r4, r1
 8005c90:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c94:	f000 f8fc 	bl	8005e90 <_read_r>
 8005c98:	2800      	cmp	r0, #0
 8005c9a:	bfab      	itete	ge
 8005c9c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005c9e:	89a3      	ldrhlt	r3, [r4, #12]
 8005ca0:	181b      	addge	r3, r3, r0
 8005ca2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005ca6:	bfac      	ite	ge
 8005ca8:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005caa:	81a3      	strhlt	r3, [r4, #12]
 8005cac:	bd10      	pop	{r4, pc}

08005cae <__swrite>:
 8005cae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005cb2:	461f      	mov	r7, r3
 8005cb4:	898b      	ldrh	r3, [r1, #12]
 8005cb6:	05db      	lsls	r3, r3, #23
 8005cb8:	4605      	mov	r5, r0
 8005cba:	460c      	mov	r4, r1
 8005cbc:	4616      	mov	r6, r2
 8005cbe:	d505      	bpl.n	8005ccc <__swrite+0x1e>
 8005cc0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005cc4:	2302      	movs	r3, #2
 8005cc6:	2200      	movs	r2, #0
 8005cc8:	f000 f8d0 	bl	8005e6c <_lseek_r>
 8005ccc:	89a3      	ldrh	r3, [r4, #12]
 8005cce:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005cd2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005cd6:	81a3      	strh	r3, [r4, #12]
 8005cd8:	4632      	mov	r2, r6
 8005cda:	463b      	mov	r3, r7
 8005cdc:	4628      	mov	r0, r5
 8005cde:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005ce2:	f000 b8e7 	b.w	8005eb4 <_write_r>

08005ce6 <__sseek>:
 8005ce6:	b510      	push	{r4, lr}
 8005ce8:	460c      	mov	r4, r1
 8005cea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005cee:	f000 f8bd 	bl	8005e6c <_lseek_r>
 8005cf2:	1c43      	adds	r3, r0, #1
 8005cf4:	89a3      	ldrh	r3, [r4, #12]
 8005cf6:	bf15      	itete	ne
 8005cf8:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005cfa:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005cfe:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005d02:	81a3      	strheq	r3, [r4, #12]
 8005d04:	bf18      	it	ne
 8005d06:	81a3      	strhne	r3, [r4, #12]
 8005d08:	bd10      	pop	{r4, pc}

08005d0a <__sclose>:
 8005d0a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005d0e:	f000 b89d 	b.w	8005e4c <_close_r>

08005d12 <__swbuf_r>:
 8005d12:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d14:	460e      	mov	r6, r1
 8005d16:	4614      	mov	r4, r2
 8005d18:	4605      	mov	r5, r0
 8005d1a:	b118      	cbz	r0, 8005d24 <__swbuf_r+0x12>
 8005d1c:	6a03      	ldr	r3, [r0, #32]
 8005d1e:	b90b      	cbnz	r3, 8005d24 <__swbuf_r+0x12>
 8005d20:	f7ff ff0e 	bl	8005b40 <__sinit>
 8005d24:	69a3      	ldr	r3, [r4, #24]
 8005d26:	60a3      	str	r3, [r4, #8]
 8005d28:	89a3      	ldrh	r3, [r4, #12]
 8005d2a:	071a      	lsls	r2, r3, #28
 8005d2c:	d501      	bpl.n	8005d32 <__swbuf_r+0x20>
 8005d2e:	6923      	ldr	r3, [r4, #16]
 8005d30:	b943      	cbnz	r3, 8005d44 <__swbuf_r+0x32>
 8005d32:	4621      	mov	r1, r4
 8005d34:	4628      	mov	r0, r5
 8005d36:	f000 f82b 	bl	8005d90 <__swsetup_r>
 8005d3a:	b118      	cbz	r0, 8005d44 <__swbuf_r+0x32>
 8005d3c:	f04f 37ff 	mov.w	r7, #4294967295
 8005d40:	4638      	mov	r0, r7
 8005d42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005d44:	6823      	ldr	r3, [r4, #0]
 8005d46:	6922      	ldr	r2, [r4, #16]
 8005d48:	1a98      	subs	r0, r3, r2
 8005d4a:	6963      	ldr	r3, [r4, #20]
 8005d4c:	b2f6      	uxtb	r6, r6
 8005d4e:	4283      	cmp	r3, r0
 8005d50:	4637      	mov	r7, r6
 8005d52:	dc05      	bgt.n	8005d60 <__swbuf_r+0x4e>
 8005d54:	4621      	mov	r1, r4
 8005d56:	4628      	mov	r0, r5
 8005d58:	f000 fd36 	bl	80067c8 <_fflush_r>
 8005d5c:	2800      	cmp	r0, #0
 8005d5e:	d1ed      	bne.n	8005d3c <__swbuf_r+0x2a>
 8005d60:	68a3      	ldr	r3, [r4, #8]
 8005d62:	3b01      	subs	r3, #1
 8005d64:	60a3      	str	r3, [r4, #8]
 8005d66:	6823      	ldr	r3, [r4, #0]
 8005d68:	1c5a      	adds	r2, r3, #1
 8005d6a:	6022      	str	r2, [r4, #0]
 8005d6c:	701e      	strb	r6, [r3, #0]
 8005d6e:	6962      	ldr	r2, [r4, #20]
 8005d70:	1c43      	adds	r3, r0, #1
 8005d72:	429a      	cmp	r2, r3
 8005d74:	d004      	beq.n	8005d80 <__swbuf_r+0x6e>
 8005d76:	89a3      	ldrh	r3, [r4, #12]
 8005d78:	07db      	lsls	r3, r3, #31
 8005d7a:	d5e1      	bpl.n	8005d40 <__swbuf_r+0x2e>
 8005d7c:	2e0a      	cmp	r6, #10
 8005d7e:	d1df      	bne.n	8005d40 <__swbuf_r+0x2e>
 8005d80:	4621      	mov	r1, r4
 8005d82:	4628      	mov	r0, r5
 8005d84:	f000 fd20 	bl	80067c8 <_fflush_r>
 8005d88:	2800      	cmp	r0, #0
 8005d8a:	d0d9      	beq.n	8005d40 <__swbuf_r+0x2e>
 8005d8c:	e7d6      	b.n	8005d3c <__swbuf_r+0x2a>
	...

08005d90 <__swsetup_r>:
 8005d90:	b538      	push	{r3, r4, r5, lr}
 8005d92:	4b29      	ldr	r3, [pc, #164]	@ (8005e38 <__swsetup_r+0xa8>)
 8005d94:	4605      	mov	r5, r0
 8005d96:	6818      	ldr	r0, [r3, #0]
 8005d98:	460c      	mov	r4, r1
 8005d9a:	b118      	cbz	r0, 8005da4 <__swsetup_r+0x14>
 8005d9c:	6a03      	ldr	r3, [r0, #32]
 8005d9e:	b90b      	cbnz	r3, 8005da4 <__swsetup_r+0x14>
 8005da0:	f7ff fece 	bl	8005b40 <__sinit>
 8005da4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005da8:	0719      	lsls	r1, r3, #28
 8005daa:	d422      	bmi.n	8005df2 <__swsetup_r+0x62>
 8005dac:	06da      	lsls	r2, r3, #27
 8005dae:	d407      	bmi.n	8005dc0 <__swsetup_r+0x30>
 8005db0:	2209      	movs	r2, #9
 8005db2:	602a      	str	r2, [r5, #0]
 8005db4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005db8:	81a3      	strh	r3, [r4, #12]
 8005dba:	f04f 30ff 	mov.w	r0, #4294967295
 8005dbe:	e033      	b.n	8005e28 <__swsetup_r+0x98>
 8005dc0:	0758      	lsls	r0, r3, #29
 8005dc2:	d512      	bpl.n	8005dea <__swsetup_r+0x5a>
 8005dc4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005dc6:	b141      	cbz	r1, 8005dda <__swsetup_r+0x4a>
 8005dc8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005dcc:	4299      	cmp	r1, r3
 8005dce:	d002      	beq.n	8005dd6 <__swsetup_r+0x46>
 8005dd0:	4628      	mov	r0, r5
 8005dd2:	f000 f8af 	bl	8005f34 <_free_r>
 8005dd6:	2300      	movs	r3, #0
 8005dd8:	6363      	str	r3, [r4, #52]	@ 0x34
 8005dda:	89a3      	ldrh	r3, [r4, #12]
 8005ddc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8005de0:	81a3      	strh	r3, [r4, #12]
 8005de2:	2300      	movs	r3, #0
 8005de4:	6063      	str	r3, [r4, #4]
 8005de6:	6923      	ldr	r3, [r4, #16]
 8005de8:	6023      	str	r3, [r4, #0]
 8005dea:	89a3      	ldrh	r3, [r4, #12]
 8005dec:	f043 0308 	orr.w	r3, r3, #8
 8005df0:	81a3      	strh	r3, [r4, #12]
 8005df2:	6923      	ldr	r3, [r4, #16]
 8005df4:	b94b      	cbnz	r3, 8005e0a <__swsetup_r+0x7a>
 8005df6:	89a3      	ldrh	r3, [r4, #12]
 8005df8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8005dfc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005e00:	d003      	beq.n	8005e0a <__swsetup_r+0x7a>
 8005e02:	4621      	mov	r1, r4
 8005e04:	4628      	mov	r0, r5
 8005e06:	f000 fd2d 	bl	8006864 <__smakebuf_r>
 8005e0a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005e0e:	f013 0201 	ands.w	r2, r3, #1
 8005e12:	d00a      	beq.n	8005e2a <__swsetup_r+0x9a>
 8005e14:	2200      	movs	r2, #0
 8005e16:	60a2      	str	r2, [r4, #8]
 8005e18:	6962      	ldr	r2, [r4, #20]
 8005e1a:	4252      	negs	r2, r2
 8005e1c:	61a2      	str	r2, [r4, #24]
 8005e1e:	6922      	ldr	r2, [r4, #16]
 8005e20:	b942      	cbnz	r2, 8005e34 <__swsetup_r+0xa4>
 8005e22:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8005e26:	d1c5      	bne.n	8005db4 <__swsetup_r+0x24>
 8005e28:	bd38      	pop	{r3, r4, r5, pc}
 8005e2a:	0799      	lsls	r1, r3, #30
 8005e2c:	bf58      	it	pl
 8005e2e:	6962      	ldrpl	r2, [r4, #20]
 8005e30:	60a2      	str	r2, [r4, #8]
 8005e32:	e7f4      	b.n	8005e1e <__swsetup_r+0x8e>
 8005e34:	2000      	movs	r0, #0
 8005e36:	e7f7      	b.n	8005e28 <__swsetup_r+0x98>
 8005e38:	20000018 	.word	0x20000018

08005e3c <memset>:
 8005e3c:	4402      	add	r2, r0
 8005e3e:	4603      	mov	r3, r0
 8005e40:	4293      	cmp	r3, r2
 8005e42:	d100      	bne.n	8005e46 <memset+0xa>
 8005e44:	4770      	bx	lr
 8005e46:	f803 1b01 	strb.w	r1, [r3], #1
 8005e4a:	e7f9      	b.n	8005e40 <memset+0x4>

08005e4c <_close_r>:
 8005e4c:	b538      	push	{r3, r4, r5, lr}
 8005e4e:	4d06      	ldr	r5, [pc, #24]	@ (8005e68 <_close_r+0x1c>)
 8005e50:	2300      	movs	r3, #0
 8005e52:	4604      	mov	r4, r0
 8005e54:	4608      	mov	r0, r1
 8005e56:	602b      	str	r3, [r5, #0]
 8005e58:	f7fb f96f 	bl	800113a <_close>
 8005e5c:	1c43      	adds	r3, r0, #1
 8005e5e:	d102      	bne.n	8005e66 <_close_r+0x1a>
 8005e60:	682b      	ldr	r3, [r5, #0]
 8005e62:	b103      	cbz	r3, 8005e66 <_close_r+0x1a>
 8005e64:	6023      	str	r3, [r4, #0]
 8005e66:	bd38      	pop	{r3, r4, r5, pc}
 8005e68:	20000804 	.word	0x20000804

08005e6c <_lseek_r>:
 8005e6c:	b538      	push	{r3, r4, r5, lr}
 8005e6e:	4d07      	ldr	r5, [pc, #28]	@ (8005e8c <_lseek_r+0x20>)
 8005e70:	4604      	mov	r4, r0
 8005e72:	4608      	mov	r0, r1
 8005e74:	4611      	mov	r1, r2
 8005e76:	2200      	movs	r2, #0
 8005e78:	602a      	str	r2, [r5, #0]
 8005e7a:	461a      	mov	r2, r3
 8005e7c:	f7fb f984 	bl	8001188 <_lseek>
 8005e80:	1c43      	adds	r3, r0, #1
 8005e82:	d102      	bne.n	8005e8a <_lseek_r+0x1e>
 8005e84:	682b      	ldr	r3, [r5, #0]
 8005e86:	b103      	cbz	r3, 8005e8a <_lseek_r+0x1e>
 8005e88:	6023      	str	r3, [r4, #0]
 8005e8a:	bd38      	pop	{r3, r4, r5, pc}
 8005e8c:	20000804 	.word	0x20000804

08005e90 <_read_r>:
 8005e90:	b538      	push	{r3, r4, r5, lr}
 8005e92:	4d07      	ldr	r5, [pc, #28]	@ (8005eb0 <_read_r+0x20>)
 8005e94:	4604      	mov	r4, r0
 8005e96:	4608      	mov	r0, r1
 8005e98:	4611      	mov	r1, r2
 8005e9a:	2200      	movs	r2, #0
 8005e9c:	602a      	str	r2, [r5, #0]
 8005e9e:	461a      	mov	r2, r3
 8005ea0:	f7fb f912 	bl	80010c8 <_read>
 8005ea4:	1c43      	adds	r3, r0, #1
 8005ea6:	d102      	bne.n	8005eae <_read_r+0x1e>
 8005ea8:	682b      	ldr	r3, [r5, #0]
 8005eaa:	b103      	cbz	r3, 8005eae <_read_r+0x1e>
 8005eac:	6023      	str	r3, [r4, #0]
 8005eae:	bd38      	pop	{r3, r4, r5, pc}
 8005eb0:	20000804 	.word	0x20000804

08005eb4 <_write_r>:
 8005eb4:	b538      	push	{r3, r4, r5, lr}
 8005eb6:	4d07      	ldr	r5, [pc, #28]	@ (8005ed4 <_write_r+0x20>)
 8005eb8:	4604      	mov	r4, r0
 8005eba:	4608      	mov	r0, r1
 8005ebc:	4611      	mov	r1, r2
 8005ebe:	2200      	movs	r2, #0
 8005ec0:	602a      	str	r2, [r5, #0]
 8005ec2:	461a      	mov	r2, r3
 8005ec4:	f7fb f91d 	bl	8001102 <_write>
 8005ec8:	1c43      	adds	r3, r0, #1
 8005eca:	d102      	bne.n	8005ed2 <_write_r+0x1e>
 8005ecc:	682b      	ldr	r3, [r5, #0]
 8005ece:	b103      	cbz	r3, 8005ed2 <_write_r+0x1e>
 8005ed0:	6023      	str	r3, [r4, #0]
 8005ed2:	bd38      	pop	{r3, r4, r5, pc}
 8005ed4:	20000804 	.word	0x20000804

08005ed8 <__errno>:
 8005ed8:	4b01      	ldr	r3, [pc, #4]	@ (8005ee0 <__errno+0x8>)
 8005eda:	6818      	ldr	r0, [r3, #0]
 8005edc:	4770      	bx	lr
 8005ede:	bf00      	nop
 8005ee0:	20000018 	.word	0x20000018

08005ee4 <__libc_init_array>:
 8005ee4:	b570      	push	{r4, r5, r6, lr}
 8005ee6:	4d0d      	ldr	r5, [pc, #52]	@ (8005f1c <__libc_init_array+0x38>)
 8005ee8:	4c0d      	ldr	r4, [pc, #52]	@ (8005f20 <__libc_init_array+0x3c>)
 8005eea:	1b64      	subs	r4, r4, r5
 8005eec:	10a4      	asrs	r4, r4, #2
 8005eee:	2600      	movs	r6, #0
 8005ef0:	42a6      	cmp	r6, r4
 8005ef2:	d109      	bne.n	8005f08 <__libc_init_array+0x24>
 8005ef4:	4d0b      	ldr	r5, [pc, #44]	@ (8005f24 <__libc_init_array+0x40>)
 8005ef6:	4c0c      	ldr	r4, [pc, #48]	@ (8005f28 <__libc_init_array+0x44>)
 8005ef8:	f000 fd22 	bl	8006940 <_init>
 8005efc:	1b64      	subs	r4, r4, r5
 8005efe:	10a4      	asrs	r4, r4, #2
 8005f00:	2600      	movs	r6, #0
 8005f02:	42a6      	cmp	r6, r4
 8005f04:	d105      	bne.n	8005f12 <__libc_init_array+0x2e>
 8005f06:	bd70      	pop	{r4, r5, r6, pc}
 8005f08:	f855 3b04 	ldr.w	r3, [r5], #4
 8005f0c:	4798      	blx	r3
 8005f0e:	3601      	adds	r6, #1
 8005f10:	e7ee      	b.n	8005ef0 <__libc_init_array+0xc>
 8005f12:	f855 3b04 	ldr.w	r3, [r5], #4
 8005f16:	4798      	blx	r3
 8005f18:	3601      	adds	r6, #1
 8005f1a:	e7f2      	b.n	8005f02 <__libc_init_array+0x1e>
 8005f1c:	08006a4c 	.word	0x08006a4c
 8005f20:	08006a4c 	.word	0x08006a4c
 8005f24:	08006a4c 	.word	0x08006a4c
 8005f28:	08006a50 	.word	0x08006a50

08005f2c <__retarget_lock_init_recursive>:
 8005f2c:	4770      	bx	lr

08005f2e <__retarget_lock_acquire_recursive>:
 8005f2e:	4770      	bx	lr

08005f30 <__retarget_lock_release_recursive>:
 8005f30:	4770      	bx	lr
	...

08005f34 <_free_r>:
 8005f34:	b538      	push	{r3, r4, r5, lr}
 8005f36:	4605      	mov	r5, r0
 8005f38:	2900      	cmp	r1, #0
 8005f3a:	d041      	beq.n	8005fc0 <_free_r+0x8c>
 8005f3c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005f40:	1f0c      	subs	r4, r1, #4
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	bfb8      	it	lt
 8005f46:	18e4      	addlt	r4, r4, r3
 8005f48:	f000 f8e0 	bl	800610c <__malloc_lock>
 8005f4c:	4a1d      	ldr	r2, [pc, #116]	@ (8005fc4 <_free_r+0x90>)
 8005f4e:	6813      	ldr	r3, [r2, #0]
 8005f50:	b933      	cbnz	r3, 8005f60 <_free_r+0x2c>
 8005f52:	6063      	str	r3, [r4, #4]
 8005f54:	6014      	str	r4, [r2, #0]
 8005f56:	4628      	mov	r0, r5
 8005f58:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005f5c:	f000 b8dc 	b.w	8006118 <__malloc_unlock>
 8005f60:	42a3      	cmp	r3, r4
 8005f62:	d908      	bls.n	8005f76 <_free_r+0x42>
 8005f64:	6820      	ldr	r0, [r4, #0]
 8005f66:	1821      	adds	r1, r4, r0
 8005f68:	428b      	cmp	r3, r1
 8005f6a:	bf01      	itttt	eq
 8005f6c:	6819      	ldreq	r1, [r3, #0]
 8005f6e:	685b      	ldreq	r3, [r3, #4]
 8005f70:	1809      	addeq	r1, r1, r0
 8005f72:	6021      	streq	r1, [r4, #0]
 8005f74:	e7ed      	b.n	8005f52 <_free_r+0x1e>
 8005f76:	461a      	mov	r2, r3
 8005f78:	685b      	ldr	r3, [r3, #4]
 8005f7a:	b10b      	cbz	r3, 8005f80 <_free_r+0x4c>
 8005f7c:	42a3      	cmp	r3, r4
 8005f7e:	d9fa      	bls.n	8005f76 <_free_r+0x42>
 8005f80:	6811      	ldr	r1, [r2, #0]
 8005f82:	1850      	adds	r0, r2, r1
 8005f84:	42a0      	cmp	r0, r4
 8005f86:	d10b      	bne.n	8005fa0 <_free_r+0x6c>
 8005f88:	6820      	ldr	r0, [r4, #0]
 8005f8a:	4401      	add	r1, r0
 8005f8c:	1850      	adds	r0, r2, r1
 8005f8e:	4283      	cmp	r3, r0
 8005f90:	6011      	str	r1, [r2, #0]
 8005f92:	d1e0      	bne.n	8005f56 <_free_r+0x22>
 8005f94:	6818      	ldr	r0, [r3, #0]
 8005f96:	685b      	ldr	r3, [r3, #4]
 8005f98:	6053      	str	r3, [r2, #4]
 8005f9a:	4408      	add	r0, r1
 8005f9c:	6010      	str	r0, [r2, #0]
 8005f9e:	e7da      	b.n	8005f56 <_free_r+0x22>
 8005fa0:	d902      	bls.n	8005fa8 <_free_r+0x74>
 8005fa2:	230c      	movs	r3, #12
 8005fa4:	602b      	str	r3, [r5, #0]
 8005fa6:	e7d6      	b.n	8005f56 <_free_r+0x22>
 8005fa8:	6820      	ldr	r0, [r4, #0]
 8005faa:	1821      	adds	r1, r4, r0
 8005fac:	428b      	cmp	r3, r1
 8005fae:	bf04      	itt	eq
 8005fb0:	6819      	ldreq	r1, [r3, #0]
 8005fb2:	685b      	ldreq	r3, [r3, #4]
 8005fb4:	6063      	str	r3, [r4, #4]
 8005fb6:	bf04      	itt	eq
 8005fb8:	1809      	addeq	r1, r1, r0
 8005fba:	6021      	streq	r1, [r4, #0]
 8005fbc:	6054      	str	r4, [r2, #4]
 8005fbe:	e7ca      	b.n	8005f56 <_free_r+0x22>
 8005fc0:	bd38      	pop	{r3, r4, r5, pc}
 8005fc2:	bf00      	nop
 8005fc4:	20000810 	.word	0x20000810

08005fc8 <sbrk_aligned>:
 8005fc8:	b570      	push	{r4, r5, r6, lr}
 8005fca:	4e0f      	ldr	r6, [pc, #60]	@ (8006008 <sbrk_aligned+0x40>)
 8005fcc:	460c      	mov	r4, r1
 8005fce:	6831      	ldr	r1, [r6, #0]
 8005fd0:	4605      	mov	r5, r0
 8005fd2:	b911      	cbnz	r1, 8005fda <sbrk_aligned+0x12>
 8005fd4:	f000 fca4 	bl	8006920 <_sbrk_r>
 8005fd8:	6030      	str	r0, [r6, #0]
 8005fda:	4621      	mov	r1, r4
 8005fdc:	4628      	mov	r0, r5
 8005fde:	f000 fc9f 	bl	8006920 <_sbrk_r>
 8005fe2:	1c43      	adds	r3, r0, #1
 8005fe4:	d103      	bne.n	8005fee <sbrk_aligned+0x26>
 8005fe6:	f04f 34ff 	mov.w	r4, #4294967295
 8005fea:	4620      	mov	r0, r4
 8005fec:	bd70      	pop	{r4, r5, r6, pc}
 8005fee:	1cc4      	adds	r4, r0, #3
 8005ff0:	f024 0403 	bic.w	r4, r4, #3
 8005ff4:	42a0      	cmp	r0, r4
 8005ff6:	d0f8      	beq.n	8005fea <sbrk_aligned+0x22>
 8005ff8:	1a21      	subs	r1, r4, r0
 8005ffa:	4628      	mov	r0, r5
 8005ffc:	f000 fc90 	bl	8006920 <_sbrk_r>
 8006000:	3001      	adds	r0, #1
 8006002:	d1f2      	bne.n	8005fea <sbrk_aligned+0x22>
 8006004:	e7ef      	b.n	8005fe6 <sbrk_aligned+0x1e>
 8006006:	bf00      	nop
 8006008:	2000080c 	.word	0x2000080c

0800600c <_malloc_r>:
 800600c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006010:	1ccd      	adds	r5, r1, #3
 8006012:	f025 0503 	bic.w	r5, r5, #3
 8006016:	3508      	adds	r5, #8
 8006018:	2d0c      	cmp	r5, #12
 800601a:	bf38      	it	cc
 800601c:	250c      	movcc	r5, #12
 800601e:	2d00      	cmp	r5, #0
 8006020:	4606      	mov	r6, r0
 8006022:	db01      	blt.n	8006028 <_malloc_r+0x1c>
 8006024:	42a9      	cmp	r1, r5
 8006026:	d904      	bls.n	8006032 <_malloc_r+0x26>
 8006028:	230c      	movs	r3, #12
 800602a:	6033      	str	r3, [r6, #0]
 800602c:	2000      	movs	r0, #0
 800602e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006032:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006108 <_malloc_r+0xfc>
 8006036:	f000 f869 	bl	800610c <__malloc_lock>
 800603a:	f8d8 3000 	ldr.w	r3, [r8]
 800603e:	461c      	mov	r4, r3
 8006040:	bb44      	cbnz	r4, 8006094 <_malloc_r+0x88>
 8006042:	4629      	mov	r1, r5
 8006044:	4630      	mov	r0, r6
 8006046:	f7ff ffbf 	bl	8005fc8 <sbrk_aligned>
 800604a:	1c43      	adds	r3, r0, #1
 800604c:	4604      	mov	r4, r0
 800604e:	d158      	bne.n	8006102 <_malloc_r+0xf6>
 8006050:	f8d8 4000 	ldr.w	r4, [r8]
 8006054:	4627      	mov	r7, r4
 8006056:	2f00      	cmp	r7, #0
 8006058:	d143      	bne.n	80060e2 <_malloc_r+0xd6>
 800605a:	2c00      	cmp	r4, #0
 800605c:	d04b      	beq.n	80060f6 <_malloc_r+0xea>
 800605e:	6823      	ldr	r3, [r4, #0]
 8006060:	4639      	mov	r1, r7
 8006062:	4630      	mov	r0, r6
 8006064:	eb04 0903 	add.w	r9, r4, r3
 8006068:	f000 fc5a 	bl	8006920 <_sbrk_r>
 800606c:	4581      	cmp	r9, r0
 800606e:	d142      	bne.n	80060f6 <_malloc_r+0xea>
 8006070:	6821      	ldr	r1, [r4, #0]
 8006072:	1a6d      	subs	r5, r5, r1
 8006074:	4629      	mov	r1, r5
 8006076:	4630      	mov	r0, r6
 8006078:	f7ff ffa6 	bl	8005fc8 <sbrk_aligned>
 800607c:	3001      	adds	r0, #1
 800607e:	d03a      	beq.n	80060f6 <_malloc_r+0xea>
 8006080:	6823      	ldr	r3, [r4, #0]
 8006082:	442b      	add	r3, r5
 8006084:	6023      	str	r3, [r4, #0]
 8006086:	f8d8 3000 	ldr.w	r3, [r8]
 800608a:	685a      	ldr	r2, [r3, #4]
 800608c:	bb62      	cbnz	r2, 80060e8 <_malloc_r+0xdc>
 800608e:	f8c8 7000 	str.w	r7, [r8]
 8006092:	e00f      	b.n	80060b4 <_malloc_r+0xa8>
 8006094:	6822      	ldr	r2, [r4, #0]
 8006096:	1b52      	subs	r2, r2, r5
 8006098:	d420      	bmi.n	80060dc <_malloc_r+0xd0>
 800609a:	2a0b      	cmp	r2, #11
 800609c:	d917      	bls.n	80060ce <_malloc_r+0xc2>
 800609e:	1961      	adds	r1, r4, r5
 80060a0:	42a3      	cmp	r3, r4
 80060a2:	6025      	str	r5, [r4, #0]
 80060a4:	bf18      	it	ne
 80060a6:	6059      	strne	r1, [r3, #4]
 80060a8:	6863      	ldr	r3, [r4, #4]
 80060aa:	bf08      	it	eq
 80060ac:	f8c8 1000 	streq.w	r1, [r8]
 80060b0:	5162      	str	r2, [r4, r5]
 80060b2:	604b      	str	r3, [r1, #4]
 80060b4:	4630      	mov	r0, r6
 80060b6:	f000 f82f 	bl	8006118 <__malloc_unlock>
 80060ba:	f104 000b 	add.w	r0, r4, #11
 80060be:	1d23      	adds	r3, r4, #4
 80060c0:	f020 0007 	bic.w	r0, r0, #7
 80060c4:	1ac2      	subs	r2, r0, r3
 80060c6:	bf1c      	itt	ne
 80060c8:	1a1b      	subne	r3, r3, r0
 80060ca:	50a3      	strne	r3, [r4, r2]
 80060cc:	e7af      	b.n	800602e <_malloc_r+0x22>
 80060ce:	6862      	ldr	r2, [r4, #4]
 80060d0:	42a3      	cmp	r3, r4
 80060d2:	bf0c      	ite	eq
 80060d4:	f8c8 2000 	streq.w	r2, [r8]
 80060d8:	605a      	strne	r2, [r3, #4]
 80060da:	e7eb      	b.n	80060b4 <_malloc_r+0xa8>
 80060dc:	4623      	mov	r3, r4
 80060de:	6864      	ldr	r4, [r4, #4]
 80060e0:	e7ae      	b.n	8006040 <_malloc_r+0x34>
 80060e2:	463c      	mov	r4, r7
 80060e4:	687f      	ldr	r7, [r7, #4]
 80060e6:	e7b6      	b.n	8006056 <_malloc_r+0x4a>
 80060e8:	461a      	mov	r2, r3
 80060ea:	685b      	ldr	r3, [r3, #4]
 80060ec:	42a3      	cmp	r3, r4
 80060ee:	d1fb      	bne.n	80060e8 <_malloc_r+0xdc>
 80060f0:	2300      	movs	r3, #0
 80060f2:	6053      	str	r3, [r2, #4]
 80060f4:	e7de      	b.n	80060b4 <_malloc_r+0xa8>
 80060f6:	230c      	movs	r3, #12
 80060f8:	6033      	str	r3, [r6, #0]
 80060fa:	4630      	mov	r0, r6
 80060fc:	f000 f80c 	bl	8006118 <__malloc_unlock>
 8006100:	e794      	b.n	800602c <_malloc_r+0x20>
 8006102:	6005      	str	r5, [r0, #0]
 8006104:	e7d6      	b.n	80060b4 <_malloc_r+0xa8>
 8006106:	bf00      	nop
 8006108:	20000810 	.word	0x20000810

0800610c <__malloc_lock>:
 800610c:	4801      	ldr	r0, [pc, #4]	@ (8006114 <__malloc_lock+0x8>)
 800610e:	f7ff bf0e 	b.w	8005f2e <__retarget_lock_acquire_recursive>
 8006112:	bf00      	nop
 8006114:	20000808 	.word	0x20000808

08006118 <__malloc_unlock>:
 8006118:	4801      	ldr	r0, [pc, #4]	@ (8006120 <__malloc_unlock+0x8>)
 800611a:	f7ff bf09 	b.w	8005f30 <__retarget_lock_release_recursive>
 800611e:	bf00      	nop
 8006120:	20000808 	.word	0x20000808

08006124 <__sfputc_r>:
 8006124:	6893      	ldr	r3, [r2, #8]
 8006126:	3b01      	subs	r3, #1
 8006128:	2b00      	cmp	r3, #0
 800612a:	b410      	push	{r4}
 800612c:	6093      	str	r3, [r2, #8]
 800612e:	da08      	bge.n	8006142 <__sfputc_r+0x1e>
 8006130:	6994      	ldr	r4, [r2, #24]
 8006132:	42a3      	cmp	r3, r4
 8006134:	db01      	blt.n	800613a <__sfputc_r+0x16>
 8006136:	290a      	cmp	r1, #10
 8006138:	d103      	bne.n	8006142 <__sfputc_r+0x1e>
 800613a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800613e:	f7ff bde8 	b.w	8005d12 <__swbuf_r>
 8006142:	6813      	ldr	r3, [r2, #0]
 8006144:	1c58      	adds	r0, r3, #1
 8006146:	6010      	str	r0, [r2, #0]
 8006148:	7019      	strb	r1, [r3, #0]
 800614a:	4608      	mov	r0, r1
 800614c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006150:	4770      	bx	lr

08006152 <__sfputs_r>:
 8006152:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006154:	4606      	mov	r6, r0
 8006156:	460f      	mov	r7, r1
 8006158:	4614      	mov	r4, r2
 800615a:	18d5      	adds	r5, r2, r3
 800615c:	42ac      	cmp	r4, r5
 800615e:	d101      	bne.n	8006164 <__sfputs_r+0x12>
 8006160:	2000      	movs	r0, #0
 8006162:	e007      	b.n	8006174 <__sfputs_r+0x22>
 8006164:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006168:	463a      	mov	r2, r7
 800616a:	4630      	mov	r0, r6
 800616c:	f7ff ffda 	bl	8006124 <__sfputc_r>
 8006170:	1c43      	adds	r3, r0, #1
 8006172:	d1f3      	bne.n	800615c <__sfputs_r+0xa>
 8006174:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006178 <_vfiprintf_r>:
 8006178:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800617c:	460d      	mov	r5, r1
 800617e:	b09d      	sub	sp, #116	@ 0x74
 8006180:	4614      	mov	r4, r2
 8006182:	4698      	mov	r8, r3
 8006184:	4606      	mov	r6, r0
 8006186:	b118      	cbz	r0, 8006190 <_vfiprintf_r+0x18>
 8006188:	6a03      	ldr	r3, [r0, #32]
 800618a:	b90b      	cbnz	r3, 8006190 <_vfiprintf_r+0x18>
 800618c:	f7ff fcd8 	bl	8005b40 <__sinit>
 8006190:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006192:	07d9      	lsls	r1, r3, #31
 8006194:	d405      	bmi.n	80061a2 <_vfiprintf_r+0x2a>
 8006196:	89ab      	ldrh	r3, [r5, #12]
 8006198:	059a      	lsls	r2, r3, #22
 800619a:	d402      	bmi.n	80061a2 <_vfiprintf_r+0x2a>
 800619c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800619e:	f7ff fec6 	bl	8005f2e <__retarget_lock_acquire_recursive>
 80061a2:	89ab      	ldrh	r3, [r5, #12]
 80061a4:	071b      	lsls	r3, r3, #28
 80061a6:	d501      	bpl.n	80061ac <_vfiprintf_r+0x34>
 80061a8:	692b      	ldr	r3, [r5, #16]
 80061aa:	b99b      	cbnz	r3, 80061d4 <_vfiprintf_r+0x5c>
 80061ac:	4629      	mov	r1, r5
 80061ae:	4630      	mov	r0, r6
 80061b0:	f7ff fdee 	bl	8005d90 <__swsetup_r>
 80061b4:	b170      	cbz	r0, 80061d4 <_vfiprintf_r+0x5c>
 80061b6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80061b8:	07dc      	lsls	r4, r3, #31
 80061ba:	d504      	bpl.n	80061c6 <_vfiprintf_r+0x4e>
 80061bc:	f04f 30ff 	mov.w	r0, #4294967295
 80061c0:	b01d      	add	sp, #116	@ 0x74
 80061c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80061c6:	89ab      	ldrh	r3, [r5, #12]
 80061c8:	0598      	lsls	r0, r3, #22
 80061ca:	d4f7      	bmi.n	80061bc <_vfiprintf_r+0x44>
 80061cc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80061ce:	f7ff feaf 	bl	8005f30 <__retarget_lock_release_recursive>
 80061d2:	e7f3      	b.n	80061bc <_vfiprintf_r+0x44>
 80061d4:	2300      	movs	r3, #0
 80061d6:	9309      	str	r3, [sp, #36]	@ 0x24
 80061d8:	2320      	movs	r3, #32
 80061da:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80061de:	f8cd 800c 	str.w	r8, [sp, #12]
 80061e2:	2330      	movs	r3, #48	@ 0x30
 80061e4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8006394 <_vfiprintf_r+0x21c>
 80061e8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80061ec:	f04f 0901 	mov.w	r9, #1
 80061f0:	4623      	mov	r3, r4
 80061f2:	469a      	mov	sl, r3
 80061f4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80061f8:	b10a      	cbz	r2, 80061fe <_vfiprintf_r+0x86>
 80061fa:	2a25      	cmp	r2, #37	@ 0x25
 80061fc:	d1f9      	bne.n	80061f2 <_vfiprintf_r+0x7a>
 80061fe:	ebba 0b04 	subs.w	fp, sl, r4
 8006202:	d00b      	beq.n	800621c <_vfiprintf_r+0xa4>
 8006204:	465b      	mov	r3, fp
 8006206:	4622      	mov	r2, r4
 8006208:	4629      	mov	r1, r5
 800620a:	4630      	mov	r0, r6
 800620c:	f7ff ffa1 	bl	8006152 <__sfputs_r>
 8006210:	3001      	adds	r0, #1
 8006212:	f000 80a7 	beq.w	8006364 <_vfiprintf_r+0x1ec>
 8006216:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006218:	445a      	add	r2, fp
 800621a:	9209      	str	r2, [sp, #36]	@ 0x24
 800621c:	f89a 3000 	ldrb.w	r3, [sl]
 8006220:	2b00      	cmp	r3, #0
 8006222:	f000 809f 	beq.w	8006364 <_vfiprintf_r+0x1ec>
 8006226:	2300      	movs	r3, #0
 8006228:	f04f 32ff 	mov.w	r2, #4294967295
 800622c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006230:	f10a 0a01 	add.w	sl, sl, #1
 8006234:	9304      	str	r3, [sp, #16]
 8006236:	9307      	str	r3, [sp, #28]
 8006238:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800623c:	931a      	str	r3, [sp, #104]	@ 0x68
 800623e:	4654      	mov	r4, sl
 8006240:	2205      	movs	r2, #5
 8006242:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006246:	4853      	ldr	r0, [pc, #332]	@ (8006394 <_vfiprintf_r+0x21c>)
 8006248:	f7f9 ffd2 	bl	80001f0 <memchr>
 800624c:	9a04      	ldr	r2, [sp, #16]
 800624e:	b9d8      	cbnz	r0, 8006288 <_vfiprintf_r+0x110>
 8006250:	06d1      	lsls	r1, r2, #27
 8006252:	bf44      	itt	mi
 8006254:	2320      	movmi	r3, #32
 8006256:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800625a:	0713      	lsls	r3, r2, #28
 800625c:	bf44      	itt	mi
 800625e:	232b      	movmi	r3, #43	@ 0x2b
 8006260:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006264:	f89a 3000 	ldrb.w	r3, [sl]
 8006268:	2b2a      	cmp	r3, #42	@ 0x2a
 800626a:	d015      	beq.n	8006298 <_vfiprintf_r+0x120>
 800626c:	9a07      	ldr	r2, [sp, #28]
 800626e:	4654      	mov	r4, sl
 8006270:	2000      	movs	r0, #0
 8006272:	f04f 0c0a 	mov.w	ip, #10
 8006276:	4621      	mov	r1, r4
 8006278:	f811 3b01 	ldrb.w	r3, [r1], #1
 800627c:	3b30      	subs	r3, #48	@ 0x30
 800627e:	2b09      	cmp	r3, #9
 8006280:	d94b      	bls.n	800631a <_vfiprintf_r+0x1a2>
 8006282:	b1b0      	cbz	r0, 80062b2 <_vfiprintf_r+0x13a>
 8006284:	9207      	str	r2, [sp, #28]
 8006286:	e014      	b.n	80062b2 <_vfiprintf_r+0x13a>
 8006288:	eba0 0308 	sub.w	r3, r0, r8
 800628c:	fa09 f303 	lsl.w	r3, r9, r3
 8006290:	4313      	orrs	r3, r2
 8006292:	9304      	str	r3, [sp, #16]
 8006294:	46a2      	mov	sl, r4
 8006296:	e7d2      	b.n	800623e <_vfiprintf_r+0xc6>
 8006298:	9b03      	ldr	r3, [sp, #12]
 800629a:	1d19      	adds	r1, r3, #4
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	9103      	str	r1, [sp, #12]
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	bfbb      	ittet	lt
 80062a4:	425b      	neglt	r3, r3
 80062a6:	f042 0202 	orrlt.w	r2, r2, #2
 80062aa:	9307      	strge	r3, [sp, #28]
 80062ac:	9307      	strlt	r3, [sp, #28]
 80062ae:	bfb8      	it	lt
 80062b0:	9204      	strlt	r2, [sp, #16]
 80062b2:	7823      	ldrb	r3, [r4, #0]
 80062b4:	2b2e      	cmp	r3, #46	@ 0x2e
 80062b6:	d10a      	bne.n	80062ce <_vfiprintf_r+0x156>
 80062b8:	7863      	ldrb	r3, [r4, #1]
 80062ba:	2b2a      	cmp	r3, #42	@ 0x2a
 80062bc:	d132      	bne.n	8006324 <_vfiprintf_r+0x1ac>
 80062be:	9b03      	ldr	r3, [sp, #12]
 80062c0:	1d1a      	adds	r2, r3, #4
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	9203      	str	r2, [sp, #12]
 80062c6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80062ca:	3402      	adds	r4, #2
 80062cc:	9305      	str	r3, [sp, #20]
 80062ce:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80063a4 <_vfiprintf_r+0x22c>
 80062d2:	7821      	ldrb	r1, [r4, #0]
 80062d4:	2203      	movs	r2, #3
 80062d6:	4650      	mov	r0, sl
 80062d8:	f7f9 ff8a 	bl	80001f0 <memchr>
 80062dc:	b138      	cbz	r0, 80062ee <_vfiprintf_r+0x176>
 80062de:	9b04      	ldr	r3, [sp, #16]
 80062e0:	eba0 000a 	sub.w	r0, r0, sl
 80062e4:	2240      	movs	r2, #64	@ 0x40
 80062e6:	4082      	lsls	r2, r0
 80062e8:	4313      	orrs	r3, r2
 80062ea:	3401      	adds	r4, #1
 80062ec:	9304      	str	r3, [sp, #16]
 80062ee:	f814 1b01 	ldrb.w	r1, [r4], #1
 80062f2:	4829      	ldr	r0, [pc, #164]	@ (8006398 <_vfiprintf_r+0x220>)
 80062f4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80062f8:	2206      	movs	r2, #6
 80062fa:	f7f9 ff79 	bl	80001f0 <memchr>
 80062fe:	2800      	cmp	r0, #0
 8006300:	d03f      	beq.n	8006382 <_vfiprintf_r+0x20a>
 8006302:	4b26      	ldr	r3, [pc, #152]	@ (800639c <_vfiprintf_r+0x224>)
 8006304:	bb1b      	cbnz	r3, 800634e <_vfiprintf_r+0x1d6>
 8006306:	9b03      	ldr	r3, [sp, #12]
 8006308:	3307      	adds	r3, #7
 800630a:	f023 0307 	bic.w	r3, r3, #7
 800630e:	3308      	adds	r3, #8
 8006310:	9303      	str	r3, [sp, #12]
 8006312:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006314:	443b      	add	r3, r7
 8006316:	9309      	str	r3, [sp, #36]	@ 0x24
 8006318:	e76a      	b.n	80061f0 <_vfiprintf_r+0x78>
 800631a:	fb0c 3202 	mla	r2, ip, r2, r3
 800631e:	460c      	mov	r4, r1
 8006320:	2001      	movs	r0, #1
 8006322:	e7a8      	b.n	8006276 <_vfiprintf_r+0xfe>
 8006324:	2300      	movs	r3, #0
 8006326:	3401      	adds	r4, #1
 8006328:	9305      	str	r3, [sp, #20]
 800632a:	4619      	mov	r1, r3
 800632c:	f04f 0c0a 	mov.w	ip, #10
 8006330:	4620      	mov	r0, r4
 8006332:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006336:	3a30      	subs	r2, #48	@ 0x30
 8006338:	2a09      	cmp	r2, #9
 800633a:	d903      	bls.n	8006344 <_vfiprintf_r+0x1cc>
 800633c:	2b00      	cmp	r3, #0
 800633e:	d0c6      	beq.n	80062ce <_vfiprintf_r+0x156>
 8006340:	9105      	str	r1, [sp, #20]
 8006342:	e7c4      	b.n	80062ce <_vfiprintf_r+0x156>
 8006344:	fb0c 2101 	mla	r1, ip, r1, r2
 8006348:	4604      	mov	r4, r0
 800634a:	2301      	movs	r3, #1
 800634c:	e7f0      	b.n	8006330 <_vfiprintf_r+0x1b8>
 800634e:	ab03      	add	r3, sp, #12
 8006350:	9300      	str	r3, [sp, #0]
 8006352:	462a      	mov	r2, r5
 8006354:	4b12      	ldr	r3, [pc, #72]	@ (80063a0 <_vfiprintf_r+0x228>)
 8006356:	a904      	add	r1, sp, #16
 8006358:	4630      	mov	r0, r6
 800635a:	f3af 8000 	nop.w
 800635e:	4607      	mov	r7, r0
 8006360:	1c78      	adds	r0, r7, #1
 8006362:	d1d6      	bne.n	8006312 <_vfiprintf_r+0x19a>
 8006364:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006366:	07d9      	lsls	r1, r3, #31
 8006368:	d405      	bmi.n	8006376 <_vfiprintf_r+0x1fe>
 800636a:	89ab      	ldrh	r3, [r5, #12]
 800636c:	059a      	lsls	r2, r3, #22
 800636e:	d402      	bmi.n	8006376 <_vfiprintf_r+0x1fe>
 8006370:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006372:	f7ff fddd 	bl	8005f30 <__retarget_lock_release_recursive>
 8006376:	89ab      	ldrh	r3, [r5, #12]
 8006378:	065b      	lsls	r3, r3, #25
 800637a:	f53f af1f 	bmi.w	80061bc <_vfiprintf_r+0x44>
 800637e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006380:	e71e      	b.n	80061c0 <_vfiprintf_r+0x48>
 8006382:	ab03      	add	r3, sp, #12
 8006384:	9300      	str	r3, [sp, #0]
 8006386:	462a      	mov	r2, r5
 8006388:	4b05      	ldr	r3, [pc, #20]	@ (80063a0 <_vfiprintf_r+0x228>)
 800638a:	a904      	add	r1, sp, #16
 800638c:	4630      	mov	r0, r6
 800638e:	f000 f879 	bl	8006484 <_printf_i>
 8006392:	e7e4      	b.n	800635e <_vfiprintf_r+0x1e6>
 8006394:	08006a10 	.word	0x08006a10
 8006398:	08006a1a 	.word	0x08006a1a
 800639c:	00000000 	.word	0x00000000
 80063a0:	08006153 	.word	0x08006153
 80063a4:	08006a16 	.word	0x08006a16

080063a8 <_printf_common>:
 80063a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80063ac:	4616      	mov	r6, r2
 80063ae:	4698      	mov	r8, r3
 80063b0:	688a      	ldr	r2, [r1, #8]
 80063b2:	690b      	ldr	r3, [r1, #16]
 80063b4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80063b8:	4293      	cmp	r3, r2
 80063ba:	bfb8      	it	lt
 80063bc:	4613      	movlt	r3, r2
 80063be:	6033      	str	r3, [r6, #0]
 80063c0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80063c4:	4607      	mov	r7, r0
 80063c6:	460c      	mov	r4, r1
 80063c8:	b10a      	cbz	r2, 80063ce <_printf_common+0x26>
 80063ca:	3301      	adds	r3, #1
 80063cc:	6033      	str	r3, [r6, #0]
 80063ce:	6823      	ldr	r3, [r4, #0]
 80063d0:	0699      	lsls	r1, r3, #26
 80063d2:	bf42      	ittt	mi
 80063d4:	6833      	ldrmi	r3, [r6, #0]
 80063d6:	3302      	addmi	r3, #2
 80063d8:	6033      	strmi	r3, [r6, #0]
 80063da:	6825      	ldr	r5, [r4, #0]
 80063dc:	f015 0506 	ands.w	r5, r5, #6
 80063e0:	d106      	bne.n	80063f0 <_printf_common+0x48>
 80063e2:	f104 0a19 	add.w	sl, r4, #25
 80063e6:	68e3      	ldr	r3, [r4, #12]
 80063e8:	6832      	ldr	r2, [r6, #0]
 80063ea:	1a9b      	subs	r3, r3, r2
 80063ec:	42ab      	cmp	r3, r5
 80063ee:	dc26      	bgt.n	800643e <_printf_common+0x96>
 80063f0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80063f4:	6822      	ldr	r2, [r4, #0]
 80063f6:	3b00      	subs	r3, #0
 80063f8:	bf18      	it	ne
 80063fa:	2301      	movne	r3, #1
 80063fc:	0692      	lsls	r2, r2, #26
 80063fe:	d42b      	bmi.n	8006458 <_printf_common+0xb0>
 8006400:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006404:	4641      	mov	r1, r8
 8006406:	4638      	mov	r0, r7
 8006408:	47c8      	blx	r9
 800640a:	3001      	adds	r0, #1
 800640c:	d01e      	beq.n	800644c <_printf_common+0xa4>
 800640e:	6823      	ldr	r3, [r4, #0]
 8006410:	6922      	ldr	r2, [r4, #16]
 8006412:	f003 0306 	and.w	r3, r3, #6
 8006416:	2b04      	cmp	r3, #4
 8006418:	bf02      	ittt	eq
 800641a:	68e5      	ldreq	r5, [r4, #12]
 800641c:	6833      	ldreq	r3, [r6, #0]
 800641e:	1aed      	subeq	r5, r5, r3
 8006420:	68a3      	ldr	r3, [r4, #8]
 8006422:	bf0c      	ite	eq
 8006424:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006428:	2500      	movne	r5, #0
 800642a:	4293      	cmp	r3, r2
 800642c:	bfc4      	itt	gt
 800642e:	1a9b      	subgt	r3, r3, r2
 8006430:	18ed      	addgt	r5, r5, r3
 8006432:	2600      	movs	r6, #0
 8006434:	341a      	adds	r4, #26
 8006436:	42b5      	cmp	r5, r6
 8006438:	d11a      	bne.n	8006470 <_printf_common+0xc8>
 800643a:	2000      	movs	r0, #0
 800643c:	e008      	b.n	8006450 <_printf_common+0xa8>
 800643e:	2301      	movs	r3, #1
 8006440:	4652      	mov	r2, sl
 8006442:	4641      	mov	r1, r8
 8006444:	4638      	mov	r0, r7
 8006446:	47c8      	blx	r9
 8006448:	3001      	adds	r0, #1
 800644a:	d103      	bne.n	8006454 <_printf_common+0xac>
 800644c:	f04f 30ff 	mov.w	r0, #4294967295
 8006450:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006454:	3501      	adds	r5, #1
 8006456:	e7c6      	b.n	80063e6 <_printf_common+0x3e>
 8006458:	18e1      	adds	r1, r4, r3
 800645a:	1c5a      	adds	r2, r3, #1
 800645c:	2030      	movs	r0, #48	@ 0x30
 800645e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006462:	4422      	add	r2, r4
 8006464:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006468:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800646c:	3302      	adds	r3, #2
 800646e:	e7c7      	b.n	8006400 <_printf_common+0x58>
 8006470:	2301      	movs	r3, #1
 8006472:	4622      	mov	r2, r4
 8006474:	4641      	mov	r1, r8
 8006476:	4638      	mov	r0, r7
 8006478:	47c8      	blx	r9
 800647a:	3001      	adds	r0, #1
 800647c:	d0e6      	beq.n	800644c <_printf_common+0xa4>
 800647e:	3601      	adds	r6, #1
 8006480:	e7d9      	b.n	8006436 <_printf_common+0x8e>
	...

08006484 <_printf_i>:
 8006484:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006488:	7e0f      	ldrb	r7, [r1, #24]
 800648a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800648c:	2f78      	cmp	r7, #120	@ 0x78
 800648e:	4691      	mov	r9, r2
 8006490:	4680      	mov	r8, r0
 8006492:	460c      	mov	r4, r1
 8006494:	469a      	mov	sl, r3
 8006496:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800649a:	d807      	bhi.n	80064ac <_printf_i+0x28>
 800649c:	2f62      	cmp	r7, #98	@ 0x62
 800649e:	d80a      	bhi.n	80064b6 <_printf_i+0x32>
 80064a0:	2f00      	cmp	r7, #0
 80064a2:	f000 80d1 	beq.w	8006648 <_printf_i+0x1c4>
 80064a6:	2f58      	cmp	r7, #88	@ 0x58
 80064a8:	f000 80b8 	beq.w	800661c <_printf_i+0x198>
 80064ac:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80064b0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80064b4:	e03a      	b.n	800652c <_printf_i+0xa8>
 80064b6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80064ba:	2b15      	cmp	r3, #21
 80064bc:	d8f6      	bhi.n	80064ac <_printf_i+0x28>
 80064be:	a101      	add	r1, pc, #4	@ (adr r1, 80064c4 <_printf_i+0x40>)
 80064c0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80064c4:	0800651d 	.word	0x0800651d
 80064c8:	08006531 	.word	0x08006531
 80064cc:	080064ad 	.word	0x080064ad
 80064d0:	080064ad 	.word	0x080064ad
 80064d4:	080064ad 	.word	0x080064ad
 80064d8:	080064ad 	.word	0x080064ad
 80064dc:	08006531 	.word	0x08006531
 80064e0:	080064ad 	.word	0x080064ad
 80064e4:	080064ad 	.word	0x080064ad
 80064e8:	080064ad 	.word	0x080064ad
 80064ec:	080064ad 	.word	0x080064ad
 80064f0:	0800662f 	.word	0x0800662f
 80064f4:	0800655b 	.word	0x0800655b
 80064f8:	080065e9 	.word	0x080065e9
 80064fc:	080064ad 	.word	0x080064ad
 8006500:	080064ad 	.word	0x080064ad
 8006504:	08006651 	.word	0x08006651
 8006508:	080064ad 	.word	0x080064ad
 800650c:	0800655b 	.word	0x0800655b
 8006510:	080064ad 	.word	0x080064ad
 8006514:	080064ad 	.word	0x080064ad
 8006518:	080065f1 	.word	0x080065f1
 800651c:	6833      	ldr	r3, [r6, #0]
 800651e:	1d1a      	adds	r2, r3, #4
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	6032      	str	r2, [r6, #0]
 8006524:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006528:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800652c:	2301      	movs	r3, #1
 800652e:	e09c      	b.n	800666a <_printf_i+0x1e6>
 8006530:	6833      	ldr	r3, [r6, #0]
 8006532:	6820      	ldr	r0, [r4, #0]
 8006534:	1d19      	adds	r1, r3, #4
 8006536:	6031      	str	r1, [r6, #0]
 8006538:	0606      	lsls	r6, r0, #24
 800653a:	d501      	bpl.n	8006540 <_printf_i+0xbc>
 800653c:	681d      	ldr	r5, [r3, #0]
 800653e:	e003      	b.n	8006548 <_printf_i+0xc4>
 8006540:	0645      	lsls	r5, r0, #25
 8006542:	d5fb      	bpl.n	800653c <_printf_i+0xb8>
 8006544:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006548:	2d00      	cmp	r5, #0
 800654a:	da03      	bge.n	8006554 <_printf_i+0xd0>
 800654c:	232d      	movs	r3, #45	@ 0x2d
 800654e:	426d      	negs	r5, r5
 8006550:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006554:	4858      	ldr	r0, [pc, #352]	@ (80066b8 <_printf_i+0x234>)
 8006556:	230a      	movs	r3, #10
 8006558:	e011      	b.n	800657e <_printf_i+0xfa>
 800655a:	6821      	ldr	r1, [r4, #0]
 800655c:	6833      	ldr	r3, [r6, #0]
 800655e:	0608      	lsls	r0, r1, #24
 8006560:	f853 5b04 	ldr.w	r5, [r3], #4
 8006564:	d402      	bmi.n	800656c <_printf_i+0xe8>
 8006566:	0649      	lsls	r1, r1, #25
 8006568:	bf48      	it	mi
 800656a:	b2ad      	uxthmi	r5, r5
 800656c:	2f6f      	cmp	r7, #111	@ 0x6f
 800656e:	4852      	ldr	r0, [pc, #328]	@ (80066b8 <_printf_i+0x234>)
 8006570:	6033      	str	r3, [r6, #0]
 8006572:	bf14      	ite	ne
 8006574:	230a      	movne	r3, #10
 8006576:	2308      	moveq	r3, #8
 8006578:	2100      	movs	r1, #0
 800657a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800657e:	6866      	ldr	r6, [r4, #4]
 8006580:	60a6      	str	r6, [r4, #8]
 8006582:	2e00      	cmp	r6, #0
 8006584:	db05      	blt.n	8006592 <_printf_i+0x10e>
 8006586:	6821      	ldr	r1, [r4, #0]
 8006588:	432e      	orrs	r6, r5
 800658a:	f021 0104 	bic.w	r1, r1, #4
 800658e:	6021      	str	r1, [r4, #0]
 8006590:	d04b      	beq.n	800662a <_printf_i+0x1a6>
 8006592:	4616      	mov	r6, r2
 8006594:	fbb5 f1f3 	udiv	r1, r5, r3
 8006598:	fb03 5711 	mls	r7, r3, r1, r5
 800659c:	5dc7      	ldrb	r7, [r0, r7]
 800659e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80065a2:	462f      	mov	r7, r5
 80065a4:	42bb      	cmp	r3, r7
 80065a6:	460d      	mov	r5, r1
 80065a8:	d9f4      	bls.n	8006594 <_printf_i+0x110>
 80065aa:	2b08      	cmp	r3, #8
 80065ac:	d10b      	bne.n	80065c6 <_printf_i+0x142>
 80065ae:	6823      	ldr	r3, [r4, #0]
 80065b0:	07df      	lsls	r7, r3, #31
 80065b2:	d508      	bpl.n	80065c6 <_printf_i+0x142>
 80065b4:	6923      	ldr	r3, [r4, #16]
 80065b6:	6861      	ldr	r1, [r4, #4]
 80065b8:	4299      	cmp	r1, r3
 80065ba:	bfde      	ittt	le
 80065bc:	2330      	movle	r3, #48	@ 0x30
 80065be:	f806 3c01 	strble.w	r3, [r6, #-1]
 80065c2:	f106 36ff 	addle.w	r6, r6, #4294967295
 80065c6:	1b92      	subs	r2, r2, r6
 80065c8:	6122      	str	r2, [r4, #16]
 80065ca:	f8cd a000 	str.w	sl, [sp]
 80065ce:	464b      	mov	r3, r9
 80065d0:	aa03      	add	r2, sp, #12
 80065d2:	4621      	mov	r1, r4
 80065d4:	4640      	mov	r0, r8
 80065d6:	f7ff fee7 	bl	80063a8 <_printf_common>
 80065da:	3001      	adds	r0, #1
 80065dc:	d14a      	bne.n	8006674 <_printf_i+0x1f0>
 80065de:	f04f 30ff 	mov.w	r0, #4294967295
 80065e2:	b004      	add	sp, #16
 80065e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80065e8:	6823      	ldr	r3, [r4, #0]
 80065ea:	f043 0320 	orr.w	r3, r3, #32
 80065ee:	6023      	str	r3, [r4, #0]
 80065f0:	4832      	ldr	r0, [pc, #200]	@ (80066bc <_printf_i+0x238>)
 80065f2:	2778      	movs	r7, #120	@ 0x78
 80065f4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80065f8:	6823      	ldr	r3, [r4, #0]
 80065fa:	6831      	ldr	r1, [r6, #0]
 80065fc:	061f      	lsls	r7, r3, #24
 80065fe:	f851 5b04 	ldr.w	r5, [r1], #4
 8006602:	d402      	bmi.n	800660a <_printf_i+0x186>
 8006604:	065f      	lsls	r7, r3, #25
 8006606:	bf48      	it	mi
 8006608:	b2ad      	uxthmi	r5, r5
 800660a:	6031      	str	r1, [r6, #0]
 800660c:	07d9      	lsls	r1, r3, #31
 800660e:	bf44      	itt	mi
 8006610:	f043 0320 	orrmi.w	r3, r3, #32
 8006614:	6023      	strmi	r3, [r4, #0]
 8006616:	b11d      	cbz	r5, 8006620 <_printf_i+0x19c>
 8006618:	2310      	movs	r3, #16
 800661a:	e7ad      	b.n	8006578 <_printf_i+0xf4>
 800661c:	4826      	ldr	r0, [pc, #152]	@ (80066b8 <_printf_i+0x234>)
 800661e:	e7e9      	b.n	80065f4 <_printf_i+0x170>
 8006620:	6823      	ldr	r3, [r4, #0]
 8006622:	f023 0320 	bic.w	r3, r3, #32
 8006626:	6023      	str	r3, [r4, #0]
 8006628:	e7f6      	b.n	8006618 <_printf_i+0x194>
 800662a:	4616      	mov	r6, r2
 800662c:	e7bd      	b.n	80065aa <_printf_i+0x126>
 800662e:	6833      	ldr	r3, [r6, #0]
 8006630:	6825      	ldr	r5, [r4, #0]
 8006632:	6961      	ldr	r1, [r4, #20]
 8006634:	1d18      	adds	r0, r3, #4
 8006636:	6030      	str	r0, [r6, #0]
 8006638:	062e      	lsls	r6, r5, #24
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	d501      	bpl.n	8006642 <_printf_i+0x1be>
 800663e:	6019      	str	r1, [r3, #0]
 8006640:	e002      	b.n	8006648 <_printf_i+0x1c4>
 8006642:	0668      	lsls	r0, r5, #25
 8006644:	d5fb      	bpl.n	800663e <_printf_i+0x1ba>
 8006646:	8019      	strh	r1, [r3, #0]
 8006648:	2300      	movs	r3, #0
 800664a:	6123      	str	r3, [r4, #16]
 800664c:	4616      	mov	r6, r2
 800664e:	e7bc      	b.n	80065ca <_printf_i+0x146>
 8006650:	6833      	ldr	r3, [r6, #0]
 8006652:	1d1a      	adds	r2, r3, #4
 8006654:	6032      	str	r2, [r6, #0]
 8006656:	681e      	ldr	r6, [r3, #0]
 8006658:	6862      	ldr	r2, [r4, #4]
 800665a:	2100      	movs	r1, #0
 800665c:	4630      	mov	r0, r6
 800665e:	f7f9 fdc7 	bl	80001f0 <memchr>
 8006662:	b108      	cbz	r0, 8006668 <_printf_i+0x1e4>
 8006664:	1b80      	subs	r0, r0, r6
 8006666:	6060      	str	r0, [r4, #4]
 8006668:	6863      	ldr	r3, [r4, #4]
 800666a:	6123      	str	r3, [r4, #16]
 800666c:	2300      	movs	r3, #0
 800666e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006672:	e7aa      	b.n	80065ca <_printf_i+0x146>
 8006674:	6923      	ldr	r3, [r4, #16]
 8006676:	4632      	mov	r2, r6
 8006678:	4649      	mov	r1, r9
 800667a:	4640      	mov	r0, r8
 800667c:	47d0      	blx	sl
 800667e:	3001      	adds	r0, #1
 8006680:	d0ad      	beq.n	80065de <_printf_i+0x15a>
 8006682:	6823      	ldr	r3, [r4, #0]
 8006684:	079b      	lsls	r3, r3, #30
 8006686:	d413      	bmi.n	80066b0 <_printf_i+0x22c>
 8006688:	68e0      	ldr	r0, [r4, #12]
 800668a:	9b03      	ldr	r3, [sp, #12]
 800668c:	4298      	cmp	r0, r3
 800668e:	bfb8      	it	lt
 8006690:	4618      	movlt	r0, r3
 8006692:	e7a6      	b.n	80065e2 <_printf_i+0x15e>
 8006694:	2301      	movs	r3, #1
 8006696:	4632      	mov	r2, r6
 8006698:	4649      	mov	r1, r9
 800669a:	4640      	mov	r0, r8
 800669c:	47d0      	blx	sl
 800669e:	3001      	adds	r0, #1
 80066a0:	d09d      	beq.n	80065de <_printf_i+0x15a>
 80066a2:	3501      	adds	r5, #1
 80066a4:	68e3      	ldr	r3, [r4, #12]
 80066a6:	9903      	ldr	r1, [sp, #12]
 80066a8:	1a5b      	subs	r3, r3, r1
 80066aa:	42ab      	cmp	r3, r5
 80066ac:	dcf2      	bgt.n	8006694 <_printf_i+0x210>
 80066ae:	e7eb      	b.n	8006688 <_printf_i+0x204>
 80066b0:	2500      	movs	r5, #0
 80066b2:	f104 0619 	add.w	r6, r4, #25
 80066b6:	e7f5      	b.n	80066a4 <_printf_i+0x220>
 80066b8:	08006a21 	.word	0x08006a21
 80066bc:	08006a32 	.word	0x08006a32

080066c0 <__sflush_r>:
 80066c0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80066c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80066c8:	0716      	lsls	r6, r2, #28
 80066ca:	4605      	mov	r5, r0
 80066cc:	460c      	mov	r4, r1
 80066ce:	d454      	bmi.n	800677a <__sflush_r+0xba>
 80066d0:	684b      	ldr	r3, [r1, #4]
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	dc02      	bgt.n	80066dc <__sflush_r+0x1c>
 80066d6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80066d8:	2b00      	cmp	r3, #0
 80066da:	dd48      	ble.n	800676e <__sflush_r+0xae>
 80066dc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80066de:	2e00      	cmp	r6, #0
 80066e0:	d045      	beq.n	800676e <__sflush_r+0xae>
 80066e2:	2300      	movs	r3, #0
 80066e4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80066e8:	682f      	ldr	r7, [r5, #0]
 80066ea:	6a21      	ldr	r1, [r4, #32]
 80066ec:	602b      	str	r3, [r5, #0]
 80066ee:	d030      	beq.n	8006752 <__sflush_r+0x92>
 80066f0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80066f2:	89a3      	ldrh	r3, [r4, #12]
 80066f4:	0759      	lsls	r1, r3, #29
 80066f6:	d505      	bpl.n	8006704 <__sflush_r+0x44>
 80066f8:	6863      	ldr	r3, [r4, #4]
 80066fa:	1ad2      	subs	r2, r2, r3
 80066fc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80066fe:	b10b      	cbz	r3, 8006704 <__sflush_r+0x44>
 8006700:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006702:	1ad2      	subs	r2, r2, r3
 8006704:	2300      	movs	r3, #0
 8006706:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006708:	6a21      	ldr	r1, [r4, #32]
 800670a:	4628      	mov	r0, r5
 800670c:	47b0      	blx	r6
 800670e:	1c43      	adds	r3, r0, #1
 8006710:	89a3      	ldrh	r3, [r4, #12]
 8006712:	d106      	bne.n	8006722 <__sflush_r+0x62>
 8006714:	6829      	ldr	r1, [r5, #0]
 8006716:	291d      	cmp	r1, #29
 8006718:	d82b      	bhi.n	8006772 <__sflush_r+0xb2>
 800671a:	4a2a      	ldr	r2, [pc, #168]	@ (80067c4 <__sflush_r+0x104>)
 800671c:	40ca      	lsrs	r2, r1
 800671e:	07d6      	lsls	r6, r2, #31
 8006720:	d527      	bpl.n	8006772 <__sflush_r+0xb2>
 8006722:	2200      	movs	r2, #0
 8006724:	6062      	str	r2, [r4, #4]
 8006726:	04d9      	lsls	r1, r3, #19
 8006728:	6922      	ldr	r2, [r4, #16]
 800672a:	6022      	str	r2, [r4, #0]
 800672c:	d504      	bpl.n	8006738 <__sflush_r+0x78>
 800672e:	1c42      	adds	r2, r0, #1
 8006730:	d101      	bne.n	8006736 <__sflush_r+0x76>
 8006732:	682b      	ldr	r3, [r5, #0]
 8006734:	b903      	cbnz	r3, 8006738 <__sflush_r+0x78>
 8006736:	6560      	str	r0, [r4, #84]	@ 0x54
 8006738:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800673a:	602f      	str	r7, [r5, #0]
 800673c:	b1b9      	cbz	r1, 800676e <__sflush_r+0xae>
 800673e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006742:	4299      	cmp	r1, r3
 8006744:	d002      	beq.n	800674c <__sflush_r+0x8c>
 8006746:	4628      	mov	r0, r5
 8006748:	f7ff fbf4 	bl	8005f34 <_free_r>
 800674c:	2300      	movs	r3, #0
 800674e:	6363      	str	r3, [r4, #52]	@ 0x34
 8006750:	e00d      	b.n	800676e <__sflush_r+0xae>
 8006752:	2301      	movs	r3, #1
 8006754:	4628      	mov	r0, r5
 8006756:	47b0      	blx	r6
 8006758:	4602      	mov	r2, r0
 800675a:	1c50      	adds	r0, r2, #1
 800675c:	d1c9      	bne.n	80066f2 <__sflush_r+0x32>
 800675e:	682b      	ldr	r3, [r5, #0]
 8006760:	2b00      	cmp	r3, #0
 8006762:	d0c6      	beq.n	80066f2 <__sflush_r+0x32>
 8006764:	2b1d      	cmp	r3, #29
 8006766:	d001      	beq.n	800676c <__sflush_r+0xac>
 8006768:	2b16      	cmp	r3, #22
 800676a:	d11e      	bne.n	80067aa <__sflush_r+0xea>
 800676c:	602f      	str	r7, [r5, #0]
 800676e:	2000      	movs	r0, #0
 8006770:	e022      	b.n	80067b8 <__sflush_r+0xf8>
 8006772:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006776:	b21b      	sxth	r3, r3
 8006778:	e01b      	b.n	80067b2 <__sflush_r+0xf2>
 800677a:	690f      	ldr	r7, [r1, #16]
 800677c:	2f00      	cmp	r7, #0
 800677e:	d0f6      	beq.n	800676e <__sflush_r+0xae>
 8006780:	0793      	lsls	r3, r2, #30
 8006782:	680e      	ldr	r6, [r1, #0]
 8006784:	bf08      	it	eq
 8006786:	694b      	ldreq	r3, [r1, #20]
 8006788:	600f      	str	r7, [r1, #0]
 800678a:	bf18      	it	ne
 800678c:	2300      	movne	r3, #0
 800678e:	eba6 0807 	sub.w	r8, r6, r7
 8006792:	608b      	str	r3, [r1, #8]
 8006794:	f1b8 0f00 	cmp.w	r8, #0
 8006798:	dde9      	ble.n	800676e <__sflush_r+0xae>
 800679a:	6a21      	ldr	r1, [r4, #32]
 800679c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800679e:	4643      	mov	r3, r8
 80067a0:	463a      	mov	r2, r7
 80067a2:	4628      	mov	r0, r5
 80067a4:	47b0      	blx	r6
 80067a6:	2800      	cmp	r0, #0
 80067a8:	dc08      	bgt.n	80067bc <__sflush_r+0xfc>
 80067aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80067ae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80067b2:	81a3      	strh	r3, [r4, #12]
 80067b4:	f04f 30ff 	mov.w	r0, #4294967295
 80067b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80067bc:	4407      	add	r7, r0
 80067be:	eba8 0800 	sub.w	r8, r8, r0
 80067c2:	e7e7      	b.n	8006794 <__sflush_r+0xd4>
 80067c4:	20400001 	.word	0x20400001

080067c8 <_fflush_r>:
 80067c8:	b538      	push	{r3, r4, r5, lr}
 80067ca:	690b      	ldr	r3, [r1, #16]
 80067cc:	4605      	mov	r5, r0
 80067ce:	460c      	mov	r4, r1
 80067d0:	b913      	cbnz	r3, 80067d8 <_fflush_r+0x10>
 80067d2:	2500      	movs	r5, #0
 80067d4:	4628      	mov	r0, r5
 80067d6:	bd38      	pop	{r3, r4, r5, pc}
 80067d8:	b118      	cbz	r0, 80067e2 <_fflush_r+0x1a>
 80067da:	6a03      	ldr	r3, [r0, #32]
 80067dc:	b90b      	cbnz	r3, 80067e2 <_fflush_r+0x1a>
 80067de:	f7ff f9af 	bl	8005b40 <__sinit>
 80067e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d0f3      	beq.n	80067d2 <_fflush_r+0xa>
 80067ea:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80067ec:	07d0      	lsls	r0, r2, #31
 80067ee:	d404      	bmi.n	80067fa <_fflush_r+0x32>
 80067f0:	0599      	lsls	r1, r3, #22
 80067f2:	d402      	bmi.n	80067fa <_fflush_r+0x32>
 80067f4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80067f6:	f7ff fb9a 	bl	8005f2e <__retarget_lock_acquire_recursive>
 80067fa:	4628      	mov	r0, r5
 80067fc:	4621      	mov	r1, r4
 80067fe:	f7ff ff5f 	bl	80066c0 <__sflush_r>
 8006802:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006804:	07da      	lsls	r2, r3, #31
 8006806:	4605      	mov	r5, r0
 8006808:	d4e4      	bmi.n	80067d4 <_fflush_r+0xc>
 800680a:	89a3      	ldrh	r3, [r4, #12]
 800680c:	059b      	lsls	r3, r3, #22
 800680e:	d4e1      	bmi.n	80067d4 <_fflush_r+0xc>
 8006810:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006812:	f7ff fb8d 	bl	8005f30 <__retarget_lock_release_recursive>
 8006816:	e7dd      	b.n	80067d4 <_fflush_r+0xc>

08006818 <__swhatbuf_r>:
 8006818:	b570      	push	{r4, r5, r6, lr}
 800681a:	460c      	mov	r4, r1
 800681c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006820:	2900      	cmp	r1, #0
 8006822:	b096      	sub	sp, #88	@ 0x58
 8006824:	4615      	mov	r5, r2
 8006826:	461e      	mov	r6, r3
 8006828:	da0d      	bge.n	8006846 <__swhatbuf_r+0x2e>
 800682a:	89a3      	ldrh	r3, [r4, #12]
 800682c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006830:	f04f 0100 	mov.w	r1, #0
 8006834:	bf14      	ite	ne
 8006836:	2340      	movne	r3, #64	@ 0x40
 8006838:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800683c:	2000      	movs	r0, #0
 800683e:	6031      	str	r1, [r6, #0]
 8006840:	602b      	str	r3, [r5, #0]
 8006842:	b016      	add	sp, #88	@ 0x58
 8006844:	bd70      	pop	{r4, r5, r6, pc}
 8006846:	466a      	mov	r2, sp
 8006848:	f000 f848 	bl	80068dc <_fstat_r>
 800684c:	2800      	cmp	r0, #0
 800684e:	dbec      	blt.n	800682a <__swhatbuf_r+0x12>
 8006850:	9901      	ldr	r1, [sp, #4]
 8006852:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8006856:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800685a:	4259      	negs	r1, r3
 800685c:	4159      	adcs	r1, r3
 800685e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006862:	e7eb      	b.n	800683c <__swhatbuf_r+0x24>

08006864 <__smakebuf_r>:
 8006864:	898b      	ldrh	r3, [r1, #12]
 8006866:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006868:	079d      	lsls	r5, r3, #30
 800686a:	4606      	mov	r6, r0
 800686c:	460c      	mov	r4, r1
 800686e:	d507      	bpl.n	8006880 <__smakebuf_r+0x1c>
 8006870:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8006874:	6023      	str	r3, [r4, #0]
 8006876:	6123      	str	r3, [r4, #16]
 8006878:	2301      	movs	r3, #1
 800687a:	6163      	str	r3, [r4, #20]
 800687c:	b003      	add	sp, #12
 800687e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006880:	ab01      	add	r3, sp, #4
 8006882:	466a      	mov	r2, sp
 8006884:	f7ff ffc8 	bl	8006818 <__swhatbuf_r>
 8006888:	9f00      	ldr	r7, [sp, #0]
 800688a:	4605      	mov	r5, r0
 800688c:	4639      	mov	r1, r7
 800688e:	4630      	mov	r0, r6
 8006890:	f7ff fbbc 	bl	800600c <_malloc_r>
 8006894:	b948      	cbnz	r0, 80068aa <__smakebuf_r+0x46>
 8006896:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800689a:	059a      	lsls	r2, r3, #22
 800689c:	d4ee      	bmi.n	800687c <__smakebuf_r+0x18>
 800689e:	f023 0303 	bic.w	r3, r3, #3
 80068a2:	f043 0302 	orr.w	r3, r3, #2
 80068a6:	81a3      	strh	r3, [r4, #12]
 80068a8:	e7e2      	b.n	8006870 <__smakebuf_r+0xc>
 80068aa:	89a3      	ldrh	r3, [r4, #12]
 80068ac:	6020      	str	r0, [r4, #0]
 80068ae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80068b2:	81a3      	strh	r3, [r4, #12]
 80068b4:	9b01      	ldr	r3, [sp, #4]
 80068b6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80068ba:	b15b      	cbz	r3, 80068d4 <__smakebuf_r+0x70>
 80068bc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80068c0:	4630      	mov	r0, r6
 80068c2:	f000 f81d 	bl	8006900 <_isatty_r>
 80068c6:	b128      	cbz	r0, 80068d4 <__smakebuf_r+0x70>
 80068c8:	89a3      	ldrh	r3, [r4, #12]
 80068ca:	f023 0303 	bic.w	r3, r3, #3
 80068ce:	f043 0301 	orr.w	r3, r3, #1
 80068d2:	81a3      	strh	r3, [r4, #12]
 80068d4:	89a3      	ldrh	r3, [r4, #12]
 80068d6:	431d      	orrs	r5, r3
 80068d8:	81a5      	strh	r5, [r4, #12]
 80068da:	e7cf      	b.n	800687c <__smakebuf_r+0x18>

080068dc <_fstat_r>:
 80068dc:	b538      	push	{r3, r4, r5, lr}
 80068de:	4d07      	ldr	r5, [pc, #28]	@ (80068fc <_fstat_r+0x20>)
 80068e0:	2300      	movs	r3, #0
 80068e2:	4604      	mov	r4, r0
 80068e4:	4608      	mov	r0, r1
 80068e6:	4611      	mov	r1, r2
 80068e8:	602b      	str	r3, [r5, #0]
 80068ea:	f7fa fc32 	bl	8001152 <_fstat>
 80068ee:	1c43      	adds	r3, r0, #1
 80068f0:	d102      	bne.n	80068f8 <_fstat_r+0x1c>
 80068f2:	682b      	ldr	r3, [r5, #0]
 80068f4:	b103      	cbz	r3, 80068f8 <_fstat_r+0x1c>
 80068f6:	6023      	str	r3, [r4, #0]
 80068f8:	bd38      	pop	{r3, r4, r5, pc}
 80068fa:	bf00      	nop
 80068fc:	20000804 	.word	0x20000804

08006900 <_isatty_r>:
 8006900:	b538      	push	{r3, r4, r5, lr}
 8006902:	4d06      	ldr	r5, [pc, #24]	@ (800691c <_isatty_r+0x1c>)
 8006904:	2300      	movs	r3, #0
 8006906:	4604      	mov	r4, r0
 8006908:	4608      	mov	r0, r1
 800690a:	602b      	str	r3, [r5, #0]
 800690c:	f7fa fc31 	bl	8001172 <_isatty>
 8006910:	1c43      	adds	r3, r0, #1
 8006912:	d102      	bne.n	800691a <_isatty_r+0x1a>
 8006914:	682b      	ldr	r3, [r5, #0]
 8006916:	b103      	cbz	r3, 800691a <_isatty_r+0x1a>
 8006918:	6023      	str	r3, [r4, #0]
 800691a:	bd38      	pop	{r3, r4, r5, pc}
 800691c:	20000804 	.word	0x20000804

08006920 <_sbrk_r>:
 8006920:	b538      	push	{r3, r4, r5, lr}
 8006922:	4d06      	ldr	r5, [pc, #24]	@ (800693c <_sbrk_r+0x1c>)
 8006924:	2300      	movs	r3, #0
 8006926:	4604      	mov	r4, r0
 8006928:	4608      	mov	r0, r1
 800692a:	602b      	str	r3, [r5, #0]
 800692c:	f7fa fc3a 	bl	80011a4 <_sbrk>
 8006930:	1c43      	adds	r3, r0, #1
 8006932:	d102      	bne.n	800693a <_sbrk_r+0x1a>
 8006934:	682b      	ldr	r3, [r5, #0]
 8006936:	b103      	cbz	r3, 800693a <_sbrk_r+0x1a>
 8006938:	6023      	str	r3, [r4, #0]
 800693a:	bd38      	pop	{r3, r4, r5, pc}
 800693c:	20000804 	.word	0x20000804

08006940 <_init>:
 8006940:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006942:	bf00      	nop
 8006944:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006946:	bc08      	pop	{r3}
 8006948:	469e      	mov	lr, r3
 800694a:	4770      	bx	lr

0800694c <_fini>:
 800694c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800694e:	bf00      	nop
 8006950:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006952:	bc08      	pop	{r3}
 8006954:	469e      	mov	lr, r3
 8006956:	4770      	bx	lr
