Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/a-l-r/co/src/misc/p1/p1/gray_tb_isim_beh.exe -prj /home/a-l-r/co/src/misc/p1/p1/gray_tb_beh.prj work.gray_tb work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "/home/a-l-r/co/src/misc/p1/p1/gray.v" into library work
WARNING:HDLCompiler:751 - "/home/a-l-r/co/src/misc/p1/p1/gray.v" Line 30: Redeclaration of ansi port Overflow is not allowed
Analyzing Verilog file "/home/a-l-r/co/src/misc/p1/p1/gray_tb.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 82912 KB
Fuse CPU Usage: 900 ms
Compiling module gray
Compiling module gray_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable /home/a-l-r/co/src/misc/p1/p1/gray_tb_isim_beh.exe
Fuse Memory Usage: 1167436 KB
Fuse CPU Usage: 920 ms
GCC CPU Usage: 220 ms
