{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1709638229086 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709638229086 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar  5 18:30:29 2024 " "Processing started: Tue Mar  5 18:30:29 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1709638229086 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709638229086 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_module -c led7 " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_module -c led7" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709638229086 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1709638229288 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1709638229288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led7.v 1 1 " "Found 1 design units, including 1 entities, in source file led7.v" { { "Info" "ISGN_ENTITY_NAME" "1 led7 " "Found entity 1: led7" {  } { { "led7.v" "" { Text "C:/TKS/LAB1/led7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709638235790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709638235790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/top_module.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/top_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_module " "Found entity 1: top_module" {  } { { "output_files/top_module.v" "" { Text "C:/TKS/LAB1/output_files/top_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709638235791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709638235791 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "input_switch top_module.v(5) " "Verilog HDL error at top_module.v(5): object \"input_switch\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "output_files/top_module.v" "" { Text "C:/TKS/LAB1/output_files/top_module.v" 5 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1709638235794 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "output_led top_module.v(5) " "Verilog HDL error at top_module.v(5): object \"output_led\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "output_files/top_module.v" "" { Text "C:/TKS/LAB1/output_files/top_module.v" 5 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1709638235794 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "input_switch top_module.v(6) " "Verilog HDL error at top_module.v(6): object \"input_switch\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "output_files/top_module.v" "" { Text "C:/TKS/LAB1/output_files/top_module.v" 6 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1709638235794 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "output_led top_module.v(6) " "Verilog HDL error at top_module.v(6): object \"output_led\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "output_files/top_module.v" "" { Text "C:/TKS/LAB1/output_files/top_module.v" 6 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1709638235794 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "input_switch top_module.v(7) " "Verilog HDL error at top_module.v(7): object \"input_switch\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "output_files/top_module.v" "" { Text "C:/TKS/LAB1/output_files/top_module.v" 7 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1709638235794 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "output_led top_module.v(7) " "Verilog HDL error at top_module.v(7): object \"output_led\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "output_files/top_module.v" "" { Text "C:/TKS/LAB1/output_files/top_module.v" 7 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1709638235794 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "input_switch top_module.v(8) " "Verilog HDL error at top_module.v(8): object \"input_switch\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "output_files/top_module.v" "" { Text "C:/TKS/LAB1/output_files/top_module.v" 8 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1709638235794 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "output_led top_module.v(8) " "Verilog HDL error at top_module.v(8): object \"output_led\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "output_files/top_module.v" "" { Text "C:/TKS/LAB1/output_files/top_module.v" 8 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1709638235794 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 8 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4710 " "Peak virtual memory: 4710 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1709638235824 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Mar  5 18:30:35 2024 " "Processing ended: Tue Mar  5 18:30:35 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1709638235824 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1709638235824 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1709638235824 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1709638235824 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 10 s 1  " "Quartus Prime Full Compilation was unsuccessful. 10 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1709638236378 ""}
