{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1759940755778 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1759940755783 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct  8 18:25:55 2025 " "Processing started: Wed Oct  8 18:25:55 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1759940755783 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759940755783 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HelloOnPcbDe1Soc -c HelloOnPcbDe1Soc " "Command: quartus_map --read_settings_files=on --write_settings_files=off HelloOnPcbDe1Soc -c HelloOnPcbDe1Soc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759940755783 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 20 " "Parallel compilation is enabled and will use 16 of the 20 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1759940756011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hsd_sem_3/chd3/uebung01/designschd2modifiedmp/grpchd2/unithelloonpcbde1soc/hdl/helloonpcbde1soc-struct-a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /hsd_sem_3/chd3/uebung01/designschd2modifiedmp/grpchd2/unithelloonpcbde1soc/hdl/helloonpcbde1soc-struct-a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HelloOnPcbDe1Soc-Struct " "Found design unit 1: HelloOnPcbDe1Soc-Struct" {  } { { "../hdl/HelloOnPcbDe1Soc-Struct-a.vhd" "" { Text "C:/HSD_SEM_3/CHD3/Uebung01/designsChd2ModifiedMp/grpChd2/unitHelloOnPcbDe1Soc/hdl/HelloOnPcbDe1Soc-Struct-a.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759940760698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759940760698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hsd_sem_3/chd3/uebung01/designschd2modifiedmp/grpchd2/unithelloonpcbde1soc/hdl/helloonpcbde1soc-e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /hsd_sem_3/chd3/uebung01/designschd2modifiedmp/grpchd2/unithelloonpcbde1soc/hdl/helloonpcbde1soc-e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 HelloOnPcbDe1Soc " "Found entity 1: HelloOnPcbDe1Soc" {  } { { "../hdl/HelloOnPcbDe1Soc-e.vhd" "" { Text "C:/HSD_SEM_3/CHD3/Uebung01/designsChd2ModifiedMp/grpChd2/unitHelloOnPcbDe1Soc/hdl/HelloOnPcbDe1Soc-e.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759940760700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759940760700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hsd_sem_3/chd3/uebung01/designschd2modifiedmp/grpchd2/unithello/hdl/hello-rtl-a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /hsd_sem_3/chd3/uebung01/designschd2modifiedmp/grpchd2/unithello/hdl/hello-rtl-a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Hello-Rtl " "Found design unit 1: Hello-Rtl" {  } { { "../../unitHello/hdl/Hello-Rtl-a.vhd" "" { Text "C:/HSD_SEM_3/CHD3/Uebung01/designsChd2ModifiedMp/grpChd2/unitHello/hdl/Hello-Rtl-a.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759940760714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759940760714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hsd_sem_3/chd3/uebung01/designschd2modifiedmp/grpchd2/unithello/hdl/hello-e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /hsd_sem_3/chd3/uebung01/designschd2modifiedmp/grpchd2/unithello/hdl/hello-e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 Hello " "Found entity 1: Hello" {  } { { "../../unitHello/hdl/Hello-e.vhd" "" { Text "C:/HSD_SEM_3/CHD3/Uebung01/designsChd2ModifiedMp/grpChd2/unitHello/hdl/Hello-e.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759940760725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759940760725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hsd_sem_3/chd3/uebung01/designschd2modifiedmp/grpchd2/unithex2sevensegment/hdl/hex2sevensegment-rtl-a.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /hsd_sem_3/chd3/uebung01/designschd2modifiedmp/grpchd2/unithex2sevensegment/hdl/hex2sevensegment-rtl-a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Hex2SevenSegment-Rtl " "Found design unit 1: Hex2SevenSegment-Rtl" {  } { { "../../unitHex2SevenSegment/hdl/Hex2SevenSegment-Rtl-a.vhd" "" { Text "C:/HSD_SEM_3/CHD3/Uebung01/designsChd2ModifiedMp/grpChd2/unitHex2SevenSegment/hdl/Hex2SevenSegment-Rtl-a.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759940760736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759940760736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/hsd_sem_3/chd3/uebung01/designschd2modifiedmp/grpchd2/unithex2sevensegment/hdl/hex2sevensegment-e.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /hsd_sem_3/chd3/uebung01/designschd2modifiedmp/grpchd2/unithex2sevensegment/hdl/hex2sevensegment-e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 Hex2SevenSegment " "Found entity 1: Hex2SevenSegment" {  } { { "../../unitHex2SevenSegment/hdl/Hex2SevenSegment-e.vhd" "" { Text "C:/HSD_SEM_3/CHD3/Uebung01/designsChd2ModifiedMp/grpChd2/unitHex2SevenSegment/hdl/Hex2SevenSegment-e.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759940760747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759940760747 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "HelloOnPcbDe1Soc " "Elaborating entity \"HelloOnPcbDe1Soc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1759940760769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Hello Hello:TheHelloDE1 A:rtl " "Elaborating entity \"Hello\" using architecture \"A:rtl\" for hierarchy \"Hello:TheHelloDE1\"" {  } { { "../hdl/HelloOnPcbDe1Soc-Struct-a.vhd" "TheHelloDE1" { Text "C:/HSD_SEM_3/CHD3/Uebung01/designsChd2ModifiedMp/grpChd2/unitHelloOnPcbDe1Soc/hdl/HelloOnPcbDe1Soc-Struct-a.vhd" 24 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759940760787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Hex2SevenSegment Hello:TheHelloDE1\|Hex2SevenSegment:TheHex0 A:rtl " "Elaborating entity \"Hex2SevenSegment\" using architecture \"A:rtl\" for hierarchy \"Hello:TheHelloDE1\|Hex2SevenSegment:TheHex0\"" {  } { { "../../unitHello/hdl/Hello-Rtl-a.vhd" "TheHex0" { Text "C:/HSD_SEM_3/CHD3/Uebung01/designsChd2ModifiedMp/grpChd2/unitHello/hdl/Hello-Rtl-a.vhd" 33 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759940760805 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1759940761138 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1759940761296 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759940761296 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "85 " "Implemented 85 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1759940761319 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1759940761319 ""} { "Info" "ICUT_CUT_TM_LCELLS" "49 " "Implemented 49 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1759940761319 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1759940761319 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4956 " "Peak virtual memory: 4956 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1759940761332 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct  8 18:26:01 2025 " "Processing ended: Wed Oct  8 18:26:01 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1759940761332 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1759940761332 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1759940761332 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1759940761332 ""}
