

================================================================
== Vitis HLS Report for 'threshold'
================================================================
* Date:           Thu Dec  1 21:55:41 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        byte_count_stream
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg225-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  9.36 ns|  5.739 ns|     2.53 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      262|      262|  2.452 us|  2.452 us|  262|  262|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%over_thresh_loc = alloca i32 1"   --->   Operation 5 'alloca' 'over_thresh_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [2/2] (0.00ns)   --->   "%call_ln0 = call void @threshold_Pipeline_VITIS_LOOP_58_1, i3 %appear_V1, i8 %over_thresh_loc"   --->   Operation 6 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 3.41>
ST_2 : Operation 7 [1/1] (3.41ns)   --->   "%num_blocks_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %num_blocks"   --->   Operation 7 'read' 'num_blocks_read' <Predicate = true> <Delay = 3.41> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_2 : Operation 8 [1/1] (3.41ns)   --->   "%counter_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %counter"   --->   Operation 8 'read' 'counter_read' <Predicate = true> <Delay = 3.41> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_2 : Operation 9 [1/2] (0.00ns)   --->   "%call_ln0 = call void @threshold_Pipeline_VITIS_LOOP_58_1, i3 %appear_V1, i8 %over_thresh_loc"   --->   Operation 9 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 5.02>
ST_3 : Operation 10 [1/1] (2.55ns)   --->   "%sub = add i32 %num_blocks_read, i32 4294967295"   --->   Operation 10 'add' 'sub' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 11 [1/1] (2.47ns)   --->   "%last_block = icmp_eq  i32 %counter_read, i32 %sub" [byte_count_stream/src/byte_count_stream.cpp:12]   --->   Operation 11 'icmp' 'last_block' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 12 [1/1] (0.00ns)   --->   "%pkt_data_V = load i8 %over_thresh_loc"   --->   Operation 12 'load' 'pkt_data_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 13 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A.i1P0A.i1P0A, i8 %Out_r_V_data_V, i1 %Out_r_V_keep_V, i1 %Out_r_V_strb_V, i1 %Out_r_V_user_V, i1 %Out_r_V_last_V, i1 %Out_r_V_id_V, i1 %Out_r_V_dest_V, i8 %pkt_data_V, i1 0, i1 0, i1 0, i1 %last_block, i1 0, i1 0"   --->   Operation 13 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %num_blocks, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %counter, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %Out_r_V_dest_V, i1 %Out_r_V_id_V, i1 %Out_r_V_last_V, i1 %Out_r_V_user_V, i1 %Out_r_V_strb_V, i1 %Out_r_V_keep_V, i8 %Out_r_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "%ret_ln16 = ret" [byte_count_stream/src/byte_count_stream.cpp:16]   --->   Operation 17 'ret' 'ret_ln16' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 9.36ns, clock uncertainty: 2.53ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 3.42ns
The critical path consists of the following:
	fifo read operation ('num_blocks_read') on port 'num_blocks' [13]  (3.42 ns)

 <State 3>: 5.03ns
The critical path consists of the following:
	'add' operation ('sub') [16]  (2.55 ns)
	'icmp' operation ('last_block', byte_count_stream/src/byte_count_stream.cpp:12) [17]  (2.47 ns)

 <State 4>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
