# Loading project multicycle_niosII
# Compile of buttons.vhd was successful.
# Compile of controller.vhd was successful with warnings.
# Compile of CPU.vhd was successful.
# Compile of extend.vhd was successful.
# Compile of GECKO.vhd was successful.
# Compile of IR.vhd was successful.
# Compile of mux2x5.vhd was successful.
# Compile of mux2x16.vhd was successful.
# Compile of mux2x32.vhd was successful.
# Compile of PC.vhd was successful.
# Compile of check_functions.vhd was successful with warnings.
# Compile of tb_Controller.vhd was successful with warnings.
# Compile of tb_Extend.vhd was successful with warnings.
# Compile of tb_GECKO.vhd was successful.
# Compile of tb_IR.vhd was successful with warnings.
# Compile of tb_PC.vhd was successful with warnings.
# Compile of add_sub.vhd was successful.
# Compile of ALU.vhd was successful.
# Compile of comparator.vhd was successful.
# Compile of decoder.vhd was successful.
# Compile of LEDs.vhd was successful.
# Compile of logic_unit.vhd was successful.
# Compile of multiplexer.vhd was successful.
# Compile of RAM.vhd was successful.
# Compile of register_file.vhd was successful.
# Compile of ROM.vhd was successful.
# Compile of ROM_Block.vhd was successful.
# Compile of shift_unit.vhd was successful.
# 28 compiles, 0 failed with no errors.
do test_Controller0.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying /media/sf_student/ArchOrd/Projet1/template/modelsim/multicycle_niosII.mpf
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:59:45 on Oct 10,2019
# vcom -reportprogress 300 -93 ../vhdl/controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity controller
# -- Compiling architecture synth of controller
# ** Warning: ../vhdl/controller.vhd(69): (vcom-1083) Implicit array operator "=" always returns FALSE (left length 6 is not equal to right length 24).
# ** Warning: ../vhdl/controller.vhd(70): (vcom-1083) Implicit array operator "=" always returns FALSE (left length 6 is not equal to right length 24).
# ** Warning: ../vhdl/controller.vhd(70): (vcom-1083) Implicit array operator "=" always returns FALSE (left length 6 is not equal to right length 24).
# End time: 21:59:45 on Oct 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:59:45 on Oct 10,2019
# vcom -reportprogress 300 -93 ../testbench/check_functions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling package check_functions
# -- Compiling package body check_functions
# -- Loading package check_functions
# ** Warning: ../testbench/check_functions.vhd(49): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(59): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(65): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(67): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(68): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(83): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(93): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(99): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(101): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(102): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(117): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(127): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(133): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(135): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(136): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(151): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(161): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(167): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(169): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(170): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# End time: 21:59:45 on Oct 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:59:45 on Oct 10,2019
# vcom -reportprogress 300 -93 ../testbench/tb_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package check_functions
# -- Compiling entity tb_Controller
# -- Compiling architecture testbench of tb_Controller
# ** Warning: ../testbench/tb_Controller.vhd(129): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/tb_Controller.vhd(130): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# End time: 21:59:45 on Oct 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vsim tb_Controller -Gtext_in=Controller/in0.txt 
# Start time: 21:59:45 on Oct 10,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.check_functions(body)
# Loading work.tb_controller(testbench)
# Loading work.controller(fast)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# -=Controller test:======================================================
# -=Testing the first version of the CPU==================================
# --and
# --srl
# --addi
# --ldw
# --stw
# ** Error: Unexpected output value for ir_en
#    Time: 107500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for sel_addr
#    Time: 107500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for imm_signed
#    Time: 107500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for write
#    Time: 107500 ps  Iteration: 1  Instance: /tb_controller
# --break
# ** Error: Unexpected output value for read
#    Time: 112500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for PC enable count
#    Time: 117500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for ir_en
#    Time: 122500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for ir_en
#    Time: 127500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for ir_en
#    Time: 132500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for ir_en
#    Time: 137500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for ir_en
#    Time: 142500 ps  Iteration: 1  Instance: /tb_controller
# ** Error: Unexpected output value for ir_en
#    Time: 147500 ps  Iteration: 1  Instance: /tb_controller
# --and
# ===================================================================
# Errors encountered during simulation. Refer to the report.txt file.
# ===================================================================
# Compile of buttons.vhd was successful.
# Compile of controller.vhd was successful.
# Compile of CPU.vhd was successful.
# Compile of extend.vhd was successful.
# Compile of GECKO.vhd was successful.
# Compile of IR.vhd was successful.
# Compile of mux2x5.vhd was successful.
# Compile of mux2x16.vhd was successful.
# Compile of mux2x32.vhd was successful.
# Compile of PC.vhd was successful.
# Compile of check_functions.vhd was successful with warnings.
# Compile of tb_Controller.vhd was successful with warnings.
# Compile of tb_Extend.vhd was successful with warnings.
# Compile of tb_GECKO.vhd was successful.
# Compile of tb_IR.vhd was successful with warnings.
# Compile of tb_PC.vhd was successful with warnings.
# Compile of add_sub.vhd was successful.
# Compile of ALU.vhd was successful.
# Compile of comparator.vhd was successful.
# Compile of decoder.vhd was successful.
# Compile of LEDs.vhd was successful.
# Compile of logic_unit.vhd was successful.
# Compile of multiplexer.vhd was successful.
# Compile of RAM.vhd was successful.
# Compile of register_file.vhd was successful.
# Compile of ROM.vhd was successful.
# Compile of ROM_Block.vhd was successful.
# Compile of shift_unit.vhd was successful.
# 28 compiles, 0 failed with no errors.
do test_Controller0.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying /media/sf_student/ArchOrd/Projet1/template/modelsim/multicycle_niosII.mpf
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:02:16 on Oct 10,2019
# vcom -reportprogress 300 -93 ../vhdl/controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity controller
# -- Compiling architecture synth of controller
# End time: 22:02:16 on Oct 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:02:16 on Oct 10,2019
# vcom -reportprogress 300 -93 ../testbench/check_functions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling package check_functions
# -- Compiling package body check_functions
# -- Loading package check_functions
# ** Warning: ../testbench/check_functions.vhd(49): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(59): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(65): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(67): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(68): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(83): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(93): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(99): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(101): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(102): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(117): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(127): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(133): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(135): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(136): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(151): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(161): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(167): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(169): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(170): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# End time: 22:02:16 on Oct 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:02:16 on Oct 10,2019
# vcom -reportprogress 300 -93 ../testbench/tb_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package check_functions
# -- Compiling entity tb_Controller
# -- Compiling architecture testbench of tb_Controller
# ** Warning: ../testbench/tb_Controller.vhd(129): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/tb_Controller.vhd(130): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# End time: 22:02:16 on Oct 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 22:02:16 on Oct 10,2019, Elapsed time: 0:02:31
# Errors: 12, Warnings: 23
# vsim tb_Controller -Gtext_in=Controller/in0.txt 
# Start time: 22:02:16 on Oct 10,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.check_functions(body)
# Loading work.tb_controller(testbench)
# Loading work.controller(fast)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# -=Controller test:======================================================
# -=Testing the first version of the CPU==================================
# --and
# --srl
# --addi
# --ldw
# --stw
# ** Error: Unexpected output value for sel_b
#    Time: 107500 ps  Iteration: 1  Instance: /tb_controller
# --break
# --and
# ===================================================================
# Errors encountered during simulation. Refer to the report.txt file.
# ===================================================================
# Compile of buttons.vhd was successful.
# Compile of controller.vhd was successful.
# Compile of CPU.vhd was successful.
# Compile of extend.vhd was successful.
# Compile of GECKO.vhd was successful.
# Compile of IR.vhd was successful.
# Compile of mux2x5.vhd was successful.
# Compile of mux2x16.vhd was successful.
# Compile of mux2x32.vhd was successful.
# Compile of PC.vhd was successful.
# Compile of check_functions.vhd was successful with warnings.
# Compile of tb_Controller.vhd was successful with warnings.
# Compile of tb_Extend.vhd was successful with warnings.
# Compile of tb_GECKO.vhd was successful.
# Compile of tb_IR.vhd was successful with warnings.
# Compile of tb_PC.vhd was successful with warnings.
# Compile of add_sub.vhd was successful.
# Compile of ALU.vhd was successful.
# Compile of comparator.vhd was successful.
# Compile of decoder.vhd was successful.
# Compile of LEDs.vhd was successful.
# Compile of logic_unit.vhd was successful.
# Compile of multiplexer.vhd was successful.
# Compile of RAM.vhd was successful.
# Compile of register_file.vhd was successful.
# Compile of ROM.vhd was successful.
# Compile of ROM_Block.vhd was successful.
# Compile of shift_unit.vhd was successful.
# 28 compiles, 0 failed with no errors.
do test_Controller0.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying /media/sf_student/ArchOrd/Projet1/template/modelsim/multicycle_niosII.mpf
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:09 on Oct 10,2019
# vcom -reportprogress 300 -93 ../vhdl/controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity controller
# -- Compiling architecture synth of controller
# End time: 22:06:09 on Oct 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:09 on Oct 10,2019
# vcom -reportprogress 300 -93 ../testbench/check_functions.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling package check_functions
# -- Compiling package body check_functions
# -- Loading package check_functions
# ** Warning: ../testbench/check_functions.vhd(49): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(59): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(65): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(67): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(68): (vcom-1283) Cannot reference file "text_report" inside pure function "scheck".
# ** Warning: ../testbench/check_functions.vhd(83): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(93): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(99): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(101): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(102): (vcom-1283) Cannot reference file "text_report" inside pure function "icheck".
# ** Warning: ../testbench/check_functions.vhd(117): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(127): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(133): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(135): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(136): (vcom-1283) Cannot reference file "text_report" inside pure function "hcheck".
# ** Warning: ../testbench/check_functions.vhd(151): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/check_functions.vhd(161): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(167): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(169): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# ** Warning: ../testbench/check_functions.vhd(170): (vcom-1283) Cannot reference file "text_report" inside pure function "bcheck".
# End time: 22:06:09 on Oct 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 20
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:06:10 on Oct 10,2019
# vcom -reportprogress 300 -93 ../testbench/tb_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package check_functions
# -- Compiling entity tb_Controller
# -- Compiling architecture testbench of tb_Controller
# ** Warning: ../testbench/tb_Controller.vhd(129): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: ../testbench/tb_Controller.vhd(130): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# End time: 22:06:10 on Oct 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# End time: 22:06:10 on Oct 10,2019, Elapsed time: 0:03:54
# Errors: 1, Warnings: 23
# vsim tb_Controller -Gtext_in=Controller/in0.txt 
# Start time: 22:06:10 on Oct 10,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.check_functions(body)
# Loading work.tb_controller(testbench)
# Loading work.controller(fast)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# -=Controller test:======================================================
# -=Testing the first version of the CPU==================================
# --and
# --srl
# --addi
# --ldw
# --stw
# --break
# --and
# ===================================================================
# Simulation is successful
# ===================================================================
# End time: 22:09:50 on Oct 10,2019, Elapsed time: 0:03:40
# Errors: 0, Warnings: 1
