<dec f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.h' l='327' type='llvm::SDValue llvm::SITargetLowering::splitBinaryVectorOp(llvm::SDValue Op, llvm::SelectionDAG &amp; DAG) const'/>
<def f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='3684' ll='3703' type='llvm::SDValue llvm::SITargetLowering::splitBinaryVectorOp(llvm::SDValue Op, llvm::SelectionDAG &amp; DAG) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='3767' u='c' c='_ZNK4llvm16SITargetLowering14LowerOperationENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='4233' u='c' c='_ZNK4llvm16SITargetLowering20lowerFMINNUM_FMAXNUMENS_7SDValueERNS_12SelectionDAGE'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='3682'>// Work around LegalizeDAG doing the wrong thing and fully scalarizing if the
// wider vector type is legal.</doc>
