AArch64 F2.mod-with-type+BBM-DSB-ISB
{
 [PTE(x)]=(db:0, valid:1);
 0:X4=(oa:PA(x),db:1, valid:0);
 0:X1=(oa:PA(x),db:1, valid:1);
 0:X2=PTE(x); 0:X3=x;
 1:X3=x;
}
P0                | P1                ;
  STR  X4,[X2]    |                   ;
  DSB  ISH        |                   ;
  LSR  X9,X3,#12  |                   ;
  TLBI VAAE1IS,X9 |                   ;
  DSB  ISH        |                   ;
  STR  X1,[X2]    |     MOV  W4,#1    ;
  DSB ISH         |                   ;
  ISB             |                   ;
  L2: LDR  W7,[X3]    |     STR  W4, [X3] ;
                  | L0: STR  W4, [X3] ;
exists (0:X7=0 /\ fault(P1:L0,x,MMU:Translation) /\ ~fault(P0:L2,x)) \/ (0:X7=1 /\ fault(P1:L0,x,MMU:Translation) /\ ~fault(P0:L2,x))
