* Z:\mnt\design.r\spice\examples\3814-5.asc
V1 IN 0 PWL(0 0 .2m 12)
R1 OUT N001 263K
D1 IN N003 MMSD4148
C1 N003 N005 .1µ
M§Q1 N005 N009 0 0 Si7884DP
C2 IN 0 1µ
D2 N005 OUT MBRS1100
R2 OUT N008 29.4K
R3 N008 0 1K
C3 OUT 0 500µ Rser=10m
C4 N007 N008 .01µ Rser=100K Cpar=100p
C5 N006 0 1000p
XU1 N001 IN IN N002 N007 N008 N006 0 IN IN IN N009 0 N005 N004 N003 LTC3814-5
L1 IN N005 4.7µ Rpar=1K
M§Q2 OUT N004 N005 N005 Si7884DP
Rload OUT 0 6
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 3m
.lib LTC3814-5.sub
.backanno
.end
