 
****************************************
Report : area
Design : dfe3Main
Version: G-2012.06-SP3
Date   : Tue Apr 25 22:42:02 2017
****************************************

Library(s) Used:

    saed32hvt_tt1p05v25c (File: /home/ff/cs250/stdcells/synopsys-32nm/multi_vt/db/cells_hvt.db)
    saed32rvt_tt1p05v25c (File: /home/ff/cs250/stdcells/synopsys-32nm/multi_vt/db/cells_rvt.db)
    saed32lvt_tt1p05v25c (File: /home/ff/cs250/stdcells/synopsys-32nm/multi_vt/db/cells_lvt.db)

Number of ports:                          400
Number of nets:                           589
Number of cells:                          138
Number of combinational cells:            136
Number of sequential cells:                 0
Number of macros:                           0
Number of buf/inv:                        136
Number of references:                      15

Combinational area:       199385.626664
Buf/Inv area:             20143.961888
Noncombinational area:    302274.054594
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:          501659.681257
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)

Hierarchical area distribution
------------------------------

                                  Global cell area              Local cell area
                                  --------------------  -------------------------------- 
Hierarchical cell                 Absolute     Percent  Combi-       Noncombi-    Black
                                  Total        Total    national     national     boxes   Design
--------------------------------  -----------  -------  -----------  -----------  ------  -------------------------------
dfe3Main                          501659.6813    100.0     404.0890       0.0000  0.0000  dfe3Main
ctrl                                 370.0337      0.1     268.6302      95.5581  0.0000  ctrl
ctrl/clk_gate_count_reg                5.8453      0.0       0.0000       5.8453  0.0000  SNPS_CLOCK_GATE_HIGH_ctrl_0
dpathtotal                        500885.5586     99.8    1622.9636       0.0000  0.0000  dpathtotal
dpathtotal/correlator             200158.2298     39.9   51702.5488  148449.8357  0.0000  correlator
dpathtotal/correlator/clk_gate_output_127_real_reg      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_correlator
dpathtotal/decision_device            40.4089      0.0      40.4089       0.0000  0.0000  decision_device
dpathtotal/fir                    299063.9564     59.6  145346.9862  150683.2531  0.0000  fir
dpathtotal/fir/buffer_mem2             0.0000      0.0       0.0000       0.0000  0.0000  buffer_mem2
dpathtotal/fir/clk_gate_buffer_complex_0_imag_reg      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_516
dpathtotal/fir/clk_gate_buffer_complex_1_real_reg      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_518
dpathtotal/fir/clk_gate_buffer_complex_2_real_reg      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_517
dpathtotal/fir/clk_gate_buffer_index_imag_reg      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_0
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_0_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_515
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_100_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_415
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_101_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_414
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_102_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_413
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_103_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_412
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_104_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_411
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_105_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_410
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_106_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_409
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_107_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_408
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_108_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_407
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_109_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_406
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_10_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_505
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_110_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_405
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_111_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_404
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_112_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_403
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_113_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_402
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_114_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_401
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_115_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_400
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_116_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_399
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_117_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_398
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_118_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_397
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_119_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_396
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_11_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_504
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_120_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_395
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_121_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_394
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_122_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_393
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_123_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_392
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_124_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_391
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_125_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_390
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_126_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_389
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_127_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_388
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_128_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_387
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_129_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_386
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_12_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_503
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_130_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_385
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_131_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_384
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_132_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_383
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_133_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_382
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_134_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_381
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_135_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_380
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_136_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_379
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_137_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_378
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_138_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_377
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_139_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_376
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_13_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_502
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_140_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_375
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_141_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_374
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_142_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_373
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_143_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_372
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_144_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_371
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_145_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_370
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_146_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_369
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_147_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_368
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_148_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_367
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_149_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_366
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_14_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_501
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_150_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_365
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_151_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_364
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_152_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_363
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_153_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_362
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_154_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_361
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_155_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_360
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_156_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_359
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_157_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_358
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_158_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_357
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_159_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_356
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_15_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_500
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_160_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_355
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_161_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_354
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_162_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_353
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_163_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_352
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_164_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_351
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_165_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_350
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_166_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_349
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_167_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_348
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_168_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_347
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_169_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_346
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_16_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_499
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_170_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_345
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_171_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_344
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_172_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_343
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_173_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_342
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_174_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_341
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_175_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_340
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_176_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_339
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_177_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_338
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_178_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_337
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_179_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_336
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_17_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_498
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_180_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_335
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_181_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_334
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_182_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_333
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_183_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_332
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_184_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_331
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_185_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_330
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_186_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_329
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_187_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_328
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_188_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_327
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_189_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_326
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_18_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_497
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_190_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_325
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_191_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_324
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_192_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_323
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_193_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_322
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_194_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_321
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_195_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_320
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_196_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_319
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_197_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_318
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_198_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_317
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_199_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_316
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_19_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_496
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_1_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_514
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_200_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_315
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_201_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_314
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_202_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_313
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_203_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_312
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_204_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_311
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_205_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_310
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_206_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_309
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_207_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_308
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_208_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_307
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_209_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_306
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_20_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_495
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_210_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_305
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_211_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_304
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_212_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_303
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_213_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_302
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_214_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_301
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_215_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_300
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_216_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_299
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_217_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_298
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_218_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_297
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_219_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_296
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_21_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_494
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_220_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_295
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_221_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_294
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_222_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_293
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_223_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_292
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_224_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_291
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_225_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_290
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_226_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_289
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_227_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_288
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_228_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_287
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_229_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_286
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_22_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_493
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_230_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_285
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_231_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_284
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_232_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_283
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_233_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_282
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_234_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_281
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_235_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_280
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_236_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_279
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_237_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_278
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_238_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_277
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_239_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_276
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_23_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_492
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_240_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_275
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_241_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_274
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_242_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_273
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_243_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_272
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_244_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_271
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_245_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_270
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_246_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_269
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_247_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_268
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_248_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_267
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_249_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_266
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_24_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_491
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_250_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_265
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_251_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_264
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_252_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_263
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_253_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_262
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_254_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_261
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_255_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_260
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_256_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_259
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_257_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_258
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_258_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_257
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_259_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_256
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_25_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_490
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_260_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_255
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_261_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_254
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_262_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_253
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_263_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_252
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_264_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_251
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_265_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_250
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_266_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_249
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_267_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_248
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_268_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_247
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_269_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_246
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_26_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_489
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_270_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_245
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_271_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_244
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_272_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_243
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_273_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_242
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_274_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_241
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_275_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_240
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_276_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_239
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_277_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_238
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_278_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_237
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_279_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_236
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_27_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_488
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_280_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_235
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_281_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_234
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_282_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_233
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_283_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_232
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_284_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_231
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_285_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_230
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_286_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_229
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_287_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_228
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_288_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_227
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_289_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_226
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_28_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_487
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_290_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_225
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_291_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_224
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_292_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_223
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_293_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_222
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_294_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_221
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_295_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_220
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_296_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_219
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_297_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_218
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_298_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_217
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_299_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_216
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_29_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_486
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_2_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_513
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_300_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_215
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_301_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_214
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_302_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_213
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_303_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_212
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_304_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_211
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_305_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_210
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_306_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_209
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_307_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_208
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_308_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_207
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_309_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_206
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_30_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_485
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_310_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_205
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_311_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_204
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_312_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_203
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_313_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_202
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_314_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_201
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_315_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_200
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_316_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_199
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_317_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_198
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_318_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_197
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_319_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_196
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_31_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_484
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_320_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_195
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_321_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_194
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_322_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_193
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_323_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_192
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_324_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_191
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_325_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_190
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_326_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_189
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_327_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_188
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_328_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_187
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_329_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_186
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_32_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_483
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_330_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_185
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_331_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_184
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_332_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_183
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_333_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_182
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_334_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_181
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_335_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_180
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_336_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_179
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_337_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_178
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_338_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_177
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_339_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_176
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_33_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_482
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_340_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_175
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_341_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_174
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_342_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_173
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_343_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_172
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_344_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_171
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_345_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_170
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_346_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_169
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_347_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_168
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_348_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_167
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_349_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_166
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_34_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_481
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_350_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_165
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_351_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_164
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_352_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_163
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_353_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_162
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_354_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_161
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_355_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_160
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_356_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_159
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_357_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_158
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_358_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_157
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_359_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_156
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_35_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_480
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_360_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_155
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_361_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_154
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_362_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_153
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_363_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_152
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_364_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_151
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_365_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_150
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_366_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_149
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_367_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_148
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_368_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_147
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_369_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_146
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_36_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_479
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_370_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_145
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_371_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_144
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_372_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_143
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_373_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_142
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_374_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_141
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_375_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_140
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_376_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_139
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_377_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_138
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_378_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_137
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_379_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_136
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_37_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_478
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_380_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_135
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_381_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_134
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_382_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_133
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_383_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_132
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_384_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_131
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_385_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_130
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_386_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_129
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_387_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_128
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_388_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_127
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_389_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_126
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_38_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_477
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_390_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_125
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_391_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_124
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_392_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_123
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_393_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_122
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_394_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_121
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_395_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_120
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_396_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_119
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_397_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_118
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_398_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_117
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_399_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_116
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_39_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_476
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_3_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_512
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_400_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_115
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_401_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_114
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_402_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_113
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_403_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_112
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_404_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_111
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_405_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_110
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_406_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_109
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_407_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_108
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_408_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_107
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_409_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_106
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_40_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_475
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_410_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_105
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_411_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_104
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_412_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_103
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_413_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_102
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_414_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_101
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_415_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_100
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_416_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_99
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_417_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_98
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_418_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_97
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_419_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_96
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_41_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_474
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_420_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_95
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_421_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_94
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_422_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_93
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_423_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_92
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_424_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_91
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_425_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_90
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_426_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_89
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_427_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_88
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_428_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_87
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_429_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_86
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_42_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_473
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_430_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_85
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_431_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_84
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_432_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_83
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_433_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_82
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_434_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_81
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_435_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_80
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_436_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_79
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_437_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_78
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_438_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_77
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_439_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_76
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_43_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_472
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_440_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_75
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_441_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_74
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_442_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_73
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_443_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_72
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_444_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_71
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_445_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_70
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_446_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_69
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_447_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_68
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_448_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_67
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_449_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_66
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_44_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_471
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_450_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_65
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_451_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_64
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_452_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_63
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_453_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_62
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_454_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_61
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_455_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_60
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_456_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_59
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_457_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_58
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_458_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_57
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_459_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_56
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_45_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_470
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_460_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_55
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_461_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_54
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_462_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_53
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_463_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_52
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_464_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_51
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_465_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_50
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_466_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_49
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_467_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_48
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_468_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_47
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_469_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_46
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_46_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_469
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_470_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_45
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_471_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_44
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_472_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_43
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_473_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_42
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_474_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_41
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_475_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_40
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_476_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_39
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_477_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_38
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_478_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_37
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_479_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_36
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_47_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_468
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_480_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_35
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_481_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_34
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_482_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_33
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_483_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_32
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_484_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_31
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_485_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_30
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_486_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_29
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_487_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_28
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_488_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_27
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_489_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_26
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_48_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_467
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_490_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_25
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_491_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_24
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_492_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_23
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_493_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_22
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_494_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_21
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_495_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_20
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_496_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_19
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_497_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_18
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_498_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_17
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_499_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_16
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_49_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_466
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_4_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_511
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_500_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_15
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_501_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_14
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_502_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_13
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_503_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_12
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_504_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_11
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_505_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_10
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_506_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_9
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_507_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_8
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_508_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_7
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_509_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_6
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_50_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_465
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_510_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_5
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_511_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_4
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_51_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_464
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_52_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_463
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_53_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_462
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_54_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_461
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_55_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_460
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_56_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_459
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_57_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_458
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_58_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_457
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_59_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_456
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_5_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_510
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_60_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_455
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_61_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_454
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_62_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_453
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_63_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_452
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_64_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_451
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_65_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_450
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_66_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_449
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_67_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_448
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_68_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_447
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_69_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_446
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_6_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_509
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_70_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_445
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_71_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_444
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_72_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_443
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_73_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_442
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_74_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_441
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_75_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_440
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_76_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_439
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_77_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_438
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_78_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_437
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_79_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_436
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_7_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_508
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_80_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_435
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_81_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_434
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_82_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_433
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_83_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_432
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_84_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_431
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_85_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_430
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_86_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_429
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_87_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_428
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_88_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_427
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_89_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_426
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_8_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_507
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_90_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_425
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_91_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_424
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_92_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_423
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_93_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_422
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_94_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_421
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_95_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_420
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_96_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_419
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_97_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_418
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_98_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_417
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_99_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_416
dpathtotal/fir/clk_gate_buffer_mem1_real_reg_9_      5.8453     0.0      0.0000      5.8453 0.0000 SNPS_CLOCK_GATE_HIGH_fir_506
dpathtotal/fir/clk_gate_index_0_reg      5.8453     0.0      0.0000       5.8453  0.0000  SNPS_CLOCK_GATE_HIGH_fir_3
dpathtotal/fir/clk_gate_index_1_reg      5.8453     0.0      0.0000       5.8453  0.0000  SNPS_CLOCK_GATE_HIGH_fir_2
dpathtotal/fir/clk_gate_index_2_reg      5.8453     0.0      0.0000       5.8453  0.0000  SNPS_CLOCK_GATE_HIGH_fir_1
--------------------------------  -----------  -------  -----------  -----------  ------  -------------------------------
Total                                                   199385.6267  302274.0546  0.0000

1
