// Seed: 832295893
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = id_2 || id_1;
endmodule
module module_1 (
    input uwire id_0,
    input tri id_1,
    input tri1 id_2,
    input supply1 id_3,
    input wor id_4,
    input wire id_5,
    input tri0 id_6,
    input tri0 id_7,
    input tri id_8,
    input wire id_9,
    output tri0 id_10,
    input tri1 id_11,
    output wire id_12
);
  wire id_14;
  assign id_12 = 1'h0;
  module_0 modCall_1 (
      id_14,
      id_14,
      id_14,
      id_14,
      id_14,
      id_14
  );
endmodule
