// Seed: 4015129326
`timescale 1ps / 1ps
module module_0 (
    input id_2,
    output id_3,
    output id_4,
    input id_5,
    input logic id_6
);
  assign id_5 = 1 || id_2;
  type_13(
      1, {1{id_3}}, 1'd0 !== 1
  );
  assign id_5 = id_1;
  logic id_7;
  reg   id_8;
  reg   id_9 = id_3;
  type_17(
      1, 1, &id_8[1'b0 : 1]
  );
  type_18 id_10 (
      .id_0 (id_1),
      .id_1 (id_7[1]),
      .id_2 (1'b0),
      .id_3 (1),
      .id_4 (""),
      .id_5 (1),
      .id_6 (id_4),
      .id_7 (id_4),
      .id_8 (id_8),
      .id_9 ((id_4)),
      .id_10(&id_9),
      .id_11(1),
      .id_12(),
      .id_13(1),
      .id_14(id_2),
      .id_15(1),
      .id_16(id_3),
      .id_17(1),
      .id_18(SystemTFIdentifier(1)),
      .id_19(1),
      .id_20(1'b0),
      .id_21(1),
      .id_22(id_1),
      .id_23(id_8[1]),
      .id_24(id_8),
      .id_25(id_7)
  );
  initial begin
    id_3 <= id_5;
    if (1) id_1 = 1;
    else begin
      id_8 = id_8;
    end
    id_11(1);
    id_8 <= id_4 == id_2[1 : 1] && 1;
    #1;
    id_4 <= 1;
    id_3 <= (1);
    id_9[1'b0 : 1] = 1;
  end
  assign id_8 = 1;
  assign id_1 = ~id_7;
endmodule
