


ARM Macro Assembler    Page 1 


    1 00000000         
    2 00000000                 IF               :DEF: __USE_DDR
    3 00000000                 IF               :DEF: __AARCH32
  678                          ENDIF
  679 00000000                 ENDIF
  680 00000000         
  681 00000000                 END
Command Line: --cpu=8.2-A.64 -m -I/design01/rcarv3ufed_master/common_rvc/rcarv3
u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/i2c0/full_check -I/design01/rcarv3ufed_master/
common_rvc/rcarv3u/VNET1/MASTER_TM/I2C_V3U_RTL/ct/include --predefine="__AARCH6
4 SETL {TRUE}" --predefine="__USE_DDR SETL {TRUE}" --list=rel_dbsc4_init_lpddr4
_4266_CL40WL18_181012_cr52.list /design01/rcarv3ufed_master/common_rvc/rcarv3u/
VNET1/MASTER_TM/I2C_V3U_RTL/ct/include/rcar_v3u/startup/rel_dbsc4_init_lpddr4_4
266_CL40WL18_181012_cr52.s
