m255
K4
z2
!s12c _opt
Z0 !s99 nomlopt
!s11f vlog 2023.3 2023.07, Jul 17 2023
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 dD:/MUST/EIE_Year_3/FPGA/Projects/lab1/decoder2to4/quartus_prj/simulation/questa
T_opt
!s110 1729075514
VLUY3mKU5JD56AOj;cCo`70
04 14 4 work tb_decoder2to4 fast 0
=1-f8fe5e5cddc5-670f993a-30-356c
R0
!s12b OEM100
!s124 OEM10U2 
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
Z2 tCvgOpt 0
n@_opt
OL;O;2023.3;77
vdecoder2to4
2D:/MUST/EIE_Year_3/FPGA/Projects/lab1/decoder2to4/rtl/decoder2to4.v
Z3 !s110 1729075513
!i10b 1
!s100 PFmVzBVBKPI0JQ[1aDVU32
I[e16Tm8>f^SmcE_0Y>WHK1
R1
w1729075383
8D:/MUST/EIE_Year_3/FPGA/Projects/lab1/decoder2to4/rtl/decoder2to4.v
FD:/MUST/EIE_Year_3/FPGA/Projects/lab1/decoder2to4/rtl/decoder2to4.v
!i122 0
L0 1 21
Z4 VDg1SIo80bB@j0V0VzS_@n1
Z5 OL;L;2023.3;77
r1
!s85 0
31
Z6 !s108 1729075513.000000
!s107 D:/MUST/EIE_Year_3/FPGA/Projects/lab1/decoder2to4/rtl/decoder2to4.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/MUST/EIE_Year_3/FPGA/Projects/lab1/decoder2to4/rtl|D:/MUST/EIE_Year_3/FPGA/Projects/lab1/decoder2to4/rtl/decoder2to4.v|
!i113 0
Z7 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
!s92 -vlog01compat -work work +incdir+D:/MUST/EIE_Year_3/FPGA/Projects/lab1/decoder2to4/rtl -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
vtb_decoder2to4
2D:/MUST/EIE_Year_3/FPGA/Projects/lab1/decoder2to4/quartus_prj/../sim/tb_decoder2to4.v
R3
!i10b 1
!s100 lR8iZ>mHQf;fXmkAHgC9b1
I2B>Mmne_R=<_Q22bBE6<Z3
R1
w1729075481
8D:/MUST/EIE_Year_3/FPGA/Projects/lab1/decoder2to4/quartus_prj/../sim/tb_decoder2to4.v
FD:/MUST/EIE_Year_3/FPGA/Projects/lab1/decoder2to4/quartus_prj/../sim/tb_decoder2to4.v
!i122 1
L0 1 39
R4
R5
r1
!s85 0
31
R6
!s107 D:/MUST/EIE_Year_3/FPGA/Projects/lab1/decoder2to4/quartus_prj/../sim/tb_decoder2to4.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/MUST/EIE_Year_3/FPGA/Projects/lab1/decoder2to4/quartus_prj/../sim|D:/MUST/EIE_Year_3/FPGA/Projects/lab1/decoder2to4/quartus_prj/../sim/tb_decoder2to4.v|
!i113 0
R7
!s92 -vlog01compat -work work +incdir+D:/MUST/EIE_Year_3/FPGA/Projects/lab1/decoder2to4/quartus_prj/../sim -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
