===== Simulator configuration =====
  BLOCKSIZE:                        16
  L1_SIZE:                          8192
  L1_ASSOC:                         4
  VC_NUM_BLOCKS:                    0
  L2_SIZE:                          0
  L2_ASSOC:                         0
  trace_file:                       gcc_trace.txt

===== L1 contents =====
  set   0:    80066 D   800a3 D   800ac D   800ab D
  set   1:    80066 D   8007d D   800a3 D   800ac D
  set   2:    80066 D   8007e D   8006d D   800a3 D
  set   3:    80066 D   800a3 D   800aa D   800a7 D
  set   4:    80066 D   800a3 D   800aa D   800ac D
  set   5:    80066 D   800a3 D   800aa D   800ac D
  set   6:    800a3 D   800ac D   800ab D   800a6 D
  set   7:    8006b D   8006c D   800a3 D   800ac D
  set   8:    800a3 D   8006b D   800ac D   800ab D
  set   9:    800a3 D   8003e     800ac D   800ab D
  set  10:    800a3 D   800ac D   800ab D   800aa D
  set  11:    800a3 D   800ac D   800ab D   800aa D
  set  12:    8006b D   800a3 D   800ac D   800ab D
  set  13:    800a3 D   80079 D   8006f D   800ac D
  set  14:    8006b     800a3 D   800ac D   800ab D
  set  15:    800a3 D   800ac D   800ab D   800aa D
  set  16:    f6067 D   800a3 D   800ac D   800ab D
  set  17:    800a3 D   8007f D   800ac D   800ab D
  set  18:    800a3 D   800ac D   800ab D   800aa D
  set  19:    f6067 D   800a3 D   800ac D   800a8 D
  set  20:    8007f D   80085 D   800a3 D   800ac D
  set  21:    80085 D   800a3 D   800ac D   800a8 D
  set  22:    80085 D   800a3 D   800ac D   800ab D
  set  23:    800a3 D   f6067 D   800ac D   800a7 D
  set  24:    800a3 D   8003e     800ac D   800a7 D
  set  25:    800a3 D   8007d D   800ac D   800ab D
  set  26:    800a3 D   800ac D   800ab D   800aa D
  set  27:    800a3 D   800ac D   800ab D   800aa D
  set  28:    800a3 D   800ac D   8007f D   800ab D
  set  29:    800a3 D   8006a D   80074 D   800ac D
  set  30:    800a3 D   800ac D   800ab D   8007f D
  set  31:    8007e D   800a3 D   800ac D   800ab D
  set  32:    800a3 D   80074 D   f6067 D   800ac D
  set  33:    800a3 D   80074 D   800ac D   800ab D
  set  34:    80070 D   800a3 D   80074 D   800ac D
  set  35:    800a3 D   800ac D   800a9 D   800a8 D
  set  36:    800a3 D   80090     80070 D   800ac D
  set  37:    80070 D   80052     800a3 D   8007f D
  set  38:    800a3 D   80070 D   8006f D   8007f D
  set  39:    800a3 D   80070 D   800ac D   800a9 D
  set  40:    80052     800a3 D   8005a D   800a9 D
  set  41:    8003e     800a3 D   800ac D   8006b D
  set  42:    800a3 D   8006b D   800ab D   800aa D
  set  43:    80002     800a3 D   800ab D   80070 D
  set  44:    80002     800a3 D   8006b D   800ab D
  set  45:    80002     8003e     800a3 D   800ab D
  set  46:    80002     80052     800a3 D   8003e  
  set  47:    80002     800a3 D   8003e     800ab D
  set  48:    80002     8003e     800a3 D   800ab D
  set  49:    80002     80052     800a3 D   8005e D
  set  50:    80002     8003e     800a3 D   800ab D
  set  51:    80002     800a3 D   8007f D   8006d  
  set  52:    80002     800a3 D   800a9 D   800a8 D
  set  53:    80002     800a3 D   800a9 D   800a8 D
  set  54:    80002     800a3 D   800ab D   800a2 D
  set  55:    800a3 D   80063 D   800ab D   800a2 D
  set  56:    800a3 D   80063 D   80062 D   8006b D
  set  57:    800a3 D   80063 D   80062     800ab D
  set  58:    800a3 D   80063 D   80074 D   8006f D
  set  59:    800a3 D   80063 D   80074 D   8007d D
  set  60:    800a3 D   80063 D   8006b D   8007f D
  set  61:    80063 D   800a3 D   8007d D   8006b D
  set  62:    80063 D   800a3 D   800ab D   800a2 D
  set  63:    80063 D   800a3 D   8006a D   80074 D
  set  64:    80062     800a3 D   8005e D   800ab D
  set  65:    800a3 D   800ab D   800a2 D   800aa D
  set  66:    800a3 D   800ab D   800a2 D   800aa D
  set  67:    800a3 D   800a8 D   800ab D   800a7 D
  set  68:    80062     800a3 D   800a8 D   800ab D
  set  69:    80062     800a3 D   800a8 D   800ab D
  set  70:    800a3 D   800ab D   800a2 D   800aa D
  set  71:    80062     800a3 D   8005e D   800a8 D
  set  72:    80062     800a3 D   800a8 D   800ab D
  set  73:    8005e D   800a3 D   800ab D   800a2 D
  set  74:    8005e     8003e     800a3 D   80062  
  set  75:    80062     8006c D   800ab D   800a2 D
  set  76:    8006c D   800ab D   800a2 D   800aa D
  set  77:    80062     8006c D   800ab D   800a2 D
  set  78:    8003e     8006c D   8007d D   8005e  
  set  79:    8006c D   8003e     800ab D   800a2 D
  set  80:    8006c D   800ab D   800a2 D   800aa D
  set  81:    8003e     8006c D   8006a     800ab D
  set  82:    8003e     8006c D   8006a     800ab D
  set  83:    8006c D   8006a     800a6 D   800a9 D
  set  84:    8003e     8006a     8006c D   800a9 D
  set  85:    8006a     8006b     800a9 D   800a8 D
  set  86:    8006a     800ab D   800a2 D   800aa D
  set  87:    8004e     8006a     800a9 D   800a8 D
  set  88:    8007c     80062 D   8004e     8006a  
  set  89:    8006a     800ab D   800a2 D   8007c  
  set  90:    8006c D   800a2 D   800ab D   800aa D
  set  91:    8004e     8007f D   80088 D   800a2 D
  set  92:    8004e     800a2 D   800ab D   800aa D
  set  93:    8004e     8006c D   800a2 D   800ab D
  set  94:    80088 D   800a2 D   800ab D   800aa D
  set  95:    8004e     80088 D   800a2 D   800ab D
  set  96:    80073     800a2 D   800ab D   800aa D
  set  97:    8006a     80088 D   800a2 D   800ab D
  set  98:    80054 D   8004e     8003e     800a2 D
  set  99:    8004e     800a2 D   800a8 D   800ab D
  set 100:    80088 D   8007d D   800a2 D   800a8 D
  set 101:    8004e     800a2 D   800a8 D   800ab D
  set 102:    800a2 D   800ab D   800aa D   800a9 D
  set 103:    800a2 D   800ab D   800aa D   800a5 D
  set 104:    80063 D   8008f     8007c D   800a2 D
  set 105:    80063 D   8008f     800a9 D   800a2 D
  set 106:    8008f     80063 D   800a2 D   800ab D
  set 107:    8008f     80063 D   800a2 D   800ab D
  set 108:    8008f     80088 D   800a2 D   8007f D
  set 109:    8008f     800a2 D   800ab D   80073 D
  set 110:    8008f     800a2 D   800ab D   800aa D
  set 111:    8008f     8006e D   8005e D   8006b D
  set 112:    8008f     8005e D   8006e D   800a2 D
  set 113:    8005e D   8008f     8007d D   800a2 D
  set 114:    8008f     800a2 D   8003d     800ab D
  set 115:    8008f     8005e D   800a6 D   800a2 D
  set 116:    8008f     80063 D   800a2 D   8003d  
  set 117:    8008f     8006a D   80063 D   800a2 D
  set 118:    8008f     800a2 D   800ab D   80039  
  set 119:    8006a     8008f     800a2 D   800ab D
  set 120:    80063 D   8008f     8006b D   800a2 D
  set 121:    8006a     800a2 D   800ab D   80039  
  set 122:    8006c D   8006a D   8006b D   800a2 D
  set 123:    8006c D   800a2 D   8003d     800ab D
  set 124:    80069 D   800a2 D   8006c D   8003d  
  set 125:    800a2 D   80039     800ab D   800aa D
  set 126:    80065 D   80069 D   800a2 D   80039  
  set 127:    80065 D   800a2 D   800ab D   800aa D

===== Simulation results =====
  a. number of L1 reads:                       63640
  b. number of L1 read misses:                  1739
  c. number of L1 writes:                      36360
  d. number of L1 write misses:                 4206
  e. number of swap requests:                      0
  f. swap request rate:                       0.0000
  g. number of swaps:                              0
  h. combined L1+VC miss rate:                0.0595
  i. number writebacks from L1/VC:              4050
  j. number of L2 reads:                           0
  k. number of L2 read misses:                     0
  l. number of L2 writes:                          0
  m. number of L2 write misses:                    0
  n. L2 miss rate:                            0.0000
  o. number of writebacks from L2:                 0
  p. total memory traffic:                      9995
