// Seed: 2329834340
module module_0 #(
    parameter id_2 = 32'd21
) (
    id_1,
    _id_2[1 : id_2]
);
  output logic [7:0] _id_2;
  output wire id_1;
  logic id_3 = id_3;
  wire [1 'b0 : 1 'b0 &  -1] id_4;
endmodule
module module_1 #(
    parameter id_11 = 32'd28,
    parameter id_15 = 32'd3,
    parameter id_2  = 32'd0,
    parameter id_9  = 32'd81
) (
    input wand id_0,
    input wire id_1,
    input supply1 _id_2,
    output uwire id_3,
    input supply1 id_4,
    input supply1 id_5,
    input wand id_6,
    input tri0 id_7,
    output tri1 id_8,
    input wire _id_9,
    input tri1 id_10,
    input tri0 _id_11[(  id_2  ) : ~  id_9]
);
  logic id_13;
  wire  id_14 [-1 : id_11];
  parameter id_15 = 1'b0;
  xnor primCall (id_3, id_14, id_7, id_4, id_15, id_6, id_0, id_1, id_5, id_17, id_16, id_13);
  wire id_16, id_17[-1  ?  -1 : id_9 : id_15  -  -1];
  module_0 modCall_1 (
      id_17,
      id_15
  );
endmodule
