OpenROAD b16bda7e82721d10566ff7e2b68f1ff0be9f9e38 
Features included (+) or not (-): +Charts +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
define_corners Typical
read_liberty -corner Typical /home/talha/volare_pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
[INFO]: Reading ODB at '/openlane/designs/project_2/runs/RUN_2025.05.04_12.05.36/tmp/routing/21-fill.odb'…
Reading design constraints file at '/openlane/scripts/base.sdc'…
[INFO]: Setting output delay to: 2.0
[INFO]: Setting input delay to: 2.0
[WARNING STA-0366] port '__VIRTUAL_CLK__' not found.
[INFO]: Setting load to: 0.033442
[INFO]: Setting clock uncertainty to: 0.25
[INFO]: Setting clock transition to: 0.15
[WARNING STA-0419] transition time can not be specified for virtual clocks.
[INFO]: Setting timing derate to: 5.0 %
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   ALU
Die area:                 ( 0 0 ) ( 100000 150000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     1408
Number of terminals:      29
Number of snets:          2
Number of nets:           328

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 203.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 15266.
[INFO DRT-0033] mcon shape region query size = 8616.
[INFO DRT-0033] met1 shape region query size = 3128.
[INFO DRT-0033] via shape region query size = 960.
[INFO DRT-0033] met2 shape region query size = 576.
[INFO DRT-0033] via2 shape region query size = 768.
[INFO DRT-0033] met3 shape region query size = 603.
[INFO DRT-0033] via3 shape region query size = 768.
[INFO DRT-0033] met4 shape region query size = 248.
[INFO DRT-0033] via4 shape region query size = 40.
[INFO DRT-0033] met5 shape region query size = 60.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 678 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 185 unique inst patterns.
[INFO DRT-0084]   Complete 250 groups.
#scanned instances     = 1408
#unique  instances     = 203
#stdCellGenAp          = 5289
#stdCellValidPlanarAp  = 25
#stdCellValidViaAp     = 4085
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 1093
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:13, elapsed time = 00:00:05, memory = 124.34 (MB), peak = 124.34 (MB)

Number of guides:     4708

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 14 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 21 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 1074.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 1140.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 885.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 320.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 112.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 8.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 2071 vertical wires in 1 frboxes and 1468 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 501 vertical wires in 1 frboxes and 518 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 132.31 (MB), peak = 132.31 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 132.31 (MB), peak = 132.31 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 154.22 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 146.28 (MB).
    Completing 30% with 84 violations.
    elapsed time = 00:00:05, memory = 155.07 (MB).
    Completing 40% with 209 violations.
    elapsed time = 00:00:06, memory = 184.63 (MB).
    Completing 50% with 209 violations.
    elapsed time = 00:00:06, memory = 184.63 (MB).
    Completing 60% with 271 violations.
    elapsed time = 00:00:11, memory = 190.24 (MB).
[INFO DRT-0199]   Number of violations = 560.
Viol/Layer        met1   met2   met3   via3   met4   met5
Metal Spacing       17     46     17      0      1      0
Recheck             95     53     31      0     14      2
Short              182     85     13      1      3      0
[INFO DRT-0267] cpu time = 00:00:13, elapsed time = 00:00:11, memory = 527.09 (MB), peak = 527.09 (MB)
Total wire length = 35572 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 11948 um.
Total wire length on LAYER met2 = 13995 um.
Total wire length on LAYER met3 = 5653 um.
Total wire length on LAYER met4 = 3852 um.
Total wire length on LAYER met5 = 121 um.
Total number of vias = 3534.
Up-via summary (total 3534):

-----------------------
 FR_MASTERSLICE       0
            li1    1098
           met1    1765
           met2     442
           met3     223
           met4       6
-----------------------
                   3534


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 560 violations.
    elapsed time = 00:00:00, memory = 527.09 (MB).
    Completing 20% with 560 violations.
    elapsed time = 00:00:00, memory = 527.09 (MB).
    Completing 30% with 560 violations.
    elapsed time = 00:00:00, memory = 527.09 (MB).
    Completing 40% with 540 violations.
    elapsed time = 00:00:00, memory = 527.09 (MB).
    Completing 50% with 540 violations.
    elapsed time = 00:00:00, memory = 527.09 (MB).
    Completing 60% with 540 violations.
    elapsed time = 00:00:01, memory = 527.09 (MB).
    Completing 70% with 469 violations.
    elapsed time = 00:00:02, memory = 527.09 (MB).
    Completing 80% with 469 violations.
    elapsed time = 00:00:04, memory = 529.86 (MB).
    Completing 90% with 388 violations.
    elapsed time = 00:00:04, memory = 529.86 (MB).
    Completing 100% with 252 violations.
    elapsed time = 00:00:10, memory = 529.86 (MB).
[INFO DRT-0199]   Number of violations = 252.
Viol/Layer        met1   met2   met3
Metal Spacing       10     39     18
Short              154     28      3
[INFO DRT-0267] cpu time = 00:00:11, elapsed time = 00:00:10, memory = 530.22 (MB), peak = 530.22 (MB)
Total wire length = 35439 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 11943 um.
Total wire length on LAYER met2 = 14046 um.
Total wire length on LAYER met3 = 5668 um.
Total wire length on LAYER met4 = 3681 um.
Total wire length on LAYER met5 = 99 um.
Total number of vias = 3535.
Up-via summary (total 3535):

-----------------------
 FR_MASTERSLICE       0
            li1    1098
           met1    1786
           met2     448
           met3     199
           met4       4
-----------------------
                   3535


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 252 violations.
    elapsed time = 00:00:00, memory = 530.22 (MB).
    Completing 20% with 252 violations.
    elapsed time = 00:00:00, memory = 530.22 (MB).
    Completing 30% with 252 violations.
    elapsed time = 00:00:02, memory = 530.22 (MB).
    Completing 40% with 250 violations.
    elapsed time = 00:00:02, memory = 530.22 (MB).
    Completing 50% with 250 violations.
    elapsed time = 00:00:02, memory = 530.22 (MB).
    Completing 60% with 250 violations.
    elapsed time = 00:00:03, memory = 530.22 (MB).
    Completing 70% with 254 violations.
    elapsed time = 00:00:03, memory = 544.26 (MB).
    Completing 80% with 254 violations.
    elapsed time = 00:00:06, memory = 530.31 (MB).
    Completing 90% with 220 violations.
    elapsed time = 00:00:06, memory = 530.31 (MB).
    Completing 100% with 245 violations.
    elapsed time = 00:00:08, memory = 530.31 (MB).
[INFO DRT-0199]   Number of violations = 245.
Viol/Layer        met1    via   met2   met3
Metal Spacing       11      0     33      3
Short              135      1     49     13
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:08, memory = 530.31 (MB), peak = 544.26 (MB)
Total wire length = 35354 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 11869 um.
Total wire length on LAYER met2 = 14130 um.
Total wire length on LAYER met3 = 5636 um.
Total wire length on LAYER met4 = 3652 um.
Total wire length on LAYER met5 = 65 um.
Total number of vias = 3583.
Up-via summary (total 3583):

-----------------------
 FR_MASTERSLICE       0
            li1    1098
           met1    1808
           met2     471
           met3     204
           met4       2
-----------------------
                   3583


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 245 violations.
    elapsed time = 00:00:00, memory = 530.31 (MB).
    Completing 20% with 245 violations.
    elapsed time = 00:00:03, memory = 530.31 (MB).
    Completing 30% with 223 violations.
    elapsed time = 00:00:04, memory = 530.31 (MB).
    Completing 40% with 163 violations.
    elapsed time = 00:00:04, memory = 530.31 (MB).
    Completing 50% with 163 violations.
    elapsed time = 00:00:04, memory = 530.31 (MB).
    Completing 60% with 115 violations.
    elapsed time = 00:00:08, memory = 530.31 (MB).
[INFO DRT-0199]   Number of violations = 23.
Viol/Layer        met1   met2   met3
Metal Spacing        1      6      1
Short               11      4      0
[INFO DRT-0267] cpu time = 00:00:09, elapsed time = 00:00:08, memory = 530.31 (MB), peak = 544.26 (MB)
Total wire length = 35345 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 11579 um.
Total wire length on LAYER met2 = 13868 um.
Total wire length on LAYER met3 = 5862 um.
Total wire length on LAYER met4 = 3969 um.
Total wire length on LAYER met5 = 65 um.
Total number of vias = 3702.
Up-via summary (total 3702):

-----------------------
 FR_MASTERSLICE       0
            li1    1098
           met1    1865
           met2     508
           met3     229
           met4       2
-----------------------
                   3702


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 23 violations.
    elapsed time = 00:00:00, memory = 530.31 (MB).
    Completing 20% with 23 violations.
    elapsed time = 00:00:00, memory = 530.31 (MB).
    Completing 30% with 23 violations.
    elapsed time = 00:00:00, memory = 530.31 (MB).
    Completing 40% with 15 violations.
    elapsed time = 00:00:00, memory = 530.31 (MB).
    Completing 50% with 15 violations.
    elapsed time = 00:00:00, memory = 530.31 (MB).
    Completing 60% with 15 violations.
    elapsed time = 00:00:01, memory = 530.31 (MB).
    Completing 70% with 14 violations.
    elapsed time = 00:00:01, memory = 530.31 (MB).
    Completing 80% with 14 violations.
    elapsed time = 00:00:01, memory = 530.31 (MB).
    Completing 90% with 10 violations.
    elapsed time = 00:00:01, memory = 530.31 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:01, memory = 530.31 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 530.31 (MB), peak = 544.26 (MB)
Total wire length = 35358 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 11587 um.
Total wire length on LAYER met2 = 13853 um.
Total wire length on LAYER met3 = 5855 um.
Total wire length on LAYER met4 = 3996 um.
Total wire length on LAYER met5 = 65 um.
Total number of vias = 3718.
Up-via summary (total 3718):

-----------------------
 FR_MASTERSLICE       0
            li1    1098
           met1    1880
           met2     508
           met3     230
           met4       2
-----------------------
                   3718


[INFO DRT-0198] Complete detail routing.
Total wire length = 35358 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 11587 um.
Total wire length on LAYER met2 = 13853 um.
Total wire length on LAYER met3 = 5855 um.
Total wire length on LAYER met4 = 3996 um.
Total wire length on LAYER met5 = 65 um.
Total number of vias = 3718.
Up-via summary (total 3718):

-----------------------
 FR_MASTERSLICE       0
            li1    1098
           met1    1880
           met2     508
           met3     230
           met4       2
-----------------------
                   3718


[INFO DRT-0267] cpu time = 00:00:48, elapsed time = 00:00:40, memory = 530.31 (MB), peak = 544.26 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/project_2/runs/RUN_2025.05.04_12.05.36/results/routing/ALU.odb'…
Writing netlist to '/openlane/designs/project_2/runs/RUN_2025.05.04_12.05.36/results/routing/ALU.nl.v'…
Writing powered netlist to '/openlane/designs/project_2/runs/RUN_2025.05.04_12.05.36/results/routing/ALU.pnl.v'…
Writing layout to '/openlane/designs/project_2/runs/RUN_2025.05.04_12.05.36/results/routing/ALU.def'…
