Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 4af13977506e4c80ad2becd68a9ca0e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot LedWave_BASYS3_behav xil_defaultlib.LedWave_BASYS3 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture ledwave_arch of entity xil_defaultlib.LedWave [ledwave_default]
Compiling architecture ledwave_basys3_arch of entity xil_defaultlib.ledwave_basys3
Built simulation snapshot LedWave_BASYS3_behav
