vhdl xil_defaultlib  \
"../../../bd/design_1/ip/design_1_microblaze_0_0/sim/design_1_microblaze_0_0.vhd" \
"../../../bd/design_1/ip/design_1_dlmb_v10_0/sim/design_1_dlmb_v10_0.vhd" \
"../../../bd/design_1/ip/design_1_ilmb_v10_0/sim/design_1_ilmb_v10_0.vhd" \
"../../../bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/sim/design_1_dlmb_bram_if_cntlr_0.vhd" \
"../../../bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/sim/design_1_ilmb_bram_if_cntlr_0.vhd" \
"../../../bd/design_1/ip/design_1_mdm_1_0/sim/design_1_mdm_1_0.vhd" \
"../../../bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/sim/design_1_rst_clk_wiz_1_100M_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_gpio_0_0/sim/design_1_axi_gpio_0_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_uartlite_0_0/sim/design_1_axi_uartlite_0_0.vhd" \
"../../../../lab_1.srcs/sources_1/bd/design_1/ipshared/919b/hdl/ip/log2_ap_fadd_3_full_dsp_32.vhd" \
"../../../../lab_1.srcs/sources_1/bd/design_1/ipshared/919b/hdl/ip/log2_ap_fdiv_14_no_dsp_32.vhd" \
"../../../../lab_1.srcs/sources_1/bd/design_1/ipshared/919b/hdl/ip/log2_ap_fmul_2_max_dsp_32.vhd" \
"../../../../lab_1.srcs/sources_1/bd/design_1/ipshared/919b/hdl/ip/log2_ap_sitofp_4_no_dsp_32.vhd" \
"../../../bd/design_1/ip/design_1_log2_0_0/sim/design_1_log2_0_0.vhd" \

nosort
