// Seed: 385699085
module module_0 (
    input id_0,
    input id_1,
    input id_2,
    output id_3,
    output id_4,
    output id_5,
    output reg id_6
);
  always @(posedge id_1 or posedge 1) begin
    #1 id_5 <= 1;
    if (id_2) id_6 <= id_0;
  end
  logic id_7;
  logic id_8;
endmodule
