[2021-09-09 10:02:58,113]mapper_test.py:79:[INFO]: run case "s386_comb"
[2021-09-09 10:02:58,113]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 10:02:58,432]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig; ".

Peak memory: 14028800 bytes

[2021-09-09 10:02:58,432]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 10:02:58,605]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      75.0.  Edge =      236.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      220.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
E:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
F:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       33     50.77 %
Or           =        0      0.00 %
Other        =       30     46.15 %
TOTAL        =       65    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =   10.   100.0 %
Peak memory: 34574336 bytes

[2021-09-09 10:02:58,607]mapper_test.py:156:[INFO]: area: 63 level: 3
[2021-09-09 10:02:58,607]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 10:02:58,638]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig
	current map manager:
		current min nodes:139
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :67
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :67
score:100
	Report mapping result:
		klut_size()     :82
		klut.num_gates():67
		max delay       :3
		max area        :67
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :11
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :43
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.ifpga.v
Peak memory: 7442432 bytes

[2021-09-09 10:02:58,639]mapper_test.py:220:[INFO]: area: 67 level: 3
[2021-09-09 12:02:07,165]mapper_test.py:79:[INFO]: run case "s386_comb"
[2021-09-09 12:02:07,165]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 12:02:07,485]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig; ".

Peak memory: 14626816 bytes

[2021-09-09 12:02:07,486]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 12:02:07,653]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      75.0.  Edge =      236.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      220.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
E:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
F:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       33     50.77 %
Or           =        0      0.00 %
Other        =       30     46.15 %
TOTAL        =       65    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =   10.   100.0 %
Peak memory: 34598912 bytes

[2021-09-09 12:02:07,654]mapper_test.py:156:[INFO]: area: 63 level: 3
[2021-09-09 12:02:07,654]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 12:02:09,478]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig
	current map manager:
		current min nodes:139
		current min depth:9
	current map manager:
		current min nodes:139
		current min depth:7
	current map manager:
		current min nodes:139
		current min depth:7
	current map manager:
		current min nodes:139
		current min depth:7
	current map manager:
		current min nodes:139
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :67
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :77
score:100
	Report mapping result:
		klut_size()     :82
		klut.num_gates():67
		max delay       :3
		max area        :67
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :11
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :43
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.ifpga.v
Peak memory: 15151104 bytes

[2021-09-09 12:02:09,479]mapper_test.py:220:[INFO]: area: 67 level: 3
[2021-09-09 13:32:09,598]mapper_test.py:79:[INFO]: run case "s386_comb"
[2021-09-09 13:32:09,599]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:32:09,962]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig; ".

Peak memory: 14667776 bytes

[2021-09-09 13:32:09,963]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:32:10,131]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      75.0.  Edge =      236.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      220.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
E:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
F:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       33     50.77 %
Or           =        0      0.00 %
Other        =       30     46.15 %
TOTAL        =       65    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =   10.   100.0 %
Peak memory: 34430976 bytes

[2021-09-09 13:32:10,132]mapper_test.py:156:[INFO]: area: 63 level: 3
[2021-09-09 13:32:10,133]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:32:11,953]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig
	current map manager:
		current min nodes:139
		current min depth:9
	current map manager:
		current min nodes:139
		current min depth:7
	current map manager:
		current min nodes:139
		current min depth:7
	current map manager:
		current min nodes:139
		current min depth:7
	current map manager:
		current min nodes:139
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :67
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :77
score:100
	Report mapping result:
		klut_size()     :82
		klut.num_gates():67
		max delay       :3
		max area        :67
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :11
		LUT fanins:3	 numbers :13
		LUT fanins:4	 numbers :43
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.ifpga.v
Peak memory: 15147008 bytes

[2021-09-09 13:32:11,954]mapper_test.py:220:[INFO]: area: 67 level: 3
[2021-09-09 15:07:08,666]mapper_test.py:79:[INFO]: run case "s386_comb"
[2021-09-09 15:07:08,666]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:07:08,666]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:07:08,807]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      75.0.  Edge =      236.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      220.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
E:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
F:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       33     50.77 %
Or           =        0      0.00 %
Other        =       30     46.15 %
TOTAL        =       65    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =   10.   100.0 %
Peak memory: 34799616 bytes

[2021-09-09 15:07:08,809]mapper_test.py:156:[INFO]: area: 63 level: 3
[2021-09-09 15:07:08,809]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:07:10,790]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig
	current map manager:
		current min nodes:139
		current min depth:9
	current map manager:
		current min nodes:139
		current min depth:7
	current map manager:
		current min nodes:139
		current min depth:7
	current map manager:
		current min nodes:139
		current min depth:7
	current map manager:
		current min nodes:139
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :75
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :75
score:100
	Report mapping result:
		klut_size()     :89
		klut.num_gates():74
		max delay       :3
		max area        :75
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :29
		LUT fanins:4	 numbers :30
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.ifpga.v
Peak memory: 15187968 bytes

[2021-09-09 15:07:10,790]mapper_test.py:220:[INFO]: area: 74 level: 3
[2021-09-09 15:36:12,345]mapper_test.py:79:[INFO]: run case "s386_comb"
[2021-09-09 15:36:12,345]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:36:12,345]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:36:12,479]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      75.0.  Edge =      236.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      220.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
E:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
F:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       33     50.77 %
Or           =        0      0.00 %
Other        =       30     46.15 %
TOTAL        =       65    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =   10.   100.0 %
Peak memory: 34676736 bytes

[2021-09-09 15:36:12,481]mapper_test.py:156:[INFO]: area: 63 level: 3
[2021-09-09 15:36:12,481]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:36:14,549]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig
	current map manager:
		current min nodes:139
		current min depth:9
	current map manager:
		current min nodes:139
		current min depth:7
	current map manager:
		current min nodes:139
		current min depth:7
	current map manager:
		current min nodes:139
		current min depth:7
	current map manager:
		current min nodes:139
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :75
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :75
score:100
	Report mapping result:
		klut_size()     :89
		klut.num_gates():74
		max delay       :3
		max area        :75
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :29
		LUT fanins:4	 numbers :30
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.ifpga.v
Peak memory: 14999552 bytes

[2021-09-09 15:36:14,550]mapper_test.py:220:[INFO]: area: 74 level: 3
[2021-09-09 16:14:16,299]mapper_test.py:79:[INFO]: run case "s386_comb"
[2021-09-09 16:14:16,299]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:14:16,300]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:14:16,434]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      75.0.  Edge =      236.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      220.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
E:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
F:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       33     50.77 %
Or           =        0      0.00 %
Other        =       30     46.15 %
TOTAL        =       65    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =   10.   100.0 %
Peak memory: 34791424 bytes

[2021-09-09 16:14:16,435]mapper_test.py:156:[INFO]: area: 63 level: 3
[2021-09-09 16:14:16,435]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:14:18,417]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig
	current map manager:
		current min nodes:139
		current min depth:9
	current map manager:
		current min nodes:139
		current min depth:7
	current map manager:
		current min nodes:139
		current min depth:7
	current map manager:
		current min nodes:139
		current min depth:7
	current map manager:
		current min nodes:139
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :75
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :75
score:100
	Report mapping result:
		klut_size()     :89
		klut.num_gates():74
		max delay       :3
		max area        :75
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :29
		LUT fanins:4	 numbers :30
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.ifpga.v
Peak memory: 15036416 bytes

[2021-09-09 16:14:18,418]mapper_test.py:220:[INFO]: area: 74 level: 3
[2021-09-09 16:48:59,537]mapper_test.py:79:[INFO]: run case "s386_comb"
[2021-09-09 16:48:59,537]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:48:59,537]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:48:59,666]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      75.0.  Edge =      236.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      220.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
E:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
F:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       33     50.77 %
Or           =        0      0.00 %
Other        =       30     46.15 %
TOTAL        =       65    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =   10.   100.0 %
Peak memory: 35004416 bytes

[2021-09-09 16:48:59,667]mapper_test.py:156:[INFO]: area: 63 level: 3
[2021-09-09 16:48:59,668]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:49:01,625]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig
	current map manager:
		current min nodes:139
		current min depth:9
	current map manager:
		current min nodes:139
		current min depth:7
	current map manager:
		current min nodes:139
		current min depth:7
	current map manager:
		current min nodes:139
		current min depth:7
	current map manager:
		current min nodes:139
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :75
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :75
score:100
	Report mapping result:
		klut_size()     :89
		klut.num_gates():74
		max delay       :3
		max area        :75
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :29
		LUT fanins:4	 numbers :30
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.ifpga.v
Peak memory: 15089664 bytes

[2021-09-09 16:49:01,625]mapper_test.py:220:[INFO]: area: 74 level: 3
[2021-09-09 17:25:20,589]mapper_test.py:79:[INFO]: run case "s386_comb"
[2021-09-09 17:25:20,589]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:25:20,590]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:25:20,726]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      75.0.  Edge =      236.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      220.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
E:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
F:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       33     50.77 %
Or           =        0      0.00 %
Other        =       30     46.15 %
TOTAL        =       65    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =   10.   100.0 %
Peak memory: 34918400 bytes

[2021-09-09 17:25:20,727]mapper_test.py:156:[INFO]: area: 63 level: 3
[2021-09-09 17:25:20,728]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:25:22,706]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig
	current map manager:
		current min nodes:139
		current min depth:9
	current map manager:
		current min nodes:139
		current min depth:7
	current map manager:
		current min nodes:139
		current min depth:7
	current map manager:
		current min nodes:139
		current min depth:7
	current map manager:
		current min nodes:139
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :75
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :75
score:100
	Report mapping result:
		klut_size()     :89
		klut.num_gates():74
		max delay       :3
		max area        :75
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :29
		LUT fanins:4	 numbers :30
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.ifpga.v
Peak memory: 14966784 bytes

[2021-09-09 17:25:22,707]mapper_test.py:220:[INFO]: area: 74 level: 3
[2021-09-13 23:30:18,049]mapper_test.py:79:[INFO]: run case "s386_comb"
[2021-09-13 23:30:18,049]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:30:18,050]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:30:18,223]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      75.0.  Edge =      236.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      220.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
E:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
F:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       33     50.77 %
Or           =        0      0.00 %
Other        =       30     46.15 %
TOTAL        =       65    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =   10.   100.0 %
Peak memory: 34226176 bytes

[2021-09-13 23:30:18,226]mapper_test.py:156:[INFO]: area: 63 level: 3
[2021-09-13 23:30:18,226]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:30:19,969]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig
	current map manager:
		current min nodes:139
		current min depth:9
	current map manager:
		current min nodes:139
		current min depth:7
	current map manager:
		current min nodes:139
		current min depth:7
	current map manager:
		current min nodes:139
		current min depth:7
	current map manager:
		current min nodes:139
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :75
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :76
score:100
	Report mapping result:
		klut_size()     :89
		klut.num_gates():74
		max delay       :3
		max area        :76
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :29
		LUT fanins:4	 numbers :30
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.ifpga.v
Peak memory: 12750848 bytes

[2021-09-13 23:30:19,970]mapper_test.py:220:[INFO]: area: 74 level: 3
[2021-09-13 23:42:27,327]mapper_test.py:79:[INFO]: run case "s386_comb"
[2021-09-13 23:42:27,327]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:42:27,328]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:42:27,450]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      75.0.  Edge =      236.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      220.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
E:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
F:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       33     50.77 %
Or           =        0      0.00 %
Other        =       30     46.15 %
TOTAL        =       65    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =   10.   100.0 %
Peak memory: 34623488 bytes

[2021-09-13 23:42:27,451]mapper_test.py:156:[INFO]: area: 63 level: 3
[2021-09-13 23:42:27,451]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:42:27,479]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig
	current map manager:
		current min nodes:139
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :75
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :75
score:100
	Report mapping result:
		klut_size()     :90
		klut.num_gates():75
		max delay       :3
		max area        :75
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :18
		LUT fanins:3	 numbers :28
		LUT fanins:4	 numbers :29
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.ifpga.v
Peak memory: 7032832 bytes

[2021-09-13 23:42:27,479]mapper_test.py:220:[INFO]: area: 75 level: 3
[2021-09-14 09:00:09,096]mapper_test.py:79:[INFO]: run case "s386_comb"
[2021-09-14 09:00:09,097]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:00:09,097]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:00:09,264]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      75.0.  Edge =      236.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      220.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
E:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
F:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       33     50.77 %
Or           =        0      0.00 %
Other        =       30     46.15 %
TOTAL        =       65    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =   10.   100.0 %
Peak memory: 34377728 bytes

[2021-09-14 09:00:09,265]mapper_test.py:156:[INFO]: area: 63 level: 3
[2021-09-14 09:00:09,265]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:00:10,991]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig
	current map manager:
		current min nodes:139
		current min depth:9
	current map manager:
		current min nodes:139
		current min depth:7
	current map manager:
		current min nodes:139
		current min depth:7
	current map manager:
		current min nodes:139
		current min depth:7
	current map manager:
		current min nodes:139
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :75
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :75
score:100
	Report mapping result:
		klut_size()     :89
		klut.num_gates():74
		max delay       :3
		max area        :75
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :29
		LUT fanins:4	 numbers :30
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.ifpga.v
Peak memory: 15073280 bytes

[2021-09-14 09:00:10,992]mapper_test.py:220:[INFO]: area: 74 level: 3
[2021-09-14 09:21:26,212]mapper_test.py:79:[INFO]: run case "s386_comb"
[2021-09-14 09:21:26,213]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:21:26,213]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:21:26,344]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      75.0.  Edge =      236.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      220.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
E:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
F:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       33     50.77 %
Or           =        0      0.00 %
Other        =       30     46.15 %
TOTAL        =       65    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =   10.   100.0 %
Peak memory: 34590720 bytes

[2021-09-14 09:21:26,346]mapper_test.py:156:[INFO]: area: 63 level: 3
[2021-09-14 09:21:26,346]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:21:26,387]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig
	current map manager:
		current min nodes:139
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :75
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :75
score:100
	Report mapping result:
		klut_size()     :90
		klut.num_gates():75
		max delay       :3
		max area        :75
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :18
		LUT fanins:3	 numbers :28
		LUT fanins:4	 numbers :29
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.ifpga.v
Peak memory: 7376896 bytes

[2021-09-14 09:21:26,388]mapper_test.py:220:[INFO]: area: 75 level: 3
[2021-09-15 15:33:34,010]mapper_test.py:79:[INFO]: run case "s386_comb"
[2021-09-15 15:33:34,010]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:33:34,011]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:33:34,121]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      75.0.  Edge =      236.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      220.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
E:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
F:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       33     50.77 %
Or           =        0      0.00 %
Other        =       30     46.15 %
TOTAL        =       65    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =   10.   100.0 %
Peak memory: 34283520 bytes

[2021-09-15 15:33:34,123]mapper_test.py:156:[INFO]: area: 63 level: 3
[2021-09-15 15:33:34,123]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:33:35,747]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig
	current map manager:
		current min nodes:139
		current min depth:9
	current map manager:
		current min nodes:139
		current min depth:7
	current map manager:
		current min nodes:139
		current min depth:7
	current map manager:
		current min nodes:139
		current min depth:7
	current map manager:
		current min nodes:139
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :75
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :75
score:100
	Report mapping result:
		klut_size()     :89
		klut.num_gates():74
		max delay       :3
		max area        :75
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :29
		LUT fanins:4	 numbers :30
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.ifpga.v
Peak memory: 14487552 bytes

[2021-09-15 15:33:35,748]mapper_test.py:220:[INFO]: area: 74 level: 3
[2021-09-15 15:54:47,816]mapper_test.py:79:[INFO]: run case "s386_comb"
[2021-09-15 15:54:47,816]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:54:47,817]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:54:47,930]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      75.0.  Edge =      236.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      220.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
E:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
F:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       33     50.77 %
Or           =        0      0.00 %
Other        =       30     46.15 %
TOTAL        =       65    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =   10.   100.0 %
Peak memory: 34308096 bytes

[2021-09-15 15:54:47,932]mapper_test.py:156:[INFO]: area: 63 level: 3
[2021-09-15 15:54:47,932]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:54:47,965]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig
	current map manager:
		current min nodes:139
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :75
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :75
score:100
	Report mapping result:
		klut_size()     :90
		klut.num_gates():75
		max delay       :3
		max area        :75
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :18
		LUT fanins:3	 numbers :28
		LUT fanins:4	 numbers :29
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.ifpga.v
Peak memory: 6856704 bytes

[2021-09-15 15:54:47,966]mapper_test.py:220:[INFO]: area: 75 level: 3
[2021-09-18 14:04:02,422]mapper_test.py:79:[INFO]: run case "s386_comb"
[2021-09-18 14:04:02,423]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 14:04:02,423]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 14:04:02,536]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      75.0.  Edge =      236.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      220.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
E:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
F:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       33     50.77 %
Or           =        0      0.00 %
Other        =       30     46.15 %
TOTAL        =       65    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =   10.   100.0 %
Peak memory: 34361344 bytes

[2021-09-18 14:04:02,538]mapper_test.py:156:[INFO]: area: 63 level: 3
[2021-09-18 14:04:02,538]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 14:04:04,139]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig
	current map manager:
		current min nodes:139
		current min depth:9
	current map manager:
		current min nodes:139
		current min depth:7
	current map manager:
		current min nodes:139
		current min depth:7
	current map manager:
		current min nodes:139
		current min depth:7
	current map manager:
		current min nodes:139
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :75
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :75
score:100
	Report mapping result:
		klut_size()     :89
		klut.num_gates():74
		max delay       :3
		max area        :75
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :29
		LUT fanins:4	 numbers :30
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.ifpga.v
Peak memory: 12238848 bytes

[2021-09-18 14:04:04,140]mapper_test.py:220:[INFO]: area: 74 level: 3
[2021-09-18 16:28:36,480]mapper_test.py:79:[INFO]: run case "s386_comb"
[2021-09-18 16:28:36,480]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:28:36,480]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:28:36,660]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      75.0.  Edge =      236.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      220.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
E:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
F:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       33     50.77 %
Or           =        0      0.00 %
Other        =       30     46.15 %
TOTAL        =       65    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =   10.   100.0 %
Peak memory: 34418688 bytes

[2021-09-18 16:28:36,662]mapper_test.py:156:[INFO]: area: 63 level: 3
[2021-09-18 16:28:36,662]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:28:38,395]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig
	current map manager:
		current min nodes:139
		current min depth:9
	current map manager:
		current min nodes:139
		current min depth:7
	current map manager:
		current min nodes:139
		current min depth:7
	current map manager:
		current min nodes:139
		current min depth:7
	current map manager:
		current min nodes:139
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :75
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :75
score:100
	Report mapping result:
		klut_size()     :89
		klut.num_gates():74
		max delay       :3
		max area        :75
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :29
		LUT fanins:4	 numbers :30
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.ifpga.v
Peak memory: 12169216 bytes

[2021-09-18 16:28:38,396]mapper_test.py:220:[INFO]: area: 74 level: 3
[2021-09-22 08:59:01,110]mapper_test.py:79:[INFO]: run case "s386_comb"
[2021-09-22 08:59:01,110]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:59:01,110]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:59:01,225]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      75.0.  Edge =      236.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      220.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
E:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
F:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       33     50.77 %
Or           =        0      0.00 %
Other        =       30     46.15 %
TOTAL        =       65    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =   10.   100.0 %
Peak memory: 34705408 bytes

[2021-09-22 08:59:01,226]mapper_test.py:156:[INFO]: area: 63 level: 3
[2021-09-22 08:59:01,226]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:59:02,039]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig
	current map manager:
		current min nodes:139
		current min depth:9
	current map manager:
		current min nodes:139
		current min depth:7
	current map manager:
		current min nodes:139
		current min depth:7
	Report mapping result:
		klut_size()     :89
		klut.num_gates():74
		max delay       :4
		max area        :75
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :29
		LUT fanins:4	 numbers :30
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.ifpga.v
Peak memory: 11526144 bytes

[2021-09-22 08:59:02,040]mapper_test.py:220:[INFO]: area: 74 level: 4
[2021-09-22 11:27:16,221]mapper_test.py:79:[INFO]: run case "s386_comb"
[2021-09-22 11:27:16,221]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:27:16,222]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:27:16,389]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      75.0.  Edge =      236.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      220.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
E:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
F:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       33     50.77 %
Or           =        0      0.00 %
Other        =       30     46.15 %
TOTAL        =       65    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =   10.   100.0 %
Peak memory: 34607104 bytes

[2021-09-22 11:27:16,391]mapper_test.py:156:[INFO]: area: 63 level: 3
[2021-09-22 11:27:16,391]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:27:18,060]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig
	current map manager:
		current min nodes:139
		current min depth:9
	current map manager:
		current min nodes:139
		current min depth:7
	current map manager:
		current min nodes:139
		current min depth:7
	current map manager:
		current min nodes:139
		current min depth:7
	current map manager:
		current min nodes:139
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :75
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :75
score:100
	Report mapping result:
		klut_size()     :89
		klut.num_gates():74
		max delay       :3
		max area        :75
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :29
		LUT fanins:4	 numbers :30
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.ifpga.v
Peak memory: 12099584 bytes

[2021-09-22 11:27:18,061]mapper_test.py:220:[INFO]: area: 74 level: 3
[2021-09-23 16:46:19,718]mapper_test.py:79:[INFO]: run case "s386_comb"
[2021-09-23 16:46:19,718]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:46:19,719]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:46:19,836]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      75.0.  Edge =      236.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      220.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
E:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
F:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       33     50.77 %
Or           =        0      0.00 %
Other        =       30     46.15 %
TOTAL        =       65    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =   10.   100.0 %
Peak memory: 34525184 bytes

[2021-09-23 16:46:19,837]mapper_test.py:156:[INFO]: area: 63 level: 3
[2021-09-23 16:46:19,838]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:46:21,432]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig
	current map manager:
		current min nodes:139
		current min depth:9
balancing!
	current map manager:
		current min nodes:139
		current min depth:7
rewriting!
	current map manager:
		current min nodes:139
		current min depth:7
balancing!
	current map manager:
		current min nodes:139
		current min depth:7
rewriting!
	current map manager:
		current min nodes:139
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :75
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :75
score:100
	Report mapping result:
		klut_size()     :89
		klut.num_gates():74
		max delay       :3
		max area        :75
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :29
		LUT fanins:4	 numbers :30
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.ifpga.v
Peak memory: 11841536 bytes

[2021-09-23 16:46:21,433]mapper_test.py:220:[INFO]: area: 74 level: 3
[2021-09-23 17:09:19,054]mapper_test.py:79:[INFO]: run case "s386_comb"
[2021-09-23 17:09:19,055]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:09:19,055]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:09:19,220]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      75.0.  Edge =      236.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      220.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
E:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
F:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       33     50.77 %
Or           =        0      0.00 %
Other        =       30     46.15 %
TOTAL        =       65    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =   10.   100.0 %
Peak memory: 34385920 bytes

[2021-09-23 17:09:19,222]mapper_test.py:156:[INFO]: area: 63 level: 3
[2021-09-23 17:09:19,222]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:09:20,830]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig
	current map manager:
		current min nodes:139
		current min depth:9
balancing!
	current map manager:
		current min nodes:139
		current min depth:7
rewriting!
	current map manager:
		current min nodes:139
		current min depth:7
balancing!
	current map manager:
		current min nodes:139
		current min depth:7
rewriting!
	current map manager:
		current min nodes:139
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :75
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :75
score:100
	Report mapping result:
		klut_size()     :89
		klut.num_gates():74
		max delay       :3
		max area        :75
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :29
		LUT fanins:4	 numbers :30
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.ifpga.v
Peak memory: 12046336 bytes

[2021-09-23 17:09:20,831]mapper_test.py:220:[INFO]: area: 74 level: 3
[2021-09-23 18:10:55,975]mapper_test.py:79:[INFO]: run case "s386_comb"
[2021-09-23 18:10:55,975]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:10:55,976]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:10:56,088]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      75.0.  Edge =      236.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      220.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
E:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
F:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       33     50.77 %
Or           =        0      0.00 %
Other        =       30     46.15 %
TOTAL        =       65    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =   10.   100.0 %
Peak memory: 34254848 bytes

[2021-09-23 18:10:56,089]mapper_test.py:156:[INFO]: area: 63 level: 3
[2021-09-23 18:10:56,090]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:10:57,726]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig
	current map manager:
		current min nodes:139
		current min depth:9
balancing!
	current map manager:
		current min nodes:139
		current min depth:7
rewriting!
	current map manager:
		current min nodes:139
		current min depth:7
balancing!
	current map manager:
		current min nodes:139
		current min depth:7
rewriting!
	current map manager:
		current min nodes:139
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :75
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :75
score:100
	Report mapping result:
		klut_size()     :89
		klut.num_gates():74
		max delay       :3
		max area        :75
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :29
		LUT fanins:4	 numbers :30
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.ifpga.v
Peak memory: 11730944 bytes

[2021-09-23 18:10:57,727]mapper_test.py:220:[INFO]: area: 74 level: 3
[2021-09-27 16:38:03,072]mapper_test.py:79:[INFO]: run case "s386_comb"
[2021-09-27 16:38:03,072]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:38:03,072]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:38:03,242]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      75.0.  Edge =      236.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      220.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
E:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
F:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       33     50.77 %
Or           =        0      0.00 %
Other        =       30     46.15 %
TOTAL        =       65    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =   10.   100.0 %
Peak memory: 34123776 bytes

[2021-09-27 16:38:03,243]mapper_test.py:156:[INFO]: area: 63 level: 3
[2021-09-27 16:38:03,243]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:38:04,844]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig
	current map manager:
		current min nodes:139
		current min depth:9
balancing!
	current map manager:
		current min nodes:139
		current min depth:7
rewriting!
	current map manager:
		current min nodes:139
		current min depth:7
balancing!
	current map manager:
		current min nodes:139
		current min depth:7
rewriting!
	current map manager:
		current min nodes:139
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :75
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :75
score:100
	Report mapping result:
		klut_size()     :89
		klut.num_gates():74
		max delay       :3
		max area        :75
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :29
		LUT fanins:4	 numbers :30
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.ifpga.v
Peak memory: 12087296 bytes

[2021-09-27 16:38:04,845]mapper_test.py:220:[INFO]: area: 74 level: 3
[2021-09-27 17:44:46,937]mapper_test.py:79:[INFO]: run case "s386_comb"
[2021-09-27 17:44:46,938]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:44:46,938]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:44:47,095]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      75.0.  Edge =      236.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      220.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
E:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
F:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       33     50.77 %
Or           =        0      0.00 %
Other        =       30     46.15 %
TOTAL        =       65    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =   10.   100.0 %
Peak memory: 34414592 bytes

[2021-09-27 17:44:47,096]mapper_test.py:156:[INFO]: area: 63 level: 3
[2021-09-27 17:44:47,097]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:44:48,761]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig
	current map manager:
		current min nodes:139
		current min depth:9
balancing!
	current map manager:
		current min nodes:139
		current min depth:7
rewriting!
	current map manager:
		current min nodes:139
		current min depth:7
balancing!
	current map manager:
		current min nodes:139
		current min depth:7
rewriting!
	current map manager:
		current min nodes:139
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :75
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :75
score:100
	Report mapping result:
		klut_size()     :89
		klut.num_gates():74
		max delay       :3
		max area        :75
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :29
		LUT fanins:4	 numbers :30
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.ifpga.v
Peak memory: 11915264 bytes

[2021-09-27 17:44:48,762]mapper_test.py:220:[INFO]: area: 74 level: 3
[2021-09-28 02:11:01,549]mapper_test.py:79:[INFO]: run case "s386_comb"
[2021-09-28 02:11:01,549]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:11:01,550]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:11:01,661]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      75.0.  Edge =      236.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      220.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
E:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
F:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       33     50.77 %
Or           =        0      0.00 %
Other        =       30     46.15 %
TOTAL        =       65    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =   10.   100.0 %
Peak memory: 34250752 bytes

[2021-09-28 02:11:01,662]mapper_test.py:156:[INFO]: area: 63 level: 3
[2021-09-28 02:11:01,663]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:11:03,308]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig
	current map manager:
		current min nodes:139
		current min depth:9
	current map manager:
		current min nodes:139
		current min depth:7
	current map manager:
		current min nodes:139
		current min depth:7
	current map manager:
		current min nodes:139
		current min depth:7
	current map manager:
		current min nodes:139
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :75
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :75
score:100
	Report mapping result:
		klut_size()     :89
		klut.num_gates():74
		max delay       :3
		max area        :75
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :29
		LUT fanins:4	 numbers :30
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.ifpga.v
Peak memory: 11960320 bytes

[2021-09-28 02:11:03,309]mapper_test.py:220:[INFO]: area: 74 level: 3
[2021-09-28 16:50:25,706]mapper_test.py:79:[INFO]: run case "s386_comb"
[2021-09-28 16:50:25,706]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:50:25,706]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:50:25,875]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      75.0.  Edge =      236.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      220.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
E:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
F:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       33     50.77 %
Or           =        0      0.00 %
Other        =       30     46.15 %
TOTAL        =       65    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =   10.   100.0 %
Peak memory: 34721792 bytes

[2021-09-28 16:50:25,876]mapper_test.py:156:[INFO]: area: 63 level: 3
[2021-09-28 16:50:25,877]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:50:27,487]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig
	current map manager:
		current min nodes:139
		current min depth:9
	current map manager:
		current min nodes:139
		current min depth:7
	current map manager:
		current min nodes:139
		current min depth:7
	current map manager:
		current min nodes:139
		current min depth:7
	current map manager:
		current min nodes:139
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :75
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :75
score:100
	Report mapping result:
		klut_size()     :89
		klut.num_gates():74
		max delay       :3
		max area        :75
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :29
		LUT fanins:4	 numbers :30
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.ifpga.v
Peak memory: 12128256 bytes

[2021-09-28 16:50:27,488]mapper_test.py:220:[INFO]: area: 74 level: 3
[2021-09-28 17:29:28,428]mapper_test.py:79:[INFO]: run case "s386_comb"
[2021-09-28 17:29:28,429]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:29:28,429]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:29:28,550]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      75.0.  Edge =      236.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      220.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
E:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
F:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       33     50.77 %
Or           =        0      0.00 %
Other        =       30     46.15 %
TOTAL        =       65    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =   10.   100.0 %
Peak memory: 34148352 bytes

[2021-09-28 17:29:28,552]mapper_test.py:156:[INFO]: area: 63 level: 3
[2021-09-28 17:29:28,552]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:29:30,165]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig
	current map manager:
		current min nodes:139
		current min depth:9
	current map manager:
		current min nodes:139
		current min depth:7
	current map manager:
		current min nodes:139
		current min depth:7
	current map manager:
		current min nodes:139
		current min depth:7
	current map manager:
		current min nodes:139
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :75
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :75
score:100
	Report mapping result:
		klut_size()     :89
		klut.num_gates():74
		max delay       :3
		max area        :75
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :29
		LUT fanins:4	 numbers :30
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.ifpga.v
Peak memory: 12460032 bytes

[2021-09-28 17:29:30,165]mapper_test.py:220:[INFO]: area: 74 level: 3
[2021-10-09 10:42:41,785]mapper_test.py:79:[INFO]: run case "s386_comb"
[2021-10-09 10:42:41,785]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:42:41,785]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:42:41,894]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      75.0.  Edge =      236.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      220.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
E:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
F:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       33     50.77 %
Or           =        0      0.00 %
Other        =       30     46.15 %
TOTAL        =       65    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =   10.   100.0 %
Peak memory: 34246656 bytes

[2021-10-09 10:42:41,896]mapper_test.py:160:[INFO]: area: 63 level: 3
[2021-10-09 10:42:41,896]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:42:41,945]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig
	current map manager:
		current min nodes:139
		current min depth:9
	current map manager:
		current min nodes:139
		current min depth:7
	current map manager:
		current min nodes:139
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :75
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :75
score:100
	Report mapping result:
		klut_size()     :89
		klut.num_gates():74
		max delay       :3
		max area        :75
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :29
		LUT fanins:4	 numbers :30
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.ifpga.v
Peak memory: 7204864 bytes

[2021-10-09 10:42:41,945]mapper_test.py:224:[INFO]: area: 74 level: 3
[2021-10-09 11:25:14,308]mapper_test.py:79:[INFO]: run case "s386_comb"
[2021-10-09 11:25:14,308]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:25:14,308]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:25:14,419]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      75.0.  Edge =      236.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      220.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
E:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
F:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       33     50.77 %
Or           =        0      0.00 %
Other        =       30     46.15 %
TOTAL        =       65    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =   10.   100.0 %
Peak memory: 34443264 bytes

[2021-10-09 11:25:14,420]mapper_test.py:160:[INFO]: area: 63 level: 3
[2021-10-09 11:25:14,421]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:25:14,501]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig
	current map manager:
		current min nodes:139
		current min depth:9
	current map manager:
		current min nodes:139
		current min depth:7
	current map manager:
		current min nodes:139
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :75
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :75
score:100
	Report mapping result:
		klut_size()     :89
		klut.num_gates():74
		max delay       :3
		max area        :75
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :29
		LUT fanins:4	 numbers :30
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.ifpga.v
Peak memory: 7262208 bytes

[2021-10-09 11:25:14,502]mapper_test.py:224:[INFO]: area: 74 level: 3
[2021-10-09 16:32:56,662]mapper_test.py:79:[INFO]: run case "s386_comb"
[2021-10-09 16:32:56,662]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:32:56,662]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:32:56,780]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      75.0.  Edge =      236.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      220.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
E:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
F:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       33     50.77 %
Or           =        0      0.00 %
Other        =       30     46.15 %
TOTAL        =       65    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =   10.   100.0 %
Peak memory: 34676736 bytes

[2021-10-09 16:32:56,782]mapper_test.py:160:[INFO]: area: 63 level: 3
[2021-10-09 16:32:56,782]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:32:57,639]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig
	current map manager:
		current min nodes:139
		current min depth:9
	current map manager:
		current min nodes:139
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :75
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :75
score:100
	Report mapping result:
		klut_size()     :90
		klut.num_gates():75
		max delay       :3
		max area        :75
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :18
		LUT fanins:3	 numbers :28
		LUT fanins:4	 numbers :29
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.ifpga.v
Peak memory: 11264000 bytes

[2021-10-09 16:32:57,640]mapper_test.py:224:[INFO]: area: 75 level: 3
[2021-10-09 16:50:04,042]mapper_test.py:79:[INFO]: run case "s386_comb"
[2021-10-09 16:50:04,042]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:50:04,042]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:50:04,201]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      75.0.  Edge =      236.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      220.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
E:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
F:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       33     50.77 %
Or           =        0      0.00 %
Other        =       30     46.15 %
TOTAL        =       65    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =   10.   100.0 %
Peak memory: 34201600 bytes

[2021-10-09 16:50:04,203]mapper_test.py:160:[INFO]: area: 63 level: 3
[2021-10-09 16:50:04,203]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:50:05,072]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig
	current map manager:
		current min nodes:139
		current min depth:9
	current map manager:
		current min nodes:139
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :75
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :75
score:100
	Report mapping result:
		klut_size()     :90
		klut.num_gates():75
		max delay       :3
		max area        :75
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :18
		LUT fanins:3	 numbers :28
		LUT fanins:4	 numbers :29
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.ifpga.v
Peak memory: 11075584 bytes

[2021-10-09 16:50:05,072]mapper_test.py:224:[INFO]: area: 75 level: 3
[2021-10-12 11:00:46,191]mapper_test.py:79:[INFO]: run case "s386_comb"
[2021-10-12 11:00:46,191]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:00:46,192]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:00:46,360]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      75.0.  Edge =      236.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      220.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
E:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
F:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       33     50.77 %
Or           =        0      0.00 %
Other        =       30     46.15 %
TOTAL        =       65    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =   10.   100.0 %
Peak memory: 34603008 bytes

[2021-10-12 11:00:46,361]mapper_test.py:160:[INFO]: area: 63 level: 3
[2021-10-12 11:00:46,362]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:00:48,070]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig
	current map manager:
		current min nodes:139
		current min depth:9
	current map manager:
		current min nodes:139
		current min depth:7
	current map manager:
		current min nodes:139
		current min depth:7
	current map manager:
		current min nodes:139
		current min depth:7
	current map manager:
		current min nodes:139
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :75
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :75
score:100
	Report mapping result:
		klut_size()     :89
		klut.num_gates():74
		max delay       :3
		max area        :75
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :29
		LUT fanins:4	 numbers :30
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.ifpga.v
Peak memory: 11595776 bytes

[2021-10-12 11:00:48,070]mapper_test.py:224:[INFO]: area: 74 level: 3
[2021-10-12 11:19:30,511]mapper_test.py:79:[INFO]: run case "s386_comb"
[2021-10-12 11:19:30,512]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:19:30,512]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:19:30,630]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      75.0.  Edge =      236.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      220.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
E:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
F:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       33     50.77 %
Or           =        0      0.00 %
Other        =       30     46.15 %
TOTAL        =       65    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =   10.   100.0 %
Peak memory: 34332672 bytes

[2021-10-12 11:19:30,632]mapper_test.py:160:[INFO]: area: 63 level: 3
[2021-10-12 11:19:30,632]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:19:30,688]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig
	current map manager:
		current min nodes:139
		current min depth:9
	current map manager:
		current min nodes:139
		current min depth:7
	current map manager:
		current min nodes:139
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :75
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :75
score:100
	Report mapping result:
		klut_size()     :89
		klut.num_gates():74
		max delay       :3
		max area        :75
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :29
		LUT fanins:4	 numbers :30
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.ifpga.v
Peak memory: 6856704 bytes

[2021-10-12 11:19:30,689]mapper_test.py:224:[INFO]: area: 74 level: 3
[2021-10-12 13:36:14,575]mapper_test.py:79:[INFO]: run case "s386_comb"
[2021-10-12 13:36:14,575]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:36:14,575]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:36:14,736]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      75.0.  Edge =      236.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      220.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
E:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
F:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       33     50.77 %
Or           =        0      0.00 %
Other        =       30     46.15 %
TOTAL        =       65    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =   10.   100.0 %
Peak memory: 34586624 bytes

[2021-10-12 13:36:14,738]mapper_test.py:160:[INFO]: area: 63 level: 3
[2021-10-12 13:36:14,738]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:36:16,448]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig
	current map manager:
		current min nodes:139
		current min depth:9
	current map manager:
		current min nodes:139
		current min depth:7
	current map manager:
		current min nodes:139
		current min depth:7
	current map manager:
		current min nodes:139
		current min depth:7
	current map manager:
		current min nodes:139
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :75
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :75
score:100
	Report mapping result:
		klut_size()     :89
		klut.num_gates():74
		max delay       :3
		max area        :75
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :29
		LUT fanins:4	 numbers :30
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.ifpga.v
Peak memory: 11448320 bytes

[2021-10-12 13:36:16,449]mapper_test.py:224:[INFO]: area: 74 level: 3
[2021-10-12 15:06:54,932]mapper_test.py:79:[INFO]: run case "s386_comb"
[2021-10-12 15:06:54,933]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:06:54,933]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:06:55,055]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      75.0.  Edge =      236.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      220.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
E:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
F:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       33     50.77 %
Or           =        0      0.00 %
Other        =       30     46.15 %
TOTAL        =       65    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =   10.   100.0 %
Peak memory: 34148352 bytes

[2021-10-12 15:06:55,056]mapper_test.py:160:[INFO]: area: 63 level: 3
[2021-10-12 15:06:55,056]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:06:56,757]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig
	current map manager:
		current min nodes:139
		current min depth:9
	current map manager:
		current min nodes:139
		current min depth:7
	current map manager:
		current min nodes:139
		current min depth:7
	current map manager:
		current min nodes:139
		current min depth:7
	current map manager:
		current min nodes:139
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :75
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :75
score:100
	Report mapping result:
		klut_size()     :89
		klut.num_gates():74
		max delay       :3
		max area        :75
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :29
		LUT fanins:4	 numbers :30
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.ifpga.v
Peak memory: 11231232 bytes

[2021-10-12 15:06:56,758]mapper_test.py:224:[INFO]: area: 74 level: 3
[2021-10-12 18:51:52,203]mapper_test.py:79:[INFO]: run case "s386_comb"
[2021-10-12 18:51:52,203]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:51:52,203]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:51:52,374]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      75.0.  Edge =      236.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      220.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
E:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
F:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       33     50.77 %
Or           =        0      0.00 %
Other        =       30     46.15 %
TOTAL        =       65    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =   10.   100.0 %
Peak memory: 34570240 bytes

[2021-10-12 18:51:52,376]mapper_test.py:160:[INFO]: area: 63 level: 3
[2021-10-12 18:51:52,376]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:51:54,049]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig
	current map manager:
		current min nodes:139
		current min depth:9
	current map manager:
		current min nodes:139
		current min depth:7
	current map manager:
		current min nodes:139
		current min depth:7
	current map manager:
		current min nodes:139
		current min depth:7
	current map manager:
		current min nodes:139
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :75
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :75
score:100
	Report mapping result:
		klut_size()     :89
		klut.num_gates():74
		max delay       :3
		max area        :75
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :29
		LUT fanins:4	 numbers :30
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.ifpga.v
Peak memory: 11218944 bytes

[2021-10-12 18:51:54,049]mapper_test.py:224:[INFO]: area: 74 level: 3
[2021-10-18 11:45:24,463]mapper_test.py:79:[INFO]: run case "s386_comb"
[2021-10-18 11:45:24,463]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:45:24,464]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:45:24,581]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      75.0.  Edge =      236.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      220.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
E:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
F:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       33     50.77 %
Or           =        0      0.00 %
Other        =       30     46.15 %
TOTAL        =       65    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =   10.   100.0 %
Peak memory: 34197504 bytes

[2021-10-18 11:45:24,582]mapper_test.py:160:[INFO]: area: 63 level: 3
[2021-10-18 11:45:24,582]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:45:26,261]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig
	current map manager:
		current min nodes:139
		current min depth:9
	current map manager:
		current min nodes:139
		current min depth:7
	current map manager:
		current min nodes:139
		current min depth:7
	current map manager:
		current min nodes:139
		current min depth:7
	current map manager:
		current min nodes:139
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :75
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :75
score:100
	Report mapping result:
		klut_size()     :89
		klut.num_gates():74
		max delay       :3
		max area        :75
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :29
		LUT fanins:4	 numbers :30
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.ifpga.v
Peak memory: 11116544 bytes

[2021-10-18 11:45:26,262]mapper_test.py:224:[INFO]: area: 74 level: 3
[2021-10-18 12:04:19,460]mapper_test.py:79:[INFO]: run case "s386_comb"
[2021-10-18 12:04:19,460]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:04:19,460]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:04:19,622]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      75.0.  Edge =      236.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      220.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
E:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
F:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       33     50.77 %
Or           =        0      0.00 %
Other        =       30     46.15 %
TOTAL        =       65    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =   10.   100.0 %
Peak memory: 34115584 bytes

[2021-10-18 12:04:19,623]mapper_test.py:160:[INFO]: area: 63 level: 3
[2021-10-18 12:04:19,623]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:04:19,651]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig
	current map manager:
		current min nodes:139
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :75
score:100
	Report mapping result:
		klut_size()     :90
		klut.num_gates():75
		max delay       :3
		max area        :75
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :18
		LUT fanins:3	 numbers :28
		LUT fanins:4	 numbers :29
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.ifpga.v
Peak memory: 5865472 bytes

[2021-10-18 12:04:19,651]mapper_test.py:224:[INFO]: area: 75 level: 3
[2021-10-19 14:12:16,277]mapper_test.py:79:[INFO]: run case "s386_comb"
[2021-10-19 14:12:16,278]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:12:16,278]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:12:16,392]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      75.0.  Edge =      236.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      220.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
E:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
F:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       33     50.77 %
Or           =        0      0.00 %
Other        =       30     46.15 %
TOTAL        =       65    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =   10.   100.0 %
Peak memory: 34369536 bytes

[2021-10-19 14:12:16,394]mapper_test.py:160:[INFO]: area: 63 level: 3
[2021-10-19 14:12:16,394]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:12:16,416]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig
	current map manager:
		current min nodes:139
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :75
score:100
	Report mapping result:
		klut_size()     :90
		klut.num_gates():75
		max delay       :3
		max area        :75
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :18
		LUT fanins:3	 numbers :28
		LUT fanins:4	 numbers :29
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.ifpga.v
Peak memory: 6021120 bytes

[2021-10-19 14:12:16,416]mapper_test.py:224:[INFO]: area: 75 level: 3
[2021-10-22 13:34:34,937]mapper_test.py:79:[INFO]: run case "s386_comb"
[2021-10-22 13:34:34,937]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:34:34,937]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:34:35,052]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      75.0.  Edge =      236.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      220.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
E:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
F:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       33     50.77 %
Or           =        0      0.00 %
Other        =       30     46.15 %
TOTAL        =       65    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =   10.   100.0 %
Peak memory: 34467840 bytes

[2021-10-22 13:34:35,053]mapper_test.py:160:[INFO]: area: 63 level: 3
[2021-10-22 13:34:35,054]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:34:35,117]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig
	current map manager:
		current min nodes:139
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :75
score:100
	Report mapping result:
		klut_size()     :90
		klut.num_gates():75
		max delay       :3
		max area        :75
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :18
		LUT fanins:3	 numbers :28
		LUT fanins:4	 numbers :29
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.ifpga.v
Peak memory: 9048064 bytes

[2021-10-22 13:34:35,118]mapper_test.py:224:[INFO]: area: 75 level: 3
[2021-10-22 13:55:27,708]mapper_test.py:79:[INFO]: run case "s386_comb"
[2021-10-22 13:55:27,708]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:55:27,708]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:55:27,823]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      75.0.  Edge =      236.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      220.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
E:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
F:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       33     50.77 %
Or           =        0      0.00 %
Other        =       30     46.15 %
TOTAL        =       65    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =   10.   100.0 %
Peak memory: 34332672 bytes

[2021-10-22 13:55:27,824]mapper_test.py:160:[INFO]: area: 63 level: 3
[2021-10-22 13:55:27,825]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:55:27,888]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig
	current map manager:
		current min nodes:139
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :75
score:100
	Report mapping result:
		klut_size()     :90
		klut.num_gates():75
		max delay       :3
		max area        :75
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :18
		LUT fanins:3	 numbers :28
		LUT fanins:4	 numbers :29
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.ifpga.v
Peak memory: 8929280 bytes

[2021-10-22 13:55:27,888]mapper_test.py:224:[INFO]: area: 75 level: 3
[2021-10-22 14:02:37,001]mapper_test.py:79:[INFO]: run case "s386_comb"
[2021-10-22 14:02:37,001]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:02:37,002]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:02:37,178]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      75.0.  Edge =      236.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      220.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
E:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
F:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       33     50.77 %
Or           =        0      0.00 %
Other        =       30     46.15 %
TOTAL        =       65    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =   10.   100.0 %
Peak memory: 34373632 bytes

[2021-10-22 14:02:37,179]mapper_test.py:160:[INFO]: area: 63 level: 3
[2021-10-22 14:02:37,180]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:02:37,209]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig
	current map manager:
		current min nodes:139
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :75
score:100
	Report mapping result:
		klut_size()     :90
		klut.num_gates():75
		max delay       :3
		max area        :75
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :18
		LUT fanins:3	 numbers :28
		LUT fanins:4	 numbers :29
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.ifpga.v
Peak memory: 6070272 bytes

[2021-10-22 14:02:37,210]mapper_test.py:224:[INFO]: area: 75 level: 3
[2021-10-22 14:05:57,932]mapper_test.py:79:[INFO]: run case "s386_comb"
[2021-10-22 14:05:57,932]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:05:57,932]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:05:58,050]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      75.0.  Edge =      236.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      220.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
E:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
F:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       33     50.77 %
Or           =        0      0.00 %
Other        =       30     46.15 %
TOTAL        =       65    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =   10.   100.0 %
Peak memory: 34283520 bytes

[2021-10-22 14:05:58,052]mapper_test.py:160:[INFO]: area: 63 level: 3
[2021-10-22 14:05:58,052]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:05:58,075]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig
	current map manager:
		current min nodes:139
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :75
score:100
	Report mapping result:
		klut_size()     :90
		klut.num_gates():75
		max delay       :3
		max area        :75
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :18
		LUT fanins:3	 numbers :28
		LUT fanins:4	 numbers :29
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.ifpga.v
Peak memory: 6111232 bytes

[2021-10-22 14:05:58,076]mapper_test.py:224:[INFO]: area: 75 level: 3
[2021-10-23 13:34:51,372]mapper_test.py:79:[INFO]: run case "s386_comb"
[2021-10-23 13:34:51,372]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:34:51,373]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:34:51,488]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      75.0.  Edge =      236.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      220.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
E:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
F:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       33     50.77 %
Or           =        0      0.00 %
Other        =       30     46.15 %
TOTAL        =       65    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =   10.   100.0 %
Peak memory: 34541568 bytes

[2021-10-23 13:34:51,490]mapper_test.py:160:[INFO]: area: 63 level: 3
[2021-10-23 13:34:51,490]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:34:53,169]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig
	current map manager:
		current min nodes:139
		current min depth:9
	current map manager:
		current min nodes:139
		current min depth:7
	current map manager:
		current min nodes:139
		current min depth:7
	current map manager:
		current min nodes:139
		current min depth:7
	current map manager:
		current min nodes:139
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :77
score:100
	Report mapping result:
		klut_size()     :92
		klut.num_gates():77
		max delay       :3
		max area        :77
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :28
		LUT fanins:4	 numbers :30
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.ifpga.v
Peak memory: 11186176 bytes

[2021-10-23 13:34:53,169]mapper_test.py:224:[INFO]: area: 77 level: 3
[2021-10-24 17:46:31,265]mapper_test.py:79:[INFO]: run case "s386_comb"
[2021-10-24 17:46:31,265]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:46:31,266]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:46:31,441]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      75.0.  Edge =      236.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      220.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
E:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
F:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       33     50.77 %
Or           =        0      0.00 %
Other        =       30     46.15 %
TOTAL        =       65    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =   10.   100.0 %
Peak memory: 34312192 bytes

[2021-10-24 17:46:31,442]mapper_test.py:160:[INFO]: area: 63 level: 3
[2021-10-24 17:46:31,442]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:46:33,130]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig
	current map manager:
		current min nodes:139
		current min depth:9
	current map manager:
		current min nodes:139
		current min depth:7
	current map manager:
		current min nodes:139
		current min depth:7
	current map manager:
		current min nodes:139
		current min depth:7
	current map manager:
		current min nodes:139
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :75
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :77
score:100
	Report mapping result:
		klut_size()     :90
		klut.num_gates():75
		max delay       :3
		max area        :75
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :18
		LUT fanins:3	 numbers :28
		LUT fanins:4	 numbers :29
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.ifpga.v
Peak memory: 11284480 bytes

[2021-10-24 17:46:33,130]mapper_test.py:224:[INFO]: area: 75 level: 3
[2021-10-24 18:06:56,930]mapper_test.py:79:[INFO]: run case "s386_comb"
[2021-10-24 18:06:56,931]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:06:56,931]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:06:57,101]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      75.0.  Edge =      236.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      220.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
E:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
F:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       33     50.77 %
Or           =        0      0.00 %
Other        =       30     46.15 %
TOTAL        =       65    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =   10.   100.0 %
Peak memory: 34500608 bytes

[2021-10-24 18:06:57,103]mapper_test.py:160:[INFO]: area: 63 level: 3
[2021-10-24 18:06:57,103]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:06:58,760]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig
	current map manager:
		current min nodes:139
		current min depth:9
	current map manager:
		current min nodes:139
		current min depth:7
	current map manager:
		current min nodes:139
		current min depth:7
	current map manager:
		current min nodes:139
		current min depth:7
	current map manager:
		current min nodes:139
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :75
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :75
score:100
	Report mapping result:
		klut_size()     :89
		klut.num_gates():74
		max delay       :3
		max area        :75
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :29
		LUT fanins:4	 numbers :30
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.ifpga.v
Peak memory: 11169792 bytes

[2021-10-24 18:06:58,761]mapper_test.py:224:[INFO]: area: 74 level: 3
[2021-10-26 10:25:50,797]mapper_test.py:79:[INFO]: run case "s386_comb"
[2021-10-26 10:25:50,797]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:25:50,798]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:25:50,914]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      75.0.  Edge =      236.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      220.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
E:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
F:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       33     50.77 %
Or           =        0      0.00 %
Other        =       30     46.15 %
TOTAL        =       65    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =   10.   100.0 %
Peak memory: 34357248 bytes

[2021-10-26 10:25:50,916]mapper_test.py:160:[INFO]: area: 63 level: 3
[2021-10-26 10:25:50,916]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:25:50,940]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig
	current map manager:
		current min nodes:139
		current min depth:9
	Report mapping result:
		klut_size()     :87
		klut.num_gates():72
		max delay       :3
		max area        :75
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :27
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.ifpga.v
Peak memory: 6180864 bytes

[2021-10-26 10:25:50,941]mapper_test.py:224:[INFO]: area: 72 level: 3
[2021-10-26 11:04:50,401]mapper_test.py:79:[INFO]: run case "s386_comb"
[2021-10-26 11:04:50,402]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:04:50,402]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:04:50,560]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      75.0.  Edge =      236.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      220.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
E:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
F:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       33     50.77 %
Or           =        0      0.00 %
Other        =       30     46.15 %
TOTAL        =       65    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =   10.   100.0 %
Peak memory: 34381824 bytes

[2021-10-26 11:04:50,562]mapper_test.py:160:[INFO]: area: 63 level: 3
[2021-10-26 11:04:50,562]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:04:52,289]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig
	Report mapping result:
		klut_size()     :85
		klut.num_gates():70
		max delay       :3
		max area        :75
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :18
		LUT fanins:3	 numbers :24
		LUT fanins:4	 numbers :28
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.ifpga.v
Peak memory: 10747904 bytes

[2021-10-26 11:04:52,290]mapper_test.py:224:[INFO]: area: 70 level: 3
[2021-10-26 11:25:30,468]mapper_test.py:79:[INFO]: run case "s386_comb"
[2021-10-26 11:25:30,468]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:25:30,468]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:25:30,584]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      75.0.  Edge =      236.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      220.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
E:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
F:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       33     50.77 %
Or           =        0      0.00 %
Other        =       30     46.15 %
TOTAL        =       65    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =   10.   100.0 %
Peak memory: 34578432 bytes

[2021-10-26 11:25:30,586]mapper_test.py:160:[INFO]: area: 63 level: 3
[2021-10-26 11:25:30,586]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:25:32,244]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig
	Report mapping result:
		klut_size()     :93
		klut.num_gates():78
		max delay       :3
		max area        :77
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :21
		LUT fanins:3	 numbers :33
		LUT fanins:4	 numbers :24
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.ifpga.v
Peak memory: 10964992 bytes

[2021-10-26 11:25:32,245]mapper_test.py:224:[INFO]: area: 78 level: 3
[2021-10-26 12:23:36,313]mapper_test.py:79:[INFO]: run case "s386_comb"
[2021-10-26 12:23:36,313]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:23:36,313]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:23:36,431]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      75.0.  Edge =      236.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      220.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
E:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
F:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       33     50.77 %
Or           =        0      0.00 %
Other        =       30     46.15 %
TOTAL        =       65    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =   10.   100.0 %
Peak memory: 34295808 bytes

[2021-10-26 12:23:36,432]mapper_test.py:160:[INFO]: area: 63 level: 3
[2021-10-26 12:23:36,433]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:23:38,094]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig
	Report mapping result:
		klut_size()     :89
		klut.num_gates():74
		max delay       :3
		max area        :75
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :29
		LUT fanins:4	 numbers :30
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.ifpga.v
Peak memory: 11079680 bytes

[2021-10-26 12:23:38,095]mapper_test.py:224:[INFO]: area: 74 level: 3
[2021-10-26 14:13:19,151]mapper_test.py:79:[INFO]: run case "s386_comb"
[2021-10-26 14:13:19,151]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:13:19,151]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:13:19,268]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      75.0.  Edge =      236.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      220.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
E:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
F:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       33     50.77 %
Or           =        0      0.00 %
Other        =       30     46.15 %
TOTAL        =       65    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =   10.   100.0 %
Peak memory: 34467840 bytes

[2021-10-26 14:13:19,269]mapper_test.py:160:[INFO]: area: 63 level: 3
[2021-10-26 14:13:19,270]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:13:19,292]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig
	Report mapping result:
		klut_size()     :87
		klut.num_gates():72
		max delay       :3
		max area        :75
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :27
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.ifpga.v
Peak memory: 6045696 bytes

[2021-10-26 14:13:19,292]mapper_test.py:224:[INFO]: area: 72 level: 3
[2021-10-29 16:10:24,377]mapper_test.py:79:[INFO]: run case "s386_comb"
[2021-10-29 16:10:24,378]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:10:24,378]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:10:24,553]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      75.0.  Edge =      236.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      220.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
E:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
F:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       33     50.77 %
Or           =        0      0.00 %
Other        =       30     46.15 %
TOTAL        =       65    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =   10.   100.0 %
Peak memory: 34365440 bytes

[2021-10-29 16:10:24,555]mapper_test.py:160:[INFO]: area: 63 level: 3
[2021-10-29 16:10:24,555]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:10:24,577]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig
	Report mapping result:
		klut_size()     :103
		klut.num_gates():88
		max delay       :4
		max area        :88
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :27
		LUT fanins:3	 numbers :31
		LUT fanins:4	 numbers :30
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.ifpga.v
Peak memory: 5976064 bytes

[2021-10-29 16:10:24,578]mapper_test.py:224:[INFO]: area: 88 level: 4
[2021-11-03 09:52:17,386]mapper_test.py:79:[INFO]: run case "s386_comb"
[2021-11-03 09:52:17,386]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:52:17,387]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:52:17,504]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      75.0.  Edge =      236.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      220.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
E:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
F:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       33     50.77 %
Or           =        0      0.00 %
Other        =       30     46.15 %
TOTAL        =       65    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =   10.   100.0 %
Peak memory: 34451456 bytes

[2021-11-03 09:52:17,505]mapper_test.py:160:[INFO]: area: 63 level: 3
[2021-11-03 09:52:17,506]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:52:17,534]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig
	Report mapping result:
		klut_size()     :103
		klut.num_gates():88
		max delay       :3
		max area        :75
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :27
		LUT fanins:3	 numbers :31
		LUT fanins:4	 numbers :30
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig_output.v
	Peak memory: 6045696 bytes

[2021-11-03 09:52:17,534]mapper_test.py:226:[INFO]: area: 88 level: 3
[2021-11-03 10:04:28,242]mapper_test.py:79:[INFO]: run case "s386_comb"
[2021-11-03 10:04:28,243]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:04:28,243]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:04:28,356]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      75.0.  Edge =      236.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      220.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
E:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
F:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       33     50.77 %
Or           =        0      0.00 %
Other        =       30     46.15 %
TOTAL        =       65    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =   10.   100.0 %
Peak memory: 34422784 bytes

[2021-11-03 10:04:28,358]mapper_test.py:160:[INFO]: area: 63 level: 3
[2021-11-03 10:04:28,358]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:04:28,385]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig
	Report mapping result:
		klut_size()     :105
		klut.num_gates():90
		max delay       :3
		max area        :75
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :27
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :37
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig_output.v
	Peak memory: 6123520 bytes

[2021-11-03 10:04:28,386]mapper_test.py:226:[INFO]: area: 90 level: 3
[2021-11-03 13:44:27,996]mapper_test.py:79:[INFO]: run case "s386_comb"
[2021-11-03 13:44:27,996]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:44:27,997]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:44:28,116]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      75.0.  Edge =      236.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      220.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
E:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
F:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       33     50.77 %
Or           =        0      0.00 %
Other        =       30     46.15 %
TOTAL        =       65    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =   10.   100.0 %
Peak memory: 34041856 bytes

[2021-11-03 13:44:28,118]mapper_test.py:160:[INFO]: area: 63 level: 3
[2021-11-03 13:44:28,118]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:44:28,145]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig
	Report mapping result:
		klut_size()     :105
		klut.num_gates():90
		max delay       :3
		max area        :75
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :27
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :37
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig_output.v
	Peak memory: 6131712 bytes

[2021-11-03 13:44:28,146]mapper_test.py:226:[INFO]: area: 90 level: 3
[2021-11-03 13:50:43,379]mapper_test.py:79:[INFO]: run case "s386_comb"
[2021-11-03 13:50:43,379]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:50:43,379]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:50:43,496]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      75.0.  Edge =      236.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      220.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
E:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
F:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       33     50.77 %
Or           =        0      0.00 %
Other        =       30     46.15 %
TOTAL        =       65    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =   10.   100.0 %
Peak memory: 34177024 bytes

[2021-11-03 13:50:43,498]mapper_test.py:160:[INFO]: area: 63 level: 3
[2021-11-03 13:50:43,498]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:50:43,527]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig
	Report mapping result:
		klut_size()     :105
		klut.num_gates():90
		max delay       :3
		max area        :75
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :27
		LUT fanins:3	 numbers :26
		LUT fanins:4	 numbers :37
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig_output.v
	Peak memory: 5959680 bytes

[2021-11-03 13:50:43,528]mapper_test.py:226:[INFO]: area: 90 level: 3
[2021-11-04 15:57:40,547]mapper_test.py:79:[INFO]: run case "s386_comb"
[2021-11-04 15:57:40,548]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:57:40,548]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:57:40,666]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      75.0.  Edge =      236.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      220.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
E:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
F:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       33     50.77 %
Or           =        0      0.00 %
Other        =       30     46.15 %
TOTAL        =       65    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =   10.   100.0 %
Peak memory: 34357248 bytes

[2021-11-04 15:57:40,668]mapper_test.py:160:[INFO]: area: 63 level: 3
[2021-11-04 15:57:40,668]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:57:40,696]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig
	Report mapping result:
		klut_size()     :87
		klut.num_gates():72
		max delay       :3
		max area        :75
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :24
		LUT fanins:4	 numbers :29
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig_output.v
	Peak memory: 6205440 bytes

[2021-11-04 15:57:40,697]mapper_test.py:226:[INFO]: area: 72 level: 3
[2021-11-16 12:28:29,691]mapper_test.py:79:[INFO]: run case "s386_comb"
[2021-11-16 12:28:29,691]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:28:29,691]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:28:29,810]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      75.0.  Edge =      236.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      220.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
E:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
F:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       33     50.77 %
Or           =        0      0.00 %
Other        =       30     46.15 %
TOTAL        =       65    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =   10.   100.0 %
Peak memory: 34373632 bytes

[2021-11-16 12:28:29,811]mapper_test.py:160:[INFO]: area: 63 level: 3
[2021-11-16 12:28:29,811]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:28:29,846]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig
Mapping time: 0.003525 secs
	Report mapping result:
		klut_size()     :87
		klut.num_gates():72
		max delay       :3
		max area        :75
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :24
		LUT fanins:4	 numbers :29
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.ifpga.v
	Peak memory: 6209536 bytes

[2021-11-16 12:28:29,847]mapper_test.py:228:[INFO]: area: 72 level: 3
[2021-11-16 14:17:27,134]mapper_test.py:79:[INFO]: run case "s386_comb"
[2021-11-16 14:17:27,135]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:17:27,135]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:17:27,287]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      75.0.  Edge =      236.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      220.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
E:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
F:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       33     50.77 %
Or           =        0      0.00 %
Other        =       30     46.15 %
TOTAL        =       65    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =   10.   100.0 %
Peak memory: 34201600 bytes

[2021-11-16 14:17:27,289]mapper_test.py:160:[INFO]: area: 63 level: 3
[2021-11-16 14:17:27,289]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:17:27,319]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig
Mapping time: 0.002208 secs
	Report mapping result:
		klut_size()     :87
		klut.num_gates():72
		max delay       :3
		max area        :75
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :24
		LUT fanins:4	 numbers :29
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.ifpga.v
	Peak memory: 5988352 bytes

[2021-11-16 14:17:27,319]mapper_test.py:228:[INFO]: area: 72 level: 3
[2021-11-16 14:23:47,821]mapper_test.py:79:[INFO]: run case "s386_comb"
[2021-11-16 14:23:47,821]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:23:47,821]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:23:47,988]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      75.0.  Edge =      236.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      220.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
E:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
F:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       33     50.77 %
Or           =        0      0.00 %
Other        =       30     46.15 %
TOTAL        =       65    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =   10.   100.0 %
Peak memory: 34557952 bytes

[2021-11-16 14:23:47,989]mapper_test.py:160:[INFO]: area: 63 level: 3
[2021-11-16 14:23:47,990]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:23:48,024]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig
Mapping time: 0.003517 secs
	Report mapping result:
		klut_size()     :87
		klut.num_gates():72
		max delay       :3
		max area        :75
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :19
		LUT fanins:3	 numbers :24
		LUT fanins:4	 numbers :29
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.ifpga.v
	Peak memory: 6230016 bytes

[2021-11-16 14:23:48,025]mapper_test.py:228:[INFO]: area: 72 level: 3
[2021-11-17 16:36:26,591]mapper_test.py:79:[INFO]: run case "s386_comb"
[2021-11-17 16:36:26,592]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:36:26,592]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:36:26,710]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      75.0.  Edge =      236.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      220.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
E:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
F:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       33     50.77 %
Or           =        0      0.00 %
Other        =       30     46.15 %
TOTAL        =       65    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =   10.   100.0 %
Peak memory: 34377728 bytes

[2021-11-17 16:36:26,712]mapper_test.py:160:[INFO]: area: 63 level: 3
[2021-11-17 16:36:26,712]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:36:26,735]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig
Mapping time: 0.002282 secs
	Report mapping result:
		klut_size()     :90
		klut.num_gates():75
		max delay       :3
		max area        :75
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :18
		LUT fanins:3	 numbers :28
		LUT fanins:4	 numbers :29
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.ifpga.v
	Peak memory: 6234112 bytes

[2021-11-17 16:36:26,735]mapper_test.py:228:[INFO]: area: 75 level: 3
[2021-11-18 10:19:03,311]mapper_test.py:79:[INFO]: run case "s386_comb"
[2021-11-18 10:19:03,311]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:19:03,311]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:19:03,431]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      75.0.  Edge =      236.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      220.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
E:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
F:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       33     50.77 %
Or           =        0      0.00 %
Other        =       30     46.15 %
TOTAL        =       65    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =   10.   100.0 %
Peak memory: 34140160 bytes

[2021-11-18 10:19:03,433]mapper_test.py:160:[INFO]: area: 63 level: 3
[2021-11-18 10:19:03,433]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:19:03,462]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig
Mapping time: 0.005158 secs
	Report mapping result:
		klut_size()     :90
		klut.num_gates():75
		max delay       :3
		max area        :75
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :18
		LUT fanins:3	 numbers :28
		LUT fanins:4	 numbers :29
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.ifpga.v
	Peak memory: 6447104 bytes

[2021-11-18 10:19:03,463]mapper_test.py:228:[INFO]: area: 75 level: 3
[2021-11-23 16:11:53,922]mapper_test.py:79:[INFO]: run case "s386_comb"
[2021-11-23 16:11:53,922]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:11:53,923]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:11:54,091]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      75.0.  Edge =      236.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      220.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
E:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
F:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       33     50.77 %
Or           =        0      0.00 %
Other        =       30     46.15 %
TOTAL        =       65    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =   10.   100.0 %
Peak memory: 34279424 bytes

[2021-11-23 16:11:54,093]mapper_test.py:160:[INFO]: area: 63 level: 3
[2021-11-23 16:11:54,093]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:11:54,120]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig
Mapping time: 0.006153 secs
	Report mapping result:
		klut_size()     :90
		klut.num_gates():75
		max delay       :3
		max area        :75
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :18
		LUT fanins:3	 numbers :28
		LUT fanins:4	 numbers :29
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.ifpga.v
	Peak memory: 6328320 bytes

[2021-11-23 16:11:54,120]mapper_test.py:228:[INFO]: area: 75 level: 3
[2021-11-23 16:42:52,342]mapper_test.py:79:[INFO]: run case "s386_comb"
[2021-11-23 16:42:52,342]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:42:52,343]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:42:52,464]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      75.0.  Edge =      236.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      220.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
E:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
F:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       33     50.77 %
Or           =        0      0.00 %
Other        =       30     46.15 %
TOTAL        =       65    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =   10.   100.0 %
Peak memory: 34578432 bytes

[2021-11-23 16:42:52,466]mapper_test.py:160:[INFO]: area: 63 level: 3
[2021-11-23 16:42:52,466]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:42:52,501]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig
Mapping time: 0.005569 secs
	Report mapping result:
		klut_size()     :90
		klut.num_gates():75
		max delay       :3
		max area        :75
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :18
		LUT fanins:3	 numbers :28
		LUT fanins:4	 numbers :29
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.ifpga.v
	Peak memory: 6393856 bytes

[2021-11-23 16:42:52,501]mapper_test.py:228:[INFO]: area: 75 level: 3
[2021-11-24 11:39:05,513]mapper_test.py:79:[INFO]: run case "s386_comb"
[2021-11-24 11:39:05,513]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:39:05,513]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:39:05,631]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      75.0.  Edge =      236.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      220.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
E:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
F:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       33     50.77 %
Or           =        0      0.00 %
Other        =       30     46.15 %
TOTAL        =       65    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =   10.   100.0 %
Peak memory: 34488320 bytes

[2021-11-24 11:39:05,633]mapper_test.py:160:[INFO]: area: 63 level: 3
[2021-11-24 11:39:05,633]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:39:05,653]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig
Mapping time: 0.000166 secs
	Report mapping result:
		klut_size()     :90
		klut.num_gates():75
		max delay       :3
		max area        :75
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :18
		LUT fanins:3	 numbers :28
		LUT fanins:4	 numbers :29
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.ifpga.v
	Peak memory: 6148096 bytes

[2021-11-24 11:39:05,654]mapper_test.py:228:[INFO]: area: 75 level: 3
[2021-11-24 12:02:19,763]mapper_test.py:79:[INFO]: run case "s386_comb"
[2021-11-24 12:02:19,763]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:02:19,763]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:02:19,882]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      75.0.  Edge =      236.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      220.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
E:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
F:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       33     50.77 %
Or           =        0      0.00 %
Other        =       30     46.15 %
TOTAL        =       65    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =   10.   100.0 %
Peak memory: 34222080 bytes

[2021-11-24 12:02:19,883]mapper_test.py:160:[INFO]: area: 63 level: 3
[2021-11-24 12:02:19,883]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:02:19,911]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig
Mapping time: 0.000189 secs
	Report mapping result:
		klut_size()     :90
		klut.num_gates():75
		max delay       :3
		max area        :75
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :18
		LUT fanins:3	 numbers :28
		LUT fanins:4	 numbers :29
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.ifpga.v
	Peak memory: 6221824 bytes

[2021-11-24 12:02:19,912]mapper_test.py:228:[INFO]: area: 75 level: 3
[2021-11-24 12:06:05,992]mapper_test.py:79:[INFO]: run case "s386_comb"
[2021-11-24 12:06:05,993]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:06:05,993]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:06:06,106]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      75.0.  Edge =      236.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      220.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
E:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
F:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       33     50.77 %
Or           =        0      0.00 %
Other        =       30     46.15 %
TOTAL        =       65    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =   10.   100.0 %
Peak memory: 34328576 bytes

[2021-11-24 12:06:06,108]mapper_test.py:160:[INFO]: area: 63 level: 3
[2021-11-24 12:06:06,108]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:06:06,131]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig
Mapping time: 0.002304 secs
	Report mapping result:
		klut_size()     :90
		klut.num_gates():75
		max delay       :3
		max area        :75
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :18
		LUT fanins:3	 numbers :28
		LUT fanins:4	 numbers :29
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.ifpga.v
	Peak memory: 5996544 bytes

[2021-11-24 12:06:06,132]mapper_test.py:228:[INFO]: area: 75 level: 3
[2021-11-24 12:11:42,210]mapper_test.py:79:[INFO]: run case "s386_comb"
[2021-11-24 12:11:42,210]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:11:42,210]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:11:42,327]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      75.0.  Edge =      236.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      220.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
E:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
F:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       33     50.77 %
Or           =        0      0.00 %
Other        =       30     46.15 %
TOTAL        =       65    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =   10.   100.0 %
Peak memory: 34607104 bytes

[2021-11-24 12:11:42,328]mapper_test.py:160:[INFO]: area: 63 level: 3
[2021-11-24 12:11:42,329]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:11:42,348]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig
[i] total time =  0.00 secs
Mapping time: 0.00081 secs
	Report mapping result:
		klut_size()     :74
		klut.num_gates():59
		max delay       :4
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :8
		LUT fanins:3	 numbers :10
		LUT fanins:4	 numbers :41
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.ifpga.v
	Peak memory: 5955584 bytes

[2021-11-24 12:11:42,349]mapper_test.py:228:[INFO]: area: 59 level: 4
[2021-11-24 12:58:04,858]mapper_test.py:79:[INFO]: run case "s386_comb"
[2021-11-24 12:58:04,859]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:58:04,859]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:58:04,981]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      75.0.  Edge =      236.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      220.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
E:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
F:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       33     50.77 %
Or           =        0      0.00 %
Other        =       30     46.15 %
TOTAL        =       65    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =   10.   100.0 %
Peak memory: 34578432 bytes

[2021-11-24 12:58:04,983]mapper_test.py:160:[INFO]: area: 63 level: 3
[2021-11-24 12:58:04,983]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:58:05,013]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig
Mapping time: 0.00234 secs
	Report mapping result:
		klut_size()     :90
		klut.num_gates():75
		max delay       :3
		max area        :75
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :18
		LUT fanins:3	 numbers :28
		LUT fanins:4	 numbers :29
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.ifpga.v
	Peak memory: 6238208 bytes

[2021-11-24 12:58:05,013]mapper_test.py:228:[INFO]: area: 75 level: 3
[2021-11-24 13:11:51,910]mapper_test.py:79:[INFO]: run case "s386_comb"
[2021-11-24 13:11:51,910]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:11:51,911]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:11:52,079]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      75.0.  Edge =      236.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      220.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
E:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
F:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       33     50.77 %
Or           =        0      0.00 %
Other        =       30     46.15 %
TOTAL        =       65    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =   10.   100.0 %
Peak memory: 34439168 bytes

[2021-11-24 13:11:52,081]mapper_test.py:160:[INFO]: area: 63 level: 3
[2021-11-24 13:11:52,081]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:11:53,755]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig
Mapping time: 0.002352 secs
Mapping time: 0.002373 secs
	Report mapping result:
		klut_size()     :89
		klut.num_gates():74
		max delay       :3
		max area        :75
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :29
		LUT fanins:4	 numbers :30
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.ifpga.v
	Peak memory: 10940416 bytes

[2021-11-24 13:11:53,756]mapper_test.py:228:[INFO]: area: 74 level: 3
[2021-11-24 13:34:45,040]mapper_test.py:79:[INFO]: run case "s386_comb"
[2021-11-24 13:34:45,040]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:34:45,040]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:34:45,156]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     125.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    3.00.  Ar =      75.0.  Edge =      236.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      220.  Cut =      507.  T =     0.00 sec
P:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
E:  Del =    3.00.  Ar =      64.0.  Edge =      219.  Cut =      507.  T =     0.00 sec
F:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      221.  Cut =      371.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      353.  T =     0.00 sec
A:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
E:  Del =    3.00.  Ar =      63.0.  Edge =      216.  Cut =      350.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      3.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       33     50.77 %
Or           =        0      0.00 %
Other        =       30     46.15 %
TOTAL        =       65    100.00 %
Level =    0.  COs =    2.    13.3 %
Level =    2.  COs =    3.    33.3 %
Level =    3.  COs =   10.   100.0 %
Peak memory: 34549760 bytes

[2021-11-24 13:34:45,157]mapper_test.py:160:[INFO]: area: 63 level: 3
[2021-11-24 13:34:45,157]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:34:46,823]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.opt.aig
Mapping time: 0.00016 secs
Mapping time: 0.000156 secs
	Report mapping result:
		klut_size()     :89
		klut.num_gates():74
		max delay       :3
		max area        :75
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :29
		LUT fanins:4	 numbers :30
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s386_comb/s386_comb.ifpga.v
	Peak memory: 10928128 bytes

[2021-11-24 13:34:46,824]mapper_test.py:228:[INFO]: area: 74 level: 3
