// Seed: 2567545005
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_3 = id_4;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    input supply0 id_1,
    output wor id_2,
    input wire id_3
);
  supply1 id_5;
  assign id_5 = {1{1'b0}};
  wire id_6;
  assign {1, id_5 - 1} = ~1;
  wor id_7 = 1;
  id_8(
      .id_0(id_6)
  );
  module_0 modCall_1 (
      id_7,
      id_6,
      id_6,
      id_6,
      id_7,
      id_5,
      id_6,
      id_7
  );
  wire id_9;
endmodule
