execution trace: 
[
  AUIPC(RISCVCycle { instruction: AUIPC { address: 2147483648, operands: FormatU { rd: 2, imm: 4096 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatU { rd: (0, 2147487744) }, ram_access: () }),
    ADDI(RISCVCycle { instruction: ADDI { address: 2147483652, operands: FormatI { rd: 2, rs1: 2, imm: 1000 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (2147487744, 2147488744), rs1: 2147487744 }, ram_access: () }), 
    JAL(RISCVCycle { instruction: JAL { address: 2147483656, operands: FormatJ { rd: 1, imm: 188 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatJ { rd: (0, 2147483660) }, ram_access: () }), 
    ADDI(RISCVCycle { instruction: ADDI { address: 2147483844, operands: FormatI { rd: 2, rs1: 2, imm: 4294967264 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (2147488744, 2147488712), rs1: 2147488744 }, ram_access: () }), 
    SW(RISCVCycle { instruction: SW { address: 2147483848, operands: FormatS { rs1: 2, rs2: 1, imm: 28 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatS { rs1: 2147488712, rs2: 2147483660 }, ram_access: RAMWrite { address: 2147488740, pre_value: 0, post_value: 2147483660 } }), 
    SW(RISCVCycle { instruction: SW { address: 2147483852, operands: FormatS { rs1: 2, rs2: 8, imm: 24 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatS { rs1: 2147488712, rs2: 0 }, ram_access: RAMWrite { address: 2147488736, pre_value: 0, post_value: 0 } }), 
    SW(RISCVCycle { instruction: SW { address: 2147483856, operands: FormatS { rs1: 2, rs2: 9, imm: 20 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatS { rs1: 2147488712, rs2: 0 }, ram_access: RAMWrite { address: 2147488732, pre_value: 0, post_value: 0 } }), 
    LUI(RISCVCycle { instruction: LUI { address: 2147483860, operands: FormatU { rd: 11, imm: 2147467264 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatU { rd: (0, 2147467264) }, ram_access: () }), 
    ADDI(RISCVCycle { instruction: ADDI { address: 2147483864, operands: FormatI { rd: 10, rs1: 2, imm: 8 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (0, 2147488720), rs1: 2147488712 }, ram_access: () }), 
    ADDI(RISCVCycle { instruction: ADDI { address: 2147483868, operands: FormatI { rd: 11, rs1: 11, imm: 256 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (2147467264, 2147467520), rs1: 2147467264 }, ram_access: () }), 
		LUI(RISCVCycle { instruction: LUI { address: 2147483872, operands: FormatU { rd: 12, imm: 4096 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatU { rd: (0, 4096) }, ram_access: () }), 
		AUIPC(RISCVCycle { instruction: AUIPC { address: 2147483876, operands: FormatU { rd: 1, imm: 0 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatU { rd: (2147483660, 2147483876) }, ram_access: () }), 
		JALR(RISCVCycle { instruction: JALR { address: 2147483880, operands: FormatI { rd: 1, rs1: 1, imm: 4294967140 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (2147483876, 2147483884), rs1: 2147483876 }, ram_access: () }), 
		ADDI(RISCVCycle { instruction: ADDI { address: 2147483720, operands: FormatI { rd: 15, rs1: 0, imm: 0 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (0, 0), rs1: 0 }, ram_access: () }), 
		ADDI(RISCVCycle { instruction: ADDI { address: 2147483724, operands: FormatI { rd: 13, rs1: 0, imm: 0 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (0, 0), rs1: 0 }, ram_access: () }), 
		ADD(RISCVCycle { instruction: ADD { address: 2147483728, operands: FormatR { rd: 14, rs1: 11, rs2: 12 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatR { rd: (0, 2147471616), rs1: 2147467520, rs2: 4096 }, ram_access: () }), 
		ADDI(RISCVCycle { instruction: ADDI { address: 2147483732, operands: FormatI { rd: 17, rs1: 0, imm: 4294967295 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (0, 4294967295), rs1: 0 }, ram_access: () }), 
		ADDI(RISCVCycle { instruction: ADDI { address: 2147483736, operands: FormatI { rd: 5, rs1: 0, imm: 4 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (0, 4), rs1: 0 }, ram_access: () }), 
		ADDI(RISCVCycle { instruction: ADDI { address: 2147483740, operands: FormatI { rd: 16, rs1: 0, imm: 5 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (0, 5), rs1: 0 }, ram_access: () }), 
		BEQ(RISCVCycle { instruction: BEQ { address: 2147483744, operands: FormatB { rs1: 17, rs2: 5, imm: 88 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatB { rs1: 4294967295, rs2: 4 }, ram_access: () }), 
		BEQ(RISCVCycle { instruction: BEQ { address: 2147483748, operands: FormatB { rs1: 12, rs2: 0, imm: 80 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatB { rs1: 4096, rs2: 0 }, ram_access: () }), 
		ADDI(RISCVCycle { instruction: ADDI { address: 2147483752, operands: FormatI { rd: 32, rs1: 11, imm: 0 }, virtual_sequence_remaining: Some(9) }, register_state: RegisterStateFormatI { rd: (0, 2147467520), rs1: 2147467520 }, ram_access: () }), 
		ANDI(RISCVCycle { instruction: ANDI { address: 2147483752, operands: FormatI { rd: 33, rs1: 32, imm: 4294967292 }, virtual_sequence_remaining: Some(8) }, register_state: RegisterStateFormatI { rd: (0, 2147467520), rs1: 2147467520 }, ram_access: () }), 
		LW(RISCVCycle { instruction: LW { address: 2147483752, operands: FormatLoad { rd: 34, rs1: 33, imm: 0 }, virtual_sequence_remaining: Some(7) }, register_state: RegisterStateFormatLoad { rd: (0, 5130), rs1: 2147467520 }, ram_access: RAMRead { address: 2147467520, value: 5130 } }), 
		XORI(RISCVCycle { instruction: XORI { address: 2147483752, operands: FormatI { rd: 35, rs1: 32, imm: 3 }, virtual_sequence_remaining: Some(6) }, register_state: RegisterStateFormatI { rd: (0, 2147467523), rs1: 2147467520 }, ram_access: () }), Pow2
		I(RISCVCycle { instruction: VirtualPow2I { address: 2147483752, operands: FormatJ { rd: 38, imm: 3 }, virtual_sequence_remaining: Some(5) }, register_state: RegisterStateFormatJ { rd: (0, 8) }, ram_access: () }), 
		MUL(RISCVCycle { instruction: MUL { address: 2147483752, operands: FormatR { rd: 35, rs1: 35, rs2: 38 }, virtual_sequence_remaining: Some(4) }, register_state: RegisterStateFormatR { rd: (2147467523, 4294838296), rs1: 2147467523, rs2: 8 }, ram_access: () }), Pow2(RISCVCycle { instruction: VirtualPow2 { address: 2147483752, operands: FormatI { rd: 38, rs1: 35, imm: 0 }, virtual_sequence_remaining: Some(3) }, register_state: RegisterStateFormatI { rd: (8, 16777216), rs1: 4294838296 }, ram_access: () }), 
		MUL(RISCVCycle { instruction: MUL { address: 2147483752, operands: FormatR { rd: 6, rs1: 34, rs2: 38 }, virtual_sequence_remaining: Some(2) }, register_state: RegisterStateFormatR { rd: (0, 167772160), rs1: 5130, rs2: 16777216 }, ram_access: () }), 
		ShiftRightBitmaskI(RISCVCycle { instruction: VirtualShiftRightBitmaskI { address: 2147483752, operands: FormatJ { rd: 38, imm: 24 }, virtual_sequence_remaining: Some(1) }, register_state: RegisterStateFormatJ { rd: (16777216, 4278190080) }, ram_access: () }), 
		VirtualSRA(RISCVCycle { instruction: VirtualSRA { address: 2147483752, operands: FormatVirtualRightShift { rd: 6, rs1: 6, rs2: 38 }, virtual_sequence_remaining: Some(0) }, register_state: RegisterStateVirtualRightShift { rd: (167772160, 10), rs1: 167772160, rs2: 4278190080 }, ram_access: () }), 
		ADDI(RISCVCycle { instruction: ADDI { address: 2147483756, operands: FormatI { rd: 11, rs1: 11, imm: 1 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (2147467520, 2147467521), rs1: 2147467520 }, ram_access: () }), 
		ADDI(RISCVCycle { instruction: ADDI { address: 2147483760, operands: FormatI { rd: 12, rs1: 12, imm: 4294967295 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (4096, 4095), rs1: 4096 }, ram_access: () }), 
		ADDI(RISCVCycle { instruction: ADDI { address: 2147483764, operands: FormatI { rd: 17, rs1: 17, imm: 1 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (4294967295, 0), rs1: 4294967295 }, ram_access: () }), 
		ANDI(RISCVCycle { instruction: ANDI { address: 2147483768, operands: FormatI { rd: 7, rs1: 6, imm: 127 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (0, 10), rs1: 10 }, ram_access: () }), Pow2(RISCVCycle { instruction: VirtualPow2 { address: 2147483772, operands: FormatI { rd: 38, rs1: 15, imm: 0 }, virtual_sequence_remaining: Some(1) }, register_state: RegisterStateFormatI { rd: (4278190080, 1), rs1: 0 }, ram_access: () }), 
		MUL(RISCVCycle { instruction: MUL { address: 2147483772, operands: FormatR { rd: 7, rs1: 7, rs2: 38 }, virtual_sequence_remaining: Some(0) }, register_state: RegisterStateFormatR { rd: (10, 10), rs1: 10, rs2: 1 }, ram_access: () }), 
		OR(RISCVCycle { instruction: OR { address: 2147483776, operands: FormatR { rd: 13, rs1: 7, rs2: 13 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatR { rd: (0, 10), rs1: 10, rs2: 0 }, ram_access: () }), 
		ADDI(RISCVCycle { instruction: ADDI { address: 2147483780, operands: FormatI { rd: 15, rs1: 15, imm: 7 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (0, 7), rs1: 0 }, ram_access: () }), 
		BLT(RISCVCycle { instruction: BLT { address: 2147483784, operands: FormatB { rs1: 6, rs2: 0, imm: -40 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatB { rs1: 10, rs2: 0 }, ram_access: () }), 
		ADDI(RISCVCycle { instruction: ADDI { address: 2147483788, operands: FormatI { rd: 12, rs1: 0, imm: 4 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (4095, 4), rs1: 0 }, ram_access: () }), 
		BNE(RISCVCycle { instruction: BNE { address: 2147483792, operands: FormatB { rs1: 17, rs2: 12, imm: 16 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatB { rs1: 0, rs2: 4 }, ram_access: () }), 
		SUB(RISCVCycle { instruction: SUB { address: 2147483808, operands: FormatR { rd: 14, rs1: 14, rs2: 11 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatR { rd: (2147471616, 4095), rs1: 2147471616, rs2: 2147467521 }, ram_access: () }), 
		SW(RISCVCycle { instruction: SW { address: 2147483812, operands: FormatS { rs1: 10, rs2: 13, imm: 0 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatS { rs1: 2147488720, rs2: 10 }, ram_access: RAMWrite { address: 2147488720, pre_value: 0, post_value: 10 } }), 
		SW(RISCVCycle { instruction: SW { address: 2147483816, operands: FormatS { rs1: 10, rs2: 11, imm: 4 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatS { rs1: 2147488720, rs2: 2147467521 }, ram_access: RAMWrite { address: 2147488724, pre_value: 0, post_value: 2147467521 } }), 
		SW(RISCVCycle { instruction: SW { address: 2147483820, operands: FormatS { rs1: 10, rs2: 14, imm: 8 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatS { rs1: 2147488720, rs2: 4095 }, ram_access: RAMWrite { address: 2147488728, pre_value: 0, post_value: 4095 } }), 
		JALR(RISCVCycle { instruction: JALR { address: 2147483824, operands: FormatI { rd: 0, rs1: 1, imm: 0 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (0, 0), rs1: 2147483884 }, ram_access: () }), 
		LW(RISCVCycle { instruction: LW { address: 2147483884, operands: FormatLoad { rd: 11, rs1: 2, imm: 12 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatLoad { rd: (2147467521, 2147467521), rs1: 2147488712 }, ram_access: RAMRead { address: 2147488724, value: 2147467521 } }), 
		BEQ(RISCVCycle { instruction: BEQ { address: 2147483888, operands: FormatB { rs1: 11, rs2: 0, imm: 168 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatB { rs1: 2147467521, rs2: 0 }, ram_access: () }), 
		LW(RISCVCycle { instruction: LW { address: 2147483892, operands: FormatLoad { rd: 9, rs1: 2, imm: 8 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatLoad { rd: (0, 10), rs1: 2147488712 }, ram_access: RAMRead { address: 2147488720, value: 10 } }), 
		LW(RISCVCycle { instruction: LW { address: 2147483896, operands: FormatLoad { rd: 12, rs1: 2, imm: 16 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatLoad { rd: (4, 4095), rs1: 2147488712 }, ram_access: RAMRead { address: 2147488728, value: 4095 } }), 
		ADDI(RISCVCycle { instruction: ADDI { address: 2147483900, operands: FormatI { rd: 10, rs1: 2, imm: 8 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (2147488720, 2147488720), rs1: 2147488712 }, ram_access: () }), 
		ADDI(RISCVCycle { instruction: ADDI { address: 2147483904, operands: FormatI { rd: 8, rs1: 2, imm: 8 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (0, 2147488720), rs1: 2147488712 }, ram_access: () }), 
		AUIPC(RISCVCycle { instruction: AUIPC { address: 2147483908, operands: FormatU { rd: 1, imm: 0 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatU { rd: (2147483884, 2147483908) }, ram_access: () }), 
		JALR(RISCVCycle { instruction: JALR { address: 2147483912, operands: FormatI { rd: 1, rs1: 1, imm: 4294967108 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (2147483908, 2147483916), rs1: 2147483908 }, ram_access: () }), 
		ADDI(RISCVCycle { instruction: ADDI { address: 2147483720, operands: FormatI { rd: 15, rs1: 0, imm: 0 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (7, 0), rs1: 0 }, ram_access: () }), 
		ADDI(RISCVCycle { instruction: ADDI { address: 2147483724, operands: FormatI { rd: 13, rs1: 0, imm: 0 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (10, 0), rs1: 0 }, ram_access: () }), 
		ADD(RISCVCycle { instruction: ADD { address: 2147483728, operands: FormatR { rd: 14, rs1: 11, rs2: 12 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatR { rd: (4095, 2147471616), rs1: 2147467521, rs2: 4095 }, ram_access: () }), 
		ADDI(RISCVCycle { instruction: ADDI { address: 2147483732, operands: FormatI { rd: 17, rs1: 0, imm: 4294967295 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (0, 4294967295), rs1: 0 }, ram_access: () }), 
		ADDI(RISCVCycle { instruction: ADDI { address: 2147483736, operands: FormatI { rd: 5, rs1: 0, imm: 4 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (4, 4), rs1: 0 }, ram_access: () }), 
		ADDI(RISCVCycle { instruction: ADDI { address: 2147483740, operands: FormatI { rd: 16, rs1: 0, imm: 5 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (5, 5), rs1: 0 }, ram_access: () }), 
		BEQ(RISCVCycle { instruction: BEQ { address: 2147483744, operands: FormatB { rs1: 17, rs2: 5, imm: 88 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatB { rs1: 4294967295, rs2: 4 }, ram_access: () }), 
		BEQ(RISCVCycle { instruction: BEQ { address: 2147483748, operands: FormatB { rs1: 12, rs2: 0, imm: 80 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatB { rs1: 4095, rs2: 0 }, ram_access: () }), 
		ADDI(RISCVCycle { instruction: ADDI { address: 2147483752, operands: FormatI { rd: 32, rs1: 11, imm: 0 }, virtual_sequence_remaining: Some(9) }, register_state: RegisterStateFormatI { rd: (2147467520, 2147467521), rs1: 2147467521 }, ram_access: () }), 
		ANDI(RISCVCycle { instruction: ANDI { address: 2147483752, operands: FormatI { rd: 33, rs1: 32, imm: 4294967292 }, virtual_sequence_remaining: Some(8) }, register_state: RegisterStateFormatI { rd: (2147467520, 2147467520), rs1: 2147467521 }, ram_access: () }), 
		LW(RISCVCycle { instruction: LW { address: 2147483752, operands: FormatLoad { rd: 34, rs1: 33, imm: 0 }, virtual_sequence_remaining: Some(7) }, register_state: RegisterStateFormatLoad { rd: (5130, 5130), rs1: 2147467520 }, ram_access: RAMRead { address: 2147467520, value: 5130 } }), 
		XORI(RISCVCycle { instruction: XORI { address: 2147483752, operands: FormatI { rd: 35, rs1: 32, imm: 3 }, virtual_sequence_remaining: Some(6) }, register_state: RegisterStateFormatI { rd: (4294838296, 2147467522), rs1: 2147467521 }, ram_access: () }), Pow2
		I(RISCVCycle { instruction: VirtualPow2I { address: 2147483752, operands: FormatJ { rd: 38, imm: 3 }, virtual_sequence_remaining: Some(5) }, register_state: RegisterStateFormatJ { rd: (1, 8) }, ram_access: () }), 
		MUL(RISCVCycle { instruction: MUL { address: 2147483752, operands: FormatR { rd: 35, rs1: 35, rs2: 38 }, virtual_sequence_remaining: Some(4) }, register_state: RegisterStateFormatR { rd: (2147467522, 4294838288), rs1: 2147467522, rs2: 8 }, ram_access: () }), Pow2(RISCVCycle { instruction: VirtualPow2 { address: 2147483752, operands: FormatI { rd: 38, rs1: 35, imm: 0 }, virtual_sequence_remaining: Some(3) }, register_state: RegisterStateFormatI { rd: (8, 65536), rs1: 4294838288 }, ram_access: () }), 
		MUL(RISCVCycle { instruction: MUL { address: 2147483752, operands: FormatR { rd: 6, rs1: 34, rs2: 38 }, virtual_sequence_remaining: Some(2) }, register_state: RegisterStateFormatR { rd: (10, 336199680), rs1: 5130, rs2: 65536 }, ram_access: () }), 
		ShiftRightBitmaskI(RISCVCycle { instruction: VirtualShiftRightBitmaskI { address: 2147483752, operands: FormatJ { rd: 38, imm: 24 }, virtual_sequence_remaining: Some(1) }, register_state: RegisterStateFormatJ { rd: (65536, 4278190080) }, ram_access: () }), 
		VirtualSRA(RISCVCycle { instruction: VirtualSRA { address: 2147483752, operands: FormatVirtualRightShift { rd: 6, rs1: 6, rs2: 38 }, virtual_sequence_remaining: Some(0) }, register_state: RegisterStateVirtualRightShift { rd: (336199680, 20), rs1: 336199680, rs2: 4278190080 }, ram_access: () }), 
		ADDI(RISCVCycle { instruction: ADDI { address: 2147483756, operands: FormatI { rd: 11, rs1: 11, imm: 1 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (2147467521, 2147467522), rs1: 2147467521 }, ram_access: () }), 
		ADDI(RISCVCycle { instruction: ADDI { address: 2147483760, operands: FormatI { rd: 12, rs1: 12, imm: 4294967295 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (4095, 4094), rs1: 4095 }, ram_access: () }), 
		ADDI(RISCVCycle { instruction: ADDI { address: 2147483764, operands: FormatI { rd: 17, rs1: 17, imm: 1 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (4294967295, 0), rs1: 4294967295 }, ram_access: () }), 
		ANDI(RISCVCycle { instruction: ANDI { address: 2147483768, operands: FormatI { rd: 7, rs1: 6, imm: 127 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (10, 20), rs1: 20 }, ram_access: () }), Pow2(RISCVCycle { instruction: VirtualPow2 { address: 2147483772, operands: FormatI { rd: 38, rs1: 15, imm: 0 }, virtual_sequence_remaining: Some(1) }, register_state: RegisterStateFormatI { rd: (4278190080, 1), rs1: 0 }, ram_access: () }), 
		MUL(RISCVCycle { instruction: MUL { address: 2147483772, operands: FormatR { rd: 7, rs1: 7, rs2: 38 }, virtual_sequence_remaining: Some(0) }, register_state: RegisterStateFormatR { rd: (20, 20), rs1: 20, rs2: 1 }, ram_access: () }), 
		OR(RISCVCycle { instruction: OR { address: 2147483776, operands: FormatR { rd: 13, rs1: 7, rs2: 13 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatR { rd: (0, 20), rs1: 20, rs2: 0 }, ram_access: () }), 
		ADDI(RISCVCycle { instruction: ADDI { address: 2147483780, operands: FormatI { rd: 15, rs1: 15, imm: 7 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (0, 7), rs1: 0 }, ram_access: () }), 
		BLT(RISCVCycle { instruction: BLT { address: 2147483784, operands: FormatB { rs1: 6, rs2: 0, imm: -40 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatB { rs1: 20, rs2: 0 }, ram_access: () }), 
		ADDI(RISCVCycle { instruction: ADDI { address: 2147483788, operands: FormatI { rd: 12, rs1: 0, imm: 4 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (4094, 4), rs1: 0 }, ram_access: () }), 
		BNE(RISCVCycle { instruction: BNE { address: 2147483792, operands: FormatB { rs1: 17, rs2: 12, imm: 16 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatB { rs1: 0, rs2: 4 }, ram_access: () }), 
		SUB(RISCVCycle { instruction: SUB { address: 2147483808, operands: FormatR { rd: 14, rs1: 14, rs2: 11 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatR { rd: (2147471616, 4094), rs1: 2147471616, rs2: 2147467522 }, ram_access: () }), 
		SW(RISCVCycle { instruction: SW { address: 2147483812, operands: FormatS { rs1: 10, rs2: 13, imm: 0 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatS { rs1: 2147488720, rs2: 20 }, ram_access: RAMWrite { address: 2147488720, pre_value: 10, post_value: 20 } }), 
		SW(RISCVCycle { instruction: SW { address: 2147483816, operands: FormatS { rs1: 10, rs2: 11, imm: 4 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatS { rs1: 2147488720, rs2: 2147467522 }, ram_access: RAMWrite { address: 2147488724, pre_value: 2147467521, post_value: 2147467522 } }), 
		SW(RISCVCycle { instruction: SW { address: 2147483820, operands: FormatS { rs1: 10, rs2: 14, imm: 8 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatS { rs1: 2147488720, rs2: 4094 }, ram_access: RAMWrite { address: 2147488728, pre_value: 4095, post_value: 4094 } }), 
		JALR(RISCVCycle { instruction: JALR { address: 2147483824, operands: FormatI { rd: 0, rs1: 1, imm: 0 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (0, 0), rs1: 2147483916 }, ram_access: () }), 
		LW(RISCVCycle { instruction: LW { address: 2147483916, operands: FormatLoad { rd: 10, rs1: 2, imm: 12 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatLoad { rd: (2147488720, 2147467522), rs1: 2147488712 }, ram_access: RAMRead { address: 2147488724, value: 2147467522 } }), 
		BEQ(RISCVCycle { instruction: BEQ { address: 2147483920, operands: FormatB { rs1: 10, rs2: 0, imm: 136 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatB { rs1: 2147467522, rs2: 0 }, ram_access: () }), 
		ADDI(RISCVCycle { instruction: ADDI { address: 2147483924, operands: FormatI { rd: 10, rs1: 0, imm: 0 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (2147467522, 0), rs1: 0 }, ram_access: () }), 
		LW(RISCVCycle { instruction: LW { address: 2147483928, operands: FormatLoad { rd: 11, rs1: 2, imm: 8 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatLoad { rd: (2147467522, 20), rs1: 2147488712 }, ram_access: RAMRead { address: 2147488720, value: 20 } }), 
		SW(RISCVCycle { instruction: SW { address: 2147483932, operands: FormatS { rs1: 2, rs2: 0, imm: 8 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatS { rs1: 2147488712, rs2: 0 }, ram_access: RAMWrite { address: 2147488720, pre_value: 20, post_value: 0 } }), 
		ADD(RISCVCycle { instruction: ADD { address: 2147483936, operands: FormatR { rd: 11, rs1: 11, rs2: 9 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatR { rd: (20, 30), rs1: 20, rs2: 10 }, ram_access: () }), 
		ADDI(RISCVCycle { instruction: ADDI { address: 2147483940, operands: FormatI { rd: 32, rs1: 2, imm: 12 }, virtual_sequence_remaining: Some(13) }, register_state: RegisterStateFormatI { rd: (2147467521, 2147488724), rs1: 2147488712 }, ram_access: () }), 
		ANDI(RISCVCycle { instruction: ANDI { address: 2147483940, operands: FormatI { rd: 33, rs1: 32, imm: 4294967292 }, virtual_sequence_remaining: Some(12) }, register_state: RegisterStateFormatI { rd: (2147467520, 2147488724), rs1: 2147488724 }, ram_access: () }), 
		LW(RISCVCycle { instruction: LW { address: 2147483940, operands: FormatLoad { rd: 34, rs1: 33, imm: 0 }, virtual_sequence_remaining: Some(11) }, register_state: RegisterStateFormatLoad { rd: (5130, 2147467522), rs1: 2147488724 }, ram_access: RAMRead { address: 2147488724, value: 2147467522 } }), Pow2
		I(RISCVCycle { instruction: VirtualPow2I { address: 2147483940, operands: FormatJ { rd: 38, imm: 3 }, virtual_sequence_remaining: Some(10) }, register_state: RegisterStateFormatJ { rd: (1, 8) }, ram_access: () }), 
		MUL(RISCVCycle { instruction: MUL { address: 2147483940, operands: FormatR { rd: 35, rs1: 32, rs2: 38 }, virtual_sequence_remaining: Some(9) }, register_state: RegisterStateFormatR { rd: (4294838288, 40608), rs1: 2147488724, rs2: 8 }, ram_access: () }), 
		LUI(RISCVCycle { instruction: LUI { address: 2147483940, operands: FormatU { rd: 36, imm: 255 }, virtual_sequence_remaining: Some(8) }, register_state: RegisterStateFormatU { rd: (0, 255) }, ram_access: () }), Pow2(RISCVCycle { instruction: VirtualPow2 { address: 2147483940, operands: FormatI { rd: 38, rs1: 35, imm: 0 }, virtual_sequence_remaining: Some(7) }, register_state: RegisterStateFormatI { rd: (8, 1), rs1: 40608 }, ram_access: () }), 
		MUL(RISCVCycle { instruction: MUL { address: 2147483940, operands: FormatR { rd: 36, rs1: 36, rs2: 38 }, virtual_sequence_remaining: Some(6) }, register_state: RegisterStateFormatR { rd: (255, 255), rs1: 255, rs2: 1 }, ram_access: () }), Pow2(RISCVCycle { instruction: VirtualPow2 { address: 2147483940, operands: FormatI { rd: 38, rs1: 35, imm: 0 }, virtual_sequence_remaining: Some(5) }, register_state: RegisterStateFormatI { rd: (1, 1), rs1: 40608 }, ram_access: () }), 
		MUL(RISCVCycle { instruction: MUL { address: 2147483940, operands: FormatR { rd: 37, rs1: 0, rs2: 38 }, virtual_sequence_remaining: Some(4) }, register_state: RegisterStateFormatR { rd: (0, 0), rs1: 0, rs2: 1 }, ram_access: () }), 
		XOR(RISCVCycle { instruction: XOR { address: 2147483940, operands: FormatR { rd: 37, rs1: 34, rs2: 37 }, virtual_sequence_remaining: Some(3) }, register_state: RegisterStateFormatR { rd: (0, 2147467522), rs1: 2147467522, rs2: 0 }, ram_access: () }), 
		AND(RISCVCycle { instruction: AND { address: 2147483940, operands: FormatR { rd: 37, rs1: 37, rs2: 36 }, virtual_sequence_remaining: Some(2) }, register_state: RegisterStateFormatR { rd: (2147467522, 2), rs1: 2147467522, rs2: 255 }, ram_access: () }), 
		XOR(RISCVCycle { instruction: XOR { address: 2147483940, operands: FormatR { rd: 34, rs1: 34, rs2: 37 }, virtual_sequence_remaining: Some(1) }, register_state: RegisterStateFormatR { rd: (2147467522, 2147467520), rs1: 2147467522, rs2: 2 }, ram_access: () }), 
		SW(RISCVCycle { instruction: SW { address: 2147483940, operands: FormatS { rs1: 33, rs2: 34, imm: 0 }, virtual_sequence_remaining: Some(0) }, register_state: RegisterStateFormatS { rs1: 2147488724, rs2: 2147467520 }, ram_access: RAMWrite { address: 2147488724, pre_value: 2147467522, post_value: 2147467520 } }), 
		ADDI(RISCVCycle { instruction: ADDI { address: 2147483944, operands: FormatI { rd: 12, rs1: 0, imm: 5 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (4, 5), rs1: 0 }, ram_access: () }), 
		BEQ(RISCVCycle { instruction: BEQ { address: 2147483948, operands: FormatB { rs1: 10, rs2: 12, imm: 56 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatB { rs1: 0, rs2: 5 }, ram_access: () }), 
		ADD(RISCVCycle { instruction: ADD { address: 2147483952, operands: FormatR { rd: 13, rs1: 8, rs2: 10 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatR { rd: (20, 2147488720), rs1: 2147488720, rs2: 0 }, ram_access: () }), 
		ShiftRightBitmaskI(RISCVCycle { instruction: VirtualShiftRightBitmaskI { address: 2147483956, operands: FormatJ { rd: 38, imm: 7 }, virtual_sequence_remaining: Some(1) }, register_state: RegisterStateFormatJ { rd: (1, 4294967168) }, ram_access: () }), 
		VirtualSRL(RISCVCycle { instruction: VirtualSRL { address: 2147483956, operands: FormatVirtualRightShift { rd: 12, rs1: 11, rs2: 38 }, virtual_sequence_remaining: Some(0) }, register_state: RegisterStateVirtualRightShift { rd: (5, 0), rs1: 30, rs2: 4294967168 }, ram_access: () }), 
		ADDI(RISCVCycle { instruction: ADDI { address: 2147483960, operands: FormatI { rd: 32, rs1: 13, imm: 0 }, virtual_sequence_remaining: Some(13) }, register_state: RegisterStateFormatI { rd: (2147488724, 2147488720), rs1: 2147488720 }, ram_access: () }), 
		ANDI(RISCVCycle { instruction: ANDI { address: 2147483960, operands: FormatI { rd: 33, rs1: 32, imm: 4294967292 }, virtual_sequence_remaining: Some(12) }, register_state: RegisterStateFormatI { rd: (2147488724, 2147488720), rs1: 2147488720 }, ram_access: () }), 
		LW(RISCVCycle { instruction: LW { address: 2147483960, operands: FormatLoad { rd: 34, rs1: 33, imm: 0 }, virtual_sequence_remaining: Some(11) }, register_state: RegisterStateFormatLoad { rd: (2147467520, 0), rs1: 2147488720 }, ram_access: RAMRead { address: 2147488720, value: 0 } }), Pow2
		I(RISCVCycle { instruction: VirtualPow2I { address: 2147483960, operands: FormatJ { rd: 38, imm: 3 }, virtual_sequence_remaining: Some(10) }, register_state: RegisterStateFormatJ { rd: (4294967168, 8) }, ram_access: () }), 
		MUL(RISCVCycle { instruction: MUL { address: 2147483960, operands: FormatR { rd: 35, rs1: 32, rs2: 38 }, virtual_sequence_remaining: Some(9) }, register_state: RegisterStateFormatR { rd: (40608, 40576), rs1: 2147488720, rs2: 8 }, ram_access: () }), 
		LUI(RISCVCycle { instruction: LUI { address: 2147483960, operands: FormatU { rd: 36, imm: 255 }, virtual_sequence_remaining: Some(8) }, register_state: RegisterStateFormatU { rd: (255, 255) }, ram_access: () }), Pow2(RISCVCycle { instruction: VirtualPow2 { address: 2147483960, operands: FormatI { rd: 38, rs1: 35, imm: 0 }, virtual_sequence_remaining: Some(7) }, register_state: RegisterStateFormatI { rd: (8, 1), rs1: 40576 }, ram_access: () }), 
		MUL(RISCVCycle { instruction: MUL { address: 2147483960, operands: FormatR { rd: 36, rs1: 36, rs2: 38 }, virtual_sequence_remaining: Some(6) }, register_state: RegisterStateFormatR { rd: (255, 255), rs1: 255, rs2: 1 }, ram_access: () }), Pow2(RISCVCycle { instruction: VirtualPow2 { address: 2147483960, operands: FormatI { rd: 38, rs1: 35, imm: 0 }, virtual_sequence_remaining: Some(5) }, register_state: RegisterStateFormatI { rd: (1, 1), rs1: 40576 }, ram_access: () }), 
		MUL(RISCVCycle { instruction: MUL { address: 2147483960, operands: FormatR { rd: 37, rs1: 11, rs2: 38 }, virtual_sequence_remaining: Some(4) }, register_state: RegisterStateFormatR { rd: (2, 30), rs1: 30, rs2: 1 }, ram_access: () }), 
		XOR(RISCVCycle { instruction: XOR { address: 2147483960, operands: FormatR { rd: 37, rs1: 34, rs2: 37 }, virtual_sequence_remaining: Some(3) }, register_state: RegisterStateFormatR { rd: (30, 30), rs1: 0, rs2: 30 }, ram_access: () }), 
		AND(RISCVCycle { instruction: AND { address: 2147483960, operands: FormatR { rd: 37, rs1: 37, rs2: 36 }, virtual_sequence_remaining: Some(2) }, register_state: RegisterStateFormatR { rd: (30, 30), rs1: 30, rs2: 255 }, ram_access: () }), 
		XOR(RISCVCycle { instruction: XOR { address: 2147483960, operands: FormatR { rd: 34, rs1: 34, rs2: 37 }, virtual_sequence_remaining: Some(1) }, register_state: RegisterStateFormatR { rd: (0, 30), rs1: 0, rs2: 30 }, ram_access: () }), 
		SW(RISCVCycle { instruction: SW { address: 2147483960, operands: FormatS { rs1: 33, rs2: 34, imm: 0 }, virtual_sequence_remaining: Some(0) }, register_state: RegisterStateFormatS { rs1: 2147488720, rs2: 30 }, ram_access: RAMWrite { address: 2147488720, pre_value: 0, post_value: 30 } }), 
		BEQ(RISCVCycle { instruction: BEQ { address: 2147483964, operands: FormatB { rs1: 12, rs2: 0, imm: 24 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatB { rs1: 0, rs2: 0 }, ram_access: () }), 
		ADDI(RISCVCycle { instruction: ADDI { address: 2147483988, operands: FormatI { rd: 12, rs1: 10, imm: 1 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (0, 1), rs1: 0 }, ram_access: () }), 
		LUI(RISCVCycle { instruction: LUI { address: 2147483992, operands: FormatU { rd: 10, imm: 4096 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatU { rd: (0, 4096) }, ram_access: () }), 
		ADDI(RISCVCycle { instruction: ADDI { address: 2147483996, operands: FormatI { rd: 10, rs1: 10, imm: 1 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (4096, 4097), rs1: 4096 }, ram_access: () }), 
		BGEU(RISCVCycle { instruction: BGEU { address: 2147484000, operands: FormatB { rs1: 12, rs2: 10, imm: 56 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatB { rs1: 1, rs2: 4097 }, ram_access: () }), 
		LUI(RISCVCycle { instruction: LUI { address: 2147484004, operands: FormatU { rd: 10, imm: 2147471360 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatU { rd: (4097, 2147471360) }, ram_access: () }), 
		ADDI(RISCVCycle { instruction: ADDI { address: 2147484008, operands: FormatI { rd: 10, rs1: 10, imm: 256 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (2147471360, 2147471616), rs1: 2147471360 }, ram_access: () }), 
		ADDI(RISCVCycle { instruction: ADDI { address: 2147484012, operands: FormatI { rd: 11, rs1: 2, imm: 8 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (30, 2147488720), rs1: 2147488712 }, ram_access: () }), 
		AUIPC(RISCVCycle { instruction: AUIPC { address: 2147484016, operands: FormatU { rd: 1, imm: 0 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatU { rd: (2147483916, 2147484016) }, ram_access: () }), 
		JALR(RISCVCycle { instruction: JALR { address: 2147484020, operands: FormatI { rd: 1, rs1: 1, imm: 48 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (2147484016, 2147484024), rs1: 2147484016 }, ram_access: () }), 
		ADDI(RISCVCycle { instruction: ADDI { address: 2147484064, operands: FormatI { rd: 2, rs1: 2, imm: 4294967280 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (2147488712, 2147488696), rs1: 2147488712 }, ram_access: () }), 
		SW(RISCVCycle { instruction: SW { address: 2147484068, operands: FormatS { rs1: 2, rs2: 1, imm: 12 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatS { rs1: 2147488696, rs2: 2147484024 }, ram_access: RAMWrite { address: 2147488708, pre_value: 0, post_value: 2147484024 } }), 
		SW(RISCVCycle { instruction: SW { address: 2147484072, operands: FormatS { rs1: 2, rs2: 8, imm: 8 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatS { rs1: 2147488696, rs2: 2147488720 }, ram_access: RAMWrite { address: 2147488704, pre_value: 0, post_value: 2147488720 } }), 
		ADDI(RISCVCycle { instruction: ADDI { address: 2147484076, operands: FormatI { rd: 8, rs1: 2, imm: 16 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (2147488720, 2147488712), rs1: 2147488696 }, ram_access: () }), 
		LW(RISCVCycle { instruction: LW { address: 2147484080, operands: FormatLoad { rd: 1, rs1: 2, imm: 12 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatLoad { rd: (2147484024, 2147484024), rs1: 2147488696 }, ram_access: RAMRead { address: 2147488708, value: 2147484024 } }), 
		LW(RISCVCycle { instruction: LW { address: 2147484084, operands: FormatLoad { rd: 8, rs1: 2, imm: 8 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatLoad { rd: (2147488712, 2147488720), rs1: 2147488696 }, ram_access: RAMRead { address: 2147488704, value: 2147488720 } }), 
		ADDI(RISCVCycle { instruction: ADDI { address: 2147484088, operands: FormatI { rd: 2, rs1: 2, imm: 16 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (2147488696, 2147488712), rs1: 2147488696 }, ram_access: () }), 
		AUIPC(RISCVCycle { instruction: AUIPC { address: 2147484092, operands: FormatU { rd: 6, imm: 0 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatU { rd: (20, 2147484092) }, ram_access: () }), 
		JALR(RISCVCycle { instruction: JALR { address: 2147484096, operands: FormatI { rd: 0, rs1: 6, imm: 8 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (0, 0), rs1: 2147484092 }, ram_access: () }), 
		ADDI(RISCVCycle { instruction: ADDI { address: 2147484100, operands: FormatI { rd: 2, rs1: 2, imm: 4294967264 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (2147488712, 2147488680), rs1: 2147488712 }, ram_access: () }), 
		SW(RISCVCycle { instruction: SW { address: 2147484104, operands: FormatS { rs1: 2, rs2: 1, imm: 28 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatS { rs1: 2147488680, rs2: 2147484024 }, ram_access: RAMWrite { address: 2147488708, pre_value: 2147484024, post_value: 2147484024 } }), 
		SW(RISCVCycle { instruction: SW { address: 2147484108, operands: FormatS { rs1: 2, rs2: 8, imm: 24 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatS { rs1: 2147488680, rs2: 2147488720 }, ram_access: RAMWrite { address: 2147488704, pre_value: 2147488720, post_value: 2147488720 } }), 
		ADDI(RISCVCycle { instruction: ADDI { address: 2147484112, operands: FormatI { rd: 8, rs1: 2, imm: 32 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (2147488720, 2147488712), rs1: 2147488680 }, ram_access: () }), 
		ADDI(RISCVCycle { instruction: ADDI { address: 2147484116, operands: FormatI { rd: 13, rs1: 0, imm: 16 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (2147488720, 16), rs1: 0 }, ram_access: () }), 
		BLTU(RISCVCycle { instruction: BLTU { address: 2147484120, operands: FormatB { rs1: 12, rs2: 13, imm: 128 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatB { rs1: 1, rs2: 16 }, ram_access: () }), 
		ADDI(RISCVCycle { instruction: ADDI { address: 2147484248, operands: FormatI { rd: 13, rs1: 10, imm: 0 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (16, 2147471616), rs1: 2147471616 }, ram_access: () }), 
		ADD(RISCVCycle { instruction: ADD { address: 2147484252, operands: FormatR { rd: 14, rs1: 10, rs2: 12 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatR { rd: (4094, 2147471617), rs1: 2147471616, rs2: 1 }, ram_access: () }), 
		BGEU(RISCVCycle { instruction: BGEU { address: 2147484256, operands: FormatB { rs1: 10, rs2: 14, imm: 28 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatB { rs1: 2147471616, rs2: 2147471617 }, ram_access: () }), 
		ADDI(RISCVCycle { instruction: ADDI { address: 2147484260, operands: FormatI { rd: 32, rs1: 11, imm: 0 }, virtual_sequence_remaining: Some(9) }, register_state: RegisterStateFormatI { rd: (2147488720, 2147488720), rs1: 2147488720 }, ram_access: () }), 
		ANDI(RISCVCycle { instruction: ANDI { address: 2147484260, operands: FormatI { rd: 33, rs1: 32, imm: 4294967292 }, virtual_sequence_remaining: Some(8) }, register_state: RegisterStateFormatI { rd: (2147488720, 2147488720), rs1: 2147488720 }, ram_access: () }), 
		LW(RISCVCycle { instruction: LW { address: 2147484260, operands: FormatLoad { rd: 34, rs1: 33, imm: 0 }, virtual_sequence_remaining: Some(7) }, register_state: RegisterStateFormatLoad { rd: (30, 30), rs1: 2147488720 }, ram_access: RAMRead { address: 2147488720, value: 30 } }), 
		XORI(RISCVCycle { instruction: XORI { address: 2147484260, operands: FormatI { rd: 35, rs1: 32, imm: 3 }, virtual_sequence_remaining: Some(6) }, register_state: RegisterStateFormatI { rd: (40576, 2147488723), rs1: 2147488720 }, ram_access: () }), Pow2
		I(RISCVCycle { instruction: VirtualPow2I { address: 2147484260, operands: FormatJ { rd: 38, imm: 3 }, virtual_sequence_remaining: Some(5) }, register_state: RegisterStateFormatJ { rd: (1, 8) }, ram_access: () }), 
		MUL(RISCVCycle { instruction: MUL { address: 2147484260, operands: FormatR { rd: 35, rs1: 35, rs2: 38 }, virtual_sequence_remaining: Some(4) }, register_state: RegisterStateFormatR { rd: (2147488723, 40600), rs1: 2147488723, rs2: 8 }, ram_access: () }), Pow2(RISCVCycle { instruction: VirtualPow2 { address: 2147484260, operands: FormatI { rd: 38, rs1: 35, imm: 0 }, virtual_sequence_remaining: Some(3) }, register_state: RegisterStateFormatI { rd: (8, 16777216), rs1: 40600 }, ram_access: () }), 
		MUL(RISCVCycle { instruction: MUL { address: 2147484260, operands: FormatR { rd: 14, rs1: 34, rs2: 38 }, virtual_sequence_remaining: Some(2) }, register_state: RegisterStateFormatR { rd: (2147471617, 503316480), rs1: 30, rs2: 16777216 }, ram_access: () }), 
		ShiftRightBitmaskI(RISCVCycle { instruction: VirtualShiftRightBitmaskI { address: 2147484260, operands: FormatJ { rd: 38, imm: 24 }, virtual_sequence_remaining: Some(1) }, register_state: RegisterStateFormatJ { rd: (16777216, 4278190080) }, ram_access: () }), 
		VirtualSRL(RISCVCycle { instruction: VirtualSRL { address: 2147484260, operands: FormatVirtualRightShift { rd: 14, rs1: 14, rs2: 38 }, virtual_sequence_remaining: Some(0) }, register_state: RegisterStateVirtualRightShift { rd: (503316480, 30), rs1: 503316480, rs2: 4278190080 }, ram_access: () }), 
		ADDI(RISCVCycle { instruction: ADDI { address: 2147484264, operands: FormatI { rd: 12, rs1: 12, imm: 4294967295 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (1, 0), rs1: 1 }, ram_access: () }), 
		ADDI(RISCVCycle { instruction: ADDI { address: 2147484268, operands: FormatI { rd: 32, rs1: 13, imm: 0 }, virtual_sequence_remaining: Some(13) }, register_state: RegisterStateFormatI { rd: (2147488720, 2147471616), rs1: 2147471616 }, ram_access: () }), 
		ANDI(RISCVCycle { instruction: ANDI { address: 2147484268, operands: FormatI { rd: 33, rs1: 32, imm: 4294967292 }, virtual_sequence_remaining: Some(12) }, register_state: RegisterStateFormatI { rd: (2147488720, 2147471616), rs1: 2147471616 }, ram_access: () }), 
		LW(RISCVCycle { instruction: LW { address: 2147484268, operands: FormatLoad { rd: 34, rs1: 33, imm: 0 }, virtual_sequence_remaining: Some(11) }, register_state: RegisterStateFormatLoad { rd: (30, 0), rs1: 2147471616 }, ram_access: RAMRead { address: 2147471616, value: 0 } }), Pow2
		I(RISCVCycle { instruction: VirtualPow2I { address: 2147484268, operands: FormatJ { rd: 38, imm: 3 }, virtual_sequence_remaining: Some(10) }, register_state: RegisterStateFormatJ { rd: (4278190080, 8) }, ram_access: () }), 
		MUL(RISCVCycle { instruction: MUL { address: 2147484268, operands: FormatR { rd: 35, rs1: 32, rs2: 38 }, virtual_sequence_remaining: Some(9) }, register_state: RegisterStateFormatR { rd: (40600, 4294871040), rs1: 2147471616, rs2: 8 }, ram_access: () }), 
		LUI(RISCVCycle { instruction: LUI { address: 2147484268, operands: FormatU { rd: 36, imm: 255 }, virtual_sequence_remaining: Some(8) }, register_state: RegisterStateFormatU { rd: (255, 255) }, ram_access: () }), Pow2(RISCVCycle { instruction: VirtualPow2 { address: 2147484268, operands: FormatI { rd: 38, rs1: 35, imm: 0 }, virtual_sequence_remaining: Some(7) }, register_state: RegisterStateFormatI { rd: (8, 1), rs1: 4294871040 }, ram_access: () }), 
		MUL(RISCVCycle { instruction: MUL { address: 2147484268, operands: FormatR { rd: 36, rs1: 36, rs2: 38 }, virtual_sequence_remaining: Some(6) }, register_state: RegisterStateFormatR { rd: (255, 255), rs1: 255, rs2: 1 }, ram_access: () }), Pow2(RISCVCycle { instruction: VirtualPow2 { address: 2147484268, operands: FormatI { rd: 38, rs1: 35, imm: 0 }, virtual_sequence_remaining: Some(5) }, register_state: RegisterStateFormatI { rd: (1, 1), rs1: 4294871040 }, ram_access: () }), 
		MUL(RISCVCycle { instruction: MUL { address: 2147484268, operands: FormatR { rd: 37, rs1: 14, rs2: 38 }, virtual_sequence_remaining: Some(4) }, register_state: RegisterStateFormatR { rd: (30, 30), rs1: 30, rs2: 1 }, ram_access: () }), 
		XOR(RISCVCycle { instruction: XOR { address: 2147484268, operands: FormatR { rd: 37, rs1: 34, rs2: 37 }, virtual_sequence_remaining: Some(3) }, register_state: RegisterStateFormatR { rd: (30, 30), rs1: 0, rs2: 30 }, ram_access: () }), 
		AND(RISCVCycle { instruction: AND { address: 2147484268, operands: FormatR { rd: 37, rs1: 37, rs2: 36 }, virtual_sequence_remaining: Some(2) }, register_state: RegisterStateFormatR { rd: (30, 30), rs1: 30, rs2: 255 }, ram_access: () }), 
		XOR(RISCVCycle { instruction: XOR { address: 2147484268, operands: FormatR { rd: 34, rs1: 34, rs2: 37 }, virtual_sequence_remaining: Some(1) }, register_state: RegisterStateFormatR { rd: (0, 30), rs1: 0, rs2: 30 }, ram_access: () }), 
		SW(RISCVCycle { instruction: SW { address: 2147484268, operands: FormatS { rs1: 33, rs2: 34, imm: 0 }, virtual_sequence_remaining: Some(0) }, register_state: RegisterStateFormatS { rs1: 2147471616, rs2: 30 }, ram_access: RAMWrite { address: 2147471616, pre_value: 0, post_value: 30 } }), 
		ADDI(RISCVCycle { instruction: ADDI { address: 2147484272, operands: FormatI { rd: 13, rs1: 13, imm: 1 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (2147471616, 2147471617), rs1: 2147471616 }, ram_access: () }), 
		ADDI(RISCVCycle { instruction: ADDI { address: 2147484276, operands: FormatI { rd: 11, rs1: 11, imm: 1 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (2147488720, 2147488721), rs1: 2147488720 }, ram_access: () }), 
		BNE(RISCVCycle { instruction: BNE { address: 2147484280, operands: FormatB { rs1: 12, rs2: 0, imm: -20 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatB { rs1: 0, rs2: 0 }, ram_access: () }), 
		LW(RISCVCycle { instruction: LW { address: 2147484284, operands: FormatLoad { rd: 1, rs1: 2, imm: 28 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatLoad { rd: (2147484024, 2147484024), rs1: 2147488680 }, ram_access: RAMRead { address: 2147488708, value: 2147484024 } }), 
		LW(RISCVCycle { instruction: LW { address: 2147484288, operands: FormatLoad { rd: 8, rs1: 2, imm: 24 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatLoad { rd: (2147488712, 2147488720), rs1: 2147488680 }, ram_access: RAMRead { address: 2147488704, value: 2147488720 } }), 
		ADDI(RISCVCycle { instruction: ADDI { address: 2147484292, operands: FormatI { rd: 2, rs1: 2, imm: 32 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (2147488680, 2147488712), rs1: 2147488680 }, ram_access: () }), 
		JALR(RISCVCycle { instruction: JALR { address: 2147484296, operands: FormatI { rd: 0, rs1: 1, imm: 0 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (0, 0), rs1: 2147484024 }, ram_access: () }), 
		LUI(RISCVCycle { instruction: LUI { address: 2147484024, operands: FormatU { rd: 10, imm: 2147475456 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatU { rd: (2147471616, 2147475456) }, ram_access: () }), 
		ADDI(RISCVCycle { instruction: ADDI { address: 2147484028, operands: FormatI { rd: 11, rs1: 0, imm: 1 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (2147488721, 1), rs1: 0 }, ram_access: () }), 
		ADDI(RISCVCycle { instruction: ADDI { address: 2147484032, operands: FormatI { rd: 32, rs1: 10, imm: 260 }, virtual_sequence_remaining: Some(13) }, register_state: RegisterStateFormatI { rd: (2147471616, 2147475716), rs1: 2147475456 }, ram_access: () }), 
		ANDI(RISCVCycle { instruction: ANDI { address: 2147484032, operands: FormatI { rd: 33, rs1: 32, imm: 4294967292 }, virtual_sequence_remaining: Some(12) }, register_state: RegisterStateFormatI { rd: (2147471616, 2147475716), rs1: 2147475716 }, ram_access: () }), 
		LW(RISCVCycle { instruction: LW { address: 2147484032, operands: FormatLoad { rd: 34, rs1: 33, imm: 0 }, virtual_sequence_remaining: Some(11) }, register_state: RegisterStateFormatLoad { rd: (30, 0), rs1: 2147475716 }, ram_access: RAMRead { address: 2147475716, value: 0 } }), Pow2
		I(RISCVCycle { instruction: VirtualPow2I { address: 2147484032, operands: FormatJ { rd: 38, imm: 3 }, virtual_sequence_remaining: Some(10) }, register_state: RegisterStateFormatJ { rd: (1, 8) }, ram_access: () }), 
		MUL(RISCVCycle { instruction: MUL { address: 2147484032, operands: FormatR { rd: 35, rs1: 32, rs2: 38 }, virtual_sequence_remaining: Some(9) }, register_state: RegisterStateFormatR { rd: (4294871040, 4294903840), rs1: 2147475716, rs2: 8 }, ram_access: () }), 
		LUI(RISCVCycle { instruction: LUI { address: 2147484032, operands: FormatU { rd: 36, imm: 255 }, virtual_sequence_remaining: Some(8) }, register_state: RegisterStateFormatU { rd: (255, 255) }, ram_access: () }), Pow2(RISCVCycle { instruction: VirtualPow2 { address: 2147484032, operands: FormatI { rd: 38, rs1: 35, imm: 0 }, virtual_sequence_remaining: Some(7) }, register_state: RegisterStateFormatI { rd: (8, 1), rs1: 4294903840 }, ram_access: () }), 
		MUL(RISCVCycle { instruction: MUL { address: 2147484032, operands: FormatR { rd: 36, rs1: 36, rs2: 38 }, virtual_sequence_remaining: Some(6) }, register_state: RegisterStateFormatR { rd: (255, 255), rs1: 255, rs2: 1 }, ram_access: () }), Pow2(RISCVCycle { instruction: VirtualPow2 { address: 2147484032, operands: FormatI { rd: 38, rs1: 35, imm: 0 }, virtual_sequence_remaining: Some(5) }, register_state: RegisterStateFormatI { rd: (1, 1), rs1: 4294903840 }, ram_access: () }), 
		MUL(RISCVCycle { instruction: MUL { address: 2147484032, operands: FormatR { rd: 37, rs1: 11, rs2: 38 }, virtual_sequence_remaining: Some(4) }, register_state: RegisterStateFormatR { rd: (30, 1), rs1: 1, rs2: 1 }, ram_access: () }), 
		XOR(RISCVCycle { instruction: XOR { address: 2147484032, operands: FormatR { rd: 37, rs1: 34, rs2: 37 }, virtual_sequence_remaining: Some(3) }, register_state: RegisterStateFormatR { rd: (1, 1), rs1: 0, rs2: 1 }, ram_access: () }), 
		AND(RISCVCycle { instruction: AND { address: 2147484032, operands: FormatR { rd: 37, rs1: 37, rs2: 36 }, virtual_sequence_remaining: Some(2) }, register_state: RegisterStateFormatR { rd: (1, 1), rs1: 1, rs2: 255 }, ram_access: () }), 
		XOR(RISCVCycle { instruction: XOR { address: 2147484032, operands: FormatR { rd: 34, rs1: 34, rs2: 37 }, virtual_sequence_remaining: Some(1) }, register_state: RegisterStateFormatR { rd: (0, 1), rs1: 0, rs2: 1 }, ram_access: () }), 
		SW(RISCVCycle { instruction: SW { address: 2147484032, operands: FormatS { rs1: 33, rs2: 34, imm: 0 }, virtual_sequence_remaining: Some(0) }, register_state: RegisterStateFormatS { rs1: 2147475716, rs2: 1 }, ram_access: RAMWrite { address: 2147475716, pre_value: 0, post_value: 1 } }), 
		LW(RISCVCycle { instruction: LW { address: 2147484036, operands: FormatLoad { rd: 1, rs1: 2, imm: 28 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatLoad { rd: (2147484024, 2147483660), rs1: 2147488712 }, ram_access: RAMRead { address: 2147488740, value: 2147483660 } }), 
		LW(RISCVCycle { instruction: LW { address: 2147484040, operands: FormatLoad { rd: 8, rs1: 2, imm: 24 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatLoad { rd: (2147488720, 0), rs1: 2147488712 }, ram_access: RAMRead { address: 2147488736, value: 0 } }), 
		LW(RISCVCycle { instruction: LW { address: 2147484044, operands: FormatLoad { rd: 9, rs1: 2, imm: 20 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatLoad { rd: (10, 0), rs1: 2147488712 }, ram_access: RAMRead { address: 2147488732, value: 0 } }), 
		ADDI(RISCVCycle { instruction: ADDI { address: 2147484048, operands: FormatI { rd: 2, rs1: 2, imm: 32 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (2147488712, 2147488744), rs1: 2147488712 }, ram_access: () }), 
		JALR(RISCVCycle { instruction: JALR { address: 2147484052, operands: FormatI { rd: 0, rs1: 1, imm: 0 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatI { rd: (0, 0), rs1: 2147483660 }, ram_access: () }), 
		JAL(RISCVCycle { instruction: JAL { address: 2147483660, operands: FormatJ { rd: 0, imm: 0 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatJ { rd: (0, 0) }, ram_access: () }), 
		JAL(RISCVCycle { instruction: JAL { address: 2147483660, operands: FormatJ { rd: 0, imm: 0 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatJ { rd: (0, 0) }, ram_access: () }), 
		JAL(RISCVCycle { instruction: JAL { address: 2147483660, operands: FormatJ { rd: 0, imm: 0 }, virtual_sequence_remaining: None }, register_state: RegisterStateFormatJ { rd: (0, 0) }, ram_access: () })]
Trace length: 212