/*==================================================================================================
*   Project              : RTD AUTOSAR 4.7
*   Platform             : CORTEXM
*   Peripheral           : GMAC
*   Dependencies         : none
*
*   Autosar Version      : 4.7.0
*   Autosar Revision     : ASR_REL_4_7_REV_0000
*   Autosar Conf.Variant :
*   SW Version           : 5.0.0
*   Build Version        : S32K3_RTD_5_0_0_D2408_ASR_REL_4_7_REV_0000_20241002
*
*   Copyright 2020 - 2024 NXP
*
*   NXP Confidential and Proprietary. This software is owned or controlled by NXP and may only be
*   used strictly in accordance with the applicable license terms. By expressly
*   accepting such terms or by downloading, installing, activating and/or otherwise
*   using the software, you are agreeing that you have read, and that you agree to
*   comply with and are bound by, such license terms. If you do not agree to be
*   bound by the applicable license terms, then you may not retain, install,
*   activate or otherwise use the software.
==================================================================================================*/

/**
*   @file
*
*   @addtogroup GMAC_DRIVER GMAC Driver
*   @{
*/

#ifdef __cplusplus
extern "C"{
#endif

/*==================================================================================================
*                                        INCLUDE FILES
* 1) system and project includes
* 2) needed interfaces from external units
* 3) internal and external interfaces from this unit
==================================================================================================*/
#include "Gmac_Ip.h"
#include "Gmac_Ip_Hw_Access.h"
#include "Gmac_Ip_TrustedFunctions.h"

#if (STD_ON == GMAC_IP_DEV_ERROR_DETECT)
    #include "Devassert.h"
#endif /* (STD_ON == GMAC_IP_DEV_ERROR_DETECT) */

#if (STD_ON == GMAC_SET_USER_ACCESS_ALLOWED_AVAILABLE)
    #define USER_MODE_REG_PROT_ENABLED      (STD_ON)
    #include "RegLockMacros.h"
#endif /* (STD_ON == GMAC_SET_USER_ACCESS_ALLOWED_AVAILABLE) */

#if(GMAC_HAS_CACHE_MANAGEMENT == STD_ON)
    #include "Cache_Ip.h"
#endif

/*==================================================================================================
*                              SOURCE FILE VERSION INFORMATION
==================================================================================================*/
#define GMAC_IP_VENDOR_ID_C                      43
#define GMAC_IP_AR_RELEASE_MAJOR_VERSION_C       4
#define GMAC_IP_AR_RELEASE_MINOR_VERSION_C       7
#define GMAC_IP_AR_RELEASE_REVISION_VERSION_C    0
#define GMAC_IP_SW_MAJOR_VERSION_C               5
#define GMAC_IP_SW_MINOR_VERSION_C               0
#define GMAC_IP_SW_PATCH_VERSION_C               0

/*==================================================================================================
*                                     FILE VERSION CHECKS
==================================================================================================*/
/* Checks against Gmac_Ip.h */
#if (GMAC_IP_VENDOR_ID_C !=  GMAC_IP_VENDOR_ID)
    #error "Gmac_Ip.c and Gmac_Ip.h have different vendor ids"
#endif
#if (( GMAC_IP_AR_RELEASE_MAJOR_VERSION_C    !=  GMAC_IP_AR_RELEASE_MAJOR_VERSION) || \
     ( GMAC_IP_AR_RELEASE_MINOR_VERSION_C    !=  GMAC_IP_AR_RELEASE_MINOR_VERSION) || \
     ( GMAC_IP_AR_RELEASE_REVISION_VERSION_C !=  GMAC_IP_AR_RELEASE_REVISION_VERSION) \
    )
     #error "AUTOSAR Version Numbers of Gmac_Ip.c and Gmac_Ip.h are different"
#endif
#if (( GMAC_IP_SW_MAJOR_VERSION_C !=  GMAC_IP_SW_MAJOR_VERSION) || \
     ( GMAC_IP_SW_MINOR_VERSION_C !=  GMAC_IP_SW_MINOR_VERSION) || \
     ( GMAC_IP_SW_PATCH_VERSION_C !=  GMAC_IP_SW_PATCH_VERSION)    \
    )
    #error "Software Version Numbers of Gmac_Ip.c and Gmac_Ip.h are different"
#endif

/* Checks against Gmac_Ip_Hw_Access.h */
#if (GMAC_IP_VENDOR_ID_C !=  GMAC_IP_HW_ACCESS_VENDOR_ID)
    #error "Gmac_Ip.c and Gmac_Ip_Hw_Access.h have different vendor ids"
#endif
#if (( GMAC_IP_AR_RELEASE_MAJOR_VERSION_C    !=  GMAC_IP_HW_ACCESS_AR_RELEASE_MAJOR_VERSION) || \
     ( GMAC_IP_AR_RELEASE_MINOR_VERSION_C    !=  GMAC_IP_HW_ACCESS_AR_RELEASE_MINOR_VERSION) || \
     ( GMAC_IP_AR_RELEASE_REVISION_VERSION_C !=  GMAC_IP_HW_ACCESS_AR_RELEASE_REVISION_VERSION) \
    )
     #error "AUTOSAR Version Numbers of Gmac_Ip.c and Gmac_Ip_Hw_Access.h are different"
#endif
#if (( GMAC_IP_SW_MAJOR_VERSION_C !=  GMAC_IP_HW_ACCESS_SW_MAJOR_VERSION) || \
     ( GMAC_IP_SW_MINOR_VERSION_C !=  GMAC_IP_HW_ACCESS_SW_MINOR_VERSION) || \
     ( GMAC_IP_SW_PATCH_VERSION_C !=  GMAC_IP_HW_ACCESS_SW_PATCH_VERSION)    \
    )
    #error "Software Version Numbers of Gmac_Ip.c and Gmac_Ip_Hw_Access.h are different"
#endif

/* Checks against Gmac_Ip_TrustedFunctions.h */
#if (GMAC_IP_VENDOR_ID_C !=  GMAC_IP_TRUSTEDFUNCTIONS_VENDOR_ID)
    #error "Gmac_Ip.c and Gmac_Ip_TrustedFunctions.h have different vendor ids"
#endif
#if (( GMAC_IP_AR_RELEASE_MAJOR_VERSION_C    !=  GMAC_IP_TRUSTEDFUNCTIONS_AR_RELEASE_MAJOR_VERSION) || \
     ( GMAC_IP_AR_RELEASE_MINOR_VERSION_C    !=  GMAC_IP_TRUSTEDFUNCTIONS_AR_RELEASE_MINOR_VERSION) || \
     ( GMAC_IP_AR_RELEASE_REVISION_VERSION_C !=  GMAC_IP_TRUSTEDFUNCTIONS_AR_RELEASE_REVISION_VERSION) \
    )
     #error "AUTOSAR Version Numbers of Gmac_Ip.c and Gmac_Ip_TrustedFunctions.h are different"
#endif
#if (( GMAC_IP_SW_MAJOR_VERSION_C !=  GMAC_IP_TRUSTEDFUNCTIONS_SW_MAJOR_VERSION) || \
     ( GMAC_IP_SW_MINOR_VERSION_C !=  GMAC_IP_TRUSTEDFUNCTIONS_SW_MINOR_VERSION) || \
     ( GMAC_IP_SW_PATCH_VERSION_C !=  GMAC_IP_TRUSTEDFUNCTIONS_SW_PATCH_VERSION)    \
    )
    #error "Software Version Numbers of Gmac_Ip.c and Gmac_Ip_TrustedFunctions.h are different"
#endif

#ifndef DISABLE_MCAL_INTERMODULE_ASR_CHECK
    #if (STD_ON == GMAC_SET_USER_ACCESS_ALLOWED_AVAILABLE)
        /* Checks against RegLockMacros.h */
        #if ((GMAC_IP_AR_RELEASE_MAJOR_VERSION_C != REGLOCKMACROS_AR_RELEASE_MAJOR_VERSION) || \
             (GMAC_IP_AR_RELEASE_MINOR_VERSION_C != REGLOCKMACROS_AR_RELEASE_MINOR_VERSION)    \
            )
            #error "AUTOSAR Version Numbers of Gmac_Ip.h and RegLockMacros.h are different"
        #endif
    #endif /* (STD_ON == GMAC_SET_USER_ACCESS_ALLOWED_AVAILABLE) */

     /* Checks against Devassert.h*/
    #if (STD_ON == GMAC_IP_DEV_ERROR_DETECT)
        #if (( GMAC_IP_AR_RELEASE_MAJOR_VERSION_C    !=  DEVASSERT_AR_RELEASE_MAJOR_VERSION) || \
             ( GMAC_IP_AR_RELEASE_MINOR_VERSION_C    !=  DEVASSERT_AR_RELEASE_MINOR_VERSION)    \
            )
            #error "AUTOSAR Version Numbers of Gmac_Ip.c and Devassert.h are different"
        #endif
    #endif
#endif

/*==================================================================================================
*                                          LOCAL MACROS
==================================================================================================*/

#define GMAC_TX_STAT_ERR_MASK    (0x00007F0DU)
#define GMAC_TX_STAT_TTSS_MASK   (0x00020000U)
#define GMAC_RX_STAT_ERR_MASK    (0x01F80000U)
#define GMAC_RX_TOO_LARGE_FRAME  (0x00000001U)
#define GMAC_TDES3_CPC(x)       (((uint32)(((uint32)(x)) << 26U)) & 0x0C000000U)
#define GMAC_TDES3_CIC(x)       (((uint32)(((uint32)(x)) << 16U)) & 0x00030000U)
#define GMAC_TDES3_OWN_MASK     (0x80000000U)
#define GMAC_TDES3_FD_MASK      (0x20000000U)
#define GMAC_TDES3_LD_MASK      (0x10000000U)

#define GMAC_TDES2_IOC_MASK     (0x80000000U)
#define GMAC_TDES2_TTSE_MASK    (0x40000000U)

#define GMAC_RDES0_IVT_MASK     (0xFFFF0000U)
#define GMAC_RDES0_IVT_SHIFT    (16U)
#define GMAC_RDES0_OVT_MASK     (0x0000FFFFU)

#define GMAC_RDES1_TSA_MASK     (0x00004000U)
#define GMAC_RDES1_IPCE_MASK    (0x00000080U)
#define GMAC_RDES1_IPV6_MASK    (0x00000020U)
#define GMAC_RDES1_IPV4_MASK    (0x00000010U)
#define GMAC_RDES1_IPHE_MASK    (0x00000008U)
#define GMAC_RDES1_PT_MASK      (0x00000007U)

#define GMAC_RDES3_PL_MASK      (0x00007FFFU)
#define GMAC_RDES3_OWN_MASK     (0x80000000U)
#define GMAC_RDES3_LD_MASK      (0x10000000U)
#define GMAC_RDES3_FD_MASK      (0x20000000U)
#define GMAC_RDES3_INTE_MASK    (0x40000000U)
#define GMAC_RDES3_BUF1V_MASK   (0x01000000U)
#define GMAC_RDES3_BUF2V_MASK   (0x02000000U)
#define GMAC_RDES3_RS1V_MASK    (0x04000000U)
#define GMAC_RDES3_RS0V_MASK    (0x02000000U)

#define GMAC_RDES3_CTXT_MASK    (0x40000000U)

#define GMAC_INFO1_CONSUMED_MASK  (0x01000000U)
#define GMAC_INFO1_LOCKED_MASK    (0x10000000U)
#define GMAC_INFO1_LENGTH_MASK    (0x00003FFFU)

#define GMAC_BYTE_5_IN_ADDR_SHIFT   (8U)
#define GMAC_BYTE_4_IN_ADDR_SHIFT   (0U)
#define GMAC_BYTE_3_IN_ADDR_SHIFT   (24U)
#define GMAC_BYTE_2_IN_ADDR_SHIFT   (16U)
#define GMAC_BYTE_1_IN_ADDR_SHIFT   (8U)
#define GMAC_BYTE_0_IN_ADDR_SHIFT   (0U)

#define GMAC_GCRA_LOWER_BTR         ((uint16)0U)
#define GMAC_GCRA_UPPER_BTR         ((uint16)1U)
#define GMAC_GCRA_LOWER_CTR         ((uint16)2U)
#define GMAC_GCRA_UPPER_CTR         ((uint16)3U)
#define GMAC_GCRA_TER               ((uint16)4U)
#define GMAC_GCRA_LLR               ((uint16)5U)

#define GMAC_MAC_HW_ADDRESS1_HIGH_RESET_MASK    (0x0000FFFFU)
#define GMAC_MAC_HW_ADDRESS1_LOW_RESET_MASK     (0xFFFFFFFFU)

#define GMAC_SYS_TIME_SEC_MAX_VALUE      (0x100000000U)
#define GMAC_SYS_TIME_NANOSEC_MAX_VALUE  (0x03B9ACA00U)

#define GMAC_MAX_WEIGHT_VALUE            (0x64U)

#define GMAC_BYTE_MASK                   (0xFFU)

#define GMAC_IPV6_GET_HIGHER_BYTE(x)              ((uint32)((uint16)(x) & 0xFFU))
#define GMAC_IPV6_GET_LOWER_BYTE(x)               ((uint32)(((uint16)(x) & 0xFF00U) >> 8U))
#define GMAC_IPV6_LOWER_BITS_MASK                 (0x1FU)
#define GMAC_IPV6_HIGHER_BITS_MASK                (0x60U)

#define GMAC_MAC_L3_L4_CONTROL_REG_OFFSET(x)     ((x) * 0x30U)

#define GMAC_MAC_PPS_CONTROL_REG_OFFSET(x)       ((x) * 0x10U)

#define GMAC_MDIO_CSR_NO                 (9U)

#define GMAC_BUFFDESCR_IS_ALIGNED(x)         (((Gmac_Ip_PtrSizeType)(x) & (FEATURE_GMAC_BUFFDESCR_ALIGNMENT_BYTES - 1UL)) == 0UL)
#define GMAC_BUFF_IS_ALIGNED(x)              (((Gmac_Ip_PtrSizeType)(x) & (FEATURE_GMAC_BUFF_ALIGNMENT_BYTES - 1UL)) == 0UL)
#define GMAC_BUFFLEN_IS_ALIGNED(x)           (((uint32)(x) & (FEATURE_GMAC_BUFFLEN_ALIGNMENT_BYTES - 1UL)) == 0UL)
#define GMAC_TXRINGLEN_IS_BLOCK_ALIGNED(x)   (((uint32)(x) & (FEATURE_GMAC_TXRINGLEN_ALIGNMENT_BYTES - 1UL)) == 0UL)
#define GMAC_RXRINGLEN_IS_BLOCK_ALIGNED(x)   (((uint32)(x) & (FEATURE_GMAC_RXRINGLEN_ALIGNMENT_BYTES - 1UL)) == 0UL)

#define GMAC_CH_NORMAL_INTERRUPTS   ((uint32)GMAC_DMA_CH0_STATUS_TI_MASK | (uint32)GMAC_DMA_CH0_STATUS_TBU_MASK | (uint32)GMAC_DMA_CH0_STATUS_RI_MASK | \
        (uint32)GMAC_DMA_CH0_STATUS_ERI_MASK)
#define GMAC_CH_ABNORMAL_INTERRUPTS ((uint32)GMAC_DMA_CH0_STATUS_TPS_MASK | (uint32)GMAC_DMA_CH0_STATUS_RBU_MASK | (uint32)GMAC_DMA_CH0_STATUS_RPS_MASK | \
        (uint32)GMAC_DMA_CH0_STATUS_ETI_MASK | (uint32)GMAC_DMA_CH0_STATUS_FBE_MASK | (uint32)GMAC_DMA_CH0_STATUS_CDE_MASK)

#if (GMAC_IP_DEV_ERROR_DETECT == STD_ON)
    #define GMAC_DEV_ASSERT(x)      DevAssert(x)
#else
    #define GMAC_DEV_ASSERT(x)
#endif

#define FEATURE_GMAC_NUM_COUNTER_REG                (uint32)(GMAC_CTR_NUMBER_OF_COUNTERS)

/*==================================================================================================
*                                         LOCAL CONSTANTS
==================================================================================================*/

/*==================================================================================================
*                                         LOCAL VARIABLES
==================================================================================================*/
#define ETH_43_GMAC_START_SEC_VAR_CLEARED_UNSPECIFIED
#include "Eth_43_GMAC_MemMap.h"


/*! @brief Pointers to GMAC internal driver state for each Instance. */
#if (FEATURE_GMAC_NUM_INSTANCES == 1)
Gmac_Ip_StateType *Gmac_apxState[FEATURE_GMAC_NUM_INSTANCES] = {NULL_PTR};
#else
Gmac_Ip_StateType *Gmac_apxState[FEATURE_GMAC_NUM_INSTANCES] = {NULL_PTR, NULL_PTR};
#endif

/* Table entries for Time Aware Shaping configuration */
static Gmac_Ip_TxTimeAwareShaper Gmac_Ip_TxTimeAwareShaperData[FEATURE_GMAC_NUM_INSTANCES];

#define ETH_43_GMAC_STOP_SEC_VAR_CLEARED_UNSPECIFIED
#include "Eth_43_GMAC_MemMap.h"

#if (STD_ON == GMAC_IP_HAS_EXTERNAL_TX_BUFFERS)
#define ETH_43_GMAC_START_SEC_CONST_BOOLEAN
#include "Eth_43_GMAC_MemMap.h"

/** @brief Table storing information related to the method of Tx Data Buffers Management.*/
static const boolean Gmac_Ip_InstHasExternalTxBufferManagement[FEATURE_GMAC_NUM_INSTANCES] = GMAC_IP_INST_HAS_EXTERNAL_TX_BUFFERS;

#define ETH_43_GMAC_STOP_SEC_CONST_BOOLEAN
#include "Eth_43_GMAC_MemMap.h"
#endif

#if (STD_ON == GMAC_IP_HAS_RX_L3_L4_FILTERS)
#define ETH_43_GMAC_START_SEC_CONST_BOOLEAN
#include "Eth_43_GMAC_MemMap.h"

/** @brief Table storing information about allowing the use of layer 3 and layert 4 filters relatives to each controller.*/
static const boolean Gmac_Ip_InstHasRxL3L4FilterManagement[FEATURE_GMAC_NUM_INSTANCES] = GMAC_IP_INST_HAS_RX_L3_L4_FILTERS;

#define ETH_43_GMAC_STOP_SEC_CONST_BOOLEAN
#include "Eth_43_GMAC_MemMap.h"
#endif

#if (GMAC_HAS_CACHE_MANAGEMENT == STD_ON)
/*  FEATURE_GMAC_CACHABLE_BUFFERS_LMEM and FEATURE_GMAC_CACHABLE_BUFFERS_CORE are generated based on the
platform and the core type in case both cache IPs are supported.
    These macros must be both defined for the driver when the cache management feature is enabled.
    They must not be simultaneosly enabled at runtime.*/
    #ifdef FEATURE_GMAC_CACHABLE_BUFFERS_LMEM
        #ifdef FEATURE_GMAC_CACHABLE_BUFFERS_CORE
#define ETH_43_GMAC_START_SEC_CONST_UNSPECIFIED
#include "Eth_43_GMAC_MemMap.h"
            #if (FEATURE_GMAC_CACHABLE_BUFFERS_LMEM > 0U)
/** @brief Global variable which contains the type of CACHE Type used on the current platform.
 *          CACHE_IP_LMEM is using LMEM peripheral.
 *          CACHE_IP_CORE is using SCB peripheral.
*/
static const Cache_Ip_Type CacheType = CACHE_IP_LMEM;
            #elif (FEATURE_GMAC_CACHABLE_BUFFERS_CORE > 0U)
/** @brief Global variable which contains the type of CACHE Type used on the current platform.
 *          CACHE_IP_LMEM is using LMEM peripheral.
 *          CACHE_IP_CORE is using SCB peripheral.
*/
static const Cache_Ip_Type CacheType = CACHE_IP_CORE;
            #endif
#define ETH_43_GMAC_STOP_SEC_CONST_UNSPECIFIED
#include "Eth_43_GMAC_MemMap.h"
        #endif /* defined (FEATURE_GMAC_CACHABLE_BUFFERS_CORE) */
    #endif /* defined (FEATURE_GMAC_CACHABLE_BUFFERS_LMEM) */
#endif /*GMAC_HAS_CACHE_MANAGEMENT == STD_ON */
#define ETH_43_GMAC_START_SEC_CONST_16
#include "Eth_43_GMAC_MemMap.h"
extern const uint16 Gmac_aRxExternalBuffLength[];

#define ETH_43_GMAC_STOP_SEC_CONST_16
#include "Eth_43_GMAC_MemMap.h"

/*==================================================================================================
*                                        GLOBAL CONSTANTS
==================================================================================================*/

/*==================================================================================================
*                                        GLOBAL VARIABLES
==================================================================================================*/

/*==================================================================================================
*                                    LOCAL FUNCTION PROTOTYPES
==================================================================================================*/

#define ETH_43_GMAC_START_SEC_CODE
#include "Eth_43_GMAC_MemMap.h"

static uint32 Gmac_Ip_ComputeCRC32(const uint8 *Mac, uint8 Size);

static Gmac_Ip_StatusType Gmac_Ip_InitDMA(uint8 Instance, const Gmac_CtrlConfigType *Config);
static void Gmac_Ip_InitStateStructure(uint8 Instance, const Gmac_CtrlConfigType *Config);
static void Gmac_Ip_InitTxBD(uint8 Instance,
                             const Gmac_Ip_ConfigType *Config,
                             const Gmac_Ip_TxRingConfigType TxRingConfig[]
                            );
static void Gmac_Ip_InitRxBD(uint8 Instance,
                             const Gmac_Ip_ConfigType *Config,
                             const Gmac_Ip_RxRingConfigType RxRingConfig[]
                            );
static void Gmac_Ip_InitSubsystem(GMAC_Type *Base,
                                  uint8 Instance,
                                  const Gmac_CtrlConfigType *Config
                                  );

#if (FEATURE_GMAC_ASP_ALL || FEATURE_GMAC_ASP_ECC)
static void Gmac_Ip_InitSafetyEvents(GMAC_Type *Base, const Gmac_Ip_ConfigType *Config);
#endif

static uint8 Gmac_Ip_WriteGateControlList(uint8 Instance,
                                          uint16 AddrGateList,
                                          uint32 Data,
                                          boolean IsGCLA
                                         );

static void Gmac_Ip_InitMTL(uint8 Instance, const Gmac_CtrlConfigType *Config);

static void Gmac_Ip_InitMAC(GMAC_Type *Base, const Gmac_CtrlConfigType *Config);

#if (STD_ON == GMAC_IP_HAS_RX_L3_L4_FILTERS)
static void Gmac_Ip_InitRxL3L4Filter(GMAC_Type *Base,
                                     const Gmac_Ip_ConfigType *Config,
                                     const Gmac_Ip_RxL3L4FilterConfigType RxL3L4FilterConfig[]
                                    );
#endif

static void Gmac_Ip_GetTimestamp(const GMAC_Type *Base,
                                 const Gmac_Ip_BufferDescriptorType * Bd,
                                 Gmac_Ip_TimestampType * Timestamp
                                );

static boolean Gmac_Ip_RestoreRxCtxtDescr(Gmac_Ip_BufferDescriptorType *Bd);

static void Gmac_Ip_RestoreTxDescr(uint8 Instance);

static void Gmac_Ip_RestoreRxDescr(uint8 Instance);

static Gmac_Ip_StatusType Gmac_Ip_CheckMTLEmpty(
                                            uint8 Instance,
                                            uint16 NumQueues,
                                            boolean IsTransmit
                                            );

static Gmac_Ip_PayloadType Gmac_Ip_GetPayloadType(uint32 PayloadTypeVal);

static void Gmac_Ip_ReadTimeStampInfo(uint8 Instance,
                                      uint8 Ring,
                                      Gmac_Ip_RxInfoType * Info
                                      );
static void Gmac_Ip_TxTimeAwareShaperInit(uint8 Instance,
                                          const Gmac_CtrlConfigType *Config
                                          );
#if (STD_ON == GMAC_IP_LPI_ENABLE)
static inline void Gmac_Ip_LPIConfigInit(GMAC_Type *Base, const Gmac_Ip_ConfigType *Config);
#endif

/*==================================================================================================
*                                         LOCAL FUNCTIONS
==================================================================================================*/

/*FUNCTION**********************************************************************
 *
 * Function Name : Gmac_Ip_ComputeCRC32
 * Description   : Computes the CRC32 of a given MAC address.
 *
 *END**************************************************************************/
static uint32 Gmac_Ip_ComputeCRC32(const uint8 *Mac, uint8 Size)
{
    uint32 Crc = 0xFFFFFFFFUL;
    uint32 i, j;

    for (i = 0; i < Size; i++)
    {
        Crc = Crc ^ Mac[i];
        for (j = 0; j < 8U; j++)
        {
            if ((Crc & 0x1U) != 0U)
            {
                Crc = (Crc >> 1U) ^ 0xEDB88320U;
            }
            else
            {
                Crc = (Crc >> 1U);
            }
        }
    }

    return ~Crc;
}

/*FUNCTION**********************************************************************
 *
 * Function Name : Gmac_Ip_ReadTimeStampInfo
 * Description   : Read timestamp value
 *
 *END**************************************************************************/
static void Gmac_Ip_ReadTimeStampInfo(uint8 Instance,
                                      uint8 Ring,
                                      Gmac_Ip_RxInfoType * Info
                                      )
{
    const GMAC_Type *Base;
    const Gmac_Ip_ChannelType *ChBase;
    const Gmac_Ip_BufferDescriptorType *Bd;
    Gmac_Ip_BufferDescriptorType *ListBd;
    uint16 CurrTimeSecHi;
    uint32 CurrTimeSec;
    uint32 BdSec;

    Base = Gmac_apxBases[Instance];
    ChBase = Gmac_apxChBases[Instance][Ring];

    ListBd = (Gmac_Ip_BufferDescriptorType *)((Gmac_Ip_PtrSizeType)ChBase->DMA_RXDESC_LIST_ADDRESS);
    Bd = Gmac_apxState[Instance]->RxCurrentDesc[Ring];

    if (((Bd->Des1 & GMAC_RDES1_TSA_MASK) != 0U) && ((Bd->Des3 & GMAC_RDES3_LD_MASK) != 0U))
    {
        Bd++;
        Gmac_apxState[Instance]->RxCurrentDesc[Ring]++;

        /* In case the current BD is the last one, we should look at the first BD for timestamp */
        if ((Gmac_Ip_PtrSizeType)Gmac_apxState[Instance]->RxCurrentDesc[Ring] >= (Gmac_Ip_PtrSizeType)&ListBd[ChBase->DMA_RXDESC_RING_LENGTH + 1UL])
        {
            Gmac_apxState[Instance]->RxCurrentDesc[Ring] = ListBd;
            Bd = ListBd;
        }

        CurrTimeSec = (uint32)(Base->MAC_SYSTEM_TIME_SECONDS);
        CurrTimeSecHi = (uint16)(Base->MAC_SYSTEM_TIME_HIGHER_WORD_SECONDS);
        BdSec = (uint32)(Bd->Des1);

        if (BdSec <= CurrTimeSec)
        {
            Info->Timestamp.secondsHi = CurrTimeSecHi;
        }
        else
        {
            Info->Timestamp.secondsHi = (uint16)(CurrTimeSecHi - 1U);
        }
        Info->Timestamp.seconds = BdSec;
        Info->Timestamp.nanoseconds = (uint32)(Bd->Des0);
    }
    else
    {
        Info->Timestamp.secondsHi = 0U;
        Info->Timestamp.seconds = 0U;
        Info->Timestamp.nanoseconds = 0U;
    }
}

/*FUNCTION**********************************************************************
 *
 * Function Name : Gmac_Ip_InitDMA
 * Description   : Initializes the DMA subsystem
 *
 * Warning       : DMA_CHx_CONTROL_DSL will fail miserably on platforms with
 *                 128-bit Data bus width. If such a platform is encountered,
 *                 Gmac_Ip_BufferDescriptorType will have to use four Info
 *                 fields instead of just two.
 *
 *END**************************************************************************/
static Gmac_Ip_StatusType Gmac_Ip_InitDMA(uint8 Instance,
                                          const Gmac_CtrlConfigType *Config)
{
    GMAC_Type *Base;
    Gmac_Ip_StatusType Status = GMAC_STATUS_TIMEOUT;
    uint32 StartTime;
    uint32 ElapsedTime;
    uint32 TimeoutTicks;

    Base = Gmac_apxBases[Instance];

    /* Provide a software reset. */
    Base->DMA_MODE |= GMAC_DMA_MODE_SWR_MASK;

    GMAC_StartTimeOut(&StartTime, &ElapsedTime, &TimeoutTicks, GMAC_TIMEOUT_VALUE_US);

    #ifdef MCAL_ENABLE_FAULT_INJECTION
        MCAL_FAULT_INJECTION_POINT(ETH_DMA_BUSY);
    #endif

    do
    {
        if ((Base->DMA_MODE & GMAC_DMA_MODE_SWR_MASK) == 0U)
        {
            Status = GMAC_STATUS_SUCCESS;
            break;
        }
    }
    while (!GMAC_TimeoutExpired(&StartTime, &ElapsedTime, TimeoutTicks));

    if (Status == GMAC_STATUS_SUCCESS)
    {
        /* Initialize the global DMA registers. */
    #if FEATURE_GMAC_DATA_BUS_AXI
        Base->DMA_MODE = GMAC_DMA_MODE_INTM(1) | GMAC_DMA_MODE_DSPW(1);

        /* Workaround for Errata ERR050614 */
        #if defined(ERR_IPV_GMAC_E050614)
            #if (STD_ON == ERR_IPV_GMAC_E050614)
                Base->DMA_MODE &= ~GMAC_DMA_MODE_DSPW(1);
            #endif
        #endif

    #else
        Base->DMA_MODE = GMAC_DMA_MODE_INTM(1);
    #endif

    #if FEATURE_GMAC_DATA_BUS_AXI
        /* Each Tx DMA channel can have 2 outstanding read requests per channel */
        /* All Rx DMA channels can have 1 oustanding write request to avoid loss of bandwidth in early burst termination scenarios */
        Base->DMA_SYSBUS_MODE = GMAC_DMA_SYSBUS_MODE_RD_OSR_LMT(((uint32)Config->Gmac_pCtrlConfig->TxRingCount * 2U) - 1U) |
                                GMAC_DMA_SYSBUS_MODE_WR_OSR_LMT(0U) |
                                GMAC_DMA_SYSBUS_MODE_AAL(1U) |
                                GMAC_DMA_SYSBUS_MODE_BLEN32(1U);
    #else
        Base->DMA_SYSBUS_MODE = GMAC_DMA_SYSBUS_MODE_AAL(1U);
    #endif

        Gmac_Ip_InitTxBD(Instance, Config->Gmac_pCtrlConfig, Config->Gmac_paCtrlTxRingConfig);
        Gmac_Ip_InitRxBD(Instance, Config->Gmac_pCtrlConfig, Config->Gmac_paCtrlRxRingConfig);
    }

    return Status;
}

#if (FEATURE_GMAC_ASP_ALL || FEATURE_GMAC_ASP_ECC)
/*FUNCTION**********************************************************************
 *
 * Function Name : Gmac_Ip_InitSafetyEvents
 * Description   : Initializes the safety events
 *
 *END**************************************************************************/
static void Gmac_Ip_InitSafetyEvents(GMAC_Type *Base,
                                     const Gmac_Ip_ConfigType *Config)
{
    uint32 ErrorStatusFlags;

    /* Mask correctable error IRQs */
    Base->MTL_ECC_INTERRUPT_ENABLE = 0U;

    /* Configure ECC Protection */
    if ((Config->SafetyInterrupts & (uint32)GMAC_SAF_ERR_ECC) != 0U)
    {
        Base->MTL_ECC_CONTROL |= GMAC_MTL_ECC_CONTROL_MESTEE_MASK | GMAC_MTL_ECC_CONTROL_MRXEE_MASK | GMAC_MTL_ECC_CONTROL_MTXEE_MASK;
    }
    else
    {
        Base->MTL_ECC_CONTROL &= ~(GMAC_MTL_ECC_CONTROL_MESTEE_MASK | GMAC_MTL_ECC_CONTROL_MRXEE_MASK | GMAC_MTL_ECC_CONTROL_MTXEE_MASK);
    }

#if FEATURE_GMAC_ASP_ALL
    /* Clear the interrupt flags before enabling the interrupts by reading the register. */
    ErrorStatusFlags = Base->MAC_DPP_FSM_INTERRUPT_STATUS;
    (void)ErrorStatusFlags;

    /* Configure Datapath Parity Protection */
    if ((Config->SafetyInterrupts & (uint32)GMAC_SAF_ERR_DATA_PATH_PARITY) != 0U)
    {
        Base->MTL_DPP_CONTROL |= GMAC_MTL_DPP_CONTROL_OPE_MASK | GMAC_MTL_DPP_CONTROL_EDPP_MASK;
    }
    else
    {
        Base->MTL_DPP_CONTROL &= ~(GMAC_MTL_DPP_CONTROL_OPE_MASK | GMAC_MTL_DPP_CONTROL_EDPP_MASK);
    }

    /* Configure FSM State Parity Protection */
    if ((Config->SafetyInterrupts & (uint32)GMAC_SAF_ERR_FSM_STATE_PARITY) != 0U)
    {
        Base->MAC_FSM_CONTROL |= GMAC_MAC_FSM_CONTROL_PRTYEN_MASK;
    }
    else
    {
        Base->MAC_FSM_CONTROL &= ~GMAC_MAC_FSM_CONTROL_PRTYEN_MASK;
    }

    /* Configure FSM Timeout Protection */
    if ((Config->SafetyInterrupts & (uint32)GMAC_SAF_ERR_FSM_TIMEOUT) != 0U)
    {
        Base->MAC_FSM_ACT_TIMER &= ~GMAC_MAC_FSM_ACT_TIMER_LTMRMD_MASK;
        /* TBD: Get the actual module clock frequency for the TMR field */
        Base->MAC_FSM_ACT_TIMER |= GMAC_MAC_FSM_ACT_TIMER_NTMRMD(2U) | GMAC_MAC_FSM_ACT_TIMER_TMR(80U);
        Base->MAC_FSM_CONTROL   |= GMAC_MAC_FSM_CONTROL_TMOUTEN_MASK;
    }
    else
    {
        Base->MAC_FSM_CONTROL &= ~GMAC_MAC_FSM_CONTROL_TMOUTEN_MASK;
    }
#endif
}
#endif /* #if (FEATURE_GMAC_ASP_ALL || FEATURE_GMAC_ASP_ECC) */
/*FUNCTION**********************************************************************
 *
 * Function Name : Gmac_Ip_WriteGateControlList
 * Description   : Initializes value to Gate Control List.
 *
 *END**************************************************************************/
static uint8 Gmac_Ip_WriteGateControlList(
                                    uint8 Instance,
                                    uint16 AddrGateList,
                                    uint32 Data,
                                    boolean IsGCLA
                                        )
{
    Gmac_Ip_StatusType Status = GMAC_STATUS_TIMEOUT;
    uint32 StartTime;
    uint32 ElapsedTime;
    uint32 TimeoutTicks;
    uint8 u8ErrorNum = 0U;

    GMAC_DEV_ASSERT(Instance <  FEATURE_GMAC_NUM_INSTANCES);

    Gmac_apxBases[Instance]->MTL_EST_GCL_DATA = GMAC_MTL_EST_GCL_DATA_GCD(Data);

    Gmac_apxBases[Instance]->MTL_EST_GCL_CONTROL = GMAC_MTL_EST_GCL_CONTROL_ADDR(AddrGateList);

    if ((boolean)FALSE == IsGCLA)
    {
        Gmac_apxBases[Instance]->MTL_EST_GCL_CONTROL |= GMAC_MTL_EST_GCL_CONTROL_GCRR_MASK;
    }
    else
    {
        Gmac_apxBases[Instance]->MTL_EST_GCL_CONTROL &= ~GMAC_MTL_EST_GCL_CONTROL_GCRR_MASK;
    }

    Gmac_apxBases[Instance]->MTL_EST_GCL_CONTROL |= GMAC_MTL_EST_GCL_CONTROL_R1W0(0U);

    Gmac_apxBases[Instance]->MTL_EST_GCL_CONTROL |= GMAC_MTL_EST_GCL_CONTROL_SRWO_MASK;

    GMAC_StartTimeOut(&StartTime, &ElapsedTime, &TimeoutTicks, GMAC_TIMEOUT_VALUE_US);

    /* Add fault label for testing */
    #ifdef MCAL_ENABLE_FAULT_INJECTION
        MCAL_FAULT_INJECTION_POINT(ETH_WRITE_GATE_CONTROLIST_TIMEOUT);
    #endif

    do
    {
        if ((Gmac_apxBases[Instance]->MTL_EST_GCL_CONTROL & GMAC_MTL_EST_GCL_CONTROL_SRWO_MASK) == 0U)
        {
            Status = GMAC_STATUS_SUCCESS;
            break;
        }
    }
    while (!GMAC_TimeoutExpired(&StartTime, &ElapsedTime, TimeoutTicks));

    u8ErrorNum = ((GMAC_STATUS_TIMEOUT == Status) ? ((uint8)1U) : ((uint8)0U));

    return u8ErrorNum;
}
/*FUNCTION**********************************************************************
 *
 * Function Name : Gmac_Ip_ConfigTimeGateScheduling
 * Description   : Configure time gate scheduling
 *
 *END**************************************************************************/
static Gmac_Ip_StatusType Gmac_Ip_ConfigTimeGateScheduling(uint8 Instance)
{
    Gmac_Ip_StatusType Status;
    uint8 ErrorCnt = 0U;
    uint16 GateListNum;
    uint32 WriteData;
    uint64 CycleFactor;
    uint64 CycleTime;
    uint64 BaseTime;
    uint64 NewBaseTime;
    uint64 CurrentTime = 0U;
    uint64 TempTimeHigher;
    uint64 TempTimeSecond;
    uint64 TempTimeNanoSecond;

    GMAC_DEV_ASSERT(Instance <  FEATURE_GMAC_NUM_INSTANCES);

    /* Check Preemption supported or not */
    if ((uint16)0U != Gmac_Ip_TxTimeAwareShaperData[Instance].ReleaseAdvanceTime)
    {
        Gmac_apxBases[Instance]->MAC_FPE_CTRL_STS |= GMAC_MAC_FPE_CTRL_STS_EFPE_MASK;

        Gmac_apxBases[Instance]->MTL_FPE_CTRL_STS = GMAC_MTL_FPE_CTRL_STS_PEC(Gmac_Ip_TxTimeAwareShaperData[Instance].PreemptionClassic);

        Gmac_apxBases[Instance]->MTL_FPE_ADVANCE = GMAC_MTL_FPE_ADVANCE_HADV(Gmac_Ip_TxTimeAwareShaperData[Instance].HoldAdvanceTime) | GMAC_MTL_FPE_ADVANCE_RADV(Gmac_Ip_TxTimeAwareShaperData[Instance].ReleaseAdvanceTime);
    }

    /* Write the address (row number) of the gate control list with GCRR is "0" */
    for (GateListNum = 0U; GateListNum < Gmac_Ip_TxTimeAwareShaperData[Instance].GateControlDepth; GateListNum++)
    {
        WriteData = ((uint32)Gmac_Ip_TxTimeAwareShaperData[Instance].GateControlList[GateListNum].GateControl << 24U) | Gmac_Ip_TxTimeAwareShaperData[Instance].GateControlList[GateListNum].TimeInterval;
        /* Write value to Gate Control List */
        ErrorCnt += Gmac_Ip_WriteGateControlList(Instance, GateListNum, WriteData, (boolean)TRUE);
    }

    TempTimeHigher = ((uint64)(Gmac_apxBases[Instance]->MAC_SYSTEM_TIME_HIGHER_WORD_SECONDS) * 1000000000UL);
    TempTimeSecond = ((uint64)(Gmac_apxBases[Instance]->MAC_SYSTEM_TIME_SECONDS) * 1000000000UL);
    TempTimeNanoSecond = (uint64)(Gmac_apxBases[Instance]->MAC_SYSTEM_TIME_NANOSECONDS);

    BaseTime = (((uint64)(Gmac_Ip_TxTimeAwareShaperData[Instance].BaseTimeSecond) * 1000000000UL) + \
                (uint64)(Gmac_Ip_TxTimeAwareShaperData[Instance].BaseTimeNanoSecond));
    CurrentTime = TempTimeHigher + TempTimeSecond + TempTimeNanoSecond;
    CycleTime = (((uint64)(Gmac_Ip_TxTimeAwareShaperData[Instance].CycleTimeSecond) * 1000000000UL) + \
                 (uint64)(Gmac_Ip_TxTimeAwareShaperData[Instance].CycleTimeNanoSecond));

    /* Calculate the NewBaseTime */
    if (BaseTime >= CurrentTime)
    {
        NewBaseTime = BaseTime;
    }
    else
    {
        CycleFactor = ((CurrentTime - BaseTime) / (CycleTime));
        NewBaseTime = BaseTime + (((uint64)(CycleFactor + 1UL)) * CycleTime);
    }

    /* Write value to BTR (upper Base Time register) when GCRR is "1" */
    ErrorCnt += Gmac_Ip_WriteGateControlList(Instance, GMAC_GCRA_UPPER_BTR, ((uint32)NewBaseTime / 1000000000UL), (boolean)FALSE);

    /* Write value to BTR (lower Base Time register) when GCRR is "1" */
    ErrorCnt += Gmac_Ip_WriteGateControlList(Instance, GMAC_GCRA_LOWER_BTR, ((uint32)NewBaseTime % 1000000000UL), (boolean)FALSE);

    /* Write value to CTR (upper Cycle Time register) when GCRR is "1" */
    ErrorCnt += Gmac_Ip_WriteGateControlList(Instance, GMAC_GCRA_UPPER_CTR, Gmac_Ip_TxTimeAwareShaperData[Instance].CycleTimeSecond, (boolean)FALSE);

    /* Write value to CTR (lower Cycle Time register) when GCRR is "1" */
    ErrorCnt += Gmac_Ip_WriteGateControlList(Instance, GMAC_GCRA_LOWER_CTR, Gmac_Ip_TxTimeAwareShaperData[Instance].CycleTimeNanoSecond, (boolean)FALSE);

    /* Write value to TER (Time extension register) when GCRR is "1" */
    ErrorCnt += Gmac_Ip_WriteGateControlList(Instance, GMAC_GCRA_TER, Gmac_Ip_TxTimeAwareShaperData[Instance].ExtendedTime, (boolean)FALSE);

    /* Write value to LLR (List Length register) when GCRR is "1" */
    ErrorCnt += Gmac_Ip_WriteGateControlList(Instance, GMAC_GCRA_LLR, (uint32)Gmac_Ip_TxTimeAwareShaperData[Instance].GateControlDepth, (boolean)FALSE);

    /* Workaround for Errata ERR050705 */
    #if defined(ERR_IPV_GMAC_E050705)
        #if (STD_ON == ERR_IPV_GMAC_E050705)
            Gmac_apxBases[Instance]->MTL_EST_CONTROL |= GMAC_MTL_EST_CONTROL_DDBF(1U);
        #endif
    #endif

    Status = ((ErrorCnt > 0U) ? ((Gmac_Ip_StatusType)GMAC_STATUS_TIMEOUT) : ((Gmac_Ip_StatusType)GMAC_STATUS_SUCCESS));

    return Status;
}
/*FUNCTION**********************************************************************
 *
 * Function Name : Gmac_Ip_InitMTL
 * Description   : Initializes the MTL subsystem
 *
 *END**************************************************************************/
static void Gmac_Ip_InitMTL(uint8 Instance,
                            const Gmac_CtrlConfigType *Config)
{
    uint32 FifoSize;
    uint8 i;

    /* Set the global Tx Scheduling Algorithm affecting all Tx Queues */
    Gmac_apxBases[Instance]->MTL_OPERATION_MODE = GMAC_MTL_OPERATION_MODE_SCHALG((uint32)(Config->Gmac_pCtrlConfig->TxSchedAlgo));
#ifdef GMAC_IP_DMA_PRIORITY_CONFIGURATION_ENABLE
    #if (GMAC_IP_DMA_PRIORITY_CONFIGURATION_ENABLE == STD_ON)
    /* Set the arbitration scheme between the Transmit and Receive paths of all channels */
    GMAC_SetArbitrationScheme(Gmac_apxBases[Instance], Config->Gmac_pCtrlConfig->DMAArbitrationScheme);
   
    /* Set the priority over TX and Rx */
    GMAC_SetTransmitPriority(Gmac_apxBases[Instance], Config->Gmac_pCtrlConfig->DMATransmitPriority);
    
    /* Set the Transmit Arbitration Algorithm */
    GMAC_SetTransmitArbitrationAlgorithm(Gmac_apxBases[Instance], Config->Gmac_pCtrlConfig->DMATransmitArbitrationAlgorithm);
    
    /* Set the priority ratio for Weighted Round Robin arbitration algorithm in DMA */
    GMAC_SetPriorityRatio(Gmac_apxBases[Instance], Config->Gmac_pCtrlConfig->DMAPriorityRatio);
    #endif
#endif

    /* Configure MTL Tx Queues */
    for (i = 0U; i < Config->Gmac_pCtrlConfig->TxRingCount; ++i)
    {
        FifoSize = (uint32)Config->Gmac_paCtrlTxRingConfig[i].RingSize * Config->Gmac_paCtrlTxRingConfig[i].BufferLen;

        if ((GMAC_OP_MODE_DCB_GEN == Config->Gmac_paCtrlTxRingConfig[i].QueueOpMode) && (Config->Gmac_pCtrlConfig->TxRingCount > 0U))
        {
            GMAC_SetTxQueueQuantumWeight(Gmac_apxQueueBases[Instance][i], Config->Gmac_paCtrlTxRingConfig[i].Weight);
        }
        else if ((GMAC_OP_MODE_AVB == Config->Gmac_paCtrlTxRingConfig[i].QueueOpMode) && (i > 0U))
        {
            GMAC_SetTxQueueQuantumWeight(Gmac_apxQueueBases[Instance][i], Config->Gmac_paCtrlTxRingConfig[i].IdleSlopeCredit);
            GMAC_SetTxQueueCreditBasedShaper(Gmac_apxQueueBases[Instance][i],
                                             Config->Gmac_paCtrlTxRingConfig[i].SendSlopeCredit,
                                             Config->Gmac_paCtrlTxRingConfig[i].HiCredit,
                                             Config->Gmac_paCtrlTxRingConfig[i].LoCredit);
        }
        else
        {
            /* do nothing */
        }

        /* Enable the Tx Queue in the given mode and set its size  */
        GMAC_SetTxQueueOperationMode(Gmac_apxQueueBases[Instance][i], Config->Gmac_paCtrlTxRingConfig[i].QueueOpMode, FifoSize);
    }


    /* Set default scheduling algorithm for Rx as Strict priority. */
    Gmac_apxBases[Instance]->MTL_OPERATION_MODE &= ~GMAC_MTL_OPERATION_MODE_RAA_MASK;

    /* Set 1:1 mapping between Rx Queues and Rx DMA Channels */
    GMAC_SetRxQueuesDmaChMap(Gmac_apxBases[Instance], Config->Gmac_pCtrlConfig->RxRingCount);

    /* Configure MTL Rx Queues */
    for (i = 0U; i < Config->Gmac_pCtrlConfig->RxRingCount; ++i)
    {
        FifoSize = (uint32)Config->Gmac_paCtrlRxRingConfig[i].RingSize * Config->Gmac_paCtrlRxRingConfig[i].BufferLen;

        /* Set the size of the Rx Queue */
        GMAC_SetRxQueueOperationMode(Gmac_apxQueueBases[Instance][i], FifoSize);

        /* Enable the Rx Queue for generic traffic with the given VLAN priorities */
        GMAC_EnableRxQueue(Gmac_apxBases[Instance], Config->Gmac_paCtrlRxRingConfig[i].PriorityMask, i);
    }

}

/*FUNCTION**********************************************************************
 *
 * Function Name : Gmac_Ip_InitMAC
 * Description   : Initializes the MAC subsystem
 *
 *END**************************************************************************/
static void Gmac_Ip_InitMAC(GMAC_Type *Base,
                            const Gmac_CtrlConfigType *Config)
{
    uint32 Flags;

    Base->MAC_Q0_TX_FLOW_CTRL = 0U;

    /* Clear the interrupt flags before enabling the interrupts. */
    if ((Base->DMA_INTERRUPT_STATUS & GMAC_DMA_INTERRUPT_STATUS_MACIS_MASK) != 0U)
    {
        Flags = Base->MAC_INTERRUPT_STATUS;

    #if FEATURE_GMAC_RGMII_EN || FEATURE_GMAC_SMII_EN
        if ((Flags & GMAC_MAC_INTERRUPT_STATUS_RGSMIIIS_MASK) != 0U)
        {
            (void)Base->MAC_PHYIF_CONTROL_STATUS;
        }
    #endif
        if ((Flags & GMAC_MAC_INTERRUPT_STATUS_FPEIS_MASK) != 0U)
        {
            (void)Base->MAC_FPE_CTRL_STS;
        }
        if (((Flags & GMAC_MAC_INTERRUPT_STATUS_RXSTSIS_MASK) != 0U) ||
            ((Flags & GMAC_MAC_INTERRUPT_STATUS_TXSTSIS_MASK) != 0U))
        {
            (void)Base->MAC_RX_TX_STATUS;
        }
    }

    /* Enable the interrupts. */
    Base->MAC_INTERRUPT_ENABLE = Config->Gmac_pCtrlConfig->Interrupts;

    Base->MAC_CONFIGURATION = Config->Gmac_pCtrlConfig->MacConfig;
    Base->MAC_EXT_CONFIGURATION = Config->Gmac_pCtrlConfig->ExtendedMacConfig;
#if (STD_ON == GMAC_IP_RX_HEADER_SPLIT)
    /* Clear type of split an the offset. */
    Base->MAC_EXT_CFG1 = Base->MAC_EXT_CFG1 & ~(GMAC_MAC_EXT_CFG1_SPLOFST_MASK | GMAC_MAC_EXT_CFG1_SPLM_MASK);
    /* Set the type of spliting + offset if L2 split. */
    Base->MAC_EXT_CFG1 |= Config->Gmac_pCtrlConfig->ExtendedMacConfig1;
#endif

    Base->MAC_CONFIGURATION |= (uint32)(((uint32)Config->Gmac_pCtrlConfig->Speed) << GMAC_MAC_CONFIGURATION_FES_SHIFT);
    Base->MAC_CONFIGURATION |= GMAC_MAC_CONFIGURATION_DM(Config->Gmac_pCtrlConfig->Duplex);
    if (Config->Gmac_pCtrlConfig->EnableCtrl)
    {
        Base->MAC_CONFIGURATION |= GMAC_MAC_CONFIGURATION_TE_MASK | GMAC_MAC_CONFIGURATION_RE_MASK;
    }

    /* Set MAC packet filter. */
    Base->MAC_PACKET_FILTER = Config->Gmac_pCtrlConfig->MacPktFilterConfig;

    /* Disable common interrupt from MMC */
    Base->MMC_TX_INTERRUPT_MASK = 0x03FFFFFFU;
    Base->MMC_RX_INTERRUPT_MASK = 0x03FFFFFFU;
}

/*FUNCTION**********************************************************************
 *
 * Function Name : Gmac_Ip_InitStateStructure
 * Description   : Initializes State Structure
 *
 *END**************************************************************************/
static void Gmac_Ip_InitStateStructure(uint8 Instance,
                                       const Gmac_CtrlConfigType *Config)
{
    uint8 i;

    /* Initialize state structure. */
#if (FEATURE_GMAC_ASP_ALL || FEATURE_GMAC_ASP_ECC)
    Config->Gmac_pCtrlState->SafetyCallback = Config->Gmac_pCtrlConfig->SafetyCallback;
#endif
#if (GMAC_IP_LPI_ENABLE == STD_ON)
    Config->Gmac_pCtrlState->LPICallback    = Config->Gmac_pCtrlConfig->LPICallback;
#endif
    Config->Gmac_pCtrlState->Callback    = Config->Gmac_pCtrlConfig->Callback;
    Config->Gmac_pCtrlState->RxRingCount = Config->Gmac_pCtrlConfig->RxRingCount;
    Config->Gmac_pCtrlState->TxRingCount = Config->Gmac_pCtrlConfig->TxRingCount;
    for (i = 0; i < Config->Gmac_pCtrlConfig->RxRingCount; i++)
    {
        Config->Gmac_pCtrlState->RxChCallback[i]  = Config->Gmac_paCtrlRxRingConfig[i].Callback;
        Config->Gmac_pCtrlState->RxCurrentDesc[i] = Config->Gmac_paCtrlRxRingConfig[i].RingDesc;
        Config->Gmac_pCtrlState->RxAllocDesc[i]   = Config->Gmac_paCtrlRxRingConfig[i].RingDesc;
#if (STD_ON == GMAC_IP_RX_HEADER_SPLIT)
        Config->Gmac_pCtrlState->HeaderSplitOffset[i]  = Config->Gmac_paCtrlRxRingConfig[i].HeaderSplitOffset;
        Config->Gmac_pCtrlState->SplitHeaderSupport[i] = Config->Gmac_paCtrlRxRingConfig[i].SplitHeaderSupport;
#endif
    }
    for (i = 0; i < Config->Gmac_pCtrlConfig->TxRingCount; i++)
    {
        Config->Gmac_pCtrlState->TxChCallback[i]  = Config->Gmac_paCtrlTxRingConfig[i].Callback;
        Config->Gmac_pCtrlState->TxCurrentDesc[i] = Config->Gmac_paCtrlTxRingConfig[i].RingDesc;
    }
#if (GMAC_TX_SPORADIC_BIG_BUFFERS == STD_ON)
    Config->Gmac_pCtrlState->TxBigBufferLength = Config->Gmac_pCtrlConfig->TxBigBufferLength;
    Config->Gmac_pCtrlState->TxBigBufferCount =  Config->Gmac_pCtrlConfig->TxBigBufferCount; /*!< Counter to check the last bigbuffer address in use. */
    Config->Gmac_pCtrlState->TxBigBufferAddress =  Config->Gmac_pCtrlConfig->TxBigBuffer; /*!< Counter to check the last bigbuffer address in use. */
    Config->Gmac_pCtrlState->TxBigBufferInUse = 0U;
#endif
#if (GMAC_RX_SPORADIC_BIG_BUFFERS == STD_ON)
    Config->Gmac_pCtrlState->RxBigBufferLength = Config->Gmac_pCtrlConfig->RxBigBufferLength;
    Config->Gmac_pCtrlState->RxBigBufferCount =  Config->Gmac_pCtrlConfig->RxBigBufferCount; /*!< Counter to check the last bigbuffer address in use. */
    Config->Gmac_pCtrlState->RxBigBufferAddress =  Config->Gmac_pCtrlConfig->RxBigBuffer; /*!< Counter to check the last bigbuffer address in use. */
    Config->Gmac_pCtrlState->RxBigBufferInUse =  0U; /*!< Counter to check the last bigbuffer address in use. */

#endif
    Gmac_apxState[Instance] = Config->Gmac_pCtrlState;
}


/*FUNCTION**********************************************************************
 *
 * Function Name : Gmac_Ip_InitSubsystem
 * Description   : Initializes GMAC Subsystem
 *
 *END**************************************************************************/
static void Gmac_Ip_InitSubsystem(GMAC_Type *Base,
                                  uint8 Instance,
                                  const Gmac_CtrlConfigType *Config
                                  )
{
        Gmac_Ip_InitMTL(Instance, Config);
        Gmac_Ip_SetMacAddr(Instance, Config->Gmac_pau8CtrlPhysAddr);
        Gmac_Ip_InitMAC(Base, Config);
        Gmac_Ip_InitStateStructure(Instance, Config);
}

/*FUNCTION**********************************************************************
 *
 * Function Name : Gmac_Ip_InitTxBD
 * Description   : Initializes Tx Buffer Descriptor
 *
 *END**************************************************************************/
static void Gmac_Ip_InitTxBD(uint8 Instance,
                            const Gmac_Ip_ConfigType *Config,
                            const Gmac_Ip_TxRingConfigType TxRingConfig[]
                            )
{
    uint8 i;
    uint16 j;
    uint32 Flags;

    /* Configure Transmit Ring */
    for (i = 0U; i < Config->TxRingCount; i++)
    {
        for (j = 0U; j < TxRingConfig[i].RingSize; j++)
        {
            TxRingConfig[i].RingDesc[j].Des0  = (TxRingConfig[i].Buffer != NULL_PTR)? (uint32)((Gmac_Ip_PtrSizeType)(&TxRingConfig[i].Buffer[TxRingConfig[i].BufferLen * j])) : 0U;
            TxRingConfig[i].RingDesc[j].Des1  = 0U;
            TxRingConfig[i].RingDesc[j].Des2  = 0U;
            TxRingConfig[i].RingDesc[j].Des3  = 0U;
            TxRingConfig[i].RingDesc[j].Info0 = 0U;
            TxRingConfig[i].RingDesc[j].Info1 = (uint32)((uint32)TxRingConfig[i].BufferLen & GMAC_INFO1_LENGTH_MASK);
        }

        /* Initialize transmit descriptor list address and tail pointer */
        Gmac_apxChBases[Instance][i]->DMA_TXDESC_TAIL_POINTER = (uint32)(Gmac_Ip_PtrSizeType)TxRingConfig[i].RingDesc;
        Gmac_apxChBases[Instance][i]->DMA_TXDESC_LIST_ADDRESS = (uint32)(Gmac_Ip_PtrSizeType)TxRingConfig[i].RingDesc;

        /* Program the Transmit Ring length register */
        Gmac_apxChBases[Instance][i]->DMA_TXDESC_RING_LENGTH = ((uint32)TxRingConfig[i].RingSize) - 1UL;

        /* Program the settings of the following registers for the parameters like maximum burst-length (PBL)
            initiated by DMA, descriptor skip lengths, OSP, and so on */
        if (32U < TxRingConfig[i].DmaBurstLength)
        {
            Gmac_apxChBases[Instance][i]->DMA_CONTROL = GMAC_DMA_CH0_CONTROL_DSL((FEATURE_GMAC_SW_BUFFDESCR_SIZE_BYTES - FEATURE_GMAC_HW_BUFFDESCR_SIZE_BYTES) / FEATURE_GMAC_DATA_BUS_WIDTH_BYTES) | GMAC_DMA_CH0_CONTROL_PBLx8(1);
            Gmac_apxChBases[Instance][i]->DMA_TX_CONTROL = GMAC_DMA_CH0_TX_CONTROL_TxPBL((uint32)TxRingConfig[i].DmaBurstLength / 8U) | GMAC_DMA_CH0_TX_CONTROL_OSF(1);
        }
        else
        {
            Gmac_apxChBases[Instance][i]->DMA_CONTROL = GMAC_DMA_CH0_CONTROL_DSL((FEATURE_GMAC_SW_BUFFDESCR_SIZE_BYTES - FEATURE_GMAC_HW_BUFFDESCR_SIZE_BYTES) / FEATURE_GMAC_DATA_BUS_WIDTH_BYTES);
            Gmac_apxChBases[Instance][i]->DMA_TX_CONTROL = GMAC_DMA_CH0_TX_CONTROL_TxPBL(TxRingConfig[i].DmaBurstLength) | GMAC_DMA_CH0_TX_CONTROL_OSF(1);
        }

        /* Clear the interrupt flags before enabling the interrupts. */
        if ((Gmac_apxBases[Instance]->DMA_INTERRUPT_STATUS & ((uint32)((uint32)1U << (uint32)i))) != 0U)
        {
            Flags = Gmac_apxChBases[Instance][i]->DMA_STATUS;
            /* Write 1 to clear the bit field. */
            Gmac_apxChBases[Instance][i]->DMA_STATUS = Flags;
        }

        /* Enable the interrupts */
        Gmac_apxChBases[Instance][i]->DMA_INTERRUPT_ENABLE = TxRingConfig[i].Interrupts |
                (((TxRingConfig[i].Interrupts & GMAC_CH_NORMAL_INTERRUPTS) != 0U) ? (uint32)GMAC_DMA_CH0_INTERRUPT_ENABLE_NIE_MASK : 0U) |
                (((TxRingConfig[i].Interrupts & GMAC_CH_ABNORMAL_INTERRUPTS) != 0U) ? (uint32)GMAC_DMA_CH0_INTERRUPT_ENABLE_AIE_MASK : 0U);

        if (Config->EnableCtrl)
        {
            /* Start the Transmit DMA */
            Gmac_apxChBases[Instance][i]->DMA_TX_CONTROL |= GMAC_DMA_CH0_TX_CONTROL_ST_MASK;
        }
#ifdef GMAC_IP_DMA_PRIORITY_CONFIGURATION_ENABLE
    #if (GMAC_IP_DMA_PRIORITY_CONFIGURATION_ENABLE == STD_ON)
        if (Config->DMATransmitArbitrationAlgorithm != GMAC_DMA_TX_FIXED_PRIORITY)
        {
            GMAC_SetTransmitChannelWeight(Instance, i, TxRingConfig[i].TransmitChannelWeight);
        }
    #endif
#endif

    }
}

/*FUNCTION**********************************************************************
 *
 * Function Name : Gmac_Ip_InitRxBD
 * Description   : Initializes Rx Buffer Descriptor
 *
 *END**************************************************************************/
static void Gmac_Ip_InitRxBD(uint8 Instance,
                            const Gmac_Ip_ConfigType *Config,
                            const Gmac_Ip_RxRingConfigType RxRingConfig[]
                            )
{
    uint8 i;
    uint16 j;
    uint32 Flags;

    /* Configure Receive Ring */
    for (i = 0U; i < Config->RxRingCount; i++)
    {
        for (j = 0U; j < RxRingConfig[i].RingSize; j++)
        {
            if (RxRingConfig[i].Buffer != NULL_PTR)
            {
                RxRingConfig[i].RingDesc[j].Des0  = (uint32)(Gmac_Ip_PtrSizeType)(&RxRingConfig[i].Buffer[RxRingConfig[i].BufferLen * j]);
                RxRingConfig[i].RingDesc[j].Des1  = 0U;

#if (STD_ON == GMAC_IP_RX_HEADER_SPLIT)
                if (TRUE == RxRingConfig[i].SplitHeaderSupport)
                {
                    /* Address to the Buffer2 or Payload of the recevied frame. */
                    RxRingConfig[i].RingDesc[j].Des2  = RxRingConfig[i].RingDesc[j].Des0 + (uint32)RxRingConfig[i].HeaderSplitOffset;
                }
                else
                {
                    RxRingConfig[i].RingDesc[j].Des2  = 0U;
                }
#else
                RxRingConfig[i].RingDesc[j].Des2  = 0U;
#endif
                RxRingConfig[i].RingDesc[j].Info0 = RxRingConfig[i].RingDesc[j].Des0;
                RxRingConfig[i].RingDesc[j].Info1 = (uint32)((uint32)RxRingConfig[i].BufferLen & GMAC_INFO1_LENGTH_MASK);
#if (STD_ON == GMAC_IP_RX_HEADER_SPLIT)
                /* When receive split header functions is enable -> Buffer2 or Payload data address buffer should be marked as valid. */
                RxRingConfig[i].RingDesc[j].Des3  = GMAC_RDES3_OWN_MASK | GMAC_RDES3_INTE_MASK | GMAC_RDES3_BUF1V_MASK | GMAC_RDES3_BUF2V_MASK;
#else
                RxRingConfig[i].RingDesc[j].Des3  = GMAC_RDES3_OWN_MASK | GMAC_RDES3_INTE_MASK | GMAC_RDES3_BUF1V_MASK;
#endif
            }
            else
            {
                RxRingConfig[i].RingDesc[j].Des0  = 0U;
                RxRingConfig[i].RingDesc[j].Des1  = 0U;
                RxRingConfig[i].RingDesc[j].Des2  = 0U;
                RxRingConfig[i].RingDesc[j].Info0 = 0U;
                RxRingConfig[i].RingDesc[j].Info1 = (uint32)((uint32)RxRingConfig[i].BufferLen & GMAC_INFO1_LENGTH_MASK);
                RxRingConfig[i].RingDesc[j].Des3  = GMAC_RDES3_INTE_MASK | GMAC_RDES3_BUF1V_MASK;
            }
        }

        /* Initialize transmit descriptor list address and tail pointer */
        Gmac_apxChBases[Instance][i]->DMA_RXDESC_TAIL_POINTER = (uint32)((Gmac_Ip_PtrSizeType)(&RxRingConfig[i].RingDesc[RxRingConfig[i].RingSize]));
        Gmac_apxChBases[Instance][i]->DMA_RXDESC_LIST_ADDRESS = (uint32)((Gmac_Ip_PtrSizeType)RxRingConfig[i].RingDesc);

        /* Program the Transmit Ring length register */
        Gmac_apxChBases[Instance][i]->DMA_RXDESC_RING_LENGTH = ((uint32)RxRingConfig[i].RingSize) - 1UL;

        /* Program the settings of the following registers for the parameters like maximum burst-length (PBL)
            initiated by DMA, descriptor skip lengths, RBSZ, and so on */
        if (32U < RxRingConfig[i].DmaBurstLength)
        {
            Gmac_apxChBases[Instance][i]->DMA_CONTROL = GMAC_DMA_CH0_CONTROL_DSL((FEATURE_GMAC_SW_BUFFDESCR_SIZE_BYTES - FEATURE_GMAC_HW_BUFFDESCR_SIZE_BYTES) / FEATURE_GMAC_DATA_BUS_WIDTH_BYTES) | GMAC_DMA_CH0_CONTROL_PBLx8(1);
            Gmac_apxChBases[Instance][i]->DMA_RX_CONTROL = GMAC_DMA_CH0_RX_CONTROL_RxPBL((uint32)RxRingConfig[i].DmaBurstLength / 8U) | GMAC_DMA_CH0_RX_CONTROL_RBSZ_13_y(((uint32)RxRingConfig[i].BufferLen) >> FEATURE_GMAC_LOG2_DATA_BUS_WIDTH_BYTES);
        }
        else
        {
            Gmac_apxChBases[Instance][i]->DMA_CONTROL = GMAC_DMA_CH0_CONTROL_DSL((FEATURE_GMAC_SW_BUFFDESCR_SIZE_BYTES - FEATURE_GMAC_HW_BUFFDESCR_SIZE_BYTES) / FEATURE_GMAC_DATA_BUS_WIDTH_BYTES);
            Gmac_apxChBases[Instance][i]->DMA_RX_CONTROL = GMAC_DMA_CH0_RX_CONTROL_RxPBL(RxRingConfig[i].DmaBurstLength) | GMAC_DMA_CH0_RX_CONTROL_RBSZ_13_y(((uint32)RxRingConfig[i].BufferLen) >> FEATURE_GMAC_LOG2_DATA_BUS_WIDTH_BYTES);
        }

        /* Clear the interrupt flags before enabling the interrupts. */
        if ((Gmac_apxBases[Instance]->DMA_INTERRUPT_STATUS & ((uint32)((uint32)1U << (uint32)i))) != 0U)
        {
            Flags = Gmac_apxChBases[Instance][i]->DMA_STATUS;
            /* Write 1 to clear the bit field, write 0 has no effect. */
            Gmac_apxChBases[Instance][i]->DMA_STATUS = Flags;
        }

        /* Enable the interrupts */
        Gmac_apxChBases[Instance][i]->DMA_INTERRUPT_ENABLE |= RxRingConfig[i].Interrupts |
                (((RxRingConfig[i].Interrupts & GMAC_CH_NORMAL_INTERRUPTS) != 0U) ? (uint32)GMAC_DMA_CH0_INTERRUPT_ENABLE_NIE_MASK : 0U) |
                (((RxRingConfig[i].Interrupts & GMAC_CH_ABNORMAL_INTERRUPTS) != 0U) ? (uint32)GMAC_DMA_CH0_INTERRUPT_ENABLE_AIE_MASK : 0U);

#if (STD_ON == GMAC_IP_RX_HEADER_SPLIT)
        if (TRUE == RxRingConfig[i].SplitHeaderSupport)
        {
            /* Enable split header functionality for the current DMA channel. */
            Gmac_apxChBases[Instance][i]->DMA_CONTROL |= GMAC_DMA_CH0_CONTROL_SPH_MASK;
        }
#endif

        if (Config->EnableCtrl)
        {
            /* Start the Receive DMA */
            Gmac_apxChBases[Instance][i]->DMA_RX_CONTROL |= GMAC_DMA_CH0_RX_CONTROL_SR_MASK;
        }
    }
}

#if (STD_ON == GMAC_IP_HAS_RX_L3_L4_FILTERS)
/*FUNCTION**********************************************************************
 *
 * Function Name : Gmac_Ip_InitRxL3L4Filter
 * Description   : Initializes Rx Layer 3 and Layer 4 Filters
 *
 *END**************************************************************************/
static void Gmac_Ip_InitRxL3L4Filter(GMAC_Type *Base, const Gmac_Ip_ConfigType *Config, const Gmac_Ip_RxL3L4FilterConfigType RxL3L4FilterConfig[])
{
    uint8 FilterNum;
    volatile uint32 *ControlFilterRegAddr;
    volatile uint32 *Layer3RegAddr;
    volatile uint32 *Layer4RegAddr;

    if ((Base->MAC_CONFIGURATION & GMAC_MAC_CONFIGURATION_IPC_MASK) == 0U)
    {
        Base->MAC_CONFIGURATION |= GMAC_MAC_CONFIGURATION_IPC_MASK;
    }

    for (FilterNum = 0U; FilterNum < Config->RxL3L4FilterCount; FilterNum++)
    {
        ControlFilterRegAddr = (uint32*)((Gmac_Ip_PtrSizeType)(&Base->MAC_L3_L4_CONTROL0) + GMAC_MAC_L3_L4_CONTROL_REG_OFFSET(FilterNum));
        Layer3RegAddr = (uint32*)((Gmac_Ip_PtrSizeType)(&Base->MAC_LAYER3_ADDR0_REG0) + GMAC_MAC_L3_L4_CONTROL_REG_OFFSET(FilterNum));
        Layer4RegAddr = (uint32*)((Gmac_Ip_PtrSizeType)(&Base->MAC_LAYER4_ADDRESS0) + GMAC_MAC_L3_L4_CONTROL_REG_OFFSET(FilterNum));

        *ControlFilterRegAddr |= RxL3L4FilterConfig[FilterNum].MacL3L4FilterEnable;

        if ((*ControlFilterRegAddr & GMAC_MAC_L3_L4_CONTROL0_DMCHEN0_MASK) != 0U)
        {
            *ControlFilterRegAddr |= GMAC_MAC_L3_L4_CONTROL0_DMCHN0(RxL3L4FilterConfig[FilterNum].DMAChannel);
        }
        if ((*ControlFilterRegAddr & GMAC_MAC_L3_L4_CONTROL0_L4DPM0_MASK) != 0U)
        {
            *Layer4RegAddr |= GMAC_MAC_LAYER4_ADDRESS0_L4DP0(RxL3L4FilterConfig[FilterNum].Layer4DestinationPortNumber);
        }
        if ((*ControlFilterRegAddr & GMAC_MAC_L3_L4_CONTROL0_L4SPM0_MASK) != 0U)
        {
            *Layer4RegAddr |= GMAC_MAC_LAYER4_ADDRESS0_L4SP0(RxL3L4FilterConfig[FilterNum].Layer4SourcePortNumber);
        }

        if ((*ControlFilterRegAddr & GMAC_MAC_L3_L4_CONTROL0_L3PEN0_MASK) == 0U) /* IPv4 Packet */
        {
            *ControlFilterRegAddr |= GMAC_MAC_L3_L4_CONTROL0_L3HSBM0(RxL3L4FilterConfig[FilterNum].Layer3IPv4SourceBitsMatch) |
                                     GMAC_MAC_L3_L4_CONTROL0_L3HDBM0(RxL3L4FilterConfig[FilterNum].Layer3IPv4DestBitsMatch);

            if ((*ControlFilterRegAddr & GMAC_MAC_L3_L4_CONTROL0_L3SAM0_MASK) != 0U)
            {
                *Layer3RegAddr |= ((uint32)RxL3L4FilterConfig[FilterNum].Layer3IPv4SourceAddress[0U] << GMAC_BYTE_3_IN_ADDR_SHIFT) |
                                  ((uint32)RxL3L4FilterConfig[FilterNum].Layer3IPv4SourceAddress[1U] << GMAC_BYTE_2_IN_ADDR_SHIFT) |
                                  ((uint32)RxL3L4FilterConfig[FilterNum].Layer3IPv4SourceAddress[2U] << GMAC_BYTE_1_IN_ADDR_SHIFT) |
                                  ((uint32)RxL3L4FilterConfig[FilterNum].Layer3IPv4SourceAddress[3U] << GMAC_BYTE_0_IN_ADDR_SHIFT);
            }
            if ((*ControlFilterRegAddr & GMAC_MAC_L3_L4_CONTROL0_L3DAM0_MASK) != 0U)
            {
                *(Layer3RegAddr + 1U) |= ((uint32)RxL3L4FilterConfig[FilterNum].Layer3IPv4DestinationAddress[0U] << GMAC_BYTE_3_IN_ADDR_SHIFT) |
                                         ((uint32)RxL3L4FilterConfig[FilterNum].Layer3IPv4DestinationAddress[1U] << GMAC_BYTE_2_IN_ADDR_SHIFT) |
                                         ((uint32)RxL3L4FilterConfig[FilterNum].Layer3IPv4DestinationAddress[2U] << GMAC_BYTE_1_IN_ADDR_SHIFT) |
                                         ((uint32)RxL3L4FilterConfig[FilterNum].Layer3IPv4DestinationAddress[3U] << GMAC_BYTE_0_IN_ADDR_SHIFT);
            }
        }
        else /* IPv6 Packet */
        {
            *ControlFilterRegAddr |= GMAC_MAC_L3_L4_CONTROL0_L3HSBM0(RxL3L4FilterConfig[FilterNum].Layer3IPv6BitsMatch & GMAC_IPV6_LOWER_BITS_MASK) |
                                    GMAC_MAC_L3_L4_CONTROL0_L3HDBM0((RxL3L4FilterConfig[FilterNum].Layer3IPv6BitsMatch & GMAC_IPV6_HIGHER_BITS_MASK) >> 5U);

            if ((*ControlFilterRegAddr & GMAC_MAC_L3_L4_CONTROL0_L3SAM0_MASK) != 0U)
            {
                *Layer3RegAddr |= (GMAC_IPV6_GET_LOWER_BYTE(RxL3L4FilterConfig[FilterNum].Layer3IPv6SourceAddress[0U]) << GMAC_BYTE_3_IN_ADDR_SHIFT) |
                                  (GMAC_IPV6_GET_HIGHER_BYTE(RxL3L4FilterConfig[FilterNum].Layer3IPv6SourceAddress[0U]) << GMAC_BYTE_2_IN_ADDR_SHIFT)|
                                  (GMAC_IPV6_GET_LOWER_BYTE(RxL3L4FilterConfig[FilterNum].Layer3IPv6SourceAddress[1U]) << GMAC_BYTE_1_IN_ADDR_SHIFT) |
                                  (GMAC_IPV6_GET_HIGHER_BYTE(RxL3L4FilterConfig[FilterNum].Layer3IPv6SourceAddress[1U]) << GMAC_BYTE_0_IN_ADDR_SHIFT);

                *(Layer3RegAddr + 1U) |= (GMAC_IPV6_GET_LOWER_BYTE(RxL3L4FilterConfig[FilterNum].Layer3IPv6SourceAddress[2U]) << GMAC_BYTE_3_IN_ADDR_SHIFT) |
                                         (GMAC_IPV6_GET_HIGHER_BYTE(RxL3L4FilterConfig[FilterNum].Layer3IPv6SourceAddress[2U]) << GMAC_BYTE_2_IN_ADDR_SHIFT)|
                                         (GMAC_IPV6_GET_LOWER_BYTE(RxL3L4FilterConfig[FilterNum].Layer3IPv6SourceAddress[3U]) << GMAC_BYTE_1_IN_ADDR_SHIFT) |
                                         (GMAC_IPV6_GET_HIGHER_BYTE(RxL3L4FilterConfig[FilterNum].Layer3IPv6SourceAddress[3U]) << GMAC_BYTE_0_IN_ADDR_SHIFT);

                *(Layer3RegAddr + 2U) |= (GMAC_IPV6_GET_LOWER_BYTE(RxL3L4FilterConfig[FilterNum].Layer3IPv6SourceAddress[4U]) << GMAC_BYTE_3_IN_ADDR_SHIFT) |
                                         (GMAC_IPV6_GET_HIGHER_BYTE(RxL3L4FilterConfig[FilterNum].Layer3IPv6SourceAddress[4U]) << GMAC_BYTE_2_IN_ADDR_SHIFT)|
                                         (GMAC_IPV6_GET_LOWER_BYTE(RxL3L4FilterConfig[FilterNum].Layer3IPv6SourceAddress[5U]) << GMAC_BYTE_1_IN_ADDR_SHIFT) |
                                         (GMAC_IPV6_GET_HIGHER_BYTE(RxL3L4FilterConfig[FilterNum].Layer3IPv6SourceAddress[5U]) << GMAC_BYTE_0_IN_ADDR_SHIFT);

                *(Layer3RegAddr + 3U) |= (GMAC_IPV6_GET_LOWER_BYTE(RxL3L4FilterConfig[FilterNum].Layer3IPv6SourceAddress[6U]) << GMAC_BYTE_3_IN_ADDR_SHIFT) |
                                         (GMAC_IPV6_GET_HIGHER_BYTE(RxL3L4FilterConfig[FilterNum].Layer3IPv6SourceAddress[6U]) << GMAC_BYTE_2_IN_ADDR_SHIFT)|
                                         (GMAC_IPV6_GET_LOWER_BYTE(RxL3L4FilterConfig[FilterNum].Layer3IPv6SourceAddress[7U]) << GMAC_BYTE_1_IN_ADDR_SHIFT) |
                                         (GMAC_IPV6_GET_HIGHER_BYTE(RxL3L4FilterConfig[FilterNum].Layer3IPv6SourceAddress[7U]) << GMAC_BYTE_0_IN_ADDR_SHIFT);
            }
            else if ((*ControlFilterRegAddr & GMAC_MAC_L3_L4_CONTROL0_L3DAM0_MASK) != 0U)
            {
                *Layer3RegAddr |= (GMAC_IPV6_GET_LOWER_BYTE(RxL3L4FilterConfig[FilterNum].Layer3IPv6DestinationAddress[0U]) << GMAC_BYTE_3_IN_ADDR_SHIFT) |
                                  (GMAC_IPV6_GET_HIGHER_BYTE(RxL3L4FilterConfig[FilterNum].Layer3IPv6DestinationAddress[0U]) << GMAC_BYTE_2_IN_ADDR_SHIFT)|
                                  (GMAC_IPV6_GET_LOWER_BYTE(RxL3L4FilterConfig[FilterNum].Layer3IPv6DestinationAddress[1U]) << GMAC_BYTE_1_IN_ADDR_SHIFT) |
                                  (GMAC_IPV6_GET_HIGHER_BYTE(RxL3L4FilterConfig[FilterNum].Layer3IPv6DestinationAddress[1U]) << GMAC_BYTE_0_IN_ADDR_SHIFT);

                *(Layer3RegAddr + 1U) |= (GMAC_IPV6_GET_LOWER_BYTE(RxL3L4FilterConfig[FilterNum].Layer3IPv6DestinationAddress[2U]) << GMAC_BYTE_3_IN_ADDR_SHIFT) |
                                         (GMAC_IPV6_GET_HIGHER_BYTE(RxL3L4FilterConfig[FilterNum].Layer3IPv6DestinationAddress[2U]) << GMAC_BYTE_2_IN_ADDR_SHIFT)|
                                         (GMAC_IPV6_GET_LOWER_BYTE(RxL3L4FilterConfig[FilterNum].Layer3IPv6DestinationAddress[3U]) << GMAC_BYTE_1_IN_ADDR_SHIFT) |
                                         (GMAC_IPV6_GET_HIGHER_BYTE(RxL3L4FilterConfig[FilterNum].Layer3IPv6DestinationAddress[3U]) << GMAC_BYTE_0_IN_ADDR_SHIFT);

                *(Layer3RegAddr + 2U) |= (GMAC_IPV6_GET_LOWER_BYTE(RxL3L4FilterConfig[FilterNum].Layer3IPv6DestinationAddress[4U]) << GMAC_BYTE_3_IN_ADDR_SHIFT) |
                                         (GMAC_IPV6_GET_HIGHER_BYTE(RxL3L4FilterConfig[FilterNum].Layer3IPv6DestinationAddress[4U]) << GMAC_BYTE_2_IN_ADDR_SHIFT)|
                                         (GMAC_IPV6_GET_LOWER_BYTE(RxL3L4FilterConfig[FilterNum].Layer3IPv6DestinationAddress[5U]) << GMAC_BYTE_1_IN_ADDR_SHIFT) |
                                         (GMAC_IPV6_GET_HIGHER_BYTE(RxL3L4FilterConfig[FilterNum].Layer3IPv6DestinationAddress[5U]) << GMAC_BYTE_0_IN_ADDR_SHIFT);

                *(Layer3RegAddr + 3U) |= (GMAC_IPV6_GET_LOWER_BYTE(RxL3L4FilterConfig[FilterNum].Layer3IPv6DestinationAddress[6U]) << GMAC_BYTE_3_IN_ADDR_SHIFT) |
                                         (GMAC_IPV6_GET_HIGHER_BYTE(RxL3L4FilterConfig[FilterNum].Layer3IPv6DestinationAddress[6U]) << GMAC_BYTE_2_IN_ADDR_SHIFT)|
                                         (GMAC_IPV6_GET_LOWER_BYTE(RxL3L4FilterConfig[FilterNum].Layer3IPv6DestinationAddress[7U]) << GMAC_BYTE_1_IN_ADDR_SHIFT) |
                                         (GMAC_IPV6_GET_HIGHER_BYTE(RxL3L4FilterConfig[FilterNum].Layer3IPv6DestinationAddress[7U]) << GMAC_BYTE_0_IN_ADDR_SHIFT);
            }
        }
    }
}
#endif

/*FUNCTION**********************************************************************
 *
 * Function Name : Gmac_Ip_GetTimestamp
 * Description   : Gets the Timestamp from a buffer descriptor
 *
 *END**************************************************************************/
static void Gmac_Ip_GetTimestamp(const GMAC_Type *Base,
                                 const Gmac_Ip_BufferDescriptorType * Bd,
                                 Gmac_Ip_TimestampType * Timestamp)
{
    uint16 CurrTimeSecHi;
    uint32 CurrTimeSec;
    uint32 BdSec;

    if ((Bd->Des3 & GMAC_TX_STAT_TTSS_MASK) != 0U)
    {
        CurrTimeSec = (uint32)(Base->MAC_SYSTEM_TIME_SECONDS);
        CurrTimeSecHi = (uint16)(Base->MAC_SYSTEM_TIME_HIGHER_WORD_SECONDS);
        BdSec = (uint32)(Bd->Des1);

        if (BdSec <= CurrTimeSec)
        {
            Timestamp->secondsHi = CurrTimeSecHi;
        }
        else
        {
            Timestamp->secondsHi = (uint16)(CurrTimeSecHi - 1U);
        }
        Timestamp->seconds = BdSec;
        Timestamp->nanoseconds = (uint32)(Bd->Des0);
    }
    else
    {
        Timestamp->secondsHi = 0U;
        Timestamp->seconds = 0U;
        Timestamp->nanoseconds = 0U;
    }
}

/*FUNCTION**********************************************************************
 *
 * Function Name : Gmac_Ip_RestoreRxCtxtDescr
 * Description   : Restores an Rx descriptor to be used for reception.
 *
 *END**************************************************************************/
static boolean Gmac_Ip_RestoreRxCtxtDescr(Gmac_Ip_BufferDescriptorType *Bd)
{
    boolean restored = FALSE;

    GMAC_DEV_ASSERT((Bd->Des3 & GMAC_RDES3_OWN_MASK)  == 0U);
    GMAC_DEV_ASSERT((Bd->Des3 & GMAC_RDES3_CTXT_MASK) != 0U);

    if (Bd->Info0 != 0U)
    {
        Bd->Des0  = Bd->Info0;
        Bd->Des1  = 0U;
        Bd->Des2  = 0U;
        Bd->Info1 &= ~GMAC_INFO1_CONSUMED_MASK;
        Bd->Des3  = GMAC_RDES3_OWN_MASK | GMAC_RDES3_INTE_MASK | GMAC_RDES3_BUF1V_MASK;

        restored = TRUE;
    }

    return restored;
}

/*FUNCTION**********************************************************************
 *
 * Function Name : Gmac_Ip_RestoreTxDescr
 * Description   : Restores a Tx descriptor to be used for transmit.
 *
 *END**************************************************************************/
static void Gmac_Ip_RestoreTxDescr(uint8 Instance)
{
    Gmac_Ip_BufferDescriptorType *ListBd;
    uint32 i;
    uint32 j;

    for (i = 0U; i < Gmac_apxState[Instance]->TxRingCount; i++)
    {
        ListBd = (Gmac_Ip_BufferDescriptorType *)((Gmac_Ip_PtrSizeType)Gmac_apxChBases[Instance][i]->DMA_TXDESC_LIST_ADDRESS);
        for (j = 0U; j <= Gmac_apxChBases[Instance][i]->DMA_TXDESC_RING_LENGTH; ++j)
        {
            if (0U != ListBd[j].Info0)
            {
                ListBd[j].Des0  = ListBd[j].Info0;
                ListBd[j].Info0 = 0U;
            }

            ListBd[j].Des3  &= ~GMAC_TDES3_OWN_MASK;
            ListBd[j].Info1 &= ~GMAC_INFO1_LOCKED_MASK;
        }
    }
}

/*FUNCTION**********************************************************************
 *
 * Function Name : Gmac_Ip_RestoreRxDescr
 * Description   : Restores an Rx descriptor to be used for reception.
 *
 *END**************************************************************************/
static void Gmac_Ip_RestoreRxDescr(uint8 Instance)
{
    Gmac_Ip_BufferDescriptorType *ListBd;
    uint32 i;
    uint32 j;

    for (i = 0U; i < Gmac_apxState[Instance]->RxRingCount; i++)
    {
        ListBd = (Gmac_Ip_BufferDescriptorType *)((Gmac_Ip_PtrSizeType)Gmac_apxChBases[Instance][i]->DMA_RXDESC_LIST_ADDRESS);
        for (j = 0U; j <= Gmac_apxChBases[Instance][i]->DMA_RXDESC_RING_LENGTH; ++j)
        {
            ListBd[j].Des0   = ListBd[j].Info0;
            ListBd[j].Info1 &= ~GMAC_INFO1_CONSUMED_MASK;
            ListBd[j].Des3   = (ListBd[j].Info0 != 0U)?
                               (GMAC_RDES3_OWN_MASK | GMAC_RDES3_INTE_MASK | GMAC_RDES3_BUF1V_MASK):
                               (                      GMAC_RDES3_INTE_MASK | GMAC_RDES3_BUF1V_MASK);
        }
    }
}

/*FUNCTION**********************************************************************
 *
 * Function Name : Gmac_Ip_CheckMTLEmpty
 * Description   : Check MTL Tx/Rx empty or not.
 *
 *END**************************************************************************/
static Gmac_Ip_StatusType Gmac_Ip_CheckMTLEmpty(
                                                uint8 Instance,
                                                uint16 NumQueues,
                                                boolean IsTransmit
                                                )
{
    uint32 StartTime;
    uint32 ElapsedTime;
    uint32 TimeoutTicks;
    boolean TimeoutOccurred;
    boolean QueueEmpty;
    uint16 i;

    TimeoutOccurred = FALSE;

    for (i = 0U; (i < NumQueues) && !TimeoutOccurred; i++)
    {
        GMAC_StartTimeOut(&StartTime, &ElapsedTime, &TimeoutTicks, GMAC_TIMEOUT_VALUE_US);
        do
        {
            /* Check MTL queue is empty */
            if (IsTransmit)
            {
                QueueEmpty      = ((Gmac_apxQueueBases[Instance][i]->MTL_TXQ_DEBUG & GMAC_MTL_TXQ0_DEBUG_TXQSTS_MASK) == 0U);
            }
            else
            {
                QueueEmpty      = ((Gmac_apxQueueBases[Instance][i]->MTL_RXQ_DEBUG & GMAC_MTL_RXQ0_DEBUG_RXQSTS_MASK) == 0U);
            }
            TimeoutOccurred = GMAC_TimeoutExpired(&StartTime, &ElapsedTime, TimeoutTicks);
        }
        while (!QueueEmpty && !TimeoutOccurred);
    }

    return ((TimeoutOccurred == TRUE)? (GMAC_STATUS_TIMEOUT) : (GMAC_STATUS_SUCCESS));
}

/*FUNCTION**********************************************************************
 *
 * Function Name : Gmac_Ip_GetPayloadType
 * Description   : Get payload type of Rx frame.
 *
 *END**************************************************************************/
static Gmac_Ip_PayloadType Gmac_Ip_GetPayloadType(uint32 PayloadTypeVal)
{
    Gmac_Ip_PayloadType PayloadType;

    switch (PayloadTypeVal)
    {
        case 0x1U:
        {
            PayloadType = GMAC_IP_PAYLOAD_TYPE_UDP;
            break;
        }
        case 0x2U:
        {
            PayloadType = GMAC_IP_PAYLOAD_TYPE_TCP;
            break;
        }
        case 0x3U:
        {
            PayloadType = GMAC_IP_PAYLOAD_TYPE_ICMP;
            break;
        }
        case 0x4U:
        {
            PayloadType = GMAC_IP_PAYLOAD_TYPE_IGMP_OR_DCB;
            break;
        }
        case 0x5U:
        {
            PayloadType = GMAC_IP_PAYLOAD_TYPE_AV_UNTAGGED_CTRL_PKT;
            break;
        }
        case 0x6U:
        {
            PayloadType = GMAC_IP_PAYLOAD_TYPE_AV_TAGGED_DATA_PKT;
            break;
        }
        case 0x7U:
        {
            PayloadType = GMAC_IP_PAYLOAD_TYPE_AV_TAGGED_CTRL_PKT;
            break;
        }
        default:
        {
            PayloadType = GMAC_IP_PAYLOAD_TYPE_UNKNOWN;
            break;
        }
    }

    return PayloadType;
}
/*FUNCTION**********************************************************************
 *
 * Function Name : Gmac_Ip_TxTimeAwareShaperInit
 * Description   : Install duration time for transmit frame
 *
 *END**************************************************************************/
static void Gmac_Ip_TxTimeAwareShaperInit(uint8 Instance,
                                          const Gmac_CtrlConfigType *Config
                                          )
{
    uint16 GateListNum;

    GMAC_DEV_ASSERT(Instance <  FEATURE_GMAC_NUM_INSTANCES);
    GMAC_DEV_ASSERT(Config != NULL_PTR);
    GMAC_DEV_ASSERT(Config->Gmac_pCtrlTxTimeAwareShaper != NULL_PTR);

    /* Fill in the data structure for time gate scheduling */
    Gmac_Ip_TxTimeAwareShaperData[Instance].ReleaseAdvanceTime = Config->Gmac_pCtrlTxTimeAwareShaper->ReleaseAdvanceTime;
    Gmac_Ip_TxTimeAwareShaperData[Instance].PreemptionClassic = Config->Gmac_pCtrlTxTimeAwareShaper->PreemptionClassic;
    Gmac_Ip_TxTimeAwareShaperData[Instance].HoldAdvanceTime = Config->Gmac_pCtrlTxTimeAwareShaper->HoldAdvanceTime;
    Gmac_Ip_TxTimeAwareShaperData[Instance].GateControlDepth = Config->Gmac_pCtrlTxTimeAwareShaper->GateControlDepth;
    Gmac_Ip_TxTimeAwareShaperData[Instance].GateControlList = Config->Gmac_pCtrlTxTimeAwareShaper->GateControlList;
    for (GateListNum = 0U; GateListNum < Gmac_Ip_TxTimeAwareShaperData[Instance].GateControlDepth; GateListNum++)
    {
        Gmac_Ip_TxTimeAwareShaperData[Instance].GateControlList[GateListNum].GateControl = Config->Gmac_pCtrlTxTimeAwareShaper->GateControlList[GateListNum].GateControl;
        Gmac_Ip_TxTimeAwareShaperData[Instance].GateControlList[GateListNum].TimeInterval = Config->Gmac_pCtrlTxTimeAwareShaper->GateControlList[GateListNum].TimeInterval;
    }

    Gmac_Ip_TxTimeAwareShaperData[Instance].BaseTimeSecond = Config->Gmac_pCtrlTxTimeAwareShaper->BaseTimeSecond;
    Gmac_Ip_TxTimeAwareShaperData[Instance].BaseTimeNanoSecond = Config->Gmac_pCtrlTxTimeAwareShaper->BaseTimeNanoSecond;
    Gmac_Ip_TxTimeAwareShaperData[Instance].CycleTimeSecond = Config->Gmac_pCtrlTxTimeAwareShaper->CycleTimeSecond;
    Gmac_Ip_TxTimeAwareShaperData[Instance].CycleTimeNanoSecond = Config->Gmac_pCtrlTxTimeAwareShaper->CycleTimeNanoSecond;
    Gmac_Ip_TxTimeAwareShaperData[Instance].ExtendedTime = Config->Gmac_pCtrlTxTimeAwareShaper->ExtendedTime;
}

#if (STD_ON == GMAC_IP_LPI_ENABLE)
/*FUNCTION**********************************************************************
 *
 * Function Name : Gmac_Ip_LPIConfigInit
 * Description   : Program Low Power Idle mode
 *
 *END**************************************************************************/
static inline void Gmac_Ip_LPIConfigInit(GMAC_Type *Base, const Gmac_Ip_ConfigType *Config)
{
    Base->MAC_LPI_CONTROL_STATUS |= Config->LPIConfig;
    Base->MAC_LPI_TIMERS_CONTROL |= GMAC_MAC_LPI_TIMERS_CONTROL_LST(Config->LPILSTimer) | GMAC_MAC_LPI_TIMERS_CONTROL_TWT(Config->LPITWTimer);
    Base->MAC_LPI_ENTRY_TIMER |= GMAC_MAC_LPI_ENTRY_TIMER_LPIET(Config->LPIEntryTimer);
}
#endif

#if (STD_ON == GMAC_SET_USER_ACCESS_ALLOWED_AVAILABLE)
/*FUNCTION**********************************************************************
 *
 * Function Name : Gmac_Ip_SetUserAccessAllowed
 * Description   : Sets the UAA bit in REG_PROT to make the Instance accessible in user mode.
 *
 *END**************************************************************************/
void Gmac_Ip_SetUserAccessAllowed(const GMAC_Type *Base)
{
    SET_USER_ACCESS_ALLOWED((uint32)Base, GMAC_PROT_MEM_U32);
}

/*FUNCTION**********************************************************************
 *
 * Function Name : Gmac_Ip_ClrUserAccessAllowed
 * Description   : Clears the UAA bit in REG_PROT to make the Instance accessible in user mode.
 *
 *END**************************************************************************/
void Gmac_Ip_ClrUserAccessAllowed(const GMAC_Type *Base)
{
    CLR_USER_ACCESS_ALLOWED((uint32)Base, GMAC_PROT_MEM_U32);
}
#endif

/*==================================================================================================
*                                        GLOBAL FUNCTIONS
==================================================================================================*/

/*FUNCTION**********************************************************************
 *
 * Function Name : Gmac_Ip_Init
 * Description   : Initializes the GMAC module
 * implements     Gmac_Ip_Init_Activity
 *END**************************************************************************/
Gmac_Ip_StatusType Gmac_Ip_Init(uint8 Instance,
                                const Gmac_CtrlConfigType *Config)
{
    GMAC_Type *Base;
    Gmac_Ip_StatusType Status;
#if (GMAC_IP_DEV_ERROR_DETECT == STD_ON)
    uint32 i;
#endif

    GMAC_DEV_ASSERT(Instance <  FEATURE_GMAC_NUM_INSTANCES);
    GMAC_DEV_ASSERT(Config                          != NULL_PTR);
    GMAC_DEV_ASSERT(Config->Gmac_pCtrlState         != NULL_PTR);
    GMAC_DEV_ASSERT(Config->Gmac_pCtrlConfig        != NULL_PTR);
    GMAC_DEV_ASSERT(Config->Gmac_paCtrlRxRingConfig != NULL_PTR);
    GMAC_DEV_ASSERT(Config->Gmac_paCtrlTxRingConfig != NULL_PTR);
    GMAC_DEV_ASSERT(Config->Gmac_pau8CtrlPhysAddr   != NULL_PTR);
    GMAC_DEV_ASSERT((Config->Gmac_pCtrlConfig->RxRingCount > 0U) && (Config->Gmac_pCtrlConfig->RxRingCount <= FEATURE_GMAC_NUM_CHANNELS));
    GMAC_DEV_ASSERT((Config->Gmac_pCtrlConfig->TxRingCount > 0U) && (Config->Gmac_pCtrlConfig->TxRingCount <= FEATURE_GMAC_NUM_CHANNELS));

#if (GMAC_IP_DEV_ERROR_DETECT == STD_ON)
    for (i = 0U; i < Config->Gmac_pCtrlConfig->RxRingCount; ++i)
    {
        GMAC_DEV_ASSERT(Config->Gmac_paCtrlRxRingConfig[i].RingDesc != NULL_PTR);
        GMAC_DEV_ASSERT(Config->Gmac_paCtrlRxRingConfig[i].RingSize > 1U);
        GMAC_DEV_ASSERT(GMAC_BUFFDESCR_IS_ALIGNED(Config->Gmac_paCtrlRxRingConfig[i].RingDesc));
        GMAC_DEV_ASSERT((Config->Gmac_paCtrlRxRingConfig[i].Buffer == NULL_PTR) || GMAC_BUFF_IS_ALIGNED(Config->Gmac_paCtrlRxRingConfig[i].Buffer));
        GMAC_DEV_ASSERT(GMAC_BUFFLEN_IS_ALIGNED(Config->Gmac_paCtrlRxRingConfig[i].BufferLen));
        GMAC_DEV_ASSERT(GMAC_RXRINGLEN_IS_BLOCK_ALIGNED((uint32)Config->Gmac_paCtrlRxRingConfig[i].RingSize * Config->Gmac_paCtrlRxRingConfig[i].BufferLen));
    }

    for (i = 0U; i < Config->Gmac_pCtrlConfig->TxRingCount; ++i)
    {
        GMAC_DEV_ASSERT(Config->Gmac_paCtrlTxRingConfig[i].RingDesc != NULL_PTR);
        GMAC_DEV_ASSERT(Config->Gmac_paCtrlTxRingConfig[i].RingSize > 1U);
        GMAC_DEV_ASSERT(GMAC_BUFFDESCR_IS_ALIGNED(Config->Gmac_paCtrlTxRingConfig[i].RingDesc));
        GMAC_DEV_ASSERT((Config->Gmac_paCtrlTxRingConfig[i].Buffer == NULL_PTR) || GMAC_BUFF_IS_ALIGNED(Config->Gmac_paCtrlTxRingConfig[i].Buffer));
        GMAC_DEV_ASSERT(GMAC_BUFFLEN_IS_ALIGNED(Config->Gmac_paCtrlTxRingConfig[i].BufferLen));
        GMAC_DEV_ASSERT(GMAC_TXRINGLEN_IS_BLOCK_ALIGNED((uint32)Config->Gmac_paCtrlTxRingConfig[i].RingSize * Config->Gmac_paCtrlTxRingConfig[i].BufferLen));
    }
#endif

    Base   = Gmac_apxBases[Instance];

    if (Instance < 1U)
    {
      #if (STD_ON == GMAC_SET_USER_ACCESS_ALLOWED_AVAILABLE)
        /* Set the UAA bit in REG_PROT to make the Instance accessible in user mode */
        OsIf_Trusted_Call1param(Gmac_Ip_SetUserAccessAllowed, Base);
      #endif
    }

    /* Initialize hardware module. */
    Status = Gmac_Ip_InitDMA(Instance, Config);

    if (Status == GMAC_STATUS_SUCCESS)
    {
#if (FEATURE_GMAC_ASP_ALL || FEATURE_GMAC_ASP_ECC)
        Gmac_Ip_InitSafetyEvents(Base, Config->Gmac_pCtrlConfig);
#endif
        Gmac_Ip_InitSubsystem(Base, Instance, Config);

#if (STD_ON == GMAC_IP_HAS_RX_L3_L4_FILTERS)
        if (Gmac_Ip_InstHasRxL3L4FilterManagement[Instance])
        {
            Gmac_Ip_InitRxL3L4Filter(Base, Config->Gmac_pCtrlConfig, Config->Gmac_paCtrlRxL3L4FilterConfig);
        }
#endif
        Gmac_Ip_TxTimeAwareShaperInit(Instance, Config);
#if (STD_ON == GMAC_IP_LPI_ENABLE)
        Gmac_Ip_LPIConfigInit(Base, Config->Gmac_pCtrlConfig);
#endif
    }

    return Status;
}

/*FUNCTION**********************************************************************
 *
 * Function Name : Gmac_Ip_EnableTimeGateScheduling
 * Description   : Ethernet GMAC enables or disables Time Gate Scheduling function.
 *
 * implements
 *END**************************************************************************/
Gmac_Ip_StatusType Gmac_Ip_EnableTimeGateScheduling(uint8 Instance, const boolean Enable)
{
    Gmac_Ip_StatusType Status = GMAC_STATUS_SUCCESS;
    boolean SwitchToSWList = FALSE;
    boolean TimeoutOccurred = FALSE;
    uint32 StartTime;
    uint32 ElapsedTime;
    uint32 TimeoutTicks;

    GMAC_DEV_ASSERT(Instance <  FEATURE_GMAC_NUM_INSTANCES);

    if ((Gmac_apxBases[Instance]->MTL_EST_CONTROL & GMAC_MTL_EST_CONTROL_EEST_MASK) != GMAC_MTL_EST_CONTROL_EEST_MASK)      /* time gating is disabled */
    {
        if (TRUE == Enable)
        {
            /* Configure time gate scheduling before enabling, otherwise BTR error will be reported. */
            Status = Gmac_Ip_ConfigTimeGateScheduling(Instance);
            Gmac_apxBases[Instance]->MTL_EST_CONTROL |= (GMAC_MTL_EST_CONTROL_SSWL(1U) | GMAC_MTL_EST_CONTROL_CTOV(1U) | GMAC_MTL_EST_CONTROL_EEST(1U));

            GMAC_StartTimeOut(&StartTime, &ElapsedTime, &TimeoutTicks, GMAC_TIMEOUT_VALUE_US);
            do
            {
                SwitchToSWList = (((Gmac_apxBases[Instance]->MTL_EST_CONTROL & GMAC_MTL_EST_CONTROL_SSWL_MASK) == 0U) ? ((boolean)TRUE) : ((boolean)FALSE));
                TimeoutOccurred = GMAC_TimeoutExpired(&StartTime, &ElapsedTime, TimeoutTicks);
            }
            while (!SwitchToSWList && !TimeoutOccurred);

            if ((TimeoutOccurred) || (GMAC_STATUS_SUCCESS != Status) || ((Gmac_apxBases[Instance]->MTL_EST_STATUS & GMAC_MTL_EST_STATUS_BTRE_MASK) != 0U))
            {
                Status = GMAC_STATUS_ERROR;
            }
        }
    }
    else    /* time gating is enabled */
    {
        if (FALSE == Enable)
        {
            Gmac_apxBases[Instance]->MTL_EST_CONTROL &= ~GMAC_MTL_EST_CONTROL_EEST(1U);    /* Disable time gating */
        }
    }

    return Status;
}
/*FUNCTION**********************************************************************
 *
 * Function Name : Gmac_Ip_Deinit
 * Description   : Deinitializes the GMAC module
 * implements     Gmac_Ip_Deinit_Activity
 *END**************************************************************************/
void Gmac_Ip_Deinit(uint8 Instance)
{
    GMAC_Type *Base;

    GMAC_DEV_ASSERT(Instance <  FEATURE_GMAC_NUM_INSTANCES);

    Base = Gmac_apxBases[Instance];

    /* Reset controller */
    Base->DMA_MODE |= GMAC_DMA_MODE_SWR_MASK;

    if (Instance < 1U)
    {
      #if (STD_ON == GMAC_SET_USER_ACCESS_ALLOWED_AVAILABLE)
        /* Clear the UAA bit in REG_PROT to reset the elevation requirement */
        OsIf_Trusted_Call1param(Gmac_Ip_ClrUserAccessAllowed, Base);
      #endif
    }

    /* Reset state variables */
    Gmac_apxState[Instance] = NULL_PTR;
}

/*FUNCTION**********************************************************************
 *
 * Function Name : Gmac_Ip_GetPowerState
 * Description   : Gets the current power state of the GMAC module
 *END**************************************************************************/
Gmac_Ip_PowerStateType Gmac_Ip_GetPowerState(uint8 Instance)
{
    const GMAC_Type *Base;

    GMAC_DEV_ASSERT(Instance <  FEATURE_GMAC_NUM_INSTANCES);

    Base = Gmac_apxBases[Instance];
    return GMAC_GetPowerState(Base);
}

/*FUNCTION**********************************************************************
 *
 * Function Name : Gmac_Ip_SetPowerState
 * Description   : Sets the power state of the GMAC module
 *END**************************************************************************/
void Gmac_Ip_SetPowerState(uint8 Instance, Gmac_Ip_PowerStateType PowerState)
{
    GMAC_Type *Base;

    GMAC_DEV_ASSERT(Instance <  FEATURE_GMAC_NUM_INSTANCES);

    Base = Gmac_apxBases[Instance];
    GMAC_SetPowerState(Base, PowerState);
}

/*FUNCTION**********************************************************************
 *
 * Function Name : Gmac_Ip_EnableController
 * Description   : Enables all Configured transmit and receive buffers and then enables the controller
 *END**************************************************************************/
void Gmac_Ip_EnableController(uint8 Instance)
{
    uint32 i;

    /* Start all configured TxDMA channels */
    for (i = 0U; i < Gmac_apxState[Instance]->TxRingCount; i++)
    {
        Gmac_apxChBases[Instance][i]->DMA_TX_CONTROL |= GMAC_DMA_CH0_TX_CONTROL_ST_MASK;
    }

    /* Start all configured RxDMA channels */
    for (i = 0U; i < Gmac_apxState[Instance]->RxRingCount; i++)
    {
        Gmac_apxChBases[Instance][i]->DMA_RX_CONTROL |= GMAC_DMA_CH0_RX_CONTROL_SR_MASK;
    }

    /* Enable the MAC transmitter and receiver */
    Gmac_apxBases[Instance]->MAC_CONFIGURATION |= (GMAC_MAC_CONFIGURATION_TE_MASK | GMAC_MAC_CONFIGURATION_RE_MASK);
}

/*FUNCTION**********************************************************************
 *
 * Function Name : Gmac_Ip_DisableController
 * Description   : Disables the controller and resets all the configured transmit and receive buffers
 *END**************************************************************************/
Gmac_Ip_StatusType Gmac_Ip_DisableController(uint8 Instance)
{
    Gmac_Ip_StatusType Status;
    uint32 i;

    /* Stop all configured TxDMA channels and flush the corresponding MTL queues */
    for (i = 0U; i < Gmac_apxState[Instance]->TxRingCount; i++)
    {
        /* Stop the TxDMA channel (This will set flag DMA_CHi_Status[TPS]) */
        Gmac_apxChBases[Instance][i]->DMA_TX_CONTROL &= ~GMAC_DMA_CH0_TX_CONTROL_ST_MASK;

        /* Flush the corresponding MTL Tx Queue (Channels and queues are mapped 1:1) */
        Gmac_apxQueueBases[Instance][i]->MTL_TXQ_OPERATION_MODE |= GMAC_MTL_TXQ0_OPERATION_MODE_FTQ_MASK;
    }

    /* Make sure all configured MTL queues are now empty */
    Status = Gmac_Ip_CheckMTLEmpty(Instance, Gmac_apxState[Instance]->TxRingCount, (boolean)TRUE);

    if (GMAC_STATUS_SUCCESS == Status)
    {
        /* Disable the MAC transmitter and receiver */
        Gmac_apxBases[Instance]->MAC_CONFIGURATION &= ~(GMAC_MAC_CONFIGURATION_TE_MASK | GMAC_MAC_CONFIGURATION_RE_MASK);

        /* Stop all configured RxDMA channels and flush the corresponding MTL queues */
        for (i = 0U; i < Gmac_apxState[Instance]->RxRingCount; i++)
        {
            /* Stop the RxDMA channel (This will set flag DMA_CHi_Status[RPS]) */
            Gmac_apxChBases[Instance][i]->DMA_RX_CONTROL &= ~GMAC_DMA_CH0_RX_CONTROL_SR_MASK;

            /* Flush the corresponding MTL Rx Queue (Channels and queues are not necessarily mapped 1:1) */
            Gmac_apxChBases[Instance][i]->DMA_RX_CONTROL |= GMAC_DMA_CH0_RX_CONTROL_RPF_MASK;
        }

        Status = Gmac_Ip_CheckMTLEmpty(Instance, Gmac_apxState[Instance]->RxRingCount, (boolean)FALSE);

        if (GMAC_STATUS_SUCCESS == Status)
        {
            /* Restore all Tx buffer addresses, clear all pending Tx requests and unlock all Tx buffers */
            Gmac_Ip_RestoreTxDescr(Instance);

            /* Restore all Rx buffer addreses and clear all pending Rx requests */
            Gmac_Ip_RestoreRxDescr(Instance);
        }
    }

    return Status;
}

/*FUNCTION**********************************************************************
 *
 * Function Name : Gmac_Ip_SetSpeed
 * Description   : Sets the speed of the MII interface
 * implements     Gmac_Ip_SetSpeed_Activity
 *END**************************************************************************/
void Gmac_Ip_SetSpeed(uint8 Instance, Gmac_Ip_SpeedType Speed)
{
    GMAC_Type *Base;

    GMAC_DEV_ASSERT(Instance <  FEATURE_GMAC_NUM_INSTANCES);

    Base = Gmac_apxBases[Instance];
    GMAC_SetSpeed(Base, Speed);
}

/*FUNCTION**********************************************************************
 *
 * Function Name : Gmac_Ip_GetTxBuff
 * Description   : Provides a transmit buffer to be used by the application for transmission.
 *END**************************************************************************/
Gmac_Ip_StatusType Gmac_Ip_GetTxBuff(uint8 Instance,
                                     uint8 Ring,
                                     Gmac_Ip_BufferType * Buff,
                                     uint16 * BuffId)
{
    Gmac_Ip_BufferDescriptorType *Bd;
    const Gmac_Ip_ChannelType *ChBase;
    Gmac_Ip_BufferDescriptorType * ListBd;
    Gmac_Ip_StatusType Status = GMAC_STATUS_SUCCESS;

    GMAC_DEV_ASSERT(Instance <  FEATURE_GMAC_NUM_INSTANCES);
    GMAC_DEV_ASSERT(Gmac_apxState[Instance] != NULL_PTR);
    GMAC_DEV_ASSERT(Ring < Gmac_apxState[Instance]->TxRingCount);
    GMAC_DEV_ASSERT(Buff != NULL_PTR);

    ChBase = Gmac_apxChBases[Instance][Ring];

    Bd = Gmac_apxState[Instance]->TxCurrentDesc[Ring];
    ListBd = (Gmac_Ip_BufferDescriptorType *)((Gmac_Ip_PtrSizeType)ChBase->DMA_TXDESC_LIST_ADDRESS);

    if (((Bd->Des3 & GMAC_TDES3_OWN_MASK) != 0U) ||
        ((Bd->Info1 & GMAC_INFO1_LOCKED_MASK) != 0U))
    {
        Status = GMAC_STATUS_TX_BUFF_BUSY;
    }
    else
    {
#if (GMAC_TX_SPORADIC_BIG_BUFFERS == STD_OFF)
        if (Buff->Length > (Bd->Info1 & GMAC_INFO1_LENGTH_MASK))
        {
            Status = GMAC_STATUS_TX_BUFF_OVERFLOW;
            Buff->Length = (uint16)(Bd->Info1 & GMAC_INFO1_LENGTH_MASK);
        }
        else
        {
#else
        /* The case where a larger packet than the Ethernet frame length is requested - return OVERFLOW */
        if (Buff->Length > 1536U)
        {
            Status = GMAC_STATUS_TX_BUFF_OVERFLOW;
            Buff->Length = Gmac_apxState[Instance]->TxBigBufferLength;
        }
        /* The case where a larger packet than the internal data buffer is requested and there is no big buffer available - return BUSY */
        else if  ((Gmac_apxState[Instance]->TxBigBufferInUse == Gmac_apxState[Instance]->TxBigBufferCount) &&
        (Buff->Length > (Bd->Info1 & GMAC_INFO1_LENGTH_MASK)))
        {
            Status = GMAC_STATUS_TX_BUFF_BUSY;
            Buff->Length = Gmac_apxState[Instance]->TxBigBufferLength;
        }
        /* The case where a larger packet than the internal data buffer is requested, but the requested length of packet is larger than the big data buffer allocation - return OVF */
        else if (((Gmac_apxState[Instance]->TxBigBufferInUse < Gmac_apxState[Instance]->TxBigBufferCount)) &&
           (Buff->Length > Gmac_apxState[Instance]->TxBigBufferLength))
        {
            Status = GMAC_STATUS_TX_BUFF_OVERFLOW;
            Buff->Length = Gmac_apxState[Instance]->TxBigBufferLength;
        }
        else
        {
#endif

#if (GMAC_IP_HAS_EXTERNAL_TX_BUFFERS == STD_ON)
            if (!Gmac_Ip_InstHasExternalTxBufferManagement[Instance])
            {
#endif
#if (GMAC_TX_SPORADIC_BIG_BUFFERS == STD_ON)
                if (Buff->Length <= (Bd->Info1 & GMAC_INFO1_LENGTH_MASK))
                {
#endif
                    /* Relies on function "Gmac_Ip_GetTransmitStatus" to restore the Buffer address pointer */
                    Buff->Data   = (uint8 *)((Gmac_Ip_PtrSizeType)Bd->Des0);
                    Buff->Length = (uint16)(Bd->Info1 & GMAC_INFO1_LENGTH_MASK);
#if (GMAC_TX_SPORADIC_BIG_BUFFERS == STD_ON)
                }
                else
                {
                    /* Save the initial data buffer address to restore when the transfer is finished.*/
                    Bd->Padding0 = Bd->Des0;
                    /* Save the initial data buffer length to restore when the transfer is finished.*/
                    Bd->Padding1 = Bd->Info1 & GMAC_INFO1_LENGTH_MASK;
                    /* Return the big buffer address and the length to the upper layer to fill the payload */
                    Buff->Data   = (uint8 *)((Gmac_Ip_PtrSizeType)Gmac_apxState[Instance]->TxBigBufferAddress + (Gmac_apxState[Instance]->TxBigBufferInUse * Gmac_apxState[Instance]->TxBigBufferLength));
                    Buff->Length = (uint16)( Buff->Length & GMAC_INFO1_LENGTH_MASK);
                    /* Clean the Info1 ex length field*/
                    Bd->Info1 &= ~GMAC_INFO1_LENGTH_MASK;
                    /* Set the new length of the buffer */
                    Bd->Info1 = (uint32)((uint32)(Buff->Length & GMAC_INFO1_LENGTH_MASK));
                    Gmac_apxState[Instance]->TxBigBufferInUse++;
                }
#endif
                Bd->Info1 |= GMAC_INFO1_LOCKED_MASK;

                if (BuffId != NULL_PTR)
                {
                    *BuffId = (uint16)((sint32)(Bd - ListBd));
                }

                Gmac_apxState[Instance]->TxCurrentDesc[Ring]++;
                if ((Gmac_Ip_PtrSizeType)Gmac_apxState[Instance]->TxCurrentDesc[Ring] >=
                    (Gmac_Ip_PtrSizeType)&ListBd[ChBase->DMA_TXDESC_RING_LENGTH + 1UL])
                {
                    Gmac_apxState[Instance]->TxCurrentDesc[Ring] = ListBd;
                }
#if (GMAC_IP_HAS_EXTERNAL_TX_BUFFERS == STD_ON)
            }
#endif
        }
        }

    return Status;
}

/*FUNCTION**********************************************************************
 *
 * Function Name : Gmac_Ip_GetTxMultiBuff
 * Description   : Provides multi transmit buffer to be used by the application for transmission.
 * implements Gmac_Ip_GetTxMultiBuff_Activity
 *END**************************************************************************/
Gmac_Ip_StatusType Gmac_Ip_GetTxMultiBuff(uint8 Instance,
                                                  uint8 ring,
                                                  uint16 NumBuffers,
                                                  const uint16 BufferLength[],
                                                  uint16 *buffId)
{
    Gmac_Ip_BufferDescriptorType *Bd;
    const Gmac_Ip_ChannelType *ChBase;
    Gmac_Ip_BufferDescriptorType * ListBd;
    Gmac_Ip_StatusType Status = GMAC_STATUS_SUCCESS;
    uint16 FreeBuffers = 0U;

    GMAC_DEV_ASSERT(Instance <  FEATURE_GMAC_NUM_INSTANCES);
    GMAC_DEV_ASSERT(Gmac_apxState[Instance] != NULL_PTR);
    GMAC_DEV_ASSERT(buffId != NULL_PTR);
    GMAC_DEV_ASSERT(ring < Gmac_apxState[Instance]->TxRingCount);

    ChBase = Gmac_apxChBases[Instance][ring];
    Bd = Gmac_apxState[Instance]->TxCurrentDesc[ring];
    ListBd = (Gmac_Ip_BufferDescriptorType *)((Gmac_Ip_PtrSizeType)ChBase->DMA_TXDESC_LIST_ADDRESS);

    while ((FreeBuffers < NumBuffers) && (GMAC_STATUS_SUCCESS == Status))
    {
        if (((Bd->Des3 & GMAC_TDES3_OWN_MASK) != 0U) ||
            ((Bd->Info1 & GMAC_INFO1_LOCKED_MASK) != 0U))
        {
            Status = GMAC_STATUS_TX_BUFF_BUSY;
        }
        else
        {
            if (BufferLength[FreeBuffers] > (Bd->Info1 & GMAC_INFO1_LENGTH_MASK))
            {
                Status = GMAC_STATUS_TX_BUFF_OVERFLOW;
            }
            else
            {
                FreeBuffers++;
                Bd++;
                if ((Gmac_Ip_PtrSizeType)Bd >= (Gmac_Ip_PtrSizeType)&ListBd[ChBase->DMA_TXDESC_RING_LENGTH + 1UL])
                {
                    Bd = ListBd;
                }
            }
        }
    }

    if (FreeBuffers == NumBuffers)
    {
        *buffId = (uint16)((sint32)(Gmac_apxState[Instance]->TxCurrentDesc[ring] - ListBd));
    }

    return Status;
}

/*FUNCTION**********************************************************************
 *
 * Function Name : Gmac_Ip_SendFrame
 * Description   : Sends an Ethernet frame
 * implements     Gmac_Ip_SendFrame_Activity
 *END**************************************************************************/
Gmac_Ip_StatusType Gmac_Ip_SendFrame(uint8 Instance,
                                     uint8 Ring,
                                     const Gmac_Ip_BufferType * Buff,
                                     const Gmac_Ip_TxOptionsType * Options)
{
    Gmac_Ip_ChannelType *Base;
    Gmac_Ip_BufferDescriptorType *Bd;
    Gmac_Ip_BufferDescriptorType *ListBd;
    Gmac_Ip_StatusType Status = GMAC_STATUS_SUCCESS;
#if (STD_ON == GMAC_HAS_CACHE_MANAGEMENT)
    Std_ReturnType CacheStatus = E_NOT_OK;
#endif
    GMAC_DEV_ASSERT(Instance <  FEATURE_GMAC_NUM_INSTANCES);
    GMAC_DEV_ASSERT(Gmac_apxState[Instance] != NULL_PTR);
    GMAC_DEV_ASSERT(Ring < Gmac_apxState[Instance]->TxRingCount);
    GMAC_DEV_ASSERT(Buff != NULL_PTR);
    GMAC_DEV_ASSERT(Buff->Data != NULL_PTR);
    GMAC_DEV_ASSERT(Buff->Length > 0U);

    Base = Gmac_apxChBases[Instance][Ring];

    Bd = (Gmac_Ip_BufferDescriptorType *)((Gmac_Ip_PtrSizeType)Base->DMA_TXDESC_TAIL_POINTER);
    ListBd = (Gmac_Ip_BufferDescriptorType *)((Gmac_Ip_PtrSizeType)Base->DMA_TXDESC_LIST_ADDRESS);

    if ((Bd->Des3 & GMAC_TDES3_OWN_MASK) != 0U)
    {
        Status = GMAC_STATUS_TX_QUEUE_FULL;
    }
    else
    {
        Bd->Des0 = (uint32)(Gmac_Ip_PtrSizeType)Buff->Data;
        Bd->Des2 = (uint32)Buff->Length | GMAC_TDES2_IOC_MASK | GMAC_TDES2_TTSE_MASK;
        Bd->Info0 = (uint32)(Gmac_Ip_PtrSizeType)Buff->Data;
        /* Barrier which ensures that DES0, DES1, DES2 are updated before DES3. */
        MCAL_DATA_SYNC_BARRIER();

        Bd->Des3 = GMAC_TDES3_FD_MASK | GMAC_TDES3_LD_MASK | (uint32)Buff->Length;

        if (Options != NULL_PTR)
        {
            if (Options->NoInt)
            {
                Bd->Des2 &= ~GMAC_TDES2_IOC_MASK;
            }
            Bd->Des3 |= GMAC_TDES3_CPC(Options->CrcPadIns) |
                        GMAC_TDES3_CIC(Options->ChecksumIns);
        }

        /* GMAC_TDES3_OWN_MASK should be written at the last step in the sequence of writing BD. */
        Bd->Des3 |= GMAC_TDES3_OWN_MASK;

        Bd++;

        /* Issued DMB Before */
        MCAL_DATA_SYNC_BARRIER();

#if (STD_ON == GMAC_HAS_CACHE_MANAGEMENT)
        /* Before sending, Flush + Invalidate cache in order write back the contents to main memory and mark the cache lines as invalid so that
        the future reads will be done from the memory. */
        CacheStatus = Cache_Ip_CleanByAddr(CacheType, CACHE_IP_DATA, TRUE,(uint32) Buff->Data, Buff->Length);

        if (E_NOT_OK == CacheStatus)
        {
            Status = GMAC_STATUS_CACHE_ERROR;
        }
        else
        {
#endif
        Base->DMA_TXDESC_TAIL_POINTER = (uint32)(Gmac_Ip_PtrSizeType)(((Gmac_Ip_PtrSizeType)Bd >= (Gmac_Ip_PtrSizeType)&ListBd[Base->DMA_TXDESC_RING_LENGTH + 1UL])? ListBd : Bd);
#if (STD_ON == GMAC_HAS_CACHE_MANAGEMENT)
        }/* E_NOT_OK == CacheStatus */
#endif
    }
    return Status;
}

/*FUNCTION**********************************************************************
 *
 * Function Name : Gmac_Ip_SendMultiBufferFrame
 * Description   : Sends an Ethernet frame composed out of multiple buffers (not necessarily contiguous)
 * implements Gmac_Ip_SendMultiBufferFrame_Activity
 *END**************************************************************************/
Gmac_Ip_StatusType Gmac_Ip_SendMultiBufferFrame(uint8 Instance,
                                                uint8 Ring,
                                                const Gmac_Ip_BufferType Buffers[],
                                                const Gmac_Ip_TxOptionsType *Options,
                                                uint32 NumBuffers)
{
    Gmac_Ip_ChannelType *Base;
    Gmac_Ip_BufferDescriptorType *Bd;
    Gmac_Ip_BufferDescriptorType *ListBd;
    Gmac_Ip_BufferDescriptorType *FirstBd, *LastBd;
    Gmac_Ip_StatusType Status = GMAC_STATUS_SUCCESS;
    uint32 i = 0U;
    uint32 RingLength = 0U;
#if (STD_ON == GMAC_HAS_CACHE_MANAGEMENT)
    Std_ReturnType CacheStatus = E_NOT_OK;
#endif
    boolean DeAllocate = FALSE;

    GMAC_DEV_ASSERT(Instance <  FEATURE_GMAC_NUM_INSTANCES);
    GMAC_DEV_ASSERT(Gmac_apxState[Instance] != NULL_PTR);
    GMAC_DEV_ASSERT(Ring < Gmac_apxState[Instance]->TxRingCount);
    GMAC_DEV_ASSERT(Buffers != NULL_PTR);
    GMAC_DEV_ASSERT(Options != NULL_PTR);
    GMAC_DEV_ASSERT(NumBuffers > 0U);

    Base       = Gmac_apxChBases[Instance][Ring];
    Bd         = (Gmac_Ip_BufferDescriptorType *)((Gmac_Ip_PtrSizeType)Base->DMA_TXDESC_TAIL_POINTER);
    ListBd     = (Gmac_Ip_BufferDescriptorType *)((Gmac_Ip_PtrSizeType)Base->DMA_TXDESC_LIST_ADDRESS);
    RingLength = Base->DMA_TXDESC_RING_LENGTH;

    GMAC_DEV_ASSERT(NumBuffers <= RingLength);


    FirstBd = Bd;
    LastBd  = Bd;
    while (i < NumBuffers)
    {
        GMAC_DEV_ASSERT(Buffers[i].Data != NULL_PTR);
        GMAC_DEV_ASSERT(Buffers[i].Length > 0U);

        if ((Bd->Des3 & GMAC_TDES3_OWN_MASK) != 0U)
        {
            Status = GMAC_STATUS_TX_QUEUE_FULL;
            break;
        }
        else
        {
            Bd->Des0  = (uint32)(Gmac_Ip_PtrSizeType)Buffers[i].Data;
            Bd->Des2  = (uint32)Buffers[i].Length;
            Bd->Info0 = (uint32)(Gmac_Ip_PtrSizeType)Buffers[i].Data;
            Bd->Des3  = (uint32)Buffers[i].Length | ((Bd == FirstBd)? 0U : GMAC_TDES3_OWN_MASK);

            LastBd = Bd;
            ++Bd;
        }

        Bd = ((Gmac_Ip_PtrSizeType)Bd >= (Gmac_Ip_PtrSizeType)&ListBd[RingLength + 1UL])? ListBd : Bd;

        ++i;
    }

    if (i == NumBuffers)
    {
        LastBd->Des2  |= GMAC_TDES2_TTSE_MASK | ((Options->NoInt == TRUE)? 0U : GMAC_TDES2_IOC_MASK);
        LastBd->Des3  |= GMAC_TDES3_LD_MASK;
        FirstBd->Des3 |= GMAC_TDES3_FD_MASK |
                         GMAC_TDES3_OWN_MASK |
                         GMAC_TDES3_CPC(Options->CrcPadIns) |
                         GMAC_TDES3_CIC(Options->ChecksumIns);

        /* Issued DMB Before */
        MCAL_DATA_SYNC_BARRIER();
#if (STD_ON == GMAC_HAS_CACHE_MANAGEMENT)
        /* Before sending, Flush + Invalidate cache in order write back the contents to main memory and mark the cache lines as invalid so that
        the future reads will be done from the memory. */
        for (i = 0U; i < NumBuffers; i++)
        {
            CacheStatus = Cache_Ip_CleanByAddr(CacheType, CACHE_IP_DATA, TRUE,(uint32)Buffers[i].Data, (uint32)Buffers[i].Length);
            if (E_NOT_OK == CacheStatus)
            {
                DeAllocate = TRUE;
                break;
            }

        }

        if (E_NOT_OK == CacheStatus)
        {
            Status = GMAC_STATUS_CACHE_ERROR;
        }
        else
        {
#endif
        Base->DMA_TXDESC_TAIL_POINTER = (uint32)(Gmac_Ip_PtrSizeType)Bd;
#if (STD_ON == GMAC_HAS_CACHE_MANAGEMENT)
        }
#endif
    }
    else
    {
        DeAllocate = TRUE;
    }

    /* This operation can happen when there are no enough descriptors for all the buffers or when cache operation failed */
    if (DeAllocate)
    {
        /* Clear the previously set OWN bits when the ring is full. Otherwise, future calls
         * on this ring will always (erroneously) believe that it is full. */
        while (Bd != FirstBd)
        {
            --Bd;

            Bd = ((Gmac_Ip_PtrSizeType)Bd < (Gmac_Ip_PtrSizeType)ListBd)? &ListBd[RingLength] : Bd;

            Bd->Des3 &= ~GMAC_TDES3_OWN_MASK;
        }
    }

    return Status;
}

/*FUNCTION**********************************************************************
 *
 * Function Name : Gmac_Ip_ReadFrame
 * Description   : Reads a received Ethernet frame
 * implements     Gmac_Ip_ReadFrame_Activity
 *END**************************************************************************/
Gmac_Ip_StatusType Gmac_Ip_ReadFrame(uint8 Instance,
                                     uint8 Ring,
                                     Gmac_Ip_BufferType * Buff,
                                     Gmac_Ip_RxInfoType * Info)
{
    const Gmac_Ip_ChannelType *ChBase;
    Gmac_Ip_BufferDescriptorType *Bd;
    Gmac_Ip_BufferDescriptorType *ListBd;
    Gmac_Ip_StatusType Status = GMAC_STATUS_SUCCESS;
#if (GMAC_RX_SPORADIC_BIG_BUFFERS == STD_ON)
    uint16 bufferLength = 0U;
    volatile uint16 countOfMiniFrames= 0U;
    uint16 startingPoint = 0u;
    uint16 index = 0U;
    uint8* dataBufferReceived;
    boolean bigBufferPassed = FALSE;
    boolean endOfPacketFound = TRUE;
#endif

#if (STD_ON == GMAC_HAS_CACHE_MANAGEMENT)
    Std_ReturnType CacheStatus = E_NOT_OK;
#endif

    GMAC_DEV_ASSERT(Instance <  FEATURE_GMAC_NUM_INSTANCES);
    GMAC_DEV_ASSERT(Gmac_apxState[Instance] != NULL_PTR);
    GMAC_DEV_ASSERT(Ring < Gmac_apxState[Instance]->RxRingCount);
    GMAC_DEV_ASSERT(Buff != NULL_PTR);

    ChBase = Gmac_apxChBases[Instance][Ring];

    Bd = Gmac_apxState[Instance]->RxCurrentDesc[Ring];
    ListBd = (Gmac_Ip_BufferDescriptorType *)((Gmac_Ip_PtrSizeType)ChBase->DMA_RXDESC_LIST_ADDRESS);

    if (((Bd->Des3 & GMAC_RDES3_OWN_MASK) != 0U) ||
        ((Bd->Info1 & GMAC_INFO1_CONSUMED_MASK) != 0U) ||
         (Bd->Info0 == 0U))
    {
        Status = GMAC_STATUS_RX_QUEUE_EMPTY;
    }
    else
    {

#if (STD_ON == GMAC_HAS_CACHE_MANAGEMENT)
        /* Mark the cache lines where external data buffers are placed as invalid in order to get the new data from data buffers from memory. */
        CacheStatus =  Cache_Ip_InvalidateByAddr(CacheType, CACHE_IP_DATA, (uint32)Bd->Info0, Bd->Info1 & GMAC_INFO1_LENGTH_MASK);
        if (E_NOT_OK == CacheStatus)
        {
            Status = GMAC_STATUS_CACHE_ERROR;
        }
        else
        {
#endif
#if (GMAC_RX_SPORADIC_BIG_BUFFERS == STD_ON)
            /* This condition checks if there are multiple descriptors in which a large packet has been splitted */
            if (((Bd->Des3 & GMAC_RDES3_FD_MASK) != 0U) && ((Bd->Des3 & GMAC_RDES3_LD_MASK) == 0U))
            {
                /*The last descriptor is not counted, but Bd variable reaches the last descritor  */
                while ((Bd->Des3 & GMAC_RDES3_LD_MASK) == (uint32)0U)
                {
                    bufferLength +=  Bd->Info1 & GMAC_INFO1_LENGTH_MASK;
                    /*Save the buffer address in case it will need to be restored. Padding0 will just keep a backup for internal data buffer for descriptors.
                    Info0 already has it information but it will be cleared later. */
                    Bd->Padding0 = Bd->Info0;
                    /* Clean the buffer descriptor information. For the last descriptor it will be done later */
                    Bd->Info0  = 0U;
                    Bd->Info1 |= GMAC_INFO1_CONSUMED_MASK;
                    /* Go to the next descriptor */
                    Bd++;
                    /* Classic check for reaching the end of the queue. Update the descriptor to the first */
                    if ((Gmac_Ip_PtrSizeType)Bd >=
                        (Gmac_Ip_PtrSizeType)&ListBd[ChBase->DMA_RXDESC_RING_LENGTH + 1UL])
                    {
                        Bd = ListBd;
                    }
                    /* Condition which checks if there was no LD bit encontered and the pointer reached the beginning - hardware problem with memory read - safety check*/
                    if (Bd == Gmac_apxState[Instance]->RxCurrentDesc[Ring] && countOfMiniFrames > 0U)
                    {
                        endOfPacketFound = FALSE;
                        Status = GMAC_STATUS_ERROR;
                        break;
                    }
                        /* Count the number of descriptors in which the packet has been divided. */
                    countOfMiniFrames++;
                }
                /* Check if while loop completed and there is space left for big buffers*/
                if (endOfPacketFound == TRUE)
                {
                    /* Save the whole length of the descriptor */
                    Bd->Padding1 = Bd->Info1 & GMAC_INFO1_LENGTH_MASK;
                    /* Set the last descriptor length to be used in copy data part*/
                    Bd->Info1 = (uint16) ((uint16)(Bd->Des3 & GMAC_RDES3_PL_MASK) - bufferLength) & GMAC_INFO1_LENGTH_MASK;
                    /* These bits indicate the byte length of the received packet that was transferred to system memory (including CRC).
                    This is the last descriptor and is valid only in this case.  */
                    bufferLength = (uint16)(Bd->Des3 & GMAC_RDES3_PL_MASK);
                    /* Save for the last frame */
                    Bd->Padding0 = Bd->Info0;
                    /* Count the last descriptor. */
                    countOfMiniFrames++;
                    /* Check if  there is no enough space in one buffer  */
                    if ((bufferLength > Gmac_apxState[Instance]->RxBigBufferLength) ||
                    /* Check if  there is no enough big buffer left */
                        (Gmac_apxState[Instance]->RxBigBufferInUse == Gmac_apxState[Instance]->RxBigBufferCount))
                    {
                        /* Advance the Current Descriptor pointer to the last one  ;
                        Used in Gmac_Ip_ProvideRxBuff API as a mark for releasing resources */
                        Gmac_apxState[Instance]->RxCurrentDesc[Ring] = Bd;
                        /* Variable used to move the Current Descriptor to the first avaialble later */
                        bigBufferPassed = FALSE;
                        Status = GMAC_STATUS_ERROR;
                    }
                    /* Case where the packet is larger than the descriptor length but there is enough space in the big buffer */
                    else if ((bufferLength < Gmac_apxState[Instance]->RxBigBufferLength) && (bufferLength > (Bd->Info1 & GMAC_INFO1_LENGTH_MASK)))
                    {
                        /* The starting point in the Big Buffer Allocated. Depends on the number of Buffers already used in the driver (RxBigBufferInUse) */
                        startingPoint = Gmac_apxState[Instance]->RxBigBufferInUse * Gmac_apxState[Instance]->RxBigBufferLength;
                        /* Set the packet length calculated beforehand*/
                        Buff->Length = bufferLength;
                        /* Set the packet address */
                        Buff->Data = (uint8 *) ((Gmac_Ip_PtrSizeType) &Gmac_apxState[Instance]->RxBigBufferAddress[startingPoint]);
                        bigBufferPassed = TRUE;

                        /*  RxCurrentDesc is used to navigate through the descriptors of the current packet */
                        while (countOfMiniFrames > 0U)
                        {
                            countOfMiniFrames--;
                            /* Get the current data buffer length*/
                            bufferLength =  Gmac_apxState[Instance]->RxCurrentDesc[Ring]->Info1 & GMAC_INFO1_LENGTH_MASK;
                            /* Get an address to the data buffer where the data was received and copy from here to the Big Buffer allocated*/
                            dataBufferReceived = (uint8*)Gmac_apxState[Instance]->RxCurrentDesc[Ring]->Des0;
                            /* |__________|_______________|____________________|
                                        ^starting point
                                                        ^startingpoint + each buffer length (operation done after each copy)
                            */
                            for (index = 0U; index < bufferLength; index++)
                            {
                                Gmac_apxState[Instance]->RxBigBufferAddress[startingPoint + index] = *dataBufferReceived;
                                dataBufferReceived++;
                            }
                            /* Advance the location in the big buffer */
                            startingPoint += bufferLength;
                            /* Go to the next descriptor which contains a piece of the large packet */
                            Gmac_apxState[Instance]->RxCurrentDesc[Ring]++;
                            /* Classic check for reaching the end of the queue. Update the descriptor to the first */
                            if ((Gmac_Ip_PtrSizeType)Gmac_apxState[Instance]->RxCurrentDesc[Ring] >=
                                (Gmac_Ip_PtrSizeType)&ListBd[ChBase->DMA_RXDESC_RING_LENGTH + 1UL])
                            {
                                Gmac_apxState[Instance]->RxCurrentDesc[Ring] = ListBd;
                            }
                            /* Reaching the last descriptor */
                            if (countOfMiniFrames == 1U)
                            {
                            /* The last piece of a packet can have a different length than the descriptor. Here the correct value is restored to the backup length field Info1*/
                                Gmac_apxState[Instance]->RxCurrentDesc[Ring]->Info1 &= ~GMAC_INFO1_LENGTH_MASK;
                                Gmac_apxState[Instance]->RxCurrentDesc[Ring]->Info1 |= Gmac_apxState[Instance]->RxCurrentDesc[Ring]->Padding1;
                            }
                        }
                        /* Lock one buffer in the the Big Buffer */
                        Gmac_apxState[Instance]->RxBigBufferInUse++;
                    }
                }

                /*  error occured and while loop didn't complete properly */
                else
                {
                    /* Set this flag in order to ensure that the pointer to the first available descriptor is updated*/
                    bigBufferPassed = FALSE;
                    Status = GMAC_STATUS_ERROR;
                }

            }
            /*This is the case when only one packet is received and fitted in one descriptor */
            else if (((Bd->Des3 & GMAC_RDES3_FD_MASK) != 0U) && ((Bd->Des3 & GMAC_RDES3_LD_MASK) != 0U))
            {
                /* Save for the last frame to be correctly updated in the Gmac_Ip_ProvideRxBuffer */
                Bd->Padding0 = Bd->Info0;
                bigBufferPassed = FALSE;
#endif
                Buff->Data = (uint8 *)((Gmac_Ip_PtrSizeType)Bd->Info0);
                Buff->Length = (uint16)(Bd->Des3 & GMAC_RDES3_PL_MASK);
#if (GMAC_RX_SPORADIC_BIG_BUFFERS == STD_ON)
            }
            else
            {
                bigBufferPassed = FALSE;
                Status = GMAC_STATUS_ERROR;
            }

            if (Status == GMAC_STATUS_ERROR)
            {
                /* Return NULL as a pointer and 0 length */
                Buff->Data = NULL_PTR;
                Buff->Length = 0U;
            }
#endif

#ifdef MCAL_ENABLE_FAULT_INJECTION
        MCAL_FAULT_INJECTION_POINT(ETH_CHANGE_BUffER_LENGTH_FIP_1);
#endif
#if (GMAC_RX_SPORADIC_BIG_BUFFERS == STD_OFF)

            /* According to requirement CPR_RTD_00284.eth */
            if (Buff->Length > (uint16)(Bd->Info1 & GMAC_INFO1_LENGTH_MASK))
            {
                Buff->Length = (uint16)(Bd->Info1 & GMAC_INFO1_LENGTH_MASK);
            }
#endif
            /* This part is applicable for last descriptor (LD BIT SET)*/
            Bd->Info0  = 0U;
            Bd->Info1 |= GMAC_INFO1_CONSUMED_MASK;

            if (Info != NULL_PTR)
            {
                /* CE GP RWT OE RE DE*/
                Info->ErrMask = Bd->Des3 & GMAC_RX_STAT_ERR_MASK;
#if (GMAC_RX_SPORADIC_BIG_BUFFERS == STD_ON)
                /* In case there is a large packet and the Big Buffer feature is enabled, return also an extra error to be used in upper layer */
                if (Status == GMAC_STATUS_ERROR && Buff->Data == NULL_PTR && Buff->Length == 0U)
                {
                    Info->ErrMask |= GMAC_RX_TOO_LARGE_FRAME;
                }
#endif
                Info->PktLen = Buff->Length;
                /* This bit is valid only when the LD bit of RDES3 is set.*/
                if ((Bd->Des3 & GMAC_RDES3_RS1V_MASK) != 0U)
                {
                    Info->IpHeaderErr = ((Bd->Des1 & GMAC_RDES1_IPHE_MASK) != 0U);
                    Info->IpPayloadErr = ((Bd->Des1 & GMAC_RDES1_IPCE_MASK) != 0U);
                    Info->Ipv4 = ((Bd->Des1 & GMAC_RDES1_IPV4_MASK) != 0U);
                    Info->Ipv6 = ((Bd->Des1 & GMAC_RDES1_IPV6_MASK) != 0U);
                    Info->PayloadType = Gmac_Ip_GetPayloadType(Bd->Des1 & GMAC_RDES1_PT_MASK);
                }
                /* This bit is valid only when the LD bit of RDES3 is set.*/
                if ((Bd->Des3 & GMAC_RDES3_RS0V_MASK) != 0U)
                {
                    Info->OuterVlanTag = (uint16)(Bd->Des0 & GMAC_RDES0_OVT_MASK);
                    Info->InnerVlanTag = (uint16)((Bd->Des0 & GMAC_RDES0_IVT_MASK) >>
                                        GMAC_RDES0_IVT_SHIFT);
                }
                else
                {
                    Info->OuterVlanTag = 0U;
                    Info->InnerVlanTag = 0U;
                }

                Gmac_Ip_ReadTimeStampInfo(Instance, Ring, Info);
            }
#if (GMAC_RX_SPORADIC_BIG_BUFFERS == STD_ON)
            /* This check is useful because the advance of the  RxCurrentDesc to the first available descriptor
               was done in the data copy part and for the rest of cases it must be done here*/
            if (bigBufferPassed == FALSE)
#endif
            {
                Gmac_apxState[Instance]->RxCurrentDesc[Ring]++;

                if ((Gmac_Ip_PtrSizeType)Gmac_apxState[Instance]->RxCurrentDesc[Ring] >=
                    (Gmac_Ip_PtrSizeType)&ListBd[ChBase->DMA_RXDESC_RING_LENGTH + 1UL])
                {
                    Gmac_apxState[Instance]->RxCurrentDesc[Ring] = ListBd;
                }
            }
#if (STD_ON == GMAC_HAS_CACHE_MANAGEMENT)
        }
#endif

    }
    return Status;
}

/*FUNCTION**********************************************************************
 *
 * Function Name : Gmac_Ip_SetRxExternalBuffer
 * Description   : Provides a receive data buffer to be used by the driver for external buffer.
 *                  This function MUST be called before the controller is enabled.
 * implements     Gmac_Ip_SetRxExternalBuffer
 *END**************************************************************************/
void Gmac_Ip_SetRxExternalBuffer(uint8 Instance,
                           uint8 Ring,
                           const Gmac_Ip_BufferType * Buff)
{
    Gmac_Ip_ChannelType *Base;
    Gmac_Ip_BufferDescriptorType *Bd;
    Gmac_Ip_BufferDescriptorType *ListBd;
    uint32 RingLength;

    GMAC_DEV_ASSERT(Instance <  FEATURE_GMAC_NUM_INSTANCES);
    GMAC_DEV_ASSERT(Gmac_apxState[Instance] != NULL_PTR);
    GMAC_DEV_ASSERT(Ring < Gmac_apxState[Instance]->RxRingCount);
    GMAC_DEV_ASSERT(Buff != NULL_PTR);
    GMAC_DEV_ASSERT(Buff[0U].Data != NULL_PTR);

    Base = Gmac_apxChBases[Instance][Ring];
    Bd = Gmac_apxState[Instance]->RxAllocDesc[Ring];
    ListBd = (Gmac_Ip_BufferDescriptorType *)((Gmac_Ip_PtrSizeType)Base->DMA_RXDESC_LIST_ADDRESS);
    RingLength = Base->DMA_RXDESC_RING_LENGTH + 1UL;

    /* Set the data buffer address*/
    Bd->Des0 = (Gmac_Ip_PtrSizeType)Buff[0U].Data;
    Bd->Des1 = 0U;
#if (STD_ON == GMAC_IP_RX_HEADER_SPLIT)
    if (TRUE == Gmac_apxState[Instance]->SplitHeaderSupport[Ring])
    {
        /* Address to the Buffer2 or Payload of the recevied frame. */
        Bd->Des2 = (Gmac_Ip_PtrSizeType)Buff[1U].Data;
    }
    else
    {
        Bd->Des2 = 0U;
    }
#else
    Bd->Des2 = 0U;
#endif
    Bd->Info0 = (Gmac_Ip_PtrSizeType)Buff[0U].Data;
    /* Set the data buffer length*/
    Bd->Info1 = (uint32)((uint32)Gmac_aRxExternalBuffLength[Instance] & GMAC_INFO1_LENGTH_MASK);
#if (STD_ON == GMAC_IP_RX_HEADER_SPLIT)
    /* When receive split header functions is enable -> Buffer2 or Payload data address buffer should be marked as valid. */
    Bd->Des3 = GMAC_RDES3_OWN_MASK | GMAC_RDES3_INTE_MASK | GMAC_RDES3_BUF1V_MASK | GMAC_RDES3_BUF2V_MASK;
#else
    Bd->Des3 = GMAC_RDES3_OWN_MASK | GMAC_RDES3_INTE_MASK | GMAC_RDES3_BUF1V_MASK;
#endif

    /* Go to the next descriptor*/
    Gmac_apxState[Instance]->RxAllocDesc[Ring]++;

    if ((Gmac_Ip_PtrSizeType)Gmac_apxState[Instance]->RxAllocDesc[Ring] >= (Gmac_Ip_PtrSizeType)&ListBd[RingLength])
    {
        Gmac_apxState[Instance]->RxAllocDesc[Ring] = ListBd;
    }


}
/*FUNCTION**********************************************************************
 *
 * Function Name : Gmac_Ip_ProvideRxBuff
 * Description   : Provides a receive Buffer to be used by the driver for reception.
 * implements     Gmac_Ip_ProvideRxBuff_Activity
 *END**************************************************************************/
void Gmac_Ip_ProvideRxBuff(uint8 Instance,
                           uint8 Ring,
                           const Gmac_Ip_BufferType * Buff)
{
    Gmac_Ip_ChannelType *Base;
    Gmac_Ip_BufferDescriptorType *Bd;
    Gmac_Ip_BufferDescriptorType *CtxtBd;
    Gmac_Ip_BufferDescriptorType *ListBd;
    uint32 TailPtr;
    uint32 RingLength;

    GMAC_DEV_ASSERT(Instance <  FEATURE_GMAC_NUM_INSTANCES);
    GMAC_DEV_ASSERT(Gmac_apxState[Instance] != NULL_PTR);
    GMAC_DEV_ASSERT(Ring < Gmac_apxState[Instance]->RxRingCount);
    GMAC_DEV_ASSERT(Buff != NULL_PTR);
    /* This check makes sense when this feature is disabled. When it is enabled, then the frame returned could be NULL because it didn't fit in the large buffer. */
#if (GMAC_RX_SPORADIC_BIG_BUFFERS == STD_OFF)
    GMAC_DEV_ASSERT(Buff->Data != NULL_PTR);
#endif
    Base = Gmac_apxChBases[Instance][Ring];

    Bd = Gmac_apxState[Instance]->RxAllocDesc[Ring];
    ListBd = (Gmac_Ip_BufferDescriptorType *)((Gmac_Ip_PtrSizeType)Base->DMA_RXDESC_LIST_ADDRESS);
    TailPtr = Base->DMA_RXDESC_TAIL_POINTER;
    RingLength = Base->DMA_RXDESC_RING_LENGTH + 1UL;

#if (GMAC_RX_SPORADIC_BIG_BUFFERS == STD_ON)
    /* Need to know when it is a big buffer*/
    if ((uint32)Buff->Data != (uint32)Bd->Padding0)
    {
        Gmac_apxState[Instance]->RxBigBufferInUse--;
    }
    while (Bd != Gmac_apxState[Instance]->RxCurrentDesc[Ring] )
    {

#endif
        GMAC_DEV_ASSERT((Bd->Des3 & GMAC_RDES3_OWN_MASK) == 0U);


        if (((Bd->Des1 & GMAC_RDES1_TSA_MASK) != 0U ) && ((Bd->Des3 & GMAC_RDES3_LD_MASK) != 0U))
        {
            CtxtBd = ((Gmac_Ip_PtrSizeType)&Bd[1U] >= (Gmac_Ip_PtrSizeType)&ListBd[RingLength])? ListBd : &Bd[1U];

            if (Gmac_Ip_RestoreRxCtxtDescr(CtxtBd) == TRUE)
            {
                Gmac_apxState[Instance]->RxAllocDesc[Ring] = CtxtBd;
            }
        }
#if (GMAC_RX_SPORADIC_BIG_BUFFERS == STD_OFF)
        Bd->Des0 = (uint32)(Gmac_Ip_PtrSizeType)Buff->Data;
#else
        Bd->Des0 = (uint32)(Gmac_Ip_PtrSizeType)Bd->Padding0;
#endif
        Bd->Des1 = 0U;
#if (STD_ON == GMAC_IP_RX_HEADER_SPLIT)
        if (TRUE == Gmac_apxState[Instance]->SplitHeaderSupport[Ring])
        {
            /* Address to the Buffer2 or Payload of the recevied frame. */
            Bd->Des2 = Bd->Des0 + (uint32)Gmac_apxState[Instance]->HeaderSplitOffset[Ring];
        }
        else
        {
            Bd->Des2 = 0U;
        }
#else
        Bd->Des2 = 0U;
#endif

#if (GMAC_RX_SPORADIC_BIG_BUFFERS == STD_OFF)
        Bd->Info0 = (uint32)(Gmac_Ip_PtrSizeType)Buff->Data;
#else
        Bd->Info0 = (uint32)(Gmac_Ip_PtrSizeType)Bd->Padding0;
        Bd->Padding0 = 0U;
#endif

        Bd->Info1 &= ~GMAC_INFO1_CONSUMED_MASK;
        /* Barrier which ensures that DES0, DES1, DES2 are updated before DES3. */
        MCAL_DATA_SYNC_BARRIER();
#if (STD_ON == GMAC_IP_RX_HEADER_SPLIT)
        /* When receive split header functions is enable -> Buffer2 or Payload data address buffer should be marked as valid. */
        Bd->Des3 = GMAC_RDES3_OWN_MASK | GMAC_RDES3_INTE_MASK | GMAC_RDES3_BUF1V_MASK | GMAC_RDES3_BUF2V_MASK;
#else
        Bd->Des3 = GMAC_RDES3_OWN_MASK | GMAC_RDES3_INTE_MASK | GMAC_RDES3_BUF1V_MASK;
#endif

        Gmac_apxState[Instance]->RxAllocDesc[Ring]++;
        if ((Gmac_Ip_PtrSizeType)Gmac_apxState[Instance]->RxAllocDesc[Ring] >= (Gmac_Ip_PtrSizeType)&ListBd[RingLength])
        {
            Gmac_apxState[Instance]->RxAllocDesc[Ring] = ListBd;
        }

#if (GMAC_RX_SPORADIC_BIG_BUFFERS == STD_ON)
        Bd++;
        if ((Gmac_Ip_PtrSizeType)Bd >= (Gmac_Ip_PtrSizeType)&ListBd[RingLength])
        {
            Bd = ListBd;
        }
    }

#endif

    MCAL_DATA_SYNC_BARRIER();

    Base->DMA_RXDESC_TAIL_POINTER = TailPtr;
}

/*FUNCTION**********************************************************************
 *
 * Function Name : Gmac_Ip_IsFrameAvailable
 * Description   : Checks if there are more frames available in the given queue
 *END**************************************************************************/
boolean Gmac_Ip_IsFrameAvailable(uint8 Instance,
                                 uint8 Ring)
{
    const Gmac_Ip_BufferDescriptorType *Bd;
    boolean IsFrameAvailable = FALSE;

    GMAC_DEV_ASSERT(Instance <  FEATURE_GMAC_NUM_INSTANCES);
    GMAC_DEV_ASSERT(Gmac_apxState[Instance] != NULL_PTR);
    GMAC_DEV_ASSERT(Ring < Gmac_apxState[Instance]->RxRingCount);

    Bd = Gmac_apxState[Instance]->RxCurrentDesc[Ring];

    if (((Bd->Des3 & GMAC_RDES3_OWN_MASK) == 0U) &&
        ((Bd->Info1 & GMAC_INFO1_CONSUMED_MASK) == 0U) &&
         (Bd->Info0 != 0U))
    {
        IsFrameAvailable = TRUE;
    }

    return IsFrameAvailable;
}

/*FUNCTION**********************************************************************
 *
 * Function Name : Gmac_Ip_GetTransmitStatus
 * Description   : Checks if the transmission of a Buffer is complete.
 * implements     Gmac_Ip_GetTransmitStatus_Activity
 *END**************************************************************************/
Gmac_Ip_StatusType Gmac_Ip_GetTransmitStatus(uint8 Instance,
                                             uint8 Ring,
                                             const Gmac_Ip_BufferType * Buff,
                                             Gmac_Ip_TxInfoType * Info)
{
    const GMAC_Type *Base;
    const Gmac_Ip_ChannelType *ChBase;
    Gmac_Ip_BufferDescriptorType *ListBd;
    Gmac_Ip_BufferDescriptorType *Bd;
    const Gmac_Ip_BufferDescriptorType *StartBd;
    Gmac_Ip_StatusType Status = GMAC_STATUS_BUFF_NOT_FOUND;
    uint32 i;
    uint32 RingLength;

    GMAC_DEV_ASSERT(Instance <  FEATURE_GMAC_NUM_INSTANCES);
    GMAC_DEV_ASSERT(Gmac_apxState[Instance] != NULL_PTR);
    GMAC_DEV_ASSERT(Ring < Gmac_apxState[Instance]->TxRingCount);
    GMAC_DEV_ASSERT(Buff != NULL_PTR);

    Base   = Gmac_apxBases[Instance];
    ChBase = Gmac_apxChBases[Instance][Ring];

    ListBd     = (Gmac_Ip_BufferDescriptorType *)((Gmac_Ip_PtrSizeType)ChBase->DMA_TXDESC_LIST_ADDRESS);
    Bd         = ListBd;
    RingLength = ChBase->DMA_TXDESC_RING_LENGTH;
    /* Add fault label for testing */
    #ifdef MCAL_ENABLE_FAULT_INJECTION
        MCAL_FAULT_INJECTION_POINT(ETH_READ_BUffER_ADDRESS_FIP);
    #endif
    /* Search for the Buffer descriptor associated with the given Buffer. */
    for (i = 0; i <= RingLength; i++)
    {
        if (Bd->Info0 == (uint32)((Gmac_Ip_PtrSizeType)Buff->Data))
        {
            StartBd = Bd;   /* Prevent endless loop */
            while (((Bd->Des3 & GMAC_TDES3_LD_MASK) == 0U) && ((Bd->Des3 & GMAC_TDES3_OWN_MASK) == 0U))
            {
#if (GMAC_TX_SPORADIC_BIG_BUFFERS == STD_ON)
                if (Bd->Padding0 != 0U && Bd->Padding1 != 0U)
                {
                    /* Free the usage of the big buffer */
                    Gmac_apxState[Instance]->TxBigBufferInUse--;
                    /* Restore the initial data buffer address */
                    Bd->Info0 = Bd->Padding0;
                    /* Restore the initial data buffer length */
                    Bd->Info1 &= ~GMAC_INFO1_LENGTH_MASK;
                    Bd->Info1 |= (Bd->Padding1 & GMAC_INFO1_LENGTH_MASK);
                    Bd->Padding0 = 0U;
                    Bd->Padding1 = 0U;
                }
#endif
                /* Restore Buffer address pointer and clear intermediary descriptor */
                /* The writes to Des0 and Info1 are relevant only for internal buffers */
                Bd->Des0  = Bd->Info0;
                Bd->Info0 = 0U;
                Bd->Info1 &= ~GMAC_INFO1_LOCKED_MASK;

                ++Bd;
                if ((Gmac_Ip_PtrSizeType)Bd >= (Gmac_Ip_PtrSizeType)&ListBd[RingLength + 1UL])
                {
                    Bd = ListBd;
                }

                /* This guarantees that the loop will be terminated even if the HW malfunctions.
                 * In normal working conditions, this check will never be true. */
                if (Bd == StartBd) { break; }
            }

            /* Check if the last Buffer descriptor is still in use. */
            if (((Bd->Des3 & GMAC_TDES3_LD_MASK) != 0U) && ((Bd->Des3 & GMAC_TDES3_OWN_MASK) == 0U))
            {
                Status = GMAC_STATUS_SUCCESS;
                if (Info != NULL_PTR)
                {
                    Info->ErrMask = Bd->Des3 & GMAC_TX_STAT_ERR_MASK;
                    Gmac_Ip_GetTimestamp(Base, Bd, &Info->Timestamp);
                }
#if (GMAC_TX_SPORADIC_BIG_BUFFERS == STD_ON)
                if (Bd->Padding0 != 0U && Bd->Padding1 != 0U)
                {
                    /* Free the usage of the big buffer */
                    Gmac_apxState[Instance]->TxBigBufferInUse--;
                    /* Restore the initial data buffer address */
                    Bd->Info0 = Bd->Padding0;
                    /* Restore the initial data buffer length */
                    Bd->Info1 &= ~GMAC_INFO1_LENGTH_MASK;
                    Bd->Info1 |= (Bd->Padding1 & GMAC_INFO1_LENGTH_MASK);
                    Bd->Padding0 = 0U;
                    Bd->Padding1 = 0U;
                }
#endif
                /* Restore Buffer address pointer and clear the last descriptor after the Status was read. */
                /* The writes to Des0 and Info1 are relevant only for internal buffers */
                Bd->Des0  = Bd->Info0;
                Bd->Info0 = 0U;
                Bd->Info1 &= ~GMAC_INFO1_LOCKED_MASK;
            }
            else
            {
                Status = GMAC_STATUS_BUSY;
            }

            break;
        }
        Bd++;
    }

    return Status;
}

/*FUNCTION**********************************************************************
 *
 * Function Name : Gmac_Ip_GetCounter
 * Description   : Gets statistics from the specified counter.
 * implements     Gmac_Ip_GetCounter_Activity
 *END**************************************************************************/
uint32 Gmac_Ip_GetCounter(uint8 Instance,
                             Gmac_Ip_CounterType Counter)
{
    const GMAC_Type *Base;
    volatile uint32 CounterAddr;
    volatile uint32 (*Count_Reg)[FEATURE_GMAC_NUM_COUNTER_REG];

    GMAC_DEV_ASSERT(Instance <  FEATURE_GMAC_NUM_INSTANCES);

    Base = Gmac_apxBases[Instance];
    CounterAddr = (uint32)((Gmac_Ip_PtrSizeType)(&Base->TX_OCTET_COUNT_GOOD_BAD));
    Count_Reg = (volatile uint32 (*)[FEATURE_GMAC_NUM_COUNTER_REG])((Gmac_Ip_PtrSizeType)CounterAddr);

    return (*Count_Reg)[Counter];
}

/*FUNCTION**********************************************************************
 *
 * Function Name : Gmac_Ip_EnableMDIO
 * Description   : Enables the MDIO interface
 * implements     Gmac_Ip_EnableMDIO_Activity
 *END**************************************************************************/
void Gmac_Ip_EnableMDIO(uint8 Instance,
                         boolean MiiPreambleDisabled,
                         uint32 ModuleClk)
{
    static const uint32 Freq[GMAC_MDIO_CSR_NO] = { 20000000UL,  35000000UL,
                                                   60000000UL,  100000000UL,
                                                   150000000UL, 250000000UL,
                                                   300000000UL, 500000000UL,
                                                   800000000UL};
    static const uint8 CsrValues[GMAC_MDIO_CSR_NO] = { 2U, 2U, 3U, 0U, 1U, 4U, 5U, 6U, 7U };

    GMAC_Type *Base;
    uint8 Csr, i;

    GMAC_DEV_ASSERT(Instance < FEATURE_GMAC_NUM_INSTANCES);

    Base = Gmac_apxBases[Instance];

    GMAC_DEV_ASSERT(ModuleClk != 0U);

    Csr = 0U;

    for (i = 0U; i < GMAC_MDIO_CSR_NO; i++)
    {
        if (ModuleClk <= Freq[i])
        {
            Csr = CsrValues[i];
            break;
        }

    }

    Base->MAC_MDIO_ADDRESS = GMAC_MAC_MDIO_ADDRESS_PSE(MiiPreambleDisabled ? 1UL : 0UL) | GMAC_MAC_MDIO_ADDRESS_CR(Csr);
}

/*FUNCTION**********************************************************************
 *
 * Function Name : Gmac_Ip_MDIORead
 * Description   : Reads the selected register of the PHY
 * implements     Gmac_Ip_MDIORead_Activity
 *END**************************************************************************/
Gmac_Ip_StatusType Gmac_Ip_MDIORead(uint8 Instance,
                                    uint8 PhyAddr,
                                    uint8 PhyReg,
                                    uint16 *Data,
                                    uint32 TimeoutMs)
{
    GMAC_Type *Base;
    Gmac_Ip_StatusType Status;
    Gmac_Ip_ManagementInfo ManageInfo;

    GMAC_DEV_ASSERT(Instance < FEATURE_GMAC_NUM_INSTANCES);
    GMAC_DEV_ASSERT(Data != NULL_PTR);

    Base = Gmac_apxBases[Instance];
    ManageInfo.PhysAddr = PhyAddr;
    ManageInfo.PhysReg = PhyReg;
    ManageInfo.MmdAddr = 0U;
    ManageInfo.OpFrameType = GMAC_MMFR_OP_READ;
    ManageInfo.FrameData = 0U;
    ManageInfo.SupportedClause45 = FALSE;

    /* Write management frame */
    Status = GMAC_WriteManagementFrame(Base, &ManageInfo, TimeoutMs * 1000U);

    if (Status == GMAC_STATUS_SUCCESS)
    {
        *Data = GMAC_ReadManagementFrameData(Base);
    }

    return Status;
}

/*FUNCTION**********************************************************************
 *
 * Function Name : Gmac_Ip_MDIOWrite
 * Description   : Writes the selected register of the PHY
 * implements     Gmac_Ip_MDIOWrite_Activity
 *END**************************************************************************/
Gmac_Ip_StatusType Gmac_Ip_MDIOWrite(uint8 Instance,
                                     uint8 PhyAddr,
                                     uint8 PhyReg,
                                     uint16 Data,
                                     uint32 TimeoutMs)
{
    GMAC_Type *Base;
    Gmac_Ip_StatusType Status;
    Gmac_Ip_ManagementInfo ManageInfo;

    GMAC_DEV_ASSERT(Instance <  FEATURE_GMAC_NUM_INSTANCES);

    Base = Gmac_apxBases[Instance];
    ManageInfo.PhysAddr = PhyAddr;
    ManageInfo.PhysReg = PhyReg;
    ManageInfo.MmdAddr = 0U;
    ManageInfo.OpFrameType = GMAC_MMFR_OP_WRITE;
    ManageInfo.FrameData = Data;
    ManageInfo.SupportedClause45 = FALSE;

    /* Write management frame */
    Status = GMAC_WriteManagementFrame(Base, &ManageInfo, TimeoutMs * 1000U);

    return Status;
}

/*FUNCTION**********************************************************************
 *
 * Function Name : Gmac_Ip_MDIOReadMMD
 * Description   : Reads a register of the specified MMD in a PHY device
 * implements     Gmac_Ip_MDIOReadMMD_Activity
 *END**************************************************************************/
Gmac_Ip_StatusType Gmac_Ip_MDIOReadMMD(uint8 Instance,
                                       uint8 PhyAddr,
                                       uint8 Mmd,
                                       uint16 PhyReg,
                                       uint16 *Data,
                                       uint32 TimeoutMs)
{
    GMAC_Type *Base;
    Gmac_Ip_StatusType Status;
    Gmac_Ip_ManagementInfo ManageInfo;

    GMAC_DEV_ASSERT(Instance < FEATURE_GMAC_NUM_INSTANCES);
    GMAC_DEV_ASSERT(Data != NULL_PTR);

    Base = Gmac_apxBases[Instance];
    ManageInfo.PhysAddr = PhyAddr;
    ManageInfo.PhysReg = PhyReg;
    ManageInfo.MmdAddr = Mmd;
    ManageInfo.OpFrameType = GMAC_MMFR_OP_READ;
    ManageInfo.FrameData = 0U;
    ManageInfo.SupportedClause45 = TRUE;

    /* Write management frame */
    Status = GMAC_WriteManagementFrame(Base, &ManageInfo, TimeoutMs * 1000U);

    if (Status == GMAC_STATUS_SUCCESS)
    {
        *Data = GMAC_ReadManagementFrameData(Base);
    }

    return Status;
}

/*FUNCTION**********************************************************************
 *
 * Function Name : Gmac_Ip_MDIOWriteMMD
 * Description   : Writes a register of the specified MMD in a PHY device
 * implements     Gmac_Ip_MDIOWriteMMD_Activity
 *END**************************************************************************/
Gmac_Ip_StatusType Gmac_Ip_MDIOWriteMMD(uint8 Instance,
                                        uint8 PhyAddr,
                                        uint8 Mmd,
                                        uint16 PhyReg,
                                        uint16 Data,
                                        uint32 TimeoutMs)
{
    GMAC_Type *Base;
    Gmac_Ip_StatusType Status;
    Gmac_Ip_ManagementInfo ManageInfo;

    GMAC_DEV_ASSERT(Instance <  FEATURE_GMAC_NUM_INSTANCES);

    Base = Gmac_apxBases[Instance];
    ManageInfo.PhysAddr = PhyAddr;
    ManageInfo.PhysReg = PhyReg;
    ManageInfo.MmdAddr = Mmd;
    ManageInfo.OpFrameType = GMAC_MMFR_OP_WRITE;
    ManageInfo.FrameData = Data;
    ManageInfo.SupportedClause45 = TRUE;

    /* Write management frame */
    Status = GMAC_WriteManagementFrame(Base, &ManageInfo, TimeoutMs * 1000U);

    return Status;
}

/*FUNCTION**********************************************************************
 *
 * Function Name : Gmac_Ip_SetMacAddr
 * Description   : Configures the physical address of the MAC
 * implements     Gmac_Ip_SetMacAddr_Activity
 *END**************************************************************************/
void Gmac_Ip_SetMacAddr(uint8 Instance,
                        const uint8 *MacAddr)
{
    uint32 Address;
    GMAC_Type *Base;

    GMAC_DEV_ASSERT(Instance <  FEATURE_GMAC_NUM_INSTANCES);
    GMAC_DEV_ASSERT(MacAddr != NULL_PTR);

    Base = Gmac_apxBases[Instance];

    /* Set physical address high register. */
    Base->MAC_ADDRESS0_HIGH = ((uint32)MacAddr[5] << GMAC_BYTE_5_IN_ADDR_SHIFT) |
                              ((uint32)MacAddr[4] << GMAC_BYTE_4_IN_ADDR_SHIFT) |
                              GMAC_MAC_ADDRESS0_HIGH_AE_MASK;

    /* Set physical address lower register. */
    Address = ((uint32)MacAddr[3] << GMAC_BYTE_3_IN_ADDR_SHIFT) |
              ((uint32)MacAddr[2] << GMAC_BYTE_2_IN_ADDR_SHIFT) |
              ((uint32)MacAddr[1] << GMAC_BYTE_1_IN_ADDR_SHIFT) |
              ((uint32)MacAddr[0] << GMAC_BYTE_0_IN_ADDR_SHIFT);
    Base->MAC_ADDRESS0_LOW = Address;
}

/*FUNCTION**********************************************************************
 *
 * Function Name : Gmac_Ip_GetMacAddr
 * Description   : Gets the physical Address of the MAC
 * implements     Gmac_Ip_GetMacAddr_Activity
 *END**************************************************************************/
void Gmac_Ip_GetMacAddr(uint8 Instance,
                         uint8 *MacAddr)
{
    const GMAC_Type *Base;
    uint32 Address;

    GMAC_DEV_ASSERT(Instance <  FEATURE_GMAC_NUM_INSTANCES);
    GMAC_DEV_ASSERT(MacAddr != NULL_PTR);

    Base = Gmac_apxBases[Instance];

    /* Get from physical Address lower register. */
    Address = Base->MAC_ADDRESS0_LOW;
    MacAddr[0] = (uint8)(GMAC_BYTE_MASK & (Address >> GMAC_BYTE_0_IN_ADDR_SHIFT));
    MacAddr[1] = (uint8)(GMAC_BYTE_MASK & (Address >> GMAC_BYTE_1_IN_ADDR_SHIFT));
    MacAddr[2] = (uint8)(GMAC_BYTE_MASK & (Address >> GMAC_BYTE_2_IN_ADDR_SHIFT));
    MacAddr[3] = (uint8)(GMAC_BYTE_MASK & (Address >> GMAC_BYTE_3_IN_ADDR_SHIFT));

    /* Get from physical Address high register. */
    Address = Base->MAC_ADDRESS0_HIGH & GMAC_MAC_ADDRESS0_HIGH_ADDRHI_MASK;
    MacAddr[4] = (uint8)(GMAC_BYTE_MASK & (Address >> GMAC_BYTE_4_IN_ADDR_SHIFT));
    MacAddr[5] = (uint8)(GMAC_BYTE_MASK & (Address >> GMAC_BYTE_5_IN_ADDR_SHIFT));
}

/*FUNCTION**********************************************************************
 *
 * Function Name : Gmac_Ip_GetInterruptFlags
 * Description   : Gets a mask of the common interrupt events which occurred.
 *END**************************************************************************/
uint32 Gmac_Ip_GetInterruptFlags(uint8 Instance)
{
    const GMAC_Type *Base;

    GMAC_DEV_ASSERT(Instance <  FEATURE_GMAC_NUM_INSTANCES);

    Base = Gmac_apxBases[Instance];

    return Base->MAC_INTERRUPT_STATUS;
}

/*FUNCTION**********************************************************************
 *
 * Function Name : Gmac_Ip_GetChInterruptFlags
 * Description   : Gets a mask of the interrupt events associated to a channel
 * which occurred.
 *END**************************************************************************/
uint32 Gmac_Ip_GetChInterruptFlags(uint8 Instance,
                                      uint8 Channel)
{
    const Gmac_Ip_ChannelType *Base;

    GMAC_DEV_ASSERT(Instance <  FEATURE_GMAC_NUM_INSTANCES);

    Base = Gmac_apxChBases[Instance][Channel];

    return Base->DMA_STATUS;
}

/*FUNCTION**********************************************************************
 *
 * Function Name : Gmac_Ip_SetBroadcastForwardAll
 * Description   : Enables/Disables forwarding of the broadcast traffic.
 * implements     Gmac_Ip_SetBroadcastForwardAll_Activity
 *END**************************************************************************/
void Gmac_Ip_SetBroadcastForwardAll(uint8 Instance,
                                     boolean Enable)
{
    GMAC_Type *Base;

    GMAC_DEV_ASSERT(Instance <  FEATURE_GMAC_NUM_INSTANCES);

    Base = Gmac_apxBases[Instance];

    if (Enable)
    {
        Base->MAC_PACKET_FILTER &= ~GMAC_MAC_PACKET_FILTER_DBF_MASK;
    }
    else
    {
        /* Disable receive all and promiscuous modes. */
        Base->MAC_PACKET_FILTER &= ~GMAC_MAC_PACKET_FILTER_RA_MASK;
        Base->MAC_PACKET_FILTER &= ~GMAC_MAC_PACKET_FILTER_PR_MASK;

        Base->MAC_PACKET_FILTER |= GMAC_MAC_PACKET_FILTER_DBF_MASK;
    }
}

/*FUNCTION**********************************************************************
 *
 * Function Name : Gmac_Ip_SetMulticastForwardAll
 * Description   : Enables/Disables forwarding of the multicast traffic,
 * irrespective of the destination MAC Address.
 * implements     Gmac_Ip_SetMulticastForwardAll_Activity
 *END**************************************************************************/
void Gmac_Ip_SetMulticastForwardAll(uint8 Instance,
                                     boolean Enable)
{
    GMAC_Type *Base;

    GMAC_DEV_ASSERT(Instance <  FEATURE_GMAC_NUM_INSTANCES);

    Base = Gmac_apxBases[Instance];

    if (Enable)
    {
        /* Set Pass Multicast bit. */
        Base->MAC_PACKET_FILTER |= GMAC_MAC_PACKET_FILTER_PM_MASK;
    }
    else
    {
        /* Disable receive all and promiscuous modes. */
        Base->MAC_PACKET_FILTER &= ~GMAC_MAC_PACKET_FILTER_RA_MASK;
        Base->MAC_PACKET_FILTER &= ~GMAC_MAC_PACKET_FILTER_PR_MASK;

        /* Reset Pass Multicast and Hash Multicast bits. */
        Base->MAC_PACKET_FILTER &= ~GMAC_MAC_PACKET_FILTER_PM_MASK;
        Base->MAC_PACKET_FILTER &= ~GMAC_MAC_PACKET_FILTER_HMC_MASK;
    }
}

/*FUNCTION**********************************************************************
 *
 * Function Name : Gmac_Ip_SetUnicastHashFilter
 * Description   : Enables/Disables hash filteRing for unicast traffic.
 * implements     Gmac_Ip_SetUnicastHashFilter_Activity
 *END**************************************************************************/
void Gmac_Ip_SetUnicastHashFilter(uint8 Instance,
                                   boolean Enable)
{
    GMAC_Type *Base;

    GMAC_DEV_ASSERT(Instance <  FEATURE_GMAC_NUM_INSTANCES);

    Base = Gmac_apxBases[Instance];

    if (Enable)
    {
        /* Disable receive all and promiscuous modes. */
        Base->MAC_PACKET_FILTER &= ~GMAC_MAC_PACKET_FILTER_RA_MASK;
        Base->MAC_PACKET_FILTER &= ~GMAC_MAC_PACKET_FILTER_PR_MASK;

        Base->MAC_PACKET_FILTER |= GMAC_MAC_PACKET_FILTER_HUC_MASK;
    }
    else
    {
        Base->MAC_PACKET_FILTER &= ~GMAC_MAC_PACKET_FILTER_HUC_MASK;
    }
}

/*FUNCTION**********************************************************************
 *
 * Function Name : Gmac_Ip_SetMulticastHashFilter
 * Description   : Enables/Disables hash filtering for multicast traffic.
 * implements     Gmac_Ip_SetMulticastHashFilter_Activity
 *END**************************************************************************/
void Gmac_Ip_SetMulticastHashFilter(uint8 Instance,
                                     boolean Enable)
{
    GMAC_Type *Base;

    GMAC_DEV_ASSERT(Instance <  FEATURE_GMAC_NUM_INSTANCES);

    Base = Gmac_apxBases[Instance];

    if (Enable)
    {
        /* Disable receive all and promiscuous modes. */
        Base->MAC_PACKET_FILTER &= ~GMAC_MAC_PACKET_FILTER_RA_MASK;
        Base->MAC_PACKET_FILTER &= ~GMAC_MAC_PACKET_FILTER_PR_MASK;

        Base->MAC_PACKET_FILTER |= GMAC_MAC_PACKET_FILTER_HMC_MASK;
    }
    else
    {
        Base->MAC_PACKET_FILTER &= ~GMAC_MAC_PACKET_FILTER_HMC_MASK;
    }
}

/*FUNCTION**********************************************************************
 *
 * Function Name : Gmac_Ip_SetHashOrPerfectFilter
 * Description   : Enables/Disables either hash or perfect filters.
 * implements     Gmac_Ip_SetHashOrPerfectFilter_Activity
 *END**************************************************************************/
void Gmac_Ip_SetHashOrPerfectFilter(uint8 Instance,
                                     boolean Enable)
{
    GMAC_Type *Base;

    GMAC_DEV_ASSERT(Instance <  FEATURE_GMAC_NUM_INSTANCES);

    Base = Gmac_apxBases[Instance];

    if (Enable)
    {
        /* Disable receive all and promiscuous modes. */
        Base->MAC_PACKET_FILTER &= ~GMAC_MAC_PACKET_FILTER_RA_MASK;
        Base->MAC_PACKET_FILTER &= ~GMAC_MAC_PACKET_FILTER_PR_MASK;

        Base->MAC_PACKET_FILTER |= GMAC_MAC_PACKET_FILTER_HPF_MASK;
    }
    else
    {
        Base->MAC_PACKET_FILTER &= ~GMAC_MAC_PACKET_FILTER_HPF_MASK;
    }
}

/*FUNCTION**********************************************************************
 *
 * Function Name : Gmac_Ip_AddDstAddrToHashFilter
 * Description   : Adds a hardware Address to the hash filter.
 * implements     Gmac_Ip_AddDstAddrToHashFilter_Activity
 *END**************************************************************************/
void Gmac_Ip_AddDstAddrToHashFilter(uint8 Instance,
                                     const uint8 *MacAddr)
{
    const GMAC_Type *Base;
    uint32 Crc;

    GMAC_DEV_ASSERT(Instance <  FEATURE_GMAC_NUM_INSTANCES);
    GMAC_DEV_ASSERT(MacAddr != NULL_PTR);

    Base = Gmac_apxBases[Instance];
    Crc = Gmac_Ip_ComputeCRC32(MacAddr, 6U);

    GMAC_AddToHashTable(Base, Crc);
}

/*FUNCTION**********************************************************************
 *
 * Function Name : Gmac_Ip_RemoveDstAddrFromHashFilter
 * Description   : Removes a hardware Address from the hash filter.
 * implements     Gmac_Ip_RemoveDstAddrFromHashFilter_Activity
 *END**************************************************************************/
void Gmac_Ip_RemoveDstAddrFromHashFilter(uint8 Instance,
                                          const uint8 *MacAddr)
{
    const GMAC_Type *Base;
    uint32 Crc;

    GMAC_DEV_ASSERT(Instance <  FEATURE_GMAC_NUM_INSTANCES);
    GMAC_DEV_ASSERT(MacAddr != NULL_PTR);

    Base = Gmac_apxBases[Instance];
    Crc = Gmac_Ip_ComputeCRC32(MacAddr, 6U);

    GMAC_RemoveFromHashTable(Base, Crc);
}

/*FUNCTION**********************************************************************
 *
 * Function Name : Gmac_Ip_SetAddrPerfectFilter
 * Description   : Sets the second destination/source Address perfect filter.
 * implements     Gmac_Ip_SetAddrPerfectFilter_Activity
 *END**************************************************************************/
void Gmac_Ip_SetAddrPerfectFilter(uint8 Instance,
                                   const uint8 *MacAddr,
                                   const uint8 Mask,
                                   const Gmac_Ip_MacAddrFilterType AddrType,
                                   boolean Enable)
{
    uint32 Address;
    GMAC_Type *Base;

    GMAC_DEV_ASSERT(Instance <  FEATURE_GMAC_NUM_INSTANCES);

    Base = Gmac_apxBases[Instance];

    if (Enable)
    {
        GMAC_DEV_ASSERT(MacAddr != NULL_PTR);

        /* Set destination/source Address filtering. */
        if (AddrType != GMAC_DST_ADRR_FILTER)
        {
            Base->MAC_PACKET_FILTER |= GMAC_MAC_PACKET_FILTER_SAF_MASK;

            /* Enable source Address inverse filter. */
            if (AddrType == GMAC_SRC_ADDR_INV_FILTER)
            {
                Base->MAC_PACKET_FILTER |= GMAC_MAC_PACKET_FILTER_SAIF_MASK;
            }

            /* Enable MAC Address to be used to compare source Address of received packet. */
            Base->MAC_ADDRESS1_HIGH = GMAC_MAC_ADDRESS1_HIGH_SA(1);
        }
        else
        {
            Base->MAC_ADDRESS1_HIGH = GMAC_MAC_ADDRESS1_HIGH_SA(0);
        }

        /* Set the mask for group Address filtering. */
        Base->MAC_ADDRESS1_HIGH |= GMAC_MAC_ADDRESS1_HIGH_MBC(Mask);

        /* Set physical Address high register. */
        Base->MAC_ADDRESS1_HIGH |= ((uint32)MacAddr[5] << GMAC_BYTE_5_IN_ADDR_SHIFT) |
                                   ((uint32)MacAddr[4] << GMAC_BYTE_4_IN_ADDR_SHIFT) |
                                    GMAC_MAC_ADDRESS1_HIGH_AE_MASK;

        /* Set physical Address lower register. */
        Address = ((uint32)MacAddr[3] << GMAC_BYTE_3_IN_ADDR_SHIFT) |
                  ((uint32)MacAddr[2] << GMAC_BYTE_2_IN_ADDR_SHIFT) |
                  ((uint32)MacAddr[1] << GMAC_BYTE_1_IN_ADDR_SHIFT) |
                  ((uint32)MacAddr[0] << GMAC_BYTE_0_IN_ADDR_SHIFT);
        Base->MAC_ADDRESS1_LOW = Address;
    }
    else
    {
        Base->MAC_ADDRESS1_HIGH = GMAC_MAC_HW_ADDRESS1_HIGH_RESET_MASK;
        Base->MAC_ADDRESS1_LOW = GMAC_MAC_HW_ADDRESS1_LOW_RESET_MASK;
        Base->MAC_PACKET_FILTER &= ~GMAC_MAC_PACKET_FILTER_SAF_MASK;
        Base->MAC_PACKET_FILTER &= ~GMAC_MAC_PACKET_FILTER_SAIF_MASK;
    }
}


#if FEATURE_GMAC_ARP_EN
/*FUNCTION**********************************************************************
 *
 * Function Name : Gmac_Ip_SetArpOffloading
 * Description   : Enables/Disables recognition of ARP requests and automatic
 * transmission of ARP responses.
 *
 *END**************************************************************************/
void Gmac_Ip_SetArpOffloading(uint8 Instance,
                               const uint8 *DstAddr,
                               boolean Enable)
{
    GMAC_Type *Base;
    uint32 Address;

   GMAC_DEV_ASSERT(Instance <  FEATURE_GMAC_NUM_INSTANCES);

   Base = Gmac_apxBases[Instance];

   if (Enable)
   {
       GMAC_DEV_ASSERT(DstAddr != NULL_PTR);

       Base->MAC_CONFIGURATION |= GMAC_MAC_CONFIGURATION_ARPEN_MASK;

       Address = ((uint32)DstAddr[0] << GMAC_BYTE_3_IN_ADDR_SHIFT) |
                 ((uint32)DstAddr[1] << GMAC_BYTE_2_IN_ADDR_SHIFT) |
                 ((uint32)DstAddr[2] << GMAC_BYTE_1_IN_ADDR_SHIFT) |
                 ((uint32)DstAddr[3] << GMAC_BYTE_0_IN_ADDR_SHIFT);
       Base->MAC_ARP_ADDRESS = Address;
   }
   else
   {
       Base->MAC_CONFIGURATION &= ~GMAC_MAC_CONFIGURATION_ARPEN_MASK;
   }
}
#endif /* FEATURE_GMAC_ARP_EN */

/*FUNCTION**********************************************************************
 *
 * Function Name : Gmac_Ip_EnableVlan
 * Description   : Enables and configures VLAN for transmitted and received
 * packets.
 * implements     Gmac_Ip_EnableVlan_Activity
 *END**************************************************************************/
void Gmac_Ip_EnableVlan(uint8 Instance,
                         const Gmac_Ip_VlanConfigType * VlanConfig)
{
    GMAC_Type *Base;

    GMAC_DEV_ASSERT(Instance <  FEATURE_GMAC_NUM_INSTANCES);
    GMAC_DEV_ASSERT(VlanConfig != NULL_PTR);

    Base = Gmac_apxBases[Instance];

    Base->MAC_VLAN_TAG_CTRL_REG = GMAC_MAC_VLAN_TAG_CTRL_EDVLP((VlanConfig->EnDoubleVlan) ? 1UL : 0UL) |
                              GMAC_MAC_VLAN_TAG_CTRL_ESVL((VlanConfig->EnSvlan) ? 1UL : 0UL) |
                              GMAC_MAC_VLAN_TAG_CTRL_EIVLRXS(1U) |
                              GMAC_MAC_VLAN_TAG_CTRL_EIVLS(VlanConfig->InnerVlanStrip) |
                              GMAC_MAC_VLAN_TAG_CTRL_EVLRXS(1U) |
                              GMAC_MAC_VLAN_TAG_CTRL_EVLS(VlanConfig->OuterVlanStrip);
    Base->MAC_VLAN_INCL_REG = GMAC_MAC_VLAN_INCL_VLTI(0U) |
                          GMAC_MAC_VLAN_INCL_VLP(1U) |
                          ((uint32)(((uint32)VlanConfig->OuterVlanIns) <<
                           GMAC_MAC_VLAN_INCL_VLC_SHIFT));

    if (VlanConfig->OuterVlanIns == GMAC_VLAN_TAG_INSERTION)
    {
        Base->MAC_VLAN_INCL_REG |= GMAC_MAC_VLAN_INCL_CBTI_MASK;
    }

    Base->MAC_INNER_VLAN_INCL = GMAC_MAC_INNER_VLAN_INCL_VLTI(0U) |
                                GMAC_MAC_INNER_VLAN_INCL_VLP(1U) |
                                ((uint32)(((uint32)VlanConfig->InnerVlanIns) <<
                                 GMAC_MAC_INNER_VLAN_INCL_VLC_SHIFT));

}

/*FUNCTION**********************************************************************
 *
 * Function Name : Gmac_Ip_SetTxOuterVlanTagForInsertion
 * Description   : Sets outer VLAN type and tag to be inserted for a
 * particular transmission ring.
 * implements     Gmac_Ip_SetTxOuterVlanTagForInsertion_Activity
 *END**************************************************************************/
Gmac_Ip_StatusType Gmac_Ip_SetTxOuterVlanTagForInsertion(uint8 Instance,
                                                         uint8 Ring,
                                                         Gmac_Ip_VlanType VlanType,
                                                         uint16 VlanTag)
{
    GMAC_Type *Base;
    Gmac_Ip_StatusType Status = GMAC_STATUS_TIMEOUT;
    uint32 StartTime;
    uint32 ElapsedTime;
    uint32 TimeoutTicks;

    GMAC_DEV_ASSERT(Instance <  FEATURE_GMAC_NUM_INSTANCES);
    GMAC_DEV_ASSERT(Ring < Gmac_apxState[Instance]->TxRingCount);

    Base = Gmac_apxBases[Instance];

    if (((uint32)((Base->MAC_VLAN_INCL_REG & GMAC_MAC_VLAN_INCL_VLC_MASK) >>
        GMAC_MAC_VLAN_INCL_VLC_SHIFT)) ==
        ((uint32)GMAC_VLAN_TAG_INSERTION))
    {
        /* Add fault label for testing */
        #ifdef MCAL_ENABLE_FAULT_INJECTION
            MCAL_FAULT_INJECTION_POINT(ETH_VLAN_TAG_INSERTION_BUSY);
        #endif
        /* Check if the Ring is being updated. */
        if ((Base->MAC_VLAN_INCL_REG & GMAC_MAC_VLAN_INCL_BUSY_MASK) != 0U)
        {
            Status =  GMAC_STATUS_BUSY;
        }
        else
        {
            Base->MAC_VLAN_INCL_REG &= ~GMAC_MAC_VLAN_INCL_ADDR_MASK;

            /* Initiate indirect write access for the selected Ring. */
            Base->MAC_VLAN_INCL_REG |= (uint32)(((uint32)Ring) <<
                                   GMAC_MAC_VLAN_INCL_ADDR_SHIFT);

            /* Enable write access. */
            Base->MAC_VLAN_INCL_REG |= GMAC_MAC_VLAN_INCL_RDWR(1U);

            Base->MAC_VLAN_INCL_REG &= ~(GMAC_MAC_VLAN_INCL_CSVL_MASK |
                                     GMAC_MAC_VLAN_INCL_VLT_MASK);

            /* Set the VLAN type and tag to be inserted/replaced. */
            Base->MAC_VLAN_INCL_REG |= ((uint32)(((uint32)VlanType) <<
                                    GMAC_MAC_VLAN_INCL_CSVL_SHIFT)) |
                                   ((uint32)(((uint32)VlanTag) <<
                                    GMAC_MAC_VLAN_INCL_VLT_SHIFT));

            /* Disable write access. */
            Base->MAC_VLAN_INCL_REG &= ~GMAC_MAC_VLAN_INCL_RDWR_MASK;
            /* Add fault label for testing */
            #ifdef MCAL_ENABLE_FAULT_INJECTION
                MCAL_FAULT_INJECTION_POINT(ETH_VLAN_TAG_INSERTION_TIMEOUT);
            #endif
            GMAC_StartTimeOut(&StartTime, &ElapsedTime, &TimeoutTicks, GMAC_TIMEOUT_VALUE_US);
            do
            {
                if ((Base->MAC_VLAN_INCL_REG & GMAC_MAC_VLAN_INCL_BUSY_MASK) == 0U)
                {
                    Status = GMAC_STATUS_SUCCESS;
                    break;
                }
            }
            while (!GMAC_TimeoutExpired(&StartTime, &ElapsedTime, TimeoutTicks));
        }
    }
    else
    {
        Status = GMAC_STATUS_UNSUPPORTED;
    }

   return Status;
}

/*FUNCTION**********************************************************************
 *
 * Function Name : Gmac_Ip_SetTxOuterVlanTagForReplacement
 * Description   : Sets outer VLAN tag to be replaced for all transmission
 * rings.
 * implements     Gmac_Ip_SetTxOuterVlanTagForReplacement_Activity
 *END**************************************************************************/
Gmac_Ip_StatusType Gmac_Ip_SetTxOuterVlanTagForReplacement(uint8 Instance,
                                                           Gmac_Ip_VlanType VlanType,
                                                           uint16 VlanTag)
{
    GMAC_Type *Base;
    Gmac_Ip_StatusType Status = GMAC_STATUS_SUCCESS;

    GMAC_DEV_ASSERT(Instance <  FEATURE_GMAC_NUM_INSTANCES);

    Base = Gmac_apxBases[Instance];

    if (((uint32)((Base->MAC_VLAN_INCL_REG & GMAC_MAC_VLAN_INCL_VLC_MASK) >>
        GMAC_MAC_VLAN_INCL_VLC_SHIFT)) ==
        ((uint32)GMAC_VLAN_TAG_REPLACEMENT))
    {
        Base->MAC_VLAN_INCL_REG &= ~(GMAC_MAC_VLAN_INCL_CSVL_MASK |
                               GMAC_MAC_VLAN_INCL_VLT_MASK);

        /* Set the VLAN type and tag to be inserted/replaced. */
        Base->MAC_VLAN_INCL_REG |= ((uint32)(((uint32)VlanType) <<
                                GMAC_MAC_VLAN_INCL_CSVL_SHIFT)) |
                               ((uint32)(((uint32)VlanTag) <<
                                GMAC_MAC_VLAN_INCL_VLT_SHIFT));
    }
    else
    {
        Status = GMAC_STATUS_UNSUPPORTED;
    }

    return Status;
}

/*FUNCTION**********************************************************************
 *
 * Function Name : Gmac_Ip_SetTxInnerVlanTag
 * Description   : Sets inner VLAN type and tag to be inserted/replaced on
 * transmission.
 * implements     Gmac_Ip_SetTxInnerVlanTag_Activity
 *END**************************************************************************/
void Gmac_Ip_SetTxInnerVlanTag(uint8 Instance,
                              Gmac_Ip_VlanType VlanType,
                              uint16 VlanTag)
{
   GMAC_Type *Base;

   GMAC_DEV_ASSERT(Instance <  FEATURE_GMAC_NUM_INSTANCES);

   Base = Gmac_apxBases[Instance];

   Base->MAC_INNER_VLAN_INCL &= ~(GMAC_MAC_INNER_VLAN_INCL_CSVL_MASK |
                                  GMAC_MAC_INNER_VLAN_INCL_VLT_MASK);

   /* Set the VLAN type and tag to be inserted/replaced. */
   Base->MAC_INNER_VLAN_INCL |= ((uint32)(((uint32)VlanType) <<
                                 GMAC_MAC_INNER_VLAN_INCL_CSVL_SHIFT)) |
                                ((uint32)(((uint32)VlanTag) <<
                                 GMAC_MAC_INNER_VLAN_INCL_VLT_SHIFT));
}

#if (FEATURE_GMAC_VLAN_RX_FILTERS_NUM > 0U)
/*FUNCTION**********************************************************************
 *
 * Function Name : Gmac_Ip_SetVlanTagRxFilter
 * Description   : Enables/disables and configures the Rx filters for VLAN tag.
 *END**************************************************************************/
  /* implements     Gmac_Ip_SetVlanTagRxFilter_Activity */
void Gmac_Ip_SetVlanTagRxFilter(uint8 Instance,
                                 boolean Enable,
                                 const Gmac_Ip_VlanRxFilterType * RxFilter)
{
    GMAC_Type *Base;

    GMAC_DEV_ASSERT(Instance <  FEATURE_GMAC_NUM_INSTANCES);

    Base = Gmac_apxBases[Instance];

    if (Enable)
    {
        GMAC_DEV_ASSERT(RxFilter != NULL_PTR);

        Base->MAC_PACKET_FILTER |= GMAC_MAC_PACKET_FILTER_VTFE_MASK;
        Base->MAC_VLAN_TAG_CTRL_REG |= GMAC_MAC_VLAN_TAG_CTRL_VTHM_MASK;

        GMAC_SetVlanTagInvMatch(Base, RxFilter->EnInverseMatch);
        Base->MAC_VLAN_TAG_CTRL_REG |= GMAC_MAC_VLAN_TAG_CTRL_VTHM_MASK;
        GMAC_SetVlanTagDataRxMatch(Base,
                                   RxFilter->EnInnerVlanMatch,
                                   RxFilter->EnSvlanMatch,
                                   RxFilter->DisVlanTypeMatch,
                                   RxFilter->En12bitMatch);
    }
    else
    {
        Base->MAC_PACKET_FILTER &= ~GMAC_MAC_PACKET_FILTER_VTFE_MASK;
        Base->MAC_VLAN_TAG_CTRL_REG &= ~GMAC_MAC_VLAN_TAG_CTRL_VTHM_MASK;
    }
}

/*FUNCTION**********************************************************************
 *
 * Function Name : Gmac_Ip_AddVlanTagToRxFilter
 * Description   : Adds a VLAN Tag to the Rx filter
 *
 * Note: The acceptance criteria depend on the options configured for the Rx
 * filters. To enable and configure the Rx filter, please see the documentation
 * for Gmac_Ip_SetVlanTagRxFilter() function.
 * implements     Gmac_Ip_AddVlanTagToRxFilter_Activity
 *END**************************************************************************/
Gmac_Ip_StatusType Gmac_Ip_AddVlanTagToRxFilter(uint8 Instance,
                                                uint8 FilterIdx,
                                                uint16 VlanTag)
{
    GMAC_Type *Base;
    Gmac_Ip_StatusType Status = GMAC_STATUS_TIMEOUT;
    uint32 StartTime;
    uint32 ElapsedTime;
    uint32 TimeoutTicks;
    uint16 Tag;

    GMAC_DEV_ASSERT(Instance <  FEATURE_GMAC_NUM_INSTANCES);
    GMAC_DEV_ASSERT(FilterIdx < FEATURE_GMAC_VLAN_RX_FILTERS_NUM);

    Base = Gmac_apxBases[Instance];

    /* Clear VLAN tag. */
    Base->MAC_VLAN_TAG_DATA_REG &= ~GMAC_MAC_VLAN_TAG_DATA_VID_MASK;
    /* Clear filter offset. */
    Base->MAC_VLAN_TAG_CTRL_REG &= ~GMAC_MAC_VLAN_TAG_CTRL_OFS_MASK;

    /* Set the VLAN tag. */
    Base->MAC_VLAN_TAG_DATA_REG |= ((uint32)(((uint32)VlanTag) <<
                               GMAC_MAC_VLAN_TAG_DATA_VID_SHIFT)) |
                               GMAC_MAC_VLAN_TAG_DATA_VEN_MASK;

    /* Set filter offset. */
    Base->MAC_VLAN_TAG_CTRL_REG |= (uint32)(((uint32)FilterIdx) <<
                               GMAC_MAC_VLAN_TAG_CTRL_OFS_SHIFT);
    /* Enable write operation. */
    Base->MAC_VLAN_TAG_CTRL_REG &= ~GMAC_MAC_VLAN_TAG_CTRL_CT_MASK;
    /* Set busy bit. */
    Base->MAC_VLAN_TAG_CTRL_REG |= GMAC_MAC_VLAN_TAG_CTRL_OB_MASK;
    /* Add fault label for testing */
    #ifdef MCAL_ENABLE_FAULT_INJECTION
        MCAL_FAULT_INJECTION_POINT(ETH_ADD_VLAN_TAG_TIMEOUT);
    #endif
    GMAC_StartTimeOut(&StartTime, &ElapsedTime, &TimeoutTicks, GMAC_TIMEOUT_VALUE_US);
    do
    {
        if ((Base->MAC_VLAN_TAG_CTRL_REG & GMAC_MAC_VLAN_TAG_CTRL_OB_MASK) == 0U)
        {
            Status = GMAC_STATUS_SUCCESS;
            break;
        }
    }
    while (!GMAC_TimeoutExpired(&StartTime, &ElapsedTime, TimeoutTicks));

    /* Read filter contents. */
    (void)GMAC_ReadVlanTagRxFilter(Base, FilterIdx, &Tag);
    (void)Tag;

    return Status;
}

/*FUNCTION**********************************************************************
 *
 * Function Name : Gmac_Ip_ReadVlanTagRxFilter
 * Description   : Reads a VLAN Tag Rx filter.
 * implements     Gmac_Ip_ReadVlanTagRxFilter_Activity
 *END**************************************************************************/
Gmac_Ip_StatusType Gmac_Ip_ReadVlanTagRxFilter(uint8 Instance,
                                               uint8 FilterIdx,
                                               uint16 * VlanTag)
{
    GMAC_Type *Base;

    GMAC_DEV_ASSERT(Instance <  FEATURE_GMAC_NUM_INSTANCES);
    GMAC_DEV_ASSERT(FilterIdx < FEATURE_GMAC_VLAN_RX_FILTERS_NUM);

    Base = Gmac_apxBases[Instance];

    return GMAC_ReadVlanTagRxFilter(Base, FilterIdx, VlanTag);
}

/*FUNCTION**********************************************************************
 *
 * Function Name : Gmac_Ip_ClearVlanTagRxFilter
 * Description   : Clears a VLAN Tag Rx filter.
 * implements     Gmac_Ip_ClearVlanTagRxFilter_Activity
 *END**************************************************************************/
Gmac_Ip_StatusType Gmac_Ip_ClearVlanTagRxFilter(uint8 Instance,
                                                uint8 FilterIdx)
{
    GMAC_Type *Base;
    Gmac_Ip_StatusType Status = GMAC_STATUS_TIMEOUT;
    uint32 StartTime, ElapsedTime, TimeoutTicks;

    GMAC_DEV_ASSERT(Instance <  FEATURE_GMAC_NUM_INSTANCES);
    GMAC_DEV_ASSERT(FilterIdx < FEATURE_GMAC_VLAN_RX_FILTERS_NUM);

    Base = Gmac_apxBases[Instance];

    /* Clear and disable the VLAN Tag. */
    Base->MAC_VLAN_TAG_DATA_REG &= ~(GMAC_MAC_VLAN_TAG_DATA_VID_MASK |
                                            GMAC_MAC_VLAN_TAG_DATA_VEN_MASK);

    /* Clear filter offset. */
    Base->MAC_VLAN_TAG_CTRL_REG &= ~GMAC_MAC_VLAN_TAG_CTRL_OFS_MASK;
    /* Set filter offset. */
    Base->MAC_VLAN_TAG_CTRL_REG |= (uint32)(((uint32)FilterIdx) <<
                               GMAC_MAC_VLAN_TAG_CTRL_OFS_SHIFT);
    /* Enable write operation. */
    Base->MAC_VLAN_TAG_CTRL_REG &= ~GMAC_MAC_VLAN_TAG_CTRL_CT_MASK;
    /* Set busy bit. */
    Base->MAC_VLAN_TAG_CTRL_REG |= GMAC_MAC_VLAN_TAG_CTRL_OB_MASK;

#ifdef MCAL_ENABLE_FAULT_INJECTION
    MCAL_FAULT_INJECTION_POINT(ETH_CLEAR_VLAN_TAG_RX_FILTER_TIMEOUT);
#endif

    GMAC_StartTimeOut(&StartTime, &ElapsedTime, &TimeoutTicks, GMAC_TIMEOUT_VALUE_US);
    do
    {
        if ((Base->MAC_VLAN_TAG_CTRL_REG & GMAC_MAC_VLAN_TAG_CTRL_OB_MASK) == 0U)
        {
            Status = GMAC_STATUS_SUCCESS;
            break;
        }
    }
    while (!GMAC_TimeoutExpired(&StartTime, &ElapsedTime, TimeoutTicks));

    return Status;
}
#endif

/*FUNCTION**********************************************************************
 *
 * Function Name : Gmac_Ip_AddVlanTagToHashTable
 * Description   : Adds a VLAN Tag to the hash table
 *
 * Note: The hash table filter only applies to 16-bit outer VLAN tag. The
 * options configured via Gmac_Ip_SetVlanTagRxFilter() do not apply as
 * acceptance criteria for Hash Table filter.
 * implements     Gmac_Ip_AddVlanTagToHashTable_Activity
 *END**************************************************************************/
void Gmac_Ip_AddVlanTagToHashTable(uint8 Instance,
                                   uint16 VlanTag)
{
    GMAC_Type *Base;
    uint32 crc;
    uint32 tag32;
    const uint8 *tag;

    GMAC_DEV_ASSERT(Instance <  FEATURE_GMAC_NUM_INSTANCES);

    Base = Gmac_apxBases[Instance];

    tag32 = (uint32)VlanTag;
    tag   = (uint8 *)&tag32;

    crc = Gmac_Ip_ComputeCRC32(tag, 2U);
    GMAC_AddVlanToHashTable(Base, crc);
}

/*FUNCTION**********************************************************************
 *
 * Function Name : Gmac_Ip_RemoveVlanTagFromHashTable
 * Description   : Adds a VLAN Tag to the hash table
 * implements     Gmac_Ip_RemoveVlanTagFromHashTable_Activity
 *END**************************************************************************/
void Gmac_Ip_RemoveVlanTagFromHashTable(uint8 Instance,
                                        uint16 VlanTag)
{
    GMAC_Type *Base;
    uint32 Crc;
    uint32 Tag32;
    const uint8 *Tag;

    GMAC_DEV_ASSERT(Instance <  FEATURE_GMAC_NUM_INSTANCES);

    Base = Gmac_apxBases[Instance];

    Tag32 = (uint32)VlanTag;
    Tag   = (uint8 *)&Tag32;

    Crc = Gmac_Ip_ComputeCRC32(Tag, 2U);
    GMAC_RemoveVlanFromHashTable(Base, Crc);
}

/*FUNCTION**********************************************************************
 *
 * Function Name : Gmac_Ip_InitSysTime
 * Description   : Initialize the clock counter for PTP time.
 * implements     Gmac_Ip_InitSysTime_Activity
 *END**************************************************************************/
Gmac_Ip_StatusType Gmac_Ip_InitSysTime(const uint8 Instance,
                                       const Gmac_Ip_SysTimeConfigType *SysTimeConfig)
{
    GMAC_DEV_ASSERT(Instance <  FEATURE_GMAC_NUM_INSTANCES);
    GMAC_DEV_ASSERT(SysTimeConfig != NULL_PTR);
    GMAC_DEV_ASSERT(SysTimeConfig->InitialTimestamp != NULL_PTR);

    uint32 StartTime;
    uint32 ElapsedTime;
    uint32 TimeoutTicks;
    uint32 TimestampADDENDValue;

    GMAC_Type         *Base   = Gmac_apxBases[Instance];
    Gmac_Ip_StatusType Status = GMAC_STATUS_TIMEOUT;

    /* Set sub-second and sub-nanosecond increments. */
    Base->MAC_SUB_SECOND_INCREMENT = GMAC_MAC_SUB_SECOND_INCREMENT_SSINC(SysTimeConfig->SubSecondInc) |
                                     GMAC_MAC_SUB_SECOND_INCREMENT_SNSINC(SysTimeConfig->SubNanoSecondsInc);

    /* Fine correction update. */
    TimestampADDENDValue = (uint32)((float64)0x100000000ULL / SysTimeConfig->MultiplyRatioCompensation);

    Base->MAC_TIMESTAMP_ADDEND |= TimestampADDENDValue;
    Base->MAC_TIMESTAMP_CONTROL |= GMAC_MAC_TIMESTAMP_CONTROL_TSADDREG_MASK;

    GMAC_StartTimeOut(&StartTime, &ElapsedTime, &TimeoutTicks, GMAC_TIMEOUT_VALUE_US);
    do
    {
        /* poll until bit 5 is cleared */
        if ((Base->MAC_TIMESTAMP_CONTROL & GMAC_MAC_TIMESTAMP_CONTROL_TSADDREG_MASK) == 0U)
        {
            Status = GMAC_STATUS_SUCCESS;
            break;
        }
    }
    while (!GMAC_TimeoutExpired(&StartTime, &ElapsedTime, TimeoutTicks));

    /* Enable digital rollover, enable Timestamping for all packets, enable Timestamp. */
    Base->MAC_TIMESTAMP_CONTROL = GMAC_MAC_TIMESTAMP_CONTROL_TSCTRLSSR_MASK |
                                  GMAC_MAC_TIMESTAMP_CONTROL_TSENALL_MASK |
                                  GMAC_MAC_TIMESTAMP_CONTROL_TSENA_MASK;

    Base->MAC_TIMESTAMP_CONTROL |= GMAC_MAC_TIMESTAMP_CONTROL_TSCFUPDT_MASK;

    /* Set initial value for system time. */
    Base->MAC_SYSTEM_TIME_HIGHER_WORD_SECONDS = SysTimeConfig->InitialTimestamp->secondsHi;
    Base->MAC_SYSTEM_TIME_SECONDS_UPDATE = SysTimeConfig->InitialTimestamp->seconds;
    Base->MAC_SYSTEM_TIME_NANOSECONDS_UPDATE = (SysTimeConfig->InitialTimestamp->nanoseconds) &
                                               GMAC_MAC_SYSTEM_TIME_NANOSECONDS_UPDATE_TSSS_MASK;
    /* Initialize the Timestamp. */
    Base->MAC_TIMESTAMP_CONTROL |= GMAC_MAC_TIMESTAMP_CONTROL_TSINIT_MASK;

    return Status;
}

/*FUNCTION**********************************************************************
 *
 * Function Name : Gmac_Ip_SetSysTimeCorr
 * Description   : Sets the system time correction by either adding or subtracting
 *                 the selected value from the current system time.
 * implements     Gmac_Ip_SetSysTimeCorr_Activity
 *END**************************************************************************/
Gmac_Ip_StatusType Gmac_Ip_SetSysTimeCorr(uint8 Instance,
                                          Gmac_Ip_SysTimeCorrOffsetType Offset,
                                          uint32 SecondsUpdate,
                                          uint32 NanoSecondsUpdate)
{
    GMAC_Type *Base;
    uint32 seconds, Nanoseconds;
    Gmac_Ip_StatusType Status = GMAC_STATUS_TIMEOUT;
    uint32 StartTime;
    uint32 ElapsedTime;
    uint32 TimeoutTicks;

    GMAC_DEV_ASSERT(Instance <  FEATURE_GMAC_NUM_INSTANCES);

    Base = Gmac_apxBases[Instance];

    if (((uint32)Offset) != 0U)
    {
        seconds = (uint32)(GMAC_SYS_TIME_SEC_MAX_VALUE - SecondsUpdate);
        Nanoseconds = (uint32)(GMAC_SYS_TIME_NANOSEC_MAX_VALUE -
                      NanoSecondsUpdate);
    }
    else
    {
        seconds = SecondsUpdate;
        Nanoseconds = NanoSecondsUpdate;
    }

    Base->MAC_SYSTEM_TIME_NANOSECONDS_UPDATE = GMAC_MAC_SYSTEM_TIME_NANOSECONDS_UPDATE_ADDSUB(Offset) |
                                               GMAC_MAC_SYSTEM_TIME_NANOSECONDS_UPDATE_TSSS(Nanoseconds);
    Base->MAC_SYSTEM_TIME_SECONDS_UPDATE = GMAC_MAC_SYSTEM_TIME_SECONDS_UPDATE_TSS(seconds);

    Base->MAC_TIMESTAMP_CONTROL |= GMAC_MAC_TIMESTAMP_CONTROL_TSUPDT_MASK;

    GMAC_StartTimeOut(&StartTime, &ElapsedTime, &TimeoutTicks, GMAC_TIMEOUT_VALUE_US);

    #ifdef MCAL_ENABLE_FAULT_INJECTION
        MCAL_FAULT_INJECTION_POINT(ETH_SETSYSTIMECORR);
    #endif

    do
    {
        if ((Base->MAC_TIMESTAMP_CONTROL & GMAC_MAC_TIMESTAMP_CONTROL_TSUPDT_MASK) == 0U)
        {
            Status = GMAC_STATUS_SUCCESS;
            break;
        }
    }
    while (!GMAC_TimeoutExpired(&StartTime, &ElapsedTime, TimeoutTicks));

    return Status;
}

Gmac_Ip_StatusType Gmac_Ip_SetRateRatioCorr(uint8 Instance,
                                            float64 RateRatio)
{

    GMAC_Type *Base;
    Gmac_Ip_StatusType Status = GMAC_STATUS_TIMEOUT;
    uint32 StartTime;
    uint32 ElapsedTime;
    uint32 TimeoutTicks;

    Base = Gmac_apxBases[Instance];

    if(RateRatio > (float64)0.0F)
    {
        Base->MAC_TIMESTAMP_ADDEND = GMAC_MAC_TIMESTAMP_ADDEND_TSAR((uint32)((float64)0x100000000ULL / RateRatio));

        Base->MAC_TIMESTAMP_CONTROL |= GMAC_MAC_TIMESTAMP_CONTROL_TSADDREG_MASK;
        /* Add fault label for testing */
        #ifdef MCAL_ENABLE_FAULT_INJECTION
            MCAL_FAULT_INJECTION_POINT(ETH_RATE_RATIO_TIMEOUT);
        #endif

        GMAC_StartTimeOut(&StartTime, &ElapsedTime, &TimeoutTicks, GMAC_TIMEOUT_VALUE_US);

        do
        {
            if ((Base->MAC_TIMESTAMP_CONTROL & GMAC_MAC_TIMESTAMP_CONTROL_TSADDREG_MASK) == 0U)
            {
                Status = GMAC_STATUS_SUCCESS;
                break;
            }
        }
        while (!GMAC_TimeoutExpired(&StartTime, &ElapsedTime, TimeoutTicks));

        Base->MAC_TIMESTAMP_CONTROL |= GMAC_MAC_TIMESTAMP_CONTROL_TSCFUPDT_MASK;

    }
    else
    {
        GMAC_DEV_ASSERT(FALSE);
    }
    return Status;

}

/*FUNCTION**********************************************************************
 *
 * Function Name : Gmac_Ip_GetSysTime
 * Description   : Gets the current system time.
 * implements     Gmac_Ip_GetSysTime_Activity
 *END**************************************************************************/
void Gmac_Ip_GetSysTime(uint8 Instance, Gmac_Ip_TimestampType * Timestamp)
{
    const GMAC_Type *Base;

    GMAC_DEV_ASSERT(Instance <  FEATURE_GMAC_NUM_INSTANCES);
    GMAC_DEV_ASSERT(Timestamp != NULL_PTR);

    Base = Gmac_apxBases[Instance];

    Timestamp->secondsHi = (uint16)(Base->MAC_SYSTEM_TIME_HIGHER_WORD_SECONDS);
    Timestamp->seconds = (uint32)(Base->MAC_SYSTEM_TIME_SECONDS);
    Timestamp->nanoseconds = (uint32)(Base->MAC_SYSTEM_TIME_NANOSECONDS);
}

/*FUNCTION**********************************************************************
 *
 * Function Name : Gmac_Ip_SetTxSchedAlgo
 * Description   : Sets the transmitter scheduling algorithm.
 * implements     Gmac_Ip_SetTxSchedAlgo_Activity
 *END**************************************************************************/
void Gmac_Ip_SetTxSchedAlgo(uint8 Instance, Gmac_Ip_TxSchedAlgoType SchedAlgo)
{
    GMAC_Type *Base;

    GMAC_DEV_ASSERT(Instance <  FEATURE_GMAC_NUM_INSTANCES);

    Base = Gmac_apxBases[Instance];

    GMAC_SetSchedAlg(Base, SchedAlgo);
}

/*FUNCTION**********************************************************************
 *
 * Function Name : Gmac_Ip_SetTxRingWeight
 * Description   : Sets the Weight (in WRR scheduling algorithm) for a
 *                 particular Tx ring.
 *
 * If multiple rings are configured and the WWR scheduling algorithm is
 * selected, the Weight must be programmed with a non-zero value. The maximum
 * value for the Weight is 0x64.
 * implements     Gmac_Ip_SetTxRingWeight_Activity
 *END**************************************************************************/
void Gmac_Ip_SetTxRingWeight(uint8 Instance, uint8 Ring, uint32 Weight)
{
    GMAC_DEV_ASSERT(Instance <  FEATURE_GMAC_NUM_INSTANCES);
    GMAC_DEV_ASSERT(Ring < Gmac_apxState[Instance]->TxRingCount);
    GMAC_DEV_ASSERT((Weight > 0U) && (Weight <= GMAC_MAX_WEIGHT_VALUE));

    if (Gmac_apxState[Instance]->TxRingCount > 1U)
    {
        GMAC_SetTxQueueQuantumWeight(Gmac_apxQueueBases[Instance][Ring], Weight);
    }
}

/*FUNCTION**********************************************************************
 *
 * Function Name : Gmac_Ip_EnableTxStoreAndForward
 * Description   : Enables the store and forward feature on the transmit path.
 * implements     Gmac_Ip_EnableTxStoreAndForward_Activity
 *END**************************************************************************/
void Gmac_Ip_EnableTxStoreAndForward(uint8 Instance, uint8 Ring)
{
    GMAC_DEV_ASSERT(Instance <  FEATURE_GMAC_NUM_INSTANCES);
    GMAC_DEV_ASSERT(Ring < Gmac_apxState[Instance]->TxRingCount);

    GMAC_SetTxStoreAndForward(Gmac_apxQueueBases[Instance][Ring]);
}

/*FUNCTION**********************************************************************
 *
 * Function Name : Gmac_Ip_SetTxThreshold
 * Description   : Sets transmit threshold levels.
 *
 * The transmission starts when the packet size within the Tx Queue is larger
 * than the threshold. In addition, full packets with length less than the
 * threshold are also transmitted.
 * implements     Gmac_Ip_SetTxThreshold_Activity
 *END**************************************************************************/
void Gmac_Ip_SetTxThreshold(uint8 Instance,
                             uint8 Ring,
                             Gmac_Ip_TxThresholdType ThresholdValue)
{
    GMAC_DEV_ASSERT(Instance <  FEATURE_GMAC_NUM_INSTANCES);
    GMAC_DEV_ASSERT(Ring < Gmac_apxState[Instance]->TxRingCount);

    GMAC_SetTxThreshold(Gmac_apxQueueBases[Instance][Ring], ThresholdValue);
}

#if (STD_ON == GMAC_IP_PPS_OUTPUT_SUPPORT)
/*FUNCTION**********************************************************************
 *
 * Function Name : Gmac_Ip_GeneratePulsePerSecond
 * Description   : Perform generating pulse(s) on Pulse Per Second
 *
 *END**************************************************************************/
void Gmac_Ip_SetPpsSignalMode(uint8 Instance, boolean SignalMode)
{
    GMAC_Type *Base;

    GMAC_DEV_ASSERT(Instance <  FEATURE_GMAC_NUM_INSTANCES);
    Base = Gmac_apxBases[Instance];
    if (SignalMode)
    {
        /* Enable flexible PPS output mode. */
        Base->MAC_PPS_CONTROL |= GMAC_MAC_PPS_CONTROL_PPSEN0(1U);
    }
    else
    {
        /* Disable flexible PPS output mode. */
        Base->MAC_PPS_CONTROL &= ~GMAC_MAC_PPS_CONTROL_PPSEN0_MASK;
    }
}

/*FUNCTION**********************************************************************
 *
 * Function Name : Gmac_Ip_PPSOutputSignalInit
 * Description   : Program Flexible Pulse-per-second output
 *
 *END**************************************************************************/
void Gmac_Ip_PPSOutputSignalInit(uint8 Instance, uint32 ModuleClk, uint8 PPSOutputsNum, const Gmac_Ip_FlexiblePPSOutput PPSOutputConfig[])
{
    GMAC_Type *Base;
    uint8 PPSOutputCount;
    uint32 PPSInterval;
    uint32 PPSWidth;
    volatile uint32 *MacPPSIntervalRegAddr;
    volatile uint32 *MacPPSWidthRegAddr;

    GMAC_DEV_ASSERT(Instance <  FEATURE_GMAC_NUM_INSTANCES);
    Base = Gmac_apxBases[Instance];

    for (PPSOutputCount = 0U; PPSOutputCount < PPSOutputsNum; PPSOutputCount++)
    {
        PPSInterval = (uint32)(ModuleClk / PPSOutputConfig[PPSOutputCount].PPSFrequency - 1U);
        PPSWidth = (uint32)(100U / PPSOutputConfig[PPSOutputCount].PPSDutyCycle - 1U);

        Base->MAC_PPS_CONTROL |= ((GMAC_MAC_PPS_CONTROL_TRGTMODSEL0(PPSOutputConfig[PPSOutputCount].PPSModeSelect)) << (8U * PPSOutputCount));
        MacPPSIntervalRegAddr = (uint32*)((Gmac_Ip_PtrSizeType)(&Base->MAC_PPS0_INTERVAL) + GMAC_MAC_PPS_CONTROL_REG_OFFSET(PPSOutputCount));
        MacPPSWidthRegAddr = (uint32*)((Gmac_Ip_PtrSizeType)(&Base->MAC_PPS0_WIDTH) + GMAC_MAC_PPS_CONTROL_REG_OFFSET(PPSOutputCount));

        *MacPPSIntervalRegAddr |= GMAC_MAC_PPS0_INTERVAL_PPSINT0(PPSInterval);
        *MacPPSWidthRegAddr |= GMAC_MAC_PPS0_WIDTH_PPSWIDTH0(PPSWidth);
    }
}

/*FUNCTION**********************************************************************
 *
 * Function Name : Gmac_Ip_GeneratePulsePerSecond
 * Description   : Perform generating pulse(s) on Pulse Per Second
 *
 *END**************************************************************************/
Gmac_Ip_StatusType Gmac_Ip_GeneratePulsePerSecondOutput(uint8 Instance, uint8 PPSOutputIdx, Gmac_Ip_PPSTargetTime * PPSTargetTime, Gmac_Ip_PPSOutputCmd PPSOutputCmd)
{
    GMAC_Type *Base;
    Gmac_Ip_StatusType Status = GMAC_STATUS_BUSY;
    uint32 StartTime;
    uint32 ElapsedTime;
    uint32 TimeoutTicks;
    volatile uint32 *MacPPSSecondRegAddr;
    volatile uint32 *MacPPSNanosecondRegAddr;

    GMAC_DEV_ASSERT(Instance <  FEATURE_GMAC_NUM_INSTANCES);
    GMAC_DEV_ASSERT(PPSTargetTime != NULL_PTR);

    Base = Gmac_apxBases[Instance];
    MacPPSSecondRegAddr = (uint32*)((Gmac_Ip_PtrSizeType)(&Base->MAC_PPS0_TARGET_TIME_SECONDS) + GMAC_MAC_PPS_CONTROL_REG_OFFSET(PPSOutputIdx));
    MacPPSNanosecondRegAddr = (uint32*)((Gmac_Ip_PtrSizeType)(&Base->MAC_PPS0_TARGET_TIME_NANOSECONDS) + GMAC_MAC_PPS_CONTROL_REG_OFFSET(PPSOutputIdx));

    Base->MAC_PPS_CONTROL |= ((GMAC_MAC_PPS_CONTROL_PPSCTRL_PPSCMD(PPSOutputCmd)) << (8U * PPSOutputIdx));

    GMAC_StartTimeOut(&StartTime, &ElapsedTime, &TimeoutTicks, GMAC_TIMEOUT_VALUE_US);
    do
    {
        if (((*MacPPSNanosecondRegAddr) & GMAC_MAC_PPS0_TARGET_TIME_NANOSECONDS_TRGTBUSY0_MASK) == 0U)
        {
            Status = GMAC_STATUS_SUCCESS;
            break;
        }
    }
    while (!GMAC_TimeoutExpired(&StartTime, &ElapsedTime, TimeoutTicks));

    if (GMAC_STATUS_SUCCESS == Status)
    {
        *MacPPSSecondRegAddr = GMAC_MAC_PPS0_TARGET_TIME_SECONDS_TSTRH0(PPSTargetTime->seconds);
        *MacPPSNanosecondRegAddr |= GMAC_MAC_PPS0_TARGET_TIME_NANOSECONDS_TTSL0(PPSTargetTime->nanoseconds);
    }

    return Status;
}
#endif /* (STD_ON == GMAC_IP_PPS_OUTPUT_SUPPORT) */

#if (STD_ON == GMAC_IP_LPI_ENABLE)
void Gmac_Ip_EnteringTxLpi(uint8 Instance, uint32 ModuleClk)
{
    uint16 LPITic1usCntr;

    GMAC_DEV_ASSERT(Instance <  FEATURE_GMAC_NUM_INSTANCES);

    LPITic1usCntr = ModuleClk / 1000000U - 1U;
    Gmac_apxBases[Instance]->MAC_1US_TIC_COUNTER |= GMAC_MAC_1US_TIC_COUNTER_TIC_1US_CNTR(LPITic1usCntr);

    /* Enable LPI mode. */
    Gmac_apxBases[Instance]->MAC_LPI_CONTROL_STATUS |= GMAC_MAC_LPI_CONTROL_STATUS_LPIEN(1U);
}

void Gmac_Ip_ExitingTxLpi(uint8 Instance)
{
    GMAC_DEV_ASSERT(Instance <  FEATURE_GMAC_NUM_INSTANCES);

    /* Disable LPI mode. */
    Gmac_apxBases[Instance]->MAC_LPI_CONTROL_STATUS &= ~GMAC_MAC_LPI_CONTROL_STATUS_LPIEN_MASK;
}
#endif /* (STD_ON == GMAC_IP_LPI_ENABLE) */

#define ETH_43_GMAC_STOP_SEC_CODE
#include "Eth_43_GMAC_MemMap.h"


#ifdef __cplusplus
}
#endif
/** @} */
