module nest0();
    wire n_140_200;
    wire n_140_220;
    wire n_140_280;
    wire n_140_300;
    wire n_140_320;
    wire n_220_200;
    wire n_280_200;
    wire n_340_200;
    wire n_340_220;
    wire n_340_280;
    wire n_340_300;
    (* S0_x1=140, S0_y1=220, S0_x2=140, S0_y2=280 *) Vdc V1(n_140_220, n_140_280);
    (* S0_x1=140, S0_y1=320 *) GND *(n_140_320);
    (* S0_x1=340, S0_y1=220, S0_x2=340, S0_y2=280 *) R R1(n_340_220, n_340_280);
    (*  *) .DC DC1();
    (*  *) Sub SC1();
    (* S0_x1=140, S0_y1=280, S0_x2=140, S0_y2=300 *) net net0(n_140_280, n_140_300);
    (* S0_x1=140, S0_y1=300, S0_x2=140, S0_y2=320 *) net net1(n_140_300, n_140_320);
    (* S0_x1=140, S0_y1=300, S0_x2=340, S0_y2=300 *) net net2(n_140_300, n_340_300);
    (* S0_x1=340, S0_y1=280, S0_x2=340, S0_y2=300 *) net net3(n_340_280, n_340_300);
    (* S0_x1=140, S0_y1=200, S0_x2=140, S0_y2=220 *) net net4(n_140_200, n_140_220);
    (* S0_x1=140, S0_y1=200, S0_x2=220, S0_y2=200 *) net net5(n_140_200, n_220_200);
    (* S0_x1=340, S0_y1=200, S0_x2=340, S0_y2=220 *) net net6(n_340_200, n_340_220);
    (* S0_x1=280, S0_y1=200, S0_x2=340, S0_y2=200 *) net net7(n_280_200, n_340_200);
endmodule
