#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Jun 20 17:19:59 2021
# Process ID: 23356
# Current directory: F:/study/homework/project/计算机组成原理课设设计/project_3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18440 F:\study\homework\project\计算机组成原理课设设计\project_3\project_3.xpr
# Log file: F:/study/homework/project/计算机组成原理课设设计/project_3/vivado.log
# Journal file: F:/study/homework/project/计算机组成原理课设设计/project_3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/study/homework/project/计算机组成原理课设设计/project_3/project_3.xpr
INFO: [Project 1-313] Project file moved from 'F:/study/homework/project/project_3' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Vivado/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 880.551 ; gain = 226.090
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/study/homework/project/计算机组成原理课设设计/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/study/homework/project/计算机组成原理课设设计/project_3/project_3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/study/homework/project/计算机组成原理课设设计/project_x/BJ_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BJ_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/study/homework/project/计算机组成原理课设设计/project_x/Ex_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ex_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/study/homework/project/计算机组成原理课设设计/project_x/ID_Ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_Ex
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/study/homework/project/计算机组成原理课设设计/project_x/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/study/homework/project/计算机组成原理课设设计/project_x/Mem_Wr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem_Wr
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/study/homework/project/计算机组成原理课设设计/project_x/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module Ex_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/study/homework/project/计算机组成原理课设设计/project_x/alu_ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_CTR
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/study/homework/project/计算机组成原理课设设计/project_x/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DATAPATH
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/study/homework/project/计算机组成原理课设设计/project_x/dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/study/homework/project/计算机组成原理课设设计/project_x/extension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_EXTENDER1
INFO: [VRFC 10-311] analyzing module EX_EXTENDER2
INFO: [VRFC 10-311] analyzing module Mem_Extender
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/study/homework/project/计算机组成原理课设设计/project_x/forwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FORWARDING
INFO: [VRFC 10-311] analyzing module Loaduse
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/study/homework/project/计算机组成原理课设设计/project_x/im.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/study/homework/project/计算机组成原理课设设计/project_x/main_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAIN_CTRL
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/study/homework/project/计算机组成原理课设设计/project_x/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ex_MUX1
INFO: [VRFC 10-311] analyzing module Ex_MUX2
INFO: [VRFC 10-311] analyzing module Ex_MUX3
INFO: [VRFC 10-311] analyzing module Ex_MUXA_FORWARDING
INFO: [VRFC 10-311] analyzing module Ex_MUXB_FORWARDING
INFO: [VRFC 10-311] analyzing module Mem_MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/study/homework/project/计算机组成原理课设设计/project_x/npc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/study/homework/project/计算机组成原理课设设计/project_x/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/study/homework/project/计算机组成原理课设设计/project_x/pipeline_processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PIPELINE_PROCESSOR
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/study/homework/project/计算机组成原理课设设计/project_x/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGFILE
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/study/homework/project/计算机组成原理课设设计/project_x/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/study/homework/project/计算机组成原理课设设计/project_3/project_3.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 890.547 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/study/homework/project/计算机组成原理课设设计/project_3/project_3.sim/sim_1/behav/xsim'
ERROR: [Common 17-145] codecvt to wstring conversion failed '1'
ERROR: [Common 17-145] codecvt to wstring conversion failed '1'
ERROR: [Common 17-145] codecvt to wstring conversion failed '1'
ERROR: [Common 17-145] codecvt to wstring conversion failed '1'
"xelab -wto 6e4f6a2476f842cd8ce09c0d7284d05a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 6e4f6a2476f842cd8ce09c0d7284d05a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'IF_pcHigh4' [F:/study/homework/project/计算机组成原理课设设计/project_x/datapath.v:90]
WARNING: [VRFC 10-3283] element index 4 into 'ALUSrcA' is out of bounds [F:/study/homework/project/计算机组成原理课设设计/project_x/datapath.v:110]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "F:/study/homework/project/计算机组成原理课设设计/project_x/pipeline_processor.v" Line 1. Module PIPELINE_PROCESSOR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/study/homework/project/计算机组成原理课设设计/project_x/datapath.v" Line 1. Module DATAPATH doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/study/homework/project/计算机组成原理课设设计/project_x/pc.v" Line 1. Module PC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/study/homework/project/计算机组成原理课设设计/project_x/npc.v" Line 1. Module NPC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/study/homework/project/计算机组成原理课设设计/project_x/im.v" Line 1. Module IM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/study/homework/project/计算机组成原理课设设计/project_x/IF_ID.v" Line 1. Module IF_ID doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/study/homework/project/计算机组成原理课设设计/project_x/regfile.v" Line 1. Module REGFILE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/study/homework/project/计算机组成原理课设设计/project_x/ID_Ex.v" Line 1. Module ID_Ex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/study/homework/project/计算机组成原理课设设计/project_x/extension.v" Line 2. Module EX_EXTENDER1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/study/homework/project/计算机组成原理课设设计/project_x/mux.v" Line 1. Module Ex_MUX1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/study/homework/project/计算机组成原理课设设计/project_x/mux.v" Line 13. Module Ex_MUX2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/study/homework/project/计算机组成原理课设设计/project_x/extension.v" Line 18. Module EX_EXTENDER2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/study/homework/project/计算机组成原理课设设计/project_x/alu.v" Line 53. Module Ex_Adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/study/homework/project/计算机组成原理课设设计/project_x/mux.v" Line 32. Module Ex_MUX3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/study/homework/project/计算机组成原理课设设计/project_x/alu_ctr.v" Line 1. Module ALU_CTR doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/study/homework/project/计算机组成原理课设设计/project_x/alu.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/study/homework/project/计算机组成原理课设设计/project_x/Ex_Mem.v" Line 1. Module Ex_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/study/homework/project/计算机组成原理课设设计/project_x/dm.v" Line 1. Module DM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/study/homework/project/计算机组成原理课设设计/project_x/extension.v" Line 34. Module Mem_Extender doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/study/homework/project/计算机组成原理课设设计/project_x/Mem_Wr.v" Line 1. Module Mem_Wr doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/study/homework/project/计算机组成原理课设设计/project_x/mux.v" Line 82. Module Mem_MUX doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/study/homework/project/计算机组成原理课设设计/project_x/mux.v" Line 44. Module Ex_MUXA_FORWARDING doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/study/homework/project/计算机组成原理课设设计/project_x/mux.v" Line 63. Module Ex_MUXB_FORWARDING doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/study/homework/project/计算机组成原理课设设计/project_x/forwarding.v" Line 1. Module FORWARDING doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/study/homework/project/计算机组成原理课设设计/project_x/forwarding.v" Line 33. Module Loaduse doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/study/homework/project/计算机组成原理课设设计/project_x/BJ_Unit.v" Line 1. Module BJ_Unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/study/homework/project/计算机组成原理课设设计/project_x/main_ctrl.v" Line 1. Module MAIN_CTRL doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.NPC
Compiling module xil_defaultlib.IM
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.REGFILE
Compiling module xil_defaultlib.ID_Ex
Compiling module xil_defaultlib.EX_EXTENDER1
Compiling module xil_defaultlib.Ex_MUX1
Compiling module xil_defaultlib.Ex_MUX2
Compiling module xil_defaultlib.EX_EXTENDER2
Compiling module xil_defaultlib.Ex_Adder
Compiling module xil_defaultlib.Ex_MUX3
Compiling module xil_defaultlib.ALU_CTR
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Ex_Mem
Compiling module xil_defaultlib.DM
Compiling module xil_defaultlib.Mem_Extender
Compiling module xil_defaultlib.Mem_Wr
Compiling module xil_defaultlib.Mem_MUX
Compiling module xil_defaultlib.Ex_MUXA_FORWARDING
Compiling module xil_defaultlib.Ex_MUXB_FORWARDING
Compiling module xil_defaultlib.FORWARDING
Compiling module xil_defaultlib.Loaduse
Compiling module xil_defaultlib.BJ_Unit
Compiling module xil_defaultlib.DATAPATH
Compiling module xil_defaultlib.MAIN_CTRL
Compiling module xil_defaultlib.PIPELINE_PROCESSOR
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 890.547 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s) while executing 'F:/study/homework/project/计算机组成原理课设设计/project_3/project_3.sim/sim_1/behav/xsim/elaborate.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 911.070 ; gain = 20.523
ERROR: [Common 17-145] codecvt to wstring conversion failed '1'
ERROR: [Common 17-145] codecvt to wstring conversion failed '1'
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jun 20 17:20:47 2021...
