Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Dec 16 23:15:46 2022
| Host         : LAPTOP-2O846HLK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Board_timing_summary_routed.rpt -pb Board_timing_summary_routed.pb -rpx Board_timing_summary_routed.rpx -warn_on_violation
| Design       : Board
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                1000        
SYNTH-5    Warning           Mapped onto distributed RAM because of timing constraints  128         
TIMING-20  Warning           Non-clocked latch                                          1           
LATCH-1    Advisory          Existing latches in the design                             1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1799)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8790)
5. checking no_input_delay (17)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1799)
---------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: Head/ControlUnit/Bc_Op_reg/Q (HIGH)

 There are 1798 register/latch pins with no clock driven by root clock pin: inter_clock_reg[15]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8790)
---------------------------------------------------
 There are 8790 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.791        0.000                      0                   16        0.308        0.000                      0                   16        4.500        0.000                       0                    17  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.791        0.000                      0                   16        0.308        0.000                      0                   16        4.500        0.000                       0                    17  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.791ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.308ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.791ns  (required time - arrival time)
  Source:                 inter_clock_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inter_clock_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.282ns  (logic 0.993ns (30.254%)  route 2.289ns (69.746%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.564     5.085    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  inter_clock_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  inter_clock_reg[15]/Q
                         net (fo=1, routed)           0.557     6.160    slowclock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.256 r  slowclock_BUFG_inst/O
                         net (fo=1799, routed)        1.732     7.988    slowclock_BUFG
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.379     8.367 r  inter_clock_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.367    inter_clock_reg[12]_i_1_n_4
    SLICE_X34Y46         FDRE                                         r  inter_clock_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.444    14.785    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  inter_clock_reg[15]/C
                         clock pessimism              0.300    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)        0.109    15.159    inter_clock_reg[15]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                          -8.367    
  -------------------------------------------------------------------
                         slack                                  6.791    

Slack (MET) :             7.464ns  (required time - arrival time)
  Source:                 inter_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inter_clock_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.585ns  (logic 1.732ns (67.010%)  route 0.853ns (32.990%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.564     5.085    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  inter_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  inter_clock_reg[1]/Q
                         net (fo=1, routed)           0.853     6.456    inter_clock_reg_n_0_[1]
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.113 r  inter_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.113    inter_clock_reg[0]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.230 r  inter_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.230    inter_clock_reg[4]_i_1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.347 r  inter_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.347    inter_clock_reg[8]_i_1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.670 r  inter_clock_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.670    inter_clock_reg[12]_i_1_n_6
    SLICE_X34Y46         FDRE                                         r  inter_clock_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.444    14.785    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  inter_clock_reg[13]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)        0.109    15.134    inter_clock_reg[13]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -7.670    
  -------------------------------------------------------------------
                         slack                                  7.464    

Slack (MET) :             7.548ns  (required time - arrival time)
  Source:                 inter_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inter_clock_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.501ns  (logic 1.648ns (65.902%)  route 0.853ns (34.098%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.564     5.085    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  inter_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  inter_clock_reg[1]/Q
                         net (fo=1, routed)           0.853     6.456    inter_clock_reg_n_0_[1]
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.113 r  inter_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.113    inter_clock_reg[0]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.230 r  inter_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.230    inter_clock_reg[4]_i_1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.347 r  inter_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.347    inter_clock_reg[8]_i_1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.586 r  inter_clock_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.586    inter_clock_reg[12]_i_1_n_5
    SLICE_X34Y46         FDRE                                         r  inter_clock_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.444    14.785    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  inter_clock_reg[14]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)        0.109    15.134    inter_clock_reg[14]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -7.586    
  -------------------------------------------------------------------
                         slack                                  7.548    

Slack (MET) :             7.568ns  (required time - arrival time)
  Source:                 inter_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inter_clock_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.481ns  (logic 1.628ns (65.627%)  route 0.853ns (34.373%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.564     5.085    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  inter_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  inter_clock_reg[1]/Q
                         net (fo=1, routed)           0.853     6.456    inter_clock_reg_n_0_[1]
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.113 r  inter_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.113    inter_clock_reg[0]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.230 r  inter_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.230    inter_clock_reg[4]_i_1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.347 r  inter_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.347    inter_clock_reg[8]_i_1_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.566 r  inter_clock_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.566    inter_clock_reg[12]_i_1_n_7
    SLICE_X34Y46         FDRE                                         r  inter_clock_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.444    14.785    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  inter_clock_reg[12]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)        0.109    15.134    inter_clock_reg[12]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -7.566    
  -------------------------------------------------------------------
                         slack                                  7.568    

Slack (MET) :             7.581ns  (required time - arrival time)
  Source:                 inter_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inter_clock_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.468ns  (logic 1.615ns (65.446%)  route 0.853ns (34.554%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.564     5.085    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  inter_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  inter_clock_reg[1]/Q
                         net (fo=1, routed)           0.853     6.456    inter_clock_reg_n_0_[1]
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.113 r  inter_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.113    inter_clock_reg[0]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.230 r  inter_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.230    inter_clock_reg[4]_i_1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.553 r  inter_clock_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.553    inter_clock_reg[8]_i_1_n_6
    SLICE_X34Y45         FDRE                                         r  inter_clock_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.444    14.785    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  inter_clock_reg[9]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y45         FDRE (Setup_fdre_C_D)        0.109    15.134    inter_clock_reg[9]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -7.553    
  -------------------------------------------------------------------
                         slack                                  7.581    

Slack (MET) :             7.589ns  (required time - arrival time)
  Source:                 inter_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inter_clock_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.460ns  (logic 1.607ns (65.334%)  route 0.853ns (34.666%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.564     5.085    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  inter_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  inter_clock_reg[1]/Q
                         net (fo=1, routed)           0.853     6.456    inter_clock_reg_n_0_[1]
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.113 r  inter_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.113    inter_clock_reg[0]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.230 r  inter_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.230    inter_clock_reg[4]_i_1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.545 r  inter_clock_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.545    inter_clock_reg[8]_i_1_n_4
    SLICE_X34Y45         FDRE                                         r  inter_clock_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.444    14.785    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  inter_clock_reg[11]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y45         FDRE (Setup_fdre_C_D)        0.109    15.134    inter_clock_reg[11]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -7.545    
  -------------------------------------------------------------------
                         slack                                  7.589    

Slack (MET) :             7.665ns  (required time - arrival time)
  Source:                 inter_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inter_clock_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.384ns  (logic 1.531ns (64.228%)  route 0.853ns (35.772%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.564     5.085    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  inter_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  inter_clock_reg[1]/Q
                         net (fo=1, routed)           0.853     6.456    inter_clock_reg_n_0_[1]
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.113 r  inter_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.113    inter_clock_reg[0]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.230 r  inter_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.230    inter_clock_reg[4]_i_1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.469 r  inter_clock_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.469    inter_clock_reg[8]_i_1_n_5
    SLICE_X34Y45         FDRE                                         r  inter_clock_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.444    14.785    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  inter_clock_reg[10]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y45         FDRE (Setup_fdre_C_D)        0.109    15.134    inter_clock_reg[10]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -7.469    
  -------------------------------------------------------------------
                         slack                                  7.665    

Slack (MET) :             7.685ns  (required time - arrival time)
  Source:                 inter_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inter_clock_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.364ns  (logic 1.511ns (63.926%)  route 0.853ns (36.074%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.564     5.085    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  inter_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  inter_clock_reg[1]/Q
                         net (fo=1, routed)           0.853     6.456    inter_clock_reg_n_0_[1]
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.113 r  inter_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.113    inter_clock_reg[0]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.230 r  inter_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.230    inter_clock_reg[4]_i_1_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.449 r  inter_clock_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.449    inter_clock_reg[8]_i_1_n_7
    SLICE_X34Y45         FDRE                                         r  inter_clock_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.444    14.785    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  inter_clock_reg[8]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y45         FDRE (Setup_fdre_C_D)        0.109    15.134    inter_clock_reg[8]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -7.449    
  -------------------------------------------------------------------
                         slack                                  7.685    

Slack (MET) :             7.698ns  (required time - arrival time)
  Source:                 inter_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inter_clock_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.351ns  (logic 1.498ns (63.726%)  route 0.853ns (36.274%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.564     5.085    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  inter_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  inter_clock_reg[1]/Q
                         net (fo=1, routed)           0.853     6.456    inter_clock_reg_n_0_[1]
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.113 r  inter_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.113    inter_clock_reg[0]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.436 r  inter_clock_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.436    inter_clock_reg[4]_i_1_n_6
    SLICE_X34Y44         FDRE                                         r  inter_clock_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.444    14.785    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y44         FDRE                                         r  inter_clock_reg[5]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y44         FDRE (Setup_fdre_C_D)        0.109    15.134    inter_clock_reg[5]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -7.436    
  -------------------------------------------------------------------
                         slack                                  7.698    

Slack (MET) :             7.706ns  (required time - arrival time)
  Source:                 inter_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inter_clock_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.343ns  (logic 1.490ns (63.602%)  route 0.853ns (36.398%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.564     5.085    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  inter_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  inter_clock_reg[1]/Q
                         net (fo=1, routed)           0.853     6.456    inter_clock_reg_n_0_[1]
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.113 r  inter_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.113    inter_clock_reg[0]_i_1_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.428 r  inter_clock_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.428    inter_clock_reg[4]_i_1_n_4
    SLICE_X34Y44         FDRE                                         r  inter_clock_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.444    14.785    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y44         FDRE                                         r  inter_clock_reg[7]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y44         FDRE (Setup_fdre_C_D)        0.109    15.134    inter_clock_reg[7]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                          -7.428    
  -------------------------------------------------------------------
                         slack                                  7.706    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 inter_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inter_clock_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.562     1.445    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  inter_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.164     1.609 f  inter_clock_reg[0]/Q
                         net (fo=1, routed)           0.163     1.772    inter_clock_reg_n_0_[0]
    SLICE_X34Y43         LUT1 (Prop_lut1_I0_O)        0.045     1.817 r  inter_clock[0]_i_2/O
                         net (fo=1, routed)           0.000     1.817    inter_clock[0]_i_2_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.887 r  inter_clock_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.887    inter_clock_reg[0]_i_1_n_7
    SLICE_X34Y43         FDRE                                         r  inter_clock_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.831     1.958    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  inter_clock_reg[0]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y43         FDRE (Hold_fdre_C_D)         0.134     1.579    inter_clock_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 inter_clock_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inter_clock_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.273ns (61.259%)  route 0.173ns (38.741%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.562     1.445    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  inter_clock_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  inter_clock_reg[11]/Q
                         net (fo=1, routed)           0.173     1.782    inter_clock_reg_n_0_[11]
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.891 r  inter_clock_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.891    inter_clock_reg[8]_i_1_n_4
    SLICE_X34Y45         FDRE                                         r  inter_clock_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.831     1.958    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  inter_clock_reg[11]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.134     1.579    inter_clock_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 inter_clock_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inter_clock_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.273ns (61.259%)  route 0.173ns (38.741%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.562     1.445    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  inter_clock_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  inter_clock_reg[3]/Q
                         net (fo=1, routed)           0.173     1.782    inter_clock_reg_n_0_[3]
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.891 r  inter_clock_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.891    inter_clock_reg[0]_i_1_n_4
    SLICE_X34Y43         FDRE                                         r  inter_clock_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.831     1.958    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  inter_clock_reg[3]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y43         FDRE (Hold_fdre_C_D)         0.134     1.579    inter_clock_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 inter_clock_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inter_clock_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.279ns (62.071%)  route 0.170ns (37.929%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.562     1.445    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  inter_clock_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  inter_clock_reg[12]/Q
                         net (fo=1, routed)           0.170     1.780    inter_clock_reg_n_0_[12]
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.895 r  inter_clock_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.895    inter_clock_reg[12]_i_1_n_7
    SLICE_X34Y46         FDRE                                         r  inter_clock_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.831     1.958    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  inter_clock_reg[12]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.134     1.579    inter_clock_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 inter_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inter_clock_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.314ns (65.814%)  route 0.163ns (34.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.562     1.445    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  inter_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.164     1.609 f  inter_clock_reg[0]/Q
                         net (fo=1, routed)           0.163     1.772    inter_clock_reg_n_0_[0]
    SLICE_X34Y43         LUT1 (Prop_lut1_I0_O)        0.045     1.817 r  inter_clock[0]_i_2/O
                         net (fo=1, routed)           0.000     1.817    inter_clock[0]_i_2_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     1.922 r  inter_clock_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.922    inter_clock_reg[0]_i_1_n_6
    SLICE_X34Y43         FDRE                                         r  inter_clock_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.831     1.958    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  inter_clock_reg[1]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y43         FDRE (Hold_fdre_C_D)         0.134     1.579    inter_clock_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 inter_clock_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inter_clock_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.314ns (64.811%)  route 0.170ns (35.189%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.562     1.445    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  inter_clock_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  inter_clock_reg[12]/Q
                         net (fo=1, routed)           0.170     1.780    inter_clock_reg_n_0_[12]
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150     1.930 r  inter_clock_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.930    inter_clock_reg[12]_i_1_n_6
    SLICE_X34Y46         FDRE                                         r  inter_clock_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.831     1.958    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  inter_clock_reg[13]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.134     1.579    inter_clock_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 inter_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inter_clock_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.273ns (54.366%)  route 0.229ns (45.634%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.562     1.445    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y44         FDRE                                         r  inter_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  inter_clock_reg[7]/Q
                         net (fo=1, routed)           0.229     1.838    inter_clock_reg_n_0_[7]
    SLICE_X34Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.947 r  inter_clock_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.947    inter_clock_reg[4]_i_1_n_4
    SLICE_X34Y44         FDRE                                         r  inter_clock_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.831     1.958    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y44         FDRE                                         r  inter_clock_reg[7]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y44         FDRE (Hold_fdre_C_D)         0.134     1.579    inter_clock_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 inter_clock_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inter_clock_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.279ns (55.210%)  route 0.226ns (44.790%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.562     1.445    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y44         FDRE                                         r  inter_clock_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  inter_clock_reg[4]/Q
                         net (fo=1, routed)           0.226     1.835    inter_clock_reg_n_0_[4]
    SLICE_X34Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.950 r  inter_clock_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.950    inter_clock_reg[4]_i_1_n_7
    SLICE_X34Y44         FDRE                                         r  inter_clock_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.831     1.958    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y44         FDRE                                         r  inter_clock_reg[4]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y44         FDRE (Hold_fdre_C_D)         0.134     1.579    inter_clock_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 inter_clock_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inter_clock_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.279ns (55.210%)  route 0.226ns (44.790%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.562     1.445    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  inter_clock_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  inter_clock_reg[8]/Q
                         net (fo=1, routed)           0.226     1.835    inter_clock_reg_n_0_[8]
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.950 r  inter_clock_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.950    inter_clock_reg[8]_i_1_n_7
    SLICE_X34Y45         FDRE                                         r  inter_clock_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.831     1.958    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y45         FDRE                                         r  inter_clock_reg[8]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.134     1.579    inter_clock_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 inter_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inter_clock_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.354ns (68.458%)  route 0.163ns (31.542%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.562     1.445    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  inter_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.164     1.609 f  inter_clock_reg[0]/Q
                         net (fo=1, routed)           0.163     1.772    inter_clock_reg_n_0_[0]
    SLICE_X34Y43         LUT1 (Prop_lut1_I0_O)        0.045     1.817 r  inter_clock[0]_i_2/O
                         net (fo=1, routed)           0.000     1.817    inter_clock[0]_i_2_n_0
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.145     1.962 r  inter_clock_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.962    inter_clock_reg[0]_i_1_n_5
    SLICE_X34Y43         FDRE                                         r  inter_clock_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.831     1.958    CLK100MHZ_IBUF_BUFG
    SLICE_X34Y43         FDRE                                         r  inter_clock_reg[2]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y43         FDRE (Hold_fdre_C_D)         0.134     1.579    inter_clock_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.383    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y43   inter_clock_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y45   inter_clock_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y45   inter_clock_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y46   inter_clock_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y46   inter_clock_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y46   inter_clock_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y46   inter_clock_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y43   inter_clock_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y43   inter_clock_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y43   inter_clock_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y43   inter_clock_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   inter_clock_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   inter_clock_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   inter_clock_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   inter_clock_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   inter_clock_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   inter_clock_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   inter_clock_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   inter_clock_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y43   inter_clock_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y43   inter_clock_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   inter_clock_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   inter_clock_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   inter_clock_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y45   inter_clock_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   inter_clock_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   inter_clock_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   inter_clock_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   inter_clock_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          8806 Endpoints
Min Delay          8806 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Head/ControlUnit/PC_s_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Head/RegisterFile/rf_reg[3][31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.966ns  (logic 1.957ns (8.909%)  route 20.009ns (91.091%))
  Logic Levels:           11  (FDCE=1 LUT2=2 LUT4=1 LUT5=5 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDCE                         0.000     0.000 r  Head/ControlUnit/PC_s_reg/C
    SLICE_X2Y77          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  Head/ControlUnit/PC_s_reg/Q
                         net (fo=71, routed)          4.954     5.472    Head/ControlUnit/PC_s
    SLICE_X5Y79          LUT5 (Prop_lut5_I1_O)        0.124     5.596 r  Head/ControlUnit/add_out_carry__3_i_3/O
                         net (fo=19, routed)          2.561     8.157    Head/ControlUnit/operand1[17]
    SLICE_X13Y71         LUT6 (Prop_lut6_I1_O)        0.124     8.281 r  Head/ControlUnit/rf[1][31]_i_20/O
                         net (fo=1, routed)           0.154     8.435    Head/ControlUnit/rf[1][31]_i_20_n_0
    SLICE_X13Y71         LUT5 (Prop_lut5_I4_O)        0.124     8.559 r  Head/ControlUnit/rf[1][31]_i_16/O
                         net (fo=1, routed)           1.010     9.569    Head/ControlUnit/rf[1][31]_i_16_n_0
    SLICE_X13Y69         LUT5 (Prop_lut5_I4_O)        0.124     9.693 r  Head/ControlUnit/rf[1][31]_i_10/O
                         net (fo=2, routed)           0.581    10.274    Head/ControlUnit/rf[1][31]_i_10_n_0
    SLICE_X13Y68         LUT5 (Prop_lut5_I0_O)        0.124    10.398 r  Head/ControlUnit/rf[1][31]_i_5/O
                         net (fo=2, routed)           1.462    11.859    Head/ALU_Control/rf_reg[1][31]
    SLICE_X7Y76          LUT4 (Prop_lut4_I1_O)        0.124    11.983 r  Head/ALU_Control/rf[1][31]_i_3/O
                         net (fo=34, routed)          1.226    13.210    Head/ALU_Control/alu_ctrl_reg[3]_7
    SLICE_X11Y74         LUT2 (Prop_lut2_I1_O)        0.124    13.334 r  Head/ALU_Control/rf[1][14]_i_7/O
                         net (fo=32, routed)          2.111    15.445    Head/data/rf_reg[1][0]
    SLICE_X9Y59          LUT2 (Prop_lut2_I1_O)        0.120    15.565 r  Head/data/rf[1][31]_i_9/O
                         net (fo=17, routed)          3.179    18.744    Head/data/data_out_reg[15]_0[15]
    SLICE_X6Y76          LUT6 (Prop_lut6_I2_O)        0.327    19.071 r  Head/data/rf[1][31]_i_4/O
                         net (fo=1, routed)           0.796    19.867    Head/ControlUnit/rf_reg[1][31]_0
    SLICE_X7Y77          LUT5 (Prop_lut5_I2_O)        0.124    19.991 r  Head/ControlUnit/rf[1][31]_i_2/O
                         net (fo=31, routed)          1.975    21.966    Head/RegisterFile/D[31]
    SLICE_X29Y75         FDCE                                         r  Head/RegisterFile/rf_reg[3][31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Head/ControlUnit/PC_s_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Head/RegisterFile/rf_reg[29][31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.849ns  (logic 1.957ns (8.957%)  route 19.892ns (91.043%))
  Logic Levels:           11  (FDCE=1 LUT2=2 LUT4=1 LUT5=5 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDCE                         0.000     0.000 r  Head/ControlUnit/PC_s_reg/C
    SLICE_X2Y77          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  Head/ControlUnit/PC_s_reg/Q
                         net (fo=71, routed)          4.954     5.472    Head/ControlUnit/PC_s
    SLICE_X5Y79          LUT5 (Prop_lut5_I1_O)        0.124     5.596 r  Head/ControlUnit/add_out_carry__3_i_3/O
                         net (fo=19, routed)          2.561     8.157    Head/ControlUnit/operand1[17]
    SLICE_X13Y71         LUT6 (Prop_lut6_I1_O)        0.124     8.281 r  Head/ControlUnit/rf[1][31]_i_20/O
                         net (fo=1, routed)           0.154     8.435    Head/ControlUnit/rf[1][31]_i_20_n_0
    SLICE_X13Y71         LUT5 (Prop_lut5_I4_O)        0.124     8.559 r  Head/ControlUnit/rf[1][31]_i_16/O
                         net (fo=1, routed)           1.010     9.569    Head/ControlUnit/rf[1][31]_i_16_n_0
    SLICE_X13Y69         LUT5 (Prop_lut5_I4_O)        0.124     9.693 r  Head/ControlUnit/rf[1][31]_i_10/O
                         net (fo=2, routed)           0.581    10.274    Head/ControlUnit/rf[1][31]_i_10_n_0
    SLICE_X13Y68         LUT5 (Prop_lut5_I0_O)        0.124    10.398 r  Head/ControlUnit/rf[1][31]_i_5/O
                         net (fo=2, routed)           1.462    11.859    Head/ALU_Control/rf_reg[1][31]
    SLICE_X7Y76          LUT4 (Prop_lut4_I1_O)        0.124    11.983 r  Head/ALU_Control/rf[1][31]_i_3/O
                         net (fo=34, routed)          1.226    13.210    Head/ALU_Control/alu_ctrl_reg[3]_7
    SLICE_X11Y74         LUT2 (Prop_lut2_I1_O)        0.124    13.334 r  Head/ALU_Control/rf[1][14]_i_7/O
                         net (fo=32, routed)          2.111    15.445    Head/data/rf_reg[1][0]
    SLICE_X9Y59          LUT2 (Prop_lut2_I1_O)        0.120    15.565 r  Head/data/rf[1][31]_i_9/O
                         net (fo=17, routed)          3.179    18.744    Head/data/data_out_reg[15]_0[15]
    SLICE_X6Y76          LUT6 (Prop_lut6_I2_O)        0.327    19.071 r  Head/data/rf[1][31]_i_4/O
                         net (fo=1, routed)           0.796    19.867    Head/ControlUnit/rf_reg[1][31]_0
    SLICE_X7Y77          LUT5 (Prop_lut5_I2_O)        0.124    19.991 r  Head/ControlUnit/rf[1][31]_i_2/O
                         net (fo=31, routed)          1.858    21.849    Head/RegisterFile/D[31]
    SLICE_X33Y73         FDCE                                         r  Head/RegisterFile/rf_reg[29][31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Head/ControlUnit/PC_s_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Head/RegisterFile/rf_reg[27][31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.815ns  (logic 1.957ns (8.971%)  route 19.858ns (91.029%))
  Logic Levels:           11  (FDCE=1 LUT2=2 LUT4=1 LUT5=5 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDCE                         0.000     0.000 r  Head/ControlUnit/PC_s_reg/C
    SLICE_X2Y77          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  Head/ControlUnit/PC_s_reg/Q
                         net (fo=71, routed)          4.954     5.472    Head/ControlUnit/PC_s
    SLICE_X5Y79          LUT5 (Prop_lut5_I1_O)        0.124     5.596 r  Head/ControlUnit/add_out_carry__3_i_3/O
                         net (fo=19, routed)          2.561     8.157    Head/ControlUnit/operand1[17]
    SLICE_X13Y71         LUT6 (Prop_lut6_I1_O)        0.124     8.281 r  Head/ControlUnit/rf[1][31]_i_20/O
                         net (fo=1, routed)           0.154     8.435    Head/ControlUnit/rf[1][31]_i_20_n_0
    SLICE_X13Y71         LUT5 (Prop_lut5_I4_O)        0.124     8.559 r  Head/ControlUnit/rf[1][31]_i_16/O
                         net (fo=1, routed)           1.010     9.569    Head/ControlUnit/rf[1][31]_i_16_n_0
    SLICE_X13Y69         LUT5 (Prop_lut5_I4_O)        0.124     9.693 r  Head/ControlUnit/rf[1][31]_i_10/O
                         net (fo=2, routed)           0.581    10.274    Head/ControlUnit/rf[1][31]_i_10_n_0
    SLICE_X13Y68         LUT5 (Prop_lut5_I0_O)        0.124    10.398 r  Head/ControlUnit/rf[1][31]_i_5/O
                         net (fo=2, routed)           1.462    11.859    Head/ALU_Control/rf_reg[1][31]
    SLICE_X7Y76          LUT4 (Prop_lut4_I1_O)        0.124    11.983 r  Head/ALU_Control/rf[1][31]_i_3/O
                         net (fo=34, routed)          1.226    13.210    Head/ALU_Control/alu_ctrl_reg[3]_7
    SLICE_X11Y74         LUT2 (Prop_lut2_I1_O)        0.124    13.334 r  Head/ALU_Control/rf[1][14]_i_7/O
                         net (fo=32, routed)          2.111    15.445    Head/data/rf_reg[1][0]
    SLICE_X9Y59          LUT2 (Prop_lut2_I1_O)        0.120    15.565 r  Head/data/rf[1][31]_i_9/O
                         net (fo=17, routed)          3.179    18.744    Head/data/data_out_reg[15]_0[15]
    SLICE_X6Y76          LUT6 (Prop_lut6_I2_O)        0.327    19.071 r  Head/data/rf[1][31]_i_4/O
                         net (fo=1, routed)           0.796    19.867    Head/ControlUnit/rf_reg[1][31]_0
    SLICE_X7Y77          LUT5 (Prop_lut5_I2_O)        0.124    19.991 r  Head/ControlUnit/rf[1][31]_i_2/O
                         net (fo=31, routed)          1.824    21.815    Head/RegisterFile/D[31]
    SLICE_X35Y72         FDCE                                         r  Head/RegisterFile/rf_reg[27][31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Head/ControlUnit/PC_s_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Head/RegisterFile/rf_reg[4][31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.804ns  (logic 1.957ns (8.975%)  route 19.847ns (91.025%))
  Logic Levels:           11  (FDCE=1 LUT2=2 LUT4=1 LUT5=5 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDCE                         0.000     0.000 r  Head/ControlUnit/PC_s_reg/C
    SLICE_X2Y77          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  Head/ControlUnit/PC_s_reg/Q
                         net (fo=71, routed)          4.954     5.472    Head/ControlUnit/PC_s
    SLICE_X5Y79          LUT5 (Prop_lut5_I1_O)        0.124     5.596 r  Head/ControlUnit/add_out_carry__3_i_3/O
                         net (fo=19, routed)          2.561     8.157    Head/ControlUnit/operand1[17]
    SLICE_X13Y71         LUT6 (Prop_lut6_I1_O)        0.124     8.281 r  Head/ControlUnit/rf[1][31]_i_20/O
                         net (fo=1, routed)           0.154     8.435    Head/ControlUnit/rf[1][31]_i_20_n_0
    SLICE_X13Y71         LUT5 (Prop_lut5_I4_O)        0.124     8.559 r  Head/ControlUnit/rf[1][31]_i_16/O
                         net (fo=1, routed)           1.010     9.569    Head/ControlUnit/rf[1][31]_i_16_n_0
    SLICE_X13Y69         LUT5 (Prop_lut5_I4_O)        0.124     9.693 r  Head/ControlUnit/rf[1][31]_i_10/O
                         net (fo=2, routed)           0.581    10.274    Head/ControlUnit/rf[1][31]_i_10_n_0
    SLICE_X13Y68         LUT5 (Prop_lut5_I0_O)        0.124    10.398 r  Head/ControlUnit/rf[1][31]_i_5/O
                         net (fo=2, routed)           1.462    11.859    Head/ALU_Control/rf_reg[1][31]
    SLICE_X7Y76          LUT4 (Prop_lut4_I1_O)        0.124    11.983 r  Head/ALU_Control/rf[1][31]_i_3/O
                         net (fo=34, routed)          1.226    13.210    Head/ALU_Control/alu_ctrl_reg[3]_7
    SLICE_X11Y74         LUT2 (Prop_lut2_I1_O)        0.124    13.334 r  Head/ALU_Control/rf[1][14]_i_7/O
                         net (fo=32, routed)          2.111    15.445    Head/data/rf_reg[1][0]
    SLICE_X9Y59          LUT2 (Prop_lut2_I1_O)        0.120    15.565 r  Head/data/rf[1][31]_i_9/O
                         net (fo=17, routed)          3.179    18.744    Head/data/data_out_reg[15]_0[15]
    SLICE_X6Y76          LUT6 (Prop_lut6_I2_O)        0.327    19.071 r  Head/data/rf[1][31]_i_4/O
                         net (fo=1, routed)           0.796    19.867    Head/ControlUnit/rf_reg[1][31]_0
    SLICE_X7Y77          LUT5 (Prop_lut5_I2_O)        0.124    19.991 r  Head/ControlUnit/rf[1][31]_i_2/O
                         net (fo=31, routed)          1.813    21.804    Head/RegisterFile/D[31]
    SLICE_X30Y76         FDCE                                         r  Head/RegisterFile/rf_reg[4][31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Head/ControlUnit/PC_s_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Head/RegisterFile/rf_reg[2][31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.799ns  (logic 1.957ns (8.978%)  route 19.842ns (91.022%))
  Logic Levels:           11  (FDCE=1 LUT2=2 LUT4=1 LUT5=5 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDCE                         0.000     0.000 r  Head/ControlUnit/PC_s_reg/C
    SLICE_X2Y77          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  Head/ControlUnit/PC_s_reg/Q
                         net (fo=71, routed)          4.954     5.472    Head/ControlUnit/PC_s
    SLICE_X5Y79          LUT5 (Prop_lut5_I1_O)        0.124     5.596 r  Head/ControlUnit/add_out_carry__3_i_3/O
                         net (fo=19, routed)          2.561     8.157    Head/ControlUnit/operand1[17]
    SLICE_X13Y71         LUT6 (Prop_lut6_I1_O)        0.124     8.281 r  Head/ControlUnit/rf[1][31]_i_20/O
                         net (fo=1, routed)           0.154     8.435    Head/ControlUnit/rf[1][31]_i_20_n_0
    SLICE_X13Y71         LUT5 (Prop_lut5_I4_O)        0.124     8.559 r  Head/ControlUnit/rf[1][31]_i_16/O
                         net (fo=1, routed)           1.010     9.569    Head/ControlUnit/rf[1][31]_i_16_n_0
    SLICE_X13Y69         LUT5 (Prop_lut5_I4_O)        0.124     9.693 r  Head/ControlUnit/rf[1][31]_i_10/O
                         net (fo=2, routed)           0.581    10.274    Head/ControlUnit/rf[1][31]_i_10_n_0
    SLICE_X13Y68         LUT5 (Prop_lut5_I0_O)        0.124    10.398 r  Head/ControlUnit/rf[1][31]_i_5/O
                         net (fo=2, routed)           1.462    11.859    Head/ALU_Control/rf_reg[1][31]
    SLICE_X7Y76          LUT4 (Prop_lut4_I1_O)        0.124    11.983 r  Head/ALU_Control/rf[1][31]_i_3/O
                         net (fo=34, routed)          1.226    13.210    Head/ALU_Control/alu_ctrl_reg[3]_7
    SLICE_X11Y74         LUT2 (Prop_lut2_I1_O)        0.124    13.334 r  Head/ALU_Control/rf[1][14]_i_7/O
                         net (fo=32, routed)          2.111    15.445    Head/data/rf_reg[1][0]
    SLICE_X9Y59          LUT2 (Prop_lut2_I1_O)        0.120    15.565 r  Head/data/rf[1][31]_i_9/O
                         net (fo=17, routed)          3.179    18.744    Head/data/data_out_reg[15]_0[15]
    SLICE_X6Y76          LUT6 (Prop_lut6_I2_O)        0.327    19.071 r  Head/data/rf[1][31]_i_4/O
                         net (fo=1, routed)           0.796    19.867    Head/ControlUnit/rf_reg[1][31]_0
    SLICE_X7Y77          LUT5 (Prop_lut5_I2_O)        0.124    19.991 r  Head/ControlUnit/rf[1][31]_i_2/O
                         net (fo=31, routed)          1.808    21.799    Head/RegisterFile/D[31]
    SLICE_X28Y75         FDCE                                         r  Head/RegisterFile/rf_reg[2][31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Head/ControlUnit/PC_s_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Head/RegisterFile/rf_reg[18][26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.715ns  (logic 1.957ns (9.012%)  route 19.758ns (90.988%))
  Logic Levels:           11  (FDCE=1 LUT2=2 LUT4=1 LUT5=4 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDCE                         0.000     0.000 r  Head/ControlUnit/PC_s_reg/C
    SLICE_X2Y77          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  Head/ControlUnit/PC_s_reg/Q
                         net (fo=71, routed)          4.954     5.472    Head/ControlUnit/PC_s
    SLICE_X5Y79          LUT5 (Prop_lut5_I1_O)        0.124     5.596 r  Head/ControlUnit/add_out_carry__3_i_3/O
                         net (fo=19, routed)          2.561     8.157    Head/ControlUnit/operand1[17]
    SLICE_X13Y71         LUT6 (Prop_lut6_I1_O)        0.124     8.281 r  Head/ControlUnit/rf[1][31]_i_20/O
                         net (fo=1, routed)           0.154     8.435    Head/ControlUnit/rf[1][31]_i_20_n_0
    SLICE_X13Y71         LUT5 (Prop_lut5_I4_O)        0.124     8.559 r  Head/ControlUnit/rf[1][31]_i_16/O
                         net (fo=1, routed)           1.010     9.569    Head/ControlUnit/rf[1][31]_i_16_n_0
    SLICE_X13Y69         LUT5 (Prop_lut5_I4_O)        0.124     9.693 r  Head/ControlUnit/rf[1][31]_i_10/O
                         net (fo=2, routed)           0.581    10.274    Head/ControlUnit/rf[1][31]_i_10_n_0
    SLICE_X13Y68         LUT5 (Prop_lut5_I0_O)        0.124    10.398 r  Head/ControlUnit/rf[1][31]_i_5/O
                         net (fo=2, routed)           1.462    11.859    Head/ALU_Control/rf_reg[1][31]
    SLICE_X7Y76          LUT4 (Prop_lut4_I1_O)        0.124    11.983 r  Head/ALU_Control/rf[1][31]_i_3/O
                         net (fo=34, routed)          1.226    13.210    Head/ALU_Control/alu_ctrl_reg[3]_7
    SLICE_X11Y74         LUT2 (Prop_lut2_I1_O)        0.124    13.334 r  Head/ALU_Control/rf[1][14]_i_7/O
                         net (fo=32, routed)          2.111    15.445    Head/data/rf_reg[1][0]
    SLICE_X9Y59          LUT2 (Prop_lut2_I1_O)        0.120    15.565 r  Head/data/rf[1][31]_i_9/O
                         net (fo=17, routed)          2.799    18.364    Head/data/data_out_reg[15]_0[15]
    SLICE_X5Y77          LUT6 (Prop_lut6_I2_O)        0.327    18.691 r  Head/data/rf[1][26]_i_4/O
                         net (fo=1, routed)           0.633    19.324    Head/ALU_Control/rf_reg[1][26]
    SLICE_X5Y78          LUT6 (Prop_lut6_I3_O)        0.124    19.448 r  Head/ALU_Control/rf[1][26]_i_1/O
                         net (fo=31, routed)          2.267    21.715    Head/RegisterFile/D[26]
    SLICE_X9Y79          FDCE                                         r  Head/RegisterFile/rf_reg[18][26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Head/ControlUnit/PC_s_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Head/RegisterFile/rf_reg[20][26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.715ns  (logic 1.957ns (9.012%)  route 19.758ns (90.988%))
  Logic Levels:           11  (FDCE=1 LUT2=2 LUT4=1 LUT5=4 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDCE                         0.000     0.000 r  Head/ControlUnit/PC_s_reg/C
    SLICE_X2Y77          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  Head/ControlUnit/PC_s_reg/Q
                         net (fo=71, routed)          4.954     5.472    Head/ControlUnit/PC_s
    SLICE_X5Y79          LUT5 (Prop_lut5_I1_O)        0.124     5.596 r  Head/ControlUnit/add_out_carry__3_i_3/O
                         net (fo=19, routed)          2.561     8.157    Head/ControlUnit/operand1[17]
    SLICE_X13Y71         LUT6 (Prop_lut6_I1_O)        0.124     8.281 r  Head/ControlUnit/rf[1][31]_i_20/O
                         net (fo=1, routed)           0.154     8.435    Head/ControlUnit/rf[1][31]_i_20_n_0
    SLICE_X13Y71         LUT5 (Prop_lut5_I4_O)        0.124     8.559 r  Head/ControlUnit/rf[1][31]_i_16/O
                         net (fo=1, routed)           1.010     9.569    Head/ControlUnit/rf[1][31]_i_16_n_0
    SLICE_X13Y69         LUT5 (Prop_lut5_I4_O)        0.124     9.693 r  Head/ControlUnit/rf[1][31]_i_10/O
                         net (fo=2, routed)           0.581    10.274    Head/ControlUnit/rf[1][31]_i_10_n_0
    SLICE_X13Y68         LUT5 (Prop_lut5_I0_O)        0.124    10.398 r  Head/ControlUnit/rf[1][31]_i_5/O
                         net (fo=2, routed)           1.462    11.859    Head/ALU_Control/rf_reg[1][31]
    SLICE_X7Y76          LUT4 (Prop_lut4_I1_O)        0.124    11.983 r  Head/ALU_Control/rf[1][31]_i_3/O
                         net (fo=34, routed)          1.226    13.210    Head/ALU_Control/alu_ctrl_reg[3]_7
    SLICE_X11Y74         LUT2 (Prop_lut2_I1_O)        0.124    13.334 r  Head/ALU_Control/rf[1][14]_i_7/O
                         net (fo=32, routed)          2.111    15.445    Head/data/rf_reg[1][0]
    SLICE_X9Y59          LUT2 (Prop_lut2_I1_O)        0.120    15.565 r  Head/data/rf[1][31]_i_9/O
                         net (fo=17, routed)          2.799    18.364    Head/data/data_out_reg[15]_0[15]
    SLICE_X5Y77          LUT6 (Prop_lut6_I2_O)        0.327    18.691 r  Head/data/rf[1][26]_i_4/O
                         net (fo=1, routed)           0.633    19.324    Head/ALU_Control/rf_reg[1][26]
    SLICE_X5Y78          LUT6 (Prop_lut6_I3_O)        0.124    19.448 r  Head/ALU_Control/rf[1][26]_i_1/O
                         net (fo=31, routed)          2.267    21.715    Head/RegisterFile/D[26]
    SLICE_X8Y79          FDCE                                         r  Head/RegisterFile/rf_reg[20][26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Head/ControlUnit/PC_s_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Head/RegisterFile/rf_reg[4][27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.702ns  (logic 1.957ns (9.018%)  route 19.745ns (90.982%))
  Logic Levels:           11  (FDCE=1 LUT2=2 LUT4=1 LUT5=4 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDCE                         0.000     0.000 r  Head/ControlUnit/PC_s_reg/C
    SLICE_X2Y77          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  Head/ControlUnit/PC_s_reg/Q
                         net (fo=71, routed)          4.954     5.472    Head/ControlUnit/PC_s
    SLICE_X5Y79          LUT5 (Prop_lut5_I1_O)        0.124     5.596 r  Head/ControlUnit/add_out_carry__3_i_3/O
                         net (fo=19, routed)          2.561     8.157    Head/ControlUnit/operand1[17]
    SLICE_X13Y71         LUT6 (Prop_lut6_I1_O)        0.124     8.281 r  Head/ControlUnit/rf[1][31]_i_20/O
                         net (fo=1, routed)           0.154     8.435    Head/ControlUnit/rf[1][31]_i_20_n_0
    SLICE_X13Y71         LUT5 (Prop_lut5_I4_O)        0.124     8.559 r  Head/ControlUnit/rf[1][31]_i_16/O
                         net (fo=1, routed)           1.010     9.569    Head/ControlUnit/rf[1][31]_i_16_n_0
    SLICE_X13Y69         LUT5 (Prop_lut5_I4_O)        0.124     9.693 r  Head/ControlUnit/rf[1][31]_i_10/O
                         net (fo=2, routed)           0.581    10.274    Head/ControlUnit/rf[1][31]_i_10_n_0
    SLICE_X13Y68         LUT5 (Prop_lut5_I0_O)        0.124    10.398 r  Head/ControlUnit/rf[1][31]_i_5/O
                         net (fo=2, routed)           1.462    11.859    Head/ALU_Control/rf_reg[1][31]
    SLICE_X7Y76          LUT4 (Prop_lut4_I1_O)        0.124    11.983 r  Head/ALU_Control/rf[1][31]_i_3/O
                         net (fo=34, routed)          1.226    13.210    Head/ALU_Control/alu_ctrl_reg[3]_7
    SLICE_X11Y74         LUT2 (Prop_lut2_I1_O)        0.124    13.334 r  Head/ALU_Control/rf[1][14]_i_7/O
                         net (fo=32, routed)          2.111    15.445    Head/data/rf_reg[1][0]
    SLICE_X9Y59          LUT2 (Prop_lut2_I1_O)        0.120    15.565 r  Head/data/rf[1][31]_i_9/O
                         net (fo=17, routed)          2.337    17.902    Head/data/data_out_reg[15]_0[15]
    SLICE_X2Y76          LUT6 (Prop_lut6_I2_O)        0.327    18.229 r  Head/data/rf[1][27]_i_4/O
                         net (fo=1, routed)           0.823    19.052    Head/ALU_Control/rf_reg[1][27]
    SLICE_X2Y78          LUT6 (Prop_lut6_I3_O)        0.124    19.176 r  Head/ALU_Control/rf[1][27]_i_1/O
                         net (fo=31, routed)          2.526    21.702    Head/RegisterFile/D[27]
    SLICE_X2Y83          FDCE                                         r  Head/RegisterFile/rf_reg[4][27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Head/ControlUnit/PC_s_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Head/RegisterFile/rf_reg[11][29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.694ns  (logic 1.957ns (9.021%)  route 19.737ns (90.979%))
  Logic Levels:           11  (FDCE=1 LUT2=2 LUT4=1 LUT5=4 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDCE                         0.000     0.000 r  Head/ControlUnit/PC_s_reg/C
    SLICE_X2Y77          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  Head/ControlUnit/PC_s_reg/Q
                         net (fo=71, routed)          4.954     5.472    Head/ControlUnit/PC_s
    SLICE_X5Y79          LUT5 (Prop_lut5_I1_O)        0.124     5.596 r  Head/ControlUnit/add_out_carry__3_i_3/O
                         net (fo=19, routed)          2.561     8.157    Head/ControlUnit/operand1[17]
    SLICE_X13Y71         LUT6 (Prop_lut6_I1_O)        0.124     8.281 r  Head/ControlUnit/rf[1][31]_i_20/O
                         net (fo=1, routed)           0.154     8.435    Head/ControlUnit/rf[1][31]_i_20_n_0
    SLICE_X13Y71         LUT5 (Prop_lut5_I4_O)        0.124     8.559 r  Head/ControlUnit/rf[1][31]_i_16/O
                         net (fo=1, routed)           1.010     9.569    Head/ControlUnit/rf[1][31]_i_16_n_0
    SLICE_X13Y69         LUT5 (Prop_lut5_I4_O)        0.124     9.693 r  Head/ControlUnit/rf[1][31]_i_10/O
                         net (fo=2, routed)           0.581    10.274    Head/ControlUnit/rf[1][31]_i_10_n_0
    SLICE_X13Y68         LUT5 (Prop_lut5_I0_O)        0.124    10.398 r  Head/ControlUnit/rf[1][31]_i_5/O
                         net (fo=2, routed)           1.462    11.859    Head/ALU_Control/rf_reg[1][31]
    SLICE_X7Y76          LUT4 (Prop_lut4_I1_O)        0.124    11.983 r  Head/ALU_Control/rf[1][31]_i_3/O
                         net (fo=34, routed)          1.226    13.210    Head/ALU_Control/alu_ctrl_reg[3]_7
    SLICE_X11Y74         LUT2 (Prop_lut2_I1_O)        0.124    13.334 r  Head/ALU_Control/rf[1][14]_i_7/O
                         net (fo=32, routed)          2.111    15.445    Head/data/rf_reg[1][0]
    SLICE_X9Y59          LUT2 (Prop_lut2_I1_O)        0.120    15.565 r  Head/data/rf[1][31]_i_9/O
                         net (fo=17, routed)          2.275    17.840    Head/data/data_out_reg[15]_0[15]
    SLICE_X1Y76          LUT6 (Prop_lut6_I2_O)        0.327    18.167 r  Head/data/rf[1][29]_i_4/O
                         net (fo=1, routed)           0.693    18.860    Head/ALU_Control/rf_reg[1][29]_0
    SLICE_X8Y75          LUT6 (Prop_lut6_I3_O)        0.124    18.984 r  Head/ALU_Control/rf[1][29]_i_1/O
                         net (fo=31, routed)          2.710    21.694    Head/RegisterFile/D[29]
    SLICE_X28Y72         FDCE                                         r  Head/RegisterFile/rf_reg[11][29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Head/ControlUnit/PC_s_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            Head/RegisterFile/rf_reg[8][27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.687ns  (logic 1.957ns (9.024%)  route 19.730ns (90.976%))
  Logic Levels:           11  (FDCE=1 LUT2=2 LUT4=1 LUT5=4 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDCE                         0.000     0.000 r  Head/ControlUnit/PC_s_reg/C
    SLICE_X2Y77          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  Head/ControlUnit/PC_s_reg/Q
                         net (fo=71, routed)          4.954     5.472    Head/ControlUnit/PC_s
    SLICE_X5Y79          LUT5 (Prop_lut5_I1_O)        0.124     5.596 r  Head/ControlUnit/add_out_carry__3_i_3/O
                         net (fo=19, routed)          2.561     8.157    Head/ControlUnit/operand1[17]
    SLICE_X13Y71         LUT6 (Prop_lut6_I1_O)        0.124     8.281 r  Head/ControlUnit/rf[1][31]_i_20/O
                         net (fo=1, routed)           0.154     8.435    Head/ControlUnit/rf[1][31]_i_20_n_0
    SLICE_X13Y71         LUT5 (Prop_lut5_I4_O)        0.124     8.559 r  Head/ControlUnit/rf[1][31]_i_16/O
                         net (fo=1, routed)           1.010     9.569    Head/ControlUnit/rf[1][31]_i_16_n_0
    SLICE_X13Y69         LUT5 (Prop_lut5_I4_O)        0.124     9.693 r  Head/ControlUnit/rf[1][31]_i_10/O
                         net (fo=2, routed)           0.581    10.274    Head/ControlUnit/rf[1][31]_i_10_n_0
    SLICE_X13Y68         LUT5 (Prop_lut5_I0_O)        0.124    10.398 r  Head/ControlUnit/rf[1][31]_i_5/O
                         net (fo=2, routed)           1.462    11.859    Head/ALU_Control/rf_reg[1][31]
    SLICE_X7Y76          LUT4 (Prop_lut4_I1_O)        0.124    11.983 r  Head/ALU_Control/rf[1][31]_i_3/O
                         net (fo=34, routed)          1.226    13.210    Head/ALU_Control/alu_ctrl_reg[3]_7
    SLICE_X11Y74         LUT2 (Prop_lut2_I1_O)        0.124    13.334 r  Head/ALU_Control/rf[1][14]_i_7/O
                         net (fo=32, routed)          2.111    15.445    Head/data/rf_reg[1][0]
    SLICE_X9Y59          LUT2 (Prop_lut2_I1_O)        0.120    15.565 r  Head/data/rf[1][31]_i_9/O
                         net (fo=17, routed)          2.337    17.902    Head/data/data_out_reg[15]_0[15]
    SLICE_X2Y76          LUT6 (Prop_lut6_I2_O)        0.327    18.229 r  Head/data/rf[1][27]_i_4/O
                         net (fo=1, routed)           0.823    19.052    Head/ALU_Control/rf_reg[1][27]
    SLICE_X2Y78          LUT6 (Prop_lut6_I3_O)        0.124    19.176 r  Head/ALU_Control/rf[1][27]_i_1/O
                         net (fo=31, routed)          2.511    21.687    Head/RegisterFile/D[27]
    SLICE_X6Y83          FDCE                                         r  Head/RegisterFile/rf_reg[8][27]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Head/ControlUnit/Instr_rd_temp_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Head/ControlUnit/Instr_rd_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE                         0.000     0.000 r  Head/ControlUnit/Instr_rd_temp_reg/C
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Head/ControlUnit/Instr_rd_temp_reg/Q
                         net (fo=1, routed)           0.113     0.254    Head/ControlUnit/Instr_rd_temp__0
    SLICE_X1Y76          FDCE                                         r  Head/ControlUnit/Instr_rd_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Head/data/dmem_in_0_temp_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Head/data/dmem_reg_256_511_2_2/RAMS64E_A/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.128ns (50.286%)  route 0.127ns (49.714%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y54          FDRE                         0.000     0.000 r  Head/data/dmem_in_0_temp_reg[2]/C
    SLICE_X7Y54          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Head/data/dmem_in_0_temp_reg[2]/Q
                         net (fo=16, routed)          0.127     0.255    Head/data/dmem_reg_256_511_2_2/D
    SLICE_X6Y53          RAMS64E                                      r  Head/data/dmem_reg_256_511_2_2/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Head/data/dmem_in_0_temp_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Head/data/dmem_reg_256_511_2_2/RAMS64E_B/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.128ns (50.286%)  route 0.127ns (49.714%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y54          FDRE                         0.000     0.000 r  Head/data/dmem_in_0_temp_reg[2]/C
    SLICE_X7Y54          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Head/data/dmem_in_0_temp_reg[2]/Q
                         net (fo=16, routed)          0.127     0.255    Head/data/dmem_reg_256_511_2_2/D
    SLICE_X6Y53          RAMS64E                                      r  Head/data/dmem_reg_256_511_2_2/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Head/data/dmem_in_0_temp_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Head/data/dmem_reg_256_511_2_2/RAMS64E_C/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.128ns (50.286%)  route 0.127ns (49.714%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y54          FDRE                         0.000     0.000 r  Head/data/dmem_in_0_temp_reg[2]/C
    SLICE_X7Y54          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Head/data/dmem_in_0_temp_reg[2]/Q
                         net (fo=16, routed)          0.127     0.255    Head/data/dmem_reg_256_511_2_2/D
    SLICE_X6Y53          RAMS64E                                      r  Head/data/dmem_reg_256_511_2_2/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Head/data/dmem_in_0_temp_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Head/data/dmem_reg_256_511_2_2/RAMS64E_D/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.128ns (50.286%)  route 0.127ns (49.714%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y54          FDRE                         0.000     0.000 r  Head/data/dmem_in_0_temp_reg[2]/C
    SLICE_X7Y54          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Head/data/dmem_in_0_temp_reg[2]/Q
                         net (fo=16, routed)          0.127     0.255    Head/data/dmem_reg_256_511_2_2/D
    SLICE_X6Y53          RAMS64E                                      r  Head/data/dmem_reg_256_511_2_2/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Head/Instruction/instr_out_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Head/imm_ext/imm_temp_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.186ns (71.899%)  route 0.073ns (28.101%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE                         0.000     0.000 r  Head/Instruction/instr_out_reg[11]/C
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Head/Instruction/instr_out_reg[11]/Q
                         net (fo=32, routed)          0.073     0.214    Head/Instruction/mem_instr_out[11]
    SLICE_X0Y68          LUT6 (Prop_lut6_I5_O)        0.045     0.259 r  Head/Instruction/imm_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     0.259    Head/imm_ext/D[4]
    SLICE_X0Y68          FDRE                                         r  Head/imm_ext/imm_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Head/data/dmem_in_2_temp_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Head/data/dmem_reg_0_255_21_21/RAMS64E_A/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.406%)  route 0.123ns (46.594%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y61         FDRE                         0.000     0.000 r  Head/data/dmem_in_2_temp_reg[5]/C
    SLICE_X13Y61         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Head/data/dmem_in_2_temp_reg[5]/Q
                         net (fo=16, routed)          0.123     0.264    Head/data/dmem_reg_0_255_21_21/D
    SLICE_X14Y60         RAMS64E                                      r  Head/data/dmem_reg_0_255_21_21/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Head/data/dmem_in_2_temp_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Head/data/dmem_reg_0_255_21_21/RAMS64E_B/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.406%)  route 0.123ns (46.594%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y61         FDRE                         0.000     0.000 r  Head/data/dmem_in_2_temp_reg[5]/C
    SLICE_X13Y61         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Head/data/dmem_in_2_temp_reg[5]/Q
                         net (fo=16, routed)          0.123     0.264    Head/data/dmem_reg_0_255_21_21/D
    SLICE_X14Y60         RAMS64E                                      r  Head/data/dmem_reg_0_255_21_21/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Head/data/dmem_in_2_temp_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Head/data/dmem_reg_0_255_21_21/RAMS64E_C/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.406%)  route 0.123ns (46.594%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y61         FDRE                         0.000     0.000 r  Head/data/dmem_in_2_temp_reg[5]/C
    SLICE_X13Y61         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Head/data/dmem_in_2_temp_reg[5]/Q
                         net (fo=16, routed)          0.123     0.264    Head/data/dmem_reg_0_255_21_21/D
    SLICE_X14Y60         RAMS64E                                      r  Head/data/dmem_reg_0_255_21_21/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Head/data/dmem_in_2_temp_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Head/data/dmem_reg_0_255_21_21/RAMS64E_D/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.406%)  route 0.123ns (46.594%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y61         FDRE                         0.000     0.000 r  Head/data/dmem_in_2_temp_reg[5]/C
    SLICE_X13Y61         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Head/data/dmem_in_2_temp_reg[5]/Q
                         net (fo=16, routed)          0.123     0.264    Head/data/dmem_reg_0_255_21_21/D
    SLICE_X14Y60         RAMS64E                                      r  Head/data/dmem_reg_0_255_21_21/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------





