
ynotag.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f8c8  080000bc  080000bc  000010bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000ea0  0800f988  0800f988  00010988  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08010828  08010828  00012bb0  2**0
                  CONTENTS
  4 .ARM          00000008  08010828  08010828  00011828  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08010830  08010830  00012bb0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08010830  08010830  00011830  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08010834  08010834  00011834  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000bb0  20000000  08010838  00012000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000013e0  20000bb0  080113e8  00012bb0  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20001f90  080113e8  00012f90  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00012bb0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001c75c  00000000  00000000  00012bd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000039ab  00000000  00000000  0002f334  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001a18  00000000  00000000  00032ce0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001528  00000000  00000000  000346f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000202e5  00000000  00000000  00035c20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00020283  00000000  00000000  00055f05  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cba94  00000000  00000000  00076188  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00141c1c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007844  00000000  00000000  00141c60  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000084  00000000  00000000  001494a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	@ (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	@ (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	@ (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	20000bb0 	.word	0x20000bb0
 80000dc:	00000000 	.word	0x00000000
 80000e0:	0800f96c 	.word	0x0800f96c

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	@ (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	@ (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	@ (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			@ (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000bb4 	.word	0x20000bb4
 8000100:	0800f96c 	.word	0x0800f96c

08000104 <strcmp>:
 8000104:	7802      	ldrb	r2, [r0, #0]
 8000106:	780b      	ldrb	r3, [r1, #0]
 8000108:	2a00      	cmp	r2, #0
 800010a:	d003      	beq.n	8000114 <strcmp+0x10>
 800010c:	3001      	adds	r0, #1
 800010e:	3101      	adds	r1, #1
 8000110:	429a      	cmp	r2, r3
 8000112:	d0f7      	beq.n	8000104 <strcmp>
 8000114:	1ad0      	subs	r0, r2, r3
 8000116:	4770      	bx	lr

08000118 <strlen>:
 8000118:	2300      	movs	r3, #0
 800011a:	5cc2      	ldrb	r2, [r0, r3]
 800011c:	3301      	adds	r3, #1
 800011e:	2a00      	cmp	r2, #0
 8000120:	d1fb      	bne.n	800011a <strlen+0x2>
 8000122:	1e58      	subs	r0, r3, #1
 8000124:	4770      	bx	lr
	...

08000128 <__gnu_thumb1_case_uqi>:
 8000128:	b402      	push	{r1}
 800012a:	4671      	mov	r1, lr
 800012c:	0849      	lsrs	r1, r1, #1
 800012e:	0049      	lsls	r1, r1, #1
 8000130:	5c09      	ldrb	r1, [r1, r0]
 8000132:	0049      	lsls	r1, r1, #1
 8000134:	448e      	add	lr, r1
 8000136:	bc02      	pop	{r1}
 8000138:	4770      	bx	lr
 800013a:	46c0      	nop			@ (mov r8, r8)

0800013c <__gnu_thumb1_case_shi>:
 800013c:	b403      	push	{r0, r1}
 800013e:	4671      	mov	r1, lr
 8000140:	0849      	lsrs	r1, r1, #1
 8000142:	0040      	lsls	r0, r0, #1
 8000144:	0049      	lsls	r1, r1, #1
 8000146:	5e09      	ldrsh	r1, [r1, r0]
 8000148:	0049      	lsls	r1, r1, #1
 800014a:	448e      	add	lr, r1
 800014c:	bc03      	pop	{r0, r1}
 800014e:	4770      	bx	lr

08000150 <__udivsi3>:
 8000150:	2200      	movs	r2, #0
 8000152:	0843      	lsrs	r3, r0, #1
 8000154:	428b      	cmp	r3, r1
 8000156:	d374      	bcc.n	8000242 <__udivsi3+0xf2>
 8000158:	0903      	lsrs	r3, r0, #4
 800015a:	428b      	cmp	r3, r1
 800015c:	d35f      	bcc.n	800021e <__udivsi3+0xce>
 800015e:	0a03      	lsrs	r3, r0, #8
 8000160:	428b      	cmp	r3, r1
 8000162:	d344      	bcc.n	80001ee <__udivsi3+0x9e>
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d328      	bcc.n	80001bc <__udivsi3+0x6c>
 800016a:	0c03      	lsrs	r3, r0, #16
 800016c:	428b      	cmp	r3, r1
 800016e:	d30d      	bcc.n	800018c <__udivsi3+0x3c>
 8000170:	22ff      	movs	r2, #255	@ 0xff
 8000172:	0209      	lsls	r1, r1, #8
 8000174:	ba12      	rev	r2, r2
 8000176:	0c03      	lsrs	r3, r0, #16
 8000178:	428b      	cmp	r3, r1
 800017a:	d302      	bcc.n	8000182 <__udivsi3+0x32>
 800017c:	1212      	asrs	r2, r2, #8
 800017e:	0209      	lsls	r1, r1, #8
 8000180:	d065      	beq.n	800024e <__udivsi3+0xfe>
 8000182:	0b03      	lsrs	r3, r0, #12
 8000184:	428b      	cmp	r3, r1
 8000186:	d319      	bcc.n	80001bc <__udivsi3+0x6c>
 8000188:	e000      	b.n	800018c <__udivsi3+0x3c>
 800018a:	0a09      	lsrs	r1, r1, #8
 800018c:	0bc3      	lsrs	r3, r0, #15
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x46>
 8000192:	03cb      	lsls	r3, r1, #15
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0b83      	lsrs	r3, r0, #14
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x52>
 800019e:	038b      	lsls	r3, r1, #14
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0b43      	lsrs	r3, r0, #13
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x5e>
 80001aa:	034b      	lsls	r3, r1, #13
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0b03      	lsrs	r3, r0, #12
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x6a>
 80001b6:	030b      	lsls	r3, r1, #12
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0ac3      	lsrs	r3, r0, #11
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x76>
 80001c2:	02cb      	lsls	r3, r1, #11
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	0a83      	lsrs	r3, r0, #10
 80001ca:	428b      	cmp	r3, r1
 80001cc:	d301      	bcc.n	80001d2 <__udivsi3+0x82>
 80001ce:	028b      	lsls	r3, r1, #10
 80001d0:	1ac0      	subs	r0, r0, r3
 80001d2:	4152      	adcs	r2, r2
 80001d4:	0a43      	lsrs	r3, r0, #9
 80001d6:	428b      	cmp	r3, r1
 80001d8:	d301      	bcc.n	80001de <__udivsi3+0x8e>
 80001da:	024b      	lsls	r3, r1, #9
 80001dc:	1ac0      	subs	r0, r0, r3
 80001de:	4152      	adcs	r2, r2
 80001e0:	0a03      	lsrs	r3, r0, #8
 80001e2:	428b      	cmp	r3, r1
 80001e4:	d301      	bcc.n	80001ea <__udivsi3+0x9a>
 80001e6:	020b      	lsls	r3, r1, #8
 80001e8:	1ac0      	subs	r0, r0, r3
 80001ea:	4152      	adcs	r2, r2
 80001ec:	d2cd      	bcs.n	800018a <__udivsi3+0x3a>
 80001ee:	09c3      	lsrs	r3, r0, #7
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xa8>
 80001f4:	01cb      	lsls	r3, r1, #7
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	0983      	lsrs	r3, r0, #6
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xb4>
 8000200:	018b      	lsls	r3, r1, #6
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	0943      	lsrs	r3, r0, #5
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xc0>
 800020c:	014b      	lsls	r3, r1, #5
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0903      	lsrs	r3, r0, #4
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xcc>
 8000218:	010b      	lsls	r3, r1, #4
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	08c3      	lsrs	r3, r0, #3
 8000220:	428b      	cmp	r3, r1
 8000222:	d301      	bcc.n	8000228 <__udivsi3+0xd8>
 8000224:	00cb      	lsls	r3, r1, #3
 8000226:	1ac0      	subs	r0, r0, r3
 8000228:	4152      	adcs	r2, r2
 800022a:	0883      	lsrs	r3, r0, #2
 800022c:	428b      	cmp	r3, r1
 800022e:	d301      	bcc.n	8000234 <__udivsi3+0xe4>
 8000230:	008b      	lsls	r3, r1, #2
 8000232:	1ac0      	subs	r0, r0, r3
 8000234:	4152      	adcs	r2, r2
 8000236:	0843      	lsrs	r3, r0, #1
 8000238:	428b      	cmp	r3, r1
 800023a:	d301      	bcc.n	8000240 <__udivsi3+0xf0>
 800023c:	004b      	lsls	r3, r1, #1
 800023e:	1ac0      	subs	r0, r0, r3
 8000240:	4152      	adcs	r2, r2
 8000242:	1a41      	subs	r1, r0, r1
 8000244:	d200      	bcs.n	8000248 <__udivsi3+0xf8>
 8000246:	4601      	mov	r1, r0
 8000248:	4152      	adcs	r2, r2
 800024a:	4610      	mov	r0, r2
 800024c:	4770      	bx	lr
 800024e:	e7ff      	b.n	8000250 <__udivsi3+0x100>
 8000250:	b501      	push	{r0, lr}
 8000252:	2000      	movs	r0, #0
 8000254:	f000 f8f0 	bl	8000438 <__aeabi_idiv0>
 8000258:	bd02      	pop	{r1, pc}
 800025a:	46c0      	nop			@ (mov r8, r8)

0800025c <__aeabi_uidivmod>:
 800025c:	2900      	cmp	r1, #0
 800025e:	d0f7      	beq.n	8000250 <__udivsi3+0x100>
 8000260:	e776      	b.n	8000150 <__udivsi3>
 8000262:	4770      	bx	lr

08000264 <__divsi3>:
 8000264:	4603      	mov	r3, r0
 8000266:	430b      	orrs	r3, r1
 8000268:	d47f      	bmi.n	800036a <__divsi3+0x106>
 800026a:	2200      	movs	r2, #0
 800026c:	0843      	lsrs	r3, r0, #1
 800026e:	428b      	cmp	r3, r1
 8000270:	d374      	bcc.n	800035c <__divsi3+0xf8>
 8000272:	0903      	lsrs	r3, r0, #4
 8000274:	428b      	cmp	r3, r1
 8000276:	d35f      	bcc.n	8000338 <__divsi3+0xd4>
 8000278:	0a03      	lsrs	r3, r0, #8
 800027a:	428b      	cmp	r3, r1
 800027c:	d344      	bcc.n	8000308 <__divsi3+0xa4>
 800027e:	0b03      	lsrs	r3, r0, #12
 8000280:	428b      	cmp	r3, r1
 8000282:	d328      	bcc.n	80002d6 <__divsi3+0x72>
 8000284:	0c03      	lsrs	r3, r0, #16
 8000286:	428b      	cmp	r3, r1
 8000288:	d30d      	bcc.n	80002a6 <__divsi3+0x42>
 800028a:	22ff      	movs	r2, #255	@ 0xff
 800028c:	0209      	lsls	r1, r1, #8
 800028e:	ba12      	rev	r2, r2
 8000290:	0c03      	lsrs	r3, r0, #16
 8000292:	428b      	cmp	r3, r1
 8000294:	d302      	bcc.n	800029c <__divsi3+0x38>
 8000296:	1212      	asrs	r2, r2, #8
 8000298:	0209      	lsls	r1, r1, #8
 800029a:	d065      	beq.n	8000368 <__divsi3+0x104>
 800029c:	0b03      	lsrs	r3, r0, #12
 800029e:	428b      	cmp	r3, r1
 80002a0:	d319      	bcc.n	80002d6 <__divsi3+0x72>
 80002a2:	e000      	b.n	80002a6 <__divsi3+0x42>
 80002a4:	0a09      	lsrs	r1, r1, #8
 80002a6:	0bc3      	lsrs	r3, r0, #15
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x4c>
 80002ac:	03cb      	lsls	r3, r1, #15
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0b83      	lsrs	r3, r0, #14
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0x58>
 80002b8:	038b      	lsls	r3, r1, #14
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	0b43      	lsrs	r3, r0, #13
 80002c0:	428b      	cmp	r3, r1
 80002c2:	d301      	bcc.n	80002c8 <__divsi3+0x64>
 80002c4:	034b      	lsls	r3, r1, #13
 80002c6:	1ac0      	subs	r0, r0, r3
 80002c8:	4152      	adcs	r2, r2
 80002ca:	0b03      	lsrs	r3, r0, #12
 80002cc:	428b      	cmp	r3, r1
 80002ce:	d301      	bcc.n	80002d4 <__divsi3+0x70>
 80002d0:	030b      	lsls	r3, r1, #12
 80002d2:	1ac0      	subs	r0, r0, r3
 80002d4:	4152      	adcs	r2, r2
 80002d6:	0ac3      	lsrs	r3, r0, #11
 80002d8:	428b      	cmp	r3, r1
 80002da:	d301      	bcc.n	80002e0 <__divsi3+0x7c>
 80002dc:	02cb      	lsls	r3, r1, #11
 80002de:	1ac0      	subs	r0, r0, r3
 80002e0:	4152      	adcs	r2, r2
 80002e2:	0a83      	lsrs	r3, r0, #10
 80002e4:	428b      	cmp	r3, r1
 80002e6:	d301      	bcc.n	80002ec <__divsi3+0x88>
 80002e8:	028b      	lsls	r3, r1, #10
 80002ea:	1ac0      	subs	r0, r0, r3
 80002ec:	4152      	adcs	r2, r2
 80002ee:	0a43      	lsrs	r3, r0, #9
 80002f0:	428b      	cmp	r3, r1
 80002f2:	d301      	bcc.n	80002f8 <__divsi3+0x94>
 80002f4:	024b      	lsls	r3, r1, #9
 80002f6:	1ac0      	subs	r0, r0, r3
 80002f8:	4152      	adcs	r2, r2
 80002fa:	0a03      	lsrs	r3, r0, #8
 80002fc:	428b      	cmp	r3, r1
 80002fe:	d301      	bcc.n	8000304 <__divsi3+0xa0>
 8000300:	020b      	lsls	r3, r1, #8
 8000302:	1ac0      	subs	r0, r0, r3
 8000304:	4152      	adcs	r2, r2
 8000306:	d2cd      	bcs.n	80002a4 <__divsi3+0x40>
 8000308:	09c3      	lsrs	r3, r0, #7
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xae>
 800030e:	01cb      	lsls	r3, r1, #7
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	0983      	lsrs	r3, r0, #6
 8000316:	428b      	cmp	r3, r1
 8000318:	d301      	bcc.n	800031e <__divsi3+0xba>
 800031a:	018b      	lsls	r3, r1, #6
 800031c:	1ac0      	subs	r0, r0, r3
 800031e:	4152      	adcs	r2, r2
 8000320:	0943      	lsrs	r3, r0, #5
 8000322:	428b      	cmp	r3, r1
 8000324:	d301      	bcc.n	800032a <__divsi3+0xc6>
 8000326:	014b      	lsls	r3, r1, #5
 8000328:	1ac0      	subs	r0, r0, r3
 800032a:	4152      	adcs	r2, r2
 800032c:	0903      	lsrs	r3, r0, #4
 800032e:	428b      	cmp	r3, r1
 8000330:	d301      	bcc.n	8000336 <__divsi3+0xd2>
 8000332:	010b      	lsls	r3, r1, #4
 8000334:	1ac0      	subs	r0, r0, r3
 8000336:	4152      	adcs	r2, r2
 8000338:	08c3      	lsrs	r3, r0, #3
 800033a:	428b      	cmp	r3, r1
 800033c:	d301      	bcc.n	8000342 <__divsi3+0xde>
 800033e:	00cb      	lsls	r3, r1, #3
 8000340:	1ac0      	subs	r0, r0, r3
 8000342:	4152      	adcs	r2, r2
 8000344:	0883      	lsrs	r3, r0, #2
 8000346:	428b      	cmp	r3, r1
 8000348:	d301      	bcc.n	800034e <__divsi3+0xea>
 800034a:	008b      	lsls	r3, r1, #2
 800034c:	1ac0      	subs	r0, r0, r3
 800034e:	4152      	adcs	r2, r2
 8000350:	0843      	lsrs	r3, r0, #1
 8000352:	428b      	cmp	r3, r1
 8000354:	d301      	bcc.n	800035a <__divsi3+0xf6>
 8000356:	004b      	lsls	r3, r1, #1
 8000358:	1ac0      	subs	r0, r0, r3
 800035a:	4152      	adcs	r2, r2
 800035c:	1a41      	subs	r1, r0, r1
 800035e:	d200      	bcs.n	8000362 <__divsi3+0xfe>
 8000360:	4601      	mov	r1, r0
 8000362:	4152      	adcs	r2, r2
 8000364:	4610      	mov	r0, r2
 8000366:	4770      	bx	lr
 8000368:	e05d      	b.n	8000426 <__divsi3+0x1c2>
 800036a:	0fca      	lsrs	r2, r1, #31
 800036c:	d000      	beq.n	8000370 <__divsi3+0x10c>
 800036e:	4249      	negs	r1, r1
 8000370:	1003      	asrs	r3, r0, #32
 8000372:	d300      	bcc.n	8000376 <__divsi3+0x112>
 8000374:	4240      	negs	r0, r0
 8000376:	4053      	eors	r3, r2
 8000378:	2200      	movs	r2, #0
 800037a:	469c      	mov	ip, r3
 800037c:	0903      	lsrs	r3, r0, #4
 800037e:	428b      	cmp	r3, r1
 8000380:	d32d      	bcc.n	80003de <__divsi3+0x17a>
 8000382:	0a03      	lsrs	r3, r0, #8
 8000384:	428b      	cmp	r3, r1
 8000386:	d312      	bcc.n	80003ae <__divsi3+0x14a>
 8000388:	22fc      	movs	r2, #252	@ 0xfc
 800038a:	0189      	lsls	r1, r1, #6
 800038c:	ba12      	rev	r2, r2
 800038e:	0a03      	lsrs	r3, r0, #8
 8000390:	428b      	cmp	r3, r1
 8000392:	d30c      	bcc.n	80003ae <__divsi3+0x14a>
 8000394:	0189      	lsls	r1, r1, #6
 8000396:	1192      	asrs	r2, r2, #6
 8000398:	428b      	cmp	r3, r1
 800039a:	d308      	bcc.n	80003ae <__divsi3+0x14a>
 800039c:	0189      	lsls	r1, r1, #6
 800039e:	1192      	asrs	r2, r2, #6
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d304      	bcc.n	80003ae <__divsi3+0x14a>
 80003a4:	0189      	lsls	r1, r1, #6
 80003a6:	d03a      	beq.n	800041e <__divsi3+0x1ba>
 80003a8:	1192      	asrs	r2, r2, #6
 80003aa:	e000      	b.n	80003ae <__divsi3+0x14a>
 80003ac:	0989      	lsrs	r1, r1, #6
 80003ae:	09c3      	lsrs	r3, r0, #7
 80003b0:	428b      	cmp	r3, r1
 80003b2:	d301      	bcc.n	80003b8 <__divsi3+0x154>
 80003b4:	01cb      	lsls	r3, r1, #7
 80003b6:	1ac0      	subs	r0, r0, r3
 80003b8:	4152      	adcs	r2, r2
 80003ba:	0983      	lsrs	r3, r0, #6
 80003bc:	428b      	cmp	r3, r1
 80003be:	d301      	bcc.n	80003c4 <__divsi3+0x160>
 80003c0:	018b      	lsls	r3, r1, #6
 80003c2:	1ac0      	subs	r0, r0, r3
 80003c4:	4152      	adcs	r2, r2
 80003c6:	0943      	lsrs	r3, r0, #5
 80003c8:	428b      	cmp	r3, r1
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x16c>
 80003cc:	014b      	lsls	r3, r1, #5
 80003ce:	1ac0      	subs	r0, r0, r3
 80003d0:	4152      	adcs	r2, r2
 80003d2:	0903      	lsrs	r3, r0, #4
 80003d4:	428b      	cmp	r3, r1
 80003d6:	d301      	bcc.n	80003dc <__divsi3+0x178>
 80003d8:	010b      	lsls	r3, r1, #4
 80003da:	1ac0      	subs	r0, r0, r3
 80003dc:	4152      	adcs	r2, r2
 80003de:	08c3      	lsrs	r3, r0, #3
 80003e0:	428b      	cmp	r3, r1
 80003e2:	d301      	bcc.n	80003e8 <__divsi3+0x184>
 80003e4:	00cb      	lsls	r3, r1, #3
 80003e6:	1ac0      	subs	r0, r0, r3
 80003e8:	4152      	adcs	r2, r2
 80003ea:	0883      	lsrs	r3, r0, #2
 80003ec:	428b      	cmp	r3, r1
 80003ee:	d301      	bcc.n	80003f4 <__divsi3+0x190>
 80003f0:	008b      	lsls	r3, r1, #2
 80003f2:	1ac0      	subs	r0, r0, r3
 80003f4:	4152      	adcs	r2, r2
 80003f6:	d2d9      	bcs.n	80003ac <__divsi3+0x148>
 80003f8:	0843      	lsrs	r3, r0, #1
 80003fa:	428b      	cmp	r3, r1
 80003fc:	d301      	bcc.n	8000402 <__divsi3+0x19e>
 80003fe:	004b      	lsls	r3, r1, #1
 8000400:	1ac0      	subs	r0, r0, r3
 8000402:	4152      	adcs	r2, r2
 8000404:	1a41      	subs	r1, r0, r1
 8000406:	d200      	bcs.n	800040a <__divsi3+0x1a6>
 8000408:	4601      	mov	r1, r0
 800040a:	4663      	mov	r3, ip
 800040c:	4152      	adcs	r2, r2
 800040e:	105b      	asrs	r3, r3, #1
 8000410:	4610      	mov	r0, r2
 8000412:	d301      	bcc.n	8000418 <__divsi3+0x1b4>
 8000414:	4240      	negs	r0, r0
 8000416:	2b00      	cmp	r3, #0
 8000418:	d500      	bpl.n	800041c <__divsi3+0x1b8>
 800041a:	4249      	negs	r1, r1
 800041c:	4770      	bx	lr
 800041e:	4663      	mov	r3, ip
 8000420:	105b      	asrs	r3, r3, #1
 8000422:	d300      	bcc.n	8000426 <__divsi3+0x1c2>
 8000424:	4240      	negs	r0, r0
 8000426:	b501      	push	{r0, lr}
 8000428:	2000      	movs	r0, #0
 800042a:	f000 f805 	bl	8000438 <__aeabi_idiv0>
 800042e:	bd02      	pop	{r1, pc}

08000430 <__aeabi_idivmod>:
 8000430:	2900      	cmp	r1, #0
 8000432:	d0f8      	beq.n	8000426 <__divsi3+0x1c2>
 8000434:	e716      	b.n	8000264 <__divsi3>
 8000436:	4770      	bx	lr

08000438 <__aeabi_idiv0>:
 8000438:	4770      	bx	lr
 800043a:	46c0      	nop			@ (mov r8, r8)

0800043c <__aeabi_cdrcmple>:
 800043c:	4684      	mov	ip, r0
 800043e:	0010      	movs	r0, r2
 8000440:	4662      	mov	r2, ip
 8000442:	468c      	mov	ip, r1
 8000444:	0019      	movs	r1, r3
 8000446:	4663      	mov	r3, ip
 8000448:	e000      	b.n	800044c <__aeabi_cdcmpeq>
 800044a:	46c0      	nop			@ (mov r8, r8)

0800044c <__aeabi_cdcmpeq>:
 800044c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800044e:	f002 f843 	bl	80024d8 <__ledf2>
 8000452:	2800      	cmp	r0, #0
 8000454:	d401      	bmi.n	800045a <__aeabi_cdcmpeq+0xe>
 8000456:	2100      	movs	r1, #0
 8000458:	42c8      	cmn	r0, r1
 800045a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800045c <__aeabi_dcmpeq>:
 800045c:	b510      	push	{r4, lr}
 800045e:	f001 ff83 	bl	8002368 <__eqdf2>
 8000462:	4240      	negs	r0, r0
 8000464:	3001      	adds	r0, #1
 8000466:	bd10      	pop	{r4, pc}

08000468 <__aeabi_dcmplt>:
 8000468:	b510      	push	{r4, lr}
 800046a:	f002 f835 	bl	80024d8 <__ledf2>
 800046e:	2800      	cmp	r0, #0
 8000470:	db01      	blt.n	8000476 <__aeabi_dcmplt+0xe>
 8000472:	2000      	movs	r0, #0
 8000474:	bd10      	pop	{r4, pc}
 8000476:	2001      	movs	r0, #1
 8000478:	bd10      	pop	{r4, pc}
 800047a:	46c0      	nop			@ (mov r8, r8)

0800047c <__aeabi_dcmple>:
 800047c:	b510      	push	{r4, lr}
 800047e:	f002 f82b 	bl	80024d8 <__ledf2>
 8000482:	2800      	cmp	r0, #0
 8000484:	dd01      	ble.n	800048a <__aeabi_dcmple+0xe>
 8000486:	2000      	movs	r0, #0
 8000488:	bd10      	pop	{r4, pc}
 800048a:	2001      	movs	r0, #1
 800048c:	bd10      	pop	{r4, pc}
 800048e:	46c0      	nop			@ (mov r8, r8)

08000490 <__aeabi_dcmpgt>:
 8000490:	b510      	push	{r4, lr}
 8000492:	f001 ffad 	bl	80023f0 <__gedf2>
 8000496:	2800      	cmp	r0, #0
 8000498:	dc01      	bgt.n	800049e <__aeabi_dcmpgt+0xe>
 800049a:	2000      	movs	r0, #0
 800049c:	bd10      	pop	{r4, pc}
 800049e:	2001      	movs	r0, #1
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	46c0      	nop			@ (mov r8, r8)

080004a4 <__aeabi_dcmpge>:
 80004a4:	b510      	push	{r4, lr}
 80004a6:	f001 ffa3 	bl	80023f0 <__gedf2>
 80004aa:	2800      	cmp	r0, #0
 80004ac:	da01      	bge.n	80004b2 <__aeabi_dcmpge+0xe>
 80004ae:	2000      	movs	r0, #0
 80004b0:	bd10      	pop	{r4, pc}
 80004b2:	2001      	movs	r0, #1
 80004b4:	bd10      	pop	{r4, pc}
 80004b6:	46c0      	nop			@ (mov r8, r8)

080004b8 <__aeabi_cfrcmple>:
 80004b8:	4684      	mov	ip, r0
 80004ba:	0008      	movs	r0, r1
 80004bc:	4661      	mov	r1, ip
 80004be:	e7ff      	b.n	80004c0 <__aeabi_cfcmpeq>

080004c0 <__aeabi_cfcmpeq>:
 80004c0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80004c2:	f000 fcf5 	bl	8000eb0 <__lesf2>
 80004c6:	2800      	cmp	r0, #0
 80004c8:	d401      	bmi.n	80004ce <__aeabi_cfcmpeq+0xe>
 80004ca:	2100      	movs	r1, #0
 80004cc:	42c8      	cmn	r0, r1
 80004ce:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

080004d0 <__aeabi_fcmpeq>:
 80004d0:	b510      	push	{r4, lr}
 80004d2:	f000 fc75 	bl	8000dc0 <__eqsf2>
 80004d6:	4240      	negs	r0, r0
 80004d8:	3001      	adds	r0, #1
 80004da:	bd10      	pop	{r4, pc}

080004dc <__aeabi_fcmplt>:
 80004dc:	b510      	push	{r4, lr}
 80004de:	f000 fce7 	bl	8000eb0 <__lesf2>
 80004e2:	2800      	cmp	r0, #0
 80004e4:	db01      	blt.n	80004ea <__aeabi_fcmplt+0xe>
 80004e6:	2000      	movs	r0, #0
 80004e8:	bd10      	pop	{r4, pc}
 80004ea:	2001      	movs	r0, #1
 80004ec:	bd10      	pop	{r4, pc}
 80004ee:	46c0      	nop			@ (mov r8, r8)

080004f0 <__aeabi_fcmple>:
 80004f0:	b510      	push	{r4, lr}
 80004f2:	f000 fcdd 	bl	8000eb0 <__lesf2>
 80004f6:	2800      	cmp	r0, #0
 80004f8:	dd01      	ble.n	80004fe <__aeabi_fcmple+0xe>
 80004fa:	2000      	movs	r0, #0
 80004fc:	bd10      	pop	{r4, pc}
 80004fe:	2001      	movs	r0, #1
 8000500:	bd10      	pop	{r4, pc}
 8000502:	46c0      	nop			@ (mov r8, r8)

08000504 <__aeabi_fcmpgt>:
 8000504:	b510      	push	{r4, lr}
 8000506:	f000 fc83 	bl	8000e10 <__gesf2>
 800050a:	2800      	cmp	r0, #0
 800050c:	dc01      	bgt.n	8000512 <__aeabi_fcmpgt+0xe>
 800050e:	2000      	movs	r0, #0
 8000510:	bd10      	pop	{r4, pc}
 8000512:	2001      	movs	r0, #1
 8000514:	bd10      	pop	{r4, pc}
 8000516:	46c0      	nop			@ (mov r8, r8)

08000518 <__aeabi_fcmpge>:
 8000518:	b510      	push	{r4, lr}
 800051a:	f000 fc79 	bl	8000e10 <__gesf2>
 800051e:	2800      	cmp	r0, #0
 8000520:	da01      	bge.n	8000526 <__aeabi_fcmpge+0xe>
 8000522:	2000      	movs	r0, #0
 8000524:	bd10      	pop	{r4, pc}
 8000526:	2001      	movs	r0, #1
 8000528:	bd10      	pop	{r4, pc}
 800052a:	46c0      	nop			@ (mov r8, r8)

0800052c <__aeabi_uldivmod>:
 800052c:	2b00      	cmp	r3, #0
 800052e:	d111      	bne.n	8000554 <__aeabi_uldivmod+0x28>
 8000530:	2a00      	cmp	r2, #0
 8000532:	d10f      	bne.n	8000554 <__aeabi_uldivmod+0x28>
 8000534:	2900      	cmp	r1, #0
 8000536:	d100      	bne.n	800053a <__aeabi_uldivmod+0xe>
 8000538:	2800      	cmp	r0, #0
 800053a:	d002      	beq.n	8000542 <__aeabi_uldivmod+0x16>
 800053c:	2100      	movs	r1, #0
 800053e:	43c9      	mvns	r1, r1
 8000540:	0008      	movs	r0, r1
 8000542:	b407      	push	{r0, r1, r2}
 8000544:	4802      	ldr	r0, [pc, #8]	@ (8000550 <__aeabi_uldivmod+0x24>)
 8000546:	a102      	add	r1, pc, #8	@ (adr r1, 8000550 <__aeabi_uldivmod+0x24>)
 8000548:	1840      	adds	r0, r0, r1
 800054a:	9002      	str	r0, [sp, #8]
 800054c:	bd03      	pop	{r0, r1, pc}
 800054e:	46c0      	nop			@ (mov r8, r8)
 8000550:	fffffee9 	.word	0xfffffee9
 8000554:	b403      	push	{r0, r1}
 8000556:	4668      	mov	r0, sp
 8000558:	b501      	push	{r0, lr}
 800055a:	9802      	ldr	r0, [sp, #8]
 800055c:	f000 f8ba 	bl	80006d4 <__udivmoddi4>
 8000560:	9b01      	ldr	r3, [sp, #4]
 8000562:	469e      	mov	lr, r3
 8000564:	b002      	add	sp, #8
 8000566:	bc0c      	pop	{r2, r3}
 8000568:	4770      	bx	lr
 800056a:	46c0      	nop			@ (mov r8, r8)

0800056c <__aeabi_lmul>:
 800056c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800056e:	46ce      	mov	lr, r9
 8000570:	4699      	mov	r9, r3
 8000572:	0c03      	lsrs	r3, r0, #16
 8000574:	469c      	mov	ip, r3
 8000576:	0413      	lsls	r3, r2, #16
 8000578:	4647      	mov	r7, r8
 800057a:	0c1b      	lsrs	r3, r3, #16
 800057c:	001d      	movs	r5, r3
 800057e:	000e      	movs	r6, r1
 8000580:	4661      	mov	r1, ip
 8000582:	0404      	lsls	r4, r0, #16
 8000584:	0c24      	lsrs	r4, r4, #16
 8000586:	b580      	push	{r7, lr}
 8000588:	0007      	movs	r7, r0
 800058a:	0c10      	lsrs	r0, r2, #16
 800058c:	434b      	muls	r3, r1
 800058e:	4365      	muls	r5, r4
 8000590:	4341      	muls	r1, r0
 8000592:	4360      	muls	r0, r4
 8000594:	0c2c      	lsrs	r4, r5, #16
 8000596:	18c0      	adds	r0, r0, r3
 8000598:	1824      	adds	r4, r4, r0
 800059a:	468c      	mov	ip, r1
 800059c:	42a3      	cmp	r3, r4
 800059e:	d903      	bls.n	80005a8 <__aeabi_lmul+0x3c>
 80005a0:	2380      	movs	r3, #128	@ 0x80
 80005a2:	025b      	lsls	r3, r3, #9
 80005a4:	4698      	mov	r8, r3
 80005a6:	44c4      	add	ip, r8
 80005a8:	4649      	mov	r1, r9
 80005aa:	4379      	muls	r1, r7
 80005ac:	4356      	muls	r6, r2
 80005ae:	0c23      	lsrs	r3, r4, #16
 80005b0:	042d      	lsls	r5, r5, #16
 80005b2:	0c2d      	lsrs	r5, r5, #16
 80005b4:	1989      	adds	r1, r1, r6
 80005b6:	4463      	add	r3, ip
 80005b8:	0424      	lsls	r4, r4, #16
 80005ba:	1960      	adds	r0, r4, r5
 80005bc:	18c9      	adds	r1, r1, r3
 80005be:	bcc0      	pop	{r6, r7}
 80005c0:	46b9      	mov	r9, r7
 80005c2:	46b0      	mov	r8, r6
 80005c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80005c6:	46c0      	nop			@ (mov r8, r8)

080005c8 <__aeabi_f2uiz>:
 80005c8:	219e      	movs	r1, #158	@ 0x9e
 80005ca:	b510      	push	{r4, lr}
 80005cc:	05c9      	lsls	r1, r1, #23
 80005ce:	1c04      	adds	r4, r0, #0
 80005d0:	f7ff ffa2 	bl	8000518 <__aeabi_fcmpge>
 80005d4:	2800      	cmp	r0, #0
 80005d6:	d103      	bne.n	80005e0 <__aeabi_f2uiz+0x18>
 80005d8:	1c20      	adds	r0, r4, #0
 80005da:	f000 ff99 	bl	8001510 <__aeabi_f2iz>
 80005de:	bd10      	pop	{r4, pc}
 80005e0:	219e      	movs	r1, #158	@ 0x9e
 80005e2:	1c20      	adds	r0, r4, #0
 80005e4:	05c9      	lsls	r1, r1, #23
 80005e6:	f000 fdef 	bl	80011c8 <__aeabi_fsub>
 80005ea:	f000 ff91 	bl	8001510 <__aeabi_f2iz>
 80005ee:	2380      	movs	r3, #128	@ 0x80
 80005f0:	061b      	lsls	r3, r3, #24
 80005f2:	469c      	mov	ip, r3
 80005f4:	4460      	add	r0, ip
 80005f6:	e7f2      	b.n	80005de <__aeabi_f2uiz+0x16>

080005f8 <__aeabi_d2uiz>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	2200      	movs	r2, #0
 80005fc:	4b0c      	ldr	r3, [pc, #48]	@ (8000630 <__aeabi_d2uiz+0x38>)
 80005fe:	0004      	movs	r4, r0
 8000600:	000d      	movs	r5, r1
 8000602:	f7ff ff4f 	bl	80004a4 <__aeabi_dcmpge>
 8000606:	2800      	cmp	r0, #0
 8000608:	d104      	bne.n	8000614 <__aeabi_d2uiz+0x1c>
 800060a:	0020      	movs	r0, r4
 800060c:	0029      	movs	r1, r5
 800060e:	f002 fe5b 	bl	80032c8 <__aeabi_d2iz>
 8000612:	bd70      	pop	{r4, r5, r6, pc}
 8000614:	4b06      	ldr	r3, [pc, #24]	@ (8000630 <__aeabi_d2uiz+0x38>)
 8000616:	2200      	movs	r2, #0
 8000618:	0020      	movs	r0, r4
 800061a:	0029      	movs	r1, r5
 800061c:	f002 fa96 	bl	8002b4c <__aeabi_dsub>
 8000620:	f002 fe52 	bl	80032c8 <__aeabi_d2iz>
 8000624:	2380      	movs	r3, #128	@ 0x80
 8000626:	061b      	lsls	r3, r3, #24
 8000628:	469c      	mov	ip, r3
 800062a:	4460      	add	r0, ip
 800062c:	e7f1      	b.n	8000612 <__aeabi_d2uiz+0x1a>
 800062e:	46c0      	nop			@ (mov r8, r8)
 8000630:	41e00000 	.word	0x41e00000

08000634 <__aeabi_d2lz>:
 8000634:	b570      	push	{r4, r5, r6, lr}
 8000636:	2200      	movs	r2, #0
 8000638:	2300      	movs	r3, #0
 800063a:	0004      	movs	r4, r0
 800063c:	000d      	movs	r5, r1
 800063e:	f7ff ff13 	bl	8000468 <__aeabi_dcmplt>
 8000642:	2800      	cmp	r0, #0
 8000644:	d108      	bne.n	8000658 <__aeabi_d2lz+0x24>
 8000646:	0020      	movs	r0, r4
 8000648:	0029      	movs	r1, r5
 800064a:	f000 f80f 	bl	800066c <__aeabi_d2ulz>
 800064e:	0002      	movs	r2, r0
 8000650:	000b      	movs	r3, r1
 8000652:	0010      	movs	r0, r2
 8000654:	0019      	movs	r1, r3
 8000656:	bd70      	pop	{r4, r5, r6, pc}
 8000658:	2380      	movs	r3, #128	@ 0x80
 800065a:	061b      	lsls	r3, r3, #24
 800065c:	18e9      	adds	r1, r5, r3
 800065e:	0020      	movs	r0, r4
 8000660:	f000 f804 	bl	800066c <__aeabi_d2ulz>
 8000664:	2300      	movs	r3, #0
 8000666:	4242      	negs	r2, r0
 8000668:	418b      	sbcs	r3, r1
 800066a:	e7f2      	b.n	8000652 <__aeabi_d2lz+0x1e>

0800066c <__aeabi_d2ulz>:
 800066c:	b570      	push	{r4, r5, r6, lr}
 800066e:	2200      	movs	r2, #0
 8000670:	4b0b      	ldr	r3, [pc, #44]	@ (80006a0 <__aeabi_d2ulz+0x34>)
 8000672:	000d      	movs	r5, r1
 8000674:	0004      	movs	r4, r0
 8000676:	f001 ffa1 	bl	80025bc <__aeabi_dmul>
 800067a:	f7ff ffbd 	bl	80005f8 <__aeabi_d2uiz>
 800067e:	0006      	movs	r6, r0
 8000680:	f002 fe8c 	bl	800339c <__aeabi_ui2d>
 8000684:	2200      	movs	r2, #0
 8000686:	4b07      	ldr	r3, [pc, #28]	@ (80006a4 <__aeabi_d2ulz+0x38>)
 8000688:	f001 ff98 	bl	80025bc <__aeabi_dmul>
 800068c:	0002      	movs	r2, r0
 800068e:	000b      	movs	r3, r1
 8000690:	0020      	movs	r0, r4
 8000692:	0029      	movs	r1, r5
 8000694:	f002 fa5a 	bl	8002b4c <__aeabi_dsub>
 8000698:	f7ff ffae 	bl	80005f8 <__aeabi_d2uiz>
 800069c:	0031      	movs	r1, r6
 800069e:	bd70      	pop	{r4, r5, r6, pc}
 80006a0:	3df00000 	.word	0x3df00000
 80006a4:	41f00000 	.word	0x41f00000

080006a8 <__aeabi_l2d>:
 80006a8:	b570      	push	{r4, r5, r6, lr}
 80006aa:	0006      	movs	r6, r0
 80006ac:	0008      	movs	r0, r1
 80006ae:	f002 fe47 	bl	8003340 <__aeabi_i2d>
 80006b2:	2200      	movs	r2, #0
 80006b4:	4b06      	ldr	r3, [pc, #24]	@ (80006d0 <__aeabi_l2d+0x28>)
 80006b6:	f001 ff81 	bl	80025bc <__aeabi_dmul>
 80006ba:	000d      	movs	r5, r1
 80006bc:	0004      	movs	r4, r0
 80006be:	0030      	movs	r0, r6
 80006c0:	f002 fe6c 	bl	800339c <__aeabi_ui2d>
 80006c4:	002b      	movs	r3, r5
 80006c6:	0022      	movs	r2, r4
 80006c8:	f000 ffd0 	bl	800166c <__aeabi_dadd>
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	46c0      	nop			@ (mov r8, r8)
 80006d0:	41f00000 	.word	0x41f00000

080006d4 <__udivmoddi4>:
 80006d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80006d6:	4657      	mov	r7, sl
 80006d8:	464e      	mov	r6, r9
 80006da:	4645      	mov	r5, r8
 80006dc:	46de      	mov	lr, fp
 80006de:	b5e0      	push	{r5, r6, r7, lr}
 80006e0:	0004      	movs	r4, r0
 80006e2:	000d      	movs	r5, r1
 80006e4:	4692      	mov	sl, r2
 80006e6:	4699      	mov	r9, r3
 80006e8:	b083      	sub	sp, #12
 80006ea:	428b      	cmp	r3, r1
 80006ec:	d830      	bhi.n	8000750 <__udivmoddi4+0x7c>
 80006ee:	d02d      	beq.n	800074c <__udivmoddi4+0x78>
 80006f0:	4649      	mov	r1, r9
 80006f2:	4650      	mov	r0, sl
 80006f4:	f002 ff60 	bl	80035b8 <__clzdi2>
 80006f8:	0029      	movs	r1, r5
 80006fa:	0006      	movs	r6, r0
 80006fc:	0020      	movs	r0, r4
 80006fe:	f002 ff5b 	bl	80035b8 <__clzdi2>
 8000702:	1a33      	subs	r3, r6, r0
 8000704:	4698      	mov	r8, r3
 8000706:	3b20      	subs	r3, #32
 8000708:	d434      	bmi.n	8000774 <__udivmoddi4+0xa0>
 800070a:	469b      	mov	fp, r3
 800070c:	4653      	mov	r3, sl
 800070e:	465a      	mov	r2, fp
 8000710:	4093      	lsls	r3, r2
 8000712:	4642      	mov	r2, r8
 8000714:	001f      	movs	r7, r3
 8000716:	4653      	mov	r3, sl
 8000718:	4093      	lsls	r3, r2
 800071a:	001e      	movs	r6, r3
 800071c:	42af      	cmp	r7, r5
 800071e:	d83b      	bhi.n	8000798 <__udivmoddi4+0xc4>
 8000720:	42af      	cmp	r7, r5
 8000722:	d100      	bne.n	8000726 <__udivmoddi4+0x52>
 8000724:	e079      	b.n	800081a <__udivmoddi4+0x146>
 8000726:	465b      	mov	r3, fp
 8000728:	1ba4      	subs	r4, r4, r6
 800072a:	41bd      	sbcs	r5, r7
 800072c:	2b00      	cmp	r3, #0
 800072e:	da00      	bge.n	8000732 <__udivmoddi4+0x5e>
 8000730:	e076      	b.n	8000820 <__udivmoddi4+0x14c>
 8000732:	2200      	movs	r2, #0
 8000734:	2300      	movs	r3, #0
 8000736:	9200      	str	r2, [sp, #0]
 8000738:	9301      	str	r3, [sp, #4]
 800073a:	2301      	movs	r3, #1
 800073c:	465a      	mov	r2, fp
 800073e:	4093      	lsls	r3, r2
 8000740:	9301      	str	r3, [sp, #4]
 8000742:	2301      	movs	r3, #1
 8000744:	4642      	mov	r2, r8
 8000746:	4093      	lsls	r3, r2
 8000748:	9300      	str	r3, [sp, #0]
 800074a:	e029      	b.n	80007a0 <__udivmoddi4+0xcc>
 800074c:	4282      	cmp	r2, r0
 800074e:	d9cf      	bls.n	80006f0 <__udivmoddi4+0x1c>
 8000750:	2200      	movs	r2, #0
 8000752:	2300      	movs	r3, #0
 8000754:	9200      	str	r2, [sp, #0]
 8000756:	9301      	str	r3, [sp, #4]
 8000758:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800075a:	2b00      	cmp	r3, #0
 800075c:	d001      	beq.n	8000762 <__udivmoddi4+0x8e>
 800075e:	601c      	str	r4, [r3, #0]
 8000760:	605d      	str	r5, [r3, #4]
 8000762:	9800      	ldr	r0, [sp, #0]
 8000764:	9901      	ldr	r1, [sp, #4]
 8000766:	b003      	add	sp, #12
 8000768:	bcf0      	pop	{r4, r5, r6, r7}
 800076a:	46bb      	mov	fp, r7
 800076c:	46b2      	mov	sl, r6
 800076e:	46a9      	mov	r9, r5
 8000770:	46a0      	mov	r8, r4
 8000772:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000774:	4642      	mov	r2, r8
 8000776:	469b      	mov	fp, r3
 8000778:	2320      	movs	r3, #32
 800077a:	1a9b      	subs	r3, r3, r2
 800077c:	4652      	mov	r2, sl
 800077e:	40da      	lsrs	r2, r3
 8000780:	4641      	mov	r1, r8
 8000782:	0013      	movs	r3, r2
 8000784:	464a      	mov	r2, r9
 8000786:	408a      	lsls	r2, r1
 8000788:	0017      	movs	r7, r2
 800078a:	4642      	mov	r2, r8
 800078c:	431f      	orrs	r7, r3
 800078e:	4653      	mov	r3, sl
 8000790:	4093      	lsls	r3, r2
 8000792:	001e      	movs	r6, r3
 8000794:	42af      	cmp	r7, r5
 8000796:	d9c3      	bls.n	8000720 <__udivmoddi4+0x4c>
 8000798:	2200      	movs	r2, #0
 800079a:	2300      	movs	r3, #0
 800079c:	9200      	str	r2, [sp, #0]
 800079e:	9301      	str	r3, [sp, #4]
 80007a0:	4643      	mov	r3, r8
 80007a2:	2b00      	cmp	r3, #0
 80007a4:	d0d8      	beq.n	8000758 <__udivmoddi4+0x84>
 80007a6:	07fb      	lsls	r3, r7, #31
 80007a8:	0872      	lsrs	r2, r6, #1
 80007aa:	431a      	orrs	r2, r3
 80007ac:	4646      	mov	r6, r8
 80007ae:	087b      	lsrs	r3, r7, #1
 80007b0:	e00e      	b.n	80007d0 <__udivmoddi4+0xfc>
 80007b2:	42ab      	cmp	r3, r5
 80007b4:	d101      	bne.n	80007ba <__udivmoddi4+0xe6>
 80007b6:	42a2      	cmp	r2, r4
 80007b8:	d80c      	bhi.n	80007d4 <__udivmoddi4+0x100>
 80007ba:	1aa4      	subs	r4, r4, r2
 80007bc:	419d      	sbcs	r5, r3
 80007be:	2001      	movs	r0, #1
 80007c0:	1924      	adds	r4, r4, r4
 80007c2:	416d      	adcs	r5, r5
 80007c4:	2100      	movs	r1, #0
 80007c6:	3e01      	subs	r6, #1
 80007c8:	1824      	adds	r4, r4, r0
 80007ca:	414d      	adcs	r5, r1
 80007cc:	2e00      	cmp	r6, #0
 80007ce:	d006      	beq.n	80007de <__udivmoddi4+0x10a>
 80007d0:	42ab      	cmp	r3, r5
 80007d2:	d9ee      	bls.n	80007b2 <__udivmoddi4+0xde>
 80007d4:	3e01      	subs	r6, #1
 80007d6:	1924      	adds	r4, r4, r4
 80007d8:	416d      	adcs	r5, r5
 80007da:	2e00      	cmp	r6, #0
 80007dc:	d1f8      	bne.n	80007d0 <__udivmoddi4+0xfc>
 80007de:	9800      	ldr	r0, [sp, #0]
 80007e0:	9901      	ldr	r1, [sp, #4]
 80007e2:	465b      	mov	r3, fp
 80007e4:	1900      	adds	r0, r0, r4
 80007e6:	4169      	adcs	r1, r5
 80007e8:	2b00      	cmp	r3, #0
 80007ea:	db24      	blt.n	8000836 <__udivmoddi4+0x162>
 80007ec:	002b      	movs	r3, r5
 80007ee:	465a      	mov	r2, fp
 80007f0:	4644      	mov	r4, r8
 80007f2:	40d3      	lsrs	r3, r2
 80007f4:	002a      	movs	r2, r5
 80007f6:	40e2      	lsrs	r2, r4
 80007f8:	001c      	movs	r4, r3
 80007fa:	465b      	mov	r3, fp
 80007fc:	0015      	movs	r5, r2
 80007fe:	2b00      	cmp	r3, #0
 8000800:	db2a      	blt.n	8000858 <__udivmoddi4+0x184>
 8000802:	0026      	movs	r6, r4
 8000804:	409e      	lsls	r6, r3
 8000806:	0033      	movs	r3, r6
 8000808:	0026      	movs	r6, r4
 800080a:	4647      	mov	r7, r8
 800080c:	40be      	lsls	r6, r7
 800080e:	0032      	movs	r2, r6
 8000810:	1a80      	subs	r0, r0, r2
 8000812:	4199      	sbcs	r1, r3
 8000814:	9000      	str	r0, [sp, #0]
 8000816:	9101      	str	r1, [sp, #4]
 8000818:	e79e      	b.n	8000758 <__udivmoddi4+0x84>
 800081a:	42a3      	cmp	r3, r4
 800081c:	d8bc      	bhi.n	8000798 <__udivmoddi4+0xc4>
 800081e:	e782      	b.n	8000726 <__udivmoddi4+0x52>
 8000820:	4642      	mov	r2, r8
 8000822:	2320      	movs	r3, #32
 8000824:	2100      	movs	r1, #0
 8000826:	1a9b      	subs	r3, r3, r2
 8000828:	2200      	movs	r2, #0
 800082a:	9100      	str	r1, [sp, #0]
 800082c:	9201      	str	r2, [sp, #4]
 800082e:	2201      	movs	r2, #1
 8000830:	40da      	lsrs	r2, r3
 8000832:	9201      	str	r2, [sp, #4]
 8000834:	e785      	b.n	8000742 <__udivmoddi4+0x6e>
 8000836:	4642      	mov	r2, r8
 8000838:	2320      	movs	r3, #32
 800083a:	1a9b      	subs	r3, r3, r2
 800083c:	002a      	movs	r2, r5
 800083e:	4646      	mov	r6, r8
 8000840:	409a      	lsls	r2, r3
 8000842:	0023      	movs	r3, r4
 8000844:	40f3      	lsrs	r3, r6
 8000846:	4644      	mov	r4, r8
 8000848:	4313      	orrs	r3, r2
 800084a:	002a      	movs	r2, r5
 800084c:	40e2      	lsrs	r2, r4
 800084e:	001c      	movs	r4, r3
 8000850:	465b      	mov	r3, fp
 8000852:	0015      	movs	r5, r2
 8000854:	2b00      	cmp	r3, #0
 8000856:	dad4      	bge.n	8000802 <__udivmoddi4+0x12e>
 8000858:	4642      	mov	r2, r8
 800085a:	002f      	movs	r7, r5
 800085c:	2320      	movs	r3, #32
 800085e:	0026      	movs	r6, r4
 8000860:	4097      	lsls	r7, r2
 8000862:	1a9b      	subs	r3, r3, r2
 8000864:	40de      	lsrs	r6, r3
 8000866:	003b      	movs	r3, r7
 8000868:	4333      	orrs	r3, r6
 800086a:	e7cd      	b.n	8000808 <__udivmoddi4+0x134>

0800086c <__aeabi_fadd>:
 800086c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800086e:	46ce      	mov	lr, r9
 8000870:	4647      	mov	r7, r8
 8000872:	0243      	lsls	r3, r0, #9
 8000874:	0a5a      	lsrs	r2, r3, #9
 8000876:	024e      	lsls	r6, r1, #9
 8000878:	0045      	lsls	r5, r0, #1
 800087a:	0fc4      	lsrs	r4, r0, #31
 800087c:	0048      	lsls	r0, r1, #1
 800087e:	4691      	mov	r9, r2
 8000880:	0e2d      	lsrs	r5, r5, #24
 8000882:	0a72      	lsrs	r2, r6, #9
 8000884:	0e00      	lsrs	r0, r0, #24
 8000886:	4694      	mov	ip, r2
 8000888:	b580      	push	{r7, lr}
 800088a:	099b      	lsrs	r3, r3, #6
 800088c:	0fc9      	lsrs	r1, r1, #31
 800088e:	09b6      	lsrs	r6, r6, #6
 8000890:	1a2a      	subs	r2, r5, r0
 8000892:	428c      	cmp	r4, r1
 8000894:	d021      	beq.n	80008da <__aeabi_fadd+0x6e>
 8000896:	2a00      	cmp	r2, #0
 8000898:	dd0d      	ble.n	80008b6 <__aeabi_fadd+0x4a>
 800089a:	2800      	cmp	r0, #0
 800089c:	d12d      	bne.n	80008fa <__aeabi_fadd+0x8e>
 800089e:	2e00      	cmp	r6, #0
 80008a0:	d100      	bne.n	80008a4 <__aeabi_fadd+0x38>
 80008a2:	e08d      	b.n	80009c0 <__aeabi_fadd+0x154>
 80008a4:	1e51      	subs	r1, r2, #1
 80008a6:	2a01      	cmp	r2, #1
 80008a8:	d100      	bne.n	80008ac <__aeabi_fadd+0x40>
 80008aa:	e11d      	b.n	8000ae8 <__aeabi_fadd+0x27c>
 80008ac:	2aff      	cmp	r2, #255	@ 0xff
 80008ae:	d100      	bne.n	80008b2 <__aeabi_fadd+0x46>
 80008b0:	e0ab      	b.n	8000a0a <__aeabi_fadd+0x19e>
 80008b2:	000a      	movs	r2, r1
 80008b4:	e027      	b.n	8000906 <__aeabi_fadd+0x9a>
 80008b6:	2a00      	cmp	r2, #0
 80008b8:	d04d      	beq.n	8000956 <__aeabi_fadd+0xea>
 80008ba:	1b42      	subs	r2, r0, r5
 80008bc:	2d00      	cmp	r5, #0
 80008be:	d000      	beq.n	80008c2 <__aeabi_fadd+0x56>
 80008c0:	e0cc      	b.n	8000a5c <__aeabi_fadd+0x1f0>
 80008c2:	2b00      	cmp	r3, #0
 80008c4:	d100      	bne.n	80008c8 <__aeabi_fadd+0x5c>
 80008c6:	e079      	b.n	80009bc <__aeabi_fadd+0x150>
 80008c8:	1e54      	subs	r4, r2, #1
 80008ca:	2a01      	cmp	r2, #1
 80008cc:	d100      	bne.n	80008d0 <__aeabi_fadd+0x64>
 80008ce:	e128      	b.n	8000b22 <__aeabi_fadd+0x2b6>
 80008d0:	2aff      	cmp	r2, #255	@ 0xff
 80008d2:	d100      	bne.n	80008d6 <__aeabi_fadd+0x6a>
 80008d4:	e097      	b.n	8000a06 <__aeabi_fadd+0x19a>
 80008d6:	0022      	movs	r2, r4
 80008d8:	e0c5      	b.n	8000a66 <__aeabi_fadd+0x1fa>
 80008da:	2a00      	cmp	r2, #0
 80008dc:	dc00      	bgt.n	80008e0 <__aeabi_fadd+0x74>
 80008de:	e096      	b.n	8000a0e <__aeabi_fadd+0x1a2>
 80008e0:	2800      	cmp	r0, #0
 80008e2:	d04f      	beq.n	8000984 <__aeabi_fadd+0x118>
 80008e4:	2dff      	cmp	r5, #255	@ 0xff
 80008e6:	d100      	bne.n	80008ea <__aeabi_fadd+0x7e>
 80008e8:	e08f      	b.n	8000a0a <__aeabi_fadd+0x19e>
 80008ea:	2180      	movs	r1, #128	@ 0x80
 80008ec:	04c9      	lsls	r1, r1, #19
 80008ee:	430e      	orrs	r6, r1
 80008f0:	2a1b      	cmp	r2, #27
 80008f2:	dd51      	ble.n	8000998 <__aeabi_fadd+0x12c>
 80008f4:	002a      	movs	r2, r5
 80008f6:	3301      	adds	r3, #1
 80008f8:	e018      	b.n	800092c <__aeabi_fadd+0xc0>
 80008fa:	2dff      	cmp	r5, #255	@ 0xff
 80008fc:	d100      	bne.n	8000900 <__aeabi_fadd+0x94>
 80008fe:	e084      	b.n	8000a0a <__aeabi_fadd+0x19e>
 8000900:	2180      	movs	r1, #128	@ 0x80
 8000902:	04c9      	lsls	r1, r1, #19
 8000904:	430e      	orrs	r6, r1
 8000906:	2101      	movs	r1, #1
 8000908:	2a1b      	cmp	r2, #27
 800090a:	dc08      	bgt.n	800091e <__aeabi_fadd+0xb2>
 800090c:	0031      	movs	r1, r6
 800090e:	2020      	movs	r0, #32
 8000910:	40d1      	lsrs	r1, r2
 8000912:	1a82      	subs	r2, r0, r2
 8000914:	4096      	lsls	r6, r2
 8000916:	0032      	movs	r2, r6
 8000918:	1e50      	subs	r0, r2, #1
 800091a:	4182      	sbcs	r2, r0
 800091c:	4311      	orrs	r1, r2
 800091e:	1a5b      	subs	r3, r3, r1
 8000920:	015a      	lsls	r2, r3, #5
 8000922:	d459      	bmi.n	80009d8 <__aeabi_fadd+0x16c>
 8000924:	2107      	movs	r1, #7
 8000926:	002a      	movs	r2, r5
 8000928:	4019      	ands	r1, r3
 800092a:	d049      	beq.n	80009c0 <__aeabi_fadd+0x154>
 800092c:	210f      	movs	r1, #15
 800092e:	4019      	ands	r1, r3
 8000930:	2904      	cmp	r1, #4
 8000932:	d000      	beq.n	8000936 <__aeabi_fadd+0xca>
 8000934:	3304      	adds	r3, #4
 8000936:	0159      	lsls	r1, r3, #5
 8000938:	d542      	bpl.n	80009c0 <__aeabi_fadd+0x154>
 800093a:	1c50      	adds	r0, r2, #1
 800093c:	2afe      	cmp	r2, #254	@ 0xfe
 800093e:	d03a      	beq.n	80009b6 <__aeabi_fadd+0x14a>
 8000940:	019b      	lsls	r3, r3, #6
 8000942:	b2c0      	uxtb	r0, r0
 8000944:	0a5b      	lsrs	r3, r3, #9
 8000946:	05c0      	lsls	r0, r0, #23
 8000948:	4318      	orrs	r0, r3
 800094a:	07e4      	lsls	r4, r4, #31
 800094c:	4320      	orrs	r0, r4
 800094e:	bcc0      	pop	{r6, r7}
 8000950:	46b9      	mov	r9, r7
 8000952:	46b0      	mov	r8, r6
 8000954:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000956:	20fe      	movs	r0, #254	@ 0xfe
 8000958:	4680      	mov	r8, r0
 800095a:	1c6f      	adds	r7, r5, #1
 800095c:	0038      	movs	r0, r7
 800095e:	4647      	mov	r7, r8
 8000960:	4207      	tst	r7, r0
 8000962:	d000      	beq.n	8000966 <__aeabi_fadd+0xfa>
 8000964:	e08e      	b.n	8000a84 <__aeabi_fadd+0x218>
 8000966:	2d00      	cmp	r5, #0
 8000968:	d000      	beq.n	800096c <__aeabi_fadd+0x100>
 800096a:	e0b4      	b.n	8000ad6 <__aeabi_fadd+0x26a>
 800096c:	2b00      	cmp	r3, #0
 800096e:	d100      	bne.n	8000972 <__aeabi_fadd+0x106>
 8000970:	e0db      	b.n	8000b2a <__aeabi_fadd+0x2be>
 8000972:	2e00      	cmp	r6, #0
 8000974:	d06c      	beq.n	8000a50 <__aeabi_fadd+0x1e4>
 8000976:	1b98      	subs	r0, r3, r6
 8000978:	0145      	lsls	r5, r0, #5
 800097a:	d400      	bmi.n	800097e <__aeabi_fadd+0x112>
 800097c:	e0f7      	b.n	8000b6e <__aeabi_fadd+0x302>
 800097e:	000c      	movs	r4, r1
 8000980:	1af3      	subs	r3, r6, r3
 8000982:	e03d      	b.n	8000a00 <__aeabi_fadd+0x194>
 8000984:	2e00      	cmp	r6, #0
 8000986:	d01b      	beq.n	80009c0 <__aeabi_fadd+0x154>
 8000988:	1e51      	subs	r1, r2, #1
 800098a:	2a01      	cmp	r2, #1
 800098c:	d100      	bne.n	8000990 <__aeabi_fadd+0x124>
 800098e:	e082      	b.n	8000a96 <__aeabi_fadd+0x22a>
 8000990:	2aff      	cmp	r2, #255	@ 0xff
 8000992:	d03a      	beq.n	8000a0a <__aeabi_fadd+0x19e>
 8000994:	000a      	movs	r2, r1
 8000996:	e7ab      	b.n	80008f0 <__aeabi_fadd+0x84>
 8000998:	0031      	movs	r1, r6
 800099a:	2020      	movs	r0, #32
 800099c:	40d1      	lsrs	r1, r2
 800099e:	1a82      	subs	r2, r0, r2
 80009a0:	4096      	lsls	r6, r2
 80009a2:	0032      	movs	r2, r6
 80009a4:	1e50      	subs	r0, r2, #1
 80009a6:	4182      	sbcs	r2, r0
 80009a8:	430a      	orrs	r2, r1
 80009aa:	189b      	adds	r3, r3, r2
 80009ac:	015a      	lsls	r2, r3, #5
 80009ae:	d5b9      	bpl.n	8000924 <__aeabi_fadd+0xb8>
 80009b0:	1c6a      	adds	r2, r5, #1
 80009b2:	2dfe      	cmp	r5, #254	@ 0xfe
 80009b4:	d175      	bne.n	8000aa2 <__aeabi_fadd+0x236>
 80009b6:	20ff      	movs	r0, #255	@ 0xff
 80009b8:	2300      	movs	r3, #0
 80009ba:	e7c4      	b.n	8000946 <__aeabi_fadd+0xda>
 80009bc:	000c      	movs	r4, r1
 80009be:	0033      	movs	r3, r6
 80009c0:	08db      	lsrs	r3, r3, #3
 80009c2:	2aff      	cmp	r2, #255	@ 0xff
 80009c4:	d146      	bne.n	8000a54 <__aeabi_fadd+0x1e8>
 80009c6:	2b00      	cmp	r3, #0
 80009c8:	d0f5      	beq.n	80009b6 <__aeabi_fadd+0x14a>
 80009ca:	2280      	movs	r2, #128	@ 0x80
 80009cc:	03d2      	lsls	r2, r2, #15
 80009ce:	4313      	orrs	r3, r2
 80009d0:	025b      	lsls	r3, r3, #9
 80009d2:	20ff      	movs	r0, #255	@ 0xff
 80009d4:	0a5b      	lsrs	r3, r3, #9
 80009d6:	e7b6      	b.n	8000946 <__aeabi_fadd+0xda>
 80009d8:	019f      	lsls	r7, r3, #6
 80009da:	09bf      	lsrs	r7, r7, #6
 80009dc:	0038      	movs	r0, r7
 80009de:	f002 fdcd 	bl	800357c <__clzsi2>
 80009e2:	3805      	subs	r0, #5
 80009e4:	4087      	lsls	r7, r0
 80009e6:	4285      	cmp	r5, r0
 80009e8:	dc24      	bgt.n	8000a34 <__aeabi_fadd+0x1c8>
 80009ea:	003b      	movs	r3, r7
 80009ec:	2120      	movs	r1, #32
 80009ee:	1b42      	subs	r2, r0, r5
 80009f0:	3201      	adds	r2, #1
 80009f2:	40d3      	lsrs	r3, r2
 80009f4:	1a8a      	subs	r2, r1, r2
 80009f6:	4097      	lsls	r7, r2
 80009f8:	1e7a      	subs	r2, r7, #1
 80009fa:	4197      	sbcs	r7, r2
 80009fc:	2200      	movs	r2, #0
 80009fe:	433b      	orrs	r3, r7
 8000a00:	0759      	lsls	r1, r3, #29
 8000a02:	d193      	bne.n	800092c <__aeabi_fadd+0xc0>
 8000a04:	e797      	b.n	8000936 <__aeabi_fadd+0xca>
 8000a06:	000c      	movs	r4, r1
 8000a08:	0033      	movs	r3, r6
 8000a0a:	08db      	lsrs	r3, r3, #3
 8000a0c:	e7db      	b.n	80009c6 <__aeabi_fadd+0x15a>
 8000a0e:	2a00      	cmp	r2, #0
 8000a10:	d014      	beq.n	8000a3c <__aeabi_fadd+0x1d0>
 8000a12:	1b42      	subs	r2, r0, r5
 8000a14:	2d00      	cmp	r5, #0
 8000a16:	d14b      	bne.n	8000ab0 <__aeabi_fadd+0x244>
 8000a18:	2b00      	cmp	r3, #0
 8000a1a:	d0d0      	beq.n	80009be <__aeabi_fadd+0x152>
 8000a1c:	1e51      	subs	r1, r2, #1
 8000a1e:	2a01      	cmp	r2, #1
 8000a20:	d100      	bne.n	8000a24 <__aeabi_fadd+0x1b8>
 8000a22:	e09e      	b.n	8000b62 <__aeabi_fadd+0x2f6>
 8000a24:	2aff      	cmp	r2, #255	@ 0xff
 8000a26:	d0ef      	beq.n	8000a08 <__aeabi_fadd+0x19c>
 8000a28:	000a      	movs	r2, r1
 8000a2a:	2a1b      	cmp	r2, #27
 8000a2c:	dd5f      	ble.n	8000aee <__aeabi_fadd+0x282>
 8000a2e:	0002      	movs	r2, r0
 8000a30:	1c73      	adds	r3, r6, #1
 8000a32:	e77b      	b.n	800092c <__aeabi_fadd+0xc0>
 8000a34:	4b50      	ldr	r3, [pc, #320]	@ (8000b78 <__aeabi_fadd+0x30c>)
 8000a36:	1a2a      	subs	r2, r5, r0
 8000a38:	403b      	ands	r3, r7
 8000a3a:	e7e1      	b.n	8000a00 <__aeabi_fadd+0x194>
 8000a3c:	21fe      	movs	r1, #254	@ 0xfe
 8000a3e:	1c6a      	adds	r2, r5, #1
 8000a40:	4211      	tst	r1, r2
 8000a42:	d13b      	bne.n	8000abc <__aeabi_fadd+0x250>
 8000a44:	2d00      	cmp	r5, #0
 8000a46:	d15d      	bne.n	8000b04 <__aeabi_fadd+0x298>
 8000a48:	2b00      	cmp	r3, #0
 8000a4a:	d07f      	beq.n	8000b4c <__aeabi_fadd+0x2e0>
 8000a4c:	2e00      	cmp	r6, #0
 8000a4e:	d17f      	bne.n	8000b50 <__aeabi_fadd+0x2e4>
 8000a50:	2200      	movs	r2, #0
 8000a52:	08db      	lsrs	r3, r3, #3
 8000a54:	025b      	lsls	r3, r3, #9
 8000a56:	0a5b      	lsrs	r3, r3, #9
 8000a58:	b2d0      	uxtb	r0, r2
 8000a5a:	e774      	b.n	8000946 <__aeabi_fadd+0xda>
 8000a5c:	28ff      	cmp	r0, #255	@ 0xff
 8000a5e:	d0d2      	beq.n	8000a06 <__aeabi_fadd+0x19a>
 8000a60:	2480      	movs	r4, #128	@ 0x80
 8000a62:	04e4      	lsls	r4, r4, #19
 8000a64:	4323      	orrs	r3, r4
 8000a66:	2401      	movs	r4, #1
 8000a68:	2a1b      	cmp	r2, #27
 8000a6a:	dc07      	bgt.n	8000a7c <__aeabi_fadd+0x210>
 8000a6c:	001c      	movs	r4, r3
 8000a6e:	2520      	movs	r5, #32
 8000a70:	40d4      	lsrs	r4, r2
 8000a72:	1aaa      	subs	r2, r5, r2
 8000a74:	4093      	lsls	r3, r2
 8000a76:	1e5a      	subs	r2, r3, #1
 8000a78:	4193      	sbcs	r3, r2
 8000a7a:	431c      	orrs	r4, r3
 8000a7c:	1b33      	subs	r3, r6, r4
 8000a7e:	0005      	movs	r5, r0
 8000a80:	000c      	movs	r4, r1
 8000a82:	e74d      	b.n	8000920 <__aeabi_fadd+0xb4>
 8000a84:	1b9f      	subs	r7, r3, r6
 8000a86:	017a      	lsls	r2, r7, #5
 8000a88:	d422      	bmi.n	8000ad0 <__aeabi_fadd+0x264>
 8000a8a:	2f00      	cmp	r7, #0
 8000a8c:	d1a6      	bne.n	80009dc <__aeabi_fadd+0x170>
 8000a8e:	2400      	movs	r4, #0
 8000a90:	2000      	movs	r0, #0
 8000a92:	2300      	movs	r3, #0
 8000a94:	e757      	b.n	8000946 <__aeabi_fadd+0xda>
 8000a96:	199b      	adds	r3, r3, r6
 8000a98:	2501      	movs	r5, #1
 8000a9a:	3201      	adds	r2, #1
 8000a9c:	0159      	lsls	r1, r3, #5
 8000a9e:	d400      	bmi.n	8000aa2 <__aeabi_fadd+0x236>
 8000aa0:	e740      	b.n	8000924 <__aeabi_fadd+0xb8>
 8000aa2:	2101      	movs	r1, #1
 8000aa4:	4835      	ldr	r0, [pc, #212]	@ (8000b7c <__aeabi_fadd+0x310>)
 8000aa6:	4019      	ands	r1, r3
 8000aa8:	085b      	lsrs	r3, r3, #1
 8000aaa:	4003      	ands	r3, r0
 8000aac:	430b      	orrs	r3, r1
 8000aae:	e7a7      	b.n	8000a00 <__aeabi_fadd+0x194>
 8000ab0:	28ff      	cmp	r0, #255	@ 0xff
 8000ab2:	d0a9      	beq.n	8000a08 <__aeabi_fadd+0x19c>
 8000ab4:	2180      	movs	r1, #128	@ 0x80
 8000ab6:	04c9      	lsls	r1, r1, #19
 8000ab8:	430b      	orrs	r3, r1
 8000aba:	e7b6      	b.n	8000a2a <__aeabi_fadd+0x1be>
 8000abc:	2aff      	cmp	r2, #255	@ 0xff
 8000abe:	d100      	bne.n	8000ac2 <__aeabi_fadd+0x256>
 8000ac0:	e779      	b.n	80009b6 <__aeabi_fadd+0x14a>
 8000ac2:	199b      	adds	r3, r3, r6
 8000ac4:	085b      	lsrs	r3, r3, #1
 8000ac6:	0759      	lsls	r1, r3, #29
 8000ac8:	d000      	beq.n	8000acc <__aeabi_fadd+0x260>
 8000aca:	e72f      	b.n	800092c <__aeabi_fadd+0xc0>
 8000acc:	08db      	lsrs	r3, r3, #3
 8000ace:	e7c1      	b.n	8000a54 <__aeabi_fadd+0x1e8>
 8000ad0:	000c      	movs	r4, r1
 8000ad2:	1af7      	subs	r7, r6, r3
 8000ad4:	e782      	b.n	80009dc <__aeabi_fadd+0x170>
 8000ad6:	2b00      	cmp	r3, #0
 8000ad8:	d12c      	bne.n	8000b34 <__aeabi_fadd+0x2c8>
 8000ada:	2e00      	cmp	r6, #0
 8000adc:	d193      	bne.n	8000a06 <__aeabi_fadd+0x19a>
 8000ade:	2380      	movs	r3, #128	@ 0x80
 8000ae0:	2400      	movs	r4, #0
 8000ae2:	20ff      	movs	r0, #255	@ 0xff
 8000ae4:	03db      	lsls	r3, r3, #15
 8000ae6:	e72e      	b.n	8000946 <__aeabi_fadd+0xda>
 8000ae8:	2501      	movs	r5, #1
 8000aea:	1b9b      	subs	r3, r3, r6
 8000aec:	e718      	b.n	8000920 <__aeabi_fadd+0xb4>
 8000aee:	0019      	movs	r1, r3
 8000af0:	2520      	movs	r5, #32
 8000af2:	40d1      	lsrs	r1, r2
 8000af4:	1aaa      	subs	r2, r5, r2
 8000af6:	4093      	lsls	r3, r2
 8000af8:	1e5a      	subs	r2, r3, #1
 8000afa:	4193      	sbcs	r3, r2
 8000afc:	430b      	orrs	r3, r1
 8000afe:	0005      	movs	r5, r0
 8000b00:	199b      	adds	r3, r3, r6
 8000b02:	e753      	b.n	80009ac <__aeabi_fadd+0x140>
 8000b04:	2b00      	cmp	r3, #0
 8000b06:	d100      	bne.n	8000b0a <__aeabi_fadd+0x29e>
 8000b08:	e77e      	b.n	8000a08 <__aeabi_fadd+0x19c>
 8000b0a:	2e00      	cmp	r6, #0
 8000b0c:	d100      	bne.n	8000b10 <__aeabi_fadd+0x2a4>
 8000b0e:	e77c      	b.n	8000a0a <__aeabi_fadd+0x19e>
 8000b10:	2280      	movs	r2, #128	@ 0x80
 8000b12:	03d2      	lsls	r2, r2, #15
 8000b14:	4591      	cmp	r9, r2
 8000b16:	d302      	bcc.n	8000b1e <__aeabi_fadd+0x2b2>
 8000b18:	4594      	cmp	ip, r2
 8000b1a:	d200      	bcs.n	8000b1e <__aeabi_fadd+0x2b2>
 8000b1c:	0033      	movs	r3, r6
 8000b1e:	08db      	lsrs	r3, r3, #3
 8000b20:	e753      	b.n	80009ca <__aeabi_fadd+0x15e>
 8000b22:	000c      	movs	r4, r1
 8000b24:	1af3      	subs	r3, r6, r3
 8000b26:	3501      	adds	r5, #1
 8000b28:	e6fa      	b.n	8000920 <__aeabi_fadd+0xb4>
 8000b2a:	2e00      	cmp	r6, #0
 8000b2c:	d0af      	beq.n	8000a8e <__aeabi_fadd+0x222>
 8000b2e:	000c      	movs	r4, r1
 8000b30:	0033      	movs	r3, r6
 8000b32:	e78d      	b.n	8000a50 <__aeabi_fadd+0x1e4>
 8000b34:	2e00      	cmp	r6, #0
 8000b36:	d100      	bne.n	8000b3a <__aeabi_fadd+0x2ce>
 8000b38:	e767      	b.n	8000a0a <__aeabi_fadd+0x19e>
 8000b3a:	2280      	movs	r2, #128	@ 0x80
 8000b3c:	03d2      	lsls	r2, r2, #15
 8000b3e:	4591      	cmp	r9, r2
 8000b40:	d3ed      	bcc.n	8000b1e <__aeabi_fadd+0x2b2>
 8000b42:	4594      	cmp	ip, r2
 8000b44:	d2eb      	bcs.n	8000b1e <__aeabi_fadd+0x2b2>
 8000b46:	000c      	movs	r4, r1
 8000b48:	0033      	movs	r3, r6
 8000b4a:	e7e8      	b.n	8000b1e <__aeabi_fadd+0x2b2>
 8000b4c:	0033      	movs	r3, r6
 8000b4e:	e77f      	b.n	8000a50 <__aeabi_fadd+0x1e4>
 8000b50:	199b      	adds	r3, r3, r6
 8000b52:	2200      	movs	r2, #0
 8000b54:	0159      	lsls	r1, r3, #5
 8000b56:	d5b9      	bpl.n	8000acc <__aeabi_fadd+0x260>
 8000b58:	4a07      	ldr	r2, [pc, #28]	@ (8000b78 <__aeabi_fadd+0x30c>)
 8000b5a:	4013      	ands	r3, r2
 8000b5c:	08db      	lsrs	r3, r3, #3
 8000b5e:	2201      	movs	r2, #1
 8000b60:	e778      	b.n	8000a54 <__aeabi_fadd+0x1e8>
 8000b62:	199b      	adds	r3, r3, r6
 8000b64:	3201      	adds	r2, #1
 8000b66:	3501      	adds	r5, #1
 8000b68:	0159      	lsls	r1, r3, #5
 8000b6a:	d49a      	bmi.n	8000aa2 <__aeabi_fadd+0x236>
 8000b6c:	e6da      	b.n	8000924 <__aeabi_fadd+0xb8>
 8000b6e:	1e03      	subs	r3, r0, #0
 8000b70:	d08d      	beq.n	8000a8e <__aeabi_fadd+0x222>
 8000b72:	08db      	lsrs	r3, r3, #3
 8000b74:	e76e      	b.n	8000a54 <__aeabi_fadd+0x1e8>
 8000b76:	46c0      	nop			@ (mov r8, r8)
 8000b78:	fbffffff 	.word	0xfbffffff
 8000b7c:	7dffffff 	.word	0x7dffffff

08000b80 <__aeabi_fdiv>:
 8000b80:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000b82:	464f      	mov	r7, r9
 8000b84:	4646      	mov	r6, r8
 8000b86:	46d6      	mov	lr, sl
 8000b88:	0244      	lsls	r4, r0, #9
 8000b8a:	b5c0      	push	{r6, r7, lr}
 8000b8c:	0047      	lsls	r7, r0, #1
 8000b8e:	1c0e      	adds	r6, r1, #0
 8000b90:	0a64      	lsrs	r4, r4, #9
 8000b92:	0e3f      	lsrs	r7, r7, #24
 8000b94:	0fc5      	lsrs	r5, r0, #31
 8000b96:	2f00      	cmp	r7, #0
 8000b98:	d03c      	beq.n	8000c14 <__aeabi_fdiv+0x94>
 8000b9a:	2fff      	cmp	r7, #255	@ 0xff
 8000b9c:	d042      	beq.n	8000c24 <__aeabi_fdiv+0xa4>
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	2280      	movs	r2, #128	@ 0x80
 8000ba2:	4699      	mov	r9, r3
 8000ba4:	469a      	mov	sl, r3
 8000ba6:	00e4      	lsls	r4, r4, #3
 8000ba8:	04d2      	lsls	r2, r2, #19
 8000baa:	4314      	orrs	r4, r2
 8000bac:	3f7f      	subs	r7, #127	@ 0x7f
 8000bae:	0273      	lsls	r3, r6, #9
 8000bb0:	0a5b      	lsrs	r3, r3, #9
 8000bb2:	4698      	mov	r8, r3
 8000bb4:	0073      	lsls	r3, r6, #1
 8000bb6:	0e1b      	lsrs	r3, r3, #24
 8000bb8:	0ff6      	lsrs	r6, r6, #31
 8000bba:	2b00      	cmp	r3, #0
 8000bbc:	d01b      	beq.n	8000bf6 <__aeabi_fdiv+0x76>
 8000bbe:	2bff      	cmp	r3, #255	@ 0xff
 8000bc0:	d013      	beq.n	8000bea <__aeabi_fdiv+0x6a>
 8000bc2:	4642      	mov	r2, r8
 8000bc4:	2180      	movs	r1, #128	@ 0x80
 8000bc6:	00d2      	lsls	r2, r2, #3
 8000bc8:	04c9      	lsls	r1, r1, #19
 8000bca:	4311      	orrs	r1, r2
 8000bcc:	4688      	mov	r8, r1
 8000bce:	2000      	movs	r0, #0
 8000bd0:	3b7f      	subs	r3, #127	@ 0x7f
 8000bd2:	0029      	movs	r1, r5
 8000bd4:	1aff      	subs	r7, r7, r3
 8000bd6:	464b      	mov	r3, r9
 8000bd8:	4071      	eors	r1, r6
 8000bda:	b2c9      	uxtb	r1, r1
 8000bdc:	2b0f      	cmp	r3, #15
 8000bde:	d900      	bls.n	8000be2 <__aeabi_fdiv+0x62>
 8000be0:	e0b5      	b.n	8000d4e <__aeabi_fdiv+0x1ce>
 8000be2:	4a74      	ldr	r2, [pc, #464]	@ (8000db4 <__aeabi_fdiv+0x234>)
 8000be4:	009b      	lsls	r3, r3, #2
 8000be6:	58d3      	ldr	r3, [r2, r3]
 8000be8:	469f      	mov	pc, r3
 8000bea:	4643      	mov	r3, r8
 8000bec:	2b00      	cmp	r3, #0
 8000bee:	d13f      	bne.n	8000c70 <__aeabi_fdiv+0xf0>
 8000bf0:	3fff      	subs	r7, #255	@ 0xff
 8000bf2:	3302      	adds	r3, #2
 8000bf4:	e003      	b.n	8000bfe <__aeabi_fdiv+0x7e>
 8000bf6:	4643      	mov	r3, r8
 8000bf8:	2b00      	cmp	r3, #0
 8000bfa:	d12d      	bne.n	8000c58 <__aeabi_fdiv+0xd8>
 8000bfc:	2301      	movs	r3, #1
 8000bfe:	0029      	movs	r1, r5
 8000c00:	464a      	mov	r2, r9
 8000c02:	4071      	eors	r1, r6
 8000c04:	b2c9      	uxtb	r1, r1
 8000c06:	431a      	orrs	r2, r3
 8000c08:	2a0e      	cmp	r2, #14
 8000c0a:	d838      	bhi.n	8000c7e <__aeabi_fdiv+0xfe>
 8000c0c:	486a      	ldr	r0, [pc, #424]	@ (8000db8 <__aeabi_fdiv+0x238>)
 8000c0e:	0092      	lsls	r2, r2, #2
 8000c10:	5882      	ldr	r2, [r0, r2]
 8000c12:	4697      	mov	pc, r2
 8000c14:	2c00      	cmp	r4, #0
 8000c16:	d113      	bne.n	8000c40 <__aeabi_fdiv+0xc0>
 8000c18:	2304      	movs	r3, #4
 8000c1a:	4699      	mov	r9, r3
 8000c1c:	3b03      	subs	r3, #3
 8000c1e:	2700      	movs	r7, #0
 8000c20:	469a      	mov	sl, r3
 8000c22:	e7c4      	b.n	8000bae <__aeabi_fdiv+0x2e>
 8000c24:	2c00      	cmp	r4, #0
 8000c26:	d105      	bne.n	8000c34 <__aeabi_fdiv+0xb4>
 8000c28:	2308      	movs	r3, #8
 8000c2a:	4699      	mov	r9, r3
 8000c2c:	3b06      	subs	r3, #6
 8000c2e:	27ff      	movs	r7, #255	@ 0xff
 8000c30:	469a      	mov	sl, r3
 8000c32:	e7bc      	b.n	8000bae <__aeabi_fdiv+0x2e>
 8000c34:	230c      	movs	r3, #12
 8000c36:	4699      	mov	r9, r3
 8000c38:	3b09      	subs	r3, #9
 8000c3a:	27ff      	movs	r7, #255	@ 0xff
 8000c3c:	469a      	mov	sl, r3
 8000c3e:	e7b6      	b.n	8000bae <__aeabi_fdiv+0x2e>
 8000c40:	0020      	movs	r0, r4
 8000c42:	f002 fc9b 	bl	800357c <__clzsi2>
 8000c46:	2776      	movs	r7, #118	@ 0x76
 8000c48:	1f43      	subs	r3, r0, #5
 8000c4a:	409c      	lsls	r4, r3
 8000c4c:	2300      	movs	r3, #0
 8000c4e:	427f      	negs	r7, r7
 8000c50:	4699      	mov	r9, r3
 8000c52:	469a      	mov	sl, r3
 8000c54:	1a3f      	subs	r7, r7, r0
 8000c56:	e7aa      	b.n	8000bae <__aeabi_fdiv+0x2e>
 8000c58:	4640      	mov	r0, r8
 8000c5a:	f002 fc8f 	bl	800357c <__clzsi2>
 8000c5e:	4642      	mov	r2, r8
 8000c60:	1f43      	subs	r3, r0, #5
 8000c62:	409a      	lsls	r2, r3
 8000c64:	2376      	movs	r3, #118	@ 0x76
 8000c66:	425b      	negs	r3, r3
 8000c68:	1a1b      	subs	r3, r3, r0
 8000c6a:	4690      	mov	r8, r2
 8000c6c:	2000      	movs	r0, #0
 8000c6e:	e7b0      	b.n	8000bd2 <__aeabi_fdiv+0x52>
 8000c70:	2303      	movs	r3, #3
 8000c72:	464a      	mov	r2, r9
 8000c74:	431a      	orrs	r2, r3
 8000c76:	4691      	mov	r9, r2
 8000c78:	2003      	movs	r0, #3
 8000c7a:	33fc      	adds	r3, #252	@ 0xfc
 8000c7c:	e7a9      	b.n	8000bd2 <__aeabi_fdiv+0x52>
 8000c7e:	000d      	movs	r5, r1
 8000c80:	20ff      	movs	r0, #255	@ 0xff
 8000c82:	2200      	movs	r2, #0
 8000c84:	05c0      	lsls	r0, r0, #23
 8000c86:	07ed      	lsls	r5, r5, #31
 8000c88:	4310      	orrs	r0, r2
 8000c8a:	4328      	orrs	r0, r5
 8000c8c:	bce0      	pop	{r5, r6, r7}
 8000c8e:	46ba      	mov	sl, r7
 8000c90:	46b1      	mov	r9, r6
 8000c92:	46a8      	mov	r8, r5
 8000c94:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000c96:	000d      	movs	r5, r1
 8000c98:	2000      	movs	r0, #0
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	e7f2      	b.n	8000c84 <__aeabi_fdiv+0x104>
 8000c9e:	4653      	mov	r3, sl
 8000ca0:	2b02      	cmp	r3, #2
 8000ca2:	d0ed      	beq.n	8000c80 <__aeabi_fdiv+0x100>
 8000ca4:	2b03      	cmp	r3, #3
 8000ca6:	d033      	beq.n	8000d10 <__aeabi_fdiv+0x190>
 8000ca8:	46a0      	mov	r8, r4
 8000caa:	2b01      	cmp	r3, #1
 8000cac:	d105      	bne.n	8000cba <__aeabi_fdiv+0x13a>
 8000cae:	2000      	movs	r0, #0
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	e7e7      	b.n	8000c84 <__aeabi_fdiv+0x104>
 8000cb4:	0035      	movs	r5, r6
 8000cb6:	2803      	cmp	r0, #3
 8000cb8:	d07a      	beq.n	8000db0 <__aeabi_fdiv+0x230>
 8000cba:	003b      	movs	r3, r7
 8000cbc:	337f      	adds	r3, #127	@ 0x7f
 8000cbe:	2b00      	cmp	r3, #0
 8000cc0:	dd2d      	ble.n	8000d1e <__aeabi_fdiv+0x19e>
 8000cc2:	4642      	mov	r2, r8
 8000cc4:	0752      	lsls	r2, r2, #29
 8000cc6:	d007      	beq.n	8000cd8 <__aeabi_fdiv+0x158>
 8000cc8:	220f      	movs	r2, #15
 8000cca:	4641      	mov	r1, r8
 8000ccc:	400a      	ands	r2, r1
 8000cce:	2a04      	cmp	r2, #4
 8000cd0:	d002      	beq.n	8000cd8 <__aeabi_fdiv+0x158>
 8000cd2:	2204      	movs	r2, #4
 8000cd4:	4694      	mov	ip, r2
 8000cd6:	44e0      	add	r8, ip
 8000cd8:	4642      	mov	r2, r8
 8000cda:	0112      	lsls	r2, r2, #4
 8000cdc:	d505      	bpl.n	8000cea <__aeabi_fdiv+0x16a>
 8000cde:	4642      	mov	r2, r8
 8000ce0:	4b36      	ldr	r3, [pc, #216]	@ (8000dbc <__aeabi_fdiv+0x23c>)
 8000ce2:	401a      	ands	r2, r3
 8000ce4:	003b      	movs	r3, r7
 8000ce6:	4690      	mov	r8, r2
 8000ce8:	3380      	adds	r3, #128	@ 0x80
 8000cea:	2bfe      	cmp	r3, #254	@ 0xfe
 8000cec:	dcc8      	bgt.n	8000c80 <__aeabi_fdiv+0x100>
 8000cee:	4642      	mov	r2, r8
 8000cf0:	0192      	lsls	r2, r2, #6
 8000cf2:	0a52      	lsrs	r2, r2, #9
 8000cf4:	b2d8      	uxtb	r0, r3
 8000cf6:	e7c5      	b.n	8000c84 <__aeabi_fdiv+0x104>
 8000cf8:	2280      	movs	r2, #128	@ 0x80
 8000cfa:	2500      	movs	r5, #0
 8000cfc:	20ff      	movs	r0, #255	@ 0xff
 8000cfe:	03d2      	lsls	r2, r2, #15
 8000d00:	e7c0      	b.n	8000c84 <__aeabi_fdiv+0x104>
 8000d02:	2280      	movs	r2, #128	@ 0x80
 8000d04:	03d2      	lsls	r2, r2, #15
 8000d06:	4214      	tst	r4, r2
 8000d08:	d002      	beq.n	8000d10 <__aeabi_fdiv+0x190>
 8000d0a:	4643      	mov	r3, r8
 8000d0c:	4213      	tst	r3, r2
 8000d0e:	d049      	beq.n	8000da4 <__aeabi_fdiv+0x224>
 8000d10:	2280      	movs	r2, #128	@ 0x80
 8000d12:	03d2      	lsls	r2, r2, #15
 8000d14:	4322      	orrs	r2, r4
 8000d16:	0252      	lsls	r2, r2, #9
 8000d18:	20ff      	movs	r0, #255	@ 0xff
 8000d1a:	0a52      	lsrs	r2, r2, #9
 8000d1c:	e7b2      	b.n	8000c84 <__aeabi_fdiv+0x104>
 8000d1e:	2201      	movs	r2, #1
 8000d20:	1ad3      	subs	r3, r2, r3
 8000d22:	2b1b      	cmp	r3, #27
 8000d24:	dcc3      	bgt.n	8000cae <__aeabi_fdiv+0x12e>
 8000d26:	4642      	mov	r2, r8
 8000d28:	40da      	lsrs	r2, r3
 8000d2a:	4643      	mov	r3, r8
 8000d2c:	379e      	adds	r7, #158	@ 0x9e
 8000d2e:	40bb      	lsls	r3, r7
 8000d30:	1e59      	subs	r1, r3, #1
 8000d32:	418b      	sbcs	r3, r1
 8000d34:	431a      	orrs	r2, r3
 8000d36:	0753      	lsls	r3, r2, #29
 8000d38:	d004      	beq.n	8000d44 <__aeabi_fdiv+0x1c4>
 8000d3a:	230f      	movs	r3, #15
 8000d3c:	4013      	ands	r3, r2
 8000d3e:	2b04      	cmp	r3, #4
 8000d40:	d000      	beq.n	8000d44 <__aeabi_fdiv+0x1c4>
 8000d42:	3204      	adds	r2, #4
 8000d44:	0153      	lsls	r3, r2, #5
 8000d46:	d529      	bpl.n	8000d9c <__aeabi_fdiv+0x21c>
 8000d48:	2001      	movs	r0, #1
 8000d4a:	2200      	movs	r2, #0
 8000d4c:	e79a      	b.n	8000c84 <__aeabi_fdiv+0x104>
 8000d4e:	4642      	mov	r2, r8
 8000d50:	0163      	lsls	r3, r4, #5
 8000d52:	0155      	lsls	r5, r2, #5
 8000d54:	42ab      	cmp	r3, r5
 8000d56:	d215      	bcs.n	8000d84 <__aeabi_fdiv+0x204>
 8000d58:	201b      	movs	r0, #27
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	3f01      	subs	r7, #1
 8000d5e:	2601      	movs	r6, #1
 8000d60:	001c      	movs	r4, r3
 8000d62:	0052      	lsls	r2, r2, #1
 8000d64:	005b      	lsls	r3, r3, #1
 8000d66:	2c00      	cmp	r4, #0
 8000d68:	db01      	blt.n	8000d6e <__aeabi_fdiv+0x1ee>
 8000d6a:	429d      	cmp	r5, r3
 8000d6c:	d801      	bhi.n	8000d72 <__aeabi_fdiv+0x1f2>
 8000d6e:	1b5b      	subs	r3, r3, r5
 8000d70:	4332      	orrs	r2, r6
 8000d72:	3801      	subs	r0, #1
 8000d74:	2800      	cmp	r0, #0
 8000d76:	d1f3      	bne.n	8000d60 <__aeabi_fdiv+0x1e0>
 8000d78:	1e58      	subs	r0, r3, #1
 8000d7a:	4183      	sbcs	r3, r0
 8000d7c:	4313      	orrs	r3, r2
 8000d7e:	4698      	mov	r8, r3
 8000d80:	000d      	movs	r5, r1
 8000d82:	e79a      	b.n	8000cba <__aeabi_fdiv+0x13a>
 8000d84:	201a      	movs	r0, #26
 8000d86:	2201      	movs	r2, #1
 8000d88:	1b5b      	subs	r3, r3, r5
 8000d8a:	e7e8      	b.n	8000d5e <__aeabi_fdiv+0x1de>
 8000d8c:	3b02      	subs	r3, #2
 8000d8e:	425a      	negs	r2, r3
 8000d90:	4153      	adcs	r3, r2
 8000d92:	425b      	negs	r3, r3
 8000d94:	0035      	movs	r5, r6
 8000d96:	2200      	movs	r2, #0
 8000d98:	b2d8      	uxtb	r0, r3
 8000d9a:	e773      	b.n	8000c84 <__aeabi_fdiv+0x104>
 8000d9c:	0192      	lsls	r2, r2, #6
 8000d9e:	2000      	movs	r0, #0
 8000da0:	0a52      	lsrs	r2, r2, #9
 8000da2:	e76f      	b.n	8000c84 <__aeabi_fdiv+0x104>
 8000da4:	431a      	orrs	r2, r3
 8000da6:	0252      	lsls	r2, r2, #9
 8000da8:	0035      	movs	r5, r6
 8000daa:	20ff      	movs	r0, #255	@ 0xff
 8000dac:	0a52      	lsrs	r2, r2, #9
 8000dae:	e769      	b.n	8000c84 <__aeabi_fdiv+0x104>
 8000db0:	4644      	mov	r4, r8
 8000db2:	e7ad      	b.n	8000d10 <__aeabi_fdiv+0x190>
 8000db4:	0800fbd0 	.word	0x0800fbd0
 8000db8:	0800fc10 	.word	0x0800fc10
 8000dbc:	f7ffffff 	.word	0xf7ffffff

08000dc0 <__eqsf2>:
 8000dc0:	b570      	push	{r4, r5, r6, lr}
 8000dc2:	0042      	lsls	r2, r0, #1
 8000dc4:	024e      	lsls	r6, r1, #9
 8000dc6:	004c      	lsls	r4, r1, #1
 8000dc8:	0245      	lsls	r5, r0, #9
 8000dca:	0a6d      	lsrs	r5, r5, #9
 8000dcc:	0e12      	lsrs	r2, r2, #24
 8000dce:	0fc3      	lsrs	r3, r0, #31
 8000dd0:	0a76      	lsrs	r6, r6, #9
 8000dd2:	0e24      	lsrs	r4, r4, #24
 8000dd4:	0fc9      	lsrs	r1, r1, #31
 8000dd6:	2aff      	cmp	r2, #255	@ 0xff
 8000dd8:	d010      	beq.n	8000dfc <__eqsf2+0x3c>
 8000dda:	2cff      	cmp	r4, #255	@ 0xff
 8000ddc:	d00c      	beq.n	8000df8 <__eqsf2+0x38>
 8000dde:	2001      	movs	r0, #1
 8000de0:	42a2      	cmp	r2, r4
 8000de2:	d10a      	bne.n	8000dfa <__eqsf2+0x3a>
 8000de4:	42b5      	cmp	r5, r6
 8000de6:	d108      	bne.n	8000dfa <__eqsf2+0x3a>
 8000de8:	428b      	cmp	r3, r1
 8000dea:	d00f      	beq.n	8000e0c <__eqsf2+0x4c>
 8000dec:	2a00      	cmp	r2, #0
 8000dee:	d104      	bne.n	8000dfa <__eqsf2+0x3a>
 8000df0:	0028      	movs	r0, r5
 8000df2:	1e43      	subs	r3, r0, #1
 8000df4:	4198      	sbcs	r0, r3
 8000df6:	e000      	b.n	8000dfa <__eqsf2+0x3a>
 8000df8:	2001      	movs	r0, #1
 8000dfa:	bd70      	pop	{r4, r5, r6, pc}
 8000dfc:	2001      	movs	r0, #1
 8000dfe:	2cff      	cmp	r4, #255	@ 0xff
 8000e00:	d1fb      	bne.n	8000dfa <__eqsf2+0x3a>
 8000e02:	4335      	orrs	r5, r6
 8000e04:	d1f9      	bne.n	8000dfa <__eqsf2+0x3a>
 8000e06:	404b      	eors	r3, r1
 8000e08:	0018      	movs	r0, r3
 8000e0a:	e7f6      	b.n	8000dfa <__eqsf2+0x3a>
 8000e0c:	2000      	movs	r0, #0
 8000e0e:	e7f4      	b.n	8000dfa <__eqsf2+0x3a>

08000e10 <__gesf2>:
 8000e10:	b530      	push	{r4, r5, lr}
 8000e12:	0042      	lsls	r2, r0, #1
 8000e14:	0244      	lsls	r4, r0, #9
 8000e16:	024d      	lsls	r5, r1, #9
 8000e18:	0fc3      	lsrs	r3, r0, #31
 8000e1a:	0048      	lsls	r0, r1, #1
 8000e1c:	0a64      	lsrs	r4, r4, #9
 8000e1e:	0e12      	lsrs	r2, r2, #24
 8000e20:	0a6d      	lsrs	r5, r5, #9
 8000e22:	0e00      	lsrs	r0, r0, #24
 8000e24:	0fc9      	lsrs	r1, r1, #31
 8000e26:	2aff      	cmp	r2, #255	@ 0xff
 8000e28:	d019      	beq.n	8000e5e <__gesf2+0x4e>
 8000e2a:	28ff      	cmp	r0, #255	@ 0xff
 8000e2c:	d00b      	beq.n	8000e46 <__gesf2+0x36>
 8000e2e:	2a00      	cmp	r2, #0
 8000e30:	d11e      	bne.n	8000e70 <__gesf2+0x60>
 8000e32:	2800      	cmp	r0, #0
 8000e34:	d10b      	bne.n	8000e4e <__gesf2+0x3e>
 8000e36:	2d00      	cmp	r5, #0
 8000e38:	d027      	beq.n	8000e8a <__gesf2+0x7a>
 8000e3a:	2c00      	cmp	r4, #0
 8000e3c:	d134      	bne.n	8000ea8 <__gesf2+0x98>
 8000e3e:	2900      	cmp	r1, #0
 8000e40:	d02f      	beq.n	8000ea2 <__gesf2+0x92>
 8000e42:	0008      	movs	r0, r1
 8000e44:	bd30      	pop	{r4, r5, pc}
 8000e46:	2d00      	cmp	r5, #0
 8000e48:	d128      	bne.n	8000e9c <__gesf2+0x8c>
 8000e4a:	2a00      	cmp	r2, #0
 8000e4c:	d101      	bne.n	8000e52 <__gesf2+0x42>
 8000e4e:	2c00      	cmp	r4, #0
 8000e50:	d0f5      	beq.n	8000e3e <__gesf2+0x2e>
 8000e52:	428b      	cmp	r3, r1
 8000e54:	d107      	bne.n	8000e66 <__gesf2+0x56>
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d023      	beq.n	8000ea2 <__gesf2+0x92>
 8000e5a:	0018      	movs	r0, r3
 8000e5c:	e7f2      	b.n	8000e44 <__gesf2+0x34>
 8000e5e:	2c00      	cmp	r4, #0
 8000e60:	d11c      	bne.n	8000e9c <__gesf2+0x8c>
 8000e62:	28ff      	cmp	r0, #255	@ 0xff
 8000e64:	d014      	beq.n	8000e90 <__gesf2+0x80>
 8000e66:	1e58      	subs	r0, r3, #1
 8000e68:	2302      	movs	r3, #2
 8000e6a:	4018      	ands	r0, r3
 8000e6c:	3801      	subs	r0, #1
 8000e6e:	e7e9      	b.n	8000e44 <__gesf2+0x34>
 8000e70:	2800      	cmp	r0, #0
 8000e72:	d0f8      	beq.n	8000e66 <__gesf2+0x56>
 8000e74:	428b      	cmp	r3, r1
 8000e76:	d1f6      	bne.n	8000e66 <__gesf2+0x56>
 8000e78:	4282      	cmp	r2, r0
 8000e7a:	dcf4      	bgt.n	8000e66 <__gesf2+0x56>
 8000e7c:	dbeb      	blt.n	8000e56 <__gesf2+0x46>
 8000e7e:	42ac      	cmp	r4, r5
 8000e80:	d8f1      	bhi.n	8000e66 <__gesf2+0x56>
 8000e82:	2000      	movs	r0, #0
 8000e84:	42ac      	cmp	r4, r5
 8000e86:	d2dd      	bcs.n	8000e44 <__gesf2+0x34>
 8000e88:	e7e5      	b.n	8000e56 <__gesf2+0x46>
 8000e8a:	2c00      	cmp	r4, #0
 8000e8c:	d0da      	beq.n	8000e44 <__gesf2+0x34>
 8000e8e:	e7ea      	b.n	8000e66 <__gesf2+0x56>
 8000e90:	2d00      	cmp	r5, #0
 8000e92:	d103      	bne.n	8000e9c <__gesf2+0x8c>
 8000e94:	428b      	cmp	r3, r1
 8000e96:	d1e6      	bne.n	8000e66 <__gesf2+0x56>
 8000e98:	2000      	movs	r0, #0
 8000e9a:	e7d3      	b.n	8000e44 <__gesf2+0x34>
 8000e9c:	2002      	movs	r0, #2
 8000e9e:	4240      	negs	r0, r0
 8000ea0:	e7d0      	b.n	8000e44 <__gesf2+0x34>
 8000ea2:	2001      	movs	r0, #1
 8000ea4:	4240      	negs	r0, r0
 8000ea6:	e7cd      	b.n	8000e44 <__gesf2+0x34>
 8000ea8:	428b      	cmp	r3, r1
 8000eaa:	d0e8      	beq.n	8000e7e <__gesf2+0x6e>
 8000eac:	e7db      	b.n	8000e66 <__gesf2+0x56>
 8000eae:	46c0      	nop			@ (mov r8, r8)

08000eb0 <__lesf2>:
 8000eb0:	b530      	push	{r4, r5, lr}
 8000eb2:	0042      	lsls	r2, r0, #1
 8000eb4:	0244      	lsls	r4, r0, #9
 8000eb6:	024d      	lsls	r5, r1, #9
 8000eb8:	0fc3      	lsrs	r3, r0, #31
 8000eba:	0048      	lsls	r0, r1, #1
 8000ebc:	0a64      	lsrs	r4, r4, #9
 8000ebe:	0e12      	lsrs	r2, r2, #24
 8000ec0:	0a6d      	lsrs	r5, r5, #9
 8000ec2:	0e00      	lsrs	r0, r0, #24
 8000ec4:	0fc9      	lsrs	r1, r1, #31
 8000ec6:	2aff      	cmp	r2, #255	@ 0xff
 8000ec8:	d01a      	beq.n	8000f00 <__lesf2+0x50>
 8000eca:	28ff      	cmp	r0, #255	@ 0xff
 8000ecc:	d00e      	beq.n	8000eec <__lesf2+0x3c>
 8000ece:	2a00      	cmp	r2, #0
 8000ed0:	d11e      	bne.n	8000f10 <__lesf2+0x60>
 8000ed2:	2800      	cmp	r0, #0
 8000ed4:	d10e      	bne.n	8000ef4 <__lesf2+0x44>
 8000ed6:	2d00      	cmp	r5, #0
 8000ed8:	d02a      	beq.n	8000f30 <__lesf2+0x80>
 8000eda:	2c00      	cmp	r4, #0
 8000edc:	d00c      	beq.n	8000ef8 <__lesf2+0x48>
 8000ede:	428b      	cmp	r3, r1
 8000ee0:	d01d      	beq.n	8000f1e <__lesf2+0x6e>
 8000ee2:	1e58      	subs	r0, r3, #1
 8000ee4:	2302      	movs	r3, #2
 8000ee6:	4018      	ands	r0, r3
 8000ee8:	3801      	subs	r0, #1
 8000eea:	e010      	b.n	8000f0e <__lesf2+0x5e>
 8000eec:	2d00      	cmp	r5, #0
 8000eee:	d10d      	bne.n	8000f0c <__lesf2+0x5c>
 8000ef0:	2a00      	cmp	r2, #0
 8000ef2:	d120      	bne.n	8000f36 <__lesf2+0x86>
 8000ef4:	2c00      	cmp	r4, #0
 8000ef6:	d11e      	bne.n	8000f36 <__lesf2+0x86>
 8000ef8:	2900      	cmp	r1, #0
 8000efa:	d023      	beq.n	8000f44 <__lesf2+0x94>
 8000efc:	0008      	movs	r0, r1
 8000efe:	e006      	b.n	8000f0e <__lesf2+0x5e>
 8000f00:	2c00      	cmp	r4, #0
 8000f02:	d103      	bne.n	8000f0c <__lesf2+0x5c>
 8000f04:	28ff      	cmp	r0, #255	@ 0xff
 8000f06:	d1ec      	bne.n	8000ee2 <__lesf2+0x32>
 8000f08:	2d00      	cmp	r5, #0
 8000f0a:	d017      	beq.n	8000f3c <__lesf2+0x8c>
 8000f0c:	2002      	movs	r0, #2
 8000f0e:	bd30      	pop	{r4, r5, pc}
 8000f10:	2800      	cmp	r0, #0
 8000f12:	d0e6      	beq.n	8000ee2 <__lesf2+0x32>
 8000f14:	428b      	cmp	r3, r1
 8000f16:	d1e4      	bne.n	8000ee2 <__lesf2+0x32>
 8000f18:	4282      	cmp	r2, r0
 8000f1a:	dce2      	bgt.n	8000ee2 <__lesf2+0x32>
 8000f1c:	db04      	blt.n	8000f28 <__lesf2+0x78>
 8000f1e:	42ac      	cmp	r4, r5
 8000f20:	d8df      	bhi.n	8000ee2 <__lesf2+0x32>
 8000f22:	2000      	movs	r0, #0
 8000f24:	42ac      	cmp	r4, r5
 8000f26:	d2f2      	bcs.n	8000f0e <__lesf2+0x5e>
 8000f28:	2b00      	cmp	r3, #0
 8000f2a:	d00b      	beq.n	8000f44 <__lesf2+0x94>
 8000f2c:	0018      	movs	r0, r3
 8000f2e:	e7ee      	b.n	8000f0e <__lesf2+0x5e>
 8000f30:	2c00      	cmp	r4, #0
 8000f32:	d0ec      	beq.n	8000f0e <__lesf2+0x5e>
 8000f34:	e7d5      	b.n	8000ee2 <__lesf2+0x32>
 8000f36:	428b      	cmp	r3, r1
 8000f38:	d1d3      	bne.n	8000ee2 <__lesf2+0x32>
 8000f3a:	e7f5      	b.n	8000f28 <__lesf2+0x78>
 8000f3c:	2000      	movs	r0, #0
 8000f3e:	428b      	cmp	r3, r1
 8000f40:	d0e5      	beq.n	8000f0e <__lesf2+0x5e>
 8000f42:	e7ce      	b.n	8000ee2 <__lesf2+0x32>
 8000f44:	2001      	movs	r0, #1
 8000f46:	4240      	negs	r0, r0
 8000f48:	e7e1      	b.n	8000f0e <__lesf2+0x5e>
 8000f4a:	46c0      	nop			@ (mov r8, r8)

08000f4c <__aeabi_fmul>:
 8000f4c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000f4e:	464f      	mov	r7, r9
 8000f50:	4646      	mov	r6, r8
 8000f52:	46d6      	mov	lr, sl
 8000f54:	0243      	lsls	r3, r0, #9
 8000f56:	0a5b      	lsrs	r3, r3, #9
 8000f58:	0045      	lsls	r5, r0, #1
 8000f5a:	b5c0      	push	{r6, r7, lr}
 8000f5c:	4699      	mov	r9, r3
 8000f5e:	1c0f      	adds	r7, r1, #0
 8000f60:	0e2d      	lsrs	r5, r5, #24
 8000f62:	0fc6      	lsrs	r6, r0, #31
 8000f64:	2d00      	cmp	r5, #0
 8000f66:	d100      	bne.n	8000f6a <__aeabi_fmul+0x1e>
 8000f68:	e088      	b.n	800107c <__aeabi_fmul+0x130>
 8000f6a:	2dff      	cmp	r5, #255	@ 0xff
 8000f6c:	d100      	bne.n	8000f70 <__aeabi_fmul+0x24>
 8000f6e:	e08d      	b.n	800108c <__aeabi_fmul+0x140>
 8000f70:	2280      	movs	r2, #128	@ 0x80
 8000f72:	00db      	lsls	r3, r3, #3
 8000f74:	04d2      	lsls	r2, r2, #19
 8000f76:	431a      	orrs	r2, r3
 8000f78:	2300      	movs	r3, #0
 8000f7a:	4691      	mov	r9, r2
 8000f7c:	4698      	mov	r8, r3
 8000f7e:	469a      	mov	sl, r3
 8000f80:	3d7f      	subs	r5, #127	@ 0x7f
 8000f82:	027c      	lsls	r4, r7, #9
 8000f84:	007b      	lsls	r3, r7, #1
 8000f86:	0a64      	lsrs	r4, r4, #9
 8000f88:	0e1b      	lsrs	r3, r3, #24
 8000f8a:	0fff      	lsrs	r7, r7, #31
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	d068      	beq.n	8001062 <__aeabi_fmul+0x116>
 8000f90:	2bff      	cmp	r3, #255	@ 0xff
 8000f92:	d021      	beq.n	8000fd8 <__aeabi_fmul+0x8c>
 8000f94:	2280      	movs	r2, #128	@ 0x80
 8000f96:	00e4      	lsls	r4, r4, #3
 8000f98:	04d2      	lsls	r2, r2, #19
 8000f9a:	4314      	orrs	r4, r2
 8000f9c:	4642      	mov	r2, r8
 8000f9e:	3b7f      	subs	r3, #127	@ 0x7f
 8000fa0:	195b      	adds	r3, r3, r5
 8000fa2:	2100      	movs	r1, #0
 8000fa4:	1c5d      	adds	r5, r3, #1
 8000fa6:	2a0a      	cmp	r2, #10
 8000fa8:	dc2e      	bgt.n	8001008 <__aeabi_fmul+0xbc>
 8000faa:	407e      	eors	r6, r7
 8000fac:	4642      	mov	r2, r8
 8000fae:	2a02      	cmp	r2, #2
 8000fb0:	dc23      	bgt.n	8000ffa <__aeabi_fmul+0xae>
 8000fb2:	3a01      	subs	r2, #1
 8000fb4:	2a01      	cmp	r2, #1
 8000fb6:	d900      	bls.n	8000fba <__aeabi_fmul+0x6e>
 8000fb8:	e0bd      	b.n	8001136 <__aeabi_fmul+0x1ea>
 8000fba:	2902      	cmp	r1, #2
 8000fbc:	d06e      	beq.n	800109c <__aeabi_fmul+0x150>
 8000fbe:	2901      	cmp	r1, #1
 8000fc0:	d12c      	bne.n	800101c <__aeabi_fmul+0xd0>
 8000fc2:	2000      	movs	r0, #0
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	05c0      	lsls	r0, r0, #23
 8000fc8:	07f6      	lsls	r6, r6, #31
 8000fca:	4310      	orrs	r0, r2
 8000fcc:	4330      	orrs	r0, r6
 8000fce:	bce0      	pop	{r5, r6, r7}
 8000fd0:	46ba      	mov	sl, r7
 8000fd2:	46b1      	mov	r9, r6
 8000fd4:	46a8      	mov	r8, r5
 8000fd6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000fd8:	002b      	movs	r3, r5
 8000fda:	33ff      	adds	r3, #255	@ 0xff
 8000fdc:	2c00      	cmp	r4, #0
 8000fde:	d065      	beq.n	80010ac <__aeabi_fmul+0x160>
 8000fe0:	2203      	movs	r2, #3
 8000fe2:	4641      	mov	r1, r8
 8000fe4:	4311      	orrs	r1, r2
 8000fe6:	0032      	movs	r2, r6
 8000fe8:	3501      	adds	r5, #1
 8000fea:	4688      	mov	r8, r1
 8000fec:	407a      	eors	r2, r7
 8000fee:	35ff      	adds	r5, #255	@ 0xff
 8000ff0:	290a      	cmp	r1, #10
 8000ff2:	dd00      	ble.n	8000ff6 <__aeabi_fmul+0xaa>
 8000ff4:	e0d8      	b.n	80011a8 <__aeabi_fmul+0x25c>
 8000ff6:	0016      	movs	r6, r2
 8000ff8:	2103      	movs	r1, #3
 8000ffa:	4640      	mov	r0, r8
 8000ffc:	2201      	movs	r2, #1
 8000ffe:	4082      	lsls	r2, r0
 8001000:	20a6      	movs	r0, #166	@ 0xa6
 8001002:	00c0      	lsls	r0, r0, #3
 8001004:	4202      	tst	r2, r0
 8001006:	d020      	beq.n	800104a <__aeabi_fmul+0xfe>
 8001008:	4653      	mov	r3, sl
 800100a:	2b02      	cmp	r3, #2
 800100c:	d046      	beq.n	800109c <__aeabi_fmul+0x150>
 800100e:	2b03      	cmp	r3, #3
 8001010:	d100      	bne.n	8001014 <__aeabi_fmul+0xc8>
 8001012:	e0bb      	b.n	800118c <__aeabi_fmul+0x240>
 8001014:	4651      	mov	r1, sl
 8001016:	464c      	mov	r4, r9
 8001018:	2901      	cmp	r1, #1
 800101a:	d0d2      	beq.n	8000fc2 <__aeabi_fmul+0x76>
 800101c:	002b      	movs	r3, r5
 800101e:	337f      	adds	r3, #127	@ 0x7f
 8001020:	2b00      	cmp	r3, #0
 8001022:	dd70      	ble.n	8001106 <__aeabi_fmul+0x1ba>
 8001024:	0762      	lsls	r2, r4, #29
 8001026:	d004      	beq.n	8001032 <__aeabi_fmul+0xe6>
 8001028:	220f      	movs	r2, #15
 800102a:	4022      	ands	r2, r4
 800102c:	2a04      	cmp	r2, #4
 800102e:	d000      	beq.n	8001032 <__aeabi_fmul+0xe6>
 8001030:	3404      	adds	r4, #4
 8001032:	0122      	lsls	r2, r4, #4
 8001034:	d503      	bpl.n	800103e <__aeabi_fmul+0xf2>
 8001036:	4b63      	ldr	r3, [pc, #396]	@ (80011c4 <__aeabi_fmul+0x278>)
 8001038:	401c      	ands	r4, r3
 800103a:	002b      	movs	r3, r5
 800103c:	3380      	adds	r3, #128	@ 0x80
 800103e:	2bfe      	cmp	r3, #254	@ 0xfe
 8001040:	dc2c      	bgt.n	800109c <__aeabi_fmul+0x150>
 8001042:	01a2      	lsls	r2, r4, #6
 8001044:	0a52      	lsrs	r2, r2, #9
 8001046:	b2d8      	uxtb	r0, r3
 8001048:	e7bd      	b.n	8000fc6 <__aeabi_fmul+0x7a>
 800104a:	2090      	movs	r0, #144	@ 0x90
 800104c:	0080      	lsls	r0, r0, #2
 800104e:	4202      	tst	r2, r0
 8001050:	d127      	bne.n	80010a2 <__aeabi_fmul+0x156>
 8001052:	38b9      	subs	r0, #185	@ 0xb9
 8001054:	38ff      	subs	r0, #255	@ 0xff
 8001056:	4210      	tst	r0, r2
 8001058:	d06d      	beq.n	8001136 <__aeabi_fmul+0x1ea>
 800105a:	003e      	movs	r6, r7
 800105c:	46a1      	mov	r9, r4
 800105e:	468a      	mov	sl, r1
 8001060:	e7d2      	b.n	8001008 <__aeabi_fmul+0xbc>
 8001062:	2c00      	cmp	r4, #0
 8001064:	d141      	bne.n	80010ea <__aeabi_fmul+0x19e>
 8001066:	2301      	movs	r3, #1
 8001068:	4642      	mov	r2, r8
 800106a:	431a      	orrs	r2, r3
 800106c:	4690      	mov	r8, r2
 800106e:	002b      	movs	r3, r5
 8001070:	4642      	mov	r2, r8
 8001072:	2101      	movs	r1, #1
 8001074:	1c5d      	adds	r5, r3, #1
 8001076:	2a0a      	cmp	r2, #10
 8001078:	dd97      	ble.n	8000faa <__aeabi_fmul+0x5e>
 800107a:	e7c5      	b.n	8001008 <__aeabi_fmul+0xbc>
 800107c:	2b00      	cmp	r3, #0
 800107e:	d126      	bne.n	80010ce <__aeabi_fmul+0x182>
 8001080:	2304      	movs	r3, #4
 8001082:	4698      	mov	r8, r3
 8001084:	3b03      	subs	r3, #3
 8001086:	2500      	movs	r5, #0
 8001088:	469a      	mov	sl, r3
 800108a:	e77a      	b.n	8000f82 <__aeabi_fmul+0x36>
 800108c:	2b00      	cmp	r3, #0
 800108e:	d118      	bne.n	80010c2 <__aeabi_fmul+0x176>
 8001090:	2308      	movs	r3, #8
 8001092:	4698      	mov	r8, r3
 8001094:	3b06      	subs	r3, #6
 8001096:	25ff      	movs	r5, #255	@ 0xff
 8001098:	469a      	mov	sl, r3
 800109a:	e772      	b.n	8000f82 <__aeabi_fmul+0x36>
 800109c:	20ff      	movs	r0, #255	@ 0xff
 800109e:	2200      	movs	r2, #0
 80010a0:	e791      	b.n	8000fc6 <__aeabi_fmul+0x7a>
 80010a2:	2280      	movs	r2, #128	@ 0x80
 80010a4:	2600      	movs	r6, #0
 80010a6:	20ff      	movs	r0, #255	@ 0xff
 80010a8:	03d2      	lsls	r2, r2, #15
 80010aa:	e78c      	b.n	8000fc6 <__aeabi_fmul+0x7a>
 80010ac:	4641      	mov	r1, r8
 80010ae:	2202      	movs	r2, #2
 80010b0:	3501      	adds	r5, #1
 80010b2:	4311      	orrs	r1, r2
 80010b4:	4688      	mov	r8, r1
 80010b6:	35ff      	adds	r5, #255	@ 0xff
 80010b8:	290a      	cmp	r1, #10
 80010ba:	dca5      	bgt.n	8001008 <__aeabi_fmul+0xbc>
 80010bc:	2102      	movs	r1, #2
 80010be:	407e      	eors	r6, r7
 80010c0:	e774      	b.n	8000fac <__aeabi_fmul+0x60>
 80010c2:	230c      	movs	r3, #12
 80010c4:	4698      	mov	r8, r3
 80010c6:	3b09      	subs	r3, #9
 80010c8:	25ff      	movs	r5, #255	@ 0xff
 80010ca:	469a      	mov	sl, r3
 80010cc:	e759      	b.n	8000f82 <__aeabi_fmul+0x36>
 80010ce:	0018      	movs	r0, r3
 80010d0:	f002 fa54 	bl	800357c <__clzsi2>
 80010d4:	464a      	mov	r2, r9
 80010d6:	1f43      	subs	r3, r0, #5
 80010d8:	2576      	movs	r5, #118	@ 0x76
 80010da:	409a      	lsls	r2, r3
 80010dc:	2300      	movs	r3, #0
 80010de:	426d      	negs	r5, r5
 80010e0:	4691      	mov	r9, r2
 80010e2:	4698      	mov	r8, r3
 80010e4:	469a      	mov	sl, r3
 80010e6:	1a2d      	subs	r5, r5, r0
 80010e8:	e74b      	b.n	8000f82 <__aeabi_fmul+0x36>
 80010ea:	0020      	movs	r0, r4
 80010ec:	f002 fa46 	bl	800357c <__clzsi2>
 80010f0:	4642      	mov	r2, r8
 80010f2:	1f43      	subs	r3, r0, #5
 80010f4:	409c      	lsls	r4, r3
 80010f6:	1a2b      	subs	r3, r5, r0
 80010f8:	3b76      	subs	r3, #118	@ 0x76
 80010fa:	2100      	movs	r1, #0
 80010fc:	1c5d      	adds	r5, r3, #1
 80010fe:	2a0a      	cmp	r2, #10
 8001100:	dc00      	bgt.n	8001104 <__aeabi_fmul+0x1b8>
 8001102:	e752      	b.n	8000faa <__aeabi_fmul+0x5e>
 8001104:	e780      	b.n	8001008 <__aeabi_fmul+0xbc>
 8001106:	2201      	movs	r2, #1
 8001108:	1ad3      	subs	r3, r2, r3
 800110a:	2b1b      	cmp	r3, #27
 800110c:	dd00      	ble.n	8001110 <__aeabi_fmul+0x1c4>
 800110e:	e758      	b.n	8000fc2 <__aeabi_fmul+0x76>
 8001110:	359e      	adds	r5, #158	@ 0x9e
 8001112:	0022      	movs	r2, r4
 8001114:	40ac      	lsls	r4, r5
 8001116:	40da      	lsrs	r2, r3
 8001118:	1e63      	subs	r3, r4, #1
 800111a:	419c      	sbcs	r4, r3
 800111c:	4322      	orrs	r2, r4
 800111e:	0753      	lsls	r3, r2, #29
 8001120:	d004      	beq.n	800112c <__aeabi_fmul+0x1e0>
 8001122:	230f      	movs	r3, #15
 8001124:	4013      	ands	r3, r2
 8001126:	2b04      	cmp	r3, #4
 8001128:	d000      	beq.n	800112c <__aeabi_fmul+0x1e0>
 800112a:	3204      	adds	r2, #4
 800112c:	0153      	lsls	r3, r2, #5
 800112e:	d537      	bpl.n	80011a0 <__aeabi_fmul+0x254>
 8001130:	2001      	movs	r0, #1
 8001132:	2200      	movs	r2, #0
 8001134:	e747      	b.n	8000fc6 <__aeabi_fmul+0x7a>
 8001136:	0c21      	lsrs	r1, r4, #16
 8001138:	464a      	mov	r2, r9
 800113a:	0424      	lsls	r4, r4, #16
 800113c:	0c24      	lsrs	r4, r4, #16
 800113e:	0027      	movs	r7, r4
 8001140:	0c10      	lsrs	r0, r2, #16
 8001142:	0412      	lsls	r2, r2, #16
 8001144:	0c12      	lsrs	r2, r2, #16
 8001146:	4344      	muls	r4, r0
 8001148:	4357      	muls	r7, r2
 800114a:	4348      	muls	r0, r1
 800114c:	4351      	muls	r1, r2
 800114e:	0c3a      	lsrs	r2, r7, #16
 8001150:	1909      	adds	r1, r1, r4
 8001152:	1852      	adds	r2, r2, r1
 8001154:	4294      	cmp	r4, r2
 8001156:	d903      	bls.n	8001160 <__aeabi_fmul+0x214>
 8001158:	2180      	movs	r1, #128	@ 0x80
 800115a:	0249      	lsls	r1, r1, #9
 800115c:	468c      	mov	ip, r1
 800115e:	4460      	add	r0, ip
 8001160:	043f      	lsls	r7, r7, #16
 8001162:	0411      	lsls	r1, r2, #16
 8001164:	0c3f      	lsrs	r7, r7, #16
 8001166:	19c9      	adds	r1, r1, r7
 8001168:	018c      	lsls	r4, r1, #6
 800116a:	1e67      	subs	r7, r4, #1
 800116c:	41bc      	sbcs	r4, r7
 800116e:	0c12      	lsrs	r2, r2, #16
 8001170:	0e89      	lsrs	r1, r1, #26
 8001172:	1812      	adds	r2, r2, r0
 8001174:	430c      	orrs	r4, r1
 8001176:	0192      	lsls	r2, r2, #6
 8001178:	4314      	orrs	r4, r2
 800117a:	0112      	lsls	r2, r2, #4
 800117c:	d50e      	bpl.n	800119c <__aeabi_fmul+0x250>
 800117e:	2301      	movs	r3, #1
 8001180:	0862      	lsrs	r2, r4, #1
 8001182:	401c      	ands	r4, r3
 8001184:	4314      	orrs	r4, r2
 8001186:	e749      	b.n	800101c <__aeabi_fmul+0xd0>
 8001188:	003e      	movs	r6, r7
 800118a:	46a1      	mov	r9, r4
 800118c:	2280      	movs	r2, #128	@ 0x80
 800118e:	464b      	mov	r3, r9
 8001190:	03d2      	lsls	r2, r2, #15
 8001192:	431a      	orrs	r2, r3
 8001194:	0252      	lsls	r2, r2, #9
 8001196:	20ff      	movs	r0, #255	@ 0xff
 8001198:	0a52      	lsrs	r2, r2, #9
 800119a:	e714      	b.n	8000fc6 <__aeabi_fmul+0x7a>
 800119c:	001d      	movs	r5, r3
 800119e:	e73d      	b.n	800101c <__aeabi_fmul+0xd0>
 80011a0:	0192      	lsls	r2, r2, #6
 80011a2:	2000      	movs	r0, #0
 80011a4:	0a52      	lsrs	r2, r2, #9
 80011a6:	e70e      	b.n	8000fc6 <__aeabi_fmul+0x7a>
 80011a8:	290f      	cmp	r1, #15
 80011aa:	d1ed      	bne.n	8001188 <__aeabi_fmul+0x23c>
 80011ac:	2280      	movs	r2, #128	@ 0x80
 80011ae:	464b      	mov	r3, r9
 80011b0:	03d2      	lsls	r2, r2, #15
 80011b2:	4213      	tst	r3, r2
 80011b4:	d0ea      	beq.n	800118c <__aeabi_fmul+0x240>
 80011b6:	4214      	tst	r4, r2
 80011b8:	d1e8      	bne.n	800118c <__aeabi_fmul+0x240>
 80011ba:	003e      	movs	r6, r7
 80011bc:	20ff      	movs	r0, #255	@ 0xff
 80011be:	4322      	orrs	r2, r4
 80011c0:	e701      	b.n	8000fc6 <__aeabi_fmul+0x7a>
 80011c2:	46c0      	nop			@ (mov r8, r8)
 80011c4:	f7ffffff 	.word	0xf7ffffff

080011c8 <__aeabi_fsub>:
 80011c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80011ca:	4647      	mov	r7, r8
 80011cc:	46ce      	mov	lr, r9
 80011ce:	024e      	lsls	r6, r1, #9
 80011d0:	0243      	lsls	r3, r0, #9
 80011d2:	0045      	lsls	r5, r0, #1
 80011d4:	0a72      	lsrs	r2, r6, #9
 80011d6:	0fc4      	lsrs	r4, r0, #31
 80011d8:	0048      	lsls	r0, r1, #1
 80011da:	b580      	push	{r7, lr}
 80011dc:	4694      	mov	ip, r2
 80011de:	0a5f      	lsrs	r7, r3, #9
 80011e0:	0e2d      	lsrs	r5, r5, #24
 80011e2:	099b      	lsrs	r3, r3, #6
 80011e4:	0e00      	lsrs	r0, r0, #24
 80011e6:	0fc9      	lsrs	r1, r1, #31
 80011e8:	09b6      	lsrs	r6, r6, #6
 80011ea:	28ff      	cmp	r0, #255	@ 0xff
 80011ec:	d024      	beq.n	8001238 <__aeabi_fsub+0x70>
 80011ee:	2201      	movs	r2, #1
 80011f0:	4051      	eors	r1, r2
 80011f2:	1a2a      	subs	r2, r5, r0
 80011f4:	428c      	cmp	r4, r1
 80011f6:	d00f      	beq.n	8001218 <__aeabi_fsub+0x50>
 80011f8:	2a00      	cmp	r2, #0
 80011fa:	dc00      	bgt.n	80011fe <__aeabi_fsub+0x36>
 80011fc:	e16a      	b.n	80014d4 <__aeabi_fsub+0x30c>
 80011fe:	2800      	cmp	r0, #0
 8001200:	d135      	bne.n	800126e <__aeabi_fsub+0xa6>
 8001202:	2e00      	cmp	r6, #0
 8001204:	d100      	bne.n	8001208 <__aeabi_fsub+0x40>
 8001206:	e0a2      	b.n	800134e <__aeabi_fsub+0x186>
 8001208:	1e51      	subs	r1, r2, #1
 800120a:	2a01      	cmp	r2, #1
 800120c:	d100      	bne.n	8001210 <__aeabi_fsub+0x48>
 800120e:	e124      	b.n	800145a <__aeabi_fsub+0x292>
 8001210:	2aff      	cmp	r2, #255	@ 0xff
 8001212:	d021      	beq.n	8001258 <__aeabi_fsub+0x90>
 8001214:	000a      	movs	r2, r1
 8001216:	e02f      	b.n	8001278 <__aeabi_fsub+0xb0>
 8001218:	2a00      	cmp	r2, #0
 800121a:	dc00      	bgt.n	800121e <__aeabi_fsub+0x56>
 800121c:	e167      	b.n	80014ee <__aeabi_fsub+0x326>
 800121e:	2800      	cmp	r0, #0
 8001220:	d05e      	beq.n	80012e0 <__aeabi_fsub+0x118>
 8001222:	2dff      	cmp	r5, #255	@ 0xff
 8001224:	d018      	beq.n	8001258 <__aeabi_fsub+0x90>
 8001226:	2180      	movs	r1, #128	@ 0x80
 8001228:	04c9      	lsls	r1, r1, #19
 800122a:	430e      	orrs	r6, r1
 800122c:	2a1b      	cmp	r2, #27
 800122e:	dc00      	bgt.n	8001232 <__aeabi_fsub+0x6a>
 8001230:	e076      	b.n	8001320 <__aeabi_fsub+0x158>
 8001232:	002a      	movs	r2, r5
 8001234:	3301      	adds	r3, #1
 8001236:	e032      	b.n	800129e <__aeabi_fsub+0xd6>
 8001238:	002a      	movs	r2, r5
 800123a:	3aff      	subs	r2, #255	@ 0xff
 800123c:	4691      	mov	r9, r2
 800123e:	2e00      	cmp	r6, #0
 8001240:	d042      	beq.n	80012c8 <__aeabi_fsub+0x100>
 8001242:	428c      	cmp	r4, r1
 8001244:	d055      	beq.n	80012f2 <__aeabi_fsub+0x12a>
 8001246:	464a      	mov	r2, r9
 8001248:	2a00      	cmp	r2, #0
 800124a:	d100      	bne.n	800124e <__aeabi_fsub+0x86>
 800124c:	e09c      	b.n	8001388 <__aeabi_fsub+0x1c0>
 800124e:	2d00      	cmp	r5, #0
 8001250:	d100      	bne.n	8001254 <__aeabi_fsub+0x8c>
 8001252:	e077      	b.n	8001344 <__aeabi_fsub+0x17c>
 8001254:	000c      	movs	r4, r1
 8001256:	0033      	movs	r3, r6
 8001258:	08db      	lsrs	r3, r3, #3
 800125a:	2b00      	cmp	r3, #0
 800125c:	d100      	bne.n	8001260 <__aeabi_fsub+0x98>
 800125e:	e06e      	b.n	800133e <__aeabi_fsub+0x176>
 8001260:	2280      	movs	r2, #128	@ 0x80
 8001262:	03d2      	lsls	r2, r2, #15
 8001264:	4313      	orrs	r3, r2
 8001266:	025b      	lsls	r3, r3, #9
 8001268:	20ff      	movs	r0, #255	@ 0xff
 800126a:	0a5b      	lsrs	r3, r3, #9
 800126c:	e024      	b.n	80012b8 <__aeabi_fsub+0xf0>
 800126e:	2dff      	cmp	r5, #255	@ 0xff
 8001270:	d0f2      	beq.n	8001258 <__aeabi_fsub+0x90>
 8001272:	2180      	movs	r1, #128	@ 0x80
 8001274:	04c9      	lsls	r1, r1, #19
 8001276:	430e      	orrs	r6, r1
 8001278:	2101      	movs	r1, #1
 800127a:	2a1b      	cmp	r2, #27
 800127c:	dc08      	bgt.n	8001290 <__aeabi_fsub+0xc8>
 800127e:	0031      	movs	r1, r6
 8001280:	2020      	movs	r0, #32
 8001282:	40d1      	lsrs	r1, r2
 8001284:	1a82      	subs	r2, r0, r2
 8001286:	4096      	lsls	r6, r2
 8001288:	0032      	movs	r2, r6
 800128a:	1e50      	subs	r0, r2, #1
 800128c:	4182      	sbcs	r2, r0
 800128e:	4311      	orrs	r1, r2
 8001290:	1a5b      	subs	r3, r3, r1
 8001292:	015a      	lsls	r2, r3, #5
 8001294:	d460      	bmi.n	8001358 <__aeabi_fsub+0x190>
 8001296:	2107      	movs	r1, #7
 8001298:	002a      	movs	r2, r5
 800129a:	4019      	ands	r1, r3
 800129c:	d057      	beq.n	800134e <__aeabi_fsub+0x186>
 800129e:	210f      	movs	r1, #15
 80012a0:	4019      	ands	r1, r3
 80012a2:	2904      	cmp	r1, #4
 80012a4:	d000      	beq.n	80012a8 <__aeabi_fsub+0xe0>
 80012a6:	3304      	adds	r3, #4
 80012a8:	0159      	lsls	r1, r3, #5
 80012aa:	d550      	bpl.n	800134e <__aeabi_fsub+0x186>
 80012ac:	1c50      	adds	r0, r2, #1
 80012ae:	2afe      	cmp	r2, #254	@ 0xfe
 80012b0:	d045      	beq.n	800133e <__aeabi_fsub+0x176>
 80012b2:	019b      	lsls	r3, r3, #6
 80012b4:	b2c0      	uxtb	r0, r0
 80012b6:	0a5b      	lsrs	r3, r3, #9
 80012b8:	05c0      	lsls	r0, r0, #23
 80012ba:	4318      	orrs	r0, r3
 80012bc:	07e4      	lsls	r4, r4, #31
 80012be:	4320      	orrs	r0, r4
 80012c0:	bcc0      	pop	{r6, r7}
 80012c2:	46b9      	mov	r9, r7
 80012c4:	46b0      	mov	r8, r6
 80012c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80012c8:	2201      	movs	r2, #1
 80012ca:	4051      	eors	r1, r2
 80012cc:	428c      	cmp	r4, r1
 80012ce:	d1ba      	bne.n	8001246 <__aeabi_fsub+0x7e>
 80012d0:	464a      	mov	r2, r9
 80012d2:	2a00      	cmp	r2, #0
 80012d4:	d010      	beq.n	80012f8 <__aeabi_fsub+0x130>
 80012d6:	2d00      	cmp	r5, #0
 80012d8:	d100      	bne.n	80012dc <__aeabi_fsub+0x114>
 80012da:	e098      	b.n	800140e <__aeabi_fsub+0x246>
 80012dc:	2300      	movs	r3, #0
 80012de:	e7bb      	b.n	8001258 <__aeabi_fsub+0x90>
 80012e0:	2e00      	cmp	r6, #0
 80012e2:	d034      	beq.n	800134e <__aeabi_fsub+0x186>
 80012e4:	1e51      	subs	r1, r2, #1
 80012e6:	2a01      	cmp	r2, #1
 80012e8:	d06e      	beq.n	80013c8 <__aeabi_fsub+0x200>
 80012ea:	2aff      	cmp	r2, #255	@ 0xff
 80012ec:	d0b4      	beq.n	8001258 <__aeabi_fsub+0x90>
 80012ee:	000a      	movs	r2, r1
 80012f0:	e79c      	b.n	800122c <__aeabi_fsub+0x64>
 80012f2:	2a00      	cmp	r2, #0
 80012f4:	d000      	beq.n	80012f8 <__aeabi_fsub+0x130>
 80012f6:	e088      	b.n	800140a <__aeabi_fsub+0x242>
 80012f8:	20fe      	movs	r0, #254	@ 0xfe
 80012fa:	1c6a      	adds	r2, r5, #1
 80012fc:	4210      	tst	r0, r2
 80012fe:	d000      	beq.n	8001302 <__aeabi_fsub+0x13a>
 8001300:	e092      	b.n	8001428 <__aeabi_fsub+0x260>
 8001302:	2d00      	cmp	r5, #0
 8001304:	d000      	beq.n	8001308 <__aeabi_fsub+0x140>
 8001306:	e0a4      	b.n	8001452 <__aeabi_fsub+0x28a>
 8001308:	2b00      	cmp	r3, #0
 800130a:	d100      	bne.n	800130e <__aeabi_fsub+0x146>
 800130c:	e0cb      	b.n	80014a6 <__aeabi_fsub+0x2de>
 800130e:	2e00      	cmp	r6, #0
 8001310:	d000      	beq.n	8001314 <__aeabi_fsub+0x14c>
 8001312:	e0ca      	b.n	80014aa <__aeabi_fsub+0x2e2>
 8001314:	2200      	movs	r2, #0
 8001316:	08db      	lsrs	r3, r3, #3
 8001318:	025b      	lsls	r3, r3, #9
 800131a:	0a5b      	lsrs	r3, r3, #9
 800131c:	b2d0      	uxtb	r0, r2
 800131e:	e7cb      	b.n	80012b8 <__aeabi_fsub+0xf0>
 8001320:	0031      	movs	r1, r6
 8001322:	2020      	movs	r0, #32
 8001324:	40d1      	lsrs	r1, r2
 8001326:	1a82      	subs	r2, r0, r2
 8001328:	4096      	lsls	r6, r2
 800132a:	0032      	movs	r2, r6
 800132c:	1e50      	subs	r0, r2, #1
 800132e:	4182      	sbcs	r2, r0
 8001330:	430a      	orrs	r2, r1
 8001332:	189b      	adds	r3, r3, r2
 8001334:	015a      	lsls	r2, r3, #5
 8001336:	d5ae      	bpl.n	8001296 <__aeabi_fsub+0xce>
 8001338:	1c6a      	adds	r2, r5, #1
 800133a:	2dfe      	cmp	r5, #254	@ 0xfe
 800133c:	d14a      	bne.n	80013d4 <__aeabi_fsub+0x20c>
 800133e:	20ff      	movs	r0, #255	@ 0xff
 8001340:	2300      	movs	r3, #0
 8001342:	e7b9      	b.n	80012b8 <__aeabi_fsub+0xf0>
 8001344:	22ff      	movs	r2, #255	@ 0xff
 8001346:	2b00      	cmp	r3, #0
 8001348:	d14b      	bne.n	80013e2 <__aeabi_fsub+0x21a>
 800134a:	000c      	movs	r4, r1
 800134c:	0033      	movs	r3, r6
 800134e:	08db      	lsrs	r3, r3, #3
 8001350:	2aff      	cmp	r2, #255	@ 0xff
 8001352:	d100      	bne.n	8001356 <__aeabi_fsub+0x18e>
 8001354:	e781      	b.n	800125a <__aeabi_fsub+0x92>
 8001356:	e7df      	b.n	8001318 <__aeabi_fsub+0x150>
 8001358:	019f      	lsls	r7, r3, #6
 800135a:	09bf      	lsrs	r7, r7, #6
 800135c:	0038      	movs	r0, r7
 800135e:	f002 f90d 	bl	800357c <__clzsi2>
 8001362:	3805      	subs	r0, #5
 8001364:	4087      	lsls	r7, r0
 8001366:	4285      	cmp	r5, r0
 8001368:	dc21      	bgt.n	80013ae <__aeabi_fsub+0x1e6>
 800136a:	003b      	movs	r3, r7
 800136c:	2120      	movs	r1, #32
 800136e:	1b42      	subs	r2, r0, r5
 8001370:	3201      	adds	r2, #1
 8001372:	40d3      	lsrs	r3, r2
 8001374:	1a8a      	subs	r2, r1, r2
 8001376:	4097      	lsls	r7, r2
 8001378:	1e7a      	subs	r2, r7, #1
 800137a:	4197      	sbcs	r7, r2
 800137c:	2200      	movs	r2, #0
 800137e:	433b      	orrs	r3, r7
 8001380:	0759      	lsls	r1, r3, #29
 8001382:	d000      	beq.n	8001386 <__aeabi_fsub+0x1be>
 8001384:	e78b      	b.n	800129e <__aeabi_fsub+0xd6>
 8001386:	e78f      	b.n	80012a8 <__aeabi_fsub+0xe0>
 8001388:	20fe      	movs	r0, #254	@ 0xfe
 800138a:	1c6a      	adds	r2, r5, #1
 800138c:	4210      	tst	r0, r2
 800138e:	d112      	bne.n	80013b6 <__aeabi_fsub+0x1ee>
 8001390:	2d00      	cmp	r5, #0
 8001392:	d152      	bne.n	800143a <__aeabi_fsub+0x272>
 8001394:	2b00      	cmp	r3, #0
 8001396:	d07c      	beq.n	8001492 <__aeabi_fsub+0x2ca>
 8001398:	2e00      	cmp	r6, #0
 800139a:	d0bb      	beq.n	8001314 <__aeabi_fsub+0x14c>
 800139c:	1b9a      	subs	r2, r3, r6
 800139e:	0150      	lsls	r0, r2, #5
 80013a0:	d400      	bmi.n	80013a4 <__aeabi_fsub+0x1dc>
 80013a2:	e08b      	b.n	80014bc <__aeabi_fsub+0x2f4>
 80013a4:	2401      	movs	r4, #1
 80013a6:	2200      	movs	r2, #0
 80013a8:	1af3      	subs	r3, r6, r3
 80013aa:	400c      	ands	r4, r1
 80013ac:	e7e8      	b.n	8001380 <__aeabi_fsub+0x1b8>
 80013ae:	4b56      	ldr	r3, [pc, #344]	@ (8001508 <__aeabi_fsub+0x340>)
 80013b0:	1a2a      	subs	r2, r5, r0
 80013b2:	403b      	ands	r3, r7
 80013b4:	e7e4      	b.n	8001380 <__aeabi_fsub+0x1b8>
 80013b6:	1b9f      	subs	r7, r3, r6
 80013b8:	017a      	lsls	r2, r7, #5
 80013ba:	d446      	bmi.n	800144a <__aeabi_fsub+0x282>
 80013bc:	2f00      	cmp	r7, #0
 80013be:	d1cd      	bne.n	800135c <__aeabi_fsub+0x194>
 80013c0:	2400      	movs	r4, #0
 80013c2:	2000      	movs	r0, #0
 80013c4:	2300      	movs	r3, #0
 80013c6:	e777      	b.n	80012b8 <__aeabi_fsub+0xf0>
 80013c8:	199b      	adds	r3, r3, r6
 80013ca:	2501      	movs	r5, #1
 80013cc:	3201      	adds	r2, #1
 80013ce:	0159      	lsls	r1, r3, #5
 80013d0:	d400      	bmi.n	80013d4 <__aeabi_fsub+0x20c>
 80013d2:	e760      	b.n	8001296 <__aeabi_fsub+0xce>
 80013d4:	2101      	movs	r1, #1
 80013d6:	484d      	ldr	r0, [pc, #308]	@ (800150c <__aeabi_fsub+0x344>)
 80013d8:	4019      	ands	r1, r3
 80013da:	085b      	lsrs	r3, r3, #1
 80013dc:	4003      	ands	r3, r0
 80013de:	430b      	orrs	r3, r1
 80013e0:	e7ce      	b.n	8001380 <__aeabi_fsub+0x1b8>
 80013e2:	1e57      	subs	r7, r2, #1
 80013e4:	2a01      	cmp	r2, #1
 80013e6:	d05a      	beq.n	800149e <__aeabi_fsub+0x2d6>
 80013e8:	000c      	movs	r4, r1
 80013ea:	2aff      	cmp	r2, #255	@ 0xff
 80013ec:	d033      	beq.n	8001456 <__aeabi_fsub+0x28e>
 80013ee:	2201      	movs	r2, #1
 80013f0:	2f1b      	cmp	r7, #27
 80013f2:	dc07      	bgt.n	8001404 <__aeabi_fsub+0x23c>
 80013f4:	2120      	movs	r1, #32
 80013f6:	1bc9      	subs	r1, r1, r7
 80013f8:	001a      	movs	r2, r3
 80013fa:	408b      	lsls	r3, r1
 80013fc:	40fa      	lsrs	r2, r7
 80013fe:	1e59      	subs	r1, r3, #1
 8001400:	418b      	sbcs	r3, r1
 8001402:	431a      	orrs	r2, r3
 8001404:	0005      	movs	r5, r0
 8001406:	1ab3      	subs	r3, r6, r2
 8001408:	e743      	b.n	8001292 <__aeabi_fsub+0xca>
 800140a:	2d00      	cmp	r5, #0
 800140c:	d123      	bne.n	8001456 <__aeabi_fsub+0x28e>
 800140e:	22ff      	movs	r2, #255	@ 0xff
 8001410:	2b00      	cmp	r3, #0
 8001412:	d09b      	beq.n	800134c <__aeabi_fsub+0x184>
 8001414:	1e51      	subs	r1, r2, #1
 8001416:	2a01      	cmp	r2, #1
 8001418:	d0d6      	beq.n	80013c8 <__aeabi_fsub+0x200>
 800141a:	2aff      	cmp	r2, #255	@ 0xff
 800141c:	d01b      	beq.n	8001456 <__aeabi_fsub+0x28e>
 800141e:	291b      	cmp	r1, #27
 8001420:	dd2c      	ble.n	800147c <__aeabi_fsub+0x2b4>
 8001422:	0002      	movs	r2, r0
 8001424:	1c73      	adds	r3, r6, #1
 8001426:	e73a      	b.n	800129e <__aeabi_fsub+0xd6>
 8001428:	2aff      	cmp	r2, #255	@ 0xff
 800142a:	d088      	beq.n	800133e <__aeabi_fsub+0x176>
 800142c:	199b      	adds	r3, r3, r6
 800142e:	085b      	lsrs	r3, r3, #1
 8001430:	0759      	lsls	r1, r3, #29
 8001432:	d000      	beq.n	8001436 <__aeabi_fsub+0x26e>
 8001434:	e733      	b.n	800129e <__aeabi_fsub+0xd6>
 8001436:	08db      	lsrs	r3, r3, #3
 8001438:	e76e      	b.n	8001318 <__aeabi_fsub+0x150>
 800143a:	2b00      	cmp	r3, #0
 800143c:	d110      	bne.n	8001460 <__aeabi_fsub+0x298>
 800143e:	2e00      	cmp	r6, #0
 8001440:	d043      	beq.n	80014ca <__aeabi_fsub+0x302>
 8001442:	2401      	movs	r4, #1
 8001444:	0033      	movs	r3, r6
 8001446:	400c      	ands	r4, r1
 8001448:	e706      	b.n	8001258 <__aeabi_fsub+0x90>
 800144a:	2401      	movs	r4, #1
 800144c:	1af7      	subs	r7, r6, r3
 800144e:	400c      	ands	r4, r1
 8001450:	e784      	b.n	800135c <__aeabi_fsub+0x194>
 8001452:	2b00      	cmp	r3, #0
 8001454:	d104      	bne.n	8001460 <__aeabi_fsub+0x298>
 8001456:	0033      	movs	r3, r6
 8001458:	e6fe      	b.n	8001258 <__aeabi_fsub+0x90>
 800145a:	2501      	movs	r5, #1
 800145c:	1b9b      	subs	r3, r3, r6
 800145e:	e718      	b.n	8001292 <__aeabi_fsub+0xca>
 8001460:	2e00      	cmp	r6, #0
 8001462:	d100      	bne.n	8001466 <__aeabi_fsub+0x29e>
 8001464:	e6f8      	b.n	8001258 <__aeabi_fsub+0x90>
 8001466:	2280      	movs	r2, #128	@ 0x80
 8001468:	03d2      	lsls	r2, r2, #15
 800146a:	4297      	cmp	r7, r2
 800146c:	d304      	bcc.n	8001478 <__aeabi_fsub+0x2b0>
 800146e:	4594      	cmp	ip, r2
 8001470:	d202      	bcs.n	8001478 <__aeabi_fsub+0x2b0>
 8001472:	2401      	movs	r4, #1
 8001474:	0033      	movs	r3, r6
 8001476:	400c      	ands	r4, r1
 8001478:	08db      	lsrs	r3, r3, #3
 800147a:	e6f1      	b.n	8001260 <__aeabi_fsub+0x98>
 800147c:	001a      	movs	r2, r3
 800147e:	2520      	movs	r5, #32
 8001480:	40ca      	lsrs	r2, r1
 8001482:	1a69      	subs	r1, r5, r1
 8001484:	408b      	lsls	r3, r1
 8001486:	1e59      	subs	r1, r3, #1
 8001488:	418b      	sbcs	r3, r1
 800148a:	4313      	orrs	r3, r2
 800148c:	0005      	movs	r5, r0
 800148e:	199b      	adds	r3, r3, r6
 8001490:	e750      	b.n	8001334 <__aeabi_fsub+0x16c>
 8001492:	2e00      	cmp	r6, #0
 8001494:	d094      	beq.n	80013c0 <__aeabi_fsub+0x1f8>
 8001496:	2401      	movs	r4, #1
 8001498:	0033      	movs	r3, r6
 800149a:	400c      	ands	r4, r1
 800149c:	e73a      	b.n	8001314 <__aeabi_fsub+0x14c>
 800149e:	000c      	movs	r4, r1
 80014a0:	2501      	movs	r5, #1
 80014a2:	1af3      	subs	r3, r6, r3
 80014a4:	e6f5      	b.n	8001292 <__aeabi_fsub+0xca>
 80014a6:	0033      	movs	r3, r6
 80014a8:	e734      	b.n	8001314 <__aeabi_fsub+0x14c>
 80014aa:	199b      	adds	r3, r3, r6
 80014ac:	2200      	movs	r2, #0
 80014ae:	0159      	lsls	r1, r3, #5
 80014b0:	d5c1      	bpl.n	8001436 <__aeabi_fsub+0x26e>
 80014b2:	4a15      	ldr	r2, [pc, #84]	@ (8001508 <__aeabi_fsub+0x340>)
 80014b4:	4013      	ands	r3, r2
 80014b6:	08db      	lsrs	r3, r3, #3
 80014b8:	2201      	movs	r2, #1
 80014ba:	e72d      	b.n	8001318 <__aeabi_fsub+0x150>
 80014bc:	2a00      	cmp	r2, #0
 80014be:	d100      	bne.n	80014c2 <__aeabi_fsub+0x2fa>
 80014c0:	e77e      	b.n	80013c0 <__aeabi_fsub+0x1f8>
 80014c2:	0013      	movs	r3, r2
 80014c4:	2200      	movs	r2, #0
 80014c6:	08db      	lsrs	r3, r3, #3
 80014c8:	e726      	b.n	8001318 <__aeabi_fsub+0x150>
 80014ca:	2380      	movs	r3, #128	@ 0x80
 80014cc:	2400      	movs	r4, #0
 80014ce:	20ff      	movs	r0, #255	@ 0xff
 80014d0:	03db      	lsls	r3, r3, #15
 80014d2:	e6f1      	b.n	80012b8 <__aeabi_fsub+0xf0>
 80014d4:	2a00      	cmp	r2, #0
 80014d6:	d100      	bne.n	80014da <__aeabi_fsub+0x312>
 80014d8:	e756      	b.n	8001388 <__aeabi_fsub+0x1c0>
 80014da:	1b47      	subs	r7, r0, r5
 80014dc:	003a      	movs	r2, r7
 80014de:	2d00      	cmp	r5, #0
 80014e0:	d100      	bne.n	80014e4 <__aeabi_fsub+0x31c>
 80014e2:	e730      	b.n	8001346 <__aeabi_fsub+0x17e>
 80014e4:	2280      	movs	r2, #128	@ 0x80
 80014e6:	04d2      	lsls	r2, r2, #19
 80014e8:	000c      	movs	r4, r1
 80014ea:	4313      	orrs	r3, r2
 80014ec:	e77f      	b.n	80013ee <__aeabi_fsub+0x226>
 80014ee:	2a00      	cmp	r2, #0
 80014f0:	d100      	bne.n	80014f4 <__aeabi_fsub+0x32c>
 80014f2:	e701      	b.n	80012f8 <__aeabi_fsub+0x130>
 80014f4:	1b41      	subs	r1, r0, r5
 80014f6:	2d00      	cmp	r5, #0
 80014f8:	d101      	bne.n	80014fe <__aeabi_fsub+0x336>
 80014fa:	000a      	movs	r2, r1
 80014fc:	e788      	b.n	8001410 <__aeabi_fsub+0x248>
 80014fe:	2280      	movs	r2, #128	@ 0x80
 8001500:	04d2      	lsls	r2, r2, #19
 8001502:	4313      	orrs	r3, r2
 8001504:	e78b      	b.n	800141e <__aeabi_fsub+0x256>
 8001506:	46c0      	nop			@ (mov r8, r8)
 8001508:	fbffffff 	.word	0xfbffffff
 800150c:	7dffffff 	.word	0x7dffffff

08001510 <__aeabi_f2iz>:
 8001510:	0241      	lsls	r1, r0, #9
 8001512:	0042      	lsls	r2, r0, #1
 8001514:	0fc3      	lsrs	r3, r0, #31
 8001516:	0a49      	lsrs	r1, r1, #9
 8001518:	2000      	movs	r0, #0
 800151a:	0e12      	lsrs	r2, r2, #24
 800151c:	2a7e      	cmp	r2, #126	@ 0x7e
 800151e:	dd03      	ble.n	8001528 <__aeabi_f2iz+0x18>
 8001520:	2a9d      	cmp	r2, #157	@ 0x9d
 8001522:	dd02      	ble.n	800152a <__aeabi_f2iz+0x1a>
 8001524:	4a09      	ldr	r2, [pc, #36]	@ (800154c <__aeabi_f2iz+0x3c>)
 8001526:	1898      	adds	r0, r3, r2
 8001528:	4770      	bx	lr
 800152a:	2080      	movs	r0, #128	@ 0x80
 800152c:	0400      	lsls	r0, r0, #16
 800152e:	4301      	orrs	r1, r0
 8001530:	2a95      	cmp	r2, #149	@ 0x95
 8001532:	dc07      	bgt.n	8001544 <__aeabi_f2iz+0x34>
 8001534:	2096      	movs	r0, #150	@ 0x96
 8001536:	1a82      	subs	r2, r0, r2
 8001538:	40d1      	lsrs	r1, r2
 800153a:	4248      	negs	r0, r1
 800153c:	2b00      	cmp	r3, #0
 800153e:	d1f3      	bne.n	8001528 <__aeabi_f2iz+0x18>
 8001540:	0008      	movs	r0, r1
 8001542:	e7f1      	b.n	8001528 <__aeabi_f2iz+0x18>
 8001544:	3a96      	subs	r2, #150	@ 0x96
 8001546:	4091      	lsls	r1, r2
 8001548:	e7f7      	b.n	800153a <__aeabi_f2iz+0x2a>
 800154a:	46c0      	nop			@ (mov r8, r8)
 800154c:	7fffffff 	.word	0x7fffffff

08001550 <__aeabi_i2f>:
 8001550:	b570      	push	{r4, r5, r6, lr}
 8001552:	2800      	cmp	r0, #0
 8001554:	d013      	beq.n	800157e <__aeabi_i2f+0x2e>
 8001556:	17c3      	asrs	r3, r0, #31
 8001558:	18c5      	adds	r5, r0, r3
 800155a:	405d      	eors	r5, r3
 800155c:	0fc4      	lsrs	r4, r0, #31
 800155e:	0028      	movs	r0, r5
 8001560:	f002 f80c 	bl	800357c <__clzsi2>
 8001564:	239e      	movs	r3, #158	@ 0x9e
 8001566:	0001      	movs	r1, r0
 8001568:	1a1b      	subs	r3, r3, r0
 800156a:	2b96      	cmp	r3, #150	@ 0x96
 800156c:	dc0f      	bgt.n	800158e <__aeabi_i2f+0x3e>
 800156e:	2808      	cmp	r0, #8
 8001570:	d034      	beq.n	80015dc <__aeabi_i2f+0x8c>
 8001572:	3908      	subs	r1, #8
 8001574:	408d      	lsls	r5, r1
 8001576:	026d      	lsls	r5, r5, #9
 8001578:	0a6d      	lsrs	r5, r5, #9
 800157a:	b2d8      	uxtb	r0, r3
 800157c:	e002      	b.n	8001584 <__aeabi_i2f+0x34>
 800157e:	2400      	movs	r4, #0
 8001580:	2000      	movs	r0, #0
 8001582:	2500      	movs	r5, #0
 8001584:	05c0      	lsls	r0, r0, #23
 8001586:	4328      	orrs	r0, r5
 8001588:	07e4      	lsls	r4, r4, #31
 800158a:	4320      	orrs	r0, r4
 800158c:	bd70      	pop	{r4, r5, r6, pc}
 800158e:	2b99      	cmp	r3, #153	@ 0x99
 8001590:	dc16      	bgt.n	80015c0 <__aeabi_i2f+0x70>
 8001592:	1f42      	subs	r2, r0, #5
 8001594:	2805      	cmp	r0, #5
 8001596:	d000      	beq.n	800159a <__aeabi_i2f+0x4a>
 8001598:	4095      	lsls	r5, r2
 800159a:	002a      	movs	r2, r5
 800159c:	4811      	ldr	r0, [pc, #68]	@ (80015e4 <__aeabi_i2f+0x94>)
 800159e:	4002      	ands	r2, r0
 80015a0:	076e      	lsls	r6, r5, #29
 80015a2:	d009      	beq.n	80015b8 <__aeabi_i2f+0x68>
 80015a4:	260f      	movs	r6, #15
 80015a6:	4035      	ands	r5, r6
 80015a8:	2d04      	cmp	r5, #4
 80015aa:	d005      	beq.n	80015b8 <__aeabi_i2f+0x68>
 80015ac:	3204      	adds	r2, #4
 80015ae:	0155      	lsls	r5, r2, #5
 80015b0:	d502      	bpl.n	80015b8 <__aeabi_i2f+0x68>
 80015b2:	239f      	movs	r3, #159	@ 0x9f
 80015b4:	4002      	ands	r2, r0
 80015b6:	1a5b      	subs	r3, r3, r1
 80015b8:	0192      	lsls	r2, r2, #6
 80015ba:	0a55      	lsrs	r5, r2, #9
 80015bc:	b2d8      	uxtb	r0, r3
 80015be:	e7e1      	b.n	8001584 <__aeabi_i2f+0x34>
 80015c0:	2205      	movs	r2, #5
 80015c2:	1a12      	subs	r2, r2, r0
 80015c4:	0028      	movs	r0, r5
 80015c6:	40d0      	lsrs	r0, r2
 80015c8:	0002      	movs	r2, r0
 80015ca:	0008      	movs	r0, r1
 80015cc:	301b      	adds	r0, #27
 80015ce:	4085      	lsls	r5, r0
 80015d0:	0028      	movs	r0, r5
 80015d2:	1e45      	subs	r5, r0, #1
 80015d4:	41a8      	sbcs	r0, r5
 80015d6:	4302      	orrs	r2, r0
 80015d8:	0015      	movs	r5, r2
 80015da:	e7de      	b.n	800159a <__aeabi_i2f+0x4a>
 80015dc:	026d      	lsls	r5, r5, #9
 80015de:	2096      	movs	r0, #150	@ 0x96
 80015e0:	0a6d      	lsrs	r5, r5, #9
 80015e2:	e7cf      	b.n	8001584 <__aeabi_i2f+0x34>
 80015e4:	fbffffff 	.word	0xfbffffff

080015e8 <__aeabi_ui2f>:
 80015e8:	b570      	push	{r4, r5, r6, lr}
 80015ea:	1e04      	subs	r4, r0, #0
 80015ec:	d00e      	beq.n	800160c <__aeabi_ui2f+0x24>
 80015ee:	f001 ffc5 	bl	800357c <__clzsi2>
 80015f2:	239e      	movs	r3, #158	@ 0x9e
 80015f4:	0001      	movs	r1, r0
 80015f6:	1a1b      	subs	r3, r3, r0
 80015f8:	2b96      	cmp	r3, #150	@ 0x96
 80015fa:	dc0c      	bgt.n	8001616 <__aeabi_ui2f+0x2e>
 80015fc:	2808      	cmp	r0, #8
 80015fe:	d02f      	beq.n	8001660 <__aeabi_ui2f+0x78>
 8001600:	3908      	subs	r1, #8
 8001602:	408c      	lsls	r4, r1
 8001604:	0264      	lsls	r4, r4, #9
 8001606:	0a64      	lsrs	r4, r4, #9
 8001608:	b2d8      	uxtb	r0, r3
 800160a:	e001      	b.n	8001610 <__aeabi_ui2f+0x28>
 800160c:	2000      	movs	r0, #0
 800160e:	2400      	movs	r4, #0
 8001610:	05c0      	lsls	r0, r0, #23
 8001612:	4320      	orrs	r0, r4
 8001614:	bd70      	pop	{r4, r5, r6, pc}
 8001616:	2b99      	cmp	r3, #153	@ 0x99
 8001618:	dc16      	bgt.n	8001648 <__aeabi_ui2f+0x60>
 800161a:	1f42      	subs	r2, r0, #5
 800161c:	2805      	cmp	r0, #5
 800161e:	d000      	beq.n	8001622 <__aeabi_ui2f+0x3a>
 8001620:	4094      	lsls	r4, r2
 8001622:	0022      	movs	r2, r4
 8001624:	4810      	ldr	r0, [pc, #64]	@ (8001668 <__aeabi_ui2f+0x80>)
 8001626:	4002      	ands	r2, r0
 8001628:	0765      	lsls	r5, r4, #29
 800162a:	d009      	beq.n	8001640 <__aeabi_ui2f+0x58>
 800162c:	250f      	movs	r5, #15
 800162e:	402c      	ands	r4, r5
 8001630:	2c04      	cmp	r4, #4
 8001632:	d005      	beq.n	8001640 <__aeabi_ui2f+0x58>
 8001634:	3204      	adds	r2, #4
 8001636:	0154      	lsls	r4, r2, #5
 8001638:	d502      	bpl.n	8001640 <__aeabi_ui2f+0x58>
 800163a:	239f      	movs	r3, #159	@ 0x9f
 800163c:	4002      	ands	r2, r0
 800163e:	1a5b      	subs	r3, r3, r1
 8001640:	0192      	lsls	r2, r2, #6
 8001642:	0a54      	lsrs	r4, r2, #9
 8001644:	b2d8      	uxtb	r0, r3
 8001646:	e7e3      	b.n	8001610 <__aeabi_ui2f+0x28>
 8001648:	0002      	movs	r2, r0
 800164a:	0020      	movs	r0, r4
 800164c:	321b      	adds	r2, #27
 800164e:	4090      	lsls	r0, r2
 8001650:	0002      	movs	r2, r0
 8001652:	1e50      	subs	r0, r2, #1
 8001654:	4182      	sbcs	r2, r0
 8001656:	2005      	movs	r0, #5
 8001658:	1a40      	subs	r0, r0, r1
 800165a:	40c4      	lsrs	r4, r0
 800165c:	4314      	orrs	r4, r2
 800165e:	e7e0      	b.n	8001622 <__aeabi_ui2f+0x3a>
 8001660:	0264      	lsls	r4, r4, #9
 8001662:	2096      	movs	r0, #150	@ 0x96
 8001664:	0a64      	lsrs	r4, r4, #9
 8001666:	e7d3      	b.n	8001610 <__aeabi_ui2f+0x28>
 8001668:	fbffffff 	.word	0xfbffffff

0800166c <__aeabi_dadd>:
 800166c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800166e:	4657      	mov	r7, sl
 8001670:	464e      	mov	r6, r9
 8001672:	4645      	mov	r5, r8
 8001674:	46de      	mov	lr, fp
 8001676:	b5e0      	push	{r5, r6, r7, lr}
 8001678:	b083      	sub	sp, #12
 800167a:	9000      	str	r0, [sp, #0]
 800167c:	9101      	str	r1, [sp, #4]
 800167e:	030c      	lsls	r4, r1, #12
 8001680:	004f      	lsls	r7, r1, #1
 8001682:	0fce      	lsrs	r6, r1, #31
 8001684:	0a61      	lsrs	r1, r4, #9
 8001686:	9c00      	ldr	r4, [sp, #0]
 8001688:	031d      	lsls	r5, r3, #12
 800168a:	0f64      	lsrs	r4, r4, #29
 800168c:	430c      	orrs	r4, r1
 800168e:	9900      	ldr	r1, [sp, #0]
 8001690:	9200      	str	r2, [sp, #0]
 8001692:	9301      	str	r3, [sp, #4]
 8001694:	00c8      	lsls	r0, r1, #3
 8001696:	0059      	lsls	r1, r3, #1
 8001698:	0d4b      	lsrs	r3, r1, #21
 800169a:	4699      	mov	r9, r3
 800169c:	9a00      	ldr	r2, [sp, #0]
 800169e:	9b01      	ldr	r3, [sp, #4]
 80016a0:	0a6d      	lsrs	r5, r5, #9
 80016a2:	0fd9      	lsrs	r1, r3, #31
 80016a4:	0f53      	lsrs	r3, r2, #29
 80016a6:	432b      	orrs	r3, r5
 80016a8:	469a      	mov	sl, r3
 80016aa:	9b00      	ldr	r3, [sp, #0]
 80016ac:	0d7f      	lsrs	r7, r7, #21
 80016ae:	00da      	lsls	r2, r3, #3
 80016b0:	4694      	mov	ip, r2
 80016b2:	464a      	mov	r2, r9
 80016b4:	46b0      	mov	r8, r6
 80016b6:	1aba      	subs	r2, r7, r2
 80016b8:	428e      	cmp	r6, r1
 80016ba:	d100      	bne.n	80016be <__aeabi_dadd+0x52>
 80016bc:	e0b0      	b.n	8001820 <__aeabi_dadd+0x1b4>
 80016be:	2a00      	cmp	r2, #0
 80016c0:	dc00      	bgt.n	80016c4 <__aeabi_dadd+0x58>
 80016c2:	e078      	b.n	80017b6 <__aeabi_dadd+0x14a>
 80016c4:	4649      	mov	r1, r9
 80016c6:	2900      	cmp	r1, #0
 80016c8:	d100      	bne.n	80016cc <__aeabi_dadd+0x60>
 80016ca:	e0e9      	b.n	80018a0 <__aeabi_dadd+0x234>
 80016cc:	49c9      	ldr	r1, [pc, #804]	@ (80019f4 <__aeabi_dadd+0x388>)
 80016ce:	428f      	cmp	r7, r1
 80016d0:	d100      	bne.n	80016d4 <__aeabi_dadd+0x68>
 80016d2:	e195      	b.n	8001a00 <__aeabi_dadd+0x394>
 80016d4:	2501      	movs	r5, #1
 80016d6:	2a38      	cmp	r2, #56	@ 0x38
 80016d8:	dc16      	bgt.n	8001708 <__aeabi_dadd+0x9c>
 80016da:	2180      	movs	r1, #128	@ 0x80
 80016dc:	4653      	mov	r3, sl
 80016de:	0409      	lsls	r1, r1, #16
 80016e0:	430b      	orrs	r3, r1
 80016e2:	469a      	mov	sl, r3
 80016e4:	2a1f      	cmp	r2, #31
 80016e6:	dd00      	ble.n	80016ea <__aeabi_dadd+0x7e>
 80016e8:	e1e7      	b.n	8001aba <__aeabi_dadd+0x44e>
 80016ea:	2120      	movs	r1, #32
 80016ec:	4655      	mov	r5, sl
 80016ee:	1a8b      	subs	r3, r1, r2
 80016f0:	4661      	mov	r1, ip
 80016f2:	409d      	lsls	r5, r3
 80016f4:	40d1      	lsrs	r1, r2
 80016f6:	430d      	orrs	r5, r1
 80016f8:	4661      	mov	r1, ip
 80016fa:	4099      	lsls	r1, r3
 80016fc:	1e4b      	subs	r3, r1, #1
 80016fe:	4199      	sbcs	r1, r3
 8001700:	4653      	mov	r3, sl
 8001702:	40d3      	lsrs	r3, r2
 8001704:	430d      	orrs	r5, r1
 8001706:	1ae4      	subs	r4, r4, r3
 8001708:	1b45      	subs	r5, r0, r5
 800170a:	42a8      	cmp	r0, r5
 800170c:	4180      	sbcs	r0, r0
 800170e:	4240      	negs	r0, r0
 8001710:	1a24      	subs	r4, r4, r0
 8001712:	0223      	lsls	r3, r4, #8
 8001714:	d400      	bmi.n	8001718 <__aeabi_dadd+0xac>
 8001716:	e10f      	b.n	8001938 <__aeabi_dadd+0x2cc>
 8001718:	0264      	lsls	r4, r4, #9
 800171a:	0a64      	lsrs	r4, r4, #9
 800171c:	2c00      	cmp	r4, #0
 800171e:	d100      	bne.n	8001722 <__aeabi_dadd+0xb6>
 8001720:	e139      	b.n	8001996 <__aeabi_dadd+0x32a>
 8001722:	0020      	movs	r0, r4
 8001724:	f001 ff2a 	bl	800357c <__clzsi2>
 8001728:	0003      	movs	r3, r0
 800172a:	3b08      	subs	r3, #8
 800172c:	2120      	movs	r1, #32
 800172e:	0028      	movs	r0, r5
 8001730:	1aca      	subs	r2, r1, r3
 8001732:	40d0      	lsrs	r0, r2
 8001734:	409c      	lsls	r4, r3
 8001736:	0002      	movs	r2, r0
 8001738:	409d      	lsls	r5, r3
 800173a:	4322      	orrs	r2, r4
 800173c:	429f      	cmp	r7, r3
 800173e:	dd00      	ble.n	8001742 <__aeabi_dadd+0xd6>
 8001740:	e173      	b.n	8001a2a <__aeabi_dadd+0x3be>
 8001742:	1bd8      	subs	r0, r3, r7
 8001744:	3001      	adds	r0, #1
 8001746:	1a09      	subs	r1, r1, r0
 8001748:	002c      	movs	r4, r5
 800174a:	408d      	lsls	r5, r1
 800174c:	40c4      	lsrs	r4, r0
 800174e:	1e6b      	subs	r3, r5, #1
 8001750:	419d      	sbcs	r5, r3
 8001752:	0013      	movs	r3, r2
 8001754:	40c2      	lsrs	r2, r0
 8001756:	408b      	lsls	r3, r1
 8001758:	4325      	orrs	r5, r4
 800175a:	2700      	movs	r7, #0
 800175c:	0014      	movs	r4, r2
 800175e:	431d      	orrs	r5, r3
 8001760:	076b      	lsls	r3, r5, #29
 8001762:	d009      	beq.n	8001778 <__aeabi_dadd+0x10c>
 8001764:	230f      	movs	r3, #15
 8001766:	402b      	ands	r3, r5
 8001768:	2b04      	cmp	r3, #4
 800176a:	d005      	beq.n	8001778 <__aeabi_dadd+0x10c>
 800176c:	1d2b      	adds	r3, r5, #4
 800176e:	42ab      	cmp	r3, r5
 8001770:	41ad      	sbcs	r5, r5
 8001772:	426d      	negs	r5, r5
 8001774:	1964      	adds	r4, r4, r5
 8001776:	001d      	movs	r5, r3
 8001778:	0223      	lsls	r3, r4, #8
 800177a:	d400      	bmi.n	800177e <__aeabi_dadd+0x112>
 800177c:	e12d      	b.n	80019da <__aeabi_dadd+0x36e>
 800177e:	4a9d      	ldr	r2, [pc, #628]	@ (80019f4 <__aeabi_dadd+0x388>)
 8001780:	3701      	adds	r7, #1
 8001782:	4297      	cmp	r7, r2
 8001784:	d100      	bne.n	8001788 <__aeabi_dadd+0x11c>
 8001786:	e0d3      	b.n	8001930 <__aeabi_dadd+0x2c4>
 8001788:	4646      	mov	r6, r8
 800178a:	499b      	ldr	r1, [pc, #620]	@ (80019f8 <__aeabi_dadd+0x38c>)
 800178c:	08ed      	lsrs	r5, r5, #3
 800178e:	4021      	ands	r1, r4
 8001790:	074a      	lsls	r2, r1, #29
 8001792:	432a      	orrs	r2, r5
 8001794:	057c      	lsls	r4, r7, #21
 8001796:	024d      	lsls	r5, r1, #9
 8001798:	0b2d      	lsrs	r5, r5, #12
 800179a:	0d64      	lsrs	r4, r4, #21
 800179c:	0524      	lsls	r4, r4, #20
 800179e:	432c      	orrs	r4, r5
 80017a0:	07f6      	lsls	r6, r6, #31
 80017a2:	4334      	orrs	r4, r6
 80017a4:	0010      	movs	r0, r2
 80017a6:	0021      	movs	r1, r4
 80017a8:	b003      	add	sp, #12
 80017aa:	bcf0      	pop	{r4, r5, r6, r7}
 80017ac:	46bb      	mov	fp, r7
 80017ae:	46b2      	mov	sl, r6
 80017b0:	46a9      	mov	r9, r5
 80017b2:	46a0      	mov	r8, r4
 80017b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80017b6:	2a00      	cmp	r2, #0
 80017b8:	d100      	bne.n	80017bc <__aeabi_dadd+0x150>
 80017ba:	e084      	b.n	80018c6 <__aeabi_dadd+0x25a>
 80017bc:	464a      	mov	r2, r9
 80017be:	1bd2      	subs	r2, r2, r7
 80017c0:	2f00      	cmp	r7, #0
 80017c2:	d000      	beq.n	80017c6 <__aeabi_dadd+0x15a>
 80017c4:	e16d      	b.n	8001aa2 <__aeabi_dadd+0x436>
 80017c6:	0025      	movs	r5, r4
 80017c8:	4305      	orrs	r5, r0
 80017ca:	d100      	bne.n	80017ce <__aeabi_dadd+0x162>
 80017cc:	e127      	b.n	8001a1e <__aeabi_dadd+0x3b2>
 80017ce:	1e56      	subs	r6, r2, #1
 80017d0:	2a01      	cmp	r2, #1
 80017d2:	d100      	bne.n	80017d6 <__aeabi_dadd+0x16a>
 80017d4:	e23b      	b.n	8001c4e <__aeabi_dadd+0x5e2>
 80017d6:	4d87      	ldr	r5, [pc, #540]	@ (80019f4 <__aeabi_dadd+0x388>)
 80017d8:	42aa      	cmp	r2, r5
 80017da:	d100      	bne.n	80017de <__aeabi_dadd+0x172>
 80017dc:	e26a      	b.n	8001cb4 <__aeabi_dadd+0x648>
 80017de:	2501      	movs	r5, #1
 80017e0:	2e38      	cmp	r6, #56	@ 0x38
 80017e2:	dc12      	bgt.n	800180a <__aeabi_dadd+0x19e>
 80017e4:	0032      	movs	r2, r6
 80017e6:	2a1f      	cmp	r2, #31
 80017e8:	dd00      	ble.n	80017ec <__aeabi_dadd+0x180>
 80017ea:	e1f8      	b.n	8001bde <__aeabi_dadd+0x572>
 80017ec:	2620      	movs	r6, #32
 80017ee:	0025      	movs	r5, r4
 80017f0:	1ab6      	subs	r6, r6, r2
 80017f2:	0007      	movs	r7, r0
 80017f4:	4653      	mov	r3, sl
 80017f6:	40b0      	lsls	r0, r6
 80017f8:	40d4      	lsrs	r4, r2
 80017fa:	40b5      	lsls	r5, r6
 80017fc:	40d7      	lsrs	r7, r2
 80017fe:	1e46      	subs	r6, r0, #1
 8001800:	41b0      	sbcs	r0, r6
 8001802:	1b1b      	subs	r3, r3, r4
 8001804:	469a      	mov	sl, r3
 8001806:	433d      	orrs	r5, r7
 8001808:	4305      	orrs	r5, r0
 800180a:	4662      	mov	r2, ip
 800180c:	1b55      	subs	r5, r2, r5
 800180e:	45ac      	cmp	ip, r5
 8001810:	4192      	sbcs	r2, r2
 8001812:	4653      	mov	r3, sl
 8001814:	4252      	negs	r2, r2
 8001816:	000e      	movs	r6, r1
 8001818:	464f      	mov	r7, r9
 800181a:	4688      	mov	r8, r1
 800181c:	1a9c      	subs	r4, r3, r2
 800181e:	e778      	b.n	8001712 <__aeabi_dadd+0xa6>
 8001820:	2a00      	cmp	r2, #0
 8001822:	dc00      	bgt.n	8001826 <__aeabi_dadd+0x1ba>
 8001824:	e08e      	b.n	8001944 <__aeabi_dadd+0x2d8>
 8001826:	4649      	mov	r1, r9
 8001828:	2900      	cmp	r1, #0
 800182a:	d175      	bne.n	8001918 <__aeabi_dadd+0x2ac>
 800182c:	4661      	mov	r1, ip
 800182e:	4653      	mov	r3, sl
 8001830:	4319      	orrs	r1, r3
 8001832:	d100      	bne.n	8001836 <__aeabi_dadd+0x1ca>
 8001834:	e0f6      	b.n	8001a24 <__aeabi_dadd+0x3b8>
 8001836:	1e51      	subs	r1, r2, #1
 8001838:	2a01      	cmp	r2, #1
 800183a:	d100      	bne.n	800183e <__aeabi_dadd+0x1d2>
 800183c:	e191      	b.n	8001b62 <__aeabi_dadd+0x4f6>
 800183e:	4d6d      	ldr	r5, [pc, #436]	@ (80019f4 <__aeabi_dadd+0x388>)
 8001840:	42aa      	cmp	r2, r5
 8001842:	d100      	bne.n	8001846 <__aeabi_dadd+0x1da>
 8001844:	e0dc      	b.n	8001a00 <__aeabi_dadd+0x394>
 8001846:	2501      	movs	r5, #1
 8001848:	2938      	cmp	r1, #56	@ 0x38
 800184a:	dc14      	bgt.n	8001876 <__aeabi_dadd+0x20a>
 800184c:	000a      	movs	r2, r1
 800184e:	2a1f      	cmp	r2, #31
 8001850:	dd00      	ble.n	8001854 <__aeabi_dadd+0x1e8>
 8001852:	e1a2      	b.n	8001b9a <__aeabi_dadd+0x52e>
 8001854:	2120      	movs	r1, #32
 8001856:	4653      	mov	r3, sl
 8001858:	1a89      	subs	r1, r1, r2
 800185a:	408b      	lsls	r3, r1
 800185c:	001d      	movs	r5, r3
 800185e:	4663      	mov	r3, ip
 8001860:	40d3      	lsrs	r3, r2
 8001862:	431d      	orrs	r5, r3
 8001864:	4663      	mov	r3, ip
 8001866:	408b      	lsls	r3, r1
 8001868:	0019      	movs	r1, r3
 800186a:	1e4b      	subs	r3, r1, #1
 800186c:	4199      	sbcs	r1, r3
 800186e:	4653      	mov	r3, sl
 8001870:	40d3      	lsrs	r3, r2
 8001872:	430d      	orrs	r5, r1
 8001874:	18e4      	adds	r4, r4, r3
 8001876:	182d      	adds	r5, r5, r0
 8001878:	4285      	cmp	r5, r0
 800187a:	4180      	sbcs	r0, r0
 800187c:	4240      	negs	r0, r0
 800187e:	1824      	adds	r4, r4, r0
 8001880:	0223      	lsls	r3, r4, #8
 8001882:	d559      	bpl.n	8001938 <__aeabi_dadd+0x2cc>
 8001884:	4b5b      	ldr	r3, [pc, #364]	@ (80019f4 <__aeabi_dadd+0x388>)
 8001886:	3701      	adds	r7, #1
 8001888:	429f      	cmp	r7, r3
 800188a:	d051      	beq.n	8001930 <__aeabi_dadd+0x2c4>
 800188c:	2101      	movs	r1, #1
 800188e:	4b5a      	ldr	r3, [pc, #360]	@ (80019f8 <__aeabi_dadd+0x38c>)
 8001890:	086a      	lsrs	r2, r5, #1
 8001892:	401c      	ands	r4, r3
 8001894:	4029      	ands	r1, r5
 8001896:	430a      	orrs	r2, r1
 8001898:	07e5      	lsls	r5, r4, #31
 800189a:	4315      	orrs	r5, r2
 800189c:	0864      	lsrs	r4, r4, #1
 800189e:	e75f      	b.n	8001760 <__aeabi_dadd+0xf4>
 80018a0:	4661      	mov	r1, ip
 80018a2:	4653      	mov	r3, sl
 80018a4:	4319      	orrs	r1, r3
 80018a6:	d100      	bne.n	80018aa <__aeabi_dadd+0x23e>
 80018a8:	e0bc      	b.n	8001a24 <__aeabi_dadd+0x3b8>
 80018aa:	1e51      	subs	r1, r2, #1
 80018ac:	2a01      	cmp	r2, #1
 80018ae:	d100      	bne.n	80018b2 <__aeabi_dadd+0x246>
 80018b0:	e164      	b.n	8001b7c <__aeabi_dadd+0x510>
 80018b2:	4d50      	ldr	r5, [pc, #320]	@ (80019f4 <__aeabi_dadd+0x388>)
 80018b4:	42aa      	cmp	r2, r5
 80018b6:	d100      	bne.n	80018ba <__aeabi_dadd+0x24e>
 80018b8:	e16a      	b.n	8001b90 <__aeabi_dadd+0x524>
 80018ba:	2501      	movs	r5, #1
 80018bc:	2938      	cmp	r1, #56	@ 0x38
 80018be:	dd00      	ble.n	80018c2 <__aeabi_dadd+0x256>
 80018c0:	e722      	b.n	8001708 <__aeabi_dadd+0x9c>
 80018c2:	000a      	movs	r2, r1
 80018c4:	e70e      	b.n	80016e4 <__aeabi_dadd+0x78>
 80018c6:	4a4d      	ldr	r2, [pc, #308]	@ (80019fc <__aeabi_dadd+0x390>)
 80018c8:	1c7d      	adds	r5, r7, #1
 80018ca:	4215      	tst	r5, r2
 80018cc:	d000      	beq.n	80018d0 <__aeabi_dadd+0x264>
 80018ce:	e0d0      	b.n	8001a72 <__aeabi_dadd+0x406>
 80018d0:	0025      	movs	r5, r4
 80018d2:	4662      	mov	r2, ip
 80018d4:	4653      	mov	r3, sl
 80018d6:	4305      	orrs	r5, r0
 80018d8:	431a      	orrs	r2, r3
 80018da:	2f00      	cmp	r7, #0
 80018dc:	d000      	beq.n	80018e0 <__aeabi_dadd+0x274>
 80018de:	e137      	b.n	8001b50 <__aeabi_dadd+0x4e4>
 80018e0:	2d00      	cmp	r5, #0
 80018e2:	d100      	bne.n	80018e6 <__aeabi_dadd+0x27a>
 80018e4:	e1a8      	b.n	8001c38 <__aeabi_dadd+0x5cc>
 80018e6:	2a00      	cmp	r2, #0
 80018e8:	d100      	bne.n	80018ec <__aeabi_dadd+0x280>
 80018ea:	e16a      	b.n	8001bc2 <__aeabi_dadd+0x556>
 80018ec:	4663      	mov	r3, ip
 80018ee:	1ac5      	subs	r5, r0, r3
 80018f0:	4653      	mov	r3, sl
 80018f2:	1ae2      	subs	r2, r4, r3
 80018f4:	42a8      	cmp	r0, r5
 80018f6:	419b      	sbcs	r3, r3
 80018f8:	425b      	negs	r3, r3
 80018fa:	1ad3      	subs	r3, r2, r3
 80018fc:	021a      	lsls	r2, r3, #8
 80018fe:	d400      	bmi.n	8001902 <__aeabi_dadd+0x296>
 8001900:	e203      	b.n	8001d0a <__aeabi_dadd+0x69e>
 8001902:	4663      	mov	r3, ip
 8001904:	1a1d      	subs	r5, r3, r0
 8001906:	45ac      	cmp	ip, r5
 8001908:	4192      	sbcs	r2, r2
 800190a:	4653      	mov	r3, sl
 800190c:	4252      	negs	r2, r2
 800190e:	1b1c      	subs	r4, r3, r4
 8001910:	000e      	movs	r6, r1
 8001912:	4688      	mov	r8, r1
 8001914:	1aa4      	subs	r4, r4, r2
 8001916:	e723      	b.n	8001760 <__aeabi_dadd+0xf4>
 8001918:	4936      	ldr	r1, [pc, #216]	@ (80019f4 <__aeabi_dadd+0x388>)
 800191a:	428f      	cmp	r7, r1
 800191c:	d070      	beq.n	8001a00 <__aeabi_dadd+0x394>
 800191e:	2501      	movs	r5, #1
 8001920:	2a38      	cmp	r2, #56	@ 0x38
 8001922:	dca8      	bgt.n	8001876 <__aeabi_dadd+0x20a>
 8001924:	2180      	movs	r1, #128	@ 0x80
 8001926:	4653      	mov	r3, sl
 8001928:	0409      	lsls	r1, r1, #16
 800192a:	430b      	orrs	r3, r1
 800192c:	469a      	mov	sl, r3
 800192e:	e78e      	b.n	800184e <__aeabi_dadd+0x1e2>
 8001930:	003c      	movs	r4, r7
 8001932:	2500      	movs	r5, #0
 8001934:	2200      	movs	r2, #0
 8001936:	e731      	b.n	800179c <__aeabi_dadd+0x130>
 8001938:	2307      	movs	r3, #7
 800193a:	402b      	ands	r3, r5
 800193c:	2b00      	cmp	r3, #0
 800193e:	d000      	beq.n	8001942 <__aeabi_dadd+0x2d6>
 8001940:	e710      	b.n	8001764 <__aeabi_dadd+0xf8>
 8001942:	e093      	b.n	8001a6c <__aeabi_dadd+0x400>
 8001944:	2a00      	cmp	r2, #0
 8001946:	d074      	beq.n	8001a32 <__aeabi_dadd+0x3c6>
 8001948:	464a      	mov	r2, r9
 800194a:	1bd2      	subs	r2, r2, r7
 800194c:	2f00      	cmp	r7, #0
 800194e:	d100      	bne.n	8001952 <__aeabi_dadd+0x2e6>
 8001950:	e0c7      	b.n	8001ae2 <__aeabi_dadd+0x476>
 8001952:	4928      	ldr	r1, [pc, #160]	@ (80019f4 <__aeabi_dadd+0x388>)
 8001954:	4589      	cmp	r9, r1
 8001956:	d100      	bne.n	800195a <__aeabi_dadd+0x2ee>
 8001958:	e185      	b.n	8001c66 <__aeabi_dadd+0x5fa>
 800195a:	2501      	movs	r5, #1
 800195c:	2a38      	cmp	r2, #56	@ 0x38
 800195e:	dc12      	bgt.n	8001986 <__aeabi_dadd+0x31a>
 8001960:	2180      	movs	r1, #128	@ 0x80
 8001962:	0409      	lsls	r1, r1, #16
 8001964:	430c      	orrs	r4, r1
 8001966:	2a1f      	cmp	r2, #31
 8001968:	dd00      	ble.n	800196c <__aeabi_dadd+0x300>
 800196a:	e1ab      	b.n	8001cc4 <__aeabi_dadd+0x658>
 800196c:	2120      	movs	r1, #32
 800196e:	0025      	movs	r5, r4
 8001970:	1a89      	subs	r1, r1, r2
 8001972:	0007      	movs	r7, r0
 8001974:	4088      	lsls	r0, r1
 8001976:	408d      	lsls	r5, r1
 8001978:	40d7      	lsrs	r7, r2
 800197a:	1e41      	subs	r1, r0, #1
 800197c:	4188      	sbcs	r0, r1
 800197e:	40d4      	lsrs	r4, r2
 8001980:	433d      	orrs	r5, r7
 8001982:	4305      	orrs	r5, r0
 8001984:	44a2      	add	sl, r4
 8001986:	4465      	add	r5, ip
 8001988:	4565      	cmp	r5, ip
 800198a:	4192      	sbcs	r2, r2
 800198c:	4252      	negs	r2, r2
 800198e:	4452      	add	r2, sl
 8001990:	0014      	movs	r4, r2
 8001992:	464f      	mov	r7, r9
 8001994:	e774      	b.n	8001880 <__aeabi_dadd+0x214>
 8001996:	0028      	movs	r0, r5
 8001998:	f001 fdf0 	bl	800357c <__clzsi2>
 800199c:	0003      	movs	r3, r0
 800199e:	3318      	adds	r3, #24
 80019a0:	2b1f      	cmp	r3, #31
 80019a2:	dc00      	bgt.n	80019a6 <__aeabi_dadd+0x33a>
 80019a4:	e6c2      	b.n	800172c <__aeabi_dadd+0xc0>
 80019a6:	002a      	movs	r2, r5
 80019a8:	3808      	subs	r0, #8
 80019aa:	4082      	lsls	r2, r0
 80019ac:	429f      	cmp	r7, r3
 80019ae:	dd00      	ble.n	80019b2 <__aeabi_dadd+0x346>
 80019b0:	e0a9      	b.n	8001b06 <__aeabi_dadd+0x49a>
 80019b2:	1bdb      	subs	r3, r3, r7
 80019b4:	1c58      	adds	r0, r3, #1
 80019b6:	281f      	cmp	r0, #31
 80019b8:	dc00      	bgt.n	80019bc <__aeabi_dadd+0x350>
 80019ba:	e1ac      	b.n	8001d16 <__aeabi_dadd+0x6aa>
 80019bc:	0015      	movs	r5, r2
 80019be:	3b1f      	subs	r3, #31
 80019c0:	40dd      	lsrs	r5, r3
 80019c2:	2820      	cmp	r0, #32
 80019c4:	d005      	beq.n	80019d2 <__aeabi_dadd+0x366>
 80019c6:	2340      	movs	r3, #64	@ 0x40
 80019c8:	1a1b      	subs	r3, r3, r0
 80019ca:	409a      	lsls	r2, r3
 80019cc:	1e53      	subs	r3, r2, #1
 80019ce:	419a      	sbcs	r2, r3
 80019d0:	4315      	orrs	r5, r2
 80019d2:	2307      	movs	r3, #7
 80019d4:	2700      	movs	r7, #0
 80019d6:	402b      	ands	r3, r5
 80019d8:	e7b0      	b.n	800193c <__aeabi_dadd+0x2d0>
 80019da:	08ed      	lsrs	r5, r5, #3
 80019dc:	4b05      	ldr	r3, [pc, #20]	@ (80019f4 <__aeabi_dadd+0x388>)
 80019de:	0762      	lsls	r2, r4, #29
 80019e0:	432a      	orrs	r2, r5
 80019e2:	08e4      	lsrs	r4, r4, #3
 80019e4:	429f      	cmp	r7, r3
 80019e6:	d00f      	beq.n	8001a08 <__aeabi_dadd+0x39c>
 80019e8:	0324      	lsls	r4, r4, #12
 80019ea:	0b25      	lsrs	r5, r4, #12
 80019ec:	057c      	lsls	r4, r7, #21
 80019ee:	0d64      	lsrs	r4, r4, #21
 80019f0:	e6d4      	b.n	800179c <__aeabi_dadd+0x130>
 80019f2:	46c0      	nop			@ (mov r8, r8)
 80019f4:	000007ff 	.word	0x000007ff
 80019f8:	ff7fffff 	.word	0xff7fffff
 80019fc:	000007fe 	.word	0x000007fe
 8001a00:	08c0      	lsrs	r0, r0, #3
 8001a02:	0762      	lsls	r2, r4, #29
 8001a04:	4302      	orrs	r2, r0
 8001a06:	08e4      	lsrs	r4, r4, #3
 8001a08:	0013      	movs	r3, r2
 8001a0a:	4323      	orrs	r3, r4
 8001a0c:	d100      	bne.n	8001a10 <__aeabi_dadd+0x3a4>
 8001a0e:	e186      	b.n	8001d1e <__aeabi_dadd+0x6b2>
 8001a10:	2580      	movs	r5, #128	@ 0x80
 8001a12:	032d      	lsls	r5, r5, #12
 8001a14:	4325      	orrs	r5, r4
 8001a16:	032d      	lsls	r5, r5, #12
 8001a18:	4cc3      	ldr	r4, [pc, #780]	@ (8001d28 <__aeabi_dadd+0x6bc>)
 8001a1a:	0b2d      	lsrs	r5, r5, #12
 8001a1c:	e6be      	b.n	800179c <__aeabi_dadd+0x130>
 8001a1e:	4660      	mov	r0, ip
 8001a20:	4654      	mov	r4, sl
 8001a22:	000e      	movs	r6, r1
 8001a24:	0017      	movs	r7, r2
 8001a26:	08c5      	lsrs	r5, r0, #3
 8001a28:	e7d8      	b.n	80019dc <__aeabi_dadd+0x370>
 8001a2a:	4cc0      	ldr	r4, [pc, #768]	@ (8001d2c <__aeabi_dadd+0x6c0>)
 8001a2c:	1aff      	subs	r7, r7, r3
 8001a2e:	4014      	ands	r4, r2
 8001a30:	e696      	b.n	8001760 <__aeabi_dadd+0xf4>
 8001a32:	4abf      	ldr	r2, [pc, #764]	@ (8001d30 <__aeabi_dadd+0x6c4>)
 8001a34:	1c79      	adds	r1, r7, #1
 8001a36:	4211      	tst	r1, r2
 8001a38:	d16b      	bne.n	8001b12 <__aeabi_dadd+0x4a6>
 8001a3a:	0022      	movs	r2, r4
 8001a3c:	4302      	orrs	r2, r0
 8001a3e:	2f00      	cmp	r7, #0
 8001a40:	d000      	beq.n	8001a44 <__aeabi_dadd+0x3d8>
 8001a42:	e0db      	b.n	8001bfc <__aeabi_dadd+0x590>
 8001a44:	2a00      	cmp	r2, #0
 8001a46:	d100      	bne.n	8001a4a <__aeabi_dadd+0x3de>
 8001a48:	e12d      	b.n	8001ca6 <__aeabi_dadd+0x63a>
 8001a4a:	4662      	mov	r2, ip
 8001a4c:	4653      	mov	r3, sl
 8001a4e:	431a      	orrs	r2, r3
 8001a50:	d100      	bne.n	8001a54 <__aeabi_dadd+0x3e8>
 8001a52:	e0b6      	b.n	8001bc2 <__aeabi_dadd+0x556>
 8001a54:	4663      	mov	r3, ip
 8001a56:	18c5      	adds	r5, r0, r3
 8001a58:	4285      	cmp	r5, r0
 8001a5a:	4180      	sbcs	r0, r0
 8001a5c:	4454      	add	r4, sl
 8001a5e:	4240      	negs	r0, r0
 8001a60:	1824      	adds	r4, r4, r0
 8001a62:	0223      	lsls	r3, r4, #8
 8001a64:	d502      	bpl.n	8001a6c <__aeabi_dadd+0x400>
 8001a66:	000f      	movs	r7, r1
 8001a68:	4bb0      	ldr	r3, [pc, #704]	@ (8001d2c <__aeabi_dadd+0x6c0>)
 8001a6a:	401c      	ands	r4, r3
 8001a6c:	003a      	movs	r2, r7
 8001a6e:	0028      	movs	r0, r5
 8001a70:	e7d8      	b.n	8001a24 <__aeabi_dadd+0x3b8>
 8001a72:	4662      	mov	r2, ip
 8001a74:	1a85      	subs	r5, r0, r2
 8001a76:	42a8      	cmp	r0, r5
 8001a78:	4192      	sbcs	r2, r2
 8001a7a:	4653      	mov	r3, sl
 8001a7c:	4252      	negs	r2, r2
 8001a7e:	4691      	mov	r9, r2
 8001a80:	1ae3      	subs	r3, r4, r3
 8001a82:	001a      	movs	r2, r3
 8001a84:	464b      	mov	r3, r9
 8001a86:	1ad2      	subs	r2, r2, r3
 8001a88:	0013      	movs	r3, r2
 8001a8a:	4691      	mov	r9, r2
 8001a8c:	021a      	lsls	r2, r3, #8
 8001a8e:	d454      	bmi.n	8001b3a <__aeabi_dadd+0x4ce>
 8001a90:	464a      	mov	r2, r9
 8001a92:	464c      	mov	r4, r9
 8001a94:	432a      	orrs	r2, r5
 8001a96:	d000      	beq.n	8001a9a <__aeabi_dadd+0x42e>
 8001a98:	e640      	b.n	800171c <__aeabi_dadd+0xb0>
 8001a9a:	2600      	movs	r6, #0
 8001a9c:	2400      	movs	r4, #0
 8001a9e:	2500      	movs	r5, #0
 8001aa0:	e67c      	b.n	800179c <__aeabi_dadd+0x130>
 8001aa2:	4da1      	ldr	r5, [pc, #644]	@ (8001d28 <__aeabi_dadd+0x6bc>)
 8001aa4:	45a9      	cmp	r9, r5
 8001aa6:	d100      	bne.n	8001aaa <__aeabi_dadd+0x43e>
 8001aa8:	e090      	b.n	8001bcc <__aeabi_dadd+0x560>
 8001aaa:	2501      	movs	r5, #1
 8001aac:	2a38      	cmp	r2, #56	@ 0x38
 8001aae:	dd00      	ble.n	8001ab2 <__aeabi_dadd+0x446>
 8001ab0:	e6ab      	b.n	800180a <__aeabi_dadd+0x19e>
 8001ab2:	2580      	movs	r5, #128	@ 0x80
 8001ab4:	042d      	lsls	r5, r5, #16
 8001ab6:	432c      	orrs	r4, r5
 8001ab8:	e695      	b.n	80017e6 <__aeabi_dadd+0x17a>
 8001aba:	0011      	movs	r1, r2
 8001abc:	4655      	mov	r5, sl
 8001abe:	3920      	subs	r1, #32
 8001ac0:	40cd      	lsrs	r5, r1
 8001ac2:	46a9      	mov	r9, r5
 8001ac4:	2a20      	cmp	r2, #32
 8001ac6:	d006      	beq.n	8001ad6 <__aeabi_dadd+0x46a>
 8001ac8:	2140      	movs	r1, #64	@ 0x40
 8001aca:	4653      	mov	r3, sl
 8001acc:	1a8a      	subs	r2, r1, r2
 8001ace:	4093      	lsls	r3, r2
 8001ad0:	4662      	mov	r2, ip
 8001ad2:	431a      	orrs	r2, r3
 8001ad4:	4694      	mov	ip, r2
 8001ad6:	4665      	mov	r5, ip
 8001ad8:	1e6b      	subs	r3, r5, #1
 8001ada:	419d      	sbcs	r5, r3
 8001adc:	464b      	mov	r3, r9
 8001ade:	431d      	orrs	r5, r3
 8001ae0:	e612      	b.n	8001708 <__aeabi_dadd+0x9c>
 8001ae2:	0021      	movs	r1, r4
 8001ae4:	4301      	orrs	r1, r0
 8001ae6:	d100      	bne.n	8001aea <__aeabi_dadd+0x47e>
 8001ae8:	e0c4      	b.n	8001c74 <__aeabi_dadd+0x608>
 8001aea:	1e51      	subs	r1, r2, #1
 8001aec:	2a01      	cmp	r2, #1
 8001aee:	d100      	bne.n	8001af2 <__aeabi_dadd+0x486>
 8001af0:	e0fb      	b.n	8001cea <__aeabi_dadd+0x67e>
 8001af2:	4d8d      	ldr	r5, [pc, #564]	@ (8001d28 <__aeabi_dadd+0x6bc>)
 8001af4:	42aa      	cmp	r2, r5
 8001af6:	d100      	bne.n	8001afa <__aeabi_dadd+0x48e>
 8001af8:	e0b5      	b.n	8001c66 <__aeabi_dadd+0x5fa>
 8001afa:	2501      	movs	r5, #1
 8001afc:	2938      	cmp	r1, #56	@ 0x38
 8001afe:	dd00      	ble.n	8001b02 <__aeabi_dadd+0x496>
 8001b00:	e741      	b.n	8001986 <__aeabi_dadd+0x31a>
 8001b02:	000a      	movs	r2, r1
 8001b04:	e72f      	b.n	8001966 <__aeabi_dadd+0x2fa>
 8001b06:	4c89      	ldr	r4, [pc, #548]	@ (8001d2c <__aeabi_dadd+0x6c0>)
 8001b08:	1aff      	subs	r7, r7, r3
 8001b0a:	4014      	ands	r4, r2
 8001b0c:	0762      	lsls	r2, r4, #29
 8001b0e:	08e4      	lsrs	r4, r4, #3
 8001b10:	e76a      	b.n	80019e8 <__aeabi_dadd+0x37c>
 8001b12:	4a85      	ldr	r2, [pc, #532]	@ (8001d28 <__aeabi_dadd+0x6bc>)
 8001b14:	4291      	cmp	r1, r2
 8001b16:	d100      	bne.n	8001b1a <__aeabi_dadd+0x4ae>
 8001b18:	e0e3      	b.n	8001ce2 <__aeabi_dadd+0x676>
 8001b1a:	4663      	mov	r3, ip
 8001b1c:	18c2      	adds	r2, r0, r3
 8001b1e:	4282      	cmp	r2, r0
 8001b20:	4180      	sbcs	r0, r0
 8001b22:	0023      	movs	r3, r4
 8001b24:	4240      	negs	r0, r0
 8001b26:	4453      	add	r3, sl
 8001b28:	181b      	adds	r3, r3, r0
 8001b2a:	07dd      	lsls	r5, r3, #31
 8001b2c:	085c      	lsrs	r4, r3, #1
 8001b2e:	2307      	movs	r3, #7
 8001b30:	0852      	lsrs	r2, r2, #1
 8001b32:	4315      	orrs	r5, r2
 8001b34:	000f      	movs	r7, r1
 8001b36:	402b      	ands	r3, r5
 8001b38:	e700      	b.n	800193c <__aeabi_dadd+0x2d0>
 8001b3a:	4663      	mov	r3, ip
 8001b3c:	1a1d      	subs	r5, r3, r0
 8001b3e:	45ac      	cmp	ip, r5
 8001b40:	4192      	sbcs	r2, r2
 8001b42:	4653      	mov	r3, sl
 8001b44:	4252      	negs	r2, r2
 8001b46:	1b1c      	subs	r4, r3, r4
 8001b48:	000e      	movs	r6, r1
 8001b4a:	4688      	mov	r8, r1
 8001b4c:	1aa4      	subs	r4, r4, r2
 8001b4e:	e5e5      	b.n	800171c <__aeabi_dadd+0xb0>
 8001b50:	2d00      	cmp	r5, #0
 8001b52:	d000      	beq.n	8001b56 <__aeabi_dadd+0x4ea>
 8001b54:	e091      	b.n	8001c7a <__aeabi_dadd+0x60e>
 8001b56:	2a00      	cmp	r2, #0
 8001b58:	d138      	bne.n	8001bcc <__aeabi_dadd+0x560>
 8001b5a:	2480      	movs	r4, #128	@ 0x80
 8001b5c:	2600      	movs	r6, #0
 8001b5e:	0324      	lsls	r4, r4, #12
 8001b60:	e756      	b.n	8001a10 <__aeabi_dadd+0x3a4>
 8001b62:	4663      	mov	r3, ip
 8001b64:	18c5      	adds	r5, r0, r3
 8001b66:	4285      	cmp	r5, r0
 8001b68:	4180      	sbcs	r0, r0
 8001b6a:	4454      	add	r4, sl
 8001b6c:	4240      	negs	r0, r0
 8001b6e:	1824      	adds	r4, r4, r0
 8001b70:	2701      	movs	r7, #1
 8001b72:	0223      	lsls	r3, r4, #8
 8001b74:	d400      	bmi.n	8001b78 <__aeabi_dadd+0x50c>
 8001b76:	e6df      	b.n	8001938 <__aeabi_dadd+0x2cc>
 8001b78:	2702      	movs	r7, #2
 8001b7a:	e687      	b.n	800188c <__aeabi_dadd+0x220>
 8001b7c:	4663      	mov	r3, ip
 8001b7e:	1ac5      	subs	r5, r0, r3
 8001b80:	42a8      	cmp	r0, r5
 8001b82:	4180      	sbcs	r0, r0
 8001b84:	4653      	mov	r3, sl
 8001b86:	4240      	negs	r0, r0
 8001b88:	1ae4      	subs	r4, r4, r3
 8001b8a:	2701      	movs	r7, #1
 8001b8c:	1a24      	subs	r4, r4, r0
 8001b8e:	e5c0      	b.n	8001712 <__aeabi_dadd+0xa6>
 8001b90:	0762      	lsls	r2, r4, #29
 8001b92:	08c0      	lsrs	r0, r0, #3
 8001b94:	4302      	orrs	r2, r0
 8001b96:	08e4      	lsrs	r4, r4, #3
 8001b98:	e736      	b.n	8001a08 <__aeabi_dadd+0x39c>
 8001b9a:	0011      	movs	r1, r2
 8001b9c:	4653      	mov	r3, sl
 8001b9e:	3920      	subs	r1, #32
 8001ba0:	40cb      	lsrs	r3, r1
 8001ba2:	4699      	mov	r9, r3
 8001ba4:	2a20      	cmp	r2, #32
 8001ba6:	d006      	beq.n	8001bb6 <__aeabi_dadd+0x54a>
 8001ba8:	2140      	movs	r1, #64	@ 0x40
 8001baa:	4653      	mov	r3, sl
 8001bac:	1a8a      	subs	r2, r1, r2
 8001bae:	4093      	lsls	r3, r2
 8001bb0:	4662      	mov	r2, ip
 8001bb2:	431a      	orrs	r2, r3
 8001bb4:	4694      	mov	ip, r2
 8001bb6:	4665      	mov	r5, ip
 8001bb8:	1e6b      	subs	r3, r5, #1
 8001bba:	419d      	sbcs	r5, r3
 8001bbc:	464b      	mov	r3, r9
 8001bbe:	431d      	orrs	r5, r3
 8001bc0:	e659      	b.n	8001876 <__aeabi_dadd+0x20a>
 8001bc2:	0762      	lsls	r2, r4, #29
 8001bc4:	08c0      	lsrs	r0, r0, #3
 8001bc6:	4302      	orrs	r2, r0
 8001bc8:	08e4      	lsrs	r4, r4, #3
 8001bca:	e70d      	b.n	80019e8 <__aeabi_dadd+0x37c>
 8001bcc:	4653      	mov	r3, sl
 8001bce:	075a      	lsls	r2, r3, #29
 8001bd0:	4663      	mov	r3, ip
 8001bd2:	08d8      	lsrs	r0, r3, #3
 8001bd4:	4653      	mov	r3, sl
 8001bd6:	000e      	movs	r6, r1
 8001bd8:	4302      	orrs	r2, r0
 8001bda:	08dc      	lsrs	r4, r3, #3
 8001bdc:	e714      	b.n	8001a08 <__aeabi_dadd+0x39c>
 8001bde:	0015      	movs	r5, r2
 8001be0:	0026      	movs	r6, r4
 8001be2:	3d20      	subs	r5, #32
 8001be4:	40ee      	lsrs	r6, r5
 8001be6:	2a20      	cmp	r2, #32
 8001be8:	d003      	beq.n	8001bf2 <__aeabi_dadd+0x586>
 8001bea:	2540      	movs	r5, #64	@ 0x40
 8001bec:	1aaa      	subs	r2, r5, r2
 8001bee:	4094      	lsls	r4, r2
 8001bf0:	4320      	orrs	r0, r4
 8001bf2:	1e42      	subs	r2, r0, #1
 8001bf4:	4190      	sbcs	r0, r2
 8001bf6:	0005      	movs	r5, r0
 8001bf8:	4335      	orrs	r5, r6
 8001bfa:	e606      	b.n	800180a <__aeabi_dadd+0x19e>
 8001bfc:	2a00      	cmp	r2, #0
 8001bfe:	d07c      	beq.n	8001cfa <__aeabi_dadd+0x68e>
 8001c00:	4662      	mov	r2, ip
 8001c02:	4653      	mov	r3, sl
 8001c04:	08c0      	lsrs	r0, r0, #3
 8001c06:	431a      	orrs	r2, r3
 8001c08:	d100      	bne.n	8001c0c <__aeabi_dadd+0x5a0>
 8001c0a:	e6fa      	b.n	8001a02 <__aeabi_dadd+0x396>
 8001c0c:	0762      	lsls	r2, r4, #29
 8001c0e:	4310      	orrs	r0, r2
 8001c10:	2280      	movs	r2, #128	@ 0x80
 8001c12:	08e4      	lsrs	r4, r4, #3
 8001c14:	0312      	lsls	r2, r2, #12
 8001c16:	4214      	tst	r4, r2
 8001c18:	d008      	beq.n	8001c2c <__aeabi_dadd+0x5c0>
 8001c1a:	08d9      	lsrs	r1, r3, #3
 8001c1c:	4211      	tst	r1, r2
 8001c1e:	d105      	bne.n	8001c2c <__aeabi_dadd+0x5c0>
 8001c20:	4663      	mov	r3, ip
 8001c22:	08d8      	lsrs	r0, r3, #3
 8001c24:	4653      	mov	r3, sl
 8001c26:	000c      	movs	r4, r1
 8001c28:	075b      	lsls	r3, r3, #29
 8001c2a:	4318      	orrs	r0, r3
 8001c2c:	0f42      	lsrs	r2, r0, #29
 8001c2e:	00c0      	lsls	r0, r0, #3
 8001c30:	08c0      	lsrs	r0, r0, #3
 8001c32:	0752      	lsls	r2, r2, #29
 8001c34:	4302      	orrs	r2, r0
 8001c36:	e6e7      	b.n	8001a08 <__aeabi_dadd+0x39c>
 8001c38:	2a00      	cmp	r2, #0
 8001c3a:	d100      	bne.n	8001c3e <__aeabi_dadd+0x5d2>
 8001c3c:	e72d      	b.n	8001a9a <__aeabi_dadd+0x42e>
 8001c3e:	4663      	mov	r3, ip
 8001c40:	08d8      	lsrs	r0, r3, #3
 8001c42:	4653      	mov	r3, sl
 8001c44:	075a      	lsls	r2, r3, #29
 8001c46:	000e      	movs	r6, r1
 8001c48:	4302      	orrs	r2, r0
 8001c4a:	08dc      	lsrs	r4, r3, #3
 8001c4c:	e6cc      	b.n	80019e8 <__aeabi_dadd+0x37c>
 8001c4e:	4663      	mov	r3, ip
 8001c50:	1a1d      	subs	r5, r3, r0
 8001c52:	45ac      	cmp	ip, r5
 8001c54:	4192      	sbcs	r2, r2
 8001c56:	4653      	mov	r3, sl
 8001c58:	4252      	negs	r2, r2
 8001c5a:	1b1c      	subs	r4, r3, r4
 8001c5c:	000e      	movs	r6, r1
 8001c5e:	4688      	mov	r8, r1
 8001c60:	1aa4      	subs	r4, r4, r2
 8001c62:	3701      	adds	r7, #1
 8001c64:	e555      	b.n	8001712 <__aeabi_dadd+0xa6>
 8001c66:	4663      	mov	r3, ip
 8001c68:	08d9      	lsrs	r1, r3, #3
 8001c6a:	4653      	mov	r3, sl
 8001c6c:	075a      	lsls	r2, r3, #29
 8001c6e:	430a      	orrs	r2, r1
 8001c70:	08dc      	lsrs	r4, r3, #3
 8001c72:	e6c9      	b.n	8001a08 <__aeabi_dadd+0x39c>
 8001c74:	4660      	mov	r0, ip
 8001c76:	4654      	mov	r4, sl
 8001c78:	e6d4      	b.n	8001a24 <__aeabi_dadd+0x3b8>
 8001c7a:	08c0      	lsrs	r0, r0, #3
 8001c7c:	2a00      	cmp	r2, #0
 8001c7e:	d100      	bne.n	8001c82 <__aeabi_dadd+0x616>
 8001c80:	e6bf      	b.n	8001a02 <__aeabi_dadd+0x396>
 8001c82:	0762      	lsls	r2, r4, #29
 8001c84:	4310      	orrs	r0, r2
 8001c86:	2280      	movs	r2, #128	@ 0x80
 8001c88:	08e4      	lsrs	r4, r4, #3
 8001c8a:	0312      	lsls	r2, r2, #12
 8001c8c:	4214      	tst	r4, r2
 8001c8e:	d0cd      	beq.n	8001c2c <__aeabi_dadd+0x5c0>
 8001c90:	08dd      	lsrs	r5, r3, #3
 8001c92:	4215      	tst	r5, r2
 8001c94:	d1ca      	bne.n	8001c2c <__aeabi_dadd+0x5c0>
 8001c96:	4663      	mov	r3, ip
 8001c98:	08d8      	lsrs	r0, r3, #3
 8001c9a:	4653      	mov	r3, sl
 8001c9c:	075b      	lsls	r3, r3, #29
 8001c9e:	000e      	movs	r6, r1
 8001ca0:	002c      	movs	r4, r5
 8001ca2:	4318      	orrs	r0, r3
 8001ca4:	e7c2      	b.n	8001c2c <__aeabi_dadd+0x5c0>
 8001ca6:	4663      	mov	r3, ip
 8001ca8:	08d9      	lsrs	r1, r3, #3
 8001caa:	4653      	mov	r3, sl
 8001cac:	075a      	lsls	r2, r3, #29
 8001cae:	430a      	orrs	r2, r1
 8001cb0:	08dc      	lsrs	r4, r3, #3
 8001cb2:	e699      	b.n	80019e8 <__aeabi_dadd+0x37c>
 8001cb4:	4663      	mov	r3, ip
 8001cb6:	08d8      	lsrs	r0, r3, #3
 8001cb8:	4653      	mov	r3, sl
 8001cba:	075a      	lsls	r2, r3, #29
 8001cbc:	000e      	movs	r6, r1
 8001cbe:	4302      	orrs	r2, r0
 8001cc0:	08dc      	lsrs	r4, r3, #3
 8001cc2:	e6a1      	b.n	8001a08 <__aeabi_dadd+0x39c>
 8001cc4:	0011      	movs	r1, r2
 8001cc6:	0027      	movs	r7, r4
 8001cc8:	3920      	subs	r1, #32
 8001cca:	40cf      	lsrs	r7, r1
 8001ccc:	2a20      	cmp	r2, #32
 8001cce:	d003      	beq.n	8001cd8 <__aeabi_dadd+0x66c>
 8001cd0:	2140      	movs	r1, #64	@ 0x40
 8001cd2:	1a8a      	subs	r2, r1, r2
 8001cd4:	4094      	lsls	r4, r2
 8001cd6:	4320      	orrs	r0, r4
 8001cd8:	1e42      	subs	r2, r0, #1
 8001cda:	4190      	sbcs	r0, r2
 8001cdc:	0005      	movs	r5, r0
 8001cde:	433d      	orrs	r5, r7
 8001ce0:	e651      	b.n	8001986 <__aeabi_dadd+0x31a>
 8001ce2:	000c      	movs	r4, r1
 8001ce4:	2500      	movs	r5, #0
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	e558      	b.n	800179c <__aeabi_dadd+0x130>
 8001cea:	4460      	add	r0, ip
 8001cec:	4560      	cmp	r0, ip
 8001cee:	4192      	sbcs	r2, r2
 8001cf0:	4454      	add	r4, sl
 8001cf2:	4252      	negs	r2, r2
 8001cf4:	0005      	movs	r5, r0
 8001cf6:	18a4      	adds	r4, r4, r2
 8001cf8:	e73a      	b.n	8001b70 <__aeabi_dadd+0x504>
 8001cfa:	4653      	mov	r3, sl
 8001cfc:	075a      	lsls	r2, r3, #29
 8001cfe:	4663      	mov	r3, ip
 8001d00:	08d9      	lsrs	r1, r3, #3
 8001d02:	4653      	mov	r3, sl
 8001d04:	430a      	orrs	r2, r1
 8001d06:	08dc      	lsrs	r4, r3, #3
 8001d08:	e67e      	b.n	8001a08 <__aeabi_dadd+0x39c>
 8001d0a:	001a      	movs	r2, r3
 8001d0c:	001c      	movs	r4, r3
 8001d0e:	432a      	orrs	r2, r5
 8001d10:	d000      	beq.n	8001d14 <__aeabi_dadd+0x6a8>
 8001d12:	e6ab      	b.n	8001a6c <__aeabi_dadd+0x400>
 8001d14:	e6c1      	b.n	8001a9a <__aeabi_dadd+0x42e>
 8001d16:	2120      	movs	r1, #32
 8001d18:	2500      	movs	r5, #0
 8001d1a:	1a09      	subs	r1, r1, r0
 8001d1c:	e519      	b.n	8001752 <__aeabi_dadd+0xe6>
 8001d1e:	2200      	movs	r2, #0
 8001d20:	2500      	movs	r5, #0
 8001d22:	4c01      	ldr	r4, [pc, #4]	@ (8001d28 <__aeabi_dadd+0x6bc>)
 8001d24:	e53a      	b.n	800179c <__aeabi_dadd+0x130>
 8001d26:	46c0      	nop			@ (mov r8, r8)
 8001d28:	000007ff 	.word	0x000007ff
 8001d2c:	ff7fffff 	.word	0xff7fffff
 8001d30:	000007fe 	.word	0x000007fe

08001d34 <__aeabi_ddiv>:
 8001d34:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001d36:	46de      	mov	lr, fp
 8001d38:	4645      	mov	r5, r8
 8001d3a:	4657      	mov	r7, sl
 8001d3c:	464e      	mov	r6, r9
 8001d3e:	b5e0      	push	{r5, r6, r7, lr}
 8001d40:	b087      	sub	sp, #28
 8001d42:	9200      	str	r2, [sp, #0]
 8001d44:	9301      	str	r3, [sp, #4]
 8001d46:	030b      	lsls	r3, r1, #12
 8001d48:	0b1b      	lsrs	r3, r3, #12
 8001d4a:	469b      	mov	fp, r3
 8001d4c:	0fca      	lsrs	r2, r1, #31
 8001d4e:	004b      	lsls	r3, r1, #1
 8001d50:	0004      	movs	r4, r0
 8001d52:	4680      	mov	r8, r0
 8001d54:	0d5b      	lsrs	r3, r3, #21
 8001d56:	9202      	str	r2, [sp, #8]
 8001d58:	d100      	bne.n	8001d5c <__aeabi_ddiv+0x28>
 8001d5a:	e16a      	b.n	8002032 <__aeabi_ddiv+0x2fe>
 8001d5c:	4ad4      	ldr	r2, [pc, #848]	@ (80020b0 <__aeabi_ddiv+0x37c>)
 8001d5e:	4293      	cmp	r3, r2
 8001d60:	d100      	bne.n	8001d64 <__aeabi_ddiv+0x30>
 8001d62:	e18c      	b.n	800207e <__aeabi_ddiv+0x34a>
 8001d64:	4659      	mov	r1, fp
 8001d66:	0f42      	lsrs	r2, r0, #29
 8001d68:	00c9      	lsls	r1, r1, #3
 8001d6a:	430a      	orrs	r2, r1
 8001d6c:	2180      	movs	r1, #128	@ 0x80
 8001d6e:	0409      	lsls	r1, r1, #16
 8001d70:	4311      	orrs	r1, r2
 8001d72:	00c2      	lsls	r2, r0, #3
 8001d74:	4690      	mov	r8, r2
 8001d76:	4acf      	ldr	r2, [pc, #828]	@ (80020b4 <__aeabi_ddiv+0x380>)
 8001d78:	4689      	mov	r9, r1
 8001d7a:	4692      	mov	sl, r2
 8001d7c:	449a      	add	sl, r3
 8001d7e:	2300      	movs	r3, #0
 8001d80:	2400      	movs	r4, #0
 8001d82:	9303      	str	r3, [sp, #12]
 8001d84:	9e00      	ldr	r6, [sp, #0]
 8001d86:	9f01      	ldr	r7, [sp, #4]
 8001d88:	033b      	lsls	r3, r7, #12
 8001d8a:	0b1b      	lsrs	r3, r3, #12
 8001d8c:	469b      	mov	fp, r3
 8001d8e:	007b      	lsls	r3, r7, #1
 8001d90:	0030      	movs	r0, r6
 8001d92:	0d5b      	lsrs	r3, r3, #21
 8001d94:	0ffd      	lsrs	r5, r7, #31
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d100      	bne.n	8001d9c <__aeabi_ddiv+0x68>
 8001d9a:	e128      	b.n	8001fee <__aeabi_ddiv+0x2ba>
 8001d9c:	4ac4      	ldr	r2, [pc, #784]	@ (80020b0 <__aeabi_ddiv+0x37c>)
 8001d9e:	4293      	cmp	r3, r2
 8001da0:	d100      	bne.n	8001da4 <__aeabi_ddiv+0x70>
 8001da2:	e177      	b.n	8002094 <__aeabi_ddiv+0x360>
 8001da4:	4659      	mov	r1, fp
 8001da6:	0f72      	lsrs	r2, r6, #29
 8001da8:	00c9      	lsls	r1, r1, #3
 8001daa:	430a      	orrs	r2, r1
 8001dac:	2180      	movs	r1, #128	@ 0x80
 8001dae:	0409      	lsls	r1, r1, #16
 8001db0:	4311      	orrs	r1, r2
 8001db2:	468b      	mov	fp, r1
 8001db4:	49bf      	ldr	r1, [pc, #764]	@ (80020b4 <__aeabi_ddiv+0x380>)
 8001db6:	00f2      	lsls	r2, r6, #3
 8001db8:	468c      	mov	ip, r1
 8001dba:	4651      	mov	r1, sl
 8001dbc:	4463      	add	r3, ip
 8001dbe:	1acb      	subs	r3, r1, r3
 8001dc0:	469a      	mov	sl, r3
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	9e02      	ldr	r6, [sp, #8]
 8001dc6:	406e      	eors	r6, r5
 8001dc8:	2c0f      	cmp	r4, #15
 8001dca:	d827      	bhi.n	8001e1c <__aeabi_ddiv+0xe8>
 8001dcc:	49ba      	ldr	r1, [pc, #744]	@ (80020b8 <__aeabi_ddiv+0x384>)
 8001dce:	00a4      	lsls	r4, r4, #2
 8001dd0:	5909      	ldr	r1, [r1, r4]
 8001dd2:	468f      	mov	pc, r1
 8001dd4:	46cb      	mov	fp, r9
 8001dd6:	4642      	mov	r2, r8
 8001dd8:	9e02      	ldr	r6, [sp, #8]
 8001dda:	9b03      	ldr	r3, [sp, #12]
 8001ddc:	2b02      	cmp	r3, #2
 8001dde:	d016      	beq.n	8001e0e <__aeabi_ddiv+0xda>
 8001de0:	2b03      	cmp	r3, #3
 8001de2:	d100      	bne.n	8001de6 <__aeabi_ddiv+0xb2>
 8001de4:	e2a6      	b.n	8002334 <__aeabi_ddiv+0x600>
 8001de6:	2b01      	cmp	r3, #1
 8001de8:	d000      	beq.n	8001dec <__aeabi_ddiv+0xb8>
 8001dea:	e0df      	b.n	8001fac <__aeabi_ddiv+0x278>
 8001dec:	2200      	movs	r2, #0
 8001dee:	2300      	movs	r3, #0
 8001df0:	2400      	movs	r4, #0
 8001df2:	4690      	mov	r8, r2
 8001df4:	051b      	lsls	r3, r3, #20
 8001df6:	4323      	orrs	r3, r4
 8001df8:	07f6      	lsls	r6, r6, #31
 8001dfa:	4333      	orrs	r3, r6
 8001dfc:	4640      	mov	r0, r8
 8001dfe:	0019      	movs	r1, r3
 8001e00:	b007      	add	sp, #28
 8001e02:	bcf0      	pop	{r4, r5, r6, r7}
 8001e04:	46bb      	mov	fp, r7
 8001e06:	46b2      	mov	sl, r6
 8001e08:	46a9      	mov	r9, r5
 8001e0a:	46a0      	mov	r8, r4
 8001e0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001e0e:	2200      	movs	r2, #0
 8001e10:	2400      	movs	r4, #0
 8001e12:	4690      	mov	r8, r2
 8001e14:	4ba6      	ldr	r3, [pc, #664]	@ (80020b0 <__aeabi_ddiv+0x37c>)
 8001e16:	e7ed      	b.n	8001df4 <__aeabi_ddiv+0xc0>
 8001e18:	002e      	movs	r6, r5
 8001e1a:	e7df      	b.n	8001ddc <__aeabi_ddiv+0xa8>
 8001e1c:	45cb      	cmp	fp, r9
 8001e1e:	d200      	bcs.n	8001e22 <__aeabi_ddiv+0xee>
 8001e20:	e1d4      	b.n	80021cc <__aeabi_ddiv+0x498>
 8001e22:	d100      	bne.n	8001e26 <__aeabi_ddiv+0xf2>
 8001e24:	e1cf      	b.n	80021c6 <__aeabi_ddiv+0x492>
 8001e26:	2301      	movs	r3, #1
 8001e28:	425b      	negs	r3, r3
 8001e2a:	469c      	mov	ip, r3
 8001e2c:	4644      	mov	r4, r8
 8001e2e:	4648      	mov	r0, r9
 8001e30:	2700      	movs	r7, #0
 8001e32:	44e2      	add	sl, ip
 8001e34:	465b      	mov	r3, fp
 8001e36:	0e15      	lsrs	r5, r2, #24
 8001e38:	021b      	lsls	r3, r3, #8
 8001e3a:	431d      	orrs	r5, r3
 8001e3c:	0c19      	lsrs	r1, r3, #16
 8001e3e:	042b      	lsls	r3, r5, #16
 8001e40:	0212      	lsls	r2, r2, #8
 8001e42:	9500      	str	r5, [sp, #0]
 8001e44:	0c1d      	lsrs	r5, r3, #16
 8001e46:	4691      	mov	r9, r2
 8001e48:	9102      	str	r1, [sp, #8]
 8001e4a:	9503      	str	r5, [sp, #12]
 8001e4c:	f7fe fa06 	bl	800025c <__aeabi_uidivmod>
 8001e50:	0002      	movs	r2, r0
 8001e52:	436a      	muls	r2, r5
 8001e54:	040b      	lsls	r3, r1, #16
 8001e56:	0c21      	lsrs	r1, r4, #16
 8001e58:	4680      	mov	r8, r0
 8001e5a:	4319      	orrs	r1, r3
 8001e5c:	428a      	cmp	r2, r1
 8001e5e:	d909      	bls.n	8001e74 <__aeabi_ddiv+0x140>
 8001e60:	9d00      	ldr	r5, [sp, #0]
 8001e62:	2301      	movs	r3, #1
 8001e64:	46ac      	mov	ip, r5
 8001e66:	425b      	negs	r3, r3
 8001e68:	4461      	add	r1, ip
 8001e6a:	469c      	mov	ip, r3
 8001e6c:	44e0      	add	r8, ip
 8001e6e:	428d      	cmp	r5, r1
 8001e70:	d800      	bhi.n	8001e74 <__aeabi_ddiv+0x140>
 8001e72:	e1fb      	b.n	800226c <__aeabi_ddiv+0x538>
 8001e74:	1a88      	subs	r0, r1, r2
 8001e76:	9902      	ldr	r1, [sp, #8]
 8001e78:	f7fe f9f0 	bl	800025c <__aeabi_uidivmod>
 8001e7c:	9a03      	ldr	r2, [sp, #12]
 8001e7e:	0424      	lsls	r4, r4, #16
 8001e80:	4342      	muls	r2, r0
 8001e82:	0409      	lsls	r1, r1, #16
 8001e84:	0c24      	lsrs	r4, r4, #16
 8001e86:	0003      	movs	r3, r0
 8001e88:	430c      	orrs	r4, r1
 8001e8a:	42a2      	cmp	r2, r4
 8001e8c:	d906      	bls.n	8001e9c <__aeabi_ddiv+0x168>
 8001e8e:	9900      	ldr	r1, [sp, #0]
 8001e90:	3b01      	subs	r3, #1
 8001e92:	468c      	mov	ip, r1
 8001e94:	4464      	add	r4, ip
 8001e96:	42a1      	cmp	r1, r4
 8001e98:	d800      	bhi.n	8001e9c <__aeabi_ddiv+0x168>
 8001e9a:	e1e1      	b.n	8002260 <__aeabi_ddiv+0x52c>
 8001e9c:	1aa0      	subs	r0, r4, r2
 8001e9e:	4642      	mov	r2, r8
 8001ea0:	0412      	lsls	r2, r2, #16
 8001ea2:	431a      	orrs	r2, r3
 8001ea4:	4693      	mov	fp, r2
 8001ea6:	464b      	mov	r3, r9
 8001ea8:	4659      	mov	r1, fp
 8001eaa:	0c1b      	lsrs	r3, r3, #16
 8001eac:	001d      	movs	r5, r3
 8001eae:	9304      	str	r3, [sp, #16]
 8001eb0:	040b      	lsls	r3, r1, #16
 8001eb2:	4649      	mov	r1, r9
 8001eb4:	0409      	lsls	r1, r1, #16
 8001eb6:	0c09      	lsrs	r1, r1, #16
 8001eb8:	000c      	movs	r4, r1
 8001eba:	0c1b      	lsrs	r3, r3, #16
 8001ebc:	435c      	muls	r4, r3
 8001ebe:	0c12      	lsrs	r2, r2, #16
 8001ec0:	436b      	muls	r3, r5
 8001ec2:	4688      	mov	r8, r1
 8001ec4:	4351      	muls	r1, r2
 8001ec6:	436a      	muls	r2, r5
 8001ec8:	0c25      	lsrs	r5, r4, #16
 8001eca:	46ac      	mov	ip, r5
 8001ecc:	185b      	adds	r3, r3, r1
 8001ece:	4463      	add	r3, ip
 8001ed0:	4299      	cmp	r1, r3
 8001ed2:	d903      	bls.n	8001edc <__aeabi_ddiv+0x1a8>
 8001ed4:	2180      	movs	r1, #128	@ 0x80
 8001ed6:	0249      	lsls	r1, r1, #9
 8001ed8:	468c      	mov	ip, r1
 8001eda:	4462      	add	r2, ip
 8001edc:	0c19      	lsrs	r1, r3, #16
 8001ede:	0424      	lsls	r4, r4, #16
 8001ee0:	041b      	lsls	r3, r3, #16
 8001ee2:	0c24      	lsrs	r4, r4, #16
 8001ee4:	188a      	adds	r2, r1, r2
 8001ee6:	191c      	adds	r4, r3, r4
 8001ee8:	4290      	cmp	r0, r2
 8001eea:	d302      	bcc.n	8001ef2 <__aeabi_ddiv+0x1be>
 8001eec:	d116      	bne.n	8001f1c <__aeabi_ddiv+0x1e8>
 8001eee:	42a7      	cmp	r7, r4
 8001ef0:	d214      	bcs.n	8001f1c <__aeabi_ddiv+0x1e8>
 8001ef2:	465b      	mov	r3, fp
 8001ef4:	9d00      	ldr	r5, [sp, #0]
 8001ef6:	3b01      	subs	r3, #1
 8001ef8:	444f      	add	r7, r9
 8001efa:	9305      	str	r3, [sp, #20]
 8001efc:	454f      	cmp	r7, r9
 8001efe:	419b      	sbcs	r3, r3
 8001f00:	46ac      	mov	ip, r5
 8001f02:	425b      	negs	r3, r3
 8001f04:	4463      	add	r3, ip
 8001f06:	18c0      	adds	r0, r0, r3
 8001f08:	4285      	cmp	r5, r0
 8001f0a:	d300      	bcc.n	8001f0e <__aeabi_ddiv+0x1da>
 8001f0c:	e1a1      	b.n	8002252 <__aeabi_ddiv+0x51e>
 8001f0e:	4282      	cmp	r2, r0
 8001f10:	d900      	bls.n	8001f14 <__aeabi_ddiv+0x1e0>
 8001f12:	e1f6      	b.n	8002302 <__aeabi_ddiv+0x5ce>
 8001f14:	d100      	bne.n	8001f18 <__aeabi_ddiv+0x1e4>
 8001f16:	e1f1      	b.n	80022fc <__aeabi_ddiv+0x5c8>
 8001f18:	9b05      	ldr	r3, [sp, #20]
 8001f1a:	469b      	mov	fp, r3
 8001f1c:	1b3c      	subs	r4, r7, r4
 8001f1e:	42a7      	cmp	r7, r4
 8001f20:	41bf      	sbcs	r7, r7
 8001f22:	9d00      	ldr	r5, [sp, #0]
 8001f24:	1a80      	subs	r0, r0, r2
 8001f26:	427f      	negs	r7, r7
 8001f28:	1bc0      	subs	r0, r0, r7
 8001f2a:	4285      	cmp	r5, r0
 8001f2c:	d100      	bne.n	8001f30 <__aeabi_ddiv+0x1fc>
 8001f2e:	e1d0      	b.n	80022d2 <__aeabi_ddiv+0x59e>
 8001f30:	9902      	ldr	r1, [sp, #8]
 8001f32:	f7fe f993 	bl	800025c <__aeabi_uidivmod>
 8001f36:	9a03      	ldr	r2, [sp, #12]
 8001f38:	040b      	lsls	r3, r1, #16
 8001f3a:	4342      	muls	r2, r0
 8001f3c:	0c21      	lsrs	r1, r4, #16
 8001f3e:	0007      	movs	r7, r0
 8001f40:	4319      	orrs	r1, r3
 8001f42:	428a      	cmp	r2, r1
 8001f44:	d900      	bls.n	8001f48 <__aeabi_ddiv+0x214>
 8001f46:	e178      	b.n	800223a <__aeabi_ddiv+0x506>
 8001f48:	1a88      	subs	r0, r1, r2
 8001f4a:	9902      	ldr	r1, [sp, #8]
 8001f4c:	f7fe f986 	bl	800025c <__aeabi_uidivmod>
 8001f50:	9a03      	ldr	r2, [sp, #12]
 8001f52:	0424      	lsls	r4, r4, #16
 8001f54:	4342      	muls	r2, r0
 8001f56:	0409      	lsls	r1, r1, #16
 8001f58:	0c24      	lsrs	r4, r4, #16
 8001f5a:	0003      	movs	r3, r0
 8001f5c:	430c      	orrs	r4, r1
 8001f5e:	42a2      	cmp	r2, r4
 8001f60:	d900      	bls.n	8001f64 <__aeabi_ddiv+0x230>
 8001f62:	e15d      	b.n	8002220 <__aeabi_ddiv+0x4ec>
 8001f64:	4641      	mov	r1, r8
 8001f66:	1aa4      	subs	r4, r4, r2
 8001f68:	043a      	lsls	r2, r7, #16
 8001f6a:	431a      	orrs	r2, r3
 8001f6c:	9d04      	ldr	r5, [sp, #16]
 8001f6e:	0413      	lsls	r3, r2, #16
 8001f70:	0c1b      	lsrs	r3, r3, #16
 8001f72:	4359      	muls	r1, r3
 8001f74:	4647      	mov	r7, r8
 8001f76:	436b      	muls	r3, r5
 8001f78:	469c      	mov	ip, r3
 8001f7a:	0c10      	lsrs	r0, r2, #16
 8001f7c:	4347      	muls	r7, r0
 8001f7e:	0c0b      	lsrs	r3, r1, #16
 8001f80:	44bc      	add	ip, r7
 8001f82:	4463      	add	r3, ip
 8001f84:	4368      	muls	r0, r5
 8001f86:	429f      	cmp	r7, r3
 8001f88:	d903      	bls.n	8001f92 <__aeabi_ddiv+0x25e>
 8001f8a:	2580      	movs	r5, #128	@ 0x80
 8001f8c:	026d      	lsls	r5, r5, #9
 8001f8e:	46ac      	mov	ip, r5
 8001f90:	4460      	add	r0, ip
 8001f92:	0c1f      	lsrs	r7, r3, #16
 8001f94:	0409      	lsls	r1, r1, #16
 8001f96:	041b      	lsls	r3, r3, #16
 8001f98:	0c09      	lsrs	r1, r1, #16
 8001f9a:	183f      	adds	r7, r7, r0
 8001f9c:	185b      	adds	r3, r3, r1
 8001f9e:	42bc      	cmp	r4, r7
 8001fa0:	d200      	bcs.n	8001fa4 <__aeabi_ddiv+0x270>
 8001fa2:	e102      	b.n	80021aa <__aeabi_ddiv+0x476>
 8001fa4:	d100      	bne.n	8001fa8 <__aeabi_ddiv+0x274>
 8001fa6:	e0fd      	b.n	80021a4 <__aeabi_ddiv+0x470>
 8001fa8:	2301      	movs	r3, #1
 8001faa:	431a      	orrs	r2, r3
 8001fac:	4b43      	ldr	r3, [pc, #268]	@ (80020bc <__aeabi_ddiv+0x388>)
 8001fae:	4453      	add	r3, sl
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	dc00      	bgt.n	8001fb6 <__aeabi_ddiv+0x282>
 8001fb4:	e0ae      	b.n	8002114 <__aeabi_ddiv+0x3e0>
 8001fb6:	0751      	lsls	r1, r2, #29
 8001fb8:	d000      	beq.n	8001fbc <__aeabi_ddiv+0x288>
 8001fba:	e198      	b.n	80022ee <__aeabi_ddiv+0x5ba>
 8001fbc:	4659      	mov	r1, fp
 8001fbe:	01c9      	lsls	r1, r1, #7
 8001fc0:	d506      	bpl.n	8001fd0 <__aeabi_ddiv+0x29c>
 8001fc2:	4659      	mov	r1, fp
 8001fc4:	4b3e      	ldr	r3, [pc, #248]	@ (80020c0 <__aeabi_ddiv+0x38c>)
 8001fc6:	4019      	ands	r1, r3
 8001fc8:	2380      	movs	r3, #128	@ 0x80
 8001fca:	468b      	mov	fp, r1
 8001fcc:	00db      	lsls	r3, r3, #3
 8001fce:	4453      	add	r3, sl
 8001fd0:	493c      	ldr	r1, [pc, #240]	@ (80020c4 <__aeabi_ddiv+0x390>)
 8001fd2:	428b      	cmp	r3, r1
 8001fd4:	dd00      	ble.n	8001fd8 <__aeabi_ddiv+0x2a4>
 8001fd6:	e71a      	b.n	8001e0e <__aeabi_ddiv+0xda>
 8001fd8:	4659      	mov	r1, fp
 8001fda:	08d2      	lsrs	r2, r2, #3
 8001fdc:	0749      	lsls	r1, r1, #29
 8001fde:	4311      	orrs	r1, r2
 8001fe0:	465a      	mov	r2, fp
 8001fe2:	055b      	lsls	r3, r3, #21
 8001fe4:	0254      	lsls	r4, r2, #9
 8001fe6:	4688      	mov	r8, r1
 8001fe8:	0b24      	lsrs	r4, r4, #12
 8001fea:	0d5b      	lsrs	r3, r3, #21
 8001fec:	e702      	b.n	8001df4 <__aeabi_ddiv+0xc0>
 8001fee:	465a      	mov	r2, fp
 8001ff0:	9b00      	ldr	r3, [sp, #0]
 8001ff2:	431a      	orrs	r2, r3
 8001ff4:	d100      	bne.n	8001ff8 <__aeabi_ddiv+0x2c4>
 8001ff6:	e07e      	b.n	80020f6 <__aeabi_ddiv+0x3c2>
 8001ff8:	465b      	mov	r3, fp
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d100      	bne.n	8002000 <__aeabi_ddiv+0x2cc>
 8001ffe:	e100      	b.n	8002202 <__aeabi_ddiv+0x4ce>
 8002000:	4658      	mov	r0, fp
 8002002:	f001 fabb 	bl	800357c <__clzsi2>
 8002006:	0002      	movs	r2, r0
 8002008:	0003      	movs	r3, r0
 800200a:	3a0b      	subs	r2, #11
 800200c:	271d      	movs	r7, #29
 800200e:	9e00      	ldr	r6, [sp, #0]
 8002010:	1aba      	subs	r2, r7, r2
 8002012:	0019      	movs	r1, r3
 8002014:	4658      	mov	r0, fp
 8002016:	40d6      	lsrs	r6, r2
 8002018:	3908      	subs	r1, #8
 800201a:	4088      	lsls	r0, r1
 800201c:	0032      	movs	r2, r6
 800201e:	4302      	orrs	r2, r0
 8002020:	4693      	mov	fp, r2
 8002022:	9a00      	ldr	r2, [sp, #0]
 8002024:	408a      	lsls	r2, r1
 8002026:	4928      	ldr	r1, [pc, #160]	@ (80020c8 <__aeabi_ddiv+0x394>)
 8002028:	4453      	add	r3, sl
 800202a:	468a      	mov	sl, r1
 800202c:	449a      	add	sl, r3
 800202e:	2300      	movs	r3, #0
 8002030:	e6c8      	b.n	8001dc4 <__aeabi_ddiv+0x90>
 8002032:	465b      	mov	r3, fp
 8002034:	4303      	orrs	r3, r0
 8002036:	4699      	mov	r9, r3
 8002038:	d056      	beq.n	80020e8 <__aeabi_ddiv+0x3b4>
 800203a:	465b      	mov	r3, fp
 800203c:	2b00      	cmp	r3, #0
 800203e:	d100      	bne.n	8002042 <__aeabi_ddiv+0x30e>
 8002040:	e0cd      	b.n	80021de <__aeabi_ddiv+0x4aa>
 8002042:	4658      	mov	r0, fp
 8002044:	f001 fa9a 	bl	800357c <__clzsi2>
 8002048:	230b      	movs	r3, #11
 800204a:	425b      	negs	r3, r3
 800204c:	469c      	mov	ip, r3
 800204e:	0002      	movs	r2, r0
 8002050:	4484      	add	ip, r0
 8002052:	4666      	mov	r6, ip
 8002054:	231d      	movs	r3, #29
 8002056:	1b9b      	subs	r3, r3, r6
 8002058:	0026      	movs	r6, r4
 800205a:	0011      	movs	r1, r2
 800205c:	4658      	mov	r0, fp
 800205e:	40de      	lsrs	r6, r3
 8002060:	3908      	subs	r1, #8
 8002062:	4088      	lsls	r0, r1
 8002064:	0033      	movs	r3, r6
 8002066:	4303      	orrs	r3, r0
 8002068:	4699      	mov	r9, r3
 800206a:	0023      	movs	r3, r4
 800206c:	408b      	lsls	r3, r1
 800206e:	4698      	mov	r8, r3
 8002070:	4b16      	ldr	r3, [pc, #88]	@ (80020cc <__aeabi_ddiv+0x398>)
 8002072:	2400      	movs	r4, #0
 8002074:	1a9b      	subs	r3, r3, r2
 8002076:	469a      	mov	sl, r3
 8002078:	2300      	movs	r3, #0
 800207a:	9303      	str	r3, [sp, #12]
 800207c:	e682      	b.n	8001d84 <__aeabi_ddiv+0x50>
 800207e:	465a      	mov	r2, fp
 8002080:	4302      	orrs	r2, r0
 8002082:	4691      	mov	r9, r2
 8002084:	d12a      	bne.n	80020dc <__aeabi_ddiv+0x3a8>
 8002086:	2200      	movs	r2, #0
 8002088:	469a      	mov	sl, r3
 800208a:	2302      	movs	r3, #2
 800208c:	4690      	mov	r8, r2
 800208e:	2408      	movs	r4, #8
 8002090:	9303      	str	r3, [sp, #12]
 8002092:	e677      	b.n	8001d84 <__aeabi_ddiv+0x50>
 8002094:	465a      	mov	r2, fp
 8002096:	9b00      	ldr	r3, [sp, #0]
 8002098:	431a      	orrs	r2, r3
 800209a:	4b0d      	ldr	r3, [pc, #52]	@ (80020d0 <__aeabi_ddiv+0x39c>)
 800209c:	469c      	mov	ip, r3
 800209e:	44e2      	add	sl, ip
 80020a0:	2a00      	cmp	r2, #0
 80020a2:	d117      	bne.n	80020d4 <__aeabi_ddiv+0x3a0>
 80020a4:	2302      	movs	r3, #2
 80020a6:	431c      	orrs	r4, r3
 80020a8:	2300      	movs	r3, #0
 80020aa:	469b      	mov	fp, r3
 80020ac:	3302      	adds	r3, #2
 80020ae:	e689      	b.n	8001dc4 <__aeabi_ddiv+0x90>
 80020b0:	000007ff 	.word	0x000007ff
 80020b4:	fffffc01 	.word	0xfffffc01
 80020b8:	0800fc4c 	.word	0x0800fc4c
 80020bc:	000003ff 	.word	0x000003ff
 80020c0:	feffffff 	.word	0xfeffffff
 80020c4:	000007fe 	.word	0x000007fe
 80020c8:	000003f3 	.word	0x000003f3
 80020cc:	fffffc0d 	.word	0xfffffc0d
 80020d0:	fffff801 	.word	0xfffff801
 80020d4:	2303      	movs	r3, #3
 80020d6:	0032      	movs	r2, r6
 80020d8:	431c      	orrs	r4, r3
 80020da:	e673      	b.n	8001dc4 <__aeabi_ddiv+0x90>
 80020dc:	469a      	mov	sl, r3
 80020de:	2303      	movs	r3, #3
 80020e0:	46d9      	mov	r9, fp
 80020e2:	240c      	movs	r4, #12
 80020e4:	9303      	str	r3, [sp, #12]
 80020e6:	e64d      	b.n	8001d84 <__aeabi_ddiv+0x50>
 80020e8:	2300      	movs	r3, #0
 80020ea:	4698      	mov	r8, r3
 80020ec:	469a      	mov	sl, r3
 80020ee:	3301      	adds	r3, #1
 80020f0:	2404      	movs	r4, #4
 80020f2:	9303      	str	r3, [sp, #12]
 80020f4:	e646      	b.n	8001d84 <__aeabi_ddiv+0x50>
 80020f6:	2301      	movs	r3, #1
 80020f8:	431c      	orrs	r4, r3
 80020fa:	2300      	movs	r3, #0
 80020fc:	469b      	mov	fp, r3
 80020fe:	3301      	adds	r3, #1
 8002100:	e660      	b.n	8001dc4 <__aeabi_ddiv+0x90>
 8002102:	2300      	movs	r3, #0
 8002104:	2480      	movs	r4, #128	@ 0x80
 8002106:	4698      	mov	r8, r3
 8002108:	2600      	movs	r6, #0
 800210a:	4b92      	ldr	r3, [pc, #584]	@ (8002354 <__aeabi_ddiv+0x620>)
 800210c:	0324      	lsls	r4, r4, #12
 800210e:	e671      	b.n	8001df4 <__aeabi_ddiv+0xc0>
 8002110:	2201      	movs	r2, #1
 8002112:	4252      	negs	r2, r2
 8002114:	2101      	movs	r1, #1
 8002116:	1ac9      	subs	r1, r1, r3
 8002118:	2938      	cmp	r1, #56	@ 0x38
 800211a:	dd00      	ble.n	800211e <__aeabi_ddiv+0x3ea>
 800211c:	e666      	b.n	8001dec <__aeabi_ddiv+0xb8>
 800211e:	291f      	cmp	r1, #31
 8002120:	dc00      	bgt.n	8002124 <__aeabi_ddiv+0x3f0>
 8002122:	e0ab      	b.n	800227c <__aeabi_ddiv+0x548>
 8002124:	201f      	movs	r0, #31
 8002126:	4240      	negs	r0, r0
 8002128:	1ac3      	subs	r3, r0, r3
 800212a:	4658      	mov	r0, fp
 800212c:	40d8      	lsrs	r0, r3
 800212e:	0003      	movs	r3, r0
 8002130:	2920      	cmp	r1, #32
 8002132:	d004      	beq.n	800213e <__aeabi_ddiv+0x40a>
 8002134:	4658      	mov	r0, fp
 8002136:	4988      	ldr	r1, [pc, #544]	@ (8002358 <__aeabi_ddiv+0x624>)
 8002138:	4451      	add	r1, sl
 800213a:	4088      	lsls	r0, r1
 800213c:	4302      	orrs	r2, r0
 800213e:	1e51      	subs	r1, r2, #1
 8002140:	418a      	sbcs	r2, r1
 8002142:	431a      	orrs	r2, r3
 8002144:	2307      	movs	r3, #7
 8002146:	0019      	movs	r1, r3
 8002148:	2400      	movs	r4, #0
 800214a:	4011      	ands	r1, r2
 800214c:	4213      	tst	r3, r2
 800214e:	d00c      	beq.n	800216a <__aeabi_ddiv+0x436>
 8002150:	230f      	movs	r3, #15
 8002152:	4013      	ands	r3, r2
 8002154:	2b04      	cmp	r3, #4
 8002156:	d100      	bne.n	800215a <__aeabi_ddiv+0x426>
 8002158:	e0f9      	b.n	800234e <__aeabi_ddiv+0x61a>
 800215a:	1d11      	adds	r1, r2, #4
 800215c:	4291      	cmp	r1, r2
 800215e:	419b      	sbcs	r3, r3
 8002160:	000a      	movs	r2, r1
 8002162:	425b      	negs	r3, r3
 8002164:	0759      	lsls	r1, r3, #29
 8002166:	025b      	lsls	r3, r3, #9
 8002168:	0b1c      	lsrs	r4, r3, #12
 800216a:	08d2      	lsrs	r2, r2, #3
 800216c:	430a      	orrs	r2, r1
 800216e:	4690      	mov	r8, r2
 8002170:	2300      	movs	r3, #0
 8002172:	e63f      	b.n	8001df4 <__aeabi_ddiv+0xc0>
 8002174:	2480      	movs	r4, #128	@ 0x80
 8002176:	464b      	mov	r3, r9
 8002178:	0324      	lsls	r4, r4, #12
 800217a:	4223      	tst	r3, r4
 800217c:	d009      	beq.n	8002192 <__aeabi_ddiv+0x45e>
 800217e:	465b      	mov	r3, fp
 8002180:	4223      	tst	r3, r4
 8002182:	d106      	bne.n	8002192 <__aeabi_ddiv+0x45e>
 8002184:	431c      	orrs	r4, r3
 8002186:	0324      	lsls	r4, r4, #12
 8002188:	002e      	movs	r6, r5
 800218a:	4690      	mov	r8, r2
 800218c:	4b71      	ldr	r3, [pc, #452]	@ (8002354 <__aeabi_ddiv+0x620>)
 800218e:	0b24      	lsrs	r4, r4, #12
 8002190:	e630      	b.n	8001df4 <__aeabi_ddiv+0xc0>
 8002192:	2480      	movs	r4, #128	@ 0x80
 8002194:	464b      	mov	r3, r9
 8002196:	0324      	lsls	r4, r4, #12
 8002198:	431c      	orrs	r4, r3
 800219a:	0324      	lsls	r4, r4, #12
 800219c:	9e02      	ldr	r6, [sp, #8]
 800219e:	4b6d      	ldr	r3, [pc, #436]	@ (8002354 <__aeabi_ddiv+0x620>)
 80021a0:	0b24      	lsrs	r4, r4, #12
 80021a2:	e627      	b.n	8001df4 <__aeabi_ddiv+0xc0>
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d100      	bne.n	80021aa <__aeabi_ddiv+0x476>
 80021a8:	e700      	b.n	8001fac <__aeabi_ddiv+0x278>
 80021aa:	9800      	ldr	r0, [sp, #0]
 80021ac:	1e51      	subs	r1, r2, #1
 80021ae:	4684      	mov	ip, r0
 80021b0:	4464      	add	r4, ip
 80021b2:	4284      	cmp	r4, r0
 80021b4:	d200      	bcs.n	80021b8 <__aeabi_ddiv+0x484>
 80021b6:	e084      	b.n	80022c2 <__aeabi_ddiv+0x58e>
 80021b8:	42bc      	cmp	r4, r7
 80021ba:	d200      	bcs.n	80021be <__aeabi_ddiv+0x48a>
 80021bc:	e0ae      	b.n	800231c <__aeabi_ddiv+0x5e8>
 80021be:	d100      	bne.n	80021c2 <__aeabi_ddiv+0x48e>
 80021c0:	e0c1      	b.n	8002346 <__aeabi_ddiv+0x612>
 80021c2:	000a      	movs	r2, r1
 80021c4:	e6f0      	b.n	8001fa8 <__aeabi_ddiv+0x274>
 80021c6:	4542      	cmp	r2, r8
 80021c8:	d900      	bls.n	80021cc <__aeabi_ddiv+0x498>
 80021ca:	e62c      	b.n	8001e26 <__aeabi_ddiv+0xf2>
 80021cc:	464b      	mov	r3, r9
 80021ce:	07dc      	lsls	r4, r3, #31
 80021d0:	0858      	lsrs	r0, r3, #1
 80021d2:	4643      	mov	r3, r8
 80021d4:	085b      	lsrs	r3, r3, #1
 80021d6:	431c      	orrs	r4, r3
 80021d8:	4643      	mov	r3, r8
 80021da:	07df      	lsls	r7, r3, #31
 80021dc:	e62a      	b.n	8001e34 <__aeabi_ddiv+0x100>
 80021de:	f001 f9cd 	bl	800357c <__clzsi2>
 80021e2:	2315      	movs	r3, #21
 80021e4:	469c      	mov	ip, r3
 80021e6:	4484      	add	ip, r0
 80021e8:	0002      	movs	r2, r0
 80021ea:	4663      	mov	r3, ip
 80021ec:	3220      	adds	r2, #32
 80021ee:	2b1c      	cmp	r3, #28
 80021f0:	dc00      	bgt.n	80021f4 <__aeabi_ddiv+0x4c0>
 80021f2:	e72e      	b.n	8002052 <__aeabi_ddiv+0x31e>
 80021f4:	0023      	movs	r3, r4
 80021f6:	3808      	subs	r0, #8
 80021f8:	4083      	lsls	r3, r0
 80021fa:	4699      	mov	r9, r3
 80021fc:	2300      	movs	r3, #0
 80021fe:	4698      	mov	r8, r3
 8002200:	e736      	b.n	8002070 <__aeabi_ddiv+0x33c>
 8002202:	f001 f9bb 	bl	800357c <__clzsi2>
 8002206:	0002      	movs	r2, r0
 8002208:	0003      	movs	r3, r0
 800220a:	3215      	adds	r2, #21
 800220c:	3320      	adds	r3, #32
 800220e:	2a1c      	cmp	r2, #28
 8002210:	dc00      	bgt.n	8002214 <__aeabi_ddiv+0x4e0>
 8002212:	e6fb      	b.n	800200c <__aeabi_ddiv+0x2d8>
 8002214:	9900      	ldr	r1, [sp, #0]
 8002216:	3808      	subs	r0, #8
 8002218:	4081      	lsls	r1, r0
 800221a:	2200      	movs	r2, #0
 800221c:	468b      	mov	fp, r1
 800221e:	e702      	b.n	8002026 <__aeabi_ddiv+0x2f2>
 8002220:	9900      	ldr	r1, [sp, #0]
 8002222:	3b01      	subs	r3, #1
 8002224:	468c      	mov	ip, r1
 8002226:	4464      	add	r4, ip
 8002228:	42a1      	cmp	r1, r4
 800222a:	d900      	bls.n	800222e <__aeabi_ddiv+0x4fa>
 800222c:	e69a      	b.n	8001f64 <__aeabi_ddiv+0x230>
 800222e:	42a2      	cmp	r2, r4
 8002230:	d800      	bhi.n	8002234 <__aeabi_ddiv+0x500>
 8002232:	e697      	b.n	8001f64 <__aeabi_ddiv+0x230>
 8002234:	1e83      	subs	r3, r0, #2
 8002236:	4464      	add	r4, ip
 8002238:	e694      	b.n	8001f64 <__aeabi_ddiv+0x230>
 800223a:	46ac      	mov	ip, r5
 800223c:	4461      	add	r1, ip
 800223e:	3f01      	subs	r7, #1
 8002240:	428d      	cmp	r5, r1
 8002242:	d900      	bls.n	8002246 <__aeabi_ddiv+0x512>
 8002244:	e680      	b.n	8001f48 <__aeabi_ddiv+0x214>
 8002246:	428a      	cmp	r2, r1
 8002248:	d800      	bhi.n	800224c <__aeabi_ddiv+0x518>
 800224a:	e67d      	b.n	8001f48 <__aeabi_ddiv+0x214>
 800224c:	1e87      	subs	r7, r0, #2
 800224e:	4461      	add	r1, ip
 8002250:	e67a      	b.n	8001f48 <__aeabi_ddiv+0x214>
 8002252:	4285      	cmp	r5, r0
 8002254:	d000      	beq.n	8002258 <__aeabi_ddiv+0x524>
 8002256:	e65f      	b.n	8001f18 <__aeabi_ddiv+0x1e4>
 8002258:	45b9      	cmp	r9, r7
 800225a:	d900      	bls.n	800225e <__aeabi_ddiv+0x52a>
 800225c:	e65c      	b.n	8001f18 <__aeabi_ddiv+0x1e4>
 800225e:	e656      	b.n	8001f0e <__aeabi_ddiv+0x1da>
 8002260:	42a2      	cmp	r2, r4
 8002262:	d800      	bhi.n	8002266 <__aeabi_ddiv+0x532>
 8002264:	e61a      	b.n	8001e9c <__aeabi_ddiv+0x168>
 8002266:	1e83      	subs	r3, r0, #2
 8002268:	4464      	add	r4, ip
 800226a:	e617      	b.n	8001e9c <__aeabi_ddiv+0x168>
 800226c:	428a      	cmp	r2, r1
 800226e:	d800      	bhi.n	8002272 <__aeabi_ddiv+0x53e>
 8002270:	e600      	b.n	8001e74 <__aeabi_ddiv+0x140>
 8002272:	46ac      	mov	ip, r5
 8002274:	1e83      	subs	r3, r0, #2
 8002276:	4698      	mov	r8, r3
 8002278:	4461      	add	r1, ip
 800227a:	e5fb      	b.n	8001e74 <__aeabi_ddiv+0x140>
 800227c:	4837      	ldr	r0, [pc, #220]	@ (800235c <__aeabi_ddiv+0x628>)
 800227e:	0014      	movs	r4, r2
 8002280:	4450      	add	r0, sl
 8002282:	4082      	lsls	r2, r0
 8002284:	465b      	mov	r3, fp
 8002286:	0017      	movs	r7, r2
 8002288:	4083      	lsls	r3, r0
 800228a:	40cc      	lsrs	r4, r1
 800228c:	1e7a      	subs	r2, r7, #1
 800228e:	4197      	sbcs	r7, r2
 8002290:	4323      	orrs	r3, r4
 8002292:	433b      	orrs	r3, r7
 8002294:	001a      	movs	r2, r3
 8002296:	465b      	mov	r3, fp
 8002298:	40cb      	lsrs	r3, r1
 800229a:	0751      	lsls	r1, r2, #29
 800229c:	d009      	beq.n	80022b2 <__aeabi_ddiv+0x57e>
 800229e:	210f      	movs	r1, #15
 80022a0:	4011      	ands	r1, r2
 80022a2:	2904      	cmp	r1, #4
 80022a4:	d005      	beq.n	80022b2 <__aeabi_ddiv+0x57e>
 80022a6:	1d11      	adds	r1, r2, #4
 80022a8:	4291      	cmp	r1, r2
 80022aa:	4192      	sbcs	r2, r2
 80022ac:	4252      	negs	r2, r2
 80022ae:	189b      	adds	r3, r3, r2
 80022b0:	000a      	movs	r2, r1
 80022b2:	0219      	lsls	r1, r3, #8
 80022b4:	d400      	bmi.n	80022b8 <__aeabi_ddiv+0x584>
 80022b6:	e755      	b.n	8002164 <__aeabi_ddiv+0x430>
 80022b8:	2200      	movs	r2, #0
 80022ba:	2301      	movs	r3, #1
 80022bc:	2400      	movs	r4, #0
 80022be:	4690      	mov	r8, r2
 80022c0:	e598      	b.n	8001df4 <__aeabi_ddiv+0xc0>
 80022c2:	000a      	movs	r2, r1
 80022c4:	42bc      	cmp	r4, r7
 80022c6:	d000      	beq.n	80022ca <__aeabi_ddiv+0x596>
 80022c8:	e66e      	b.n	8001fa8 <__aeabi_ddiv+0x274>
 80022ca:	454b      	cmp	r3, r9
 80022cc:	d000      	beq.n	80022d0 <__aeabi_ddiv+0x59c>
 80022ce:	e66b      	b.n	8001fa8 <__aeabi_ddiv+0x274>
 80022d0:	e66c      	b.n	8001fac <__aeabi_ddiv+0x278>
 80022d2:	4b23      	ldr	r3, [pc, #140]	@ (8002360 <__aeabi_ddiv+0x62c>)
 80022d4:	4a23      	ldr	r2, [pc, #140]	@ (8002364 <__aeabi_ddiv+0x630>)
 80022d6:	4453      	add	r3, sl
 80022d8:	4592      	cmp	sl, r2
 80022da:	da00      	bge.n	80022de <__aeabi_ddiv+0x5aa>
 80022dc:	e718      	b.n	8002110 <__aeabi_ddiv+0x3dc>
 80022de:	2101      	movs	r1, #1
 80022e0:	4249      	negs	r1, r1
 80022e2:	1d0a      	adds	r2, r1, #4
 80022e4:	428a      	cmp	r2, r1
 80022e6:	4189      	sbcs	r1, r1
 80022e8:	4249      	negs	r1, r1
 80022ea:	448b      	add	fp, r1
 80022ec:	e666      	b.n	8001fbc <__aeabi_ddiv+0x288>
 80022ee:	210f      	movs	r1, #15
 80022f0:	4011      	ands	r1, r2
 80022f2:	2904      	cmp	r1, #4
 80022f4:	d100      	bne.n	80022f8 <__aeabi_ddiv+0x5c4>
 80022f6:	e661      	b.n	8001fbc <__aeabi_ddiv+0x288>
 80022f8:	0011      	movs	r1, r2
 80022fa:	e7f2      	b.n	80022e2 <__aeabi_ddiv+0x5ae>
 80022fc:	42bc      	cmp	r4, r7
 80022fe:	d800      	bhi.n	8002302 <__aeabi_ddiv+0x5ce>
 8002300:	e60a      	b.n	8001f18 <__aeabi_ddiv+0x1e4>
 8002302:	2302      	movs	r3, #2
 8002304:	425b      	negs	r3, r3
 8002306:	469c      	mov	ip, r3
 8002308:	9900      	ldr	r1, [sp, #0]
 800230a:	444f      	add	r7, r9
 800230c:	454f      	cmp	r7, r9
 800230e:	419b      	sbcs	r3, r3
 8002310:	44e3      	add	fp, ip
 8002312:	468c      	mov	ip, r1
 8002314:	425b      	negs	r3, r3
 8002316:	4463      	add	r3, ip
 8002318:	18c0      	adds	r0, r0, r3
 800231a:	e5ff      	b.n	8001f1c <__aeabi_ddiv+0x1e8>
 800231c:	4649      	mov	r1, r9
 800231e:	9d00      	ldr	r5, [sp, #0]
 8002320:	0048      	lsls	r0, r1, #1
 8002322:	4548      	cmp	r0, r9
 8002324:	4189      	sbcs	r1, r1
 8002326:	46ac      	mov	ip, r5
 8002328:	4249      	negs	r1, r1
 800232a:	4461      	add	r1, ip
 800232c:	4681      	mov	r9, r0
 800232e:	3a02      	subs	r2, #2
 8002330:	1864      	adds	r4, r4, r1
 8002332:	e7c7      	b.n	80022c4 <__aeabi_ddiv+0x590>
 8002334:	2480      	movs	r4, #128	@ 0x80
 8002336:	465b      	mov	r3, fp
 8002338:	0324      	lsls	r4, r4, #12
 800233a:	431c      	orrs	r4, r3
 800233c:	0324      	lsls	r4, r4, #12
 800233e:	4690      	mov	r8, r2
 8002340:	4b04      	ldr	r3, [pc, #16]	@ (8002354 <__aeabi_ddiv+0x620>)
 8002342:	0b24      	lsrs	r4, r4, #12
 8002344:	e556      	b.n	8001df4 <__aeabi_ddiv+0xc0>
 8002346:	4599      	cmp	r9, r3
 8002348:	d3e8      	bcc.n	800231c <__aeabi_ddiv+0x5e8>
 800234a:	000a      	movs	r2, r1
 800234c:	e7bd      	b.n	80022ca <__aeabi_ddiv+0x596>
 800234e:	2300      	movs	r3, #0
 8002350:	e708      	b.n	8002164 <__aeabi_ddiv+0x430>
 8002352:	46c0      	nop			@ (mov r8, r8)
 8002354:	000007ff 	.word	0x000007ff
 8002358:	0000043e 	.word	0x0000043e
 800235c:	0000041e 	.word	0x0000041e
 8002360:	000003ff 	.word	0x000003ff
 8002364:	fffffc02 	.word	0xfffffc02

08002368 <__eqdf2>:
 8002368:	b5f0      	push	{r4, r5, r6, r7, lr}
 800236a:	4657      	mov	r7, sl
 800236c:	46de      	mov	lr, fp
 800236e:	464e      	mov	r6, r9
 8002370:	4645      	mov	r5, r8
 8002372:	b5e0      	push	{r5, r6, r7, lr}
 8002374:	000d      	movs	r5, r1
 8002376:	0004      	movs	r4, r0
 8002378:	0fe8      	lsrs	r0, r5, #31
 800237a:	4683      	mov	fp, r0
 800237c:	0309      	lsls	r1, r1, #12
 800237e:	0fd8      	lsrs	r0, r3, #31
 8002380:	0b09      	lsrs	r1, r1, #12
 8002382:	4682      	mov	sl, r0
 8002384:	4819      	ldr	r0, [pc, #100]	@ (80023ec <__eqdf2+0x84>)
 8002386:	468c      	mov	ip, r1
 8002388:	031f      	lsls	r7, r3, #12
 800238a:	0069      	lsls	r1, r5, #1
 800238c:	005e      	lsls	r6, r3, #1
 800238e:	0d49      	lsrs	r1, r1, #21
 8002390:	0b3f      	lsrs	r7, r7, #12
 8002392:	0d76      	lsrs	r6, r6, #21
 8002394:	4281      	cmp	r1, r0
 8002396:	d018      	beq.n	80023ca <__eqdf2+0x62>
 8002398:	4286      	cmp	r6, r0
 800239a:	d00f      	beq.n	80023bc <__eqdf2+0x54>
 800239c:	2001      	movs	r0, #1
 800239e:	42b1      	cmp	r1, r6
 80023a0:	d10d      	bne.n	80023be <__eqdf2+0x56>
 80023a2:	45bc      	cmp	ip, r7
 80023a4:	d10b      	bne.n	80023be <__eqdf2+0x56>
 80023a6:	4294      	cmp	r4, r2
 80023a8:	d109      	bne.n	80023be <__eqdf2+0x56>
 80023aa:	45d3      	cmp	fp, sl
 80023ac:	d01c      	beq.n	80023e8 <__eqdf2+0x80>
 80023ae:	2900      	cmp	r1, #0
 80023b0:	d105      	bne.n	80023be <__eqdf2+0x56>
 80023b2:	4660      	mov	r0, ip
 80023b4:	4320      	orrs	r0, r4
 80023b6:	1e43      	subs	r3, r0, #1
 80023b8:	4198      	sbcs	r0, r3
 80023ba:	e000      	b.n	80023be <__eqdf2+0x56>
 80023bc:	2001      	movs	r0, #1
 80023be:	bcf0      	pop	{r4, r5, r6, r7}
 80023c0:	46bb      	mov	fp, r7
 80023c2:	46b2      	mov	sl, r6
 80023c4:	46a9      	mov	r9, r5
 80023c6:	46a0      	mov	r8, r4
 80023c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80023ca:	2001      	movs	r0, #1
 80023cc:	428e      	cmp	r6, r1
 80023ce:	d1f6      	bne.n	80023be <__eqdf2+0x56>
 80023d0:	4661      	mov	r1, ip
 80023d2:	4339      	orrs	r1, r7
 80023d4:	000f      	movs	r7, r1
 80023d6:	4317      	orrs	r7, r2
 80023d8:	4327      	orrs	r7, r4
 80023da:	d1f0      	bne.n	80023be <__eqdf2+0x56>
 80023dc:	465b      	mov	r3, fp
 80023de:	4652      	mov	r2, sl
 80023e0:	1a98      	subs	r0, r3, r2
 80023e2:	1e43      	subs	r3, r0, #1
 80023e4:	4198      	sbcs	r0, r3
 80023e6:	e7ea      	b.n	80023be <__eqdf2+0x56>
 80023e8:	2000      	movs	r0, #0
 80023ea:	e7e8      	b.n	80023be <__eqdf2+0x56>
 80023ec:	000007ff 	.word	0x000007ff

080023f0 <__gedf2>:
 80023f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80023f2:	4657      	mov	r7, sl
 80023f4:	464e      	mov	r6, r9
 80023f6:	4645      	mov	r5, r8
 80023f8:	46de      	mov	lr, fp
 80023fa:	b5e0      	push	{r5, r6, r7, lr}
 80023fc:	000d      	movs	r5, r1
 80023fe:	030f      	lsls	r7, r1, #12
 8002400:	0b39      	lsrs	r1, r7, #12
 8002402:	b083      	sub	sp, #12
 8002404:	0004      	movs	r4, r0
 8002406:	4680      	mov	r8, r0
 8002408:	9101      	str	r1, [sp, #4]
 800240a:	0058      	lsls	r0, r3, #1
 800240c:	0fe9      	lsrs	r1, r5, #31
 800240e:	4f31      	ldr	r7, [pc, #196]	@ (80024d4 <__gedf2+0xe4>)
 8002410:	0d40      	lsrs	r0, r0, #21
 8002412:	468c      	mov	ip, r1
 8002414:	006e      	lsls	r6, r5, #1
 8002416:	0319      	lsls	r1, r3, #12
 8002418:	4682      	mov	sl, r0
 800241a:	4691      	mov	r9, r2
 800241c:	0d76      	lsrs	r6, r6, #21
 800241e:	0b09      	lsrs	r1, r1, #12
 8002420:	0fd8      	lsrs	r0, r3, #31
 8002422:	42be      	cmp	r6, r7
 8002424:	d01f      	beq.n	8002466 <__gedf2+0x76>
 8002426:	45ba      	cmp	sl, r7
 8002428:	d00f      	beq.n	800244a <__gedf2+0x5a>
 800242a:	2e00      	cmp	r6, #0
 800242c:	d12f      	bne.n	800248e <__gedf2+0x9e>
 800242e:	4655      	mov	r5, sl
 8002430:	9e01      	ldr	r6, [sp, #4]
 8002432:	4334      	orrs	r4, r6
 8002434:	2d00      	cmp	r5, #0
 8002436:	d127      	bne.n	8002488 <__gedf2+0x98>
 8002438:	430a      	orrs	r2, r1
 800243a:	d03a      	beq.n	80024b2 <__gedf2+0xc2>
 800243c:	2c00      	cmp	r4, #0
 800243e:	d145      	bne.n	80024cc <__gedf2+0xdc>
 8002440:	2800      	cmp	r0, #0
 8002442:	d11a      	bne.n	800247a <__gedf2+0x8a>
 8002444:	2001      	movs	r0, #1
 8002446:	4240      	negs	r0, r0
 8002448:	e017      	b.n	800247a <__gedf2+0x8a>
 800244a:	4311      	orrs	r1, r2
 800244c:	d13b      	bne.n	80024c6 <__gedf2+0xd6>
 800244e:	2e00      	cmp	r6, #0
 8002450:	d102      	bne.n	8002458 <__gedf2+0x68>
 8002452:	9f01      	ldr	r7, [sp, #4]
 8002454:	4327      	orrs	r7, r4
 8002456:	d0f3      	beq.n	8002440 <__gedf2+0x50>
 8002458:	4584      	cmp	ip, r0
 800245a:	d109      	bne.n	8002470 <__gedf2+0x80>
 800245c:	4663      	mov	r3, ip
 800245e:	2b00      	cmp	r3, #0
 8002460:	d0f0      	beq.n	8002444 <__gedf2+0x54>
 8002462:	4660      	mov	r0, ip
 8002464:	e009      	b.n	800247a <__gedf2+0x8a>
 8002466:	9f01      	ldr	r7, [sp, #4]
 8002468:	4327      	orrs	r7, r4
 800246a:	d12c      	bne.n	80024c6 <__gedf2+0xd6>
 800246c:	45b2      	cmp	sl, r6
 800246e:	d024      	beq.n	80024ba <__gedf2+0xca>
 8002470:	4663      	mov	r3, ip
 8002472:	2002      	movs	r0, #2
 8002474:	3b01      	subs	r3, #1
 8002476:	4018      	ands	r0, r3
 8002478:	3801      	subs	r0, #1
 800247a:	b003      	add	sp, #12
 800247c:	bcf0      	pop	{r4, r5, r6, r7}
 800247e:	46bb      	mov	fp, r7
 8002480:	46b2      	mov	sl, r6
 8002482:	46a9      	mov	r9, r5
 8002484:	46a0      	mov	r8, r4
 8002486:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002488:	2c00      	cmp	r4, #0
 800248a:	d0d9      	beq.n	8002440 <__gedf2+0x50>
 800248c:	e7e4      	b.n	8002458 <__gedf2+0x68>
 800248e:	4654      	mov	r4, sl
 8002490:	2c00      	cmp	r4, #0
 8002492:	d0ed      	beq.n	8002470 <__gedf2+0x80>
 8002494:	4584      	cmp	ip, r0
 8002496:	d1eb      	bne.n	8002470 <__gedf2+0x80>
 8002498:	4556      	cmp	r6, sl
 800249a:	dce9      	bgt.n	8002470 <__gedf2+0x80>
 800249c:	dbde      	blt.n	800245c <__gedf2+0x6c>
 800249e:	9b01      	ldr	r3, [sp, #4]
 80024a0:	428b      	cmp	r3, r1
 80024a2:	d8e5      	bhi.n	8002470 <__gedf2+0x80>
 80024a4:	d1da      	bne.n	800245c <__gedf2+0x6c>
 80024a6:	45c8      	cmp	r8, r9
 80024a8:	d8e2      	bhi.n	8002470 <__gedf2+0x80>
 80024aa:	2000      	movs	r0, #0
 80024ac:	45c8      	cmp	r8, r9
 80024ae:	d2e4      	bcs.n	800247a <__gedf2+0x8a>
 80024b0:	e7d4      	b.n	800245c <__gedf2+0x6c>
 80024b2:	2000      	movs	r0, #0
 80024b4:	2c00      	cmp	r4, #0
 80024b6:	d0e0      	beq.n	800247a <__gedf2+0x8a>
 80024b8:	e7da      	b.n	8002470 <__gedf2+0x80>
 80024ba:	4311      	orrs	r1, r2
 80024bc:	d103      	bne.n	80024c6 <__gedf2+0xd6>
 80024be:	4584      	cmp	ip, r0
 80024c0:	d1d6      	bne.n	8002470 <__gedf2+0x80>
 80024c2:	2000      	movs	r0, #0
 80024c4:	e7d9      	b.n	800247a <__gedf2+0x8a>
 80024c6:	2002      	movs	r0, #2
 80024c8:	4240      	negs	r0, r0
 80024ca:	e7d6      	b.n	800247a <__gedf2+0x8a>
 80024cc:	4584      	cmp	ip, r0
 80024ce:	d0e6      	beq.n	800249e <__gedf2+0xae>
 80024d0:	e7ce      	b.n	8002470 <__gedf2+0x80>
 80024d2:	46c0      	nop			@ (mov r8, r8)
 80024d4:	000007ff 	.word	0x000007ff

080024d8 <__ledf2>:
 80024d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80024da:	4657      	mov	r7, sl
 80024dc:	464e      	mov	r6, r9
 80024de:	4645      	mov	r5, r8
 80024e0:	46de      	mov	lr, fp
 80024e2:	b5e0      	push	{r5, r6, r7, lr}
 80024e4:	000d      	movs	r5, r1
 80024e6:	030f      	lsls	r7, r1, #12
 80024e8:	0004      	movs	r4, r0
 80024ea:	4680      	mov	r8, r0
 80024ec:	0fe8      	lsrs	r0, r5, #31
 80024ee:	0b39      	lsrs	r1, r7, #12
 80024f0:	4684      	mov	ip, r0
 80024f2:	b083      	sub	sp, #12
 80024f4:	0058      	lsls	r0, r3, #1
 80024f6:	4f30      	ldr	r7, [pc, #192]	@ (80025b8 <__ledf2+0xe0>)
 80024f8:	0d40      	lsrs	r0, r0, #21
 80024fa:	9101      	str	r1, [sp, #4]
 80024fc:	031e      	lsls	r6, r3, #12
 80024fe:	0069      	lsls	r1, r5, #1
 8002500:	4682      	mov	sl, r0
 8002502:	4691      	mov	r9, r2
 8002504:	0d49      	lsrs	r1, r1, #21
 8002506:	0b36      	lsrs	r6, r6, #12
 8002508:	0fd8      	lsrs	r0, r3, #31
 800250a:	42b9      	cmp	r1, r7
 800250c:	d020      	beq.n	8002550 <__ledf2+0x78>
 800250e:	45ba      	cmp	sl, r7
 8002510:	d00f      	beq.n	8002532 <__ledf2+0x5a>
 8002512:	2900      	cmp	r1, #0
 8002514:	d12b      	bne.n	800256e <__ledf2+0x96>
 8002516:	9901      	ldr	r1, [sp, #4]
 8002518:	430c      	orrs	r4, r1
 800251a:	4651      	mov	r1, sl
 800251c:	2900      	cmp	r1, #0
 800251e:	d137      	bne.n	8002590 <__ledf2+0xb8>
 8002520:	4332      	orrs	r2, r6
 8002522:	d038      	beq.n	8002596 <__ledf2+0xbe>
 8002524:	2c00      	cmp	r4, #0
 8002526:	d144      	bne.n	80025b2 <__ledf2+0xda>
 8002528:	2800      	cmp	r0, #0
 800252a:	d119      	bne.n	8002560 <__ledf2+0x88>
 800252c:	2001      	movs	r0, #1
 800252e:	4240      	negs	r0, r0
 8002530:	e016      	b.n	8002560 <__ledf2+0x88>
 8002532:	4316      	orrs	r6, r2
 8002534:	d113      	bne.n	800255e <__ledf2+0x86>
 8002536:	2900      	cmp	r1, #0
 8002538:	d102      	bne.n	8002540 <__ledf2+0x68>
 800253a:	9f01      	ldr	r7, [sp, #4]
 800253c:	4327      	orrs	r7, r4
 800253e:	d0f3      	beq.n	8002528 <__ledf2+0x50>
 8002540:	4584      	cmp	ip, r0
 8002542:	d020      	beq.n	8002586 <__ledf2+0xae>
 8002544:	4663      	mov	r3, ip
 8002546:	2002      	movs	r0, #2
 8002548:	3b01      	subs	r3, #1
 800254a:	4018      	ands	r0, r3
 800254c:	3801      	subs	r0, #1
 800254e:	e007      	b.n	8002560 <__ledf2+0x88>
 8002550:	9f01      	ldr	r7, [sp, #4]
 8002552:	4327      	orrs	r7, r4
 8002554:	d103      	bne.n	800255e <__ledf2+0x86>
 8002556:	458a      	cmp	sl, r1
 8002558:	d1f4      	bne.n	8002544 <__ledf2+0x6c>
 800255a:	4316      	orrs	r6, r2
 800255c:	d01f      	beq.n	800259e <__ledf2+0xc6>
 800255e:	2002      	movs	r0, #2
 8002560:	b003      	add	sp, #12
 8002562:	bcf0      	pop	{r4, r5, r6, r7}
 8002564:	46bb      	mov	fp, r7
 8002566:	46b2      	mov	sl, r6
 8002568:	46a9      	mov	r9, r5
 800256a:	46a0      	mov	r8, r4
 800256c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800256e:	4654      	mov	r4, sl
 8002570:	2c00      	cmp	r4, #0
 8002572:	d0e7      	beq.n	8002544 <__ledf2+0x6c>
 8002574:	4584      	cmp	ip, r0
 8002576:	d1e5      	bne.n	8002544 <__ledf2+0x6c>
 8002578:	4551      	cmp	r1, sl
 800257a:	dce3      	bgt.n	8002544 <__ledf2+0x6c>
 800257c:	db03      	blt.n	8002586 <__ledf2+0xae>
 800257e:	9b01      	ldr	r3, [sp, #4]
 8002580:	42b3      	cmp	r3, r6
 8002582:	d8df      	bhi.n	8002544 <__ledf2+0x6c>
 8002584:	d00f      	beq.n	80025a6 <__ledf2+0xce>
 8002586:	4663      	mov	r3, ip
 8002588:	2b00      	cmp	r3, #0
 800258a:	d0cf      	beq.n	800252c <__ledf2+0x54>
 800258c:	4660      	mov	r0, ip
 800258e:	e7e7      	b.n	8002560 <__ledf2+0x88>
 8002590:	2c00      	cmp	r4, #0
 8002592:	d0c9      	beq.n	8002528 <__ledf2+0x50>
 8002594:	e7d4      	b.n	8002540 <__ledf2+0x68>
 8002596:	2000      	movs	r0, #0
 8002598:	2c00      	cmp	r4, #0
 800259a:	d0e1      	beq.n	8002560 <__ledf2+0x88>
 800259c:	e7d2      	b.n	8002544 <__ledf2+0x6c>
 800259e:	4584      	cmp	ip, r0
 80025a0:	d1d0      	bne.n	8002544 <__ledf2+0x6c>
 80025a2:	2000      	movs	r0, #0
 80025a4:	e7dc      	b.n	8002560 <__ledf2+0x88>
 80025a6:	45c8      	cmp	r8, r9
 80025a8:	d8cc      	bhi.n	8002544 <__ledf2+0x6c>
 80025aa:	2000      	movs	r0, #0
 80025ac:	45c8      	cmp	r8, r9
 80025ae:	d2d7      	bcs.n	8002560 <__ledf2+0x88>
 80025b0:	e7e9      	b.n	8002586 <__ledf2+0xae>
 80025b2:	4584      	cmp	ip, r0
 80025b4:	d0e3      	beq.n	800257e <__ledf2+0xa6>
 80025b6:	e7c5      	b.n	8002544 <__ledf2+0x6c>
 80025b8:	000007ff 	.word	0x000007ff

080025bc <__aeabi_dmul>:
 80025bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80025be:	4657      	mov	r7, sl
 80025c0:	46de      	mov	lr, fp
 80025c2:	464e      	mov	r6, r9
 80025c4:	4645      	mov	r5, r8
 80025c6:	b5e0      	push	{r5, r6, r7, lr}
 80025c8:	001f      	movs	r7, r3
 80025ca:	030b      	lsls	r3, r1, #12
 80025cc:	0b1b      	lsrs	r3, r3, #12
 80025ce:	0016      	movs	r6, r2
 80025d0:	469a      	mov	sl, r3
 80025d2:	0fca      	lsrs	r2, r1, #31
 80025d4:	004b      	lsls	r3, r1, #1
 80025d6:	0004      	movs	r4, r0
 80025d8:	4693      	mov	fp, r2
 80025da:	b087      	sub	sp, #28
 80025dc:	0d5b      	lsrs	r3, r3, #21
 80025de:	d100      	bne.n	80025e2 <__aeabi_dmul+0x26>
 80025e0:	e0d5      	b.n	800278e <__aeabi_dmul+0x1d2>
 80025e2:	4abb      	ldr	r2, [pc, #748]	@ (80028d0 <__aeabi_dmul+0x314>)
 80025e4:	4293      	cmp	r3, r2
 80025e6:	d100      	bne.n	80025ea <__aeabi_dmul+0x2e>
 80025e8:	e0f8      	b.n	80027dc <__aeabi_dmul+0x220>
 80025ea:	4651      	mov	r1, sl
 80025ec:	0f42      	lsrs	r2, r0, #29
 80025ee:	00c9      	lsls	r1, r1, #3
 80025f0:	430a      	orrs	r2, r1
 80025f2:	2180      	movs	r1, #128	@ 0x80
 80025f4:	0409      	lsls	r1, r1, #16
 80025f6:	4311      	orrs	r1, r2
 80025f8:	00c2      	lsls	r2, r0, #3
 80025fa:	4691      	mov	r9, r2
 80025fc:	4ab5      	ldr	r2, [pc, #724]	@ (80028d4 <__aeabi_dmul+0x318>)
 80025fe:	468a      	mov	sl, r1
 8002600:	189d      	adds	r5, r3, r2
 8002602:	2300      	movs	r3, #0
 8002604:	4698      	mov	r8, r3
 8002606:	9302      	str	r3, [sp, #8]
 8002608:	033c      	lsls	r4, r7, #12
 800260a:	007b      	lsls	r3, r7, #1
 800260c:	0ffa      	lsrs	r2, r7, #31
 800260e:	0030      	movs	r0, r6
 8002610:	0b24      	lsrs	r4, r4, #12
 8002612:	0d5b      	lsrs	r3, r3, #21
 8002614:	9200      	str	r2, [sp, #0]
 8002616:	d100      	bne.n	800261a <__aeabi_dmul+0x5e>
 8002618:	e096      	b.n	8002748 <__aeabi_dmul+0x18c>
 800261a:	4aad      	ldr	r2, [pc, #692]	@ (80028d0 <__aeabi_dmul+0x314>)
 800261c:	4293      	cmp	r3, r2
 800261e:	d031      	beq.n	8002684 <__aeabi_dmul+0xc8>
 8002620:	0f72      	lsrs	r2, r6, #29
 8002622:	00e4      	lsls	r4, r4, #3
 8002624:	4322      	orrs	r2, r4
 8002626:	2480      	movs	r4, #128	@ 0x80
 8002628:	0424      	lsls	r4, r4, #16
 800262a:	4314      	orrs	r4, r2
 800262c:	4aa9      	ldr	r2, [pc, #676]	@ (80028d4 <__aeabi_dmul+0x318>)
 800262e:	00f0      	lsls	r0, r6, #3
 8002630:	4694      	mov	ip, r2
 8002632:	4463      	add	r3, ip
 8002634:	195b      	adds	r3, r3, r5
 8002636:	1c5a      	adds	r2, r3, #1
 8002638:	9201      	str	r2, [sp, #4]
 800263a:	4642      	mov	r2, r8
 800263c:	2600      	movs	r6, #0
 800263e:	2a0a      	cmp	r2, #10
 8002640:	dc42      	bgt.n	80026c8 <__aeabi_dmul+0x10c>
 8002642:	465a      	mov	r2, fp
 8002644:	9900      	ldr	r1, [sp, #0]
 8002646:	404a      	eors	r2, r1
 8002648:	4693      	mov	fp, r2
 800264a:	4642      	mov	r2, r8
 800264c:	2a02      	cmp	r2, #2
 800264e:	dc32      	bgt.n	80026b6 <__aeabi_dmul+0xfa>
 8002650:	3a01      	subs	r2, #1
 8002652:	2a01      	cmp	r2, #1
 8002654:	d900      	bls.n	8002658 <__aeabi_dmul+0x9c>
 8002656:	e149      	b.n	80028ec <__aeabi_dmul+0x330>
 8002658:	2e02      	cmp	r6, #2
 800265a:	d100      	bne.n	800265e <__aeabi_dmul+0xa2>
 800265c:	e0ca      	b.n	80027f4 <__aeabi_dmul+0x238>
 800265e:	2e01      	cmp	r6, #1
 8002660:	d13d      	bne.n	80026de <__aeabi_dmul+0x122>
 8002662:	2300      	movs	r3, #0
 8002664:	2400      	movs	r4, #0
 8002666:	2200      	movs	r2, #0
 8002668:	0010      	movs	r0, r2
 800266a:	465a      	mov	r2, fp
 800266c:	051b      	lsls	r3, r3, #20
 800266e:	4323      	orrs	r3, r4
 8002670:	07d2      	lsls	r2, r2, #31
 8002672:	4313      	orrs	r3, r2
 8002674:	0019      	movs	r1, r3
 8002676:	b007      	add	sp, #28
 8002678:	bcf0      	pop	{r4, r5, r6, r7}
 800267a:	46bb      	mov	fp, r7
 800267c:	46b2      	mov	sl, r6
 800267e:	46a9      	mov	r9, r5
 8002680:	46a0      	mov	r8, r4
 8002682:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002684:	4b92      	ldr	r3, [pc, #584]	@ (80028d0 <__aeabi_dmul+0x314>)
 8002686:	4326      	orrs	r6, r4
 8002688:	18eb      	adds	r3, r5, r3
 800268a:	2e00      	cmp	r6, #0
 800268c:	d100      	bne.n	8002690 <__aeabi_dmul+0xd4>
 800268e:	e0bb      	b.n	8002808 <__aeabi_dmul+0x24c>
 8002690:	2203      	movs	r2, #3
 8002692:	4641      	mov	r1, r8
 8002694:	4311      	orrs	r1, r2
 8002696:	465a      	mov	r2, fp
 8002698:	4688      	mov	r8, r1
 800269a:	9900      	ldr	r1, [sp, #0]
 800269c:	404a      	eors	r2, r1
 800269e:	2180      	movs	r1, #128	@ 0x80
 80026a0:	0109      	lsls	r1, r1, #4
 80026a2:	468c      	mov	ip, r1
 80026a4:	0029      	movs	r1, r5
 80026a6:	4461      	add	r1, ip
 80026a8:	9101      	str	r1, [sp, #4]
 80026aa:	4641      	mov	r1, r8
 80026ac:	290a      	cmp	r1, #10
 80026ae:	dd00      	ble.n	80026b2 <__aeabi_dmul+0xf6>
 80026b0:	e233      	b.n	8002b1a <__aeabi_dmul+0x55e>
 80026b2:	4693      	mov	fp, r2
 80026b4:	2603      	movs	r6, #3
 80026b6:	4642      	mov	r2, r8
 80026b8:	2701      	movs	r7, #1
 80026ba:	4097      	lsls	r7, r2
 80026bc:	21a6      	movs	r1, #166	@ 0xa6
 80026be:	003a      	movs	r2, r7
 80026c0:	00c9      	lsls	r1, r1, #3
 80026c2:	400a      	ands	r2, r1
 80026c4:	420f      	tst	r7, r1
 80026c6:	d031      	beq.n	800272c <__aeabi_dmul+0x170>
 80026c8:	9e02      	ldr	r6, [sp, #8]
 80026ca:	2e02      	cmp	r6, #2
 80026cc:	d100      	bne.n	80026d0 <__aeabi_dmul+0x114>
 80026ce:	e235      	b.n	8002b3c <__aeabi_dmul+0x580>
 80026d0:	2e03      	cmp	r6, #3
 80026d2:	d100      	bne.n	80026d6 <__aeabi_dmul+0x11a>
 80026d4:	e1d2      	b.n	8002a7c <__aeabi_dmul+0x4c0>
 80026d6:	4654      	mov	r4, sl
 80026d8:	4648      	mov	r0, r9
 80026da:	2e01      	cmp	r6, #1
 80026dc:	d0c1      	beq.n	8002662 <__aeabi_dmul+0xa6>
 80026de:	9a01      	ldr	r2, [sp, #4]
 80026e0:	4b7d      	ldr	r3, [pc, #500]	@ (80028d8 <__aeabi_dmul+0x31c>)
 80026e2:	4694      	mov	ip, r2
 80026e4:	4463      	add	r3, ip
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	dc00      	bgt.n	80026ec <__aeabi_dmul+0x130>
 80026ea:	e0c0      	b.n	800286e <__aeabi_dmul+0x2b2>
 80026ec:	0742      	lsls	r2, r0, #29
 80026ee:	d009      	beq.n	8002704 <__aeabi_dmul+0x148>
 80026f0:	220f      	movs	r2, #15
 80026f2:	4002      	ands	r2, r0
 80026f4:	2a04      	cmp	r2, #4
 80026f6:	d005      	beq.n	8002704 <__aeabi_dmul+0x148>
 80026f8:	1d02      	adds	r2, r0, #4
 80026fa:	4282      	cmp	r2, r0
 80026fc:	4180      	sbcs	r0, r0
 80026fe:	4240      	negs	r0, r0
 8002700:	1824      	adds	r4, r4, r0
 8002702:	0010      	movs	r0, r2
 8002704:	01e2      	lsls	r2, r4, #7
 8002706:	d506      	bpl.n	8002716 <__aeabi_dmul+0x15a>
 8002708:	4b74      	ldr	r3, [pc, #464]	@ (80028dc <__aeabi_dmul+0x320>)
 800270a:	9a01      	ldr	r2, [sp, #4]
 800270c:	401c      	ands	r4, r3
 800270e:	2380      	movs	r3, #128	@ 0x80
 8002710:	4694      	mov	ip, r2
 8002712:	00db      	lsls	r3, r3, #3
 8002714:	4463      	add	r3, ip
 8002716:	4a72      	ldr	r2, [pc, #456]	@ (80028e0 <__aeabi_dmul+0x324>)
 8002718:	4293      	cmp	r3, r2
 800271a:	dc6b      	bgt.n	80027f4 <__aeabi_dmul+0x238>
 800271c:	0762      	lsls	r2, r4, #29
 800271e:	08c0      	lsrs	r0, r0, #3
 8002720:	0264      	lsls	r4, r4, #9
 8002722:	055b      	lsls	r3, r3, #21
 8002724:	4302      	orrs	r2, r0
 8002726:	0b24      	lsrs	r4, r4, #12
 8002728:	0d5b      	lsrs	r3, r3, #21
 800272a:	e79d      	b.n	8002668 <__aeabi_dmul+0xac>
 800272c:	2190      	movs	r1, #144	@ 0x90
 800272e:	0089      	lsls	r1, r1, #2
 8002730:	420f      	tst	r7, r1
 8002732:	d163      	bne.n	80027fc <__aeabi_dmul+0x240>
 8002734:	2288      	movs	r2, #136	@ 0x88
 8002736:	423a      	tst	r2, r7
 8002738:	d100      	bne.n	800273c <__aeabi_dmul+0x180>
 800273a:	e0d7      	b.n	80028ec <__aeabi_dmul+0x330>
 800273c:	9b00      	ldr	r3, [sp, #0]
 800273e:	46a2      	mov	sl, r4
 8002740:	469b      	mov	fp, r3
 8002742:	4681      	mov	r9, r0
 8002744:	9602      	str	r6, [sp, #8]
 8002746:	e7bf      	b.n	80026c8 <__aeabi_dmul+0x10c>
 8002748:	0023      	movs	r3, r4
 800274a:	4333      	orrs	r3, r6
 800274c:	d100      	bne.n	8002750 <__aeabi_dmul+0x194>
 800274e:	e07f      	b.n	8002850 <__aeabi_dmul+0x294>
 8002750:	2c00      	cmp	r4, #0
 8002752:	d100      	bne.n	8002756 <__aeabi_dmul+0x19a>
 8002754:	e1ad      	b.n	8002ab2 <__aeabi_dmul+0x4f6>
 8002756:	0020      	movs	r0, r4
 8002758:	f000 ff10 	bl	800357c <__clzsi2>
 800275c:	0002      	movs	r2, r0
 800275e:	0003      	movs	r3, r0
 8002760:	3a0b      	subs	r2, #11
 8002762:	201d      	movs	r0, #29
 8002764:	0019      	movs	r1, r3
 8002766:	1a82      	subs	r2, r0, r2
 8002768:	0030      	movs	r0, r6
 800276a:	3908      	subs	r1, #8
 800276c:	40d0      	lsrs	r0, r2
 800276e:	408c      	lsls	r4, r1
 8002770:	4304      	orrs	r4, r0
 8002772:	0030      	movs	r0, r6
 8002774:	4088      	lsls	r0, r1
 8002776:	4a5b      	ldr	r2, [pc, #364]	@ (80028e4 <__aeabi_dmul+0x328>)
 8002778:	1aeb      	subs	r3, r5, r3
 800277a:	4694      	mov	ip, r2
 800277c:	4463      	add	r3, ip
 800277e:	1c5a      	adds	r2, r3, #1
 8002780:	9201      	str	r2, [sp, #4]
 8002782:	4642      	mov	r2, r8
 8002784:	2600      	movs	r6, #0
 8002786:	2a0a      	cmp	r2, #10
 8002788:	dc00      	bgt.n	800278c <__aeabi_dmul+0x1d0>
 800278a:	e75a      	b.n	8002642 <__aeabi_dmul+0x86>
 800278c:	e79c      	b.n	80026c8 <__aeabi_dmul+0x10c>
 800278e:	4653      	mov	r3, sl
 8002790:	4303      	orrs	r3, r0
 8002792:	4699      	mov	r9, r3
 8002794:	d054      	beq.n	8002840 <__aeabi_dmul+0x284>
 8002796:	4653      	mov	r3, sl
 8002798:	2b00      	cmp	r3, #0
 800279a:	d100      	bne.n	800279e <__aeabi_dmul+0x1e2>
 800279c:	e177      	b.n	8002a8e <__aeabi_dmul+0x4d2>
 800279e:	4650      	mov	r0, sl
 80027a0:	f000 feec 	bl	800357c <__clzsi2>
 80027a4:	230b      	movs	r3, #11
 80027a6:	425b      	negs	r3, r3
 80027a8:	469c      	mov	ip, r3
 80027aa:	0002      	movs	r2, r0
 80027ac:	4484      	add	ip, r0
 80027ae:	0011      	movs	r1, r2
 80027b0:	4650      	mov	r0, sl
 80027b2:	3908      	subs	r1, #8
 80027b4:	4088      	lsls	r0, r1
 80027b6:	231d      	movs	r3, #29
 80027b8:	4680      	mov	r8, r0
 80027ba:	4660      	mov	r0, ip
 80027bc:	1a1b      	subs	r3, r3, r0
 80027be:	0020      	movs	r0, r4
 80027c0:	40d8      	lsrs	r0, r3
 80027c2:	0003      	movs	r3, r0
 80027c4:	4640      	mov	r0, r8
 80027c6:	4303      	orrs	r3, r0
 80027c8:	469a      	mov	sl, r3
 80027ca:	0023      	movs	r3, r4
 80027cc:	408b      	lsls	r3, r1
 80027ce:	4699      	mov	r9, r3
 80027d0:	2300      	movs	r3, #0
 80027d2:	4d44      	ldr	r5, [pc, #272]	@ (80028e4 <__aeabi_dmul+0x328>)
 80027d4:	4698      	mov	r8, r3
 80027d6:	1aad      	subs	r5, r5, r2
 80027d8:	9302      	str	r3, [sp, #8]
 80027da:	e715      	b.n	8002608 <__aeabi_dmul+0x4c>
 80027dc:	4652      	mov	r2, sl
 80027de:	4302      	orrs	r2, r0
 80027e0:	4691      	mov	r9, r2
 80027e2:	d126      	bne.n	8002832 <__aeabi_dmul+0x276>
 80027e4:	2200      	movs	r2, #0
 80027e6:	001d      	movs	r5, r3
 80027e8:	2302      	movs	r3, #2
 80027ea:	4692      	mov	sl, r2
 80027ec:	3208      	adds	r2, #8
 80027ee:	4690      	mov	r8, r2
 80027f0:	9302      	str	r3, [sp, #8]
 80027f2:	e709      	b.n	8002608 <__aeabi_dmul+0x4c>
 80027f4:	2400      	movs	r4, #0
 80027f6:	2200      	movs	r2, #0
 80027f8:	4b35      	ldr	r3, [pc, #212]	@ (80028d0 <__aeabi_dmul+0x314>)
 80027fa:	e735      	b.n	8002668 <__aeabi_dmul+0xac>
 80027fc:	2300      	movs	r3, #0
 80027fe:	2480      	movs	r4, #128	@ 0x80
 8002800:	469b      	mov	fp, r3
 8002802:	0324      	lsls	r4, r4, #12
 8002804:	4b32      	ldr	r3, [pc, #200]	@ (80028d0 <__aeabi_dmul+0x314>)
 8002806:	e72f      	b.n	8002668 <__aeabi_dmul+0xac>
 8002808:	2202      	movs	r2, #2
 800280a:	4641      	mov	r1, r8
 800280c:	4311      	orrs	r1, r2
 800280e:	2280      	movs	r2, #128	@ 0x80
 8002810:	0112      	lsls	r2, r2, #4
 8002812:	4694      	mov	ip, r2
 8002814:	002a      	movs	r2, r5
 8002816:	4462      	add	r2, ip
 8002818:	4688      	mov	r8, r1
 800281a:	9201      	str	r2, [sp, #4]
 800281c:	290a      	cmp	r1, #10
 800281e:	dd00      	ble.n	8002822 <__aeabi_dmul+0x266>
 8002820:	e752      	b.n	80026c8 <__aeabi_dmul+0x10c>
 8002822:	465a      	mov	r2, fp
 8002824:	2000      	movs	r0, #0
 8002826:	9900      	ldr	r1, [sp, #0]
 8002828:	0004      	movs	r4, r0
 800282a:	404a      	eors	r2, r1
 800282c:	4693      	mov	fp, r2
 800282e:	2602      	movs	r6, #2
 8002830:	e70b      	b.n	800264a <__aeabi_dmul+0x8e>
 8002832:	220c      	movs	r2, #12
 8002834:	001d      	movs	r5, r3
 8002836:	2303      	movs	r3, #3
 8002838:	4681      	mov	r9, r0
 800283a:	4690      	mov	r8, r2
 800283c:	9302      	str	r3, [sp, #8]
 800283e:	e6e3      	b.n	8002608 <__aeabi_dmul+0x4c>
 8002840:	2300      	movs	r3, #0
 8002842:	469a      	mov	sl, r3
 8002844:	3304      	adds	r3, #4
 8002846:	4698      	mov	r8, r3
 8002848:	3b03      	subs	r3, #3
 800284a:	2500      	movs	r5, #0
 800284c:	9302      	str	r3, [sp, #8]
 800284e:	e6db      	b.n	8002608 <__aeabi_dmul+0x4c>
 8002850:	4642      	mov	r2, r8
 8002852:	3301      	adds	r3, #1
 8002854:	431a      	orrs	r2, r3
 8002856:	002b      	movs	r3, r5
 8002858:	4690      	mov	r8, r2
 800285a:	1c5a      	adds	r2, r3, #1
 800285c:	9201      	str	r2, [sp, #4]
 800285e:	4642      	mov	r2, r8
 8002860:	2400      	movs	r4, #0
 8002862:	2000      	movs	r0, #0
 8002864:	2601      	movs	r6, #1
 8002866:	2a0a      	cmp	r2, #10
 8002868:	dc00      	bgt.n	800286c <__aeabi_dmul+0x2b0>
 800286a:	e6ea      	b.n	8002642 <__aeabi_dmul+0x86>
 800286c:	e72c      	b.n	80026c8 <__aeabi_dmul+0x10c>
 800286e:	2201      	movs	r2, #1
 8002870:	1ad2      	subs	r2, r2, r3
 8002872:	2a38      	cmp	r2, #56	@ 0x38
 8002874:	dd00      	ble.n	8002878 <__aeabi_dmul+0x2bc>
 8002876:	e6f4      	b.n	8002662 <__aeabi_dmul+0xa6>
 8002878:	2a1f      	cmp	r2, #31
 800287a:	dc00      	bgt.n	800287e <__aeabi_dmul+0x2c2>
 800287c:	e12a      	b.n	8002ad4 <__aeabi_dmul+0x518>
 800287e:	211f      	movs	r1, #31
 8002880:	4249      	negs	r1, r1
 8002882:	1acb      	subs	r3, r1, r3
 8002884:	0021      	movs	r1, r4
 8002886:	40d9      	lsrs	r1, r3
 8002888:	000b      	movs	r3, r1
 800288a:	2a20      	cmp	r2, #32
 800288c:	d005      	beq.n	800289a <__aeabi_dmul+0x2de>
 800288e:	4a16      	ldr	r2, [pc, #88]	@ (80028e8 <__aeabi_dmul+0x32c>)
 8002890:	9d01      	ldr	r5, [sp, #4]
 8002892:	4694      	mov	ip, r2
 8002894:	4465      	add	r5, ip
 8002896:	40ac      	lsls	r4, r5
 8002898:	4320      	orrs	r0, r4
 800289a:	1e42      	subs	r2, r0, #1
 800289c:	4190      	sbcs	r0, r2
 800289e:	4318      	orrs	r0, r3
 80028a0:	2307      	movs	r3, #7
 80028a2:	0019      	movs	r1, r3
 80028a4:	2400      	movs	r4, #0
 80028a6:	4001      	ands	r1, r0
 80028a8:	4203      	tst	r3, r0
 80028aa:	d00c      	beq.n	80028c6 <__aeabi_dmul+0x30a>
 80028ac:	230f      	movs	r3, #15
 80028ae:	4003      	ands	r3, r0
 80028b0:	2b04      	cmp	r3, #4
 80028b2:	d100      	bne.n	80028b6 <__aeabi_dmul+0x2fa>
 80028b4:	e140      	b.n	8002b38 <__aeabi_dmul+0x57c>
 80028b6:	1d03      	adds	r3, r0, #4
 80028b8:	4283      	cmp	r3, r0
 80028ba:	41a4      	sbcs	r4, r4
 80028bc:	0018      	movs	r0, r3
 80028be:	4264      	negs	r4, r4
 80028c0:	0761      	lsls	r1, r4, #29
 80028c2:	0264      	lsls	r4, r4, #9
 80028c4:	0b24      	lsrs	r4, r4, #12
 80028c6:	08c2      	lsrs	r2, r0, #3
 80028c8:	2300      	movs	r3, #0
 80028ca:	430a      	orrs	r2, r1
 80028cc:	e6cc      	b.n	8002668 <__aeabi_dmul+0xac>
 80028ce:	46c0      	nop			@ (mov r8, r8)
 80028d0:	000007ff 	.word	0x000007ff
 80028d4:	fffffc01 	.word	0xfffffc01
 80028d8:	000003ff 	.word	0x000003ff
 80028dc:	feffffff 	.word	0xfeffffff
 80028e0:	000007fe 	.word	0x000007fe
 80028e4:	fffffc0d 	.word	0xfffffc0d
 80028e8:	0000043e 	.word	0x0000043e
 80028ec:	4649      	mov	r1, r9
 80028ee:	464a      	mov	r2, r9
 80028f0:	0409      	lsls	r1, r1, #16
 80028f2:	0c09      	lsrs	r1, r1, #16
 80028f4:	000d      	movs	r5, r1
 80028f6:	0c16      	lsrs	r6, r2, #16
 80028f8:	0c02      	lsrs	r2, r0, #16
 80028fa:	0400      	lsls	r0, r0, #16
 80028fc:	0c00      	lsrs	r0, r0, #16
 80028fe:	4345      	muls	r5, r0
 8002900:	46ac      	mov	ip, r5
 8002902:	0005      	movs	r5, r0
 8002904:	4375      	muls	r5, r6
 8002906:	46a8      	mov	r8, r5
 8002908:	0015      	movs	r5, r2
 800290a:	000f      	movs	r7, r1
 800290c:	4375      	muls	r5, r6
 800290e:	9200      	str	r2, [sp, #0]
 8002910:	9502      	str	r5, [sp, #8]
 8002912:	002a      	movs	r2, r5
 8002914:	9d00      	ldr	r5, [sp, #0]
 8002916:	436f      	muls	r7, r5
 8002918:	4665      	mov	r5, ip
 800291a:	0c2d      	lsrs	r5, r5, #16
 800291c:	46a9      	mov	r9, r5
 800291e:	4447      	add	r7, r8
 8002920:	444f      	add	r7, r9
 8002922:	45b8      	cmp	r8, r7
 8002924:	d905      	bls.n	8002932 <__aeabi_dmul+0x376>
 8002926:	0015      	movs	r5, r2
 8002928:	2280      	movs	r2, #128	@ 0x80
 800292a:	0252      	lsls	r2, r2, #9
 800292c:	4690      	mov	r8, r2
 800292e:	4445      	add	r5, r8
 8002930:	9502      	str	r5, [sp, #8]
 8002932:	0c3d      	lsrs	r5, r7, #16
 8002934:	9503      	str	r5, [sp, #12]
 8002936:	4665      	mov	r5, ip
 8002938:	042d      	lsls	r5, r5, #16
 800293a:	043f      	lsls	r7, r7, #16
 800293c:	0c2d      	lsrs	r5, r5, #16
 800293e:	46ac      	mov	ip, r5
 8002940:	003d      	movs	r5, r7
 8002942:	4465      	add	r5, ip
 8002944:	9504      	str	r5, [sp, #16]
 8002946:	0c25      	lsrs	r5, r4, #16
 8002948:	0424      	lsls	r4, r4, #16
 800294a:	0c24      	lsrs	r4, r4, #16
 800294c:	46ac      	mov	ip, r5
 800294e:	0025      	movs	r5, r4
 8002950:	4375      	muls	r5, r6
 8002952:	46a8      	mov	r8, r5
 8002954:	4665      	mov	r5, ip
 8002956:	000f      	movs	r7, r1
 8002958:	4369      	muls	r1, r5
 800295a:	4441      	add	r1, r8
 800295c:	4689      	mov	r9, r1
 800295e:	4367      	muls	r7, r4
 8002960:	0c39      	lsrs	r1, r7, #16
 8002962:	4449      	add	r1, r9
 8002964:	436e      	muls	r6, r5
 8002966:	4588      	cmp	r8, r1
 8002968:	d903      	bls.n	8002972 <__aeabi_dmul+0x3b6>
 800296a:	2280      	movs	r2, #128	@ 0x80
 800296c:	0252      	lsls	r2, r2, #9
 800296e:	4690      	mov	r8, r2
 8002970:	4446      	add	r6, r8
 8002972:	0c0d      	lsrs	r5, r1, #16
 8002974:	46a8      	mov	r8, r5
 8002976:	0035      	movs	r5, r6
 8002978:	4445      	add	r5, r8
 800297a:	9505      	str	r5, [sp, #20]
 800297c:	9d03      	ldr	r5, [sp, #12]
 800297e:	043f      	lsls	r7, r7, #16
 8002980:	46a8      	mov	r8, r5
 8002982:	0c3f      	lsrs	r7, r7, #16
 8002984:	0409      	lsls	r1, r1, #16
 8002986:	19c9      	adds	r1, r1, r7
 8002988:	4488      	add	r8, r1
 800298a:	4645      	mov	r5, r8
 800298c:	9503      	str	r5, [sp, #12]
 800298e:	4655      	mov	r5, sl
 8002990:	042e      	lsls	r6, r5, #16
 8002992:	0c36      	lsrs	r6, r6, #16
 8002994:	0c2f      	lsrs	r7, r5, #16
 8002996:	0035      	movs	r5, r6
 8002998:	4345      	muls	r5, r0
 800299a:	4378      	muls	r0, r7
 800299c:	4681      	mov	r9, r0
 800299e:	0038      	movs	r0, r7
 80029a0:	46a8      	mov	r8, r5
 80029a2:	0c2d      	lsrs	r5, r5, #16
 80029a4:	46aa      	mov	sl, r5
 80029a6:	9a00      	ldr	r2, [sp, #0]
 80029a8:	4350      	muls	r0, r2
 80029aa:	4372      	muls	r2, r6
 80029ac:	444a      	add	r2, r9
 80029ae:	4452      	add	r2, sl
 80029b0:	4591      	cmp	r9, r2
 80029b2:	d903      	bls.n	80029bc <__aeabi_dmul+0x400>
 80029b4:	2580      	movs	r5, #128	@ 0x80
 80029b6:	026d      	lsls	r5, r5, #9
 80029b8:	46a9      	mov	r9, r5
 80029ba:	4448      	add	r0, r9
 80029bc:	0c15      	lsrs	r5, r2, #16
 80029be:	46a9      	mov	r9, r5
 80029c0:	4645      	mov	r5, r8
 80029c2:	042d      	lsls	r5, r5, #16
 80029c4:	0c2d      	lsrs	r5, r5, #16
 80029c6:	46a8      	mov	r8, r5
 80029c8:	4665      	mov	r5, ip
 80029ca:	437d      	muls	r5, r7
 80029cc:	0412      	lsls	r2, r2, #16
 80029ce:	4448      	add	r0, r9
 80029d0:	4490      	add	r8, r2
 80029d2:	46a9      	mov	r9, r5
 80029d4:	0032      	movs	r2, r6
 80029d6:	4665      	mov	r5, ip
 80029d8:	4362      	muls	r2, r4
 80029da:	436e      	muls	r6, r5
 80029dc:	437c      	muls	r4, r7
 80029de:	0c17      	lsrs	r7, r2, #16
 80029e0:	1936      	adds	r6, r6, r4
 80029e2:	19bf      	adds	r7, r7, r6
 80029e4:	42bc      	cmp	r4, r7
 80029e6:	d903      	bls.n	80029f0 <__aeabi_dmul+0x434>
 80029e8:	2480      	movs	r4, #128	@ 0x80
 80029ea:	0264      	lsls	r4, r4, #9
 80029ec:	46a4      	mov	ip, r4
 80029ee:	44e1      	add	r9, ip
 80029f0:	9c02      	ldr	r4, [sp, #8]
 80029f2:	9e03      	ldr	r6, [sp, #12]
 80029f4:	46a4      	mov	ip, r4
 80029f6:	9d05      	ldr	r5, [sp, #20]
 80029f8:	4466      	add	r6, ip
 80029fa:	428e      	cmp	r6, r1
 80029fc:	4189      	sbcs	r1, r1
 80029fe:	46ac      	mov	ip, r5
 8002a00:	0412      	lsls	r2, r2, #16
 8002a02:	043c      	lsls	r4, r7, #16
 8002a04:	0c12      	lsrs	r2, r2, #16
 8002a06:	18a2      	adds	r2, r4, r2
 8002a08:	4462      	add	r2, ip
 8002a0a:	4249      	negs	r1, r1
 8002a0c:	1854      	adds	r4, r2, r1
 8002a0e:	4446      	add	r6, r8
 8002a10:	46a4      	mov	ip, r4
 8002a12:	4546      	cmp	r6, r8
 8002a14:	41a4      	sbcs	r4, r4
 8002a16:	4682      	mov	sl, r0
 8002a18:	4264      	negs	r4, r4
 8002a1a:	46a0      	mov	r8, r4
 8002a1c:	42aa      	cmp	r2, r5
 8002a1e:	4192      	sbcs	r2, r2
 8002a20:	458c      	cmp	ip, r1
 8002a22:	4189      	sbcs	r1, r1
 8002a24:	44e2      	add	sl, ip
 8002a26:	44d0      	add	r8, sl
 8002a28:	4249      	negs	r1, r1
 8002a2a:	4252      	negs	r2, r2
 8002a2c:	430a      	orrs	r2, r1
 8002a2e:	45a0      	cmp	r8, r4
 8002a30:	41a4      	sbcs	r4, r4
 8002a32:	4582      	cmp	sl, r0
 8002a34:	4189      	sbcs	r1, r1
 8002a36:	4264      	negs	r4, r4
 8002a38:	4249      	negs	r1, r1
 8002a3a:	430c      	orrs	r4, r1
 8002a3c:	4641      	mov	r1, r8
 8002a3e:	0c3f      	lsrs	r7, r7, #16
 8002a40:	19d2      	adds	r2, r2, r7
 8002a42:	1912      	adds	r2, r2, r4
 8002a44:	0dcc      	lsrs	r4, r1, #23
 8002a46:	9904      	ldr	r1, [sp, #16]
 8002a48:	0270      	lsls	r0, r6, #9
 8002a4a:	4308      	orrs	r0, r1
 8002a4c:	1e41      	subs	r1, r0, #1
 8002a4e:	4188      	sbcs	r0, r1
 8002a50:	4641      	mov	r1, r8
 8002a52:	444a      	add	r2, r9
 8002a54:	0df6      	lsrs	r6, r6, #23
 8002a56:	0252      	lsls	r2, r2, #9
 8002a58:	4330      	orrs	r0, r6
 8002a5a:	0249      	lsls	r1, r1, #9
 8002a5c:	4314      	orrs	r4, r2
 8002a5e:	4308      	orrs	r0, r1
 8002a60:	01d2      	lsls	r2, r2, #7
 8002a62:	d535      	bpl.n	8002ad0 <__aeabi_dmul+0x514>
 8002a64:	2201      	movs	r2, #1
 8002a66:	0843      	lsrs	r3, r0, #1
 8002a68:	4002      	ands	r2, r0
 8002a6a:	4313      	orrs	r3, r2
 8002a6c:	07e0      	lsls	r0, r4, #31
 8002a6e:	4318      	orrs	r0, r3
 8002a70:	0864      	lsrs	r4, r4, #1
 8002a72:	e634      	b.n	80026de <__aeabi_dmul+0x122>
 8002a74:	9b00      	ldr	r3, [sp, #0]
 8002a76:	46a2      	mov	sl, r4
 8002a78:	469b      	mov	fp, r3
 8002a7a:	4681      	mov	r9, r0
 8002a7c:	2480      	movs	r4, #128	@ 0x80
 8002a7e:	4653      	mov	r3, sl
 8002a80:	0324      	lsls	r4, r4, #12
 8002a82:	431c      	orrs	r4, r3
 8002a84:	0324      	lsls	r4, r4, #12
 8002a86:	464a      	mov	r2, r9
 8002a88:	4b2e      	ldr	r3, [pc, #184]	@ (8002b44 <__aeabi_dmul+0x588>)
 8002a8a:	0b24      	lsrs	r4, r4, #12
 8002a8c:	e5ec      	b.n	8002668 <__aeabi_dmul+0xac>
 8002a8e:	f000 fd75 	bl	800357c <__clzsi2>
 8002a92:	2315      	movs	r3, #21
 8002a94:	469c      	mov	ip, r3
 8002a96:	4484      	add	ip, r0
 8002a98:	0002      	movs	r2, r0
 8002a9a:	4663      	mov	r3, ip
 8002a9c:	3220      	adds	r2, #32
 8002a9e:	2b1c      	cmp	r3, #28
 8002aa0:	dc00      	bgt.n	8002aa4 <__aeabi_dmul+0x4e8>
 8002aa2:	e684      	b.n	80027ae <__aeabi_dmul+0x1f2>
 8002aa4:	2300      	movs	r3, #0
 8002aa6:	4699      	mov	r9, r3
 8002aa8:	0023      	movs	r3, r4
 8002aaa:	3808      	subs	r0, #8
 8002aac:	4083      	lsls	r3, r0
 8002aae:	469a      	mov	sl, r3
 8002ab0:	e68e      	b.n	80027d0 <__aeabi_dmul+0x214>
 8002ab2:	f000 fd63 	bl	800357c <__clzsi2>
 8002ab6:	0002      	movs	r2, r0
 8002ab8:	0003      	movs	r3, r0
 8002aba:	3215      	adds	r2, #21
 8002abc:	3320      	adds	r3, #32
 8002abe:	2a1c      	cmp	r2, #28
 8002ac0:	dc00      	bgt.n	8002ac4 <__aeabi_dmul+0x508>
 8002ac2:	e64e      	b.n	8002762 <__aeabi_dmul+0x1a6>
 8002ac4:	0002      	movs	r2, r0
 8002ac6:	0034      	movs	r4, r6
 8002ac8:	3a08      	subs	r2, #8
 8002aca:	2000      	movs	r0, #0
 8002acc:	4094      	lsls	r4, r2
 8002ace:	e652      	b.n	8002776 <__aeabi_dmul+0x1ba>
 8002ad0:	9301      	str	r3, [sp, #4]
 8002ad2:	e604      	b.n	80026de <__aeabi_dmul+0x122>
 8002ad4:	4b1c      	ldr	r3, [pc, #112]	@ (8002b48 <__aeabi_dmul+0x58c>)
 8002ad6:	0021      	movs	r1, r4
 8002ad8:	469c      	mov	ip, r3
 8002ada:	0003      	movs	r3, r0
 8002adc:	9d01      	ldr	r5, [sp, #4]
 8002ade:	40d3      	lsrs	r3, r2
 8002ae0:	4465      	add	r5, ip
 8002ae2:	40a9      	lsls	r1, r5
 8002ae4:	4319      	orrs	r1, r3
 8002ae6:	0003      	movs	r3, r0
 8002ae8:	40ab      	lsls	r3, r5
 8002aea:	1e58      	subs	r0, r3, #1
 8002aec:	4183      	sbcs	r3, r0
 8002aee:	4319      	orrs	r1, r3
 8002af0:	0008      	movs	r0, r1
 8002af2:	40d4      	lsrs	r4, r2
 8002af4:	074b      	lsls	r3, r1, #29
 8002af6:	d009      	beq.n	8002b0c <__aeabi_dmul+0x550>
 8002af8:	230f      	movs	r3, #15
 8002afa:	400b      	ands	r3, r1
 8002afc:	2b04      	cmp	r3, #4
 8002afe:	d005      	beq.n	8002b0c <__aeabi_dmul+0x550>
 8002b00:	1d0b      	adds	r3, r1, #4
 8002b02:	428b      	cmp	r3, r1
 8002b04:	4180      	sbcs	r0, r0
 8002b06:	4240      	negs	r0, r0
 8002b08:	1824      	adds	r4, r4, r0
 8002b0a:	0018      	movs	r0, r3
 8002b0c:	0223      	lsls	r3, r4, #8
 8002b0e:	d400      	bmi.n	8002b12 <__aeabi_dmul+0x556>
 8002b10:	e6d6      	b.n	80028c0 <__aeabi_dmul+0x304>
 8002b12:	2301      	movs	r3, #1
 8002b14:	2400      	movs	r4, #0
 8002b16:	2200      	movs	r2, #0
 8002b18:	e5a6      	b.n	8002668 <__aeabi_dmul+0xac>
 8002b1a:	290f      	cmp	r1, #15
 8002b1c:	d1aa      	bne.n	8002a74 <__aeabi_dmul+0x4b8>
 8002b1e:	2380      	movs	r3, #128	@ 0x80
 8002b20:	4652      	mov	r2, sl
 8002b22:	031b      	lsls	r3, r3, #12
 8002b24:	421a      	tst	r2, r3
 8002b26:	d0a9      	beq.n	8002a7c <__aeabi_dmul+0x4c0>
 8002b28:	421c      	tst	r4, r3
 8002b2a:	d1a7      	bne.n	8002a7c <__aeabi_dmul+0x4c0>
 8002b2c:	431c      	orrs	r4, r3
 8002b2e:	9b00      	ldr	r3, [sp, #0]
 8002b30:	0002      	movs	r2, r0
 8002b32:	469b      	mov	fp, r3
 8002b34:	4b03      	ldr	r3, [pc, #12]	@ (8002b44 <__aeabi_dmul+0x588>)
 8002b36:	e597      	b.n	8002668 <__aeabi_dmul+0xac>
 8002b38:	2400      	movs	r4, #0
 8002b3a:	e6c1      	b.n	80028c0 <__aeabi_dmul+0x304>
 8002b3c:	2400      	movs	r4, #0
 8002b3e:	4b01      	ldr	r3, [pc, #4]	@ (8002b44 <__aeabi_dmul+0x588>)
 8002b40:	0022      	movs	r2, r4
 8002b42:	e591      	b.n	8002668 <__aeabi_dmul+0xac>
 8002b44:	000007ff 	.word	0x000007ff
 8002b48:	0000041e 	.word	0x0000041e

08002b4c <__aeabi_dsub>:
 8002b4c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002b4e:	464e      	mov	r6, r9
 8002b50:	4645      	mov	r5, r8
 8002b52:	46de      	mov	lr, fp
 8002b54:	4657      	mov	r7, sl
 8002b56:	b5e0      	push	{r5, r6, r7, lr}
 8002b58:	b085      	sub	sp, #20
 8002b5a:	9000      	str	r0, [sp, #0]
 8002b5c:	9101      	str	r1, [sp, #4]
 8002b5e:	030c      	lsls	r4, r1, #12
 8002b60:	004f      	lsls	r7, r1, #1
 8002b62:	0fce      	lsrs	r6, r1, #31
 8002b64:	0a61      	lsrs	r1, r4, #9
 8002b66:	9c00      	ldr	r4, [sp, #0]
 8002b68:	46b0      	mov	r8, r6
 8002b6a:	0f64      	lsrs	r4, r4, #29
 8002b6c:	430c      	orrs	r4, r1
 8002b6e:	9900      	ldr	r1, [sp, #0]
 8002b70:	0d7f      	lsrs	r7, r7, #21
 8002b72:	00c8      	lsls	r0, r1, #3
 8002b74:	0011      	movs	r1, r2
 8002b76:	001a      	movs	r2, r3
 8002b78:	031b      	lsls	r3, r3, #12
 8002b7a:	469c      	mov	ip, r3
 8002b7c:	9100      	str	r1, [sp, #0]
 8002b7e:	9201      	str	r2, [sp, #4]
 8002b80:	0051      	lsls	r1, r2, #1
 8002b82:	0d4b      	lsrs	r3, r1, #21
 8002b84:	4699      	mov	r9, r3
 8002b86:	9b01      	ldr	r3, [sp, #4]
 8002b88:	9d00      	ldr	r5, [sp, #0]
 8002b8a:	0fd9      	lsrs	r1, r3, #31
 8002b8c:	4663      	mov	r3, ip
 8002b8e:	0f6a      	lsrs	r2, r5, #29
 8002b90:	0a5b      	lsrs	r3, r3, #9
 8002b92:	4313      	orrs	r3, r2
 8002b94:	00ea      	lsls	r2, r5, #3
 8002b96:	4694      	mov	ip, r2
 8002b98:	4693      	mov	fp, r2
 8002b9a:	4ac1      	ldr	r2, [pc, #772]	@ (8002ea0 <__aeabi_dsub+0x354>)
 8002b9c:	9003      	str	r0, [sp, #12]
 8002b9e:	9302      	str	r3, [sp, #8]
 8002ba0:	4591      	cmp	r9, r2
 8002ba2:	d100      	bne.n	8002ba6 <__aeabi_dsub+0x5a>
 8002ba4:	e0cd      	b.n	8002d42 <__aeabi_dsub+0x1f6>
 8002ba6:	2501      	movs	r5, #1
 8002ba8:	4069      	eors	r1, r5
 8002baa:	464d      	mov	r5, r9
 8002bac:	1b7d      	subs	r5, r7, r5
 8002bae:	46aa      	mov	sl, r5
 8002bb0:	428e      	cmp	r6, r1
 8002bb2:	d100      	bne.n	8002bb6 <__aeabi_dsub+0x6a>
 8002bb4:	e080      	b.n	8002cb8 <__aeabi_dsub+0x16c>
 8002bb6:	2d00      	cmp	r5, #0
 8002bb8:	dc00      	bgt.n	8002bbc <__aeabi_dsub+0x70>
 8002bba:	e335      	b.n	8003228 <__aeabi_dsub+0x6dc>
 8002bbc:	4649      	mov	r1, r9
 8002bbe:	2900      	cmp	r1, #0
 8002bc0:	d100      	bne.n	8002bc4 <__aeabi_dsub+0x78>
 8002bc2:	e0df      	b.n	8002d84 <__aeabi_dsub+0x238>
 8002bc4:	4297      	cmp	r7, r2
 8002bc6:	d100      	bne.n	8002bca <__aeabi_dsub+0x7e>
 8002bc8:	e194      	b.n	8002ef4 <__aeabi_dsub+0x3a8>
 8002bca:	4652      	mov	r2, sl
 8002bcc:	2501      	movs	r5, #1
 8002bce:	2a38      	cmp	r2, #56	@ 0x38
 8002bd0:	dc19      	bgt.n	8002c06 <__aeabi_dsub+0xba>
 8002bd2:	2280      	movs	r2, #128	@ 0x80
 8002bd4:	9b02      	ldr	r3, [sp, #8]
 8002bd6:	0412      	lsls	r2, r2, #16
 8002bd8:	4313      	orrs	r3, r2
 8002bda:	9302      	str	r3, [sp, #8]
 8002bdc:	4652      	mov	r2, sl
 8002bde:	2a1f      	cmp	r2, #31
 8002be0:	dd00      	ble.n	8002be4 <__aeabi_dsub+0x98>
 8002be2:	e1e3      	b.n	8002fac <__aeabi_dsub+0x460>
 8002be4:	4653      	mov	r3, sl
 8002be6:	2220      	movs	r2, #32
 8002be8:	4661      	mov	r1, ip
 8002bea:	9d02      	ldr	r5, [sp, #8]
 8002bec:	1ad2      	subs	r2, r2, r3
 8002bee:	4095      	lsls	r5, r2
 8002bf0:	40d9      	lsrs	r1, r3
 8002bf2:	430d      	orrs	r5, r1
 8002bf4:	4661      	mov	r1, ip
 8002bf6:	4091      	lsls	r1, r2
 8002bf8:	000a      	movs	r2, r1
 8002bfa:	1e51      	subs	r1, r2, #1
 8002bfc:	418a      	sbcs	r2, r1
 8002bfe:	4315      	orrs	r5, r2
 8002c00:	9a02      	ldr	r2, [sp, #8]
 8002c02:	40da      	lsrs	r2, r3
 8002c04:	1aa4      	subs	r4, r4, r2
 8002c06:	1b45      	subs	r5, r0, r5
 8002c08:	42a8      	cmp	r0, r5
 8002c0a:	4180      	sbcs	r0, r0
 8002c0c:	4240      	negs	r0, r0
 8002c0e:	1a24      	subs	r4, r4, r0
 8002c10:	0223      	lsls	r3, r4, #8
 8002c12:	d400      	bmi.n	8002c16 <__aeabi_dsub+0xca>
 8002c14:	e13d      	b.n	8002e92 <__aeabi_dsub+0x346>
 8002c16:	0264      	lsls	r4, r4, #9
 8002c18:	0a64      	lsrs	r4, r4, #9
 8002c1a:	2c00      	cmp	r4, #0
 8002c1c:	d100      	bne.n	8002c20 <__aeabi_dsub+0xd4>
 8002c1e:	e147      	b.n	8002eb0 <__aeabi_dsub+0x364>
 8002c20:	0020      	movs	r0, r4
 8002c22:	f000 fcab 	bl	800357c <__clzsi2>
 8002c26:	0003      	movs	r3, r0
 8002c28:	3b08      	subs	r3, #8
 8002c2a:	2120      	movs	r1, #32
 8002c2c:	0028      	movs	r0, r5
 8002c2e:	1aca      	subs	r2, r1, r3
 8002c30:	40d0      	lsrs	r0, r2
 8002c32:	409c      	lsls	r4, r3
 8002c34:	0002      	movs	r2, r0
 8002c36:	409d      	lsls	r5, r3
 8002c38:	4322      	orrs	r2, r4
 8002c3a:	429f      	cmp	r7, r3
 8002c3c:	dd00      	ble.n	8002c40 <__aeabi_dsub+0xf4>
 8002c3e:	e177      	b.n	8002f30 <__aeabi_dsub+0x3e4>
 8002c40:	1bd8      	subs	r0, r3, r7
 8002c42:	3001      	adds	r0, #1
 8002c44:	1a09      	subs	r1, r1, r0
 8002c46:	002c      	movs	r4, r5
 8002c48:	408d      	lsls	r5, r1
 8002c4a:	40c4      	lsrs	r4, r0
 8002c4c:	1e6b      	subs	r3, r5, #1
 8002c4e:	419d      	sbcs	r5, r3
 8002c50:	0013      	movs	r3, r2
 8002c52:	40c2      	lsrs	r2, r0
 8002c54:	408b      	lsls	r3, r1
 8002c56:	4325      	orrs	r5, r4
 8002c58:	2700      	movs	r7, #0
 8002c5a:	0014      	movs	r4, r2
 8002c5c:	431d      	orrs	r5, r3
 8002c5e:	076b      	lsls	r3, r5, #29
 8002c60:	d009      	beq.n	8002c76 <__aeabi_dsub+0x12a>
 8002c62:	230f      	movs	r3, #15
 8002c64:	402b      	ands	r3, r5
 8002c66:	2b04      	cmp	r3, #4
 8002c68:	d005      	beq.n	8002c76 <__aeabi_dsub+0x12a>
 8002c6a:	1d2b      	adds	r3, r5, #4
 8002c6c:	42ab      	cmp	r3, r5
 8002c6e:	41ad      	sbcs	r5, r5
 8002c70:	426d      	negs	r5, r5
 8002c72:	1964      	adds	r4, r4, r5
 8002c74:	001d      	movs	r5, r3
 8002c76:	0223      	lsls	r3, r4, #8
 8002c78:	d400      	bmi.n	8002c7c <__aeabi_dsub+0x130>
 8002c7a:	e140      	b.n	8002efe <__aeabi_dsub+0x3b2>
 8002c7c:	4a88      	ldr	r2, [pc, #544]	@ (8002ea0 <__aeabi_dsub+0x354>)
 8002c7e:	3701      	adds	r7, #1
 8002c80:	4297      	cmp	r7, r2
 8002c82:	d100      	bne.n	8002c86 <__aeabi_dsub+0x13a>
 8002c84:	e101      	b.n	8002e8a <__aeabi_dsub+0x33e>
 8002c86:	2601      	movs	r6, #1
 8002c88:	4643      	mov	r3, r8
 8002c8a:	4986      	ldr	r1, [pc, #536]	@ (8002ea4 <__aeabi_dsub+0x358>)
 8002c8c:	08ed      	lsrs	r5, r5, #3
 8002c8e:	4021      	ands	r1, r4
 8002c90:	074a      	lsls	r2, r1, #29
 8002c92:	432a      	orrs	r2, r5
 8002c94:	057c      	lsls	r4, r7, #21
 8002c96:	024d      	lsls	r5, r1, #9
 8002c98:	0b2d      	lsrs	r5, r5, #12
 8002c9a:	0d64      	lsrs	r4, r4, #21
 8002c9c:	401e      	ands	r6, r3
 8002c9e:	0524      	lsls	r4, r4, #20
 8002ca0:	432c      	orrs	r4, r5
 8002ca2:	07f6      	lsls	r6, r6, #31
 8002ca4:	4334      	orrs	r4, r6
 8002ca6:	0010      	movs	r0, r2
 8002ca8:	0021      	movs	r1, r4
 8002caa:	b005      	add	sp, #20
 8002cac:	bcf0      	pop	{r4, r5, r6, r7}
 8002cae:	46bb      	mov	fp, r7
 8002cb0:	46b2      	mov	sl, r6
 8002cb2:	46a9      	mov	r9, r5
 8002cb4:	46a0      	mov	r8, r4
 8002cb6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002cb8:	2d00      	cmp	r5, #0
 8002cba:	dc00      	bgt.n	8002cbe <__aeabi_dsub+0x172>
 8002cbc:	e2d0      	b.n	8003260 <__aeabi_dsub+0x714>
 8002cbe:	4649      	mov	r1, r9
 8002cc0:	2900      	cmp	r1, #0
 8002cc2:	d000      	beq.n	8002cc6 <__aeabi_dsub+0x17a>
 8002cc4:	e0d4      	b.n	8002e70 <__aeabi_dsub+0x324>
 8002cc6:	4661      	mov	r1, ip
 8002cc8:	9b02      	ldr	r3, [sp, #8]
 8002cca:	4319      	orrs	r1, r3
 8002ccc:	d100      	bne.n	8002cd0 <__aeabi_dsub+0x184>
 8002cce:	e12b      	b.n	8002f28 <__aeabi_dsub+0x3dc>
 8002cd0:	1e69      	subs	r1, r5, #1
 8002cd2:	2d01      	cmp	r5, #1
 8002cd4:	d100      	bne.n	8002cd8 <__aeabi_dsub+0x18c>
 8002cd6:	e1d9      	b.n	800308c <__aeabi_dsub+0x540>
 8002cd8:	4295      	cmp	r5, r2
 8002cda:	d100      	bne.n	8002cde <__aeabi_dsub+0x192>
 8002cdc:	e10a      	b.n	8002ef4 <__aeabi_dsub+0x3a8>
 8002cde:	2501      	movs	r5, #1
 8002ce0:	2938      	cmp	r1, #56	@ 0x38
 8002ce2:	dc17      	bgt.n	8002d14 <__aeabi_dsub+0x1c8>
 8002ce4:	468a      	mov	sl, r1
 8002ce6:	4653      	mov	r3, sl
 8002ce8:	2b1f      	cmp	r3, #31
 8002cea:	dd00      	ble.n	8002cee <__aeabi_dsub+0x1a2>
 8002cec:	e1e7      	b.n	80030be <__aeabi_dsub+0x572>
 8002cee:	2220      	movs	r2, #32
 8002cf0:	1ad2      	subs	r2, r2, r3
 8002cf2:	9b02      	ldr	r3, [sp, #8]
 8002cf4:	4661      	mov	r1, ip
 8002cf6:	4093      	lsls	r3, r2
 8002cf8:	001d      	movs	r5, r3
 8002cfa:	4653      	mov	r3, sl
 8002cfc:	40d9      	lsrs	r1, r3
 8002cfe:	4663      	mov	r3, ip
 8002d00:	4093      	lsls	r3, r2
 8002d02:	001a      	movs	r2, r3
 8002d04:	430d      	orrs	r5, r1
 8002d06:	1e51      	subs	r1, r2, #1
 8002d08:	418a      	sbcs	r2, r1
 8002d0a:	4653      	mov	r3, sl
 8002d0c:	4315      	orrs	r5, r2
 8002d0e:	9a02      	ldr	r2, [sp, #8]
 8002d10:	40da      	lsrs	r2, r3
 8002d12:	18a4      	adds	r4, r4, r2
 8002d14:	182d      	adds	r5, r5, r0
 8002d16:	4285      	cmp	r5, r0
 8002d18:	4180      	sbcs	r0, r0
 8002d1a:	4240      	negs	r0, r0
 8002d1c:	1824      	adds	r4, r4, r0
 8002d1e:	0223      	lsls	r3, r4, #8
 8002d20:	d400      	bmi.n	8002d24 <__aeabi_dsub+0x1d8>
 8002d22:	e0b6      	b.n	8002e92 <__aeabi_dsub+0x346>
 8002d24:	4b5e      	ldr	r3, [pc, #376]	@ (8002ea0 <__aeabi_dsub+0x354>)
 8002d26:	3701      	adds	r7, #1
 8002d28:	429f      	cmp	r7, r3
 8002d2a:	d100      	bne.n	8002d2e <__aeabi_dsub+0x1e2>
 8002d2c:	e0ad      	b.n	8002e8a <__aeabi_dsub+0x33e>
 8002d2e:	2101      	movs	r1, #1
 8002d30:	4b5c      	ldr	r3, [pc, #368]	@ (8002ea4 <__aeabi_dsub+0x358>)
 8002d32:	086a      	lsrs	r2, r5, #1
 8002d34:	401c      	ands	r4, r3
 8002d36:	4029      	ands	r1, r5
 8002d38:	430a      	orrs	r2, r1
 8002d3a:	07e5      	lsls	r5, r4, #31
 8002d3c:	4315      	orrs	r5, r2
 8002d3e:	0864      	lsrs	r4, r4, #1
 8002d40:	e78d      	b.n	8002c5e <__aeabi_dsub+0x112>
 8002d42:	4a59      	ldr	r2, [pc, #356]	@ (8002ea8 <__aeabi_dsub+0x35c>)
 8002d44:	9b02      	ldr	r3, [sp, #8]
 8002d46:	4692      	mov	sl, r2
 8002d48:	4662      	mov	r2, ip
 8002d4a:	44ba      	add	sl, r7
 8002d4c:	431a      	orrs	r2, r3
 8002d4e:	d02c      	beq.n	8002daa <__aeabi_dsub+0x25e>
 8002d50:	428e      	cmp	r6, r1
 8002d52:	d02e      	beq.n	8002db2 <__aeabi_dsub+0x266>
 8002d54:	4652      	mov	r2, sl
 8002d56:	2a00      	cmp	r2, #0
 8002d58:	d060      	beq.n	8002e1c <__aeabi_dsub+0x2d0>
 8002d5a:	2f00      	cmp	r7, #0
 8002d5c:	d100      	bne.n	8002d60 <__aeabi_dsub+0x214>
 8002d5e:	e0db      	b.n	8002f18 <__aeabi_dsub+0x3cc>
 8002d60:	4663      	mov	r3, ip
 8002d62:	000e      	movs	r6, r1
 8002d64:	9c02      	ldr	r4, [sp, #8]
 8002d66:	08d8      	lsrs	r0, r3, #3
 8002d68:	0762      	lsls	r2, r4, #29
 8002d6a:	4302      	orrs	r2, r0
 8002d6c:	08e4      	lsrs	r4, r4, #3
 8002d6e:	0013      	movs	r3, r2
 8002d70:	4323      	orrs	r3, r4
 8002d72:	d100      	bne.n	8002d76 <__aeabi_dsub+0x22a>
 8002d74:	e254      	b.n	8003220 <__aeabi_dsub+0x6d4>
 8002d76:	2580      	movs	r5, #128	@ 0x80
 8002d78:	032d      	lsls	r5, r5, #12
 8002d7a:	4325      	orrs	r5, r4
 8002d7c:	032d      	lsls	r5, r5, #12
 8002d7e:	4c48      	ldr	r4, [pc, #288]	@ (8002ea0 <__aeabi_dsub+0x354>)
 8002d80:	0b2d      	lsrs	r5, r5, #12
 8002d82:	e78c      	b.n	8002c9e <__aeabi_dsub+0x152>
 8002d84:	4661      	mov	r1, ip
 8002d86:	9b02      	ldr	r3, [sp, #8]
 8002d88:	4319      	orrs	r1, r3
 8002d8a:	d100      	bne.n	8002d8e <__aeabi_dsub+0x242>
 8002d8c:	e0cc      	b.n	8002f28 <__aeabi_dsub+0x3dc>
 8002d8e:	0029      	movs	r1, r5
 8002d90:	3901      	subs	r1, #1
 8002d92:	2d01      	cmp	r5, #1
 8002d94:	d100      	bne.n	8002d98 <__aeabi_dsub+0x24c>
 8002d96:	e188      	b.n	80030aa <__aeabi_dsub+0x55e>
 8002d98:	4295      	cmp	r5, r2
 8002d9a:	d100      	bne.n	8002d9e <__aeabi_dsub+0x252>
 8002d9c:	e0aa      	b.n	8002ef4 <__aeabi_dsub+0x3a8>
 8002d9e:	2501      	movs	r5, #1
 8002da0:	2938      	cmp	r1, #56	@ 0x38
 8002da2:	dd00      	ble.n	8002da6 <__aeabi_dsub+0x25a>
 8002da4:	e72f      	b.n	8002c06 <__aeabi_dsub+0xba>
 8002da6:	468a      	mov	sl, r1
 8002da8:	e718      	b.n	8002bdc <__aeabi_dsub+0x90>
 8002daa:	2201      	movs	r2, #1
 8002dac:	4051      	eors	r1, r2
 8002dae:	428e      	cmp	r6, r1
 8002db0:	d1d0      	bne.n	8002d54 <__aeabi_dsub+0x208>
 8002db2:	4653      	mov	r3, sl
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d100      	bne.n	8002dba <__aeabi_dsub+0x26e>
 8002db8:	e0be      	b.n	8002f38 <__aeabi_dsub+0x3ec>
 8002dba:	2f00      	cmp	r7, #0
 8002dbc:	d000      	beq.n	8002dc0 <__aeabi_dsub+0x274>
 8002dbe:	e138      	b.n	8003032 <__aeabi_dsub+0x4e6>
 8002dc0:	46ca      	mov	sl, r9
 8002dc2:	0022      	movs	r2, r4
 8002dc4:	4302      	orrs	r2, r0
 8002dc6:	d100      	bne.n	8002dca <__aeabi_dsub+0x27e>
 8002dc8:	e1e2      	b.n	8003190 <__aeabi_dsub+0x644>
 8002dca:	4653      	mov	r3, sl
 8002dcc:	1e59      	subs	r1, r3, #1
 8002dce:	2b01      	cmp	r3, #1
 8002dd0:	d100      	bne.n	8002dd4 <__aeabi_dsub+0x288>
 8002dd2:	e20d      	b.n	80031f0 <__aeabi_dsub+0x6a4>
 8002dd4:	4a32      	ldr	r2, [pc, #200]	@ (8002ea0 <__aeabi_dsub+0x354>)
 8002dd6:	4592      	cmp	sl, r2
 8002dd8:	d100      	bne.n	8002ddc <__aeabi_dsub+0x290>
 8002dda:	e1d2      	b.n	8003182 <__aeabi_dsub+0x636>
 8002ddc:	2701      	movs	r7, #1
 8002dde:	2938      	cmp	r1, #56	@ 0x38
 8002de0:	dc13      	bgt.n	8002e0a <__aeabi_dsub+0x2be>
 8002de2:	291f      	cmp	r1, #31
 8002de4:	dd00      	ble.n	8002de8 <__aeabi_dsub+0x29c>
 8002de6:	e1ee      	b.n	80031c6 <__aeabi_dsub+0x67a>
 8002de8:	2220      	movs	r2, #32
 8002dea:	9b02      	ldr	r3, [sp, #8]
 8002dec:	1a52      	subs	r2, r2, r1
 8002dee:	0025      	movs	r5, r4
 8002df0:	0007      	movs	r7, r0
 8002df2:	469a      	mov	sl, r3
 8002df4:	40cc      	lsrs	r4, r1
 8002df6:	4090      	lsls	r0, r2
 8002df8:	4095      	lsls	r5, r2
 8002dfa:	40cf      	lsrs	r7, r1
 8002dfc:	44a2      	add	sl, r4
 8002dfe:	1e42      	subs	r2, r0, #1
 8002e00:	4190      	sbcs	r0, r2
 8002e02:	4653      	mov	r3, sl
 8002e04:	432f      	orrs	r7, r5
 8002e06:	4307      	orrs	r7, r0
 8002e08:	9302      	str	r3, [sp, #8]
 8002e0a:	003d      	movs	r5, r7
 8002e0c:	4465      	add	r5, ip
 8002e0e:	4565      	cmp	r5, ip
 8002e10:	4192      	sbcs	r2, r2
 8002e12:	9b02      	ldr	r3, [sp, #8]
 8002e14:	4252      	negs	r2, r2
 8002e16:	464f      	mov	r7, r9
 8002e18:	18d4      	adds	r4, r2, r3
 8002e1a:	e780      	b.n	8002d1e <__aeabi_dsub+0x1d2>
 8002e1c:	4a23      	ldr	r2, [pc, #140]	@ (8002eac <__aeabi_dsub+0x360>)
 8002e1e:	1c7d      	adds	r5, r7, #1
 8002e20:	4215      	tst	r5, r2
 8002e22:	d000      	beq.n	8002e26 <__aeabi_dsub+0x2da>
 8002e24:	e0aa      	b.n	8002f7c <__aeabi_dsub+0x430>
 8002e26:	4662      	mov	r2, ip
 8002e28:	0025      	movs	r5, r4
 8002e2a:	9b02      	ldr	r3, [sp, #8]
 8002e2c:	4305      	orrs	r5, r0
 8002e2e:	431a      	orrs	r2, r3
 8002e30:	2f00      	cmp	r7, #0
 8002e32:	d000      	beq.n	8002e36 <__aeabi_dsub+0x2ea>
 8002e34:	e0f5      	b.n	8003022 <__aeabi_dsub+0x4d6>
 8002e36:	2d00      	cmp	r5, #0
 8002e38:	d100      	bne.n	8002e3c <__aeabi_dsub+0x2f0>
 8002e3a:	e16b      	b.n	8003114 <__aeabi_dsub+0x5c8>
 8002e3c:	2a00      	cmp	r2, #0
 8002e3e:	d100      	bne.n	8002e42 <__aeabi_dsub+0x2f6>
 8002e40:	e152      	b.n	80030e8 <__aeabi_dsub+0x59c>
 8002e42:	4663      	mov	r3, ip
 8002e44:	1ac5      	subs	r5, r0, r3
 8002e46:	9b02      	ldr	r3, [sp, #8]
 8002e48:	1ae2      	subs	r2, r4, r3
 8002e4a:	42a8      	cmp	r0, r5
 8002e4c:	419b      	sbcs	r3, r3
 8002e4e:	425b      	negs	r3, r3
 8002e50:	1ad3      	subs	r3, r2, r3
 8002e52:	021a      	lsls	r2, r3, #8
 8002e54:	d400      	bmi.n	8002e58 <__aeabi_dsub+0x30c>
 8002e56:	e1d5      	b.n	8003204 <__aeabi_dsub+0x6b8>
 8002e58:	4663      	mov	r3, ip
 8002e5a:	1a1d      	subs	r5, r3, r0
 8002e5c:	45ac      	cmp	ip, r5
 8002e5e:	4192      	sbcs	r2, r2
 8002e60:	2601      	movs	r6, #1
 8002e62:	9b02      	ldr	r3, [sp, #8]
 8002e64:	4252      	negs	r2, r2
 8002e66:	1b1c      	subs	r4, r3, r4
 8002e68:	4688      	mov	r8, r1
 8002e6a:	1aa4      	subs	r4, r4, r2
 8002e6c:	400e      	ands	r6, r1
 8002e6e:	e6f6      	b.n	8002c5e <__aeabi_dsub+0x112>
 8002e70:	4297      	cmp	r7, r2
 8002e72:	d03f      	beq.n	8002ef4 <__aeabi_dsub+0x3a8>
 8002e74:	4652      	mov	r2, sl
 8002e76:	2501      	movs	r5, #1
 8002e78:	2a38      	cmp	r2, #56	@ 0x38
 8002e7a:	dd00      	ble.n	8002e7e <__aeabi_dsub+0x332>
 8002e7c:	e74a      	b.n	8002d14 <__aeabi_dsub+0x1c8>
 8002e7e:	2280      	movs	r2, #128	@ 0x80
 8002e80:	9b02      	ldr	r3, [sp, #8]
 8002e82:	0412      	lsls	r2, r2, #16
 8002e84:	4313      	orrs	r3, r2
 8002e86:	9302      	str	r3, [sp, #8]
 8002e88:	e72d      	b.n	8002ce6 <__aeabi_dsub+0x19a>
 8002e8a:	003c      	movs	r4, r7
 8002e8c:	2500      	movs	r5, #0
 8002e8e:	2200      	movs	r2, #0
 8002e90:	e705      	b.n	8002c9e <__aeabi_dsub+0x152>
 8002e92:	2307      	movs	r3, #7
 8002e94:	402b      	ands	r3, r5
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d000      	beq.n	8002e9c <__aeabi_dsub+0x350>
 8002e9a:	e6e2      	b.n	8002c62 <__aeabi_dsub+0x116>
 8002e9c:	e06b      	b.n	8002f76 <__aeabi_dsub+0x42a>
 8002e9e:	46c0      	nop			@ (mov r8, r8)
 8002ea0:	000007ff 	.word	0x000007ff
 8002ea4:	ff7fffff 	.word	0xff7fffff
 8002ea8:	fffff801 	.word	0xfffff801
 8002eac:	000007fe 	.word	0x000007fe
 8002eb0:	0028      	movs	r0, r5
 8002eb2:	f000 fb63 	bl	800357c <__clzsi2>
 8002eb6:	0003      	movs	r3, r0
 8002eb8:	3318      	adds	r3, #24
 8002eba:	2b1f      	cmp	r3, #31
 8002ebc:	dc00      	bgt.n	8002ec0 <__aeabi_dsub+0x374>
 8002ebe:	e6b4      	b.n	8002c2a <__aeabi_dsub+0xde>
 8002ec0:	002a      	movs	r2, r5
 8002ec2:	3808      	subs	r0, #8
 8002ec4:	4082      	lsls	r2, r0
 8002ec6:	429f      	cmp	r7, r3
 8002ec8:	dd00      	ble.n	8002ecc <__aeabi_dsub+0x380>
 8002eca:	e0b9      	b.n	8003040 <__aeabi_dsub+0x4f4>
 8002ecc:	1bdb      	subs	r3, r3, r7
 8002ece:	1c58      	adds	r0, r3, #1
 8002ed0:	281f      	cmp	r0, #31
 8002ed2:	dc00      	bgt.n	8002ed6 <__aeabi_dsub+0x38a>
 8002ed4:	e1a0      	b.n	8003218 <__aeabi_dsub+0x6cc>
 8002ed6:	0015      	movs	r5, r2
 8002ed8:	3b1f      	subs	r3, #31
 8002eda:	40dd      	lsrs	r5, r3
 8002edc:	2820      	cmp	r0, #32
 8002ede:	d005      	beq.n	8002eec <__aeabi_dsub+0x3a0>
 8002ee0:	2340      	movs	r3, #64	@ 0x40
 8002ee2:	1a1b      	subs	r3, r3, r0
 8002ee4:	409a      	lsls	r2, r3
 8002ee6:	1e53      	subs	r3, r2, #1
 8002ee8:	419a      	sbcs	r2, r3
 8002eea:	4315      	orrs	r5, r2
 8002eec:	2307      	movs	r3, #7
 8002eee:	2700      	movs	r7, #0
 8002ef0:	402b      	ands	r3, r5
 8002ef2:	e7d0      	b.n	8002e96 <__aeabi_dsub+0x34a>
 8002ef4:	08c0      	lsrs	r0, r0, #3
 8002ef6:	0762      	lsls	r2, r4, #29
 8002ef8:	4302      	orrs	r2, r0
 8002efa:	08e4      	lsrs	r4, r4, #3
 8002efc:	e737      	b.n	8002d6e <__aeabi_dsub+0x222>
 8002efe:	08ea      	lsrs	r2, r5, #3
 8002f00:	0763      	lsls	r3, r4, #29
 8002f02:	431a      	orrs	r2, r3
 8002f04:	4bd3      	ldr	r3, [pc, #844]	@ (8003254 <__aeabi_dsub+0x708>)
 8002f06:	08e4      	lsrs	r4, r4, #3
 8002f08:	429f      	cmp	r7, r3
 8002f0a:	d100      	bne.n	8002f0e <__aeabi_dsub+0x3c2>
 8002f0c:	e72f      	b.n	8002d6e <__aeabi_dsub+0x222>
 8002f0e:	0324      	lsls	r4, r4, #12
 8002f10:	0b25      	lsrs	r5, r4, #12
 8002f12:	057c      	lsls	r4, r7, #21
 8002f14:	0d64      	lsrs	r4, r4, #21
 8002f16:	e6c2      	b.n	8002c9e <__aeabi_dsub+0x152>
 8002f18:	46ca      	mov	sl, r9
 8002f1a:	0022      	movs	r2, r4
 8002f1c:	4302      	orrs	r2, r0
 8002f1e:	d158      	bne.n	8002fd2 <__aeabi_dsub+0x486>
 8002f20:	4663      	mov	r3, ip
 8002f22:	000e      	movs	r6, r1
 8002f24:	9c02      	ldr	r4, [sp, #8]
 8002f26:	9303      	str	r3, [sp, #12]
 8002f28:	9b03      	ldr	r3, [sp, #12]
 8002f2a:	4657      	mov	r7, sl
 8002f2c:	08da      	lsrs	r2, r3, #3
 8002f2e:	e7e7      	b.n	8002f00 <__aeabi_dsub+0x3b4>
 8002f30:	4cc9      	ldr	r4, [pc, #804]	@ (8003258 <__aeabi_dsub+0x70c>)
 8002f32:	1aff      	subs	r7, r7, r3
 8002f34:	4014      	ands	r4, r2
 8002f36:	e692      	b.n	8002c5e <__aeabi_dsub+0x112>
 8002f38:	4dc8      	ldr	r5, [pc, #800]	@ (800325c <__aeabi_dsub+0x710>)
 8002f3a:	1c7a      	adds	r2, r7, #1
 8002f3c:	422a      	tst	r2, r5
 8002f3e:	d000      	beq.n	8002f42 <__aeabi_dsub+0x3f6>
 8002f40:	e084      	b.n	800304c <__aeabi_dsub+0x500>
 8002f42:	0022      	movs	r2, r4
 8002f44:	4302      	orrs	r2, r0
 8002f46:	2f00      	cmp	r7, #0
 8002f48:	d000      	beq.n	8002f4c <__aeabi_dsub+0x400>
 8002f4a:	e0ef      	b.n	800312c <__aeabi_dsub+0x5e0>
 8002f4c:	2a00      	cmp	r2, #0
 8002f4e:	d100      	bne.n	8002f52 <__aeabi_dsub+0x406>
 8002f50:	e0e5      	b.n	800311e <__aeabi_dsub+0x5d2>
 8002f52:	4662      	mov	r2, ip
 8002f54:	9902      	ldr	r1, [sp, #8]
 8002f56:	430a      	orrs	r2, r1
 8002f58:	d100      	bne.n	8002f5c <__aeabi_dsub+0x410>
 8002f5a:	e0c5      	b.n	80030e8 <__aeabi_dsub+0x59c>
 8002f5c:	4663      	mov	r3, ip
 8002f5e:	18c5      	adds	r5, r0, r3
 8002f60:	468c      	mov	ip, r1
 8002f62:	4285      	cmp	r5, r0
 8002f64:	4180      	sbcs	r0, r0
 8002f66:	4464      	add	r4, ip
 8002f68:	4240      	negs	r0, r0
 8002f6a:	1824      	adds	r4, r4, r0
 8002f6c:	0223      	lsls	r3, r4, #8
 8002f6e:	d502      	bpl.n	8002f76 <__aeabi_dsub+0x42a>
 8002f70:	4bb9      	ldr	r3, [pc, #740]	@ (8003258 <__aeabi_dsub+0x70c>)
 8002f72:	3701      	adds	r7, #1
 8002f74:	401c      	ands	r4, r3
 8002f76:	46ba      	mov	sl, r7
 8002f78:	9503      	str	r5, [sp, #12]
 8002f7a:	e7d5      	b.n	8002f28 <__aeabi_dsub+0x3dc>
 8002f7c:	4662      	mov	r2, ip
 8002f7e:	1a85      	subs	r5, r0, r2
 8002f80:	42a8      	cmp	r0, r5
 8002f82:	4192      	sbcs	r2, r2
 8002f84:	4252      	negs	r2, r2
 8002f86:	4691      	mov	r9, r2
 8002f88:	9b02      	ldr	r3, [sp, #8]
 8002f8a:	1ae3      	subs	r3, r4, r3
 8002f8c:	001a      	movs	r2, r3
 8002f8e:	464b      	mov	r3, r9
 8002f90:	1ad2      	subs	r2, r2, r3
 8002f92:	0013      	movs	r3, r2
 8002f94:	4691      	mov	r9, r2
 8002f96:	021a      	lsls	r2, r3, #8
 8002f98:	d46c      	bmi.n	8003074 <__aeabi_dsub+0x528>
 8002f9a:	464a      	mov	r2, r9
 8002f9c:	464c      	mov	r4, r9
 8002f9e:	432a      	orrs	r2, r5
 8002fa0:	d000      	beq.n	8002fa4 <__aeabi_dsub+0x458>
 8002fa2:	e63a      	b.n	8002c1a <__aeabi_dsub+0xce>
 8002fa4:	2600      	movs	r6, #0
 8002fa6:	2400      	movs	r4, #0
 8002fa8:	2500      	movs	r5, #0
 8002faa:	e678      	b.n	8002c9e <__aeabi_dsub+0x152>
 8002fac:	9902      	ldr	r1, [sp, #8]
 8002fae:	4653      	mov	r3, sl
 8002fb0:	000d      	movs	r5, r1
 8002fb2:	3a20      	subs	r2, #32
 8002fb4:	40d5      	lsrs	r5, r2
 8002fb6:	2b20      	cmp	r3, #32
 8002fb8:	d006      	beq.n	8002fc8 <__aeabi_dsub+0x47c>
 8002fba:	2240      	movs	r2, #64	@ 0x40
 8002fbc:	1ad2      	subs	r2, r2, r3
 8002fbe:	000b      	movs	r3, r1
 8002fc0:	4093      	lsls	r3, r2
 8002fc2:	4662      	mov	r2, ip
 8002fc4:	431a      	orrs	r2, r3
 8002fc6:	4693      	mov	fp, r2
 8002fc8:	465b      	mov	r3, fp
 8002fca:	1e5a      	subs	r2, r3, #1
 8002fcc:	4193      	sbcs	r3, r2
 8002fce:	431d      	orrs	r5, r3
 8002fd0:	e619      	b.n	8002c06 <__aeabi_dsub+0xba>
 8002fd2:	4653      	mov	r3, sl
 8002fd4:	1e5a      	subs	r2, r3, #1
 8002fd6:	2b01      	cmp	r3, #1
 8002fd8:	d100      	bne.n	8002fdc <__aeabi_dsub+0x490>
 8002fda:	e0c6      	b.n	800316a <__aeabi_dsub+0x61e>
 8002fdc:	4e9d      	ldr	r6, [pc, #628]	@ (8003254 <__aeabi_dsub+0x708>)
 8002fde:	45b2      	cmp	sl, r6
 8002fe0:	d100      	bne.n	8002fe4 <__aeabi_dsub+0x498>
 8002fe2:	e6bd      	b.n	8002d60 <__aeabi_dsub+0x214>
 8002fe4:	4688      	mov	r8, r1
 8002fe6:	000e      	movs	r6, r1
 8002fe8:	2501      	movs	r5, #1
 8002fea:	2a38      	cmp	r2, #56	@ 0x38
 8002fec:	dc10      	bgt.n	8003010 <__aeabi_dsub+0x4c4>
 8002fee:	2a1f      	cmp	r2, #31
 8002ff0:	dc7f      	bgt.n	80030f2 <__aeabi_dsub+0x5a6>
 8002ff2:	2120      	movs	r1, #32
 8002ff4:	0025      	movs	r5, r4
 8002ff6:	1a89      	subs	r1, r1, r2
 8002ff8:	0007      	movs	r7, r0
 8002ffa:	4088      	lsls	r0, r1
 8002ffc:	408d      	lsls	r5, r1
 8002ffe:	40d7      	lsrs	r7, r2
 8003000:	40d4      	lsrs	r4, r2
 8003002:	1e41      	subs	r1, r0, #1
 8003004:	4188      	sbcs	r0, r1
 8003006:	9b02      	ldr	r3, [sp, #8]
 8003008:	433d      	orrs	r5, r7
 800300a:	1b1b      	subs	r3, r3, r4
 800300c:	4305      	orrs	r5, r0
 800300e:	9302      	str	r3, [sp, #8]
 8003010:	4662      	mov	r2, ip
 8003012:	1b55      	subs	r5, r2, r5
 8003014:	45ac      	cmp	ip, r5
 8003016:	4192      	sbcs	r2, r2
 8003018:	9b02      	ldr	r3, [sp, #8]
 800301a:	4252      	negs	r2, r2
 800301c:	464f      	mov	r7, r9
 800301e:	1a9c      	subs	r4, r3, r2
 8003020:	e5f6      	b.n	8002c10 <__aeabi_dsub+0xc4>
 8003022:	2d00      	cmp	r5, #0
 8003024:	d000      	beq.n	8003028 <__aeabi_dsub+0x4dc>
 8003026:	e0b7      	b.n	8003198 <__aeabi_dsub+0x64c>
 8003028:	2a00      	cmp	r2, #0
 800302a:	d100      	bne.n	800302e <__aeabi_dsub+0x4e2>
 800302c:	e0f0      	b.n	8003210 <__aeabi_dsub+0x6c4>
 800302e:	2601      	movs	r6, #1
 8003030:	400e      	ands	r6, r1
 8003032:	4663      	mov	r3, ip
 8003034:	9802      	ldr	r0, [sp, #8]
 8003036:	08d9      	lsrs	r1, r3, #3
 8003038:	0742      	lsls	r2, r0, #29
 800303a:	430a      	orrs	r2, r1
 800303c:	08c4      	lsrs	r4, r0, #3
 800303e:	e696      	b.n	8002d6e <__aeabi_dsub+0x222>
 8003040:	4c85      	ldr	r4, [pc, #532]	@ (8003258 <__aeabi_dsub+0x70c>)
 8003042:	1aff      	subs	r7, r7, r3
 8003044:	4014      	ands	r4, r2
 8003046:	0762      	lsls	r2, r4, #29
 8003048:	08e4      	lsrs	r4, r4, #3
 800304a:	e760      	b.n	8002f0e <__aeabi_dsub+0x3c2>
 800304c:	4981      	ldr	r1, [pc, #516]	@ (8003254 <__aeabi_dsub+0x708>)
 800304e:	428a      	cmp	r2, r1
 8003050:	d100      	bne.n	8003054 <__aeabi_dsub+0x508>
 8003052:	e0c9      	b.n	80031e8 <__aeabi_dsub+0x69c>
 8003054:	4663      	mov	r3, ip
 8003056:	18c1      	adds	r1, r0, r3
 8003058:	4281      	cmp	r1, r0
 800305a:	4180      	sbcs	r0, r0
 800305c:	9b02      	ldr	r3, [sp, #8]
 800305e:	4240      	negs	r0, r0
 8003060:	18e3      	adds	r3, r4, r3
 8003062:	181b      	adds	r3, r3, r0
 8003064:	07dd      	lsls	r5, r3, #31
 8003066:	085c      	lsrs	r4, r3, #1
 8003068:	2307      	movs	r3, #7
 800306a:	0849      	lsrs	r1, r1, #1
 800306c:	430d      	orrs	r5, r1
 800306e:	0017      	movs	r7, r2
 8003070:	402b      	ands	r3, r5
 8003072:	e710      	b.n	8002e96 <__aeabi_dsub+0x34a>
 8003074:	4663      	mov	r3, ip
 8003076:	1a1d      	subs	r5, r3, r0
 8003078:	45ac      	cmp	ip, r5
 800307a:	4192      	sbcs	r2, r2
 800307c:	2601      	movs	r6, #1
 800307e:	9b02      	ldr	r3, [sp, #8]
 8003080:	4252      	negs	r2, r2
 8003082:	1b1c      	subs	r4, r3, r4
 8003084:	4688      	mov	r8, r1
 8003086:	1aa4      	subs	r4, r4, r2
 8003088:	400e      	ands	r6, r1
 800308a:	e5c6      	b.n	8002c1a <__aeabi_dsub+0xce>
 800308c:	4663      	mov	r3, ip
 800308e:	18c5      	adds	r5, r0, r3
 8003090:	9b02      	ldr	r3, [sp, #8]
 8003092:	4285      	cmp	r5, r0
 8003094:	4180      	sbcs	r0, r0
 8003096:	469c      	mov	ip, r3
 8003098:	4240      	negs	r0, r0
 800309a:	4464      	add	r4, ip
 800309c:	1824      	adds	r4, r4, r0
 800309e:	2701      	movs	r7, #1
 80030a0:	0223      	lsls	r3, r4, #8
 80030a2:	d400      	bmi.n	80030a6 <__aeabi_dsub+0x55a>
 80030a4:	e6f5      	b.n	8002e92 <__aeabi_dsub+0x346>
 80030a6:	2702      	movs	r7, #2
 80030a8:	e641      	b.n	8002d2e <__aeabi_dsub+0x1e2>
 80030aa:	4663      	mov	r3, ip
 80030ac:	1ac5      	subs	r5, r0, r3
 80030ae:	42a8      	cmp	r0, r5
 80030b0:	4180      	sbcs	r0, r0
 80030b2:	9b02      	ldr	r3, [sp, #8]
 80030b4:	4240      	negs	r0, r0
 80030b6:	1ae4      	subs	r4, r4, r3
 80030b8:	2701      	movs	r7, #1
 80030ba:	1a24      	subs	r4, r4, r0
 80030bc:	e5a8      	b.n	8002c10 <__aeabi_dsub+0xc4>
 80030be:	9d02      	ldr	r5, [sp, #8]
 80030c0:	4652      	mov	r2, sl
 80030c2:	002b      	movs	r3, r5
 80030c4:	3a20      	subs	r2, #32
 80030c6:	40d3      	lsrs	r3, r2
 80030c8:	0019      	movs	r1, r3
 80030ca:	4653      	mov	r3, sl
 80030cc:	2b20      	cmp	r3, #32
 80030ce:	d006      	beq.n	80030de <__aeabi_dsub+0x592>
 80030d0:	2240      	movs	r2, #64	@ 0x40
 80030d2:	1ad2      	subs	r2, r2, r3
 80030d4:	002b      	movs	r3, r5
 80030d6:	4093      	lsls	r3, r2
 80030d8:	4662      	mov	r2, ip
 80030da:	431a      	orrs	r2, r3
 80030dc:	4693      	mov	fp, r2
 80030de:	465d      	mov	r5, fp
 80030e0:	1e6b      	subs	r3, r5, #1
 80030e2:	419d      	sbcs	r5, r3
 80030e4:	430d      	orrs	r5, r1
 80030e6:	e615      	b.n	8002d14 <__aeabi_dsub+0x1c8>
 80030e8:	0762      	lsls	r2, r4, #29
 80030ea:	08c0      	lsrs	r0, r0, #3
 80030ec:	4302      	orrs	r2, r0
 80030ee:	08e4      	lsrs	r4, r4, #3
 80030f0:	e70d      	b.n	8002f0e <__aeabi_dsub+0x3c2>
 80030f2:	0011      	movs	r1, r2
 80030f4:	0027      	movs	r7, r4
 80030f6:	3920      	subs	r1, #32
 80030f8:	40cf      	lsrs	r7, r1
 80030fa:	2a20      	cmp	r2, #32
 80030fc:	d005      	beq.n	800310a <__aeabi_dsub+0x5be>
 80030fe:	2140      	movs	r1, #64	@ 0x40
 8003100:	1a8a      	subs	r2, r1, r2
 8003102:	4094      	lsls	r4, r2
 8003104:	0025      	movs	r5, r4
 8003106:	4305      	orrs	r5, r0
 8003108:	9503      	str	r5, [sp, #12]
 800310a:	9d03      	ldr	r5, [sp, #12]
 800310c:	1e6a      	subs	r2, r5, #1
 800310e:	4195      	sbcs	r5, r2
 8003110:	433d      	orrs	r5, r7
 8003112:	e77d      	b.n	8003010 <__aeabi_dsub+0x4c4>
 8003114:	2a00      	cmp	r2, #0
 8003116:	d100      	bne.n	800311a <__aeabi_dsub+0x5ce>
 8003118:	e744      	b.n	8002fa4 <__aeabi_dsub+0x458>
 800311a:	2601      	movs	r6, #1
 800311c:	400e      	ands	r6, r1
 800311e:	4663      	mov	r3, ip
 8003120:	08d9      	lsrs	r1, r3, #3
 8003122:	9b02      	ldr	r3, [sp, #8]
 8003124:	075a      	lsls	r2, r3, #29
 8003126:	430a      	orrs	r2, r1
 8003128:	08dc      	lsrs	r4, r3, #3
 800312a:	e6f0      	b.n	8002f0e <__aeabi_dsub+0x3c2>
 800312c:	2a00      	cmp	r2, #0
 800312e:	d028      	beq.n	8003182 <__aeabi_dsub+0x636>
 8003130:	4662      	mov	r2, ip
 8003132:	9f02      	ldr	r7, [sp, #8]
 8003134:	08c0      	lsrs	r0, r0, #3
 8003136:	433a      	orrs	r2, r7
 8003138:	d100      	bne.n	800313c <__aeabi_dsub+0x5f0>
 800313a:	e6dc      	b.n	8002ef6 <__aeabi_dsub+0x3aa>
 800313c:	0762      	lsls	r2, r4, #29
 800313e:	4310      	orrs	r0, r2
 8003140:	2280      	movs	r2, #128	@ 0x80
 8003142:	08e4      	lsrs	r4, r4, #3
 8003144:	0312      	lsls	r2, r2, #12
 8003146:	4214      	tst	r4, r2
 8003148:	d009      	beq.n	800315e <__aeabi_dsub+0x612>
 800314a:	08fd      	lsrs	r5, r7, #3
 800314c:	4215      	tst	r5, r2
 800314e:	d106      	bne.n	800315e <__aeabi_dsub+0x612>
 8003150:	4663      	mov	r3, ip
 8003152:	2601      	movs	r6, #1
 8003154:	002c      	movs	r4, r5
 8003156:	08d8      	lsrs	r0, r3, #3
 8003158:	077b      	lsls	r3, r7, #29
 800315a:	4318      	orrs	r0, r3
 800315c:	400e      	ands	r6, r1
 800315e:	0f42      	lsrs	r2, r0, #29
 8003160:	00c0      	lsls	r0, r0, #3
 8003162:	08c0      	lsrs	r0, r0, #3
 8003164:	0752      	lsls	r2, r2, #29
 8003166:	4302      	orrs	r2, r0
 8003168:	e601      	b.n	8002d6e <__aeabi_dsub+0x222>
 800316a:	4663      	mov	r3, ip
 800316c:	1a1d      	subs	r5, r3, r0
 800316e:	45ac      	cmp	ip, r5
 8003170:	4192      	sbcs	r2, r2
 8003172:	9b02      	ldr	r3, [sp, #8]
 8003174:	4252      	negs	r2, r2
 8003176:	1b1c      	subs	r4, r3, r4
 8003178:	000e      	movs	r6, r1
 800317a:	4688      	mov	r8, r1
 800317c:	2701      	movs	r7, #1
 800317e:	1aa4      	subs	r4, r4, r2
 8003180:	e546      	b.n	8002c10 <__aeabi_dsub+0xc4>
 8003182:	4663      	mov	r3, ip
 8003184:	08d9      	lsrs	r1, r3, #3
 8003186:	9b02      	ldr	r3, [sp, #8]
 8003188:	075a      	lsls	r2, r3, #29
 800318a:	430a      	orrs	r2, r1
 800318c:	08dc      	lsrs	r4, r3, #3
 800318e:	e5ee      	b.n	8002d6e <__aeabi_dsub+0x222>
 8003190:	4663      	mov	r3, ip
 8003192:	9c02      	ldr	r4, [sp, #8]
 8003194:	9303      	str	r3, [sp, #12]
 8003196:	e6c7      	b.n	8002f28 <__aeabi_dsub+0x3dc>
 8003198:	08c0      	lsrs	r0, r0, #3
 800319a:	2a00      	cmp	r2, #0
 800319c:	d100      	bne.n	80031a0 <__aeabi_dsub+0x654>
 800319e:	e6aa      	b.n	8002ef6 <__aeabi_dsub+0x3aa>
 80031a0:	0762      	lsls	r2, r4, #29
 80031a2:	4310      	orrs	r0, r2
 80031a4:	2280      	movs	r2, #128	@ 0x80
 80031a6:	08e4      	lsrs	r4, r4, #3
 80031a8:	0312      	lsls	r2, r2, #12
 80031aa:	4214      	tst	r4, r2
 80031ac:	d0d7      	beq.n	800315e <__aeabi_dsub+0x612>
 80031ae:	9f02      	ldr	r7, [sp, #8]
 80031b0:	08fd      	lsrs	r5, r7, #3
 80031b2:	4215      	tst	r5, r2
 80031b4:	d1d3      	bne.n	800315e <__aeabi_dsub+0x612>
 80031b6:	4663      	mov	r3, ip
 80031b8:	2601      	movs	r6, #1
 80031ba:	08d8      	lsrs	r0, r3, #3
 80031bc:	077b      	lsls	r3, r7, #29
 80031be:	002c      	movs	r4, r5
 80031c0:	4318      	orrs	r0, r3
 80031c2:	400e      	ands	r6, r1
 80031c4:	e7cb      	b.n	800315e <__aeabi_dsub+0x612>
 80031c6:	000a      	movs	r2, r1
 80031c8:	0027      	movs	r7, r4
 80031ca:	3a20      	subs	r2, #32
 80031cc:	40d7      	lsrs	r7, r2
 80031ce:	2920      	cmp	r1, #32
 80031d0:	d005      	beq.n	80031de <__aeabi_dsub+0x692>
 80031d2:	2240      	movs	r2, #64	@ 0x40
 80031d4:	1a52      	subs	r2, r2, r1
 80031d6:	4094      	lsls	r4, r2
 80031d8:	0025      	movs	r5, r4
 80031da:	4305      	orrs	r5, r0
 80031dc:	9503      	str	r5, [sp, #12]
 80031de:	9d03      	ldr	r5, [sp, #12]
 80031e0:	1e6a      	subs	r2, r5, #1
 80031e2:	4195      	sbcs	r5, r2
 80031e4:	432f      	orrs	r7, r5
 80031e6:	e610      	b.n	8002e0a <__aeabi_dsub+0x2be>
 80031e8:	0014      	movs	r4, r2
 80031ea:	2500      	movs	r5, #0
 80031ec:	2200      	movs	r2, #0
 80031ee:	e556      	b.n	8002c9e <__aeabi_dsub+0x152>
 80031f0:	9b02      	ldr	r3, [sp, #8]
 80031f2:	4460      	add	r0, ip
 80031f4:	4699      	mov	r9, r3
 80031f6:	4560      	cmp	r0, ip
 80031f8:	4192      	sbcs	r2, r2
 80031fa:	444c      	add	r4, r9
 80031fc:	4252      	negs	r2, r2
 80031fe:	0005      	movs	r5, r0
 8003200:	18a4      	adds	r4, r4, r2
 8003202:	e74c      	b.n	800309e <__aeabi_dsub+0x552>
 8003204:	001a      	movs	r2, r3
 8003206:	001c      	movs	r4, r3
 8003208:	432a      	orrs	r2, r5
 800320a:	d000      	beq.n	800320e <__aeabi_dsub+0x6c2>
 800320c:	e6b3      	b.n	8002f76 <__aeabi_dsub+0x42a>
 800320e:	e6c9      	b.n	8002fa4 <__aeabi_dsub+0x458>
 8003210:	2480      	movs	r4, #128	@ 0x80
 8003212:	2600      	movs	r6, #0
 8003214:	0324      	lsls	r4, r4, #12
 8003216:	e5ae      	b.n	8002d76 <__aeabi_dsub+0x22a>
 8003218:	2120      	movs	r1, #32
 800321a:	2500      	movs	r5, #0
 800321c:	1a09      	subs	r1, r1, r0
 800321e:	e517      	b.n	8002c50 <__aeabi_dsub+0x104>
 8003220:	2200      	movs	r2, #0
 8003222:	2500      	movs	r5, #0
 8003224:	4c0b      	ldr	r4, [pc, #44]	@ (8003254 <__aeabi_dsub+0x708>)
 8003226:	e53a      	b.n	8002c9e <__aeabi_dsub+0x152>
 8003228:	2d00      	cmp	r5, #0
 800322a:	d100      	bne.n	800322e <__aeabi_dsub+0x6e2>
 800322c:	e5f6      	b.n	8002e1c <__aeabi_dsub+0x2d0>
 800322e:	464b      	mov	r3, r9
 8003230:	1bda      	subs	r2, r3, r7
 8003232:	4692      	mov	sl, r2
 8003234:	2f00      	cmp	r7, #0
 8003236:	d100      	bne.n	800323a <__aeabi_dsub+0x6ee>
 8003238:	e66f      	b.n	8002f1a <__aeabi_dsub+0x3ce>
 800323a:	2a38      	cmp	r2, #56	@ 0x38
 800323c:	dc05      	bgt.n	800324a <__aeabi_dsub+0x6fe>
 800323e:	2680      	movs	r6, #128	@ 0x80
 8003240:	0436      	lsls	r6, r6, #16
 8003242:	4334      	orrs	r4, r6
 8003244:	4688      	mov	r8, r1
 8003246:	000e      	movs	r6, r1
 8003248:	e6d1      	b.n	8002fee <__aeabi_dsub+0x4a2>
 800324a:	4688      	mov	r8, r1
 800324c:	000e      	movs	r6, r1
 800324e:	2501      	movs	r5, #1
 8003250:	e6de      	b.n	8003010 <__aeabi_dsub+0x4c4>
 8003252:	46c0      	nop			@ (mov r8, r8)
 8003254:	000007ff 	.word	0x000007ff
 8003258:	ff7fffff 	.word	0xff7fffff
 800325c:	000007fe 	.word	0x000007fe
 8003260:	2d00      	cmp	r5, #0
 8003262:	d100      	bne.n	8003266 <__aeabi_dsub+0x71a>
 8003264:	e668      	b.n	8002f38 <__aeabi_dsub+0x3ec>
 8003266:	464b      	mov	r3, r9
 8003268:	1bd9      	subs	r1, r3, r7
 800326a:	2f00      	cmp	r7, #0
 800326c:	d101      	bne.n	8003272 <__aeabi_dsub+0x726>
 800326e:	468a      	mov	sl, r1
 8003270:	e5a7      	b.n	8002dc2 <__aeabi_dsub+0x276>
 8003272:	2701      	movs	r7, #1
 8003274:	2938      	cmp	r1, #56	@ 0x38
 8003276:	dd00      	ble.n	800327a <__aeabi_dsub+0x72e>
 8003278:	e5c7      	b.n	8002e0a <__aeabi_dsub+0x2be>
 800327a:	2280      	movs	r2, #128	@ 0x80
 800327c:	0412      	lsls	r2, r2, #16
 800327e:	4314      	orrs	r4, r2
 8003280:	e5af      	b.n	8002de2 <__aeabi_dsub+0x296>
 8003282:	46c0      	nop			@ (mov r8, r8)

08003284 <__aeabi_dcmpun>:
 8003284:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003286:	46c6      	mov	lr, r8
 8003288:	031e      	lsls	r6, r3, #12
 800328a:	0b36      	lsrs	r6, r6, #12
 800328c:	46b0      	mov	r8, r6
 800328e:	4e0d      	ldr	r6, [pc, #52]	@ (80032c4 <__aeabi_dcmpun+0x40>)
 8003290:	030c      	lsls	r4, r1, #12
 8003292:	004d      	lsls	r5, r1, #1
 8003294:	005f      	lsls	r7, r3, #1
 8003296:	b500      	push	{lr}
 8003298:	0b24      	lsrs	r4, r4, #12
 800329a:	0d6d      	lsrs	r5, r5, #21
 800329c:	0d7f      	lsrs	r7, r7, #21
 800329e:	42b5      	cmp	r5, r6
 80032a0:	d00b      	beq.n	80032ba <__aeabi_dcmpun+0x36>
 80032a2:	4908      	ldr	r1, [pc, #32]	@ (80032c4 <__aeabi_dcmpun+0x40>)
 80032a4:	2000      	movs	r0, #0
 80032a6:	428f      	cmp	r7, r1
 80032a8:	d104      	bne.n	80032b4 <__aeabi_dcmpun+0x30>
 80032aa:	4646      	mov	r6, r8
 80032ac:	4316      	orrs	r6, r2
 80032ae:	0030      	movs	r0, r6
 80032b0:	1e43      	subs	r3, r0, #1
 80032b2:	4198      	sbcs	r0, r3
 80032b4:	bc80      	pop	{r7}
 80032b6:	46b8      	mov	r8, r7
 80032b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80032ba:	4304      	orrs	r4, r0
 80032bc:	2001      	movs	r0, #1
 80032be:	2c00      	cmp	r4, #0
 80032c0:	d1f8      	bne.n	80032b4 <__aeabi_dcmpun+0x30>
 80032c2:	e7ee      	b.n	80032a2 <__aeabi_dcmpun+0x1e>
 80032c4:	000007ff 	.word	0x000007ff

080032c8 <__aeabi_d2iz>:
 80032c8:	000b      	movs	r3, r1
 80032ca:	0002      	movs	r2, r0
 80032cc:	b570      	push	{r4, r5, r6, lr}
 80032ce:	4d16      	ldr	r5, [pc, #88]	@ (8003328 <__aeabi_d2iz+0x60>)
 80032d0:	030c      	lsls	r4, r1, #12
 80032d2:	b082      	sub	sp, #8
 80032d4:	0049      	lsls	r1, r1, #1
 80032d6:	2000      	movs	r0, #0
 80032d8:	9200      	str	r2, [sp, #0]
 80032da:	9301      	str	r3, [sp, #4]
 80032dc:	0b24      	lsrs	r4, r4, #12
 80032de:	0d49      	lsrs	r1, r1, #21
 80032e0:	0fde      	lsrs	r6, r3, #31
 80032e2:	42a9      	cmp	r1, r5
 80032e4:	dd04      	ble.n	80032f0 <__aeabi_d2iz+0x28>
 80032e6:	4811      	ldr	r0, [pc, #68]	@ (800332c <__aeabi_d2iz+0x64>)
 80032e8:	4281      	cmp	r1, r0
 80032ea:	dd03      	ble.n	80032f4 <__aeabi_d2iz+0x2c>
 80032ec:	4b10      	ldr	r3, [pc, #64]	@ (8003330 <__aeabi_d2iz+0x68>)
 80032ee:	18f0      	adds	r0, r6, r3
 80032f0:	b002      	add	sp, #8
 80032f2:	bd70      	pop	{r4, r5, r6, pc}
 80032f4:	2080      	movs	r0, #128	@ 0x80
 80032f6:	0340      	lsls	r0, r0, #13
 80032f8:	4320      	orrs	r0, r4
 80032fa:	4c0e      	ldr	r4, [pc, #56]	@ (8003334 <__aeabi_d2iz+0x6c>)
 80032fc:	1a64      	subs	r4, r4, r1
 80032fe:	2c1f      	cmp	r4, #31
 8003300:	dd08      	ble.n	8003314 <__aeabi_d2iz+0x4c>
 8003302:	4b0d      	ldr	r3, [pc, #52]	@ (8003338 <__aeabi_d2iz+0x70>)
 8003304:	1a5b      	subs	r3, r3, r1
 8003306:	40d8      	lsrs	r0, r3
 8003308:	0003      	movs	r3, r0
 800330a:	4258      	negs	r0, r3
 800330c:	2e00      	cmp	r6, #0
 800330e:	d1ef      	bne.n	80032f0 <__aeabi_d2iz+0x28>
 8003310:	0018      	movs	r0, r3
 8003312:	e7ed      	b.n	80032f0 <__aeabi_d2iz+0x28>
 8003314:	4b09      	ldr	r3, [pc, #36]	@ (800333c <__aeabi_d2iz+0x74>)
 8003316:	9a00      	ldr	r2, [sp, #0]
 8003318:	469c      	mov	ip, r3
 800331a:	0003      	movs	r3, r0
 800331c:	4461      	add	r1, ip
 800331e:	408b      	lsls	r3, r1
 8003320:	40e2      	lsrs	r2, r4
 8003322:	4313      	orrs	r3, r2
 8003324:	e7f1      	b.n	800330a <__aeabi_d2iz+0x42>
 8003326:	46c0      	nop			@ (mov r8, r8)
 8003328:	000003fe 	.word	0x000003fe
 800332c:	0000041d 	.word	0x0000041d
 8003330:	7fffffff 	.word	0x7fffffff
 8003334:	00000433 	.word	0x00000433
 8003338:	00000413 	.word	0x00000413
 800333c:	fffffbed 	.word	0xfffffbed

08003340 <__aeabi_i2d>:
 8003340:	b570      	push	{r4, r5, r6, lr}
 8003342:	2800      	cmp	r0, #0
 8003344:	d016      	beq.n	8003374 <__aeabi_i2d+0x34>
 8003346:	17c3      	asrs	r3, r0, #31
 8003348:	18c5      	adds	r5, r0, r3
 800334a:	405d      	eors	r5, r3
 800334c:	0fc4      	lsrs	r4, r0, #31
 800334e:	0028      	movs	r0, r5
 8003350:	f000 f914 	bl	800357c <__clzsi2>
 8003354:	4b10      	ldr	r3, [pc, #64]	@ (8003398 <__aeabi_i2d+0x58>)
 8003356:	1a1b      	subs	r3, r3, r0
 8003358:	055b      	lsls	r3, r3, #21
 800335a:	0d5b      	lsrs	r3, r3, #21
 800335c:	280a      	cmp	r0, #10
 800335e:	dc14      	bgt.n	800338a <__aeabi_i2d+0x4a>
 8003360:	0002      	movs	r2, r0
 8003362:	002e      	movs	r6, r5
 8003364:	3215      	adds	r2, #21
 8003366:	4096      	lsls	r6, r2
 8003368:	220b      	movs	r2, #11
 800336a:	1a12      	subs	r2, r2, r0
 800336c:	40d5      	lsrs	r5, r2
 800336e:	032d      	lsls	r5, r5, #12
 8003370:	0b2d      	lsrs	r5, r5, #12
 8003372:	e003      	b.n	800337c <__aeabi_i2d+0x3c>
 8003374:	2400      	movs	r4, #0
 8003376:	2300      	movs	r3, #0
 8003378:	2500      	movs	r5, #0
 800337a:	2600      	movs	r6, #0
 800337c:	051b      	lsls	r3, r3, #20
 800337e:	432b      	orrs	r3, r5
 8003380:	07e4      	lsls	r4, r4, #31
 8003382:	4323      	orrs	r3, r4
 8003384:	0030      	movs	r0, r6
 8003386:	0019      	movs	r1, r3
 8003388:	bd70      	pop	{r4, r5, r6, pc}
 800338a:	380b      	subs	r0, #11
 800338c:	4085      	lsls	r5, r0
 800338e:	032d      	lsls	r5, r5, #12
 8003390:	2600      	movs	r6, #0
 8003392:	0b2d      	lsrs	r5, r5, #12
 8003394:	e7f2      	b.n	800337c <__aeabi_i2d+0x3c>
 8003396:	46c0      	nop			@ (mov r8, r8)
 8003398:	0000041e 	.word	0x0000041e

0800339c <__aeabi_ui2d>:
 800339c:	b510      	push	{r4, lr}
 800339e:	1e04      	subs	r4, r0, #0
 80033a0:	d010      	beq.n	80033c4 <__aeabi_ui2d+0x28>
 80033a2:	f000 f8eb 	bl	800357c <__clzsi2>
 80033a6:	4b0e      	ldr	r3, [pc, #56]	@ (80033e0 <__aeabi_ui2d+0x44>)
 80033a8:	1a1b      	subs	r3, r3, r0
 80033aa:	055b      	lsls	r3, r3, #21
 80033ac:	0d5b      	lsrs	r3, r3, #21
 80033ae:	280a      	cmp	r0, #10
 80033b0:	dc0f      	bgt.n	80033d2 <__aeabi_ui2d+0x36>
 80033b2:	220b      	movs	r2, #11
 80033b4:	0021      	movs	r1, r4
 80033b6:	1a12      	subs	r2, r2, r0
 80033b8:	40d1      	lsrs	r1, r2
 80033ba:	3015      	adds	r0, #21
 80033bc:	030a      	lsls	r2, r1, #12
 80033be:	4084      	lsls	r4, r0
 80033c0:	0b12      	lsrs	r2, r2, #12
 80033c2:	e001      	b.n	80033c8 <__aeabi_ui2d+0x2c>
 80033c4:	2300      	movs	r3, #0
 80033c6:	2200      	movs	r2, #0
 80033c8:	051b      	lsls	r3, r3, #20
 80033ca:	4313      	orrs	r3, r2
 80033cc:	0020      	movs	r0, r4
 80033ce:	0019      	movs	r1, r3
 80033d0:	bd10      	pop	{r4, pc}
 80033d2:	0022      	movs	r2, r4
 80033d4:	380b      	subs	r0, #11
 80033d6:	4082      	lsls	r2, r0
 80033d8:	0312      	lsls	r2, r2, #12
 80033da:	2400      	movs	r4, #0
 80033dc:	0b12      	lsrs	r2, r2, #12
 80033de:	e7f3      	b.n	80033c8 <__aeabi_ui2d+0x2c>
 80033e0:	0000041e 	.word	0x0000041e

080033e4 <__aeabi_f2d>:
 80033e4:	b570      	push	{r4, r5, r6, lr}
 80033e6:	0242      	lsls	r2, r0, #9
 80033e8:	0043      	lsls	r3, r0, #1
 80033ea:	0fc4      	lsrs	r4, r0, #31
 80033ec:	20fe      	movs	r0, #254	@ 0xfe
 80033ee:	0e1b      	lsrs	r3, r3, #24
 80033f0:	1c59      	adds	r1, r3, #1
 80033f2:	0a55      	lsrs	r5, r2, #9
 80033f4:	4208      	tst	r0, r1
 80033f6:	d00c      	beq.n	8003412 <__aeabi_f2d+0x2e>
 80033f8:	21e0      	movs	r1, #224	@ 0xe0
 80033fa:	0089      	lsls	r1, r1, #2
 80033fc:	468c      	mov	ip, r1
 80033fe:	076d      	lsls	r5, r5, #29
 8003400:	0b12      	lsrs	r2, r2, #12
 8003402:	4463      	add	r3, ip
 8003404:	051b      	lsls	r3, r3, #20
 8003406:	4313      	orrs	r3, r2
 8003408:	07e4      	lsls	r4, r4, #31
 800340a:	4323      	orrs	r3, r4
 800340c:	0028      	movs	r0, r5
 800340e:	0019      	movs	r1, r3
 8003410:	bd70      	pop	{r4, r5, r6, pc}
 8003412:	2b00      	cmp	r3, #0
 8003414:	d114      	bne.n	8003440 <__aeabi_f2d+0x5c>
 8003416:	2d00      	cmp	r5, #0
 8003418:	d01b      	beq.n	8003452 <__aeabi_f2d+0x6e>
 800341a:	0028      	movs	r0, r5
 800341c:	f000 f8ae 	bl	800357c <__clzsi2>
 8003420:	280a      	cmp	r0, #10
 8003422:	dc1c      	bgt.n	800345e <__aeabi_f2d+0x7a>
 8003424:	230b      	movs	r3, #11
 8003426:	002a      	movs	r2, r5
 8003428:	1a1b      	subs	r3, r3, r0
 800342a:	40da      	lsrs	r2, r3
 800342c:	0003      	movs	r3, r0
 800342e:	3315      	adds	r3, #21
 8003430:	409d      	lsls	r5, r3
 8003432:	4b0e      	ldr	r3, [pc, #56]	@ (800346c <__aeabi_f2d+0x88>)
 8003434:	0312      	lsls	r2, r2, #12
 8003436:	1a1b      	subs	r3, r3, r0
 8003438:	055b      	lsls	r3, r3, #21
 800343a:	0b12      	lsrs	r2, r2, #12
 800343c:	0d5b      	lsrs	r3, r3, #21
 800343e:	e7e1      	b.n	8003404 <__aeabi_f2d+0x20>
 8003440:	2d00      	cmp	r5, #0
 8003442:	d009      	beq.n	8003458 <__aeabi_f2d+0x74>
 8003444:	0b13      	lsrs	r3, r2, #12
 8003446:	2280      	movs	r2, #128	@ 0x80
 8003448:	0312      	lsls	r2, r2, #12
 800344a:	431a      	orrs	r2, r3
 800344c:	076d      	lsls	r5, r5, #29
 800344e:	4b08      	ldr	r3, [pc, #32]	@ (8003470 <__aeabi_f2d+0x8c>)
 8003450:	e7d8      	b.n	8003404 <__aeabi_f2d+0x20>
 8003452:	2300      	movs	r3, #0
 8003454:	2200      	movs	r2, #0
 8003456:	e7d5      	b.n	8003404 <__aeabi_f2d+0x20>
 8003458:	2200      	movs	r2, #0
 800345a:	4b05      	ldr	r3, [pc, #20]	@ (8003470 <__aeabi_f2d+0x8c>)
 800345c:	e7d2      	b.n	8003404 <__aeabi_f2d+0x20>
 800345e:	0003      	movs	r3, r0
 8003460:	002a      	movs	r2, r5
 8003462:	3b0b      	subs	r3, #11
 8003464:	409a      	lsls	r2, r3
 8003466:	2500      	movs	r5, #0
 8003468:	e7e3      	b.n	8003432 <__aeabi_f2d+0x4e>
 800346a:	46c0      	nop			@ (mov r8, r8)
 800346c:	00000389 	.word	0x00000389
 8003470:	000007ff 	.word	0x000007ff

08003474 <__aeabi_d2f>:
 8003474:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003476:	004b      	lsls	r3, r1, #1
 8003478:	030f      	lsls	r7, r1, #12
 800347a:	0d5b      	lsrs	r3, r3, #21
 800347c:	4c3b      	ldr	r4, [pc, #236]	@ (800356c <__aeabi_d2f+0xf8>)
 800347e:	0f45      	lsrs	r5, r0, #29
 8003480:	b083      	sub	sp, #12
 8003482:	0a7f      	lsrs	r7, r7, #9
 8003484:	1c5e      	adds	r6, r3, #1
 8003486:	432f      	orrs	r7, r5
 8003488:	9000      	str	r0, [sp, #0]
 800348a:	9101      	str	r1, [sp, #4]
 800348c:	0fca      	lsrs	r2, r1, #31
 800348e:	00c5      	lsls	r5, r0, #3
 8003490:	4226      	tst	r6, r4
 8003492:	d00b      	beq.n	80034ac <__aeabi_d2f+0x38>
 8003494:	4936      	ldr	r1, [pc, #216]	@ (8003570 <__aeabi_d2f+0xfc>)
 8003496:	185c      	adds	r4, r3, r1
 8003498:	2cfe      	cmp	r4, #254	@ 0xfe
 800349a:	dd13      	ble.n	80034c4 <__aeabi_d2f+0x50>
 800349c:	20ff      	movs	r0, #255	@ 0xff
 800349e:	2300      	movs	r3, #0
 80034a0:	05c0      	lsls	r0, r0, #23
 80034a2:	4318      	orrs	r0, r3
 80034a4:	07d2      	lsls	r2, r2, #31
 80034a6:	4310      	orrs	r0, r2
 80034a8:	b003      	add	sp, #12
 80034aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d102      	bne.n	80034b6 <__aeabi_d2f+0x42>
 80034b0:	2000      	movs	r0, #0
 80034b2:	2300      	movs	r3, #0
 80034b4:	e7f4      	b.n	80034a0 <__aeabi_d2f+0x2c>
 80034b6:	433d      	orrs	r5, r7
 80034b8:	d0f0      	beq.n	800349c <__aeabi_d2f+0x28>
 80034ba:	2380      	movs	r3, #128	@ 0x80
 80034bc:	03db      	lsls	r3, r3, #15
 80034be:	20ff      	movs	r0, #255	@ 0xff
 80034c0:	433b      	orrs	r3, r7
 80034c2:	e7ed      	b.n	80034a0 <__aeabi_d2f+0x2c>
 80034c4:	2c00      	cmp	r4, #0
 80034c6:	dd14      	ble.n	80034f2 <__aeabi_d2f+0x7e>
 80034c8:	9b00      	ldr	r3, [sp, #0]
 80034ca:	00ff      	lsls	r7, r7, #3
 80034cc:	019b      	lsls	r3, r3, #6
 80034ce:	1e58      	subs	r0, r3, #1
 80034d0:	4183      	sbcs	r3, r0
 80034d2:	0f69      	lsrs	r1, r5, #29
 80034d4:	433b      	orrs	r3, r7
 80034d6:	430b      	orrs	r3, r1
 80034d8:	0759      	lsls	r1, r3, #29
 80034da:	d041      	beq.n	8003560 <__aeabi_d2f+0xec>
 80034dc:	210f      	movs	r1, #15
 80034de:	4019      	ands	r1, r3
 80034e0:	2904      	cmp	r1, #4
 80034e2:	d028      	beq.n	8003536 <__aeabi_d2f+0xc2>
 80034e4:	3304      	adds	r3, #4
 80034e6:	0159      	lsls	r1, r3, #5
 80034e8:	d525      	bpl.n	8003536 <__aeabi_d2f+0xc2>
 80034ea:	3401      	adds	r4, #1
 80034ec:	2300      	movs	r3, #0
 80034ee:	b2e0      	uxtb	r0, r4
 80034f0:	e7d6      	b.n	80034a0 <__aeabi_d2f+0x2c>
 80034f2:	0021      	movs	r1, r4
 80034f4:	3117      	adds	r1, #23
 80034f6:	dbdb      	blt.n	80034b0 <__aeabi_d2f+0x3c>
 80034f8:	2180      	movs	r1, #128	@ 0x80
 80034fa:	201e      	movs	r0, #30
 80034fc:	0409      	lsls	r1, r1, #16
 80034fe:	4339      	orrs	r1, r7
 8003500:	1b00      	subs	r0, r0, r4
 8003502:	281f      	cmp	r0, #31
 8003504:	dd1b      	ble.n	800353e <__aeabi_d2f+0xca>
 8003506:	2602      	movs	r6, #2
 8003508:	4276      	negs	r6, r6
 800350a:	1b34      	subs	r4, r6, r4
 800350c:	000e      	movs	r6, r1
 800350e:	40e6      	lsrs	r6, r4
 8003510:	0034      	movs	r4, r6
 8003512:	2820      	cmp	r0, #32
 8003514:	d004      	beq.n	8003520 <__aeabi_d2f+0xac>
 8003516:	4817      	ldr	r0, [pc, #92]	@ (8003574 <__aeabi_d2f+0x100>)
 8003518:	4684      	mov	ip, r0
 800351a:	4463      	add	r3, ip
 800351c:	4099      	lsls	r1, r3
 800351e:	430d      	orrs	r5, r1
 8003520:	002b      	movs	r3, r5
 8003522:	1e59      	subs	r1, r3, #1
 8003524:	418b      	sbcs	r3, r1
 8003526:	4323      	orrs	r3, r4
 8003528:	0759      	lsls	r1, r3, #29
 800352a:	d015      	beq.n	8003558 <__aeabi_d2f+0xe4>
 800352c:	210f      	movs	r1, #15
 800352e:	2400      	movs	r4, #0
 8003530:	4019      	ands	r1, r3
 8003532:	2904      	cmp	r1, #4
 8003534:	d117      	bne.n	8003566 <__aeabi_d2f+0xf2>
 8003536:	019b      	lsls	r3, r3, #6
 8003538:	0a5b      	lsrs	r3, r3, #9
 800353a:	b2e0      	uxtb	r0, r4
 800353c:	e7b0      	b.n	80034a0 <__aeabi_d2f+0x2c>
 800353e:	4c0e      	ldr	r4, [pc, #56]	@ (8003578 <__aeabi_d2f+0x104>)
 8003540:	191c      	adds	r4, r3, r4
 8003542:	002b      	movs	r3, r5
 8003544:	40a5      	lsls	r5, r4
 8003546:	40c3      	lsrs	r3, r0
 8003548:	40a1      	lsls	r1, r4
 800354a:	1e68      	subs	r0, r5, #1
 800354c:	4185      	sbcs	r5, r0
 800354e:	4329      	orrs	r1, r5
 8003550:	430b      	orrs	r3, r1
 8003552:	2400      	movs	r4, #0
 8003554:	0759      	lsls	r1, r3, #29
 8003556:	d1c1      	bne.n	80034dc <__aeabi_d2f+0x68>
 8003558:	019b      	lsls	r3, r3, #6
 800355a:	2000      	movs	r0, #0
 800355c:	0a5b      	lsrs	r3, r3, #9
 800355e:	e79f      	b.n	80034a0 <__aeabi_d2f+0x2c>
 8003560:	08db      	lsrs	r3, r3, #3
 8003562:	b2e0      	uxtb	r0, r4
 8003564:	e79c      	b.n	80034a0 <__aeabi_d2f+0x2c>
 8003566:	3304      	adds	r3, #4
 8003568:	e7e5      	b.n	8003536 <__aeabi_d2f+0xc2>
 800356a:	46c0      	nop			@ (mov r8, r8)
 800356c:	000007fe 	.word	0x000007fe
 8003570:	fffffc80 	.word	0xfffffc80
 8003574:	fffffca2 	.word	0xfffffca2
 8003578:	fffffc82 	.word	0xfffffc82

0800357c <__clzsi2>:
 800357c:	211c      	movs	r1, #28
 800357e:	2301      	movs	r3, #1
 8003580:	041b      	lsls	r3, r3, #16
 8003582:	4298      	cmp	r0, r3
 8003584:	d301      	bcc.n	800358a <__clzsi2+0xe>
 8003586:	0c00      	lsrs	r0, r0, #16
 8003588:	3910      	subs	r1, #16
 800358a:	0a1b      	lsrs	r3, r3, #8
 800358c:	4298      	cmp	r0, r3
 800358e:	d301      	bcc.n	8003594 <__clzsi2+0x18>
 8003590:	0a00      	lsrs	r0, r0, #8
 8003592:	3908      	subs	r1, #8
 8003594:	091b      	lsrs	r3, r3, #4
 8003596:	4298      	cmp	r0, r3
 8003598:	d301      	bcc.n	800359e <__clzsi2+0x22>
 800359a:	0900      	lsrs	r0, r0, #4
 800359c:	3904      	subs	r1, #4
 800359e:	a202      	add	r2, pc, #8	@ (adr r2, 80035a8 <__clzsi2+0x2c>)
 80035a0:	5c10      	ldrb	r0, [r2, r0]
 80035a2:	1840      	adds	r0, r0, r1
 80035a4:	4770      	bx	lr
 80035a6:	46c0      	nop			@ (mov r8, r8)
 80035a8:	02020304 	.word	0x02020304
 80035ac:	01010101 	.word	0x01010101
	...

080035b8 <__clzdi2>:
 80035b8:	b510      	push	{r4, lr}
 80035ba:	2900      	cmp	r1, #0
 80035bc:	d103      	bne.n	80035c6 <__clzdi2+0xe>
 80035be:	f7ff ffdd 	bl	800357c <__clzsi2>
 80035c2:	3020      	adds	r0, #32
 80035c4:	e002      	b.n	80035cc <__clzdi2+0x14>
 80035c6:	0008      	movs	r0, r1
 80035c8:	f7ff ffd8 	bl	800357c <__clzsi2>
 80035cc:	bd10      	pop	{r4, pc}
 80035ce:	46c0      	nop			@ (mov r8, r8)

080035d0 <drawPixel>:
extern uint8_t _rowstart;       ///< Some displays need this changed to offset
extern uint8_t _xstart;
extern uint8_t _ystart;

void drawPixel(int16_t x, int16_t y, uint16_t color)
{
 80035d0:	b590      	push	{r4, r7, lr}
 80035d2:	b083      	sub	sp, #12
 80035d4:	af00      	add	r7, sp, #0
 80035d6:	0004      	movs	r4, r0
 80035d8:	0008      	movs	r0, r1
 80035da:	0011      	movs	r1, r2
 80035dc:	1dbb      	adds	r3, r7, #6
 80035de:	1c22      	adds	r2, r4, #0
 80035e0:	801a      	strh	r2, [r3, #0]
 80035e2:	1d3b      	adds	r3, r7, #4
 80035e4:	1c02      	adds	r2, r0, #0
 80035e6:	801a      	strh	r2, [r3, #0]
 80035e8:	1cbb      	adds	r3, r7, #2
 80035ea:	1c0a      	adds	r2, r1, #0
 80035ec:	801a      	strh	r2, [r3, #0]
	ST7735_DrawPixel(y,x, color);
 80035ee:	1d3b      	adds	r3, r7, #4
 80035f0:	8818      	ldrh	r0, [r3, #0]
 80035f2:	1dbb      	adds	r3, r7, #6
 80035f4:	8819      	ldrh	r1, [r3, #0]
 80035f6:	1cbb      	adds	r3, r7, #2
 80035f8:	881b      	ldrh	r3, [r3, #0]
 80035fa:	001a      	movs	r2, r3
 80035fc:	f000 fd00 	bl	8004000 <ST7735_DrawPixel>
}
 8003600:	46c0      	nop			@ (mov r8, r8)
 8003602:	46bd      	mov	sp, r7
 8003604:	b003      	add	sp, #12
 8003606:	bd90      	pop	{r4, r7, pc}

08003608 <fillRect>:

void fillRect(int16_t x, int16_t y, int16_t w, int16_t h, uint16_t color)
{
 8003608:	b5f0      	push	{r4, r5, r6, r7, lr}
 800360a:	46c6      	mov	lr, r8
 800360c:	b500      	push	{lr}
 800360e:	b090      	sub	sp, #64	@ 0x40
 8003610:	af04      	add	r7, sp, #16
 8003612:	468c      	mov	ip, r1
 8003614:	0016      	movs	r6, r2
 8003616:	0019      	movs	r1, r3
 8003618:	221e      	movs	r2, #30
 800361a:	18ba      	adds	r2, r7, r2
 800361c:	1c03      	adds	r3, r0, #0
 800361e:	8013      	strh	r3, [r2, #0]
 8003620:	231c      	movs	r3, #28
 8003622:	18fb      	adds	r3, r7, r3
 8003624:	4662      	mov	r2, ip
 8003626:	801a      	strh	r2, [r3, #0]
 8003628:	201a      	movs	r0, #26
 800362a:	183b      	adds	r3, r7, r0
 800362c:	1c32      	adds	r2, r6, #0
 800362e:	801a      	strh	r2, [r3, #0]
 8003630:	2018      	movs	r0, #24
 8003632:	183b      	adds	r3, r7, r0
 8003634:	1c0a      	adds	r2, r1, #0
 8003636:	801a      	strh	r2, [r3, #0]
 8003638:	466b      	mov	r3, sp
 800363a:	4698      	mov	r8, r3
	uint16_t pallette[] = {color};
 800363c:	230c      	movs	r3, #12
 800363e:	0001      	movs	r1, r0
 8003640:	185e      	adds	r6, r3, r1
 8003642:	19f2      	adds	r2, r6, r7
 8003644:	2030      	movs	r0, #48	@ 0x30
 8003646:	1846      	adds	r6, r0, r1
 8003648:	19f3      	adds	r3, r6, r7
 800364a:	881b      	ldrh	r3, [r3, #0]
 800364c:	8013      	strh	r3, [r2, #0]
	    uint16_t pixels[w*h][2];
 800364e:	201a      	movs	r0, #26
 8003650:	183b      	adds	r3, r7, r0
 8003652:	2200      	movs	r2, #0
 8003654:	5e9b      	ldrsh	r3, [r3, r2]
 8003656:	187a      	adds	r2, r7, r1
 8003658:	2000      	movs	r0, #0
 800365a:	5e12      	ldrsh	r2, [r2, r0]
 800365c:	4353      	muls	r3, r2
 800365e:	1e5a      	subs	r2, r3, #1
 8003660:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003662:	001a      	movs	r2, r3
 8003664:	60ba      	str	r2, [r7, #8]
 8003666:	2200      	movs	r2, #0
 8003668:	60fa      	str	r2, [r7, #12]
 800366a:	68b8      	ldr	r0, [r7, #8]
 800366c:	68f9      	ldr	r1, [r7, #12]
 800366e:	0002      	movs	r2, r0
 8003670:	0ed2      	lsrs	r2, r2, #27
 8003672:	000e      	movs	r6, r1
 8003674:	0176      	lsls	r6, r6, #5
 8003676:	617e      	str	r6, [r7, #20]
 8003678:	697e      	ldr	r6, [r7, #20]
 800367a:	4316      	orrs	r6, r2
 800367c:	617e      	str	r6, [r7, #20]
 800367e:	0002      	movs	r2, r0
 8003680:	0152      	lsls	r2, r2, #5
 8003682:	613a      	str	r2, [r7, #16]
 8003684:	001a      	movs	r2, r3
 8003686:	603a      	str	r2, [r7, #0]
 8003688:	2200      	movs	r2, #0
 800368a:	607a      	str	r2, [r7, #4]
 800368c:	6838      	ldr	r0, [r7, #0]
 800368e:	6879      	ldr	r1, [r7, #4]
 8003690:	0002      	movs	r2, r0
 8003692:	0ed2      	lsrs	r2, r2, #27
 8003694:	000e      	movs	r6, r1
 8003696:	0175      	lsls	r5, r6, #5
 8003698:	4315      	orrs	r5, r2
 800369a:	0002      	movs	r2, r0
 800369c:	0154      	lsls	r4, r2, #5
 800369e:	009b      	lsls	r3, r3, #2
 80036a0:	3307      	adds	r3, #7
 80036a2:	08db      	lsrs	r3, r3, #3
 80036a4:	00db      	lsls	r3, r3, #3
 80036a6:	466a      	mov	r2, sp
 80036a8:	1ad2      	subs	r2, r2, r3
 80036aa:	4695      	mov	sp, r2
 80036ac:	ab04      	add	r3, sp, #16
 80036ae:	3301      	adds	r3, #1
 80036b0:	085b      	lsrs	r3, r3, #1
 80036b2:	005b      	lsls	r3, r3, #1
 80036b4:	62bb      	str	r3, [r7, #40]	@ 0x28

	    pixels[0][0] = 0;
 80036b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80036b8:	2200      	movs	r2, #0
 80036ba:	801a      	strh	r2, [r3, #0]
	    pixels[0][1] = w*h;
 80036bc:	201a      	movs	r0, #26
 80036be:	183b      	adds	r3, r7, r0
 80036c0:	881b      	ldrh	r3, [r3, #0]
 80036c2:	2118      	movs	r1, #24
 80036c4:	187a      	adds	r2, r7, r1
 80036c6:	8812      	ldrh	r2, [r2, #0]
 80036c8:	4353      	muls	r3, r2
 80036ca:	b29a      	uxth	r2, r3
 80036cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80036ce:	805a      	strh	r2, [r3, #2]
	    drawImage(pixels, pallette, x, y, w, h, 1);
 80036d0:	221e      	movs	r2, #30
 80036d2:	18bb      	adds	r3, r7, r2
 80036d4:	881c      	ldrh	r4, [r3, #0]
 80036d6:	231c      	movs	r3, #28
 80036d8:	18fb      	adds	r3, r7, r3
 80036da:	881d      	ldrh	r5, [r3, #0]
 80036dc:	183b      	adds	r3, r7, r0
 80036de:	881b      	ldrh	r3, [r3, #0]
 80036e0:	0008      	movs	r0, r1
 80036e2:	187a      	adds	r2, r7, r1
 80036e4:	8812      	ldrh	r2, [r2, #0]
 80036e6:	210c      	movs	r1, #12
 80036e8:	1809      	adds	r1, r1, r0
 80036ea:	19c9      	adds	r1, r1, r7
 80036ec:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80036ee:	2601      	movs	r6, #1
 80036f0:	46b4      	mov	ip, r6
 80036f2:	4666      	mov	r6, ip
 80036f4:	9602      	str	r6, [sp, #8]
 80036f6:	9201      	str	r2, [sp, #4]
 80036f8:	9300      	str	r3, [sp, #0]
 80036fa:	002b      	movs	r3, r5
 80036fc:	0022      	movs	r2, r4
 80036fe:	f000 f9dd 	bl	8003abc <drawImage>
 8003702:	46c5      	mov	sp, r8

	//ST7735_FillRectangle(x, y, w, h, color);
}
 8003704:	46c0      	nop			@ (mov r8, r8)
 8003706:	46bd      	mov	sp, r7
 8003708:	b00c      	add	sp, #48	@ 0x30
 800370a:	bc80      	pop	{r7}
 800370c:	46b8      	mov	r8, r7
 800370e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003710 <writePixel>:

#define min(a, b) (((a) < (b)) ? (a) : (b))


void writePixel(int16_t x, int16_t y, uint16_t color)
{
 8003710:	b590      	push	{r4, r7, lr}
 8003712:	b083      	sub	sp, #12
 8003714:	af00      	add	r7, sp, #0
 8003716:	0004      	movs	r4, r0
 8003718:	0008      	movs	r0, r1
 800371a:	0011      	movs	r1, r2
 800371c:	1dbb      	adds	r3, r7, #6
 800371e:	1c22      	adds	r2, r4, #0
 8003720:	801a      	strh	r2, [r3, #0]
 8003722:	1d3b      	adds	r3, r7, #4
 8003724:	1c02      	adds	r2, r0, #0
 8003726:	801a      	strh	r2, [r3, #0]
 8003728:	1cbb      	adds	r3, r7, #2
 800372a:	1c0a      	adds	r2, r1, #0
 800372c:	801a      	strh	r2, [r3, #0]
    drawPixel(x, y, color);
 800372e:	1cbb      	adds	r3, r7, #2
 8003730:	881a      	ldrh	r2, [r3, #0]
 8003732:	1d3b      	adds	r3, r7, #4
 8003734:	2100      	movs	r1, #0
 8003736:	5e59      	ldrsh	r1, [r3, r1]
 8003738:	1dbb      	adds	r3, r7, #6
 800373a:	2000      	movs	r0, #0
 800373c:	5e1b      	ldrsh	r3, [r3, r0]
 800373e:	0018      	movs	r0, r3
 8003740:	f7ff ff46 	bl	80035d0 <drawPixel>
}
 8003744:	46c0      	nop			@ (mov r8, r8)
 8003746:	46bd      	mov	sp, r7
 8003748:	b003      	add	sp, #12
 800374a:	bd90      	pop	{r4, r7, pc}

0800374c <drawString>:
    } else {
        writeLine(x0, y0, x1, y1, color);
    }
}
void drawString(int16_t x, int16_t y, char* c, int16_t textColor, int16_t bgColor, uint8_t size, uint8_t spacing)
{
 800374c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800374e:	b089      	sub	sp, #36	@ 0x24
 8003750:	af02      	add	r7, sp, #8
 8003752:	0004      	movs	r4, r0
 8003754:	0008      	movs	r0, r1
 8003756:	60ba      	str	r2, [r7, #8]
 8003758:	0019      	movs	r1, r3
 800375a:	230e      	movs	r3, #14
 800375c:	18fb      	adds	r3, r7, r3
 800375e:	1c22      	adds	r2, r4, #0
 8003760:	801a      	strh	r2, [r3, #0]
 8003762:	230c      	movs	r3, #12
 8003764:	18fb      	adds	r3, r7, r3
 8003766:	1c02      	adds	r2, r0, #0
 8003768:	801a      	strh	r2, [r3, #0]
 800376a:	1dbb      	adds	r3, r7, #6
 800376c:	1c0a      	adds	r2, r1, #0
 800376e:	801a      	strh	r2, [r3, #0]
	uint16_t i =0;
 8003770:	2316      	movs	r3, #22
 8003772:	18fb      	adds	r3, r7, r3
 8003774:	2200      	movs	r2, #0
 8003776:	801a      	strh	r2, [r3, #0]

	while(c[i])
 8003778:	e03f      	b.n	80037fa <drawString+0xae>
	{
		drawChar(x, y, c[i], textColor, bgColor, size);
 800377a:	2516      	movs	r5, #22
 800377c:	197b      	adds	r3, r7, r5
 800377e:	881b      	ldrh	r3, [r3, #0]
 8003780:	68ba      	ldr	r2, [r7, #8]
 8003782:	18d3      	adds	r3, r2, r3
 8003784:	781b      	ldrb	r3, [r3, #0]
 8003786:	469c      	mov	ip, r3
 8003788:	1dbb      	adds	r3, r7, #6
 800378a:	2400      	movs	r4, #0
 800378c:	5f1c      	ldrsh	r4, [r3, r4]
 800378e:	230c      	movs	r3, #12
 8003790:	18fb      	adds	r3, r7, r3
 8003792:	2100      	movs	r1, #0
 8003794:	5e59      	ldrsh	r1, [r3, r1]
 8003796:	260e      	movs	r6, #14
 8003798:	19bb      	adds	r3, r7, r6
 800379a:	2000      	movs	r0, #0
 800379c:	5e18      	ldrsh	r0, [r3, r0]
 800379e:	232c      	movs	r3, #44	@ 0x2c
 80037a0:	2208      	movs	r2, #8
 80037a2:	189b      	adds	r3, r3, r2
 80037a4:	19db      	adds	r3, r3, r7
 80037a6:	781b      	ldrb	r3, [r3, #0]
 80037a8:	9301      	str	r3, [sp, #4]
 80037aa:	2328      	movs	r3, #40	@ 0x28
 80037ac:	189b      	adds	r3, r3, r2
 80037ae:	19db      	adds	r3, r3, r7
 80037b0:	2200      	movs	r2, #0
 80037b2:	5e9b      	ldrsh	r3, [r3, r2]
 80037b4:	9300      	str	r3, [sp, #0]
 80037b6:	0023      	movs	r3, r4
 80037b8:	4662      	mov	r2, ip
 80037ba:	f000 f82b 	bl	8003814 <drawChar>
		x+=(size*6)+spacing;
 80037be:	232c      	movs	r3, #44	@ 0x2c
 80037c0:	2108      	movs	r1, #8
 80037c2:	185b      	adds	r3, r3, r1
 80037c4:	19db      	adds	r3, r3, r7
 80037c6:	781b      	ldrb	r3, [r3, #0]
 80037c8:	b29b      	uxth	r3, r3
 80037ca:	1c1a      	adds	r2, r3, #0
 80037cc:	1c13      	adds	r3, r2, #0
 80037ce:	18db      	adds	r3, r3, r3
 80037d0:	189b      	adds	r3, r3, r2
 80037d2:	18db      	adds	r3, r3, r3
 80037d4:	b29a      	uxth	r2, r3
 80037d6:	2330      	movs	r3, #48	@ 0x30
 80037d8:	185b      	adds	r3, r3, r1
 80037da:	19db      	adds	r3, r3, r7
 80037dc:	781b      	ldrb	r3, [r3, #0]
 80037de:	b29b      	uxth	r3, r3
 80037e0:	18d3      	adds	r3, r2, r3
 80037e2:	b29a      	uxth	r2, r3
 80037e4:	19bb      	adds	r3, r7, r6
 80037e6:	881b      	ldrh	r3, [r3, #0]
 80037e8:	18d3      	adds	r3, r2, r3
 80037ea:	b29a      	uxth	r2, r3
 80037ec:	19bb      	adds	r3, r7, r6
 80037ee:	801a      	strh	r2, [r3, #0]
		i++;
 80037f0:	197b      	adds	r3, r7, r5
 80037f2:	881a      	ldrh	r2, [r3, #0]
 80037f4:	197b      	adds	r3, r7, r5
 80037f6:	3201      	adds	r2, #1
 80037f8:	801a      	strh	r2, [r3, #0]
	while(c[i])
 80037fa:	2316      	movs	r3, #22
 80037fc:	18fb      	adds	r3, r7, r3
 80037fe:	881b      	ldrh	r3, [r3, #0]
 8003800:	68ba      	ldr	r2, [r7, #8]
 8003802:	18d3      	adds	r3, r2, r3
 8003804:	781b      	ldrb	r3, [r3, #0]
 8003806:	2b00      	cmp	r3, #0
 8003808:	d1b7      	bne.n	800377a <drawString+0x2e>
	}
}
 800380a:	46c0      	nop			@ (mov r8, r8)
 800380c:	46c0      	nop			@ (mov r8, r8)
 800380e:	46bd      	mov	sp, r7
 8003810:	b007      	add	sp, #28
 8003812:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003814 <drawChar>:
void drawChar(int16_t x, int16_t y, char c, int16_t textColor, int16_t bgColor, uint8_t size){
 8003814:	b5b0      	push	{r4, r5, r7, lr}
 8003816:	b088      	sub	sp, #32
 8003818:	af02      	add	r7, sp, #8
 800381a:	0005      	movs	r5, r0
 800381c:	000c      	movs	r4, r1
 800381e:	0010      	movs	r0, r2
 8003820:	0019      	movs	r1, r3
 8003822:	1dbb      	adds	r3, r7, #6
 8003824:	1c2a      	adds	r2, r5, #0
 8003826:	801a      	strh	r2, [r3, #0]
 8003828:	1d3b      	adds	r3, r7, #4
 800382a:	1c22      	adds	r2, r4, #0
 800382c:	801a      	strh	r2, [r3, #0]
 800382e:	1cfb      	adds	r3, r7, #3
 8003830:	1c02      	adds	r2, r0, #0
 8003832:	701a      	strb	r2, [r3, #0]
 8003834:	003b      	movs	r3, r7
 8003836:	1c0a      	adds	r2, r1, #0
 8003838:	801a      	strh	r2, [r3, #0]
     //(y >= _height))           //||
     //((x + 5 * size - 1) < 0) ||
     //((y + 8 * size - 1) < 0))
   // return;

  for (i=0; i<6; i++ ) {
 800383a:	2300      	movs	r3, #0
 800383c:	613b      	str	r3, [r7, #16]
 800383e:	e0bd      	b.n	80039bc <drawChar+0x1a8>
    if ((i) == 5)
 8003840:	693b      	ldr	r3, [r7, #16]
 8003842:	2b05      	cmp	r3, #5
 8003844:	d104      	bne.n	8003850 <drawChar+0x3c>
      line = 0x0;
 8003846:	2317      	movs	r3, #23
 8003848:	18fb      	adds	r3, r7, r3
 800384a:	2200      	movs	r2, #0
 800384c:	701a      	strb	r2, [r3, #0]
 800384e:	e00b      	b.n	8003868 <drawChar+0x54>
    else
      line = Font[(c*5)+(i)];
 8003850:	1cfb      	adds	r3, r7, #3
 8003852:	781a      	ldrb	r2, [r3, #0]
 8003854:	0013      	movs	r3, r2
 8003856:	009b      	lsls	r3, r3, #2
 8003858:	189a      	adds	r2, r3, r2
 800385a:	693b      	ldr	r3, [r7, #16]
 800385c:	18d2      	adds	r2, r2, r3
 800385e:	2317      	movs	r3, #23
 8003860:	18fb      	adds	r3, r7, r3
 8003862:	495b      	ldr	r1, [pc, #364]	@ (80039d0 <drawChar+0x1bc>)
 8003864:	5c8a      	ldrb	r2, [r1, r2]
 8003866:	701a      	strb	r2, [r3, #0]
    for (j = 0; j<8; j++) {
 8003868:	2300      	movs	r3, #0
 800386a:	60fb      	str	r3, [r7, #12]
 800386c:	e09f      	b.n	80039ae <drawChar+0x19a>
      if (line & 0x1) {
 800386e:	2317      	movs	r3, #23
 8003870:	18fb      	adds	r3, r7, r3
 8003872:	781b      	ldrb	r3, [r3, #0]
 8003874:	2201      	movs	r2, #1
 8003876:	4013      	ands	r3, r2
 8003878:	d043      	beq.n	8003902 <drawChar+0xee>
        if (size == 1)
 800387a:	232c      	movs	r3, #44	@ 0x2c
 800387c:	18fb      	adds	r3, r7, r3
 800387e:	781b      	ldrb	r3, [r3, #0]
 8003880:	2b01      	cmp	r3, #1
 8003882:	d115      	bne.n	80038b0 <drawChar+0x9c>
          writePixel(x+(i), y+(7-j), textColor);
 8003884:	693b      	ldr	r3, [r7, #16]
 8003886:	b29a      	uxth	r2, r3
 8003888:	1dbb      	adds	r3, r7, #6
 800388a:	881b      	ldrh	r3, [r3, #0]
 800388c:	18d3      	adds	r3, r2, r3
 800388e:	b29b      	uxth	r3, r3
 8003890:	b218      	sxth	r0, r3
 8003892:	1d3b      	adds	r3, r7, #4
 8003894:	881a      	ldrh	r2, [r3, #0]
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	b29b      	uxth	r3, r3
 800389a:	1ad3      	subs	r3, r2, r3
 800389c:	b29b      	uxth	r3, r3
 800389e:	3307      	adds	r3, #7
 80038a0:	b29b      	uxth	r3, r3
 80038a2:	b219      	sxth	r1, r3
 80038a4:	003b      	movs	r3, r7
 80038a6:	881b      	ldrh	r3, [r3, #0]
 80038a8:	001a      	movs	r2, r3
 80038aa:	f7ff ff31 	bl	8003710 <writePixel>
 80038ae:	e075      	b.n	800399c <drawChar+0x188>
        else {
          fillRect(x+((i)*size), y+((7-j)*size), size, size, textColor);
 80038b0:	212c      	movs	r1, #44	@ 0x2c
 80038b2:	187b      	adds	r3, r7, r1
 80038b4:	781b      	ldrb	r3, [r3, #0]
 80038b6:	b29b      	uxth	r3, r3
 80038b8:	693a      	ldr	r2, [r7, #16]
 80038ba:	b292      	uxth	r2, r2
 80038bc:	4353      	muls	r3, r2
 80038be:	b29a      	uxth	r2, r3
 80038c0:	1dbb      	adds	r3, r7, #6
 80038c2:	881b      	ldrh	r3, [r3, #0]
 80038c4:	18d3      	adds	r3, r2, r3
 80038c6:	b29b      	uxth	r3, r3
 80038c8:	b218      	sxth	r0, r3
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	2207      	movs	r2, #7
 80038ce:	1ad3      	subs	r3, r2, r3
 80038d0:	b29b      	uxth	r3, r3
 80038d2:	000c      	movs	r4, r1
 80038d4:	187a      	adds	r2, r7, r1
 80038d6:	7812      	ldrb	r2, [r2, #0]
 80038d8:	b292      	uxth	r2, r2
 80038da:	4353      	muls	r3, r2
 80038dc:	b29a      	uxth	r2, r3
 80038de:	1d3b      	adds	r3, r7, #4
 80038e0:	881b      	ldrh	r3, [r3, #0]
 80038e2:	18d3      	adds	r3, r2, r3
 80038e4:	b29b      	uxth	r3, r3
 80038e6:	b219      	sxth	r1, r3
 80038e8:	193b      	adds	r3, r7, r4
 80038ea:	781b      	ldrb	r3, [r3, #0]
 80038ec:	b21a      	sxth	r2, r3
 80038ee:	193b      	adds	r3, r7, r4
 80038f0:	781b      	ldrb	r3, [r3, #0]
 80038f2:	b21c      	sxth	r4, r3
 80038f4:	003b      	movs	r3, r7
 80038f6:	881b      	ldrh	r3, [r3, #0]
 80038f8:	9300      	str	r3, [sp, #0]
 80038fa:	0023      	movs	r3, r4
 80038fc:	f7ff fe84 	bl	8003608 <fillRect>
 8003900:	e04c      	b.n	800399c <drawChar+0x188>
        }
      } else if (bgColor != textColor) {
 8003902:	2428      	movs	r4, #40	@ 0x28
 8003904:	193b      	adds	r3, r7, r4
 8003906:	0039      	movs	r1, r7
 8003908:	2200      	movs	r2, #0
 800390a:	5e9a      	ldrsh	r2, [r3, r2]
 800390c:	2300      	movs	r3, #0
 800390e:	5ecb      	ldrsh	r3, [r1, r3]
 8003910:	429a      	cmp	r2, r3
 8003912:	d043      	beq.n	800399c <drawChar+0x188>
        if (size == 1) // default size
 8003914:	232c      	movs	r3, #44	@ 0x2c
 8003916:	18fb      	adds	r3, r7, r3
 8003918:	781b      	ldrb	r3, [r3, #0]
 800391a:	2b01      	cmp	r3, #1
 800391c:	d115      	bne.n	800394a <drawChar+0x136>
          writePixel(x+(i), y+(7-j), bgColor);
 800391e:	693b      	ldr	r3, [r7, #16]
 8003920:	b29a      	uxth	r2, r3
 8003922:	1dbb      	adds	r3, r7, #6
 8003924:	881b      	ldrh	r3, [r3, #0]
 8003926:	18d3      	adds	r3, r2, r3
 8003928:	b29b      	uxth	r3, r3
 800392a:	b218      	sxth	r0, r3
 800392c:	1d3b      	adds	r3, r7, #4
 800392e:	881a      	ldrh	r2, [r3, #0]
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	b29b      	uxth	r3, r3
 8003934:	1ad3      	subs	r3, r2, r3
 8003936:	b29b      	uxth	r3, r3
 8003938:	3307      	adds	r3, #7
 800393a:	b29b      	uxth	r3, r3
 800393c:	b219      	sxth	r1, r3
 800393e:	193b      	adds	r3, r7, r4
 8003940:	881b      	ldrh	r3, [r3, #0]
 8003942:	001a      	movs	r2, r3
 8003944:	f7ff fee4 	bl	8003710 <writePixel>
 8003948:	e028      	b.n	800399c <drawChar+0x188>
        else {  // big size
          fillRect(x+(i)*size, y+(7-j)*size, size, size, bgColor);
 800394a:	212c      	movs	r1, #44	@ 0x2c
 800394c:	187b      	adds	r3, r7, r1
 800394e:	781b      	ldrb	r3, [r3, #0]
 8003950:	b29b      	uxth	r3, r3
 8003952:	693a      	ldr	r2, [r7, #16]
 8003954:	b292      	uxth	r2, r2
 8003956:	4353      	muls	r3, r2
 8003958:	b29a      	uxth	r2, r3
 800395a:	1dbb      	adds	r3, r7, #6
 800395c:	881b      	ldrh	r3, [r3, #0]
 800395e:	18d3      	adds	r3, r2, r3
 8003960:	b29b      	uxth	r3, r3
 8003962:	b218      	sxth	r0, r3
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	2207      	movs	r2, #7
 8003968:	1ad3      	subs	r3, r2, r3
 800396a:	b29b      	uxth	r3, r3
 800396c:	000c      	movs	r4, r1
 800396e:	187a      	adds	r2, r7, r1
 8003970:	7812      	ldrb	r2, [r2, #0]
 8003972:	b292      	uxth	r2, r2
 8003974:	4353      	muls	r3, r2
 8003976:	b29a      	uxth	r2, r3
 8003978:	1d3b      	adds	r3, r7, #4
 800397a:	881b      	ldrh	r3, [r3, #0]
 800397c:	18d3      	adds	r3, r2, r3
 800397e:	b29b      	uxth	r3, r3
 8003980:	b219      	sxth	r1, r3
 8003982:	193b      	adds	r3, r7, r4
 8003984:	781b      	ldrb	r3, [r3, #0]
 8003986:	b21a      	sxth	r2, r3
 8003988:	193b      	adds	r3, r7, r4
 800398a:	781b      	ldrb	r3, [r3, #0]
 800398c:	b21c      	sxth	r4, r3
 800398e:	2328      	movs	r3, #40	@ 0x28
 8003990:	18fb      	adds	r3, r7, r3
 8003992:	881b      	ldrh	r3, [r3, #0]
 8003994:	9300      	str	r3, [sp, #0]
 8003996:	0023      	movs	r3, r4
 8003998:	f7ff fe36 	bl	8003608 <fillRect>
        }
      }
      line >>= 1;
 800399c:	2217      	movs	r2, #23
 800399e:	18bb      	adds	r3, r7, r2
 80039a0:	18ba      	adds	r2, r7, r2
 80039a2:	7812      	ldrb	r2, [r2, #0]
 80039a4:	0852      	lsrs	r2, r2, #1
 80039a6:	701a      	strb	r2, [r3, #0]
    for (j = 0; j<8; j++) {
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	3301      	adds	r3, #1
 80039ac:	60fb      	str	r3, [r7, #12]
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	2b07      	cmp	r3, #7
 80039b2:	dc00      	bgt.n	80039b6 <drawChar+0x1a2>
 80039b4:	e75b      	b.n	800386e <drawChar+0x5a>
  for (i=0; i<6; i++ ) {
 80039b6:	693b      	ldr	r3, [r7, #16]
 80039b8:	3301      	adds	r3, #1
 80039ba:	613b      	str	r3, [r7, #16]
 80039bc:	693b      	ldr	r3, [r7, #16]
 80039be:	2b05      	cmp	r3, #5
 80039c0:	dc00      	bgt.n	80039c4 <drawChar+0x1b0>
 80039c2:	e73d      	b.n	8003840 <drawChar+0x2c>
    }
  }
}
 80039c4:	46c0      	nop			@ (mov r8, r8)
 80039c6:	46c0      	nop			@ (mov r8, r8)
 80039c8:	46bd      	mov	sp, r7
 80039ca:	b006      	add	sp, #24
 80039cc:	bdb0      	pop	{r4, r5, r7, pc}
 80039ce:	46c0      	nop			@ (mov r8, r8)
 80039d0:	0800fc8c 	.word	0x0800fc8c

080039d4 <fillScreen>:
        if(a > b) _swap_int16_t(a,b);
        drawFastHLine(a, y, b-a+1, color);
    }
}

void fillScreen(uint16_t color) {
 80039d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80039d6:	b091      	sub	sp, #68	@ 0x44
 80039d8:	af04      	add	r7, sp, #16
 80039da:	231e      	movs	r3, #30
 80039dc:	18f9      	adds	r1, r7, r3
 80039de:	8008      	strh	r0, [r1, #0]
 80039e0:	4669      	mov	r1, sp
 80039e2:	000e      	movs	r6, r1
    uint16_t pallette[] = {color};
 80039e4:	210c      	movs	r1, #12
 80039e6:	2318      	movs	r3, #24
 80039e8:	18cb      	adds	r3, r1, r3
 80039ea:	19d9      	adds	r1, r3, r7
 80039ec:	231e      	movs	r3, #30
 80039ee:	18f8      	adds	r0, r7, r3
 80039f0:	8800      	ldrh	r0, [r0, #0]
 80039f2:	8008      	strh	r0, [r1, #0]
    uint16_t pixels[_width*_height][2];
 80039f4:	492f      	ldr	r1, [pc, #188]	@ (8003ab4 <fillScreen+0xe0>)
 80039f6:	2300      	movs	r3, #0
 80039f8:	5ec9      	ldrsh	r1, [r1, r3]
 80039fa:	0008      	movs	r0, r1
 80039fc:	492e      	ldr	r1, [pc, #184]	@ (8003ab8 <fillScreen+0xe4>)
 80039fe:	2300      	movs	r3, #0
 8003a00:	5ec9      	ldrsh	r1, [r1, r3]
 8003a02:	4341      	muls	r1, r0
 8003a04:	1e48      	subs	r0, r1, #1
 8003a06:	62f8      	str	r0, [r7, #44]	@ 0x2c
 8003a08:	0008      	movs	r0, r1
 8003a0a:	6138      	str	r0, [r7, #16]
 8003a0c:	2000      	movs	r0, #0
 8003a0e:	6178      	str	r0, [r7, #20]
 8003a10:	693a      	ldr	r2, [r7, #16]
 8003a12:	697b      	ldr	r3, [r7, #20]
 8003a14:	0010      	movs	r0, r2
 8003a16:	0ec0      	lsrs	r0, r0, #27
 8003a18:	613a      	str	r2, [r7, #16]
 8003a1a:	617b      	str	r3, [r7, #20]
 8003a1c:	015d      	lsls	r5, r3, #5
 8003a1e:	4305      	orrs	r5, r0
 8003a20:	693b      	ldr	r3, [r7, #16]
 8003a22:	015c      	lsls	r4, r3, #5
 8003a24:	0008      	movs	r0, r1
 8003a26:	6038      	str	r0, [r7, #0]
 8003a28:	2000      	movs	r0, #0
 8003a2a:	6078      	str	r0, [r7, #4]
 8003a2c:	683c      	ldr	r4, [r7, #0]
 8003a2e:	687d      	ldr	r5, [r7, #4]
 8003a30:	0023      	movs	r3, r4
 8003a32:	0ed8      	lsrs	r0, r3, #27
 8003a34:	002b      	movs	r3, r5
 8003a36:	015b      	lsls	r3, r3, #5
 8003a38:	60fb      	str	r3, [r7, #12]
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	4303      	orrs	r3, r0
 8003a3e:	60fb      	str	r3, [r7, #12]
 8003a40:	0023      	movs	r3, r4
 8003a42:	015b      	lsls	r3, r3, #5
 8003a44:	60bb      	str	r3, [r7, #8]
 8003a46:	000b      	movs	r3, r1
 8003a48:	009b      	lsls	r3, r3, #2
 8003a4a:	3307      	adds	r3, #7
 8003a4c:	08db      	lsrs	r3, r3, #3
 8003a4e:	00db      	lsls	r3, r3, #3
 8003a50:	466a      	mov	r2, sp
 8003a52:	1ad3      	subs	r3, r2, r3
 8003a54:	469d      	mov	sp, r3
 8003a56:	ab04      	add	r3, sp, #16
 8003a58:	3301      	adds	r3, #1
 8003a5a:	085b      	lsrs	r3, r3, #1
 8003a5c:	005b      	lsls	r3, r3, #1
 8003a5e:	62bb      	str	r3, [r7, #40]	@ 0x28

    pixels[0][0] = 0;
 8003a60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a62:	2200      	movs	r2, #0
 8003a64:	801a      	strh	r2, [r3, #0]
    pixels[0][1] = _width*_height;
 8003a66:	4b13      	ldr	r3, [pc, #76]	@ (8003ab4 <fillScreen+0xe0>)
 8003a68:	2200      	movs	r2, #0
 8003a6a:	5e9b      	ldrsh	r3, [r3, r2]
 8003a6c:	b29b      	uxth	r3, r3
 8003a6e:	4a12      	ldr	r2, [pc, #72]	@ (8003ab8 <fillScreen+0xe4>)
 8003a70:	2000      	movs	r0, #0
 8003a72:	5e12      	ldrsh	r2, [r2, r0]
 8003a74:	b292      	uxth	r2, r2
 8003a76:	4353      	muls	r3, r2
 8003a78:	b29a      	uxth	r2, r3
 8003a7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a7c:	805a      	strh	r2, [r3, #2]
    drawImage(pixels, pallette, 0, 0, _width, _height, 1);
 8003a7e:	4b0d      	ldr	r3, [pc, #52]	@ (8003ab4 <fillScreen+0xe0>)
 8003a80:	2200      	movs	r2, #0
 8003a82:	5e9b      	ldrsh	r3, [r3, r2]
 8003a84:	b29b      	uxth	r3, r3
 8003a86:	4a0c      	ldr	r2, [pc, #48]	@ (8003ab8 <fillScreen+0xe4>)
 8003a88:	2000      	movs	r0, #0
 8003a8a:	5e12      	ldrsh	r2, [r2, r0]
 8003a8c:	b292      	uxth	r2, r2
 8003a8e:	210c      	movs	r1, #12
 8003a90:	2018      	movs	r0, #24
 8003a92:	1809      	adds	r1, r1, r0
 8003a94:	19c9      	adds	r1, r1, r7
 8003a96:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003a98:	2401      	movs	r4, #1
 8003a9a:	9402      	str	r4, [sp, #8]
 8003a9c:	9201      	str	r2, [sp, #4]
 8003a9e:	9300      	str	r3, [sp, #0]
 8003aa0:	2300      	movs	r3, #0
 8003aa2:	2200      	movs	r2, #0
 8003aa4:	f000 f80a 	bl	8003abc <drawImage>
 8003aa8:	46b5      	mov	sp, r6
	//fillRect(0, 0, _width, _height, color);
}
 8003aaa:	46c0      	nop			@ (mov r8, r8)
 8003aac:	46bd      	mov	sp, r7
 8003aae:	b00d      	add	sp, #52	@ 0x34
 8003ab0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003ab2:	46c0      	nop			@ (mov r8, r8)
 8003ab4:	20000bcc 	.word	0x20000bcc
 8003ab8:	20000bce 	.word	0x20000bce

08003abc <drawImage>:

void drawImage(uint16_t image[][2], uint16_t palette[], uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t c)
{
 8003abc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003abe:	46c6      	mov	lr, r8
 8003ac0:	b500      	push	{lr}
 8003ac2:	b092      	sub	sp, #72	@ 0x48
 8003ac4:	af02      	add	r7, sp, #8
 8003ac6:	6278      	str	r0, [r7, #36]	@ 0x24
 8003ac8:	6239      	str	r1, [r7, #32]
 8003aca:	0019      	movs	r1, r3
 8003acc:	231e      	movs	r3, #30
 8003ace:	18fb      	adds	r3, r7, r3
 8003ad0:	801a      	strh	r2, [r3, #0]
 8003ad2:	231c      	movs	r3, #28
 8003ad4:	18fb      	adds	r3, r7, r3
 8003ad6:	1c0a      	adds	r2, r1, #0
 8003ad8:	801a      	strh	r2, [r3, #0]
 8003ada:	466b      	mov	r3, sp
 8003adc:	4698      	mov	r8, r3
	uint16_t i;
	uint16_t j;
	uint16_t totalInd =0;
 8003ade:	2322      	movs	r3, #34	@ 0x22
 8003ae0:	2118      	movs	r1, #24
 8003ae2:	185b      	adds	r3, r3, r1
 8003ae4:	19db      	adds	r3, r3, r7
 8003ae6:	2200      	movs	r2, #0
 8003ae8:	801a      	strh	r2, [r3, #0]
	uint16_t ind;
	uint16_t count;
	uint16_t bufffer[w*h];
 8003aea:	2340      	movs	r3, #64	@ 0x40
 8003aec:	185b      	adds	r3, r3, r1
 8003aee:	19db      	adds	r3, r3, r7
 8003af0:	881b      	ldrh	r3, [r3, #0]
 8003af2:	2244      	movs	r2, #68	@ 0x44
 8003af4:	1852      	adds	r2, r2, r1
 8003af6:	19d2      	adds	r2, r2, r7
 8003af8:	8812      	ldrh	r2, [r2, #0]
 8003afa:	4353      	muls	r3, r2
 8003afc:	1e5a      	subs	r2, r3, #1
 8003afe:	637a      	str	r2, [r7, #52]	@ 0x34
 8003b00:	001a      	movs	r2, r3
 8003b02:	60ba      	str	r2, [r7, #8]
 8003b04:	2200      	movs	r2, #0
 8003b06:	60fa      	str	r2, [r7, #12]
 8003b08:	68b8      	ldr	r0, [r7, #8]
 8003b0a:	68f9      	ldr	r1, [r7, #12]
 8003b0c:	0002      	movs	r2, r0
 8003b0e:	0f12      	lsrs	r2, r2, #28
 8003b10:	000e      	movs	r6, r1
 8003b12:	0136      	lsls	r6, r6, #4
 8003b14:	617e      	str	r6, [r7, #20]
 8003b16:	697e      	ldr	r6, [r7, #20]
 8003b18:	4316      	orrs	r6, r2
 8003b1a:	617e      	str	r6, [r7, #20]
 8003b1c:	0002      	movs	r2, r0
 8003b1e:	0112      	lsls	r2, r2, #4
 8003b20:	613a      	str	r2, [r7, #16]
 8003b22:	001a      	movs	r2, r3
 8003b24:	603a      	str	r2, [r7, #0]
 8003b26:	2200      	movs	r2, #0
 8003b28:	607a      	str	r2, [r7, #4]
 8003b2a:	6838      	ldr	r0, [r7, #0]
 8003b2c:	6879      	ldr	r1, [r7, #4]
 8003b2e:	0002      	movs	r2, r0
 8003b30:	0f12      	lsrs	r2, r2, #28
 8003b32:	000e      	movs	r6, r1
 8003b34:	0135      	lsls	r5, r6, #4
 8003b36:	4315      	orrs	r5, r2
 8003b38:	0002      	movs	r2, r0
 8003b3a:	0114      	lsls	r4, r2, #4
 8003b3c:	005b      	lsls	r3, r3, #1
 8003b3e:	3307      	adds	r3, #7
 8003b40:	08db      	lsrs	r3, r3, #3
 8003b42:	00db      	lsls	r3, r3, #3
 8003b44:	466a      	mov	r2, sp
 8003b46:	1ad3      	subs	r3, r2, r3
 8003b48:	469d      	mov	sp, r3
 8003b4a:	ab02      	add	r3, sp, #8
 8003b4c:	3301      	adds	r3, #1
 8003b4e:	085b      	lsrs	r3, r3, #1
 8003b50:	005b      	lsls	r3, r3, #1
 8003b52:	633b      	str	r3, [r7, #48]	@ 0x30
for(i=0; i<c; i++)
 8003b54:	2326      	movs	r3, #38	@ 0x26
 8003b56:	2118      	movs	r1, #24
 8003b58:	185b      	adds	r3, r3, r1
 8003b5a:	19db      	adds	r3, r3, r7
 8003b5c:	2200      	movs	r2, #0
 8003b5e:	801a      	strh	r2, [r3, #0]
 8003b60:	e04d      	b.n	8003bfe <drawImage+0x142>
{
	ind = image[i][0];
 8003b62:	2126      	movs	r1, #38	@ 0x26
 8003b64:	2018      	movs	r0, #24
 8003b66:	180b      	adds	r3, r1, r0
 8003b68:	19db      	adds	r3, r3, r7
 8003b6a:	881b      	ldrh	r3, [r3, #0]
 8003b6c:	009b      	lsls	r3, r3, #2
 8003b6e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003b70:	18d2      	adds	r2, r2, r3
 8003b72:	2316      	movs	r3, #22
 8003b74:	181b      	adds	r3, r3, r0
 8003b76:	19db      	adds	r3, r3, r7
 8003b78:	8812      	ldrh	r2, [r2, #0]
 8003b7a:	801a      	strh	r2, [r3, #0]
	count = image[i][1];
 8003b7c:	180b      	adds	r3, r1, r0
 8003b7e:	19db      	adds	r3, r3, r7
 8003b80:	881b      	ldrh	r3, [r3, #0]
 8003b82:	009b      	lsls	r3, r3, #2
 8003b84:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003b86:	18d2      	adds	r2, r2, r3
 8003b88:	2314      	movs	r3, #20
 8003b8a:	181b      	adds	r3, r3, r0
 8003b8c:	19db      	adds	r3, r3, r7
 8003b8e:	8852      	ldrh	r2, [r2, #2]
 8003b90:	801a      	strh	r2, [r3, #0]
	for(j=0; j<count; j++)
 8003b92:	2324      	movs	r3, #36	@ 0x24
 8003b94:	181b      	adds	r3, r3, r0
 8003b96:	19db      	adds	r3, r3, r7
 8003b98:	2200      	movs	r2, #0
 8003b9a:	801a      	strh	r2, [r3, #0]
 8003b9c:	e01c      	b.n	8003bd8 <drawImage+0x11c>
	{
		bufffer[totalInd++] = palette[ind];
 8003b9e:	2316      	movs	r3, #22
 8003ba0:	2418      	movs	r4, #24
 8003ba2:	191b      	adds	r3, r3, r4
 8003ba4:	19db      	adds	r3, r3, r7
 8003ba6:	881b      	ldrh	r3, [r3, #0]
 8003ba8:	005b      	lsls	r3, r3, #1
 8003baa:	6a3a      	ldr	r2, [r7, #32]
 8003bac:	18d2      	adds	r2, r2, r3
 8003bae:	2122      	movs	r1, #34	@ 0x22
 8003bb0:	190b      	adds	r3, r1, r4
 8003bb2:	19db      	adds	r3, r3, r7
 8003bb4:	881b      	ldrh	r3, [r3, #0]
 8003bb6:	1909      	adds	r1, r1, r4
 8003bb8:	19c9      	adds	r1, r1, r7
 8003bba:	1c58      	adds	r0, r3, #1
 8003bbc:	8008      	strh	r0, [r1, #0]
 8003bbe:	0018      	movs	r0, r3
 8003bc0:	8811      	ldrh	r1, [r2, #0]
 8003bc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bc4:	0042      	lsls	r2, r0, #1
 8003bc6:	52d1      	strh	r1, [r2, r3]
	for(j=0; j<count; j++)
 8003bc8:	2124      	movs	r1, #36	@ 0x24
 8003bca:	190b      	adds	r3, r1, r4
 8003bcc:	19db      	adds	r3, r3, r7
 8003bce:	881a      	ldrh	r2, [r3, #0]
 8003bd0:	190b      	adds	r3, r1, r4
 8003bd2:	19db      	adds	r3, r3, r7
 8003bd4:	3201      	adds	r2, #1
 8003bd6:	801a      	strh	r2, [r3, #0]
 8003bd8:	2324      	movs	r3, #36	@ 0x24
 8003bda:	2018      	movs	r0, #24
 8003bdc:	181b      	adds	r3, r3, r0
 8003bde:	19da      	adds	r2, r3, r7
 8003be0:	2314      	movs	r3, #20
 8003be2:	181b      	adds	r3, r3, r0
 8003be4:	19db      	adds	r3, r3, r7
 8003be6:	8812      	ldrh	r2, [r2, #0]
 8003be8:	881b      	ldrh	r3, [r3, #0]
 8003bea:	429a      	cmp	r2, r3
 8003bec:	d3d7      	bcc.n	8003b9e <drawImage+0xe2>
for(i=0; i<c; i++)
 8003bee:	2126      	movs	r1, #38	@ 0x26
 8003bf0:	180b      	adds	r3, r1, r0
 8003bf2:	19db      	adds	r3, r3, r7
 8003bf4:	881a      	ldrh	r2, [r3, #0]
 8003bf6:	180b      	adds	r3, r1, r0
 8003bf8:	19db      	adds	r3, r3, r7
 8003bfa:	3201      	adds	r2, #1
 8003bfc:	801a      	strh	r2, [r3, #0]
 8003bfe:	2326      	movs	r3, #38	@ 0x26
 8003c00:	2118      	movs	r1, #24
 8003c02:	185b      	adds	r3, r3, r1
 8003c04:	19da      	adds	r2, r3, r7
 8003c06:	2348      	movs	r3, #72	@ 0x48
 8003c08:	185b      	adds	r3, r3, r1
 8003c0a:	19db      	adds	r3, r3, r7
 8003c0c:	8812      	ldrh	r2, [r2, #0]
 8003c0e:	881b      	ldrh	r3, [r3, #0]
 8003c10:	429a      	cmp	r2, r3
 8003c12:	d3a6      	bcc.n	8003b62 <drawImage+0xa6>
	}
}
ST7735_DrawImage(y, x, w, h, bufffer);
 8003c14:	2344      	movs	r3, #68	@ 0x44
 8003c16:	185b      	adds	r3, r3, r1
 8003c18:	19db      	adds	r3, r3, r7
 8003c1a:	881c      	ldrh	r4, [r3, #0]
 8003c1c:	2340      	movs	r3, #64	@ 0x40
 8003c1e:	185b      	adds	r3, r3, r1
 8003c20:	19db      	adds	r3, r3, r7
 8003c22:	881a      	ldrh	r2, [r3, #0]
 8003c24:	231e      	movs	r3, #30
 8003c26:	18fb      	adds	r3, r7, r3
 8003c28:	8819      	ldrh	r1, [r3, #0]
 8003c2a:	231c      	movs	r3, #28
 8003c2c:	18fb      	adds	r3, r7, r3
 8003c2e:	8818      	ldrh	r0, [r3, #0]
 8003c30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c32:	9300      	str	r3, [sp, #0]
 8003c34:	0023      	movs	r3, r4
 8003c36:	f000 fa31 	bl	800409c <ST7735_DrawImage>
 8003c3a:	46c5      	mov	sp, r8
}
 8003c3c:	46c0      	nop			@ (mov r8, r8)
 8003c3e:	46bd      	mov	sp, r7
 8003c40:	b010      	add	sp, #64	@ 0x40
 8003c42:	bc80      	pop	{r7}
 8003c44:	46b8      	mov	r8, r7
 8003c46:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003c48 <ST7735_Select>:
      10,                     //     10 ms delay
    ST7735_DISPON ,    DELAY, //  4: Main screen turn on, no args w/delay
      100 };                  //     100 ms delay

void ST7735_Select()
{
 8003c48:	b580      	push	{r7, lr}
 8003c4a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(CS_PORT, CS_PIN, GPIO_PIN_RESET);
 8003c4c:	23a0      	movs	r3, #160	@ 0xa0
 8003c4e:	05db      	lsls	r3, r3, #23
 8003c50:	2200      	movs	r2, #0
 8003c52:	2120      	movs	r1, #32
 8003c54:	0018      	movs	r0, r3
 8003c56:	f003 fe9a 	bl	800798e <HAL_GPIO_WritePin>
}
 8003c5a:	46c0      	nop			@ (mov r8, r8)
 8003c5c:	46bd      	mov	sp, r7
 8003c5e:	bd80      	pop	{r7, pc}

08003c60 <ST7735_Unselect>:

void ST7735_Unselect()
{
 8003c60:	b580      	push	{r7, lr}
 8003c62:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(CS_PORT, CS_PIN, GPIO_PIN_SET);
 8003c64:	23a0      	movs	r3, #160	@ 0xa0
 8003c66:	05db      	lsls	r3, r3, #23
 8003c68:	2201      	movs	r2, #1
 8003c6a:	2120      	movs	r1, #32
 8003c6c:	0018      	movs	r0, r3
 8003c6e:	f003 fe8e 	bl	800798e <HAL_GPIO_WritePin>
}
 8003c72:	46c0      	nop			@ (mov r8, r8)
 8003c74:	46bd      	mov	sp, r7
 8003c76:	bd80      	pop	{r7, pc}

08003c78 <ST7735_Reset>:

void ST7735_Reset()
{
 8003c78:	b580      	push	{r7, lr}
 8003c7a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(RST_PORT, RST_PIN, GPIO_PIN_RESET);
 8003c7c:	2380      	movs	r3, #128	@ 0x80
 8003c7e:	0219      	lsls	r1, r3, #8
 8003c80:	23a0      	movs	r3, #160	@ 0xa0
 8003c82:	05db      	lsls	r3, r3, #23
 8003c84:	2200      	movs	r2, #0
 8003c86:	0018      	movs	r0, r3
 8003c88:	f003 fe81 	bl	800798e <HAL_GPIO_WritePin>
    HAL_Delay(5);
 8003c8c:	2005      	movs	r0, #5
 8003c8e:	f003 fc07 	bl	80074a0 <HAL_Delay>
    HAL_GPIO_WritePin(RST_PORT, RST_PIN, GPIO_PIN_SET);
 8003c92:	2380      	movs	r3, #128	@ 0x80
 8003c94:	0219      	lsls	r1, r3, #8
 8003c96:	23a0      	movs	r3, #160	@ 0xa0
 8003c98:	05db      	lsls	r3, r3, #23
 8003c9a:	2201      	movs	r2, #1
 8003c9c:	0018      	movs	r0, r3
 8003c9e:	f003 fe76 	bl	800798e <HAL_GPIO_WritePin>
}
 8003ca2:	46c0      	nop			@ (mov r8, r8)
 8003ca4:	46bd      	mov	sp, r7
 8003ca6:	bd80      	pop	{r7, pc}

08003ca8 <ST7735_WriteCommand>:

  void ST7735_WriteCommand(uint8_t cmd)
  {
 8003ca8:	b580      	push	{r7, lr}
 8003caa:	b082      	sub	sp, #8
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	0002      	movs	r2, r0
 8003cb0:	1dfb      	adds	r3, r7, #7
 8003cb2:	701a      	strb	r2, [r3, #0]
    HAL_GPIO_WritePin(DC_PORT, DC_PIN, GPIO_PIN_RESET);
 8003cb4:	23a0      	movs	r3, #160	@ 0xa0
 8003cb6:	05db      	lsls	r3, r3, #23
 8003cb8:	2200      	movs	r2, #0
 8003cba:	2110      	movs	r1, #16
 8003cbc:	0018      	movs	r0, r3
 8003cbe:	f003 fe66 	bl	800798e <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ST7735_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 8003cc2:	2301      	movs	r3, #1
 8003cc4:	425b      	negs	r3, r3
 8003cc6:	1df9      	adds	r1, r7, #7
 8003cc8:	4803      	ldr	r0, [pc, #12]	@ (8003cd8 <ST7735_WriteCommand+0x30>)
 8003cca:	2201      	movs	r2, #1
 8003ccc:	f005 ffc2 	bl	8009c54 <HAL_SPI_Transmit>
}
 8003cd0:	46c0      	nop			@ (mov r8, r8)
 8003cd2:	46bd      	mov	sp, r7
 8003cd4:	b002      	add	sp, #8
 8003cd6:	bd80      	pop	{r7, pc}
 8003cd8:	20001c64 	.word	0x20001c64

08003cdc <ST7735_WriteData>:

void ST7735_WriteData(uint8_t* buff, size_t buff_size)
{
 8003cdc:	b580      	push	{r7, lr}
 8003cde:	b082      	sub	sp, #8
 8003ce0:	af00      	add	r7, sp, #0
 8003ce2:	6078      	str	r0, [r7, #4]
 8003ce4:	6039      	str	r1, [r7, #0]
    HAL_GPIO_WritePin(DC_PORT, DC_PIN, GPIO_PIN_SET);
 8003ce6:	23a0      	movs	r3, #160	@ 0xa0
 8003ce8:	05db      	lsls	r3, r3, #23
 8003cea:	2201      	movs	r2, #1
 8003cec:	2110      	movs	r1, #16
 8003cee:	0018      	movs	r0, r3
 8003cf0:	f003 fe4d 	bl	800798e <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ST7735_SPI_PORT, buff, buff_size, HAL_MAX_DELAY);
 8003cf4:	683b      	ldr	r3, [r7, #0]
 8003cf6:	b29a      	uxth	r2, r3
 8003cf8:	2301      	movs	r3, #1
 8003cfa:	425b      	negs	r3, r3
 8003cfc:	6879      	ldr	r1, [r7, #4]
 8003cfe:	4803      	ldr	r0, [pc, #12]	@ (8003d0c <ST7735_WriteData+0x30>)
 8003d00:	f005 ffa8 	bl	8009c54 <HAL_SPI_Transmit>
}
 8003d04:	46c0      	nop			@ (mov r8, r8)
 8003d06:	46bd      	mov	sp, r7
 8003d08:	b002      	add	sp, #8
 8003d0a:	bd80      	pop	{r7, pc}
 8003d0c:	20001c64 	.word	0x20001c64

08003d10 <DisplayInit>:

void DisplayInit(const uint8_t *addr)
{
 8003d10:	b590      	push	{r4, r7, lr}
 8003d12:	b085      	sub	sp, #20
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	6078      	str	r0, [r7, #4]
    uint8_t numCommands, numArgs;
    uint16_t ms;

    numCommands = *addr++;
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	1c5a      	adds	r2, r3, #1
 8003d1c:	607a      	str	r2, [r7, #4]
 8003d1e:	220f      	movs	r2, #15
 8003d20:	18ba      	adds	r2, r7, r2
 8003d22:	781b      	ldrb	r3, [r3, #0]
 8003d24:	7013      	strb	r3, [r2, #0]
    while(numCommands--) {
 8003d26:	e04a      	b.n	8003dbe <DisplayInit+0xae>
        uint8_t cmd = *addr++;
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	1c5a      	adds	r2, r3, #1
 8003d2c:	607a      	str	r2, [r7, #4]
 8003d2e:	210b      	movs	r1, #11
 8003d30:	187a      	adds	r2, r7, r1
 8003d32:	781b      	ldrb	r3, [r3, #0]
 8003d34:	7013      	strb	r3, [r2, #0]
        ST7735_WriteCommand(cmd);
 8003d36:	187b      	adds	r3, r7, r1
 8003d38:	781b      	ldrb	r3, [r3, #0]
 8003d3a:	0018      	movs	r0, r3
 8003d3c:	f7ff ffb4 	bl	8003ca8 <ST7735_WriteCommand>

        numArgs = *addr++;
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	1c5a      	adds	r2, r3, #1
 8003d44:	607a      	str	r2, [r7, #4]
 8003d46:	200a      	movs	r0, #10
 8003d48:	183a      	adds	r2, r7, r0
 8003d4a:	781b      	ldrb	r3, [r3, #0]
 8003d4c:	7013      	strb	r3, [r2, #0]
        // If high bit set, delay follows args
        ms = numArgs & DELAY;
 8003d4e:	183b      	adds	r3, r7, r0
 8003d50:	781b      	ldrb	r3, [r3, #0]
 8003d52:	b29a      	uxth	r2, r3
 8003d54:	230c      	movs	r3, #12
 8003d56:	18fb      	adds	r3, r7, r3
 8003d58:	2180      	movs	r1, #128	@ 0x80
 8003d5a:	400a      	ands	r2, r1
 8003d5c:	801a      	strh	r2, [r3, #0]
        numArgs &= ~DELAY;
 8003d5e:	183b      	adds	r3, r7, r0
 8003d60:	183a      	adds	r2, r7, r0
 8003d62:	7812      	ldrb	r2, [r2, #0]
 8003d64:	217f      	movs	r1, #127	@ 0x7f
 8003d66:	400a      	ands	r2, r1
 8003d68:	701a      	strb	r2, [r3, #0]
        if(numArgs) {
 8003d6a:	183b      	adds	r3, r7, r0
 8003d6c:	781b      	ldrb	r3, [r3, #0]
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d00c      	beq.n	8003d8c <DisplayInit+0x7c>
            ST7735_WriteData((uint8_t*)addr, numArgs);
 8003d72:	0004      	movs	r4, r0
 8003d74:	183b      	adds	r3, r7, r0
 8003d76:	781a      	ldrb	r2, [r3, #0]
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	0011      	movs	r1, r2
 8003d7c:	0018      	movs	r0, r3
 8003d7e:	f7ff ffad 	bl	8003cdc <ST7735_WriteData>
            addr += numArgs;
 8003d82:	193b      	adds	r3, r7, r4
 8003d84:	781b      	ldrb	r3, [r3, #0]
 8003d86:	687a      	ldr	r2, [r7, #4]
 8003d88:	18d3      	adds	r3, r2, r3
 8003d8a:	607b      	str	r3, [r7, #4]
        }

        if(ms) {
 8003d8c:	210c      	movs	r1, #12
 8003d8e:	187b      	adds	r3, r7, r1
 8003d90:	881b      	ldrh	r3, [r3, #0]
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d013      	beq.n	8003dbe <DisplayInit+0xae>
            ms = *addr++;
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	1c5a      	adds	r2, r3, #1
 8003d9a:	607a      	str	r2, [r7, #4]
 8003d9c:	781a      	ldrb	r2, [r3, #0]
 8003d9e:	187b      	adds	r3, r7, r1
 8003da0:	801a      	strh	r2, [r3, #0]
            if(ms == 255) ms = 500;
 8003da2:	187b      	adds	r3, r7, r1
 8003da4:	881b      	ldrh	r3, [r3, #0]
 8003da6:	2bff      	cmp	r3, #255	@ 0xff
 8003da8:	d103      	bne.n	8003db2 <DisplayInit+0xa2>
 8003daa:	187b      	adds	r3, r7, r1
 8003dac:	22fa      	movs	r2, #250	@ 0xfa
 8003dae:	0052      	lsls	r2, r2, #1
 8003db0:	801a      	strh	r2, [r3, #0]
            HAL_Delay(ms);
 8003db2:	230c      	movs	r3, #12
 8003db4:	18fb      	adds	r3, r7, r3
 8003db6:	881b      	ldrh	r3, [r3, #0]
 8003db8:	0018      	movs	r0, r3
 8003dba:	f003 fb71 	bl	80074a0 <HAL_Delay>
    while(numCommands--) {
 8003dbe:	220f      	movs	r2, #15
 8003dc0:	18bb      	adds	r3, r7, r2
 8003dc2:	781b      	ldrb	r3, [r3, #0]
 8003dc4:	18ba      	adds	r2, r7, r2
 8003dc6:	1e59      	subs	r1, r3, #1
 8003dc8:	7011      	strb	r1, [r2, #0]
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d1ac      	bne.n	8003d28 <DisplayInit+0x18>
        }
    }
}
 8003dce:	46c0      	nop			@ (mov r8, r8)
 8003dd0:	46c0      	nop			@ (mov r8, r8)
 8003dd2:	46bd      	mov	sp, r7
 8003dd4:	b005      	add	sp, #20
 8003dd6:	bd90      	pop	{r4, r7, pc}

08003dd8 <ST7735_SetAddressWindow>:

void ST7735_SetAddressWindow(uint8_t x0, uint8_t y0, uint8_t x1, uint8_t y1)
{
 8003dd8:	b5b0      	push	{r4, r5, r7, lr}
 8003dda:	b084      	sub	sp, #16
 8003ddc:	af00      	add	r7, sp, #0
 8003dde:	0005      	movs	r5, r0
 8003de0:	000c      	movs	r4, r1
 8003de2:	0010      	movs	r0, r2
 8003de4:	0019      	movs	r1, r3
 8003de6:	1dfb      	adds	r3, r7, #7
 8003de8:	1c2a      	adds	r2, r5, #0
 8003dea:	701a      	strb	r2, [r3, #0]
 8003dec:	1dbb      	adds	r3, r7, #6
 8003dee:	1c22      	adds	r2, r4, #0
 8003df0:	701a      	strb	r2, [r3, #0]
 8003df2:	1d7b      	adds	r3, r7, #5
 8003df4:	1c02      	adds	r2, r0, #0
 8003df6:	701a      	strb	r2, [r3, #0]
 8003df8:	1d3b      	adds	r3, r7, #4
 8003dfa:	1c0a      	adds	r2, r1, #0
 8003dfc:	701a      	strb	r2, [r3, #0]
    // column address set
    ST7735_WriteCommand(ST7735_CASET);
 8003dfe:	202a      	movs	r0, #42	@ 0x2a
 8003e00:	f7ff ff52 	bl	8003ca8 <ST7735_WriteCommand>
    uint8_t data[] = { 0x00, x0 + _xstart, 0x00, x1 + _xstart };
 8003e04:	210c      	movs	r1, #12
 8003e06:	187b      	adds	r3, r7, r1
 8003e08:	2200      	movs	r2, #0
 8003e0a:	701a      	strb	r2, [r3, #0]
 8003e0c:	4b1c      	ldr	r3, [pc, #112]	@ (8003e80 <ST7735_SetAddressWindow+0xa8>)
 8003e0e:	781a      	ldrb	r2, [r3, #0]
 8003e10:	1dfb      	adds	r3, r7, #7
 8003e12:	781b      	ldrb	r3, [r3, #0]
 8003e14:	18d3      	adds	r3, r2, r3
 8003e16:	b2da      	uxtb	r2, r3
 8003e18:	187b      	adds	r3, r7, r1
 8003e1a:	705a      	strb	r2, [r3, #1]
 8003e1c:	187b      	adds	r3, r7, r1
 8003e1e:	2200      	movs	r2, #0
 8003e20:	709a      	strb	r2, [r3, #2]
 8003e22:	4b17      	ldr	r3, [pc, #92]	@ (8003e80 <ST7735_SetAddressWindow+0xa8>)
 8003e24:	781a      	ldrb	r2, [r3, #0]
 8003e26:	1d7b      	adds	r3, r7, #5
 8003e28:	781b      	ldrb	r3, [r3, #0]
 8003e2a:	18d3      	adds	r3, r2, r3
 8003e2c:	b2da      	uxtb	r2, r3
 8003e2e:	187b      	adds	r3, r7, r1
 8003e30:	70da      	strb	r2, [r3, #3]
    ST7735_WriteData(data, sizeof(data));
 8003e32:	000c      	movs	r4, r1
 8003e34:	187b      	adds	r3, r7, r1
 8003e36:	2104      	movs	r1, #4
 8003e38:	0018      	movs	r0, r3
 8003e3a:	f7ff ff4f 	bl	8003cdc <ST7735_WriteData>

    // row address set
    ST7735_WriteCommand(ST7735_RASET);
 8003e3e:	202b      	movs	r0, #43	@ 0x2b
 8003e40:	f7ff ff32 	bl	8003ca8 <ST7735_WriteCommand>
    data[1] = y0 + _ystart;
 8003e44:	4b0f      	ldr	r3, [pc, #60]	@ (8003e84 <ST7735_SetAddressWindow+0xac>)
 8003e46:	781a      	ldrb	r2, [r3, #0]
 8003e48:	1dbb      	adds	r3, r7, #6
 8003e4a:	781b      	ldrb	r3, [r3, #0]
 8003e4c:	18d3      	adds	r3, r2, r3
 8003e4e:	b2da      	uxtb	r2, r3
 8003e50:	0021      	movs	r1, r4
 8003e52:	187b      	adds	r3, r7, r1
 8003e54:	705a      	strb	r2, [r3, #1]
    data[3] = y1 + _ystart;
 8003e56:	4b0b      	ldr	r3, [pc, #44]	@ (8003e84 <ST7735_SetAddressWindow+0xac>)
 8003e58:	781a      	ldrb	r2, [r3, #0]
 8003e5a:	1d3b      	adds	r3, r7, #4
 8003e5c:	781b      	ldrb	r3, [r3, #0]
 8003e5e:	18d3      	adds	r3, r2, r3
 8003e60:	b2da      	uxtb	r2, r3
 8003e62:	187b      	adds	r3, r7, r1
 8003e64:	70da      	strb	r2, [r3, #3]
    ST7735_WriteData(data, sizeof(data));
 8003e66:	187b      	adds	r3, r7, r1
 8003e68:	2104      	movs	r1, #4
 8003e6a:	0018      	movs	r0, r3
 8003e6c:	f7ff ff36 	bl	8003cdc <ST7735_WriteData>

    // write to RAM
    ST7735_WriteCommand(ST7735_RAMWR);
 8003e70:	202c      	movs	r0, #44	@ 0x2c
 8003e72:	f7ff ff19 	bl	8003ca8 <ST7735_WriteCommand>
}
 8003e76:	46c0      	nop			@ (mov r8, r8)
 8003e78:	46bd      	mov	sp, r7
 8003e7a:	b004      	add	sp, #16
 8003e7c:	bdb0      	pop	{r4, r5, r7, pc}
 8003e7e:	46c0      	nop			@ (mov r8, r8)
 8003e80:	20000bd3 	.word	0x20000bd3
 8003e84:	20000bd4 	.word	0x20000bd4

08003e88 <ST7735_Init>:

void ST7735_Init(uint8_t rotation)
{
 8003e88:	b580      	push	{r7, lr}
 8003e8a:	b082      	sub	sp, #8
 8003e8c:	af00      	add	r7, sp, #0
 8003e8e:	0002      	movs	r2, r0
 8003e90:	1dfb      	adds	r3, r7, #7
 8003e92:	701a      	strb	r2, [r3, #0]
    ST7735_Select();
 8003e94:	f7ff fed8 	bl	8003c48 <ST7735_Select>
    ST7735_Reset();
 8003e98:	f7ff feee 	bl	8003c78 <ST7735_Reset>
    DisplayInit(init_cmds1);
 8003e9c:	4b0e      	ldr	r3, [pc, #56]	@ (8003ed8 <ST7735_Init+0x50>)
 8003e9e:	0018      	movs	r0, r3
 8003ea0:	f7ff ff36 	bl	8003d10 <DisplayInit>
    DisplayInit(init_cmds2);
 8003ea4:	4b0d      	ldr	r3, [pc, #52]	@ (8003edc <ST7735_Init+0x54>)
 8003ea6:	0018      	movs	r0, r3
 8003ea8:	f7ff ff32 	bl	8003d10 <DisplayInit>
    DisplayInit(init_cmds3);
 8003eac:	4b0c      	ldr	r3, [pc, #48]	@ (8003ee0 <ST7735_Init+0x58>)
 8003eae:	0018      	movs	r0, r3
 8003eb0:	f7ff ff2e 	bl	8003d10 <DisplayInit>

#elif ST7735_IS_128X128
    _colstart = 2;
    _rowstart = 3;
#else
    _colstart = 0;
 8003eb4:	4b0b      	ldr	r3, [pc, #44]	@ (8003ee4 <ST7735_Init+0x5c>)
 8003eb6:	2200      	movs	r2, #0
 8003eb8:	701a      	strb	r2, [r3, #0]
    _rowstart = 0;
 8003eba:	4b0b      	ldr	r3, [pc, #44]	@ (8003ee8 <ST7735_Init+0x60>)
 8003ebc:	2200      	movs	r2, #0
 8003ebe:	701a      	strb	r2, [r3, #0]
#endif
    ST7735_SetRotation (rotation);
 8003ec0:	1dfb      	adds	r3, r7, #7
 8003ec2:	781b      	ldrb	r3, [r3, #0]
 8003ec4:	0018      	movs	r0, r3
 8003ec6:	f000 f811 	bl	8003eec <ST7735_SetRotation>
    ST7735_Unselect();
 8003eca:	f7ff fec9 	bl	8003c60 <ST7735_Unselect>

}
 8003ece:	46c0      	nop			@ (mov r8, r8)
 8003ed0:	46bd      	mov	sp, r7
 8003ed2:	b002      	add	sp, #8
 8003ed4:	bd80      	pop	{r7, pc}
 8003ed6:	46c0      	nop			@ (mov r8, r8)
 8003ed8:	08010188 	.word	0x08010188
 8003edc:	080101c0 	.word	0x080101c0
 8003ee0:	080101d0 	.word	0x080101d0
 8003ee4:	20000bd1 	.word	0x20000bd1
 8003ee8:	20000bd2 	.word	0x20000bd2

08003eec <ST7735_SetRotation>:

void ST7735_SetRotation(uint8_t m)
{
 8003eec:	b580      	push	{r7, lr}
 8003eee:	b084      	sub	sp, #16
 8003ef0:	af00      	add	r7, sp, #0
 8003ef2:	0002      	movs	r2, r0
 8003ef4:	1dfb      	adds	r3, r7, #7
 8003ef6:	701a      	strb	r2, [r3, #0]

  uint8_t madctl = 0;
 8003ef8:	230f      	movs	r3, #15
 8003efa:	18fb      	adds	r3, r7, r3
 8003efc:	2200      	movs	r2, #0
 8003efe:	701a      	strb	r2, [r3, #0]

  rotation = m % 4; // can't be higher than 3
 8003f00:	1dfb      	adds	r3, r7, #7
 8003f02:	781b      	ldrb	r3, [r3, #0]
 8003f04:	2203      	movs	r2, #3
 8003f06:	4013      	ands	r3, r2
 8003f08:	b2da      	uxtb	r2, r3
 8003f0a:	4b36      	ldr	r3, [pc, #216]	@ (8003fe4 <ST7735_SetRotation+0xf8>)
 8003f0c:	701a      	strb	r2, [r3, #0]

  switch (rotation)
 8003f0e:	4b35      	ldr	r3, [pc, #212]	@ (8003fe4 <ST7735_SetRotation+0xf8>)
 8003f10:	781b      	ldrb	r3, [r3, #0]
 8003f12:	2b03      	cmp	r3, #3
 8003f14:	d041      	beq.n	8003f9a <ST7735_SetRotation+0xae>
 8003f16:	dc53      	bgt.n	8003fc0 <ST7735_SetRotation+0xd4>
 8003f18:	2b02      	cmp	r3, #2
 8003f1a:	d02b      	beq.n	8003f74 <ST7735_SetRotation+0x88>
 8003f1c:	dc50      	bgt.n	8003fc0 <ST7735_SetRotation+0xd4>
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d002      	beq.n	8003f28 <ST7735_SetRotation+0x3c>
 8003f22:	2b01      	cmp	r3, #1
 8003f24:	d013      	beq.n	8003f4e <ST7735_SetRotation+0x62>
 8003f26:	e04b      	b.n	8003fc0 <ST7735_SetRotation+0xd4>
  {
  case 0:
#if ST7735_IS_160X80
	  madctl = ST7735_MADCTL_MX | ST7735_MADCTL_MY | ST7735_MADCTL_BGR;
#else
      madctl = ST7735_MADCTL_MX | ST7735_MADCTL_MY | ST7735_MADCTL_RGB;
 8003f28:	230f      	movs	r3, #15
 8003f2a:	18fb      	adds	r3, r7, r3
 8003f2c:	22c0      	movs	r2, #192	@ 0xc0
 8003f2e:	701a      	strb	r2, [r3, #0]
      _height = ST7735_HEIGHT;
 8003f30:	4b2d      	ldr	r3, [pc, #180]	@ (8003fe8 <ST7735_SetRotation+0xfc>)
 8003f32:	22a0      	movs	r2, #160	@ 0xa0
 8003f34:	801a      	strh	r2, [r3, #0]
      _width = ST7735_WIDTH;
 8003f36:	4b2d      	ldr	r3, [pc, #180]	@ (8003fec <ST7735_SetRotation+0x100>)
 8003f38:	2280      	movs	r2, #128	@ 0x80
 8003f3a:	801a      	strh	r2, [r3, #0]
      _xstart = _colstart;
 8003f3c:	4b2c      	ldr	r3, [pc, #176]	@ (8003ff0 <ST7735_SetRotation+0x104>)
 8003f3e:	781a      	ldrb	r2, [r3, #0]
 8003f40:	4b2c      	ldr	r3, [pc, #176]	@ (8003ff4 <ST7735_SetRotation+0x108>)
 8003f42:	701a      	strb	r2, [r3, #0]
      _ystart = _rowstart;
 8003f44:	4b2c      	ldr	r3, [pc, #176]	@ (8003ff8 <ST7735_SetRotation+0x10c>)
 8003f46:	781a      	ldrb	r2, [r3, #0]
 8003f48:	4b2c      	ldr	r3, [pc, #176]	@ (8003ffc <ST7735_SetRotation+0x110>)
 8003f4a:	701a      	strb	r2, [r3, #0]
#endif
    break;
 8003f4c:	e038      	b.n	8003fc0 <ST7735_SetRotation+0xd4>
  case 1:
#if ST7735_IS_160X80
	  madctl = ST7735_MADCTL_MY | ST7735_MADCTL_MV | ST7735_MADCTL_BGR;
#else
      madctl = ST7735_MADCTL_MY | ST7735_MADCTL_MV | ST7735_MADCTL_RGB;
 8003f4e:	230f      	movs	r3, #15
 8003f50:	18fb      	adds	r3, r7, r3
 8003f52:	22a0      	movs	r2, #160	@ 0xa0
 8003f54:	701a      	strb	r2, [r3, #0]
      _width = ST7735_HEIGHT;
 8003f56:	4b25      	ldr	r3, [pc, #148]	@ (8003fec <ST7735_SetRotation+0x100>)
 8003f58:	22a0      	movs	r2, #160	@ 0xa0
 8003f5a:	801a      	strh	r2, [r3, #0]
      _height = ST7735_WIDTH;
 8003f5c:	4b22      	ldr	r3, [pc, #136]	@ (8003fe8 <ST7735_SetRotation+0xfc>)
 8003f5e:	2280      	movs	r2, #128	@ 0x80
 8003f60:	801a      	strh	r2, [r3, #0]
    _ystart = _colstart;
 8003f62:	4b23      	ldr	r3, [pc, #140]	@ (8003ff0 <ST7735_SetRotation+0x104>)
 8003f64:	781a      	ldrb	r2, [r3, #0]
 8003f66:	4b25      	ldr	r3, [pc, #148]	@ (8003ffc <ST7735_SetRotation+0x110>)
 8003f68:	701a      	strb	r2, [r3, #0]
    _xstart = _rowstart;
 8003f6a:	4b23      	ldr	r3, [pc, #140]	@ (8003ff8 <ST7735_SetRotation+0x10c>)
 8003f6c:	781a      	ldrb	r2, [r3, #0]
 8003f6e:	4b21      	ldr	r3, [pc, #132]	@ (8003ff4 <ST7735_SetRotation+0x108>)
 8003f70:	701a      	strb	r2, [r3, #0]
#endif
    break;
 8003f72:	e025      	b.n	8003fc0 <ST7735_SetRotation+0xd4>
  case 2:
#if ST7735_IS_160X80
	  madctl = ST7735_MADCTL_BGR;
#else
      madctl = ST7735_MADCTL_RGB;
 8003f74:	230f      	movs	r3, #15
 8003f76:	18fb      	adds	r3, r7, r3
 8003f78:	2200      	movs	r2, #0
 8003f7a:	701a      	strb	r2, [r3, #0]
      _height = ST7735_HEIGHT;
 8003f7c:	4b1a      	ldr	r3, [pc, #104]	@ (8003fe8 <ST7735_SetRotation+0xfc>)
 8003f7e:	22a0      	movs	r2, #160	@ 0xa0
 8003f80:	801a      	strh	r2, [r3, #0]
      _width = ST7735_WIDTH;
 8003f82:	4b1a      	ldr	r3, [pc, #104]	@ (8003fec <ST7735_SetRotation+0x100>)
 8003f84:	2280      	movs	r2, #128	@ 0x80
 8003f86:	801a      	strh	r2, [r3, #0]
    _xstart = _colstart;
 8003f88:	4b19      	ldr	r3, [pc, #100]	@ (8003ff0 <ST7735_SetRotation+0x104>)
 8003f8a:	781a      	ldrb	r2, [r3, #0]
 8003f8c:	4b19      	ldr	r3, [pc, #100]	@ (8003ff4 <ST7735_SetRotation+0x108>)
 8003f8e:	701a      	strb	r2, [r3, #0]
    _ystart = _rowstart;
 8003f90:	4b19      	ldr	r3, [pc, #100]	@ (8003ff8 <ST7735_SetRotation+0x10c>)
 8003f92:	781a      	ldrb	r2, [r3, #0]
 8003f94:	4b19      	ldr	r3, [pc, #100]	@ (8003ffc <ST7735_SetRotation+0x110>)
 8003f96:	701a      	strb	r2, [r3, #0]
#endif
    break;
 8003f98:	e012      	b.n	8003fc0 <ST7735_SetRotation+0xd4>
  case 3:
#if ST7735_IS_160X80
	  madctl = ST7735_MADCTL_MX | ST7735_MADCTL_MV | ST7735_MADCTL_BGR;
#else
      madctl = ST7735_MADCTL_MX | ST7735_MADCTL_MV | ST7735_MADCTL_RGB;
 8003f9a:	230f      	movs	r3, #15
 8003f9c:	18fb      	adds	r3, r7, r3
 8003f9e:	2260      	movs	r2, #96	@ 0x60
 8003fa0:	701a      	strb	r2, [r3, #0]
      _width = ST7735_HEIGHT;
 8003fa2:	4b12      	ldr	r3, [pc, #72]	@ (8003fec <ST7735_SetRotation+0x100>)
 8003fa4:	22a0      	movs	r2, #160	@ 0xa0
 8003fa6:	801a      	strh	r2, [r3, #0]
      _height = ST7735_WIDTH;
 8003fa8:	4b0f      	ldr	r3, [pc, #60]	@ (8003fe8 <ST7735_SetRotation+0xfc>)
 8003faa:	2280      	movs	r2, #128	@ 0x80
 8003fac:	801a      	strh	r2, [r3, #0]
    _ystart = _colstart;
 8003fae:	4b10      	ldr	r3, [pc, #64]	@ (8003ff0 <ST7735_SetRotation+0x104>)
 8003fb0:	781a      	ldrb	r2, [r3, #0]
 8003fb2:	4b12      	ldr	r3, [pc, #72]	@ (8003ffc <ST7735_SetRotation+0x110>)
 8003fb4:	701a      	strb	r2, [r3, #0]
    _xstart = _rowstart;
 8003fb6:	4b10      	ldr	r3, [pc, #64]	@ (8003ff8 <ST7735_SetRotation+0x10c>)
 8003fb8:	781a      	ldrb	r2, [r3, #0]
 8003fba:	4b0e      	ldr	r3, [pc, #56]	@ (8003ff4 <ST7735_SetRotation+0x108>)
 8003fbc:	701a      	strb	r2, [r3, #0]
#endif
    break;
 8003fbe:	46c0      	nop			@ (mov r8, r8)
  }
  ST7735_Select();
 8003fc0:	f7ff fe42 	bl	8003c48 <ST7735_Select>
  ST7735_WriteCommand(ST7735_MADCTL);
 8003fc4:	2036      	movs	r0, #54	@ 0x36
 8003fc6:	f7ff fe6f 	bl	8003ca8 <ST7735_WriteCommand>
  ST7735_WriteData(&madctl,1);
 8003fca:	230f      	movs	r3, #15
 8003fcc:	18fb      	adds	r3, r7, r3
 8003fce:	2101      	movs	r1, #1
 8003fd0:	0018      	movs	r0, r3
 8003fd2:	f7ff fe83 	bl	8003cdc <ST7735_WriteData>
  ST7735_Unselect();
 8003fd6:	f7ff fe43 	bl	8003c60 <ST7735_Unselect>
}
 8003fda:	46c0      	nop			@ (mov r8, r8)
 8003fdc:	46bd      	mov	sp, r7
 8003fde:	b004      	add	sp, #16
 8003fe0:	bd80      	pop	{r7, pc}
 8003fe2:	46c0      	nop			@ (mov r8, r8)
 8003fe4:	20000bd0 	.word	0x20000bd0
 8003fe8:	20000bce 	.word	0x20000bce
 8003fec:	20000bcc 	.word	0x20000bcc
 8003ff0:	20000bd1 	.word	0x20000bd1
 8003ff4:	20000bd3 	.word	0x20000bd3
 8003ff8:	20000bd2 	.word	0x20000bd2
 8003ffc:	20000bd4 	.word	0x20000bd4

08004000 <ST7735_DrawPixel>:

void ST7735_DrawPixel(uint16_t x, uint16_t y, uint16_t color) {
 8004000:	b590      	push	{r4, r7, lr}
 8004002:	b085      	sub	sp, #20
 8004004:	af00      	add	r7, sp, #0
 8004006:	0004      	movs	r4, r0
 8004008:	0008      	movs	r0, r1
 800400a:	0011      	movs	r1, r2
 800400c:	1dbb      	adds	r3, r7, #6
 800400e:	1c22      	adds	r2, r4, #0
 8004010:	801a      	strh	r2, [r3, #0]
 8004012:	1d3b      	adds	r3, r7, #4
 8004014:	1c02      	adds	r2, r0, #0
 8004016:	801a      	strh	r2, [r3, #0]
 8004018:	1cbb      	adds	r3, r7, #2
 800401a:	1c0a      	adds	r2, r1, #0
 800401c:	801a      	strh	r2, [r3, #0]
    if((x >= _width) || (y >= _height))
 800401e:	1dbb      	adds	r3, r7, #6
 8004020:	881b      	ldrh	r3, [r3, #0]
 8004022:	4a1c      	ldr	r2, [pc, #112]	@ (8004094 <ST7735_DrawPixel+0x94>)
 8004024:	2100      	movs	r1, #0
 8004026:	5e52      	ldrsh	r2, [r2, r1]
 8004028:	4293      	cmp	r3, r2
 800402a:	da2f      	bge.n	800408c <ST7735_DrawPixel+0x8c>
 800402c:	1d3b      	adds	r3, r7, #4
 800402e:	881b      	ldrh	r3, [r3, #0]
 8004030:	4a19      	ldr	r2, [pc, #100]	@ (8004098 <ST7735_DrawPixel+0x98>)
 8004032:	2100      	movs	r1, #0
 8004034:	5e52      	ldrsh	r2, [r2, r1]
 8004036:	4293      	cmp	r3, r2
 8004038:	da28      	bge.n	800408c <ST7735_DrawPixel+0x8c>
        return;

    ST7735_Select();
 800403a:	f7ff fe05 	bl	8003c48 <ST7735_Select>

    ST7735_SetAddressWindow(x, y, x+1, y+1);
 800403e:	1dbb      	adds	r3, r7, #6
 8004040:	881b      	ldrh	r3, [r3, #0]
 8004042:	b2d8      	uxtb	r0, r3
 8004044:	1d3b      	adds	r3, r7, #4
 8004046:	881b      	ldrh	r3, [r3, #0]
 8004048:	b2d9      	uxtb	r1, r3
 800404a:	1dbb      	adds	r3, r7, #6
 800404c:	881b      	ldrh	r3, [r3, #0]
 800404e:	b2db      	uxtb	r3, r3
 8004050:	3301      	adds	r3, #1
 8004052:	b2da      	uxtb	r2, r3
 8004054:	1d3b      	adds	r3, r7, #4
 8004056:	881b      	ldrh	r3, [r3, #0]
 8004058:	b2db      	uxtb	r3, r3
 800405a:	3301      	adds	r3, #1
 800405c:	b2db      	uxtb	r3, r3
 800405e:	f7ff febb 	bl	8003dd8 <ST7735_SetAddressWindow>
    uint8_t data[] = { color >> 8, color & 0xFF };
 8004062:	1cbb      	adds	r3, r7, #2
 8004064:	881b      	ldrh	r3, [r3, #0]
 8004066:	0a1b      	lsrs	r3, r3, #8
 8004068:	b29b      	uxth	r3, r3
 800406a:	b2da      	uxtb	r2, r3
 800406c:	210c      	movs	r1, #12
 800406e:	187b      	adds	r3, r7, r1
 8004070:	701a      	strb	r2, [r3, #0]
 8004072:	1cbb      	adds	r3, r7, #2
 8004074:	881b      	ldrh	r3, [r3, #0]
 8004076:	b2da      	uxtb	r2, r3
 8004078:	187b      	adds	r3, r7, r1
 800407a:	705a      	strb	r2, [r3, #1]
    ST7735_WriteData(data, sizeof(data));
 800407c:	187b      	adds	r3, r7, r1
 800407e:	2102      	movs	r1, #2
 8004080:	0018      	movs	r0, r3
 8004082:	f7ff fe2b 	bl	8003cdc <ST7735_WriteData>

    ST7735_Unselect();
 8004086:	f7ff fdeb 	bl	8003c60 <ST7735_Unselect>
 800408a:	e000      	b.n	800408e <ST7735_DrawPixel+0x8e>
        return;
 800408c:	46c0      	nop			@ (mov r8, r8)
}
 800408e:	46bd      	mov	sp, r7
 8004090:	b005      	add	sp, #20
 8004092:	bd90      	pop	{r4, r7, pc}
 8004094:	20000bcc 	.word	0x20000bcc
 8004098:	20000bce 	.word	0x20000bce

0800409c <ST7735_DrawImage>:
    }

    ST7735_Unselect();
}

void ST7735_DrawImage(uint16_t x, uint16_t y, uint16_t w, uint16_t h, const uint16_t* data) {
 800409c:	b5b0      	push	{r4, r5, r7, lr}
 800409e:	b082      	sub	sp, #8
 80040a0:	af00      	add	r7, sp, #0
 80040a2:	0005      	movs	r5, r0
 80040a4:	000c      	movs	r4, r1
 80040a6:	0010      	movs	r0, r2
 80040a8:	0019      	movs	r1, r3
 80040aa:	1dbb      	adds	r3, r7, #6
 80040ac:	1c2a      	adds	r2, r5, #0
 80040ae:	801a      	strh	r2, [r3, #0]
 80040b0:	1d3b      	adds	r3, r7, #4
 80040b2:	1c22      	adds	r2, r4, #0
 80040b4:	801a      	strh	r2, [r3, #0]
 80040b6:	1cbb      	adds	r3, r7, #2
 80040b8:	1c02      	adds	r2, r0, #0
 80040ba:	801a      	strh	r2, [r3, #0]
 80040bc:	003b      	movs	r3, r7
 80040be:	1c0a      	adds	r2, r1, #0
 80040c0:	801a      	strh	r2, [r3, #0]
    if((x >= _width) || (y >= _height)) return;
 80040c2:	1dbb      	adds	r3, r7, #6
 80040c4:	881b      	ldrh	r3, [r3, #0]
 80040c6:	4a2a      	ldr	r2, [pc, #168]	@ (8004170 <ST7735_DrawImage+0xd4>)
 80040c8:	2100      	movs	r1, #0
 80040ca:	5e52      	ldrsh	r2, [r2, r1]
 80040cc:	4293      	cmp	r3, r2
 80040ce:	da47      	bge.n	8004160 <ST7735_DrawImage+0xc4>
 80040d0:	1d3b      	adds	r3, r7, #4
 80040d2:	881b      	ldrh	r3, [r3, #0]
 80040d4:	4a27      	ldr	r2, [pc, #156]	@ (8004174 <ST7735_DrawImage+0xd8>)
 80040d6:	2100      	movs	r1, #0
 80040d8:	5e52      	ldrsh	r2, [r2, r1]
 80040da:	4293      	cmp	r3, r2
 80040dc:	da40      	bge.n	8004160 <ST7735_DrawImage+0xc4>
    if((x + w - 1) >= _width) return;
 80040de:	1dbb      	adds	r3, r7, #6
 80040e0:	881a      	ldrh	r2, [r3, #0]
 80040e2:	1cbb      	adds	r3, r7, #2
 80040e4:	881b      	ldrh	r3, [r3, #0]
 80040e6:	18d3      	adds	r3, r2, r3
 80040e8:	4a21      	ldr	r2, [pc, #132]	@ (8004170 <ST7735_DrawImage+0xd4>)
 80040ea:	2100      	movs	r1, #0
 80040ec:	5e52      	ldrsh	r2, [r2, r1]
 80040ee:	4293      	cmp	r3, r2
 80040f0:	dc38      	bgt.n	8004164 <ST7735_DrawImage+0xc8>
    if((y + h - 1) >= _height) return;
 80040f2:	1d3b      	adds	r3, r7, #4
 80040f4:	881a      	ldrh	r2, [r3, #0]
 80040f6:	003b      	movs	r3, r7
 80040f8:	881b      	ldrh	r3, [r3, #0]
 80040fa:	18d3      	adds	r3, r2, r3
 80040fc:	4a1d      	ldr	r2, [pc, #116]	@ (8004174 <ST7735_DrawImage+0xd8>)
 80040fe:	2100      	movs	r1, #0
 8004100:	5e52      	ldrsh	r2, [r2, r1]
 8004102:	4293      	cmp	r3, r2
 8004104:	dc30      	bgt.n	8004168 <ST7735_DrawImage+0xcc>

    ST7735_Select();
 8004106:	f7ff fd9f 	bl	8003c48 <ST7735_Select>
    ST7735_SetAddressWindow(x, y, x+w-1, y+h-1);
 800410a:	1dbb      	adds	r3, r7, #6
 800410c:	881b      	ldrh	r3, [r3, #0]
 800410e:	b2d8      	uxtb	r0, r3
 8004110:	1d3b      	adds	r3, r7, #4
 8004112:	881b      	ldrh	r3, [r3, #0]
 8004114:	b2d9      	uxtb	r1, r3
 8004116:	1dbb      	adds	r3, r7, #6
 8004118:	881b      	ldrh	r3, [r3, #0]
 800411a:	b2da      	uxtb	r2, r3
 800411c:	1cbb      	adds	r3, r7, #2
 800411e:	881b      	ldrh	r3, [r3, #0]
 8004120:	b2db      	uxtb	r3, r3
 8004122:	18d3      	adds	r3, r2, r3
 8004124:	b2db      	uxtb	r3, r3
 8004126:	3b01      	subs	r3, #1
 8004128:	b2dc      	uxtb	r4, r3
 800412a:	1d3b      	adds	r3, r7, #4
 800412c:	881b      	ldrh	r3, [r3, #0]
 800412e:	b2da      	uxtb	r2, r3
 8004130:	003b      	movs	r3, r7
 8004132:	881b      	ldrh	r3, [r3, #0]
 8004134:	b2db      	uxtb	r3, r3
 8004136:	18d3      	adds	r3, r2, r3
 8004138:	b2db      	uxtb	r3, r3
 800413a:	3b01      	subs	r3, #1
 800413c:	b2db      	uxtb	r3, r3
 800413e:	0022      	movs	r2, r4
 8004140:	f7ff fe4a 	bl	8003dd8 <ST7735_SetAddressWindow>
    ST7735_WriteData((uint8_t*)data, sizeof(uint16_t)*w*h);
 8004144:	1cbb      	adds	r3, r7, #2
 8004146:	881b      	ldrh	r3, [r3, #0]
 8004148:	003a      	movs	r2, r7
 800414a:	8812      	ldrh	r2, [r2, #0]
 800414c:	4353      	muls	r3, r2
 800414e:	005a      	lsls	r2, r3, #1
 8004150:	69bb      	ldr	r3, [r7, #24]
 8004152:	0011      	movs	r1, r2
 8004154:	0018      	movs	r0, r3
 8004156:	f7ff fdc1 	bl	8003cdc <ST7735_WriteData>
    ST7735_Unselect();
 800415a:	f7ff fd81 	bl	8003c60 <ST7735_Unselect>
 800415e:	e004      	b.n	800416a <ST7735_DrawImage+0xce>
    if((x >= _width) || (y >= _height)) return;
 8004160:	46c0      	nop			@ (mov r8, r8)
 8004162:	e002      	b.n	800416a <ST7735_DrawImage+0xce>
    if((x + w - 1) >= _width) return;
 8004164:	46c0      	nop			@ (mov r8, r8)
 8004166:	e000      	b.n	800416a <ST7735_DrawImage+0xce>
    if((y + h - 1) >= _height) return;
 8004168:	46c0      	nop			@ (mov r8, r8)
}
 800416a:	46bd      	mov	sp, r7
 800416c:	b002      	add	sp, #8
 800416e:	bdb0      	pop	{r4, r5, r7, pc}
 8004170:	20000bcc 	.word	0x20000bcc
 8004174:	20000bce 	.word	0x20000bce

08004178 <minmea_tocoord>:
/**
 * Convert a raw coordinate to a floating point DD.DDD... value.
 * Returns NaN for "unknown" values.
 */
static inline float minmea_tocoord(struct minmea_float *f)
{
 8004178:	b5b0      	push	{r4, r5, r7, lr}
 800417a:	b084      	sub	sp, #16
 800417c:	af00      	add	r7, sp, #0
 800417e:	6078      	str	r0, [r7, #4]
    if (f->scale == 0)
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	685b      	ldr	r3, [r3, #4]
 8004184:	2b00      	cmp	r3, #0
 8004186:	d101      	bne.n	800418c <minmea_tocoord+0x14>
        return NAN;
 8004188:	4b1c      	ldr	r3, [pc, #112]	@ (80041fc <minmea_tocoord+0x84>)
 800418a:	e033      	b.n	80041f4 <minmea_tocoord+0x7c>
    int_least32_t degrees = f->value / (f->scale * 100);
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681a      	ldr	r2, [r3, #0]
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	685b      	ldr	r3, [r3, #4]
 8004194:	2164      	movs	r1, #100	@ 0x64
 8004196:	434b      	muls	r3, r1
 8004198:	0019      	movs	r1, r3
 800419a:	0010      	movs	r0, r2
 800419c:	f7fc f862 	bl	8000264 <__divsi3>
 80041a0:	0003      	movs	r3, r0
 80041a2:	60fb      	str	r3, [r7, #12]
    int_least32_t minutes = f->value % (f->scale * 100);
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681a      	ldr	r2, [r3, #0]
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	685b      	ldr	r3, [r3, #4]
 80041ac:	2164      	movs	r1, #100	@ 0x64
 80041ae:	434b      	muls	r3, r1
 80041b0:	0019      	movs	r1, r3
 80041b2:	0010      	movs	r0, r2
 80041b4:	f7fc f93c 	bl	8000430 <__aeabi_idivmod>
 80041b8:	000b      	movs	r3, r1
 80041ba:	60bb      	str	r3, [r7, #8]
    return (float) degrees + (float) minutes / (60 * f->scale);
 80041bc:	68f8      	ldr	r0, [r7, #12]
 80041be:	f7fd f9c7 	bl	8001550 <__aeabi_i2f>
 80041c2:	1c04      	adds	r4, r0, #0
 80041c4:	68b8      	ldr	r0, [r7, #8]
 80041c6:	f7fd f9c3 	bl	8001550 <__aeabi_i2f>
 80041ca:	1c05      	adds	r5, r0, #0
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	685a      	ldr	r2, [r3, #4]
 80041d0:	0013      	movs	r3, r2
 80041d2:	011b      	lsls	r3, r3, #4
 80041d4:	1a9b      	subs	r3, r3, r2
 80041d6:	009b      	lsls	r3, r3, #2
 80041d8:	0018      	movs	r0, r3
 80041da:	f7fd f9b9 	bl	8001550 <__aeabi_i2f>
 80041de:	1c03      	adds	r3, r0, #0
 80041e0:	1c19      	adds	r1, r3, #0
 80041e2:	1c28      	adds	r0, r5, #0
 80041e4:	f7fc fccc 	bl	8000b80 <__aeabi_fdiv>
 80041e8:	1c03      	adds	r3, r0, #0
 80041ea:	1c19      	adds	r1, r3, #0
 80041ec:	1c20      	adds	r0, r4, #0
 80041ee:	f7fc fb3d 	bl	800086c <__aeabi_fadd>
 80041f2:	1c03      	adds	r3, r0, #0
}
 80041f4:	1c18      	adds	r0, r3, #0
 80041f6:	46bd      	mov	sp, r7
 80041f8:	b004      	add	sp, #16
 80041fa:	bdb0      	pop	{r4, r5, r7, pc}
 80041fc:	7fc00000 	.word	0x7fc00000

08004200 <json_getSibling>:

/** Get the next sibling of a JSON property that is within a JSON object or array.
  * @param json A valid handler of a json property.
  * @retval The handler of the next sibling if found.
  * @retval Null pointer if the json property is the last one. */
static inline json_t const* json_getSibling( json_t const* json ) {
 8004200:	b580      	push	{r7, lr}
 8004202:	b082      	sub	sp, #8
 8004204:	af00      	add	r7, sp, #0
 8004206:	6078      	str	r0, [r7, #4]
    return json->sibling;
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
}
 800420c:	0018      	movs	r0, r3
 800420e:	46bd      	mov	sp, r7
 8004210:	b002      	add	sp, #8
 8004212:	bd80      	pop	{r7, pc}

08004214 <json_getChild>:
/** Get the first property of a JSON object or array.
  * @param json A valid handler of a json property.
  *             Its type must be JSON_OBJ or JSON_ARRAY.
  * @retval The handler of the first property if there is.
  * @retval Null pointer if the json object has not properties. */
static inline json_t const* json_getChild( json_t const* json ) {
 8004214:	b580      	push	{r7, lr}
 8004216:	b082      	sub	sp, #8
 8004218:	af00      	add	r7, sp, #0
 800421a:	6078      	str	r0, [r7, #4]
    return json->u.c.child;
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	689b      	ldr	r3, [r3, #8]
}
 8004220:	0018      	movs	r0, r3
 8004222:	46bd      	mov	sp, r7
 8004224:	b002      	add	sp, #8
 8004226:	bd80      	pop	{r7, pc}

08004228 <json_getInteger>:
}

/** Get the value of a json integer property.
  * @param property A valid handler of a json object. Its type must be JSON_INTEGER.
  * @return The value stdint. */
static inline int64_t json_getInteger( json_t const* property ) {
 8004228:	b580      	push	{r7, lr}
 800422a:	b082      	sub	sp, #8
 800422c:	af00      	add	r7, sp, #0
 800422e:	6078      	str	r0, [r7, #4]
  return strtoll( property->u.value,(char**)NULL, 10);
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	689b      	ldr	r3, [r3, #8]
 8004234:	220a      	movs	r2, #10
 8004236:	2100      	movs	r1, #0
 8004238:	0018      	movs	r0, r3
 800423a:	f008 ff07 	bl	800d04c <strtoll>
 800423e:	0002      	movs	r2, r0
 8004240:	000b      	movs	r3, r1
}
 8004242:	0010      	movs	r0, r2
 8004244:	0019      	movs	r1, r3
 8004246:	46bd      	mov	sp, r7
 8004248:	b002      	add	sp, #8
 800424a:	bd80      	pop	{r7, pc}

0800424c <json_getReal>:

/** Get the value of a json real property.
  * @param property A valid handler of a json object. Its type must be JSON_REAL.
  * @return The value. */
static inline double json_getReal( json_t const* property ) {
 800424c:	b580      	push	{r7, lr}
 800424e:	b082      	sub	sp, #8
 8004250:	af00      	add	r7, sp, #0
 8004252:	6078      	str	r0, [r7, #4]
  return strtod( property->u.value,(char**)NULL );
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	689b      	ldr	r3, [r3, #8]
 8004258:	2100      	movs	r1, #0
 800425a:	0018      	movs	r0, r3
 800425c:	f008 fdae 	bl	800cdbc <strtod>
 8004260:	0002      	movs	r2, r0
 8004262:	000b      	movs	r3, r1
}
 8004264:	0010      	movs	r0, r2
 8004266:	0019      	movs	r1, r3
 8004268:	46bd      	mov	sp, r7
 800426a:	b002      	add	sp, #8
 800426c:	bd80      	pop	{r7, pc}
	...

08004270 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004270:	b5b0      	push	{r4, r5, r7, lr}
 8004272:	b08e      	sub	sp, #56	@ 0x38
 8004274:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8004276:	f003 f88d 	bl	8007394 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800427a:	f000 fbcd 	bl	8004a18 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  steps=0;
 800427e:	4bc8      	ldr	r3, [pc, #800]	@ (80045a0 <main+0x330>)
 8004280:	2200      	movs	r2, #0
 8004282:	701a      	strb	r2, [r3, #0]
  sitting0.Body = *imgSitting0;
 8004284:	4bc7      	ldr	r3, [pc, #796]	@ (80045a4 <main+0x334>)
 8004286:	4ac8      	ldr	r2, [pc, #800]	@ (80045a8 <main+0x338>)
 8004288:	601a      	str	r2, [r3, #0]
  sitting0.Size = 307;
 800428a:	4bc6      	ldr	r3, [pc, #792]	@ (80045a4 <main+0x334>)
 800428c:	2234      	movs	r2, #52	@ 0x34
 800428e:	32ff      	adds	r2, #255	@ 0xff
 8004290:	605a      	str	r2, [r3, #4]
  sitting1.Body = *imgSitting1;
 8004292:	4bc6      	ldr	r3, [pc, #792]	@ (80045ac <main+0x33c>)
 8004294:	4ac6      	ldr	r2, [pc, #792]	@ (80045b0 <main+0x340>)
 8004296:	601a      	str	r2, [r3, #0]
  sitting1.Size = 305;
 8004298:	4bc4      	ldr	r3, [pc, #784]	@ (80045ac <main+0x33c>)
 800429a:	2232      	movs	r2, #50	@ 0x32
 800429c:	32ff      	adds	r2, #255	@ 0xff
 800429e:	605a      	str	r2, [r3, #4]
  animSitting[0] = sitting0;
 80042a0:	4bc4      	ldr	r3, [pc, #784]	@ (80045b4 <main+0x344>)
 80042a2:	4ac0      	ldr	r2, [pc, #768]	@ (80045a4 <main+0x334>)
 80042a4:	ca03      	ldmia	r2!, {r0, r1}
 80042a6:	c303      	stmia	r3!, {r0, r1}
  animSitting[1] = sitting1;
 80042a8:	4bc2      	ldr	r3, [pc, #776]	@ (80045b4 <main+0x344>)
 80042aa:	4ac0      	ldr	r2, [pc, #768]	@ (80045ac <main+0x33c>)
 80042ac:	3308      	adds	r3, #8
 80042ae:	ca03      	ldmia	r2!, {r0, r1}
 80042b0:	c303      	stmia	r3!, {r0, r1}
  game.evo=0;
 80042b2:	4bc1      	ldr	r3, [pc, #772]	@ (80045b8 <main+0x348>)
 80042b4:	2200      	movs	r2, #0
 80042b6:	741a      	strb	r2, [r3, #16]
  game.uid[0]='h';
 80042b8:	4abf      	ldr	r2, [pc, #764]	@ (80045b8 <main+0x348>)
 80042ba:	2394      	movs	r3, #148	@ 0x94
 80042bc:	005b      	lsls	r3, r3, #1
 80042be:	2168      	movs	r1, #104	@ 0x68
 80042c0:	54d1      	strb	r1, [r2, r3]
  game.uid[1]='i';
 80042c2:	4abd      	ldr	r2, [pc, #756]	@ (80045b8 <main+0x348>)
 80042c4:	232a      	movs	r3, #42	@ 0x2a
 80042c6:	33ff      	adds	r3, #255	@ 0xff
 80042c8:	2169      	movs	r1, #105	@ 0x69
 80042ca:	54d1      	strb	r1, [r2, r3]
  game.allSteps=0;
 80042cc:	4aba      	ldr	r2, [pc, #744]	@ (80045b8 <main+0x348>)
 80042ce:	238c      	movs	r3, #140	@ 0x8c
 80042d0:	005b      	lsls	r3, r3, #1
 80042d2:	2100      	movs	r1, #0
 80042d4:	50d1      	str	r1, [r2, r3]
  game.mood=100;
 80042d6:	4bb8      	ldr	r3, [pc, #736]	@ (80045b8 <main+0x348>)
 80042d8:	2264      	movs	r2, #100	@ 0x64
 80042da:	745a      	strb	r2, [r3, #17]
  game.numLocations=3;
 80042dc:	4bb6      	ldr	r3, [pc, #728]	@ (80045b8 <main+0x348>)
 80042de:	2203      	movs	r2, #3
 80042e0:	615a      	str	r2, [r3, #20]
  game.stepsToday=0;
 80042e2:	4ab5      	ldr	r2, [pc, #724]	@ (80045b8 <main+0x348>)
 80042e4:	2390      	movs	r3, #144	@ 0x90
 80042e6:	005b      	lsls	r3, r3, #1
 80042e8:	2100      	movs	r1, #0
 80042ea:	50d1      	str	r1, [r2, r3]
  game.weeklySteps=0;
 80042ec:	4ab2      	ldr	r2, [pc, #712]	@ (80045b8 <main+0x348>)
 80042ee:	238e      	movs	r3, #142	@ 0x8e
 80042f0:	005b      	lsls	r3, r3, #1
 80042f2:	2100      	movs	r1, #0
 80042f4:	50d1      	str	r1, [r2, r3]
  game.challengeGoal=20000;
 80042f6:	4ab0      	ldr	r2, [pc, #704]	@ (80045b8 <main+0x348>)
 80042f8:	2392      	movs	r3, #146	@ 0x92
 80042fa:	005b      	lsls	r3, r3, #1
 80042fc:	49af      	ldr	r1, [pc, #700]	@ (80045bc <main+0x34c>)
 80042fe:	50d1      	str	r1, [r2, r3]
  dummy.lat=12.34567;
 8004300:	4baf      	ldr	r3, [pc, #700]	@ (80045c0 <main+0x350>)
 8004302:	4ab0      	ldr	r2, [pc, #704]	@ (80045c4 <main+0x354>)
 8004304:	601a      	str	r2, [r3, #0]
  dummy.lon=-89.10111;
 8004306:	4bae      	ldr	r3, [pc, #696]	@ (80045c0 <main+0x350>)
 8004308:	4aaf      	ldr	r2, [pc, #700]	@ (80045c8 <main+0x358>)
 800430a:	605a      	str	r2, [r3, #4]
  game.positions[0]=dummy;
 800430c:	4baa      	ldr	r3, [pc, #680]	@ (80045b8 <main+0x348>)
 800430e:	4aac      	ldr	r2, [pc, #688]	@ (80045c0 <main+0x350>)
 8004310:	3318      	adds	r3, #24
 8004312:	ca03      	ldmia	r2!, {r0, r1}
 8004314:	c303      	stmia	r3!, {r0, r1}
  game.positions[1]=dummy;
 8004316:	4ba8      	ldr	r3, [pc, #672]	@ (80045b8 <main+0x348>)
 8004318:	4aa9      	ldr	r2, [pc, #676]	@ (80045c0 <main+0x350>)
 800431a:	3320      	adds	r3, #32
 800431c:	ca03      	ldmia	r2!, {r0, r1}
 800431e:	c303      	stmia	r3!, {r0, r1}
  game.positions[2]=dummy;
 8004320:	4ba5      	ldr	r3, [pc, #660]	@ (80045b8 <main+0x348>)
 8004322:	4aa7      	ldr	r2, [pc, #668]	@ (80045c0 <main+0x350>)
 8004324:	3328      	adds	r3, #40	@ 0x28
 8004326:	ca03      	ldmia	r2!, {r0, r1}
 8004328:	c303      	stmia	r3!, {r0, r1}
  game.time.hours=0;
 800432a:	4ba3      	ldr	r3, [pc, #652]	@ (80045b8 <main+0x348>)
 800432c:	2200      	movs	r2, #0
 800432e:	601a      	str	r2, [r3, #0]
  gpsThreshold = .0001;
 8004330:	4ba6      	ldr	r3, [pc, #664]	@ (80045cc <main+0x35c>)
 8004332:	4aa7      	ldr	r2, [pc, #668]	@ (80045d0 <main+0x360>)
 8004334:	601a      	str	r2, [r3, #0]
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8004336:	f000 fd75 	bl	8004e24 <MX_GPIO_Init>
  MX_I2C1_Init();
 800433a:	f000 fbcf 	bl	8004adc <MX_I2C1_Init>
  MX_SPI1_Init();
 800433e:	f000 fc0d 	bl	8004b5c <MX_SPI1_Init>
  MX_TIM17_Init();
 8004342:	f000 fc4b 	bl	8004bdc <MX_TIM17_Init>
  MX_USART1_UART_Init();
 8004346:	f000 fcd1 	bl	8004cec <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 800434a:	f000 fd1d 	bl	8004d88 <MX_USART2_UART_Init>
  //MX_RTC_Init();
  /* USER CODE BEGIN 2 */
  //HAL_TIM_PWM_Start(&htim17, TIM_CHANNEL_1);
  ST7735_Unselect();
 800434e:	f7ff fc87 	bl	8003c60 <ST7735_Unselect>
  ST7735_Init(1);
 8004352:	2001      	movs	r0, #1
 8004354:	f7ff fd98 	bl	8003e88 <ST7735_Init>
  //testAll();
  buffer[0] = 'A';
 8004358:	4b9e      	ldr	r3, [pc, #632]	@ (80045d4 <main+0x364>)
 800435a:	2241      	movs	r2, #65	@ 0x41
 800435c:	701a      	strb	r2, [r3, #0]
  buffer[1] = 'B';
 800435e:	4b9d      	ldr	r3, [pc, #628]	@ (80045d4 <main+0x364>)
 8004360:	2242      	movs	r2, #66	@ 0x42
 8004362:	705a      	strb	r2, [r3, #1]
  TIM17->CCR1 = 5;
 8004364:	4b9c      	ldr	r3, [pc, #624]	@ (80045d8 <main+0x368>)
 8004366:	2205      	movs	r2, #5
 8004368:	635a      	str	r2, [r3, #52]	@ 0x34
  TIM17->PSC=64;
 800436a:	4b9b      	ldr	r3, [pc, #620]	@ (80045d8 <main+0x368>)
 800436c:	2240      	movs	r2, #64	@ 0x40
 800436e:	629a      	str	r2, [r3, #40]	@ 0x28
  uint8_t ret=0;
 8004370:	2327      	movs	r3, #39	@ 0x27
 8004372:	18fb      	adds	r3, r7, r3
 8004374:	2200      	movs	r2, #0
 8004376:	701a      	strb	r2, [r3, #0]
    //_ADXL343_Init();

      //Pedometer Setup
      _ADXL343_WriteReg8(0x19, 0x02);
 8004378:	2102      	movs	r1, #2
 800437a:	2019      	movs	r0, #25
 800437c:	f000 fe48 	bl	8005010 <_ADXL343_WriteReg8>
      ////wait

      _ADXL343_WriteReg8(0x7C, 0x01);
 8004380:	2101      	movs	r1, #1
 8004382:	207c      	movs	r0, #124	@ 0x7c
 8004384:	f000 fe44 	bl	8005010 <_ADXL343_WriteReg8>
       _ADXL343_WriteReg8(0x1A, 0x38);
 8004388:	2138      	movs	r1, #56	@ 0x38
 800438a:	201a      	movs	r0, #26
 800438c:	f000 fe40 	bl	8005010 <_ADXL343_WriteReg8>
      _ADXL343_WriteReg8(0x1B, 0x04);
 8004390:	2104      	movs	r1, #4
 8004392:	201b      	movs	r0, #27
 8004394:	f000 fe3c 	bl	8005010 <_ADXL343_WriteReg8>
      _ADXL343_WriteReg8(0x1F, 0x80);
 8004398:	2180      	movs	r1, #128	@ 0x80
 800439a:	201f      	movs	r0, #31
 800439c:	f000 fe38 	bl	8005010 <_ADXL343_WriteReg8>
      _ADXL343_WriteReg8(0x21, 0x80);
 80043a0:	2180      	movs	r1, #128	@ 0x80
 80043a2:	2021      	movs	r0, #33	@ 0x21
 80043a4:	f000 fe34 	bl	8005010 <_ADXL343_WriteReg8>



      //  //Step Counter
      _ADXL343_WriteReg8(0x18, 0x01); // enable walking mode
 80043a8:	2101      	movs	r1, #1
 80043aa:	2018      	movs	r0, #24
 80043ac:	f000 fe30 	bl	8005010 <_ADXL343_WriteReg8>
      _ADXL343_WriteReg8(0x20, 0x01); // enable step interrupt
 80043b0:	2101      	movs	r1, #1
 80043b2:	2020      	movs	r0, #32
 80043b4:	f000 fe2c 	bl	8005010 <_ADXL343_WriteReg8>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
      //Before entering the while, fill the screen to clear it once
      fillScreen(BLACK);
 80043b8:	2000      	movs	r0, #0
 80043ba:	f7ff fb0b 	bl	80039d4 <fillScreen>
  while (1)
  {
	  _ADXL343_ReadReg8(0x00, &steps, 1);
 80043be:	4b78      	ldr	r3, [pc, #480]	@ (80045a0 <main+0x330>)
 80043c0:	2201      	movs	r2, #1
 80043c2:	0019      	movs	r1, r3
 80043c4:	2000      	movs	r0, #0
 80043c6:	f000 fdf1 	bl	8004fac <_ADXL343_ReadReg8>

	  //SendData();
	  //ReceiveData();
	  //_ADXL343_ReadReg8(0x00, &steps, 1);
	  if(checkTime){
 80043ca:	4b84      	ldr	r3, [pc, #528]	@ (80045dc <main+0x36c>)
 80043cc:	881b      	ldrh	r3, [r3, #0]
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d02b      	beq.n	800442a <main+0x1ba>
	  if(((game.time.minutes%dayLength)==0) && game.time.seconds>0){
 80043d2:	4b79      	ldr	r3, [pc, #484]	@ (80045b8 <main+0x348>)
 80043d4:	685a      	ldr	r2, [r3, #4]
 80043d6:	4b82      	ldr	r3, [pc, #520]	@ (80045e0 <main+0x370>)
 80043d8:	881b      	ldrh	r3, [r3, #0]
 80043da:	0019      	movs	r1, r3
 80043dc:	0010      	movs	r0, r2
 80043de:	f7fc f827 	bl	8000430 <__aeabi_idivmod>
 80043e2:	1e0b      	subs	r3, r1, #0
 80043e4:	d10b      	bne.n	80043fe <main+0x18e>
 80043e6:	4b74      	ldr	r3, [pc, #464]	@ (80045b8 <main+0x348>)
 80043e8:	689b      	ldr	r3, [r3, #8]
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	dd07      	ble.n	80043fe <main+0x18e>
		  game.stepsToday=0;
 80043ee:	4a72      	ldr	r2, [pc, #456]	@ (80045b8 <main+0x348>)
 80043f0:	2390      	movs	r3, #144	@ 0x90
 80043f2:	005b      	lsls	r3, r3, #1
 80043f4:	2100      	movs	r1, #0
 80043f6:	50d1      	str	r1, [r2, r3]
		  checkTime=0;
 80043f8:	4b78      	ldr	r3, [pc, #480]	@ (80045dc <main+0x36c>)
 80043fa:	2200      	movs	r2, #0
 80043fc:	801a      	strh	r2, [r3, #0]
	  }

	  if(((game.time.minutes%weekLength)==0) && game.time.seconds>0){
 80043fe:	4b6e      	ldr	r3, [pc, #440]	@ (80045b8 <main+0x348>)
 8004400:	685a      	ldr	r2, [r3, #4]
 8004402:	4b78      	ldr	r3, [pc, #480]	@ (80045e4 <main+0x374>)
 8004404:	881b      	ldrh	r3, [r3, #0]
 8004406:	0019      	movs	r1, r3
 8004408:	0010      	movs	r0, r2
 800440a:	f7fc f811 	bl	8000430 <__aeabi_idivmod>
 800440e:	1e0b      	subs	r3, r1, #0
 8004410:	d10b      	bne.n	800442a <main+0x1ba>
 8004412:	4b69      	ldr	r3, [pc, #420]	@ (80045b8 <main+0x348>)
 8004414:	689b      	ldr	r3, [r3, #8]
 8004416:	2b00      	cmp	r3, #0
 8004418:	dd07      	ble.n	800442a <main+0x1ba>
		  game.weeklySteps=0;
 800441a:	4a67      	ldr	r2, [pc, #412]	@ (80045b8 <main+0x348>)
 800441c:	238e      	movs	r3, #142	@ 0x8e
 800441e:	005b      	lsls	r3, r3, #1
 8004420:	2100      	movs	r1, #0
 8004422:	50d1      	str	r1, [r2, r3]
		  checkTime=0;
 8004424:	4b6d      	ldr	r3, [pc, #436]	@ (80045dc <main+0x36c>)
 8004426:	2200      	movs	r2, #0
 8004428:	801a      	strh	r2, [r3, #0]
	  }
	  }
	  if((game.time.minutes%dayLength)==1) checkTime=1;
 800442a:	4b63      	ldr	r3, [pc, #396]	@ (80045b8 <main+0x348>)
 800442c:	685a      	ldr	r2, [r3, #4]
 800442e:	4b6c      	ldr	r3, [pc, #432]	@ (80045e0 <main+0x370>)
 8004430:	881b      	ldrh	r3, [r3, #0]
 8004432:	0019      	movs	r1, r3
 8004434:	0010      	movs	r0, r2
 8004436:	f7fb fffb 	bl	8000430 <__aeabi_idivmod>
 800443a:	000b      	movs	r3, r1
 800443c:	2b01      	cmp	r3, #1
 800443e:	d102      	bne.n	8004446 <main+0x1d6>
 8004440:	4b66      	ldr	r3, [pc, #408]	@ (80045dc <main+0x36c>)
 8004442:	2201      	movs	r2, #1
 8004444:	801a      	strh	r2, [r3, #0]
	  if(steps!=0){
 8004446:	4b56      	ldr	r3, [pc, #344]	@ (80045a0 <main+0x330>)
 8004448:	781b      	ldrb	r3, [r3, #0]
 800444a:	2b00      	cmp	r3, #0
 800444c:	d033      	beq.n	80044b6 <main+0x246>
	  game.stepsToday +=steps*game.numLocations;
 800444e:	4a5a      	ldr	r2, [pc, #360]	@ (80045b8 <main+0x348>)
 8004450:	2390      	movs	r3, #144	@ 0x90
 8004452:	005b      	lsls	r3, r3, #1
 8004454:	58d2      	ldr	r2, [r2, r3]
 8004456:	4b52      	ldr	r3, [pc, #328]	@ (80045a0 <main+0x330>)
 8004458:	781b      	ldrb	r3, [r3, #0]
 800445a:	0019      	movs	r1, r3
 800445c:	4b56      	ldr	r3, [pc, #344]	@ (80045b8 <main+0x348>)
 800445e:	695b      	ldr	r3, [r3, #20]
 8004460:	434b      	muls	r3, r1
 8004462:	18d1      	adds	r1, r2, r3
 8004464:	4a54      	ldr	r2, [pc, #336]	@ (80045b8 <main+0x348>)
 8004466:	2390      	movs	r3, #144	@ 0x90
 8004468:	005b      	lsls	r3, r3, #1
 800446a:	50d1      	str	r1, [r2, r3]
	  game.weeklySteps+=steps*game.numLocations;
 800446c:	4a52      	ldr	r2, [pc, #328]	@ (80045b8 <main+0x348>)
 800446e:	238e      	movs	r3, #142	@ 0x8e
 8004470:	005b      	lsls	r3, r3, #1
 8004472:	58d2      	ldr	r2, [r2, r3]
 8004474:	4b4a      	ldr	r3, [pc, #296]	@ (80045a0 <main+0x330>)
 8004476:	781b      	ldrb	r3, [r3, #0]
 8004478:	0019      	movs	r1, r3
 800447a:	4b4f      	ldr	r3, [pc, #316]	@ (80045b8 <main+0x348>)
 800447c:	695b      	ldr	r3, [r3, #20]
 800447e:	434b      	muls	r3, r1
 8004480:	18d1      	adds	r1, r2, r3
 8004482:	4a4d      	ldr	r2, [pc, #308]	@ (80045b8 <main+0x348>)
 8004484:	238e      	movs	r3, #142	@ 0x8e
 8004486:	005b      	lsls	r3, r3, #1
 8004488:	50d1      	str	r1, [r2, r3]
	  game.allSteps+=steps*game.numLocations;
 800448a:	4a4b      	ldr	r2, [pc, #300]	@ (80045b8 <main+0x348>)
 800448c:	238c      	movs	r3, #140	@ 0x8c
 800448e:	005b      	lsls	r3, r3, #1
 8004490:	58d2      	ldr	r2, [r2, r3]
 8004492:	4b43      	ldr	r3, [pc, #268]	@ (80045a0 <main+0x330>)
 8004494:	781b      	ldrb	r3, [r3, #0]
 8004496:	0019      	movs	r1, r3
 8004498:	4b47      	ldr	r3, [pc, #284]	@ (80045b8 <main+0x348>)
 800449a:	695b      	ldr	r3, [r3, #20]
 800449c:	434b      	muls	r3, r1
 800449e:	18d1      	adds	r1, r2, r3
 80044a0:	4a45      	ldr	r2, [pc, #276]	@ (80045b8 <main+0x348>)
 80044a2:	238c      	movs	r3, #140	@ 0x8c
 80044a4:	005b      	lsls	r3, r3, #1
 80044a6:	50d1      	str	r1, [r2, r3]
	  steps=0;
 80044a8:	4b3d      	ldr	r3, [pc, #244]	@ (80045a0 <main+0x330>)
 80044aa:	2200      	movs	r2, #0
 80044ac:	701a      	strb	r2, [r3, #0]
	  _ADXL343_WriteReg8(0x7E, 0xB1);
 80044ae:	21b1      	movs	r1, #177	@ 0xb1
 80044b0:	207e      	movs	r0, #126	@ 0x7e
 80044b2:	f000 fdad 	bl	8005010 <_ADXL343_WriteReg8>
	  }
	  //SendData();
	  //HAL_UART_Transmit(&huart2, "hello", 5, 100);
	  switch(currentMenu){
 80044b6:	4b4c      	ldr	r3, [pc, #304]	@ (80045e8 <main+0x378>)
 80044b8:	781b      	ldrb	r3, [r3, #0]
 80044ba:	2b04      	cmp	r3, #4
 80044bc:	d100      	bne.n	80044c0 <main+0x250>
 80044be:	e247      	b.n	8004950 <main+0x6e0>
 80044c0:	dd00      	ble.n	80044c4 <main+0x254>
 80044c2:	e26f      	b.n	80049a4 <main+0x734>
 80044c4:	2b02      	cmp	r3, #2
 80044c6:	d100      	bne.n	80044ca <main+0x25a>
 80044c8:	e210      	b.n	80048ec <main+0x67c>
 80044ca:	dd00      	ble.n	80044ce <main+0x25e>
 80044cc:	e26a      	b.n	80049a4 <main+0x734>
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d100      	bne.n	80044d4 <main+0x264>
 80044d2:	e099      	b.n	8004608 <main+0x398>
 80044d4:	2b01      	cmp	r3, #1
 80044d6:	d000      	beq.n	80044da <main+0x26a>
 80044d8:	e264      	b.n	80049a4 <main+0x734>
	  case Main:

		  if((totalFrames)%600==0) GetLatLon();
 80044da:	4b44      	ldr	r3, [pc, #272]	@ (80045ec <main+0x37c>)
 80044dc:	881b      	ldrh	r3, [r3, #0]
 80044de:	2296      	movs	r2, #150	@ 0x96
 80044e0:	0091      	lsls	r1, r2, #2
 80044e2:	0018      	movs	r0, r3
 80044e4:	f7fb feba 	bl	800025c <__aeabi_uidivmod>
 80044e8:	000b      	movs	r3, r1
 80044ea:	b29b      	uxth	r3, r3
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d101      	bne.n	80044f4 <main+0x284>
 80044f0:	f001 f86a 	bl	80055c8 <GetLatLon>
		  if((++updateScreen)>=5)
 80044f4:	4b3e      	ldr	r3, [pc, #248]	@ (80045f0 <main+0x380>)
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	1c5a      	adds	r2, r3, #1
 80044fa:	4b3d      	ldr	r3, [pc, #244]	@ (80045f0 <main+0x380>)
 80044fc:	601a      	str	r2, [r3, #0]
 80044fe:	4b3c      	ldr	r3, [pc, #240]	@ (80045f0 <main+0x380>)
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	2b04      	cmp	r3, #4
 8004504:	d91c      	bls.n	8004540 <main+0x2d0>
		  {
			  //Animate character
			  Animate(animSitting,1);
 8004506:	4b2b      	ldr	r3, [pc, #172]	@ (80045b4 <main+0x344>)
 8004508:	2101      	movs	r1, #1
 800450a:	0018      	movs	r0, r3
 800450c:	f000 fd1c 	bl	8004f48 <Animate>
			  updateScreen = 0;
 8004510:	4b37      	ldr	r3, [pc, #220]	@ (80045f0 <main+0x380>)
 8004512:	2200      	movs	r2, #0
 8004514:	601a      	str	r2, [r3, #0]
			  //Update steps
			  sprintf(buffer2, "Steps today: %d ", steps);
 8004516:	4b22      	ldr	r3, [pc, #136]	@ (80045a0 <main+0x330>)
 8004518:	781b      	ldrb	r3, [r3, #0]
 800451a:	001a      	movs	r2, r3
 800451c:	4935      	ldr	r1, [pc, #212]	@ (80045f4 <main+0x384>)
 800451e:	4b36      	ldr	r3, [pc, #216]	@ (80045f8 <main+0x388>)
 8004520:	0018      	movs	r0, r3
 8004522:	f008 fe63 	bl	800d1ec <siprintf>
			  drawString(0, 20, buffer2, WHITE, BLACK, 1, 1);
 8004526:	2301      	movs	r3, #1
 8004528:	425b      	negs	r3, r3
 800452a:	4a33      	ldr	r2, [pc, #204]	@ (80045f8 <main+0x388>)
 800452c:	2101      	movs	r1, #1
 800452e:	9102      	str	r1, [sp, #8]
 8004530:	2101      	movs	r1, #1
 8004532:	9101      	str	r1, [sp, #4]
 8004534:	2100      	movs	r1, #0
 8004536:	9100      	str	r1, [sp, #0]
 8004538:	2114      	movs	r1, #20
 800453a:	2000      	movs	r0, #0
 800453c:	f7ff f906 	bl	800374c <drawString>
		  }


		  //Change current Menu
		  if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_2) == GPIO_PIN_SET ) {
 8004540:	4b2e      	ldr	r3, [pc, #184]	@ (80045fc <main+0x38c>)
 8004542:	2104      	movs	r1, #4
 8004544:	0018      	movs	r0, r3
 8004546:	f003 fa05 	bl	8007954 <HAL_GPIO_ReadPin>
 800454a:	0003      	movs	r3, r0
 800454c:	2b01      	cmp	r3, #1
 800454e:	d10e      	bne.n	800456e <main+0x2fe>
			  HAL_TIM_PWM_Start(&htim17, TIM_CHANNEL_1);
 8004550:	4b2b      	ldr	r3, [pc, #172]	@ (8004600 <main+0x390>)
 8004552:	2100      	movs	r1, #0
 8004554:	0018      	movs	r0, r3
 8004556:	f005 ff0b 	bl	800a370 <HAL_TIM_PWM_Start>
			  currentMenu = Settings;
 800455a:	4b23      	ldr	r3, [pc, #140]	@ (80045e8 <main+0x378>)
 800455c:	2204      	movs	r2, #4
 800455e:	701a      	strb	r2, [r3, #0]
			  canChange = 0;
 8004560:	4b28      	ldr	r3, [pc, #160]	@ (8004604 <main+0x394>)
 8004562:	2200      	movs	r2, #0
 8004564:	701a      	strb	r2, [r3, #0]
			  fillScreen(BLACK);
 8004566:	2000      	movs	r0, #0
 8004568:	f7ff fa34 	bl	80039d4 <fillScreen>
		  }
		  else
			  canChange = 1;


		  break;
 800456c:	e21a      	b.n	80049a4 <main+0x734>
		  else if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_11) == GPIO_PIN_SET ) {
 800456e:	2380      	movs	r3, #128	@ 0x80
 8004570:	011a      	lsls	r2, r3, #4
 8004572:	23a0      	movs	r3, #160	@ 0xa0
 8004574:	05db      	lsls	r3, r3, #23
 8004576:	0011      	movs	r1, r2
 8004578:	0018      	movs	r0, r3
 800457a:	f003 f9eb 	bl	8007954 <HAL_GPIO_ReadPin>
 800457e:	0003      	movs	r3, r0
 8004580:	2b01      	cmp	r3, #1
 8004582:	d109      	bne.n	8004598 <main+0x328>
			  currentMenu = StatsDisplay;
 8004584:	4b18      	ldr	r3, [pc, #96]	@ (80045e8 <main+0x378>)
 8004586:	2200      	movs	r2, #0
 8004588:	701a      	strb	r2, [r3, #0]
			  canChange = 0;
 800458a:	4b1e      	ldr	r3, [pc, #120]	@ (8004604 <main+0x394>)
 800458c:	2200      	movs	r2, #0
 800458e:	701a      	strb	r2, [r3, #0]
			  fillScreen(BLACK);
 8004590:	2000      	movs	r0, #0
 8004592:	f7ff fa1f 	bl	80039d4 <fillScreen>
		  break;
 8004596:	e205      	b.n	80049a4 <main+0x734>
			  canChange = 1;
 8004598:	4b1a      	ldr	r3, [pc, #104]	@ (8004604 <main+0x394>)
 800459a:	2201      	movs	r2, #1
 800459c:	701a      	strb	r2, [r3, #0]
		  break;
 800459e:	e201      	b.n	80049a4 <main+0x734>
 80045a0:	20001be0 	.word	0x20001be0
 80045a4:	20001b48 	.word	0x20001b48
 80045a8:	20000008 	.word	0x20000008
 80045ac:	20001b50 	.word	0x20001b50
 80045b0:	200004d4 	.word	0x200004d4
 80045b4:	20001b58 	.word	0x20001b58
 80045b8:	20000bd8 	.word	0x20000bd8
 80045bc:	00004e20 	.word	0x00004e20
 80045c0:	20000d20 	.word	0x20000d20
 80045c4:	414587dd 	.word	0x414587dd
 80045c8:	c2b233c5 	.word	0xc2b233c5
 80045cc:	20001b6c 	.word	0x20001b6c
 80045d0:	38d1b717 	.word	0x38d1b717
 80045d4:	20000d7c 	.word	0x20000d7c
 80045d8:	40014800 	.word	0x40014800
 80045dc:	20000000 	.word	0x20000000
 80045e0:	20000002 	.word	0x20000002
 80045e4:	20000004 	.word	0x20000004
 80045e8:	200009c4 	.word	0x200009c4
 80045ec:	20000d78 	.word	0x20000d78
 80045f0:	20001b44 	.word	0x20001b44
 80045f4:	0800f988 	.word	0x0800f988
 80045f8:	20001b7c 	.word	0x20001b7c
 80045fc:	50000400 	.word	0x50000400
 8004600:	20001cc8 	.word	0x20001cc8
 8004604:	200009c5 	.word	0x200009c5
	  case StatsDisplay:

		  if((++updateScreen)>=5)
 8004608:	4bea      	ldr	r3, [pc, #936]	@ (80049b4 <main+0x744>)
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	1c5a      	adds	r2, r3, #1
 800460e:	4be9      	ldr	r3, [pc, #932]	@ (80049b4 <main+0x744>)
 8004610:	601a      	str	r2, [r3, #0]
 8004612:	4be8      	ldr	r3, [pc, #928]	@ (80049b4 <main+0x744>)
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	2b04      	cmp	r3, #4
 8004618:	d800      	bhi.n	800461c <main+0x3ac>
 800461a:	e151      	b.n	80048c0 <main+0x650>
		  {
			  //fillScreen(BLACK);

			  drawString(0, 150, "STEPS", WHITE, BLACK, 1, 1);
 800461c:	2301      	movs	r3, #1
 800461e:	425b      	negs	r3, r3
 8004620:	4ae5      	ldr	r2, [pc, #916]	@ (80049b8 <main+0x748>)
 8004622:	2101      	movs	r1, #1
 8004624:	9102      	str	r1, [sp, #8]
 8004626:	2101      	movs	r1, #1
 8004628:	9101      	str	r1, [sp, #4]
 800462a:	2100      	movs	r1, #0
 800462c:	9100      	str	r1, [sp, #0]
 800462e:	2196      	movs	r1, #150	@ 0x96
 8004630:	2000      	movs	r0, #0
 8004632:	f7ff f88b 	bl	800374c <drawString>
			  sprintf(buffer2, "Today: %d ", game.stepsToday);
 8004636:	4ae1      	ldr	r2, [pc, #900]	@ (80049bc <main+0x74c>)
 8004638:	2390      	movs	r3, #144	@ 0x90
 800463a:	005b      	lsls	r3, r3, #1
 800463c:	58d2      	ldr	r2, [r2, r3]
 800463e:	49e0      	ldr	r1, [pc, #896]	@ (80049c0 <main+0x750>)
 8004640:	4be0      	ldr	r3, [pc, #896]	@ (80049c4 <main+0x754>)
 8004642:	0018      	movs	r0, r3
 8004644:	f008 fdd2 	bl	800d1ec <siprintf>
			  drawString(0, 140, buffer2, WHITE, BLACK, 1, 1);
 8004648:	2301      	movs	r3, #1
 800464a:	425b      	negs	r3, r3
 800464c:	4add      	ldr	r2, [pc, #884]	@ (80049c4 <main+0x754>)
 800464e:	2101      	movs	r1, #1
 8004650:	9102      	str	r1, [sp, #8]
 8004652:	2101      	movs	r1, #1
 8004654:	9101      	str	r1, [sp, #4]
 8004656:	2100      	movs	r1, #0
 8004658:	9100      	str	r1, [sp, #0]
 800465a:	218c      	movs	r1, #140	@ 0x8c
 800465c:	2000      	movs	r0, #0
 800465e:	f7ff f875 	bl	800374c <drawString>
			  sprintf(buffer2, "This week: %d ", game.weeklySteps);
 8004662:	4ad6      	ldr	r2, [pc, #856]	@ (80049bc <main+0x74c>)
 8004664:	238e      	movs	r3, #142	@ 0x8e
 8004666:	005b      	lsls	r3, r3, #1
 8004668:	58d2      	ldr	r2, [r2, r3]
 800466a:	49d7      	ldr	r1, [pc, #860]	@ (80049c8 <main+0x758>)
 800466c:	4bd5      	ldr	r3, [pc, #852]	@ (80049c4 <main+0x754>)
 800466e:	0018      	movs	r0, r3
 8004670:	f008 fdbc 	bl	800d1ec <siprintf>
			  drawString(0, 130, buffer2, WHITE, BLACK, 1, 1);
 8004674:	2301      	movs	r3, #1
 8004676:	425b      	negs	r3, r3
 8004678:	4ad2      	ldr	r2, [pc, #840]	@ (80049c4 <main+0x754>)
 800467a:	2101      	movs	r1, #1
 800467c:	9102      	str	r1, [sp, #8]
 800467e:	2101      	movs	r1, #1
 8004680:	9101      	str	r1, [sp, #4]
 8004682:	2100      	movs	r1, #0
 8004684:	9100      	str	r1, [sp, #0]
 8004686:	2182      	movs	r1, #130	@ 0x82
 8004688:	2000      	movs	r0, #0
 800468a:	f7ff f85f 	bl	800374c <drawString>
			  sprintf(buffer2, "All time: %d ", game.allSteps);
 800468e:	4acb      	ldr	r2, [pc, #812]	@ (80049bc <main+0x74c>)
 8004690:	238c      	movs	r3, #140	@ 0x8c
 8004692:	005b      	lsls	r3, r3, #1
 8004694:	58d2      	ldr	r2, [r2, r3]
 8004696:	49cd      	ldr	r1, [pc, #820]	@ (80049cc <main+0x75c>)
 8004698:	4bca      	ldr	r3, [pc, #808]	@ (80049c4 <main+0x754>)
 800469a:	0018      	movs	r0, r3
 800469c:	f008 fda6 	bl	800d1ec <siprintf>
			  drawString(0, 120, buffer2, WHITE, BLACK, 1, 1);
 80046a0:	2301      	movs	r3, #1
 80046a2:	425b      	negs	r3, r3
 80046a4:	4ac7      	ldr	r2, [pc, #796]	@ (80049c4 <main+0x754>)
 80046a6:	2101      	movs	r1, #1
 80046a8:	9102      	str	r1, [sp, #8]
 80046aa:	2101      	movs	r1, #1
 80046ac:	9101      	str	r1, [sp, #4]
 80046ae:	2100      	movs	r1, #0
 80046b0:	9100      	str	r1, [sp, #0]
 80046b2:	2178      	movs	r1, #120	@ 0x78
 80046b4:	2000      	movs	r0, #0
 80046b6:	f7ff f849 	bl	800374c <drawString>
			  drawString(0, 110, "POSITIONS", WHITE, BLACK, 1,1);
 80046ba:	2301      	movs	r3, #1
 80046bc:	425b      	negs	r3, r3
 80046be:	4ac4      	ldr	r2, [pc, #784]	@ (80049d0 <main+0x760>)
 80046c0:	2101      	movs	r1, #1
 80046c2:	9102      	str	r1, [sp, #8]
 80046c4:	2101      	movs	r1, #1
 80046c6:	9101      	str	r1, [sp, #4]
 80046c8:	2100      	movs	r1, #0
 80046ca:	9100      	str	r1, [sp, #0]
 80046cc:	216e      	movs	r1, #110	@ 0x6e
 80046ce:	2000      	movs	r0, #0
 80046d0:	f7ff f83c 	bl	800374c <drawString>
			  sprintf(buffer2, "Count/Mult: %d", game.numLocations);
 80046d4:	4bb9      	ldr	r3, [pc, #740]	@ (80049bc <main+0x74c>)
 80046d6:	695a      	ldr	r2, [r3, #20]
 80046d8:	49be      	ldr	r1, [pc, #760]	@ (80049d4 <main+0x764>)
 80046da:	4bba      	ldr	r3, [pc, #744]	@ (80049c4 <main+0x754>)
 80046dc:	0018      	movs	r0, r3
 80046de:	f008 fd85 	bl	800d1ec <siprintf>
			  drawString(0, 100, buffer2, WHITE, BLACK, 1, 1);
 80046e2:	2301      	movs	r3, #1
 80046e4:	425b      	negs	r3, r3
 80046e6:	4ab7      	ldr	r2, [pc, #732]	@ (80049c4 <main+0x754>)
 80046e8:	2101      	movs	r1, #1
 80046ea:	9102      	str	r1, [sp, #8]
 80046ec:	2101      	movs	r1, #1
 80046ee:	9101      	str	r1, [sp, #4]
 80046f0:	2100      	movs	r1, #0
 80046f2:	9100      	str	r1, [sp, #0]
 80046f4:	2164      	movs	r1, #100	@ 0x64
 80046f6:	2000      	movs	r0, #0
 80046f8:	f7ff f828 	bl	800374c <drawString>
			  sprintf(buffer2, "Old Lat: %d.%d", (int)(game.positions[game.numLocations-1].lat), abs((int)(((game.positions[game.numLocations-1].lat)*10000))%10000));
 80046fc:	4baf      	ldr	r3, [pc, #700]	@ (80049bc <main+0x74c>)
 80046fe:	695b      	ldr	r3, [r3, #20]
 8004700:	1e5a      	subs	r2, r3, #1
 8004702:	4bae      	ldr	r3, [pc, #696]	@ (80049bc <main+0x74c>)
 8004704:	3203      	adds	r2, #3
 8004706:	00d2      	lsls	r2, r2, #3
 8004708:	58d3      	ldr	r3, [r2, r3]
 800470a:	1c18      	adds	r0, r3, #0
 800470c:	f7fc ff00 	bl	8001510 <__aeabi_f2iz>
 8004710:	0004      	movs	r4, r0
 8004712:	4baa      	ldr	r3, [pc, #680]	@ (80049bc <main+0x74c>)
 8004714:	695b      	ldr	r3, [r3, #20]
 8004716:	1e5a      	subs	r2, r3, #1
 8004718:	4ba8      	ldr	r3, [pc, #672]	@ (80049bc <main+0x74c>)
 800471a:	3203      	adds	r2, #3
 800471c:	00d2      	lsls	r2, r2, #3
 800471e:	58d3      	ldr	r3, [r2, r3]
 8004720:	49ad      	ldr	r1, [pc, #692]	@ (80049d8 <main+0x768>)
 8004722:	1c18      	adds	r0, r3, #0
 8004724:	f7fc fc12 	bl	8000f4c <__aeabi_fmul>
 8004728:	1c03      	adds	r3, r0, #0
 800472a:	1c18      	adds	r0, r3, #0
 800472c:	f7fc fef0 	bl	8001510 <__aeabi_f2iz>
 8004730:	0003      	movs	r3, r0
 8004732:	49aa      	ldr	r1, [pc, #680]	@ (80049dc <main+0x76c>)
 8004734:	0018      	movs	r0, r3
 8004736:	f7fb fe7b 	bl	8000430 <__aeabi_idivmod>
 800473a:	000b      	movs	r3, r1
 800473c:	17da      	asrs	r2, r3, #31
 800473e:	189b      	adds	r3, r3, r2
 8004740:	4053      	eors	r3, r2
 8004742:	49a7      	ldr	r1, [pc, #668]	@ (80049e0 <main+0x770>)
 8004744:	489f      	ldr	r0, [pc, #636]	@ (80049c4 <main+0x754>)
 8004746:	0022      	movs	r2, r4
 8004748:	f008 fd50 	bl	800d1ec <siprintf>
			  drawString(0, 90, buffer2, WHITE, BLACK, 1, 1);
 800474c:	2301      	movs	r3, #1
 800474e:	425b      	negs	r3, r3
 8004750:	4a9c      	ldr	r2, [pc, #624]	@ (80049c4 <main+0x754>)
 8004752:	2101      	movs	r1, #1
 8004754:	9102      	str	r1, [sp, #8]
 8004756:	2101      	movs	r1, #1
 8004758:	9101      	str	r1, [sp, #4]
 800475a:	2100      	movs	r1, #0
 800475c:	9100      	str	r1, [sp, #0]
 800475e:	215a      	movs	r1, #90	@ 0x5a
 8004760:	2000      	movs	r0, #0
 8004762:	f7fe fff3 	bl	800374c <drawString>
			  sprintf(buffer2, "Old Lon: %d.%d", (int)(game.positions[game.numLocations-1].lon), abs((int)(((game.positions[game.numLocations-1].lon)*10000))%10000));
 8004766:	4b95      	ldr	r3, [pc, #596]	@ (80049bc <main+0x74c>)
 8004768:	695b      	ldr	r3, [r3, #20]
 800476a:	3b01      	subs	r3, #1
 800476c:	4a93      	ldr	r2, [pc, #588]	@ (80049bc <main+0x74c>)
 800476e:	3303      	adds	r3, #3
 8004770:	00db      	lsls	r3, r3, #3
 8004772:	18d3      	adds	r3, r2, r3
 8004774:	3304      	adds	r3, #4
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	1c18      	adds	r0, r3, #0
 800477a:	f7fc fec9 	bl	8001510 <__aeabi_f2iz>
 800477e:	0004      	movs	r4, r0
 8004780:	4b8e      	ldr	r3, [pc, #568]	@ (80049bc <main+0x74c>)
 8004782:	695b      	ldr	r3, [r3, #20]
 8004784:	3b01      	subs	r3, #1
 8004786:	4a8d      	ldr	r2, [pc, #564]	@ (80049bc <main+0x74c>)
 8004788:	3303      	adds	r3, #3
 800478a:	00db      	lsls	r3, r3, #3
 800478c:	18d3      	adds	r3, r2, r3
 800478e:	3304      	adds	r3, #4
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	4991      	ldr	r1, [pc, #580]	@ (80049d8 <main+0x768>)
 8004794:	1c18      	adds	r0, r3, #0
 8004796:	f7fc fbd9 	bl	8000f4c <__aeabi_fmul>
 800479a:	1c03      	adds	r3, r0, #0
 800479c:	1c18      	adds	r0, r3, #0
 800479e:	f7fc feb7 	bl	8001510 <__aeabi_f2iz>
 80047a2:	0003      	movs	r3, r0
 80047a4:	498d      	ldr	r1, [pc, #564]	@ (80049dc <main+0x76c>)
 80047a6:	0018      	movs	r0, r3
 80047a8:	f7fb fe42 	bl	8000430 <__aeabi_idivmod>
 80047ac:	000b      	movs	r3, r1
 80047ae:	17da      	asrs	r2, r3, #31
 80047b0:	189b      	adds	r3, r3, r2
 80047b2:	4053      	eors	r3, r2
 80047b4:	498b      	ldr	r1, [pc, #556]	@ (80049e4 <main+0x774>)
 80047b6:	4883      	ldr	r0, [pc, #524]	@ (80049c4 <main+0x754>)
 80047b8:	0022      	movs	r2, r4
 80047ba:	f008 fd17 	bl	800d1ec <siprintf>
			  drawString(0, 80, buffer2, WHITE, BLACK, 1, 1);
 80047be:	2301      	movs	r3, #1
 80047c0:	425b      	negs	r3, r3
 80047c2:	4a80      	ldr	r2, [pc, #512]	@ (80049c4 <main+0x754>)
 80047c4:	2101      	movs	r1, #1
 80047c6:	9102      	str	r1, [sp, #8]
 80047c8:	2101      	movs	r1, #1
 80047ca:	9101      	str	r1, [sp, #4]
 80047cc:	2100      	movs	r1, #0
 80047ce:	9100      	str	r1, [sp, #0]
 80047d0:	2150      	movs	r1, #80	@ 0x50
 80047d2:	2000      	movs	r0, #0
 80047d4:	f7fe ffba 	bl	800374c <drawString>
			  if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_1)==GPIO_PIN_SET){
 80047d8:	4b83      	ldr	r3, [pc, #524]	@ (80049e8 <main+0x778>)
 80047da:	2102      	movs	r1, #2
 80047dc:	0018      	movs	r0, r3
 80047de:	f003 f8b9 	bl	8007954 <HAL_GPIO_ReadPin>
 80047e2:	0003      	movs	r3, r0
 80047e4:	2b01      	cmp	r3, #1
 80047e6:	d168      	bne.n	80048ba <main+0x64a>
			  sprintf(buffer2, "Lat: %d.%d", (int)(GetJustLatLon().lat), abs(((int)((GetJustLatLon().lat)*10000))%10000));
 80047e8:	1d3b      	adds	r3, r7, #4
 80047ea:	0018      	movs	r0, r3
 80047ec:	f001 f844 	bl	8005878 <GetJustLatLon>
 80047f0:	1d3b      	adds	r3, r7, #4
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	1c18      	adds	r0, r3, #0
 80047f6:	f7fc fe8b 	bl	8001510 <__aeabi_f2iz>
 80047fa:	0004      	movs	r4, r0
 80047fc:	250c      	movs	r5, #12
 80047fe:	197b      	adds	r3, r7, r5
 8004800:	0018      	movs	r0, r3
 8004802:	f001 f839 	bl	8005878 <GetJustLatLon>
 8004806:	197b      	adds	r3, r7, r5
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	4973      	ldr	r1, [pc, #460]	@ (80049d8 <main+0x768>)
 800480c:	1c18      	adds	r0, r3, #0
 800480e:	f7fc fb9d 	bl	8000f4c <__aeabi_fmul>
 8004812:	1c03      	adds	r3, r0, #0
 8004814:	1c18      	adds	r0, r3, #0
 8004816:	f7fc fe7b 	bl	8001510 <__aeabi_f2iz>
 800481a:	0003      	movs	r3, r0
 800481c:	496f      	ldr	r1, [pc, #444]	@ (80049dc <main+0x76c>)
 800481e:	0018      	movs	r0, r3
 8004820:	f7fb fe06 	bl	8000430 <__aeabi_idivmod>
 8004824:	000b      	movs	r3, r1
 8004826:	17da      	asrs	r2, r3, #31
 8004828:	189b      	adds	r3, r3, r2
 800482a:	4053      	eors	r3, r2
 800482c:	496f      	ldr	r1, [pc, #444]	@ (80049ec <main+0x77c>)
 800482e:	4865      	ldr	r0, [pc, #404]	@ (80049c4 <main+0x754>)
 8004830:	0022      	movs	r2, r4
 8004832:	f008 fcdb 	bl	800d1ec <siprintf>
			  drawString(0, 70, buffer2, WHITE, BLACK, 1, 1);
 8004836:	2301      	movs	r3, #1
 8004838:	425b      	negs	r3, r3
 800483a:	4a62      	ldr	r2, [pc, #392]	@ (80049c4 <main+0x754>)
 800483c:	2101      	movs	r1, #1
 800483e:	9102      	str	r1, [sp, #8]
 8004840:	2101      	movs	r1, #1
 8004842:	9101      	str	r1, [sp, #4]
 8004844:	2100      	movs	r1, #0
 8004846:	9100      	str	r1, [sp, #0]
 8004848:	2146      	movs	r1, #70	@ 0x46
 800484a:	2000      	movs	r0, #0
 800484c:	f7fe ff7e 	bl	800374c <drawString>
			  sprintf(buffer2, "Lon: %d.%d", (int)(GetJustLatLon().lon), abs((int)(((GetJustLatLon().lon)*10000))%10000));
 8004850:	2414      	movs	r4, #20
 8004852:	193b      	adds	r3, r7, r4
 8004854:	0018      	movs	r0, r3
 8004856:	f001 f80f 	bl	8005878 <GetJustLatLon>
 800485a:	193b      	adds	r3, r7, r4
 800485c:	685b      	ldr	r3, [r3, #4]
 800485e:	1c18      	adds	r0, r3, #0
 8004860:	f7fc fe56 	bl	8001510 <__aeabi_f2iz>
 8004864:	0004      	movs	r4, r0
 8004866:	251c      	movs	r5, #28
 8004868:	197b      	adds	r3, r7, r5
 800486a:	0018      	movs	r0, r3
 800486c:	f001 f804 	bl	8005878 <GetJustLatLon>
 8004870:	197b      	adds	r3, r7, r5
 8004872:	685b      	ldr	r3, [r3, #4]
 8004874:	4958      	ldr	r1, [pc, #352]	@ (80049d8 <main+0x768>)
 8004876:	1c18      	adds	r0, r3, #0
 8004878:	f7fc fb68 	bl	8000f4c <__aeabi_fmul>
 800487c:	1c03      	adds	r3, r0, #0
 800487e:	1c18      	adds	r0, r3, #0
 8004880:	f7fc fe46 	bl	8001510 <__aeabi_f2iz>
 8004884:	0003      	movs	r3, r0
 8004886:	4955      	ldr	r1, [pc, #340]	@ (80049dc <main+0x76c>)
 8004888:	0018      	movs	r0, r3
 800488a:	f7fb fdd1 	bl	8000430 <__aeabi_idivmod>
 800488e:	000b      	movs	r3, r1
 8004890:	17da      	asrs	r2, r3, #31
 8004892:	189b      	adds	r3, r3, r2
 8004894:	4053      	eors	r3, r2
 8004896:	4956      	ldr	r1, [pc, #344]	@ (80049f0 <main+0x780>)
 8004898:	484a      	ldr	r0, [pc, #296]	@ (80049c4 <main+0x754>)
 800489a:	0022      	movs	r2, r4
 800489c:	f008 fca6 	bl	800d1ec <siprintf>
			  drawString(0, 60, buffer2, WHITE, BLACK, 1, 1);
 80048a0:	2301      	movs	r3, #1
 80048a2:	425b      	negs	r3, r3
 80048a4:	4a47      	ldr	r2, [pc, #284]	@ (80049c4 <main+0x754>)
 80048a6:	2101      	movs	r1, #1
 80048a8:	9102      	str	r1, [sp, #8]
 80048aa:	2101      	movs	r1, #1
 80048ac:	9101      	str	r1, [sp, #4]
 80048ae:	2100      	movs	r1, #0
 80048b0:	9100      	str	r1, [sp, #0]
 80048b2:	213c      	movs	r1, #60	@ 0x3c
 80048b4:	2000      	movs	r0, #0
 80048b6:	f7fe ff49 	bl	800374c <drawString>
			  }

			  //drawString(0, 70, "PET", WHITE, BLACK, 1, 1);
			  updateScreen = 0;
 80048ba:	4b3e      	ldr	r3, [pc, #248]	@ (80049b4 <main+0x744>)
 80048bc:	2200      	movs	r2, #0
 80048be:	601a      	str	r2, [r3, #0]
		  }
	  	  if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_2) == GPIO_PIN_SET ){
 80048c0:	4b4c      	ldr	r3, [pc, #304]	@ (80049f4 <main+0x784>)
 80048c2:	2104      	movs	r1, #4
 80048c4:	0018      	movs	r0, r3
 80048c6:	f003 f845 	bl	8007954 <HAL_GPIO_ReadPin>
 80048ca:	0003      	movs	r3, r0
 80048cc:	2b01      	cmp	r3, #1
 80048ce:	d109      	bne.n	80048e4 <main+0x674>
	  		currentMenu = Main;
 80048d0:	4b49      	ldr	r3, [pc, #292]	@ (80049f8 <main+0x788>)
 80048d2:	2201      	movs	r2, #1
 80048d4:	701a      	strb	r2, [r3, #0]
	  		canChange = 0;
 80048d6:	4b49      	ldr	r3, [pc, #292]	@ (80049fc <main+0x78c>)
 80048d8:	2200      	movs	r2, #0
 80048da:	701a      	strb	r2, [r3, #0]
	  		fillScreen(BLACK);
 80048dc:	2000      	movs	r0, #0
 80048de:	f7ff f879 	bl	80039d4 <fillScreen>
	  	  }
	  	  else
	  	      canChange = 1;

	  	  break;
 80048e2:	e05f      	b.n	80049a4 <main+0x734>
	  	      canChange = 1;
 80048e4:	4b45      	ldr	r3, [pc, #276]	@ (80049fc <main+0x78c>)
 80048e6:	2201      	movs	r2, #1
 80048e8:	701a      	strb	r2, [r3, #0]
	  	  break;
 80048ea:	e05b      	b.n	80049a4 <main+0x734>
	  case MusicTest:
		  //fillScreen(BLUE);
		  if((totalFrames++)%1000000==0){
 80048ec:	4b44      	ldr	r3, [pc, #272]	@ (8004a00 <main+0x790>)
 80048ee:	881b      	ldrh	r3, [r3, #0]
 80048f0:	1c5a      	adds	r2, r3, #1
 80048f2:	b291      	uxth	r1, r2
 80048f4:	4a42      	ldr	r2, [pc, #264]	@ (8004a00 <main+0x790>)
 80048f6:	8011      	strh	r1, [r2, #0]
 80048f8:	4942      	ldr	r1, [pc, #264]	@ (8004a04 <main+0x794>)
 80048fa:	0018      	movs	r0, r3
 80048fc:	f7fb fd98 	bl	8000430 <__aeabi_idivmod>
 8004900:	1e0b      	subs	r3, r1, #0
 8004902:	d125      	bne.n	8004950 <main+0x6e0>
			  freq = scale[toneIndex++%13];
 8004904:	4b40      	ldr	r3, [pc, #256]	@ (8004a08 <main+0x798>)
 8004906:	881b      	ldrh	r3, [r3, #0]
 8004908:	b29b      	uxth	r3, r3
 800490a:	1c5a      	adds	r2, r3, #1
 800490c:	b291      	uxth	r1, r2
 800490e:	4a3e      	ldr	r2, [pc, #248]	@ (8004a08 <main+0x798>)
 8004910:	8011      	strh	r1, [r2, #0]
 8004912:	210d      	movs	r1, #13
 8004914:	0018      	movs	r0, r3
 8004916:	f7fb fca1 	bl	800025c <__aeabi_uidivmod>
 800491a:	000b      	movs	r3, r1
 800491c:	b29b      	uxth	r3, r3
 800491e:	001a      	movs	r2, r3
 8004920:	4b3a      	ldr	r3, [pc, #232]	@ (8004a0c <main+0x79c>)
 8004922:	0052      	lsls	r2, r2, #1
 8004924:	5ad3      	ldrh	r3, [r2, r3]
 8004926:	b29b      	uxth	r3, r3
 8004928:	0018      	movs	r0, r3
 800492a:	f7fe fd37 	bl	800339c <__aeabi_ui2d>
 800492e:	0002      	movs	r2, r0
 8004930:	000b      	movs	r3, r1
 8004932:	4937      	ldr	r1, [pc, #220]	@ (8004a10 <main+0x7a0>)
 8004934:	600a      	str	r2, [r1, #0]
 8004936:	604b      	str	r3, [r1, #4]
			  ChangeNote(freq);
 8004938:	4b35      	ldr	r3, [pc, #212]	@ (8004a10 <main+0x7a0>)
 800493a:	681a      	ldr	r2, [r3, #0]
 800493c:	685b      	ldr	r3, [r3, #4]
 800493e:	0010      	movs	r0, r2
 8004940:	0019      	movs	r1, r3
 8004942:	f7fb fe59 	bl	80005f8 <__aeabi_d2uiz>
 8004946:	0003      	movs	r3, r0
 8004948:	b29b      	uxth	r3, r3
 800494a:	0018      	movs	r0, r3
 800494c:	f001 f850 	bl	80059f0 <ChangeNote>
		  }

	  case Settings:
		  if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_1)==GPIO_PIN_SET)
 8004950:	4b25      	ldr	r3, [pc, #148]	@ (80049e8 <main+0x778>)
 8004952:	2102      	movs	r1, #2
 8004954:	0018      	movs	r0, r3
 8004956:	f002 fffd 	bl	8007954 <HAL_GPIO_ReadPin>
 800495a:	0003      	movs	r3, r0
 800495c:	2b01      	cmp	r3, #1
 800495e:	d103      	bne.n	8004968 <main+0x6f8>
		  {
			  SendData();
 8004960:	f000 fb7e 	bl	8005060 <SendData>
			  ReceiveData();
 8004964:	f000 fc44 	bl	80051f0 <ReceiveData>
		  }
		  if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_11) == GPIO_PIN_SET) {
 8004968:	2380      	movs	r3, #128	@ 0x80
 800496a:	011a      	lsls	r2, r3, #4
 800496c:	23a0      	movs	r3, #160	@ 0xa0
 800496e:	05db      	lsls	r3, r3, #23
 8004970:	0011      	movs	r1, r2
 8004972:	0018      	movs	r0, r3
 8004974:	f002 ffee 	bl	8007954 <HAL_GPIO_ReadPin>
 8004978:	0003      	movs	r3, r0
 800497a:	2b01      	cmp	r3, #1
 800497c:	d10e      	bne.n	800499c <main+0x72c>
			  currentMenu = Main;
 800497e:	4b1e      	ldr	r3, [pc, #120]	@ (80049f8 <main+0x788>)
 8004980:	2201      	movs	r2, #1
 8004982:	701a      	strb	r2, [r3, #0]
			  canChange = 0;
 8004984:	4b1d      	ldr	r3, [pc, #116]	@ (80049fc <main+0x78c>)
 8004986:	2200      	movs	r2, #0
 8004988:	701a      	strb	r2, [r3, #0]
			  HAL_TIM_PWM_Stop(&htim17, TIM_CHANNEL_1);
 800498a:	4b22      	ldr	r3, [pc, #136]	@ (8004a14 <main+0x7a4>)
 800498c:	2100      	movs	r1, #0
 800498e:	0018      	movs	r0, r3
 8004990:	f005 fdde 	bl	800a550 <HAL_TIM_PWM_Stop>
			  fillScreen(BLACK);
 8004994:	2000      	movs	r0, #0
 8004996:	f7ff f81d 	bl	80039d4 <fillScreen>
		  }
		  else
			  canChange = 1;

		  break;
 800499a:	e002      	b.n	80049a2 <main+0x732>
			  canChange = 1;
 800499c:	4b17      	ldr	r3, [pc, #92]	@ (80049fc <main+0x78c>)
 800499e:	2201      	movs	r2, #1
 80049a0:	701a      	strb	r2, [r3, #0]
		  break;
 80049a2:	46c0      	nop			@ (mov r8, r8)
		  	  drawString(70, 70, buffer, BLACK, GREEN, 1, 1);

		  break;*/

	  }
	  totalFrames++;
 80049a4:	4b16      	ldr	r3, [pc, #88]	@ (8004a00 <main+0x790>)
 80049a6:	881b      	ldrh	r3, [r3, #0]
 80049a8:	3301      	adds	r3, #1
 80049aa:	b29a      	uxth	r2, r3
 80049ac:	4b14      	ldr	r3, [pc, #80]	@ (8004a00 <main+0x790>)
 80049ae:	801a      	strh	r2, [r3, #0]
	  _ADXL343_ReadReg8(0x00, &steps, 1);
 80049b0:	e505      	b.n	80043be <main+0x14e>
 80049b2:	46c0      	nop			@ (mov r8, r8)
 80049b4:	20001b44 	.word	0x20001b44
 80049b8:	0800f99c 	.word	0x0800f99c
 80049bc:	20000bd8 	.word	0x20000bd8
 80049c0:	0800f9a4 	.word	0x0800f9a4
 80049c4:	20001b7c 	.word	0x20001b7c
 80049c8:	0800f9b0 	.word	0x0800f9b0
 80049cc:	0800f9c0 	.word	0x0800f9c0
 80049d0:	0800f9d0 	.word	0x0800f9d0
 80049d4:	0800f9dc 	.word	0x0800f9dc
 80049d8:	461c4000 	.word	0x461c4000
 80049dc:	00002710 	.word	0x00002710
 80049e0:	0800f9ec 	.word	0x0800f9ec
 80049e4:	0800f9fc 	.word	0x0800f9fc
 80049e8:	50000800 	.word	0x50000800
 80049ec:	0800fa0c 	.word	0x0800fa0c
 80049f0:	0800fa18 	.word	0x0800fa18
 80049f4:	50000400 	.word	0x50000400
 80049f8:	200009c4 	.word	0x200009c4
 80049fc:	200009c5 	.word	0x200009c5
 8004a00:	20000d78 	.word	0x20000d78
 8004a04:	000f4240 	.word	0x000f4240
 8004a08:	20001b78 	.word	0x20001b78
 8004a0c:	20000998 	.word	0x20000998
 8004a10:	20001b70 	.word	0x20001b70
 8004a14:	20001cc8 	.word	0x20001cc8

08004a18 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004a18:	b590      	push	{r4, r7, lr}
 8004a1a:	b095      	sub	sp, #84	@ 0x54
 8004a1c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004a1e:	2414      	movs	r4, #20
 8004a20:	193b      	adds	r3, r7, r4
 8004a22:	0018      	movs	r0, r3
 8004a24:	233c      	movs	r3, #60	@ 0x3c
 8004a26:	001a      	movs	r2, r3
 8004a28:	2100      	movs	r1, #0
 8004a2a:	f008 fc4b 	bl	800d2c4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004a2e:	1d3b      	adds	r3, r7, #4
 8004a30:	0018      	movs	r0, r3
 8004a32:	2310      	movs	r3, #16
 8004a34:	001a      	movs	r2, r3
 8004a36:	2100      	movs	r1, #0
 8004a38:	f008 fc44 	bl	800d2c4 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8004a3c:	2380      	movs	r3, #128	@ 0x80
 8004a3e:	009b      	lsls	r3, r3, #2
 8004a40:	0018      	movs	r0, r3
 8004a42:	f003 fe05 	bl	8008650 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8004a46:	193b      	adds	r3, r7, r4
 8004a48:	220a      	movs	r2, #10
 8004a4a:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8004a4c:	193b      	adds	r3, r7, r4
 8004a4e:	2280      	movs	r2, #128	@ 0x80
 8004a50:	0052      	lsls	r2, r2, #1
 8004a52:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8004a54:	0021      	movs	r1, r4
 8004a56:	187b      	adds	r3, r7, r1
 8004a58:	2200      	movs	r2, #0
 8004a5a:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8004a5c:	187b      	adds	r3, r7, r1
 8004a5e:	2240      	movs	r2, #64	@ 0x40
 8004a60:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8004a62:	187b      	adds	r3, r7, r1
 8004a64:	2201      	movs	r2, #1
 8004a66:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004a68:	187b      	adds	r3, r7, r1
 8004a6a:	2202      	movs	r2, #2
 8004a6c:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8004a6e:	187b      	adds	r3, r7, r1
 8004a70:	2202      	movs	r2, #2
 8004a72:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8004a74:	187b      	adds	r3, r7, r1
 8004a76:	2200      	movs	r2, #0
 8004a78:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLN = 8;
 8004a7a:	187b      	adds	r3, r7, r1
 8004a7c:	2208      	movs	r2, #8
 8004a7e:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8004a80:	187b      	adds	r3, r7, r1
 8004a82:	2280      	movs	r2, #128	@ 0x80
 8004a84:	0292      	lsls	r2, r2, #10
 8004a86:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8004a88:	187b      	adds	r3, r7, r1
 8004a8a:	2280      	movs	r2, #128	@ 0x80
 8004a8c:	0492      	lsls	r2, r2, #18
 8004a8e:	635a      	str	r2, [r3, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8004a90:	187b      	adds	r3, r7, r1
 8004a92:	2280      	movs	r2, #128	@ 0x80
 8004a94:	0592      	lsls	r2, r2, #22
 8004a96:	639a      	str	r2, [r3, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004a98:	187b      	adds	r3, r7, r1
 8004a9a:	0018      	movs	r0, r3
 8004a9c:	f003 fe24 	bl	80086e8 <HAL_RCC_OscConfig>
 8004aa0:	1e03      	subs	r3, r0, #0
 8004aa2:	d001      	beq.n	8004aa8 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8004aa4:	f000 ffc4 	bl	8005a30 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004aa8:	1d3b      	adds	r3, r7, #4
 8004aaa:	2207      	movs	r2, #7
 8004aac:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004aae:	1d3b      	adds	r3, r7, #4
 8004ab0:	2202      	movs	r2, #2
 8004ab2:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004ab4:	1d3b      	adds	r3, r7, #4
 8004ab6:	2200      	movs	r2, #0
 8004ab8:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8004aba:	1d3b      	adds	r3, r7, #4
 8004abc:	2200      	movs	r2, #0
 8004abe:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8004ac0:	1d3b      	adds	r3, r7, #4
 8004ac2:	2102      	movs	r1, #2
 8004ac4:	0018      	movs	r0, r3
 8004ac6:	f004 f96f 	bl	8008da8 <HAL_RCC_ClockConfig>
 8004aca:	1e03      	subs	r3, r0, #0
 8004acc:	d001      	beq.n	8004ad2 <SystemClock_Config+0xba>
  {
    Error_Handler();
 8004ace:	f000 ffaf 	bl	8005a30 <Error_Handler>
  }
}
 8004ad2:	46c0      	nop			@ (mov r8, r8)
 8004ad4:	46bd      	mov	sp, r7
 8004ad6:	b015      	add	sp, #84	@ 0x54
 8004ad8:	bd90      	pop	{r4, r7, pc}
	...

08004adc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8004adc:	b580      	push	{r7, lr}
 8004ade:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8004ae0:	4b1b      	ldr	r3, [pc, #108]	@ (8004b50 <MX_I2C1_Init+0x74>)
 8004ae2:	4a1c      	ldr	r2, [pc, #112]	@ (8004b54 <MX_I2C1_Init+0x78>)
 8004ae4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10B17DB5;
 8004ae6:	4b1a      	ldr	r3, [pc, #104]	@ (8004b50 <MX_I2C1_Init+0x74>)
 8004ae8:	4a1b      	ldr	r2, [pc, #108]	@ (8004b58 <MX_I2C1_Init+0x7c>)
 8004aea:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8004aec:	4b18      	ldr	r3, [pc, #96]	@ (8004b50 <MX_I2C1_Init+0x74>)
 8004aee:	2200      	movs	r2, #0
 8004af0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004af2:	4b17      	ldr	r3, [pc, #92]	@ (8004b50 <MX_I2C1_Init+0x74>)
 8004af4:	2201      	movs	r2, #1
 8004af6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004af8:	4b15      	ldr	r3, [pc, #84]	@ (8004b50 <MX_I2C1_Init+0x74>)
 8004afa:	2200      	movs	r2, #0
 8004afc:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8004afe:	4b14      	ldr	r3, [pc, #80]	@ (8004b50 <MX_I2C1_Init+0x74>)
 8004b00:	2200      	movs	r2, #0
 8004b02:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8004b04:	4b12      	ldr	r3, [pc, #72]	@ (8004b50 <MX_I2C1_Init+0x74>)
 8004b06:	2200      	movs	r2, #0
 8004b08:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004b0a:	4b11      	ldr	r3, [pc, #68]	@ (8004b50 <MX_I2C1_Init+0x74>)
 8004b0c:	2200      	movs	r2, #0
 8004b0e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8004b10:	4b0f      	ldr	r3, [pc, #60]	@ (8004b50 <MX_I2C1_Init+0x74>)
 8004b12:	2200      	movs	r2, #0
 8004b14:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8004b16:	4b0e      	ldr	r3, [pc, #56]	@ (8004b50 <MX_I2C1_Init+0x74>)
 8004b18:	0018      	movs	r0, r3
 8004b1a:	f002 ff55 	bl	80079c8 <HAL_I2C_Init>
 8004b1e:	1e03      	subs	r3, r0, #0
 8004b20:	d001      	beq.n	8004b26 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8004b22:	f000 ff85 	bl	8005a30 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8004b26:	4b0a      	ldr	r3, [pc, #40]	@ (8004b50 <MX_I2C1_Init+0x74>)
 8004b28:	2100      	movs	r1, #0
 8004b2a:	0018      	movs	r0, r3
 8004b2c:	f003 fcf8 	bl	8008520 <HAL_I2CEx_ConfigAnalogFilter>
 8004b30:	1e03      	subs	r3, r0, #0
 8004b32:	d001      	beq.n	8004b38 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8004b34:	f000 ff7c 	bl	8005a30 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8004b38:	4b05      	ldr	r3, [pc, #20]	@ (8004b50 <MX_I2C1_Init+0x74>)
 8004b3a:	2100      	movs	r1, #0
 8004b3c:	0018      	movs	r0, r3
 8004b3e:	f003 fd3b 	bl	80085b8 <HAL_I2CEx_ConfigDigitalFilter>
 8004b42:	1e03      	subs	r3, r0, #0
 8004b44:	d001      	beq.n	8004b4a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8004b46:	f000 ff73 	bl	8005a30 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8004b4a:	46c0      	nop			@ (mov r8, r8)
 8004b4c:	46bd      	mov	sp, r7
 8004b4e:	bd80      	pop	{r7, pc}
 8004b50:	20001be4 	.word	0x20001be4
 8004b54:	40005400 	.word	0x40005400
 8004b58:	10b17db5 	.word	0x10b17db5

08004b5c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8004b5c:	b580      	push	{r7, lr}
 8004b5e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8004b60:	4b1c      	ldr	r3, [pc, #112]	@ (8004bd4 <MX_SPI1_Init+0x78>)
 8004b62:	4a1d      	ldr	r2, [pc, #116]	@ (8004bd8 <MX_SPI1_Init+0x7c>)
 8004b64:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8004b66:	4b1b      	ldr	r3, [pc, #108]	@ (8004bd4 <MX_SPI1_Init+0x78>)
 8004b68:	2282      	movs	r2, #130	@ 0x82
 8004b6a:	0052      	lsls	r2, r2, #1
 8004b6c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 8004b6e:	4b19      	ldr	r3, [pc, #100]	@ (8004bd4 <MX_SPI1_Init+0x78>)
 8004b70:	2280      	movs	r2, #128	@ 0x80
 8004b72:	0212      	lsls	r2, r2, #8
 8004b74:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8004b76:	4b17      	ldr	r3, [pc, #92]	@ (8004bd4 <MX_SPI1_Init+0x78>)
 8004b78:	22e0      	movs	r2, #224	@ 0xe0
 8004b7a:	00d2      	lsls	r2, r2, #3
 8004b7c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004b7e:	4b15      	ldr	r3, [pc, #84]	@ (8004bd4 <MX_SPI1_Init+0x78>)
 8004b80:	2200      	movs	r2, #0
 8004b82:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004b84:	4b13      	ldr	r3, [pc, #76]	@ (8004bd4 <MX_SPI1_Init+0x78>)
 8004b86:	2200      	movs	r2, #0
 8004b88:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8004b8a:	4b12      	ldr	r3, [pc, #72]	@ (8004bd4 <MX_SPI1_Init+0x78>)
 8004b8c:	2280      	movs	r2, #128	@ 0x80
 8004b8e:	0092      	lsls	r2, r2, #2
 8004b90:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8004b92:	4b10      	ldr	r3, [pc, #64]	@ (8004bd4 <MX_SPI1_Init+0x78>)
 8004b94:	2220      	movs	r2, #32
 8004b96:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004b98:	4b0e      	ldr	r3, [pc, #56]	@ (8004bd4 <MX_SPI1_Init+0x78>)
 8004b9a:	2200      	movs	r2, #0
 8004b9c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8004b9e:	4b0d      	ldr	r3, [pc, #52]	@ (8004bd4 <MX_SPI1_Init+0x78>)
 8004ba0:	2200      	movs	r2, #0
 8004ba2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004ba4:	4b0b      	ldr	r3, [pc, #44]	@ (8004bd4 <MX_SPI1_Init+0x78>)
 8004ba6:	2200      	movs	r2, #0
 8004ba8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8004baa:	4b0a      	ldr	r3, [pc, #40]	@ (8004bd4 <MX_SPI1_Init+0x78>)
 8004bac:	2207      	movs	r2, #7
 8004bae:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8004bb0:	4b08      	ldr	r3, [pc, #32]	@ (8004bd4 <MX_SPI1_Init+0x78>)
 8004bb2:	2200      	movs	r2, #0
 8004bb4:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8004bb6:	4b07      	ldr	r3, [pc, #28]	@ (8004bd4 <MX_SPI1_Init+0x78>)
 8004bb8:	2208      	movs	r2, #8
 8004bba:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8004bbc:	4b05      	ldr	r3, [pc, #20]	@ (8004bd4 <MX_SPI1_Init+0x78>)
 8004bbe:	0018      	movs	r0, r3
 8004bc0:	f004 ff90 	bl	8009ae4 <HAL_SPI_Init>
 8004bc4:	1e03      	subs	r3, r0, #0
 8004bc6:	d001      	beq.n	8004bcc <MX_SPI1_Init+0x70>
  {
    Error_Handler();
 8004bc8:	f000 ff32 	bl	8005a30 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8004bcc:	46c0      	nop			@ (mov r8, r8)
 8004bce:	46bd      	mov	sp, r7
 8004bd0:	bd80      	pop	{r7, pc}
 8004bd2:	46c0      	nop			@ (mov r8, r8)
 8004bd4:	20001c64 	.word	0x20001c64
 8004bd8:	40013000 	.word	0x40013000

08004bdc <MX_TIM17_Init>:
  * @brief TIM17 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM17_Init(void)
{
 8004bdc:	b580      	push	{r7, lr}
 8004bde:	b094      	sub	sp, #80	@ 0x50
 8004be0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM17_Init 0 */

  /* USER CODE END TIM17_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8004be2:	2334      	movs	r3, #52	@ 0x34
 8004be4:	18fb      	adds	r3, r7, r3
 8004be6:	0018      	movs	r0, r3
 8004be8:	231c      	movs	r3, #28
 8004bea:	001a      	movs	r2, r3
 8004bec:	2100      	movs	r1, #0
 8004bee:	f008 fb69 	bl	800d2c4 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8004bf2:	003b      	movs	r3, r7
 8004bf4:	0018      	movs	r0, r3
 8004bf6:	2334      	movs	r3, #52	@ 0x34
 8004bf8:	001a      	movs	r2, r3
 8004bfa:	2100      	movs	r1, #0
 8004bfc:	f008 fb62 	bl	800d2c4 <memset>

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 8004c00:	4b37      	ldr	r3, [pc, #220]	@ (8004ce0 <MX_TIM17_Init+0x104>)
 8004c02:	4a38      	ldr	r2, [pc, #224]	@ (8004ce4 <MX_TIM17_Init+0x108>)
 8004c04:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 0;
 8004c06:	4b36      	ldr	r3, [pc, #216]	@ (8004ce0 <MX_TIM17_Init+0x104>)
 8004c08:	2200      	movs	r2, #0
 8004c0a:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004c0c:	4b34      	ldr	r3, [pc, #208]	@ (8004ce0 <MX_TIM17_Init+0x104>)
 8004c0e:	2200      	movs	r2, #0
 8004c10:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 65535;
 8004c12:	4b33      	ldr	r3, [pc, #204]	@ (8004ce0 <MX_TIM17_Init+0x104>)
 8004c14:	4a34      	ldr	r2, [pc, #208]	@ (8004ce8 <MX_TIM17_Init+0x10c>)
 8004c16:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004c18:	4b31      	ldr	r3, [pc, #196]	@ (8004ce0 <MX_TIM17_Init+0x104>)
 8004c1a:	2200      	movs	r2, #0
 8004c1c:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 8004c1e:	4b30      	ldr	r3, [pc, #192]	@ (8004ce0 <MX_TIM17_Init+0x104>)
 8004c20:	2200      	movs	r2, #0
 8004c22:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004c24:	4b2e      	ldr	r3, [pc, #184]	@ (8004ce0 <MX_TIM17_Init+0x104>)
 8004c26:	2200      	movs	r2, #0
 8004c28:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8004c2a:	4b2d      	ldr	r3, [pc, #180]	@ (8004ce0 <MX_TIM17_Init+0x104>)
 8004c2c:	0018      	movs	r0, r3
 8004c2e:	f005 fae7 	bl	800a200 <HAL_TIM_Base_Init>
 8004c32:	1e03      	subs	r3, r0, #0
 8004c34:	d001      	beq.n	8004c3a <MX_TIM17_Init+0x5e>
  {
    Error_Handler();
 8004c36:	f000 fefb 	bl	8005a30 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim17) != HAL_OK)
 8004c3a:	4b29      	ldr	r3, [pc, #164]	@ (8004ce0 <MX_TIM17_Init+0x104>)
 8004c3c:	0018      	movs	r0, r3
 8004c3e:	f005 fb37 	bl	800a2b0 <HAL_TIM_PWM_Init>
 8004c42:	1e03      	subs	r3, r0, #0
 8004c44:	d001      	beq.n	8004c4a <MX_TIM17_Init+0x6e>
  {
    Error_Handler();
 8004c46:	f000 fef3 	bl	8005a30 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004c4a:	2134      	movs	r1, #52	@ 0x34
 8004c4c:	187b      	adds	r3, r7, r1
 8004c4e:	2260      	movs	r2, #96	@ 0x60
 8004c50:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8004c52:	187b      	adds	r3, r7, r1
 8004c54:	2200      	movs	r2, #0
 8004c56:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004c58:	187b      	adds	r3, r7, r1
 8004c5a:	2200      	movs	r2, #0
 8004c5c:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8004c5e:	187b      	adds	r3, r7, r1
 8004c60:	2200      	movs	r2, #0
 8004c62:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004c64:	187b      	adds	r3, r7, r1
 8004c66:	2200      	movs	r2, #0
 8004c68:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8004c6a:	187b      	adds	r3, r7, r1
 8004c6c:	2200      	movs	r2, #0
 8004c6e:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8004c70:	187b      	adds	r3, r7, r1
 8004c72:	2200      	movs	r2, #0
 8004c74:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim17, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004c76:	1879      	adds	r1, r7, r1
 8004c78:	4b19      	ldr	r3, [pc, #100]	@ (8004ce0 <MX_TIM17_Init+0x104>)
 8004c7a:	2200      	movs	r2, #0
 8004c7c:	0018      	movs	r0, r3
 8004c7e:	f005 fcf3 	bl	800a668 <HAL_TIM_PWM_ConfigChannel>
 8004c82:	1e03      	subs	r3, r0, #0
 8004c84:	d001      	beq.n	8004c8a <MX_TIM17_Init+0xae>
  {
    Error_Handler();
 8004c86:	f000 fed3 	bl	8005a30 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8004c8a:	003b      	movs	r3, r7
 8004c8c:	2200      	movs	r2, #0
 8004c8e:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8004c90:	003b      	movs	r3, r7
 8004c92:	2200      	movs	r2, #0
 8004c94:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8004c96:	003b      	movs	r3, r7
 8004c98:	2200      	movs	r2, #0
 8004c9a:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8004c9c:	003b      	movs	r3, r7
 8004c9e:	2200      	movs	r2, #0
 8004ca0:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8004ca2:	003b      	movs	r3, r7
 8004ca4:	2200      	movs	r2, #0
 8004ca6:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8004ca8:	003b      	movs	r3, r7
 8004caa:	2280      	movs	r2, #128	@ 0x80
 8004cac:	0192      	lsls	r2, r2, #6
 8004cae:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8004cb0:	003b      	movs	r3, r7
 8004cb2:	2200      	movs	r2, #0
 8004cb4:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8004cb6:	003b      	movs	r3, r7
 8004cb8:	2200      	movs	r2, #0
 8004cba:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim17, &sBreakDeadTimeConfig) != HAL_OK)
 8004cbc:	003a      	movs	r2, r7
 8004cbe:	4b08      	ldr	r3, [pc, #32]	@ (8004ce0 <MX_TIM17_Init+0x104>)
 8004cc0:	0011      	movs	r1, r2
 8004cc2:	0018      	movs	r0, r3
 8004cc4:	f006 f950 	bl	800af68 <HAL_TIMEx_ConfigBreakDeadTime>
 8004cc8:	1e03      	subs	r3, r0, #0
 8004cca:	d001      	beq.n	8004cd0 <MX_TIM17_Init+0xf4>
  {
    Error_Handler();
 8004ccc:	f000 feb0 	bl	8005a30 <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */
  HAL_TIM_MspPostInit(&htim17);
 8004cd0:	4b03      	ldr	r3, [pc, #12]	@ (8004ce0 <MX_TIM17_Init+0x104>)
 8004cd2:	0018      	movs	r0, r3
 8004cd4:	f001 fc16 	bl	8006504 <HAL_TIM_MspPostInit>

}
 8004cd8:	46c0      	nop			@ (mov r8, r8)
 8004cda:	46bd      	mov	sp, r7
 8004cdc:	b014      	add	sp, #80	@ 0x50
 8004cde:	bd80      	pop	{r7, pc}
 8004ce0:	20001cc8 	.word	0x20001cc8
 8004ce4:	40014800 	.word	0x40014800
 8004ce8:	0000ffff 	.word	0x0000ffff

08004cec <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8004cec:	b580      	push	{r7, lr}
 8004cee:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8004cf0:	4b23      	ldr	r3, [pc, #140]	@ (8004d80 <MX_USART1_UART_Init+0x94>)
 8004cf2:	4a24      	ldr	r2, [pc, #144]	@ (8004d84 <MX_USART1_UART_Init+0x98>)
 8004cf4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8004cf6:	4b22      	ldr	r3, [pc, #136]	@ (8004d80 <MX_USART1_UART_Init+0x94>)
 8004cf8:	2296      	movs	r2, #150	@ 0x96
 8004cfa:	0192      	lsls	r2, r2, #6
 8004cfc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8004cfe:	4b20      	ldr	r3, [pc, #128]	@ (8004d80 <MX_USART1_UART_Init+0x94>)
 8004d00:	2200      	movs	r2, #0
 8004d02:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8004d04:	4b1e      	ldr	r3, [pc, #120]	@ (8004d80 <MX_USART1_UART_Init+0x94>)
 8004d06:	2200      	movs	r2, #0
 8004d08:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8004d0a:	4b1d      	ldr	r3, [pc, #116]	@ (8004d80 <MX_USART1_UART_Init+0x94>)
 8004d0c:	2200      	movs	r2, #0
 8004d0e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8004d10:	4b1b      	ldr	r3, [pc, #108]	@ (8004d80 <MX_USART1_UART_Init+0x94>)
 8004d12:	220c      	movs	r2, #12
 8004d14:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004d16:	4b1a      	ldr	r3, [pc, #104]	@ (8004d80 <MX_USART1_UART_Init+0x94>)
 8004d18:	2200      	movs	r2, #0
 8004d1a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8004d1c:	4b18      	ldr	r3, [pc, #96]	@ (8004d80 <MX_USART1_UART_Init+0x94>)
 8004d1e:	2200      	movs	r2, #0
 8004d20:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004d22:	4b17      	ldr	r3, [pc, #92]	@ (8004d80 <MX_USART1_UART_Init+0x94>)
 8004d24:	2200      	movs	r2, #0
 8004d26:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8004d28:	4b15      	ldr	r3, [pc, #84]	@ (8004d80 <MX_USART1_UART_Init+0x94>)
 8004d2a:	2200      	movs	r2, #0
 8004d2c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004d2e:	4b14      	ldr	r3, [pc, #80]	@ (8004d80 <MX_USART1_UART_Init+0x94>)
 8004d30:	2200      	movs	r2, #0
 8004d32:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8004d34:	4b12      	ldr	r3, [pc, #72]	@ (8004d80 <MX_USART1_UART_Init+0x94>)
 8004d36:	0018      	movs	r0, r3
 8004d38:	f006 f9b2 	bl	800b0a0 <HAL_UART_Init>
 8004d3c:	1e03      	subs	r3, r0, #0
 8004d3e:	d001      	beq.n	8004d44 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8004d40:	f000 fe76 	bl	8005a30 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004d44:	4b0e      	ldr	r3, [pc, #56]	@ (8004d80 <MX_USART1_UART_Init+0x94>)
 8004d46:	2100      	movs	r1, #0
 8004d48:	0018      	movs	r0, r3
 8004d4a:	f007 f94d 	bl	800bfe8 <HAL_UARTEx_SetTxFifoThreshold>
 8004d4e:	1e03      	subs	r3, r0, #0
 8004d50:	d001      	beq.n	8004d56 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8004d52:	f000 fe6d 	bl	8005a30 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004d56:	4b0a      	ldr	r3, [pc, #40]	@ (8004d80 <MX_USART1_UART_Init+0x94>)
 8004d58:	2100      	movs	r1, #0
 8004d5a:	0018      	movs	r0, r3
 8004d5c:	f007 f984 	bl	800c068 <HAL_UARTEx_SetRxFifoThreshold>
 8004d60:	1e03      	subs	r3, r0, #0
 8004d62:	d001      	beq.n	8004d68 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8004d64:	f000 fe64 	bl	8005a30 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8004d68:	4b05      	ldr	r3, [pc, #20]	@ (8004d80 <MX_USART1_UART_Init+0x94>)
 8004d6a:	0018      	movs	r0, r3
 8004d6c:	f007 f902 	bl	800bf74 <HAL_UARTEx_DisableFifoMode>
 8004d70:	1e03      	subs	r3, r0, #0
 8004d72:	d001      	beq.n	8004d78 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8004d74:	f000 fe5c 	bl	8005a30 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8004d78:	46c0      	nop			@ (mov r8, r8)
 8004d7a:	46bd      	mov	sp, r7
 8004d7c:	bd80      	pop	{r7, pc}
 8004d7e:	46c0      	nop			@ (mov r8, r8)
 8004d80:	20001d14 	.word	0x20001d14
 8004d84:	40013800 	.word	0x40013800

08004d88 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8004d88:	b580      	push	{r7, lr}
 8004d8a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8004d8c:	4b23      	ldr	r3, [pc, #140]	@ (8004e1c <MX_USART2_UART_Init+0x94>)
 8004d8e:	4a24      	ldr	r2, [pc, #144]	@ (8004e20 <MX_USART2_UART_Init+0x98>)
 8004d90:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8004d92:	4b22      	ldr	r3, [pc, #136]	@ (8004e1c <MX_USART2_UART_Init+0x94>)
 8004d94:	22e1      	movs	r2, #225	@ 0xe1
 8004d96:	0252      	lsls	r2, r2, #9
 8004d98:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8004d9a:	4b20      	ldr	r3, [pc, #128]	@ (8004e1c <MX_USART2_UART_Init+0x94>)
 8004d9c:	2200      	movs	r2, #0
 8004d9e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8004da0:	4b1e      	ldr	r3, [pc, #120]	@ (8004e1c <MX_USART2_UART_Init+0x94>)
 8004da2:	2200      	movs	r2, #0
 8004da4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8004da6:	4b1d      	ldr	r3, [pc, #116]	@ (8004e1c <MX_USART2_UART_Init+0x94>)
 8004da8:	2200      	movs	r2, #0
 8004daa:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8004dac:	4b1b      	ldr	r3, [pc, #108]	@ (8004e1c <MX_USART2_UART_Init+0x94>)
 8004dae:	220c      	movs	r2, #12
 8004db0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004db2:	4b1a      	ldr	r3, [pc, #104]	@ (8004e1c <MX_USART2_UART_Init+0x94>)
 8004db4:	2200      	movs	r2, #0
 8004db6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8004db8:	4b18      	ldr	r3, [pc, #96]	@ (8004e1c <MX_USART2_UART_Init+0x94>)
 8004dba:	2200      	movs	r2, #0
 8004dbc:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004dbe:	4b17      	ldr	r3, [pc, #92]	@ (8004e1c <MX_USART2_UART_Init+0x94>)
 8004dc0:	2200      	movs	r2, #0
 8004dc2:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8004dc4:	4b15      	ldr	r3, [pc, #84]	@ (8004e1c <MX_USART2_UART_Init+0x94>)
 8004dc6:	2200      	movs	r2, #0
 8004dc8:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004dca:	4b14      	ldr	r3, [pc, #80]	@ (8004e1c <MX_USART2_UART_Init+0x94>)
 8004dcc:	2200      	movs	r2, #0
 8004dce:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8004dd0:	4b12      	ldr	r3, [pc, #72]	@ (8004e1c <MX_USART2_UART_Init+0x94>)
 8004dd2:	0018      	movs	r0, r3
 8004dd4:	f006 f964 	bl	800b0a0 <HAL_UART_Init>
 8004dd8:	1e03      	subs	r3, r0, #0
 8004dda:	d001      	beq.n	8004de0 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8004ddc:	f000 fe28 	bl	8005a30 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004de0:	4b0e      	ldr	r3, [pc, #56]	@ (8004e1c <MX_USART2_UART_Init+0x94>)
 8004de2:	2100      	movs	r1, #0
 8004de4:	0018      	movs	r0, r3
 8004de6:	f007 f8ff 	bl	800bfe8 <HAL_UARTEx_SetTxFifoThreshold>
 8004dea:	1e03      	subs	r3, r0, #0
 8004dec:	d001      	beq.n	8004df2 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8004dee:	f000 fe1f 	bl	8005a30 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004df2:	4b0a      	ldr	r3, [pc, #40]	@ (8004e1c <MX_USART2_UART_Init+0x94>)
 8004df4:	2100      	movs	r1, #0
 8004df6:	0018      	movs	r0, r3
 8004df8:	f007 f936 	bl	800c068 <HAL_UARTEx_SetRxFifoThreshold>
 8004dfc:	1e03      	subs	r3, r0, #0
 8004dfe:	d001      	beq.n	8004e04 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8004e00:	f000 fe16 	bl	8005a30 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8004e04:	4b05      	ldr	r3, [pc, #20]	@ (8004e1c <MX_USART2_UART_Init+0x94>)
 8004e06:	0018      	movs	r0, r3
 8004e08:	f007 f8b4 	bl	800bf74 <HAL_UARTEx_DisableFifoMode>
 8004e0c:	1e03      	subs	r3, r0, #0
 8004e0e:	d001      	beq.n	8004e14 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8004e10:	f000 fe0e 	bl	8005a30 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8004e14:	46c0      	nop			@ (mov r8, r8)
 8004e16:	46bd      	mov	sp, r7
 8004e18:	bd80      	pop	{r7, pc}
 8004e1a:	46c0      	nop			@ (mov r8, r8)
 8004e1c:	20001da8 	.word	0x20001da8
 8004e20:	40004400 	.word	0x40004400

08004e24 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8004e24:	b590      	push	{r4, r7, lr}
 8004e26:	b08b      	sub	sp, #44	@ 0x2c
 8004e28:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004e2a:	2414      	movs	r4, #20
 8004e2c:	193b      	adds	r3, r7, r4
 8004e2e:	0018      	movs	r0, r3
 8004e30:	2314      	movs	r3, #20
 8004e32:	001a      	movs	r2, r3
 8004e34:	2100      	movs	r1, #0
 8004e36:	f008 fa45 	bl	800d2c4 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004e3a:	4b3f      	ldr	r3, [pc, #252]	@ (8004f38 <MX_GPIO_Init+0x114>)
 8004e3c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004e3e:	4b3e      	ldr	r3, [pc, #248]	@ (8004f38 <MX_GPIO_Init+0x114>)
 8004e40:	2104      	movs	r1, #4
 8004e42:	430a      	orrs	r2, r1
 8004e44:	635a      	str	r2, [r3, #52]	@ 0x34
 8004e46:	4b3c      	ldr	r3, [pc, #240]	@ (8004f38 <MX_GPIO_Init+0x114>)
 8004e48:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e4a:	2204      	movs	r2, #4
 8004e4c:	4013      	ands	r3, r2
 8004e4e:	613b      	str	r3, [r7, #16]
 8004e50:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004e52:	4b39      	ldr	r3, [pc, #228]	@ (8004f38 <MX_GPIO_Init+0x114>)
 8004e54:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004e56:	4b38      	ldr	r3, [pc, #224]	@ (8004f38 <MX_GPIO_Init+0x114>)
 8004e58:	2101      	movs	r1, #1
 8004e5a:	430a      	orrs	r2, r1
 8004e5c:	635a      	str	r2, [r3, #52]	@ 0x34
 8004e5e:	4b36      	ldr	r3, [pc, #216]	@ (8004f38 <MX_GPIO_Init+0x114>)
 8004e60:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e62:	2201      	movs	r2, #1
 8004e64:	4013      	ands	r3, r2
 8004e66:	60fb      	str	r3, [r7, #12]
 8004e68:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004e6a:	4b33      	ldr	r3, [pc, #204]	@ (8004f38 <MX_GPIO_Init+0x114>)
 8004e6c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004e6e:	4b32      	ldr	r3, [pc, #200]	@ (8004f38 <MX_GPIO_Init+0x114>)
 8004e70:	2102      	movs	r1, #2
 8004e72:	430a      	orrs	r2, r1
 8004e74:	635a      	str	r2, [r3, #52]	@ 0x34
 8004e76:	4b30      	ldr	r3, [pc, #192]	@ (8004f38 <MX_GPIO_Init+0x114>)
 8004e78:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e7a:	2202      	movs	r2, #2
 8004e7c:	4013      	ands	r3, r2
 8004e7e:	60bb      	str	r3, [r7, #8]
 8004e80:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8004e82:	4b2d      	ldr	r3, [pc, #180]	@ (8004f38 <MX_GPIO_Init+0x114>)
 8004e84:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004e86:	4b2c      	ldr	r3, [pc, #176]	@ (8004f38 <MX_GPIO_Init+0x114>)
 8004e88:	2108      	movs	r1, #8
 8004e8a:	430a      	orrs	r2, r1
 8004e8c:	635a      	str	r2, [r3, #52]	@ 0x34
 8004e8e:	4b2a      	ldr	r3, [pc, #168]	@ (8004f38 <MX_GPIO_Init+0x114>)
 8004e90:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e92:	2208      	movs	r2, #8
 8004e94:	4013      	ands	r3, r2
 8004e96:	607b      	str	r3, [r7, #4]
 8004e98:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_15, GPIO_PIN_RESET);
 8004e9a:	4928      	ldr	r1, [pc, #160]	@ (8004f3c <MX_GPIO_Init+0x118>)
 8004e9c:	23a0      	movs	r3, #160	@ 0xa0
 8004e9e:	05db      	lsls	r3, r3, #23
 8004ea0:	2200      	movs	r2, #0
 8004ea2:	0018      	movs	r0, r3
 8004ea4:	f002 fd73 	bl	800798e <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8004ea8:	193b      	adds	r3, r7, r4
 8004eaa:	2202      	movs	r2, #2
 8004eac:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004eae:	193b      	adds	r3, r7, r4
 8004eb0:	2200      	movs	r2, #0
 8004eb2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004eb4:	193b      	adds	r3, r7, r4
 8004eb6:	2200      	movs	r2, #0
 8004eb8:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004eba:	193b      	adds	r3, r7, r4
 8004ebc:	4a20      	ldr	r2, [pc, #128]	@ (8004f40 <MX_GPIO_Init+0x11c>)
 8004ebe:	0019      	movs	r1, r3
 8004ec0:	0010      	movs	r0, r2
 8004ec2:	f002 fbdb 	bl	800767c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PA5 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_15;
 8004ec6:	193b      	adds	r3, r7, r4
 8004ec8:	4a1c      	ldr	r2, [pc, #112]	@ (8004f3c <MX_GPIO_Init+0x118>)
 8004eca:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004ecc:	193b      	adds	r3, r7, r4
 8004ece:	2201      	movs	r2, #1
 8004ed0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ed2:	193b      	adds	r3, r7, r4
 8004ed4:	2200      	movs	r2, #0
 8004ed6:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004ed8:	193b      	adds	r3, r7, r4
 8004eda:	2200      	movs	r2, #0
 8004edc:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004ede:	193a      	adds	r2, r7, r4
 8004ee0:	23a0      	movs	r3, #160	@ 0xa0
 8004ee2:	05db      	lsls	r3, r3, #23
 8004ee4:	0011      	movs	r1, r2
 8004ee6:	0018      	movs	r0, r3
 8004ee8:	f002 fbc8 	bl	800767c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8004eec:	193b      	adds	r3, r7, r4
 8004eee:	2204      	movs	r2, #4
 8004ef0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004ef2:	193b      	adds	r3, r7, r4
 8004ef4:	2200      	movs	r2, #0
 8004ef6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ef8:	193b      	adds	r3, r7, r4
 8004efa:	2200      	movs	r2, #0
 8004efc:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004efe:	193b      	adds	r3, r7, r4
 8004f00:	4a10      	ldr	r2, [pc, #64]	@ (8004f44 <MX_GPIO_Init+0x120>)
 8004f02:	0019      	movs	r1, r3
 8004f04:	0010      	movs	r0, r2
 8004f06:	f002 fbb9 	bl	800767c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 8004f0a:	0021      	movs	r1, r4
 8004f0c:	187b      	adds	r3, r7, r1
 8004f0e:	2280      	movs	r2, #128	@ 0x80
 8004f10:	0112      	lsls	r2, r2, #4
 8004f12:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004f14:	187b      	adds	r3, r7, r1
 8004f16:	2200      	movs	r2, #0
 8004f18:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f1a:	187b      	adds	r3, r7, r1
 8004f1c:	2200      	movs	r2, #0
 8004f1e:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004f20:	187a      	adds	r2, r7, r1
 8004f22:	23a0      	movs	r3, #160	@ 0xa0
 8004f24:	05db      	lsls	r3, r3, #23
 8004f26:	0011      	movs	r1, r2
 8004f28:	0018      	movs	r0, r3
 8004f2a:	f002 fba7 	bl	800767c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 8004f2e:	46c0      	nop			@ (mov r8, r8)
 8004f30:	46bd      	mov	sp, r7
 8004f32:	b00b      	add	sp, #44	@ 0x2c
 8004f34:	bd90      	pop	{r4, r7, pc}
 8004f36:	46c0      	nop			@ (mov r8, r8)
 8004f38:	40021000 	.word	0x40021000
 8004f3c:	00008030 	.word	0x00008030
 8004f40:	50000800 	.word	0x50000800
 8004f44:	50000400 	.word	0x50000400

08004f48 <Animate>:

/* USER CODE BEGIN 4 */
//AURORA: Put custom functions here!
void Animate (struct Img* animation, unsigned int size)
{
 8004f48:	b580      	push	{r7, lr}
 8004f4a:	b086      	sub	sp, #24
 8004f4c:	af04      	add	r7, sp, #16
 8004f4e:	6078      	str	r0, [r7, #4]
 8004f50:	6039      	str	r1, [r7, #0]
	++currentFrame;
 8004f52:	4b14      	ldr	r3, [pc, #80]	@ (8004fa4 <Animate+0x5c>)
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	1c5a      	adds	r2, r3, #1
 8004f58:	4b12      	ldr	r3, [pc, #72]	@ (8004fa4 <Animate+0x5c>)
 8004f5a:	601a      	str	r2, [r3, #0]
	if(currentFrame > size)
 8004f5c:	4b11      	ldr	r3, [pc, #68]	@ (8004fa4 <Animate+0x5c>)
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	683a      	ldr	r2, [r7, #0]
 8004f62:	429a      	cmp	r2, r3
 8004f64:	d202      	bcs.n	8004f6c <Animate+0x24>
	{
		currentFrame = 0;
 8004f66:	4b0f      	ldr	r3, [pc, #60]	@ (8004fa4 <Animate+0x5c>)
 8004f68:	2200      	movs	r2, #0
 8004f6a:	601a      	str	r2, [r3, #0]
	}
	drawImage(animation[currentFrame].Body, palette, 40, 40, 64, 64, animation[currentFrame].Size);
 8004f6c:	4b0d      	ldr	r3, [pc, #52]	@ (8004fa4 <Animate+0x5c>)
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	00db      	lsls	r3, r3, #3
 8004f72:	687a      	ldr	r2, [r7, #4]
 8004f74:	18d3      	adds	r3, r2, r3
 8004f76:	6818      	ldr	r0, [r3, #0]
 8004f78:	4b0a      	ldr	r3, [pc, #40]	@ (8004fa4 <Animate+0x5c>)
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	00db      	lsls	r3, r3, #3
 8004f7e:	687a      	ldr	r2, [r7, #4]
 8004f80:	18d3      	adds	r3, r2, r3
 8004f82:	685b      	ldr	r3, [r3, #4]
 8004f84:	b29b      	uxth	r3, r3
 8004f86:	4908      	ldr	r1, [pc, #32]	@ (8004fa8 <Animate+0x60>)
 8004f88:	9302      	str	r3, [sp, #8]
 8004f8a:	2340      	movs	r3, #64	@ 0x40
 8004f8c:	9301      	str	r3, [sp, #4]
 8004f8e:	2340      	movs	r3, #64	@ 0x40
 8004f90:	9300      	str	r3, [sp, #0]
 8004f92:	2328      	movs	r3, #40	@ 0x28
 8004f94:	2228      	movs	r2, #40	@ 0x28
 8004f96:	f7fe fd91 	bl	8003abc <drawImage>
	return;
 8004f9a:	46c0      	nop			@ (mov r8, r8)
}
 8004f9c:	46bd      	mov	sp, r7
 8004f9e:	b002      	add	sp, #8
 8004fa0:	bd80      	pop	{r7, pc}
 8004fa2:	46c0      	nop			@ (mov r8, r8)
 8004fa4:	20001b68 	.word	0x20001b68
 8004fa8:	200009b4 	.word	0x200009b4

08004fac <_ADXL343_ReadReg8>:
int _ADXL343_ReadReg8 (unsigned char TargetRegister, unsigned char * TargetValue, uint8_t size)
{
 8004fac:	b580      	push	{r7, lr}
 8004fae:	b084      	sub	sp, #16
 8004fb0:	af02      	add	r7, sp, #8
 8004fb2:	6039      	str	r1, [r7, #0]
 8004fb4:	0011      	movs	r1, r2
 8004fb6:	1dfb      	adds	r3, r7, #7
 8004fb8:	1c02      	adds	r2, r0, #0
 8004fba:	701a      	strb	r2, [r3, #0]
 8004fbc:	1dbb      	adds	r3, r7, #6
 8004fbe:	1c0a      	adds	r2, r1, #0
 8004fc0:	701a      	strb	r2, [r3, #0]
  if (!HAL_I2C_Master_Transmit(&hi2c1, 0x14<<1, &TargetRegister, 1, 1000)==HAL_OK)
 8004fc2:	1dfa      	adds	r2, r7, #7
 8004fc4:	4811      	ldr	r0, [pc, #68]	@ (800500c <_ADXL343_ReadReg8+0x60>)
 8004fc6:	23fa      	movs	r3, #250	@ 0xfa
 8004fc8:	009b      	lsls	r3, r3, #2
 8004fca:	9300      	str	r3, [sp, #0]
 8004fcc:	2301      	movs	r3, #1
 8004fce:	2128      	movs	r1, #40	@ 0x28
 8004fd0:	f002 fda0 	bl	8007b14 <HAL_I2C_Master_Transmit>
 8004fd4:	1e03      	subs	r3, r0, #0
 8004fd6:	d002      	beq.n	8004fde <_ADXL343_ReadReg8+0x32>
      return -1;
 8004fd8:	2301      	movs	r3, #1
 8004fda:	425b      	negs	r3, r3
 8004fdc:	e011      	b.n	8005002 <_ADXL343_ReadReg8+0x56>

  if (!HAL_I2C_Master_Receive(&hi2c1, 0x14<<1, TargetValue, size, 1000)==HAL_OK)
 8004fde:	1dbb      	adds	r3, r7, #6
 8004fe0:	781b      	ldrb	r3, [r3, #0]
 8004fe2:	b299      	uxth	r1, r3
 8004fe4:	683a      	ldr	r2, [r7, #0]
 8004fe6:	4809      	ldr	r0, [pc, #36]	@ (800500c <_ADXL343_ReadReg8+0x60>)
 8004fe8:	23fa      	movs	r3, #250	@ 0xfa
 8004fea:	009b      	lsls	r3, r3, #2
 8004fec:	9300      	str	r3, [sp, #0]
 8004fee:	000b      	movs	r3, r1
 8004ff0:	2128      	movs	r1, #40	@ 0x28
 8004ff2:	f002 feb9 	bl	8007d68 <HAL_I2C_Master_Receive>
 8004ff6:	1e03      	subs	r3, r0, #0
 8004ff8:	d002      	beq.n	8005000 <_ADXL343_ReadReg8+0x54>
    return -2;
 8004ffa:	2302      	movs	r3, #2
 8004ffc:	425b      	negs	r3, r3
 8004ffe:	e000      	b.n	8005002 <_ADXL343_ReadReg8+0x56>

  return 0;
 8005000:	2300      	movs	r3, #0
}
 8005002:	0018      	movs	r0, r3
 8005004:	46bd      	mov	sp, r7
 8005006:	b002      	add	sp, #8
 8005008:	bd80      	pop	{r7, pc}
 800500a:	46c0      	nop			@ (mov r8, r8)
 800500c:	20001be4 	.word	0x20001be4

08005010 <_ADXL343_WriteReg8>:

int _ADXL343_WriteReg8 (unsigned char TargetRegister, unsigned char TargetValue)
{
 8005010:	b580      	push	{r7, lr}
 8005012:	b086      	sub	sp, #24
 8005014:	af02      	add	r7, sp, #8
 8005016:	0002      	movs	r2, r0
 8005018:	1dfb      	adds	r3, r7, #7
 800501a:	701a      	strb	r2, [r3, #0]
 800501c:	1dbb      	adds	r3, r7, #6
 800501e:	1c0a      	adds	r2, r1, #0
 8005020:	701a      	strb	r2, [r3, #0]
  unsigned char buff [2];
  buff[0] = TargetRegister;
 8005022:	210c      	movs	r1, #12
 8005024:	187b      	adds	r3, r7, r1
 8005026:	1dfa      	adds	r2, r7, #7
 8005028:	7812      	ldrb	r2, [r2, #0]
 800502a:	701a      	strb	r2, [r3, #0]
  buff[1] = TargetValue;
 800502c:	187b      	adds	r3, r7, r1
 800502e:	1dba      	adds	r2, r7, #6
 8005030:	7812      	ldrb	r2, [r2, #0]
 8005032:	705a      	strb	r2, [r3, #1]

  if (HAL_I2C_Master_Transmit(&hi2c1, 0x14<<1, buff, 2, 1000)==HAL_OK)
 8005034:	187a      	adds	r2, r7, r1
 8005036:	4809      	ldr	r0, [pc, #36]	@ (800505c <_ADXL343_WriteReg8+0x4c>)
 8005038:	23fa      	movs	r3, #250	@ 0xfa
 800503a:	009b      	lsls	r3, r3, #2
 800503c:	9300      	str	r3, [sp, #0]
 800503e:	2302      	movs	r3, #2
 8005040:	2128      	movs	r1, #40	@ 0x28
 8005042:	f002 fd67 	bl	8007b14 <HAL_I2C_Master_Transmit>
 8005046:	1e03      	subs	r3, r0, #0
 8005048:	d102      	bne.n	8005050 <_ADXL343_WriteReg8+0x40>
      return -1;
 800504a:	2301      	movs	r3, #1
 800504c:	425b      	negs	r3, r3
 800504e:	e000      	b.n	8005052 <_ADXL343_WriteReg8+0x42>

  return 0;
 8005050:	2300      	movs	r3, #0
}
 8005052:	0018      	movs	r0, r3
 8005054:	46bd      	mov	sp, r7
 8005056:	b004      	add	sp, #16
 8005058:	bd80      	pop	{r7, pc}
 800505a:	46c0      	nop			@ (mov r8, r8)
 800505c:	20001be4 	.word	0x20001be4

08005060 <SendData>:
void SendData()
{
 8005060:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005062:	46c6      	mov	lr, r8
 8005064:	b500      	push	{lr}
 8005066:	b088      	sub	sp, #32
 8005068:	af06      	add	r7, sp, #24
	unsigned int posIndex;
	unsigned int clrIndex;
	sprintf(sendBuffer, "(lifeSteps:%d),(weeklySteps:%d),(dailySteps:%d),(uid:%s),(friendship:%d),(password:password),(difficulty:%d),(evolution:%d) \n\r", game.allSteps,game.weeklySteps,game.stepsToday, game.uid, game.mood, game.challengeGoal, game.evo);
 800506a:	4a59      	ldr	r2, [pc, #356]	@ (80051d0 <SendData+0x170>)
 800506c:	238c      	movs	r3, #140	@ 0x8c
 800506e:	005b      	lsls	r3, r3, #1
 8005070:	58d4      	ldr	r4, [r2, r3]
 8005072:	4a57      	ldr	r2, [pc, #348]	@ (80051d0 <SendData+0x170>)
 8005074:	238e      	movs	r3, #142	@ 0x8e
 8005076:	005b      	lsls	r3, r3, #1
 8005078:	58d5      	ldr	r5, [r2, r3]
 800507a:	4a55      	ldr	r2, [pc, #340]	@ (80051d0 <SendData+0x170>)
 800507c:	2390      	movs	r3, #144	@ 0x90
 800507e:	005b      	lsls	r3, r3, #1
 8005080:	58d3      	ldr	r3, [r2, r3]
 8005082:	4698      	mov	r8, r3
 8005084:	4a52      	ldr	r2, [pc, #328]	@ (80051d0 <SendData+0x170>)
 8005086:	7c52      	ldrb	r2, [r2, #17]
 8005088:	0016      	movs	r6, r2
 800508a:	4951      	ldr	r1, [pc, #324]	@ (80051d0 <SendData+0x170>)
 800508c:	2292      	movs	r2, #146	@ 0x92
 800508e:	0052      	lsls	r2, r2, #1
 8005090:	588a      	ldr	r2, [r1, r2]
 8005092:	494f      	ldr	r1, [pc, #316]	@ (80051d0 <SendData+0x170>)
 8005094:	7c09      	ldrb	r1, [r1, #16]
 8005096:	468c      	mov	ip, r1
 8005098:	494e      	ldr	r1, [pc, #312]	@ (80051d4 <SendData+0x174>)
 800509a:	484f      	ldr	r0, [pc, #316]	@ (80051d8 <SendData+0x178>)
 800509c:	4663      	mov	r3, ip
 800509e:	9304      	str	r3, [sp, #16]
 80050a0:	9203      	str	r2, [sp, #12]
 80050a2:	9602      	str	r6, [sp, #8]
 80050a4:	4a4d      	ldr	r2, [pc, #308]	@ (80051dc <SendData+0x17c>)
 80050a6:	9201      	str	r2, [sp, #4]
 80050a8:	4643      	mov	r3, r8
 80050aa:	9300      	str	r3, [sp, #0]
 80050ac:	002b      	movs	r3, r5
 80050ae:	0022      	movs	r2, r4
 80050b0:	f008 f89c 	bl	800d1ec <siprintf>
	HAL_UART_Transmit(&huart2, sendBuffer, strlen(sendBuffer), 200);
 80050b4:	4b48      	ldr	r3, [pc, #288]	@ (80051d8 <SendData+0x178>)
 80050b6:	0018      	movs	r0, r3
 80050b8:	f7fb f82e 	bl	8000118 <strlen>
 80050bc:	0003      	movs	r3, r0
 80050be:	b29a      	uxth	r2, r3
 80050c0:	4945      	ldr	r1, [pc, #276]	@ (80051d8 <SendData+0x178>)
 80050c2:	4847      	ldr	r0, [pc, #284]	@ (80051e0 <SendData+0x180>)
 80050c4:	23c8      	movs	r3, #200	@ 0xc8
 80050c6:	f006 f841 	bl	800b14c <HAL_UART_Transmit>
	for(posIndex=0; posIndex<game.numLocations; posIndex++)
 80050ca:	2300      	movs	r3, #0
 80050cc:	607b      	str	r3, [r7, #4]
 80050ce:	e072      	b.n	80051b6 <SendData+0x156>
	{       HAL_Delay(5);
 80050d0:	2005      	movs	r0, #5
 80050d2:	f002 f9e5 	bl	80074a0 <HAL_Delay>
		for(clrIndex=0;clrIndex<400;clrIndex++) sendBuffer[clrIndex]=0;
 80050d6:	2300      	movs	r3, #0
 80050d8:	603b      	str	r3, [r7, #0]
 80050da:	e007      	b.n	80050ec <SendData+0x8c>
 80050dc:	4a3e      	ldr	r2, [pc, #248]	@ (80051d8 <SendData+0x178>)
 80050de:	683b      	ldr	r3, [r7, #0]
 80050e0:	18d3      	adds	r3, r2, r3
 80050e2:	2200      	movs	r2, #0
 80050e4:	701a      	strb	r2, [r3, #0]
 80050e6:	683b      	ldr	r3, [r7, #0]
 80050e8:	3301      	adds	r3, #1
 80050ea:	603b      	str	r3, [r7, #0]
 80050ec:	683a      	ldr	r2, [r7, #0]
 80050ee:	23c8      	movs	r3, #200	@ 0xc8
 80050f0:	005b      	lsls	r3, r3, #1
 80050f2:	429a      	cmp	r2, r3
 80050f4:	d3f2      	bcc.n	80050dc <SendData+0x7c>
		sprintf(sendBuffer, "(lat:%d.%d),(lon:%d.%d),", ((int)game.positions[posIndex].lat), abs((int)((fmod((double)game.positions[posIndex].lat, (double)1))*10000)),((int)game.positions[posIndex].lon), abs((int)((fmod((double)game.positions[posIndex].lon, (double)1))*10000)));
 80050f6:	4b36      	ldr	r3, [pc, #216]	@ (80051d0 <SendData+0x170>)
 80050f8:	687a      	ldr	r2, [r7, #4]
 80050fa:	3203      	adds	r2, #3
 80050fc:	00d2      	lsls	r2, r2, #3
 80050fe:	58d3      	ldr	r3, [r2, r3]
 8005100:	1c18      	adds	r0, r3, #0
 8005102:	f7fc fa05 	bl	8001510 <__aeabi_f2iz>
 8005106:	0006      	movs	r6, r0
 8005108:	4b31      	ldr	r3, [pc, #196]	@ (80051d0 <SendData+0x170>)
 800510a:	687a      	ldr	r2, [r7, #4]
 800510c:	3203      	adds	r2, #3
 800510e:	00d2      	lsls	r2, r2, #3
 8005110:	58d3      	ldr	r3, [r2, r3]
 8005112:	1c18      	adds	r0, r3, #0
 8005114:	f7fe f966 	bl	80033e4 <__aeabi_f2d>
 8005118:	2200      	movs	r2, #0
 800511a:	4b32      	ldr	r3, [pc, #200]	@ (80051e4 <SendData+0x184>)
 800511c:	f00a f9d8 	bl	800f4d0 <fmod>
 8005120:	2200      	movs	r2, #0
 8005122:	4b31      	ldr	r3, [pc, #196]	@ (80051e8 <SendData+0x188>)
 8005124:	f7fd fa4a 	bl	80025bc <__aeabi_dmul>
 8005128:	0002      	movs	r2, r0
 800512a:	000b      	movs	r3, r1
 800512c:	0010      	movs	r0, r2
 800512e:	0019      	movs	r1, r3
 8005130:	f7fe f8ca 	bl	80032c8 <__aeabi_d2iz>
 8005134:	0003      	movs	r3, r0
 8005136:	17da      	asrs	r2, r3, #31
 8005138:	189c      	adds	r4, r3, r2
 800513a:	4054      	eors	r4, r2
 800513c:	4a24      	ldr	r2, [pc, #144]	@ (80051d0 <SendData+0x170>)
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	3303      	adds	r3, #3
 8005142:	00db      	lsls	r3, r3, #3
 8005144:	18d3      	adds	r3, r2, r3
 8005146:	3304      	adds	r3, #4
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	1c18      	adds	r0, r3, #0
 800514c:	f7fc f9e0 	bl	8001510 <__aeabi_f2iz>
 8005150:	0005      	movs	r5, r0
 8005152:	4a1f      	ldr	r2, [pc, #124]	@ (80051d0 <SendData+0x170>)
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	3303      	adds	r3, #3
 8005158:	00db      	lsls	r3, r3, #3
 800515a:	18d3      	adds	r3, r2, r3
 800515c:	3304      	adds	r3, #4
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	1c18      	adds	r0, r3, #0
 8005162:	f7fe f93f 	bl	80033e4 <__aeabi_f2d>
 8005166:	2200      	movs	r2, #0
 8005168:	4b1e      	ldr	r3, [pc, #120]	@ (80051e4 <SendData+0x184>)
 800516a:	f00a f9b1 	bl	800f4d0 <fmod>
 800516e:	2200      	movs	r2, #0
 8005170:	4b1d      	ldr	r3, [pc, #116]	@ (80051e8 <SendData+0x188>)
 8005172:	f7fd fa23 	bl	80025bc <__aeabi_dmul>
 8005176:	0002      	movs	r2, r0
 8005178:	000b      	movs	r3, r1
 800517a:	0010      	movs	r0, r2
 800517c:	0019      	movs	r1, r3
 800517e:	f7fe f8a3 	bl	80032c8 <__aeabi_d2iz>
 8005182:	0003      	movs	r3, r0
 8005184:	17da      	asrs	r2, r3, #31
 8005186:	189b      	adds	r3, r3, r2
 8005188:	4053      	eors	r3, r2
 800518a:	4918      	ldr	r1, [pc, #96]	@ (80051ec <SendData+0x18c>)
 800518c:	4812      	ldr	r0, [pc, #72]	@ (80051d8 <SendData+0x178>)
 800518e:	9301      	str	r3, [sp, #4]
 8005190:	9500      	str	r5, [sp, #0]
 8005192:	0023      	movs	r3, r4
 8005194:	0032      	movs	r2, r6
 8005196:	f008 f829 	bl	800d1ec <siprintf>
		HAL_UART_Transmit(&huart2, sendBuffer, strlen(sendBuffer), 200);
 800519a:	4b0f      	ldr	r3, [pc, #60]	@ (80051d8 <SendData+0x178>)
 800519c:	0018      	movs	r0, r3
 800519e:	f7fa ffbb 	bl	8000118 <strlen>
 80051a2:	0003      	movs	r3, r0
 80051a4:	b29a      	uxth	r2, r3
 80051a6:	490c      	ldr	r1, [pc, #48]	@ (80051d8 <SendData+0x178>)
 80051a8:	480d      	ldr	r0, [pc, #52]	@ (80051e0 <SendData+0x180>)
 80051aa:	23c8      	movs	r3, #200	@ 0xc8
 80051ac:	f005 ffce 	bl	800b14c <HAL_UART_Transmit>
	for(posIndex=0; posIndex<game.numLocations; posIndex++)
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	3301      	adds	r3, #1
 80051b4:	607b      	str	r3, [r7, #4]
 80051b6:	4b06      	ldr	r3, [pc, #24]	@ (80051d0 <SendData+0x170>)
 80051b8:	695b      	ldr	r3, [r3, #20]
 80051ba:	687a      	ldr	r2, [r7, #4]
 80051bc:	429a      	cmp	r2, r3
 80051be:	d387      	bcc.n	80050d0 <SendData+0x70>

	}
}
 80051c0:	46c0      	nop			@ (mov r8, r8)
 80051c2:	46c0      	nop			@ (mov r8, r8)
 80051c4:	46bd      	mov	sp, r7
 80051c6:	b002      	add	sp, #8
 80051c8:	bc80      	pop	{r7}
 80051ca:	46b8      	mov	r8, r7
 80051cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80051ce:	46c0      	nop			@ (mov r8, r8)
 80051d0:	20000bd8 	.word	0x20000bd8
 80051d4:	0800fa24 	.word	0x0800fa24
 80051d8:	20000dfc 	.word	0x20000dfc
 80051dc:	20000d00 	.word	0x20000d00
 80051e0:	20001da8 	.word	0x20001da8
 80051e4:	3ff00000 	.word	0x3ff00000
 80051e8:	40c38800 	.word	0x40c38800
 80051ec:	0800faa4 	.word	0x0800faa4

080051f0 <ReceiveData>:
void ReceiveData()
{
 80051f0:	b5b0      	push	{r4, r5, r7, lr}
 80051f2:	4cda      	ldr	r4, [pc, #872]	@ (800555c <ReceiveData+0x36c>)
 80051f4:	44a5      	add	sp, r4
 80051f6:	af00      	add	r7, sp, #0
int rI=0;
 80051f8:	2300      	movs	r3, #0
 80051fa:	4ad9      	ldr	r2, [pc, #868]	@ (8005560 <ReceiveData+0x370>)
 80051fc:	18ba      	adds	r2, r7, r2
 80051fe:	6013      	str	r3, [r2, #0]
while(HAL_UART_Receive(&huart2, &(syncBuffer[rI]), 1, 1000)==HAL_OK)
 8005200:	e197      	b.n	8005532 <ReceiveData+0x342>
{
	if(syncBuffer[rI]&&syncBuffer[rI]=='\r')
 8005202:	4ad8      	ldr	r2, [pc, #864]	@ (8005564 <ReceiveData+0x374>)
 8005204:	49d6      	ldr	r1, [pc, #856]	@ (8005560 <ReceiveData+0x370>)
 8005206:	187b      	adds	r3, r7, r1
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	18d3      	adds	r3, r2, r3
 800520c:	781b      	ldrb	r3, [r3, #0]
 800520e:	2b00      	cmp	r3, #0
 8005210:	d100      	bne.n	8005214 <ReceiveData+0x24>
 8005212:	e188      	b.n	8005526 <ReceiveData+0x336>
 8005214:	4ad3      	ldr	r2, [pc, #844]	@ (8005564 <ReceiveData+0x374>)
 8005216:	187b      	adds	r3, r7, r1
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	18d3      	adds	r3, r2, r3
 800521c:	781b      	ldrb	r3, [r3, #0]
 800521e:	2b0d      	cmp	r3, #13
 8005220:	d000      	beq.n	8005224 <ReceiveData+0x34>
 8005222:	e180      	b.n	8005526 <ReceiveData+0x336>
	{
	 enum { MAX_FIELDS = 255 };
	 json_t pool[ MAX_FIELDS ];
	 json_t const* parent = json_create(syncBuffer, pool, MAX_FIELDS);
 8005224:	0039      	movs	r1, r7
 8005226:	4bcf      	ldr	r3, [pc, #828]	@ (8005564 <ReceiveData+0x374>)
 8005228:	22ff      	movs	r2, #255	@ 0xff
 800522a:	0018      	movs	r0, r3
 800522c:	f001 fbd8 	bl	80069e0 <json_create>
 8005230:	0003      	movs	r3, r0
 8005232:	49cd      	ldr	r1, [pc, #820]	@ (8005568 <ReceiveData+0x378>)
 8005234:	187a      	adds	r2, r7, r1
 8005236:	6013      	str	r3, [r2, #0]
	 if(parent)
 8005238:	187b      	adds	r3, r7, r1
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	2b00      	cmp	r3, #0
 800523e:	d100      	bne.n	8005242 <ReceiveData+0x52>
 8005240:	e152      	b.n	80054e8 <ReceiveData+0x2f8>
	 {
		 int locI=0;
 8005242:	2300      	movs	r3, #0
 8005244:	4ac9      	ldr	r2, [pc, #804]	@ (800556c <ReceiveData+0x37c>)
 8005246:	18ba      	adds	r2, r7, r2
 8005248:	6013      	str	r3, [r2, #0]
		 struct latLon tempLoc;
		 char const* uidRxStr = json_getPropertyValue(parent, "uid");
 800524a:	4ac9      	ldr	r2, [pc, #804]	@ (8005570 <ReceiveData+0x380>)
 800524c:	187b      	adds	r3, r7, r1
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	0011      	movs	r1, r2
 8005252:	0018      	movs	r0, r3
 8005254:	f001 fb60 	bl	8006918 <json_getPropertyValue>
 8005258:	0003      	movs	r3, r0
 800525a:	4ac6      	ldr	r2, [pc, #792]	@ (8005574 <ReceiveData+0x384>)
 800525c:	18ba      	adds	r2, r7, r2
 800525e:	6013      	str	r3, [r2, #0]
		 //HAL_UART_Transmit(&huart2, json_getPropertyValue(parent, "uid"), strlen(json_getPropertyValue(parent, "uid")), 1000);
		 for(int strI =0; strI<strlen(uidRxStr); strI++) game.uid[strI]=uidRxStr[strI];
 8005260:	2300      	movs	r3, #0
 8005262:	4ac5      	ldr	r2, [pc, #788]	@ (8005578 <ReceiveData+0x388>)
 8005264:	18ba      	adds	r2, r7, r2
 8005266:	6013      	str	r3, [r2, #0]
 8005268:	e015      	b.n	8005296 <ReceiveData+0xa6>
 800526a:	4cc3      	ldr	r4, [pc, #780]	@ (8005578 <ReceiveData+0x388>)
 800526c:	193b      	adds	r3, r7, r4
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	4ac0      	ldr	r2, [pc, #768]	@ (8005574 <ReceiveData+0x384>)
 8005272:	18ba      	adds	r2, r7, r2
 8005274:	6812      	ldr	r2, [r2, #0]
 8005276:	18d3      	adds	r3, r2, r3
 8005278:	7818      	ldrb	r0, [r3, #0]
 800527a:	49c0      	ldr	r1, [pc, #768]	@ (800557c <ReceiveData+0x38c>)
 800527c:	2394      	movs	r3, #148	@ 0x94
 800527e:	005b      	lsls	r3, r3, #1
 8005280:	193a      	adds	r2, r7, r4
 8005282:	6812      	ldr	r2, [r2, #0]
 8005284:	188a      	adds	r2, r1, r2
 8005286:	18d3      	adds	r3, r2, r3
 8005288:	1c02      	adds	r2, r0, #0
 800528a:	701a      	strb	r2, [r3, #0]
 800528c:	193b      	adds	r3, r7, r4
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	3301      	adds	r3, #1
 8005292:	193a      	adds	r2, r7, r4
 8005294:	6013      	str	r3, [r2, #0]
 8005296:	4bb7      	ldr	r3, [pc, #732]	@ (8005574 <ReceiveData+0x384>)
 8005298:	18fb      	adds	r3, r7, r3
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	0018      	movs	r0, r3
 800529e:	f7fa ff3b 	bl	8000118 <strlen>
 80052a2:	0002      	movs	r2, r0
 80052a4:	4bb4      	ldr	r3, [pc, #720]	@ (8005578 <ReceiveData+0x388>)
 80052a6:	18fb      	adds	r3, r7, r3
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	429a      	cmp	r2, r3
 80052ac:	d8dd      	bhi.n	800526a <ReceiveData+0x7a>
		 game.allSteps = (unsigned int)json_getInteger(json_getProperty(parent, "lifeSteps"));
 80052ae:	4ab4      	ldr	r2, [pc, #720]	@ (8005580 <ReceiveData+0x390>)
 80052b0:	4cad      	ldr	r4, [pc, #692]	@ (8005568 <ReceiveData+0x378>)
 80052b2:	193b      	adds	r3, r7, r4
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	0011      	movs	r1, r2
 80052b8:	0018      	movs	r0, r3
 80052ba:	f001 fb0a 	bl	80068d2 <json_getProperty>
 80052be:	0003      	movs	r3, r0
 80052c0:	0018      	movs	r0, r3
 80052c2:	f7fe ffb1 	bl	8004228 <json_getInteger>
 80052c6:	0002      	movs	r2, r0
 80052c8:	000b      	movs	r3, r1
 80052ca:	0011      	movs	r1, r2
 80052cc:	4aab      	ldr	r2, [pc, #684]	@ (800557c <ReceiveData+0x38c>)
 80052ce:	238c      	movs	r3, #140	@ 0x8c
 80052d0:	005b      	lsls	r3, r3, #1
 80052d2:	50d1      	str	r1, [r2, r3]
		 game.challengeGoal = (unsigned int)json_getInteger(json_getProperty(parent, "difficulty"));
 80052d4:	4aab      	ldr	r2, [pc, #684]	@ (8005584 <ReceiveData+0x394>)
 80052d6:	193b      	adds	r3, r7, r4
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	0011      	movs	r1, r2
 80052dc:	0018      	movs	r0, r3
 80052de:	f001 faf8 	bl	80068d2 <json_getProperty>
 80052e2:	0003      	movs	r3, r0
 80052e4:	0018      	movs	r0, r3
 80052e6:	f7fe ff9f 	bl	8004228 <json_getInteger>
 80052ea:	0002      	movs	r2, r0
 80052ec:	000b      	movs	r3, r1
 80052ee:	0011      	movs	r1, r2
 80052f0:	4aa2      	ldr	r2, [pc, #648]	@ (800557c <ReceiveData+0x38c>)
 80052f2:	2392      	movs	r3, #146	@ 0x92
 80052f4:	005b      	lsls	r3, r3, #1
 80052f6:	50d1      	str	r1, [r2, r3]
		 game.evo = (unsigned int)json_getInteger(json_getProperty(parent, "evolution"));
 80052f8:	4aa3      	ldr	r2, [pc, #652]	@ (8005588 <ReceiveData+0x398>)
 80052fa:	193b      	adds	r3, r7, r4
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	0011      	movs	r1, r2
 8005300:	0018      	movs	r0, r3
 8005302:	f001 fae6 	bl	80068d2 <json_getProperty>
 8005306:	0003      	movs	r3, r0
 8005308:	0018      	movs	r0, r3
 800530a:	f7fe ff8d 	bl	8004228 <json_getInteger>
 800530e:	0002      	movs	r2, r0
 8005310:	000b      	movs	r3, r1
 8005312:	b2d2      	uxtb	r2, r2
 8005314:	4b99      	ldr	r3, [pc, #612]	@ (800557c <ReceiveData+0x38c>)
 8005316:	741a      	strb	r2, [r3, #16]
		 game.mood = (unsigned int)json_getInteger(json_getProperty(parent, "friendship"));
 8005318:	4a9c      	ldr	r2, [pc, #624]	@ (800558c <ReceiveData+0x39c>)
 800531a:	193b      	adds	r3, r7, r4
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	0011      	movs	r1, r2
 8005320:	0018      	movs	r0, r3
 8005322:	f001 fad6 	bl	80068d2 <json_getProperty>
 8005326:	0003      	movs	r3, r0
 8005328:	0018      	movs	r0, r3
 800532a:	f7fe ff7d 	bl	8004228 <json_getInteger>
 800532e:	0002      	movs	r2, r0
 8005330:	000b      	movs	r3, r1
 8005332:	b2d2      	uxtb	r2, r2
 8005334:	4b91      	ldr	r3, [pc, #580]	@ (800557c <ReceiveData+0x38c>)
 8005336:	745a      	strb	r2, [r3, #17]
		 game.stepsToday = (unsigned int)json_getInteger(json_getProperty(parent, "dailySteps"));
 8005338:	4a95      	ldr	r2, [pc, #596]	@ (8005590 <ReceiveData+0x3a0>)
 800533a:	193b      	adds	r3, r7, r4
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	0011      	movs	r1, r2
 8005340:	0018      	movs	r0, r3
 8005342:	f001 fac6 	bl	80068d2 <json_getProperty>
 8005346:	0003      	movs	r3, r0
 8005348:	0018      	movs	r0, r3
 800534a:	f7fe ff6d 	bl	8004228 <json_getInteger>
 800534e:	0002      	movs	r2, r0
 8005350:	000b      	movs	r3, r1
 8005352:	0011      	movs	r1, r2
 8005354:	4a89      	ldr	r2, [pc, #548]	@ (800557c <ReceiveData+0x38c>)
 8005356:	2390      	movs	r3, #144	@ 0x90
 8005358:	005b      	lsls	r3, r3, #1
 800535a:	50d1      	str	r1, [r2, r3]
		 game.weeklySteps = (unsigned int) json_getInteger(json_getProperty(parent, "weeklySteps"));
 800535c:	4a8d      	ldr	r2, [pc, #564]	@ (8005594 <ReceiveData+0x3a4>)
 800535e:	193b      	adds	r3, r7, r4
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	0011      	movs	r1, r2
 8005364:	0018      	movs	r0, r3
 8005366:	f001 fab4 	bl	80068d2 <json_getProperty>
 800536a:	0003      	movs	r3, r0
 800536c:	0018      	movs	r0, r3
 800536e:	f7fe ff5b 	bl	8004228 <json_getInteger>
 8005372:	0002      	movs	r2, r0
 8005374:	000b      	movs	r3, r1
 8005376:	0011      	movs	r1, r2
 8005378:	4a80      	ldr	r2, [pc, #512]	@ (800557c <ReceiveData+0x38c>)
 800537a:	238e      	movs	r3, #142	@ 0x8e
 800537c:	005b      	lsls	r3, r3, #1
 800537e:	50d1      	str	r1, [r2, r3]
		 json_t const* location;
		 json_t const* locations = json_getProperty(parent, "locations");
 8005380:	4a85      	ldr	r2, [pc, #532]	@ (8005598 <ReceiveData+0x3a8>)
 8005382:	193b      	adds	r3, r7, r4
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	0011      	movs	r1, r2
 8005388:	0018      	movs	r0, r3
 800538a:	f001 faa2 	bl	80068d2 <json_getProperty>
 800538e:	0003      	movs	r3, r0
 8005390:	4a82      	ldr	r2, [pc, #520]	@ (800559c <ReceiveData+0x3ac>)
 8005392:	18b9      	adds	r1, r7, r2
 8005394:	600b      	str	r3, [r1, #0]
		 for(location = json_getChild(locations); location; location=json_getSibling(location))
 8005396:	18bb      	adds	r3, r7, r2
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	0018      	movs	r0, r3
 800539c:	f7fe ff3a 	bl	8004214 <json_getChild>
 80053a0:	0003      	movs	r3, r0
 80053a2:	22a0      	movs	r2, #160	@ 0xa0
 80053a4:	0152      	lsls	r2, r2, #5
 80053a6:	18ba      	adds	r2, r7, r2
 80053a8:	6013      	str	r3, [r2, #0]
 80053aa:	e07a      	b.n	80054a2 <ReceiveData+0x2b2>
		{
			 tempLoc.lat = (float)json_getReal(json_getProperty(location, "lat"));
 80053ac:	4a7c      	ldr	r2, [pc, #496]	@ (80055a0 <ReceiveData+0x3b0>)
 80053ae:	25a0      	movs	r5, #160	@ 0xa0
 80053b0:	016d      	lsls	r5, r5, #5
 80053b2:	197b      	adds	r3, r7, r5
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	0011      	movs	r1, r2
 80053b8:	0018      	movs	r0, r3
 80053ba:	f001 fa8a 	bl	80068d2 <json_getProperty>
 80053be:	0003      	movs	r3, r0
 80053c0:	0018      	movs	r0, r3
 80053c2:	f7fe ff43 	bl	800424c <json_getReal>
 80053c6:	0002      	movs	r2, r0
 80053c8:	000b      	movs	r3, r1
 80053ca:	0010      	movs	r0, r2
 80053cc:	0019      	movs	r1, r3
 80053ce:	f7fe f851 	bl	8003474 <__aeabi_d2f>
 80053d2:	1c02      	adds	r2, r0, #0
 80053d4:	4c73      	ldr	r4, [pc, #460]	@ (80055a4 <ReceiveData+0x3b4>)
 80053d6:	193b      	adds	r3, r7, r4
 80053d8:	601a      	str	r2, [r3, #0]
			 tempLoc.lon = (float)json_getReal(json_getProperty(location, "lng"));
 80053da:	4a73      	ldr	r2, [pc, #460]	@ (80055a8 <ReceiveData+0x3b8>)
 80053dc:	197b      	adds	r3, r7, r5
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	0011      	movs	r1, r2
 80053e2:	0018      	movs	r0, r3
 80053e4:	f001 fa75 	bl	80068d2 <json_getProperty>
 80053e8:	0003      	movs	r3, r0
 80053ea:	0018      	movs	r0, r3
 80053ec:	f7fe ff2e 	bl	800424c <json_getReal>
 80053f0:	0002      	movs	r2, r0
 80053f2:	000b      	movs	r3, r1
 80053f4:	0010      	movs	r0, r2
 80053f6:	0019      	movs	r1, r3
 80053f8:	f7fe f83c 	bl	8003474 <__aeabi_d2f>
 80053fc:	1c02      	adds	r2, r0, #0
 80053fe:	193b      	adds	r3, r7, r4
 8005400:	605a      	str	r2, [r3, #4]
			 if(fabs(tempLoc.lat)<.00001)
 8005402:	193b      	adds	r3, r7, r4
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	005b      	lsls	r3, r3, #1
 8005408:	085b      	lsrs	r3, r3, #1
 800540a:	1c18      	adds	r0, r3, #0
 800540c:	f7fd ffea 	bl	80033e4 <__aeabi_f2d>
 8005410:	4a66      	ldr	r2, [pc, #408]	@ (80055ac <ReceiveData+0x3bc>)
 8005412:	4b67      	ldr	r3, [pc, #412]	@ (80055b0 <ReceiveData+0x3c0>)
 8005414:	f7fb f828 	bl	8000468 <__aeabi_dcmplt>
 8005418:	1e03      	subs	r3, r0, #0
 800541a:	d027      	beq.n	800546c <ReceiveData+0x27c>
			 {

				 tempLoc.lat = (float)json_getReal(json_getProperty(location, "Lat"));
 800541c:	4a65      	ldr	r2, [pc, #404]	@ (80055b4 <ReceiveData+0x3c4>)
 800541e:	197b      	adds	r3, r7, r5
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	0011      	movs	r1, r2
 8005424:	0018      	movs	r0, r3
 8005426:	f001 fa54 	bl	80068d2 <json_getProperty>
 800542a:	0003      	movs	r3, r0
 800542c:	0018      	movs	r0, r3
 800542e:	f7fe ff0d 	bl	800424c <json_getReal>
 8005432:	0002      	movs	r2, r0
 8005434:	000b      	movs	r3, r1
 8005436:	0010      	movs	r0, r2
 8005438:	0019      	movs	r1, r3
 800543a:	f7fe f81b 	bl	8003474 <__aeabi_d2f>
 800543e:	1c02      	adds	r2, r0, #0
 8005440:	193b      	adds	r3, r7, r4
 8005442:	601a      	str	r2, [r3, #0]
				 			 tempLoc.lon = (float)json_getReal(json_getProperty(location, "Lng"));
 8005444:	4a5c      	ldr	r2, [pc, #368]	@ (80055b8 <ReceiveData+0x3c8>)
 8005446:	197b      	adds	r3, r7, r5
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	0011      	movs	r1, r2
 800544c:	0018      	movs	r0, r3
 800544e:	f001 fa40 	bl	80068d2 <json_getProperty>
 8005452:	0003      	movs	r3, r0
 8005454:	0018      	movs	r0, r3
 8005456:	f7fe fef9 	bl	800424c <json_getReal>
 800545a:	0002      	movs	r2, r0
 800545c:	000b      	movs	r3, r1
 800545e:	0010      	movs	r0, r2
 8005460:	0019      	movs	r1, r3
 8005462:	f7fe f807 	bl	8003474 <__aeabi_d2f>
 8005466:	1c02      	adds	r2, r0, #0
 8005468:	193b      	adds	r3, r7, r4
 800546a:	605a      	str	r2, [r3, #4]
			 }
			 game.positions[locI] = tempLoc;
 800546c:	4a43      	ldr	r2, [pc, #268]	@ (800557c <ReceiveData+0x38c>)
 800546e:	4c3f      	ldr	r4, [pc, #252]	@ (800556c <ReceiveData+0x37c>)
 8005470:	193b      	adds	r3, r7, r4
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	3303      	adds	r3, #3
 8005476:	00db      	lsls	r3, r3, #3
 8005478:	494a      	ldr	r1, [pc, #296]	@ (80055a4 <ReceiveData+0x3b4>)
 800547a:	1879      	adds	r1, r7, r1
 800547c:	18d3      	adds	r3, r2, r3
 800547e:	000a      	movs	r2, r1
 8005480:	ca03      	ldmia	r2!, {r0, r1}
 8005482:	c303      	stmia	r3!, {r0, r1}
			 locI++;
 8005484:	193b      	adds	r3, r7, r4
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	3301      	adds	r3, #1
 800548a:	193a      	adds	r2, r7, r4
 800548c:	6013      	str	r3, [r2, #0]
		 for(location = json_getChild(locations); location; location=json_getSibling(location))
 800548e:	24a0      	movs	r4, #160	@ 0xa0
 8005490:	0164      	lsls	r4, r4, #5
 8005492:	193b      	adds	r3, r7, r4
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	0018      	movs	r0, r3
 8005498:	f7fe feb2 	bl	8004200 <json_getSibling>
 800549c:	0003      	movs	r3, r0
 800549e:	193a      	adds	r2, r7, r4
 80054a0:	6013      	str	r3, [r2, #0]
 80054a2:	23a0      	movs	r3, #160	@ 0xa0
 80054a4:	015b      	lsls	r3, r3, #5
 80054a6:	18fb      	adds	r3, r7, r3
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d000      	beq.n	80054b0 <ReceiveData+0x2c0>
 80054ae:	e77d      	b.n	80053ac <ReceiveData+0x1bc>
		}
		game.numLocations = locI;
 80054b0:	4b2e      	ldr	r3, [pc, #184]	@ (800556c <ReceiveData+0x37c>)
 80054b2:	18fb      	adds	r3, r7, r3
 80054b4:	681a      	ldr	r2, [r3, #0]
 80054b6:	4b31      	ldr	r3, [pc, #196]	@ (800557c <ReceiveData+0x38c>)
 80054b8:	615a      	str	r2, [r3, #20]
		for(locI=locI; locI<32; locI++)
 80054ba:	e010      	b.n	80054de <ReceiveData+0x2ee>
		{
			memset(&game.positions[locI], 0, sizeof(game.positions[locI]));
 80054bc:	4c2b      	ldr	r4, [pc, #172]	@ (800556c <ReceiveData+0x37c>)
 80054be:	193b      	adds	r3, r7, r4
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	3303      	adds	r3, #3
 80054c4:	00da      	lsls	r2, r3, #3
 80054c6:	4b2d      	ldr	r3, [pc, #180]	@ (800557c <ReceiveData+0x38c>)
 80054c8:	18d3      	adds	r3, r2, r3
 80054ca:	2208      	movs	r2, #8
 80054cc:	2100      	movs	r1, #0
 80054ce:	0018      	movs	r0, r3
 80054d0:	f007 fef8 	bl	800d2c4 <memset>
		for(locI=locI; locI<32; locI++)
 80054d4:	193b      	adds	r3, r7, r4
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	3301      	adds	r3, #1
 80054da:	193a      	adds	r2, r7, r4
 80054dc:	6013      	str	r3, [r2, #0]
 80054de:	4b23      	ldr	r3, [pc, #140]	@ (800556c <ReceiveData+0x37c>)
 80054e0:	18fb      	adds	r3, r7, r3
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	2b1f      	cmp	r3, #31
 80054e6:	dde9      	ble.n	80054bc <ReceiveData+0x2cc>
		}
		 //SendData();
	 }
     for(ii=0;ii<=rI;ii++) syncBuffer[ii]=0;
 80054e8:	4b34      	ldr	r3, [pc, #208]	@ (80055bc <ReceiveData+0x3cc>)
 80054ea:	2200      	movs	r2, #0
 80054ec:	801a      	strh	r2, [r3, #0]
 80054ee:	e00d      	b.n	800550c <ReceiveData+0x31c>
 80054f0:	4b32      	ldr	r3, [pc, #200]	@ (80055bc <ReceiveData+0x3cc>)
 80054f2:	881b      	ldrh	r3, [r3, #0]
 80054f4:	b29b      	uxth	r3, r3
 80054f6:	001a      	movs	r2, r3
 80054f8:	4b1a      	ldr	r3, [pc, #104]	@ (8005564 <ReceiveData+0x374>)
 80054fa:	2100      	movs	r1, #0
 80054fc:	5499      	strb	r1, [r3, r2]
 80054fe:	4b2f      	ldr	r3, [pc, #188]	@ (80055bc <ReceiveData+0x3cc>)
 8005500:	881b      	ldrh	r3, [r3, #0]
 8005502:	b29b      	uxth	r3, r3
 8005504:	3301      	adds	r3, #1
 8005506:	b29a      	uxth	r2, r3
 8005508:	4b2c      	ldr	r3, [pc, #176]	@ (80055bc <ReceiveData+0x3cc>)
 800550a:	801a      	strh	r2, [r3, #0]
 800550c:	4b2b      	ldr	r3, [pc, #172]	@ (80055bc <ReceiveData+0x3cc>)
 800550e:	881b      	ldrh	r3, [r3, #0]
 8005510:	b29b      	uxth	r3, r3
 8005512:	001a      	movs	r2, r3
 8005514:	4912      	ldr	r1, [pc, #72]	@ (8005560 <ReceiveData+0x370>)
 8005516:	187b      	adds	r3, r7, r1
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	4293      	cmp	r3, r2
 800551c:	dae8      	bge.n	80054f0 <ReceiveData+0x300>
     rI=0;
 800551e:	2300      	movs	r3, #0
 8005520:	187a      	adds	r2, r7, r1
 8005522:	6013      	str	r3, [r2, #0]
     break;
 8005524:	e014      	b.n	8005550 <ReceiveData+0x360>
	}
	else
	{
		rI++;
 8005526:	4a0e      	ldr	r2, [pc, #56]	@ (8005560 <ReceiveData+0x370>)
 8005528:	18bb      	adds	r3, r7, r2
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	3301      	adds	r3, #1
 800552e:	18ba      	adds	r2, r7, r2
 8005530:	6013      	str	r3, [r2, #0]
while(HAL_UART_Receive(&huart2, &(syncBuffer[rI]), 1, 1000)==HAL_OK)
 8005532:	4b0b      	ldr	r3, [pc, #44]	@ (8005560 <ReceiveData+0x370>)
 8005534:	18fb      	adds	r3, r7, r3
 8005536:	681a      	ldr	r2, [r3, #0]
 8005538:	4b0a      	ldr	r3, [pc, #40]	@ (8005564 <ReceiveData+0x374>)
 800553a:	18d1      	adds	r1, r2, r3
 800553c:	23fa      	movs	r3, #250	@ 0xfa
 800553e:	009b      	lsls	r3, r3, #2
 8005540:	481f      	ldr	r0, [pc, #124]	@ (80055c0 <ReceiveData+0x3d0>)
 8005542:	2201      	movs	r2, #1
 8005544:	f005 fea6 	bl	800b294 <HAL_UART_Receive>
 8005548:	1e03      	subs	r3, r0, #0
 800554a:	d100      	bne.n	800554e <ReceiveData+0x35e>
 800554c:	e659      	b.n	8005202 <ReceiveData+0x12>
	}
}

}
 800554e:	46c0      	nop			@ (mov r8, r8)
 8005550:	46c0      	nop			@ (mov r8, r8)
 8005552:	46bd      	mov	sp, r7
 8005554:	4b1b      	ldr	r3, [pc, #108]	@ (80055c4 <ReceiveData+0x3d4>)
 8005556:	449d      	add	sp, r3
 8005558:	bdb0      	pop	{r4, r5, r7, pc}
 800555a:	46c0      	nop			@ (mov r8, r8)
 800555c:	ffffebf0 	.word	0xffffebf0
 8005560:	0000140c 	.word	0x0000140c
 8005564:	20000f8c 	.word	0x20000f8c
 8005568:	000013fc 	.word	0x000013fc
 800556c:	00001408 	.word	0x00001408
 8005570:	0800fac0 	.word	0x0800fac0
 8005574:	000013f8 	.word	0x000013f8
 8005578:	00001404 	.word	0x00001404
 800557c:	20000bd8 	.word	0x20000bd8
 8005580:	0800fac4 	.word	0x0800fac4
 8005584:	0800fad0 	.word	0x0800fad0
 8005588:	0800fadc 	.word	0x0800fadc
 800558c:	0800fae8 	.word	0x0800fae8
 8005590:	0800faf4 	.word	0x0800faf4
 8005594:	0800fb00 	.word	0x0800fb00
 8005598:	0800fb0c 	.word	0x0800fb0c
 800559c:	000013f4 	.word	0x000013f4
 80055a0:	0800fb18 	.word	0x0800fb18
 80055a4:	000013ec 	.word	0x000013ec
 80055a8:	0800fb1c 	.word	0x0800fb1c
 80055ac:	88e368f1 	.word	0x88e368f1
 80055b0:	3ee4f8b5 	.word	0x3ee4f8b5
 80055b4:	0800fb20 	.word	0x0800fb20
 80055b8:	0800fb24 	.word	0x0800fb24
 80055bc:	20000d28 	.word	0x20000d28
 80055c0:	20001da8 	.word	0x20001da8
 80055c4:	00001410 	.word	0x00001410

080055c8 <GetLatLon>:
void GetLatLon()
{
 80055c8:	b5b0      	push	{r4, r5, r7, lr}
 80055ca:	b08a      	sub	sp, #40	@ 0x28
 80055cc:	af00      	add	r7, sp, #0
	int gpsI=0;
 80055ce:	2300      	movs	r3, #0
 80055d0:	627b      	str	r3, [r7, #36]	@ 0x24
	struct latLon pos;
	struct latLon tempPos;
	double checkW;
	double checkH;
	int posCheckI=0;
 80055d2:	2300      	movs	r3, #0
 80055d4:	623b      	str	r3, [r7, #32]
	//HAL_UART_Recieve();
	while(HAL_UART_Receive(&huart1, &(buffer[gpsI]), 1, 1000)==HAL_OK||1)
 80055d6:	e121      	b.n	800581c <GetLatLon+0x254>
			  		  	{
							if(buffer[gpsI]=='$')
							{
								for(ii=0;ii<=127;ii++) buffer[ii]=0;
 80055d8:	4b9c      	ldr	r3, [pc, #624]	@ (800584c <GetLatLon+0x284>)
 80055da:	2200      	movs	r2, #0
 80055dc:	801a      	strh	r2, [r3, #0]
 80055de:	e00d      	b.n	80055fc <GetLatLon+0x34>
 80055e0:	4b9a      	ldr	r3, [pc, #616]	@ (800584c <GetLatLon+0x284>)
 80055e2:	881b      	ldrh	r3, [r3, #0]
 80055e4:	b29b      	uxth	r3, r3
 80055e6:	001a      	movs	r2, r3
 80055e8:	4b99      	ldr	r3, [pc, #612]	@ (8005850 <GetLatLon+0x288>)
 80055ea:	2100      	movs	r1, #0
 80055ec:	5499      	strb	r1, [r3, r2]
 80055ee:	4b97      	ldr	r3, [pc, #604]	@ (800584c <GetLatLon+0x284>)
 80055f0:	881b      	ldrh	r3, [r3, #0]
 80055f2:	b29b      	uxth	r3, r3
 80055f4:	3301      	adds	r3, #1
 80055f6:	b29a      	uxth	r2, r3
 80055f8:	4b94      	ldr	r3, [pc, #592]	@ (800584c <GetLatLon+0x284>)
 80055fa:	801a      	strh	r2, [r3, #0]
 80055fc:	4b93      	ldr	r3, [pc, #588]	@ (800584c <GetLatLon+0x284>)
 80055fe:	881b      	ldrh	r3, [r3, #0]
 8005600:	b29b      	uxth	r3, r3
 8005602:	2b7f      	cmp	r3, #127	@ 0x7f
 8005604:	d9ec      	bls.n	80055e0 <GetLatLon+0x18>
								buffer[0]='$';
 8005606:	4b92      	ldr	r3, [pc, #584]	@ (8005850 <GetLatLon+0x288>)
 8005608:	2224      	movs	r2, #36	@ 0x24
 800560a:	701a      	strb	r2, [r3, #0]
								gpsI=0;
 800560c:	2300      	movs	r3, #0
 800560e:	627b      	str	r3, [r7, #36]	@ 0x24
							}//HAL_UART_Transmit(&huart2, buffer[i], 1, 1000);
			  			  if(buffer[gpsI]=='\n')
 8005610:	4a8f      	ldr	r2, [pc, #572]	@ (8005850 <GetLatLon+0x288>)
 8005612:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005614:	18d3      	adds	r3, r2, r3
 8005616:	781b      	ldrb	r3, [r3, #0]
 8005618:	2b0a      	cmp	r3, #10
 800561a:	d000      	beq.n	800561e <GetLatLon+0x56>
 800561c:	e0fb      	b.n	8005816 <GetLatLon+0x24e>
			  				    	  else return;
			  				      }

			  				      break;
			  				  }*/
			  				if(minmea_parse_gga(&ggaStruct, &(buffer))){
 800561e:	4a8c      	ldr	r2, [pc, #560]	@ (8005850 <GetLatLon+0x288>)
 8005620:	4b8c      	ldr	r3, [pc, #560]	@ (8005854 <GetLatLon+0x28c>)
 8005622:	0011      	movs	r1, r2
 8005624:	0018      	movs	r0, r3
 8005626:	f000 fdbf 	bl	80061a8 <minmea_parse_gga>
 800562a:	1e03      	subs	r3, r0, #0
 800562c:	d100      	bne.n	8005630 <GetLatLon+0x68>
 800562e:	e0db      	b.n	80057e8 <GetLatLon+0x220>
			  							  				      pos.lat = minmea_tocoord(&ggaStruct.latitude);
 8005630:	4b89      	ldr	r3, [pc, #548]	@ (8005858 <GetLatLon+0x290>)
 8005632:	0018      	movs	r0, r3
 8005634:	f7fe fda0 	bl	8004178 <minmea_tocoord>
 8005638:	1c02      	adds	r2, r0, #0
 800563a:	2408      	movs	r4, #8
 800563c:	193b      	adds	r3, r7, r4
 800563e:	601a      	str	r2, [r3, #0]
			  							  				      pos.lon = minmea_tocoord(&ggaStruct.longitude);
 8005640:	4b86      	ldr	r3, [pc, #536]	@ (800585c <GetLatLon+0x294>)
 8005642:	0018      	movs	r0, r3
 8005644:	f7fe fd98 	bl	8004178 <minmea_tocoord>
 8005648:	1c02      	adds	r2, r0, #0
 800564a:	193b      	adds	r3, r7, r4
 800564c:	605a      	str	r2, [r3, #4]
			  							  				      game.time = ggaStruct.time;
 800564e:	4b84      	ldr	r3, [pc, #528]	@ (8005860 <GetLatLon+0x298>)
 8005650:	4a80      	ldr	r2, [pc, #512]	@ (8005854 <GetLatLon+0x28c>)
 8005652:	ca13      	ldmia	r2!, {r0, r1, r4}
 8005654:	c313      	stmia	r3!, {r0, r1, r4}
 8005656:	6812      	ldr	r2, [r2, #0]
 8005658:	601a      	str	r2, [r3, #0]
			  							  				      frameGot=1;
 800565a:	4b82      	ldr	r3, [pc, #520]	@ (8005864 <GetLatLon+0x29c>)
 800565c:	2201      	movs	r2, #1
 800565e:	701a      	strb	r2, [r3, #0]
			  							  				  posCheckI=0;
 8005660:	2300      	movs	r3, #0
 8005662:	623b      	str	r3, [r7, #32]
			  							  				  for(posCheckI=0;posCheckI<game.numLocations;posCheckI++)
 8005664:	2300      	movs	r3, #0
 8005666:	623b      	str	r3, [r7, #32]
 8005668:	e0a0      	b.n	80057ac <GetLatLon+0x1e4>
			  							  				  			  				      {

			  							  				  			  				    	  tempPos = game.positions[posCheckI];
 800566a:	003a      	movs	r2, r7
 800566c:	497c      	ldr	r1, [pc, #496]	@ (8005860 <GetLatLon+0x298>)
 800566e:	6a3b      	ldr	r3, [r7, #32]
 8005670:	3303      	adds	r3, #3
 8005672:	00db      	lsls	r3, r3, #3
 8005674:	18cb      	adds	r3, r1, r3
 8005676:	cb03      	ldmia	r3!, {r0, r1}
 8005678:	c203      	stmia	r2!, {r0, r1}
			  							  				  			  				    	  if((tempPos.lat>.000001f||tempPos.lat<-.000001f)&&(tempPos.lon>.000001f||tempPos.lon<-.000001f)&&(pos.lat>.000001f||pos.lat<-.000001f)&&(pos.lat>.000001f||pos.lat<-.000001f)){
 800567a:	003b      	movs	r3, r7
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	497a      	ldr	r1, [pc, #488]	@ (8005868 <GetLatLon+0x2a0>)
 8005680:	1c18      	adds	r0, r3, #0
 8005682:	f7fa ff3f 	bl	8000504 <__aeabi_fcmpgt>
 8005686:	1e03      	subs	r3, r0, #0
 8005688:	d108      	bne.n	800569c <GetLatLon+0xd4>
 800568a:	003b      	movs	r3, r7
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	4977      	ldr	r1, [pc, #476]	@ (800586c <GetLatLon+0x2a4>)
 8005690:	1c18      	adds	r0, r3, #0
 8005692:	f7fa ff23 	bl	80004dc <__aeabi_fcmplt>
 8005696:	1e03      	subs	r3, r0, #0
 8005698:	d100      	bne.n	800569c <GetLatLon+0xd4>
			  							  				  			  				    	  checkW = fabs(tempPos.lat-pos.lat);
			  							  				  			  				    	  checkH = fabs(tempPos.lon-pos.lon);
			  							  				  			  				    	  if(sqrt((checkW*checkW)+(checkH*checkH))<gpsThreshold) return;

			  							  				  			  				    	  }
			  							  				  			  				    	  else return;
 800569a:	e0d3      	b.n	8005844 <GetLatLon+0x27c>
			  							  				  			  				    	  if((tempPos.lat>.000001f||tempPos.lat<-.000001f)&&(tempPos.lon>.000001f||tempPos.lon<-.000001f)&&(pos.lat>.000001f||pos.lat<-.000001f)&&(pos.lat>.000001f||pos.lat<-.000001f)){
 800569c:	003b      	movs	r3, r7
 800569e:	685b      	ldr	r3, [r3, #4]
 80056a0:	4971      	ldr	r1, [pc, #452]	@ (8005868 <GetLatLon+0x2a0>)
 80056a2:	1c18      	adds	r0, r3, #0
 80056a4:	f7fa ff2e 	bl	8000504 <__aeabi_fcmpgt>
 80056a8:	1e03      	subs	r3, r0, #0
 80056aa:	d108      	bne.n	80056be <GetLatLon+0xf6>
 80056ac:	003b      	movs	r3, r7
 80056ae:	685b      	ldr	r3, [r3, #4]
 80056b0:	496e      	ldr	r1, [pc, #440]	@ (800586c <GetLatLon+0x2a4>)
 80056b2:	1c18      	adds	r0, r3, #0
 80056b4:	f7fa ff12 	bl	80004dc <__aeabi_fcmplt>
 80056b8:	1e03      	subs	r3, r0, #0
 80056ba:	d100      	bne.n	80056be <GetLatLon+0xf6>
			  							  				  			  				    	  else return;
 80056bc:	e0c2      	b.n	8005844 <GetLatLon+0x27c>
			  							  				  			  				    	  if((tempPos.lat>.000001f||tempPos.lat<-.000001f)&&(tempPos.lon>.000001f||tempPos.lon<-.000001f)&&(pos.lat>.000001f||pos.lat<-.000001f)&&(pos.lat>.000001f||pos.lat<-.000001f)){
 80056be:	2408      	movs	r4, #8
 80056c0:	193b      	adds	r3, r7, r4
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	4968      	ldr	r1, [pc, #416]	@ (8005868 <GetLatLon+0x2a0>)
 80056c6:	1c18      	adds	r0, r3, #0
 80056c8:	f7fa ff1c 	bl	8000504 <__aeabi_fcmpgt>
 80056cc:	1e03      	subs	r3, r0, #0
 80056ce:	d108      	bne.n	80056e2 <GetLatLon+0x11a>
 80056d0:	193b      	adds	r3, r7, r4
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	4965      	ldr	r1, [pc, #404]	@ (800586c <GetLatLon+0x2a4>)
 80056d6:	1c18      	adds	r0, r3, #0
 80056d8:	f7fa ff00 	bl	80004dc <__aeabi_fcmplt>
 80056dc:	1e03      	subs	r3, r0, #0
 80056de:	d100      	bne.n	80056e2 <GetLatLon+0x11a>
			  							  				  			  				    	  else return;
 80056e0:	e0b0      	b.n	8005844 <GetLatLon+0x27c>
			  							  				  			  				    	  if((tempPos.lat>.000001f||tempPos.lat<-.000001f)&&(tempPos.lon>.000001f||tempPos.lon<-.000001f)&&(pos.lat>.000001f||pos.lat<-.000001f)&&(pos.lat>.000001f||pos.lat<-.000001f)){
 80056e2:	2408      	movs	r4, #8
 80056e4:	193b      	adds	r3, r7, r4
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	495f      	ldr	r1, [pc, #380]	@ (8005868 <GetLatLon+0x2a0>)
 80056ea:	1c18      	adds	r0, r3, #0
 80056ec:	f7fa ff0a 	bl	8000504 <__aeabi_fcmpgt>
 80056f0:	1e03      	subs	r3, r0, #0
 80056f2:	d108      	bne.n	8005706 <GetLatLon+0x13e>
 80056f4:	193b      	adds	r3, r7, r4
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	495c      	ldr	r1, [pc, #368]	@ (800586c <GetLatLon+0x2a4>)
 80056fa:	1c18      	adds	r0, r3, #0
 80056fc:	f7fa feee 	bl	80004dc <__aeabi_fcmplt>
 8005700:	1e03      	subs	r3, r0, #0
 8005702:	d100      	bne.n	8005706 <GetLatLon+0x13e>
			  							  				  			  				    	  else return;
 8005704:	e09e      	b.n	8005844 <GetLatLon+0x27c>
			  							  				  			  				    	  checkW = fabs(tempPos.lat-pos.lat);
 8005706:	003b      	movs	r3, r7
 8005708:	681a      	ldr	r2, [r3, #0]
 800570a:	2408      	movs	r4, #8
 800570c:	193b      	adds	r3, r7, r4
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	1c19      	adds	r1, r3, #0
 8005712:	1c10      	adds	r0, r2, #0
 8005714:	f7fb fd58 	bl	80011c8 <__aeabi_fsub>
 8005718:	1c03      	adds	r3, r0, #0
 800571a:	005b      	lsls	r3, r3, #1
 800571c:	085b      	lsrs	r3, r3, #1
 800571e:	1c18      	adds	r0, r3, #0
 8005720:	f7fd fe60 	bl	80033e4 <__aeabi_f2d>
 8005724:	0002      	movs	r2, r0
 8005726:	000b      	movs	r3, r1
 8005728:	61ba      	str	r2, [r7, #24]
 800572a:	61fb      	str	r3, [r7, #28]
			  							  				  			  				    	  checkH = fabs(tempPos.lon-pos.lon);
 800572c:	003b      	movs	r3, r7
 800572e:	685a      	ldr	r2, [r3, #4]
 8005730:	193b      	adds	r3, r7, r4
 8005732:	685b      	ldr	r3, [r3, #4]
 8005734:	1c19      	adds	r1, r3, #0
 8005736:	1c10      	adds	r0, r2, #0
 8005738:	f7fb fd46 	bl	80011c8 <__aeabi_fsub>
 800573c:	1c03      	adds	r3, r0, #0
 800573e:	005b      	lsls	r3, r3, #1
 8005740:	085b      	lsrs	r3, r3, #1
 8005742:	1c18      	adds	r0, r3, #0
 8005744:	f7fd fe4e 	bl	80033e4 <__aeabi_f2d>
 8005748:	0002      	movs	r2, r0
 800574a:	000b      	movs	r3, r1
 800574c:	613a      	str	r2, [r7, #16]
 800574e:	617b      	str	r3, [r7, #20]
			  							  				  			  				    	  if(sqrt((checkW*checkW)+(checkH*checkH))<gpsThreshold) return;
 8005750:	69ba      	ldr	r2, [r7, #24]
 8005752:	69fb      	ldr	r3, [r7, #28]
 8005754:	69b8      	ldr	r0, [r7, #24]
 8005756:	69f9      	ldr	r1, [r7, #28]
 8005758:	f7fc ff30 	bl	80025bc <__aeabi_dmul>
 800575c:	0002      	movs	r2, r0
 800575e:	000b      	movs	r3, r1
 8005760:	0014      	movs	r4, r2
 8005762:	001d      	movs	r5, r3
 8005764:	693a      	ldr	r2, [r7, #16]
 8005766:	697b      	ldr	r3, [r7, #20]
 8005768:	6938      	ldr	r0, [r7, #16]
 800576a:	6979      	ldr	r1, [r7, #20]
 800576c:	f7fc ff26 	bl	80025bc <__aeabi_dmul>
 8005770:	0002      	movs	r2, r0
 8005772:	000b      	movs	r3, r1
 8005774:	0020      	movs	r0, r4
 8005776:	0029      	movs	r1, r5
 8005778:	f7fb ff78 	bl	800166c <__aeabi_dadd>
 800577c:	0002      	movs	r2, r0
 800577e:	000b      	movs	r3, r1
 8005780:	0010      	movs	r0, r2
 8005782:	0019      	movs	r1, r3
 8005784:	f009 fecd 	bl	800f522 <sqrt>
 8005788:	0004      	movs	r4, r0
 800578a:	000d      	movs	r5, r1
 800578c:	4b38      	ldr	r3, [pc, #224]	@ (8005870 <GetLatLon+0x2a8>)
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	1c18      	adds	r0, r3, #0
 8005792:	f7fd fe27 	bl	80033e4 <__aeabi_f2d>
 8005796:	0002      	movs	r2, r0
 8005798:	000b      	movs	r3, r1
 800579a:	0020      	movs	r0, r4
 800579c:	0029      	movs	r1, r5
 800579e:	f7fa fe63 	bl	8000468 <__aeabi_dcmplt>
 80057a2:	1e03      	subs	r3, r0, #0
 80057a4:	d14b      	bne.n	800583e <GetLatLon+0x276>
			  							  				  for(posCheckI=0;posCheckI<game.numLocations;posCheckI++)
 80057a6:	6a3b      	ldr	r3, [r7, #32]
 80057a8:	3301      	adds	r3, #1
 80057aa:	623b      	str	r3, [r7, #32]
 80057ac:	4b2c      	ldr	r3, [pc, #176]	@ (8005860 <GetLatLon+0x298>)
 80057ae:	695a      	ldr	r2, [r3, #20]
 80057b0:	6a3b      	ldr	r3, [r7, #32]
 80057b2:	429a      	cmp	r2, r3
 80057b4:	d900      	bls.n	80057b8 <GetLatLon+0x1f0>
 80057b6:	e758      	b.n	800566a <GetLatLon+0xa2>

			  							  				  			  				      }
			  							  				game.positions[game.numLocations] = pos;
 80057b8:	4b29      	ldr	r3, [pc, #164]	@ (8005860 <GetLatLon+0x298>)
 80057ba:	695b      	ldr	r3, [r3, #20]
 80057bc:	4a28      	ldr	r2, [pc, #160]	@ (8005860 <GetLatLon+0x298>)
 80057be:	3303      	adds	r3, #3
 80057c0:	00db      	lsls	r3, r3, #3
 80057c2:	2108      	movs	r1, #8
 80057c4:	1879      	adds	r1, r7, r1
 80057c6:	18d3      	adds	r3, r2, r3
 80057c8:	000a      	movs	r2, r1
 80057ca:	ca03      	ldmia	r2!, {r0, r1}
 80057cc:	c303      	stmia	r3!, {r0, r1}
			  							  				game.numLocations++;
 80057ce:	4b24      	ldr	r3, [pc, #144]	@ (8005860 <GetLatLon+0x298>)
 80057d0:	695b      	ldr	r3, [r3, #20]
 80057d2:	1c5a      	adds	r2, r3, #1
 80057d4:	4b22      	ldr	r3, [pc, #136]	@ (8005860 <GetLatLon+0x298>)
 80057d6:	615a      	str	r2, [r3, #20]
			  							  				if(game.numLocations>31)game.numLocations=0;
 80057d8:	4b21      	ldr	r3, [pc, #132]	@ (8005860 <GetLatLon+0x298>)
 80057da:	695b      	ldr	r3, [r3, #20]
 80057dc:	2b1f      	cmp	r3, #31
 80057de:	d930      	bls.n	8005842 <GetLatLon+0x27a>
 80057e0:	4b1f      	ldr	r3, [pc, #124]	@ (8005860 <GetLatLon+0x298>)
 80057e2:	2200      	movs	r2, #0
 80057e4:	615a      	str	r2, [r3, #20]
			  							  				      break;
 80057e6:	e02c      	b.n	8005842 <GetLatLon+0x27a>
			  							  				  }

			  				for(ii=0;ii<=127;ii++) buffer[ii]=0;
 80057e8:	4b18      	ldr	r3, [pc, #96]	@ (800584c <GetLatLon+0x284>)
 80057ea:	2200      	movs	r2, #0
 80057ec:	801a      	strh	r2, [r3, #0]
 80057ee:	e00d      	b.n	800580c <GetLatLon+0x244>
 80057f0:	4b16      	ldr	r3, [pc, #88]	@ (800584c <GetLatLon+0x284>)
 80057f2:	881b      	ldrh	r3, [r3, #0]
 80057f4:	b29b      	uxth	r3, r3
 80057f6:	001a      	movs	r2, r3
 80057f8:	4b15      	ldr	r3, [pc, #84]	@ (8005850 <GetLatLon+0x288>)
 80057fa:	2100      	movs	r1, #0
 80057fc:	5499      	strb	r1, [r3, r2]
 80057fe:	4b13      	ldr	r3, [pc, #76]	@ (800584c <GetLatLon+0x284>)
 8005800:	881b      	ldrh	r3, [r3, #0]
 8005802:	b29b      	uxth	r3, r3
 8005804:	3301      	adds	r3, #1
 8005806:	b29a      	uxth	r2, r3
 8005808:	4b10      	ldr	r3, [pc, #64]	@ (800584c <GetLatLon+0x284>)
 800580a:	801a      	strh	r2, [r3, #0]
 800580c:	4b0f      	ldr	r3, [pc, #60]	@ (800584c <GetLatLon+0x284>)
 800580e:	881b      	ldrh	r3, [r3, #0]
 8005810:	b29b      	uxth	r3, r3
 8005812:	2b7f      	cmp	r3, #127	@ 0x7f
 8005814:	d9ec      	bls.n	80057f0 <GetLatLon+0x228>
			  				  }
			  			  gpsI++;
 8005816:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005818:	3301      	adds	r3, #1
 800581a:	627b      	str	r3, [r7, #36]	@ 0x24
	while(HAL_UART_Receive(&huart1, &(buffer[gpsI]), 1, 1000)==HAL_OK||1)
 800581c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800581e:	4b0c      	ldr	r3, [pc, #48]	@ (8005850 <GetLatLon+0x288>)
 8005820:	18d1      	adds	r1, r2, r3
 8005822:	23fa      	movs	r3, #250	@ 0xfa
 8005824:	009b      	lsls	r3, r3, #2
 8005826:	4813      	ldr	r0, [pc, #76]	@ (8005874 <GetLatLon+0x2ac>)
 8005828:	2201      	movs	r2, #1
 800582a:	f005 fd33 	bl	800b294 <HAL_UART_Receive>
							if(buffer[gpsI]=='$')
 800582e:	4a08      	ldr	r2, [pc, #32]	@ (8005850 <GetLatLon+0x288>)
 8005830:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005832:	18d3      	adds	r3, r2, r3
 8005834:	781b      	ldrb	r3, [r3, #0]
 8005836:	2b24      	cmp	r3, #36	@ 0x24
 8005838:	d000      	beq.n	800583c <GetLatLon+0x274>
 800583a:	e6e9      	b.n	8005610 <GetLatLon+0x48>
 800583c:	e6cc      	b.n	80055d8 <GetLatLon+0x10>
			  							  				  			  				    	  if(sqrt((checkW*checkW)+(checkH*checkH))<gpsThreshold) return;
 800583e:	46c0      	nop			@ (mov r8, r8)
 8005840:	e000      	b.n	8005844 <GetLatLon+0x27c>
			  							  				      break;
 8005842:	46c0      	nop			@ (mov r8, r8)


			  		  	}


}
 8005844:	46bd      	mov	sp, r7
 8005846:	b00a      	add	sp, #40	@ 0x28
 8005848:	bdb0      	pop	{r4, r5, r7, pc}
 800584a:	46c0      	nop			@ (mov r8, r8)
 800584c:	20000d28 	.word	0x20000d28
 8005850:	20000d7c 	.word	0x20000d7c
 8005854:	20000d2c 	.word	0x20000d2c
 8005858:	20000d3c 	.word	0x20000d3c
 800585c:	20000d44 	.word	0x20000d44
 8005860:	20000bd8 	.word	0x20000bd8
 8005864:	20000d7a 	.word	0x20000d7a
 8005868:	358637bd 	.word	0x358637bd
 800586c:	b58637bd 	.word	0xb58637bd
 8005870:	20001b6c 	.word	0x20001b6c
 8005874:	20001d14 	.word	0x20001d14

08005878 <GetJustLatLon>:
struct latLon GetJustLatLon()
{
 8005878:	b590      	push	{r4, r7, lr}
 800587a:	b089      	sub	sp, #36	@ 0x24
 800587c:	af00      	add	r7, sp, #0
 800587e:	6078      	str	r0, [r7, #4]
	int gpsI=0;
 8005880:	2300      	movs	r3, #0
 8005882:	61fb      	str	r3, [r7, #28]
	struct latLon pos;
	struct latLon tempPos;
	double checkW;
	double checkH;
	int posCheckI=0;
 8005884:	2300      	movs	r3, #0
 8005886:	61bb      	str	r3, [r7, #24]
	//HAL_UART_Recieve();
	while(HAL_UART_Receive(&huart1, &(buffer[gpsI]), 1, 1000)==HAL_OK||1)
 8005888:	e057      	b.n	800593a <GetJustLatLon+0xc2>
			  		  	{
							if(buffer[gpsI]=='$')
							{
								for(ii=0;ii<=127;ii++) buffer[ii]=0;
 800588a:	4b36      	ldr	r3, [pc, #216]	@ (8005964 <GetJustLatLon+0xec>)
 800588c:	2200      	movs	r2, #0
 800588e:	801a      	strh	r2, [r3, #0]
 8005890:	e00d      	b.n	80058ae <GetJustLatLon+0x36>
 8005892:	4b34      	ldr	r3, [pc, #208]	@ (8005964 <GetJustLatLon+0xec>)
 8005894:	881b      	ldrh	r3, [r3, #0]
 8005896:	b29b      	uxth	r3, r3
 8005898:	001a      	movs	r2, r3
 800589a:	4b33      	ldr	r3, [pc, #204]	@ (8005968 <GetJustLatLon+0xf0>)
 800589c:	2100      	movs	r1, #0
 800589e:	5499      	strb	r1, [r3, r2]
 80058a0:	4b30      	ldr	r3, [pc, #192]	@ (8005964 <GetJustLatLon+0xec>)
 80058a2:	881b      	ldrh	r3, [r3, #0]
 80058a4:	b29b      	uxth	r3, r3
 80058a6:	3301      	adds	r3, #1
 80058a8:	b29a      	uxth	r2, r3
 80058aa:	4b2e      	ldr	r3, [pc, #184]	@ (8005964 <GetJustLatLon+0xec>)
 80058ac:	801a      	strh	r2, [r3, #0]
 80058ae:	4b2d      	ldr	r3, [pc, #180]	@ (8005964 <GetJustLatLon+0xec>)
 80058b0:	881b      	ldrh	r3, [r3, #0]
 80058b2:	b29b      	uxth	r3, r3
 80058b4:	2b7f      	cmp	r3, #127	@ 0x7f
 80058b6:	d9ec      	bls.n	8005892 <GetJustLatLon+0x1a>
								buffer[0]='$';
 80058b8:	4b2b      	ldr	r3, [pc, #172]	@ (8005968 <GetJustLatLon+0xf0>)
 80058ba:	2224      	movs	r2, #36	@ 0x24
 80058bc:	701a      	strb	r2, [r3, #0]
								gpsI=0;
 80058be:	2300      	movs	r3, #0
 80058c0:	61fb      	str	r3, [r7, #28]
							}//HAL_UART_Transmit(&huart2, buffer[i], 1, 1000);
			  			  if(buffer[gpsI]=='\n')
 80058c2:	4a29      	ldr	r2, [pc, #164]	@ (8005968 <GetJustLatLon+0xf0>)
 80058c4:	69fb      	ldr	r3, [r7, #28]
 80058c6:	18d3      	adds	r3, r2, r3
 80058c8:	781b      	ldrb	r3, [r3, #0]
 80058ca:	2b0a      	cmp	r3, #10
 80058cc:	d132      	bne.n	8005934 <GetJustLatLon+0xbc>
			  				    	  else return;
			  				      }

			  				      break;
			  				  }*/
			  				if(minmea_parse_gga(&ggaStruct, &(buffer))){
 80058ce:	4a26      	ldr	r2, [pc, #152]	@ (8005968 <GetJustLatLon+0xf0>)
 80058d0:	4b26      	ldr	r3, [pc, #152]	@ (800596c <GetJustLatLon+0xf4>)
 80058d2:	0011      	movs	r1, r2
 80058d4:	0018      	movs	r0, r3
 80058d6:	f000 fc67 	bl	80061a8 <minmea_parse_gga>
 80058da:	1e03      	subs	r3, r0, #0
 80058dc:	d013      	beq.n	8005906 <GetJustLatLon+0x8e>
			  							  				      pos.lat = minmea_tocoord(&ggaStruct.latitude);
 80058de:	4b24      	ldr	r3, [pc, #144]	@ (8005970 <GetJustLatLon+0xf8>)
 80058e0:	0018      	movs	r0, r3
 80058e2:	f7fe fc49 	bl	8004178 <minmea_tocoord>
 80058e6:	1c02      	adds	r2, r0, #0
 80058e8:	2410      	movs	r4, #16
 80058ea:	193b      	adds	r3, r7, r4
 80058ec:	601a      	str	r2, [r3, #0]
			  							  				      pos.lon = minmea_tocoord(&ggaStruct.longitude);
 80058ee:	4b21      	ldr	r3, [pc, #132]	@ (8005974 <GetJustLatLon+0xfc>)
 80058f0:	0018      	movs	r0, r3
 80058f2:	f7fe fc41 	bl	8004178 <minmea_tocoord>
 80058f6:	1c02      	adds	r2, r0, #0
 80058f8:	193b      	adds	r3, r7, r4
 80058fa:	605a      	str	r2, [r3, #4]
			  							  				      return pos;
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	193a      	adds	r2, r7, r4
 8005900:	ca03      	ldmia	r2!, {r0, r1}
 8005902:	c303      	stmia	r3!, {r0, r1}
 8005904:	e029      	b.n	800595a <GetJustLatLon+0xe2>
			  							  				      break;
			  							  				  }

			  				for(ii=0;ii<=127;ii++) buffer[ii]=0;
 8005906:	4b17      	ldr	r3, [pc, #92]	@ (8005964 <GetJustLatLon+0xec>)
 8005908:	2200      	movs	r2, #0
 800590a:	801a      	strh	r2, [r3, #0]
 800590c:	e00d      	b.n	800592a <GetJustLatLon+0xb2>
 800590e:	4b15      	ldr	r3, [pc, #84]	@ (8005964 <GetJustLatLon+0xec>)
 8005910:	881b      	ldrh	r3, [r3, #0]
 8005912:	b29b      	uxth	r3, r3
 8005914:	001a      	movs	r2, r3
 8005916:	4b14      	ldr	r3, [pc, #80]	@ (8005968 <GetJustLatLon+0xf0>)
 8005918:	2100      	movs	r1, #0
 800591a:	5499      	strb	r1, [r3, r2]
 800591c:	4b11      	ldr	r3, [pc, #68]	@ (8005964 <GetJustLatLon+0xec>)
 800591e:	881b      	ldrh	r3, [r3, #0]
 8005920:	b29b      	uxth	r3, r3
 8005922:	3301      	adds	r3, #1
 8005924:	b29a      	uxth	r2, r3
 8005926:	4b0f      	ldr	r3, [pc, #60]	@ (8005964 <GetJustLatLon+0xec>)
 8005928:	801a      	strh	r2, [r3, #0]
 800592a:	4b0e      	ldr	r3, [pc, #56]	@ (8005964 <GetJustLatLon+0xec>)
 800592c:	881b      	ldrh	r3, [r3, #0]
 800592e:	b29b      	uxth	r3, r3
 8005930:	2b7f      	cmp	r3, #127	@ 0x7f
 8005932:	d9ec      	bls.n	800590e <GetJustLatLon+0x96>
			  				  }
			  			  gpsI++;
 8005934:	69fb      	ldr	r3, [r7, #28]
 8005936:	3301      	adds	r3, #1
 8005938:	61fb      	str	r3, [r7, #28]
	while(HAL_UART_Receive(&huart1, &(buffer[gpsI]), 1, 1000)==HAL_OK||1)
 800593a:	69fa      	ldr	r2, [r7, #28]
 800593c:	4b0a      	ldr	r3, [pc, #40]	@ (8005968 <GetJustLatLon+0xf0>)
 800593e:	18d1      	adds	r1, r2, r3
 8005940:	23fa      	movs	r3, #250	@ 0xfa
 8005942:	009b      	lsls	r3, r3, #2
 8005944:	480c      	ldr	r0, [pc, #48]	@ (8005978 <GetJustLatLon+0x100>)
 8005946:	2201      	movs	r2, #1
 8005948:	f005 fca4 	bl	800b294 <HAL_UART_Receive>
							if(buffer[gpsI]=='$')
 800594c:	4a06      	ldr	r2, [pc, #24]	@ (8005968 <GetJustLatLon+0xf0>)
 800594e:	69fb      	ldr	r3, [r7, #28]
 8005950:	18d3      	adds	r3, r2, r3
 8005952:	781b      	ldrb	r3, [r3, #0]
 8005954:	2b24      	cmp	r3, #36	@ 0x24
 8005956:	d1b4      	bne.n	80058c2 <GetJustLatLon+0x4a>
 8005958:	e797      	b.n	800588a <GetJustLatLon+0x12>


			  		  	}


}
 800595a:	6878      	ldr	r0, [r7, #4]
 800595c:	46bd      	mov	sp, r7
 800595e:	b009      	add	sp, #36	@ 0x24
 8005960:	bd90      	pop	{r4, r7, pc}
 8005962:	46c0      	nop			@ (mov r8, r8)
 8005964:	20000d28 	.word	0x20000d28
 8005968:	20000d7c 	.word	0x20000d7c
 800596c:	20000d2c 	.word	0x20000d2c
 8005970:	20000d3c 	.word	0x20000d3c
 8005974:	20000d44 	.word	0x20000d44
 8005978:	20001d14 	.word	0x20001d14

0800597c <HAL_RTC_AlarmAEventCallback>:
void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc) {
 800597c:	b590      	push	{r4, r7, lr}
 800597e:	b091      	sub	sp, #68	@ 0x44
 8005980:	af04      	add	r7, sp, #16
 8005982:	6078      	str	r0, [r7, #4]
  RTC_AlarmTypeDef sAlarm;
  HAL_RTC_GetAlarm(hrtc,&sAlarm,RTC_ALARM_A,FORMAT_BIN);
 8005984:	2380      	movs	r3, #128	@ 0x80
 8005986:	005a      	lsls	r2, r3, #1
 8005988:	2408      	movs	r4, #8
 800598a:	1939      	adds	r1, r7, r4
 800598c:	6878      	ldr	r0, [r7, #4]
 800598e:	2300      	movs	r3, #0
 8005990:	f003 ff30 	bl	80097f4 <HAL_RTC_GetAlarm>
  if(sAlarm.AlarmTime.Seconds>58) {
 8005994:	0022      	movs	r2, r4
 8005996:	18bb      	adds	r3, r7, r2
 8005998:	789b      	ldrb	r3, [r3, #2]
 800599a:	2b3a      	cmp	r3, #58	@ 0x3a
 800599c:	d903      	bls.n	80059a6 <HAL_RTC_AlarmAEventCallback+0x2a>
    sAlarm.AlarmTime.Seconds=0;
 800599e:	18bb      	adds	r3, r7, r2
 80059a0:	2200      	movs	r2, #0
 80059a2:	709a      	strb	r2, [r3, #2]
 80059a4:	e006      	b.n	80059b4 <HAL_RTC_AlarmAEventCallback+0x38>
  }else{
    sAlarm.AlarmTime.Seconds=sAlarm.AlarmTime.Seconds+1;
 80059a6:	2108      	movs	r1, #8
 80059a8:	187b      	adds	r3, r7, r1
 80059aa:	789b      	ldrb	r3, [r3, #2]
 80059ac:	3301      	adds	r3, #1
 80059ae:	b2da      	uxtb	r2, r3
 80059b0:	187b      	adds	r3, r7, r1
 80059b2:	709a      	strb	r2, [r3, #2]
  }
    while(HAL_RTC_SetAlarm_IT(hrtc, &sAlarm, FORMAT_BIN)!=HAL_OK){}
 80059b4:	46c0      	nop			@ (mov r8, r8)
 80059b6:	2308      	movs	r3, #8
 80059b8:	18f9      	adds	r1, r7, r3
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	2200      	movs	r2, #0
 80059be:	0018      	movs	r0, r3
 80059c0:	f003 fdd8 	bl	8009574 <HAL_RTC_SetAlarm_IT>
 80059c4:	1e03      	subs	r3, r0, #0
 80059c6:	d1f6      	bne.n	80059b6 <HAL_RTC_AlarmAEventCallback+0x3a>
  	  drawString(30, 30, "testTime", BLACK, GREEN, 1, 1);
 80059c8:	4a07      	ldr	r2, [pc, #28]	@ (80059e8 <HAL_RTC_AlarmAEventCallback+0x6c>)
 80059ca:	2301      	movs	r3, #1
 80059cc:	9302      	str	r3, [sp, #8]
 80059ce:	2301      	movs	r3, #1
 80059d0:	9301      	str	r3, [sp, #4]
 80059d2:	4b06      	ldr	r3, [pc, #24]	@ (80059ec <HAL_RTC_AlarmAEventCallback+0x70>)
 80059d4:	9300      	str	r3, [sp, #0]
 80059d6:	2300      	movs	r3, #0
 80059d8:	211e      	movs	r1, #30
 80059da:	201e      	movs	r0, #30
 80059dc:	f7fd feb6 	bl	800374c <drawString>
}
 80059e0:	46c0      	nop			@ (mov r8, r8)
 80059e2:	46bd      	mov	sp, r7
 80059e4:	b00d      	add	sp, #52	@ 0x34
 80059e6:	bd90      	pop	{r4, r7, pc}
 80059e8:	0800fb28 	.word	0x0800fb28
 80059ec:	ffffe007 	.word	0xffffe007

080059f0 <ChangeNote>:

void ChangeNote(enum Scale freq)
{
 80059f0:	b590      	push	{r4, r7, lr}
 80059f2:	b083      	sub	sp, #12
 80059f4:	af00      	add	r7, sp, #0
 80059f6:	0002      	movs	r2, r0
 80059f8:	1dbb      	adds	r3, r7, #6
 80059fa:	801a      	strh	r2, [r3, #0]
    TIM17->ARR=(uint32_t)(987*(float)1000/(float)freq);
 80059fc:	1dbb      	adds	r3, r7, #6
 80059fe:	881b      	ldrh	r3, [r3, #0]
 8005a00:	0018      	movs	r0, r3
 8005a02:	f7fb fdf1 	bl	80015e8 <__aeabi_ui2f>
 8005a06:	1c03      	adds	r3, r0, #0
 8005a08:	1c19      	adds	r1, r3, #0
 8005a0a:	4807      	ldr	r0, [pc, #28]	@ (8005a28 <ChangeNote+0x38>)
 8005a0c:	f7fb f8b8 	bl	8000b80 <__aeabi_fdiv>
 8005a10:	1c03      	adds	r3, r0, #0
 8005a12:	4c06      	ldr	r4, [pc, #24]	@ (8005a2c <ChangeNote+0x3c>)
 8005a14:	1c18      	adds	r0, r3, #0
 8005a16:	f7fa fdd7 	bl	80005c8 <__aeabi_f2uiz>
 8005a1a:	0003      	movs	r3, r0
 8005a1c:	62e3      	str	r3, [r4, #44]	@ 0x2c
}
 8005a1e:	46c0      	nop			@ (mov r8, r8)
 8005a20:	46bd      	mov	sp, r7
 8005a22:	b003      	add	sp, #12
 8005a24:	bd90      	pop	{r4, r7, pc}
 8005a26:	46c0      	nop			@ (mov r8, r8)
 8005a28:	4970f780 	.word	0x4970f780
 8005a2c:	40014800 	.word	0x40014800

08005a30 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8005a30:	b580      	push	{r7, lr}
 8005a32:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8005a34:	b672      	cpsid	i
}
 8005a36:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8005a38:	46c0      	nop			@ (mov r8, r8)
 8005a3a:	e7fd      	b.n	8005a38 <Error_Handler+0x8>

08005a3c <minmea_isfield>:
        return false;

    return true;
}

static inline bool minmea_isfield(char c) {
 8005a3c:	b580      	push	{r7, lr}
 8005a3e:	b082      	sub	sp, #8
 8005a40:	af00      	add	r7, sp, #0
 8005a42:	0002      	movs	r2, r0
 8005a44:	1dfb      	adds	r3, r7, #7
 8005a46:	701a      	strb	r2, [r3, #0]
    return isprint((unsigned char) c) && c != ',' && c != '*';
 8005a48:	1dfb      	adds	r3, r7, #7
 8005a4a:	781b      	ldrb	r3, [r3, #0]
 8005a4c:	1c5a      	adds	r2, r3, #1
 8005a4e:	4b0d      	ldr	r3, [pc, #52]	@ (8005a84 <minmea_isfield+0x48>)
 8005a50:	18d3      	adds	r3, r2, r3
 8005a52:	781b      	ldrb	r3, [r3, #0]
 8005a54:	001a      	movs	r2, r3
 8005a56:	2397      	movs	r3, #151	@ 0x97
 8005a58:	4013      	ands	r3, r2
 8005a5a:	d009      	beq.n	8005a70 <minmea_isfield+0x34>
 8005a5c:	1dfb      	adds	r3, r7, #7
 8005a5e:	781b      	ldrb	r3, [r3, #0]
 8005a60:	2b2c      	cmp	r3, #44	@ 0x2c
 8005a62:	d005      	beq.n	8005a70 <minmea_isfield+0x34>
 8005a64:	1dfb      	adds	r3, r7, #7
 8005a66:	781b      	ldrb	r3, [r3, #0]
 8005a68:	2b2a      	cmp	r3, #42	@ 0x2a
 8005a6a:	d001      	beq.n	8005a70 <minmea_isfield+0x34>
 8005a6c:	2301      	movs	r3, #1
 8005a6e:	e000      	b.n	8005a72 <minmea_isfield+0x36>
 8005a70:	2300      	movs	r3, #0
 8005a72:	1c1a      	adds	r2, r3, #0
 8005a74:	2301      	movs	r3, #1
 8005a76:	4013      	ands	r3, r2
 8005a78:	b2db      	uxtb	r3, r3
}
 8005a7a:	0018      	movs	r0, r3
 8005a7c:	46bd      	mov	sp, r7
 8005a7e:	b002      	add	sp, #8
 8005a80:	bd80      	pop	{r7, pc}
 8005a82:	46c0      	nop			@ (mov r8, r8)
 8005a84:	080104c0 	.word	0x080104c0

08005a88 <minmea_scan>:

bool minmea_scan(const char *sentence, const char *format, ...)
{
 8005a88:	b40e      	push	{r1, r2, r3}
 8005a8a:	b5b0      	push	{r4, r5, r7, lr}
 8005a8c:	b0a7      	sub	sp, #156	@ 0x9c
 8005a8e:	af00      	add	r7, sp, #0
 8005a90:	6078      	str	r0, [r7, #4]
    bool result = false;
 8005a92:	2397      	movs	r3, #151	@ 0x97
 8005a94:	18fb      	adds	r3, r7, r3
 8005a96:	2200      	movs	r2, #0
 8005a98:	701a      	strb	r2, [r3, #0]
    bool optional = false;
 8005a9a:	2396      	movs	r3, #150	@ 0x96
 8005a9c:	18fb      	adds	r3, r7, r3
 8005a9e:	2200      	movs	r2, #0
 8005aa0:	701a      	strb	r2, [r3, #0]
    va_list ap;
    va_start(ap, format);
 8005aa2:	23a8      	movs	r3, #168	@ 0xa8
 8005aa4:	2208      	movs	r2, #8
 8005aa6:	189b      	adds	r3, r3, r2
 8005aa8:	19db      	adds	r3, r3, r7
 8005aaa:	62fb      	str	r3, [r7, #44]	@ 0x2c

    const char *field = sentence;
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	2290      	movs	r2, #144	@ 0x90
 8005ab0:	18ba      	adds	r2, r7, r2
 8005ab2:	6013      	str	r3, [r2, #0]
        } else { \
            field = NULL; \
        } \
    } while (0)

    while (*format) {
 8005ab4:	e345      	b.n	8006142 <minmea_scan+0x6ba>
        char type = *format++;
 8005ab6:	21a4      	movs	r1, #164	@ 0xa4
 8005ab8:	2008      	movs	r0, #8
 8005aba:	180b      	adds	r3, r1, r0
 8005abc:	19db      	adds	r3, r3, r7
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	1c5a      	adds	r2, r3, #1
 8005ac2:	1809      	adds	r1, r1, r0
 8005ac4:	19c9      	adds	r1, r1, r7
 8005ac6:	600a      	str	r2, [r1, #0]
 8005ac8:	2143      	movs	r1, #67	@ 0x43
 8005aca:	187a      	adds	r2, r7, r1
 8005acc:	781b      	ldrb	r3, [r3, #0]
 8005ace:	7013      	strb	r3, [r2, #0]

        if (type == ';') {
 8005ad0:	187b      	adds	r3, r7, r1
 8005ad2:	781b      	ldrb	r3, [r3, #0]
 8005ad4:	2b3b      	cmp	r3, #59	@ 0x3b
 8005ad6:	d104      	bne.n	8005ae2 <minmea_scan+0x5a>
            // All further fields are optional.
            optional = true;
 8005ad8:	2396      	movs	r3, #150	@ 0x96
 8005ada:	18fb      	adds	r3, r7, r3
 8005adc:	2201      	movs	r2, #1
 8005ade:	701a      	strb	r2, [r3, #0]
            continue;
 8005ae0:	e32f      	b.n	8006142 <minmea_scan+0x6ba>
        }

        if (!field && !optional) {
 8005ae2:	2390      	movs	r3, #144	@ 0x90
 8005ae4:	18fb      	adds	r3, r7, r3
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d108      	bne.n	8005afe <minmea_scan+0x76>
 8005aec:	2396      	movs	r3, #150	@ 0x96
 8005aee:	18fb      	adds	r3, r7, r3
 8005af0:	781b      	ldrb	r3, [r3, #0]
 8005af2:	2201      	movs	r2, #1
 8005af4:	4053      	eors	r3, r2
 8005af6:	b2db      	uxtb	r3, r3
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	d000      	beq.n	8005afe <minmea_scan+0x76>
 8005afc:	e32f      	b.n	800615e <minmea_scan+0x6d6>
            // Field requested but we ran out if input. Bail out.
            goto parse_error;
        }

        switch (type) {
 8005afe:	2343      	movs	r3, #67	@ 0x43
 8005b00:	18fb      	adds	r3, r7, r3
 8005b02:	781b      	ldrb	r3, [r3, #0]
 8005b04:	3b44      	subs	r3, #68	@ 0x44
 8005b06:	2b30      	cmp	r3, #48	@ 0x30
 8005b08:	d900      	bls.n	8005b0c <minmea_scan+0x84>
 8005b0a:	e32a      	b.n	8006162 <minmea_scan+0x6da>
 8005b0c:	009a      	lsls	r2, r3, #2
 8005b0e:	4bbd      	ldr	r3, [pc, #756]	@ (8005e04 <minmea_scan+0x37c>)
 8005b10:	18d3      	adds	r3, r2, r3
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	469f      	mov	pc, r3
            case 'c': { // Single character field (char).
                char value = '\0';
 8005b16:	258f      	movs	r5, #143	@ 0x8f
 8005b18:	197b      	adds	r3, r7, r5
 8005b1a:	2200      	movs	r2, #0
 8005b1c:	701a      	strb	r2, [r3, #0]

                if (field && minmea_isfield(*field))
 8005b1e:	2490      	movs	r4, #144	@ 0x90
 8005b20:	193b      	adds	r3, r7, r4
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d00c      	beq.n	8005b42 <minmea_scan+0xba>
 8005b28:	193b      	adds	r3, r7, r4
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	781b      	ldrb	r3, [r3, #0]
 8005b2e:	0018      	movs	r0, r3
 8005b30:	f7ff ff84 	bl	8005a3c <minmea_isfield>
 8005b34:	1e03      	subs	r3, r0, #0
 8005b36:	d004      	beq.n	8005b42 <minmea_scan+0xba>
                    value = *field;
 8005b38:	197b      	adds	r3, r7, r5
 8005b3a:	193a      	adds	r2, r7, r4
 8005b3c:	6812      	ldr	r2, [r2, #0]
 8005b3e:	7812      	ldrb	r2, [r2, #0]
 8005b40:	701a      	strb	r2, [r3, #0]

                *va_arg(ap, char *) = value;
 8005b42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b44:	1d1a      	adds	r2, r3, #4
 8005b46:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	228f      	movs	r2, #143	@ 0x8f
 8005b4c:	18ba      	adds	r2, r7, r2
 8005b4e:	7812      	ldrb	r2, [r2, #0]
 8005b50:	701a      	strb	r2, [r3, #0]
            } break;
 8005b52:	e2db      	b.n	800610c <minmea_scan+0x684>

            case 'd': { // Single character direction field (int).
                int value = 0;
 8005b54:	2300      	movs	r3, #0
 8005b56:	2288      	movs	r2, #136	@ 0x88
 8005b58:	18ba      	adds	r2, r7, r2
 8005b5a:	6013      	str	r3, [r2, #0]

                if (field && minmea_isfield(*field)) {
 8005b5c:	2490      	movs	r4, #144	@ 0x90
 8005b5e:	193b      	adds	r3, r7, r4
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d022      	beq.n	8005bac <minmea_scan+0x124>
 8005b66:	193b      	adds	r3, r7, r4
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	781b      	ldrb	r3, [r3, #0]
 8005b6c:	0018      	movs	r0, r3
 8005b6e:	f7ff ff65 	bl	8005a3c <minmea_isfield>
 8005b72:	1e03      	subs	r3, r0, #0
 8005b74:	d01a      	beq.n	8005bac <minmea_scan+0x124>
                    switch (*field) {
 8005b76:	193b      	adds	r3, r7, r4
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	781b      	ldrb	r3, [r3, #0]
 8005b7c:	2b57      	cmp	r3, #87	@ 0x57
 8005b7e:	d00f      	beq.n	8005ba0 <minmea_scan+0x118>
 8005b80:	dd00      	ble.n	8005b84 <minmea_scan+0xfc>
 8005b82:	e2f0      	b.n	8006166 <minmea_scan+0x6de>
 8005b84:	2b53      	cmp	r3, #83	@ 0x53
 8005b86:	d00b      	beq.n	8005ba0 <minmea_scan+0x118>
 8005b88:	dd00      	ble.n	8005b8c <minmea_scan+0x104>
 8005b8a:	e2ec      	b.n	8006166 <minmea_scan+0x6de>
 8005b8c:	2b45      	cmp	r3, #69	@ 0x45
 8005b8e:	d002      	beq.n	8005b96 <minmea_scan+0x10e>
 8005b90:	2b4e      	cmp	r3, #78	@ 0x4e
 8005b92:	d000      	beq.n	8005b96 <minmea_scan+0x10e>
 8005b94:	e2e7      	b.n	8006166 <minmea_scan+0x6de>
                        case 'N':
                        case 'E':
                            value = 1;
 8005b96:	2301      	movs	r3, #1
 8005b98:	2288      	movs	r2, #136	@ 0x88
 8005b9a:	18ba      	adds	r2, r7, r2
 8005b9c:	6013      	str	r3, [r2, #0]
                            break;
 8005b9e:	e005      	b.n	8005bac <minmea_scan+0x124>
                        case 'S':
                        case 'W':
                            value = -1;
 8005ba0:	2301      	movs	r3, #1
 8005ba2:	425b      	negs	r3, r3
 8005ba4:	2288      	movs	r2, #136	@ 0x88
 8005ba6:	18ba      	adds	r2, r7, r2
 8005ba8:	6013      	str	r3, [r2, #0]
                            break;
 8005baa:	46c0      	nop			@ (mov r8, r8)
                        default:
                            goto parse_error;
                    }
                }

                *va_arg(ap, int *) = value;
 8005bac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005bae:	1d1a      	adds	r2, r3, #4
 8005bb0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	2288      	movs	r2, #136	@ 0x88
 8005bb6:	18ba      	adds	r2, r7, r2
 8005bb8:	6812      	ldr	r2, [r2, #0]
 8005bba:	601a      	str	r2, [r3, #0]
            } break;
 8005bbc:	e2a6      	b.n	800610c <minmea_scan+0x684>

            case 'f': { // Fractional value with scale (struct minmea_float).
                int sign = 0;
 8005bbe:	2300      	movs	r3, #0
 8005bc0:	2284      	movs	r2, #132	@ 0x84
 8005bc2:	18ba      	adds	r2, r7, r2
 8005bc4:	6013      	str	r3, [r2, #0]
                int_least32_t value = -1;
 8005bc6:	2301      	movs	r3, #1
 8005bc8:	425b      	negs	r3, r3
 8005bca:	2280      	movs	r2, #128	@ 0x80
 8005bcc:	18ba      	adds	r2, r7, r2
 8005bce:	6013      	str	r3, [r2, #0]
                int_least32_t scale = 0;
 8005bd0:	2300      	movs	r3, #0
 8005bd2:	67fb      	str	r3, [r7, #124]	@ 0x7c

                if (field) {
 8005bd4:	2390      	movs	r3, #144	@ 0x90
 8005bd6:	18fb      	adds	r3, r7, r3
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d100      	bne.n	8005be0 <minmea_scan+0x158>
 8005bde:	e088      	b.n	8005cf2 <minmea_scan+0x26a>
                    while (minmea_isfield(*field)) {
 8005be0:	e07d      	b.n	8005cde <minmea_scan+0x256>
                        if (*field == '+' && !sign && value == -1) {
 8005be2:	2390      	movs	r3, #144	@ 0x90
 8005be4:	18fb      	adds	r3, r7, r3
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	781b      	ldrb	r3, [r3, #0]
 8005bea:	2b2b      	cmp	r3, #43	@ 0x2b
 8005bec:	d10d      	bne.n	8005c0a <minmea_scan+0x182>
 8005bee:	2284      	movs	r2, #132	@ 0x84
 8005bf0:	18bb      	adds	r3, r7, r2
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d108      	bne.n	8005c0a <minmea_scan+0x182>
 8005bf8:	2380      	movs	r3, #128	@ 0x80
 8005bfa:	18fb      	adds	r3, r7, r3
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	3301      	adds	r3, #1
 8005c00:	d103      	bne.n	8005c0a <minmea_scan+0x182>
                            sign = 1;
 8005c02:	2301      	movs	r3, #1
 8005c04:	18ba      	adds	r2, r7, r2
 8005c06:	6013      	str	r3, [r2, #0]
 8005c08:	e063      	b.n	8005cd2 <minmea_scan+0x24a>
                        } else if (*field == '-' && !sign && value == -1) {
 8005c0a:	2390      	movs	r3, #144	@ 0x90
 8005c0c:	18fb      	adds	r3, r7, r3
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	781b      	ldrb	r3, [r3, #0]
 8005c12:	2b2d      	cmp	r3, #45	@ 0x2d
 8005c14:	d10e      	bne.n	8005c34 <minmea_scan+0x1ac>
 8005c16:	2284      	movs	r2, #132	@ 0x84
 8005c18:	18bb      	adds	r3, r7, r2
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d109      	bne.n	8005c34 <minmea_scan+0x1ac>
 8005c20:	2380      	movs	r3, #128	@ 0x80
 8005c22:	18fb      	adds	r3, r7, r3
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	3301      	adds	r3, #1
 8005c28:	d104      	bne.n	8005c34 <minmea_scan+0x1ac>
                            sign = -1;
 8005c2a:	2301      	movs	r3, #1
 8005c2c:	425b      	negs	r3, r3
 8005c2e:	18ba      	adds	r2, r7, r2
 8005c30:	6013      	str	r3, [r2, #0]
 8005c32:	e04e      	b.n	8005cd2 <minmea_scan+0x24a>
                        } else if (isdigit((unsigned char) *field)) {
 8005c34:	2190      	movs	r1, #144	@ 0x90
 8005c36:	187b      	adds	r3, r7, r1
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	781b      	ldrb	r3, [r3, #0]
 8005c3c:	1c5a      	adds	r2, r3, #1
 8005c3e:	4b72      	ldr	r3, [pc, #456]	@ (8005e08 <minmea_scan+0x380>)
 8005c40:	18d3      	adds	r3, r2, r3
 8005c42:	781b      	ldrb	r3, [r3, #0]
 8005c44:	001a      	movs	r2, r3
 8005c46:	2304      	movs	r3, #4
 8005c48:	4013      	ands	r3, r2
 8005c4a:	d035      	beq.n	8005cb8 <minmea_scan+0x230>
                            int digit = *field - '0';
 8005c4c:	187b      	adds	r3, r7, r1
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	781b      	ldrb	r3, [r3, #0]
 8005c52:	3b30      	subs	r3, #48	@ 0x30
 8005c54:	63bb      	str	r3, [r7, #56]	@ 0x38
                            if (value == -1)
 8005c56:	2280      	movs	r2, #128	@ 0x80
 8005c58:	18bb      	adds	r3, r7, r2
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	3301      	adds	r3, #1
 8005c5e:	d102      	bne.n	8005c66 <minmea_scan+0x1de>
                                value = 0;
 8005c60:	2300      	movs	r3, #0
 8005c62:	18ba      	adds	r2, r7, r2
 8005c64:	6013      	str	r3, [r2, #0]
                            if (value > (INT_LEAST32_MAX-digit) / 10) {
 8005c66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c68:	4a68      	ldr	r2, [pc, #416]	@ (8005e0c <minmea_scan+0x384>)
 8005c6a:	1ad3      	subs	r3, r2, r3
 8005c6c:	210a      	movs	r1, #10
 8005c6e:	0018      	movs	r0, r3
 8005c70:	f7fa faf8 	bl	8000264 <__divsi3>
 8005c74:	0003      	movs	r3, r0
 8005c76:	001a      	movs	r2, r3
 8005c78:	2380      	movs	r3, #128	@ 0x80
 8005c7a:	18fb      	adds	r3, r7, r3
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	4293      	cmp	r3, r2
 8005c80:	dd04      	ble.n	8005c8c <minmea_scan+0x204>
                                /* we ran out of bits, what do we do? */
                                if (scale) {
 8005c82:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d100      	bne.n	8005c8a <minmea_scan+0x202>
 8005c88:	e26f      	b.n	800616a <minmea_scan+0x6e2>
                                    /* truncate extra precision */
                                    break;
 8005c8a:	e032      	b.n	8005cf2 <minmea_scan+0x26a>
                                } else {
                                    /* integer overflow. bail out. */
                                    goto parse_error;
                                }
                            }
                            value = (10 * value) + digit;
 8005c8c:	2180      	movs	r1, #128	@ 0x80
 8005c8e:	187b      	adds	r3, r7, r1
 8005c90:	681a      	ldr	r2, [r3, #0]
 8005c92:	0013      	movs	r3, r2
 8005c94:	009b      	lsls	r3, r3, #2
 8005c96:	189b      	adds	r3, r3, r2
 8005c98:	005b      	lsls	r3, r3, #1
 8005c9a:	001a      	movs	r2, r3
 8005c9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c9e:	189b      	adds	r3, r3, r2
 8005ca0:	187a      	adds	r2, r7, r1
 8005ca2:	6013      	str	r3, [r2, #0]
                            if (scale)
 8005ca4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d013      	beq.n	8005cd2 <minmea_scan+0x24a>
                                scale *= 10;
 8005caa:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8005cac:	0013      	movs	r3, r2
 8005cae:	009b      	lsls	r3, r3, #2
 8005cb0:	189b      	adds	r3, r3, r2
 8005cb2:	005b      	lsls	r3, r3, #1
 8005cb4:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005cb6:	e00c      	b.n	8005cd2 <minmea_scan+0x24a>
                        } else if (*field == '.' && scale == 0) {
 8005cb8:	2390      	movs	r3, #144	@ 0x90
 8005cba:	18fb      	adds	r3, r7, r3
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	781b      	ldrb	r3, [r3, #0]
 8005cc0:	2b2e      	cmp	r3, #46	@ 0x2e
 8005cc2:	d000      	beq.n	8005cc6 <minmea_scan+0x23e>
 8005cc4:	e253      	b.n	800616e <minmea_scan+0x6e6>
 8005cc6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d000      	beq.n	8005cce <minmea_scan+0x246>
 8005ccc:	e24f      	b.n	800616e <minmea_scan+0x6e6>
                            scale = 1;
 8005cce:	2301      	movs	r3, #1
 8005cd0:	67fb      	str	r3, [r7, #124]	@ 0x7c
                        } else {
                            goto parse_error;
                        }
                        field++;
 8005cd2:	2290      	movs	r2, #144	@ 0x90
 8005cd4:	18bb      	adds	r3, r7, r2
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	3301      	adds	r3, #1
 8005cda:	18ba      	adds	r2, r7, r2
 8005cdc:	6013      	str	r3, [r2, #0]
                    while (minmea_isfield(*field)) {
 8005cde:	2390      	movs	r3, #144	@ 0x90
 8005ce0:	18fb      	adds	r3, r7, r3
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	781b      	ldrb	r3, [r3, #0]
 8005ce6:	0018      	movs	r0, r3
 8005ce8:	f7ff fea8 	bl	8005a3c <minmea_isfield>
 8005cec:	1e03      	subs	r3, r0, #0
 8005cee:	d000      	beq.n	8005cf2 <minmea_scan+0x26a>
 8005cf0:	e777      	b.n	8005be2 <minmea_scan+0x15a>
                    }
                }

                if ((sign || scale) && value == -1)
 8005cf2:	2384      	movs	r3, #132	@ 0x84
 8005cf4:	18fb      	adds	r3, r7, r3
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	d102      	bne.n	8005d02 <minmea_scan+0x27a>
 8005cfc:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	d005      	beq.n	8005d0e <minmea_scan+0x286>
 8005d02:	2380      	movs	r3, #128	@ 0x80
 8005d04:	18fb      	adds	r3, r7, r3
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	3301      	adds	r3, #1
 8005d0a:	d100      	bne.n	8005d0e <minmea_scan+0x286>
 8005d0c:	e231      	b.n	8006172 <minmea_scan+0x6ea>
                    goto parse_error;

                if (value == -1) {
 8005d0e:	2280      	movs	r2, #128	@ 0x80
 8005d10:	18bb      	adds	r3, r7, r2
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	3301      	adds	r3, #1
 8005d16:	d105      	bne.n	8005d24 <minmea_scan+0x29c>
                    /* No digits were scanned. */
                    value = 0;
 8005d18:	2300      	movs	r3, #0
 8005d1a:	18ba      	adds	r2, r7, r2
 8005d1c:	6013      	str	r3, [r2, #0]
                    scale = 0;
 8005d1e:	2300      	movs	r3, #0
 8005d20:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005d22:	e004      	b.n	8005d2e <minmea_scan+0x2a6>
                } else if (scale == 0) {
 8005d24:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d101      	bne.n	8005d2e <minmea_scan+0x2a6>
                    /* No decimal point. */
                    scale = 1;
 8005d2a:	2301      	movs	r3, #1
 8005d2c:	67fb      	str	r3, [r7, #124]	@ 0x7c
                }
                if (sign)
 8005d2e:	2284      	movs	r2, #132	@ 0x84
 8005d30:	18bb      	adds	r3, r7, r2
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d007      	beq.n	8005d48 <minmea_scan+0x2c0>
                    value *= sign;
 8005d38:	2180      	movs	r1, #128	@ 0x80
 8005d3a:	187b      	adds	r3, r7, r1
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	18ba      	adds	r2, r7, r2
 8005d40:	6812      	ldr	r2, [r2, #0]
 8005d42:	4353      	muls	r3, r2
 8005d44:	187a      	adds	r2, r7, r1
 8005d46:	6013      	str	r3, [r2, #0]

                *va_arg(ap, struct minmea_float *) = (struct minmea_float) {value, scale};
 8005d48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d4a:	1d1a      	adds	r2, r3, #4
 8005d4c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	2280      	movs	r2, #128	@ 0x80
 8005d52:	18ba      	adds	r2, r7, r2
 8005d54:	6812      	ldr	r2, [r2, #0]
 8005d56:	601a      	str	r2, [r3, #0]
 8005d58:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8005d5a:	605a      	str	r2, [r3, #4]
            } break;
 8005d5c:	e1d6      	b.n	800610c <minmea_scan+0x684>

            case 'i': { // Integer value, default 0 (int).
                int value = 0;
 8005d5e:	2300      	movs	r3, #0
 8005d60:	67bb      	str	r3, [r7, #120]	@ 0x78

                if (field) {
 8005d62:	2290      	movs	r2, #144	@ 0x90
 8005d64:	18bb      	adds	r3, r7, r2
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d011      	beq.n	8005d90 <minmea_scan+0x308>
                    char *endptr;
                    value = strtol(field, &endptr, 10);
 8005d6c:	2320      	movs	r3, #32
 8005d6e:	18f9      	adds	r1, r7, r3
 8005d70:	18bb      	adds	r3, r7, r2
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	220a      	movs	r2, #10
 8005d76:	0018      	movs	r0, r3
 8005d78:	f007 f8b8 	bl	800ceec <strtol>
 8005d7c:	0003      	movs	r3, r0
 8005d7e:	67bb      	str	r3, [r7, #120]	@ 0x78
                    if (minmea_isfield(*endptr))
 8005d80:	6a3b      	ldr	r3, [r7, #32]
 8005d82:	781b      	ldrb	r3, [r3, #0]
 8005d84:	0018      	movs	r0, r3
 8005d86:	f7ff fe59 	bl	8005a3c <minmea_isfield>
 8005d8a:	1e03      	subs	r3, r0, #0
 8005d8c:	d000      	beq.n	8005d90 <minmea_scan+0x308>
 8005d8e:	e1f2      	b.n	8006176 <minmea_scan+0x6ee>
                        goto parse_error;
                }

                *va_arg(ap, int *) = value;
 8005d90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d92:	1d1a      	adds	r2, r3, #4
 8005d94:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8005d9a:	601a      	str	r2, [r3, #0]
            } break;
 8005d9c:	e1b6      	b.n	800610c <minmea_scan+0x684>

            case 's': { // String value (char *).
                char *buf = va_arg(ap, char *);
 8005d9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005da0:	1d1a      	adds	r2, r3, #4
 8005da2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	677b      	str	r3, [r7, #116]	@ 0x74

                if (field) {
 8005da8:	2390      	movs	r3, #144	@ 0x90
 8005daa:	18fb      	adds	r3, r7, r3
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d014      	beq.n	8005ddc <minmea_scan+0x354>
                    while (minmea_isfield(*field))
 8005db2:	e00a      	b.n	8005dca <minmea_scan+0x342>
                        *buf++ = *field++;
 8005db4:	2190      	movs	r1, #144	@ 0x90
 8005db6:	187b      	adds	r3, r7, r1
 8005db8:	681a      	ldr	r2, [r3, #0]
 8005dba:	1c53      	adds	r3, r2, #1
 8005dbc:	1879      	adds	r1, r7, r1
 8005dbe:	600b      	str	r3, [r1, #0]
 8005dc0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005dc2:	1c59      	adds	r1, r3, #1
 8005dc4:	6779      	str	r1, [r7, #116]	@ 0x74
 8005dc6:	7812      	ldrb	r2, [r2, #0]
 8005dc8:	701a      	strb	r2, [r3, #0]
                    while (minmea_isfield(*field))
 8005dca:	2390      	movs	r3, #144	@ 0x90
 8005dcc:	18fb      	adds	r3, r7, r3
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	781b      	ldrb	r3, [r3, #0]
 8005dd2:	0018      	movs	r0, r3
 8005dd4:	f7ff fe32 	bl	8005a3c <minmea_isfield>
 8005dd8:	1e03      	subs	r3, r0, #0
 8005dda:	d1eb      	bne.n	8005db4 <minmea_scan+0x32c>
                }

                *buf = '\0';
 8005ddc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005dde:	2200      	movs	r2, #0
 8005de0:	701a      	strb	r2, [r3, #0]
            } break;
 8005de2:	e193      	b.n	800610c <minmea_scan+0x684>

            case 't': { // NMEA talker+sentence identifier (char *).
                // This field is always mandatory.
                if (!field)
 8005de4:	2290      	movs	r2, #144	@ 0x90
 8005de6:	18bb      	adds	r3, r7, r2
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d100      	bne.n	8005df0 <minmea_scan+0x368>
 8005dee:	e1c4      	b.n	800617a <minmea_scan+0x6f2>
                    goto parse_error;

                if (field[0] != '$')
 8005df0:	18bb      	adds	r3, r7, r2
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	781b      	ldrb	r3, [r3, #0]
 8005df6:	2b24      	cmp	r3, #36	@ 0x24
 8005df8:	d000      	beq.n	8005dfc <minmea_scan+0x374>
 8005dfa:	e1c0      	b.n	800617e <minmea_scan+0x6f6>
                    goto parse_error;
                for (int i=0; i<5; i++)
 8005dfc:	2300      	movs	r3, #0
 8005dfe:	673b      	str	r3, [r7, #112]	@ 0x70
 8005e00:	e01c      	b.n	8005e3c <minmea_scan+0x3b4>
 8005e02:	46c0      	nop			@ (mov r8, r8)
 8005e04:	080101fc 	.word	0x080101fc
 8005e08:	080104c0 	.word	0x080104c0
 8005e0c:	7fffffff 	.word	0x7fffffff
                    if (!minmea_isfield(field[1+i]))
 8005e10:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005e12:	3301      	adds	r3, #1
 8005e14:	001a      	movs	r2, r3
 8005e16:	2390      	movs	r3, #144	@ 0x90
 8005e18:	18fb      	adds	r3, r7, r3
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	189b      	adds	r3, r3, r2
 8005e1e:	781b      	ldrb	r3, [r3, #0]
 8005e20:	0018      	movs	r0, r3
 8005e22:	f7ff fe0b 	bl	8005a3c <minmea_isfield>
 8005e26:	0003      	movs	r3, r0
 8005e28:	001a      	movs	r2, r3
 8005e2a:	2301      	movs	r3, #1
 8005e2c:	4053      	eors	r3, r2
 8005e2e:	b2db      	uxtb	r3, r3
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d000      	beq.n	8005e36 <minmea_scan+0x3ae>
 8005e34:	e1a5      	b.n	8006182 <minmea_scan+0x6fa>
                for (int i=0; i<5; i++)
 8005e36:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005e38:	3301      	adds	r3, #1
 8005e3a:	673b      	str	r3, [r7, #112]	@ 0x70
 8005e3c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005e3e:	2b04      	cmp	r3, #4
 8005e40:	dde6      	ble.n	8005e10 <minmea_scan+0x388>
                        goto parse_error;

                char *buf = va_arg(ap, char *);
 8005e42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e44:	1d1a      	adds	r2, r3, #4
 8005e46:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
                memcpy(buf, field+1, 5);
 8005e4c:	2390      	movs	r3, #144	@ 0x90
 8005e4e:	18fb      	adds	r3, r7, r3
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	1c59      	adds	r1, r3, #1
 8005e54:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005e56:	2205      	movs	r2, #5
 8005e58:	0018      	movs	r0, r3
 8005e5a:	f007 fac8 	bl	800d3ee <memcpy>
                buf[5] = '\0';
 8005e5e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005e60:	3305      	adds	r3, #5
 8005e62:	2200      	movs	r2, #0
 8005e64:	701a      	strb	r2, [r3, #0]
            } break;
 8005e66:	e151      	b.n	800610c <minmea_scan+0x684>

            case 'D': { // Date (int, int, int), -1 if empty.
                struct minmea_date *date = va_arg(ap, struct minmea_date *);
 8005e68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e6a:	1d1a      	adds	r2, r3, #4
 8005e6c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	633b      	str	r3, [r7, #48]	@ 0x30

                int d = -1, m = -1, y = -1;
 8005e72:	2301      	movs	r3, #1
 8005e74:	425b      	negs	r3, r3
 8005e76:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005e78:	2301      	movs	r3, #1
 8005e7a:	425b      	negs	r3, r3
 8005e7c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005e7e:	2301      	movs	r3, #1
 8005e80:	425b      	negs	r3, r3
 8005e82:	667b      	str	r3, [r7, #100]	@ 0x64

                if (field && minmea_isfield(*field)) {
 8005e84:	2290      	movs	r2, #144	@ 0x90
 8005e86:	18bb      	adds	r3, r7, r2
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d067      	beq.n	8005f5e <minmea_scan+0x4d6>
 8005e8e:	18bb      	adds	r3, r7, r2
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	781b      	ldrb	r3, [r3, #0]
 8005e94:	0018      	movs	r0, r3
 8005e96:	f7ff fdd1 	bl	8005a3c <minmea_isfield>
 8005e9a:	1e03      	subs	r3, r0, #0
 8005e9c:	d05f      	beq.n	8005f5e <minmea_scan+0x4d6>
                    // Always six digits.
                    for (int i=0; i<6; i++)
 8005e9e:	2300      	movs	r3, #0
 8005ea0:	663b      	str	r3, [r7, #96]	@ 0x60
 8005ea2:	e011      	b.n	8005ec8 <minmea_scan+0x440>
                        if (!isdigit((unsigned char) field[i]))
 8005ea4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005ea6:	2290      	movs	r2, #144	@ 0x90
 8005ea8:	18ba      	adds	r2, r7, r2
 8005eaa:	6812      	ldr	r2, [r2, #0]
 8005eac:	18d3      	adds	r3, r2, r3
 8005eae:	781b      	ldrb	r3, [r3, #0]
 8005eb0:	1c5a      	adds	r2, r3, #1
 8005eb2:	4bbb      	ldr	r3, [pc, #748]	@ (80061a0 <minmea_scan+0x718>)
 8005eb4:	18d3      	adds	r3, r2, r3
 8005eb6:	781b      	ldrb	r3, [r3, #0]
 8005eb8:	001a      	movs	r2, r3
 8005eba:	2304      	movs	r3, #4
 8005ebc:	4013      	ands	r3, r2
 8005ebe:	d100      	bne.n	8005ec2 <minmea_scan+0x43a>
 8005ec0:	e161      	b.n	8006186 <minmea_scan+0x6fe>
                    for (int i=0; i<6; i++)
 8005ec2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005ec4:	3301      	adds	r3, #1
 8005ec6:	663b      	str	r3, [r7, #96]	@ 0x60
 8005ec8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005eca:	2b05      	cmp	r3, #5
 8005ecc:	ddea      	ble.n	8005ea4 <minmea_scan+0x41c>
                            goto parse_error;

                    d = strtol((char[]) {field[0], field[1], '\0'}, NULL, 10);
 8005ece:	2490      	movs	r4, #144	@ 0x90
 8005ed0:	193b      	adds	r3, r7, r4
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	781a      	ldrb	r2, [r3, #0]
 8005ed6:	211c      	movs	r1, #28
 8005ed8:	187b      	adds	r3, r7, r1
 8005eda:	701a      	strb	r2, [r3, #0]
 8005edc:	193b      	adds	r3, r7, r4
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	3301      	adds	r3, #1
 8005ee2:	781a      	ldrb	r2, [r3, #0]
 8005ee4:	187b      	adds	r3, r7, r1
 8005ee6:	705a      	strb	r2, [r3, #1]
 8005ee8:	187b      	adds	r3, r7, r1
 8005eea:	2200      	movs	r2, #0
 8005eec:	709a      	strb	r2, [r3, #2]
 8005eee:	187b      	adds	r3, r7, r1
 8005ef0:	220a      	movs	r2, #10
 8005ef2:	2100      	movs	r1, #0
 8005ef4:	0018      	movs	r0, r3
 8005ef6:	f006 fff9 	bl	800ceec <strtol>
 8005efa:	0003      	movs	r3, r0
 8005efc:	66fb      	str	r3, [r7, #108]	@ 0x6c
                    m = strtol((char[]) {field[2], field[3], '\0'}, NULL, 10);
 8005efe:	193b      	adds	r3, r7, r4
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	3302      	adds	r3, #2
 8005f04:	781a      	ldrb	r2, [r3, #0]
 8005f06:	2118      	movs	r1, #24
 8005f08:	187b      	adds	r3, r7, r1
 8005f0a:	701a      	strb	r2, [r3, #0]
 8005f0c:	193b      	adds	r3, r7, r4
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	3303      	adds	r3, #3
 8005f12:	781a      	ldrb	r2, [r3, #0]
 8005f14:	187b      	adds	r3, r7, r1
 8005f16:	705a      	strb	r2, [r3, #1]
 8005f18:	187b      	adds	r3, r7, r1
 8005f1a:	2200      	movs	r2, #0
 8005f1c:	709a      	strb	r2, [r3, #2]
 8005f1e:	187b      	adds	r3, r7, r1
 8005f20:	220a      	movs	r2, #10
 8005f22:	2100      	movs	r1, #0
 8005f24:	0018      	movs	r0, r3
 8005f26:	f006 ffe1 	bl	800ceec <strtol>
 8005f2a:	0003      	movs	r3, r0
 8005f2c:	66bb      	str	r3, [r7, #104]	@ 0x68
                    y = strtol((char[]) {field[4], field[5], '\0'}, NULL, 10);
 8005f2e:	193b      	adds	r3, r7, r4
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	3304      	adds	r3, #4
 8005f34:	781a      	ldrb	r2, [r3, #0]
 8005f36:	2114      	movs	r1, #20
 8005f38:	187b      	adds	r3, r7, r1
 8005f3a:	701a      	strb	r2, [r3, #0]
 8005f3c:	193b      	adds	r3, r7, r4
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	3305      	adds	r3, #5
 8005f42:	781a      	ldrb	r2, [r3, #0]
 8005f44:	187b      	adds	r3, r7, r1
 8005f46:	705a      	strb	r2, [r3, #1]
 8005f48:	187b      	adds	r3, r7, r1
 8005f4a:	2200      	movs	r2, #0
 8005f4c:	709a      	strb	r2, [r3, #2]
 8005f4e:	187b      	adds	r3, r7, r1
 8005f50:	220a      	movs	r2, #10
 8005f52:	2100      	movs	r1, #0
 8005f54:	0018      	movs	r0, r3
 8005f56:	f006 ffc9 	bl	800ceec <strtol>
 8005f5a:	0003      	movs	r3, r0
 8005f5c:	667b      	str	r3, [r7, #100]	@ 0x64
                }

                date->day = d;
 8005f5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f60:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005f62:	601a      	str	r2, [r3, #0]
                date->month = m;
 8005f64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f66:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8005f68:	605a      	str	r2, [r3, #4]
                date->year = y;
 8005f6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f6c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8005f6e:	609a      	str	r2, [r3, #8]
            } break;
 8005f70:	e0cc      	b.n	800610c <minmea_scan+0x684>

            case 'T': { // Time (int, int, int, int), -1 if empty.
                struct minmea_time *time = va_arg(ap, struct minmea_time *);
 8005f72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f74:	1d1a      	adds	r2, r3, #4
 8005f76:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	637b      	str	r3, [r7, #52]	@ 0x34

                int h = -1, i = -1, s = -1, u = -1;
 8005f7c:	2301      	movs	r3, #1
 8005f7e:	425b      	negs	r3, r3
 8005f80:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005f82:	2301      	movs	r3, #1
 8005f84:	425b      	negs	r3, r3
 8005f86:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005f88:	2301      	movs	r3, #1
 8005f8a:	425b      	negs	r3, r3
 8005f8c:	657b      	str	r3, [r7, #84]	@ 0x54
 8005f8e:	2301      	movs	r3, #1
 8005f90:	425b      	negs	r3, r3
 8005f92:	653b      	str	r3, [r7, #80]	@ 0x50

                if (field && minmea_isfield(*field)) {
 8005f94:	2290      	movs	r2, #144	@ 0x90
 8005f96:	18bb      	adds	r3, r7, r2
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d100      	bne.n	8005fa0 <minmea_scan+0x518>
 8005f9e:	e0a7      	b.n	80060f0 <minmea_scan+0x668>
 8005fa0:	18bb      	adds	r3, r7, r2
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	781b      	ldrb	r3, [r3, #0]
 8005fa6:	0018      	movs	r0, r3
 8005fa8:	f7ff fd48 	bl	8005a3c <minmea_isfield>
 8005fac:	1e03      	subs	r3, r0, #0
 8005fae:	d100      	bne.n	8005fb2 <minmea_scan+0x52a>
 8005fb0:	e09e      	b.n	80060f0 <minmea_scan+0x668>
                    // Minimum required: integer time.
                    for (int i=0; i<6; i++)
 8005fb2:	2300      	movs	r3, #0
 8005fb4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005fb6:	e011      	b.n	8005fdc <minmea_scan+0x554>
                        if (!isdigit((unsigned char) field[i]))
 8005fb8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005fba:	2290      	movs	r2, #144	@ 0x90
 8005fbc:	18ba      	adds	r2, r7, r2
 8005fbe:	6812      	ldr	r2, [r2, #0]
 8005fc0:	18d3      	adds	r3, r2, r3
 8005fc2:	781b      	ldrb	r3, [r3, #0]
 8005fc4:	1c5a      	adds	r2, r3, #1
 8005fc6:	4b76      	ldr	r3, [pc, #472]	@ (80061a0 <minmea_scan+0x718>)
 8005fc8:	18d3      	adds	r3, r2, r3
 8005fca:	781b      	ldrb	r3, [r3, #0]
 8005fcc:	001a      	movs	r2, r3
 8005fce:	2304      	movs	r3, #4
 8005fd0:	4013      	ands	r3, r2
 8005fd2:	d100      	bne.n	8005fd6 <minmea_scan+0x54e>
 8005fd4:	e0d9      	b.n	800618a <minmea_scan+0x702>
                    for (int i=0; i<6; i++)
 8005fd6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005fd8:	3301      	adds	r3, #1
 8005fda:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005fdc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005fde:	2b05      	cmp	r3, #5
 8005fe0:	ddea      	ble.n	8005fb8 <minmea_scan+0x530>
                            goto parse_error;

                    h = strtol((char[]) {field[0], field[1], '\0'}, NULL, 10);
 8005fe2:	2490      	movs	r4, #144	@ 0x90
 8005fe4:	193b      	adds	r3, r7, r4
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	781a      	ldrb	r2, [r3, #0]
 8005fea:	2110      	movs	r1, #16
 8005fec:	187b      	adds	r3, r7, r1
 8005fee:	701a      	strb	r2, [r3, #0]
 8005ff0:	193b      	adds	r3, r7, r4
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	3301      	adds	r3, #1
 8005ff6:	781a      	ldrb	r2, [r3, #0]
 8005ff8:	187b      	adds	r3, r7, r1
 8005ffa:	705a      	strb	r2, [r3, #1]
 8005ffc:	187b      	adds	r3, r7, r1
 8005ffe:	2200      	movs	r2, #0
 8006000:	709a      	strb	r2, [r3, #2]
 8006002:	187b      	adds	r3, r7, r1
 8006004:	220a      	movs	r2, #10
 8006006:	2100      	movs	r1, #0
 8006008:	0018      	movs	r0, r3
 800600a:	f006 ff6f 	bl	800ceec <strtol>
 800600e:	0003      	movs	r3, r0
 8006010:	65fb      	str	r3, [r7, #92]	@ 0x5c
                    i = strtol((char[]) {field[2], field[3], '\0'}, NULL, 10);
 8006012:	193b      	adds	r3, r7, r4
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	3302      	adds	r3, #2
 8006018:	781a      	ldrb	r2, [r3, #0]
 800601a:	210c      	movs	r1, #12
 800601c:	187b      	adds	r3, r7, r1
 800601e:	701a      	strb	r2, [r3, #0]
 8006020:	193b      	adds	r3, r7, r4
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	3303      	adds	r3, #3
 8006026:	781a      	ldrb	r2, [r3, #0]
 8006028:	187b      	adds	r3, r7, r1
 800602a:	705a      	strb	r2, [r3, #1]
 800602c:	187b      	adds	r3, r7, r1
 800602e:	2200      	movs	r2, #0
 8006030:	709a      	strb	r2, [r3, #2]
 8006032:	187b      	adds	r3, r7, r1
 8006034:	220a      	movs	r2, #10
 8006036:	2100      	movs	r1, #0
 8006038:	0018      	movs	r0, r3
 800603a:	f006 ff57 	bl	800ceec <strtol>
 800603e:	0003      	movs	r3, r0
 8006040:	65bb      	str	r3, [r7, #88]	@ 0x58
                    s = strtol((char[]) {field[4], field[5], '\0'}, NULL, 10);
 8006042:	193b      	adds	r3, r7, r4
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	3304      	adds	r3, #4
 8006048:	781a      	ldrb	r2, [r3, #0]
 800604a:	2108      	movs	r1, #8
 800604c:	187b      	adds	r3, r7, r1
 800604e:	701a      	strb	r2, [r3, #0]
 8006050:	193b      	adds	r3, r7, r4
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	3305      	adds	r3, #5
 8006056:	781a      	ldrb	r2, [r3, #0]
 8006058:	187b      	adds	r3, r7, r1
 800605a:	705a      	strb	r2, [r3, #1]
 800605c:	187b      	adds	r3, r7, r1
 800605e:	2200      	movs	r2, #0
 8006060:	709a      	strb	r2, [r3, #2]
 8006062:	187b      	adds	r3, r7, r1
 8006064:	220a      	movs	r2, #10
 8006066:	2100      	movs	r1, #0
 8006068:	0018      	movs	r0, r3
 800606a:	f006 ff3f 	bl	800ceec <strtol>
 800606e:	0003      	movs	r3, r0
 8006070:	657b      	str	r3, [r7, #84]	@ 0x54
                    field += 6;
 8006072:	193b      	adds	r3, r7, r4
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	3306      	adds	r3, #6
 8006078:	193a      	adds	r2, r7, r4
 800607a:	6013      	str	r3, [r2, #0]

                    // Extra: fractional time. Saved as microseconds.
                    if (*field++ == '.') {
 800607c:	193b      	adds	r3, r7, r4
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	1c5a      	adds	r2, r3, #1
 8006082:	1939      	adds	r1, r7, r4
 8006084:	600a      	str	r2, [r1, #0]
 8006086:	781b      	ldrb	r3, [r3, #0]
 8006088:	2b2e      	cmp	r3, #46	@ 0x2e
 800608a:	d12f      	bne.n	80060ec <minmea_scan+0x664>
                        int value = 0;
 800608c:	2300      	movs	r3, #0
 800608e:	64bb      	str	r3, [r7, #72]	@ 0x48
                        int scale = 1000000;
 8006090:	4b44      	ldr	r3, [pc, #272]	@ (80061a4 <minmea_scan+0x71c>)
 8006092:	647b      	str	r3, [r7, #68]	@ 0x44
                        while (isdigit((unsigned char) *field) && scale > 1) {
 8006094:	e016      	b.n	80060c4 <minmea_scan+0x63c>
                            value = (value * 10) + (*field++ - '0');
 8006096:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006098:	0013      	movs	r3, r2
 800609a:	009b      	lsls	r3, r3, #2
 800609c:	189b      	adds	r3, r3, r2
 800609e:	005b      	lsls	r3, r3, #1
 80060a0:	0019      	movs	r1, r3
 80060a2:	2090      	movs	r0, #144	@ 0x90
 80060a4:	183b      	adds	r3, r7, r0
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	1c5a      	adds	r2, r3, #1
 80060aa:	1838      	adds	r0, r7, r0
 80060ac:	6002      	str	r2, [r0, #0]
 80060ae:	781b      	ldrb	r3, [r3, #0]
 80060b0:	3b30      	subs	r3, #48	@ 0x30
 80060b2:	18cb      	adds	r3, r1, r3
 80060b4:	64bb      	str	r3, [r7, #72]	@ 0x48
                            scale /= 10;
 80060b6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80060b8:	210a      	movs	r1, #10
 80060ba:	0018      	movs	r0, r3
 80060bc:	f7fa f8d2 	bl	8000264 <__divsi3>
 80060c0:	0003      	movs	r3, r0
 80060c2:	647b      	str	r3, [r7, #68]	@ 0x44
                        while (isdigit((unsigned char) *field) && scale > 1) {
 80060c4:	2390      	movs	r3, #144	@ 0x90
 80060c6:	18fb      	adds	r3, r7, r3
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	781b      	ldrb	r3, [r3, #0]
 80060cc:	1c5a      	adds	r2, r3, #1
 80060ce:	4b34      	ldr	r3, [pc, #208]	@ (80061a0 <minmea_scan+0x718>)
 80060d0:	18d3      	adds	r3, r2, r3
 80060d2:	781b      	ldrb	r3, [r3, #0]
 80060d4:	001a      	movs	r2, r3
 80060d6:	2304      	movs	r3, #4
 80060d8:	4013      	ands	r3, r2
 80060da:	d002      	beq.n	80060e2 <minmea_scan+0x65a>
 80060dc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80060de:	2b01      	cmp	r3, #1
 80060e0:	dcd9      	bgt.n	8006096 <minmea_scan+0x60e>
                        }
                        u = value * scale;
 80060e2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80060e4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80060e6:	4353      	muls	r3, r2
 80060e8:	653b      	str	r3, [r7, #80]	@ 0x50
 80060ea:	e001      	b.n	80060f0 <minmea_scan+0x668>
                    } else {
                        u = 0;
 80060ec:	2300      	movs	r3, #0
 80060ee:	653b      	str	r3, [r7, #80]	@ 0x50
                    }
                }

                time->hours = h;
 80060f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80060f2:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80060f4:	601a      	str	r2, [r3, #0]
                time->minutes = i;
 80060f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80060f8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80060fa:	605a      	str	r2, [r3, #4]
                time->seconds = s;
 80060fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80060fe:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006100:	609a      	str	r2, [r3, #8]
                time->microseconds = u;
 8006102:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006104:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8006106:	60da      	str	r2, [r3, #12]
            } break;
 8006108:	e000      	b.n	800610c <minmea_scan+0x684>

            case '_': { // Ignore the field.
            } break;
 800610a:	46c0      	nop			@ (mov r8, r8)
            default: { // Unknown.
                goto parse_error;
            } break;
        }

        next_field();
 800610c:	e002      	b.n	8006114 <minmea_scan+0x68c>
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	3301      	adds	r3, #1
 8006112:	607b      	str	r3, [r7, #4]
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	781b      	ldrb	r3, [r3, #0]
 8006118:	0018      	movs	r0, r3
 800611a:	f7ff fc8f 	bl	8005a3c <minmea_isfield>
 800611e:	1e03      	subs	r3, r0, #0
 8006120:	d1f5      	bne.n	800610e <minmea_scan+0x686>
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	781b      	ldrb	r3, [r3, #0]
 8006126:	2b2c      	cmp	r3, #44	@ 0x2c
 8006128:	d107      	bne.n	800613a <minmea_scan+0x6b2>
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	3301      	adds	r3, #1
 800612e:	607b      	str	r3, [r7, #4]
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	2290      	movs	r2, #144	@ 0x90
 8006134:	18ba      	adds	r2, r7, r2
 8006136:	6013      	str	r3, [r2, #0]
 8006138:	e003      	b.n	8006142 <minmea_scan+0x6ba>
 800613a:	2300      	movs	r3, #0
 800613c:	2290      	movs	r2, #144	@ 0x90
 800613e:	18ba      	adds	r2, r7, r2
 8006140:	6013      	str	r3, [r2, #0]
    while (*format) {
 8006142:	23a4      	movs	r3, #164	@ 0xa4
 8006144:	2208      	movs	r2, #8
 8006146:	189b      	adds	r3, r3, r2
 8006148:	19db      	adds	r3, r3, r7
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	781b      	ldrb	r3, [r3, #0]
 800614e:	2b00      	cmp	r3, #0
 8006150:	d000      	beq.n	8006154 <minmea_scan+0x6cc>
 8006152:	e4b0      	b.n	8005ab6 <minmea_scan+0x2e>
    }

    result = true;
 8006154:	2397      	movs	r3, #151	@ 0x97
 8006156:	18fb      	adds	r3, r7, r3
 8006158:	2201      	movs	r2, #1
 800615a:	701a      	strb	r2, [r3, #0]
 800615c:	e016      	b.n	800618c <minmea_scan+0x704>
            goto parse_error;
 800615e:	46c0      	nop			@ (mov r8, r8)
 8006160:	e014      	b.n	800618c <minmea_scan+0x704>
                goto parse_error;
 8006162:	46c0      	nop			@ (mov r8, r8)
 8006164:	e012      	b.n	800618c <minmea_scan+0x704>
                            goto parse_error;
 8006166:	46c0      	nop			@ (mov r8, r8)
 8006168:	e010      	b.n	800618c <minmea_scan+0x704>
                                    goto parse_error;
 800616a:	46c0      	nop			@ (mov r8, r8)
 800616c:	e00e      	b.n	800618c <minmea_scan+0x704>
                            goto parse_error;
 800616e:	46c0      	nop			@ (mov r8, r8)
 8006170:	e00c      	b.n	800618c <minmea_scan+0x704>
                    goto parse_error;
 8006172:	46c0      	nop			@ (mov r8, r8)
 8006174:	e00a      	b.n	800618c <minmea_scan+0x704>
                        goto parse_error;
 8006176:	46c0      	nop			@ (mov r8, r8)
 8006178:	e008      	b.n	800618c <minmea_scan+0x704>
                    goto parse_error;
 800617a:	46c0      	nop			@ (mov r8, r8)
 800617c:	e006      	b.n	800618c <minmea_scan+0x704>
                    goto parse_error;
 800617e:	46c0      	nop			@ (mov r8, r8)
 8006180:	e004      	b.n	800618c <minmea_scan+0x704>
                        goto parse_error;
 8006182:	46c0      	nop			@ (mov r8, r8)
 8006184:	e002      	b.n	800618c <minmea_scan+0x704>
                            goto parse_error;
 8006186:	46c0      	nop			@ (mov r8, r8)
 8006188:	e000      	b.n	800618c <minmea_scan+0x704>
                            goto parse_error;
 800618a:	46c0      	nop			@ (mov r8, r8)

parse_error:
    va_end(ap);
    return result;
 800618c:	2397      	movs	r3, #151	@ 0x97
 800618e:	18fb      	adds	r3, r7, r3
 8006190:	781b      	ldrb	r3, [r3, #0]
}
 8006192:	0018      	movs	r0, r3
 8006194:	46bd      	mov	sp, r7
 8006196:	b027      	add	sp, #156	@ 0x9c
 8006198:	bcb0      	pop	{r4, r5, r7}
 800619a:	bc08      	pop	{r3}
 800619c:	b003      	add	sp, #12
 800619e:	4718      	bx	r3
 80061a0:	080104c0 	.word	0x080104c0
 80061a4:	000f4240 	.word	0x000f4240

080061a8 <minmea_parse_gga>:

    return true;
}

bool minmea_parse_gga(struct minmea_sentence_gga *frame, const char *sentence)
{
 80061a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80061aa:	46de      	mov	lr, fp
 80061ac:	4657      	mov	r7, sl
 80061ae:	464e      	mov	r6, r9
 80061b0:	4645      	mov	r5, r8
 80061b2:	b5e0      	push	{r5, r6, r7, lr}
 80061b4:	b097      	sub	sp, #92	@ 0x5c
 80061b6:	af0c      	add	r7, sp, #48	@ 0x30
 80061b8:	6178      	str	r0, [r7, #20]
 80061ba:	6139      	str	r1, [r7, #16]
    // $GPGGA,123519,4807.038,N,01131.000,E,1,08,0.9,545.4,M,46.9,M,,*47
    char type[6];
    int latitude_direction;
    int longitude_direction;

    if (!minmea_scan(sentence, "tTfdfdiiffcfci_",
 80061bc:	697b      	ldr	r3, [r7, #20]
 80061be:	60fb      	str	r3, [r7, #12]
 80061c0:	697b      	ldr	r3, [r7, #20]
 80061c2:	001a      	movs	r2, r3
 80061c4:	3210      	adds	r2, #16
 80061c6:	697b      	ldr	r3, [r7, #20]
 80061c8:	0019      	movs	r1, r3
 80061ca:	3118      	adds	r1, #24
 80061cc:	697b      	ldr	r3, [r7, #20]
 80061ce:	001c      	movs	r4, r3
 80061d0:	3420      	adds	r4, #32
 80061d2:	697b      	ldr	r3, [r7, #20]
 80061d4:	001d      	movs	r5, r3
 80061d6:	3524      	adds	r5, #36	@ 0x24
 80061d8:	697b      	ldr	r3, [r7, #20]
 80061da:	001e      	movs	r6, r3
 80061dc:	3628      	adds	r6, #40	@ 0x28
 80061de:	697b      	ldr	r3, [r7, #20]
 80061e0:	2030      	movs	r0, #48	@ 0x30
 80061e2:	4684      	mov	ip, r0
 80061e4:	449c      	add	ip, r3
 80061e6:	4663      	mov	r3, ip
 80061e8:	607b      	str	r3, [r7, #4]
 80061ea:	697b      	ldr	r3, [r7, #20]
 80061ec:	2038      	movs	r0, #56	@ 0x38
 80061ee:	4680      	mov	r8, r0
 80061f0:	4498      	add	r8, r3
 80061f2:	4643      	mov	r3, r8
 80061f4:	603b      	str	r3, [r7, #0]
 80061f6:	697b      	ldr	r3, [r7, #20]
 80061f8:	203c      	movs	r0, #60	@ 0x3c
 80061fa:	4681      	mov	r9, r0
 80061fc:	4499      	add	r9, r3
 80061fe:	697b      	ldr	r3, [r7, #20]
 8006200:	2044      	movs	r0, #68	@ 0x44
 8006202:	4682      	mov	sl, r0
 8006204:	449a      	add	sl, r3
 8006206:	697b      	ldr	r3, [r7, #20]
 8006208:	3348      	adds	r3, #72	@ 0x48
 800620a:	2010      	movs	r0, #16
 800620c:	4683      	mov	fp, r0
 800620e:	2008      	movs	r0, #8
 8006210:	4684      	mov	ip, r0
 8006212:	2008      	movs	r0, #8
 8006214:	4680      	mov	r8, r0
 8006216:	44b8      	add	r8, r7
 8006218:	44c4      	add	ip, r8
 800621a:	44e3      	add	fp, ip
 800621c:	4658      	mov	r0, fp
 800621e:	60b8      	str	r0, [r7, #8]
 8006220:	482a      	ldr	r0, [pc, #168]	@ (80062cc <minmea_parse_gga+0x124>)
 8006222:	4683      	mov	fp, r0
 8006224:	6938      	ldr	r0, [r7, #16]
 8006226:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006228:	4653      	mov	r3, sl
 800622a:	930a      	str	r3, [sp, #40]	@ 0x28
 800622c:	464b      	mov	r3, r9
 800622e:	9309      	str	r3, [sp, #36]	@ 0x24
 8006230:	683b      	ldr	r3, [r7, #0]
 8006232:	9308      	str	r3, [sp, #32]
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	9307      	str	r3, [sp, #28]
 8006238:	9606      	str	r6, [sp, #24]
 800623a:	9505      	str	r5, [sp, #20]
 800623c:	9404      	str	r4, [sp, #16]
 800623e:	2408      	movs	r4, #8
 8006240:	2508      	movs	r5, #8
 8006242:	1963      	adds	r3, r4, r5
 8006244:	2408      	movs	r4, #8
 8006246:	46a4      	mov	ip, r4
 8006248:	44bc      	add	ip, r7
 800624a:	4463      	add	r3, ip
 800624c:	9303      	str	r3, [sp, #12]
 800624e:	9102      	str	r1, [sp, #8]
 8006250:	210c      	movs	r1, #12
 8006252:	194b      	adds	r3, r1, r5
 8006254:	2108      	movs	r1, #8
 8006256:	468c      	mov	ip, r1
 8006258:	44bc      	add	ip, r7
 800625a:	4463      	add	r3, ip
 800625c:	9301      	str	r3, [sp, #4]
 800625e:	9200      	str	r2, [sp, #0]
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	68ba      	ldr	r2, [r7, #8]
 8006264:	4659      	mov	r1, fp
 8006266:	f7ff fc0f 	bl	8005a88 <minmea_scan>
 800626a:	0003      	movs	r3, r0
 800626c:	001a      	movs	r2, r3
 800626e:	2301      	movs	r3, #1
 8006270:	4053      	eors	r3, r2
 8006272:	b2db      	uxtb	r3, r3
 8006274:	2b00      	cmp	r3, #0
 8006276:	d001      	beq.n	800627c <minmea_parse_gga+0xd4>
            &frame->satellites_tracked,
            &frame->hdop,
            &frame->altitude, &frame->altitude_units,
            &frame->height, &frame->height_units,
            &frame->dgps_age))
        return false;
 8006278:	2300      	movs	r3, #0
 800627a:	e01d      	b.n	80062b8 <minmea_parse_gga+0x110>
    if (strcmp(type+2, "GGA"))
 800627c:	2310      	movs	r3, #16
 800627e:	2208      	movs	r2, #8
 8006280:	189b      	adds	r3, r3, r2
 8006282:	2208      	movs	r2, #8
 8006284:	4694      	mov	ip, r2
 8006286:	44bc      	add	ip, r7
 8006288:	4463      	add	r3, ip
 800628a:	3302      	adds	r3, #2
 800628c:	4a10      	ldr	r2, [pc, #64]	@ (80062d0 <minmea_parse_gga+0x128>)
 800628e:	0011      	movs	r1, r2
 8006290:	0018      	movs	r0, r3
 8006292:	f7f9 ff37 	bl	8000104 <strcmp>
 8006296:	1e03      	subs	r3, r0, #0
 8006298:	d001      	beq.n	800629e <minmea_parse_gga+0xf6>
        return false;
 800629a:	2300      	movs	r3, #0
 800629c:	e00c      	b.n	80062b8 <minmea_parse_gga+0x110>

    frame->latitude.value *= latitude_direction;
 800629e:	697b      	ldr	r3, [r7, #20]
 80062a0:	691b      	ldr	r3, [r3, #16]
 80062a2:	69fa      	ldr	r2, [r7, #28]
 80062a4:	435a      	muls	r2, r3
 80062a6:	697b      	ldr	r3, [r7, #20]
 80062a8:	611a      	str	r2, [r3, #16]
    frame->longitude.value *= longitude_direction;
 80062aa:	697b      	ldr	r3, [r7, #20]
 80062ac:	699b      	ldr	r3, [r3, #24]
 80062ae:	69ba      	ldr	r2, [r7, #24]
 80062b0:	435a      	muls	r2, r3
 80062b2:	697b      	ldr	r3, [r7, #20]
 80062b4:	619a      	str	r2, [r3, #24]

    return true;
 80062b6:	2301      	movs	r3, #1
}
 80062b8:	0018      	movs	r0, r3
 80062ba:	46bd      	mov	sp, r7
 80062bc:	b00b      	add	sp, #44	@ 0x2c
 80062be:	bcf0      	pop	{r4, r5, r6, r7}
 80062c0:	46bb      	mov	fp, r7
 80062c2:	46b2      	mov	sl, r6
 80062c4:	46a9      	mov	r9, r5
 80062c6:	46a0      	mov	r8, r4
 80062c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80062ca:	46c0      	nop			@ (mov r8, r8)
 80062cc:	0800fb64 	.word	0x0800fb64
 80062d0:	0800fb44 	.word	0x0800fb44

080062d4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80062d4:	b580      	push	{r7, lr}
 80062d6:	b082      	sub	sp, #8
 80062d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80062da:	4b11      	ldr	r3, [pc, #68]	@ (8006320 <HAL_MspInit+0x4c>)
 80062dc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80062de:	4b10      	ldr	r3, [pc, #64]	@ (8006320 <HAL_MspInit+0x4c>)
 80062e0:	2101      	movs	r1, #1
 80062e2:	430a      	orrs	r2, r1
 80062e4:	641a      	str	r2, [r3, #64]	@ 0x40
 80062e6:	4b0e      	ldr	r3, [pc, #56]	@ (8006320 <HAL_MspInit+0x4c>)
 80062e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062ea:	2201      	movs	r2, #1
 80062ec:	4013      	ands	r3, r2
 80062ee:	607b      	str	r3, [r7, #4]
 80062f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80062f2:	4b0b      	ldr	r3, [pc, #44]	@ (8006320 <HAL_MspInit+0x4c>)
 80062f4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80062f6:	4b0a      	ldr	r3, [pc, #40]	@ (8006320 <HAL_MspInit+0x4c>)
 80062f8:	2180      	movs	r1, #128	@ 0x80
 80062fa:	0549      	lsls	r1, r1, #21
 80062fc:	430a      	orrs	r2, r1
 80062fe:	63da      	str	r2, [r3, #60]	@ 0x3c
 8006300:	4b07      	ldr	r3, [pc, #28]	@ (8006320 <HAL_MspInit+0x4c>)
 8006302:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006304:	2380      	movs	r3, #128	@ 0x80
 8006306:	055b      	lsls	r3, r3, #21
 8006308:	4013      	ands	r3, r2
 800630a:	603b      	str	r3, [r7, #0]
 800630c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 800630e:	23c0      	movs	r3, #192	@ 0xc0
 8006310:	00db      	lsls	r3, r3, #3
 8006312:	0018      	movs	r0, r3
 8006314:	f001 f8e8 	bl	80074e8 <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8006318:	46c0      	nop			@ (mov r8, r8)
 800631a:	46bd      	mov	sp, r7
 800631c:	b002      	add	sp, #8
 800631e:	bd80      	pop	{r7, pc}
 8006320:	40021000 	.word	0x40021000

08006324 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8006324:	b590      	push	{r4, r7, lr}
 8006326:	b09d      	sub	sp, #116	@ 0x74
 8006328:	af00      	add	r7, sp, #0
 800632a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800632c:	235c      	movs	r3, #92	@ 0x5c
 800632e:	18fb      	adds	r3, r7, r3
 8006330:	0018      	movs	r0, r3
 8006332:	2314      	movs	r3, #20
 8006334:	001a      	movs	r2, r3
 8006336:	2100      	movs	r1, #0
 8006338:	f006 ffc4 	bl	800d2c4 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800633c:	2410      	movs	r4, #16
 800633e:	193b      	adds	r3, r7, r4
 8006340:	0018      	movs	r0, r3
 8006342:	234c      	movs	r3, #76	@ 0x4c
 8006344:	001a      	movs	r2, r3
 8006346:	2100      	movs	r1, #0
 8006348:	f006 ffbc 	bl	800d2c4 <memset>
  if(hi2c->Instance==I2C1)
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	4a23      	ldr	r2, [pc, #140]	@ (80063e0 <HAL_I2C_MspInit+0xbc>)
 8006352:	4293      	cmp	r3, r2
 8006354:	d13f      	bne.n	80063d6 <HAL_I2C_MspInit+0xb2>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8006356:	193b      	adds	r3, r7, r4
 8006358:	2220      	movs	r2, #32
 800635a:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800635c:	193b      	adds	r3, r7, r4
 800635e:	2200      	movs	r2, #0
 8006360:	619a      	str	r2, [r3, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8006362:	193b      	adds	r3, r7, r4
 8006364:	0018      	movs	r0, r3
 8006366:	f002 fec9 	bl	80090fc <HAL_RCCEx_PeriphCLKConfig>
 800636a:	1e03      	subs	r3, r0, #0
 800636c:	d001      	beq.n	8006372 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 800636e:	f7ff fb5f 	bl	8005a30 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006372:	4b1c      	ldr	r3, [pc, #112]	@ (80063e4 <HAL_I2C_MspInit+0xc0>)
 8006374:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006376:	4b1b      	ldr	r3, [pc, #108]	@ (80063e4 <HAL_I2C_MspInit+0xc0>)
 8006378:	2101      	movs	r1, #1
 800637a:	430a      	orrs	r2, r1
 800637c:	635a      	str	r2, [r3, #52]	@ 0x34
 800637e:	4b19      	ldr	r3, [pc, #100]	@ (80063e4 <HAL_I2C_MspInit+0xc0>)
 8006380:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006382:	2201      	movs	r2, #1
 8006384:	4013      	ands	r3, r2
 8006386:	60fb      	str	r3, [r7, #12]
 8006388:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800638a:	215c      	movs	r1, #92	@ 0x5c
 800638c:	187b      	adds	r3, r7, r1
 800638e:	22c0      	movs	r2, #192	@ 0xc0
 8006390:	00d2      	lsls	r2, r2, #3
 8006392:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8006394:	187b      	adds	r3, r7, r1
 8006396:	2212      	movs	r2, #18
 8006398:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800639a:	187b      	adds	r3, r7, r1
 800639c:	2200      	movs	r2, #0
 800639e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80063a0:	187b      	adds	r3, r7, r1
 80063a2:	2200      	movs	r2, #0
 80063a4:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 80063a6:	187b      	adds	r3, r7, r1
 80063a8:	2206      	movs	r2, #6
 80063aa:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80063ac:	187a      	adds	r2, r7, r1
 80063ae:	23a0      	movs	r3, #160	@ 0xa0
 80063b0:	05db      	lsls	r3, r3, #23
 80063b2:	0011      	movs	r1, r2
 80063b4:	0018      	movs	r0, r3
 80063b6:	f001 f961 	bl	800767c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80063ba:	4b0a      	ldr	r3, [pc, #40]	@ (80063e4 <HAL_I2C_MspInit+0xc0>)
 80063bc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80063be:	4b09      	ldr	r3, [pc, #36]	@ (80063e4 <HAL_I2C_MspInit+0xc0>)
 80063c0:	2180      	movs	r1, #128	@ 0x80
 80063c2:	0389      	lsls	r1, r1, #14
 80063c4:	430a      	orrs	r2, r1
 80063c6:	63da      	str	r2, [r3, #60]	@ 0x3c
 80063c8:	4b06      	ldr	r3, [pc, #24]	@ (80063e4 <HAL_I2C_MspInit+0xc0>)
 80063ca:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80063cc:	2380      	movs	r3, #128	@ 0x80
 80063ce:	039b      	lsls	r3, r3, #14
 80063d0:	4013      	ands	r3, r2
 80063d2:	60bb      	str	r3, [r7, #8]
 80063d4:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80063d6:	46c0      	nop			@ (mov r8, r8)
 80063d8:	46bd      	mov	sp, r7
 80063da:	b01d      	add	sp, #116	@ 0x74
 80063dc:	bd90      	pop	{r4, r7, pc}
 80063de:	46c0      	nop			@ (mov r8, r8)
 80063e0:	40005400 	.word	0x40005400
 80063e4:	40021000 	.word	0x40021000

080063e8 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80063e8:	b590      	push	{r4, r7, lr}
 80063ea:	b08b      	sub	sp, #44	@ 0x2c
 80063ec:	af00      	add	r7, sp, #0
 80063ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80063f0:	2414      	movs	r4, #20
 80063f2:	193b      	adds	r3, r7, r4
 80063f4:	0018      	movs	r0, r3
 80063f6:	2314      	movs	r3, #20
 80063f8:	001a      	movs	r2, r3
 80063fa:	2100      	movs	r1, #0
 80063fc:	f006 ff62 	bl	800d2c4 <memset>
  if(hspi->Instance==SPI1)
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	4a2c      	ldr	r2, [pc, #176]	@ (80064b8 <HAL_SPI_MspInit+0xd0>)
 8006406:	4293      	cmp	r3, r2
 8006408:	d151      	bne.n	80064ae <HAL_SPI_MspInit+0xc6>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800640a:	4b2c      	ldr	r3, [pc, #176]	@ (80064bc <HAL_SPI_MspInit+0xd4>)
 800640c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800640e:	4b2b      	ldr	r3, [pc, #172]	@ (80064bc <HAL_SPI_MspInit+0xd4>)
 8006410:	2180      	movs	r1, #128	@ 0x80
 8006412:	0149      	lsls	r1, r1, #5
 8006414:	430a      	orrs	r2, r1
 8006416:	641a      	str	r2, [r3, #64]	@ 0x40
 8006418:	4b28      	ldr	r3, [pc, #160]	@ (80064bc <HAL_SPI_MspInit+0xd4>)
 800641a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800641c:	2380      	movs	r3, #128	@ 0x80
 800641e:	015b      	lsls	r3, r3, #5
 8006420:	4013      	ands	r3, r2
 8006422:	613b      	str	r3, [r7, #16]
 8006424:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006426:	4b25      	ldr	r3, [pc, #148]	@ (80064bc <HAL_SPI_MspInit+0xd4>)
 8006428:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800642a:	4b24      	ldr	r3, [pc, #144]	@ (80064bc <HAL_SPI_MspInit+0xd4>)
 800642c:	2101      	movs	r1, #1
 800642e:	430a      	orrs	r2, r1
 8006430:	635a      	str	r2, [r3, #52]	@ 0x34
 8006432:	4b22      	ldr	r3, [pc, #136]	@ (80064bc <HAL_SPI_MspInit+0xd4>)
 8006434:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006436:	2201      	movs	r2, #1
 8006438:	4013      	ands	r3, r2
 800643a:	60fb      	str	r3, [r7, #12]
 800643c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800643e:	4b1f      	ldr	r3, [pc, #124]	@ (80064bc <HAL_SPI_MspInit+0xd4>)
 8006440:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006442:	4b1e      	ldr	r3, [pc, #120]	@ (80064bc <HAL_SPI_MspInit+0xd4>)
 8006444:	2108      	movs	r1, #8
 8006446:	430a      	orrs	r2, r1
 8006448:	635a      	str	r2, [r3, #52]	@ 0x34
 800644a:	4b1c      	ldr	r3, [pc, #112]	@ (80064bc <HAL_SPI_MspInit+0xd4>)
 800644c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800644e:	2208      	movs	r2, #8
 8006450:	4013      	ands	r3, r2
 8006452:	60bb      	str	r3, [r7, #8]
 8006454:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA1     ------> SPI1_SCK
    PD5     ------> SPI1_MISO
    PD6     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8006456:	193b      	adds	r3, r7, r4
 8006458:	2202      	movs	r2, #2
 800645a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800645c:	193b      	adds	r3, r7, r4
 800645e:	2202      	movs	r2, #2
 8006460:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006462:	193b      	adds	r3, r7, r4
 8006464:	2200      	movs	r2, #0
 8006466:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006468:	193b      	adds	r3, r7, r4
 800646a:	2200      	movs	r2, #0
 800646c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 800646e:	193b      	adds	r3, r7, r4
 8006470:	2200      	movs	r2, #0
 8006472:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006474:	193a      	adds	r2, r7, r4
 8006476:	23a0      	movs	r3, #160	@ 0xa0
 8006478:	05db      	lsls	r3, r3, #23
 800647a:	0011      	movs	r1, r2
 800647c:	0018      	movs	r0, r3
 800647e:	f001 f8fd 	bl	800767c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8006482:	0021      	movs	r1, r4
 8006484:	187b      	adds	r3, r7, r1
 8006486:	2260      	movs	r2, #96	@ 0x60
 8006488:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800648a:	187b      	adds	r3, r7, r1
 800648c:	2202      	movs	r2, #2
 800648e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006490:	187b      	adds	r3, r7, r1
 8006492:	2200      	movs	r2, #0
 8006494:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006496:	187b      	adds	r3, r7, r1
 8006498:	2200      	movs	r2, #0
 800649a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_SPI1;
 800649c:	187b      	adds	r3, r7, r1
 800649e:	2201      	movs	r2, #1
 80064a0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80064a2:	187b      	adds	r3, r7, r1
 80064a4:	4a06      	ldr	r2, [pc, #24]	@ (80064c0 <HAL_SPI_MspInit+0xd8>)
 80064a6:	0019      	movs	r1, r3
 80064a8:	0010      	movs	r0, r2
 80064aa:	f001 f8e7 	bl	800767c <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 80064ae:	46c0      	nop			@ (mov r8, r8)
 80064b0:	46bd      	mov	sp, r7
 80064b2:	b00b      	add	sp, #44	@ 0x2c
 80064b4:	bd90      	pop	{r4, r7, pc}
 80064b6:	46c0      	nop			@ (mov r8, r8)
 80064b8:	40013000 	.word	0x40013000
 80064bc:	40021000 	.word	0x40021000
 80064c0:	50000c00 	.word	0x50000c00

080064c4 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80064c4:	b580      	push	{r7, lr}
 80064c6:	b084      	sub	sp, #16
 80064c8:	af00      	add	r7, sp, #0
 80064ca:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM17)
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	4a0a      	ldr	r2, [pc, #40]	@ (80064fc <HAL_TIM_Base_MspInit+0x38>)
 80064d2:	4293      	cmp	r3, r2
 80064d4:	d10d      	bne.n	80064f2 <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM17_MspInit 0 */

    /* USER CODE END TIM17_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM17_CLK_ENABLE();
 80064d6:	4b0a      	ldr	r3, [pc, #40]	@ (8006500 <HAL_TIM_Base_MspInit+0x3c>)
 80064d8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80064da:	4b09      	ldr	r3, [pc, #36]	@ (8006500 <HAL_TIM_Base_MspInit+0x3c>)
 80064dc:	2180      	movs	r1, #128	@ 0x80
 80064de:	02c9      	lsls	r1, r1, #11
 80064e0:	430a      	orrs	r2, r1
 80064e2:	641a      	str	r2, [r3, #64]	@ 0x40
 80064e4:	4b06      	ldr	r3, [pc, #24]	@ (8006500 <HAL_TIM_Base_MspInit+0x3c>)
 80064e6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80064e8:	2380      	movs	r3, #128	@ 0x80
 80064ea:	02db      	lsls	r3, r3, #11
 80064ec:	4013      	ands	r3, r2
 80064ee:	60fb      	str	r3, [r7, #12]
 80064f0:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM17_MspInit 1 */

  }

}
 80064f2:	46c0      	nop			@ (mov r8, r8)
 80064f4:	46bd      	mov	sp, r7
 80064f6:	b004      	add	sp, #16
 80064f8:	bd80      	pop	{r7, pc}
 80064fa:	46c0      	nop			@ (mov r8, r8)
 80064fc:	40014800 	.word	0x40014800
 8006500:	40021000 	.word	0x40021000

08006504 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8006504:	b590      	push	{r4, r7, lr}
 8006506:	b089      	sub	sp, #36	@ 0x24
 8006508:	af00      	add	r7, sp, #0
 800650a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800650c:	240c      	movs	r4, #12
 800650e:	193b      	adds	r3, r7, r4
 8006510:	0018      	movs	r0, r3
 8006512:	2314      	movs	r3, #20
 8006514:	001a      	movs	r2, r3
 8006516:	2100      	movs	r1, #0
 8006518:	f006 fed4 	bl	800d2c4 <memset>
  if(htim->Instance==TIM17)
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	4a14      	ldr	r2, [pc, #80]	@ (8006574 <HAL_TIM_MspPostInit+0x70>)
 8006522:	4293      	cmp	r3, r2
 8006524:	d122      	bne.n	800656c <HAL_TIM_MspPostInit+0x68>
  {
    /* USER CODE BEGIN TIM17_MspPostInit 0 */

    /* USER CODE END TIM17_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006526:	4b14      	ldr	r3, [pc, #80]	@ (8006578 <HAL_TIM_MspPostInit+0x74>)
 8006528:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800652a:	4b13      	ldr	r3, [pc, #76]	@ (8006578 <HAL_TIM_MspPostInit+0x74>)
 800652c:	2101      	movs	r1, #1
 800652e:	430a      	orrs	r2, r1
 8006530:	635a      	str	r2, [r3, #52]	@ 0x34
 8006532:	4b11      	ldr	r3, [pc, #68]	@ (8006578 <HAL_TIM_MspPostInit+0x74>)
 8006534:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006536:	2201      	movs	r2, #1
 8006538:	4013      	ands	r3, r2
 800653a:	60bb      	str	r3, [r7, #8]
 800653c:	68bb      	ldr	r3, [r7, #8]
    /**TIM17 GPIO Configuration
    PA7     ------> TIM17_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 800653e:	0021      	movs	r1, r4
 8006540:	187b      	adds	r3, r7, r1
 8006542:	2280      	movs	r2, #128	@ 0x80
 8006544:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006546:	187b      	adds	r3, r7, r1
 8006548:	2202      	movs	r2, #2
 800654a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800654c:	187b      	adds	r3, r7, r1
 800654e:	2200      	movs	r2, #0
 8006550:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006552:	187b      	adds	r3, r7, r1
 8006554:	2200      	movs	r2, #0
 8006556:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_TIM17;
 8006558:	187b      	adds	r3, r7, r1
 800655a:	2205      	movs	r2, #5
 800655c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800655e:	187a      	adds	r2, r7, r1
 8006560:	23a0      	movs	r3, #160	@ 0xa0
 8006562:	05db      	lsls	r3, r3, #23
 8006564:	0011      	movs	r1, r2
 8006566:	0018      	movs	r0, r3
 8006568:	f001 f888 	bl	800767c <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM17_MspPostInit 1 */

    /* USER CODE END TIM17_MspPostInit 1 */
  }

}
 800656c:	46c0      	nop			@ (mov r8, r8)
 800656e:	46bd      	mov	sp, r7
 8006570:	b009      	add	sp, #36	@ 0x24
 8006572:	bd90      	pop	{r4, r7, pc}
 8006574:	40014800 	.word	0x40014800
 8006578:	40021000 	.word	0x40021000

0800657c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800657c:	b590      	push	{r4, r7, lr}
 800657e:	b09f      	sub	sp, #124	@ 0x7c
 8006580:	af00      	add	r7, sp, #0
 8006582:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006584:	2364      	movs	r3, #100	@ 0x64
 8006586:	18fb      	adds	r3, r7, r3
 8006588:	0018      	movs	r0, r3
 800658a:	2314      	movs	r3, #20
 800658c:	001a      	movs	r2, r3
 800658e:	2100      	movs	r1, #0
 8006590:	f006 fe98 	bl	800d2c4 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8006594:	2418      	movs	r4, #24
 8006596:	193b      	adds	r3, r7, r4
 8006598:	0018      	movs	r0, r3
 800659a:	234c      	movs	r3, #76	@ 0x4c
 800659c:	001a      	movs	r2, r3
 800659e:	2100      	movs	r1, #0
 80065a0:	f006 fe90 	bl	800d2c4 <memset>
  if(huart->Instance==USART1)
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	4a45      	ldr	r2, [pc, #276]	@ (80066c0 <HAL_UART_MspInit+0x144>)
 80065aa:	4293      	cmp	r3, r2
 80065ac:	d13e      	bne.n	800662c <HAL_UART_MspInit+0xb0>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80065ae:	193b      	adds	r3, r7, r4
 80065b0:	2201      	movs	r2, #1
 80065b2:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 80065b4:	193b      	adds	r3, r7, r4
 80065b6:	2200      	movs	r2, #0
 80065b8:	605a      	str	r2, [r3, #4]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80065ba:	193b      	adds	r3, r7, r4
 80065bc:	0018      	movs	r0, r3
 80065be:	f002 fd9d 	bl	80090fc <HAL_RCCEx_PeriphCLKConfig>
 80065c2:	1e03      	subs	r3, r0, #0
 80065c4:	d001      	beq.n	80065ca <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80065c6:	f7ff fa33 	bl	8005a30 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80065ca:	4b3e      	ldr	r3, [pc, #248]	@ (80066c4 <HAL_UART_MspInit+0x148>)
 80065cc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80065ce:	4b3d      	ldr	r3, [pc, #244]	@ (80066c4 <HAL_UART_MspInit+0x148>)
 80065d0:	2180      	movs	r1, #128	@ 0x80
 80065d2:	01c9      	lsls	r1, r1, #7
 80065d4:	430a      	orrs	r2, r1
 80065d6:	641a      	str	r2, [r3, #64]	@ 0x40
 80065d8:	4b3a      	ldr	r3, [pc, #232]	@ (80066c4 <HAL_UART_MspInit+0x148>)
 80065da:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80065dc:	2380      	movs	r3, #128	@ 0x80
 80065de:	01db      	lsls	r3, r3, #7
 80065e0:	4013      	ands	r3, r2
 80065e2:	617b      	str	r3, [r7, #20]
 80065e4:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80065e6:	4b37      	ldr	r3, [pc, #220]	@ (80066c4 <HAL_UART_MspInit+0x148>)
 80065e8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80065ea:	4b36      	ldr	r3, [pc, #216]	@ (80066c4 <HAL_UART_MspInit+0x148>)
 80065ec:	2104      	movs	r1, #4
 80065ee:	430a      	orrs	r2, r1
 80065f0:	635a      	str	r2, [r3, #52]	@ 0x34
 80065f2:	4b34      	ldr	r3, [pc, #208]	@ (80066c4 <HAL_UART_MspInit+0x148>)
 80065f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80065f6:	2204      	movs	r2, #4
 80065f8:	4013      	ands	r3, r2
 80065fa:	613b      	str	r3, [r7, #16]
 80065fc:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PC5     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80065fe:	2164      	movs	r1, #100	@ 0x64
 8006600:	187b      	adds	r3, r7, r1
 8006602:	2230      	movs	r2, #48	@ 0x30
 8006604:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006606:	187b      	adds	r3, r7, r1
 8006608:	2202      	movs	r2, #2
 800660a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800660c:	187b      	adds	r3, r7, r1
 800660e:	2200      	movs	r2, #0
 8006610:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006612:	187b      	adds	r3, r7, r1
 8006614:	2200      	movs	r2, #0
 8006616:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8006618:	187b      	adds	r3, r7, r1
 800661a:	2201      	movs	r2, #1
 800661c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800661e:	187b      	adds	r3, r7, r1
 8006620:	4a29      	ldr	r2, [pc, #164]	@ (80066c8 <HAL_UART_MspInit+0x14c>)
 8006622:	0019      	movs	r1, r3
 8006624:	0010      	movs	r0, r2
 8006626:	f001 f829 	bl	800767c <HAL_GPIO_Init>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 800662a:	e044      	b.n	80066b6 <HAL_UART_MspInit+0x13a>
  else if(huart->Instance==USART2)
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	4a26      	ldr	r2, [pc, #152]	@ (80066cc <HAL_UART_MspInit+0x150>)
 8006632:	4293      	cmp	r3, r2
 8006634:	d13f      	bne.n	80066b6 <HAL_UART_MspInit+0x13a>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8006636:	2118      	movs	r1, #24
 8006638:	187b      	adds	r3, r7, r1
 800663a:	2202      	movs	r2, #2
 800663c:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800663e:	187b      	adds	r3, r7, r1
 8006640:	2200      	movs	r2, #0
 8006642:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8006644:	187b      	adds	r3, r7, r1
 8006646:	0018      	movs	r0, r3
 8006648:	f002 fd58 	bl	80090fc <HAL_RCCEx_PeriphCLKConfig>
 800664c:	1e03      	subs	r3, r0, #0
 800664e:	d001      	beq.n	8006654 <HAL_UART_MspInit+0xd8>
      Error_Handler();
 8006650:	f7ff f9ee 	bl	8005a30 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8006654:	4b1b      	ldr	r3, [pc, #108]	@ (80066c4 <HAL_UART_MspInit+0x148>)
 8006656:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006658:	4b1a      	ldr	r3, [pc, #104]	@ (80066c4 <HAL_UART_MspInit+0x148>)
 800665a:	2180      	movs	r1, #128	@ 0x80
 800665c:	0289      	lsls	r1, r1, #10
 800665e:	430a      	orrs	r2, r1
 8006660:	63da      	str	r2, [r3, #60]	@ 0x3c
 8006662:	4b18      	ldr	r3, [pc, #96]	@ (80066c4 <HAL_UART_MspInit+0x148>)
 8006664:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006666:	2380      	movs	r3, #128	@ 0x80
 8006668:	029b      	lsls	r3, r3, #10
 800666a:	4013      	ands	r3, r2
 800666c:	60fb      	str	r3, [r7, #12]
 800666e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006670:	4b14      	ldr	r3, [pc, #80]	@ (80066c4 <HAL_UART_MspInit+0x148>)
 8006672:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006674:	4b13      	ldr	r3, [pc, #76]	@ (80066c4 <HAL_UART_MspInit+0x148>)
 8006676:	2101      	movs	r1, #1
 8006678:	430a      	orrs	r2, r1
 800667a:	635a      	str	r2, [r3, #52]	@ 0x34
 800667c:	4b11      	ldr	r3, [pc, #68]	@ (80066c4 <HAL_UART_MspInit+0x148>)
 800667e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006680:	2201      	movs	r2, #1
 8006682:	4013      	ands	r3, r2
 8006684:	60bb      	str	r3, [r7, #8]
 8006686:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8006688:	2164      	movs	r1, #100	@ 0x64
 800668a:	187b      	adds	r3, r7, r1
 800668c:	220c      	movs	r2, #12
 800668e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006690:	187b      	adds	r3, r7, r1
 8006692:	2202      	movs	r2, #2
 8006694:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006696:	187b      	adds	r3, r7, r1
 8006698:	2200      	movs	r2, #0
 800669a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800669c:	187b      	adds	r3, r7, r1
 800669e:	2200      	movs	r2, #0
 80066a0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 80066a2:	187b      	adds	r3, r7, r1
 80066a4:	2201      	movs	r2, #1
 80066a6:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80066a8:	187a      	adds	r2, r7, r1
 80066aa:	23a0      	movs	r3, #160	@ 0xa0
 80066ac:	05db      	lsls	r3, r3, #23
 80066ae:	0011      	movs	r1, r2
 80066b0:	0018      	movs	r0, r3
 80066b2:	f000 ffe3 	bl	800767c <HAL_GPIO_Init>
}
 80066b6:	46c0      	nop			@ (mov r8, r8)
 80066b8:	46bd      	mov	sp, r7
 80066ba:	b01f      	add	sp, #124	@ 0x7c
 80066bc:	bd90      	pop	{r4, r7, pc}
 80066be:	46c0      	nop			@ (mov r8, r8)
 80066c0:	40013800 	.word	0x40013800
 80066c4:	40021000 	.word	0x40021000
 80066c8:	50000800 	.word	0x50000800
 80066cc:	40004400 	.word	0x40004400

080066d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80066d0:	b580      	push	{r7, lr}
 80066d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80066d4:	46c0      	nop			@ (mov r8, r8)
 80066d6:	e7fd      	b.n	80066d4 <NMI_Handler+0x4>

080066d8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80066d8:	b580      	push	{r7, lr}
 80066da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
	//drawString(0, 150, "ERROR", WHITE, BLACK, 10, 10);
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80066dc:	46c0      	nop			@ (mov r8, r8)
 80066de:	e7fd      	b.n	80066dc <HardFault_Handler+0x4>

080066e0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80066e0:	b580      	push	{r7, lr}
 80066e2:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80066e4:	46c0      	nop			@ (mov r8, r8)
 80066e6:	46bd      	mov	sp, r7
 80066e8:	bd80      	pop	{r7, pc}

080066ea <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80066ea:	b580      	push	{r7, lr}
 80066ec:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80066ee:	46c0      	nop			@ (mov r8, r8)
 80066f0:	46bd      	mov	sp, r7
 80066f2:	bd80      	pop	{r7, pc}

080066f4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80066f4:	b580      	push	{r7, lr}
 80066f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80066f8:	f000 feb6 	bl	8007468 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80066fc:	46c0      	nop			@ (mov r8, r8)
 80066fe:	46bd      	mov	sp, r7
 8006700:	bd80      	pop	{r7, pc}
	...

08006704 <RTC_TAMP_IRQHandler>:

/**
  * @brief This function handles RTC and TAMP interrupts through EXTI lines 19 and 21.
  */
void RTC_TAMP_IRQHandler(void)
{
 8006704:	b580      	push	{r7, lr}
 8006706:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_TAMP_IRQn 0 */

  /* USER CODE END RTC_TAMP_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8006708:	4b05      	ldr	r3, [pc, #20]	@ (8006720 <RTC_TAMP_IRQHandler+0x1c>)
 800670a:	0018      	movs	r0, r3
 800670c:	f003 f938 	bl	8009980 <HAL_RTC_AlarmIRQHandler>
  HAL_RTCEx_WakeUpTimerIRQHandler(&hrtc);
 8006710:	4b03      	ldr	r3, [pc, #12]	@ (8006720 <RTC_TAMP_IRQHandler+0x1c>)
 8006712:	0018      	movs	r0, r3
 8006714:	f003 f9b7 	bl	8009a86 <HAL_RTCEx_WakeUpTimerIRQHandler>
  /* USER CODE BEGIN RTC_TAMP_IRQn 1 */

  /* USER CODE END RTC_TAMP_IRQn 1 */
}
 8006718:	46c0      	nop			@ (mov r8, r8)
 800671a:	46bd      	mov	sp, r7
 800671c:	bd80      	pop	{r7, pc}
 800671e:	46c0      	nop			@ (mov r8, r8)
 8006720:	20001c38 	.word	0x20001c38

08006724 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8006724:	b580      	push	{r7, lr}
 8006726:	af00      	add	r7, sp, #0
  return 1;
 8006728:	2301      	movs	r3, #1
}
 800672a:	0018      	movs	r0, r3
 800672c:	46bd      	mov	sp, r7
 800672e:	bd80      	pop	{r7, pc}

08006730 <_kill>:

int _kill(int pid, int sig)
{
 8006730:	b580      	push	{r7, lr}
 8006732:	b082      	sub	sp, #8
 8006734:	af00      	add	r7, sp, #0
 8006736:	6078      	str	r0, [r7, #4]
 8006738:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800673a:	f006 fe2b 	bl	800d394 <__errno>
 800673e:	0003      	movs	r3, r0
 8006740:	2216      	movs	r2, #22
 8006742:	601a      	str	r2, [r3, #0]
  return -1;
 8006744:	2301      	movs	r3, #1
 8006746:	425b      	negs	r3, r3
}
 8006748:	0018      	movs	r0, r3
 800674a:	46bd      	mov	sp, r7
 800674c:	b002      	add	sp, #8
 800674e:	bd80      	pop	{r7, pc}

08006750 <_exit>:

void _exit (int status)
{
 8006750:	b580      	push	{r7, lr}
 8006752:	b082      	sub	sp, #8
 8006754:	af00      	add	r7, sp, #0
 8006756:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8006758:	2301      	movs	r3, #1
 800675a:	425a      	negs	r2, r3
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	0011      	movs	r1, r2
 8006760:	0018      	movs	r0, r3
 8006762:	f7ff ffe5 	bl	8006730 <_kill>
  while (1) {}    /* Make sure we hang here */
 8006766:	46c0      	nop			@ (mov r8, r8)
 8006768:	e7fd      	b.n	8006766 <_exit+0x16>

0800676a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800676a:	b580      	push	{r7, lr}
 800676c:	b086      	sub	sp, #24
 800676e:	af00      	add	r7, sp, #0
 8006770:	60f8      	str	r0, [r7, #12]
 8006772:	60b9      	str	r1, [r7, #8]
 8006774:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006776:	2300      	movs	r3, #0
 8006778:	617b      	str	r3, [r7, #20]
 800677a:	e00a      	b.n	8006792 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800677c:	e000      	b.n	8006780 <_read+0x16>
 800677e:	bf00      	nop
 8006780:	0001      	movs	r1, r0
 8006782:	68bb      	ldr	r3, [r7, #8]
 8006784:	1c5a      	adds	r2, r3, #1
 8006786:	60ba      	str	r2, [r7, #8]
 8006788:	b2ca      	uxtb	r2, r1
 800678a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800678c:	697b      	ldr	r3, [r7, #20]
 800678e:	3301      	adds	r3, #1
 8006790:	617b      	str	r3, [r7, #20]
 8006792:	697a      	ldr	r2, [r7, #20]
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	429a      	cmp	r2, r3
 8006798:	dbf0      	blt.n	800677c <_read+0x12>
  }

  return len;
 800679a:	687b      	ldr	r3, [r7, #4]
}
 800679c:	0018      	movs	r0, r3
 800679e:	46bd      	mov	sp, r7
 80067a0:	b006      	add	sp, #24
 80067a2:	bd80      	pop	{r7, pc}

080067a4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80067a4:	b580      	push	{r7, lr}
 80067a6:	b086      	sub	sp, #24
 80067a8:	af00      	add	r7, sp, #0
 80067aa:	60f8      	str	r0, [r7, #12]
 80067ac:	60b9      	str	r1, [r7, #8]
 80067ae:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80067b0:	2300      	movs	r3, #0
 80067b2:	617b      	str	r3, [r7, #20]
 80067b4:	e009      	b.n	80067ca <_write+0x26>
  {
    __io_putchar(*ptr++);
 80067b6:	68bb      	ldr	r3, [r7, #8]
 80067b8:	1c5a      	adds	r2, r3, #1
 80067ba:	60ba      	str	r2, [r7, #8]
 80067bc:	781b      	ldrb	r3, [r3, #0]
 80067be:	0018      	movs	r0, r3
 80067c0:	e000      	b.n	80067c4 <_write+0x20>
 80067c2:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80067c4:	697b      	ldr	r3, [r7, #20]
 80067c6:	3301      	adds	r3, #1
 80067c8:	617b      	str	r3, [r7, #20]
 80067ca:	697a      	ldr	r2, [r7, #20]
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	429a      	cmp	r2, r3
 80067d0:	dbf1      	blt.n	80067b6 <_write+0x12>
  }
  return len;
 80067d2:	687b      	ldr	r3, [r7, #4]
}
 80067d4:	0018      	movs	r0, r3
 80067d6:	46bd      	mov	sp, r7
 80067d8:	b006      	add	sp, #24
 80067da:	bd80      	pop	{r7, pc}

080067dc <_close>:

int _close(int file)
{
 80067dc:	b580      	push	{r7, lr}
 80067de:	b082      	sub	sp, #8
 80067e0:	af00      	add	r7, sp, #0
 80067e2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80067e4:	2301      	movs	r3, #1
 80067e6:	425b      	negs	r3, r3
}
 80067e8:	0018      	movs	r0, r3
 80067ea:	46bd      	mov	sp, r7
 80067ec:	b002      	add	sp, #8
 80067ee:	bd80      	pop	{r7, pc}

080067f0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80067f0:	b580      	push	{r7, lr}
 80067f2:	b082      	sub	sp, #8
 80067f4:	af00      	add	r7, sp, #0
 80067f6:	6078      	str	r0, [r7, #4]
 80067f8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80067fa:	683b      	ldr	r3, [r7, #0]
 80067fc:	2280      	movs	r2, #128	@ 0x80
 80067fe:	0192      	lsls	r2, r2, #6
 8006800:	605a      	str	r2, [r3, #4]
  return 0;
 8006802:	2300      	movs	r3, #0
}
 8006804:	0018      	movs	r0, r3
 8006806:	46bd      	mov	sp, r7
 8006808:	b002      	add	sp, #8
 800680a:	bd80      	pop	{r7, pc}

0800680c <_isatty>:

int _isatty(int file)
{
 800680c:	b580      	push	{r7, lr}
 800680e:	b082      	sub	sp, #8
 8006810:	af00      	add	r7, sp, #0
 8006812:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8006814:	2301      	movs	r3, #1
}
 8006816:	0018      	movs	r0, r3
 8006818:	46bd      	mov	sp, r7
 800681a:	b002      	add	sp, #8
 800681c:	bd80      	pop	{r7, pc}

0800681e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800681e:	b580      	push	{r7, lr}
 8006820:	b084      	sub	sp, #16
 8006822:	af00      	add	r7, sp, #0
 8006824:	60f8      	str	r0, [r7, #12]
 8006826:	60b9      	str	r1, [r7, #8]
 8006828:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800682a:	2300      	movs	r3, #0
}
 800682c:	0018      	movs	r0, r3
 800682e:	46bd      	mov	sp, r7
 8006830:	b004      	add	sp, #16
 8006832:	bd80      	pop	{r7, pc}

08006834 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8006834:	b580      	push	{r7, lr}
 8006836:	b086      	sub	sp, #24
 8006838:	af00      	add	r7, sp, #0
 800683a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800683c:	4a14      	ldr	r2, [pc, #80]	@ (8006890 <_sbrk+0x5c>)
 800683e:	4b15      	ldr	r3, [pc, #84]	@ (8006894 <_sbrk+0x60>)
 8006840:	1ad3      	subs	r3, r2, r3
 8006842:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8006844:	697b      	ldr	r3, [r7, #20]
 8006846:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8006848:	4b13      	ldr	r3, [pc, #76]	@ (8006898 <_sbrk+0x64>)
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	2b00      	cmp	r3, #0
 800684e:	d102      	bne.n	8006856 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8006850:	4b11      	ldr	r3, [pc, #68]	@ (8006898 <_sbrk+0x64>)
 8006852:	4a12      	ldr	r2, [pc, #72]	@ (800689c <_sbrk+0x68>)
 8006854:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8006856:	4b10      	ldr	r3, [pc, #64]	@ (8006898 <_sbrk+0x64>)
 8006858:	681a      	ldr	r2, [r3, #0]
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	18d3      	adds	r3, r2, r3
 800685e:	693a      	ldr	r2, [r7, #16]
 8006860:	429a      	cmp	r2, r3
 8006862:	d207      	bcs.n	8006874 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8006864:	f006 fd96 	bl	800d394 <__errno>
 8006868:	0003      	movs	r3, r0
 800686a:	220c      	movs	r2, #12
 800686c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800686e:	2301      	movs	r3, #1
 8006870:	425b      	negs	r3, r3
 8006872:	e009      	b.n	8006888 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8006874:	4b08      	ldr	r3, [pc, #32]	@ (8006898 <_sbrk+0x64>)
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800687a:	4b07      	ldr	r3, [pc, #28]	@ (8006898 <_sbrk+0x64>)
 800687c:	681a      	ldr	r2, [r3, #0]
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	18d2      	adds	r2, r2, r3
 8006882:	4b05      	ldr	r3, [pc, #20]	@ (8006898 <_sbrk+0x64>)
 8006884:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8006886:	68fb      	ldr	r3, [r7, #12]
}
 8006888:	0018      	movs	r0, r3
 800688a:	46bd      	mov	sp, r7
 800688c:	b006      	add	sp, #24
 800688e:	bd80      	pop	{r7, pc}
 8006890:	20024000 	.word	0x20024000
 8006894:	00000400 	.word	0x00000400
 8006898:	20001e3c 	.word	0x20001e3c
 800689c:	20001f90 	.word	0x20001f90

080068a0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80068a0:	b580      	push	{r7, lr}
 80068a2:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80068a4:	46c0      	nop			@ (mov r8, r8)
 80068a6:	46bd      	mov	sp, r7
 80068a8:	bd80      	pop	{r7, pc}

080068aa <json_getValue>:
static inline char const* json_getValue( json_t const* property ) {
 80068aa:	b580      	push	{r7, lr}
 80068ac:	b082      	sub	sp, #8
 80068ae:	af00      	add	r7, sp, #0
 80068b0:	6078      	str	r0, [r7, #4]
    return property->u.value;
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	689b      	ldr	r3, [r3, #8]
}
 80068b6:	0018      	movs	r0, r3
 80068b8:	46bd      	mov	sp, r7
 80068ba:	b002      	add	sp, #8
 80068bc:	bd80      	pop	{r7, pc}

080068be <json_getType>:
static inline jsonType_t json_getType( json_t const* json ) {
 80068be:	b580      	push	{r7, lr}
 80068c0:	b082      	sub	sp, #8
 80068c2:	af00      	add	r7, sp, #0
 80068c4:	6078      	str	r0, [r7, #4]
    return json->type;
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	7c1b      	ldrb	r3, [r3, #16]
}
 80068ca:	0018      	movs	r0, r3
 80068cc:	46bd      	mov	sp, r7
 80068ce:	b002      	add	sp, #8
 80068d0:	bd80      	pop	{r7, pc}

080068d2 <json_getProperty>:
    unsigned int nextFree;  /**< The index of the next free json property. */
    jsonPool_t pool;
} jsonStaticPool_t;

/* Search a property by its name in a JSON object. */
json_t const* json_getProperty( json_t const* obj, char const* property ) {
 80068d2:	b580      	push	{r7, lr}
 80068d4:	b084      	sub	sp, #16
 80068d6:	af00      	add	r7, sp, #0
 80068d8:	6078      	str	r0, [r7, #4]
 80068da:	6039      	str	r1, [r7, #0]
    json_t const* sibling;
    for( sibling = obj->u.c.child; sibling; sibling = sibling->sibling )
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	689b      	ldr	r3, [r3, #8]
 80068e0:	60fb      	str	r3, [r7, #12]
 80068e2:	e011      	b.n	8006908 <json_getProperty+0x36>
        if ( sibling->name && !strcmp( sibling->name, property ) )
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	685b      	ldr	r3, [r3, #4]
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d00a      	beq.n	8006902 <json_getProperty+0x30>
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	685b      	ldr	r3, [r3, #4]
 80068f0:	683a      	ldr	r2, [r7, #0]
 80068f2:	0011      	movs	r1, r2
 80068f4:	0018      	movs	r0, r3
 80068f6:	f7f9 fc05 	bl	8000104 <strcmp>
 80068fa:	1e03      	subs	r3, r0, #0
 80068fc:	d101      	bne.n	8006902 <json_getProperty+0x30>
            return sibling;
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	e006      	b.n	8006910 <json_getProperty+0x3e>
    for( sibling = obj->u.c.child; sibling; sibling = sibling->sibling )
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	60fb      	str	r3, [r7, #12]
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	2b00      	cmp	r3, #0
 800690c:	d1ea      	bne.n	80068e4 <json_getProperty+0x12>
    return 0;
 800690e:	2300      	movs	r3, #0
}
 8006910:	0018      	movs	r0, r3
 8006912:	46bd      	mov	sp, r7
 8006914:	b004      	add	sp, #16
 8006916:	bd80      	pop	{r7, pc}

08006918 <json_getPropertyValue>:

/* Search a property by its name in a JSON object and return its value. */
char const* json_getPropertyValue( json_t const* obj, char const* property ) {
 8006918:	b5b0      	push	{r4, r5, r7, lr}
 800691a:	b084      	sub	sp, #16
 800691c:	af00      	add	r7, sp, #0
 800691e:	6078      	str	r0, [r7, #4]
 8006920:	6039      	str	r1, [r7, #0]
	json_t const* field = json_getProperty( obj, property );
 8006922:	683a      	ldr	r2, [r7, #0]
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	0011      	movs	r1, r2
 8006928:	0018      	movs	r0, r3
 800692a:	f7ff ffd2 	bl	80068d2 <json_getProperty>
 800692e:	0003      	movs	r3, r0
 8006930:	60fb      	str	r3, [r7, #12]
	if ( !field ) return 0;
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	2b00      	cmp	r3, #0
 8006936:	d101      	bne.n	800693c <json_getPropertyValue+0x24>
 8006938:	2300      	movs	r3, #0
 800693a:	e012      	b.n	8006962 <json_getPropertyValue+0x4a>
        jsonType_t type = json_getType( field );
 800693c:	250b      	movs	r5, #11
 800693e:	197c      	adds	r4, r7, r5
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	0018      	movs	r0, r3
 8006944:	f7ff ffbb 	bl	80068be <json_getType>
 8006948:	0003      	movs	r3, r0
 800694a:	7023      	strb	r3, [r4, #0]
        if ( JSON_ARRAY >= type ) return 0;
 800694c:	197b      	adds	r3, r7, r5
 800694e:	781b      	ldrb	r3, [r3, #0]
 8006950:	2b01      	cmp	r3, #1
 8006952:	d801      	bhi.n	8006958 <json_getPropertyValue+0x40>
 8006954:	2300      	movs	r3, #0
 8006956:	e004      	b.n	8006962 <json_getPropertyValue+0x4a>
	return json_getValue( field );
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	0018      	movs	r0, r3
 800695c:	f7ff ffa5 	bl	80068aa <json_getValue>
 8006960:	0003      	movs	r3, r0
}
 8006962:	0018      	movs	r0, r3
 8006964:	46bd      	mov	sp, r7
 8006966:	b004      	add	sp, #16
 8006968:	bdb0      	pop	{r4, r5, r7, pc}

0800696a <json_createWithPool>:
static char* objValue( char* ptr, json_t* obj, jsonPool_t* pool );
static char* setToNull( char* ch );
static bool isEndOfPrimitive( char ch );

/* Parse a string to get a json. */
json_t const* json_createWithPool( char *str, jsonPool_t *pool ) {
 800696a:	b580      	push	{r7, lr}
 800696c:	b084      	sub	sp, #16
 800696e:	af00      	add	r7, sp, #0
 8006970:	6078      	str	r0, [r7, #4]
 8006972:	6039      	str	r1, [r7, #0]
    char* ptr = goBlank( str );
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	0018      	movs	r0, r3
 8006978:	f000 fc66 	bl	8007248 <goBlank>
 800697c:	0003      	movs	r3, r0
 800697e:	60fb      	str	r3, [r7, #12]
    if ( !ptr || (*ptr != '{' && *ptr != '[') ) return 0;
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	2b00      	cmp	r3, #0
 8006984:	d007      	beq.n	8006996 <json_createWithPool+0x2c>
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	781b      	ldrb	r3, [r3, #0]
 800698a:	2b7b      	cmp	r3, #123	@ 0x7b
 800698c:	d005      	beq.n	800699a <json_createWithPool+0x30>
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	781b      	ldrb	r3, [r3, #0]
 8006992:	2b5b      	cmp	r3, #91	@ 0x5b
 8006994:	d001      	beq.n	800699a <json_createWithPool+0x30>
 8006996:	2300      	movs	r3, #0
 8006998:	e01d      	b.n	80069d6 <json_createWithPool+0x6c>
    json_t* obj = pool->init( pool );
 800699a:	683b      	ldr	r3, [r7, #0]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	683a      	ldr	r2, [r7, #0]
 80069a0:	0010      	movs	r0, r2
 80069a2:	4798      	blx	r3
 80069a4:	0003      	movs	r3, r0
 80069a6:	60bb      	str	r3, [r7, #8]
    obj->name    = 0;
 80069a8:	68bb      	ldr	r3, [r7, #8]
 80069aa:	2200      	movs	r2, #0
 80069ac:	605a      	str	r2, [r3, #4]
    obj->sibling = 0;
 80069ae:	68bb      	ldr	r3, [r7, #8]
 80069b0:	2200      	movs	r2, #0
 80069b2:	601a      	str	r2, [r3, #0]
    obj->u.c.child = 0;
 80069b4:	68bb      	ldr	r3, [r7, #8]
 80069b6:	2200      	movs	r2, #0
 80069b8:	609a      	str	r2, [r3, #8]
    ptr = objValue( ptr, obj, pool );
 80069ba:	683a      	ldr	r2, [r7, #0]
 80069bc:	68b9      	ldr	r1, [r7, #8]
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	0018      	movs	r0, r3
 80069c2:	f000 faeb 	bl	8006f9c <objValue>
 80069c6:	0003      	movs	r3, r0
 80069c8:	60fb      	str	r3, [r7, #12]
    if ( !ptr ) return 0;
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	d101      	bne.n	80069d4 <json_createWithPool+0x6a>
 80069d0:	2300      	movs	r3, #0
 80069d2:	e000      	b.n	80069d6 <json_createWithPool+0x6c>
    return obj;
 80069d4:	68bb      	ldr	r3, [r7, #8]
}
 80069d6:	0018      	movs	r0, r3
 80069d8:	46bd      	mov	sp, r7
 80069da:	b004      	add	sp, #16
 80069dc:	bd80      	pop	{r7, pc}
	...

080069e0 <json_create>:

/* Parse a string to get a json. */
json_t const* json_create( char* str, json_t mem[], unsigned int qty ) {
 80069e0:	b580      	push	{r7, lr}
 80069e2:	b08a      	sub	sp, #40	@ 0x28
 80069e4:	af00      	add	r7, sp, #0
 80069e6:	60f8      	str	r0, [r7, #12]
 80069e8:	60b9      	str	r1, [r7, #8]
 80069ea:	607a      	str	r2, [r7, #4]
    jsonStaticPool_t spool;
    spool.mem = mem;
 80069ec:	2114      	movs	r1, #20
 80069ee:	187b      	adds	r3, r7, r1
 80069f0:	68ba      	ldr	r2, [r7, #8]
 80069f2:	601a      	str	r2, [r3, #0]
    spool.qty = qty;
 80069f4:	187b      	adds	r3, r7, r1
 80069f6:	687a      	ldr	r2, [r7, #4]
 80069f8:	605a      	str	r2, [r3, #4]
    spool.pool.init = poolInit;
 80069fa:	187b      	adds	r3, r7, r1
 80069fc:	4a08      	ldr	r2, [pc, #32]	@ (8006a20 <json_create+0x40>)
 80069fe:	60da      	str	r2, [r3, #12]
    spool.pool.alloc = poolAlloc;
 8006a00:	187b      	adds	r3, r7, r1
 8006a02:	4a08      	ldr	r2, [pc, #32]	@ (8006a24 <json_create+0x44>)
 8006a04:	611a      	str	r2, [r3, #16]
    return json_createWithPool( str, &spool.pool );
 8006a06:	187b      	adds	r3, r7, r1
 8006a08:	330c      	adds	r3, #12
 8006a0a:	001a      	movs	r2, r3
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	0011      	movs	r1, r2
 8006a10:	0018      	movs	r0, r3
 8006a12:	f7ff ffaa 	bl	800696a <json_createWithPool>
 8006a16:	0003      	movs	r3, r0
}
 8006a18:	0018      	movs	r0, r3
 8006a1a:	46bd      	mov	sp, r7
 8006a1c:	b00a      	add	sp, #40	@ 0x28
 8006a1e:	bd80      	pop	{r7, pc}
 8006a20:	08007171 	.word	0x08007171
 8006a24:	08007191 	.word	0x08007191

08006a28 <getEscape>:

/** Get a special character with its escape character. Examples:
  * 'b' -> '\\b', 'n' -> '\\n', 't' -> '\\t'
  * @param ch The escape character.
  * @retval  The character code. */
static char getEscape( char ch ) {
 8006a28:	b580      	push	{r7, lr}
 8006a2a:	b084      	sub	sp, #16
 8006a2c:	af00      	add	r7, sp, #0
 8006a2e:	0002      	movs	r2, r0
 8006a30:	1dfb      	adds	r3, r7, #7
 8006a32:	701a      	strb	r2, [r3, #0]
        { '/',  '/'  }, { 'b',  '\b' },
        { 'f',  '\f' }, { 'n',  '\n' },
        { 'r',  '\r' }, { 't',  '\t' },
    };
    unsigned int i;
    for( i = 0; i < sizeof pair / sizeof *pair; ++i )
 8006a34:	2300      	movs	r3, #0
 8006a36:	60fb      	str	r3, [r7, #12]
 8006a38:	e011      	b.n	8006a5e <getEscape+0x36>
        if ( pair[i].ch == ch )
 8006a3a:	4b0d      	ldr	r3, [pc, #52]	@ (8006a70 <getEscape+0x48>)
 8006a3c:	68fa      	ldr	r2, [r7, #12]
 8006a3e:	0052      	lsls	r2, r2, #1
 8006a40:	5cd3      	ldrb	r3, [r2, r3]
 8006a42:	1dfa      	adds	r2, r7, #7
 8006a44:	7812      	ldrb	r2, [r2, #0]
 8006a46:	429a      	cmp	r2, r3
 8006a48:	d106      	bne.n	8006a58 <getEscape+0x30>
            return pair[i].code;
 8006a4a:	4a09      	ldr	r2, [pc, #36]	@ (8006a70 <getEscape+0x48>)
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	005b      	lsls	r3, r3, #1
 8006a50:	18d3      	adds	r3, r2, r3
 8006a52:	3301      	adds	r3, #1
 8006a54:	781b      	ldrb	r3, [r3, #0]
 8006a56:	e006      	b.n	8006a66 <getEscape+0x3e>
    for( i = 0; i < sizeof pair / sizeof *pair; ++i )
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	3301      	adds	r3, #1
 8006a5c:	60fb      	str	r3, [r7, #12]
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	2b07      	cmp	r3, #7
 8006a62:	d9ea      	bls.n	8006a3a <getEscape+0x12>
    return '\0';
 8006a64:	2300      	movs	r3, #0
}
 8006a66:	0018      	movs	r0, r3
 8006a68:	46bd      	mov	sp, r7
 8006a6a:	b004      	add	sp, #16
 8006a6c:	bd80      	pop	{r7, pc}
 8006a6e:	46c0      	nop			@ (mov r8, r8)
 8006a70:	080103a4 	.word	0x080103a4

08006a74 <getCharFromUnicode>:

/** Parse 4 characters.
  * @param str Pointer to  first digit.
  * @retval '?' If the four characters are hexadecimal digits.
  * @retval '\0' In other cases. */
static unsigned char getCharFromUnicode( unsigned char const* str ) {
 8006a74:	b580      	push	{r7, lr}
 8006a76:	b084      	sub	sp, #16
 8006a78:	af00      	add	r7, sp, #0
 8006a7a:	6078      	str	r0, [r7, #4]
    unsigned int i;
    for( i = 0; i < 4; ++i )
 8006a7c:	2300      	movs	r3, #0
 8006a7e:	60fb      	str	r3, [r7, #12]
 8006a80:	e010      	b.n	8006aa4 <getCharFromUnicode+0x30>
        if ( !isxdigit( str[i] ) )
 8006a82:	687a      	ldr	r2, [r7, #4]
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	18d3      	adds	r3, r2, r3
 8006a88:	781b      	ldrb	r3, [r3, #0]
 8006a8a:	1c5a      	adds	r2, r3, #1
 8006a8c:	4b09      	ldr	r3, [pc, #36]	@ (8006ab4 <getCharFromUnicode+0x40>)
 8006a8e:	18d3      	adds	r3, r2, r3
 8006a90:	781b      	ldrb	r3, [r3, #0]
 8006a92:	001a      	movs	r2, r3
 8006a94:	2344      	movs	r3, #68	@ 0x44
 8006a96:	4013      	ands	r3, r2
 8006a98:	d101      	bne.n	8006a9e <getCharFromUnicode+0x2a>
            return '\0';
 8006a9a:	2300      	movs	r3, #0
 8006a9c:	e006      	b.n	8006aac <getCharFromUnicode+0x38>
    for( i = 0; i < 4; ++i )
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	3301      	adds	r3, #1
 8006aa2:	60fb      	str	r3, [r7, #12]
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	2b03      	cmp	r3, #3
 8006aa8:	d9eb      	bls.n	8006a82 <getCharFromUnicode+0xe>
    return '?';
 8006aaa:	233f      	movs	r3, #63	@ 0x3f
}
 8006aac:	0018      	movs	r0, r3
 8006aae:	46bd      	mov	sp, r7
 8006ab0:	b004      	add	sp, #16
 8006ab2:	bd80      	pop	{r7, pc}
 8006ab4:	080104c0 	.word	0x080104c0

08006ab8 <parseString>:
/** Parse a string and replace the scape characters by their meaning characters.
  * This parser stops when finds the character '\"'. Then replaces '\"' by '\0'.
  * @param str Pointer to first character.
  * @retval Pointer to first non white space after the string. If success.
  * @retval Null pointer if any error occur. */
static char* parseString( char* str ) {
 8006ab8:	b5b0      	push	{r4, r5, r7, lr}
 8006aba:	b086      	sub	sp, #24
 8006abc:	af00      	add	r7, sp, #0
 8006abe:	6078      	str	r0, [r7, #4]
    unsigned char* head = (unsigned char*)str;
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	617b      	str	r3, [r7, #20]
    unsigned char* tail = (unsigned char*)str;
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	613b      	str	r3, [r7, #16]
    for( ; *head; ++head, ++tail ) {
 8006ac8:	e04f      	b.n	8006b6a <parseString+0xb2>
        if ( *head == '\"' ) {
 8006aca:	697b      	ldr	r3, [r7, #20]
 8006acc:	781b      	ldrb	r3, [r3, #0]
 8006ace:	2b22      	cmp	r3, #34	@ 0x22
 8006ad0:	d107      	bne.n	8006ae2 <parseString+0x2a>
            *tail = '\0';
 8006ad2:	693b      	ldr	r3, [r7, #16]
 8006ad4:	2200      	movs	r2, #0
 8006ad6:	701a      	strb	r2, [r3, #0]
            return (char*)++head;
 8006ad8:	697b      	ldr	r3, [r7, #20]
 8006ada:	3301      	adds	r3, #1
 8006adc:	617b      	str	r3, [r7, #20]
 8006ade:	697b      	ldr	r3, [r7, #20]
 8006ae0:	e048      	b.n	8006b74 <parseString+0xbc>
        }
        if ( *head == '\\' ) {
 8006ae2:	697b      	ldr	r3, [r7, #20]
 8006ae4:	781b      	ldrb	r3, [r3, #0]
 8006ae6:	2b5c      	cmp	r3, #92	@ 0x5c
 8006ae8:	d135      	bne.n	8006b56 <parseString+0x9e>
            if ( *++head == 'u' ) {
 8006aea:	697b      	ldr	r3, [r7, #20]
 8006aec:	3301      	adds	r3, #1
 8006aee:	617b      	str	r3, [r7, #20]
 8006af0:	697b      	ldr	r3, [r7, #20]
 8006af2:	781b      	ldrb	r3, [r3, #0]
 8006af4:	2b75      	cmp	r3, #117	@ 0x75
 8006af6:	d119      	bne.n	8006b2c <parseString+0x74>
                char const ch = getCharFromUnicode( ++head );
 8006af8:	697b      	ldr	r3, [r7, #20]
 8006afa:	3301      	adds	r3, #1
 8006afc:	617b      	str	r3, [r7, #20]
 8006afe:	250e      	movs	r5, #14
 8006b00:	197c      	adds	r4, r7, r5
 8006b02:	697b      	ldr	r3, [r7, #20]
 8006b04:	0018      	movs	r0, r3
 8006b06:	f7ff ffb5 	bl	8006a74 <getCharFromUnicode>
 8006b0a:	0003      	movs	r3, r0
 8006b0c:	7023      	strb	r3, [r4, #0]
                if ( ch == '\0' ) return 0;
 8006b0e:	197b      	adds	r3, r7, r5
 8006b10:	781b      	ldrb	r3, [r3, #0]
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d101      	bne.n	8006b1a <parseString+0x62>
 8006b16:	2300      	movs	r3, #0
 8006b18:	e02c      	b.n	8006b74 <parseString+0xbc>
                *tail = ch;
 8006b1a:	693b      	ldr	r3, [r7, #16]
 8006b1c:	220e      	movs	r2, #14
 8006b1e:	18ba      	adds	r2, r7, r2
 8006b20:	7812      	ldrb	r2, [r2, #0]
 8006b22:	701a      	strb	r2, [r3, #0]
                head += 3;
 8006b24:	697b      	ldr	r3, [r7, #20]
 8006b26:	3303      	adds	r3, #3
 8006b28:	617b      	str	r3, [r7, #20]
 8006b2a:	e018      	b.n	8006b5e <parseString+0xa6>
            }
            else {
                char const esc = getEscape( *head );
 8006b2c:	697b      	ldr	r3, [r7, #20]
 8006b2e:	781b      	ldrb	r3, [r3, #0]
 8006b30:	250f      	movs	r5, #15
 8006b32:	197c      	adds	r4, r7, r5
 8006b34:	0018      	movs	r0, r3
 8006b36:	f7ff ff77 	bl	8006a28 <getEscape>
 8006b3a:	0003      	movs	r3, r0
 8006b3c:	7023      	strb	r3, [r4, #0]
                if ( esc == '\0' ) return 0;
 8006b3e:	197b      	adds	r3, r7, r5
 8006b40:	781b      	ldrb	r3, [r3, #0]
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	d101      	bne.n	8006b4a <parseString+0x92>
 8006b46:	2300      	movs	r3, #0
 8006b48:	e014      	b.n	8006b74 <parseString+0xbc>
                *tail = esc;
 8006b4a:	693b      	ldr	r3, [r7, #16]
 8006b4c:	220f      	movs	r2, #15
 8006b4e:	18ba      	adds	r2, r7, r2
 8006b50:	7812      	ldrb	r2, [r2, #0]
 8006b52:	701a      	strb	r2, [r3, #0]
 8006b54:	e003      	b.n	8006b5e <parseString+0xa6>
            }
        }
        else *tail = *head;
 8006b56:	697b      	ldr	r3, [r7, #20]
 8006b58:	781a      	ldrb	r2, [r3, #0]
 8006b5a:	693b      	ldr	r3, [r7, #16]
 8006b5c:	701a      	strb	r2, [r3, #0]
    for( ; *head; ++head, ++tail ) {
 8006b5e:	697b      	ldr	r3, [r7, #20]
 8006b60:	3301      	adds	r3, #1
 8006b62:	617b      	str	r3, [r7, #20]
 8006b64:	693b      	ldr	r3, [r7, #16]
 8006b66:	3301      	adds	r3, #1
 8006b68:	613b      	str	r3, [r7, #16]
 8006b6a:	697b      	ldr	r3, [r7, #20]
 8006b6c:	781b      	ldrb	r3, [r3, #0]
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d1ab      	bne.n	8006aca <parseString+0x12>
    }
    return 0;
 8006b72:	2300      	movs	r3, #0
}
 8006b74:	0018      	movs	r0, r3
 8006b76:	46bd      	mov	sp, r7
 8006b78:	b006      	add	sp, #24
 8006b7a:	bdb0      	pop	{r4, r5, r7, pc}

08006b7c <propertyName>:
/** Parse a string to get the name of a property.
  * @param ptr Pointer to first character.
  * @param property The property to assign the name.
  * @retval Pointer to first of property value. If success.
  * @retval Null pointer if any error occur. */
static char* propertyName( char* ptr, json_t* property ) {
 8006b7c:	b580      	push	{r7, lr}
 8006b7e:	b082      	sub	sp, #8
 8006b80:	af00      	add	r7, sp, #0
 8006b82:	6078      	str	r0, [r7, #4]
 8006b84:	6039      	str	r1, [r7, #0]
    property->name = ++ptr;
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	3301      	adds	r3, #1
 8006b8a:	607b      	str	r3, [r7, #4]
 8006b8c:	683b      	ldr	r3, [r7, #0]
 8006b8e:	687a      	ldr	r2, [r7, #4]
 8006b90:	605a      	str	r2, [r3, #4]
    ptr = parseString( ptr );
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	0018      	movs	r0, r3
 8006b96:	f7ff ff8f 	bl	8006ab8 <parseString>
 8006b9a:	0003      	movs	r3, r0
 8006b9c:	607b      	str	r3, [r7, #4]
    if ( !ptr ) return 0;
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	d101      	bne.n	8006ba8 <propertyName+0x2c>
 8006ba4:	2300      	movs	r3, #0
 8006ba6:	e017      	b.n	8006bd8 <propertyName+0x5c>
    ptr = goBlank( ptr );
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	0018      	movs	r0, r3
 8006bac:	f000 fb4c 	bl	8007248 <goBlank>
 8006bb0:	0003      	movs	r3, r0
 8006bb2:	607b      	str	r3, [r7, #4]
    if ( !ptr ) return 0;
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	d101      	bne.n	8006bbe <propertyName+0x42>
 8006bba:	2300      	movs	r3, #0
 8006bbc:	e00c      	b.n	8006bd8 <propertyName+0x5c>
    if ( *ptr++ != ':' ) return 0;
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	1c5a      	adds	r2, r3, #1
 8006bc2:	607a      	str	r2, [r7, #4]
 8006bc4:	781b      	ldrb	r3, [r3, #0]
 8006bc6:	2b3a      	cmp	r3, #58	@ 0x3a
 8006bc8:	d001      	beq.n	8006bce <propertyName+0x52>
 8006bca:	2300      	movs	r3, #0
 8006bcc:	e004      	b.n	8006bd8 <propertyName+0x5c>
    return goBlank( ptr );
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	0018      	movs	r0, r3
 8006bd2:	f000 fb39 	bl	8007248 <goBlank>
 8006bd6:	0003      	movs	r3, r0
}
 8006bd8:	0018      	movs	r0, r3
 8006bda:	46bd      	mov	sp, r7
 8006bdc:	b002      	add	sp, #8
 8006bde:	bd80      	pop	{r7, pc}

08006be0 <textValue>:
/** Parse a string to get the value of a property when its type is JSON_TEXT.
  * @param ptr Pointer to first character ('\"').
  * @param property The property to assign the name.
  * @retval Pointer to first non white space after the string. If success.
  * @retval Null pointer if any error occur. */
static char* textValue( char* ptr, json_t* property ) {
 8006be0:	b580      	push	{r7, lr}
 8006be2:	b082      	sub	sp, #8
 8006be4:	af00      	add	r7, sp, #0
 8006be6:	6078      	str	r0, [r7, #4]
 8006be8:	6039      	str	r1, [r7, #0]
    ++property->u.value;
 8006bea:	683b      	ldr	r3, [r7, #0]
 8006bec:	689b      	ldr	r3, [r3, #8]
 8006bee:	1c5a      	adds	r2, r3, #1
 8006bf0:	683b      	ldr	r3, [r7, #0]
 8006bf2:	609a      	str	r2, [r3, #8]
    ptr = parseString( ++ptr );
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	3301      	adds	r3, #1
 8006bf8:	607b      	str	r3, [r7, #4]
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	0018      	movs	r0, r3
 8006bfe:	f7ff ff5b 	bl	8006ab8 <parseString>
 8006c02:	0003      	movs	r3, r0
 8006c04:	607b      	str	r3, [r7, #4]
    if ( !ptr ) return 0;
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d101      	bne.n	8006c10 <textValue+0x30>
 8006c0c:	2300      	movs	r3, #0
 8006c0e:	e003      	b.n	8006c18 <textValue+0x38>
    property->type = JSON_TEXT;
 8006c10:	683b      	ldr	r3, [r7, #0]
 8006c12:	2202      	movs	r2, #2
 8006c14:	741a      	strb	r2, [r3, #16]
    return ptr;
 8006c16:	687b      	ldr	r3, [r7, #4]
}
 8006c18:	0018      	movs	r0, r3
 8006c1a:	46bd      	mov	sp, r7
 8006c1c:	b002      	add	sp, #8
 8006c1e:	bd80      	pop	{r7, pc}

08006c20 <checkStr>:
/** Compare two strings until get the null character in the second one.
  * @param ptr sub string
  * @param str main string
  * @retval Pointer to next character.
  * @retval Null pointer if any error occur. */
static char* checkStr( char* ptr, char const* str ) {
 8006c20:	b580      	push	{r7, lr}
 8006c22:	b082      	sub	sp, #8
 8006c24:	af00      	add	r7, sp, #0
 8006c26:	6078      	str	r0, [r7, #4]
 8006c28:	6039      	str	r1, [r7, #0]
    while( *str )
 8006c2a:	e00b      	b.n	8006c44 <checkStr+0x24>
        if ( *ptr++ != *str++ )
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	1c5a      	adds	r2, r3, #1
 8006c30:	607a      	str	r2, [r7, #4]
 8006c32:	781a      	ldrb	r2, [r3, #0]
 8006c34:	683b      	ldr	r3, [r7, #0]
 8006c36:	1c59      	adds	r1, r3, #1
 8006c38:	6039      	str	r1, [r7, #0]
 8006c3a:	781b      	ldrb	r3, [r3, #0]
 8006c3c:	429a      	cmp	r2, r3
 8006c3e:	d001      	beq.n	8006c44 <checkStr+0x24>
            return 0;
 8006c40:	2300      	movs	r3, #0
 8006c42:	e004      	b.n	8006c4e <checkStr+0x2e>
    while( *str )
 8006c44:	683b      	ldr	r3, [r7, #0]
 8006c46:	781b      	ldrb	r3, [r3, #0]
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	d1ef      	bne.n	8006c2c <checkStr+0xc>
    return ptr;
 8006c4c:	687b      	ldr	r3, [r7, #4]
}
 8006c4e:	0018      	movs	r0, r3
 8006c50:	46bd      	mov	sp, r7
 8006c52:	b002      	add	sp, #8
 8006c54:	bd80      	pop	{r7, pc}

08006c56 <primitiveValue>:
  * @param property Property handler to set the value and the type, (true, false or null).
  * @param value String with the primitive literal.
  * @param type The code of the type. ( JSON_BOOLEAN or JSON_NULL )
  * @retval Pointer to first non white space after the string. If success.
  * @retval Null pointer if any error occur. */
static char* primitiveValue( char* ptr, json_t* property, char const* value, jsonType_t type ) {
 8006c56:	b580      	push	{r7, lr}
 8006c58:	b084      	sub	sp, #16
 8006c5a:	af00      	add	r7, sp, #0
 8006c5c:	60f8      	str	r0, [r7, #12]
 8006c5e:	60b9      	str	r1, [r7, #8]
 8006c60:	607a      	str	r2, [r7, #4]
 8006c62:	001a      	movs	r2, r3
 8006c64:	1cfb      	adds	r3, r7, #3
 8006c66:	701a      	strb	r2, [r3, #0]
    ptr = checkStr( ptr, value );
 8006c68:	687a      	ldr	r2, [r7, #4]
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	0011      	movs	r1, r2
 8006c6e:	0018      	movs	r0, r3
 8006c70:	f7ff ffd6 	bl	8006c20 <checkStr>
 8006c74:	0003      	movs	r3, r0
 8006c76:	60fb      	str	r3, [r7, #12]
    if ( !ptr || !isEndOfPrimitive( *ptr ) ) return 0;
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	d00b      	beq.n	8006c96 <primitiveValue+0x40>
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	781b      	ldrb	r3, [r3, #0]
 8006c82:	0018      	movs	r0, r3
 8006c84:	f000 fb30 	bl	80072e8 <isEndOfPrimitive>
 8006c88:	0003      	movs	r3, r0
 8006c8a:	001a      	movs	r2, r3
 8006c8c:	2301      	movs	r3, #1
 8006c8e:	4053      	eors	r3, r2
 8006c90:	b2db      	uxtb	r3, r3
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	d001      	beq.n	8006c9a <primitiveValue+0x44>
 8006c96:	2300      	movs	r3, #0
 8006c98:	e00a      	b.n	8006cb0 <primitiveValue+0x5a>
    ptr = setToNull( ptr );
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	0018      	movs	r0, r3
 8006c9e:	f000 fb05 	bl	80072ac <setToNull>
 8006ca2:	0003      	movs	r3, r0
 8006ca4:	60fb      	str	r3, [r7, #12]
    property->type = type;
 8006ca6:	68bb      	ldr	r3, [r7, #8]
 8006ca8:	1cfa      	adds	r2, r7, #3
 8006caa:	7812      	ldrb	r2, [r2, #0]
 8006cac:	741a      	strb	r2, [r3, #16]
    return ptr;
 8006cae:	68fb      	ldr	r3, [r7, #12]
}
 8006cb0:	0018      	movs	r0, r3
 8006cb2:	46bd      	mov	sp, r7
 8006cb4:	b004      	add	sp, #16
 8006cb6:	bd80      	pop	{r7, pc}

08006cb8 <trueValue>:
  * If the first character after the value is different of '}' or ']' is set to '\0'.
  * @param ptr Pointer to first character.
  * @param property Property handler to set the value and the type, (true, false or null).
  * @retval Pointer to first non white space after the string. If success.
  * @retval Null pointer if any error occur. */
static char* trueValue( char* ptr, json_t* property ) {
 8006cb8:	b580      	push	{r7, lr}
 8006cba:	b082      	sub	sp, #8
 8006cbc:	af00      	add	r7, sp, #0
 8006cbe:	6078      	str	r0, [r7, #4]
 8006cc0:	6039      	str	r1, [r7, #0]
    return primitiveValue( ptr, property, "true", JSON_BOOLEAN );
 8006cc2:	4a05      	ldr	r2, [pc, #20]	@ (8006cd8 <trueValue+0x20>)
 8006cc4:	6839      	ldr	r1, [r7, #0]
 8006cc6:	6878      	ldr	r0, [r7, #4]
 8006cc8:	2303      	movs	r3, #3
 8006cca:	f7ff ffc4 	bl	8006c56 <primitiveValue>
 8006cce:	0003      	movs	r3, r0
}
 8006cd0:	0018      	movs	r0, r3
 8006cd2:	46bd      	mov	sp, r7
 8006cd4:	b002      	add	sp, #8
 8006cd6:	bd80      	pop	{r7, pc}
 8006cd8:	0800fbac 	.word	0x0800fbac

08006cdc <falseValue>:
  * If the first character after the value is different of '}' or ']' is set to '\0'.
  * @param ptr Pointer to first character.
  * @param property Property handler to set the value and the type, (true, false or null).
  * @retval Pointer to first non white space after the string. If success.
  * @retval Null pointer if any error occur. */
static char* falseValue( char* ptr, json_t* property ) {
 8006cdc:	b580      	push	{r7, lr}
 8006cde:	b082      	sub	sp, #8
 8006ce0:	af00      	add	r7, sp, #0
 8006ce2:	6078      	str	r0, [r7, #4]
 8006ce4:	6039      	str	r1, [r7, #0]
    return primitiveValue( ptr, property, "false", JSON_BOOLEAN );
 8006ce6:	4a05      	ldr	r2, [pc, #20]	@ (8006cfc <falseValue+0x20>)
 8006ce8:	6839      	ldr	r1, [r7, #0]
 8006cea:	6878      	ldr	r0, [r7, #4]
 8006cec:	2303      	movs	r3, #3
 8006cee:	f7ff ffb2 	bl	8006c56 <primitiveValue>
 8006cf2:	0003      	movs	r3, r0
}
 8006cf4:	0018      	movs	r0, r3
 8006cf6:	46bd      	mov	sp, r7
 8006cf8:	b002      	add	sp, #8
 8006cfa:	bd80      	pop	{r7, pc}
 8006cfc:	0800fbb4 	.word	0x0800fbb4

08006d00 <nullValue>:
  * If the first character after the value is different of '}' or ']' is set to '\0'.
  * @param ptr Pointer to first character.
  * @param property Property handler to set the value and the type, (true, false or null).
  * @retval Pointer to first non white space after the string. If success.
  * @retval Null pointer if any error occur. */
static char* nullValue( char* ptr, json_t* property ) {
 8006d00:	b580      	push	{r7, lr}
 8006d02:	b082      	sub	sp, #8
 8006d04:	af00      	add	r7, sp, #0
 8006d06:	6078      	str	r0, [r7, #4]
 8006d08:	6039      	str	r1, [r7, #0]
    return primitiveValue( ptr, property, "null", JSON_NULL );
 8006d0a:	4a05      	ldr	r2, [pc, #20]	@ (8006d20 <nullValue+0x20>)
 8006d0c:	6839      	ldr	r1, [r7, #0]
 8006d0e:	6878      	ldr	r0, [r7, #4]
 8006d10:	2306      	movs	r3, #6
 8006d12:	f7ff ffa0 	bl	8006c56 <primitiveValue>
 8006d16:	0003      	movs	r3, r0
}
 8006d18:	0018      	movs	r0, r3
 8006d1a:	46bd      	mov	sp, r7
 8006d1c:	b002      	add	sp, #8
 8006d1e:	bd80      	pop	{r7, pc}
 8006d20:	0800fbbc 	.word	0x0800fbbc

08006d24 <expValue>:

/** Analyze the exponential part of a real number.
  * @param ptr Pointer to first character.
  * @retval Pointer to first non numerical after the string. If success.
  * @retval Null pointer if any error occur. */
static char* expValue( char* ptr ) {
 8006d24:	b580      	push	{r7, lr}
 8006d26:	b082      	sub	sp, #8
 8006d28:	af00      	add	r7, sp, #0
 8006d2a:	6078      	str	r0, [r7, #4]
    if ( *ptr == '-' || *ptr == '+' ) ++ptr;
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	781b      	ldrb	r3, [r3, #0]
 8006d30:	2b2d      	cmp	r3, #45	@ 0x2d
 8006d32:	d003      	beq.n	8006d3c <expValue+0x18>
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	781b      	ldrb	r3, [r3, #0]
 8006d38:	2b2b      	cmp	r3, #43	@ 0x2b
 8006d3a:	d102      	bne.n	8006d42 <expValue+0x1e>
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	3301      	adds	r3, #1
 8006d40:	607b      	str	r3, [r7, #4]
    if ( !isdigit( (int)(*ptr) ) ) return 0;
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	781b      	ldrb	r3, [r3, #0]
 8006d46:	1c5a      	adds	r2, r3, #1
 8006d48:	4b0b      	ldr	r3, [pc, #44]	@ (8006d78 <expValue+0x54>)
 8006d4a:	18d3      	adds	r3, r2, r3
 8006d4c:	781b      	ldrb	r3, [r3, #0]
 8006d4e:	001a      	movs	r2, r3
 8006d50:	2304      	movs	r3, #4
 8006d52:	4013      	ands	r3, r2
 8006d54:	d101      	bne.n	8006d5a <expValue+0x36>
 8006d56:	2300      	movs	r3, #0
 8006d58:	e009      	b.n	8006d6e <expValue+0x4a>
    ptr = goNum( ++ptr );
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	3301      	adds	r3, #1
 8006d5e:	607b      	str	r3, [r7, #4]
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	0018      	movs	r0, r3
 8006d64:	f000 fa82 	bl	800726c <goNum>
 8006d68:	0003      	movs	r3, r0
 8006d6a:	607b      	str	r3, [r7, #4]
    return ptr;
 8006d6c:	687b      	ldr	r3, [r7, #4]
}
 8006d6e:	0018      	movs	r0, r3
 8006d70:	46bd      	mov	sp, r7
 8006d72:	b002      	add	sp, #8
 8006d74:	bd80      	pop	{r7, pc}
 8006d76:	46c0      	nop			@ (mov r8, r8)
 8006d78:	080104c0 	.word	0x080104c0

08006d7c <fraqValue>:

/** Analyze the decimal part of a real number.
  * @param ptr Pointer to first character.
  * @retval Pointer to first non numerical after the string. If success.
  * @retval Null pointer if any error occur. */
static char* fraqValue( char* ptr ) {
 8006d7c:	b580      	push	{r7, lr}
 8006d7e:	b082      	sub	sp, #8
 8006d80:	af00      	add	r7, sp, #0
 8006d82:	6078      	str	r0, [r7, #4]
    if ( !isdigit( (int)(*ptr) ) ) return 0;
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	781b      	ldrb	r3, [r3, #0]
 8006d88:	1c5a      	adds	r2, r3, #1
 8006d8a:	4b0e      	ldr	r3, [pc, #56]	@ (8006dc4 <fraqValue+0x48>)
 8006d8c:	18d3      	adds	r3, r2, r3
 8006d8e:	781b      	ldrb	r3, [r3, #0]
 8006d90:	001a      	movs	r2, r3
 8006d92:	2304      	movs	r3, #4
 8006d94:	4013      	ands	r3, r2
 8006d96:	d101      	bne.n	8006d9c <fraqValue+0x20>
 8006d98:	2300      	movs	r3, #0
 8006d9a:	e00e      	b.n	8006dba <fraqValue+0x3e>
    ptr = goNum( ++ptr );
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	3301      	adds	r3, #1
 8006da0:	607b      	str	r3, [r7, #4]
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	0018      	movs	r0, r3
 8006da6:	f000 fa61 	bl	800726c <goNum>
 8006daa:	0003      	movs	r3, r0
 8006dac:	607b      	str	r3, [r7, #4]
    if ( !ptr ) return 0;
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	d101      	bne.n	8006db8 <fraqValue+0x3c>
 8006db4:	2300      	movs	r3, #0
 8006db6:	e000      	b.n	8006dba <fraqValue+0x3e>
    return ptr;
 8006db8:	687b      	ldr	r3, [r7, #4]
}
 8006dba:	0018      	movs	r0, r3
 8006dbc:	46bd      	mov	sp, r7
 8006dbe:	b002      	add	sp, #8
 8006dc0:	bd80      	pop	{r7, pc}
 8006dc2:	46c0      	nop			@ (mov r8, r8)
 8006dc4:	080104c0 	.word	0x080104c0

08006dc8 <numValue>:
  * If the first character after the value is different of '}' or ']' is set to '\0'.
  * @param ptr Pointer to first character.
  * @param property Property handler to set the value and the type: JSON_REAL or JSON_INTEGER.
  * @retval Pointer to first non white space after the string. If success.
  * @retval Null pointer if any error occur. */
static char* numValue( char* ptr, json_t* property ) {
 8006dc8:	b580      	push	{r7, lr}
 8006dca:	b088      	sub	sp, #32
 8006dcc:	af00      	add	r7, sp, #0
 8006dce:	6078      	str	r0, [r7, #4]
 8006dd0:	6039      	str	r1, [r7, #0]
    if ( *ptr == '-' ) ++ptr;
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	781b      	ldrb	r3, [r3, #0]
 8006dd6:	2b2d      	cmp	r3, #45	@ 0x2d
 8006dd8:	d102      	bne.n	8006de0 <numValue+0x18>
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	3301      	adds	r3, #1
 8006dde:	607b      	str	r3, [r7, #4]
    if ( !isdigit( (int)(*ptr) ) ) return 0;
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	781b      	ldrb	r3, [r3, #0]
 8006de4:	1c5a      	adds	r2, r3, #1
 8006de6:	4b5b      	ldr	r3, [pc, #364]	@ (8006f54 <numValue+0x18c>)
 8006de8:	18d3      	adds	r3, r2, r3
 8006dea:	781b      	ldrb	r3, [r3, #0]
 8006dec:	001a      	movs	r2, r3
 8006dee:	2304      	movs	r3, #4
 8006df0:	4013      	ands	r3, r2
 8006df2:	d101      	bne.n	8006df8 <numValue+0x30>
 8006df4:	2300      	movs	r3, #0
 8006df6:	e0a8      	b.n	8006f4a <numValue+0x182>
    if ( *ptr != '0' ) {
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	781b      	ldrb	r3, [r3, #0]
 8006dfc:	2b30      	cmp	r3, #48	@ 0x30
 8006dfe:	d00a      	beq.n	8006e16 <numValue+0x4e>
        ptr = goNum( ptr );
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	0018      	movs	r0, r3
 8006e04:	f000 fa32 	bl	800726c <goNum>
 8006e08:	0003      	movs	r3, r0
 8006e0a:	607b      	str	r3, [r7, #4]
        if ( !ptr ) return 0;
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d110      	bne.n	8006e34 <numValue+0x6c>
 8006e12:	2300      	movs	r3, #0
 8006e14:	e099      	b.n	8006f4a <numValue+0x182>
    }
    else if ( isdigit( (int)(*++ptr) ) ) return 0;
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	3301      	adds	r3, #1
 8006e1a:	607b      	str	r3, [r7, #4]
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	781b      	ldrb	r3, [r3, #0]
 8006e20:	1c5a      	adds	r2, r3, #1
 8006e22:	4b4c      	ldr	r3, [pc, #304]	@ (8006f54 <numValue+0x18c>)
 8006e24:	18d3      	adds	r3, r2, r3
 8006e26:	781b      	ldrb	r3, [r3, #0]
 8006e28:	001a      	movs	r2, r3
 8006e2a:	2304      	movs	r3, #4
 8006e2c:	4013      	ands	r3, r2
 8006e2e:	d001      	beq.n	8006e34 <numValue+0x6c>
 8006e30:	2300      	movs	r3, #0
 8006e32:	e08a      	b.n	8006f4a <numValue+0x182>
    property->type = JSON_INTEGER;
 8006e34:	683b      	ldr	r3, [r7, #0]
 8006e36:	2204      	movs	r2, #4
 8006e38:	741a      	strb	r2, [r3, #16]
    if ( *ptr == '.' ) {
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	781b      	ldrb	r3, [r3, #0]
 8006e3e:	2b2e      	cmp	r3, #46	@ 0x2e
 8006e40:	d110      	bne.n	8006e64 <numValue+0x9c>
        ptr = fraqValue( ++ptr );
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	3301      	adds	r3, #1
 8006e46:	607b      	str	r3, [r7, #4]
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	0018      	movs	r0, r3
 8006e4c:	f7ff ff96 	bl	8006d7c <fraqValue>
 8006e50:	0003      	movs	r3, r0
 8006e52:	607b      	str	r3, [r7, #4]
        if ( !ptr ) return 0;
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	d101      	bne.n	8006e5e <numValue+0x96>
 8006e5a:	2300      	movs	r3, #0
 8006e5c:	e075      	b.n	8006f4a <numValue+0x182>
        property->type = JSON_REAL;
 8006e5e:	683b      	ldr	r3, [r7, #0]
 8006e60:	2205      	movs	r2, #5
 8006e62:	741a      	strb	r2, [r3, #16]
    }
    if ( *ptr == 'e' || *ptr == 'E' ) {
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	781b      	ldrb	r3, [r3, #0]
 8006e68:	2b65      	cmp	r3, #101	@ 0x65
 8006e6a:	d003      	beq.n	8006e74 <numValue+0xac>
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	781b      	ldrb	r3, [r3, #0]
 8006e70:	2b45      	cmp	r3, #69	@ 0x45
 8006e72:	d110      	bne.n	8006e96 <numValue+0xce>
        ptr = expValue( ++ptr );
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	3301      	adds	r3, #1
 8006e78:	607b      	str	r3, [r7, #4]
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	0018      	movs	r0, r3
 8006e7e:	f7ff ff51 	bl	8006d24 <expValue>
 8006e82:	0003      	movs	r3, r0
 8006e84:	607b      	str	r3, [r7, #4]
        if ( !ptr ) return 0;
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	2b00      	cmp	r3, #0
 8006e8a:	d101      	bne.n	8006e90 <numValue+0xc8>
 8006e8c:	2300      	movs	r3, #0
 8006e8e:	e05c      	b.n	8006f4a <numValue+0x182>
        property->type = JSON_REAL;
 8006e90:	683b      	ldr	r3, [r7, #0]
 8006e92:	2205      	movs	r2, #5
 8006e94:	741a      	strb	r2, [r3, #16]
    }
    if ( !isEndOfPrimitive( *ptr ) ) return 0;
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	781b      	ldrb	r3, [r3, #0]
 8006e9a:	0018      	movs	r0, r3
 8006e9c:	f000 fa24 	bl	80072e8 <isEndOfPrimitive>
 8006ea0:	0003      	movs	r3, r0
 8006ea2:	001a      	movs	r2, r3
 8006ea4:	2301      	movs	r3, #1
 8006ea6:	4053      	eors	r3, r2
 8006ea8:	b2db      	uxtb	r3, r3
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	d001      	beq.n	8006eb2 <numValue+0xea>
 8006eae:	2300      	movs	r3, #0
 8006eb0:	e04b      	b.n	8006f4a <numValue+0x182>
    if ( JSON_INTEGER == property->type ) {
 8006eb2:	683b      	ldr	r3, [r7, #0]
 8006eb4:	7c1b      	ldrb	r3, [r3, #16]
 8006eb6:	2b04      	cmp	r3, #4
 8006eb8:	d140      	bne.n	8006f3c <numValue+0x174>
        char const* value = property->u.value;
 8006eba:	683b      	ldr	r3, [r7, #0]
 8006ebc:	689b      	ldr	r3, [r3, #8]
 8006ebe:	61fb      	str	r3, [r7, #28]
        bool const negative = *value == '-';
 8006ec0:	69fb      	ldr	r3, [r7, #28]
 8006ec2:	781a      	ldrb	r2, [r3, #0]
 8006ec4:	201b      	movs	r0, #27
 8006ec6:	183b      	adds	r3, r7, r0
 8006ec8:	3a2d      	subs	r2, #45	@ 0x2d
 8006eca:	4251      	negs	r1, r2
 8006ecc:	414a      	adcs	r2, r1
 8006ece:	701a      	strb	r2, [r3, #0]
        static char const min[] = "-9223372036854775808";
        static char const max[] = "9223372036854775807";
        unsigned int const maxdigits = ( negative? sizeof min: sizeof max ) - 1;
 8006ed0:	183b      	adds	r3, r7, r0
 8006ed2:	781b      	ldrb	r3, [r3, #0]
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d001      	beq.n	8006edc <numValue+0x114>
 8006ed8:	2314      	movs	r3, #20
 8006eda:	e000      	b.n	8006ede <numValue+0x116>
 8006edc:	2313      	movs	r3, #19
 8006ede:	617b      	str	r3, [r7, #20]
        unsigned int const len = ( unsigned int const ) ( ptr - value );
 8006ee0:	687a      	ldr	r2, [r7, #4]
 8006ee2:	69fb      	ldr	r3, [r7, #28]
 8006ee4:	1ad3      	subs	r3, r2, r3
 8006ee6:	613b      	str	r3, [r7, #16]
        if ( len > maxdigits ) return 0;
 8006ee8:	693a      	ldr	r2, [r7, #16]
 8006eea:	697b      	ldr	r3, [r7, #20]
 8006eec:	429a      	cmp	r2, r3
 8006eee:	d901      	bls.n	8006ef4 <numValue+0x12c>
 8006ef0:	2300      	movs	r3, #0
 8006ef2:	e02a      	b.n	8006f4a <numValue+0x182>
        if ( len == maxdigits ) {
 8006ef4:	693a      	ldr	r2, [r7, #16]
 8006ef6:	697b      	ldr	r3, [r7, #20]
 8006ef8:	429a      	cmp	r2, r3
 8006efa:	d11f      	bne.n	8006f3c <numValue+0x174>
            char const tmp = *ptr;
 8006efc:	230f      	movs	r3, #15
 8006efe:	18fb      	adds	r3, r7, r3
 8006f00:	687a      	ldr	r2, [r7, #4]
 8006f02:	7812      	ldrb	r2, [r2, #0]
 8006f04:	701a      	strb	r2, [r3, #0]
            *ptr = '\0';
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	2200      	movs	r2, #0
 8006f0a:	701a      	strb	r2, [r3, #0]
            char const* const threshold = negative ? min: max;
 8006f0c:	231b      	movs	r3, #27
 8006f0e:	18fb      	adds	r3, r7, r3
 8006f10:	781b      	ldrb	r3, [r3, #0]
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d001      	beq.n	8006f1a <numValue+0x152>
 8006f16:	4b10      	ldr	r3, [pc, #64]	@ (8006f58 <numValue+0x190>)
 8006f18:	e000      	b.n	8006f1c <numValue+0x154>
 8006f1a:	4b10      	ldr	r3, [pc, #64]	@ (8006f5c <numValue+0x194>)
 8006f1c:	60bb      	str	r3, [r7, #8]
            if ( 0 > strcmp( threshold, value ) ) return 0;
 8006f1e:	69fa      	ldr	r2, [r7, #28]
 8006f20:	68bb      	ldr	r3, [r7, #8]
 8006f22:	0011      	movs	r1, r2
 8006f24:	0018      	movs	r0, r3
 8006f26:	f7f9 f8ed 	bl	8000104 <strcmp>
 8006f2a:	1e03      	subs	r3, r0, #0
 8006f2c:	da01      	bge.n	8006f32 <numValue+0x16a>
 8006f2e:	2300      	movs	r3, #0
 8006f30:	e00b      	b.n	8006f4a <numValue+0x182>
            *ptr = tmp;
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	220f      	movs	r2, #15
 8006f36:	18ba      	adds	r2, r7, r2
 8006f38:	7812      	ldrb	r2, [r2, #0]
 8006f3a:	701a      	strb	r2, [r3, #0]
        }
    }
    ptr = setToNull( ptr );
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	0018      	movs	r0, r3
 8006f40:	f000 f9b4 	bl	80072ac <setToNull>
 8006f44:	0003      	movs	r3, r0
 8006f46:	607b      	str	r3, [r7, #4]
    return ptr;
 8006f48:	687b      	ldr	r3, [r7, #4]
}
 8006f4a:	0018      	movs	r0, r3
 8006f4c:	46bd      	mov	sp, r7
 8006f4e:	b008      	add	sp, #32
 8006f50:	bd80      	pop	{r7, pc}
 8006f52:	46c0      	nop			@ (mov r8, r8)
 8006f54:	080104c0 	.word	0x080104c0
 8006f58:	080103b4 	.word	0x080103b4
 8006f5c:	080103cc 	.word	0x080103cc

08006f60 <add>:

/** Add a property to a JSON object or array.
  * @param obj The handler of the JSON object or array.
  * @param property The handler of the property to be added. */
static void add( json_t* obj, json_t* property ) {
 8006f60:	b580      	push	{r7, lr}
 8006f62:	b082      	sub	sp, #8
 8006f64:	af00      	add	r7, sp, #0
 8006f66:	6078      	str	r0, [r7, #4]
 8006f68:	6039      	str	r1, [r7, #0]
    property->sibling = 0;
 8006f6a:	683b      	ldr	r3, [r7, #0]
 8006f6c:	2200      	movs	r2, #0
 8006f6e:	601a      	str	r2, [r3, #0]
    if ( !obj->u.c.child ){
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	689b      	ldr	r3, [r3, #8]
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	d106      	bne.n	8006f86 <add+0x26>
	    obj->u.c.child = property;
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	683a      	ldr	r2, [r7, #0]
 8006f7c:	609a      	str	r2, [r3, #8]
	    obj->u.c.last_child = property;
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	683a      	ldr	r2, [r7, #0]
 8006f82:	60da      	str	r2, [r3, #12]
    } else {
	    obj->u.c.last_child->sibling = property;
	    obj->u.c.last_child = property;
    }
}
 8006f84:	e006      	b.n	8006f94 <add+0x34>
	    obj->u.c.last_child->sibling = property;
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	68db      	ldr	r3, [r3, #12]
 8006f8a:	683a      	ldr	r2, [r7, #0]
 8006f8c:	601a      	str	r2, [r3, #0]
	    obj->u.c.last_child = property;
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	683a      	ldr	r2, [r7, #0]
 8006f92:	60da      	str	r2, [r3, #12]
}
 8006f94:	46c0      	nop			@ (mov r8, r8)
 8006f96:	46bd      	mov	sp, r7
 8006f98:	b002      	add	sp, #8
 8006f9a:	bd80      	pop	{r7, pc}

08006f9c <objValue>:
  * @param ptr Pointer to first character.
  * @param obj The handler of the JSON root object or array.
  * @param pool The handler of a json pool for creating json instances.
  * @retval Pointer to first character after the value. If success.
  * @retval Null pointer if any error occur. */
static char* objValue( char* ptr, json_t* obj, jsonPool_t* pool ) {
 8006f9c:	b580      	push	{r7, lr}
 8006f9e:	b088      	sub	sp, #32
 8006fa0:	af00      	add	r7, sp, #0
 8006fa2:	60f8      	str	r0, [r7, #12]
 8006fa4:	60b9      	str	r1, [r7, #8]
 8006fa6:	607a      	str	r2, [r7, #4]
    obj->type    = *ptr == '{' ? JSON_OBJ : JSON_ARRAY;
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	781b      	ldrb	r3, [r3, #0]
 8006fac:	3b7b      	subs	r3, #123	@ 0x7b
 8006fae:	1e5a      	subs	r2, r3, #1
 8006fb0:	4193      	sbcs	r3, r2
 8006fb2:	b2db      	uxtb	r3, r3
 8006fb4:	001a      	movs	r2, r3
 8006fb6:	68bb      	ldr	r3, [r7, #8]
 8006fb8:	741a      	strb	r2, [r3, #16]
    obj->u.c.child = 0;
 8006fba:	68bb      	ldr	r3, [r7, #8]
 8006fbc:	2200      	movs	r2, #0
 8006fbe:	609a      	str	r2, [r3, #8]
    obj->sibling = 0;
 8006fc0:	68bb      	ldr	r3, [r7, #8]
 8006fc2:	2200      	movs	r2, #0
 8006fc4:	601a      	str	r2, [r3, #0]
    ptr++;
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	3301      	adds	r3, #1
 8006fca:	60fb      	str	r3, [r7, #12]
    for(;;) {
        ptr = goBlank( ptr );
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	0018      	movs	r0, r3
 8006fd0:	f000 f93a 	bl	8007248 <goBlank>
 8006fd4:	0003      	movs	r3, r0
 8006fd6:	60fb      	str	r3, [r7, #12]
        if ( !ptr ) return 0;
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	d101      	bne.n	8006fe2 <objValue+0x46>
 8006fde:	2300      	movs	r3, #0
 8006fe0:	e0c0      	b.n	8007164 <objValue+0x1c8>
        if ( *ptr == ',' ) {
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	781b      	ldrb	r3, [r3, #0]
 8006fe6:	2b2c      	cmp	r3, #44	@ 0x2c
 8006fe8:	d103      	bne.n	8006ff2 <objValue+0x56>
            ++ptr;
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	3301      	adds	r3, #1
 8006fee:	60fb      	str	r3, [r7, #12]
            continue;
 8006ff0:	e0b7      	b.n	8007162 <objValue+0x1c6>
        }
        char const endchar = ( obj->type == JSON_OBJ )? '}': ']';
 8006ff2:	68bb      	ldr	r3, [r7, #8]
 8006ff4:	7c1b      	ldrb	r3, [r3, #16]
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d101      	bne.n	8006ffe <objValue+0x62>
 8006ffa:	227d      	movs	r2, #125	@ 0x7d
 8006ffc:	e000      	b.n	8007000 <objValue+0x64>
 8006ffe:	225d      	movs	r2, #93	@ 0x5d
 8007000:	211f      	movs	r1, #31
 8007002:	187b      	adds	r3, r7, r1
 8007004:	701a      	strb	r2, [r3, #0]
        if ( *ptr == endchar ) {
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	781b      	ldrb	r3, [r3, #0]
 800700a:	187a      	adds	r2, r7, r1
 800700c:	7812      	ldrb	r2, [r2, #0]
 800700e:	429a      	cmp	r2, r3
 8007010:	d116      	bne.n	8007040 <objValue+0xa4>
            *ptr = '\0';
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	2200      	movs	r2, #0
 8007016:	701a      	strb	r2, [r3, #0]
            json_t* parentObj = obj->sibling;
 8007018:	68bb      	ldr	r3, [r7, #8]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	617b      	str	r3, [r7, #20]
            if ( !parentObj ) return ++ptr;
 800701e:	697b      	ldr	r3, [r7, #20]
 8007020:	2b00      	cmp	r3, #0
 8007022:	d104      	bne.n	800702e <objValue+0x92>
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	3301      	adds	r3, #1
 8007028:	60fb      	str	r3, [r7, #12]
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	e09a      	b.n	8007164 <objValue+0x1c8>
            obj->sibling = 0;
 800702e:	68bb      	ldr	r3, [r7, #8]
 8007030:	2200      	movs	r2, #0
 8007032:	601a      	str	r2, [r3, #0]
            obj = parentObj;
 8007034:	697b      	ldr	r3, [r7, #20]
 8007036:	60bb      	str	r3, [r7, #8]
            ++ptr;
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	3301      	adds	r3, #1
 800703c:	60fb      	str	r3, [r7, #12]
            continue;
 800703e:	e090      	b.n	8007162 <objValue+0x1c6>
        }
        json_t* property = pool->alloc( pool );
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	685b      	ldr	r3, [r3, #4]
 8007044:	687a      	ldr	r2, [r7, #4]
 8007046:	0010      	movs	r0, r2
 8007048:	4798      	blx	r3
 800704a:	0003      	movs	r3, r0
 800704c:	61bb      	str	r3, [r7, #24]
        if ( !property ) return 0;
 800704e:	69bb      	ldr	r3, [r7, #24]
 8007050:	2b00      	cmp	r3, #0
 8007052:	d101      	bne.n	8007058 <objValue+0xbc>
 8007054:	2300      	movs	r3, #0
 8007056:	e085      	b.n	8007164 <objValue+0x1c8>
        if( obj->type != JSON_ARRAY ) {
 8007058:	68bb      	ldr	r3, [r7, #8]
 800705a:	7c1b      	ldrb	r3, [r3, #16]
 800705c:	2b01      	cmp	r3, #1
 800705e:	d012      	beq.n	8007086 <objValue+0xea>
            if ( *ptr != '\"' ) return 0;
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	781b      	ldrb	r3, [r3, #0]
 8007064:	2b22      	cmp	r3, #34	@ 0x22
 8007066:	d001      	beq.n	800706c <objValue+0xd0>
 8007068:	2300      	movs	r3, #0
 800706a:	e07b      	b.n	8007164 <objValue+0x1c8>
            ptr = propertyName( ptr, property );
 800706c:	69ba      	ldr	r2, [r7, #24]
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	0011      	movs	r1, r2
 8007072:	0018      	movs	r0, r3
 8007074:	f7ff fd82 	bl	8006b7c <propertyName>
 8007078:	0003      	movs	r3, r0
 800707a:	60fb      	str	r3, [r7, #12]
            if ( !ptr ) return 0;
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	2b00      	cmp	r3, #0
 8007080:	d104      	bne.n	800708c <objValue+0xf0>
 8007082:	2300      	movs	r3, #0
 8007084:	e06e      	b.n	8007164 <objValue+0x1c8>
        }
        else property->name = 0;
 8007086:	69bb      	ldr	r3, [r7, #24]
 8007088:	2200      	movs	r2, #0
 800708a:	605a      	str	r2, [r3, #4]
        add( obj, property );
 800708c:	69ba      	ldr	r2, [r7, #24]
 800708e:	68bb      	ldr	r3, [r7, #8]
 8007090:	0011      	movs	r1, r2
 8007092:	0018      	movs	r0, r3
 8007094:	f7ff ff64 	bl	8006f60 <add>
        property->u.value = ptr;
 8007098:	69bb      	ldr	r3, [r7, #24]
 800709a:	68fa      	ldr	r2, [r7, #12]
 800709c:	609a      	str	r2, [r3, #8]
        switch( *ptr ) {
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	781b      	ldrb	r3, [r3, #0]
 80070a2:	2b22      	cmp	r3, #34	@ 0x22
 80070a4:	d02a      	beq.n	80070fc <objValue+0x160>
 80070a6:	db4d      	blt.n	8007144 <objValue+0x1a8>
 80070a8:	2b7b      	cmp	r3, #123	@ 0x7b
 80070aa:	dc4b      	bgt.n	8007144 <objValue+0x1a8>
 80070ac:	2b5b      	cmp	r3, #91	@ 0x5b
 80070ae:	db49      	blt.n	8007144 <objValue+0x1a8>
 80070b0:	3b5b      	subs	r3, #91	@ 0x5b
 80070b2:	2b20      	cmp	r3, #32
 80070b4:	d846      	bhi.n	8007144 <objValue+0x1a8>
 80070b6:	009a      	lsls	r2, r3, #2
 80070b8:	4b2c      	ldr	r3, [pc, #176]	@ (800716c <objValue+0x1d0>)
 80070ba:	18d3      	adds	r3, r2, r3
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	469f      	mov	pc, r3
            case '{':
                property->type    = JSON_OBJ;
 80070c0:	69bb      	ldr	r3, [r7, #24]
 80070c2:	2200      	movs	r2, #0
 80070c4:	741a      	strb	r2, [r3, #16]
                property->u.c.child = 0;
 80070c6:	69bb      	ldr	r3, [r7, #24]
 80070c8:	2200      	movs	r2, #0
 80070ca:	609a      	str	r2, [r3, #8]
                property->sibling = obj;
 80070cc:	69bb      	ldr	r3, [r7, #24]
 80070ce:	68ba      	ldr	r2, [r7, #8]
 80070d0:	601a      	str	r2, [r3, #0]
                obj = property;
 80070d2:	69bb      	ldr	r3, [r7, #24]
 80070d4:	60bb      	str	r3, [r7, #8]
                ++ptr;
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	3301      	adds	r3, #1
 80070da:	60fb      	str	r3, [r7, #12]
                break;
 80070dc:	e03b      	b.n	8007156 <objValue+0x1ba>
            case '[':
                property->type    = JSON_ARRAY;
 80070de:	69bb      	ldr	r3, [r7, #24]
 80070e0:	2201      	movs	r2, #1
 80070e2:	741a      	strb	r2, [r3, #16]
                property->u.c.child = 0;
 80070e4:	69bb      	ldr	r3, [r7, #24]
 80070e6:	2200      	movs	r2, #0
 80070e8:	609a      	str	r2, [r3, #8]
                property->sibling = obj;
 80070ea:	69bb      	ldr	r3, [r7, #24]
 80070ec:	68ba      	ldr	r2, [r7, #8]
 80070ee:	601a      	str	r2, [r3, #0]
                obj = property;
 80070f0:	69bb      	ldr	r3, [r7, #24]
 80070f2:	60bb      	str	r3, [r7, #8]
                ++ptr;
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	3301      	adds	r3, #1
 80070f8:	60fb      	str	r3, [r7, #12]
                break;
 80070fa:	e02c      	b.n	8007156 <objValue+0x1ba>
            case '\"': ptr = textValue( ptr, property );  break;
 80070fc:	69ba      	ldr	r2, [r7, #24]
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	0011      	movs	r1, r2
 8007102:	0018      	movs	r0, r3
 8007104:	f7ff fd6c 	bl	8006be0 <textValue>
 8007108:	0003      	movs	r3, r0
 800710a:	60fb      	str	r3, [r7, #12]
 800710c:	e023      	b.n	8007156 <objValue+0x1ba>
            case 't':  ptr = trueValue( ptr, property );  break;
 800710e:	69ba      	ldr	r2, [r7, #24]
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	0011      	movs	r1, r2
 8007114:	0018      	movs	r0, r3
 8007116:	f7ff fdcf 	bl	8006cb8 <trueValue>
 800711a:	0003      	movs	r3, r0
 800711c:	60fb      	str	r3, [r7, #12]
 800711e:	e01a      	b.n	8007156 <objValue+0x1ba>
            case 'f':  ptr = falseValue( ptr, property ); break;
 8007120:	69ba      	ldr	r2, [r7, #24]
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	0011      	movs	r1, r2
 8007126:	0018      	movs	r0, r3
 8007128:	f7ff fdd8 	bl	8006cdc <falseValue>
 800712c:	0003      	movs	r3, r0
 800712e:	60fb      	str	r3, [r7, #12]
 8007130:	e011      	b.n	8007156 <objValue+0x1ba>
            case 'n':  ptr = nullValue( ptr, property );  break;
 8007132:	69ba      	ldr	r2, [r7, #24]
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	0011      	movs	r1, r2
 8007138:	0018      	movs	r0, r3
 800713a:	f7ff fde1 	bl	8006d00 <nullValue>
 800713e:	0003      	movs	r3, r0
 8007140:	60fb      	str	r3, [r7, #12]
 8007142:	e008      	b.n	8007156 <objValue+0x1ba>
            default:   ptr = numValue( ptr, property );   break;
 8007144:	69ba      	ldr	r2, [r7, #24]
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	0011      	movs	r1, r2
 800714a:	0018      	movs	r0, r3
 800714c:	f7ff fe3c 	bl	8006dc8 <numValue>
 8007150:	0003      	movs	r3, r0
 8007152:	60fb      	str	r3, [r7, #12]
 8007154:	46c0      	nop			@ (mov r8, r8)
        }
        if ( !ptr ) return 0;
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	2b00      	cmp	r3, #0
 800715a:	d000      	beq.n	800715e <objValue+0x1c2>
 800715c:	e736      	b.n	8006fcc <objValue+0x30>
 800715e:	2300      	movs	r3, #0
 8007160:	e000      	b.n	8007164 <objValue+0x1c8>
    for(;;) {
 8007162:	e733      	b.n	8006fcc <objValue+0x30>
    }
}
 8007164:	0018      	movs	r0, r3
 8007166:	46bd      	mov	sp, r7
 8007168:	b008      	add	sp, #32
 800716a:	bd80      	pop	{r7, pc}
 800716c:	08010320 	.word	0x08010320

08007170 <poolInit>:

/** Initialize a json pool.
  * @param pool The handler of the pool.
  * @return a instance of a json. */
static json_t* poolInit( jsonPool_t* pool ) {
 8007170:	b580      	push	{r7, lr}
 8007172:	b084      	sub	sp, #16
 8007174:	af00      	add	r7, sp, #0
 8007176:	6078      	str	r0, [r7, #4]
    jsonStaticPool_t *spool = json_containerOf( pool, jsonStaticPool_t, pool );
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	3b0c      	subs	r3, #12
 800717c:	60fb      	str	r3, [r7, #12]
    spool->nextFree = 1;
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	2201      	movs	r2, #1
 8007182:	609a      	str	r2, [r3, #8]
    return spool->mem;
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	681b      	ldr	r3, [r3, #0]
}
 8007188:	0018      	movs	r0, r3
 800718a:	46bd      	mov	sp, r7
 800718c:	b004      	add	sp, #16
 800718e:	bd80      	pop	{r7, pc}

08007190 <poolAlloc>:

/** Create an instance of a json from a pool.
  * @param pool The handler of the pool.
  * @retval The handler of the new instance if success.
  * @retval Null pointer if the pool was empty. */
static json_t* poolAlloc( jsonPool_t* pool ) {
 8007190:	b580      	push	{r7, lr}
 8007192:	b084      	sub	sp, #16
 8007194:	af00      	add	r7, sp, #0
 8007196:	6078      	str	r0, [r7, #4]
    jsonStaticPool_t *spool = json_containerOf( pool, jsonStaticPool_t, pool );
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	3b0c      	subs	r3, #12
 800719c:	60fb      	str	r3, [r7, #12]
    if ( spool->nextFree >= spool->qty ) return 0;
 800719e:	68fb      	ldr	r3, [r7, #12]
 80071a0:	689a      	ldr	r2, [r3, #8]
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	685b      	ldr	r3, [r3, #4]
 80071a6:	429a      	cmp	r2, r3
 80071a8:	d301      	bcc.n	80071ae <poolAlloc+0x1e>
 80071aa:	2300      	movs	r3, #0
 80071ac:	e00b      	b.n	80071c6 <poolAlloc+0x36>
    return spool->mem + spool->nextFree++;
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	6819      	ldr	r1, [r3, #0]
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	689a      	ldr	r2, [r3, #8]
 80071b6:	1c50      	adds	r0, r2, #1
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	6098      	str	r0, [r3, #8]
 80071bc:	0013      	movs	r3, r2
 80071be:	009b      	lsls	r3, r3, #2
 80071c0:	189b      	adds	r3, r3, r2
 80071c2:	009b      	lsls	r3, r3, #2
 80071c4:	18cb      	adds	r3, r1, r3
}
 80071c6:	0018      	movs	r0, r3
 80071c8:	46bd      	mov	sp, r7
 80071ca:	b004      	add	sp, #16
 80071cc:	bd80      	pop	{r7, pc}

080071ce <isOneOfThem>:

/** Checks whether an character belongs to set.
  * @param ch Character value to be checked.
  * @param set Set of characters. It is just a null-terminated string.
  * @return true or false there is membership or not. */
static bool isOneOfThem( char ch, char const* set ) {
 80071ce:	b580      	push	{r7, lr}
 80071d0:	b082      	sub	sp, #8
 80071d2:	af00      	add	r7, sp, #0
 80071d4:	0002      	movs	r2, r0
 80071d6:	6039      	str	r1, [r7, #0]
 80071d8:	1dfb      	adds	r3, r7, #7
 80071da:	701a      	strb	r2, [r3, #0]
    while( *set != '\0' )
 80071dc:	e009      	b.n	80071f2 <isOneOfThem+0x24>
        if ( ch == *set++ )
 80071de:	683b      	ldr	r3, [r7, #0]
 80071e0:	1c5a      	adds	r2, r3, #1
 80071e2:	603a      	str	r2, [r7, #0]
 80071e4:	781b      	ldrb	r3, [r3, #0]
 80071e6:	1dfa      	adds	r2, r7, #7
 80071e8:	7812      	ldrb	r2, [r2, #0]
 80071ea:	429a      	cmp	r2, r3
 80071ec:	d101      	bne.n	80071f2 <isOneOfThem+0x24>
            return true;
 80071ee:	2301      	movs	r3, #1
 80071f0:	e004      	b.n	80071fc <isOneOfThem+0x2e>
    while( *set != '\0' )
 80071f2:	683b      	ldr	r3, [r7, #0]
 80071f4:	781b      	ldrb	r3, [r3, #0]
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d1f1      	bne.n	80071de <isOneOfThem+0x10>
    return false;
 80071fa:	2300      	movs	r3, #0
}
 80071fc:	0018      	movs	r0, r3
 80071fe:	46bd      	mov	sp, r7
 8007200:	b002      	add	sp, #8
 8007202:	bd80      	pop	{r7, pc}

08007204 <goWhile>:

/** Increases a pointer while it points to a character that belongs to a set.
  * @param str The initial pointer value.
  * @param set Set of characters. It is just a null-terminated string.
  * @return The final pointer value or null pointer if the null character was found. */
static char* goWhile( char* str, char const* set ) {
 8007204:	b580      	push	{r7, lr}
 8007206:	b082      	sub	sp, #8
 8007208:	af00      	add	r7, sp, #0
 800720a:	6078      	str	r0, [r7, #4]
 800720c:	6039      	str	r1, [r7, #0]
    for(; *str != '\0'; ++str ) {
 800720e:	e012      	b.n	8007236 <goWhile+0x32>
        if ( !isOneOfThem( *str, set ) )
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	781b      	ldrb	r3, [r3, #0]
 8007214:	683a      	ldr	r2, [r7, #0]
 8007216:	0011      	movs	r1, r2
 8007218:	0018      	movs	r0, r3
 800721a:	f7ff ffd8 	bl	80071ce <isOneOfThem>
 800721e:	0003      	movs	r3, r0
 8007220:	001a      	movs	r2, r3
 8007222:	2301      	movs	r3, #1
 8007224:	4053      	eors	r3, r2
 8007226:	b2db      	uxtb	r3, r3
 8007228:	2b00      	cmp	r3, #0
 800722a:	d001      	beq.n	8007230 <goWhile+0x2c>
            return str;
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	e007      	b.n	8007240 <goWhile+0x3c>
    for(; *str != '\0'; ++str ) {
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	3301      	adds	r3, #1
 8007234:	607b      	str	r3, [r7, #4]
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	781b      	ldrb	r3, [r3, #0]
 800723a:	2b00      	cmp	r3, #0
 800723c:	d1e8      	bne.n	8007210 <goWhile+0xc>
    }
    return 0;
 800723e:	2300      	movs	r3, #0
}
 8007240:	0018      	movs	r0, r3
 8007242:	46bd      	mov	sp, r7
 8007244:	b002      	add	sp, #8
 8007246:	bd80      	pop	{r7, pc}

08007248 <goBlank>:
static char const* const blank = " \n\r\t\f";

/** Increases a pointer while it points to a white space character.
  * @param str The initial pointer value.
  * @return The final pointer value or null pointer if the null character was found. */
static char* goBlank( char* str ) {
 8007248:	b580      	push	{r7, lr}
 800724a:	b082      	sub	sp, #8
 800724c:	af00      	add	r7, sp, #0
 800724e:	6078      	str	r0, [r7, #4]
    return goWhile( str, blank );
 8007250:	4a05      	ldr	r2, [pc, #20]	@ (8007268 <goBlank+0x20>)
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	0011      	movs	r1, r2
 8007256:	0018      	movs	r0, r3
 8007258:	f7ff ffd4 	bl	8007204 <goWhile>
 800725c:	0003      	movs	r3, r0
}
 800725e:	0018      	movs	r0, r3
 8007260:	46bd      	mov	sp, r7
 8007262:	b002      	add	sp, #8
 8007264:	bd80      	pop	{r7, pc}
 8007266:	46c0      	nop			@ (mov r8, r8)
 8007268:	0800fbc4 	.word	0x0800fbc4

0800726c <goNum>:

/** Increases a pointer while it points to a decimal digit character.
  * @param str The initial pointer value.
  * @return The final pointer value or null pointer if the null character was found. */
static char* goNum( char* str ) {
 800726c:	b580      	push	{r7, lr}
 800726e:	b082      	sub	sp, #8
 8007270:	af00      	add	r7, sp, #0
 8007272:	6078      	str	r0, [r7, #4]
    for( ; *str != '\0'; ++str ) {
 8007274:	e00e      	b.n	8007294 <goNum+0x28>
        if ( !isdigit( (int)(*str) ) )
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	781b      	ldrb	r3, [r3, #0]
 800727a:	1c5a      	adds	r2, r3, #1
 800727c:	4b0a      	ldr	r3, [pc, #40]	@ (80072a8 <goNum+0x3c>)
 800727e:	18d3      	adds	r3, r2, r3
 8007280:	781b      	ldrb	r3, [r3, #0]
 8007282:	001a      	movs	r2, r3
 8007284:	2304      	movs	r3, #4
 8007286:	4013      	ands	r3, r2
 8007288:	d101      	bne.n	800728e <goNum+0x22>
            return str;
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	e007      	b.n	800729e <goNum+0x32>
    for( ; *str != '\0'; ++str ) {
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	3301      	adds	r3, #1
 8007292:	607b      	str	r3, [r7, #4]
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	781b      	ldrb	r3, [r3, #0]
 8007298:	2b00      	cmp	r3, #0
 800729a:	d1ec      	bne.n	8007276 <goNum+0xa>
    }
    return 0;
 800729c:	2300      	movs	r3, #0
}
 800729e:	0018      	movs	r0, r3
 80072a0:	46bd      	mov	sp, r7
 80072a2:	b002      	add	sp, #8
 80072a4:	bd80      	pop	{r7, pc}
 80072a6:	46c0      	nop			@ (mov r8, r8)
 80072a8:	080104c0 	.word	0x080104c0

080072ac <setToNull>:
static char const* const endofblock = "}]";

/** Set a char to '\0' and increase its pointer if the char is different to '}' or ']'.
  * @param ch Pointer to character.
  * @return  Final value pointer. */
static char* setToNull( char* ch ) {
 80072ac:	b580      	push	{r7, lr}
 80072ae:	b082      	sub	sp, #8
 80072b0:	af00      	add	r7, sp, #0
 80072b2:	6078      	str	r0, [r7, #4]
    if ( !isOneOfThem( *ch, endofblock ) ) *ch++ = '\0';
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	781b      	ldrb	r3, [r3, #0]
 80072b8:	4a0a      	ldr	r2, [pc, #40]	@ (80072e4 <setToNull+0x38>)
 80072ba:	0011      	movs	r1, r2
 80072bc:	0018      	movs	r0, r3
 80072be:	f7ff ff86 	bl	80071ce <isOneOfThem>
 80072c2:	0003      	movs	r3, r0
 80072c4:	001a      	movs	r2, r3
 80072c6:	2301      	movs	r3, #1
 80072c8:	4053      	eors	r3, r2
 80072ca:	b2db      	uxtb	r3, r3
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	d004      	beq.n	80072da <setToNull+0x2e>
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	1c5a      	adds	r2, r3, #1
 80072d4:	607a      	str	r2, [r7, #4]
 80072d6:	2200      	movs	r2, #0
 80072d8:	701a      	strb	r2, [r3, #0]
    return ch;
 80072da:	687b      	ldr	r3, [r7, #4]
}
 80072dc:	0018      	movs	r0, r3
 80072de:	46bd      	mov	sp, r7
 80072e0:	b002      	add	sp, #8
 80072e2:	bd80      	pop	{r7, pc}
 80072e4:	0800fbcc 	.word	0x0800fbcc

080072e8 <isEndOfPrimitive>:

/** Indicate if a character is the end of a primitive value. */
static bool isEndOfPrimitive( char ch ) {
 80072e8:	b580      	push	{r7, lr}
 80072ea:	b082      	sub	sp, #8
 80072ec:	af00      	add	r7, sp, #0
 80072ee:	0002      	movs	r2, r0
 80072f0:	1dfb      	adds	r3, r7, #7
 80072f2:	701a      	strb	r2, [r3, #0]
    return ch == ',' || isOneOfThem( ch, blank ) || isOneOfThem( ch, endofblock );
 80072f4:	1dfb      	adds	r3, r7, #7
 80072f6:	781b      	ldrb	r3, [r3, #0]
 80072f8:	2b2c      	cmp	r3, #44	@ 0x2c
 80072fa:	d011      	beq.n	8007320 <isEndOfPrimitive+0x38>
 80072fc:	4a0e      	ldr	r2, [pc, #56]	@ (8007338 <isEndOfPrimitive+0x50>)
 80072fe:	1dfb      	adds	r3, r7, #7
 8007300:	781b      	ldrb	r3, [r3, #0]
 8007302:	0011      	movs	r1, r2
 8007304:	0018      	movs	r0, r3
 8007306:	f7ff ff62 	bl	80071ce <isOneOfThem>
 800730a:	1e03      	subs	r3, r0, #0
 800730c:	d108      	bne.n	8007320 <isEndOfPrimitive+0x38>
 800730e:	4a0b      	ldr	r2, [pc, #44]	@ (800733c <isEndOfPrimitive+0x54>)
 8007310:	1dfb      	adds	r3, r7, #7
 8007312:	781b      	ldrb	r3, [r3, #0]
 8007314:	0011      	movs	r1, r2
 8007316:	0018      	movs	r0, r3
 8007318:	f7ff ff59 	bl	80071ce <isOneOfThem>
 800731c:	1e03      	subs	r3, r0, #0
 800731e:	d001      	beq.n	8007324 <isEndOfPrimitive+0x3c>
 8007320:	2301      	movs	r3, #1
 8007322:	e000      	b.n	8007326 <isEndOfPrimitive+0x3e>
 8007324:	2300      	movs	r3, #0
 8007326:	1c1a      	adds	r2, r3, #0
 8007328:	2301      	movs	r3, #1
 800732a:	4013      	ands	r3, r2
 800732c:	b2db      	uxtb	r3, r3
}
 800732e:	0018      	movs	r0, r3
 8007330:	46bd      	mov	sp, r7
 8007332:	b002      	add	sp, #8
 8007334:	bd80      	pop	{r7, pc}
 8007336:	46c0      	nop			@ (mov r8, r8)
 8007338:	0800fbc4 	.word	0x0800fbc4
 800733c:	0800fbcc 	.word	0x0800fbcc

08007340 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8007340:	480d      	ldr	r0, [pc, #52]	@ (8007378 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8007342:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8007344:	f7ff faac 	bl	80068a0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8007348:	480c      	ldr	r0, [pc, #48]	@ (800737c <LoopForever+0x6>)
  ldr r1, =_edata
 800734a:	490d      	ldr	r1, [pc, #52]	@ (8007380 <LoopForever+0xa>)
  ldr r2, =_sidata
 800734c:	4a0d      	ldr	r2, [pc, #52]	@ (8007384 <LoopForever+0xe>)
  movs r3, #0
 800734e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8007350:	e002      	b.n	8007358 <LoopCopyDataInit>

08007352 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8007352:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8007354:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8007356:	3304      	adds	r3, #4

08007358 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8007358:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800735a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800735c:	d3f9      	bcc.n	8007352 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800735e:	4a0a      	ldr	r2, [pc, #40]	@ (8007388 <LoopForever+0x12>)
  ldr r4, =_ebss
 8007360:	4c0a      	ldr	r4, [pc, #40]	@ (800738c <LoopForever+0x16>)
  movs r3, #0
 8007362:	2300      	movs	r3, #0
  b LoopFillZerobss
 8007364:	e001      	b.n	800736a <LoopFillZerobss>

08007366 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8007366:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8007368:	3204      	adds	r2, #4

0800736a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800736a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800736c:	d3fb      	bcc.n	8007366 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800736e:	f006 f817 	bl	800d3a0 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8007372:	f7fc ff7d 	bl	8004270 <main>

08007376 <LoopForever>:

LoopForever:
  b LoopForever
 8007376:	e7fe      	b.n	8007376 <LoopForever>
  ldr   r0, =_estack
 8007378:	20024000 	.word	0x20024000
  ldr r0, =_sdata
 800737c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8007380:	20000bb0 	.word	0x20000bb0
  ldr r2, =_sidata
 8007384:	08010838 	.word	0x08010838
  ldr r2, =_sbss
 8007388:	20000bb0 	.word	0x20000bb0
  ldr r4, =_ebss
 800738c:	20001f90 	.word	0x20001f90

08007390 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8007390:	e7fe      	b.n	8007390 <ADC1_COMP_IRQHandler>
	...

08007394 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8007394:	b580      	push	{r7, lr}
 8007396:	b082      	sub	sp, #8
 8007398:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800739a:	1dfb      	adds	r3, r7, #7
 800739c:	2200      	movs	r2, #0
 800739e:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80073a0:	4b0b      	ldr	r3, [pc, #44]	@ (80073d0 <HAL_Init+0x3c>)
 80073a2:	681a      	ldr	r2, [r3, #0]
 80073a4:	4b0a      	ldr	r3, [pc, #40]	@ (80073d0 <HAL_Init+0x3c>)
 80073a6:	2180      	movs	r1, #128	@ 0x80
 80073a8:	0049      	lsls	r1, r1, #1
 80073aa:	430a      	orrs	r2, r1
 80073ac:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80073ae:	2003      	movs	r0, #3
 80073b0:	f000 f810 	bl	80073d4 <HAL_InitTick>
 80073b4:	1e03      	subs	r3, r0, #0
 80073b6:	d003      	beq.n	80073c0 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 80073b8:	1dfb      	adds	r3, r7, #7
 80073ba:	2201      	movs	r2, #1
 80073bc:	701a      	strb	r2, [r3, #0]
 80073be:	e001      	b.n	80073c4 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 80073c0:	f7fe ff88 	bl	80062d4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80073c4:	1dfb      	adds	r3, r7, #7
 80073c6:	781b      	ldrb	r3, [r3, #0]
}
 80073c8:	0018      	movs	r0, r3
 80073ca:	46bd      	mov	sp, r7
 80073cc:	b002      	add	sp, #8
 80073ce:	bd80      	pop	{r7, pc}
 80073d0:	40022000 	.word	0x40022000

080073d4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80073d4:	b590      	push	{r4, r7, lr}
 80073d6:	b085      	sub	sp, #20
 80073d8:	af00      	add	r7, sp, #0
 80073da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80073dc:	230f      	movs	r3, #15
 80073de:	18fb      	adds	r3, r7, r3
 80073e0:	2200      	movs	r2, #0
 80073e2:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 80073e4:	4b1d      	ldr	r3, [pc, #116]	@ (800745c <HAL_InitTick+0x88>)
 80073e6:	781b      	ldrb	r3, [r3, #0]
 80073e8:	2b00      	cmp	r3, #0
 80073ea:	d02b      	beq.n	8007444 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 80073ec:	4b1c      	ldr	r3, [pc, #112]	@ (8007460 <HAL_InitTick+0x8c>)
 80073ee:	681c      	ldr	r4, [r3, #0]
 80073f0:	4b1a      	ldr	r3, [pc, #104]	@ (800745c <HAL_InitTick+0x88>)
 80073f2:	781b      	ldrb	r3, [r3, #0]
 80073f4:	0019      	movs	r1, r3
 80073f6:	23fa      	movs	r3, #250	@ 0xfa
 80073f8:	0098      	lsls	r0, r3, #2
 80073fa:	f7f8 fea9 	bl	8000150 <__udivsi3>
 80073fe:	0003      	movs	r3, r0
 8007400:	0019      	movs	r1, r3
 8007402:	0020      	movs	r0, r4
 8007404:	f7f8 fea4 	bl	8000150 <__udivsi3>
 8007408:	0003      	movs	r3, r0
 800740a:	0018      	movs	r0, r3
 800740c:	f000 f929 	bl	8007662 <HAL_SYSTICK_Config>
 8007410:	1e03      	subs	r3, r0, #0
 8007412:	d112      	bne.n	800743a <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	2b03      	cmp	r3, #3
 8007418:	d80a      	bhi.n	8007430 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800741a:	6879      	ldr	r1, [r7, #4]
 800741c:	2301      	movs	r3, #1
 800741e:	425b      	negs	r3, r3
 8007420:	2200      	movs	r2, #0
 8007422:	0018      	movs	r0, r3
 8007424:	f000 f908 	bl	8007638 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8007428:	4b0e      	ldr	r3, [pc, #56]	@ (8007464 <HAL_InitTick+0x90>)
 800742a:	687a      	ldr	r2, [r7, #4]
 800742c:	601a      	str	r2, [r3, #0]
 800742e:	e00d      	b.n	800744c <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8007430:	230f      	movs	r3, #15
 8007432:	18fb      	adds	r3, r7, r3
 8007434:	2201      	movs	r2, #1
 8007436:	701a      	strb	r2, [r3, #0]
 8007438:	e008      	b.n	800744c <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 800743a:	230f      	movs	r3, #15
 800743c:	18fb      	adds	r3, r7, r3
 800743e:	2201      	movs	r2, #1
 8007440:	701a      	strb	r2, [r3, #0]
 8007442:	e003      	b.n	800744c <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8007444:	230f      	movs	r3, #15
 8007446:	18fb      	adds	r3, r7, r3
 8007448:	2201      	movs	r2, #1
 800744a:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 800744c:	230f      	movs	r3, #15
 800744e:	18fb      	adds	r3, r7, r3
 8007450:	781b      	ldrb	r3, [r3, #0]
}
 8007452:	0018      	movs	r0, r3
 8007454:	46bd      	mov	sp, r7
 8007456:	b005      	add	sp, #20
 8007458:	bd90      	pop	{r4, r7, pc}
 800745a:	46c0      	nop			@ (mov r8, r8)
 800745c:	200009d0 	.word	0x200009d0
 8007460:	200009c8 	.word	0x200009c8
 8007464:	200009cc 	.word	0x200009cc

08007468 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8007468:	b580      	push	{r7, lr}
 800746a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800746c:	4b05      	ldr	r3, [pc, #20]	@ (8007484 <HAL_IncTick+0x1c>)
 800746e:	781b      	ldrb	r3, [r3, #0]
 8007470:	001a      	movs	r2, r3
 8007472:	4b05      	ldr	r3, [pc, #20]	@ (8007488 <HAL_IncTick+0x20>)
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	18d2      	adds	r2, r2, r3
 8007478:	4b03      	ldr	r3, [pc, #12]	@ (8007488 <HAL_IncTick+0x20>)
 800747a:	601a      	str	r2, [r3, #0]
}
 800747c:	46c0      	nop			@ (mov r8, r8)
 800747e:	46bd      	mov	sp, r7
 8007480:	bd80      	pop	{r7, pc}
 8007482:	46c0      	nop			@ (mov r8, r8)
 8007484:	200009d0 	.word	0x200009d0
 8007488:	20001e40 	.word	0x20001e40

0800748c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800748c:	b580      	push	{r7, lr}
 800748e:	af00      	add	r7, sp, #0
  return uwTick;
 8007490:	4b02      	ldr	r3, [pc, #8]	@ (800749c <HAL_GetTick+0x10>)
 8007492:	681b      	ldr	r3, [r3, #0]
}
 8007494:	0018      	movs	r0, r3
 8007496:	46bd      	mov	sp, r7
 8007498:	bd80      	pop	{r7, pc}
 800749a:	46c0      	nop			@ (mov r8, r8)
 800749c:	20001e40 	.word	0x20001e40

080074a0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80074a0:	b580      	push	{r7, lr}
 80074a2:	b084      	sub	sp, #16
 80074a4:	af00      	add	r7, sp, #0
 80074a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80074a8:	f7ff fff0 	bl	800748c <HAL_GetTick>
 80074ac:	0003      	movs	r3, r0
 80074ae:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	3301      	adds	r3, #1
 80074b8:	d005      	beq.n	80074c6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80074ba:	4b0a      	ldr	r3, [pc, #40]	@ (80074e4 <HAL_Delay+0x44>)
 80074bc:	781b      	ldrb	r3, [r3, #0]
 80074be:	001a      	movs	r2, r3
 80074c0:	68fb      	ldr	r3, [r7, #12]
 80074c2:	189b      	adds	r3, r3, r2
 80074c4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80074c6:	46c0      	nop			@ (mov r8, r8)
 80074c8:	f7ff ffe0 	bl	800748c <HAL_GetTick>
 80074cc:	0002      	movs	r2, r0
 80074ce:	68bb      	ldr	r3, [r7, #8]
 80074d0:	1ad3      	subs	r3, r2, r3
 80074d2:	68fa      	ldr	r2, [r7, #12]
 80074d4:	429a      	cmp	r2, r3
 80074d6:	d8f7      	bhi.n	80074c8 <HAL_Delay+0x28>
  {
  }
}
 80074d8:	46c0      	nop			@ (mov r8, r8)
 80074da:	46c0      	nop			@ (mov r8, r8)
 80074dc:	46bd      	mov	sp, r7
 80074de:	b004      	add	sp, #16
 80074e0:	bd80      	pop	{r7, pc}
 80074e2:	46c0      	nop			@ (mov r8, r8)
 80074e4:	200009d0 	.word	0x200009d0

080074e8 <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 80074e8:	b580      	push	{r7, lr}
 80074ea:	b082      	sub	sp, #8
 80074ec:	af00      	add	r7, sp, #0
 80074ee:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 80074f0:	4b06      	ldr	r3, [pc, #24]	@ (800750c <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	4a06      	ldr	r2, [pc, #24]	@ (8007510 <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 80074f6:	4013      	ands	r3, r2
 80074f8:	0019      	movs	r1, r3
 80074fa:	4b04      	ldr	r3, [pc, #16]	@ (800750c <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 80074fc:	687a      	ldr	r2, [r7, #4]
 80074fe:	430a      	orrs	r2, r1
 8007500:	601a      	str	r2, [r3, #0]
}
 8007502:	46c0      	nop			@ (mov r8, r8)
 8007504:	46bd      	mov	sp, r7
 8007506:	b002      	add	sp, #8
 8007508:	bd80      	pop	{r7, pc}
 800750a:	46c0      	nop			@ (mov r8, r8)
 800750c:	40010000 	.word	0x40010000
 8007510:	fffff9ff 	.word	0xfffff9ff

08007514 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8007514:	b590      	push	{r4, r7, lr}
 8007516:	b083      	sub	sp, #12
 8007518:	af00      	add	r7, sp, #0
 800751a:	0002      	movs	r2, r0
 800751c:	6039      	str	r1, [r7, #0]
 800751e:	1dfb      	adds	r3, r7, #7
 8007520:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8007522:	1dfb      	adds	r3, r7, #7
 8007524:	781b      	ldrb	r3, [r3, #0]
 8007526:	2b7f      	cmp	r3, #127	@ 0x7f
 8007528:	d828      	bhi.n	800757c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800752a:	4a2f      	ldr	r2, [pc, #188]	@ (80075e8 <__NVIC_SetPriority+0xd4>)
 800752c:	1dfb      	adds	r3, r7, #7
 800752e:	781b      	ldrb	r3, [r3, #0]
 8007530:	b25b      	sxtb	r3, r3
 8007532:	089b      	lsrs	r3, r3, #2
 8007534:	33c0      	adds	r3, #192	@ 0xc0
 8007536:	009b      	lsls	r3, r3, #2
 8007538:	589b      	ldr	r3, [r3, r2]
 800753a:	1dfa      	adds	r2, r7, #7
 800753c:	7812      	ldrb	r2, [r2, #0]
 800753e:	0011      	movs	r1, r2
 8007540:	2203      	movs	r2, #3
 8007542:	400a      	ands	r2, r1
 8007544:	00d2      	lsls	r2, r2, #3
 8007546:	21ff      	movs	r1, #255	@ 0xff
 8007548:	4091      	lsls	r1, r2
 800754a:	000a      	movs	r2, r1
 800754c:	43d2      	mvns	r2, r2
 800754e:	401a      	ands	r2, r3
 8007550:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8007552:	683b      	ldr	r3, [r7, #0]
 8007554:	019b      	lsls	r3, r3, #6
 8007556:	22ff      	movs	r2, #255	@ 0xff
 8007558:	401a      	ands	r2, r3
 800755a:	1dfb      	adds	r3, r7, #7
 800755c:	781b      	ldrb	r3, [r3, #0]
 800755e:	0018      	movs	r0, r3
 8007560:	2303      	movs	r3, #3
 8007562:	4003      	ands	r3, r0
 8007564:	00db      	lsls	r3, r3, #3
 8007566:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8007568:	481f      	ldr	r0, [pc, #124]	@ (80075e8 <__NVIC_SetPriority+0xd4>)
 800756a:	1dfb      	adds	r3, r7, #7
 800756c:	781b      	ldrb	r3, [r3, #0]
 800756e:	b25b      	sxtb	r3, r3
 8007570:	089b      	lsrs	r3, r3, #2
 8007572:	430a      	orrs	r2, r1
 8007574:	33c0      	adds	r3, #192	@ 0xc0
 8007576:	009b      	lsls	r3, r3, #2
 8007578:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800757a:	e031      	b.n	80075e0 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800757c:	4a1b      	ldr	r2, [pc, #108]	@ (80075ec <__NVIC_SetPriority+0xd8>)
 800757e:	1dfb      	adds	r3, r7, #7
 8007580:	781b      	ldrb	r3, [r3, #0]
 8007582:	0019      	movs	r1, r3
 8007584:	230f      	movs	r3, #15
 8007586:	400b      	ands	r3, r1
 8007588:	3b08      	subs	r3, #8
 800758a:	089b      	lsrs	r3, r3, #2
 800758c:	3306      	adds	r3, #6
 800758e:	009b      	lsls	r3, r3, #2
 8007590:	18d3      	adds	r3, r2, r3
 8007592:	3304      	adds	r3, #4
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	1dfa      	adds	r2, r7, #7
 8007598:	7812      	ldrb	r2, [r2, #0]
 800759a:	0011      	movs	r1, r2
 800759c:	2203      	movs	r2, #3
 800759e:	400a      	ands	r2, r1
 80075a0:	00d2      	lsls	r2, r2, #3
 80075a2:	21ff      	movs	r1, #255	@ 0xff
 80075a4:	4091      	lsls	r1, r2
 80075a6:	000a      	movs	r2, r1
 80075a8:	43d2      	mvns	r2, r2
 80075aa:	401a      	ands	r2, r3
 80075ac:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80075ae:	683b      	ldr	r3, [r7, #0]
 80075b0:	019b      	lsls	r3, r3, #6
 80075b2:	22ff      	movs	r2, #255	@ 0xff
 80075b4:	401a      	ands	r2, r3
 80075b6:	1dfb      	adds	r3, r7, #7
 80075b8:	781b      	ldrb	r3, [r3, #0]
 80075ba:	0018      	movs	r0, r3
 80075bc:	2303      	movs	r3, #3
 80075be:	4003      	ands	r3, r0
 80075c0:	00db      	lsls	r3, r3, #3
 80075c2:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80075c4:	4809      	ldr	r0, [pc, #36]	@ (80075ec <__NVIC_SetPriority+0xd8>)
 80075c6:	1dfb      	adds	r3, r7, #7
 80075c8:	781b      	ldrb	r3, [r3, #0]
 80075ca:	001c      	movs	r4, r3
 80075cc:	230f      	movs	r3, #15
 80075ce:	4023      	ands	r3, r4
 80075d0:	3b08      	subs	r3, #8
 80075d2:	089b      	lsrs	r3, r3, #2
 80075d4:	430a      	orrs	r2, r1
 80075d6:	3306      	adds	r3, #6
 80075d8:	009b      	lsls	r3, r3, #2
 80075da:	18c3      	adds	r3, r0, r3
 80075dc:	3304      	adds	r3, #4
 80075de:	601a      	str	r2, [r3, #0]
}
 80075e0:	46c0      	nop			@ (mov r8, r8)
 80075e2:	46bd      	mov	sp, r7
 80075e4:	b003      	add	sp, #12
 80075e6:	bd90      	pop	{r4, r7, pc}
 80075e8:	e000e100 	.word	0xe000e100
 80075ec:	e000ed00 	.word	0xe000ed00

080075f0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80075f0:	b580      	push	{r7, lr}
 80075f2:	b082      	sub	sp, #8
 80075f4:	af00      	add	r7, sp, #0
 80075f6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	1e5a      	subs	r2, r3, #1
 80075fc:	2380      	movs	r3, #128	@ 0x80
 80075fe:	045b      	lsls	r3, r3, #17
 8007600:	429a      	cmp	r2, r3
 8007602:	d301      	bcc.n	8007608 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8007604:	2301      	movs	r3, #1
 8007606:	e010      	b.n	800762a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8007608:	4b0a      	ldr	r3, [pc, #40]	@ (8007634 <SysTick_Config+0x44>)
 800760a:	687a      	ldr	r2, [r7, #4]
 800760c:	3a01      	subs	r2, #1
 800760e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8007610:	2301      	movs	r3, #1
 8007612:	425b      	negs	r3, r3
 8007614:	2103      	movs	r1, #3
 8007616:	0018      	movs	r0, r3
 8007618:	f7ff ff7c 	bl	8007514 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800761c:	4b05      	ldr	r3, [pc, #20]	@ (8007634 <SysTick_Config+0x44>)
 800761e:	2200      	movs	r2, #0
 8007620:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8007622:	4b04      	ldr	r3, [pc, #16]	@ (8007634 <SysTick_Config+0x44>)
 8007624:	2207      	movs	r2, #7
 8007626:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8007628:	2300      	movs	r3, #0
}
 800762a:	0018      	movs	r0, r3
 800762c:	46bd      	mov	sp, r7
 800762e:	b002      	add	sp, #8
 8007630:	bd80      	pop	{r7, pc}
 8007632:	46c0      	nop			@ (mov r8, r8)
 8007634:	e000e010 	.word	0xe000e010

08007638 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007638:	b580      	push	{r7, lr}
 800763a:	b084      	sub	sp, #16
 800763c:	af00      	add	r7, sp, #0
 800763e:	60b9      	str	r1, [r7, #8]
 8007640:	607a      	str	r2, [r7, #4]
 8007642:	210f      	movs	r1, #15
 8007644:	187b      	adds	r3, r7, r1
 8007646:	1c02      	adds	r2, r0, #0
 8007648:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 800764a:	68ba      	ldr	r2, [r7, #8]
 800764c:	187b      	adds	r3, r7, r1
 800764e:	781b      	ldrb	r3, [r3, #0]
 8007650:	b25b      	sxtb	r3, r3
 8007652:	0011      	movs	r1, r2
 8007654:	0018      	movs	r0, r3
 8007656:	f7ff ff5d 	bl	8007514 <__NVIC_SetPriority>
}
 800765a:	46c0      	nop			@ (mov r8, r8)
 800765c:	46bd      	mov	sp, r7
 800765e:	b004      	add	sp, #16
 8007660:	bd80      	pop	{r7, pc}

08007662 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8007662:	b580      	push	{r7, lr}
 8007664:	b082      	sub	sp, #8
 8007666:	af00      	add	r7, sp, #0
 8007668:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	0018      	movs	r0, r3
 800766e:	f7ff ffbf 	bl	80075f0 <SysTick_Config>
 8007672:	0003      	movs	r3, r0
}
 8007674:	0018      	movs	r0, r3
 8007676:	46bd      	mov	sp, r7
 8007678:	b002      	add	sp, #8
 800767a:	bd80      	pop	{r7, pc}

0800767c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800767c:	b580      	push	{r7, lr}
 800767e:	b086      	sub	sp, #24
 8007680:	af00      	add	r7, sp, #0
 8007682:	6078      	str	r0, [r7, #4]
 8007684:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8007686:	2300      	movs	r3, #0
 8007688:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800768a:	e14d      	b.n	8007928 <HAL_GPIO_Init+0x2ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800768c:	683b      	ldr	r3, [r7, #0]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	2101      	movs	r1, #1
 8007692:	697a      	ldr	r2, [r7, #20]
 8007694:	4091      	lsls	r1, r2
 8007696:	000a      	movs	r2, r1
 8007698:	4013      	ands	r3, r2
 800769a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	2b00      	cmp	r3, #0
 80076a0:	d100      	bne.n	80076a4 <HAL_GPIO_Init+0x28>
 80076a2:	e13e      	b.n	8007922 <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80076a4:	683b      	ldr	r3, [r7, #0]
 80076a6:	685b      	ldr	r3, [r3, #4]
 80076a8:	2203      	movs	r2, #3
 80076aa:	4013      	ands	r3, r2
 80076ac:	2b01      	cmp	r3, #1
 80076ae:	d005      	beq.n	80076bc <HAL_GPIO_Init+0x40>
 80076b0:	683b      	ldr	r3, [r7, #0]
 80076b2:	685b      	ldr	r3, [r3, #4]
 80076b4:	2203      	movs	r2, #3
 80076b6:	4013      	ands	r3, r2
 80076b8:	2b02      	cmp	r3, #2
 80076ba:	d130      	bne.n	800771e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	689b      	ldr	r3, [r3, #8]
 80076c0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80076c2:	697b      	ldr	r3, [r7, #20]
 80076c4:	005b      	lsls	r3, r3, #1
 80076c6:	2203      	movs	r2, #3
 80076c8:	409a      	lsls	r2, r3
 80076ca:	0013      	movs	r3, r2
 80076cc:	43da      	mvns	r2, r3
 80076ce:	693b      	ldr	r3, [r7, #16]
 80076d0:	4013      	ands	r3, r2
 80076d2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80076d4:	683b      	ldr	r3, [r7, #0]
 80076d6:	68da      	ldr	r2, [r3, #12]
 80076d8:	697b      	ldr	r3, [r7, #20]
 80076da:	005b      	lsls	r3, r3, #1
 80076dc:	409a      	lsls	r2, r3
 80076de:	0013      	movs	r3, r2
 80076e0:	693a      	ldr	r2, [r7, #16]
 80076e2:	4313      	orrs	r3, r2
 80076e4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	693a      	ldr	r2, [r7, #16]
 80076ea:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	685b      	ldr	r3, [r3, #4]
 80076f0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80076f2:	2201      	movs	r2, #1
 80076f4:	697b      	ldr	r3, [r7, #20]
 80076f6:	409a      	lsls	r2, r3
 80076f8:	0013      	movs	r3, r2
 80076fa:	43da      	mvns	r2, r3
 80076fc:	693b      	ldr	r3, [r7, #16]
 80076fe:	4013      	ands	r3, r2
 8007700:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007702:	683b      	ldr	r3, [r7, #0]
 8007704:	685b      	ldr	r3, [r3, #4]
 8007706:	091b      	lsrs	r3, r3, #4
 8007708:	2201      	movs	r2, #1
 800770a:	401a      	ands	r2, r3
 800770c:	697b      	ldr	r3, [r7, #20]
 800770e:	409a      	lsls	r2, r3
 8007710:	0013      	movs	r3, r2
 8007712:	693a      	ldr	r2, [r7, #16]
 8007714:	4313      	orrs	r3, r2
 8007716:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	693a      	ldr	r2, [r7, #16]
 800771c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800771e:	683b      	ldr	r3, [r7, #0]
 8007720:	685b      	ldr	r3, [r3, #4]
 8007722:	2203      	movs	r2, #3
 8007724:	4013      	ands	r3, r2
 8007726:	2b03      	cmp	r3, #3
 8007728:	d017      	beq.n	800775a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	68db      	ldr	r3, [r3, #12]
 800772e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8007730:	697b      	ldr	r3, [r7, #20]
 8007732:	005b      	lsls	r3, r3, #1
 8007734:	2203      	movs	r2, #3
 8007736:	409a      	lsls	r2, r3
 8007738:	0013      	movs	r3, r2
 800773a:	43da      	mvns	r2, r3
 800773c:	693b      	ldr	r3, [r7, #16]
 800773e:	4013      	ands	r3, r2
 8007740:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8007742:	683b      	ldr	r3, [r7, #0]
 8007744:	689a      	ldr	r2, [r3, #8]
 8007746:	697b      	ldr	r3, [r7, #20]
 8007748:	005b      	lsls	r3, r3, #1
 800774a:	409a      	lsls	r2, r3
 800774c:	0013      	movs	r3, r2
 800774e:	693a      	ldr	r2, [r7, #16]
 8007750:	4313      	orrs	r3, r2
 8007752:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	693a      	ldr	r2, [r7, #16]
 8007758:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800775a:	683b      	ldr	r3, [r7, #0]
 800775c:	685b      	ldr	r3, [r3, #4]
 800775e:	2203      	movs	r2, #3
 8007760:	4013      	ands	r3, r2
 8007762:	2b02      	cmp	r3, #2
 8007764:	d123      	bne.n	80077ae <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8007766:	697b      	ldr	r3, [r7, #20]
 8007768:	08da      	lsrs	r2, r3, #3
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	3208      	adds	r2, #8
 800776e:	0092      	lsls	r2, r2, #2
 8007770:	58d3      	ldr	r3, [r2, r3]
 8007772:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8007774:	697b      	ldr	r3, [r7, #20]
 8007776:	2207      	movs	r2, #7
 8007778:	4013      	ands	r3, r2
 800777a:	009b      	lsls	r3, r3, #2
 800777c:	220f      	movs	r2, #15
 800777e:	409a      	lsls	r2, r3
 8007780:	0013      	movs	r3, r2
 8007782:	43da      	mvns	r2, r3
 8007784:	693b      	ldr	r3, [r7, #16]
 8007786:	4013      	ands	r3, r2
 8007788:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800778a:	683b      	ldr	r3, [r7, #0]
 800778c:	691a      	ldr	r2, [r3, #16]
 800778e:	697b      	ldr	r3, [r7, #20]
 8007790:	2107      	movs	r1, #7
 8007792:	400b      	ands	r3, r1
 8007794:	009b      	lsls	r3, r3, #2
 8007796:	409a      	lsls	r2, r3
 8007798:	0013      	movs	r3, r2
 800779a:	693a      	ldr	r2, [r7, #16]
 800779c:	4313      	orrs	r3, r2
 800779e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80077a0:	697b      	ldr	r3, [r7, #20]
 80077a2:	08da      	lsrs	r2, r3, #3
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	3208      	adds	r2, #8
 80077a8:	0092      	lsls	r2, r2, #2
 80077aa:	6939      	ldr	r1, [r7, #16]
 80077ac:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80077b4:	697b      	ldr	r3, [r7, #20]
 80077b6:	005b      	lsls	r3, r3, #1
 80077b8:	2203      	movs	r2, #3
 80077ba:	409a      	lsls	r2, r3
 80077bc:	0013      	movs	r3, r2
 80077be:	43da      	mvns	r2, r3
 80077c0:	693b      	ldr	r3, [r7, #16]
 80077c2:	4013      	ands	r3, r2
 80077c4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80077c6:	683b      	ldr	r3, [r7, #0]
 80077c8:	685b      	ldr	r3, [r3, #4]
 80077ca:	2203      	movs	r2, #3
 80077cc:	401a      	ands	r2, r3
 80077ce:	697b      	ldr	r3, [r7, #20]
 80077d0:	005b      	lsls	r3, r3, #1
 80077d2:	409a      	lsls	r2, r3
 80077d4:	0013      	movs	r3, r2
 80077d6:	693a      	ldr	r2, [r7, #16]
 80077d8:	4313      	orrs	r3, r2
 80077da:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	693a      	ldr	r2, [r7, #16]
 80077e0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80077e2:	683b      	ldr	r3, [r7, #0]
 80077e4:	685a      	ldr	r2, [r3, #4]
 80077e6:	23c0      	movs	r3, #192	@ 0xc0
 80077e8:	029b      	lsls	r3, r3, #10
 80077ea:	4013      	ands	r3, r2
 80077ec:	d100      	bne.n	80077f0 <HAL_GPIO_Init+0x174>
 80077ee:	e098      	b.n	8007922 <HAL_GPIO_Init+0x2a6>
      {
        temp = EXTI->EXTICR[position >> 2u];
 80077f0:	4a53      	ldr	r2, [pc, #332]	@ (8007940 <HAL_GPIO_Init+0x2c4>)
 80077f2:	697b      	ldr	r3, [r7, #20]
 80077f4:	089b      	lsrs	r3, r3, #2
 80077f6:	3318      	adds	r3, #24
 80077f8:	009b      	lsls	r3, r3, #2
 80077fa:	589b      	ldr	r3, [r3, r2]
 80077fc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 80077fe:	697b      	ldr	r3, [r7, #20]
 8007800:	2203      	movs	r2, #3
 8007802:	4013      	ands	r3, r2
 8007804:	00db      	lsls	r3, r3, #3
 8007806:	220f      	movs	r2, #15
 8007808:	409a      	lsls	r2, r3
 800780a:	0013      	movs	r3, r2
 800780c:	43da      	mvns	r2, r3
 800780e:	693b      	ldr	r3, [r7, #16]
 8007810:	4013      	ands	r3, r2
 8007812:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8007814:	687a      	ldr	r2, [r7, #4]
 8007816:	23a0      	movs	r3, #160	@ 0xa0
 8007818:	05db      	lsls	r3, r3, #23
 800781a:	429a      	cmp	r2, r3
 800781c:	d019      	beq.n	8007852 <HAL_GPIO_Init+0x1d6>
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	4a48      	ldr	r2, [pc, #288]	@ (8007944 <HAL_GPIO_Init+0x2c8>)
 8007822:	4293      	cmp	r3, r2
 8007824:	d013      	beq.n	800784e <HAL_GPIO_Init+0x1d2>
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	4a47      	ldr	r2, [pc, #284]	@ (8007948 <HAL_GPIO_Init+0x2cc>)
 800782a:	4293      	cmp	r3, r2
 800782c:	d00d      	beq.n	800784a <HAL_GPIO_Init+0x1ce>
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	4a46      	ldr	r2, [pc, #280]	@ (800794c <HAL_GPIO_Init+0x2d0>)
 8007832:	4293      	cmp	r3, r2
 8007834:	d007      	beq.n	8007846 <HAL_GPIO_Init+0x1ca>
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	4a45      	ldr	r2, [pc, #276]	@ (8007950 <HAL_GPIO_Init+0x2d4>)
 800783a:	4293      	cmp	r3, r2
 800783c:	d101      	bne.n	8007842 <HAL_GPIO_Init+0x1c6>
 800783e:	2304      	movs	r3, #4
 8007840:	e008      	b.n	8007854 <HAL_GPIO_Init+0x1d8>
 8007842:	2305      	movs	r3, #5
 8007844:	e006      	b.n	8007854 <HAL_GPIO_Init+0x1d8>
 8007846:	2303      	movs	r3, #3
 8007848:	e004      	b.n	8007854 <HAL_GPIO_Init+0x1d8>
 800784a:	2302      	movs	r3, #2
 800784c:	e002      	b.n	8007854 <HAL_GPIO_Init+0x1d8>
 800784e:	2301      	movs	r3, #1
 8007850:	e000      	b.n	8007854 <HAL_GPIO_Init+0x1d8>
 8007852:	2300      	movs	r3, #0
 8007854:	697a      	ldr	r2, [r7, #20]
 8007856:	2103      	movs	r1, #3
 8007858:	400a      	ands	r2, r1
 800785a:	00d2      	lsls	r2, r2, #3
 800785c:	4093      	lsls	r3, r2
 800785e:	693a      	ldr	r2, [r7, #16]
 8007860:	4313      	orrs	r3, r2
 8007862:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8007864:	4936      	ldr	r1, [pc, #216]	@ (8007940 <HAL_GPIO_Init+0x2c4>)
 8007866:	697b      	ldr	r3, [r7, #20]
 8007868:	089b      	lsrs	r3, r3, #2
 800786a:	3318      	adds	r3, #24
 800786c:	009b      	lsls	r3, r3, #2
 800786e:	693a      	ldr	r2, [r7, #16]
 8007870:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8007872:	4b33      	ldr	r3, [pc, #204]	@ (8007940 <HAL_GPIO_Init+0x2c4>)
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007878:	68fb      	ldr	r3, [r7, #12]
 800787a:	43da      	mvns	r2, r3
 800787c:	693b      	ldr	r3, [r7, #16]
 800787e:	4013      	ands	r3, r2
 8007880:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8007882:	683b      	ldr	r3, [r7, #0]
 8007884:	685a      	ldr	r2, [r3, #4]
 8007886:	2380      	movs	r3, #128	@ 0x80
 8007888:	035b      	lsls	r3, r3, #13
 800788a:	4013      	ands	r3, r2
 800788c:	d003      	beq.n	8007896 <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 800788e:	693a      	ldr	r2, [r7, #16]
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	4313      	orrs	r3, r2
 8007894:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8007896:	4b2a      	ldr	r3, [pc, #168]	@ (8007940 <HAL_GPIO_Init+0x2c4>)
 8007898:	693a      	ldr	r2, [r7, #16]
 800789a:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 800789c:	4b28      	ldr	r3, [pc, #160]	@ (8007940 <HAL_GPIO_Init+0x2c4>)
 800789e:	685b      	ldr	r3, [r3, #4]
 80078a0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	43da      	mvns	r2, r3
 80078a6:	693b      	ldr	r3, [r7, #16]
 80078a8:	4013      	ands	r3, r2
 80078aa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80078ac:	683b      	ldr	r3, [r7, #0]
 80078ae:	685a      	ldr	r2, [r3, #4]
 80078b0:	2380      	movs	r3, #128	@ 0x80
 80078b2:	039b      	lsls	r3, r3, #14
 80078b4:	4013      	ands	r3, r2
 80078b6:	d003      	beq.n	80078c0 <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 80078b8:	693a      	ldr	r2, [r7, #16]
 80078ba:	68fb      	ldr	r3, [r7, #12]
 80078bc:	4313      	orrs	r3, r2
 80078be:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80078c0:	4b1f      	ldr	r3, [pc, #124]	@ (8007940 <HAL_GPIO_Init+0x2c4>)
 80078c2:	693a      	ldr	r2, [r7, #16]
 80078c4:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80078c6:	4a1e      	ldr	r2, [pc, #120]	@ (8007940 <HAL_GPIO_Init+0x2c4>)
 80078c8:	2384      	movs	r3, #132	@ 0x84
 80078ca:	58d3      	ldr	r3, [r2, r3]
 80078cc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	43da      	mvns	r2, r3
 80078d2:	693b      	ldr	r3, [r7, #16]
 80078d4:	4013      	ands	r3, r2
 80078d6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80078d8:	683b      	ldr	r3, [r7, #0]
 80078da:	685a      	ldr	r2, [r3, #4]
 80078dc:	2380      	movs	r3, #128	@ 0x80
 80078de:	029b      	lsls	r3, r3, #10
 80078e0:	4013      	ands	r3, r2
 80078e2:	d003      	beq.n	80078ec <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80078e4:	693a      	ldr	r2, [r7, #16]
 80078e6:	68fb      	ldr	r3, [r7, #12]
 80078e8:	4313      	orrs	r3, r2
 80078ea:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80078ec:	4914      	ldr	r1, [pc, #80]	@ (8007940 <HAL_GPIO_Init+0x2c4>)
 80078ee:	2284      	movs	r2, #132	@ 0x84
 80078f0:	693b      	ldr	r3, [r7, #16]
 80078f2:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 80078f4:	4a12      	ldr	r2, [pc, #72]	@ (8007940 <HAL_GPIO_Init+0x2c4>)
 80078f6:	2380      	movs	r3, #128	@ 0x80
 80078f8:	58d3      	ldr	r3, [r2, r3]
 80078fa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80078fc:	68fb      	ldr	r3, [r7, #12]
 80078fe:	43da      	mvns	r2, r3
 8007900:	693b      	ldr	r3, [r7, #16]
 8007902:	4013      	ands	r3, r2
 8007904:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8007906:	683b      	ldr	r3, [r7, #0]
 8007908:	685a      	ldr	r2, [r3, #4]
 800790a:	2380      	movs	r3, #128	@ 0x80
 800790c:	025b      	lsls	r3, r3, #9
 800790e:	4013      	ands	r3, r2
 8007910:	d003      	beq.n	800791a <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 8007912:	693a      	ldr	r2, [r7, #16]
 8007914:	68fb      	ldr	r3, [r7, #12]
 8007916:	4313      	orrs	r3, r2
 8007918:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800791a:	4909      	ldr	r1, [pc, #36]	@ (8007940 <HAL_GPIO_Init+0x2c4>)
 800791c:	2280      	movs	r2, #128	@ 0x80
 800791e:	693b      	ldr	r3, [r7, #16]
 8007920:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8007922:	697b      	ldr	r3, [r7, #20]
 8007924:	3301      	adds	r3, #1
 8007926:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8007928:	683b      	ldr	r3, [r7, #0]
 800792a:	681a      	ldr	r2, [r3, #0]
 800792c:	697b      	ldr	r3, [r7, #20]
 800792e:	40da      	lsrs	r2, r3
 8007930:	1e13      	subs	r3, r2, #0
 8007932:	d000      	beq.n	8007936 <HAL_GPIO_Init+0x2ba>
 8007934:	e6aa      	b.n	800768c <HAL_GPIO_Init+0x10>
  }
}
 8007936:	46c0      	nop			@ (mov r8, r8)
 8007938:	46c0      	nop			@ (mov r8, r8)
 800793a:	46bd      	mov	sp, r7
 800793c:	b006      	add	sp, #24
 800793e:	bd80      	pop	{r7, pc}
 8007940:	40021800 	.word	0x40021800
 8007944:	50000400 	.word	0x50000400
 8007948:	50000800 	.word	0x50000800
 800794c:	50000c00 	.word	0x50000c00
 8007950:	50001000 	.word	0x50001000

08007954 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8007954:	b580      	push	{r7, lr}
 8007956:	b084      	sub	sp, #16
 8007958:	af00      	add	r7, sp, #0
 800795a:	6078      	str	r0, [r7, #4]
 800795c:	000a      	movs	r2, r1
 800795e:	1cbb      	adds	r3, r7, #2
 8007960:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	691b      	ldr	r3, [r3, #16]
 8007966:	1cba      	adds	r2, r7, #2
 8007968:	8812      	ldrh	r2, [r2, #0]
 800796a:	4013      	ands	r3, r2
 800796c:	d004      	beq.n	8007978 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 800796e:	230f      	movs	r3, #15
 8007970:	18fb      	adds	r3, r7, r3
 8007972:	2201      	movs	r2, #1
 8007974:	701a      	strb	r2, [r3, #0]
 8007976:	e003      	b.n	8007980 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8007978:	230f      	movs	r3, #15
 800797a:	18fb      	adds	r3, r7, r3
 800797c:	2200      	movs	r2, #0
 800797e:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8007980:	230f      	movs	r3, #15
 8007982:	18fb      	adds	r3, r7, r3
 8007984:	781b      	ldrb	r3, [r3, #0]
}
 8007986:	0018      	movs	r0, r3
 8007988:	46bd      	mov	sp, r7
 800798a:	b004      	add	sp, #16
 800798c:	bd80      	pop	{r7, pc}

0800798e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800798e:	b580      	push	{r7, lr}
 8007990:	b082      	sub	sp, #8
 8007992:	af00      	add	r7, sp, #0
 8007994:	6078      	str	r0, [r7, #4]
 8007996:	0008      	movs	r0, r1
 8007998:	0011      	movs	r1, r2
 800799a:	1cbb      	adds	r3, r7, #2
 800799c:	1c02      	adds	r2, r0, #0
 800799e:	801a      	strh	r2, [r3, #0]
 80079a0:	1c7b      	adds	r3, r7, #1
 80079a2:	1c0a      	adds	r2, r1, #0
 80079a4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80079a6:	1c7b      	adds	r3, r7, #1
 80079a8:	781b      	ldrb	r3, [r3, #0]
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d004      	beq.n	80079b8 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80079ae:	1cbb      	adds	r3, r7, #2
 80079b0:	881a      	ldrh	r2, [r3, #0]
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80079b6:	e003      	b.n	80079c0 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80079b8:	1cbb      	adds	r3, r7, #2
 80079ba:	881a      	ldrh	r2, [r3, #0]
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80079c0:	46c0      	nop			@ (mov r8, r8)
 80079c2:	46bd      	mov	sp, r7
 80079c4:	b002      	add	sp, #8
 80079c6:	bd80      	pop	{r7, pc}

080079c8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80079c8:	b580      	push	{r7, lr}
 80079ca:	b082      	sub	sp, #8
 80079cc:	af00      	add	r7, sp, #0
 80079ce:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	d101      	bne.n	80079da <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80079d6:	2301      	movs	r3, #1
 80079d8:	e08f      	b.n	8007afa <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	2241      	movs	r2, #65	@ 0x41
 80079de:	5c9b      	ldrb	r3, [r3, r2]
 80079e0:	b2db      	uxtb	r3, r3
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	d107      	bne.n	80079f6 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	2240      	movs	r2, #64	@ 0x40
 80079ea:	2100      	movs	r1, #0
 80079ec:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	0018      	movs	r0, r3
 80079f2:	f7fe fc97 	bl	8006324 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	2241      	movs	r2, #65	@ 0x41
 80079fa:	2124      	movs	r1, #36	@ 0x24
 80079fc:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	681a      	ldr	r2, [r3, #0]
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	2101      	movs	r1, #1
 8007a0a:	438a      	bics	r2, r1
 8007a0c:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	685a      	ldr	r2, [r3, #4]
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	493b      	ldr	r1, [pc, #236]	@ (8007b04 <HAL_I2C_Init+0x13c>)
 8007a18:	400a      	ands	r2, r1
 8007a1a:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	689a      	ldr	r2, [r3, #8]
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	4938      	ldr	r1, [pc, #224]	@ (8007b08 <HAL_I2C_Init+0x140>)
 8007a28:	400a      	ands	r2, r1
 8007a2a:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	68db      	ldr	r3, [r3, #12]
 8007a30:	2b01      	cmp	r3, #1
 8007a32:	d108      	bne.n	8007a46 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	689a      	ldr	r2, [r3, #8]
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	2180      	movs	r1, #128	@ 0x80
 8007a3e:	0209      	lsls	r1, r1, #8
 8007a40:	430a      	orrs	r2, r1
 8007a42:	609a      	str	r2, [r3, #8]
 8007a44:	e007      	b.n	8007a56 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	689a      	ldr	r2, [r3, #8]
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	2184      	movs	r1, #132	@ 0x84
 8007a50:	0209      	lsls	r1, r1, #8
 8007a52:	430a      	orrs	r2, r1
 8007a54:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	68db      	ldr	r3, [r3, #12]
 8007a5a:	2b02      	cmp	r3, #2
 8007a5c:	d109      	bne.n	8007a72 <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	685a      	ldr	r2, [r3, #4]
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	2180      	movs	r1, #128	@ 0x80
 8007a6a:	0109      	lsls	r1, r1, #4
 8007a6c:	430a      	orrs	r2, r1
 8007a6e:	605a      	str	r2, [r3, #4]
 8007a70:	e007      	b.n	8007a82 <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	685a      	ldr	r2, [r3, #4]
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	4923      	ldr	r1, [pc, #140]	@ (8007b0c <HAL_I2C_Init+0x144>)
 8007a7e:	400a      	ands	r2, r1
 8007a80:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	685a      	ldr	r2, [r3, #4]
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	4920      	ldr	r1, [pc, #128]	@ (8007b10 <HAL_I2C_Init+0x148>)
 8007a8e:	430a      	orrs	r2, r1
 8007a90:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	68da      	ldr	r2, [r3, #12]
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	491a      	ldr	r1, [pc, #104]	@ (8007b08 <HAL_I2C_Init+0x140>)
 8007a9e:	400a      	ands	r2, r1
 8007aa0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	691a      	ldr	r2, [r3, #16]
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	695b      	ldr	r3, [r3, #20]
 8007aaa:	431a      	orrs	r2, r3
 8007aac:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	699b      	ldr	r3, [r3, #24]
 8007ab2:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	430a      	orrs	r2, r1
 8007aba:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	69d9      	ldr	r1, [r3, #28]
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	6a1a      	ldr	r2, [r3, #32]
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	430a      	orrs	r2, r1
 8007aca:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	681a      	ldr	r2, [r3, #0]
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	2101      	movs	r1, #1
 8007ad8:	430a      	orrs	r2, r1
 8007ada:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	2200      	movs	r2, #0
 8007ae0:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	2241      	movs	r2, #65	@ 0x41
 8007ae6:	2120      	movs	r1, #32
 8007ae8:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	2200      	movs	r2, #0
 8007aee:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	2242      	movs	r2, #66	@ 0x42
 8007af4:	2100      	movs	r1, #0
 8007af6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007af8:	2300      	movs	r3, #0
}
 8007afa:	0018      	movs	r0, r3
 8007afc:	46bd      	mov	sp, r7
 8007afe:	b002      	add	sp, #8
 8007b00:	bd80      	pop	{r7, pc}
 8007b02:	46c0      	nop			@ (mov r8, r8)
 8007b04:	f0ffffff 	.word	0xf0ffffff
 8007b08:	ffff7fff 	.word	0xffff7fff
 8007b0c:	fffff7ff 	.word	0xfffff7ff
 8007b10:	02008000 	.word	0x02008000

08007b14 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8007b14:	b590      	push	{r4, r7, lr}
 8007b16:	b089      	sub	sp, #36	@ 0x24
 8007b18:	af02      	add	r7, sp, #8
 8007b1a:	60f8      	str	r0, [r7, #12]
 8007b1c:	0008      	movs	r0, r1
 8007b1e:	607a      	str	r2, [r7, #4]
 8007b20:	0019      	movs	r1, r3
 8007b22:	230a      	movs	r3, #10
 8007b24:	18fb      	adds	r3, r7, r3
 8007b26:	1c02      	adds	r2, r0, #0
 8007b28:	801a      	strh	r2, [r3, #0]
 8007b2a:	2308      	movs	r3, #8
 8007b2c:	18fb      	adds	r3, r7, r3
 8007b2e:	1c0a      	adds	r2, r1, #0
 8007b30:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	2241      	movs	r2, #65	@ 0x41
 8007b36:	5c9b      	ldrb	r3, [r3, r2]
 8007b38:	b2db      	uxtb	r3, r3
 8007b3a:	2b20      	cmp	r3, #32
 8007b3c:	d000      	beq.n	8007b40 <HAL_I2C_Master_Transmit+0x2c>
 8007b3e:	e10a      	b.n	8007d56 <HAL_I2C_Master_Transmit+0x242>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	2240      	movs	r2, #64	@ 0x40
 8007b44:	5c9b      	ldrb	r3, [r3, r2]
 8007b46:	2b01      	cmp	r3, #1
 8007b48:	d101      	bne.n	8007b4e <HAL_I2C_Master_Transmit+0x3a>
 8007b4a:	2302      	movs	r3, #2
 8007b4c:	e104      	b.n	8007d58 <HAL_I2C_Master_Transmit+0x244>
 8007b4e:	68fb      	ldr	r3, [r7, #12]
 8007b50:	2240      	movs	r2, #64	@ 0x40
 8007b52:	2101      	movs	r1, #1
 8007b54:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8007b56:	f7ff fc99 	bl	800748c <HAL_GetTick>
 8007b5a:	0003      	movs	r3, r0
 8007b5c:	613b      	str	r3, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8007b5e:	2380      	movs	r3, #128	@ 0x80
 8007b60:	0219      	lsls	r1, r3, #8
 8007b62:	68f8      	ldr	r0, [r7, #12]
 8007b64:	693b      	ldr	r3, [r7, #16]
 8007b66:	9300      	str	r3, [sp, #0]
 8007b68:	2319      	movs	r3, #25
 8007b6a:	2201      	movs	r2, #1
 8007b6c:	f000 fa26 	bl	8007fbc <I2C_WaitOnFlagUntilTimeout>
 8007b70:	1e03      	subs	r3, r0, #0
 8007b72:	d001      	beq.n	8007b78 <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 8007b74:	2301      	movs	r3, #1
 8007b76:	e0ef      	b.n	8007d58 <HAL_I2C_Master_Transmit+0x244>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	2241      	movs	r2, #65	@ 0x41
 8007b7c:	2121      	movs	r1, #33	@ 0x21
 8007b7e:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8007b80:	68fb      	ldr	r3, [r7, #12]
 8007b82:	2242      	movs	r2, #66	@ 0x42
 8007b84:	2110      	movs	r1, #16
 8007b86:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007b88:	68fb      	ldr	r3, [r7, #12]
 8007b8a:	2200      	movs	r2, #0
 8007b8c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	687a      	ldr	r2, [r7, #4]
 8007b92:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8007b94:	68fb      	ldr	r3, [r7, #12]
 8007b96:	2208      	movs	r2, #8
 8007b98:	18ba      	adds	r2, r7, r2
 8007b9a:	8812      	ldrh	r2, [r2, #0]
 8007b9c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8007b9e:	68fb      	ldr	r3, [r7, #12]
 8007ba0:	2200      	movs	r2, #0
 8007ba2:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007ba4:	68fb      	ldr	r3, [r7, #12]
 8007ba6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007ba8:	b29b      	uxth	r3, r3
 8007baa:	2bff      	cmp	r3, #255	@ 0xff
 8007bac:	d906      	bls.n	8007bbc <HAL_I2C_Master_Transmit+0xa8>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8007bae:	68fb      	ldr	r3, [r7, #12]
 8007bb0:	22ff      	movs	r2, #255	@ 0xff
 8007bb2:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8007bb4:	2380      	movs	r3, #128	@ 0x80
 8007bb6:	045b      	lsls	r3, r3, #17
 8007bb8:	617b      	str	r3, [r7, #20]
 8007bba:	e007      	b.n	8007bcc <HAL_I2C_Master_Transmit+0xb8>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8007bbc:	68fb      	ldr	r3, [r7, #12]
 8007bbe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007bc0:	b29a      	uxth	r2, r3
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8007bc6:	2380      	movs	r3, #128	@ 0x80
 8007bc8:	049b      	lsls	r3, r3, #18
 8007bca:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	d027      	beq.n	8007c24 <HAL_I2C_Master_Transmit+0x110>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007bd8:	781a      	ldrb	r2, [r3, #0]
 8007bda:	68fb      	ldr	r3, [r7, #12]
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007be0:	68fb      	ldr	r3, [r7, #12]
 8007be2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007be4:	1c5a      	adds	r2, r3, #1
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007bee:	b29b      	uxth	r3, r3
 8007bf0:	3b01      	subs	r3, #1
 8007bf2:	b29a      	uxth	r2, r3
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007bfc:	3b01      	subs	r3, #1
 8007bfe:	b29a      	uxth	r2, r3
 8007c00:	68fb      	ldr	r3, [r7, #12]
 8007c02:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007c08:	b2db      	uxtb	r3, r3
 8007c0a:	3301      	adds	r3, #1
 8007c0c:	b2da      	uxtb	r2, r3
 8007c0e:	697c      	ldr	r4, [r7, #20]
 8007c10:	230a      	movs	r3, #10
 8007c12:	18fb      	adds	r3, r7, r3
 8007c14:	8819      	ldrh	r1, [r3, #0]
 8007c16:	68f8      	ldr	r0, [r7, #12]
 8007c18:	4b51      	ldr	r3, [pc, #324]	@ (8007d60 <HAL_I2C_Master_Transmit+0x24c>)
 8007c1a:	9300      	str	r3, [sp, #0]
 8007c1c:	0023      	movs	r3, r4
 8007c1e:	f000 fc45 	bl	80084ac <I2C_TransferConfig>
 8007c22:	e06f      	b.n	8007d04 <HAL_I2C_Master_Transmit+0x1f0>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007c28:	b2da      	uxtb	r2, r3
 8007c2a:	697c      	ldr	r4, [r7, #20]
 8007c2c:	230a      	movs	r3, #10
 8007c2e:	18fb      	adds	r3, r7, r3
 8007c30:	8819      	ldrh	r1, [r3, #0]
 8007c32:	68f8      	ldr	r0, [r7, #12]
 8007c34:	4b4a      	ldr	r3, [pc, #296]	@ (8007d60 <HAL_I2C_Master_Transmit+0x24c>)
 8007c36:	9300      	str	r3, [sp, #0]
 8007c38:	0023      	movs	r3, r4
 8007c3a:	f000 fc37 	bl	80084ac <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8007c3e:	e061      	b.n	8007d04 <HAL_I2C_Master_Transmit+0x1f0>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007c40:	693a      	ldr	r2, [r7, #16]
 8007c42:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	0018      	movs	r0, r3
 8007c48:	f000 fa10 	bl	800806c <I2C_WaitOnTXISFlagUntilTimeout>
 8007c4c:	1e03      	subs	r3, r0, #0
 8007c4e:	d001      	beq.n	8007c54 <HAL_I2C_Master_Transmit+0x140>
      {
        return HAL_ERROR;
 8007c50:	2301      	movs	r3, #1
 8007c52:	e081      	b.n	8007d58 <HAL_I2C_Master_Transmit+0x244>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8007c54:	68fb      	ldr	r3, [r7, #12]
 8007c56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c58:	781a      	ldrb	r2, [r3, #0]
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007c60:	68fb      	ldr	r3, [r7, #12]
 8007c62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c64:	1c5a      	adds	r2, r3, #1
 8007c66:	68fb      	ldr	r3, [r7, #12]
 8007c68:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007c6e:	b29b      	uxth	r3, r3
 8007c70:	3b01      	subs	r3, #1
 8007c72:	b29a      	uxth	r2, r3
 8007c74:	68fb      	ldr	r3, [r7, #12]
 8007c76:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8007c78:	68fb      	ldr	r3, [r7, #12]
 8007c7a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007c7c:	3b01      	subs	r3, #1
 8007c7e:	b29a      	uxth	r2, r3
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007c88:	b29b      	uxth	r3, r3
 8007c8a:	2b00      	cmp	r3, #0
 8007c8c:	d03a      	beq.n	8007d04 <HAL_I2C_Master_Transmit+0x1f0>
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007c92:	2b00      	cmp	r3, #0
 8007c94:	d136      	bne.n	8007d04 <HAL_I2C_Master_Transmit+0x1f0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8007c96:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007c98:	68f8      	ldr	r0, [r7, #12]
 8007c9a:	693b      	ldr	r3, [r7, #16]
 8007c9c:	9300      	str	r3, [sp, #0]
 8007c9e:	0013      	movs	r3, r2
 8007ca0:	2200      	movs	r2, #0
 8007ca2:	2180      	movs	r1, #128	@ 0x80
 8007ca4:	f000 f98a 	bl	8007fbc <I2C_WaitOnFlagUntilTimeout>
 8007ca8:	1e03      	subs	r3, r0, #0
 8007caa:	d001      	beq.n	8007cb0 <HAL_I2C_Master_Transmit+0x19c>
        {
          return HAL_ERROR;
 8007cac:	2301      	movs	r3, #1
 8007cae:	e053      	b.n	8007d58 <HAL_I2C_Master_Transmit+0x244>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007cb4:	b29b      	uxth	r3, r3
 8007cb6:	2bff      	cmp	r3, #255	@ 0xff
 8007cb8:	d911      	bls.n	8007cde <HAL_I2C_Master_Transmit+0x1ca>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	22ff      	movs	r2, #255	@ 0xff
 8007cbe:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8007cc0:	68fb      	ldr	r3, [r7, #12]
 8007cc2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007cc4:	b2da      	uxtb	r2, r3
 8007cc6:	2380      	movs	r3, #128	@ 0x80
 8007cc8:	045c      	lsls	r4, r3, #17
 8007cca:	230a      	movs	r3, #10
 8007ccc:	18fb      	adds	r3, r7, r3
 8007cce:	8819      	ldrh	r1, [r3, #0]
 8007cd0:	68f8      	ldr	r0, [r7, #12]
 8007cd2:	2300      	movs	r3, #0
 8007cd4:	9300      	str	r3, [sp, #0]
 8007cd6:	0023      	movs	r3, r4
 8007cd8:	f000 fbe8 	bl	80084ac <I2C_TransferConfig>
 8007cdc:	e012      	b.n	8007d04 <HAL_I2C_Master_Transmit+0x1f0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007ce2:	b29a      	uxth	r2, r3
 8007ce4:	68fb      	ldr	r3, [r7, #12]
 8007ce6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007ce8:	68fb      	ldr	r3, [r7, #12]
 8007cea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007cec:	b2da      	uxtb	r2, r3
 8007cee:	2380      	movs	r3, #128	@ 0x80
 8007cf0:	049c      	lsls	r4, r3, #18
 8007cf2:	230a      	movs	r3, #10
 8007cf4:	18fb      	adds	r3, r7, r3
 8007cf6:	8819      	ldrh	r1, [r3, #0]
 8007cf8:	68f8      	ldr	r0, [r7, #12]
 8007cfa:	2300      	movs	r3, #0
 8007cfc:	9300      	str	r3, [sp, #0]
 8007cfe:	0023      	movs	r3, r4
 8007d00:	f000 fbd4 	bl	80084ac <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8007d04:	68fb      	ldr	r3, [r7, #12]
 8007d06:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007d08:	b29b      	uxth	r3, r3
 8007d0a:	2b00      	cmp	r3, #0
 8007d0c:	d198      	bne.n	8007c40 <HAL_I2C_Master_Transmit+0x12c>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007d0e:	693a      	ldr	r2, [r7, #16]
 8007d10:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007d12:	68fb      	ldr	r3, [r7, #12]
 8007d14:	0018      	movs	r0, r3
 8007d16:	f000 f9ef 	bl	80080f8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8007d1a:	1e03      	subs	r3, r0, #0
 8007d1c:	d001      	beq.n	8007d22 <HAL_I2C_Master_Transmit+0x20e>
    {
      return HAL_ERROR;
 8007d1e:	2301      	movs	r3, #1
 8007d20:	e01a      	b.n	8007d58 <HAL_I2C_Master_Transmit+0x244>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	2220      	movs	r2, #32
 8007d28:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	685a      	ldr	r2, [r3, #4]
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	490b      	ldr	r1, [pc, #44]	@ (8007d64 <HAL_I2C_Master_Transmit+0x250>)
 8007d36:	400a      	ands	r2, r1
 8007d38:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8007d3a:	68fb      	ldr	r3, [r7, #12]
 8007d3c:	2241      	movs	r2, #65	@ 0x41
 8007d3e:	2120      	movs	r1, #32
 8007d40:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	2242      	movs	r2, #66	@ 0x42
 8007d46:	2100      	movs	r1, #0
 8007d48:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	2240      	movs	r2, #64	@ 0x40
 8007d4e:	2100      	movs	r1, #0
 8007d50:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8007d52:	2300      	movs	r3, #0
 8007d54:	e000      	b.n	8007d58 <HAL_I2C_Master_Transmit+0x244>
  }
  else
  {
    return HAL_BUSY;
 8007d56:	2302      	movs	r3, #2
  }
}
 8007d58:	0018      	movs	r0, r3
 8007d5a:	46bd      	mov	sp, r7
 8007d5c:	b007      	add	sp, #28
 8007d5e:	bd90      	pop	{r4, r7, pc}
 8007d60:	80002000 	.word	0x80002000
 8007d64:	fe00e800 	.word	0xfe00e800

08007d68 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8007d68:	b590      	push	{r4, r7, lr}
 8007d6a:	b089      	sub	sp, #36	@ 0x24
 8007d6c:	af02      	add	r7, sp, #8
 8007d6e:	60f8      	str	r0, [r7, #12]
 8007d70:	0008      	movs	r0, r1
 8007d72:	607a      	str	r2, [r7, #4]
 8007d74:	0019      	movs	r1, r3
 8007d76:	230a      	movs	r3, #10
 8007d78:	18fb      	adds	r3, r7, r3
 8007d7a:	1c02      	adds	r2, r0, #0
 8007d7c:	801a      	strh	r2, [r3, #0]
 8007d7e:	2308      	movs	r3, #8
 8007d80:	18fb      	adds	r3, r7, r3
 8007d82:	1c0a      	adds	r2, r1, #0
 8007d84:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007d86:	68fb      	ldr	r3, [r7, #12]
 8007d88:	2241      	movs	r2, #65	@ 0x41
 8007d8a:	5c9b      	ldrb	r3, [r3, r2]
 8007d8c:	b2db      	uxtb	r3, r3
 8007d8e:	2b20      	cmp	r3, #32
 8007d90:	d000      	beq.n	8007d94 <HAL_I2C_Master_Receive+0x2c>
 8007d92:	e0e8      	b.n	8007f66 <HAL_I2C_Master_Receive+0x1fe>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	2240      	movs	r2, #64	@ 0x40
 8007d98:	5c9b      	ldrb	r3, [r3, r2]
 8007d9a:	2b01      	cmp	r3, #1
 8007d9c:	d101      	bne.n	8007da2 <HAL_I2C_Master_Receive+0x3a>
 8007d9e:	2302      	movs	r3, #2
 8007da0:	e0e2      	b.n	8007f68 <HAL_I2C_Master_Receive+0x200>
 8007da2:	68fb      	ldr	r3, [r7, #12]
 8007da4:	2240      	movs	r2, #64	@ 0x40
 8007da6:	2101      	movs	r1, #1
 8007da8:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8007daa:	f7ff fb6f 	bl	800748c <HAL_GetTick>
 8007dae:	0003      	movs	r3, r0
 8007db0:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8007db2:	2380      	movs	r3, #128	@ 0x80
 8007db4:	0219      	lsls	r1, r3, #8
 8007db6:	68f8      	ldr	r0, [r7, #12]
 8007db8:	697b      	ldr	r3, [r7, #20]
 8007dba:	9300      	str	r3, [sp, #0]
 8007dbc:	2319      	movs	r3, #25
 8007dbe:	2201      	movs	r2, #1
 8007dc0:	f000 f8fc 	bl	8007fbc <I2C_WaitOnFlagUntilTimeout>
 8007dc4:	1e03      	subs	r3, r0, #0
 8007dc6:	d001      	beq.n	8007dcc <HAL_I2C_Master_Receive+0x64>
    {
      return HAL_ERROR;
 8007dc8:	2301      	movs	r3, #1
 8007dca:	e0cd      	b.n	8007f68 <HAL_I2C_Master_Receive+0x200>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	2241      	movs	r2, #65	@ 0x41
 8007dd0:	2122      	movs	r1, #34	@ 0x22
 8007dd2:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	2242      	movs	r2, #66	@ 0x42
 8007dd8:	2110      	movs	r1, #16
 8007dda:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	2200      	movs	r2, #0
 8007de0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8007de2:	68fb      	ldr	r3, [r7, #12]
 8007de4:	687a      	ldr	r2, [r7, #4]
 8007de6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8007de8:	68fb      	ldr	r3, [r7, #12]
 8007dea:	2208      	movs	r2, #8
 8007dec:	18ba      	adds	r2, r7, r2
 8007dee:	8812      	ldrh	r2, [r2, #0]
 8007df0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8007df2:	68fb      	ldr	r3, [r7, #12]
 8007df4:	2200      	movs	r2, #0
 8007df6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007df8:	68fb      	ldr	r3, [r7, #12]
 8007dfa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007dfc:	b29b      	uxth	r3, r3
 8007dfe:	2bff      	cmp	r3, #255	@ 0xff
 8007e00:	d911      	bls.n	8007e26 <HAL_I2C_Master_Receive+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	22ff      	movs	r2, #255	@ 0xff
 8007e06:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8007e08:	68fb      	ldr	r3, [r7, #12]
 8007e0a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007e0c:	b2da      	uxtb	r2, r3
 8007e0e:	2380      	movs	r3, #128	@ 0x80
 8007e10:	045c      	lsls	r4, r3, #17
 8007e12:	230a      	movs	r3, #10
 8007e14:	18fb      	adds	r3, r7, r3
 8007e16:	8819      	ldrh	r1, [r3, #0]
 8007e18:	68f8      	ldr	r0, [r7, #12]
 8007e1a:	4b55      	ldr	r3, [pc, #340]	@ (8007f70 <HAL_I2C_Master_Receive+0x208>)
 8007e1c:	9300      	str	r3, [sp, #0]
 8007e1e:	0023      	movs	r3, r4
 8007e20:	f000 fb44 	bl	80084ac <I2C_TransferConfig>
 8007e24:	e076      	b.n	8007f14 <HAL_I2C_Master_Receive+0x1ac>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8007e26:	68fb      	ldr	r3, [r7, #12]
 8007e28:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007e2a:	b29a      	uxth	r2, r3
 8007e2c:	68fb      	ldr	r3, [r7, #12]
 8007e2e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007e34:	b2da      	uxtb	r2, r3
 8007e36:	2380      	movs	r3, #128	@ 0x80
 8007e38:	049c      	lsls	r4, r3, #18
 8007e3a:	230a      	movs	r3, #10
 8007e3c:	18fb      	adds	r3, r7, r3
 8007e3e:	8819      	ldrh	r1, [r3, #0]
 8007e40:	68f8      	ldr	r0, [r7, #12]
 8007e42:	4b4b      	ldr	r3, [pc, #300]	@ (8007f70 <HAL_I2C_Master_Receive+0x208>)
 8007e44:	9300      	str	r3, [sp, #0]
 8007e46:	0023      	movs	r3, r4
 8007e48:	f000 fb30 	bl	80084ac <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8007e4c:	e062      	b.n	8007f14 <HAL_I2C_Master_Receive+0x1ac>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007e4e:	697a      	ldr	r2, [r7, #20]
 8007e50:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007e52:	68fb      	ldr	r3, [r7, #12]
 8007e54:	0018      	movs	r0, r3
 8007e56:	f000 f993 	bl	8008180 <I2C_WaitOnRXNEFlagUntilTimeout>
 8007e5a:	1e03      	subs	r3, r0, #0
 8007e5c:	d001      	beq.n	8007e62 <HAL_I2C_Master_Receive+0xfa>
      {
        return HAL_ERROR;
 8007e5e:	2301      	movs	r3, #1
 8007e60:	e082      	b.n	8007f68 <HAL_I2C_Master_Receive+0x200>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8007e62:	68fb      	ldr	r3, [r7, #12]
 8007e64:	681b      	ldr	r3, [r3, #0]
 8007e66:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007e68:	68fb      	ldr	r3, [r7, #12]
 8007e6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e6c:	b2d2      	uxtb	r2, r2
 8007e6e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007e70:	68fb      	ldr	r3, [r7, #12]
 8007e72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e74:	1c5a      	adds	r2, r3, #1
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8007e7a:	68fb      	ldr	r3, [r7, #12]
 8007e7c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007e7e:	3b01      	subs	r3, #1
 8007e80:	b29a      	uxth	r2, r3
 8007e82:	68fb      	ldr	r3, [r7, #12]
 8007e84:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8007e86:	68fb      	ldr	r3, [r7, #12]
 8007e88:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007e8a:	b29b      	uxth	r3, r3
 8007e8c:	3b01      	subs	r3, #1
 8007e8e:	b29a      	uxth	r2, r3
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007e98:	b29b      	uxth	r3, r3
 8007e9a:	2b00      	cmp	r3, #0
 8007e9c:	d03a      	beq.n	8007f14 <HAL_I2C_Master_Receive+0x1ac>
 8007e9e:	68fb      	ldr	r3, [r7, #12]
 8007ea0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007ea2:	2b00      	cmp	r3, #0
 8007ea4:	d136      	bne.n	8007f14 <HAL_I2C_Master_Receive+0x1ac>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8007ea6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007ea8:	68f8      	ldr	r0, [r7, #12]
 8007eaa:	697b      	ldr	r3, [r7, #20]
 8007eac:	9300      	str	r3, [sp, #0]
 8007eae:	0013      	movs	r3, r2
 8007eb0:	2200      	movs	r2, #0
 8007eb2:	2180      	movs	r1, #128	@ 0x80
 8007eb4:	f000 f882 	bl	8007fbc <I2C_WaitOnFlagUntilTimeout>
 8007eb8:	1e03      	subs	r3, r0, #0
 8007eba:	d001      	beq.n	8007ec0 <HAL_I2C_Master_Receive+0x158>
        {
          return HAL_ERROR;
 8007ebc:	2301      	movs	r3, #1
 8007ebe:	e053      	b.n	8007f68 <HAL_I2C_Master_Receive+0x200>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007ec4:	b29b      	uxth	r3, r3
 8007ec6:	2bff      	cmp	r3, #255	@ 0xff
 8007ec8:	d911      	bls.n	8007eee <HAL_I2C_Master_Receive+0x186>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8007eca:	68fb      	ldr	r3, [r7, #12]
 8007ecc:	22ff      	movs	r2, #255	@ 0xff
 8007ece:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007ed4:	b2da      	uxtb	r2, r3
 8007ed6:	2380      	movs	r3, #128	@ 0x80
 8007ed8:	045c      	lsls	r4, r3, #17
 8007eda:	230a      	movs	r3, #10
 8007edc:	18fb      	adds	r3, r7, r3
 8007ede:	8819      	ldrh	r1, [r3, #0]
 8007ee0:	68f8      	ldr	r0, [r7, #12]
 8007ee2:	2300      	movs	r3, #0
 8007ee4:	9300      	str	r3, [sp, #0]
 8007ee6:	0023      	movs	r3, r4
 8007ee8:	f000 fae0 	bl	80084ac <I2C_TransferConfig>
 8007eec:	e012      	b.n	8007f14 <HAL_I2C_Master_Receive+0x1ac>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007ef2:	b29a      	uxth	r2, r3
 8007ef4:	68fb      	ldr	r3, [r7, #12]
 8007ef6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007ef8:	68fb      	ldr	r3, [r7, #12]
 8007efa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007efc:	b2da      	uxtb	r2, r3
 8007efe:	2380      	movs	r3, #128	@ 0x80
 8007f00:	049c      	lsls	r4, r3, #18
 8007f02:	230a      	movs	r3, #10
 8007f04:	18fb      	adds	r3, r7, r3
 8007f06:	8819      	ldrh	r1, [r3, #0]
 8007f08:	68f8      	ldr	r0, [r7, #12]
 8007f0a:	2300      	movs	r3, #0
 8007f0c:	9300      	str	r3, [sp, #0]
 8007f0e:	0023      	movs	r3, r4
 8007f10:	f000 facc 	bl	80084ac <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007f18:	b29b      	uxth	r3, r3
 8007f1a:	2b00      	cmp	r3, #0
 8007f1c:	d197      	bne.n	8007e4e <HAL_I2C_Master_Receive+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007f1e:	697a      	ldr	r2, [r7, #20]
 8007f20:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	0018      	movs	r0, r3
 8007f26:	f000 f8e7 	bl	80080f8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8007f2a:	1e03      	subs	r3, r0, #0
 8007f2c:	d001      	beq.n	8007f32 <HAL_I2C_Master_Receive+0x1ca>
    {
      return HAL_ERROR;
 8007f2e:	2301      	movs	r3, #1
 8007f30:	e01a      	b.n	8007f68 <HAL_I2C_Master_Receive+0x200>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	2220      	movs	r2, #32
 8007f38:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007f3a:	68fb      	ldr	r3, [r7, #12]
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	685a      	ldr	r2, [r3, #4]
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	490b      	ldr	r1, [pc, #44]	@ (8007f74 <HAL_I2C_Master_Receive+0x20c>)
 8007f46:	400a      	ands	r2, r1
 8007f48:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8007f4a:	68fb      	ldr	r3, [r7, #12]
 8007f4c:	2241      	movs	r2, #65	@ 0x41
 8007f4e:	2120      	movs	r1, #32
 8007f50:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8007f52:	68fb      	ldr	r3, [r7, #12]
 8007f54:	2242      	movs	r2, #66	@ 0x42
 8007f56:	2100      	movs	r1, #0
 8007f58:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	2240      	movs	r2, #64	@ 0x40
 8007f5e:	2100      	movs	r1, #0
 8007f60:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8007f62:	2300      	movs	r3, #0
 8007f64:	e000      	b.n	8007f68 <HAL_I2C_Master_Receive+0x200>
  }
  else
  {
    return HAL_BUSY;
 8007f66:	2302      	movs	r3, #2
  }
}
 8007f68:	0018      	movs	r0, r3
 8007f6a:	46bd      	mov	sp, r7
 8007f6c:	b007      	add	sp, #28
 8007f6e:	bd90      	pop	{r4, r7, pc}
 8007f70:	80002400 	.word	0x80002400
 8007f74:	fe00e800 	.word	0xfe00e800

08007f78 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8007f78:	b580      	push	{r7, lr}
 8007f7a:	b082      	sub	sp, #8
 8007f7c:	af00      	add	r7, sp, #0
 8007f7e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	699b      	ldr	r3, [r3, #24]
 8007f86:	2202      	movs	r2, #2
 8007f88:	4013      	ands	r3, r2
 8007f8a:	2b02      	cmp	r3, #2
 8007f8c:	d103      	bne.n	8007f96 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	2200      	movs	r2, #0
 8007f94:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	699b      	ldr	r3, [r3, #24]
 8007f9c:	2201      	movs	r2, #1
 8007f9e:	4013      	ands	r3, r2
 8007fa0:	2b01      	cmp	r3, #1
 8007fa2:	d007      	beq.n	8007fb4 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	699a      	ldr	r2, [r3, #24]
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	2101      	movs	r1, #1
 8007fb0:	430a      	orrs	r2, r1
 8007fb2:	619a      	str	r2, [r3, #24]
  }
}
 8007fb4:	46c0      	nop			@ (mov r8, r8)
 8007fb6:	46bd      	mov	sp, r7
 8007fb8:	b002      	add	sp, #8
 8007fba:	bd80      	pop	{r7, pc}

08007fbc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8007fbc:	b580      	push	{r7, lr}
 8007fbe:	b084      	sub	sp, #16
 8007fc0:	af00      	add	r7, sp, #0
 8007fc2:	60f8      	str	r0, [r7, #12]
 8007fc4:	60b9      	str	r1, [r7, #8]
 8007fc6:	603b      	str	r3, [r7, #0]
 8007fc8:	1dfb      	adds	r3, r7, #7
 8007fca:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007fcc:	e03a      	b.n	8008044 <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007fce:	69ba      	ldr	r2, [r7, #24]
 8007fd0:	6839      	ldr	r1, [r7, #0]
 8007fd2:	68fb      	ldr	r3, [r7, #12]
 8007fd4:	0018      	movs	r0, r3
 8007fd6:	f000 f971 	bl	80082bc <I2C_IsErrorOccurred>
 8007fda:	1e03      	subs	r3, r0, #0
 8007fdc:	d001      	beq.n	8007fe2 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8007fde:	2301      	movs	r3, #1
 8007fe0:	e040      	b.n	8008064 <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007fe2:	683b      	ldr	r3, [r7, #0]
 8007fe4:	3301      	adds	r3, #1
 8007fe6:	d02d      	beq.n	8008044 <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007fe8:	f7ff fa50 	bl	800748c <HAL_GetTick>
 8007fec:	0002      	movs	r2, r0
 8007fee:	69bb      	ldr	r3, [r7, #24]
 8007ff0:	1ad3      	subs	r3, r2, r3
 8007ff2:	683a      	ldr	r2, [r7, #0]
 8007ff4:	429a      	cmp	r2, r3
 8007ff6:	d302      	bcc.n	8007ffe <I2C_WaitOnFlagUntilTimeout+0x42>
 8007ff8:	683b      	ldr	r3, [r7, #0]
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	d122      	bne.n	8008044 <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	699b      	ldr	r3, [r3, #24]
 8008004:	68ba      	ldr	r2, [r7, #8]
 8008006:	4013      	ands	r3, r2
 8008008:	68ba      	ldr	r2, [r7, #8]
 800800a:	1ad3      	subs	r3, r2, r3
 800800c:	425a      	negs	r2, r3
 800800e:	4153      	adcs	r3, r2
 8008010:	b2db      	uxtb	r3, r3
 8008012:	001a      	movs	r2, r3
 8008014:	1dfb      	adds	r3, r7, #7
 8008016:	781b      	ldrb	r3, [r3, #0]
 8008018:	429a      	cmp	r2, r3
 800801a:	d113      	bne.n	8008044 <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008020:	2220      	movs	r2, #32
 8008022:	431a      	orrs	r2, r3
 8008024:	68fb      	ldr	r3, [r7, #12]
 8008026:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	2241      	movs	r2, #65	@ 0x41
 800802c:	2120      	movs	r1, #32
 800802e:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8008030:	68fb      	ldr	r3, [r7, #12]
 8008032:	2242      	movs	r2, #66	@ 0x42
 8008034:	2100      	movs	r1, #0
 8008036:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008038:	68fb      	ldr	r3, [r7, #12]
 800803a:	2240      	movs	r2, #64	@ 0x40
 800803c:	2100      	movs	r1, #0
 800803e:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 8008040:	2301      	movs	r3, #1
 8008042:	e00f      	b.n	8008064 <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008044:	68fb      	ldr	r3, [r7, #12]
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	699b      	ldr	r3, [r3, #24]
 800804a:	68ba      	ldr	r2, [r7, #8]
 800804c:	4013      	ands	r3, r2
 800804e:	68ba      	ldr	r2, [r7, #8]
 8008050:	1ad3      	subs	r3, r2, r3
 8008052:	425a      	negs	r2, r3
 8008054:	4153      	adcs	r3, r2
 8008056:	b2db      	uxtb	r3, r3
 8008058:	001a      	movs	r2, r3
 800805a:	1dfb      	adds	r3, r7, #7
 800805c:	781b      	ldrb	r3, [r3, #0]
 800805e:	429a      	cmp	r2, r3
 8008060:	d0b5      	beq.n	8007fce <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008062:	2300      	movs	r3, #0
}
 8008064:	0018      	movs	r0, r3
 8008066:	46bd      	mov	sp, r7
 8008068:	b004      	add	sp, #16
 800806a:	bd80      	pop	{r7, pc}

0800806c <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800806c:	b580      	push	{r7, lr}
 800806e:	b084      	sub	sp, #16
 8008070:	af00      	add	r7, sp, #0
 8008072:	60f8      	str	r0, [r7, #12]
 8008074:	60b9      	str	r1, [r7, #8]
 8008076:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8008078:	e032      	b.n	80080e0 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800807a:	687a      	ldr	r2, [r7, #4]
 800807c:	68b9      	ldr	r1, [r7, #8]
 800807e:	68fb      	ldr	r3, [r7, #12]
 8008080:	0018      	movs	r0, r3
 8008082:	f000 f91b 	bl	80082bc <I2C_IsErrorOccurred>
 8008086:	1e03      	subs	r3, r0, #0
 8008088:	d001      	beq.n	800808e <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800808a:	2301      	movs	r3, #1
 800808c:	e030      	b.n	80080f0 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800808e:	68bb      	ldr	r3, [r7, #8]
 8008090:	3301      	adds	r3, #1
 8008092:	d025      	beq.n	80080e0 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008094:	f7ff f9fa 	bl	800748c <HAL_GetTick>
 8008098:	0002      	movs	r2, r0
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	1ad3      	subs	r3, r2, r3
 800809e:	68ba      	ldr	r2, [r7, #8]
 80080a0:	429a      	cmp	r2, r3
 80080a2:	d302      	bcc.n	80080aa <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 80080a4:	68bb      	ldr	r3, [r7, #8]
 80080a6:	2b00      	cmp	r3, #0
 80080a8:	d11a      	bne.n	80080e0 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	699b      	ldr	r3, [r3, #24]
 80080b0:	2202      	movs	r2, #2
 80080b2:	4013      	ands	r3, r2
 80080b4:	2b02      	cmp	r3, #2
 80080b6:	d013      	beq.n	80080e0 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80080b8:	68fb      	ldr	r3, [r7, #12]
 80080ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80080bc:	2220      	movs	r2, #32
 80080be:	431a      	orrs	r2, r3
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80080c4:	68fb      	ldr	r3, [r7, #12]
 80080c6:	2241      	movs	r2, #65	@ 0x41
 80080c8:	2120      	movs	r1, #32
 80080ca:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	2242      	movs	r2, #66	@ 0x42
 80080d0:	2100      	movs	r1, #0
 80080d2:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80080d4:	68fb      	ldr	r3, [r7, #12]
 80080d6:	2240      	movs	r2, #64	@ 0x40
 80080d8:	2100      	movs	r1, #0
 80080da:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80080dc:	2301      	movs	r3, #1
 80080de:	e007      	b.n	80080f0 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	699b      	ldr	r3, [r3, #24]
 80080e6:	2202      	movs	r2, #2
 80080e8:	4013      	ands	r3, r2
 80080ea:	2b02      	cmp	r3, #2
 80080ec:	d1c5      	bne.n	800807a <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80080ee:	2300      	movs	r3, #0
}
 80080f0:	0018      	movs	r0, r3
 80080f2:	46bd      	mov	sp, r7
 80080f4:	b004      	add	sp, #16
 80080f6:	bd80      	pop	{r7, pc}

080080f8 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80080f8:	b580      	push	{r7, lr}
 80080fa:	b084      	sub	sp, #16
 80080fc:	af00      	add	r7, sp, #0
 80080fe:	60f8      	str	r0, [r7, #12]
 8008100:	60b9      	str	r1, [r7, #8]
 8008102:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8008104:	e02f      	b.n	8008166 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8008106:	687a      	ldr	r2, [r7, #4]
 8008108:	68b9      	ldr	r1, [r7, #8]
 800810a:	68fb      	ldr	r3, [r7, #12]
 800810c:	0018      	movs	r0, r3
 800810e:	f000 f8d5 	bl	80082bc <I2C_IsErrorOccurred>
 8008112:	1e03      	subs	r3, r0, #0
 8008114:	d001      	beq.n	800811a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8008116:	2301      	movs	r3, #1
 8008118:	e02d      	b.n	8008176 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800811a:	f7ff f9b7 	bl	800748c <HAL_GetTick>
 800811e:	0002      	movs	r2, r0
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	1ad3      	subs	r3, r2, r3
 8008124:	68ba      	ldr	r2, [r7, #8]
 8008126:	429a      	cmp	r2, r3
 8008128:	d302      	bcc.n	8008130 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800812a:	68bb      	ldr	r3, [r7, #8]
 800812c:	2b00      	cmp	r3, #0
 800812e:	d11a      	bne.n	8008166 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8008130:	68fb      	ldr	r3, [r7, #12]
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	699b      	ldr	r3, [r3, #24]
 8008136:	2220      	movs	r2, #32
 8008138:	4013      	ands	r3, r2
 800813a:	2b20      	cmp	r3, #32
 800813c:	d013      	beq.n	8008166 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800813e:	68fb      	ldr	r3, [r7, #12]
 8008140:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008142:	2220      	movs	r2, #32
 8008144:	431a      	orrs	r2, r3
 8008146:	68fb      	ldr	r3, [r7, #12]
 8008148:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800814a:	68fb      	ldr	r3, [r7, #12]
 800814c:	2241      	movs	r2, #65	@ 0x41
 800814e:	2120      	movs	r1, #32
 8008150:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8008152:	68fb      	ldr	r3, [r7, #12]
 8008154:	2242      	movs	r2, #66	@ 0x42
 8008156:	2100      	movs	r1, #0
 8008158:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800815a:	68fb      	ldr	r3, [r7, #12]
 800815c:	2240      	movs	r2, #64	@ 0x40
 800815e:	2100      	movs	r1, #0
 8008160:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8008162:	2301      	movs	r3, #1
 8008164:	e007      	b.n	8008176 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8008166:	68fb      	ldr	r3, [r7, #12]
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	699b      	ldr	r3, [r3, #24]
 800816c:	2220      	movs	r2, #32
 800816e:	4013      	ands	r3, r2
 8008170:	2b20      	cmp	r3, #32
 8008172:	d1c8      	bne.n	8008106 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8008174:	2300      	movs	r3, #0
}
 8008176:	0018      	movs	r0, r3
 8008178:	46bd      	mov	sp, r7
 800817a:	b004      	add	sp, #16
 800817c:	bd80      	pop	{r7, pc}
	...

08008180 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8008180:	b580      	push	{r7, lr}
 8008182:	b086      	sub	sp, #24
 8008184:	af00      	add	r7, sp, #0
 8008186:	60f8      	str	r0, [r7, #12]
 8008188:	60b9      	str	r1, [r7, #8]
 800818a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800818c:	2317      	movs	r3, #23
 800818e:	18fb      	adds	r3, r7, r3
 8008190:	2200      	movs	r2, #0
 8008192:	701a      	strb	r2, [r3, #0]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8008194:	e07b      	b.n	800828e <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8008196:	687a      	ldr	r2, [r7, #4]
 8008198:	68b9      	ldr	r1, [r7, #8]
 800819a:	68fb      	ldr	r3, [r7, #12]
 800819c:	0018      	movs	r0, r3
 800819e:	f000 f88d 	bl	80082bc <I2C_IsErrorOccurred>
 80081a2:	1e03      	subs	r3, r0, #0
 80081a4:	d003      	beq.n	80081ae <I2C_WaitOnRXNEFlagUntilTimeout+0x2e>
    {
      status = HAL_ERROR;
 80081a6:	2317      	movs	r3, #23
 80081a8:	18fb      	adds	r3, r7, r3
 80081aa:	2201      	movs	r2, #1
 80081ac:	701a      	strb	r2, [r3, #0]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 80081ae:	68fb      	ldr	r3, [r7, #12]
 80081b0:	681b      	ldr	r3, [r3, #0]
 80081b2:	699b      	ldr	r3, [r3, #24]
 80081b4:	2220      	movs	r2, #32
 80081b6:	4013      	ands	r3, r2
 80081b8:	2b20      	cmp	r3, #32
 80081ba:	d140      	bne.n	800823e <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
 80081bc:	2117      	movs	r1, #23
 80081be:	187b      	adds	r3, r7, r1
 80081c0:	781b      	ldrb	r3, [r3, #0]
 80081c2:	2b00      	cmp	r3, #0
 80081c4:	d13b      	bne.n	800823e <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 80081c6:	68fb      	ldr	r3, [r7, #12]
 80081c8:	681b      	ldr	r3, [r3, #0]
 80081ca:	699b      	ldr	r3, [r3, #24]
 80081cc:	2204      	movs	r2, #4
 80081ce:	4013      	ands	r3, r2
 80081d0:	2b04      	cmp	r3, #4
 80081d2:	d106      	bne.n	80081e2 <I2C_WaitOnRXNEFlagUntilTimeout+0x62>
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80081d8:	2b00      	cmp	r3, #0
 80081da:	d002      	beq.n	80081e2 <I2C_WaitOnRXNEFlagUntilTimeout+0x62>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 80081dc:	187b      	adds	r3, r7, r1
 80081de:	2200      	movs	r2, #0
 80081e0:	701a      	strb	r2, [r3, #0]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80081e2:	68fb      	ldr	r3, [r7, #12]
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	699b      	ldr	r3, [r3, #24]
 80081e8:	2210      	movs	r2, #16
 80081ea:	4013      	ands	r3, r2
 80081ec:	2b10      	cmp	r3, #16
 80081ee:	d123      	bne.n	8008238 <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80081f0:	68fb      	ldr	r3, [r7, #12]
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	2210      	movs	r2, #16
 80081f6:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80081f8:	68fb      	ldr	r3, [r7, #12]
 80081fa:	2204      	movs	r2, #4
 80081fc:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	2220      	movs	r2, #32
 8008204:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8008206:	68fb      	ldr	r3, [r7, #12]
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	685a      	ldr	r2, [r3, #4]
 800820c:	68fb      	ldr	r3, [r7, #12]
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	4929      	ldr	r1, [pc, #164]	@ (80082b8 <I2C_WaitOnRXNEFlagUntilTimeout+0x138>)
 8008212:	400a      	ands	r2, r1
 8008214:	605a      	str	r2, [r3, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8008216:	68fb      	ldr	r3, [r7, #12]
 8008218:	2241      	movs	r2, #65	@ 0x41
 800821a:	2120      	movs	r1, #32
 800821c:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800821e:	68fb      	ldr	r3, [r7, #12]
 8008220:	2242      	movs	r2, #66	@ 0x42
 8008222:	2100      	movs	r1, #0
 8008224:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008226:	68fb      	ldr	r3, [r7, #12]
 8008228:	2240      	movs	r2, #64	@ 0x40
 800822a:	2100      	movs	r1, #0
 800822c:	5499      	strb	r1, [r3, r2]

        status = HAL_ERROR;
 800822e:	2317      	movs	r3, #23
 8008230:	18fb      	adds	r3, r7, r3
 8008232:	2201      	movs	r2, #1
 8008234:	701a      	strb	r2, [r3, #0]
 8008236:	e002      	b.n	800823e <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008238:	68fb      	ldr	r3, [r7, #12]
 800823a:	2200      	movs	r2, #0
 800823c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 800823e:	f7ff f925 	bl	800748c <HAL_GetTick>
 8008242:	0002      	movs	r2, r0
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	1ad3      	subs	r3, r2, r3
 8008248:	68ba      	ldr	r2, [r7, #8]
 800824a:	429a      	cmp	r2, r3
 800824c:	d302      	bcc.n	8008254 <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>
 800824e:	68bb      	ldr	r3, [r7, #8]
 8008250:	2b00      	cmp	r3, #0
 8008252:	d11c      	bne.n	800828e <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
 8008254:	2017      	movs	r0, #23
 8008256:	183b      	adds	r3, r7, r0
 8008258:	781b      	ldrb	r3, [r3, #0]
 800825a:	2b00      	cmp	r3, #0
 800825c:	d117      	bne.n	800828e <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800825e:	68fb      	ldr	r3, [r7, #12]
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	699b      	ldr	r3, [r3, #24]
 8008264:	2204      	movs	r2, #4
 8008266:	4013      	ands	r3, r2
 8008268:	2b04      	cmp	r3, #4
 800826a:	d010      	beq.n	800828e <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008270:	2220      	movs	r2, #32
 8008272:	431a      	orrs	r2, r3
 8008274:	68fb      	ldr	r3, [r7, #12]
 8008276:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8008278:	68fb      	ldr	r3, [r7, #12]
 800827a:	2241      	movs	r2, #65	@ 0x41
 800827c:	2120      	movs	r1, #32
 800827e:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008280:	68fb      	ldr	r3, [r7, #12]
 8008282:	2240      	movs	r2, #64	@ 0x40
 8008284:	2100      	movs	r1, #0
 8008286:	5499      	strb	r1, [r3, r2]

        status = HAL_ERROR;
 8008288:	183b      	adds	r3, r7, r0
 800828a:	2201      	movs	r2, #1
 800828c:	701a      	strb	r2, [r3, #0]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 800828e:	68fb      	ldr	r3, [r7, #12]
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	699b      	ldr	r3, [r3, #24]
 8008294:	2204      	movs	r2, #4
 8008296:	4013      	ands	r3, r2
 8008298:	2b04      	cmp	r3, #4
 800829a:	d005      	beq.n	80082a8 <I2C_WaitOnRXNEFlagUntilTimeout+0x128>
 800829c:	2317      	movs	r3, #23
 800829e:	18fb      	adds	r3, r7, r3
 80082a0:	781b      	ldrb	r3, [r3, #0]
 80082a2:	2b00      	cmp	r3, #0
 80082a4:	d100      	bne.n	80082a8 <I2C_WaitOnRXNEFlagUntilTimeout+0x128>
 80082a6:	e776      	b.n	8008196 <I2C_WaitOnRXNEFlagUntilTimeout+0x16>
      }
    }
  }
  return status;
 80082a8:	2317      	movs	r3, #23
 80082aa:	18fb      	adds	r3, r7, r3
 80082ac:	781b      	ldrb	r3, [r3, #0]
}
 80082ae:	0018      	movs	r0, r3
 80082b0:	46bd      	mov	sp, r7
 80082b2:	b006      	add	sp, #24
 80082b4:	bd80      	pop	{r7, pc}
 80082b6:	46c0      	nop			@ (mov r8, r8)
 80082b8:	fe00e800 	.word	0xfe00e800

080082bc <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80082bc:	b580      	push	{r7, lr}
 80082be:	b08a      	sub	sp, #40	@ 0x28
 80082c0:	af00      	add	r7, sp, #0
 80082c2:	60f8      	str	r0, [r7, #12]
 80082c4:	60b9      	str	r1, [r7, #8]
 80082c6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80082c8:	2327      	movs	r3, #39	@ 0x27
 80082ca:	18fb      	adds	r3, r7, r3
 80082cc:	2200      	movs	r2, #0
 80082ce:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	699b      	ldr	r3, [r3, #24]
 80082d6:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80082d8:	2300      	movs	r3, #0
 80082da:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80082e0:	69bb      	ldr	r3, [r7, #24]
 80082e2:	2210      	movs	r2, #16
 80082e4:	4013      	ands	r3, r2
 80082e6:	d100      	bne.n	80082ea <I2C_IsErrorOccurred+0x2e>
 80082e8:	e079      	b.n	80083de <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80082ea:	68fb      	ldr	r3, [r7, #12]
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	2210      	movs	r2, #16
 80082f0:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80082f2:	e057      	b.n	80083a4 <I2C_IsErrorOccurred+0xe8>
 80082f4:	2227      	movs	r2, #39	@ 0x27
 80082f6:	18bb      	adds	r3, r7, r2
 80082f8:	18ba      	adds	r2, r7, r2
 80082fa:	7812      	ldrb	r2, [r2, #0]
 80082fc:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80082fe:	68bb      	ldr	r3, [r7, #8]
 8008300:	3301      	adds	r3, #1
 8008302:	d04f      	beq.n	80083a4 <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8008304:	f7ff f8c2 	bl	800748c <HAL_GetTick>
 8008308:	0002      	movs	r2, r0
 800830a:	69fb      	ldr	r3, [r7, #28]
 800830c:	1ad3      	subs	r3, r2, r3
 800830e:	68ba      	ldr	r2, [r7, #8]
 8008310:	429a      	cmp	r2, r3
 8008312:	d302      	bcc.n	800831a <I2C_IsErrorOccurred+0x5e>
 8008314:	68bb      	ldr	r3, [r7, #8]
 8008316:	2b00      	cmp	r3, #0
 8008318:	d144      	bne.n	80083a4 <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800831a:	68fb      	ldr	r3, [r7, #12]
 800831c:	681b      	ldr	r3, [r3, #0]
 800831e:	685a      	ldr	r2, [r3, #4]
 8008320:	2380      	movs	r3, #128	@ 0x80
 8008322:	01db      	lsls	r3, r3, #7
 8008324:	4013      	ands	r3, r2
 8008326:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8008328:	2013      	movs	r0, #19
 800832a:	183b      	adds	r3, r7, r0
 800832c:	68fa      	ldr	r2, [r7, #12]
 800832e:	2142      	movs	r1, #66	@ 0x42
 8008330:	5c52      	ldrb	r2, [r2, r1]
 8008332:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8008334:	68fb      	ldr	r3, [r7, #12]
 8008336:	681b      	ldr	r3, [r3, #0]
 8008338:	699a      	ldr	r2, [r3, #24]
 800833a:	2380      	movs	r3, #128	@ 0x80
 800833c:	021b      	lsls	r3, r3, #8
 800833e:	401a      	ands	r2, r3
 8008340:	2380      	movs	r3, #128	@ 0x80
 8008342:	021b      	lsls	r3, r3, #8
 8008344:	429a      	cmp	r2, r3
 8008346:	d126      	bne.n	8008396 <I2C_IsErrorOccurred+0xda>
 8008348:	697a      	ldr	r2, [r7, #20]
 800834a:	2380      	movs	r3, #128	@ 0x80
 800834c:	01db      	lsls	r3, r3, #7
 800834e:	429a      	cmp	r2, r3
 8008350:	d021      	beq.n	8008396 <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 8008352:	183b      	adds	r3, r7, r0
 8008354:	781b      	ldrb	r3, [r3, #0]
 8008356:	2b20      	cmp	r3, #32
 8008358:	d01d      	beq.n	8008396 <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800835a:	68fb      	ldr	r3, [r7, #12]
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	685a      	ldr	r2, [r3, #4]
 8008360:	68fb      	ldr	r3, [r7, #12]
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	2180      	movs	r1, #128	@ 0x80
 8008366:	01c9      	lsls	r1, r1, #7
 8008368:	430a      	orrs	r2, r1
 800836a:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800836c:	f7ff f88e 	bl	800748c <HAL_GetTick>
 8008370:	0003      	movs	r3, r0
 8008372:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8008374:	e00f      	b.n	8008396 <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8008376:	f7ff f889 	bl	800748c <HAL_GetTick>
 800837a:	0002      	movs	r2, r0
 800837c:	69fb      	ldr	r3, [r7, #28]
 800837e:	1ad3      	subs	r3, r2, r3
 8008380:	2b19      	cmp	r3, #25
 8008382:	d908      	bls.n	8008396 <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8008384:	6a3b      	ldr	r3, [r7, #32]
 8008386:	2220      	movs	r2, #32
 8008388:	4313      	orrs	r3, r2
 800838a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800838c:	2327      	movs	r3, #39	@ 0x27
 800838e:	18fb      	adds	r3, r7, r3
 8008390:	2201      	movs	r2, #1
 8008392:	701a      	strb	r2, [r3, #0]

              break;
 8008394:	e006      	b.n	80083a4 <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	699b      	ldr	r3, [r3, #24]
 800839c:	2220      	movs	r2, #32
 800839e:	4013      	ands	r3, r2
 80083a0:	2b20      	cmp	r3, #32
 80083a2:	d1e8      	bne.n	8008376 <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80083a4:	68fb      	ldr	r3, [r7, #12]
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	699b      	ldr	r3, [r3, #24]
 80083aa:	2220      	movs	r2, #32
 80083ac:	4013      	ands	r3, r2
 80083ae:	2b20      	cmp	r3, #32
 80083b0:	d004      	beq.n	80083bc <I2C_IsErrorOccurred+0x100>
 80083b2:	2327      	movs	r3, #39	@ 0x27
 80083b4:	18fb      	adds	r3, r7, r3
 80083b6:	781b      	ldrb	r3, [r3, #0]
 80083b8:	2b00      	cmp	r3, #0
 80083ba:	d09b      	beq.n	80082f4 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80083bc:	2327      	movs	r3, #39	@ 0x27
 80083be:	18fb      	adds	r3, r7, r3
 80083c0:	781b      	ldrb	r3, [r3, #0]
 80083c2:	2b00      	cmp	r3, #0
 80083c4:	d103      	bne.n	80083ce <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	2220      	movs	r2, #32
 80083cc:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80083ce:	6a3b      	ldr	r3, [r7, #32]
 80083d0:	2204      	movs	r2, #4
 80083d2:	4313      	orrs	r3, r2
 80083d4:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80083d6:	2327      	movs	r3, #39	@ 0x27
 80083d8:	18fb      	adds	r3, r7, r3
 80083da:	2201      	movs	r2, #1
 80083dc:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80083de:	68fb      	ldr	r3, [r7, #12]
 80083e0:	681b      	ldr	r3, [r3, #0]
 80083e2:	699b      	ldr	r3, [r3, #24]
 80083e4:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80083e6:	69ba      	ldr	r2, [r7, #24]
 80083e8:	2380      	movs	r3, #128	@ 0x80
 80083ea:	005b      	lsls	r3, r3, #1
 80083ec:	4013      	ands	r3, r2
 80083ee:	d00c      	beq.n	800840a <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80083f0:	6a3b      	ldr	r3, [r7, #32]
 80083f2:	2201      	movs	r2, #1
 80083f4:	4313      	orrs	r3, r2
 80083f6:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80083f8:	68fb      	ldr	r3, [r7, #12]
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	2280      	movs	r2, #128	@ 0x80
 80083fe:	0052      	lsls	r2, r2, #1
 8008400:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8008402:	2327      	movs	r3, #39	@ 0x27
 8008404:	18fb      	adds	r3, r7, r3
 8008406:	2201      	movs	r2, #1
 8008408:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800840a:	69ba      	ldr	r2, [r7, #24]
 800840c:	2380      	movs	r3, #128	@ 0x80
 800840e:	00db      	lsls	r3, r3, #3
 8008410:	4013      	ands	r3, r2
 8008412:	d00c      	beq.n	800842e <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8008414:	6a3b      	ldr	r3, [r7, #32]
 8008416:	2208      	movs	r2, #8
 8008418:	4313      	orrs	r3, r2
 800841a:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800841c:	68fb      	ldr	r3, [r7, #12]
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	2280      	movs	r2, #128	@ 0x80
 8008422:	00d2      	lsls	r2, r2, #3
 8008424:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8008426:	2327      	movs	r3, #39	@ 0x27
 8008428:	18fb      	adds	r3, r7, r3
 800842a:	2201      	movs	r2, #1
 800842c:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800842e:	69ba      	ldr	r2, [r7, #24]
 8008430:	2380      	movs	r3, #128	@ 0x80
 8008432:	009b      	lsls	r3, r3, #2
 8008434:	4013      	ands	r3, r2
 8008436:	d00c      	beq.n	8008452 <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8008438:	6a3b      	ldr	r3, [r7, #32]
 800843a:	2202      	movs	r2, #2
 800843c:	4313      	orrs	r3, r2
 800843e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	2280      	movs	r2, #128	@ 0x80
 8008446:	0092      	lsls	r2, r2, #2
 8008448:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800844a:	2327      	movs	r3, #39	@ 0x27
 800844c:	18fb      	adds	r3, r7, r3
 800844e:	2201      	movs	r2, #1
 8008450:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 8008452:	2327      	movs	r3, #39	@ 0x27
 8008454:	18fb      	adds	r3, r7, r3
 8008456:	781b      	ldrb	r3, [r3, #0]
 8008458:	2b00      	cmp	r3, #0
 800845a:	d01d      	beq.n	8008498 <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800845c:	68fb      	ldr	r3, [r7, #12]
 800845e:	0018      	movs	r0, r3
 8008460:	f7ff fd8a 	bl	8007f78 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8008464:	68fb      	ldr	r3, [r7, #12]
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	685a      	ldr	r2, [r3, #4]
 800846a:	68fb      	ldr	r3, [r7, #12]
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	490e      	ldr	r1, [pc, #56]	@ (80084a8 <I2C_IsErrorOccurred+0x1ec>)
 8008470:	400a      	ands	r2, r1
 8008472:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 8008474:	68fb      	ldr	r3, [r7, #12]
 8008476:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008478:	6a3b      	ldr	r3, [r7, #32]
 800847a:	431a      	orrs	r2, r3
 800847c:	68fb      	ldr	r3, [r7, #12]
 800847e:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8008480:	68fb      	ldr	r3, [r7, #12]
 8008482:	2241      	movs	r2, #65	@ 0x41
 8008484:	2120      	movs	r1, #32
 8008486:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8008488:	68fb      	ldr	r3, [r7, #12]
 800848a:	2242      	movs	r2, #66	@ 0x42
 800848c:	2100      	movs	r1, #0
 800848e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008490:	68fb      	ldr	r3, [r7, #12]
 8008492:	2240      	movs	r2, #64	@ 0x40
 8008494:	2100      	movs	r1, #0
 8008496:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8008498:	2327      	movs	r3, #39	@ 0x27
 800849a:	18fb      	adds	r3, r7, r3
 800849c:	781b      	ldrb	r3, [r3, #0]
}
 800849e:	0018      	movs	r0, r3
 80084a0:	46bd      	mov	sp, r7
 80084a2:	b00a      	add	sp, #40	@ 0x28
 80084a4:	bd80      	pop	{r7, pc}
 80084a6:	46c0      	nop			@ (mov r8, r8)
 80084a8:	fe00e800 	.word	0xfe00e800

080084ac <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80084ac:	b590      	push	{r4, r7, lr}
 80084ae:	b087      	sub	sp, #28
 80084b0:	af00      	add	r7, sp, #0
 80084b2:	60f8      	str	r0, [r7, #12]
 80084b4:	0008      	movs	r0, r1
 80084b6:	0011      	movs	r1, r2
 80084b8:	607b      	str	r3, [r7, #4]
 80084ba:	240a      	movs	r4, #10
 80084bc:	193b      	adds	r3, r7, r4
 80084be:	1c02      	adds	r2, r0, #0
 80084c0:	801a      	strh	r2, [r3, #0]
 80084c2:	2009      	movs	r0, #9
 80084c4:	183b      	adds	r3, r7, r0
 80084c6:	1c0a      	adds	r2, r1, #0
 80084c8:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80084ca:	193b      	adds	r3, r7, r4
 80084cc:	881b      	ldrh	r3, [r3, #0]
 80084ce:	059b      	lsls	r3, r3, #22
 80084d0:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80084d2:	183b      	adds	r3, r7, r0
 80084d4:	781b      	ldrb	r3, [r3, #0]
 80084d6:	0419      	lsls	r1, r3, #16
 80084d8:	23ff      	movs	r3, #255	@ 0xff
 80084da:	041b      	lsls	r3, r3, #16
 80084dc:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80084de:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80084e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80084e6:	4313      	orrs	r3, r2
 80084e8:	005b      	lsls	r3, r3, #1
 80084ea:	085b      	lsrs	r3, r3, #1
 80084ec:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80084ee:	68fb      	ldr	r3, [r7, #12]
 80084f0:	681b      	ldr	r3, [r3, #0]
 80084f2:	685b      	ldr	r3, [r3, #4]
 80084f4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80084f6:	0d51      	lsrs	r1, r2, #21
 80084f8:	2280      	movs	r2, #128	@ 0x80
 80084fa:	00d2      	lsls	r2, r2, #3
 80084fc:	400a      	ands	r2, r1
 80084fe:	4907      	ldr	r1, [pc, #28]	@ (800851c <I2C_TransferConfig+0x70>)
 8008500:	430a      	orrs	r2, r1
 8008502:	43d2      	mvns	r2, r2
 8008504:	401a      	ands	r2, r3
 8008506:	0011      	movs	r1, r2
 8008508:	68fb      	ldr	r3, [r7, #12]
 800850a:	681b      	ldr	r3, [r3, #0]
 800850c:	697a      	ldr	r2, [r7, #20]
 800850e:	430a      	orrs	r2, r1
 8008510:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8008512:	46c0      	nop			@ (mov r8, r8)
 8008514:	46bd      	mov	sp, r7
 8008516:	b007      	add	sp, #28
 8008518:	bd90      	pop	{r4, r7, pc}
 800851a:	46c0      	nop			@ (mov r8, r8)
 800851c:	03ff63ff 	.word	0x03ff63ff

08008520 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8008520:	b580      	push	{r7, lr}
 8008522:	b082      	sub	sp, #8
 8008524:	af00      	add	r7, sp, #0
 8008526:	6078      	str	r0, [r7, #4]
 8008528:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	2241      	movs	r2, #65	@ 0x41
 800852e:	5c9b      	ldrb	r3, [r3, r2]
 8008530:	b2db      	uxtb	r3, r3
 8008532:	2b20      	cmp	r3, #32
 8008534:	d138      	bne.n	80085a8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	2240      	movs	r2, #64	@ 0x40
 800853a:	5c9b      	ldrb	r3, [r3, r2]
 800853c:	2b01      	cmp	r3, #1
 800853e:	d101      	bne.n	8008544 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8008540:	2302      	movs	r3, #2
 8008542:	e032      	b.n	80085aa <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	2240      	movs	r2, #64	@ 0x40
 8008548:	2101      	movs	r1, #1
 800854a:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	2241      	movs	r2, #65	@ 0x41
 8008550:	2124      	movs	r1, #36	@ 0x24
 8008552:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	681b      	ldr	r3, [r3, #0]
 8008558:	681a      	ldr	r2, [r3, #0]
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	681b      	ldr	r3, [r3, #0]
 800855e:	2101      	movs	r1, #1
 8008560:	438a      	bics	r2, r1
 8008562:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	681a      	ldr	r2, [r3, #0]
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	4911      	ldr	r1, [pc, #68]	@ (80085b4 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8008570:	400a      	ands	r2, r1
 8008572:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	681b      	ldr	r3, [r3, #0]
 8008578:	6819      	ldr	r1, [r3, #0]
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	683a      	ldr	r2, [r7, #0]
 8008580:	430a      	orrs	r2, r1
 8008582:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	681a      	ldr	r2, [r3, #0]
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	681b      	ldr	r3, [r3, #0]
 800858e:	2101      	movs	r1, #1
 8008590:	430a      	orrs	r2, r1
 8008592:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	2241      	movs	r2, #65	@ 0x41
 8008598:	2120      	movs	r1, #32
 800859a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	2240      	movs	r2, #64	@ 0x40
 80085a0:	2100      	movs	r1, #0
 80085a2:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80085a4:	2300      	movs	r3, #0
 80085a6:	e000      	b.n	80085aa <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80085a8:	2302      	movs	r3, #2
  }
}
 80085aa:	0018      	movs	r0, r3
 80085ac:	46bd      	mov	sp, r7
 80085ae:	b002      	add	sp, #8
 80085b0:	bd80      	pop	{r7, pc}
 80085b2:	46c0      	nop			@ (mov r8, r8)
 80085b4:	ffffefff 	.word	0xffffefff

080085b8 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80085b8:	b580      	push	{r7, lr}
 80085ba:	b084      	sub	sp, #16
 80085bc:	af00      	add	r7, sp, #0
 80085be:	6078      	str	r0, [r7, #4]
 80085c0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	2241      	movs	r2, #65	@ 0x41
 80085c6:	5c9b      	ldrb	r3, [r3, r2]
 80085c8:	b2db      	uxtb	r3, r3
 80085ca:	2b20      	cmp	r3, #32
 80085cc:	d139      	bne.n	8008642 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	2240      	movs	r2, #64	@ 0x40
 80085d2:	5c9b      	ldrb	r3, [r3, r2]
 80085d4:	2b01      	cmp	r3, #1
 80085d6:	d101      	bne.n	80085dc <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80085d8:	2302      	movs	r3, #2
 80085da:	e033      	b.n	8008644 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	2240      	movs	r2, #64	@ 0x40
 80085e0:	2101      	movs	r1, #1
 80085e2:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	2241      	movs	r2, #65	@ 0x41
 80085e8:	2124      	movs	r1, #36	@ 0x24
 80085ea:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	681a      	ldr	r2, [r3, #0]
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	681b      	ldr	r3, [r3, #0]
 80085f6:	2101      	movs	r1, #1
 80085f8:	438a      	bics	r2, r1
 80085fa:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8008604:	68fb      	ldr	r3, [r7, #12]
 8008606:	4a11      	ldr	r2, [pc, #68]	@ (800864c <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8008608:	4013      	ands	r3, r2
 800860a:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800860c:	683b      	ldr	r3, [r7, #0]
 800860e:	021b      	lsls	r3, r3, #8
 8008610:	68fa      	ldr	r2, [r7, #12]
 8008612:	4313      	orrs	r3, r2
 8008614:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	681b      	ldr	r3, [r3, #0]
 800861a:	68fa      	ldr	r2, [r7, #12]
 800861c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	681a      	ldr	r2, [r3, #0]
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	2101      	movs	r1, #1
 800862a:	430a      	orrs	r2, r1
 800862c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	2241      	movs	r2, #65	@ 0x41
 8008632:	2120      	movs	r1, #32
 8008634:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	2240      	movs	r2, #64	@ 0x40
 800863a:	2100      	movs	r1, #0
 800863c:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800863e:	2300      	movs	r3, #0
 8008640:	e000      	b.n	8008644 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8008642:	2302      	movs	r3, #2
  }
}
 8008644:	0018      	movs	r0, r3
 8008646:	46bd      	mov	sp, r7
 8008648:	b004      	add	sp, #16
 800864a:	bd80      	pop	{r7, pc}
 800864c:	fffff0ff 	.word	0xfffff0ff

08008650 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8008650:	b580      	push	{r7, lr}
 8008652:	b084      	sub	sp, #16
 8008654:	af00      	add	r7, sp, #0
 8008656:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8008658:	4b19      	ldr	r3, [pc, #100]	@ (80086c0 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800865a:	681b      	ldr	r3, [r3, #0]
 800865c:	4a19      	ldr	r2, [pc, #100]	@ (80086c4 <HAL_PWREx_ControlVoltageScaling+0x74>)
 800865e:	4013      	ands	r3, r2
 8008660:	0019      	movs	r1, r3
 8008662:	4b17      	ldr	r3, [pc, #92]	@ (80086c0 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8008664:	687a      	ldr	r2, [r7, #4]
 8008666:	430a      	orrs	r2, r1
 8008668:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800866a:	687a      	ldr	r2, [r7, #4]
 800866c:	2380      	movs	r3, #128	@ 0x80
 800866e:	009b      	lsls	r3, r3, #2
 8008670:	429a      	cmp	r2, r3
 8008672:	d11f      	bne.n	80086b4 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8008674:	4b14      	ldr	r3, [pc, #80]	@ (80086c8 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8008676:	681a      	ldr	r2, [r3, #0]
 8008678:	0013      	movs	r3, r2
 800867a:	005b      	lsls	r3, r3, #1
 800867c:	189b      	adds	r3, r3, r2
 800867e:	005b      	lsls	r3, r3, #1
 8008680:	4912      	ldr	r1, [pc, #72]	@ (80086cc <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8008682:	0018      	movs	r0, r3
 8008684:	f7f7 fd64 	bl	8000150 <__udivsi3>
 8008688:	0003      	movs	r3, r0
 800868a:	3301      	adds	r3, #1
 800868c:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800868e:	e008      	b.n	80086a2 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8008690:	68fb      	ldr	r3, [r7, #12]
 8008692:	2b00      	cmp	r3, #0
 8008694:	d003      	beq.n	800869e <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8008696:	68fb      	ldr	r3, [r7, #12]
 8008698:	3b01      	subs	r3, #1
 800869a:	60fb      	str	r3, [r7, #12]
 800869c:	e001      	b.n	80086a2 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 800869e:	2303      	movs	r3, #3
 80086a0:	e009      	b.n	80086b6 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80086a2:	4b07      	ldr	r3, [pc, #28]	@ (80086c0 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80086a4:	695a      	ldr	r2, [r3, #20]
 80086a6:	2380      	movs	r3, #128	@ 0x80
 80086a8:	00db      	lsls	r3, r3, #3
 80086aa:	401a      	ands	r2, r3
 80086ac:	2380      	movs	r3, #128	@ 0x80
 80086ae:	00db      	lsls	r3, r3, #3
 80086b0:	429a      	cmp	r2, r3
 80086b2:	d0ed      	beq.n	8008690 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 80086b4:	2300      	movs	r3, #0
}
 80086b6:	0018      	movs	r0, r3
 80086b8:	46bd      	mov	sp, r7
 80086ba:	b004      	add	sp, #16
 80086bc:	bd80      	pop	{r7, pc}
 80086be:	46c0      	nop			@ (mov r8, r8)
 80086c0:	40007000 	.word	0x40007000
 80086c4:	fffff9ff 	.word	0xfffff9ff
 80086c8:	200009c8 	.word	0x200009c8
 80086cc:	000f4240 	.word	0x000f4240

080086d0 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 80086d0:	b580      	push	{r7, lr}
 80086d2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 80086d4:	4b03      	ldr	r3, [pc, #12]	@ (80086e4 <LL_RCC_GetAPB1Prescaler+0x14>)
 80086d6:	689a      	ldr	r2, [r3, #8]
 80086d8:	23e0      	movs	r3, #224	@ 0xe0
 80086da:	01db      	lsls	r3, r3, #7
 80086dc:	4013      	ands	r3, r2
}
 80086de:	0018      	movs	r0, r3
 80086e0:	46bd      	mov	sp, r7
 80086e2:	bd80      	pop	{r7, pc}
 80086e4:	40021000 	.word	0x40021000

080086e8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80086e8:	b580      	push	{r7, lr}
 80086ea:	b088      	sub	sp, #32
 80086ec:	af00      	add	r7, sp, #0
 80086ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	2b00      	cmp	r3, #0
 80086f4:	d102      	bne.n	80086fc <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80086f6:	2301      	movs	r3, #1
 80086f8:	f000 fb50 	bl	8008d9c <HAL_RCC_OscConfig+0x6b4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	2201      	movs	r2, #1
 8008702:	4013      	ands	r3, r2
 8008704:	d100      	bne.n	8008708 <HAL_RCC_OscConfig+0x20>
 8008706:	e07c      	b.n	8008802 <HAL_RCC_OscConfig+0x11a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008708:	4bc3      	ldr	r3, [pc, #780]	@ (8008a18 <HAL_RCC_OscConfig+0x330>)
 800870a:	689b      	ldr	r3, [r3, #8]
 800870c:	2238      	movs	r2, #56	@ 0x38
 800870e:	4013      	ands	r3, r2
 8008710:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8008712:	4bc1      	ldr	r3, [pc, #772]	@ (8008a18 <HAL_RCC_OscConfig+0x330>)
 8008714:	68db      	ldr	r3, [r3, #12]
 8008716:	2203      	movs	r2, #3
 8008718:	4013      	ands	r3, r2
 800871a:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 800871c:	69bb      	ldr	r3, [r7, #24]
 800871e:	2b10      	cmp	r3, #16
 8008720:	d102      	bne.n	8008728 <HAL_RCC_OscConfig+0x40>
 8008722:	697b      	ldr	r3, [r7, #20]
 8008724:	2b03      	cmp	r3, #3
 8008726:	d002      	beq.n	800872e <HAL_RCC_OscConfig+0x46>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8008728:	69bb      	ldr	r3, [r7, #24]
 800872a:	2b08      	cmp	r3, #8
 800872c:	d10b      	bne.n	8008746 <HAL_RCC_OscConfig+0x5e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800872e:	4bba      	ldr	r3, [pc, #744]	@ (8008a18 <HAL_RCC_OscConfig+0x330>)
 8008730:	681a      	ldr	r2, [r3, #0]
 8008732:	2380      	movs	r3, #128	@ 0x80
 8008734:	029b      	lsls	r3, r3, #10
 8008736:	4013      	ands	r3, r2
 8008738:	d062      	beq.n	8008800 <HAL_RCC_OscConfig+0x118>
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	685b      	ldr	r3, [r3, #4]
 800873e:	2b00      	cmp	r3, #0
 8008740:	d15e      	bne.n	8008800 <HAL_RCC_OscConfig+0x118>
      {
        return HAL_ERROR;
 8008742:	2301      	movs	r3, #1
 8008744:	e32a      	b.n	8008d9c <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	685a      	ldr	r2, [r3, #4]
 800874a:	2380      	movs	r3, #128	@ 0x80
 800874c:	025b      	lsls	r3, r3, #9
 800874e:	429a      	cmp	r2, r3
 8008750:	d107      	bne.n	8008762 <HAL_RCC_OscConfig+0x7a>
 8008752:	4bb1      	ldr	r3, [pc, #708]	@ (8008a18 <HAL_RCC_OscConfig+0x330>)
 8008754:	681a      	ldr	r2, [r3, #0]
 8008756:	4bb0      	ldr	r3, [pc, #704]	@ (8008a18 <HAL_RCC_OscConfig+0x330>)
 8008758:	2180      	movs	r1, #128	@ 0x80
 800875a:	0249      	lsls	r1, r1, #9
 800875c:	430a      	orrs	r2, r1
 800875e:	601a      	str	r2, [r3, #0]
 8008760:	e020      	b.n	80087a4 <HAL_RCC_OscConfig+0xbc>
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	685a      	ldr	r2, [r3, #4]
 8008766:	23a0      	movs	r3, #160	@ 0xa0
 8008768:	02db      	lsls	r3, r3, #11
 800876a:	429a      	cmp	r2, r3
 800876c:	d10e      	bne.n	800878c <HAL_RCC_OscConfig+0xa4>
 800876e:	4baa      	ldr	r3, [pc, #680]	@ (8008a18 <HAL_RCC_OscConfig+0x330>)
 8008770:	681a      	ldr	r2, [r3, #0]
 8008772:	4ba9      	ldr	r3, [pc, #676]	@ (8008a18 <HAL_RCC_OscConfig+0x330>)
 8008774:	2180      	movs	r1, #128	@ 0x80
 8008776:	02c9      	lsls	r1, r1, #11
 8008778:	430a      	orrs	r2, r1
 800877a:	601a      	str	r2, [r3, #0]
 800877c:	4ba6      	ldr	r3, [pc, #664]	@ (8008a18 <HAL_RCC_OscConfig+0x330>)
 800877e:	681a      	ldr	r2, [r3, #0]
 8008780:	4ba5      	ldr	r3, [pc, #660]	@ (8008a18 <HAL_RCC_OscConfig+0x330>)
 8008782:	2180      	movs	r1, #128	@ 0x80
 8008784:	0249      	lsls	r1, r1, #9
 8008786:	430a      	orrs	r2, r1
 8008788:	601a      	str	r2, [r3, #0]
 800878a:	e00b      	b.n	80087a4 <HAL_RCC_OscConfig+0xbc>
 800878c:	4ba2      	ldr	r3, [pc, #648]	@ (8008a18 <HAL_RCC_OscConfig+0x330>)
 800878e:	681a      	ldr	r2, [r3, #0]
 8008790:	4ba1      	ldr	r3, [pc, #644]	@ (8008a18 <HAL_RCC_OscConfig+0x330>)
 8008792:	49a2      	ldr	r1, [pc, #648]	@ (8008a1c <HAL_RCC_OscConfig+0x334>)
 8008794:	400a      	ands	r2, r1
 8008796:	601a      	str	r2, [r3, #0]
 8008798:	4b9f      	ldr	r3, [pc, #636]	@ (8008a18 <HAL_RCC_OscConfig+0x330>)
 800879a:	681a      	ldr	r2, [r3, #0]
 800879c:	4b9e      	ldr	r3, [pc, #632]	@ (8008a18 <HAL_RCC_OscConfig+0x330>)
 800879e:	49a0      	ldr	r1, [pc, #640]	@ (8008a20 <HAL_RCC_OscConfig+0x338>)
 80087a0:	400a      	ands	r2, r1
 80087a2:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	685b      	ldr	r3, [r3, #4]
 80087a8:	2b00      	cmp	r3, #0
 80087aa:	d014      	beq.n	80087d6 <HAL_RCC_OscConfig+0xee>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80087ac:	f7fe fe6e 	bl	800748c <HAL_GetTick>
 80087b0:	0003      	movs	r3, r0
 80087b2:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80087b4:	e008      	b.n	80087c8 <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80087b6:	f7fe fe69 	bl	800748c <HAL_GetTick>
 80087ba:	0002      	movs	r2, r0
 80087bc:	693b      	ldr	r3, [r7, #16]
 80087be:	1ad3      	subs	r3, r2, r3
 80087c0:	2b64      	cmp	r3, #100	@ 0x64
 80087c2:	d901      	bls.n	80087c8 <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 80087c4:	2303      	movs	r3, #3
 80087c6:	e2e9      	b.n	8008d9c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80087c8:	4b93      	ldr	r3, [pc, #588]	@ (8008a18 <HAL_RCC_OscConfig+0x330>)
 80087ca:	681a      	ldr	r2, [r3, #0]
 80087cc:	2380      	movs	r3, #128	@ 0x80
 80087ce:	029b      	lsls	r3, r3, #10
 80087d0:	4013      	ands	r3, r2
 80087d2:	d0f0      	beq.n	80087b6 <HAL_RCC_OscConfig+0xce>
 80087d4:	e015      	b.n	8008802 <HAL_RCC_OscConfig+0x11a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80087d6:	f7fe fe59 	bl	800748c <HAL_GetTick>
 80087da:	0003      	movs	r3, r0
 80087dc:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80087de:	e008      	b.n	80087f2 <HAL_RCC_OscConfig+0x10a>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80087e0:	f7fe fe54 	bl	800748c <HAL_GetTick>
 80087e4:	0002      	movs	r2, r0
 80087e6:	693b      	ldr	r3, [r7, #16]
 80087e8:	1ad3      	subs	r3, r2, r3
 80087ea:	2b64      	cmp	r3, #100	@ 0x64
 80087ec:	d901      	bls.n	80087f2 <HAL_RCC_OscConfig+0x10a>
          {
            return HAL_TIMEOUT;
 80087ee:	2303      	movs	r3, #3
 80087f0:	e2d4      	b.n	8008d9c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80087f2:	4b89      	ldr	r3, [pc, #548]	@ (8008a18 <HAL_RCC_OscConfig+0x330>)
 80087f4:	681a      	ldr	r2, [r3, #0]
 80087f6:	2380      	movs	r3, #128	@ 0x80
 80087f8:	029b      	lsls	r3, r3, #10
 80087fa:	4013      	ands	r3, r2
 80087fc:	d1f0      	bne.n	80087e0 <HAL_RCC_OscConfig+0xf8>
 80087fe:	e000      	b.n	8008802 <HAL_RCC_OscConfig+0x11a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008800:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	2202      	movs	r2, #2
 8008808:	4013      	ands	r3, r2
 800880a:	d100      	bne.n	800880e <HAL_RCC_OscConfig+0x126>
 800880c:	e099      	b.n	8008942 <HAL_RCC_OscConfig+0x25a>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800880e:	4b82      	ldr	r3, [pc, #520]	@ (8008a18 <HAL_RCC_OscConfig+0x330>)
 8008810:	689b      	ldr	r3, [r3, #8]
 8008812:	2238      	movs	r2, #56	@ 0x38
 8008814:	4013      	ands	r3, r2
 8008816:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8008818:	4b7f      	ldr	r3, [pc, #508]	@ (8008a18 <HAL_RCC_OscConfig+0x330>)
 800881a:	68db      	ldr	r3, [r3, #12]
 800881c:	2203      	movs	r2, #3
 800881e:	4013      	ands	r3, r2
 8008820:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8008822:	69bb      	ldr	r3, [r7, #24]
 8008824:	2b10      	cmp	r3, #16
 8008826:	d102      	bne.n	800882e <HAL_RCC_OscConfig+0x146>
 8008828:	697b      	ldr	r3, [r7, #20]
 800882a:	2b02      	cmp	r3, #2
 800882c:	d002      	beq.n	8008834 <HAL_RCC_OscConfig+0x14c>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 800882e:	69bb      	ldr	r3, [r7, #24]
 8008830:	2b00      	cmp	r3, #0
 8008832:	d135      	bne.n	80088a0 <HAL_RCC_OscConfig+0x1b8>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008834:	4b78      	ldr	r3, [pc, #480]	@ (8008a18 <HAL_RCC_OscConfig+0x330>)
 8008836:	681a      	ldr	r2, [r3, #0]
 8008838:	2380      	movs	r3, #128	@ 0x80
 800883a:	00db      	lsls	r3, r3, #3
 800883c:	4013      	ands	r3, r2
 800883e:	d005      	beq.n	800884c <HAL_RCC_OscConfig+0x164>
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	68db      	ldr	r3, [r3, #12]
 8008844:	2b00      	cmp	r3, #0
 8008846:	d101      	bne.n	800884c <HAL_RCC_OscConfig+0x164>
      {
        return HAL_ERROR;
 8008848:	2301      	movs	r3, #1
 800884a:	e2a7      	b.n	8008d9c <HAL_RCC_OscConfig+0x6b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800884c:	4b72      	ldr	r3, [pc, #456]	@ (8008a18 <HAL_RCC_OscConfig+0x330>)
 800884e:	685b      	ldr	r3, [r3, #4]
 8008850:	4a74      	ldr	r2, [pc, #464]	@ (8008a24 <HAL_RCC_OscConfig+0x33c>)
 8008852:	4013      	ands	r3, r2
 8008854:	0019      	movs	r1, r3
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	695b      	ldr	r3, [r3, #20]
 800885a:	021a      	lsls	r2, r3, #8
 800885c:	4b6e      	ldr	r3, [pc, #440]	@ (8008a18 <HAL_RCC_OscConfig+0x330>)
 800885e:	430a      	orrs	r2, r1
 8008860:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8008862:	69bb      	ldr	r3, [r7, #24]
 8008864:	2b00      	cmp	r3, #0
 8008866:	d112      	bne.n	800888e <HAL_RCC_OscConfig+0x1a6>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8008868:	4b6b      	ldr	r3, [pc, #428]	@ (8008a18 <HAL_RCC_OscConfig+0x330>)
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	4a6e      	ldr	r2, [pc, #440]	@ (8008a28 <HAL_RCC_OscConfig+0x340>)
 800886e:	4013      	ands	r3, r2
 8008870:	0019      	movs	r1, r3
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	691a      	ldr	r2, [r3, #16]
 8008876:	4b68      	ldr	r3, [pc, #416]	@ (8008a18 <HAL_RCC_OscConfig+0x330>)
 8008878:	430a      	orrs	r2, r1
 800887a:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 800887c:	4b66      	ldr	r3, [pc, #408]	@ (8008a18 <HAL_RCC_OscConfig+0x330>)
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	0adb      	lsrs	r3, r3, #11
 8008882:	2207      	movs	r2, #7
 8008884:	4013      	ands	r3, r2
 8008886:	4a69      	ldr	r2, [pc, #420]	@ (8008a2c <HAL_RCC_OscConfig+0x344>)
 8008888:	40da      	lsrs	r2, r3
 800888a:	4b69      	ldr	r3, [pc, #420]	@ (8008a30 <HAL_RCC_OscConfig+0x348>)
 800888c:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800888e:	4b69      	ldr	r3, [pc, #420]	@ (8008a34 <HAL_RCC_OscConfig+0x34c>)
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	0018      	movs	r0, r3
 8008894:	f7fe fd9e 	bl	80073d4 <HAL_InitTick>
 8008898:	1e03      	subs	r3, r0, #0
 800889a:	d051      	beq.n	8008940 <HAL_RCC_OscConfig+0x258>
        {
          return HAL_ERROR;
 800889c:	2301      	movs	r3, #1
 800889e:	e27d      	b.n	8008d9c <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	68db      	ldr	r3, [r3, #12]
 80088a4:	2b00      	cmp	r3, #0
 80088a6:	d030      	beq.n	800890a <HAL_RCC_OscConfig+0x222>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80088a8:	4b5b      	ldr	r3, [pc, #364]	@ (8008a18 <HAL_RCC_OscConfig+0x330>)
 80088aa:	681b      	ldr	r3, [r3, #0]
 80088ac:	4a5e      	ldr	r2, [pc, #376]	@ (8008a28 <HAL_RCC_OscConfig+0x340>)
 80088ae:	4013      	ands	r3, r2
 80088b0:	0019      	movs	r1, r3
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	691a      	ldr	r2, [r3, #16]
 80088b6:	4b58      	ldr	r3, [pc, #352]	@ (8008a18 <HAL_RCC_OscConfig+0x330>)
 80088b8:	430a      	orrs	r2, r1
 80088ba:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 80088bc:	4b56      	ldr	r3, [pc, #344]	@ (8008a18 <HAL_RCC_OscConfig+0x330>)
 80088be:	681a      	ldr	r2, [r3, #0]
 80088c0:	4b55      	ldr	r3, [pc, #340]	@ (8008a18 <HAL_RCC_OscConfig+0x330>)
 80088c2:	2180      	movs	r1, #128	@ 0x80
 80088c4:	0049      	lsls	r1, r1, #1
 80088c6:	430a      	orrs	r2, r1
 80088c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80088ca:	f7fe fddf 	bl	800748c <HAL_GetTick>
 80088ce:	0003      	movs	r3, r0
 80088d0:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80088d2:	e008      	b.n	80088e6 <HAL_RCC_OscConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80088d4:	f7fe fdda 	bl	800748c <HAL_GetTick>
 80088d8:	0002      	movs	r2, r0
 80088da:	693b      	ldr	r3, [r7, #16]
 80088dc:	1ad3      	subs	r3, r2, r3
 80088de:	2b02      	cmp	r3, #2
 80088e0:	d901      	bls.n	80088e6 <HAL_RCC_OscConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 80088e2:	2303      	movs	r3, #3
 80088e4:	e25a      	b.n	8008d9c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80088e6:	4b4c      	ldr	r3, [pc, #304]	@ (8008a18 <HAL_RCC_OscConfig+0x330>)
 80088e8:	681a      	ldr	r2, [r3, #0]
 80088ea:	2380      	movs	r3, #128	@ 0x80
 80088ec:	00db      	lsls	r3, r3, #3
 80088ee:	4013      	ands	r3, r2
 80088f0:	d0f0      	beq.n	80088d4 <HAL_RCC_OscConfig+0x1ec>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80088f2:	4b49      	ldr	r3, [pc, #292]	@ (8008a18 <HAL_RCC_OscConfig+0x330>)
 80088f4:	685b      	ldr	r3, [r3, #4]
 80088f6:	4a4b      	ldr	r2, [pc, #300]	@ (8008a24 <HAL_RCC_OscConfig+0x33c>)
 80088f8:	4013      	ands	r3, r2
 80088fa:	0019      	movs	r1, r3
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	695b      	ldr	r3, [r3, #20]
 8008900:	021a      	lsls	r2, r3, #8
 8008902:	4b45      	ldr	r3, [pc, #276]	@ (8008a18 <HAL_RCC_OscConfig+0x330>)
 8008904:	430a      	orrs	r2, r1
 8008906:	605a      	str	r2, [r3, #4]
 8008908:	e01b      	b.n	8008942 <HAL_RCC_OscConfig+0x25a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 800890a:	4b43      	ldr	r3, [pc, #268]	@ (8008a18 <HAL_RCC_OscConfig+0x330>)
 800890c:	681a      	ldr	r2, [r3, #0]
 800890e:	4b42      	ldr	r3, [pc, #264]	@ (8008a18 <HAL_RCC_OscConfig+0x330>)
 8008910:	4949      	ldr	r1, [pc, #292]	@ (8008a38 <HAL_RCC_OscConfig+0x350>)
 8008912:	400a      	ands	r2, r1
 8008914:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008916:	f7fe fdb9 	bl	800748c <HAL_GetTick>
 800891a:	0003      	movs	r3, r0
 800891c:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800891e:	e008      	b.n	8008932 <HAL_RCC_OscConfig+0x24a>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008920:	f7fe fdb4 	bl	800748c <HAL_GetTick>
 8008924:	0002      	movs	r2, r0
 8008926:	693b      	ldr	r3, [r7, #16]
 8008928:	1ad3      	subs	r3, r2, r3
 800892a:	2b02      	cmp	r3, #2
 800892c:	d901      	bls.n	8008932 <HAL_RCC_OscConfig+0x24a>
          {
            return HAL_TIMEOUT;
 800892e:	2303      	movs	r3, #3
 8008930:	e234      	b.n	8008d9c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8008932:	4b39      	ldr	r3, [pc, #228]	@ (8008a18 <HAL_RCC_OscConfig+0x330>)
 8008934:	681a      	ldr	r2, [r3, #0]
 8008936:	2380      	movs	r3, #128	@ 0x80
 8008938:	00db      	lsls	r3, r3, #3
 800893a:	4013      	ands	r3, r2
 800893c:	d1f0      	bne.n	8008920 <HAL_RCC_OscConfig+0x238>
 800893e:	e000      	b.n	8008942 <HAL_RCC_OscConfig+0x25a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008940:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	681b      	ldr	r3, [r3, #0]
 8008946:	2208      	movs	r2, #8
 8008948:	4013      	ands	r3, r2
 800894a:	d047      	beq.n	80089dc <HAL_RCC_OscConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800894c:	4b32      	ldr	r3, [pc, #200]	@ (8008a18 <HAL_RCC_OscConfig+0x330>)
 800894e:	689b      	ldr	r3, [r3, #8]
 8008950:	2238      	movs	r2, #56	@ 0x38
 8008952:	4013      	ands	r3, r2
 8008954:	2b18      	cmp	r3, #24
 8008956:	d10a      	bne.n	800896e <HAL_RCC_OscConfig+0x286>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8008958:	4b2f      	ldr	r3, [pc, #188]	@ (8008a18 <HAL_RCC_OscConfig+0x330>)
 800895a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800895c:	2202      	movs	r2, #2
 800895e:	4013      	ands	r3, r2
 8008960:	d03c      	beq.n	80089dc <HAL_RCC_OscConfig+0x2f4>
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	699b      	ldr	r3, [r3, #24]
 8008966:	2b00      	cmp	r3, #0
 8008968:	d138      	bne.n	80089dc <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 800896a:	2301      	movs	r3, #1
 800896c:	e216      	b.n	8008d9c <HAL_RCC_OscConfig+0x6b4>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	699b      	ldr	r3, [r3, #24]
 8008972:	2b00      	cmp	r3, #0
 8008974:	d019      	beq.n	80089aa <HAL_RCC_OscConfig+0x2c2>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8008976:	4b28      	ldr	r3, [pc, #160]	@ (8008a18 <HAL_RCC_OscConfig+0x330>)
 8008978:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800897a:	4b27      	ldr	r3, [pc, #156]	@ (8008a18 <HAL_RCC_OscConfig+0x330>)
 800897c:	2101      	movs	r1, #1
 800897e:	430a      	orrs	r2, r1
 8008980:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008982:	f7fe fd83 	bl	800748c <HAL_GetTick>
 8008986:	0003      	movs	r3, r0
 8008988:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800898a:	e008      	b.n	800899e <HAL_RCC_OscConfig+0x2b6>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800898c:	f7fe fd7e 	bl	800748c <HAL_GetTick>
 8008990:	0002      	movs	r2, r0
 8008992:	693b      	ldr	r3, [r7, #16]
 8008994:	1ad3      	subs	r3, r2, r3
 8008996:	2b02      	cmp	r3, #2
 8008998:	d901      	bls.n	800899e <HAL_RCC_OscConfig+0x2b6>
          {
            return HAL_TIMEOUT;
 800899a:	2303      	movs	r3, #3
 800899c:	e1fe      	b.n	8008d9c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800899e:	4b1e      	ldr	r3, [pc, #120]	@ (8008a18 <HAL_RCC_OscConfig+0x330>)
 80089a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80089a2:	2202      	movs	r2, #2
 80089a4:	4013      	ands	r3, r2
 80089a6:	d0f1      	beq.n	800898c <HAL_RCC_OscConfig+0x2a4>
 80089a8:	e018      	b.n	80089dc <HAL_RCC_OscConfig+0x2f4>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 80089aa:	4b1b      	ldr	r3, [pc, #108]	@ (8008a18 <HAL_RCC_OscConfig+0x330>)
 80089ac:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80089ae:	4b1a      	ldr	r3, [pc, #104]	@ (8008a18 <HAL_RCC_OscConfig+0x330>)
 80089b0:	2101      	movs	r1, #1
 80089b2:	438a      	bics	r2, r1
 80089b4:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80089b6:	f7fe fd69 	bl	800748c <HAL_GetTick>
 80089ba:	0003      	movs	r3, r0
 80089bc:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80089be:	e008      	b.n	80089d2 <HAL_RCC_OscConfig+0x2ea>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80089c0:	f7fe fd64 	bl	800748c <HAL_GetTick>
 80089c4:	0002      	movs	r2, r0
 80089c6:	693b      	ldr	r3, [r7, #16]
 80089c8:	1ad3      	subs	r3, r2, r3
 80089ca:	2b02      	cmp	r3, #2
 80089cc:	d901      	bls.n	80089d2 <HAL_RCC_OscConfig+0x2ea>
          {
            return HAL_TIMEOUT;
 80089ce:	2303      	movs	r3, #3
 80089d0:	e1e4      	b.n	8008d9c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80089d2:	4b11      	ldr	r3, [pc, #68]	@ (8008a18 <HAL_RCC_OscConfig+0x330>)
 80089d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80089d6:	2202      	movs	r2, #2
 80089d8:	4013      	ands	r3, r2
 80089da:	d1f1      	bne.n	80089c0 <HAL_RCC_OscConfig+0x2d8>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	2204      	movs	r2, #4
 80089e2:	4013      	ands	r3, r2
 80089e4:	d100      	bne.n	80089e8 <HAL_RCC_OscConfig+0x300>
 80089e6:	e0c7      	b.n	8008b78 <HAL_RCC_OscConfig+0x490>
  {
    FlagStatus       pwrclkchanged = RESET;
 80089e8:	231f      	movs	r3, #31
 80089ea:	18fb      	adds	r3, r7, r3
 80089ec:	2200      	movs	r2, #0
 80089ee:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80089f0:	4b09      	ldr	r3, [pc, #36]	@ (8008a18 <HAL_RCC_OscConfig+0x330>)
 80089f2:	689b      	ldr	r3, [r3, #8]
 80089f4:	2238      	movs	r2, #56	@ 0x38
 80089f6:	4013      	ands	r3, r2
 80089f8:	2b20      	cmp	r3, #32
 80089fa:	d11f      	bne.n	8008a3c <HAL_RCC_OscConfig+0x354>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 80089fc:	4b06      	ldr	r3, [pc, #24]	@ (8008a18 <HAL_RCC_OscConfig+0x330>)
 80089fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008a00:	2202      	movs	r2, #2
 8008a02:	4013      	ands	r3, r2
 8008a04:	d100      	bne.n	8008a08 <HAL_RCC_OscConfig+0x320>
 8008a06:	e0b7      	b.n	8008b78 <HAL_RCC_OscConfig+0x490>
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	689b      	ldr	r3, [r3, #8]
 8008a0c:	2b00      	cmp	r3, #0
 8008a0e:	d000      	beq.n	8008a12 <HAL_RCC_OscConfig+0x32a>
 8008a10:	e0b2      	b.n	8008b78 <HAL_RCC_OscConfig+0x490>
      {
        return HAL_ERROR;
 8008a12:	2301      	movs	r3, #1
 8008a14:	e1c2      	b.n	8008d9c <HAL_RCC_OscConfig+0x6b4>
 8008a16:	46c0      	nop			@ (mov r8, r8)
 8008a18:	40021000 	.word	0x40021000
 8008a1c:	fffeffff 	.word	0xfffeffff
 8008a20:	fffbffff 	.word	0xfffbffff
 8008a24:	ffff80ff 	.word	0xffff80ff
 8008a28:	ffffc7ff 	.word	0xffffc7ff
 8008a2c:	00f42400 	.word	0x00f42400
 8008a30:	200009c8 	.word	0x200009c8
 8008a34:	200009cc 	.word	0x200009cc
 8008a38:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8008a3c:	4bb5      	ldr	r3, [pc, #724]	@ (8008d14 <HAL_RCC_OscConfig+0x62c>)
 8008a3e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008a40:	2380      	movs	r3, #128	@ 0x80
 8008a42:	055b      	lsls	r3, r3, #21
 8008a44:	4013      	ands	r3, r2
 8008a46:	d101      	bne.n	8008a4c <HAL_RCC_OscConfig+0x364>
 8008a48:	2301      	movs	r3, #1
 8008a4a:	e000      	b.n	8008a4e <HAL_RCC_OscConfig+0x366>
 8008a4c:	2300      	movs	r3, #0
 8008a4e:	2b00      	cmp	r3, #0
 8008a50:	d011      	beq.n	8008a76 <HAL_RCC_OscConfig+0x38e>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8008a52:	4bb0      	ldr	r3, [pc, #704]	@ (8008d14 <HAL_RCC_OscConfig+0x62c>)
 8008a54:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008a56:	4baf      	ldr	r3, [pc, #700]	@ (8008d14 <HAL_RCC_OscConfig+0x62c>)
 8008a58:	2180      	movs	r1, #128	@ 0x80
 8008a5a:	0549      	lsls	r1, r1, #21
 8008a5c:	430a      	orrs	r2, r1
 8008a5e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8008a60:	4bac      	ldr	r3, [pc, #688]	@ (8008d14 <HAL_RCC_OscConfig+0x62c>)
 8008a62:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008a64:	2380      	movs	r3, #128	@ 0x80
 8008a66:	055b      	lsls	r3, r3, #21
 8008a68:	4013      	ands	r3, r2
 8008a6a:	60fb      	str	r3, [r7, #12]
 8008a6c:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8008a6e:	231f      	movs	r3, #31
 8008a70:	18fb      	adds	r3, r7, r3
 8008a72:	2201      	movs	r2, #1
 8008a74:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008a76:	4ba8      	ldr	r3, [pc, #672]	@ (8008d18 <HAL_RCC_OscConfig+0x630>)
 8008a78:	681a      	ldr	r2, [r3, #0]
 8008a7a:	2380      	movs	r3, #128	@ 0x80
 8008a7c:	005b      	lsls	r3, r3, #1
 8008a7e:	4013      	ands	r3, r2
 8008a80:	d11a      	bne.n	8008ab8 <HAL_RCC_OscConfig+0x3d0>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008a82:	4ba5      	ldr	r3, [pc, #660]	@ (8008d18 <HAL_RCC_OscConfig+0x630>)
 8008a84:	681a      	ldr	r2, [r3, #0]
 8008a86:	4ba4      	ldr	r3, [pc, #656]	@ (8008d18 <HAL_RCC_OscConfig+0x630>)
 8008a88:	2180      	movs	r1, #128	@ 0x80
 8008a8a:	0049      	lsls	r1, r1, #1
 8008a8c:	430a      	orrs	r2, r1
 8008a8e:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8008a90:	f7fe fcfc 	bl	800748c <HAL_GetTick>
 8008a94:	0003      	movs	r3, r0
 8008a96:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008a98:	e008      	b.n	8008aac <HAL_RCC_OscConfig+0x3c4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008a9a:	f7fe fcf7 	bl	800748c <HAL_GetTick>
 8008a9e:	0002      	movs	r2, r0
 8008aa0:	693b      	ldr	r3, [r7, #16]
 8008aa2:	1ad3      	subs	r3, r2, r3
 8008aa4:	2b02      	cmp	r3, #2
 8008aa6:	d901      	bls.n	8008aac <HAL_RCC_OscConfig+0x3c4>
          {
            return HAL_TIMEOUT;
 8008aa8:	2303      	movs	r3, #3
 8008aaa:	e177      	b.n	8008d9c <HAL_RCC_OscConfig+0x6b4>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008aac:	4b9a      	ldr	r3, [pc, #616]	@ (8008d18 <HAL_RCC_OscConfig+0x630>)
 8008aae:	681a      	ldr	r2, [r3, #0]
 8008ab0:	2380      	movs	r3, #128	@ 0x80
 8008ab2:	005b      	lsls	r3, r3, #1
 8008ab4:	4013      	ands	r3, r2
 8008ab6:	d0f0      	beq.n	8008a9a <HAL_RCC_OscConfig+0x3b2>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	689b      	ldr	r3, [r3, #8]
 8008abc:	2b01      	cmp	r3, #1
 8008abe:	d106      	bne.n	8008ace <HAL_RCC_OscConfig+0x3e6>
 8008ac0:	4b94      	ldr	r3, [pc, #592]	@ (8008d14 <HAL_RCC_OscConfig+0x62c>)
 8008ac2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8008ac4:	4b93      	ldr	r3, [pc, #588]	@ (8008d14 <HAL_RCC_OscConfig+0x62c>)
 8008ac6:	2101      	movs	r1, #1
 8008ac8:	430a      	orrs	r2, r1
 8008aca:	65da      	str	r2, [r3, #92]	@ 0x5c
 8008acc:	e01c      	b.n	8008b08 <HAL_RCC_OscConfig+0x420>
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	689b      	ldr	r3, [r3, #8]
 8008ad2:	2b05      	cmp	r3, #5
 8008ad4:	d10c      	bne.n	8008af0 <HAL_RCC_OscConfig+0x408>
 8008ad6:	4b8f      	ldr	r3, [pc, #572]	@ (8008d14 <HAL_RCC_OscConfig+0x62c>)
 8008ad8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8008ada:	4b8e      	ldr	r3, [pc, #568]	@ (8008d14 <HAL_RCC_OscConfig+0x62c>)
 8008adc:	2104      	movs	r1, #4
 8008ade:	430a      	orrs	r2, r1
 8008ae0:	65da      	str	r2, [r3, #92]	@ 0x5c
 8008ae2:	4b8c      	ldr	r3, [pc, #560]	@ (8008d14 <HAL_RCC_OscConfig+0x62c>)
 8008ae4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8008ae6:	4b8b      	ldr	r3, [pc, #556]	@ (8008d14 <HAL_RCC_OscConfig+0x62c>)
 8008ae8:	2101      	movs	r1, #1
 8008aea:	430a      	orrs	r2, r1
 8008aec:	65da      	str	r2, [r3, #92]	@ 0x5c
 8008aee:	e00b      	b.n	8008b08 <HAL_RCC_OscConfig+0x420>
 8008af0:	4b88      	ldr	r3, [pc, #544]	@ (8008d14 <HAL_RCC_OscConfig+0x62c>)
 8008af2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8008af4:	4b87      	ldr	r3, [pc, #540]	@ (8008d14 <HAL_RCC_OscConfig+0x62c>)
 8008af6:	2101      	movs	r1, #1
 8008af8:	438a      	bics	r2, r1
 8008afa:	65da      	str	r2, [r3, #92]	@ 0x5c
 8008afc:	4b85      	ldr	r3, [pc, #532]	@ (8008d14 <HAL_RCC_OscConfig+0x62c>)
 8008afe:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8008b00:	4b84      	ldr	r3, [pc, #528]	@ (8008d14 <HAL_RCC_OscConfig+0x62c>)
 8008b02:	2104      	movs	r1, #4
 8008b04:	438a      	bics	r2, r1
 8008b06:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	689b      	ldr	r3, [r3, #8]
 8008b0c:	2b00      	cmp	r3, #0
 8008b0e:	d014      	beq.n	8008b3a <HAL_RCC_OscConfig+0x452>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008b10:	f7fe fcbc 	bl	800748c <HAL_GetTick>
 8008b14:	0003      	movs	r3, r0
 8008b16:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008b18:	e009      	b.n	8008b2e <HAL_RCC_OscConfig+0x446>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008b1a:	f7fe fcb7 	bl	800748c <HAL_GetTick>
 8008b1e:	0002      	movs	r2, r0
 8008b20:	693b      	ldr	r3, [r7, #16]
 8008b22:	1ad3      	subs	r3, r2, r3
 8008b24:	4a7d      	ldr	r2, [pc, #500]	@ (8008d1c <HAL_RCC_OscConfig+0x634>)
 8008b26:	4293      	cmp	r3, r2
 8008b28:	d901      	bls.n	8008b2e <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 8008b2a:	2303      	movs	r3, #3
 8008b2c:	e136      	b.n	8008d9c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008b2e:	4b79      	ldr	r3, [pc, #484]	@ (8008d14 <HAL_RCC_OscConfig+0x62c>)
 8008b30:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008b32:	2202      	movs	r2, #2
 8008b34:	4013      	ands	r3, r2
 8008b36:	d0f0      	beq.n	8008b1a <HAL_RCC_OscConfig+0x432>
 8008b38:	e013      	b.n	8008b62 <HAL_RCC_OscConfig+0x47a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008b3a:	f7fe fca7 	bl	800748c <HAL_GetTick>
 8008b3e:	0003      	movs	r3, r0
 8008b40:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8008b42:	e009      	b.n	8008b58 <HAL_RCC_OscConfig+0x470>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008b44:	f7fe fca2 	bl	800748c <HAL_GetTick>
 8008b48:	0002      	movs	r2, r0
 8008b4a:	693b      	ldr	r3, [r7, #16]
 8008b4c:	1ad3      	subs	r3, r2, r3
 8008b4e:	4a73      	ldr	r2, [pc, #460]	@ (8008d1c <HAL_RCC_OscConfig+0x634>)
 8008b50:	4293      	cmp	r3, r2
 8008b52:	d901      	bls.n	8008b58 <HAL_RCC_OscConfig+0x470>
          {
            return HAL_TIMEOUT;
 8008b54:	2303      	movs	r3, #3
 8008b56:	e121      	b.n	8008d9c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8008b58:	4b6e      	ldr	r3, [pc, #440]	@ (8008d14 <HAL_RCC_OscConfig+0x62c>)
 8008b5a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008b5c:	2202      	movs	r2, #2
 8008b5e:	4013      	ands	r3, r2
 8008b60:	d1f0      	bne.n	8008b44 <HAL_RCC_OscConfig+0x45c>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8008b62:	231f      	movs	r3, #31
 8008b64:	18fb      	adds	r3, r7, r3
 8008b66:	781b      	ldrb	r3, [r3, #0]
 8008b68:	2b01      	cmp	r3, #1
 8008b6a:	d105      	bne.n	8008b78 <HAL_RCC_OscConfig+0x490>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8008b6c:	4b69      	ldr	r3, [pc, #420]	@ (8008d14 <HAL_RCC_OscConfig+0x62c>)
 8008b6e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008b70:	4b68      	ldr	r3, [pc, #416]	@ (8008d14 <HAL_RCC_OscConfig+0x62c>)
 8008b72:	496b      	ldr	r1, [pc, #428]	@ (8008d20 <HAL_RCC_OscConfig+0x638>)
 8008b74:	400a      	ands	r2, r1
 8008b76:	63da      	str	r2, [r3, #60]	@ 0x3c
      }
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	2220      	movs	r2, #32
 8008b7e:	4013      	ands	r3, r2
 8008b80:	d039      	beq.n	8008bf6 <HAL_RCC_OscConfig+0x50e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	69db      	ldr	r3, [r3, #28]
 8008b86:	2b00      	cmp	r3, #0
 8008b88:	d01b      	beq.n	8008bc2 <HAL_RCC_OscConfig+0x4da>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8008b8a:	4b62      	ldr	r3, [pc, #392]	@ (8008d14 <HAL_RCC_OscConfig+0x62c>)
 8008b8c:	681a      	ldr	r2, [r3, #0]
 8008b8e:	4b61      	ldr	r3, [pc, #388]	@ (8008d14 <HAL_RCC_OscConfig+0x62c>)
 8008b90:	2180      	movs	r1, #128	@ 0x80
 8008b92:	03c9      	lsls	r1, r1, #15
 8008b94:	430a      	orrs	r2, r1
 8008b96:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008b98:	f7fe fc78 	bl	800748c <HAL_GetTick>
 8008b9c:	0003      	movs	r3, r0
 8008b9e:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8008ba0:	e008      	b.n	8008bb4 <HAL_RCC_OscConfig+0x4cc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008ba2:	f7fe fc73 	bl	800748c <HAL_GetTick>
 8008ba6:	0002      	movs	r2, r0
 8008ba8:	693b      	ldr	r3, [r7, #16]
 8008baa:	1ad3      	subs	r3, r2, r3
 8008bac:	2b02      	cmp	r3, #2
 8008bae:	d901      	bls.n	8008bb4 <HAL_RCC_OscConfig+0x4cc>
        {
          return HAL_TIMEOUT;
 8008bb0:	2303      	movs	r3, #3
 8008bb2:	e0f3      	b.n	8008d9c <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8008bb4:	4b57      	ldr	r3, [pc, #348]	@ (8008d14 <HAL_RCC_OscConfig+0x62c>)
 8008bb6:	681a      	ldr	r2, [r3, #0]
 8008bb8:	2380      	movs	r3, #128	@ 0x80
 8008bba:	041b      	lsls	r3, r3, #16
 8008bbc:	4013      	ands	r3, r2
 8008bbe:	d0f0      	beq.n	8008ba2 <HAL_RCC_OscConfig+0x4ba>
 8008bc0:	e019      	b.n	8008bf6 <HAL_RCC_OscConfig+0x50e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8008bc2:	4b54      	ldr	r3, [pc, #336]	@ (8008d14 <HAL_RCC_OscConfig+0x62c>)
 8008bc4:	681a      	ldr	r2, [r3, #0]
 8008bc6:	4b53      	ldr	r3, [pc, #332]	@ (8008d14 <HAL_RCC_OscConfig+0x62c>)
 8008bc8:	4956      	ldr	r1, [pc, #344]	@ (8008d24 <HAL_RCC_OscConfig+0x63c>)
 8008bca:	400a      	ands	r2, r1
 8008bcc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008bce:	f7fe fc5d 	bl	800748c <HAL_GetTick>
 8008bd2:	0003      	movs	r3, r0
 8008bd4:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8008bd6:	e008      	b.n	8008bea <HAL_RCC_OscConfig+0x502>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008bd8:	f7fe fc58 	bl	800748c <HAL_GetTick>
 8008bdc:	0002      	movs	r2, r0
 8008bde:	693b      	ldr	r3, [r7, #16]
 8008be0:	1ad3      	subs	r3, r2, r3
 8008be2:	2b02      	cmp	r3, #2
 8008be4:	d901      	bls.n	8008bea <HAL_RCC_OscConfig+0x502>
        {
          return HAL_TIMEOUT;
 8008be6:	2303      	movs	r3, #3
 8008be8:	e0d8      	b.n	8008d9c <HAL_RCC_OscConfig+0x6b4>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8008bea:	4b4a      	ldr	r3, [pc, #296]	@ (8008d14 <HAL_RCC_OscConfig+0x62c>)
 8008bec:	681a      	ldr	r2, [r3, #0]
 8008bee:	2380      	movs	r3, #128	@ 0x80
 8008bf0:	041b      	lsls	r3, r3, #16
 8008bf2:	4013      	ands	r3, r2
 8008bf4:	d1f0      	bne.n	8008bd8 <HAL_RCC_OscConfig+0x4f0>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	6a1b      	ldr	r3, [r3, #32]
 8008bfa:	2b00      	cmp	r3, #0
 8008bfc:	d100      	bne.n	8008c00 <HAL_RCC_OscConfig+0x518>
 8008bfe:	e0cc      	b.n	8008d9a <HAL_RCC_OscConfig+0x6b2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8008c00:	4b44      	ldr	r3, [pc, #272]	@ (8008d14 <HAL_RCC_OscConfig+0x62c>)
 8008c02:	689b      	ldr	r3, [r3, #8]
 8008c04:	2238      	movs	r2, #56	@ 0x38
 8008c06:	4013      	ands	r3, r2
 8008c08:	2b10      	cmp	r3, #16
 8008c0a:	d100      	bne.n	8008c0e <HAL_RCC_OscConfig+0x526>
 8008c0c:	e07b      	b.n	8008d06 <HAL_RCC_OscConfig+0x61e>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	6a1b      	ldr	r3, [r3, #32]
 8008c12:	2b02      	cmp	r3, #2
 8008c14:	d156      	bne.n	8008cc4 <HAL_RCC_OscConfig+0x5dc>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008c16:	4b3f      	ldr	r3, [pc, #252]	@ (8008d14 <HAL_RCC_OscConfig+0x62c>)
 8008c18:	681a      	ldr	r2, [r3, #0]
 8008c1a:	4b3e      	ldr	r3, [pc, #248]	@ (8008d14 <HAL_RCC_OscConfig+0x62c>)
 8008c1c:	4942      	ldr	r1, [pc, #264]	@ (8008d28 <HAL_RCC_OscConfig+0x640>)
 8008c1e:	400a      	ands	r2, r1
 8008c20:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008c22:	f7fe fc33 	bl	800748c <HAL_GetTick>
 8008c26:	0003      	movs	r3, r0
 8008c28:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008c2a:	e008      	b.n	8008c3e <HAL_RCC_OscConfig+0x556>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008c2c:	f7fe fc2e 	bl	800748c <HAL_GetTick>
 8008c30:	0002      	movs	r2, r0
 8008c32:	693b      	ldr	r3, [r7, #16]
 8008c34:	1ad3      	subs	r3, r2, r3
 8008c36:	2b02      	cmp	r3, #2
 8008c38:	d901      	bls.n	8008c3e <HAL_RCC_OscConfig+0x556>
          {
            return HAL_TIMEOUT;
 8008c3a:	2303      	movs	r3, #3
 8008c3c:	e0ae      	b.n	8008d9c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008c3e:	4b35      	ldr	r3, [pc, #212]	@ (8008d14 <HAL_RCC_OscConfig+0x62c>)
 8008c40:	681a      	ldr	r2, [r3, #0]
 8008c42:	2380      	movs	r3, #128	@ 0x80
 8008c44:	049b      	lsls	r3, r3, #18
 8008c46:	4013      	ands	r3, r2
 8008c48:	d1f0      	bne.n	8008c2c <HAL_RCC_OscConfig+0x544>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8008c4a:	4b32      	ldr	r3, [pc, #200]	@ (8008d14 <HAL_RCC_OscConfig+0x62c>)
 8008c4c:	68db      	ldr	r3, [r3, #12]
 8008c4e:	4a37      	ldr	r2, [pc, #220]	@ (8008d2c <HAL_RCC_OscConfig+0x644>)
 8008c50:	4013      	ands	r3, r2
 8008c52:	0019      	movs	r1, r3
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c5c:	431a      	orrs	r2, r3
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c62:	021b      	lsls	r3, r3, #8
 8008c64:	431a      	orrs	r2, r3
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008c6a:	431a      	orrs	r2, r3
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008c70:	431a      	orrs	r2, r3
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c76:	431a      	orrs	r2, r3
 8008c78:	4b26      	ldr	r3, [pc, #152]	@ (8008d14 <HAL_RCC_OscConfig+0x62c>)
 8008c7a:	430a      	orrs	r2, r1
 8008c7c:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008c7e:	4b25      	ldr	r3, [pc, #148]	@ (8008d14 <HAL_RCC_OscConfig+0x62c>)
 8008c80:	681a      	ldr	r2, [r3, #0]
 8008c82:	4b24      	ldr	r3, [pc, #144]	@ (8008d14 <HAL_RCC_OscConfig+0x62c>)
 8008c84:	2180      	movs	r1, #128	@ 0x80
 8008c86:	0449      	lsls	r1, r1, #17
 8008c88:	430a      	orrs	r2, r1
 8008c8a:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8008c8c:	4b21      	ldr	r3, [pc, #132]	@ (8008d14 <HAL_RCC_OscConfig+0x62c>)
 8008c8e:	68da      	ldr	r2, [r3, #12]
 8008c90:	4b20      	ldr	r3, [pc, #128]	@ (8008d14 <HAL_RCC_OscConfig+0x62c>)
 8008c92:	2180      	movs	r1, #128	@ 0x80
 8008c94:	0549      	lsls	r1, r1, #21
 8008c96:	430a      	orrs	r2, r1
 8008c98:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008c9a:	f7fe fbf7 	bl	800748c <HAL_GetTick>
 8008c9e:	0003      	movs	r3, r0
 8008ca0:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008ca2:	e008      	b.n	8008cb6 <HAL_RCC_OscConfig+0x5ce>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008ca4:	f7fe fbf2 	bl	800748c <HAL_GetTick>
 8008ca8:	0002      	movs	r2, r0
 8008caa:	693b      	ldr	r3, [r7, #16]
 8008cac:	1ad3      	subs	r3, r2, r3
 8008cae:	2b02      	cmp	r3, #2
 8008cb0:	d901      	bls.n	8008cb6 <HAL_RCC_OscConfig+0x5ce>
          {
            return HAL_TIMEOUT;
 8008cb2:	2303      	movs	r3, #3
 8008cb4:	e072      	b.n	8008d9c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008cb6:	4b17      	ldr	r3, [pc, #92]	@ (8008d14 <HAL_RCC_OscConfig+0x62c>)
 8008cb8:	681a      	ldr	r2, [r3, #0]
 8008cba:	2380      	movs	r3, #128	@ 0x80
 8008cbc:	049b      	lsls	r3, r3, #18
 8008cbe:	4013      	ands	r3, r2
 8008cc0:	d0f0      	beq.n	8008ca4 <HAL_RCC_OscConfig+0x5bc>
 8008cc2:	e06a      	b.n	8008d9a <HAL_RCC_OscConfig+0x6b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008cc4:	4b13      	ldr	r3, [pc, #76]	@ (8008d14 <HAL_RCC_OscConfig+0x62c>)
 8008cc6:	681a      	ldr	r2, [r3, #0]
 8008cc8:	4b12      	ldr	r3, [pc, #72]	@ (8008d14 <HAL_RCC_OscConfig+0x62c>)
 8008cca:	4917      	ldr	r1, [pc, #92]	@ (8008d28 <HAL_RCC_OscConfig+0x640>)
 8008ccc:	400a      	ands	r2, r1
 8008cce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008cd0:	f7fe fbdc 	bl	800748c <HAL_GetTick>
 8008cd4:	0003      	movs	r3, r0
 8008cd6:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008cd8:	e008      	b.n	8008cec <HAL_RCC_OscConfig+0x604>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008cda:	f7fe fbd7 	bl	800748c <HAL_GetTick>
 8008cde:	0002      	movs	r2, r0
 8008ce0:	693b      	ldr	r3, [r7, #16]
 8008ce2:	1ad3      	subs	r3, r2, r3
 8008ce4:	2b02      	cmp	r3, #2
 8008ce6:	d901      	bls.n	8008cec <HAL_RCC_OscConfig+0x604>
          {
            return HAL_TIMEOUT;
 8008ce8:	2303      	movs	r3, #3
 8008cea:	e057      	b.n	8008d9c <HAL_RCC_OscConfig+0x6b4>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008cec:	4b09      	ldr	r3, [pc, #36]	@ (8008d14 <HAL_RCC_OscConfig+0x62c>)
 8008cee:	681a      	ldr	r2, [r3, #0]
 8008cf0:	2380      	movs	r3, #128	@ 0x80
 8008cf2:	049b      	lsls	r3, r3, #18
 8008cf4:	4013      	ands	r3, r2
 8008cf6:	d1f0      	bne.n	8008cda <HAL_RCC_OscConfig+0x5f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8008cf8:	4b06      	ldr	r3, [pc, #24]	@ (8008d14 <HAL_RCC_OscConfig+0x62c>)
 8008cfa:	68da      	ldr	r2, [r3, #12]
 8008cfc:	4b05      	ldr	r3, [pc, #20]	@ (8008d14 <HAL_RCC_OscConfig+0x62c>)
 8008cfe:	490c      	ldr	r1, [pc, #48]	@ (8008d30 <HAL_RCC_OscConfig+0x648>)
 8008d00:	400a      	ands	r2, r1
 8008d02:	60da      	str	r2, [r3, #12]
 8008d04:	e049      	b.n	8008d9a <HAL_RCC_OscConfig+0x6b2>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	6a1b      	ldr	r3, [r3, #32]
 8008d0a:	2b01      	cmp	r3, #1
 8008d0c:	d112      	bne.n	8008d34 <HAL_RCC_OscConfig+0x64c>
      {
        return HAL_ERROR;
 8008d0e:	2301      	movs	r3, #1
 8008d10:	e044      	b.n	8008d9c <HAL_RCC_OscConfig+0x6b4>
 8008d12:	46c0      	nop			@ (mov r8, r8)
 8008d14:	40021000 	.word	0x40021000
 8008d18:	40007000 	.word	0x40007000
 8008d1c:	00001388 	.word	0x00001388
 8008d20:	efffffff 	.word	0xefffffff
 8008d24:	ffbfffff 	.word	0xffbfffff
 8008d28:	feffffff 	.word	0xfeffffff
 8008d2c:	11c1808c 	.word	0x11c1808c
 8008d30:	eefefffc 	.word	0xeefefffc
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8008d34:	4b1b      	ldr	r3, [pc, #108]	@ (8008da4 <HAL_RCC_OscConfig+0x6bc>)
 8008d36:	68db      	ldr	r3, [r3, #12]
 8008d38:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008d3a:	697b      	ldr	r3, [r7, #20]
 8008d3c:	2203      	movs	r2, #3
 8008d3e:	401a      	ands	r2, r3
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008d44:	429a      	cmp	r2, r3
 8008d46:	d126      	bne.n	8008d96 <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8008d48:	697b      	ldr	r3, [r7, #20]
 8008d4a:	2270      	movs	r2, #112	@ 0x70
 8008d4c:	401a      	ands	r2, r3
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008d52:	429a      	cmp	r2, r3
 8008d54:	d11f      	bne.n	8008d96 <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8008d56:	697a      	ldr	r2, [r7, #20]
 8008d58:	23fe      	movs	r3, #254	@ 0xfe
 8008d5a:	01db      	lsls	r3, r3, #7
 8008d5c:	401a      	ands	r2, r3
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d62:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8008d64:	429a      	cmp	r2, r3
 8008d66:	d116      	bne.n	8008d96 <HAL_RCC_OscConfig+0x6ae>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8008d68:	697a      	ldr	r2, [r7, #20]
 8008d6a:	23f8      	movs	r3, #248	@ 0xf8
 8008d6c:	039b      	lsls	r3, r3, #14
 8008d6e:	401a      	ands	r2, r3
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8008d74:	429a      	cmp	r2, r3
 8008d76:	d10e      	bne.n	8008d96 <HAL_RCC_OscConfig+0x6ae>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8008d78:	697a      	ldr	r2, [r7, #20]
 8008d7a:	23e0      	movs	r3, #224	@ 0xe0
 8008d7c:	051b      	lsls	r3, r3, #20
 8008d7e:	401a      	ands	r2, r3
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8008d84:	429a      	cmp	r2, r3
 8008d86:	d106      	bne.n	8008d96 <HAL_RCC_OscConfig+0x6ae>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8008d88:	697b      	ldr	r3, [r7, #20]
 8008d8a:	0f5b      	lsrs	r3, r3, #29
 8008d8c:	075a      	lsls	r2, r3, #29
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8008d92:	429a      	cmp	r2, r3
 8008d94:	d001      	beq.n	8008d9a <HAL_RCC_OscConfig+0x6b2>
        {
          return HAL_ERROR;
 8008d96:	2301      	movs	r3, #1
 8008d98:	e000      	b.n	8008d9c <HAL_RCC_OscConfig+0x6b4>
        }
      }
    }
  }
  return HAL_OK;
 8008d9a:	2300      	movs	r3, #0
}
 8008d9c:	0018      	movs	r0, r3
 8008d9e:	46bd      	mov	sp, r7
 8008da0:	b008      	add	sp, #32
 8008da2:	bd80      	pop	{r7, pc}
 8008da4:	40021000 	.word	0x40021000

08008da8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008da8:	b580      	push	{r7, lr}
 8008daa:	b084      	sub	sp, #16
 8008dac:	af00      	add	r7, sp, #0
 8008dae:	6078      	str	r0, [r7, #4]
 8008db0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	2b00      	cmp	r3, #0
 8008db6:	d101      	bne.n	8008dbc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008db8:	2301      	movs	r3, #1
 8008dba:	e0e9      	b.n	8008f90 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8008dbc:	4b76      	ldr	r3, [pc, #472]	@ (8008f98 <HAL_RCC_ClockConfig+0x1f0>)
 8008dbe:	681b      	ldr	r3, [r3, #0]
 8008dc0:	2207      	movs	r2, #7
 8008dc2:	4013      	ands	r3, r2
 8008dc4:	683a      	ldr	r2, [r7, #0]
 8008dc6:	429a      	cmp	r2, r3
 8008dc8:	d91e      	bls.n	8008e08 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008dca:	4b73      	ldr	r3, [pc, #460]	@ (8008f98 <HAL_RCC_ClockConfig+0x1f0>)
 8008dcc:	681b      	ldr	r3, [r3, #0]
 8008dce:	2207      	movs	r2, #7
 8008dd0:	4393      	bics	r3, r2
 8008dd2:	0019      	movs	r1, r3
 8008dd4:	4b70      	ldr	r3, [pc, #448]	@ (8008f98 <HAL_RCC_ClockConfig+0x1f0>)
 8008dd6:	683a      	ldr	r2, [r7, #0]
 8008dd8:	430a      	orrs	r2, r1
 8008dda:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8008ddc:	f7fe fb56 	bl	800748c <HAL_GetTick>
 8008de0:	0003      	movs	r3, r0
 8008de2:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8008de4:	e009      	b.n	8008dfa <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008de6:	f7fe fb51 	bl	800748c <HAL_GetTick>
 8008dea:	0002      	movs	r2, r0
 8008dec:	68fb      	ldr	r3, [r7, #12]
 8008dee:	1ad3      	subs	r3, r2, r3
 8008df0:	4a6a      	ldr	r2, [pc, #424]	@ (8008f9c <HAL_RCC_ClockConfig+0x1f4>)
 8008df2:	4293      	cmp	r3, r2
 8008df4:	d901      	bls.n	8008dfa <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8008df6:	2303      	movs	r3, #3
 8008df8:	e0ca      	b.n	8008f90 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8008dfa:	4b67      	ldr	r3, [pc, #412]	@ (8008f98 <HAL_RCC_ClockConfig+0x1f0>)
 8008dfc:	681b      	ldr	r3, [r3, #0]
 8008dfe:	2207      	movs	r2, #7
 8008e00:	4013      	ands	r3, r2
 8008e02:	683a      	ldr	r2, [r7, #0]
 8008e04:	429a      	cmp	r2, r3
 8008e06:	d1ee      	bne.n	8008de6 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	681b      	ldr	r3, [r3, #0]
 8008e0c:	2202      	movs	r2, #2
 8008e0e:	4013      	ands	r3, r2
 8008e10:	d015      	beq.n	8008e3e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	681b      	ldr	r3, [r3, #0]
 8008e16:	2204      	movs	r2, #4
 8008e18:	4013      	ands	r3, r2
 8008e1a:	d006      	beq.n	8008e2a <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8008e1c:	4b60      	ldr	r3, [pc, #384]	@ (8008fa0 <HAL_RCC_ClockConfig+0x1f8>)
 8008e1e:	689a      	ldr	r2, [r3, #8]
 8008e20:	4b5f      	ldr	r3, [pc, #380]	@ (8008fa0 <HAL_RCC_ClockConfig+0x1f8>)
 8008e22:	21e0      	movs	r1, #224	@ 0xe0
 8008e24:	01c9      	lsls	r1, r1, #7
 8008e26:	430a      	orrs	r2, r1
 8008e28:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008e2a:	4b5d      	ldr	r3, [pc, #372]	@ (8008fa0 <HAL_RCC_ClockConfig+0x1f8>)
 8008e2c:	689b      	ldr	r3, [r3, #8]
 8008e2e:	4a5d      	ldr	r2, [pc, #372]	@ (8008fa4 <HAL_RCC_ClockConfig+0x1fc>)
 8008e30:	4013      	ands	r3, r2
 8008e32:	0019      	movs	r1, r3
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	689a      	ldr	r2, [r3, #8]
 8008e38:	4b59      	ldr	r3, [pc, #356]	@ (8008fa0 <HAL_RCC_ClockConfig+0x1f8>)
 8008e3a:	430a      	orrs	r2, r1
 8008e3c:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	681b      	ldr	r3, [r3, #0]
 8008e42:	2201      	movs	r2, #1
 8008e44:	4013      	ands	r3, r2
 8008e46:	d057      	beq.n	8008ef8 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	685b      	ldr	r3, [r3, #4]
 8008e4c:	2b01      	cmp	r3, #1
 8008e4e:	d107      	bne.n	8008e60 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008e50:	4b53      	ldr	r3, [pc, #332]	@ (8008fa0 <HAL_RCC_ClockConfig+0x1f8>)
 8008e52:	681a      	ldr	r2, [r3, #0]
 8008e54:	2380      	movs	r3, #128	@ 0x80
 8008e56:	029b      	lsls	r3, r3, #10
 8008e58:	4013      	ands	r3, r2
 8008e5a:	d12b      	bne.n	8008eb4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8008e5c:	2301      	movs	r3, #1
 8008e5e:	e097      	b.n	8008f90 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	685b      	ldr	r3, [r3, #4]
 8008e64:	2b02      	cmp	r3, #2
 8008e66:	d107      	bne.n	8008e78 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008e68:	4b4d      	ldr	r3, [pc, #308]	@ (8008fa0 <HAL_RCC_ClockConfig+0x1f8>)
 8008e6a:	681a      	ldr	r2, [r3, #0]
 8008e6c:	2380      	movs	r3, #128	@ 0x80
 8008e6e:	049b      	lsls	r3, r3, #18
 8008e70:	4013      	ands	r3, r2
 8008e72:	d11f      	bne.n	8008eb4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8008e74:	2301      	movs	r3, #1
 8008e76:	e08b      	b.n	8008f90 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	685b      	ldr	r3, [r3, #4]
 8008e7c:	2b00      	cmp	r3, #0
 8008e7e:	d107      	bne.n	8008e90 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008e80:	4b47      	ldr	r3, [pc, #284]	@ (8008fa0 <HAL_RCC_ClockConfig+0x1f8>)
 8008e82:	681a      	ldr	r2, [r3, #0]
 8008e84:	2380      	movs	r3, #128	@ 0x80
 8008e86:	00db      	lsls	r3, r3, #3
 8008e88:	4013      	ands	r3, r2
 8008e8a:	d113      	bne.n	8008eb4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8008e8c:	2301      	movs	r3, #1
 8008e8e:	e07f      	b.n	8008f90 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	685b      	ldr	r3, [r3, #4]
 8008e94:	2b03      	cmp	r3, #3
 8008e96:	d106      	bne.n	8008ea6 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8008e98:	4b41      	ldr	r3, [pc, #260]	@ (8008fa0 <HAL_RCC_ClockConfig+0x1f8>)
 8008e9a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008e9c:	2202      	movs	r2, #2
 8008e9e:	4013      	ands	r3, r2
 8008ea0:	d108      	bne.n	8008eb4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8008ea2:	2301      	movs	r3, #1
 8008ea4:	e074      	b.n	8008f90 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008ea6:	4b3e      	ldr	r3, [pc, #248]	@ (8008fa0 <HAL_RCC_ClockConfig+0x1f8>)
 8008ea8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008eaa:	2202      	movs	r2, #2
 8008eac:	4013      	ands	r3, r2
 8008eae:	d101      	bne.n	8008eb4 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8008eb0:	2301      	movs	r3, #1
 8008eb2:	e06d      	b.n	8008f90 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8008eb4:	4b3a      	ldr	r3, [pc, #232]	@ (8008fa0 <HAL_RCC_ClockConfig+0x1f8>)
 8008eb6:	689b      	ldr	r3, [r3, #8]
 8008eb8:	2207      	movs	r2, #7
 8008eba:	4393      	bics	r3, r2
 8008ebc:	0019      	movs	r1, r3
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	685a      	ldr	r2, [r3, #4]
 8008ec2:	4b37      	ldr	r3, [pc, #220]	@ (8008fa0 <HAL_RCC_ClockConfig+0x1f8>)
 8008ec4:	430a      	orrs	r2, r1
 8008ec6:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008ec8:	f7fe fae0 	bl	800748c <HAL_GetTick>
 8008ecc:	0003      	movs	r3, r0
 8008ece:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008ed0:	e009      	b.n	8008ee6 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008ed2:	f7fe fadb 	bl	800748c <HAL_GetTick>
 8008ed6:	0002      	movs	r2, r0
 8008ed8:	68fb      	ldr	r3, [r7, #12]
 8008eda:	1ad3      	subs	r3, r2, r3
 8008edc:	4a2f      	ldr	r2, [pc, #188]	@ (8008f9c <HAL_RCC_ClockConfig+0x1f4>)
 8008ede:	4293      	cmp	r3, r2
 8008ee0:	d901      	bls.n	8008ee6 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8008ee2:	2303      	movs	r3, #3
 8008ee4:	e054      	b.n	8008f90 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008ee6:	4b2e      	ldr	r3, [pc, #184]	@ (8008fa0 <HAL_RCC_ClockConfig+0x1f8>)
 8008ee8:	689b      	ldr	r3, [r3, #8]
 8008eea:	2238      	movs	r2, #56	@ 0x38
 8008eec:	401a      	ands	r2, r3
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	685b      	ldr	r3, [r3, #4]
 8008ef2:	00db      	lsls	r3, r3, #3
 8008ef4:	429a      	cmp	r2, r3
 8008ef6:	d1ec      	bne.n	8008ed2 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8008ef8:	4b27      	ldr	r3, [pc, #156]	@ (8008f98 <HAL_RCC_ClockConfig+0x1f0>)
 8008efa:	681b      	ldr	r3, [r3, #0]
 8008efc:	2207      	movs	r2, #7
 8008efe:	4013      	ands	r3, r2
 8008f00:	683a      	ldr	r2, [r7, #0]
 8008f02:	429a      	cmp	r2, r3
 8008f04:	d21e      	bcs.n	8008f44 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008f06:	4b24      	ldr	r3, [pc, #144]	@ (8008f98 <HAL_RCC_ClockConfig+0x1f0>)
 8008f08:	681b      	ldr	r3, [r3, #0]
 8008f0a:	2207      	movs	r2, #7
 8008f0c:	4393      	bics	r3, r2
 8008f0e:	0019      	movs	r1, r3
 8008f10:	4b21      	ldr	r3, [pc, #132]	@ (8008f98 <HAL_RCC_ClockConfig+0x1f0>)
 8008f12:	683a      	ldr	r2, [r7, #0]
 8008f14:	430a      	orrs	r2, r1
 8008f16:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8008f18:	f7fe fab8 	bl	800748c <HAL_GetTick>
 8008f1c:	0003      	movs	r3, r0
 8008f1e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8008f20:	e009      	b.n	8008f36 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008f22:	f7fe fab3 	bl	800748c <HAL_GetTick>
 8008f26:	0002      	movs	r2, r0
 8008f28:	68fb      	ldr	r3, [r7, #12]
 8008f2a:	1ad3      	subs	r3, r2, r3
 8008f2c:	4a1b      	ldr	r2, [pc, #108]	@ (8008f9c <HAL_RCC_ClockConfig+0x1f4>)
 8008f2e:	4293      	cmp	r3, r2
 8008f30:	d901      	bls.n	8008f36 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8008f32:	2303      	movs	r3, #3
 8008f34:	e02c      	b.n	8008f90 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8008f36:	4b18      	ldr	r3, [pc, #96]	@ (8008f98 <HAL_RCC_ClockConfig+0x1f0>)
 8008f38:	681b      	ldr	r3, [r3, #0]
 8008f3a:	2207      	movs	r2, #7
 8008f3c:	4013      	ands	r3, r2
 8008f3e:	683a      	ldr	r2, [r7, #0]
 8008f40:	429a      	cmp	r2, r3
 8008f42:	d1ee      	bne.n	8008f22 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	2204      	movs	r2, #4
 8008f4a:	4013      	ands	r3, r2
 8008f4c:	d009      	beq.n	8008f62 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8008f4e:	4b14      	ldr	r3, [pc, #80]	@ (8008fa0 <HAL_RCC_ClockConfig+0x1f8>)
 8008f50:	689b      	ldr	r3, [r3, #8]
 8008f52:	4a15      	ldr	r2, [pc, #84]	@ (8008fa8 <HAL_RCC_ClockConfig+0x200>)
 8008f54:	4013      	ands	r3, r2
 8008f56:	0019      	movs	r1, r3
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	68da      	ldr	r2, [r3, #12]
 8008f5c:	4b10      	ldr	r3, [pc, #64]	@ (8008fa0 <HAL_RCC_ClockConfig+0x1f8>)
 8008f5e:	430a      	orrs	r2, r1
 8008f60:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8008f62:	f000 f829 	bl	8008fb8 <HAL_RCC_GetSysClockFreq>
 8008f66:	0001      	movs	r1, r0
 8008f68:	4b0d      	ldr	r3, [pc, #52]	@ (8008fa0 <HAL_RCC_ClockConfig+0x1f8>)
 8008f6a:	689b      	ldr	r3, [r3, #8]
 8008f6c:	0a1b      	lsrs	r3, r3, #8
 8008f6e:	220f      	movs	r2, #15
 8008f70:	401a      	ands	r2, r3
 8008f72:	4b0e      	ldr	r3, [pc, #56]	@ (8008fac <HAL_RCC_ClockConfig+0x204>)
 8008f74:	0092      	lsls	r2, r2, #2
 8008f76:	58d3      	ldr	r3, [r2, r3]
 8008f78:	221f      	movs	r2, #31
 8008f7a:	4013      	ands	r3, r2
 8008f7c:	000a      	movs	r2, r1
 8008f7e:	40da      	lsrs	r2, r3
 8008f80:	4b0b      	ldr	r3, [pc, #44]	@ (8008fb0 <HAL_RCC_ClockConfig+0x208>)
 8008f82:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8008f84:	4b0b      	ldr	r3, [pc, #44]	@ (8008fb4 <HAL_RCC_ClockConfig+0x20c>)
 8008f86:	681b      	ldr	r3, [r3, #0]
 8008f88:	0018      	movs	r0, r3
 8008f8a:	f7fe fa23 	bl	80073d4 <HAL_InitTick>
 8008f8e:	0003      	movs	r3, r0
}
 8008f90:	0018      	movs	r0, r3
 8008f92:	46bd      	mov	sp, r7
 8008f94:	b004      	add	sp, #16
 8008f96:	bd80      	pop	{r7, pc}
 8008f98:	40022000 	.word	0x40022000
 8008f9c:	00001388 	.word	0x00001388
 8008fa0:	40021000 	.word	0x40021000
 8008fa4:	fffff0ff 	.word	0xfffff0ff
 8008fa8:	ffff8fff 	.word	0xffff8fff
 8008fac:	080102c0 	.word	0x080102c0
 8008fb0:	200009c8 	.word	0x200009c8
 8008fb4:	200009cc 	.word	0x200009cc

08008fb8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008fb8:	b580      	push	{r7, lr}
 8008fba:	b086      	sub	sp, #24
 8008fbc:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8008fbe:	4b3c      	ldr	r3, [pc, #240]	@ (80090b0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8008fc0:	689b      	ldr	r3, [r3, #8]
 8008fc2:	2238      	movs	r2, #56	@ 0x38
 8008fc4:	4013      	ands	r3, r2
 8008fc6:	d10f      	bne.n	8008fe8 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8008fc8:	4b39      	ldr	r3, [pc, #228]	@ (80090b0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8008fca:	681b      	ldr	r3, [r3, #0]
 8008fcc:	0adb      	lsrs	r3, r3, #11
 8008fce:	2207      	movs	r2, #7
 8008fd0:	4013      	ands	r3, r2
 8008fd2:	2201      	movs	r2, #1
 8008fd4:	409a      	lsls	r2, r3
 8008fd6:	0013      	movs	r3, r2
 8008fd8:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8008fda:	6839      	ldr	r1, [r7, #0]
 8008fdc:	4835      	ldr	r0, [pc, #212]	@ (80090b4 <HAL_RCC_GetSysClockFreq+0xfc>)
 8008fde:	f7f7 f8b7 	bl	8000150 <__udivsi3>
 8008fe2:	0003      	movs	r3, r0
 8008fe4:	613b      	str	r3, [r7, #16]
 8008fe6:	e05d      	b.n	80090a4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8008fe8:	4b31      	ldr	r3, [pc, #196]	@ (80090b0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8008fea:	689b      	ldr	r3, [r3, #8]
 8008fec:	2238      	movs	r2, #56	@ 0x38
 8008fee:	4013      	ands	r3, r2
 8008ff0:	2b08      	cmp	r3, #8
 8008ff2:	d102      	bne.n	8008ffa <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8008ff4:	4b30      	ldr	r3, [pc, #192]	@ (80090b8 <HAL_RCC_GetSysClockFreq+0x100>)
 8008ff6:	613b      	str	r3, [r7, #16]
 8008ff8:	e054      	b.n	80090a4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8008ffa:	4b2d      	ldr	r3, [pc, #180]	@ (80090b0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8008ffc:	689b      	ldr	r3, [r3, #8]
 8008ffe:	2238      	movs	r2, #56	@ 0x38
 8009000:	4013      	ands	r3, r2
 8009002:	2b10      	cmp	r3, #16
 8009004:	d138      	bne.n	8009078 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8009006:	4b2a      	ldr	r3, [pc, #168]	@ (80090b0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8009008:	68db      	ldr	r3, [r3, #12]
 800900a:	2203      	movs	r2, #3
 800900c:	4013      	ands	r3, r2
 800900e:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8009010:	4b27      	ldr	r3, [pc, #156]	@ (80090b0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8009012:	68db      	ldr	r3, [r3, #12]
 8009014:	091b      	lsrs	r3, r3, #4
 8009016:	2207      	movs	r2, #7
 8009018:	4013      	ands	r3, r2
 800901a:	3301      	adds	r3, #1
 800901c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800901e:	68fb      	ldr	r3, [r7, #12]
 8009020:	2b03      	cmp	r3, #3
 8009022:	d10d      	bne.n	8009040 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8009024:	68b9      	ldr	r1, [r7, #8]
 8009026:	4824      	ldr	r0, [pc, #144]	@ (80090b8 <HAL_RCC_GetSysClockFreq+0x100>)
 8009028:	f7f7 f892 	bl	8000150 <__udivsi3>
 800902c:	0003      	movs	r3, r0
 800902e:	0019      	movs	r1, r3
 8009030:	4b1f      	ldr	r3, [pc, #124]	@ (80090b0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8009032:	68db      	ldr	r3, [r3, #12]
 8009034:	0a1b      	lsrs	r3, r3, #8
 8009036:	227f      	movs	r2, #127	@ 0x7f
 8009038:	4013      	ands	r3, r2
 800903a:	434b      	muls	r3, r1
 800903c:	617b      	str	r3, [r7, #20]
        break;
 800903e:	e00d      	b.n	800905c <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8009040:	68b9      	ldr	r1, [r7, #8]
 8009042:	481c      	ldr	r0, [pc, #112]	@ (80090b4 <HAL_RCC_GetSysClockFreq+0xfc>)
 8009044:	f7f7 f884 	bl	8000150 <__udivsi3>
 8009048:	0003      	movs	r3, r0
 800904a:	0019      	movs	r1, r3
 800904c:	4b18      	ldr	r3, [pc, #96]	@ (80090b0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800904e:	68db      	ldr	r3, [r3, #12]
 8009050:	0a1b      	lsrs	r3, r3, #8
 8009052:	227f      	movs	r2, #127	@ 0x7f
 8009054:	4013      	ands	r3, r2
 8009056:	434b      	muls	r3, r1
 8009058:	617b      	str	r3, [r7, #20]
        break;
 800905a:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 800905c:	4b14      	ldr	r3, [pc, #80]	@ (80090b0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800905e:	68db      	ldr	r3, [r3, #12]
 8009060:	0f5b      	lsrs	r3, r3, #29
 8009062:	2207      	movs	r2, #7
 8009064:	4013      	ands	r3, r2
 8009066:	3301      	adds	r3, #1
 8009068:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 800906a:	6879      	ldr	r1, [r7, #4]
 800906c:	6978      	ldr	r0, [r7, #20]
 800906e:	f7f7 f86f 	bl	8000150 <__udivsi3>
 8009072:	0003      	movs	r3, r0
 8009074:	613b      	str	r3, [r7, #16]
 8009076:	e015      	b.n	80090a4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8009078:	4b0d      	ldr	r3, [pc, #52]	@ (80090b0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800907a:	689b      	ldr	r3, [r3, #8]
 800907c:	2238      	movs	r2, #56	@ 0x38
 800907e:	4013      	ands	r3, r2
 8009080:	2b20      	cmp	r3, #32
 8009082:	d103      	bne.n	800908c <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8009084:	2380      	movs	r3, #128	@ 0x80
 8009086:	021b      	lsls	r3, r3, #8
 8009088:	613b      	str	r3, [r7, #16]
 800908a:	e00b      	b.n	80090a4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800908c:	4b08      	ldr	r3, [pc, #32]	@ (80090b0 <HAL_RCC_GetSysClockFreq+0xf8>)
 800908e:	689b      	ldr	r3, [r3, #8]
 8009090:	2238      	movs	r2, #56	@ 0x38
 8009092:	4013      	ands	r3, r2
 8009094:	2b18      	cmp	r3, #24
 8009096:	d103      	bne.n	80090a0 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8009098:	23fa      	movs	r3, #250	@ 0xfa
 800909a:	01db      	lsls	r3, r3, #7
 800909c:	613b      	str	r3, [r7, #16]
 800909e:	e001      	b.n	80090a4 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 80090a0:	2300      	movs	r3, #0
 80090a2:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80090a4:	693b      	ldr	r3, [r7, #16]
}
 80090a6:	0018      	movs	r0, r3
 80090a8:	46bd      	mov	sp, r7
 80090aa:	b006      	add	sp, #24
 80090ac:	bd80      	pop	{r7, pc}
 80090ae:	46c0      	nop			@ (mov r8, r8)
 80090b0:	40021000 	.word	0x40021000
 80090b4:	00f42400 	.word	0x00f42400
 80090b8:	007a1200 	.word	0x007a1200

080090bc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80090bc:	b580      	push	{r7, lr}
 80090be:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80090c0:	4b02      	ldr	r3, [pc, #8]	@ (80090cc <HAL_RCC_GetHCLKFreq+0x10>)
 80090c2:	681b      	ldr	r3, [r3, #0]
}
 80090c4:	0018      	movs	r0, r3
 80090c6:	46bd      	mov	sp, r7
 80090c8:	bd80      	pop	{r7, pc}
 80090ca:	46c0      	nop			@ (mov r8, r8)
 80090cc:	200009c8 	.word	0x200009c8

080090d0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80090d0:	b5b0      	push	{r4, r5, r7, lr}
 80090d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 80090d4:	f7ff fff2 	bl	80090bc <HAL_RCC_GetHCLKFreq>
 80090d8:	0004      	movs	r4, r0
 80090da:	f7ff faf9 	bl	80086d0 <LL_RCC_GetAPB1Prescaler>
 80090de:	0003      	movs	r3, r0
 80090e0:	0b1a      	lsrs	r2, r3, #12
 80090e2:	4b05      	ldr	r3, [pc, #20]	@ (80090f8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80090e4:	0092      	lsls	r2, r2, #2
 80090e6:	58d3      	ldr	r3, [r2, r3]
 80090e8:	221f      	movs	r2, #31
 80090ea:	4013      	ands	r3, r2
 80090ec:	40dc      	lsrs	r4, r3
 80090ee:	0023      	movs	r3, r4
}
 80090f0:	0018      	movs	r0, r3
 80090f2:	46bd      	mov	sp, r7
 80090f4:	bdb0      	pop	{r4, r5, r7, pc}
 80090f6:	46c0      	nop			@ (mov r8, r8)
 80090f8:	08010300 	.word	0x08010300

080090fc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80090fc:	b580      	push	{r7, lr}
 80090fe:	b086      	sub	sp, #24
 8009100:	af00      	add	r7, sp, #0
 8009102:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8009104:	2313      	movs	r3, #19
 8009106:	18fb      	adds	r3, r7, r3
 8009108:	2200      	movs	r2, #0
 800910a:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800910c:	2312      	movs	r3, #18
 800910e:	18fb      	adds	r3, r7, r3
 8009110:	2200      	movs	r2, #0
 8009112:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	681a      	ldr	r2, [r3, #0]
 8009118:	2380      	movs	r3, #128	@ 0x80
 800911a:	029b      	lsls	r3, r3, #10
 800911c:	4013      	ands	r3, r2
 800911e:	d100      	bne.n	8009122 <HAL_RCCEx_PeriphCLKConfig+0x26>
 8009120:	e0ad      	b.n	800927e <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009122:	2011      	movs	r0, #17
 8009124:	183b      	adds	r3, r7, r0
 8009126:	2200      	movs	r2, #0
 8009128:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800912a:	4b47      	ldr	r3, [pc, #284]	@ (8009248 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800912c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800912e:	2380      	movs	r3, #128	@ 0x80
 8009130:	055b      	lsls	r3, r3, #21
 8009132:	4013      	ands	r3, r2
 8009134:	d110      	bne.n	8009158 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009136:	4b44      	ldr	r3, [pc, #272]	@ (8009248 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8009138:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800913a:	4b43      	ldr	r3, [pc, #268]	@ (8009248 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 800913c:	2180      	movs	r1, #128	@ 0x80
 800913e:	0549      	lsls	r1, r1, #21
 8009140:	430a      	orrs	r2, r1
 8009142:	63da      	str	r2, [r3, #60]	@ 0x3c
 8009144:	4b40      	ldr	r3, [pc, #256]	@ (8009248 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8009146:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009148:	2380      	movs	r3, #128	@ 0x80
 800914a:	055b      	lsls	r3, r3, #21
 800914c:	4013      	ands	r3, r2
 800914e:	60bb      	str	r3, [r7, #8]
 8009150:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8009152:	183b      	adds	r3, r7, r0
 8009154:	2201      	movs	r2, #1
 8009156:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8009158:	4b3c      	ldr	r3, [pc, #240]	@ (800924c <HAL_RCCEx_PeriphCLKConfig+0x150>)
 800915a:	681a      	ldr	r2, [r3, #0]
 800915c:	4b3b      	ldr	r3, [pc, #236]	@ (800924c <HAL_RCCEx_PeriphCLKConfig+0x150>)
 800915e:	2180      	movs	r1, #128	@ 0x80
 8009160:	0049      	lsls	r1, r1, #1
 8009162:	430a      	orrs	r2, r1
 8009164:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8009166:	f7fe f991 	bl	800748c <HAL_GetTick>
 800916a:	0003      	movs	r3, r0
 800916c:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800916e:	e00b      	b.n	8009188 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009170:	f7fe f98c 	bl	800748c <HAL_GetTick>
 8009174:	0002      	movs	r2, r0
 8009176:	68fb      	ldr	r3, [r7, #12]
 8009178:	1ad3      	subs	r3, r2, r3
 800917a:	2b02      	cmp	r3, #2
 800917c:	d904      	bls.n	8009188 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 800917e:	2313      	movs	r3, #19
 8009180:	18fb      	adds	r3, r7, r3
 8009182:	2203      	movs	r2, #3
 8009184:	701a      	strb	r2, [r3, #0]
        break;
 8009186:	e005      	b.n	8009194 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009188:	4b30      	ldr	r3, [pc, #192]	@ (800924c <HAL_RCCEx_PeriphCLKConfig+0x150>)
 800918a:	681a      	ldr	r2, [r3, #0]
 800918c:	2380      	movs	r3, #128	@ 0x80
 800918e:	005b      	lsls	r3, r3, #1
 8009190:	4013      	ands	r3, r2
 8009192:	d0ed      	beq.n	8009170 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8009194:	2313      	movs	r3, #19
 8009196:	18fb      	adds	r3, r7, r3
 8009198:	781b      	ldrb	r3, [r3, #0]
 800919a:	2b00      	cmp	r3, #0
 800919c:	d15e      	bne.n	800925c <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800919e:	4b2a      	ldr	r3, [pc, #168]	@ (8009248 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80091a0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80091a2:	23c0      	movs	r3, #192	@ 0xc0
 80091a4:	009b      	lsls	r3, r3, #2
 80091a6:	4013      	ands	r3, r2
 80091a8:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80091aa:	697b      	ldr	r3, [r7, #20]
 80091ac:	2b00      	cmp	r3, #0
 80091ae:	d019      	beq.n	80091e4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80091b4:	697a      	ldr	r2, [r7, #20]
 80091b6:	429a      	cmp	r2, r3
 80091b8:	d014      	beq.n	80091e4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80091ba:	4b23      	ldr	r3, [pc, #140]	@ (8009248 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80091bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80091be:	4a24      	ldr	r2, [pc, #144]	@ (8009250 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 80091c0:	4013      	ands	r3, r2
 80091c2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80091c4:	4b20      	ldr	r3, [pc, #128]	@ (8009248 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80091c6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80091c8:	4b1f      	ldr	r3, [pc, #124]	@ (8009248 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80091ca:	2180      	movs	r1, #128	@ 0x80
 80091cc:	0249      	lsls	r1, r1, #9
 80091ce:	430a      	orrs	r2, r1
 80091d0:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 80091d2:	4b1d      	ldr	r3, [pc, #116]	@ (8009248 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80091d4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80091d6:	4b1c      	ldr	r3, [pc, #112]	@ (8009248 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80091d8:	491e      	ldr	r1, [pc, #120]	@ (8009254 <HAL_RCCEx_PeriphCLKConfig+0x158>)
 80091da:	400a      	ands	r2, r1
 80091dc:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80091de:	4b1a      	ldr	r3, [pc, #104]	@ (8009248 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80091e0:	697a      	ldr	r2, [r7, #20]
 80091e2:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80091e4:	697b      	ldr	r3, [r7, #20]
 80091e6:	2201      	movs	r2, #1
 80091e8:	4013      	ands	r3, r2
 80091ea:	d016      	beq.n	800921a <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80091ec:	f7fe f94e 	bl	800748c <HAL_GetTick>
 80091f0:	0003      	movs	r3, r0
 80091f2:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80091f4:	e00c      	b.n	8009210 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80091f6:	f7fe f949 	bl	800748c <HAL_GetTick>
 80091fa:	0002      	movs	r2, r0
 80091fc:	68fb      	ldr	r3, [r7, #12]
 80091fe:	1ad3      	subs	r3, r2, r3
 8009200:	4a15      	ldr	r2, [pc, #84]	@ (8009258 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8009202:	4293      	cmp	r3, r2
 8009204:	d904      	bls.n	8009210 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8009206:	2313      	movs	r3, #19
 8009208:	18fb      	adds	r3, r7, r3
 800920a:	2203      	movs	r2, #3
 800920c:	701a      	strb	r2, [r3, #0]
            break;
 800920e:	e004      	b.n	800921a <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009210:	4b0d      	ldr	r3, [pc, #52]	@ (8009248 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8009212:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009214:	2202      	movs	r2, #2
 8009216:	4013      	ands	r3, r2
 8009218:	d0ed      	beq.n	80091f6 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 800921a:	2313      	movs	r3, #19
 800921c:	18fb      	adds	r3, r7, r3
 800921e:	781b      	ldrb	r3, [r3, #0]
 8009220:	2b00      	cmp	r3, #0
 8009222:	d10a      	bne.n	800923a <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8009224:	4b08      	ldr	r3, [pc, #32]	@ (8009248 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8009226:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009228:	4a09      	ldr	r2, [pc, #36]	@ (8009250 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 800922a:	4013      	ands	r3, r2
 800922c:	0019      	movs	r1, r3
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009232:	4b05      	ldr	r3, [pc, #20]	@ (8009248 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8009234:	430a      	orrs	r2, r1
 8009236:	65da      	str	r2, [r3, #92]	@ 0x5c
 8009238:	e016      	b.n	8009268 <HAL_RCCEx_PeriphCLKConfig+0x16c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800923a:	2312      	movs	r3, #18
 800923c:	18fb      	adds	r3, r7, r3
 800923e:	2213      	movs	r2, #19
 8009240:	18ba      	adds	r2, r7, r2
 8009242:	7812      	ldrb	r2, [r2, #0]
 8009244:	701a      	strb	r2, [r3, #0]
 8009246:	e00f      	b.n	8009268 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8009248:	40021000 	.word	0x40021000
 800924c:	40007000 	.word	0x40007000
 8009250:	fffffcff 	.word	0xfffffcff
 8009254:	fffeffff 	.word	0xfffeffff
 8009258:	00001388 	.word	0x00001388
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800925c:	2312      	movs	r3, #18
 800925e:	18fb      	adds	r3, r7, r3
 8009260:	2213      	movs	r2, #19
 8009262:	18ba      	adds	r2, r7, r2
 8009264:	7812      	ldrb	r2, [r2, #0]
 8009266:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8009268:	2311      	movs	r3, #17
 800926a:	18fb      	adds	r3, r7, r3
 800926c:	781b      	ldrb	r3, [r3, #0]
 800926e:	2b01      	cmp	r3, #1
 8009270:	d105      	bne.n	800927e <HAL_RCCEx_PeriphCLKConfig+0x182>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009272:	4bb6      	ldr	r3, [pc, #728]	@ (800954c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8009274:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009276:	4bb5      	ldr	r3, [pc, #724]	@ (800954c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8009278:	49b5      	ldr	r1, [pc, #724]	@ (8009550 <HAL_RCCEx_PeriphCLKConfig+0x454>)
 800927a:	400a      	ands	r2, r1
 800927c:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	681b      	ldr	r3, [r3, #0]
 8009282:	2201      	movs	r2, #1
 8009284:	4013      	ands	r3, r2
 8009286:	d009      	beq.n	800929c <HAL_RCCEx_PeriphCLKConfig+0x1a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8009288:	4bb0      	ldr	r3, [pc, #704]	@ (800954c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800928a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800928c:	2203      	movs	r2, #3
 800928e:	4393      	bics	r3, r2
 8009290:	0019      	movs	r1, r3
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	685a      	ldr	r2, [r3, #4]
 8009296:	4bad      	ldr	r3, [pc, #692]	@ (800954c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8009298:	430a      	orrs	r2, r1
 800929a:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	681b      	ldr	r3, [r3, #0]
 80092a0:	2202      	movs	r2, #2
 80092a2:	4013      	ands	r3, r2
 80092a4:	d009      	beq.n	80092ba <HAL_RCCEx_PeriphCLKConfig+0x1be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80092a6:	4ba9      	ldr	r3, [pc, #676]	@ (800954c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80092a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80092aa:	220c      	movs	r2, #12
 80092ac:	4393      	bics	r3, r2
 80092ae:	0019      	movs	r1, r3
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	689a      	ldr	r2, [r3, #8]
 80092b4:	4ba5      	ldr	r3, [pc, #660]	@ (800954c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80092b6:	430a      	orrs	r2, r1
 80092b8:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART2SEL */

#if defined(RCC_CCIPR_USART3SEL)
  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	681b      	ldr	r3, [r3, #0]
 80092be:	2204      	movs	r2, #4
 80092c0:	4013      	ands	r3, r2
 80092c2:	d009      	beq.n	80092d8 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80092c4:	4ba1      	ldr	r3, [pc, #644]	@ (800954c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80092c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80092c8:	2230      	movs	r2, #48	@ 0x30
 80092ca:	4393      	bics	r3, r2
 80092cc:	0019      	movs	r1, r3
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	68da      	ldr	r2, [r3, #12]
 80092d2:	4b9e      	ldr	r3, [pc, #632]	@ (800954c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80092d4:	430a      	orrs	r2, r1
 80092d6:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	681b      	ldr	r3, [r3, #0]
 80092dc:	2210      	movs	r2, #16
 80092de:	4013      	ands	r3, r2
 80092e0:	d009      	beq.n	80092f6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80092e2:	4b9a      	ldr	r3, [pc, #616]	@ (800954c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80092e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80092e6:	4a9b      	ldr	r2, [pc, #620]	@ (8009554 <HAL_RCCEx_PeriphCLKConfig+0x458>)
 80092e8:	4013      	ands	r3, r2
 80092ea:	0019      	movs	r1, r3
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	691a      	ldr	r2, [r3, #16]
 80092f0:	4b96      	ldr	r3, [pc, #600]	@ (800954c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80092f2:	430a      	orrs	r2, r1
 80092f4:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART1 */

#if defined(LPUART2)
  /*-------------------------- LPUART2 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART2) == RCC_PERIPHCLK_LPUART2)
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	681a      	ldr	r2, [r3, #0]
 80092fa:	2380      	movs	r3, #128	@ 0x80
 80092fc:	015b      	lsls	r3, r3, #5
 80092fe:	4013      	ands	r3, r2
 8009300:	d009      	beq.n	8009316 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART2CLKSOURCE(PeriphClkInit->Lpuart2ClockSelection));

    /* Configure the LPUART clock source */
    __HAL_RCC_LPUART2_CONFIG(PeriphClkInit->Lpuart2ClockSelection);
 8009302:	4b92      	ldr	r3, [pc, #584]	@ (800954c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8009304:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009306:	4a94      	ldr	r2, [pc, #592]	@ (8009558 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8009308:	4013      	ands	r3, r2
 800930a:	0019      	movs	r1, r3
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	695a      	ldr	r2, [r3, #20]
 8009310:	4b8e      	ldr	r3, [pc, #568]	@ (800954c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8009312:	430a      	orrs	r2, r1
 8009314:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	681a      	ldr	r2, [r3, #0]
 800931a:	2380      	movs	r3, #128	@ 0x80
 800931c:	009b      	lsls	r3, r3, #2
 800931e:	4013      	ands	r3, r2
 8009320:	d009      	beq.n	8009336 <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8009322:	4b8a      	ldr	r3, [pc, #552]	@ (800954c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8009324:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009326:	4a8d      	ldr	r2, [pc, #564]	@ (800955c <HAL_RCCEx_PeriphCLKConfig+0x460>)
 8009328:	4013      	ands	r3, r2
 800932a:	0019      	movs	r1, r3
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8009330:	4b86      	ldr	r3, [pc, #536]	@ (800954c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8009332:	430a      	orrs	r2, r1
 8009334:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	681a      	ldr	r2, [r3, #0]
 800933a:	2380      	movs	r3, #128	@ 0x80
 800933c:	00db      	lsls	r3, r3, #3
 800933e:	4013      	ands	r3, r2
 8009340:	d009      	beq.n	8009356 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8009342:	4b82      	ldr	r3, [pc, #520]	@ (800954c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8009344:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009346:	4a86      	ldr	r2, [pc, #536]	@ (8009560 <HAL_RCCEx_PeriphCLKConfig+0x464>)
 8009348:	4013      	ands	r3, r2
 800934a:	0019      	movs	r1, r3
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009350:	4b7e      	ldr	r3, [pc, #504]	@ (800954c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8009352:	430a      	orrs	r2, r1
 8009354:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	681b      	ldr	r3, [r3, #0]
 800935a:	2220      	movs	r2, #32
 800935c:	4013      	ands	r3, r2
 800935e:	d009      	beq.n	8009374 <HAL_RCCEx_PeriphCLKConfig+0x278>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8009360:	4b7a      	ldr	r3, [pc, #488]	@ (800954c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8009362:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009364:	4a7f      	ldr	r2, [pc, #508]	@ (8009564 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8009366:	4013      	ands	r3, r2
 8009368:	0019      	movs	r1, r3
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	699a      	ldr	r2, [r3, #24]
 800936e:	4b77      	ldr	r3, [pc, #476]	@ (800954c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8009370:	430a      	orrs	r2, r1
 8009372:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_I2C2SEL)
  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	681b      	ldr	r3, [r3, #0]
 8009378:	2240      	movs	r2, #64	@ 0x40
 800937a:	4013      	ands	r3, r2
 800937c:	d009      	beq.n	8009392 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800937e:	4b73      	ldr	r3, [pc, #460]	@ (800954c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8009380:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009382:	4a79      	ldr	r2, [pc, #484]	@ (8009568 <HAL_RCCEx_PeriphCLKConfig+0x46c>)
 8009384:	4013      	ands	r3, r2
 8009386:	0019      	movs	r1, r3
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	69da      	ldr	r2, [r3, #28]
 800938c:	4b6f      	ldr	r3, [pc, #444]	@ (800954c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800938e:	430a      	orrs	r2, r1
 8009390:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	681a      	ldr	r2, [r3, #0]
 8009396:	2380      	movs	r3, #128	@ 0x80
 8009398:	01db      	lsls	r3, r3, #7
 800939a:	4013      	ands	r3, r2
 800939c:	d015      	beq.n	80093ca <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800939e:	4b6b      	ldr	r3, [pc, #428]	@ (800954c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80093a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80093a2:	009b      	lsls	r3, r3, #2
 80093a4:	0899      	lsrs	r1, r3, #2
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80093aa:	4b68      	ldr	r3, [pc, #416]	@ (800954c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80093ac:	430a      	orrs	r2, r1
 80093ae:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80093b4:	2380      	movs	r3, #128	@ 0x80
 80093b6:	05db      	lsls	r3, r3, #23
 80093b8:	429a      	cmp	r2, r3
 80093ba:	d106      	bne.n	80093ca <HAL_RCCEx_PeriphCLKConfig+0x2ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80093bc:	4b63      	ldr	r3, [pc, #396]	@ (800954c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80093be:	68da      	ldr	r2, [r3, #12]
 80093c0:	4b62      	ldr	r3, [pc, #392]	@ (800954c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80093c2:	2180      	movs	r1, #128	@ 0x80
 80093c4:	0249      	lsls	r1, r1, #9
 80093c6:	430a      	orrs	r2, r1
 80093c8:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	681a      	ldr	r2, [r3, #0]
 80093ce:	2380      	movs	r3, #128	@ 0x80
 80093d0:	031b      	lsls	r3, r3, #12
 80093d2:	4013      	ands	r3, r2
 80093d4:	d009      	beq.n	80093ea <HAL_RCCEx_PeriphCLKConfig+0x2ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80093d6:	4b5d      	ldr	r3, [pc, #372]	@ (800954c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80093d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80093da:	2240      	movs	r2, #64	@ 0x40
 80093dc:	4393      	bics	r3, r2
 80093de:	0019      	movs	r1, r3
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80093e4:	4b59      	ldr	r3, [pc, #356]	@ (800954c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80093e6:	430a      	orrs	r2, r1
 80093e8:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	681a      	ldr	r2, [r3, #0]
 80093ee:	2380      	movs	r3, #128	@ 0x80
 80093f0:	039b      	lsls	r3, r3, #14
 80093f2:	4013      	ands	r3, r2
 80093f4:	d016      	beq.n	8009424 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80093f6:	4b55      	ldr	r3, [pc, #340]	@ (800954c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80093f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80093fa:	4a5c      	ldr	r2, [pc, #368]	@ (800956c <HAL_RCCEx_PeriphCLKConfig+0x470>)
 80093fc:	4013      	ands	r3, r2
 80093fe:	0019      	movs	r1, r3
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009404:	4b51      	ldr	r3, [pc, #324]	@ (800954c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8009406:	430a      	orrs	r2, r1
 8009408:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800940e:	2380      	movs	r3, #128	@ 0x80
 8009410:	03db      	lsls	r3, r3, #15
 8009412:	429a      	cmp	r2, r3
 8009414:	d106      	bne.n	8009424 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8009416:	4b4d      	ldr	r3, [pc, #308]	@ (800954c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8009418:	68da      	ldr	r2, [r3, #12]
 800941a:	4b4c      	ldr	r3, [pc, #304]	@ (800954c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800941c:	2180      	movs	r1, #128	@ 0x80
 800941e:	0449      	lsls	r1, r1, #17
 8009420:	430a      	orrs	r2, r1
 8009422:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	681a      	ldr	r2, [r3, #0]
 8009428:	2380      	movs	r3, #128	@ 0x80
 800942a:	03db      	lsls	r3, r3, #15
 800942c:	4013      	ands	r3, r2
 800942e:	d016      	beq.n	800945e <HAL_RCCEx_PeriphCLKConfig+0x362>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8009430:	4b46      	ldr	r3, [pc, #280]	@ (800954c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8009432:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009434:	4a4e      	ldr	r2, [pc, #312]	@ (8009570 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8009436:	4013      	ands	r3, r2
 8009438:	0019      	movs	r1, r3
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800943e:	4b43      	ldr	r3, [pc, #268]	@ (800954c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8009440:	430a      	orrs	r2, r1
 8009442:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009448:	2380      	movs	r3, #128	@ 0x80
 800944a:	045b      	lsls	r3, r3, #17
 800944c:	429a      	cmp	r2, r3
 800944e:	d106      	bne.n	800945e <HAL_RCCEx_PeriphCLKConfig+0x362>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8009450:	4b3e      	ldr	r3, [pc, #248]	@ (800954c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8009452:	68da      	ldr	r2, [r3, #12]
 8009454:	4b3d      	ldr	r3, [pc, #244]	@ (800954c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8009456:	2180      	movs	r1, #128	@ 0x80
 8009458:	0449      	lsls	r1, r1, #17
 800945a:	430a      	orrs	r2, r1
 800945c:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	681a      	ldr	r2, [r3, #0]
 8009462:	2380      	movs	r3, #128	@ 0x80
 8009464:	011b      	lsls	r3, r3, #4
 8009466:	4013      	ands	r3, r2
 8009468:	d014      	beq.n	8009494 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 800946a:	4b38      	ldr	r3, [pc, #224]	@ (800954c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800946c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800946e:	2203      	movs	r2, #3
 8009470:	4393      	bics	r3, r2
 8009472:	0019      	movs	r1, r3
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	6a1a      	ldr	r2, [r3, #32]
 8009478:	4b34      	ldr	r3, [pc, #208]	@ (800954c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800947a:	430a      	orrs	r2, r1
 800947c:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	6a1b      	ldr	r3, [r3, #32]
 8009482:	2b01      	cmp	r3, #1
 8009484:	d106      	bne.n	8009494 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8009486:	4b31      	ldr	r3, [pc, #196]	@ (800954c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8009488:	68da      	ldr	r2, [r3, #12]
 800948a:	4b30      	ldr	r3, [pc, #192]	@ (800954c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800948c:	2180      	movs	r1, #128	@ 0x80
 800948e:	0249      	lsls	r1, r1, #9
 8009490:	430a      	orrs	r2, r1
 8009492:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(RCC_CCIPR2_I2S2SEL)
  /*-------------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	681a      	ldr	r2, [r3, #0]
 8009498:	2380      	movs	r3, #128	@ 0x80
 800949a:	019b      	lsls	r3, r3, #6
 800949c:	4013      	ands	r3, r2
 800949e:	d014      	beq.n	80094ca <HAL_RCCEx_PeriphCLKConfig+0x3ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 80094a0:	4b2a      	ldr	r3, [pc, #168]	@ (800954c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80094a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80094a4:	220c      	movs	r2, #12
 80094a6:	4393      	bics	r3, r2
 80094a8:	0019      	movs	r1, r3
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80094ae:	4b27      	ldr	r3, [pc, #156]	@ (800954c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80094b0:	430a      	orrs	r2, r1
 80094b2:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80094b8:	2b04      	cmp	r3, #4
 80094ba:	d106      	bne.n	80094ca <HAL_RCCEx_PeriphCLKConfig+0x3ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80094bc:	4b23      	ldr	r3, [pc, #140]	@ (800954c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80094be:	68da      	ldr	r2, [r3, #12]
 80094c0:	4b22      	ldr	r3, [pc, #136]	@ (800954c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80094c2:	2180      	movs	r1, #128	@ 0x80
 80094c4:	0249      	lsls	r1, r1, #9
 80094c6:	430a      	orrs	r2, r1
 80094c8:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR2_I2S2SEL */

#if defined(STM32G0C1xx) || defined(STM32G0B1xx)  || defined(STM32G0B0xx)
  /*-------------------------- USB clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	681a      	ldr	r2, [r3, #0]
 80094ce:	2380      	movs	r3, #128	@ 0x80
 80094d0:	045b      	lsls	r3, r3, #17
 80094d2:	4013      	ands	r3, r2
 80094d4:	d016      	beq.n	8009504 <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80094d6:	4b1d      	ldr	r3, [pc, #116]	@ (800954c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80094d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80094da:	4a22      	ldr	r2, [pc, #136]	@ (8009564 <HAL_RCCEx_PeriphCLKConfig+0x468>)
 80094dc:	4013      	ands	r3, r2
 80094de:	0019      	movs	r1, r3
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80094e4:	4b19      	ldr	r3, [pc, #100]	@ (800954c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80094e6:	430a      	orrs	r2, r1
 80094e8:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80094ee:	2380      	movs	r3, #128	@ 0x80
 80094f0:	019b      	lsls	r3, r3, #6
 80094f2:	429a      	cmp	r2, r3
 80094f4:	d106      	bne.n	8009504 <HAL_RCCEx_PeriphCLKConfig+0x408>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80094f6:	4b15      	ldr	r3, [pc, #84]	@ (800954c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80094f8:	68da      	ldr	r2, [r3, #12]
 80094fa:	4b14      	ldr	r3, [pc, #80]	@ (800954c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 80094fc:	2180      	movs	r1, #128	@ 0x80
 80094fe:	0449      	lsls	r1, r1, #17
 8009500:	430a      	orrs	r2, r1
 8009502:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */

#if defined(FDCAN1) || defined(FDCAN2)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	681a      	ldr	r2, [r3, #0]
 8009508:	2380      	movs	r3, #128	@ 0x80
 800950a:	049b      	lsls	r3, r3, #18
 800950c:	4013      	ands	r3, r2
 800950e:	d016      	beq.n	800953e <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8009510:	4b0e      	ldr	r3, [pc, #56]	@ (800954c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8009512:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009514:	4a10      	ldr	r2, [pc, #64]	@ (8009558 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8009516:	4013      	ands	r3, r2
 8009518:	0019      	movs	r1, r3
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800951e:	4b0b      	ldr	r3, [pc, #44]	@ (800954c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8009520:	430a      	orrs	r2, r1
 8009522:	659a      	str	r2, [r3, #88]	@ 0x58

    if (PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8009528:	2380      	movs	r3, #128	@ 0x80
 800952a:	005b      	lsls	r3, r3, #1
 800952c:	429a      	cmp	r2, r3
 800952e:	d106      	bne.n	800953e <HAL_RCCEx_PeriphCLKConfig+0x442>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8009530:	4b06      	ldr	r3, [pc, #24]	@ (800954c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8009532:	68da      	ldr	r2, [r3, #12]
 8009534:	4b05      	ldr	r3, [pc, #20]	@ (800954c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8009536:	2180      	movs	r1, #128	@ 0x80
 8009538:	0449      	lsls	r1, r1, #17
 800953a:	430a      	orrs	r2, r1
 800953c:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 800953e:	2312      	movs	r3, #18
 8009540:	18fb      	adds	r3, r7, r3
 8009542:	781b      	ldrb	r3, [r3, #0]
}
 8009544:	0018      	movs	r0, r3
 8009546:	46bd      	mov	sp, r7
 8009548:	b006      	add	sp, #24
 800954a:	bd80      	pop	{r7, pc}
 800954c:	40021000 	.word	0x40021000
 8009550:	efffffff 	.word	0xefffffff
 8009554:	fffff3ff 	.word	0xfffff3ff
 8009558:	fffffcff 	.word	0xfffffcff
 800955c:	fff3ffff 	.word	0xfff3ffff
 8009560:	ffcfffff 	.word	0xffcfffff
 8009564:	ffffcfff 	.word	0xffffcfff
 8009568:	ffff3fff 	.word	0xffff3fff
 800956c:	ffbfffff 	.word	0xffbfffff
 8009570:	feffffff 	.word	0xfeffffff

08009574 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8009574:	b590      	push	{r4, r7, lr}
 8009576:	b089      	sub	sp, #36	@ 0x24
 8009578:	af00      	add	r7, sp, #0
 800957a:	60f8      	str	r0, [r7, #12]
 800957c:	60b9      	str	r1, [r7, #8]
 800957e:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8009580:	68fb      	ldr	r3, [r7, #12]
 8009582:	2228      	movs	r2, #40	@ 0x28
 8009584:	5c9b      	ldrb	r3, [r3, r2]
 8009586:	2b01      	cmp	r3, #1
 8009588:	d101      	bne.n	800958e <HAL_RTC_SetAlarm_IT+0x1a>
 800958a:	2302      	movs	r3, #2
 800958c:	e127      	b.n	80097de <HAL_RTC_SetAlarm_IT+0x26a>
 800958e:	68fb      	ldr	r3, [r7, #12]
 8009590:	2228      	movs	r2, #40	@ 0x28
 8009592:	2101      	movs	r1, #1
 8009594:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8009596:	68fb      	ldr	r3, [r7, #12]
 8009598:	2229      	movs	r2, #41	@ 0x29
 800959a:	2102      	movs	r1, #2
 800959c:	5499      	strb	r1, [r3, r2]

  if(Format == RTC_FORMAT_BIN)
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	2b00      	cmp	r3, #0
 80095a2:	d136      	bne.n	8009612 <HAL_RTC_SetAlarm_IT+0x9e>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80095a4:	68fb      	ldr	r3, [r7, #12]
 80095a6:	681b      	ldr	r3, [r3, #0]
 80095a8:	699b      	ldr	r3, [r3, #24]
 80095aa:	2240      	movs	r2, #64	@ 0x40
 80095ac:	4013      	ands	r3, r2
 80095ae:	d102      	bne.n	80095b6 <HAL_RTC_SetAlarm_IT+0x42>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 80095b0:	68bb      	ldr	r3, [r7, #8]
 80095b2:	2200      	movs	r2, #0
 80095b4:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80095b6:	68bb      	ldr	r3, [r7, #8]
 80095b8:	781b      	ldrb	r3, [r3, #0]
 80095ba:	0018      	movs	r0, r3
 80095bc:	f000 fa1e 	bl	80099fc <RTC_ByteToBcd2>
 80095c0:	0003      	movs	r3, r0
 80095c2:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80095c4:	68bb      	ldr	r3, [r7, #8]
 80095c6:	785b      	ldrb	r3, [r3, #1]
 80095c8:	0018      	movs	r0, r3
 80095ca:	f000 fa17 	bl	80099fc <RTC_ByteToBcd2>
 80095ce:	0003      	movs	r3, r0
 80095d0:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80095d2:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 80095d4:	68bb      	ldr	r3, [r7, #8]
 80095d6:	789b      	ldrb	r3, [r3, #2]
 80095d8:	0018      	movs	r0, r3
 80095da:	f000 fa0f 	bl	80099fc <RTC_ByteToBcd2>
 80095de:	0003      	movs	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80095e0:	0022      	movs	r2, r4
 80095e2:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 80095e4:	68bb      	ldr	r3, [r7, #8]
 80095e6:	78db      	ldrb	r3, [r3, #3]
 80095e8:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 80095ea:	431a      	orrs	r2, r3
 80095ec:	0014      	movs	r4, r2
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 80095ee:	68bb      	ldr	r3, [r7, #8]
 80095f0:	2220      	movs	r2, #32
 80095f2:	5c9b      	ldrb	r3, [r3, r2]
 80095f4:	0018      	movs	r0, r3
 80095f6:	f000 fa01 	bl	80099fc <RTC_ByteToBcd2>
 80095fa:	0003      	movs	r3, r0
 80095fc:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 80095fe:	0022      	movs	r2, r4
 8009600:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8009602:	68bb      	ldr	r3, [r7, #8]
 8009604:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8009606:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8009608:	68bb      	ldr	r3, [r7, #8]
 800960a:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800960c:	4313      	orrs	r3, r2
 800960e:	61fb      	str	r3, [r7, #28]
 8009610:	e022      	b.n	8009658 <HAL_RTC_SetAlarm_IT+0xe4>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8009612:	68fb      	ldr	r3, [r7, #12]
 8009614:	681b      	ldr	r3, [r3, #0]
 8009616:	699b      	ldr	r3, [r3, #24]
 8009618:	2240      	movs	r2, #64	@ 0x40
 800961a:	4013      	ands	r3, r2
 800961c:	d102      	bne.n	8009624 <HAL_RTC_SetAlarm_IT+0xb0>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800961e:	68bb      	ldr	r3, [r7, #8]
 8009620:	2200      	movs	r2, #0
 8009622:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8009624:	68bb      	ldr	r3, [r7, #8]
 8009626:	781b      	ldrb	r3, [r3, #0]
 8009628:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800962a:	68bb      	ldr	r3, [r7, #8]
 800962c:	785b      	ldrb	r3, [r3, #1]
 800962e:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8009630:	4313      	orrs	r3, r2
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8009632:	68ba      	ldr	r2, [r7, #8]
 8009634:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8009636:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8009638:	68bb      	ldr	r3, [r7, #8]
 800963a:	78db      	ldrb	r3, [r3, #3]
 800963c:	059b      	lsls	r3, r3, #22
              ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 800963e:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8009640:	68bb      	ldr	r3, [r7, #8]
 8009642:	2120      	movs	r1, #32
 8009644:	5c5b      	ldrb	r3, [r3, r1]
 8009646:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8009648:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 800964a:	68bb      	ldr	r3, [r7, #8]
 800964c:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 800964e:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8009650:	68bb      	ldr	r3, [r7, #8]
 8009652:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8009654:	4313      	orrs	r3, r2
 8009656:	61fb      	str	r3, [r7, #28]
  }
  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8009658:	68bb      	ldr	r3, [r7, #8]
 800965a:	685a      	ldr	r2, [r3, #4]
 800965c:	68bb      	ldr	r3, [r7, #8]
 800965e:	699b      	ldr	r3, [r3, #24]
 8009660:	4313      	orrs	r3, r2
 8009662:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8009664:	68fb      	ldr	r3, [r7, #12]
 8009666:	681b      	ldr	r3, [r3, #0]
 8009668:	22ca      	movs	r2, #202	@ 0xca
 800966a:	625a      	str	r2, [r3, #36]	@ 0x24
 800966c:	68fb      	ldr	r3, [r7, #12]
 800966e:	681b      	ldr	r3, [r3, #0]
 8009670:	2253      	movs	r2, #83	@ 0x53
 8009672:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Configure the Alarm register */
  if(sAlarm->Alarm == RTC_ALARM_A)
 8009674:	68bb      	ldr	r3, [r7, #8]
 8009676:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009678:	2380      	movs	r3, #128	@ 0x80
 800967a:	005b      	lsls	r3, r3, #1
 800967c:	429a      	cmp	r2, r3
 800967e:	d14c      	bne.n	800971a <HAL_RTC_SetAlarm_IT+0x1a6>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8009680:	68fb      	ldr	r3, [r7, #12]
 8009682:	681b      	ldr	r3, [r3, #0]
 8009684:	699a      	ldr	r2, [r3, #24]
 8009686:	68fb      	ldr	r3, [r7, #12]
 8009688:	681b      	ldr	r3, [r3, #0]
 800968a:	4957      	ldr	r1, [pc, #348]	@ (80097e8 <HAL_RTC_SetAlarm_IT+0x274>)
 800968c:	400a      	ands	r2, r1
 800968e:	619a      	str	r2, [r3, #24]

    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8009690:	68fb      	ldr	r3, [r7, #12]
 8009692:	681b      	ldr	r3, [r3, #0]
 8009694:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8009696:	68fb      	ldr	r3, [r7, #12]
 8009698:	681b      	ldr	r3, [r3, #0]
 800969a:	2101      	movs	r1, #1
 800969c:	430a      	orrs	r2, r1
 800969e:	65da      	str	r2, [r3, #92]	@ 0x5c

    tickstart = HAL_GetTick();
 80096a0:	f7fd fef4 	bl	800748c <HAL_GetTick>
 80096a4:	0003      	movs	r3, r0
 80096a6:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 80096a8:	e016      	b.n	80096d8 <HAL_RTC_SetAlarm_IT+0x164>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80096aa:	f7fd feef 	bl	800748c <HAL_GetTick>
 80096ae:	0002      	movs	r2, r0
 80096b0:	697b      	ldr	r3, [r7, #20]
 80096b2:	1ad2      	subs	r2, r2, r3
 80096b4:	23fa      	movs	r3, #250	@ 0xfa
 80096b6:	009b      	lsls	r3, r3, #2
 80096b8:	429a      	cmp	r2, r3
 80096ba:	d90d      	bls.n	80096d8 <HAL_RTC_SetAlarm_IT+0x164>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80096bc:	68fb      	ldr	r3, [r7, #12]
 80096be:	681b      	ldr	r3, [r3, #0]
 80096c0:	22ff      	movs	r2, #255	@ 0xff
 80096c2:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80096c4:	68fb      	ldr	r3, [r7, #12]
 80096c6:	2229      	movs	r2, #41	@ 0x29
 80096c8:	2103      	movs	r1, #3
 80096ca:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80096cc:	68fb      	ldr	r3, [r7, #12]
 80096ce:	2228      	movs	r2, #40	@ 0x28
 80096d0:	2100      	movs	r1, #0
 80096d2:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80096d4:	2303      	movs	r3, #3
 80096d6:	e082      	b.n	80097de <HAL_RTC_SetAlarm_IT+0x26a>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 80096d8:	68fb      	ldr	r3, [r7, #12]
 80096da:	681b      	ldr	r3, [r3, #0]
 80096dc:	68db      	ldr	r3, [r3, #12]
 80096de:	2201      	movs	r2, #1
 80096e0:	4013      	ands	r3, r2
 80096e2:	d0e2      	beq.n	80096aa <HAL_RTC_SetAlarm_IT+0x136>
      }
    }

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 80096e4:	68fb      	ldr	r3, [r7, #12]
 80096e6:	681b      	ldr	r3, [r3, #0]
 80096e8:	69fa      	ldr	r2, [r7, #28]
 80096ea:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 80096ec:	68fb      	ldr	r3, [r7, #12]
 80096ee:	681b      	ldr	r3, [r3, #0]
 80096f0:	69ba      	ldr	r2, [r7, #24]
 80096f2:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 80096f4:	68fb      	ldr	r3, [r7, #12]
 80096f6:	681b      	ldr	r3, [r3, #0]
 80096f8:	699a      	ldr	r2, [r3, #24]
 80096fa:	68fb      	ldr	r3, [r7, #12]
 80096fc:	681b      	ldr	r3, [r3, #0]
 80096fe:	2180      	movs	r1, #128	@ 0x80
 8009700:	0049      	lsls	r1, r1, #1
 8009702:	430a      	orrs	r2, r1
 8009704:	619a      	str	r2, [r3, #24]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc,RTC_IT_ALRA);
 8009706:	68fb      	ldr	r3, [r7, #12]
 8009708:	681b      	ldr	r3, [r3, #0]
 800970a:	699a      	ldr	r2, [r3, #24]
 800970c:	68fb      	ldr	r3, [r7, #12]
 800970e:	681b      	ldr	r3, [r3, #0]
 8009710:	2180      	movs	r1, #128	@ 0x80
 8009712:	0149      	lsls	r1, r1, #5
 8009714:	430a      	orrs	r2, r1
 8009716:	619a      	str	r2, [r3, #24]
 8009718:	e04b      	b.n	80097b2 <HAL_RTC_SetAlarm_IT+0x23e>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 800971a:	68fb      	ldr	r3, [r7, #12]
 800971c:	681b      	ldr	r3, [r3, #0]
 800971e:	699a      	ldr	r2, [r3, #24]
 8009720:	68fb      	ldr	r3, [r7, #12]
 8009722:	681b      	ldr	r3, [r3, #0]
 8009724:	4931      	ldr	r1, [pc, #196]	@ (80097ec <HAL_RTC_SetAlarm_IT+0x278>)
 8009726:	400a      	ands	r2, r1
 8009728:	619a      	str	r2, [r3, #24]

    /* Clear flag alarm B */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_CLEAR_ALRBF);
 800972a:	68fb      	ldr	r3, [r7, #12]
 800972c:	681b      	ldr	r3, [r3, #0]
 800972e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8009730:	68fb      	ldr	r3, [r7, #12]
 8009732:	681b      	ldr	r3, [r3, #0]
 8009734:	2102      	movs	r1, #2
 8009736:	430a      	orrs	r2, r1
 8009738:	65da      	str	r2, [r3, #92]	@ 0x5c

    tickstart = HAL_GetTick();
 800973a:	f7fd fea7 	bl	800748c <HAL_GetTick>
 800973e:	0003      	movs	r3, r0
 8009740:	617b      	str	r3, [r7, #20]
    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8009742:	e016      	b.n	8009772 <HAL_RTC_SetAlarm_IT+0x1fe>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8009744:	f7fd fea2 	bl	800748c <HAL_GetTick>
 8009748:	0002      	movs	r2, r0
 800974a:	697b      	ldr	r3, [r7, #20]
 800974c:	1ad2      	subs	r2, r2, r3
 800974e:	23fa      	movs	r3, #250	@ 0xfa
 8009750:	009b      	lsls	r3, r3, #2
 8009752:	429a      	cmp	r2, r3
 8009754:	d90d      	bls.n	8009772 <HAL_RTC_SetAlarm_IT+0x1fe>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009756:	68fb      	ldr	r3, [r7, #12]
 8009758:	681b      	ldr	r3, [r3, #0]
 800975a:	22ff      	movs	r2, #255	@ 0xff
 800975c:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800975e:	68fb      	ldr	r3, [r7, #12]
 8009760:	2229      	movs	r2, #41	@ 0x29
 8009762:	2103      	movs	r1, #3
 8009764:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8009766:	68fb      	ldr	r3, [r7, #12]
 8009768:	2228      	movs	r2, #40	@ 0x28
 800976a:	2100      	movs	r1, #0
 800976c:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800976e:	2303      	movs	r3, #3
 8009770:	e035      	b.n	80097de <HAL_RTC_SetAlarm_IT+0x26a>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8009772:	68fb      	ldr	r3, [r7, #12]
 8009774:	681b      	ldr	r3, [r3, #0]
 8009776:	68db      	ldr	r3, [r3, #12]
 8009778:	2202      	movs	r2, #2
 800977a:	4013      	ands	r3, r2
 800977c:	d0e2      	beq.n	8009744 <HAL_RTC_SetAlarm_IT+0x1d0>
      }
    }

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 800977e:	68fb      	ldr	r3, [r7, #12]
 8009780:	681b      	ldr	r3, [r3, #0]
 8009782:	69fa      	ldr	r2, [r7, #28]
 8009784:	649a      	str	r2, [r3, #72]	@ 0x48
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8009786:	68fb      	ldr	r3, [r7, #12]
 8009788:	681b      	ldr	r3, [r3, #0]
 800978a:	69ba      	ldr	r2, [r7, #24]
 800978c:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 800978e:	68fb      	ldr	r3, [r7, #12]
 8009790:	681b      	ldr	r3, [r3, #0]
 8009792:	699a      	ldr	r2, [r3, #24]
 8009794:	68fb      	ldr	r3, [r7, #12]
 8009796:	681b      	ldr	r3, [r3, #0]
 8009798:	2180      	movs	r1, #128	@ 0x80
 800979a:	0089      	lsls	r1, r1, #2
 800979c:	430a      	orrs	r2, r1
 800979e:	619a      	str	r2, [r3, #24]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 80097a0:	68fb      	ldr	r3, [r7, #12]
 80097a2:	681b      	ldr	r3, [r3, #0]
 80097a4:	699a      	ldr	r2, [r3, #24]
 80097a6:	68fb      	ldr	r3, [r7, #12]
 80097a8:	681b      	ldr	r3, [r3, #0]
 80097aa:	2180      	movs	r1, #128	@ 0x80
 80097ac:	0189      	lsls	r1, r1, #6
 80097ae:	430a      	orrs	r2, r1
 80097b0:	619a      	str	r2, [r3, #24]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 80097b2:	4a0f      	ldr	r2, [pc, #60]	@ (80097f0 <HAL_RTC_SetAlarm_IT+0x27c>)
 80097b4:	2380      	movs	r3, #128	@ 0x80
 80097b6:	58d3      	ldr	r3, [r2, r3]
 80097b8:	490d      	ldr	r1, [pc, #52]	@ (80097f0 <HAL_RTC_SetAlarm_IT+0x27c>)
 80097ba:	2280      	movs	r2, #128	@ 0x80
 80097bc:	0312      	lsls	r2, r2, #12
 80097be:	4313      	orrs	r3, r2
 80097c0:	2280      	movs	r2, #128	@ 0x80
 80097c2:	508b      	str	r3, [r1, r2]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80097c4:	68fb      	ldr	r3, [r7, #12]
 80097c6:	681b      	ldr	r3, [r3, #0]
 80097c8:	22ff      	movs	r2, #255	@ 0xff
 80097ca:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 80097cc:	68fb      	ldr	r3, [r7, #12]
 80097ce:	2229      	movs	r2, #41	@ 0x29
 80097d0:	2101      	movs	r1, #1
 80097d2:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80097d4:	68fb      	ldr	r3, [r7, #12]
 80097d6:	2228      	movs	r2, #40	@ 0x28
 80097d8:	2100      	movs	r1, #0
 80097da:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80097dc:	2300      	movs	r3, #0
}
 80097de:	0018      	movs	r0, r3
 80097e0:	46bd      	mov	sp, r7
 80097e2:	b009      	add	sp, #36	@ 0x24
 80097e4:	bd90      	pop	{r4, r7, pc}
 80097e6:	46c0      	nop			@ (mov r8, r8)
 80097e8:	fffffeff 	.word	0xfffffeff
 80097ec:	fffffdff 	.word	0xfffffdff
 80097f0:	40021800 	.word	0x40021800

080097f4 <HAL_RTC_GetAlarm>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetAlarm(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Alarm, uint32_t Format)
{
 80097f4:	b580      	push	{r7, lr}
 80097f6:	b086      	sub	sp, #24
 80097f8:	af00      	add	r7, sp, #0
 80097fa:	60f8      	str	r0, [r7, #12]
 80097fc:	60b9      	str	r1, [r7, #8]
 80097fe:	607a      	str	r2, [r7, #4]
 8009800:	603b      	str	r3, [r7, #0]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_ALARM(Alarm));

  if(Alarm == RTC_ALARM_A)
 8009802:	687a      	ldr	r2, [r7, #4]
 8009804:	2380      	movs	r3, #128	@ 0x80
 8009806:	005b      	lsls	r3, r3, #1
 8009808:	429a      	cmp	r2, r3
 800980a:	d144      	bne.n	8009896 <HAL_RTC_GetAlarm+0xa2>
  {
    /* AlarmA */
    sAlarm->Alarm = RTC_ALARM_A;
 800980c:	68bb      	ldr	r3, [r7, #8]
 800980e:	2280      	movs	r2, #128	@ 0x80
 8009810:	0052      	lsls	r2, r2, #1
 8009812:	625a      	str	r2, [r3, #36]	@ 0x24

    tmpreg = (uint32_t)(hrtc->Instance->ALRMAR);
 8009814:	68fb      	ldr	r3, [r7, #12]
 8009816:	681b      	ldr	r3, [r3, #0]
 8009818:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800981a:	617b      	str	r3, [r7, #20]
    subsecondtmpreg = (uint32_t)((hrtc->Instance->ALRMASSR ) & RTC_ALRMASSR_SS);
 800981c:	68fb      	ldr	r3, [r7, #12]
 800981e:	681b      	ldr	r3, [r3, #0]
 8009820:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009822:	045b      	lsls	r3, r3, #17
 8009824:	0c5b      	lsrs	r3, r3, #17
 8009826:	613b      	str	r3, [r7, #16]

    /* Fill the structure with the read parameters */
    sAlarm->AlarmTime.Hours = (uint8_t)((tmpreg & (RTC_ALRMAR_HT | RTC_ALRMAR_HU)) >> RTC_ALRMAR_HU_Pos);
 8009828:	697b      	ldr	r3, [r7, #20]
 800982a:	0c1b      	lsrs	r3, r3, #16
 800982c:	b2db      	uxtb	r3, r3
 800982e:	223f      	movs	r2, #63	@ 0x3f
 8009830:	4013      	ands	r3, r2
 8009832:	b2da      	uxtb	r2, r3
 8009834:	68bb      	ldr	r3, [r7, #8]
 8009836:	701a      	strb	r2, [r3, #0]
    sAlarm->AlarmTime.Minutes = (uint8_t)((tmpreg & (RTC_ALRMAR_MNT | RTC_ALRMAR_MNU)) >> RTC_ALRMAR_MNU_Pos);
 8009838:	697b      	ldr	r3, [r7, #20]
 800983a:	0a1b      	lsrs	r3, r3, #8
 800983c:	b2db      	uxtb	r3, r3
 800983e:	227f      	movs	r2, #127	@ 0x7f
 8009840:	4013      	ands	r3, r2
 8009842:	b2da      	uxtb	r2, r3
 8009844:	68bb      	ldr	r3, [r7, #8]
 8009846:	705a      	strb	r2, [r3, #1]
    sAlarm->AlarmTime.Seconds = (uint8_t)((tmpreg & (RTC_ALRMAR_ST | RTC_ALRMAR_SU)) >> RTC_ALRMAR_SU_Pos);
 8009848:	697b      	ldr	r3, [r7, #20]
 800984a:	b2db      	uxtb	r3, r3
 800984c:	227f      	movs	r2, #127	@ 0x7f
 800984e:	4013      	ands	r3, r2
 8009850:	b2da      	uxtb	r2, r3
 8009852:	68bb      	ldr	r3, [r7, #8]
 8009854:	709a      	strb	r2, [r3, #2]
    sAlarm->AlarmTime.TimeFormat = (uint8_t)((tmpreg & RTC_ALRMAR_PM) >> RTC_ALRMAR_PM_Pos);
 8009856:	697b      	ldr	r3, [r7, #20]
 8009858:	0d9b      	lsrs	r3, r3, #22
 800985a:	b2db      	uxtb	r3, r3
 800985c:	2201      	movs	r2, #1
 800985e:	4013      	ands	r3, r2
 8009860:	b2da      	uxtb	r2, r3
 8009862:	68bb      	ldr	r3, [r7, #8]
 8009864:	70da      	strb	r2, [r3, #3]
    sAlarm->AlarmTime.SubSeconds = (uint32_t) subsecondtmpreg;
 8009866:	68bb      	ldr	r3, [r7, #8]
 8009868:	693a      	ldr	r2, [r7, #16]
 800986a:	605a      	str	r2, [r3, #4]
    sAlarm->AlarmDateWeekDay = (uint8_t)((tmpreg & (RTC_ALRMAR_DT | RTC_ALRMAR_DU)) >> RTC_ALRMAR_DU_Pos);
 800986c:	697b      	ldr	r3, [r7, #20]
 800986e:	0e1b      	lsrs	r3, r3, #24
 8009870:	b2db      	uxtb	r3, r3
 8009872:	223f      	movs	r2, #63	@ 0x3f
 8009874:	4013      	ands	r3, r2
 8009876:	b2d9      	uxtb	r1, r3
 8009878:	68bb      	ldr	r3, [r7, #8]
 800987a:	2220      	movs	r2, #32
 800987c:	5499      	strb	r1, [r3, r2]
    sAlarm->AlarmDateWeekDaySel = (uint32_t)(tmpreg & RTC_ALRMAR_WDSEL);
 800987e:	697a      	ldr	r2, [r7, #20]
 8009880:	2380      	movs	r3, #128	@ 0x80
 8009882:	05db      	lsls	r3, r3, #23
 8009884:	401a      	ands	r2, r3
 8009886:	68bb      	ldr	r3, [r7, #8]
 8009888:	61da      	str	r2, [r3, #28]
    sAlarm->AlarmMask = (uint32_t)(tmpreg & RTC_ALARMMASK_ALL);
 800988a:	697b      	ldr	r3, [r7, #20]
 800988c:	4a3b      	ldr	r2, [pc, #236]	@ (800997c <HAL_RTC_GetAlarm+0x188>)
 800988e:	401a      	ands	r2, r3
 8009890:	68bb      	ldr	r3, [r7, #8]
 8009892:	615a      	str	r2, [r3, #20]
 8009894:	e043      	b.n	800991e <HAL_RTC_GetAlarm+0x12a>
  }
  else
  {
    sAlarm->Alarm = RTC_ALARM_B;
 8009896:	68bb      	ldr	r3, [r7, #8]
 8009898:	2280      	movs	r2, #128	@ 0x80
 800989a:	0092      	lsls	r2, r2, #2
 800989c:	625a      	str	r2, [r3, #36]	@ 0x24

    tmpreg = (uint32_t)(hrtc->Instance->ALRMBR);
 800989e:	68fb      	ldr	r3, [r7, #12]
 80098a0:	681b      	ldr	r3, [r3, #0]
 80098a2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80098a4:	617b      	str	r3, [r7, #20]
    subsecondtmpreg = (uint32_t)((hrtc->Instance->ALRMBSSR) & RTC_ALRMBSSR_SS);
 80098a6:	68fb      	ldr	r3, [r7, #12]
 80098a8:	681b      	ldr	r3, [r3, #0]
 80098aa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80098ac:	045b      	lsls	r3, r3, #17
 80098ae:	0c5b      	lsrs	r3, r3, #17
 80098b0:	613b      	str	r3, [r7, #16]

    /* Fill the structure with the read parameters */
    sAlarm->AlarmTime.Hours = (uint8_t)((tmpreg & (RTC_ALRMBR_HT | RTC_ALRMBR_HU)) >> RTC_ALRMBR_HU_Pos);
 80098b2:	697b      	ldr	r3, [r7, #20]
 80098b4:	0c1b      	lsrs	r3, r3, #16
 80098b6:	b2db      	uxtb	r3, r3
 80098b8:	223f      	movs	r2, #63	@ 0x3f
 80098ba:	4013      	ands	r3, r2
 80098bc:	b2da      	uxtb	r2, r3
 80098be:	68bb      	ldr	r3, [r7, #8]
 80098c0:	701a      	strb	r2, [r3, #0]
    sAlarm->AlarmTime.Minutes = (uint8_t)((tmpreg & (RTC_ALRMBR_MNT | RTC_ALRMBR_MNU)) >> RTC_ALRMBR_MNU_Pos);
 80098c2:	697b      	ldr	r3, [r7, #20]
 80098c4:	0a1b      	lsrs	r3, r3, #8
 80098c6:	b2db      	uxtb	r3, r3
 80098c8:	227f      	movs	r2, #127	@ 0x7f
 80098ca:	4013      	ands	r3, r2
 80098cc:	b2da      	uxtb	r2, r3
 80098ce:	68bb      	ldr	r3, [r7, #8]
 80098d0:	705a      	strb	r2, [r3, #1]
    sAlarm->AlarmTime.Seconds = (uint8_t)((tmpreg & (RTC_ALRMBR_ST | RTC_ALRMBR_SU)) >> RTC_ALRMBR_SU_Pos);
 80098d2:	697b      	ldr	r3, [r7, #20]
 80098d4:	b2db      	uxtb	r3, r3
 80098d6:	227f      	movs	r2, #127	@ 0x7f
 80098d8:	4013      	ands	r3, r2
 80098da:	b2da      	uxtb	r2, r3
 80098dc:	68bb      	ldr	r3, [r7, #8]
 80098de:	709a      	strb	r2, [r3, #2]
    sAlarm->AlarmTime.TimeFormat = (uint8_t)((tmpreg & RTC_ALRMBR_PM) >> RTC_ALRMBR_PM_Pos);
 80098e0:	697b      	ldr	r3, [r7, #20]
 80098e2:	0d9b      	lsrs	r3, r3, #22
 80098e4:	b2db      	uxtb	r3, r3
 80098e6:	2201      	movs	r2, #1
 80098e8:	4013      	ands	r3, r2
 80098ea:	b2da      	uxtb	r2, r3
 80098ec:	68bb      	ldr	r3, [r7, #8]
 80098ee:	70da      	strb	r2, [r3, #3]
    sAlarm->AlarmTime.SubSeconds = (uint32_t) subsecondtmpreg;
 80098f0:	68bb      	ldr	r3, [r7, #8]
 80098f2:	693a      	ldr	r2, [r7, #16]
 80098f4:	605a      	str	r2, [r3, #4]
    sAlarm->AlarmDateWeekDay = (uint8_t)((tmpreg & (RTC_ALRMBR_DT | RTC_ALRMBR_DU)) >> RTC_ALRMBR_DU_Pos);
 80098f6:	697b      	ldr	r3, [r7, #20]
 80098f8:	0e1b      	lsrs	r3, r3, #24
 80098fa:	b2db      	uxtb	r3, r3
 80098fc:	223f      	movs	r2, #63	@ 0x3f
 80098fe:	4013      	ands	r3, r2
 8009900:	b2d9      	uxtb	r1, r3
 8009902:	68bb      	ldr	r3, [r7, #8]
 8009904:	2220      	movs	r2, #32
 8009906:	5499      	strb	r1, [r3, r2]
    sAlarm->AlarmDateWeekDaySel = (uint32_t)(tmpreg & RTC_ALRMBR_WDSEL);
 8009908:	697a      	ldr	r2, [r7, #20]
 800990a:	2380      	movs	r3, #128	@ 0x80
 800990c:	05db      	lsls	r3, r3, #23
 800990e:	401a      	ands	r2, r3
 8009910:	68bb      	ldr	r3, [r7, #8]
 8009912:	61da      	str	r2, [r3, #28]
    sAlarm->AlarmMask = (uint32_t)(tmpreg & RTC_ALARMMASK_ALL);
 8009914:	697b      	ldr	r3, [r7, #20]
 8009916:	4a19      	ldr	r2, [pc, #100]	@ (800997c <HAL_RTC_GetAlarm+0x188>)
 8009918:	401a      	ands	r2, r3
 800991a:	68bb      	ldr	r3, [r7, #8]
 800991c:	615a      	str	r2, [r3, #20]
  }

  if(Format == RTC_FORMAT_BIN)
 800991e:	683b      	ldr	r3, [r7, #0]
 8009920:	2b00      	cmp	r3, #0
 8009922:	d125      	bne.n	8009970 <HAL_RTC_GetAlarm+0x17c>
  {
    sAlarm->AlarmTime.Hours = RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours);
 8009924:	68bb      	ldr	r3, [r7, #8]
 8009926:	781b      	ldrb	r3, [r3, #0]
 8009928:	0018      	movs	r0, r3
 800992a:	f000 f88f 	bl	8009a4c <RTC_Bcd2ToByte>
 800992e:	0003      	movs	r3, r0
 8009930:	001a      	movs	r2, r3
 8009932:	68bb      	ldr	r3, [r7, #8]
 8009934:	701a      	strb	r2, [r3, #0]
    sAlarm->AlarmTime.Minutes = RTC_Bcd2ToByte(sAlarm->AlarmTime.Minutes);
 8009936:	68bb      	ldr	r3, [r7, #8]
 8009938:	785b      	ldrb	r3, [r3, #1]
 800993a:	0018      	movs	r0, r3
 800993c:	f000 f886 	bl	8009a4c <RTC_Bcd2ToByte>
 8009940:	0003      	movs	r3, r0
 8009942:	001a      	movs	r2, r3
 8009944:	68bb      	ldr	r3, [r7, #8]
 8009946:	705a      	strb	r2, [r3, #1]
    sAlarm->AlarmTime.Seconds = RTC_Bcd2ToByte(sAlarm->AlarmTime.Seconds);
 8009948:	68bb      	ldr	r3, [r7, #8]
 800994a:	789b      	ldrb	r3, [r3, #2]
 800994c:	0018      	movs	r0, r3
 800994e:	f000 f87d 	bl	8009a4c <RTC_Bcd2ToByte>
 8009952:	0003      	movs	r3, r0
 8009954:	001a      	movs	r2, r3
 8009956:	68bb      	ldr	r3, [r7, #8]
 8009958:	709a      	strb	r2, [r3, #2]
    sAlarm->AlarmDateWeekDay = RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay);
 800995a:	68bb      	ldr	r3, [r7, #8]
 800995c:	2220      	movs	r2, #32
 800995e:	5c9b      	ldrb	r3, [r3, r2]
 8009960:	0018      	movs	r0, r3
 8009962:	f000 f873 	bl	8009a4c <RTC_Bcd2ToByte>
 8009966:	0003      	movs	r3, r0
 8009968:	0019      	movs	r1, r3
 800996a:	68bb      	ldr	r3, [r7, #8]
 800996c:	2220      	movs	r2, #32
 800996e:	5499      	strb	r1, [r3, r2]
  }

  return HAL_OK;
 8009970:	2300      	movs	r3, #0
}
 8009972:	0018      	movs	r0, r3
 8009974:	46bd      	mov	sp, r7
 8009976:	b006      	add	sp, #24
 8009978:	bd80      	pop	{r7, pc}
 800997a:	46c0      	nop			@ (mov r8, r8)
 800997c:	80808080 	.word	0x80808080

08009980 <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef* hrtc)
{
 8009980:	b580      	push	{r7, lr}
 8009982:	b082      	sub	sp, #8
 8009984:	af00      	add	r7, sp, #0
 8009986:	6078      	str	r0, [r7, #4]
  /* Get the AlarmA interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	681b      	ldr	r3, [r3, #0]
 800998c:	699a      	ldr	r2, [r3, #24]
 800998e:	2380      	movs	r3, #128	@ 0x80
 8009990:	015b      	lsls	r3, r3, #5
 8009992:	4013      	ands	r3, r2
 8009994:	d011      	beq.n	80099ba <HAL_RTC_AlarmIRQHandler+0x3a>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	681b      	ldr	r3, [r3, #0]
 800999a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800999c:	2201      	movs	r2, #1
 800999e:	4013      	ands	r3, r2
 80099a0:	d00b      	beq.n	80099ba <HAL_RTC_AlarmIRQHandler+0x3a>
    {
      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	681b      	ldr	r3, [r3, #0]
 80099a6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	681b      	ldr	r3, [r3, #0]
 80099ac:	2101      	movs	r1, #1
 80099ae:	430a      	orrs	r2, r1
 80099b0:	65da      	str	r2, [r3, #92]	@ 0x5c
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      /* Call Compare Match registered Callback */
      hrtc->AlarmAEventCallback(hrtc);
#else
      /* AlarmA callback */
      HAL_RTC_AlarmAEventCallback(hrtc);
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	0018      	movs	r0, r3
 80099b6:	f7fb ffe1 	bl	800597c <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Get the AlarmB interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	681b      	ldr	r3, [r3, #0]
 80099be:	699a      	ldr	r2, [r3, #24]
 80099c0:	2380      	movs	r3, #128	@ 0x80
 80099c2:	019b      	lsls	r3, r3, #6
 80099c4:	4013      	ands	r3, r2
 80099c6:	d011      	beq.n	80099ec <HAL_RTC_AlarmIRQHandler+0x6c>
  {
    /* Get the pending status of the AlarmB Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	681b      	ldr	r3, [r3, #0]
 80099cc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80099ce:	2202      	movs	r2, #2
 80099d0:	4013      	ands	r3, r2
 80099d2:	d00b      	beq.n	80099ec <HAL_RTC_AlarmIRQHandler+0x6c>
    {
      /* Clear the AlarmB interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_CLEAR_ALRBF);
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	681b      	ldr	r3, [r3, #0]
 80099d8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	681b      	ldr	r3, [r3, #0]
 80099de:	2102      	movs	r1, #2
 80099e0:	430a      	orrs	r2, r1
 80099e2:	65da      	str	r2, [r3, #92]	@ 0x5c
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      /* Call Compare Match registered Callback */
      hrtc->AlarmBEventCallback(hrtc);
#else
      /* AlarmB callback */
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	0018      	movs	r0, r3
 80099e8:	f000 f873 	bl	8009ad2 <HAL_RTCEx_AlarmBEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	2229      	movs	r2, #41	@ 0x29
 80099f0:	2101      	movs	r1, #1
 80099f2:	5499      	strb	r1, [r3, r2]
}
 80099f4:	46c0      	nop			@ (mov r8, r8)
 80099f6:	46bd      	mov	sp, r7
 80099f8:	b002      	add	sp, #8
 80099fa:	bd80      	pop	{r7, pc}

080099fc <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 80099fc:	b580      	push	{r7, lr}
 80099fe:	b084      	sub	sp, #16
 8009a00:	af00      	add	r7, sp, #0
 8009a02:	0002      	movs	r2, r0
 8009a04:	1dfb      	adds	r3, r7, #7
 8009a06:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 8009a08:	2300      	movs	r3, #0
 8009a0a:	60fb      	str	r3, [r7, #12]
  uint8_t Param = Value;
 8009a0c:	230b      	movs	r3, #11
 8009a0e:	18fb      	adds	r3, r7, r3
 8009a10:	1dfa      	adds	r2, r7, #7
 8009a12:	7812      	ldrb	r2, [r2, #0]
 8009a14:	701a      	strb	r2, [r3, #0]

  while(Param >= 10U)
 8009a16:	e008      	b.n	8009a2a <RTC_ByteToBcd2+0x2e>
  {
    bcdhigh++;
 8009a18:	68fb      	ldr	r3, [r7, #12]
 8009a1a:	3301      	adds	r3, #1
 8009a1c:	60fb      	str	r3, [r7, #12]
    Param -= 10U;
 8009a1e:	220b      	movs	r2, #11
 8009a20:	18bb      	adds	r3, r7, r2
 8009a22:	18ba      	adds	r2, r7, r2
 8009a24:	7812      	ldrb	r2, [r2, #0]
 8009a26:	3a0a      	subs	r2, #10
 8009a28:	701a      	strb	r2, [r3, #0]
  while(Param >= 10U)
 8009a2a:	210b      	movs	r1, #11
 8009a2c:	187b      	adds	r3, r7, r1
 8009a2e:	781b      	ldrb	r3, [r3, #0]
 8009a30:	2b09      	cmp	r3, #9
 8009a32:	d8f1      	bhi.n	8009a18 <RTC_ByteToBcd2+0x1c>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Param);
 8009a34:	68fb      	ldr	r3, [r7, #12]
 8009a36:	b2db      	uxtb	r3, r3
 8009a38:	011b      	lsls	r3, r3, #4
 8009a3a:	b2da      	uxtb	r2, r3
 8009a3c:	187b      	adds	r3, r7, r1
 8009a3e:	781b      	ldrb	r3, [r3, #0]
 8009a40:	4313      	orrs	r3, r2
 8009a42:	b2db      	uxtb	r3, r3
}
 8009a44:	0018      	movs	r0, r3
 8009a46:	46bd      	mov	sp, r7
 8009a48:	b004      	add	sp, #16
 8009a4a:	bd80      	pop	{r7, pc}

08009a4c <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8009a4c:	b580      	push	{r7, lr}
 8009a4e:	b084      	sub	sp, #16
 8009a50:	af00      	add	r7, sp, #0
 8009a52:	0002      	movs	r2, r0
 8009a54:	1dfb      	adds	r3, r7, #7
 8009a56:	701a      	strb	r2, [r3, #0]
  uint32_t tmp;
  tmp = (((uint32_t)Value & 0xF0U) >> 4U) * 10U;
 8009a58:	1dfb      	adds	r3, r7, #7
 8009a5a:	781b      	ldrb	r3, [r3, #0]
 8009a5c:	091b      	lsrs	r3, r3, #4
 8009a5e:	b2db      	uxtb	r3, r3
 8009a60:	001a      	movs	r2, r3
 8009a62:	0013      	movs	r3, r2
 8009a64:	009b      	lsls	r3, r3, #2
 8009a66:	189b      	adds	r3, r3, r2
 8009a68:	005b      	lsls	r3, r3, #1
 8009a6a:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tmp + ((uint32_t)Value & 0x0FU));
 8009a6c:	68fb      	ldr	r3, [r7, #12]
 8009a6e:	b2da      	uxtb	r2, r3
 8009a70:	1dfb      	adds	r3, r7, #7
 8009a72:	781b      	ldrb	r3, [r3, #0]
 8009a74:	210f      	movs	r1, #15
 8009a76:	400b      	ands	r3, r1
 8009a78:	b2db      	uxtb	r3, r3
 8009a7a:	18d3      	adds	r3, r2, r3
 8009a7c:	b2db      	uxtb	r3, r3
}
 8009a7e:	0018      	movs	r0, r3
 8009a80:	46bd      	mov	sp, r7
 8009a82:	b004      	add	sp, #16
 8009a84:	bd80      	pop	{r7, pc}

08009a86 <HAL_RTCEx_WakeUpTimerIRQHandler>:
  * @brief  Handle Wake Up Timer interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTCEx_WakeUpTimerIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8009a86:	b580      	push	{r7, lr}
 8009a88:	b082      	sub	sp, #8
 8009a8a:	af00      	add	r7, sp, #0
 8009a8c:	6078      	str	r0, [r7, #4]
    /* Get the pending status of the WAKEUPTIMER Interrupt */
    if(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTF) != 0U)
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	681b      	ldr	r3, [r3, #0]
 8009a92:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009a94:	2204      	movs	r2, #4
 8009a96:	4013      	ands	r3, r2
 8009a98:	d00b      	beq.n	8009ab2 <HAL_RTCEx_WakeUpTimerIRQHandler+0x2c>
    {
      /* Clear the WAKEUPTIMER interrupt pending bit */
      __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	681b      	ldr	r3, [r3, #0]
 8009a9e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	681b      	ldr	r3, [r3, #0]
 8009aa4:	2104      	movs	r1, #4
 8009aa6:	430a      	orrs	r2, r1
 8009aa8:	65da      	str	r2, [r3, #92]	@ 0x5c
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      /* Call WakeUpTimerEvent registered Callback */
      hrtc->WakeUpTimerEventCallback(hrtc);
#else
      /* WAKEUPTIMER callback */
      HAL_RTCEx_WakeUpTimerEventCallback(hrtc);
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	0018      	movs	r0, r3
 8009aae:	f000 f808 	bl	8009ac2 <HAL_RTCEx_WakeUpTimerEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	2229      	movs	r2, #41	@ 0x29
 8009ab6:	2101      	movs	r1, #1
 8009ab8:	5499      	strb	r1, [r3, r2]
}
 8009aba:	46c0      	nop			@ (mov r8, r8)
 8009abc:	46bd      	mov	sp, r7
 8009abe:	b002      	add	sp, #8
 8009ac0:	bd80      	pop	{r7, pc}

08009ac2 <HAL_RTCEx_WakeUpTimerEventCallback>:
  * @brief  Wake Up Timer callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_WakeUpTimerEventCallback(RTC_HandleTypeDef *hrtc)
{
 8009ac2:	b580      	push	{r7, lr}
 8009ac4:	b082      	sub	sp, #8
 8009ac6:	af00      	add	r7, sp, #0
 8009ac8:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_WakeUpTimerEventCallback could be implemented in the user file
   */
}
 8009aca:	46c0      	nop			@ (mov r8, r8)
 8009acc:	46bd      	mov	sp, r7
 8009ace:	b002      	add	sp, #8
 8009ad0:	bd80      	pop	{r7, pc}

08009ad2 <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 8009ad2:	b580      	push	{r7, lr}
 8009ad4:	b082      	sub	sp, #8
 8009ad6:	af00      	add	r7, sp, #0
 8009ad8:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 8009ada:	46c0      	nop			@ (mov r8, r8)
 8009adc:	46bd      	mov	sp, r7
 8009ade:	b002      	add	sp, #8
 8009ae0:	bd80      	pop	{r7, pc}
	...

08009ae4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8009ae4:	b580      	push	{r7, lr}
 8009ae6:	b084      	sub	sp, #16
 8009ae8:	af00      	add	r7, sp, #0
 8009aea:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	2b00      	cmp	r3, #0
 8009af0:	d101      	bne.n	8009af6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8009af2:	2301      	movs	r3, #1
 8009af4:	e0a8      	b.n	8009c48 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009afa:	2b00      	cmp	r3, #0
 8009afc:	d109      	bne.n	8009b12 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	685a      	ldr	r2, [r3, #4]
 8009b02:	2382      	movs	r3, #130	@ 0x82
 8009b04:	005b      	lsls	r3, r3, #1
 8009b06:	429a      	cmp	r2, r3
 8009b08:	d009      	beq.n	8009b1e <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	2200      	movs	r2, #0
 8009b0e:	61da      	str	r2, [r3, #28]
 8009b10:	e005      	b.n	8009b1e <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	2200      	movs	r2, #0
 8009b16:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	2200      	movs	r2, #0
 8009b1c:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	2200      	movs	r2, #0
 8009b22:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	225d      	movs	r2, #93	@ 0x5d
 8009b28:	5c9b      	ldrb	r3, [r3, r2]
 8009b2a:	b2db      	uxtb	r3, r3
 8009b2c:	2b00      	cmp	r3, #0
 8009b2e:	d107      	bne.n	8009b40 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	225c      	movs	r2, #92	@ 0x5c
 8009b34:	2100      	movs	r1, #0
 8009b36:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	0018      	movs	r0, r3
 8009b3c:	f7fc fc54 	bl	80063e8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	225d      	movs	r2, #93	@ 0x5d
 8009b44:	2102      	movs	r1, #2
 8009b46:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	681b      	ldr	r3, [r3, #0]
 8009b4c:	681a      	ldr	r2, [r3, #0]
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	681b      	ldr	r3, [r3, #0]
 8009b52:	2140      	movs	r1, #64	@ 0x40
 8009b54:	438a      	bics	r2, r1
 8009b56:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	68da      	ldr	r2, [r3, #12]
 8009b5c:	23e0      	movs	r3, #224	@ 0xe0
 8009b5e:	00db      	lsls	r3, r3, #3
 8009b60:	429a      	cmp	r2, r3
 8009b62:	d902      	bls.n	8009b6a <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8009b64:	2300      	movs	r3, #0
 8009b66:	60fb      	str	r3, [r7, #12]
 8009b68:	e002      	b.n	8009b70 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8009b6a:	2380      	movs	r3, #128	@ 0x80
 8009b6c:	015b      	lsls	r3, r3, #5
 8009b6e:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	68da      	ldr	r2, [r3, #12]
 8009b74:	23f0      	movs	r3, #240	@ 0xf0
 8009b76:	011b      	lsls	r3, r3, #4
 8009b78:	429a      	cmp	r2, r3
 8009b7a:	d008      	beq.n	8009b8e <HAL_SPI_Init+0xaa>
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	68da      	ldr	r2, [r3, #12]
 8009b80:	23e0      	movs	r3, #224	@ 0xe0
 8009b82:	00db      	lsls	r3, r3, #3
 8009b84:	429a      	cmp	r2, r3
 8009b86:	d002      	beq.n	8009b8e <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	2200      	movs	r2, #0
 8009b8c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	685a      	ldr	r2, [r3, #4]
 8009b92:	2382      	movs	r3, #130	@ 0x82
 8009b94:	005b      	lsls	r3, r3, #1
 8009b96:	401a      	ands	r2, r3
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	6899      	ldr	r1, [r3, #8]
 8009b9c:	2384      	movs	r3, #132	@ 0x84
 8009b9e:	021b      	lsls	r3, r3, #8
 8009ba0:	400b      	ands	r3, r1
 8009ba2:	431a      	orrs	r2, r3
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	691b      	ldr	r3, [r3, #16]
 8009ba8:	2102      	movs	r1, #2
 8009baa:	400b      	ands	r3, r1
 8009bac:	431a      	orrs	r2, r3
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	695b      	ldr	r3, [r3, #20]
 8009bb2:	2101      	movs	r1, #1
 8009bb4:	400b      	ands	r3, r1
 8009bb6:	431a      	orrs	r2, r3
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	6999      	ldr	r1, [r3, #24]
 8009bbc:	2380      	movs	r3, #128	@ 0x80
 8009bbe:	009b      	lsls	r3, r3, #2
 8009bc0:	400b      	ands	r3, r1
 8009bc2:	431a      	orrs	r2, r3
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	69db      	ldr	r3, [r3, #28]
 8009bc8:	2138      	movs	r1, #56	@ 0x38
 8009bca:	400b      	ands	r3, r1
 8009bcc:	431a      	orrs	r2, r3
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	6a1b      	ldr	r3, [r3, #32]
 8009bd2:	2180      	movs	r1, #128	@ 0x80
 8009bd4:	400b      	ands	r3, r1
 8009bd6:	431a      	orrs	r2, r3
 8009bd8:	0011      	movs	r1, r2
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8009bde:	2380      	movs	r3, #128	@ 0x80
 8009be0:	019b      	lsls	r3, r3, #6
 8009be2:	401a      	ands	r2, r3
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	681b      	ldr	r3, [r3, #0]
 8009be8:	430a      	orrs	r2, r1
 8009bea:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	699b      	ldr	r3, [r3, #24]
 8009bf0:	0c1b      	lsrs	r3, r3, #16
 8009bf2:	2204      	movs	r2, #4
 8009bf4:	401a      	ands	r2, r3
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009bfa:	2110      	movs	r1, #16
 8009bfc:	400b      	ands	r3, r1
 8009bfe:	431a      	orrs	r2, r3
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009c04:	2108      	movs	r1, #8
 8009c06:	400b      	ands	r3, r1
 8009c08:	431a      	orrs	r2, r3
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	68d9      	ldr	r1, [r3, #12]
 8009c0e:	23f0      	movs	r3, #240	@ 0xf0
 8009c10:	011b      	lsls	r3, r3, #4
 8009c12:	400b      	ands	r3, r1
 8009c14:	431a      	orrs	r2, r3
 8009c16:	0011      	movs	r1, r2
 8009c18:	68fa      	ldr	r2, [r7, #12]
 8009c1a:	2380      	movs	r3, #128	@ 0x80
 8009c1c:	015b      	lsls	r3, r3, #5
 8009c1e:	401a      	ands	r2, r3
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	681b      	ldr	r3, [r3, #0]
 8009c24:	430a      	orrs	r2, r1
 8009c26:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	681b      	ldr	r3, [r3, #0]
 8009c2c:	69da      	ldr	r2, [r3, #28]
 8009c2e:	687b      	ldr	r3, [r7, #4]
 8009c30:	681b      	ldr	r3, [r3, #0]
 8009c32:	4907      	ldr	r1, [pc, #28]	@ (8009c50 <HAL_SPI_Init+0x16c>)
 8009c34:	400a      	ands	r2, r1
 8009c36:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	2200      	movs	r2, #0
 8009c3c:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	225d      	movs	r2, #93	@ 0x5d
 8009c42:	2101      	movs	r1, #1
 8009c44:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8009c46:	2300      	movs	r3, #0
}
 8009c48:	0018      	movs	r0, r3
 8009c4a:	46bd      	mov	sp, r7
 8009c4c:	b004      	add	sp, #16
 8009c4e:	bd80      	pop	{r7, pc}
 8009c50:	fffff7ff 	.word	0xfffff7ff

08009c54 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009c54:	b580      	push	{r7, lr}
 8009c56:	b088      	sub	sp, #32
 8009c58:	af00      	add	r7, sp, #0
 8009c5a:	60f8      	str	r0, [r7, #12]
 8009c5c:	60b9      	str	r1, [r7, #8]
 8009c5e:	603b      	str	r3, [r7, #0]
 8009c60:	1dbb      	adds	r3, r7, #6
 8009c62:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8009c64:	231f      	movs	r3, #31
 8009c66:	18fb      	adds	r3, r7, r3
 8009c68:	2200      	movs	r2, #0
 8009c6a:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009c6c:	68fb      	ldr	r3, [r7, #12]
 8009c6e:	225c      	movs	r2, #92	@ 0x5c
 8009c70:	5c9b      	ldrb	r3, [r3, r2]
 8009c72:	2b01      	cmp	r3, #1
 8009c74:	d101      	bne.n	8009c7a <HAL_SPI_Transmit+0x26>
 8009c76:	2302      	movs	r3, #2
 8009c78:	e147      	b.n	8009f0a <HAL_SPI_Transmit+0x2b6>
 8009c7a:	68fb      	ldr	r3, [r7, #12]
 8009c7c:	225c      	movs	r2, #92	@ 0x5c
 8009c7e:	2101      	movs	r1, #1
 8009c80:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009c82:	f7fd fc03 	bl	800748c <HAL_GetTick>
 8009c86:	0003      	movs	r3, r0
 8009c88:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8009c8a:	2316      	movs	r3, #22
 8009c8c:	18fb      	adds	r3, r7, r3
 8009c8e:	1dba      	adds	r2, r7, #6
 8009c90:	8812      	ldrh	r2, [r2, #0]
 8009c92:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 8009c94:	68fb      	ldr	r3, [r7, #12]
 8009c96:	225d      	movs	r2, #93	@ 0x5d
 8009c98:	5c9b      	ldrb	r3, [r3, r2]
 8009c9a:	b2db      	uxtb	r3, r3
 8009c9c:	2b01      	cmp	r3, #1
 8009c9e:	d004      	beq.n	8009caa <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 8009ca0:	231f      	movs	r3, #31
 8009ca2:	18fb      	adds	r3, r7, r3
 8009ca4:	2202      	movs	r2, #2
 8009ca6:	701a      	strb	r2, [r3, #0]
    goto error;
 8009ca8:	e128      	b.n	8009efc <HAL_SPI_Transmit+0x2a8>
  }

  if ((pData == NULL) || (Size == 0U))
 8009caa:	68bb      	ldr	r3, [r7, #8]
 8009cac:	2b00      	cmp	r3, #0
 8009cae:	d003      	beq.n	8009cb8 <HAL_SPI_Transmit+0x64>
 8009cb0:	1dbb      	adds	r3, r7, #6
 8009cb2:	881b      	ldrh	r3, [r3, #0]
 8009cb4:	2b00      	cmp	r3, #0
 8009cb6:	d104      	bne.n	8009cc2 <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 8009cb8:	231f      	movs	r3, #31
 8009cba:	18fb      	adds	r3, r7, r3
 8009cbc:	2201      	movs	r2, #1
 8009cbe:	701a      	strb	r2, [r3, #0]
    goto error;
 8009cc0:	e11c      	b.n	8009efc <HAL_SPI_Transmit+0x2a8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8009cc2:	68fb      	ldr	r3, [r7, #12]
 8009cc4:	225d      	movs	r2, #93	@ 0x5d
 8009cc6:	2103      	movs	r1, #3
 8009cc8:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009cca:	68fb      	ldr	r3, [r7, #12]
 8009ccc:	2200      	movs	r2, #0
 8009cce:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8009cd0:	68fb      	ldr	r3, [r7, #12]
 8009cd2:	68ba      	ldr	r2, [r7, #8]
 8009cd4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8009cd6:	68fb      	ldr	r3, [r7, #12]
 8009cd8:	1dba      	adds	r2, r7, #6
 8009cda:	8812      	ldrh	r2, [r2, #0]
 8009cdc:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8009cde:	68fb      	ldr	r3, [r7, #12]
 8009ce0:	1dba      	adds	r2, r7, #6
 8009ce2:	8812      	ldrh	r2, [r2, #0]
 8009ce4:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8009ce6:	68fb      	ldr	r3, [r7, #12]
 8009ce8:	2200      	movs	r2, #0
 8009cea:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8009cec:	68fb      	ldr	r3, [r7, #12]
 8009cee:	2244      	movs	r2, #68	@ 0x44
 8009cf0:	2100      	movs	r1, #0
 8009cf2:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 8009cf4:	68fb      	ldr	r3, [r7, #12]
 8009cf6:	2246      	movs	r2, #70	@ 0x46
 8009cf8:	2100      	movs	r1, #0
 8009cfa:	5299      	strh	r1, [r3, r2]
  hspi->TxISR       = NULL;
 8009cfc:	68fb      	ldr	r3, [r7, #12]
 8009cfe:	2200      	movs	r2, #0
 8009d00:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8009d02:	68fb      	ldr	r3, [r7, #12]
 8009d04:	2200      	movs	r2, #0
 8009d06:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009d08:	68fb      	ldr	r3, [r7, #12]
 8009d0a:	689a      	ldr	r2, [r3, #8]
 8009d0c:	2380      	movs	r3, #128	@ 0x80
 8009d0e:	021b      	lsls	r3, r3, #8
 8009d10:	429a      	cmp	r2, r3
 8009d12:	d110      	bne.n	8009d36 <HAL_SPI_Transmit+0xe2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8009d14:	68fb      	ldr	r3, [r7, #12]
 8009d16:	681b      	ldr	r3, [r3, #0]
 8009d18:	681a      	ldr	r2, [r3, #0]
 8009d1a:	68fb      	ldr	r3, [r7, #12]
 8009d1c:	681b      	ldr	r3, [r3, #0]
 8009d1e:	2140      	movs	r1, #64	@ 0x40
 8009d20:	438a      	bics	r2, r1
 8009d22:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8009d24:	68fb      	ldr	r3, [r7, #12]
 8009d26:	681b      	ldr	r3, [r3, #0]
 8009d28:	681a      	ldr	r2, [r3, #0]
 8009d2a:	68fb      	ldr	r3, [r7, #12]
 8009d2c:	681b      	ldr	r3, [r3, #0]
 8009d2e:	2180      	movs	r1, #128	@ 0x80
 8009d30:	01c9      	lsls	r1, r1, #7
 8009d32:	430a      	orrs	r2, r1
 8009d34:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009d36:	68fb      	ldr	r3, [r7, #12]
 8009d38:	681b      	ldr	r3, [r3, #0]
 8009d3a:	681b      	ldr	r3, [r3, #0]
 8009d3c:	2240      	movs	r2, #64	@ 0x40
 8009d3e:	4013      	ands	r3, r2
 8009d40:	2b40      	cmp	r3, #64	@ 0x40
 8009d42:	d007      	beq.n	8009d54 <HAL_SPI_Transmit+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009d44:	68fb      	ldr	r3, [r7, #12]
 8009d46:	681b      	ldr	r3, [r3, #0]
 8009d48:	681a      	ldr	r2, [r3, #0]
 8009d4a:	68fb      	ldr	r3, [r7, #12]
 8009d4c:	681b      	ldr	r3, [r3, #0]
 8009d4e:	2140      	movs	r1, #64	@ 0x40
 8009d50:	430a      	orrs	r2, r1
 8009d52:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009d54:	68fb      	ldr	r3, [r7, #12]
 8009d56:	68da      	ldr	r2, [r3, #12]
 8009d58:	23e0      	movs	r3, #224	@ 0xe0
 8009d5a:	00db      	lsls	r3, r3, #3
 8009d5c:	429a      	cmp	r2, r3
 8009d5e:	d952      	bls.n	8009e06 <HAL_SPI_Transmit+0x1b2>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009d60:	68fb      	ldr	r3, [r7, #12]
 8009d62:	685b      	ldr	r3, [r3, #4]
 8009d64:	2b00      	cmp	r3, #0
 8009d66:	d004      	beq.n	8009d72 <HAL_SPI_Transmit+0x11e>
 8009d68:	2316      	movs	r3, #22
 8009d6a:	18fb      	adds	r3, r7, r3
 8009d6c:	881b      	ldrh	r3, [r3, #0]
 8009d6e:	2b01      	cmp	r3, #1
 8009d70:	d143      	bne.n	8009dfa <HAL_SPI_Transmit+0x1a6>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009d72:	68fb      	ldr	r3, [r7, #12]
 8009d74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009d76:	881a      	ldrh	r2, [r3, #0]
 8009d78:	68fb      	ldr	r3, [r7, #12]
 8009d7a:	681b      	ldr	r3, [r3, #0]
 8009d7c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8009d7e:	68fb      	ldr	r3, [r7, #12]
 8009d80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009d82:	1c9a      	adds	r2, r3, #2
 8009d84:	68fb      	ldr	r3, [r7, #12]
 8009d86:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8009d88:	68fb      	ldr	r3, [r7, #12]
 8009d8a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009d8c:	b29b      	uxth	r3, r3
 8009d8e:	3b01      	subs	r3, #1
 8009d90:	b29a      	uxth	r2, r3
 8009d92:	68fb      	ldr	r3, [r7, #12]
 8009d94:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8009d96:	e030      	b.n	8009dfa <HAL_SPI_Transmit+0x1a6>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8009d98:	68fb      	ldr	r3, [r7, #12]
 8009d9a:	681b      	ldr	r3, [r3, #0]
 8009d9c:	689b      	ldr	r3, [r3, #8]
 8009d9e:	2202      	movs	r2, #2
 8009da0:	4013      	ands	r3, r2
 8009da2:	2b02      	cmp	r3, #2
 8009da4:	d112      	bne.n	8009dcc <HAL_SPI_Transmit+0x178>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009da6:	68fb      	ldr	r3, [r7, #12]
 8009da8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009daa:	881a      	ldrh	r2, [r3, #0]
 8009dac:	68fb      	ldr	r3, [r7, #12]
 8009dae:	681b      	ldr	r3, [r3, #0]
 8009db0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009db2:	68fb      	ldr	r3, [r7, #12]
 8009db4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009db6:	1c9a      	adds	r2, r3, #2
 8009db8:	68fb      	ldr	r3, [r7, #12]
 8009dba:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8009dbc:	68fb      	ldr	r3, [r7, #12]
 8009dbe:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009dc0:	b29b      	uxth	r3, r3
 8009dc2:	3b01      	subs	r3, #1
 8009dc4:	b29a      	uxth	r2, r3
 8009dc6:	68fb      	ldr	r3, [r7, #12]
 8009dc8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8009dca:	e016      	b.n	8009dfa <HAL_SPI_Transmit+0x1a6>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009dcc:	f7fd fb5e 	bl	800748c <HAL_GetTick>
 8009dd0:	0002      	movs	r2, r0
 8009dd2:	69bb      	ldr	r3, [r7, #24]
 8009dd4:	1ad3      	subs	r3, r2, r3
 8009dd6:	683a      	ldr	r2, [r7, #0]
 8009dd8:	429a      	cmp	r2, r3
 8009dda:	d802      	bhi.n	8009de2 <HAL_SPI_Transmit+0x18e>
 8009ddc:	683b      	ldr	r3, [r7, #0]
 8009dde:	3301      	adds	r3, #1
 8009de0:	d102      	bne.n	8009de8 <HAL_SPI_Transmit+0x194>
 8009de2:	683b      	ldr	r3, [r7, #0]
 8009de4:	2b00      	cmp	r3, #0
 8009de6:	d108      	bne.n	8009dfa <HAL_SPI_Transmit+0x1a6>
        {
          errorcode = HAL_TIMEOUT;
 8009de8:	231f      	movs	r3, #31
 8009dea:	18fb      	adds	r3, r7, r3
 8009dec:	2203      	movs	r2, #3
 8009dee:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8009df0:	68fb      	ldr	r3, [r7, #12]
 8009df2:	225d      	movs	r2, #93	@ 0x5d
 8009df4:	2101      	movs	r1, #1
 8009df6:	5499      	strb	r1, [r3, r2]
          goto error;
 8009df8:	e080      	b.n	8009efc <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 8009dfa:	68fb      	ldr	r3, [r7, #12]
 8009dfc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009dfe:	b29b      	uxth	r3, r3
 8009e00:	2b00      	cmp	r3, #0
 8009e02:	d1c9      	bne.n	8009d98 <HAL_SPI_Transmit+0x144>
 8009e04:	e053      	b.n	8009eae <HAL_SPI_Transmit+0x25a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009e06:	68fb      	ldr	r3, [r7, #12]
 8009e08:	685b      	ldr	r3, [r3, #4]
 8009e0a:	2b00      	cmp	r3, #0
 8009e0c:	d004      	beq.n	8009e18 <HAL_SPI_Transmit+0x1c4>
 8009e0e:	2316      	movs	r3, #22
 8009e10:	18fb      	adds	r3, r7, r3
 8009e12:	881b      	ldrh	r3, [r3, #0]
 8009e14:	2b01      	cmp	r3, #1
 8009e16:	d145      	bne.n	8009ea4 <HAL_SPI_Transmit+0x250>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8009e18:	68fb      	ldr	r3, [r7, #12]
 8009e1a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009e1c:	68fb      	ldr	r3, [r7, #12]
 8009e1e:	681b      	ldr	r3, [r3, #0]
 8009e20:	330c      	adds	r3, #12
 8009e22:	7812      	ldrb	r2, [r2, #0]
 8009e24:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8009e26:	68fb      	ldr	r3, [r7, #12]
 8009e28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009e2a:	1c5a      	adds	r2, r3, #1
 8009e2c:	68fb      	ldr	r3, [r7, #12]
 8009e2e:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8009e30:	68fb      	ldr	r3, [r7, #12]
 8009e32:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009e34:	b29b      	uxth	r3, r3
 8009e36:	3b01      	subs	r3, #1
 8009e38:	b29a      	uxth	r2, r3
 8009e3a:	68fb      	ldr	r3, [r7, #12]
 8009e3c:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    while (hspi->TxXferCount > 0U)
 8009e3e:	e031      	b.n	8009ea4 <HAL_SPI_Transmit+0x250>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8009e40:	68fb      	ldr	r3, [r7, #12]
 8009e42:	681b      	ldr	r3, [r3, #0]
 8009e44:	689b      	ldr	r3, [r3, #8]
 8009e46:	2202      	movs	r2, #2
 8009e48:	4013      	ands	r3, r2
 8009e4a:	2b02      	cmp	r3, #2
 8009e4c:	d113      	bne.n	8009e76 <HAL_SPI_Transmit+0x222>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8009e4e:	68fb      	ldr	r3, [r7, #12]
 8009e50:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009e52:	68fb      	ldr	r3, [r7, #12]
 8009e54:	681b      	ldr	r3, [r3, #0]
 8009e56:	330c      	adds	r3, #12
 8009e58:	7812      	ldrb	r2, [r2, #0]
 8009e5a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8009e5c:	68fb      	ldr	r3, [r7, #12]
 8009e5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009e60:	1c5a      	adds	r2, r3, #1
 8009e62:	68fb      	ldr	r3, [r7, #12]
 8009e64:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8009e66:	68fb      	ldr	r3, [r7, #12]
 8009e68:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009e6a:	b29b      	uxth	r3, r3
 8009e6c:	3b01      	subs	r3, #1
 8009e6e:	b29a      	uxth	r2, r3
 8009e70:	68fb      	ldr	r3, [r7, #12]
 8009e72:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8009e74:	e016      	b.n	8009ea4 <HAL_SPI_Transmit+0x250>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009e76:	f7fd fb09 	bl	800748c <HAL_GetTick>
 8009e7a:	0002      	movs	r2, r0
 8009e7c:	69bb      	ldr	r3, [r7, #24]
 8009e7e:	1ad3      	subs	r3, r2, r3
 8009e80:	683a      	ldr	r2, [r7, #0]
 8009e82:	429a      	cmp	r2, r3
 8009e84:	d802      	bhi.n	8009e8c <HAL_SPI_Transmit+0x238>
 8009e86:	683b      	ldr	r3, [r7, #0]
 8009e88:	3301      	adds	r3, #1
 8009e8a:	d102      	bne.n	8009e92 <HAL_SPI_Transmit+0x23e>
 8009e8c:	683b      	ldr	r3, [r7, #0]
 8009e8e:	2b00      	cmp	r3, #0
 8009e90:	d108      	bne.n	8009ea4 <HAL_SPI_Transmit+0x250>
        {
          errorcode = HAL_TIMEOUT;
 8009e92:	231f      	movs	r3, #31
 8009e94:	18fb      	adds	r3, r7, r3
 8009e96:	2203      	movs	r2, #3
 8009e98:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8009e9a:	68fb      	ldr	r3, [r7, #12]
 8009e9c:	225d      	movs	r2, #93	@ 0x5d
 8009e9e:	2101      	movs	r1, #1
 8009ea0:	5499      	strb	r1, [r3, r2]
          goto error;
 8009ea2:	e02b      	b.n	8009efc <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 8009ea4:	68fb      	ldr	r3, [r7, #12]
 8009ea6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009ea8:	b29b      	uxth	r3, r3
 8009eaa:	2b00      	cmp	r3, #0
 8009eac:	d1c8      	bne.n	8009e40 <HAL_SPI_Transmit+0x1ec>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009eae:	69ba      	ldr	r2, [r7, #24]
 8009eb0:	6839      	ldr	r1, [r7, #0]
 8009eb2:	68fb      	ldr	r3, [r7, #12]
 8009eb4:	0018      	movs	r0, r3
 8009eb6:	f000 f95d 	bl	800a174 <SPI_EndRxTxTransaction>
 8009eba:	1e03      	subs	r3, r0, #0
 8009ebc:	d002      	beq.n	8009ec4 <HAL_SPI_Transmit+0x270>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009ebe:	68fb      	ldr	r3, [r7, #12]
 8009ec0:	2220      	movs	r2, #32
 8009ec2:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8009ec4:	68fb      	ldr	r3, [r7, #12]
 8009ec6:	689b      	ldr	r3, [r3, #8]
 8009ec8:	2b00      	cmp	r3, #0
 8009eca:	d10a      	bne.n	8009ee2 <HAL_SPI_Transmit+0x28e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009ecc:	2300      	movs	r3, #0
 8009ece:	613b      	str	r3, [r7, #16]
 8009ed0:	68fb      	ldr	r3, [r7, #12]
 8009ed2:	681b      	ldr	r3, [r3, #0]
 8009ed4:	68db      	ldr	r3, [r3, #12]
 8009ed6:	613b      	str	r3, [r7, #16]
 8009ed8:	68fb      	ldr	r3, [r7, #12]
 8009eda:	681b      	ldr	r3, [r3, #0]
 8009edc:	689b      	ldr	r3, [r3, #8]
 8009ede:	613b      	str	r3, [r7, #16]
 8009ee0:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009ee2:	68fb      	ldr	r3, [r7, #12]
 8009ee4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009ee6:	2b00      	cmp	r3, #0
 8009ee8:	d004      	beq.n	8009ef4 <HAL_SPI_Transmit+0x2a0>
  {
    errorcode = HAL_ERROR;
 8009eea:	231f      	movs	r3, #31
 8009eec:	18fb      	adds	r3, r7, r3
 8009eee:	2201      	movs	r2, #1
 8009ef0:	701a      	strb	r2, [r3, #0]
 8009ef2:	e003      	b.n	8009efc <HAL_SPI_Transmit+0x2a8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8009ef4:	68fb      	ldr	r3, [r7, #12]
 8009ef6:	225d      	movs	r2, #93	@ 0x5d
 8009ef8:	2101      	movs	r1, #1
 8009efa:	5499      	strb	r1, [r3, r2]
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8009efc:	68fb      	ldr	r3, [r7, #12]
 8009efe:	225c      	movs	r2, #92	@ 0x5c
 8009f00:	2100      	movs	r1, #0
 8009f02:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8009f04:	231f      	movs	r3, #31
 8009f06:	18fb      	adds	r3, r7, r3
 8009f08:	781b      	ldrb	r3, [r3, #0]
}
 8009f0a:	0018      	movs	r0, r3
 8009f0c:	46bd      	mov	sp, r7
 8009f0e:	b008      	add	sp, #32
 8009f10:	bd80      	pop	{r7, pc}
	...

08009f14 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009f14:	b580      	push	{r7, lr}
 8009f16:	b088      	sub	sp, #32
 8009f18:	af00      	add	r7, sp, #0
 8009f1a:	60f8      	str	r0, [r7, #12]
 8009f1c:	60b9      	str	r1, [r7, #8]
 8009f1e:	603b      	str	r3, [r7, #0]
 8009f20:	1dfb      	adds	r3, r7, #7
 8009f22:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8009f24:	f7fd fab2 	bl	800748c <HAL_GetTick>
 8009f28:	0002      	movs	r2, r0
 8009f2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f2c:	1a9b      	subs	r3, r3, r2
 8009f2e:	683a      	ldr	r2, [r7, #0]
 8009f30:	18d3      	adds	r3, r2, r3
 8009f32:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8009f34:	f7fd faaa 	bl	800748c <HAL_GetTick>
 8009f38:	0003      	movs	r3, r0
 8009f3a:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8009f3c:	4b3a      	ldr	r3, [pc, #232]	@ (800a028 <SPI_WaitFlagStateUntilTimeout+0x114>)
 8009f3e:	681b      	ldr	r3, [r3, #0]
 8009f40:	015b      	lsls	r3, r3, #5
 8009f42:	0d1b      	lsrs	r3, r3, #20
 8009f44:	69fa      	ldr	r2, [r7, #28]
 8009f46:	4353      	muls	r3, r2
 8009f48:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009f4a:	e058      	b.n	8009ffe <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 8009f4c:	683b      	ldr	r3, [r7, #0]
 8009f4e:	3301      	adds	r3, #1
 8009f50:	d055      	beq.n	8009ffe <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8009f52:	f7fd fa9b 	bl	800748c <HAL_GetTick>
 8009f56:	0002      	movs	r2, r0
 8009f58:	69bb      	ldr	r3, [r7, #24]
 8009f5a:	1ad3      	subs	r3, r2, r3
 8009f5c:	69fa      	ldr	r2, [r7, #28]
 8009f5e:	429a      	cmp	r2, r3
 8009f60:	d902      	bls.n	8009f68 <SPI_WaitFlagStateUntilTimeout+0x54>
 8009f62:	69fb      	ldr	r3, [r7, #28]
 8009f64:	2b00      	cmp	r3, #0
 8009f66:	d142      	bne.n	8009fee <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8009f68:	68fb      	ldr	r3, [r7, #12]
 8009f6a:	681b      	ldr	r3, [r3, #0]
 8009f6c:	685a      	ldr	r2, [r3, #4]
 8009f6e:	68fb      	ldr	r3, [r7, #12]
 8009f70:	681b      	ldr	r3, [r3, #0]
 8009f72:	21e0      	movs	r1, #224	@ 0xe0
 8009f74:	438a      	bics	r2, r1
 8009f76:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009f78:	68fb      	ldr	r3, [r7, #12]
 8009f7a:	685a      	ldr	r2, [r3, #4]
 8009f7c:	2382      	movs	r3, #130	@ 0x82
 8009f7e:	005b      	lsls	r3, r3, #1
 8009f80:	429a      	cmp	r2, r3
 8009f82:	d113      	bne.n	8009fac <SPI_WaitFlagStateUntilTimeout+0x98>
 8009f84:	68fb      	ldr	r3, [r7, #12]
 8009f86:	689a      	ldr	r2, [r3, #8]
 8009f88:	2380      	movs	r3, #128	@ 0x80
 8009f8a:	021b      	lsls	r3, r3, #8
 8009f8c:	429a      	cmp	r2, r3
 8009f8e:	d005      	beq.n	8009f9c <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009f90:	68fb      	ldr	r3, [r7, #12]
 8009f92:	689a      	ldr	r2, [r3, #8]
 8009f94:	2380      	movs	r3, #128	@ 0x80
 8009f96:	00db      	lsls	r3, r3, #3
 8009f98:	429a      	cmp	r2, r3
 8009f9a:	d107      	bne.n	8009fac <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8009f9c:	68fb      	ldr	r3, [r7, #12]
 8009f9e:	681b      	ldr	r3, [r3, #0]
 8009fa0:	681a      	ldr	r2, [r3, #0]
 8009fa2:	68fb      	ldr	r3, [r7, #12]
 8009fa4:	681b      	ldr	r3, [r3, #0]
 8009fa6:	2140      	movs	r1, #64	@ 0x40
 8009fa8:	438a      	bics	r2, r1
 8009faa:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009fac:	68fb      	ldr	r3, [r7, #12]
 8009fae:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8009fb0:	2380      	movs	r3, #128	@ 0x80
 8009fb2:	019b      	lsls	r3, r3, #6
 8009fb4:	429a      	cmp	r2, r3
 8009fb6:	d110      	bne.n	8009fda <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8009fb8:	68fb      	ldr	r3, [r7, #12]
 8009fba:	681b      	ldr	r3, [r3, #0]
 8009fbc:	681a      	ldr	r2, [r3, #0]
 8009fbe:	68fb      	ldr	r3, [r7, #12]
 8009fc0:	681b      	ldr	r3, [r3, #0]
 8009fc2:	491a      	ldr	r1, [pc, #104]	@ (800a02c <SPI_WaitFlagStateUntilTimeout+0x118>)
 8009fc4:	400a      	ands	r2, r1
 8009fc6:	601a      	str	r2, [r3, #0]
 8009fc8:	68fb      	ldr	r3, [r7, #12]
 8009fca:	681b      	ldr	r3, [r3, #0]
 8009fcc:	681a      	ldr	r2, [r3, #0]
 8009fce:	68fb      	ldr	r3, [r7, #12]
 8009fd0:	681b      	ldr	r3, [r3, #0]
 8009fd2:	2180      	movs	r1, #128	@ 0x80
 8009fd4:	0189      	lsls	r1, r1, #6
 8009fd6:	430a      	orrs	r2, r1
 8009fd8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8009fda:	68fb      	ldr	r3, [r7, #12]
 8009fdc:	225d      	movs	r2, #93	@ 0x5d
 8009fde:	2101      	movs	r1, #1
 8009fe0:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8009fe2:	68fb      	ldr	r3, [r7, #12]
 8009fe4:	225c      	movs	r2, #92	@ 0x5c
 8009fe6:	2100      	movs	r1, #0
 8009fe8:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8009fea:	2303      	movs	r3, #3
 8009fec:	e017      	b.n	800a01e <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8009fee:	697b      	ldr	r3, [r7, #20]
 8009ff0:	2b00      	cmp	r3, #0
 8009ff2:	d101      	bne.n	8009ff8 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 8009ff4:	2300      	movs	r3, #0
 8009ff6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8009ff8:	697b      	ldr	r3, [r7, #20]
 8009ffa:	3b01      	subs	r3, #1
 8009ffc:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009ffe:	68fb      	ldr	r3, [r7, #12]
 800a000:	681b      	ldr	r3, [r3, #0]
 800a002:	689b      	ldr	r3, [r3, #8]
 800a004:	68ba      	ldr	r2, [r7, #8]
 800a006:	4013      	ands	r3, r2
 800a008:	68ba      	ldr	r2, [r7, #8]
 800a00a:	1ad3      	subs	r3, r2, r3
 800a00c:	425a      	negs	r2, r3
 800a00e:	4153      	adcs	r3, r2
 800a010:	b2db      	uxtb	r3, r3
 800a012:	001a      	movs	r2, r3
 800a014:	1dfb      	adds	r3, r7, #7
 800a016:	781b      	ldrb	r3, [r3, #0]
 800a018:	429a      	cmp	r2, r3
 800a01a:	d197      	bne.n	8009f4c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800a01c:	2300      	movs	r3, #0
}
 800a01e:	0018      	movs	r0, r3
 800a020:	46bd      	mov	sp, r7
 800a022:	b008      	add	sp, #32
 800a024:	bd80      	pop	{r7, pc}
 800a026:	46c0      	nop			@ (mov r8, r8)
 800a028:	200009c8 	.word	0x200009c8
 800a02c:	ffffdfff 	.word	0xffffdfff

0800a030 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800a030:	b580      	push	{r7, lr}
 800a032:	b08a      	sub	sp, #40	@ 0x28
 800a034:	af00      	add	r7, sp, #0
 800a036:	60f8      	str	r0, [r7, #12]
 800a038:	60b9      	str	r1, [r7, #8]
 800a03a:	607a      	str	r2, [r7, #4]
 800a03c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800a03e:	2317      	movs	r3, #23
 800a040:	18fb      	adds	r3, r7, r3
 800a042:	2200      	movs	r2, #0
 800a044:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800a046:	f7fd fa21 	bl	800748c <HAL_GetTick>
 800a04a:	0002      	movs	r2, r0
 800a04c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a04e:	1a9b      	subs	r3, r3, r2
 800a050:	683a      	ldr	r2, [r7, #0]
 800a052:	18d3      	adds	r3, r2, r3
 800a054:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800a056:	f7fd fa19 	bl	800748c <HAL_GetTick>
 800a05a:	0003      	movs	r3, r0
 800a05c:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800a05e:	68fb      	ldr	r3, [r7, #12]
 800a060:	681b      	ldr	r3, [r3, #0]
 800a062:	330c      	adds	r3, #12
 800a064:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800a066:	4b41      	ldr	r3, [pc, #260]	@ (800a16c <SPI_WaitFifoStateUntilTimeout+0x13c>)
 800a068:	681a      	ldr	r2, [r3, #0]
 800a06a:	0013      	movs	r3, r2
 800a06c:	009b      	lsls	r3, r3, #2
 800a06e:	189b      	adds	r3, r3, r2
 800a070:	00da      	lsls	r2, r3, #3
 800a072:	1ad3      	subs	r3, r2, r3
 800a074:	0d1b      	lsrs	r3, r3, #20
 800a076:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a078:	4353      	muls	r3, r2
 800a07a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800a07c:	e068      	b.n	800a150 <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800a07e:	68ba      	ldr	r2, [r7, #8]
 800a080:	23c0      	movs	r3, #192	@ 0xc0
 800a082:	00db      	lsls	r3, r3, #3
 800a084:	429a      	cmp	r2, r3
 800a086:	d10a      	bne.n	800a09e <SPI_WaitFifoStateUntilTimeout+0x6e>
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	2b00      	cmp	r3, #0
 800a08c:	d107      	bne.n	800a09e <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800a08e:	69fb      	ldr	r3, [r7, #28]
 800a090:	781b      	ldrb	r3, [r3, #0]
 800a092:	b2da      	uxtb	r2, r3
 800a094:	2117      	movs	r1, #23
 800a096:	187b      	adds	r3, r7, r1
 800a098:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800a09a:	187b      	adds	r3, r7, r1
 800a09c:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 800a09e:	683b      	ldr	r3, [r7, #0]
 800a0a0:	3301      	adds	r3, #1
 800a0a2:	d055      	beq.n	800a150 <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800a0a4:	f7fd f9f2 	bl	800748c <HAL_GetTick>
 800a0a8:	0002      	movs	r2, r0
 800a0aa:	6a3b      	ldr	r3, [r7, #32]
 800a0ac:	1ad3      	subs	r3, r2, r3
 800a0ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a0b0:	429a      	cmp	r2, r3
 800a0b2:	d902      	bls.n	800a0ba <SPI_WaitFifoStateUntilTimeout+0x8a>
 800a0b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0b6:	2b00      	cmp	r3, #0
 800a0b8:	d142      	bne.n	800a140 <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800a0ba:	68fb      	ldr	r3, [r7, #12]
 800a0bc:	681b      	ldr	r3, [r3, #0]
 800a0be:	685a      	ldr	r2, [r3, #4]
 800a0c0:	68fb      	ldr	r3, [r7, #12]
 800a0c2:	681b      	ldr	r3, [r3, #0]
 800a0c4:	21e0      	movs	r1, #224	@ 0xe0
 800a0c6:	438a      	bics	r2, r1
 800a0c8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a0ca:	68fb      	ldr	r3, [r7, #12]
 800a0cc:	685a      	ldr	r2, [r3, #4]
 800a0ce:	2382      	movs	r3, #130	@ 0x82
 800a0d0:	005b      	lsls	r3, r3, #1
 800a0d2:	429a      	cmp	r2, r3
 800a0d4:	d113      	bne.n	800a0fe <SPI_WaitFifoStateUntilTimeout+0xce>
 800a0d6:	68fb      	ldr	r3, [r7, #12]
 800a0d8:	689a      	ldr	r2, [r3, #8]
 800a0da:	2380      	movs	r3, #128	@ 0x80
 800a0dc:	021b      	lsls	r3, r3, #8
 800a0de:	429a      	cmp	r2, r3
 800a0e0:	d005      	beq.n	800a0ee <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a0e2:	68fb      	ldr	r3, [r7, #12]
 800a0e4:	689a      	ldr	r2, [r3, #8]
 800a0e6:	2380      	movs	r3, #128	@ 0x80
 800a0e8:	00db      	lsls	r3, r3, #3
 800a0ea:	429a      	cmp	r2, r3
 800a0ec:	d107      	bne.n	800a0fe <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800a0ee:	68fb      	ldr	r3, [r7, #12]
 800a0f0:	681b      	ldr	r3, [r3, #0]
 800a0f2:	681a      	ldr	r2, [r3, #0]
 800a0f4:	68fb      	ldr	r3, [r7, #12]
 800a0f6:	681b      	ldr	r3, [r3, #0]
 800a0f8:	2140      	movs	r1, #64	@ 0x40
 800a0fa:	438a      	bics	r2, r1
 800a0fc:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800a0fe:	68fb      	ldr	r3, [r7, #12]
 800a100:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800a102:	2380      	movs	r3, #128	@ 0x80
 800a104:	019b      	lsls	r3, r3, #6
 800a106:	429a      	cmp	r2, r3
 800a108:	d110      	bne.n	800a12c <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 800a10a:	68fb      	ldr	r3, [r7, #12]
 800a10c:	681b      	ldr	r3, [r3, #0]
 800a10e:	681a      	ldr	r2, [r3, #0]
 800a110:	68fb      	ldr	r3, [r7, #12]
 800a112:	681b      	ldr	r3, [r3, #0]
 800a114:	4916      	ldr	r1, [pc, #88]	@ (800a170 <SPI_WaitFifoStateUntilTimeout+0x140>)
 800a116:	400a      	ands	r2, r1
 800a118:	601a      	str	r2, [r3, #0]
 800a11a:	68fb      	ldr	r3, [r7, #12]
 800a11c:	681b      	ldr	r3, [r3, #0]
 800a11e:	681a      	ldr	r2, [r3, #0]
 800a120:	68fb      	ldr	r3, [r7, #12]
 800a122:	681b      	ldr	r3, [r3, #0]
 800a124:	2180      	movs	r1, #128	@ 0x80
 800a126:	0189      	lsls	r1, r1, #6
 800a128:	430a      	orrs	r2, r1
 800a12a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800a12c:	68fb      	ldr	r3, [r7, #12]
 800a12e:	225d      	movs	r2, #93	@ 0x5d
 800a130:	2101      	movs	r1, #1
 800a132:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800a134:	68fb      	ldr	r3, [r7, #12]
 800a136:	225c      	movs	r2, #92	@ 0x5c
 800a138:	2100      	movs	r1, #0
 800a13a:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800a13c:	2303      	movs	r3, #3
 800a13e:	e010      	b.n	800a162 <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800a140:	69bb      	ldr	r3, [r7, #24]
 800a142:	2b00      	cmp	r3, #0
 800a144:	d101      	bne.n	800a14a <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 800a146:	2300      	movs	r3, #0
 800a148:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800a14a:	69bb      	ldr	r3, [r7, #24]
 800a14c:	3b01      	subs	r3, #1
 800a14e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800a150:	68fb      	ldr	r3, [r7, #12]
 800a152:	681b      	ldr	r3, [r3, #0]
 800a154:	689b      	ldr	r3, [r3, #8]
 800a156:	68ba      	ldr	r2, [r7, #8]
 800a158:	4013      	ands	r3, r2
 800a15a:	687a      	ldr	r2, [r7, #4]
 800a15c:	429a      	cmp	r2, r3
 800a15e:	d18e      	bne.n	800a07e <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 800a160:	2300      	movs	r3, #0
}
 800a162:	0018      	movs	r0, r3
 800a164:	46bd      	mov	sp, r7
 800a166:	b00a      	add	sp, #40	@ 0x28
 800a168:	bd80      	pop	{r7, pc}
 800a16a:	46c0      	nop			@ (mov r8, r8)
 800a16c:	200009c8 	.word	0x200009c8
 800a170:	ffffdfff 	.word	0xffffdfff

0800a174 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800a174:	b580      	push	{r7, lr}
 800a176:	b086      	sub	sp, #24
 800a178:	af02      	add	r7, sp, #8
 800a17a:	60f8      	str	r0, [r7, #12]
 800a17c:	60b9      	str	r1, [r7, #8]
 800a17e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800a180:	68ba      	ldr	r2, [r7, #8]
 800a182:	23c0      	movs	r3, #192	@ 0xc0
 800a184:	0159      	lsls	r1, r3, #5
 800a186:	68f8      	ldr	r0, [r7, #12]
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	9300      	str	r3, [sp, #0]
 800a18c:	0013      	movs	r3, r2
 800a18e:	2200      	movs	r2, #0
 800a190:	f7ff ff4e 	bl	800a030 <SPI_WaitFifoStateUntilTimeout>
 800a194:	1e03      	subs	r3, r0, #0
 800a196:	d007      	beq.n	800a1a8 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a198:	68fb      	ldr	r3, [r7, #12]
 800a19a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a19c:	2220      	movs	r2, #32
 800a19e:	431a      	orrs	r2, r3
 800a1a0:	68fb      	ldr	r3, [r7, #12]
 800a1a2:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800a1a4:	2303      	movs	r3, #3
 800a1a6:	e027      	b.n	800a1f8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800a1a8:	68ba      	ldr	r2, [r7, #8]
 800a1aa:	68f8      	ldr	r0, [r7, #12]
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	9300      	str	r3, [sp, #0]
 800a1b0:	0013      	movs	r3, r2
 800a1b2:	2200      	movs	r2, #0
 800a1b4:	2180      	movs	r1, #128	@ 0x80
 800a1b6:	f7ff fead 	bl	8009f14 <SPI_WaitFlagStateUntilTimeout>
 800a1ba:	1e03      	subs	r3, r0, #0
 800a1bc:	d007      	beq.n	800a1ce <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a1be:	68fb      	ldr	r3, [r7, #12]
 800a1c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a1c2:	2220      	movs	r2, #32
 800a1c4:	431a      	orrs	r2, r3
 800a1c6:	68fb      	ldr	r3, [r7, #12]
 800a1c8:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800a1ca:	2303      	movs	r3, #3
 800a1cc:	e014      	b.n	800a1f8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800a1ce:	68ba      	ldr	r2, [r7, #8]
 800a1d0:	23c0      	movs	r3, #192	@ 0xc0
 800a1d2:	00d9      	lsls	r1, r3, #3
 800a1d4:	68f8      	ldr	r0, [r7, #12]
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	9300      	str	r3, [sp, #0]
 800a1da:	0013      	movs	r3, r2
 800a1dc:	2200      	movs	r2, #0
 800a1de:	f7ff ff27 	bl	800a030 <SPI_WaitFifoStateUntilTimeout>
 800a1e2:	1e03      	subs	r3, r0, #0
 800a1e4:	d007      	beq.n	800a1f6 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a1e6:	68fb      	ldr	r3, [r7, #12]
 800a1e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a1ea:	2220      	movs	r2, #32
 800a1ec:	431a      	orrs	r2, r3
 800a1ee:	68fb      	ldr	r3, [r7, #12]
 800a1f0:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800a1f2:	2303      	movs	r3, #3
 800a1f4:	e000      	b.n	800a1f8 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800a1f6:	2300      	movs	r3, #0
}
 800a1f8:	0018      	movs	r0, r3
 800a1fa:	46bd      	mov	sp, r7
 800a1fc:	b004      	add	sp, #16
 800a1fe:	bd80      	pop	{r7, pc}

0800a200 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800a200:	b580      	push	{r7, lr}
 800a202:	b082      	sub	sp, #8
 800a204:	af00      	add	r7, sp, #0
 800a206:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a208:	687b      	ldr	r3, [r7, #4]
 800a20a:	2b00      	cmp	r3, #0
 800a20c:	d101      	bne.n	800a212 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800a20e:	2301      	movs	r3, #1
 800a210:	e04a      	b.n	800a2a8 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	223d      	movs	r2, #61	@ 0x3d
 800a216:	5c9b      	ldrb	r3, [r3, r2]
 800a218:	b2db      	uxtb	r3, r3
 800a21a:	2b00      	cmp	r3, #0
 800a21c:	d107      	bne.n	800a22e <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a21e:	687b      	ldr	r3, [r7, #4]
 800a220:	223c      	movs	r2, #60	@ 0x3c
 800a222:	2100      	movs	r1, #0
 800a224:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	0018      	movs	r0, r3
 800a22a:	f7fc f94b 	bl	80064c4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a22e:	687b      	ldr	r3, [r7, #4]
 800a230:	223d      	movs	r2, #61	@ 0x3d
 800a232:	2102      	movs	r1, #2
 800a234:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a236:	687b      	ldr	r3, [r7, #4]
 800a238:	681a      	ldr	r2, [r3, #0]
 800a23a:	687b      	ldr	r3, [r7, #4]
 800a23c:	3304      	adds	r3, #4
 800a23e:	0019      	movs	r1, r3
 800a240:	0010      	movs	r0, r2
 800a242:	f000 fb11 	bl	800a868 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	2248      	movs	r2, #72	@ 0x48
 800a24a:	2101      	movs	r1, #1
 800a24c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	223e      	movs	r2, #62	@ 0x3e
 800a252:	2101      	movs	r1, #1
 800a254:	5499      	strb	r1, [r3, r2]
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	223f      	movs	r2, #63	@ 0x3f
 800a25a:	2101      	movs	r1, #1
 800a25c:	5499      	strb	r1, [r3, r2]
 800a25e:	687b      	ldr	r3, [r7, #4]
 800a260:	2240      	movs	r2, #64	@ 0x40
 800a262:	2101      	movs	r1, #1
 800a264:	5499      	strb	r1, [r3, r2]
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	2241      	movs	r2, #65	@ 0x41
 800a26a:	2101      	movs	r1, #1
 800a26c:	5499      	strb	r1, [r3, r2]
 800a26e:	687b      	ldr	r3, [r7, #4]
 800a270:	2242      	movs	r2, #66	@ 0x42
 800a272:	2101      	movs	r1, #1
 800a274:	5499      	strb	r1, [r3, r2]
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	2243      	movs	r2, #67	@ 0x43
 800a27a:	2101      	movs	r1, #1
 800a27c:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a27e:	687b      	ldr	r3, [r7, #4]
 800a280:	2244      	movs	r2, #68	@ 0x44
 800a282:	2101      	movs	r1, #1
 800a284:	5499      	strb	r1, [r3, r2]
 800a286:	687b      	ldr	r3, [r7, #4]
 800a288:	2245      	movs	r2, #69	@ 0x45
 800a28a:	2101      	movs	r1, #1
 800a28c:	5499      	strb	r1, [r3, r2]
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	2246      	movs	r2, #70	@ 0x46
 800a292:	2101      	movs	r1, #1
 800a294:	5499      	strb	r1, [r3, r2]
 800a296:	687b      	ldr	r3, [r7, #4]
 800a298:	2247      	movs	r2, #71	@ 0x47
 800a29a:	2101      	movs	r1, #1
 800a29c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	223d      	movs	r2, #61	@ 0x3d
 800a2a2:	2101      	movs	r1, #1
 800a2a4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800a2a6:	2300      	movs	r3, #0
}
 800a2a8:	0018      	movs	r0, r3
 800a2aa:	46bd      	mov	sp, r7
 800a2ac:	b002      	add	sp, #8
 800a2ae:	bd80      	pop	{r7, pc}

0800a2b0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800a2b0:	b580      	push	{r7, lr}
 800a2b2:	b082      	sub	sp, #8
 800a2b4:	af00      	add	r7, sp, #0
 800a2b6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	2b00      	cmp	r3, #0
 800a2bc:	d101      	bne.n	800a2c2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800a2be:	2301      	movs	r3, #1
 800a2c0:	e04a      	b.n	800a358 <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	223d      	movs	r2, #61	@ 0x3d
 800a2c6:	5c9b      	ldrb	r3, [r3, r2]
 800a2c8:	b2db      	uxtb	r3, r3
 800a2ca:	2b00      	cmp	r3, #0
 800a2cc:	d107      	bne.n	800a2de <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a2ce:	687b      	ldr	r3, [r7, #4]
 800a2d0:	223c      	movs	r2, #60	@ 0x3c
 800a2d2:	2100      	movs	r1, #0
 800a2d4:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	0018      	movs	r0, r3
 800a2da:	f000 f841 	bl	800a360 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a2de:	687b      	ldr	r3, [r7, #4]
 800a2e0:	223d      	movs	r2, #61	@ 0x3d
 800a2e2:	2102      	movs	r1, #2
 800a2e4:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	681a      	ldr	r2, [r3, #0]
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	3304      	adds	r3, #4
 800a2ee:	0019      	movs	r1, r3
 800a2f0:	0010      	movs	r0, r2
 800a2f2:	f000 fab9 	bl	800a868 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	2248      	movs	r2, #72	@ 0x48
 800a2fa:	2101      	movs	r1, #1
 800a2fc:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a2fe:	687b      	ldr	r3, [r7, #4]
 800a300:	223e      	movs	r2, #62	@ 0x3e
 800a302:	2101      	movs	r1, #1
 800a304:	5499      	strb	r1, [r3, r2]
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	223f      	movs	r2, #63	@ 0x3f
 800a30a:	2101      	movs	r1, #1
 800a30c:	5499      	strb	r1, [r3, r2]
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	2240      	movs	r2, #64	@ 0x40
 800a312:	2101      	movs	r1, #1
 800a314:	5499      	strb	r1, [r3, r2]
 800a316:	687b      	ldr	r3, [r7, #4]
 800a318:	2241      	movs	r2, #65	@ 0x41
 800a31a:	2101      	movs	r1, #1
 800a31c:	5499      	strb	r1, [r3, r2]
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	2242      	movs	r2, #66	@ 0x42
 800a322:	2101      	movs	r1, #1
 800a324:	5499      	strb	r1, [r3, r2]
 800a326:	687b      	ldr	r3, [r7, #4]
 800a328:	2243      	movs	r2, #67	@ 0x43
 800a32a:	2101      	movs	r1, #1
 800a32c:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	2244      	movs	r2, #68	@ 0x44
 800a332:	2101      	movs	r1, #1
 800a334:	5499      	strb	r1, [r3, r2]
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	2245      	movs	r2, #69	@ 0x45
 800a33a:	2101      	movs	r1, #1
 800a33c:	5499      	strb	r1, [r3, r2]
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	2246      	movs	r2, #70	@ 0x46
 800a342:	2101      	movs	r1, #1
 800a344:	5499      	strb	r1, [r3, r2]
 800a346:	687b      	ldr	r3, [r7, #4]
 800a348:	2247      	movs	r2, #71	@ 0x47
 800a34a:	2101      	movs	r1, #1
 800a34c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a34e:	687b      	ldr	r3, [r7, #4]
 800a350:	223d      	movs	r2, #61	@ 0x3d
 800a352:	2101      	movs	r1, #1
 800a354:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800a356:	2300      	movs	r3, #0
}
 800a358:	0018      	movs	r0, r3
 800a35a:	46bd      	mov	sp, r7
 800a35c:	b002      	add	sp, #8
 800a35e:	bd80      	pop	{r7, pc}

0800a360 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800a360:	b580      	push	{r7, lr}
 800a362:	b082      	sub	sp, #8
 800a364:	af00      	add	r7, sp, #0
 800a366:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800a368:	46c0      	nop			@ (mov r8, r8)
 800a36a:	46bd      	mov	sp, r7
 800a36c:	b002      	add	sp, #8
 800a36e:	bd80      	pop	{r7, pc}

0800a370 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800a370:	b580      	push	{r7, lr}
 800a372:	b084      	sub	sp, #16
 800a374:	af00      	add	r7, sp, #0
 800a376:	6078      	str	r0, [r7, #4]
 800a378:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800a37a:	683b      	ldr	r3, [r7, #0]
 800a37c:	2b00      	cmp	r3, #0
 800a37e:	d108      	bne.n	800a392 <HAL_TIM_PWM_Start+0x22>
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	223e      	movs	r2, #62	@ 0x3e
 800a384:	5c9b      	ldrb	r3, [r3, r2]
 800a386:	b2db      	uxtb	r3, r3
 800a388:	3b01      	subs	r3, #1
 800a38a:	1e5a      	subs	r2, r3, #1
 800a38c:	4193      	sbcs	r3, r2
 800a38e:	b2db      	uxtb	r3, r3
 800a390:	e037      	b.n	800a402 <HAL_TIM_PWM_Start+0x92>
 800a392:	683b      	ldr	r3, [r7, #0]
 800a394:	2b04      	cmp	r3, #4
 800a396:	d108      	bne.n	800a3aa <HAL_TIM_PWM_Start+0x3a>
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	223f      	movs	r2, #63	@ 0x3f
 800a39c:	5c9b      	ldrb	r3, [r3, r2]
 800a39e:	b2db      	uxtb	r3, r3
 800a3a0:	3b01      	subs	r3, #1
 800a3a2:	1e5a      	subs	r2, r3, #1
 800a3a4:	4193      	sbcs	r3, r2
 800a3a6:	b2db      	uxtb	r3, r3
 800a3a8:	e02b      	b.n	800a402 <HAL_TIM_PWM_Start+0x92>
 800a3aa:	683b      	ldr	r3, [r7, #0]
 800a3ac:	2b08      	cmp	r3, #8
 800a3ae:	d108      	bne.n	800a3c2 <HAL_TIM_PWM_Start+0x52>
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	2240      	movs	r2, #64	@ 0x40
 800a3b4:	5c9b      	ldrb	r3, [r3, r2]
 800a3b6:	b2db      	uxtb	r3, r3
 800a3b8:	3b01      	subs	r3, #1
 800a3ba:	1e5a      	subs	r2, r3, #1
 800a3bc:	4193      	sbcs	r3, r2
 800a3be:	b2db      	uxtb	r3, r3
 800a3c0:	e01f      	b.n	800a402 <HAL_TIM_PWM_Start+0x92>
 800a3c2:	683b      	ldr	r3, [r7, #0]
 800a3c4:	2b0c      	cmp	r3, #12
 800a3c6:	d108      	bne.n	800a3da <HAL_TIM_PWM_Start+0x6a>
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	2241      	movs	r2, #65	@ 0x41
 800a3cc:	5c9b      	ldrb	r3, [r3, r2]
 800a3ce:	b2db      	uxtb	r3, r3
 800a3d0:	3b01      	subs	r3, #1
 800a3d2:	1e5a      	subs	r2, r3, #1
 800a3d4:	4193      	sbcs	r3, r2
 800a3d6:	b2db      	uxtb	r3, r3
 800a3d8:	e013      	b.n	800a402 <HAL_TIM_PWM_Start+0x92>
 800a3da:	683b      	ldr	r3, [r7, #0]
 800a3dc:	2b10      	cmp	r3, #16
 800a3de:	d108      	bne.n	800a3f2 <HAL_TIM_PWM_Start+0x82>
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	2242      	movs	r2, #66	@ 0x42
 800a3e4:	5c9b      	ldrb	r3, [r3, r2]
 800a3e6:	b2db      	uxtb	r3, r3
 800a3e8:	3b01      	subs	r3, #1
 800a3ea:	1e5a      	subs	r2, r3, #1
 800a3ec:	4193      	sbcs	r3, r2
 800a3ee:	b2db      	uxtb	r3, r3
 800a3f0:	e007      	b.n	800a402 <HAL_TIM_PWM_Start+0x92>
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	2243      	movs	r2, #67	@ 0x43
 800a3f6:	5c9b      	ldrb	r3, [r3, r2]
 800a3f8:	b2db      	uxtb	r3, r3
 800a3fa:	3b01      	subs	r3, #1
 800a3fc:	1e5a      	subs	r2, r3, #1
 800a3fe:	4193      	sbcs	r3, r2
 800a400:	b2db      	uxtb	r3, r3
 800a402:	2b00      	cmp	r3, #0
 800a404:	d001      	beq.n	800a40a <HAL_TIM_PWM_Start+0x9a>
  {
    return HAL_ERROR;
 800a406:	2301      	movs	r3, #1
 800a408:	e090      	b.n	800a52c <HAL_TIM_PWM_Start+0x1bc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a40a:	683b      	ldr	r3, [r7, #0]
 800a40c:	2b00      	cmp	r3, #0
 800a40e:	d104      	bne.n	800a41a <HAL_TIM_PWM_Start+0xaa>
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	223e      	movs	r2, #62	@ 0x3e
 800a414:	2102      	movs	r1, #2
 800a416:	5499      	strb	r1, [r3, r2]
 800a418:	e023      	b.n	800a462 <HAL_TIM_PWM_Start+0xf2>
 800a41a:	683b      	ldr	r3, [r7, #0]
 800a41c:	2b04      	cmp	r3, #4
 800a41e:	d104      	bne.n	800a42a <HAL_TIM_PWM_Start+0xba>
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	223f      	movs	r2, #63	@ 0x3f
 800a424:	2102      	movs	r1, #2
 800a426:	5499      	strb	r1, [r3, r2]
 800a428:	e01b      	b.n	800a462 <HAL_TIM_PWM_Start+0xf2>
 800a42a:	683b      	ldr	r3, [r7, #0]
 800a42c:	2b08      	cmp	r3, #8
 800a42e:	d104      	bne.n	800a43a <HAL_TIM_PWM_Start+0xca>
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	2240      	movs	r2, #64	@ 0x40
 800a434:	2102      	movs	r1, #2
 800a436:	5499      	strb	r1, [r3, r2]
 800a438:	e013      	b.n	800a462 <HAL_TIM_PWM_Start+0xf2>
 800a43a:	683b      	ldr	r3, [r7, #0]
 800a43c:	2b0c      	cmp	r3, #12
 800a43e:	d104      	bne.n	800a44a <HAL_TIM_PWM_Start+0xda>
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	2241      	movs	r2, #65	@ 0x41
 800a444:	2102      	movs	r1, #2
 800a446:	5499      	strb	r1, [r3, r2]
 800a448:	e00b      	b.n	800a462 <HAL_TIM_PWM_Start+0xf2>
 800a44a:	683b      	ldr	r3, [r7, #0]
 800a44c:	2b10      	cmp	r3, #16
 800a44e:	d104      	bne.n	800a45a <HAL_TIM_PWM_Start+0xea>
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	2242      	movs	r2, #66	@ 0x42
 800a454:	2102      	movs	r1, #2
 800a456:	5499      	strb	r1, [r3, r2]
 800a458:	e003      	b.n	800a462 <HAL_TIM_PWM_Start+0xf2>
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	2243      	movs	r2, #67	@ 0x43
 800a45e:	2102      	movs	r1, #2
 800a460:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	681b      	ldr	r3, [r3, #0]
 800a466:	6839      	ldr	r1, [r7, #0]
 800a468:	2201      	movs	r2, #1
 800a46a:	0018      	movs	r0, r3
 800a46c:	f000 fd58 	bl	800af20 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	681b      	ldr	r3, [r3, #0]
 800a474:	4a2f      	ldr	r2, [pc, #188]	@ (800a534 <HAL_TIM_PWM_Start+0x1c4>)
 800a476:	4293      	cmp	r3, r2
 800a478:	d00e      	beq.n	800a498 <HAL_TIM_PWM_Start+0x128>
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	681b      	ldr	r3, [r3, #0]
 800a47e:	4a2e      	ldr	r2, [pc, #184]	@ (800a538 <HAL_TIM_PWM_Start+0x1c8>)
 800a480:	4293      	cmp	r3, r2
 800a482:	d009      	beq.n	800a498 <HAL_TIM_PWM_Start+0x128>
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	681b      	ldr	r3, [r3, #0]
 800a488:	4a2c      	ldr	r2, [pc, #176]	@ (800a53c <HAL_TIM_PWM_Start+0x1cc>)
 800a48a:	4293      	cmp	r3, r2
 800a48c:	d004      	beq.n	800a498 <HAL_TIM_PWM_Start+0x128>
 800a48e:	687b      	ldr	r3, [r7, #4]
 800a490:	681b      	ldr	r3, [r3, #0]
 800a492:	4a2b      	ldr	r2, [pc, #172]	@ (800a540 <HAL_TIM_PWM_Start+0x1d0>)
 800a494:	4293      	cmp	r3, r2
 800a496:	d101      	bne.n	800a49c <HAL_TIM_PWM_Start+0x12c>
 800a498:	2301      	movs	r3, #1
 800a49a:	e000      	b.n	800a49e <HAL_TIM_PWM_Start+0x12e>
 800a49c:	2300      	movs	r3, #0
 800a49e:	2b00      	cmp	r3, #0
 800a4a0:	d008      	beq.n	800a4b4 <HAL_TIM_PWM_Start+0x144>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800a4a2:	687b      	ldr	r3, [r7, #4]
 800a4a4:	681b      	ldr	r3, [r3, #0]
 800a4a6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a4a8:	687b      	ldr	r3, [r7, #4]
 800a4aa:	681b      	ldr	r3, [r3, #0]
 800a4ac:	2180      	movs	r1, #128	@ 0x80
 800a4ae:	0209      	lsls	r1, r1, #8
 800a4b0:	430a      	orrs	r2, r1
 800a4b2:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	681b      	ldr	r3, [r3, #0]
 800a4b8:	4a1e      	ldr	r2, [pc, #120]	@ (800a534 <HAL_TIM_PWM_Start+0x1c4>)
 800a4ba:	4293      	cmp	r3, r2
 800a4bc:	d014      	beq.n	800a4e8 <HAL_TIM_PWM_Start+0x178>
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	681a      	ldr	r2, [r3, #0]
 800a4c2:	2380      	movs	r3, #128	@ 0x80
 800a4c4:	05db      	lsls	r3, r3, #23
 800a4c6:	429a      	cmp	r2, r3
 800a4c8:	d00e      	beq.n	800a4e8 <HAL_TIM_PWM_Start+0x178>
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	681b      	ldr	r3, [r3, #0]
 800a4ce:	4a1d      	ldr	r2, [pc, #116]	@ (800a544 <HAL_TIM_PWM_Start+0x1d4>)
 800a4d0:	4293      	cmp	r3, r2
 800a4d2:	d009      	beq.n	800a4e8 <HAL_TIM_PWM_Start+0x178>
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	681b      	ldr	r3, [r3, #0]
 800a4d8:	4a1b      	ldr	r2, [pc, #108]	@ (800a548 <HAL_TIM_PWM_Start+0x1d8>)
 800a4da:	4293      	cmp	r3, r2
 800a4dc:	d004      	beq.n	800a4e8 <HAL_TIM_PWM_Start+0x178>
 800a4de:	687b      	ldr	r3, [r7, #4]
 800a4e0:	681b      	ldr	r3, [r3, #0]
 800a4e2:	4a15      	ldr	r2, [pc, #84]	@ (800a538 <HAL_TIM_PWM_Start+0x1c8>)
 800a4e4:	4293      	cmp	r3, r2
 800a4e6:	d116      	bne.n	800a516 <HAL_TIM_PWM_Start+0x1a6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	681b      	ldr	r3, [r3, #0]
 800a4ec:	689b      	ldr	r3, [r3, #8]
 800a4ee:	4a17      	ldr	r2, [pc, #92]	@ (800a54c <HAL_TIM_PWM_Start+0x1dc>)
 800a4f0:	4013      	ands	r3, r2
 800a4f2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a4f4:	68fb      	ldr	r3, [r7, #12]
 800a4f6:	2b06      	cmp	r3, #6
 800a4f8:	d016      	beq.n	800a528 <HAL_TIM_PWM_Start+0x1b8>
 800a4fa:	68fa      	ldr	r2, [r7, #12]
 800a4fc:	2380      	movs	r3, #128	@ 0x80
 800a4fe:	025b      	lsls	r3, r3, #9
 800a500:	429a      	cmp	r2, r3
 800a502:	d011      	beq.n	800a528 <HAL_TIM_PWM_Start+0x1b8>
    {
      __HAL_TIM_ENABLE(htim);
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	681b      	ldr	r3, [r3, #0]
 800a508:	681a      	ldr	r2, [r3, #0]
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	681b      	ldr	r3, [r3, #0]
 800a50e:	2101      	movs	r1, #1
 800a510:	430a      	orrs	r2, r1
 800a512:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a514:	e008      	b.n	800a528 <HAL_TIM_PWM_Start+0x1b8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a516:	687b      	ldr	r3, [r7, #4]
 800a518:	681b      	ldr	r3, [r3, #0]
 800a51a:	681a      	ldr	r2, [r3, #0]
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	681b      	ldr	r3, [r3, #0]
 800a520:	2101      	movs	r1, #1
 800a522:	430a      	orrs	r2, r1
 800a524:	601a      	str	r2, [r3, #0]
 800a526:	e000      	b.n	800a52a <HAL_TIM_PWM_Start+0x1ba>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a528:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 800a52a:	2300      	movs	r3, #0
}
 800a52c:	0018      	movs	r0, r3
 800a52e:	46bd      	mov	sp, r7
 800a530:	b004      	add	sp, #16
 800a532:	bd80      	pop	{r7, pc}
 800a534:	40012c00 	.word	0x40012c00
 800a538:	40014000 	.word	0x40014000
 800a53c:	40014400 	.word	0x40014400
 800a540:	40014800 	.word	0x40014800
 800a544:	40000400 	.word	0x40000400
 800a548:	40000800 	.word	0x40000800
 800a54c:	00010007 	.word	0x00010007

0800a550 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800a550:	b580      	push	{r7, lr}
 800a552:	b082      	sub	sp, #8
 800a554:	af00      	add	r7, sp, #0
 800a556:	6078      	str	r0, [r7, #4]
 800a558:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800a55a:	687b      	ldr	r3, [r7, #4]
 800a55c:	681b      	ldr	r3, [r3, #0]
 800a55e:	6839      	ldr	r1, [r7, #0]
 800a560:	2200      	movs	r2, #0
 800a562:	0018      	movs	r0, r3
 800a564:	f000 fcdc 	bl	800af20 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	681b      	ldr	r3, [r3, #0]
 800a56c:	4a37      	ldr	r2, [pc, #220]	@ (800a64c <HAL_TIM_PWM_Stop+0xfc>)
 800a56e:	4293      	cmp	r3, r2
 800a570:	d00e      	beq.n	800a590 <HAL_TIM_PWM_Stop+0x40>
 800a572:	687b      	ldr	r3, [r7, #4]
 800a574:	681b      	ldr	r3, [r3, #0]
 800a576:	4a36      	ldr	r2, [pc, #216]	@ (800a650 <HAL_TIM_PWM_Stop+0x100>)
 800a578:	4293      	cmp	r3, r2
 800a57a:	d009      	beq.n	800a590 <HAL_TIM_PWM_Stop+0x40>
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	681b      	ldr	r3, [r3, #0]
 800a580:	4a34      	ldr	r2, [pc, #208]	@ (800a654 <HAL_TIM_PWM_Stop+0x104>)
 800a582:	4293      	cmp	r3, r2
 800a584:	d004      	beq.n	800a590 <HAL_TIM_PWM_Stop+0x40>
 800a586:	687b      	ldr	r3, [r7, #4]
 800a588:	681b      	ldr	r3, [r3, #0]
 800a58a:	4a33      	ldr	r2, [pc, #204]	@ (800a658 <HAL_TIM_PWM_Stop+0x108>)
 800a58c:	4293      	cmp	r3, r2
 800a58e:	d101      	bne.n	800a594 <HAL_TIM_PWM_Stop+0x44>
 800a590:	2301      	movs	r3, #1
 800a592:	e000      	b.n	800a596 <HAL_TIM_PWM_Stop+0x46>
 800a594:	2300      	movs	r3, #0
 800a596:	2b00      	cmp	r3, #0
 800a598:	d013      	beq.n	800a5c2 <HAL_TIM_PWM_Stop+0x72>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800a59a:	687b      	ldr	r3, [r7, #4]
 800a59c:	681b      	ldr	r3, [r3, #0]
 800a59e:	6a1b      	ldr	r3, [r3, #32]
 800a5a0:	4a2e      	ldr	r2, [pc, #184]	@ (800a65c <HAL_TIM_PWM_Stop+0x10c>)
 800a5a2:	4013      	ands	r3, r2
 800a5a4:	d10d      	bne.n	800a5c2 <HAL_TIM_PWM_Stop+0x72>
 800a5a6:	687b      	ldr	r3, [r7, #4]
 800a5a8:	681b      	ldr	r3, [r3, #0]
 800a5aa:	6a1b      	ldr	r3, [r3, #32]
 800a5ac:	4a2c      	ldr	r2, [pc, #176]	@ (800a660 <HAL_TIM_PWM_Stop+0x110>)
 800a5ae:	4013      	ands	r3, r2
 800a5b0:	d107      	bne.n	800a5c2 <HAL_TIM_PWM_Stop+0x72>
 800a5b2:	687b      	ldr	r3, [r7, #4]
 800a5b4:	681b      	ldr	r3, [r3, #0]
 800a5b6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a5b8:	687b      	ldr	r3, [r7, #4]
 800a5ba:	681b      	ldr	r3, [r3, #0]
 800a5bc:	4929      	ldr	r1, [pc, #164]	@ (800a664 <HAL_TIM_PWM_Stop+0x114>)
 800a5be:	400a      	ands	r2, r1
 800a5c0:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800a5c2:	687b      	ldr	r3, [r7, #4]
 800a5c4:	681b      	ldr	r3, [r3, #0]
 800a5c6:	6a1b      	ldr	r3, [r3, #32]
 800a5c8:	4a24      	ldr	r2, [pc, #144]	@ (800a65c <HAL_TIM_PWM_Stop+0x10c>)
 800a5ca:	4013      	ands	r3, r2
 800a5cc:	d10d      	bne.n	800a5ea <HAL_TIM_PWM_Stop+0x9a>
 800a5ce:	687b      	ldr	r3, [r7, #4]
 800a5d0:	681b      	ldr	r3, [r3, #0]
 800a5d2:	6a1b      	ldr	r3, [r3, #32]
 800a5d4:	4a22      	ldr	r2, [pc, #136]	@ (800a660 <HAL_TIM_PWM_Stop+0x110>)
 800a5d6:	4013      	ands	r3, r2
 800a5d8:	d107      	bne.n	800a5ea <HAL_TIM_PWM_Stop+0x9a>
 800a5da:	687b      	ldr	r3, [r7, #4]
 800a5dc:	681b      	ldr	r3, [r3, #0]
 800a5de:	681a      	ldr	r2, [r3, #0]
 800a5e0:	687b      	ldr	r3, [r7, #4]
 800a5e2:	681b      	ldr	r3, [r3, #0]
 800a5e4:	2101      	movs	r1, #1
 800a5e6:	438a      	bics	r2, r1
 800a5e8:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800a5ea:	683b      	ldr	r3, [r7, #0]
 800a5ec:	2b00      	cmp	r3, #0
 800a5ee:	d104      	bne.n	800a5fa <HAL_TIM_PWM_Stop+0xaa>
 800a5f0:	687b      	ldr	r3, [r7, #4]
 800a5f2:	223e      	movs	r2, #62	@ 0x3e
 800a5f4:	2101      	movs	r1, #1
 800a5f6:	5499      	strb	r1, [r3, r2]
 800a5f8:	e023      	b.n	800a642 <HAL_TIM_PWM_Stop+0xf2>
 800a5fa:	683b      	ldr	r3, [r7, #0]
 800a5fc:	2b04      	cmp	r3, #4
 800a5fe:	d104      	bne.n	800a60a <HAL_TIM_PWM_Stop+0xba>
 800a600:	687b      	ldr	r3, [r7, #4]
 800a602:	223f      	movs	r2, #63	@ 0x3f
 800a604:	2101      	movs	r1, #1
 800a606:	5499      	strb	r1, [r3, r2]
 800a608:	e01b      	b.n	800a642 <HAL_TIM_PWM_Stop+0xf2>
 800a60a:	683b      	ldr	r3, [r7, #0]
 800a60c:	2b08      	cmp	r3, #8
 800a60e:	d104      	bne.n	800a61a <HAL_TIM_PWM_Stop+0xca>
 800a610:	687b      	ldr	r3, [r7, #4]
 800a612:	2240      	movs	r2, #64	@ 0x40
 800a614:	2101      	movs	r1, #1
 800a616:	5499      	strb	r1, [r3, r2]
 800a618:	e013      	b.n	800a642 <HAL_TIM_PWM_Stop+0xf2>
 800a61a:	683b      	ldr	r3, [r7, #0]
 800a61c:	2b0c      	cmp	r3, #12
 800a61e:	d104      	bne.n	800a62a <HAL_TIM_PWM_Stop+0xda>
 800a620:	687b      	ldr	r3, [r7, #4]
 800a622:	2241      	movs	r2, #65	@ 0x41
 800a624:	2101      	movs	r1, #1
 800a626:	5499      	strb	r1, [r3, r2]
 800a628:	e00b      	b.n	800a642 <HAL_TIM_PWM_Stop+0xf2>
 800a62a:	683b      	ldr	r3, [r7, #0]
 800a62c:	2b10      	cmp	r3, #16
 800a62e:	d104      	bne.n	800a63a <HAL_TIM_PWM_Stop+0xea>
 800a630:	687b      	ldr	r3, [r7, #4]
 800a632:	2242      	movs	r2, #66	@ 0x42
 800a634:	2101      	movs	r1, #1
 800a636:	5499      	strb	r1, [r3, r2]
 800a638:	e003      	b.n	800a642 <HAL_TIM_PWM_Stop+0xf2>
 800a63a:	687b      	ldr	r3, [r7, #4]
 800a63c:	2243      	movs	r2, #67	@ 0x43
 800a63e:	2101      	movs	r1, #1
 800a640:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 800a642:	2300      	movs	r3, #0
}
 800a644:	0018      	movs	r0, r3
 800a646:	46bd      	mov	sp, r7
 800a648:	b002      	add	sp, #8
 800a64a:	bd80      	pop	{r7, pc}
 800a64c:	40012c00 	.word	0x40012c00
 800a650:	40014000 	.word	0x40014000
 800a654:	40014400 	.word	0x40014400
 800a658:	40014800 	.word	0x40014800
 800a65c:	00001111 	.word	0x00001111
 800a660:	00000444 	.word	0x00000444
 800a664:	ffff7fff 	.word	0xffff7fff

0800a668 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800a668:	b580      	push	{r7, lr}
 800a66a:	b086      	sub	sp, #24
 800a66c:	af00      	add	r7, sp, #0
 800a66e:	60f8      	str	r0, [r7, #12]
 800a670:	60b9      	str	r1, [r7, #8]
 800a672:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a674:	2317      	movs	r3, #23
 800a676:	18fb      	adds	r3, r7, r3
 800a678:	2200      	movs	r2, #0
 800a67a:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800a67c:	68fb      	ldr	r3, [r7, #12]
 800a67e:	223c      	movs	r2, #60	@ 0x3c
 800a680:	5c9b      	ldrb	r3, [r3, r2]
 800a682:	2b01      	cmp	r3, #1
 800a684:	d101      	bne.n	800a68a <HAL_TIM_PWM_ConfigChannel+0x22>
 800a686:	2302      	movs	r3, #2
 800a688:	e0e5      	b.n	800a856 <HAL_TIM_PWM_ConfigChannel+0x1ee>
 800a68a:	68fb      	ldr	r3, [r7, #12]
 800a68c:	223c      	movs	r2, #60	@ 0x3c
 800a68e:	2101      	movs	r1, #1
 800a690:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 800a692:	687b      	ldr	r3, [r7, #4]
 800a694:	2b14      	cmp	r3, #20
 800a696:	d900      	bls.n	800a69a <HAL_TIM_PWM_ConfigChannel+0x32>
 800a698:	e0d1      	b.n	800a83e <HAL_TIM_PWM_ConfigChannel+0x1d6>
 800a69a:	687b      	ldr	r3, [r7, #4]
 800a69c:	009a      	lsls	r2, r3, #2
 800a69e:	4b70      	ldr	r3, [pc, #448]	@ (800a860 <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 800a6a0:	18d3      	adds	r3, r2, r3
 800a6a2:	681b      	ldr	r3, [r3, #0]
 800a6a4:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800a6a6:	68fb      	ldr	r3, [r7, #12]
 800a6a8:	681b      	ldr	r3, [r3, #0]
 800a6aa:	68ba      	ldr	r2, [r7, #8]
 800a6ac:	0011      	movs	r1, r2
 800a6ae:	0018      	movs	r0, r3
 800a6b0:	f000 f972 	bl	800a998 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800a6b4:	68fb      	ldr	r3, [r7, #12]
 800a6b6:	681b      	ldr	r3, [r3, #0]
 800a6b8:	699a      	ldr	r2, [r3, #24]
 800a6ba:	68fb      	ldr	r3, [r7, #12]
 800a6bc:	681b      	ldr	r3, [r3, #0]
 800a6be:	2108      	movs	r1, #8
 800a6c0:	430a      	orrs	r2, r1
 800a6c2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800a6c4:	68fb      	ldr	r3, [r7, #12]
 800a6c6:	681b      	ldr	r3, [r3, #0]
 800a6c8:	699a      	ldr	r2, [r3, #24]
 800a6ca:	68fb      	ldr	r3, [r7, #12]
 800a6cc:	681b      	ldr	r3, [r3, #0]
 800a6ce:	2104      	movs	r1, #4
 800a6d0:	438a      	bics	r2, r1
 800a6d2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800a6d4:	68fb      	ldr	r3, [r7, #12]
 800a6d6:	681b      	ldr	r3, [r3, #0]
 800a6d8:	6999      	ldr	r1, [r3, #24]
 800a6da:	68bb      	ldr	r3, [r7, #8]
 800a6dc:	691a      	ldr	r2, [r3, #16]
 800a6de:	68fb      	ldr	r3, [r7, #12]
 800a6e0:	681b      	ldr	r3, [r3, #0]
 800a6e2:	430a      	orrs	r2, r1
 800a6e4:	619a      	str	r2, [r3, #24]
      break;
 800a6e6:	e0af      	b.n	800a848 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800a6e8:	68fb      	ldr	r3, [r7, #12]
 800a6ea:	681b      	ldr	r3, [r3, #0]
 800a6ec:	68ba      	ldr	r2, [r7, #8]
 800a6ee:	0011      	movs	r1, r2
 800a6f0:	0018      	movs	r0, r3
 800a6f2:	f000 f9db 	bl	800aaac <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800a6f6:	68fb      	ldr	r3, [r7, #12]
 800a6f8:	681b      	ldr	r3, [r3, #0]
 800a6fa:	699a      	ldr	r2, [r3, #24]
 800a6fc:	68fb      	ldr	r3, [r7, #12]
 800a6fe:	681b      	ldr	r3, [r3, #0]
 800a700:	2180      	movs	r1, #128	@ 0x80
 800a702:	0109      	lsls	r1, r1, #4
 800a704:	430a      	orrs	r2, r1
 800a706:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800a708:	68fb      	ldr	r3, [r7, #12]
 800a70a:	681b      	ldr	r3, [r3, #0]
 800a70c:	699a      	ldr	r2, [r3, #24]
 800a70e:	68fb      	ldr	r3, [r7, #12]
 800a710:	681b      	ldr	r3, [r3, #0]
 800a712:	4954      	ldr	r1, [pc, #336]	@ (800a864 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 800a714:	400a      	ands	r2, r1
 800a716:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800a718:	68fb      	ldr	r3, [r7, #12]
 800a71a:	681b      	ldr	r3, [r3, #0]
 800a71c:	6999      	ldr	r1, [r3, #24]
 800a71e:	68bb      	ldr	r3, [r7, #8]
 800a720:	691b      	ldr	r3, [r3, #16]
 800a722:	021a      	lsls	r2, r3, #8
 800a724:	68fb      	ldr	r3, [r7, #12]
 800a726:	681b      	ldr	r3, [r3, #0]
 800a728:	430a      	orrs	r2, r1
 800a72a:	619a      	str	r2, [r3, #24]
      break;
 800a72c:	e08c      	b.n	800a848 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800a72e:	68fb      	ldr	r3, [r7, #12]
 800a730:	681b      	ldr	r3, [r3, #0]
 800a732:	68ba      	ldr	r2, [r7, #8]
 800a734:	0011      	movs	r1, r2
 800a736:	0018      	movs	r0, r3
 800a738:	f000 fa3c 	bl	800abb4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800a73c:	68fb      	ldr	r3, [r7, #12]
 800a73e:	681b      	ldr	r3, [r3, #0]
 800a740:	69da      	ldr	r2, [r3, #28]
 800a742:	68fb      	ldr	r3, [r7, #12]
 800a744:	681b      	ldr	r3, [r3, #0]
 800a746:	2108      	movs	r1, #8
 800a748:	430a      	orrs	r2, r1
 800a74a:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800a74c:	68fb      	ldr	r3, [r7, #12]
 800a74e:	681b      	ldr	r3, [r3, #0]
 800a750:	69da      	ldr	r2, [r3, #28]
 800a752:	68fb      	ldr	r3, [r7, #12]
 800a754:	681b      	ldr	r3, [r3, #0]
 800a756:	2104      	movs	r1, #4
 800a758:	438a      	bics	r2, r1
 800a75a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800a75c:	68fb      	ldr	r3, [r7, #12]
 800a75e:	681b      	ldr	r3, [r3, #0]
 800a760:	69d9      	ldr	r1, [r3, #28]
 800a762:	68bb      	ldr	r3, [r7, #8]
 800a764:	691a      	ldr	r2, [r3, #16]
 800a766:	68fb      	ldr	r3, [r7, #12]
 800a768:	681b      	ldr	r3, [r3, #0]
 800a76a:	430a      	orrs	r2, r1
 800a76c:	61da      	str	r2, [r3, #28]
      break;
 800a76e:	e06b      	b.n	800a848 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800a770:	68fb      	ldr	r3, [r7, #12]
 800a772:	681b      	ldr	r3, [r3, #0]
 800a774:	68ba      	ldr	r2, [r7, #8]
 800a776:	0011      	movs	r1, r2
 800a778:	0018      	movs	r0, r3
 800a77a:	f000 faa3 	bl	800acc4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800a77e:	68fb      	ldr	r3, [r7, #12]
 800a780:	681b      	ldr	r3, [r3, #0]
 800a782:	69da      	ldr	r2, [r3, #28]
 800a784:	68fb      	ldr	r3, [r7, #12]
 800a786:	681b      	ldr	r3, [r3, #0]
 800a788:	2180      	movs	r1, #128	@ 0x80
 800a78a:	0109      	lsls	r1, r1, #4
 800a78c:	430a      	orrs	r2, r1
 800a78e:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800a790:	68fb      	ldr	r3, [r7, #12]
 800a792:	681b      	ldr	r3, [r3, #0]
 800a794:	69da      	ldr	r2, [r3, #28]
 800a796:	68fb      	ldr	r3, [r7, #12]
 800a798:	681b      	ldr	r3, [r3, #0]
 800a79a:	4932      	ldr	r1, [pc, #200]	@ (800a864 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 800a79c:	400a      	ands	r2, r1
 800a79e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800a7a0:	68fb      	ldr	r3, [r7, #12]
 800a7a2:	681b      	ldr	r3, [r3, #0]
 800a7a4:	69d9      	ldr	r1, [r3, #28]
 800a7a6:	68bb      	ldr	r3, [r7, #8]
 800a7a8:	691b      	ldr	r3, [r3, #16]
 800a7aa:	021a      	lsls	r2, r3, #8
 800a7ac:	68fb      	ldr	r3, [r7, #12]
 800a7ae:	681b      	ldr	r3, [r3, #0]
 800a7b0:	430a      	orrs	r2, r1
 800a7b2:	61da      	str	r2, [r3, #28]
      break;
 800a7b4:	e048      	b.n	800a848 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800a7b6:	68fb      	ldr	r3, [r7, #12]
 800a7b8:	681b      	ldr	r3, [r3, #0]
 800a7ba:	68ba      	ldr	r2, [r7, #8]
 800a7bc:	0011      	movs	r1, r2
 800a7be:	0018      	movs	r0, r3
 800a7c0:	f000 faea 	bl	800ad98 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800a7c4:	68fb      	ldr	r3, [r7, #12]
 800a7c6:	681b      	ldr	r3, [r3, #0]
 800a7c8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800a7ca:	68fb      	ldr	r3, [r7, #12]
 800a7cc:	681b      	ldr	r3, [r3, #0]
 800a7ce:	2108      	movs	r1, #8
 800a7d0:	430a      	orrs	r2, r1
 800a7d2:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800a7d4:	68fb      	ldr	r3, [r7, #12]
 800a7d6:	681b      	ldr	r3, [r3, #0]
 800a7d8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800a7da:	68fb      	ldr	r3, [r7, #12]
 800a7dc:	681b      	ldr	r3, [r3, #0]
 800a7de:	2104      	movs	r1, #4
 800a7e0:	438a      	bics	r2, r1
 800a7e2:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800a7e4:	68fb      	ldr	r3, [r7, #12]
 800a7e6:	681b      	ldr	r3, [r3, #0]
 800a7e8:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800a7ea:	68bb      	ldr	r3, [r7, #8]
 800a7ec:	691a      	ldr	r2, [r3, #16]
 800a7ee:	68fb      	ldr	r3, [r7, #12]
 800a7f0:	681b      	ldr	r3, [r3, #0]
 800a7f2:	430a      	orrs	r2, r1
 800a7f4:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800a7f6:	e027      	b.n	800a848 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800a7f8:	68fb      	ldr	r3, [r7, #12]
 800a7fa:	681b      	ldr	r3, [r3, #0]
 800a7fc:	68ba      	ldr	r2, [r7, #8]
 800a7fe:	0011      	movs	r1, r2
 800a800:	0018      	movs	r0, r3
 800a802:	f000 fb29 	bl	800ae58 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800a806:	68fb      	ldr	r3, [r7, #12]
 800a808:	681b      	ldr	r3, [r3, #0]
 800a80a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800a80c:	68fb      	ldr	r3, [r7, #12]
 800a80e:	681b      	ldr	r3, [r3, #0]
 800a810:	2180      	movs	r1, #128	@ 0x80
 800a812:	0109      	lsls	r1, r1, #4
 800a814:	430a      	orrs	r2, r1
 800a816:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800a818:	68fb      	ldr	r3, [r7, #12]
 800a81a:	681b      	ldr	r3, [r3, #0]
 800a81c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800a81e:	68fb      	ldr	r3, [r7, #12]
 800a820:	681b      	ldr	r3, [r3, #0]
 800a822:	4910      	ldr	r1, [pc, #64]	@ (800a864 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 800a824:	400a      	ands	r2, r1
 800a826:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800a828:	68fb      	ldr	r3, [r7, #12]
 800a82a:	681b      	ldr	r3, [r3, #0]
 800a82c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800a82e:	68bb      	ldr	r3, [r7, #8]
 800a830:	691b      	ldr	r3, [r3, #16]
 800a832:	021a      	lsls	r2, r3, #8
 800a834:	68fb      	ldr	r3, [r7, #12]
 800a836:	681b      	ldr	r3, [r3, #0]
 800a838:	430a      	orrs	r2, r1
 800a83a:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800a83c:	e004      	b.n	800a848 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 800a83e:	2317      	movs	r3, #23
 800a840:	18fb      	adds	r3, r7, r3
 800a842:	2201      	movs	r2, #1
 800a844:	701a      	strb	r2, [r3, #0]
      break;
 800a846:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 800a848:	68fb      	ldr	r3, [r7, #12]
 800a84a:	223c      	movs	r2, #60	@ 0x3c
 800a84c:	2100      	movs	r1, #0
 800a84e:	5499      	strb	r1, [r3, r2]

  return status;
 800a850:	2317      	movs	r3, #23
 800a852:	18fb      	adds	r3, r7, r3
 800a854:	781b      	ldrb	r3, [r3, #0]
}
 800a856:	0018      	movs	r0, r3
 800a858:	46bd      	mov	sp, r7
 800a85a:	b006      	add	sp, #24
 800a85c:	bd80      	pop	{r7, pc}
 800a85e:	46c0      	nop			@ (mov r8, r8)
 800a860:	080103e0 	.word	0x080103e0
 800a864:	fffffbff 	.word	0xfffffbff

0800a868 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800a868:	b580      	push	{r7, lr}
 800a86a:	b084      	sub	sp, #16
 800a86c:	af00      	add	r7, sp, #0
 800a86e:	6078      	str	r0, [r7, #4]
 800a870:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a872:	687b      	ldr	r3, [r7, #4]
 800a874:	681b      	ldr	r3, [r3, #0]
 800a876:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	4a3f      	ldr	r2, [pc, #252]	@ (800a978 <TIM_Base_SetConfig+0x110>)
 800a87c:	4293      	cmp	r3, r2
 800a87e:	d00c      	beq.n	800a89a <TIM_Base_SetConfig+0x32>
 800a880:	687a      	ldr	r2, [r7, #4]
 800a882:	2380      	movs	r3, #128	@ 0x80
 800a884:	05db      	lsls	r3, r3, #23
 800a886:	429a      	cmp	r2, r3
 800a888:	d007      	beq.n	800a89a <TIM_Base_SetConfig+0x32>
 800a88a:	687b      	ldr	r3, [r7, #4]
 800a88c:	4a3b      	ldr	r2, [pc, #236]	@ (800a97c <TIM_Base_SetConfig+0x114>)
 800a88e:	4293      	cmp	r3, r2
 800a890:	d003      	beq.n	800a89a <TIM_Base_SetConfig+0x32>
 800a892:	687b      	ldr	r3, [r7, #4]
 800a894:	4a3a      	ldr	r2, [pc, #232]	@ (800a980 <TIM_Base_SetConfig+0x118>)
 800a896:	4293      	cmp	r3, r2
 800a898:	d108      	bne.n	800a8ac <TIM_Base_SetConfig+0x44>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a89a:	68fb      	ldr	r3, [r7, #12]
 800a89c:	2270      	movs	r2, #112	@ 0x70
 800a89e:	4393      	bics	r3, r2
 800a8a0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a8a2:	683b      	ldr	r3, [r7, #0]
 800a8a4:	685b      	ldr	r3, [r3, #4]
 800a8a6:	68fa      	ldr	r2, [r7, #12]
 800a8a8:	4313      	orrs	r3, r2
 800a8aa:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	4a32      	ldr	r2, [pc, #200]	@ (800a978 <TIM_Base_SetConfig+0x110>)
 800a8b0:	4293      	cmp	r3, r2
 800a8b2:	d01c      	beq.n	800a8ee <TIM_Base_SetConfig+0x86>
 800a8b4:	687a      	ldr	r2, [r7, #4]
 800a8b6:	2380      	movs	r3, #128	@ 0x80
 800a8b8:	05db      	lsls	r3, r3, #23
 800a8ba:	429a      	cmp	r2, r3
 800a8bc:	d017      	beq.n	800a8ee <TIM_Base_SetConfig+0x86>
 800a8be:	687b      	ldr	r3, [r7, #4]
 800a8c0:	4a2e      	ldr	r2, [pc, #184]	@ (800a97c <TIM_Base_SetConfig+0x114>)
 800a8c2:	4293      	cmp	r3, r2
 800a8c4:	d013      	beq.n	800a8ee <TIM_Base_SetConfig+0x86>
 800a8c6:	687b      	ldr	r3, [r7, #4]
 800a8c8:	4a2d      	ldr	r2, [pc, #180]	@ (800a980 <TIM_Base_SetConfig+0x118>)
 800a8ca:	4293      	cmp	r3, r2
 800a8cc:	d00f      	beq.n	800a8ee <TIM_Base_SetConfig+0x86>
 800a8ce:	687b      	ldr	r3, [r7, #4]
 800a8d0:	4a2c      	ldr	r2, [pc, #176]	@ (800a984 <TIM_Base_SetConfig+0x11c>)
 800a8d2:	4293      	cmp	r3, r2
 800a8d4:	d00b      	beq.n	800a8ee <TIM_Base_SetConfig+0x86>
 800a8d6:	687b      	ldr	r3, [r7, #4]
 800a8d8:	4a2b      	ldr	r2, [pc, #172]	@ (800a988 <TIM_Base_SetConfig+0x120>)
 800a8da:	4293      	cmp	r3, r2
 800a8dc:	d007      	beq.n	800a8ee <TIM_Base_SetConfig+0x86>
 800a8de:	687b      	ldr	r3, [r7, #4]
 800a8e0:	4a2a      	ldr	r2, [pc, #168]	@ (800a98c <TIM_Base_SetConfig+0x124>)
 800a8e2:	4293      	cmp	r3, r2
 800a8e4:	d003      	beq.n	800a8ee <TIM_Base_SetConfig+0x86>
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	4a29      	ldr	r2, [pc, #164]	@ (800a990 <TIM_Base_SetConfig+0x128>)
 800a8ea:	4293      	cmp	r3, r2
 800a8ec:	d108      	bne.n	800a900 <TIM_Base_SetConfig+0x98>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a8ee:	68fb      	ldr	r3, [r7, #12]
 800a8f0:	4a28      	ldr	r2, [pc, #160]	@ (800a994 <TIM_Base_SetConfig+0x12c>)
 800a8f2:	4013      	ands	r3, r2
 800a8f4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a8f6:	683b      	ldr	r3, [r7, #0]
 800a8f8:	68db      	ldr	r3, [r3, #12]
 800a8fa:	68fa      	ldr	r2, [r7, #12]
 800a8fc:	4313      	orrs	r3, r2
 800a8fe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a900:	68fb      	ldr	r3, [r7, #12]
 800a902:	2280      	movs	r2, #128	@ 0x80
 800a904:	4393      	bics	r3, r2
 800a906:	001a      	movs	r2, r3
 800a908:	683b      	ldr	r3, [r7, #0]
 800a90a:	695b      	ldr	r3, [r3, #20]
 800a90c:	4313      	orrs	r3, r2
 800a90e:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800a910:	687b      	ldr	r3, [r7, #4]
 800a912:	68fa      	ldr	r2, [r7, #12]
 800a914:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a916:	683b      	ldr	r3, [r7, #0]
 800a918:	689a      	ldr	r2, [r3, #8]
 800a91a:	687b      	ldr	r3, [r7, #4]
 800a91c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a91e:	683b      	ldr	r3, [r7, #0]
 800a920:	681a      	ldr	r2, [r3, #0]
 800a922:	687b      	ldr	r3, [r7, #4]
 800a924:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	4a13      	ldr	r2, [pc, #76]	@ (800a978 <TIM_Base_SetConfig+0x110>)
 800a92a:	4293      	cmp	r3, r2
 800a92c:	d00b      	beq.n	800a946 <TIM_Base_SetConfig+0xde>
 800a92e:	687b      	ldr	r3, [r7, #4]
 800a930:	4a15      	ldr	r2, [pc, #84]	@ (800a988 <TIM_Base_SetConfig+0x120>)
 800a932:	4293      	cmp	r3, r2
 800a934:	d007      	beq.n	800a946 <TIM_Base_SetConfig+0xde>
 800a936:	687b      	ldr	r3, [r7, #4]
 800a938:	4a14      	ldr	r2, [pc, #80]	@ (800a98c <TIM_Base_SetConfig+0x124>)
 800a93a:	4293      	cmp	r3, r2
 800a93c:	d003      	beq.n	800a946 <TIM_Base_SetConfig+0xde>
 800a93e:	687b      	ldr	r3, [r7, #4]
 800a940:	4a13      	ldr	r2, [pc, #76]	@ (800a990 <TIM_Base_SetConfig+0x128>)
 800a942:	4293      	cmp	r3, r2
 800a944:	d103      	bne.n	800a94e <TIM_Base_SetConfig+0xe6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a946:	683b      	ldr	r3, [r7, #0]
 800a948:	691a      	ldr	r2, [r3, #16]
 800a94a:	687b      	ldr	r3, [r7, #4]
 800a94c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a94e:	687b      	ldr	r3, [r7, #4]
 800a950:	2201      	movs	r2, #1
 800a952:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800a954:	687b      	ldr	r3, [r7, #4]
 800a956:	691b      	ldr	r3, [r3, #16]
 800a958:	2201      	movs	r2, #1
 800a95a:	4013      	ands	r3, r2
 800a95c:	2b01      	cmp	r3, #1
 800a95e:	d106      	bne.n	800a96e <TIM_Base_SetConfig+0x106>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800a960:	687b      	ldr	r3, [r7, #4]
 800a962:	691b      	ldr	r3, [r3, #16]
 800a964:	2201      	movs	r2, #1
 800a966:	4393      	bics	r3, r2
 800a968:	001a      	movs	r2, r3
 800a96a:	687b      	ldr	r3, [r7, #4]
 800a96c:	611a      	str	r2, [r3, #16]
  }
}
 800a96e:	46c0      	nop			@ (mov r8, r8)
 800a970:	46bd      	mov	sp, r7
 800a972:	b004      	add	sp, #16
 800a974:	bd80      	pop	{r7, pc}
 800a976:	46c0      	nop			@ (mov r8, r8)
 800a978:	40012c00 	.word	0x40012c00
 800a97c:	40000400 	.word	0x40000400
 800a980:	40000800 	.word	0x40000800
 800a984:	40002000 	.word	0x40002000
 800a988:	40014000 	.word	0x40014000
 800a98c:	40014400 	.word	0x40014400
 800a990:	40014800 	.word	0x40014800
 800a994:	fffffcff 	.word	0xfffffcff

0800a998 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a998:	b580      	push	{r7, lr}
 800a99a:	b086      	sub	sp, #24
 800a99c:	af00      	add	r7, sp, #0
 800a99e:	6078      	str	r0, [r7, #4]
 800a9a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a9a2:	687b      	ldr	r3, [r7, #4]
 800a9a4:	6a1b      	ldr	r3, [r3, #32]
 800a9a6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a9a8:	687b      	ldr	r3, [r7, #4]
 800a9aa:	6a1b      	ldr	r3, [r3, #32]
 800a9ac:	2201      	movs	r2, #1
 800a9ae:	4393      	bics	r3, r2
 800a9b0:	001a      	movs	r2, r3
 800a9b2:	687b      	ldr	r3, [r7, #4]
 800a9b4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a9b6:	687b      	ldr	r3, [r7, #4]
 800a9b8:	685b      	ldr	r3, [r3, #4]
 800a9ba:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a9bc:	687b      	ldr	r3, [r7, #4]
 800a9be:	699b      	ldr	r3, [r3, #24]
 800a9c0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800a9c2:	68fb      	ldr	r3, [r7, #12]
 800a9c4:	4a32      	ldr	r2, [pc, #200]	@ (800aa90 <TIM_OC1_SetConfig+0xf8>)
 800a9c6:	4013      	ands	r3, r2
 800a9c8:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800a9ca:	68fb      	ldr	r3, [r7, #12]
 800a9cc:	2203      	movs	r2, #3
 800a9ce:	4393      	bics	r3, r2
 800a9d0:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a9d2:	683b      	ldr	r3, [r7, #0]
 800a9d4:	681b      	ldr	r3, [r3, #0]
 800a9d6:	68fa      	ldr	r2, [r7, #12]
 800a9d8:	4313      	orrs	r3, r2
 800a9da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800a9dc:	697b      	ldr	r3, [r7, #20]
 800a9de:	2202      	movs	r2, #2
 800a9e0:	4393      	bics	r3, r2
 800a9e2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800a9e4:	683b      	ldr	r3, [r7, #0]
 800a9e6:	689b      	ldr	r3, [r3, #8]
 800a9e8:	697a      	ldr	r2, [r7, #20]
 800a9ea:	4313      	orrs	r3, r2
 800a9ec:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800a9ee:	687b      	ldr	r3, [r7, #4]
 800a9f0:	4a28      	ldr	r2, [pc, #160]	@ (800aa94 <TIM_OC1_SetConfig+0xfc>)
 800a9f2:	4293      	cmp	r3, r2
 800a9f4:	d00b      	beq.n	800aa0e <TIM_OC1_SetConfig+0x76>
 800a9f6:	687b      	ldr	r3, [r7, #4]
 800a9f8:	4a27      	ldr	r2, [pc, #156]	@ (800aa98 <TIM_OC1_SetConfig+0x100>)
 800a9fa:	4293      	cmp	r3, r2
 800a9fc:	d007      	beq.n	800aa0e <TIM_OC1_SetConfig+0x76>
 800a9fe:	687b      	ldr	r3, [r7, #4]
 800aa00:	4a26      	ldr	r2, [pc, #152]	@ (800aa9c <TIM_OC1_SetConfig+0x104>)
 800aa02:	4293      	cmp	r3, r2
 800aa04:	d003      	beq.n	800aa0e <TIM_OC1_SetConfig+0x76>
 800aa06:	687b      	ldr	r3, [r7, #4]
 800aa08:	4a25      	ldr	r2, [pc, #148]	@ (800aaa0 <TIM_OC1_SetConfig+0x108>)
 800aa0a:	4293      	cmp	r3, r2
 800aa0c:	d10c      	bne.n	800aa28 <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800aa0e:	697b      	ldr	r3, [r7, #20]
 800aa10:	2208      	movs	r2, #8
 800aa12:	4393      	bics	r3, r2
 800aa14:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800aa16:	683b      	ldr	r3, [r7, #0]
 800aa18:	68db      	ldr	r3, [r3, #12]
 800aa1a:	697a      	ldr	r2, [r7, #20]
 800aa1c:	4313      	orrs	r3, r2
 800aa1e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800aa20:	697b      	ldr	r3, [r7, #20]
 800aa22:	2204      	movs	r2, #4
 800aa24:	4393      	bics	r3, r2
 800aa26:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800aa28:	687b      	ldr	r3, [r7, #4]
 800aa2a:	4a1a      	ldr	r2, [pc, #104]	@ (800aa94 <TIM_OC1_SetConfig+0xfc>)
 800aa2c:	4293      	cmp	r3, r2
 800aa2e:	d00b      	beq.n	800aa48 <TIM_OC1_SetConfig+0xb0>
 800aa30:	687b      	ldr	r3, [r7, #4]
 800aa32:	4a19      	ldr	r2, [pc, #100]	@ (800aa98 <TIM_OC1_SetConfig+0x100>)
 800aa34:	4293      	cmp	r3, r2
 800aa36:	d007      	beq.n	800aa48 <TIM_OC1_SetConfig+0xb0>
 800aa38:	687b      	ldr	r3, [r7, #4]
 800aa3a:	4a18      	ldr	r2, [pc, #96]	@ (800aa9c <TIM_OC1_SetConfig+0x104>)
 800aa3c:	4293      	cmp	r3, r2
 800aa3e:	d003      	beq.n	800aa48 <TIM_OC1_SetConfig+0xb0>
 800aa40:	687b      	ldr	r3, [r7, #4]
 800aa42:	4a17      	ldr	r2, [pc, #92]	@ (800aaa0 <TIM_OC1_SetConfig+0x108>)
 800aa44:	4293      	cmp	r3, r2
 800aa46:	d111      	bne.n	800aa6c <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800aa48:	693b      	ldr	r3, [r7, #16]
 800aa4a:	4a16      	ldr	r2, [pc, #88]	@ (800aaa4 <TIM_OC1_SetConfig+0x10c>)
 800aa4c:	4013      	ands	r3, r2
 800aa4e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800aa50:	693b      	ldr	r3, [r7, #16]
 800aa52:	4a15      	ldr	r2, [pc, #84]	@ (800aaa8 <TIM_OC1_SetConfig+0x110>)
 800aa54:	4013      	ands	r3, r2
 800aa56:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800aa58:	683b      	ldr	r3, [r7, #0]
 800aa5a:	695b      	ldr	r3, [r3, #20]
 800aa5c:	693a      	ldr	r2, [r7, #16]
 800aa5e:	4313      	orrs	r3, r2
 800aa60:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800aa62:	683b      	ldr	r3, [r7, #0]
 800aa64:	699b      	ldr	r3, [r3, #24]
 800aa66:	693a      	ldr	r2, [r7, #16]
 800aa68:	4313      	orrs	r3, r2
 800aa6a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800aa6c:	687b      	ldr	r3, [r7, #4]
 800aa6e:	693a      	ldr	r2, [r7, #16]
 800aa70:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800aa72:	687b      	ldr	r3, [r7, #4]
 800aa74:	68fa      	ldr	r2, [r7, #12]
 800aa76:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800aa78:	683b      	ldr	r3, [r7, #0]
 800aa7a:	685a      	ldr	r2, [r3, #4]
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800aa80:	687b      	ldr	r3, [r7, #4]
 800aa82:	697a      	ldr	r2, [r7, #20]
 800aa84:	621a      	str	r2, [r3, #32]
}
 800aa86:	46c0      	nop			@ (mov r8, r8)
 800aa88:	46bd      	mov	sp, r7
 800aa8a:	b006      	add	sp, #24
 800aa8c:	bd80      	pop	{r7, pc}
 800aa8e:	46c0      	nop			@ (mov r8, r8)
 800aa90:	fffeff8f 	.word	0xfffeff8f
 800aa94:	40012c00 	.word	0x40012c00
 800aa98:	40014000 	.word	0x40014000
 800aa9c:	40014400 	.word	0x40014400
 800aaa0:	40014800 	.word	0x40014800
 800aaa4:	fffffeff 	.word	0xfffffeff
 800aaa8:	fffffdff 	.word	0xfffffdff

0800aaac <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800aaac:	b580      	push	{r7, lr}
 800aaae:	b086      	sub	sp, #24
 800aab0:	af00      	add	r7, sp, #0
 800aab2:	6078      	str	r0, [r7, #4]
 800aab4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800aab6:	687b      	ldr	r3, [r7, #4]
 800aab8:	6a1b      	ldr	r3, [r3, #32]
 800aaba:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800aabc:	687b      	ldr	r3, [r7, #4]
 800aabe:	6a1b      	ldr	r3, [r3, #32]
 800aac0:	2210      	movs	r2, #16
 800aac2:	4393      	bics	r3, r2
 800aac4:	001a      	movs	r2, r3
 800aac6:	687b      	ldr	r3, [r7, #4]
 800aac8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800aaca:	687b      	ldr	r3, [r7, #4]
 800aacc:	685b      	ldr	r3, [r3, #4]
 800aace:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800aad0:	687b      	ldr	r3, [r7, #4]
 800aad2:	699b      	ldr	r3, [r3, #24]
 800aad4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800aad6:	68fb      	ldr	r3, [r7, #12]
 800aad8:	4a2e      	ldr	r2, [pc, #184]	@ (800ab94 <TIM_OC2_SetConfig+0xe8>)
 800aada:	4013      	ands	r3, r2
 800aadc:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800aade:	68fb      	ldr	r3, [r7, #12]
 800aae0:	4a2d      	ldr	r2, [pc, #180]	@ (800ab98 <TIM_OC2_SetConfig+0xec>)
 800aae2:	4013      	ands	r3, r2
 800aae4:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800aae6:	683b      	ldr	r3, [r7, #0]
 800aae8:	681b      	ldr	r3, [r3, #0]
 800aaea:	021b      	lsls	r3, r3, #8
 800aaec:	68fa      	ldr	r2, [r7, #12]
 800aaee:	4313      	orrs	r3, r2
 800aaf0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800aaf2:	697b      	ldr	r3, [r7, #20]
 800aaf4:	2220      	movs	r2, #32
 800aaf6:	4393      	bics	r3, r2
 800aaf8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800aafa:	683b      	ldr	r3, [r7, #0]
 800aafc:	689b      	ldr	r3, [r3, #8]
 800aafe:	011b      	lsls	r3, r3, #4
 800ab00:	697a      	ldr	r2, [r7, #20]
 800ab02:	4313      	orrs	r3, r2
 800ab04:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800ab06:	687b      	ldr	r3, [r7, #4]
 800ab08:	4a24      	ldr	r2, [pc, #144]	@ (800ab9c <TIM_OC2_SetConfig+0xf0>)
 800ab0a:	4293      	cmp	r3, r2
 800ab0c:	d10d      	bne.n	800ab2a <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800ab0e:	697b      	ldr	r3, [r7, #20]
 800ab10:	2280      	movs	r2, #128	@ 0x80
 800ab12:	4393      	bics	r3, r2
 800ab14:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800ab16:	683b      	ldr	r3, [r7, #0]
 800ab18:	68db      	ldr	r3, [r3, #12]
 800ab1a:	011b      	lsls	r3, r3, #4
 800ab1c:	697a      	ldr	r2, [r7, #20]
 800ab1e:	4313      	orrs	r3, r2
 800ab20:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800ab22:	697b      	ldr	r3, [r7, #20]
 800ab24:	2240      	movs	r2, #64	@ 0x40
 800ab26:	4393      	bics	r3, r2
 800ab28:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ab2a:	687b      	ldr	r3, [r7, #4]
 800ab2c:	4a1b      	ldr	r2, [pc, #108]	@ (800ab9c <TIM_OC2_SetConfig+0xf0>)
 800ab2e:	4293      	cmp	r3, r2
 800ab30:	d00b      	beq.n	800ab4a <TIM_OC2_SetConfig+0x9e>
 800ab32:	687b      	ldr	r3, [r7, #4]
 800ab34:	4a1a      	ldr	r2, [pc, #104]	@ (800aba0 <TIM_OC2_SetConfig+0xf4>)
 800ab36:	4293      	cmp	r3, r2
 800ab38:	d007      	beq.n	800ab4a <TIM_OC2_SetConfig+0x9e>
 800ab3a:	687b      	ldr	r3, [r7, #4]
 800ab3c:	4a19      	ldr	r2, [pc, #100]	@ (800aba4 <TIM_OC2_SetConfig+0xf8>)
 800ab3e:	4293      	cmp	r3, r2
 800ab40:	d003      	beq.n	800ab4a <TIM_OC2_SetConfig+0x9e>
 800ab42:	687b      	ldr	r3, [r7, #4]
 800ab44:	4a18      	ldr	r2, [pc, #96]	@ (800aba8 <TIM_OC2_SetConfig+0xfc>)
 800ab46:	4293      	cmp	r3, r2
 800ab48:	d113      	bne.n	800ab72 <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800ab4a:	693b      	ldr	r3, [r7, #16]
 800ab4c:	4a17      	ldr	r2, [pc, #92]	@ (800abac <TIM_OC2_SetConfig+0x100>)
 800ab4e:	4013      	ands	r3, r2
 800ab50:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800ab52:	693b      	ldr	r3, [r7, #16]
 800ab54:	4a16      	ldr	r2, [pc, #88]	@ (800abb0 <TIM_OC2_SetConfig+0x104>)
 800ab56:	4013      	ands	r3, r2
 800ab58:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800ab5a:	683b      	ldr	r3, [r7, #0]
 800ab5c:	695b      	ldr	r3, [r3, #20]
 800ab5e:	009b      	lsls	r3, r3, #2
 800ab60:	693a      	ldr	r2, [r7, #16]
 800ab62:	4313      	orrs	r3, r2
 800ab64:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800ab66:	683b      	ldr	r3, [r7, #0]
 800ab68:	699b      	ldr	r3, [r3, #24]
 800ab6a:	009b      	lsls	r3, r3, #2
 800ab6c:	693a      	ldr	r2, [r7, #16]
 800ab6e:	4313      	orrs	r3, r2
 800ab70:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ab72:	687b      	ldr	r3, [r7, #4]
 800ab74:	693a      	ldr	r2, [r7, #16]
 800ab76:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800ab78:	687b      	ldr	r3, [r7, #4]
 800ab7a:	68fa      	ldr	r2, [r7, #12]
 800ab7c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800ab7e:	683b      	ldr	r3, [r7, #0]
 800ab80:	685a      	ldr	r2, [r3, #4]
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ab86:	687b      	ldr	r3, [r7, #4]
 800ab88:	697a      	ldr	r2, [r7, #20]
 800ab8a:	621a      	str	r2, [r3, #32]
}
 800ab8c:	46c0      	nop			@ (mov r8, r8)
 800ab8e:	46bd      	mov	sp, r7
 800ab90:	b006      	add	sp, #24
 800ab92:	bd80      	pop	{r7, pc}
 800ab94:	feff8fff 	.word	0xfeff8fff
 800ab98:	fffffcff 	.word	0xfffffcff
 800ab9c:	40012c00 	.word	0x40012c00
 800aba0:	40014000 	.word	0x40014000
 800aba4:	40014400 	.word	0x40014400
 800aba8:	40014800 	.word	0x40014800
 800abac:	fffffbff 	.word	0xfffffbff
 800abb0:	fffff7ff 	.word	0xfffff7ff

0800abb4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800abb4:	b580      	push	{r7, lr}
 800abb6:	b086      	sub	sp, #24
 800abb8:	af00      	add	r7, sp, #0
 800abba:	6078      	str	r0, [r7, #4]
 800abbc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800abbe:	687b      	ldr	r3, [r7, #4]
 800abc0:	6a1b      	ldr	r3, [r3, #32]
 800abc2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800abc4:	687b      	ldr	r3, [r7, #4]
 800abc6:	6a1b      	ldr	r3, [r3, #32]
 800abc8:	4a33      	ldr	r2, [pc, #204]	@ (800ac98 <TIM_OC3_SetConfig+0xe4>)
 800abca:	401a      	ands	r2, r3
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800abd0:	687b      	ldr	r3, [r7, #4]
 800abd2:	685b      	ldr	r3, [r3, #4]
 800abd4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800abd6:	687b      	ldr	r3, [r7, #4]
 800abd8:	69db      	ldr	r3, [r3, #28]
 800abda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800abdc:	68fb      	ldr	r3, [r7, #12]
 800abde:	4a2f      	ldr	r2, [pc, #188]	@ (800ac9c <TIM_OC3_SetConfig+0xe8>)
 800abe0:	4013      	ands	r3, r2
 800abe2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800abe4:	68fb      	ldr	r3, [r7, #12]
 800abe6:	2203      	movs	r2, #3
 800abe8:	4393      	bics	r3, r2
 800abea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800abec:	683b      	ldr	r3, [r7, #0]
 800abee:	681b      	ldr	r3, [r3, #0]
 800abf0:	68fa      	ldr	r2, [r7, #12]
 800abf2:	4313      	orrs	r3, r2
 800abf4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800abf6:	697b      	ldr	r3, [r7, #20]
 800abf8:	4a29      	ldr	r2, [pc, #164]	@ (800aca0 <TIM_OC3_SetConfig+0xec>)
 800abfa:	4013      	ands	r3, r2
 800abfc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800abfe:	683b      	ldr	r3, [r7, #0]
 800ac00:	689b      	ldr	r3, [r3, #8]
 800ac02:	021b      	lsls	r3, r3, #8
 800ac04:	697a      	ldr	r2, [r7, #20]
 800ac06:	4313      	orrs	r3, r2
 800ac08:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800ac0a:	687b      	ldr	r3, [r7, #4]
 800ac0c:	4a25      	ldr	r2, [pc, #148]	@ (800aca4 <TIM_OC3_SetConfig+0xf0>)
 800ac0e:	4293      	cmp	r3, r2
 800ac10:	d10d      	bne.n	800ac2e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800ac12:	697b      	ldr	r3, [r7, #20]
 800ac14:	4a24      	ldr	r2, [pc, #144]	@ (800aca8 <TIM_OC3_SetConfig+0xf4>)
 800ac16:	4013      	ands	r3, r2
 800ac18:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800ac1a:	683b      	ldr	r3, [r7, #0]
 800ac1c:	68db      	ldr	r3, [r3, #12]
 800ac1e:	021b      	lsls	r3, r3, #8
 800ac20:	697a      	ldr	r2, [r7, #20]
 800ac22:	4313      	orrs	r3, r2
 800ac24:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800ac26:	697b      	ldr	r3, [r7, #20]
 800ac28:	4a20      	ldr	r2, [pc, #128]	@ (800acac <TIM_OC3_SetConfig+0xf8>)
 800ac2a:	4013      	ands	r3, r2
 800ac2c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ac2e:	687b      	ldr	r3, [r7, #4]
 800ac30:	4a1c      	ldr	r2, [pc, #112]	@ (800aca4 <TIM_OC3_SetConfig+0xf0>)
 800ac32:	4293      	cmp	r3, r2
 800ac34:	d00b      	beq.n	800ac4e <TIM_OC3_SetConfig+0x9a>
 800ac36:	687b      	ldr	r3, [r7, #4]
 800ac38:	4a1d      	ldr	r2, [pc, #116]	@ (800acb0 <TIM_OC3_SetConfig+0xfc>)
 800ac3a:	4293      	cmp	r3, r2
 800ac3c:	d007      	beq.n	800ac4e <TIM_OC3_SetConfig+0x9a>
 800ac3e:	687b      	ldr	r3, [r7, #4]
 800ac40:	4a1c      	ldr	r2, [pc, #112]	@ (800acb4 <TIM_OC3_SetConfig+0x100>)
 800ac42:	4293      	cmp	r3, r2
 800ac44:	d003      	beq.n	800ac4e <TIM_OC3_SetConfig+0x9a>
 800ac46:	687b      	ldr	r3, [r7, #4]
 800ac48:	4a1b      	ldr	r2, [pc, #108]	@ (800acb8 <TIM_OC3_SetConfig+0x104>)
 800ac4a:	4293      	cmp	r3, r2
 800ac4c:	d113      	bne.n	800ac76 <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800ac4e:	693b      	ldr	r3, [r7, #16]
 800ac50:	4a1a      	ldr	r2, [pc, #104]	@ (800acbc <TIM_OC3_SetConfig+0x108>)
 800ac52:	4013      	ands	r3, r2
 800ac54:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800ac56:	693b      	ldr	r3, [r7, #16]
 800ac58:	4a19      	ldr	r2, [pc, #100]	@ (800acc0 <TIM_OC3_SetConfig+0x10c>)
 800ac5a:	4013      	ands	r3, r2
 800ac5c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800ac5e:	683b      	ldr	r3, [r7, #0]
 800ac60:	695b      	ldr	r3, [r3, #20]
 800ac62:	011b      	lsls	r3, r3, #4
 800ac64:	693a      	ldr	r2, [r7, #16]
 800ac66:	4313      	orrs	r3, r2
 800ac68:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800ac6a:	683b      	ldr	r3, [r7, #0]
 800ac6c:	699b      	ldr	r3, [r3, #24]
 800ac6e:	011b      	lsls	r3, r3, #4
 800ac70:	693a      	ldr	r2, [r7, #16]
 800ac72:	4313      	orrs	r3, r2
 800ac74:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	693a      	ldr	r2, [r7, #16]
 800ac7a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800ac7c:	687b      	ldr	r3, [r7, #4]
 800ac7e:	68fa      	ldr	r2, [r7, #12]
 800ac80:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800ac82:	683b      	ldr	r3, [r7, #0]
 800ac84:	685a      	ldr	r2, [r3, #4]
 800ac86:	687b      	ldr	r3, [r7, #4]
 800ac88:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ac8a:	687b      	ldr	r3, [r7, #4]
 800ac8c:	697a      	ldr	r2, [r7, #20]
 800ac8e:	621a      	str	r2, [r3, #32]
}
 800ac90:	46c0      	nop			@ (mov r8, r8)
 800ac92:	46bd      	mov	sp, r7
 800ac94:	b006      	add	sp, #24
 800ac96:	bd80      	pop	{r7, pc}
 800ac98:	fffffeff 	.word	0xfffffeff
 800ac9c:	fffeff8f 	.word	0xfffeff8f
 800aca0:	fffffdff 	.word	0xfffffdff
 800aca4:	40012c00 	.word	0x40012c00
 800aca8:	fffff7ff 	.word	0xfffff7ff
 800acac:	fffffbff 	.word	0xfffffbff
 800acb0:	40014000 	.word	0x40014000
 800acb4:	40014400 	.word	0x40014400
 800acb8:	40014800 	.word	0x40014800
 800acbc:	ffffefff 	.word	0xffffefff
 800acc0:	ffffdfff 	.word	0xffffdfff

0800acc4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800acc4:	b580      	push	{r7, lr}
 800acc6:	b086      	sub	sp, #24
 800acc8:	af00      	add	r7, sp, #0
 800acca:	6078      	str	r0, [r7, #4]
 800accc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800acce:	687b      	ldr	r3, [r7, #4]
 800acd0:	6a1b      	ldr	r3, [r3, #32]
 800acd2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800acd4:	687b      	ldr	r3, [r7, #4]
 800acd6:	6a1b      	ldr	r3, [r3, #32]
 800acd8:	4a26      	ldr	r2, [pc, #152]	@ (800ad74 <TIM_OC4_SetConfig+0xb0>)
 800acda:	401a      	ands	r2, r3
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	685b      	ldr	r3, [r3, #4]
 800ace4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800ace6:	687b      	ldr	r3, [r7, #4]
 800ace8:	69db      	ldr	r3, [r3, #28]
 800acea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800acec:	68fb      	ldr	r3, [r7, #12]
 800acee:	4a22      	ldr	r2, [pc, #136]	@ (800ad78 <TIM_OC4_SetConfig+0xb4>)
 800acf0:	4013      	ands	r3, r2
 800acf2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800acf4:	68fb      	ldr	r3, [r7, #12]
 800acf6:	4a21      	ldr	r2, [pc, #132]	@ (800ad7c <TIM_OC4_SetConfig+0xb8>)
 800acf8:	4013      	ands	r3, r2
 800acfa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800acfc:	683b      	ldr	r3, [r7, #0]
 800acfe:	681b      	ldr	r3, [r3, #0]
 800ad00:	021b      	lsls	r3, r3, #8
 800ad02:	68fa      	ldr	r2, [r7, #12]
 800ad04:	4313      	orrs	r3, r2
 800ad06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800ad08:	693b      	ldr	r3, [r7, #16]
 800ad0a:	4a1d      	ldr	r2, [pc, #116]	@ (800ad80 <TIM_OC4_SetConfig+0xbc>)
 800ad0c:	4013      	ands	r3, r2
 800ad0e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800ad10:	683b      	ldr	r3, [r7, #0]
 800ad12:	689b      	ldr	r3, [r3, #8]
 800ad14:	031b      	lsls	r3, r3, #12
 800ad16:	693a      	ldr	r2, [r7, #16]
 800ad18:	4313      	orrs	r3, r2
 800ad1a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ad1c:	687b      	ldr	r3, [r7, #4]
 800ad1e:	4a19      	ldr	r2, [pc, #100]	@ (800ad84 <TIM_OC4_SetConfig+0xc0>)
 800ad20:	4293      	cmp	r3, r2
 800ad22:	d00b      	beq.n	800ad3c <TIM_OC4_SetConfig+0x78>
 800ad24:	687b      	ldr	r3, [r7, #4]
 800ad26:	4a18      	ldr	r2, [pc, #96]	@ (800ad88 <TIM_OC4_SetConfig+0xc4>)
 800ad28:	4293      	cmp	r3, r2
 800ad2a:	d007      	beq.n	800ad3c <TIM_OC4_SetConfig+0x78>
 800ad2c:	687b      	ldr	r3, [r7, #4]
 800ad2e:	4a17      	ldr	r2, [pc, #92]	@ (800ad8c <TIM_OC4_SetConfig+0xc8>)
 800ad30:	4293      	cmp	r3, r2
 800ad32:	d003      	beq.n	800ad3c <TIM_OC4_SetConfig+0x78>
 800ad34:	687b      	ldr	r3, [r7, #4]
 800ad36:	4a16      	ldr	r2, [pc, #88]	@ (800ad90 <TIM_OC4_SetConfig+0xcc>)
 800ad38:	4293      	cmp	r3, r2
 800ad3a:	d109      	bne.n	800ad50 <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800ad3c:	697b      	ldr	r3, [r7, #20]
 800ad3e:	4a15      	ldr	r2, [pc, #84]	@ (800ad94 <TIM_OC4_SetConfig+0xd0>)
 800ad40:	4013      	ands	r3, r2
 800ad42:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800ad44:	683b      	ldr	r3, [r7, #0]
 800ad46:	695b      	ldr	r3, [r3, #20]
 800ad48:	019b      	lsls	r3, r3, #6
 800ad4a:	697a      	ldr	r2, [r7, #20]
 800ad4c:	4313      	orrs	r3, r2
 800ad4e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ad50:	687b      	ldr	r3, [r7, #4]
 800ad52:	697a      	ldr	r2, [r7, #20]
 800ad54:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800ad56:	687b      	ldr	r3, [r7, #4]
 800ad58:	68fa      	ldr	r2, [r7, #12]
 800ad5a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800ad5c:	683b      	ldr	r3, [r7, #0]
 800ad5e:	685a      	ldr	r2, [r3, #4]
 800ad60:	687b      	ldr	r3, [r7, #4]
 800ad62:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ad64:	687b      	ldr	r3, [r7, #4]
 800ad66:	693a      	ldr	r2, [r7, #16]
 800ad68:	621a      	str	r2, [r3, #32]
}
 800ad6a:	46c0      	nop			@ (mov r8, r8)
 800ad6c:	46bd      	mov	sp, r7
 800ad6e:	b006      	add	sp, #24
 800ad70:	bd80      	pop	{r7, pc}
 800ad72:	46c0      	nop			@ (mov r8, r8)
 800ad74:	ffffefff 	.word	0xffffefff
 800ad78:	feff8fff 	.word	0xfeff8fff
 800ad7c:	fffffcff 	.word	0xfffffcff
 800ad80:	ffffdfff 	.word	0xffffdfff
 800ad84:	40012c00 	.word	0x40012c00
 800ad88:	40014000 	.word	0x40014000
 800ad8c:	40014400 	.word	0x40014400
 800ad90:	40014800 	.word	0x40014800
 800ad94:	ffffbfff 	.word	0xffffbfff

0800ad98 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800ad98:	b580      	push	{r7, lr}
 800ad9a:	b086      	sub	sp, #24
 800ad9c:	af00      	add	r7, sp, #0
 800ad9e:	6078      	str	r0, [r7, #4]
 800ada0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ada2:	687b      	ldr	r3, [r7, #4]
 800ada4:	6a1b      	ldr	r3, [r3, #32]
 800ada6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800ada8:	687b      	ldr	r3, [r7, #4]
 800adaa:	6a1b      	ldr	r3, [r3, #32]
 800adac:	4a23      	ldr	r2, [pc, #140]	@ (800ae3c <TIM_OC5_SetConfig+0xa4>)
 800adae:	401a      	ands	r2, r3
 800adb0:	687b      	ldr	r3, [r7, #4]
 800adb2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800adb4:	687b      	ldr	r3, [r7, #4]
 800adb6:	685b      	ldr	r3, [r3, #4]
 800adb8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800adba:	687b      	ldr	r3, [r7, #4]
 800adbc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800adbe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800adc0:	68fb      	ldr	r3, [r7, #12]
 800adc2:	4a1f      	ldr	r2, [pc, #124]	@ (800ae40 <TIM_OC5_SetConfig+0xa8>)
 800adc4:	4013      	ands	r3, r2
 800adc6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800adc8:	683b      	ldr	r3, [r7, #0]
 800adca:	681b      	ldr	r3, [r3, #0]
 800adcc:	68fa      	ldr	r2, [r7, #12]
 800adce:	4313      	orrs	r3, r2
 800add0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800add2:	693b      	ldr	r3, [r7, #16]
 800add4:	4a1b      	ldr	r2, [pc, #108]	@ (800ae44 <TIM_OC5_SetConfig+0xac>)
 800add6:	4013      	ands	r3, r2
 800add8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800adda:	683b      	ldr	r3, [r7, #0]
 800addc:	689b      	ldr	r3, [r3, #8]
 800adde:	041b      	lsls	r3, r3, #16
 800ade0:	693a      	ldr	r2, [r7, #16]
 800ade2:	4313      	orrs	r3, r2
 800ade4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ade6:	687b      	ldr	r3, [r7, #4]
 800ade8:	4a17      	ldr	r2, [pc, #92]	@ (800ae48 <TIM_OC5_SetConfig+0xb0>)
 800adea:	4293      	cmp	r3, r2
 800adec:	d00b      	beq.n	800ae06 <TIM_OC5_SetConfig+0x6e>
 800adee:	687b      	ldr	r3, [r7, #4]
 800adf0:	4a16      	ldr	r2, [pc, #88]	@ (800ae4c <TIM_OC5_SetConfig+0xb4>)
 800adf2:	4293      	cmp	r3, r2
 800adf4:	d007      	beq.n	800ae06 <TIM_OC5_SetConfig+0x6e>
 800adf6:	687b      	ldr	r3, [r7, #4]
 800adf8:	4a15      	ldr	r2, [pc, #84]	@ (800ae50 <TIM_OC5_SetConfig+0xb8>)
 800adfa:	4293      	cmp	r3, r2
 800adfc:	d003      	beq.n	800ae06 <TIM_OC5_SetConfig+0x6e>
 800adfe:	687b      	ldr	r3, [r7, #4]
 800ae00:	4a14      	ldr	r2, [pc, #80]	@ (800ae54 <TIM_OC5_SetConfig+0xbc>)
 800ae02:	4293      	cmp	r3, r2
 800ae04:	d109      	bne.n	800ae1a <TIM_OC5_SetConfig+0x82>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800ae06:	697b      	ldr	r3, [r7, #20]
 800ae08:	4a0c      	ldr	r2, [pc, #48]	@ (800ae3c <TIM_OC5_SetConfig+0xa4>)
 800ae0a:	4013      	ands	r3, r2
 800ae0c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800ae0e:	683b      	ldr	r3, [r7, #0]
 800ae10:	695b      	ldr	r3, [r3, #20]
 800ae12:	021b      	lsls	r3, r3, #8
 800ae14:	697a      	ldr	r2, [r7, #20]
 800ae16:	4313      	orrs	r3, r2
 800ae18:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ae1a:	687b      	ldr	r3, [r7, #4]
 800ae1c:	697a      	ldr	r2, [r7, #20]
 800ae1e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800ae20:	687b      	ldr	r3, [r7, #4]
 800ae22:	68fa      	ldr	r2, [r7, #12]
 800ae24:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800ae26:	683b      	ldr	r3, [r7, #0]
 800ae28:	685a      	ldr	r2, [r3, #4]
 800ae2a:	687b      	ldr	r3, [r7, #4]
 800ae2c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ae2e:	687b      	ldr	r3, [r7, #4]
 800ae30:	693a      	ldr	r2, [r7, #16]
 800ae32:	621a      	str	r2, [r3, #32]
}
 800ae34:	46c0      	nop			@ (mov r8, r8)
 800ae36:	46bd      	mov	sp, r7
 800ae38:	b006      	add	sp, #24
 800ae3a:	bd80      	pop	{r7, pc}
 800ae3c:	fffeffff 	.word	0xfffeffff
 800ae40:	fffeff8f 	.word	0xfffeff8f
 800ae44:	fffdffff 	.word	0xfffdffff
 800ae48:	40012c00 	.word	0x40012c00
 800ae4c:	40014000 	.word	0x40014000
 800ae50:	40014400 	.word	0x40014400
 800ae54:	40014800 	.word	0x40014800

0800ae58 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800ae58:	b580      	push	{r7, lr}
 800ae5a:	b086      	sub	sp, #24
 800ae5c:	af00      	add	r7, sp, #0
 800ae5e:	6078      	str	r0, [r7, #4]
 800ae60:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ae62:	687b      	ldr	r3, [r7, #4]
 800ae64:	6a1b      	ldr	r3, [r3, #32]
 800ae66:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800ae68:	687b      	ldr	r3, [r7, #4]
 800ae6a:	6a1b      	ldr	r3, [r3, #32]
 800ae6c:	4a24      	ldr	r2, [pc, #144]	@ (800af00 <TIM_OC6_SetConfig+0xa8>)
 800ae6e:	401a      	ands	r2, r3
 800ae70:	687b      	ldr	r3, [r7, #4]
 800ae72:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ae74:	687b      	ldr	r3, [r7, #4]
 800ae76:	685b      	ldr	r3, [r3, #4]
 800ae78:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800ae7a:	687b      	ldr	r3, [r7, #4]
 800ae7c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ae7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800ae80:	68fb      	ldr	r3, [r7, #12]
 800ae82:	4a20      	ldr	r2, [pc, #128]	@ (800af04 <TIM_OC6_SetConfig+0xac>)
 800ae84:	4013      	ands	r3, r2
 800ae86:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ae88:	683b      	ldr	r3, [r7, #0]
 800ae8a:	681b      	ldr	r3, [r3, #0]
 800ae8c:	021b      	lsls	r3, r3, #8
 800ae8e:	68fa      	ldr	r2, [r7, #12]
 800ae90:	4313      	orrs	r3, r2
 800ae92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800ae94:	693b      	ldr	r3, [r7, #16]
 800ae96:	4a1c      	ldr	r2, [pc, #112]	@ (800af08 <TIM_OC6_SetConfig+0xb0>)
 800ae98:	4013      	ands	r3, r2
 800ae9a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800ae9c:	683b      	ldr	r3, [r7, #0]
 800ae9e:	689b      	ldr	r3, [r3, #8]
 800aea0:	051b      	lsls	r3, r3, #20
 800aea2:	693a      	ldr	r2, [r7, #16]
 800aea4:	4313      	orrs	r3, r2
 800aea6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800aea8:	687b      	ldr	r3, [r7, #4]
 800aeaa:	4a18      	ldr	r2, [pc, #96]	@ (800af0c <TIM_OC6_SetConfig+0xb4>)
 800aeac:	4293      	cmp	r3, r2
 800aeae:	d00b      	beq.n	800aec8 <TIM_OC6_SetConfig+0x70>
 800aeb0:	687b      	ldr	r3, [r7, #4]
 800aeb2:	4a17      	ldr	r2, [pc, #92]	@ (800af10 <TIM_OC6_SetConfig+0xb8>)
 800aeb4:	4293      	cmp	r3, r2
 800aeb6:	d007      	beq.n	800aec8 <TIM_OC6_SetConfig+0x70>
 800aeb8:	687b      	ldr	r3, [r7, #4]
 800aeba:	4a16      	ldr	r2, [pc, #88]	@ (800af14 <TIM_OC6_SetConfig+0xbc>)
 800aebc:	4293      	cmp	r3, r2
 800aebe:	d003      	beq.n	800aec8 <TIM_OC6_SetConfig+0x70>
 800aec0:	687b      	ldr	r3, [r7, #4]
 800aec2:	4a15      	ldr	r2, [pc, #84]	@ (800af18 <TIM_OC6_SetConfig+0xc0>)
 800aec4:	4293      	cmp	r3, r2
 800aec6:	d109      	bne.n	800aedc <TIM_OC6_SetConfig+0x84>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800aec8:	697b      	ldr	r3, [r7, #20]
 800aeca:	4a14      	ldr	r2, [pc, #80]	@ (800af1c <TIM_OC6_SetConfig+0xc4>)
 800aecc:	4013      	ands	r3, r2
 800aece:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800aed0:	683b      	ldr	r3, [r7, #0]
 800aed2:	695b      	ldr	r3, [r3, #20]
 800aed4:	029b      	lsls	r3, r3, #10
 800aed6:	697a      	ldr	r2, [r7, #20]
 800aed8:	4313      	orrs	r3, r2
 800aeda:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800aedc:	687b      	ldr	r3, [r7, #4]
 800aede:	697a      	ldr	r2, [r7, #20]
 800aee0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800aee2:	687b      	ldr	r3, [r7, #4]
 800aee4:	68fa      	ldr	r2, [r7, #12]
 800aee6:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800aee8:	683b      	ldr	r3, [r7, #0]
 800aeea:	685a      	ldr	r2, [r3, #4]
 800aeec:	687b      	ldr	r3, [r7, #4]
 800aeee:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800aef0:	687b      	ldr	r3, [r7, #4]
 800aef2:	693a      	ldr	r2, [r7, #16]
 800aef4:	621a      	str	r2, [r3, #32]
}
 800aef6:	46c0      	nop			@ (mov r8, r8)
 800aef8:	46bd      	mov	sp, r7
 800aefa:	b006      	add	sp, #24
 800aefc:	bd80      	pop	{r7, pc}
 800aefe:	46c0      	nop			@ (mov r8, r8)
 800af00:	ffefffff 	.word	0xffefffff
 800af04:	feff8fff 	.word	0xfeff8fff
 800af08:	ffdfffff 	.word	0xffdfffff
 800af0c:	40012c00 	.word	0x40012c00
 800af10:	40014000 	.word	0x40014000
 800af14:	40014400 	.word	0x40014400
 800af18:	40014800 	.word	0x40014800
 800af1c:	fffbffff 	.word	0xfffbffff

0800af20 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800af20:	b580      	push	{r7, lr}
 800af22:	b086      	sub	sp, #24
 800af24:	af00      	add	r7, sp, #0
 800af26:	60f8      	str	r0, [r7, #12]
 800af28:	60b9      	str	r1, [r7, #8]
 800af2a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800af2c:	68bb      	ldr	r3, [r7, #8]
 800af2e:	221f      	movs	r2, #31
 800af30:	4013      	ands	r3, r2
 800af32:	2201      	movs	r2, #1
 800af34:	409a      	lsls	r2, r3
 800af36:	0013      	movs	r3, r2
 800af38:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800af3a:	68fb      	ldr	r3, [r7, #12]
 800af3c:	6a1b      	ldr	r3, [r3, #32]
 800af3e:	697a      	ldr	r2, [r7, #20]
 800af40:	43d2      	mvns	r2, r2
 800af42:	401a      	ands	r2, r3
 800af44:	68fb      	ldr	r3, [r7, #12]
 800af46:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800af48:	68fb      	ldr	r3, [r7, #12]
 800af4a:	6a1a      	ldr	r2, [r3, #32]
 800af4c:	68bb      	ldr	r3, [r7, #8]
 800af4e:	211f      	movs	r1, #31
 800af50:	400b      	ands	r3, r1
 800af52:	6879      	ldr	r1, [r7, #4]
 800af54:	4099      	lsls	r1, r3
 800af56:	000b      	movs	r3, r1
 800af58:	431a      	orrs	r2, r3
 800af5a:	68fb      	ldr	r3, [r7, #12]
 800af5c:	621a      	str	r2, [r3, #32]
}
 800af5e:	46c0      	nop			@ (mov r8, r8)
 800af60:	46bd      	mov	sp, r7
 800af62:	b006      	add	sp, #24
 800af64:	bd80      	pop	{r7, pc}
	...

0800af68 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800af68:	b580      	push	{r7, lr}
 800af6a:	b084      	sub	sp, #16
 800af6c:	af00      	add	r7, sp, #0
 800af6e:	6078      	str	r0, [r7, #4]
 800af70:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800af72:	2300      	movs	r3, #0
 800af74:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800af76:	687b      	ldr	r3, [r7, #4]
 800af78:	223c      	movs	r2, #60	@ 0x3c
 800af7a:	5c9b      	ldrb	r3, [r3, r2]
 800af7c:	2b01      	cmp	r3, #1
 800af7e:	d101      	bne.n	800af84 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800af80:	2302      	movs	r3, #2
 800af82:	e06f      	b.n	800b064 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
 800af84:	687b      	ldr	r3, [r7, #4]
 800af86:	223c      	movs	r2, #60	@ 0x3c
 800af88:	2101      	movs	r1, #1
 800af8a:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800af8c:	68fb      	ldr	r3, [r7, #12]
 800af8e:	22ff      	movs	r2, #255	@ 0xff
 800af90:	4393      	bics	r3, r2
 800af92:	001a      	movs	r2, r3
 800af94:	683b      	ldr	r3, [r7, #0]
 800af96:	68db      	ldr	r3, [r3, #12]
 800af98:	4313      	orrs	r3, r2
 800af9a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800af9c:	68fb      	ldr	r3, [r7, #12]
 800af9e:	4a33      	ldr	r2, [pc, #204]	@ (800b06c <HAL_TIMEx_ConfigBreakDeadTime+0x104>)
 800afa0:	401a      	ands	r2, r3
 800afa2:	683b      	ldr	r3, [r7, #0]
 800afa4:	689b      	ldr	r3, [r3, #8]
 800afa6:	4313      	orrs	r3, r2
 800afa8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800afaa:	68fb      	ldr	r3, [r7, #12]
 800afac:	4a30      	ldr	r2, [pc, #192]	@ (800b070 <HAL_TIMEx_ConfigBreakDeadTime+0x108>)
 800afae:	401a      	ands	r2, r3
 800afb0:	683b      	ldr	r3, [r7, #0]
 800afb2:	685b      	ldr	r3, [r3, #4]
 800afb4:	4313      	orrs	r3, r2
 800afb6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800afb8:	68fb      	ldr	r3, [r7, #12]
 800afba:	4a2e      	ldr	r2, [pc, #184]	@ (800b074 <HAL_TIMEx_ConfigBreakDeadTime+0x10c>)
 800afbc:	401a      	ands	r2, r3
 800afbe:	683b      	ldr	r3, [r7, #0]
 800afc0:	681b      	ldr	r3, [r3, #0]
 800afc2:	4313      	orrs	r3, r2
 800afc4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800afc6:	68fb      	ldr	r3, [r7, #12]
 800afc8:	4a2b      	ldr	r2, [pc, #172]	@ (800b078 <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 800afca:	401a      	ands	r2, r3
 800afcc:	683b      	ldr	r3, [r7, #0]
 800afce:	691b      	ldr	r3, [r3, #16]
 800afd0:	4313      	orrs	r3, r2
 800afd2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800afd4:	68fb      	ldr	r3, [r7, #12]
 800afd6:	4a29      	ldr	r2, [pc, #164]	@ (800b07c <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 800afd8:	401a      	ands	r2, r3
 800afda:	683b      	ldr	r3, [r7, #0]
 800afdc:	695b      	ldr	r3, [r3, #20]
 800afde:	4313      	orrs	r3, r2
 800afe0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800afe2:	68fb      	ldr	r3, [r7, #12]
 800afe4:	4a26      	ldr	r2, [pc, #152]	@ (800b080 <HAL_TIMEx_ConfigBreakDeadTime+0x118>)
 800afe6:	401a      	ands	r2, r3
 800afe8:	683b      	ldr	r3, [r7, #0]
 800afea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800afec:	4313      	orrs	r3, r2
 800afee:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800aff0:	68fb      	ldr	r3, [r7, #12]
 800aff2:	4a24      	ldr	r2, [pc, #144]	@ (800b084 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 800aff4:	401a      	ands	r2, r3
 800aff6:	683b      	ldr	r3, [r7, #0]
 800aff8:	699b      	ldr	r3, [r3, #24]
 800affa:	041b      	lsls	r3, r3, #16
 800affc:	4313      	orrs	r3, r2
 800affe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800b000:	68fb      	ldr	r3, [r7, #12]
 800b002:	4a21      	ldr	r2, [pc, #132]	@ (800b088 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 800b004:	401a      	ands	r2, r3
 800b006:	683b      	ldr	r3, [r7, #0]
 800b008:	69db      	ldr	r3, [r3, #28]
 800b00a:	4313      	orrs	r3, r2
 800b00c:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800b00e:	687b      	ldr	r3, [r7, #4]
 800b010:	681b      	ldr	r3, [r3, #0]
 800b012:	4a1e      	ldr	r2, [pc, #120]	@ (800b08c <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 800b014:	4293      	cmp	r3, r2
 800b016:	d11c      	bne.n	800b052 <HAL_TIMEx_ConfigBreakDeadTime+0xea>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800b018:	68fb      	ldr	r3, [r7, #12]
 800b01a:	4a1d      	ldr	r2, [pc, #116]	@ (800b090 <HAL_TIMEx_ConfigBreakDeadTime+0x128>)
 800b01c:	401a      	ands	r2, r3
 800b01e:	683b      	ldr	r3, [r7, #0]
 800b020:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b022:	051b      	lsls	r3, r3, #20
 800b024:	4313      	orrs	r3, r2
 800b026:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800b028:	68fb      	ldr	r3, [r7, #12]
 800b02a:	4a1a      	ldr	r2, [pc, #104]	@ (800b094 <HAL_TIMEx_ConfigBreakDeadTime+0x12c>)
 800b02c:	401a      	ands	r2, r3
 800b02e:	683b      	ldr	r3, [r7, #0]
 800b030:	6a1b      	ldr	r3, [r3, #32]
 800b032:	4313      	orrs	r3, r2
 800b034:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800b036:	68fb      	ldr	r3, [r7, #12]
 800b038:	4a17      	ldr	r2, [pc, #92]	@ (800b098 <HAL_TIMEx_ConfigBreakDeadTime+0x130>)
 800b03a:	401a      	ands	r2, r3
 800b03c:	683b      	ldr	r3, [r7, #0]
 800b03e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b040:	4313      	orrs	r3, r2
 800b042:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800b044:	68fb      	ldr	r3, [r7, #12]
 800b046:	4a15      	ldr	r2, [pc, #84]	@ (800b09c <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 800b048:	401a      	ands	r2, r3
 800b04a:	683b      	ldr	r3, [r7, #0]
 800b04c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b04e:	4313      	orrs	r3, r2
 800b050:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800b052:	687b      	ldr	r3, [r7, #4]
 800b054:	681b      	ldr	r3, [r3, #0]
 800b056:	68fa      	ldr	r2, [r7, #12]
 800b058:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800b05a:	687b      	ldr	r3, [r7, #4]
 800b05c:	223c      	movs	r2, #60	@ 0x3c
 800b05e:	2100      	movs	r1, #0
 800b060:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800b062:	2300      	movs	r3, #0
}
 800b064:	0018      	movs	r0, r3
 800b066:	46bd      	mov	sp, r7
 800b068:	b004      	add	sp, #16
 800b06a:	bd80      	pop	{r7, pc}
 800b06c:	fffffcff 	.word	0xfffffcff
 800b070:	fffffbff 	.word	0xfffffbff
 800b074:	fffff7ff 	.word	0xfffff7ff
 800b078:	ffffefff 	.word	0xffffefff
 800b07c:	ffffdfff 	.word	0xffffdfff
 800b080:	ffffbfff 	.word	0xffffbfff
 800b084:	fff0ffff 	.word	0xfff0ffff
 800b088:	efffffff 	.word	0xefffffff
 800b08c:	40012c00 	.word	0x40012c00
 800b090:	ff0fffff 	.word	0xff0fffff
 800b094:	feffffff 	.word	0xfeffffff
 800b098:	fdffffff 	.word	0xfdffffff
 800b09c:	dfffffff 	.word	0xdfffffff

0800b0a0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800b0a0:	b580      	push	{r7, lr}
 800b0a2:	b082      	sub	sp, #8
 800b0a4:	af00      	add	r7, sp, #0
 800b0a6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800b0a8:	687b      	ldr	r3, [r7, #4]
 800b0aa:	2b00      	cmp	r3, #0
 800b0ac:	d101      	bne.n	800b0b2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800b0ae:	2301      	movs	r3, #1
 800b0b0:	e046      	b.n	800b140 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800b0b2:	687b      	ldr	r3, [r7, #4]
 800b0b4:	2288      	movs	r2, #136	@ 0x88
 800b0b6:	589b      	ldr	r3, [r3, r2]
 800b0b8:	2b00      	cmp	r3, #0
 800b0ba:	d107      	bne.n	800b0cc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800b0bc:	687b      	ldr	r3, [r7, #4]
 800b0be:	2284      	movs	r2, #132	@ 0x84
 800b0c0:	2100      	movs	r1, #0
 800b0c2:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800b0c4:	687b      	ldr	r3, [r7, #4]
 800b0c6:	0018      	movs	r0, r3
 800b0c8:	f7fb fa58 	bl	800657c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800b0cc:	687b      	ldr	r3, [r7, #4]
 800b0ce:	2288      	movs	r2, #136	@ 0x88
 800b0d0:	2124      	movs	r1, #36	@ 0x24
 800b0d2:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 800b0d4:	687b      	ldr	r3, [r7, #4]
 800b0d6:	681b      	ldr	r3, [r3, #0]
 800b0d8:	681a      	ldr	r2, [r3, #0]
 800b0da:	687b      	ldr	r3, [r7, #4]
 800b0dc:	681b      	ldr	r3, [r3, #0]
 800b0de:	2101      	movs	r1, #1
 800b0e0:	438a      	bics	r2, r1
 800b0e2:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800b0e4:	687b      	ldr	r3, [r7, #4]
 800b0e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b0e8:	2b00      	cmp	r3, #0
 800b0ea:	d003      	beq.n	800b0f4 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 800b0ec:	687b      	ldr	r3, [r7, #4]
 800b0ee:	0018      	movs	r0, r3
 800b0f0:	f000 fd0c 	bl	800bb0c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800b0f4:	687b      	ldr	r3, [r7, #4]
 800b0f6:	0018      	movs	r0, r3
 800b0f8:	f000 f9b2 	bl	800b460 <UART_SetConfig>
 800b0fc:	0003      	movs	r3, r0
 800b0fe:	2b01      	cmp	r3, #1
 800b100:	d101      	bne.n	800b106 <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 800b102:	2301      	movs	r3, #1
 800b104:	e01c      	b.n	800b140 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800b106:	687b      	ldr	r3, [r7, #4]
 800b108:	681b      	ldr	r3, [r3, #0]
 800b10a:	685a      	ldr	r2, [r3, #4]
 800b10c:	687b      	ldr	r3, [r7, #4]
 800b10e:	681b      	ldr	r3, [r3, #0]
 800b110:	490d      	ldr	r1, [pc, #52]	@ (800b148 <HAL_UART_Init+0xa8>)
 800b112:	400a      	ands	r2, r1
 800b114:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800b116:	687b      	ldr	r3, [r7, #4]
 800b118:	681b      	ldr	r3, [r3, #0]
 800b11a:	689a      	ldr	r2, [r3, #8]
 800b11c:	687b      	ldr	r3, [r7, #4]
 800b11e:	681b      	ldr	r3, [r3, #0]
 800b120:	212a      	movs	r1, #42	@ 0x2a
 800b122:	438a      	bics	r2, r1
 800b124:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800b126:	687b      	ldr	r3, [r7, #4]
 800b128:	681b      	ldr	r3, [r3, #0]
 800b12a:	681a      	ldr	r2, [r3, #0]
 800b12c:	687b      	ldr	r3, [r7, #4]
 800b12e:	681b      	ldr	r3, [r3, #0]
 800b130:	2101      	movs	r1, #1
 800b132:	430a      	orrs	r2, r1
 800b134:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800b136:	687b      	ldr	r3, [r7, #4]
 800b138:	0018      	movs	r0, r3
 800b13a:	f000 fd9b 	bl	800bc74 <UART_CheckIdleState>
 800b13e:	0003      	movs	r3, r0
}
 800b140:	0018      	movs	r0, r3
 800b142:	46bd      	mov	sp, r7
 800b144:	b002      	add	sp, #8
 800b146:	bd80      	pop	{r7, pc}
 800b148:	ffffb7ff 	.word	0xffffb7ff

0800b14c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b14c:	b580      	push	{r7, lr}
 800b14e:	b08a      	sub	sp, #40	@ 0x28
 800b150:	af02      	add	r7, sp, #8
 800b152:	60f8      	str	r0, [r7, #12]
 800b154:	60b9      	str	r1, [r7, #8]
 800b156:	603b      	str	r3, [r7, #0]
 800b158:	1dbb      	adds	r3, r7, #6
 800b15a:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800b15c:	68fb      	ldr	r3, [r7, #12]
 800b15e:	2288      	movs	r2, #136	@ 0x88
 800b160:	589b      	ldr	r3, [r3, r2]
 800b162:	2b20      	cmp	r3, #32
 800b164:	d000      	beq.n	800b168 <HAL_UART_Transmit+0x1c>
 800b166:	e090      	b.n	800b28a <HAL_UART_Transmit+0x13e>
  {
    if ((pData == NULL) || (Size == 0U))
 800b168:	68bb      	ldr	r3, [r7, #8]
 800b16a:	2b00      	cmp	r3, #0
 800b16c:	d003      	beq.n	800b176 <HAL_UART_Transmit+0x2a>
 800b16e:	1dbb      	adds	r3, r7, #6
 800b170:	881b      	ldrh	r3, [r3, #0]
 800b172:	2b00      	cmp	r3, #0
 800b174:	d101      	bne.n	800b17a <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 800b176:	2301      	movs	r3, #1
 800b178:	e088      	b.n	800b28c <HAL_UART_Transmit+0x140>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b17a:	68fb      	ldr	r3, [r7, #12]
 800b17c:	689a      	ldr	r2, [r3, #8]
 800b17e:	2380      	movs	r3, #128	@ 0x80
 800b180:	015b      	lsls	r3, r3, #5
 800b182:	429a      	cmp	r2, r3
 800b184:	d109      	bne.n	800b19a <HAL_UART_Transmit+0x4e>
 800b186:	68fb      	ldr	r3, [r7, #12]
 800b188:	691b      	ldr	r3, [r3, #16]
 800b18a:	2b00      	cmp	r3, #0
 800b18c:	d105      	bne.n	800b19a <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800b18e:	68bb      	ldr	r3, [r7, #8]
 800b190:	2201      	movs	r2, #1
 800b192:	4013      	ands	r3, r2
 800b194:	d001      	beq.n	800b19a <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 800b196:	2301      	movs	r3, #1
 800b198:	e078      	b.n	800b28c <HAL_UART_Transmit+0x140>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b19a:	68fb      	ldr	r3, [r7, #12]
 800b19c:	2290      	movs	r2, #144	@ 0x90
 800b19e:	2100      	movs	r1, #0
 800b1a0:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800b1a2:	68fb      	ldr	r3, [r7, #12]
 800b1a4:	2288      	movs	r2, #136	@ 0x88
 800b1a6:	2121      	movs	r1, #33	@ 0x21
 800b1a8:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800b1aa:	f7fc f96f 	bl	800748c <HAL_GetTick>
 800b1ae:	0003      	movs	r3, r0
 800b1b0:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 800b1b2:	68fb      	ldr	r3, [r7, #12]
 800b1b4:	1dba      	adds	r2, r7, #6
 800b1b6:	2154      	movs	r1, #84	@ 0x54
 800b1b8:	8812      	ldrh	r2, [r2, #0]
 800b1ba:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 800b1bc:	68fb      	ldr	r3, [r7, #12]
 800b1be:	1dba      	adds	r2, r7, #6
 800b1c0:	2156      	movs	r1, #86	@ 0x56
 800b1c2:	8812      	ldrh	r2, [r2, #0]
 800b1c4:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b1c6:	68fb      	ldr	r3, [r7, #12]
 800b1c8:	689a      	ldr	r2, [r3, #8]
 800b1ca:	2380      	movs	r3, #128	@ 0x80
 800b1cc:	015b      	lsls	r3, r3, #5
 800b1ce:	429a      	cmp	r2, r3
 800b1d0:	d108      	bne.n	800b1e4 <HAL_UART_Transmit+0x98>
 800b1d2:	68fb      	ldr	r3, [r7, #12]
 800b1d4:	691b      	ldr	r3, [r3, #16]
 800b1d6:	2b00      	cmp	r3, #0
 800b1d8:	d104      	bne.n	800b1e4 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 800b1da:	2300      	movs	r3, #0
 800b1dc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800b1de:	68bb      	ldr	r3, [r7, #8]
 800b1e0:	61bb      	str	r3, [r7, #24]
 800b1e2:	e003      	b.n	800b1ec <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 800b1e4:	68bb      	ldr	r3, [r7, #8]
 800b1e6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800b1e8:	2300      	movs	r3, #0
 800b1ea:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800b1ec:	e030      	b.n	800b250 <HAL_UART_Transmit+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800b1ee:	697a      	ldr	r2, [r7, #20]
 800b1f0:	68f8      	ldr	r0, [r7, #12]
 800b1f2:	683b      	ldr	r3, [r7, #0]
 800b1f4:	9300      	str	r3, [sp, #0]
 800b1f6:	0013      	movs	r3, r2
 800b1f8:	2200      	movs	r2, #0
 800b1fa:	2180      	movs	r1, #128	@ 0x80
 800b1fc:	f000 fde4 	bl	800bdc8 <UART_WaitOnFlagUntilTimeout>
 800b200:	1e03      	subs	r3, r0, #0
 800b202:	d005      	beq.n	800b210 <HAL_UART_Transmit+0xc4>
      {

        huart->gState = HAL_UART_STATE_READY;
 800b204:	68fb      	ldr	r3, [r7, #12]
 800b206:	2288      	movs	r2, #136	@ 0x88
 800b208:	2120      	movs	r1, #32
 800b20a:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 800b20c:	2303      	movs	r3, #3
 800b20e:	e03d      	b.n	800b28c <HAL_UART_Transmit+0x140>
      }
      if (pdata8bits == NULL)
 800b210:	69fb      	ldr	r3, [r7, #28]
 800b212:	2b00      	cmp	r3, #0
 800b214:	d10b      	bne.n	800b22e <HAL_UART_Transmit+0xe2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800b216:	69bb      	ldr	r3, [r7, #24]
 800b218:	881b      	ldrh	r3, [r3, #0]
 800b21a:	001a      	movs	r2, r3
 800b21c:	68fb      	ldr	r3, [r7, #12]
 800b21e:	681b      	ldr	r3, [r3, #0]
 800b220:	05d2      	lsls	r2, r2, #23
 800b222:	0dd2      	lsrs	r2, r2, #23
 800b224:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800b226:	69bb      	ldr	r3, [r7, #24]
 800b228:	3302      	adds	r3, #2
 800b22a:	61bb      	str	r3, [r7, #24]
 800b22c:	e007      	b.n	800b23e <HAL_UART_Transmit+0xf2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800b22e:	69fb      	ldr	r3, [r7, #28]
 800b230:	781a      	ldrb	r2, [r3, #0]
 800b232:	68fb      	ldr	r3, [r7, #12]
 800b234:	681b      	ldr	r3, [r3, #0]
 800b236:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800b238:	69fb      	ldr	r3, [r7, #28]
 800b23a:	3301      	adds	r3, #1
 800b23c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800b23e:	68fb      	ldr	r3, [r7, #12]
 800b240:	2256      	movs	r2, #86	@ 0x56
 800b242:	5a9b      	ldrh	r3, [r3, r2]
 800b244:	b29b      	uxth	r3, r3
 800b246:	3b01      	subs	r3, #1
 800b248:	b299      	uxth	r1, r3
 800b24a:	68fb      	ldr	r3, [r7, #12]
 800b24c:	2256      	movs	r2, #86	@ 0x56
 800b24e:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 800b250:	68fb      	ldr	r3, [r7, #12]
 800b252:	2256      	movs	r2, #86	@ 0x56
 800b254:	5a9b      	ldrh	r3, [r3, r2]
 800b256:	b29b      	uxth	r3, r3
 800b258:	2b00      	cmp	r3, #0
 800b25a:	d1c8      	bne.n	800b1ee <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800b25c:	697a      	ldr	r2, [r7, #20]
 800b25e:	68f8      	ldr	r0, [r7, #12]
 800b260:	683b      	ldr	r3, [r7, #0]
 800b262:	9300      	str	r3, [sp, #0]
 800b264:	0013      	movs	r3, r2
 800b266:	2200      	movs	r2, #0
 800b268:	2140      	movs	r1, #64	@ 0x40
 800b26a:	f000 fdad 	bl	800bdc8 <UART_WaitOnFlagUntilTimeout>
 800b26e:	1e03      	subs	r3, r0, #0
 800b270:	d005      	beq.n	800b27e <HAL_UART_Transmit+0x132>
    {
      huart->gState = HAL_UART_STATE_READY;
 800b272:	68fb      	ldr	r3, [r7, #12]
 800b274:	2288      	movs	r2, #136	@ 0x88
 800b276:	2120      	movs	r1, #32
 800b278:	5099      	str	r1, [r3, r2]

      return HAL_TIMEOUT;
 800b27a:	2303      	movs	r3, #3
 800b27c:	e006      	b.n	800b28c <HAL_UART_Transmit+0x140>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800b27e:	68fb      	ldr	r3, [r7, #12]
 800b280:	2288      	movs	r2, #136	@ 0x88
 800b282:	2120      	movs	r1, #32
 800b284:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 800b286:	2300      	movs	r3, #0
 800b288:	e000      	b.n	800b28c <HAL_UART_Transmit+0x140>
  }
  else
  {
    return HAL_BUSY;
 800b28a:	2302      	movs	r3, #2
  }
}
 800b28c:	0018      	movs	r0, r3
 800b28e:	46bd      	mov	sp, r7
 800b290:	b008      	add	sp, #32
 800b292:	bd80      	pop	{r7, pc}

0800b294 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b294:	b580      	push	{r7, lr}
 800b296:	b08a      	sub	sp, #40	@ 0x28
 800b298:	af02      	add	r7, sp, #8
 800b29a:	60f8      	str	r0, [r7, #12]
 800b29c:	60b9      	str	r1, [r7, #8]
 800b29e:	603b      	str	r3, [r7, #0]
 800b2a0:	1dbb      	adds	r3, r7, #6
 800b2a2:	801a      	strh	r2, [r3, #0]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800b2a4:	68fb      	ldr	r3, [r7, #12]
 800b2a6:	228c      	movs	r2, #140	@ 0x8c
 800b2a8:	589b      	ldr	r3, [r3, r2]
 800b2aa:	2b20      	cmp	r3, #32
 800b2ac:	d000      	beq.n	800b2b0 <HAL_UART_Receive+0x1c>
 800b2ae:	e0d0      	b.n	800b452 <HAL_UART_Receive+0x1be>
  {
    if ((pData == NULL) || (Size == 0U))
 800b2b0:	68bb      	ldr	r3, [r7, #8]
 800b2b2:	2b00      	cmp	r3, #0
 800b2b4:	d003      	beq.n	800b2be <HAL_UART_Receive+0x2a>
 800b2b6:	1dbb      	adds	r3, r7, #6
 800b2b8:	881b      	ldrh	r3, [r3, #0]
 800b2ba:	2b00      	cmp	r3, #0
 800b2bc:	d101      	bne.n	800b2c2 <HAL_UART_Receive+0x2e>
    {
      return  HAL_ERROR;
 800b2be:	2301      	movs	r3, #1
 800b2c0:	e0c8      	b.n	800b454 <HAL_UART_Receive+0x1c0>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b2c2:	68fb      	ldr	r3, [r7, #12]
 800b2c4:	689a      	ldr	r2, [r3, #8]
 800b2c6:	2380      	movs	r3, #128	@ 0x80
 800b2c8:	015b      	lsls	r3, r3, #5
 800b2ca:	429a      	cmp	r2, r3
 800b2cc:	d109      	bne.n	800b2e2 <HAL_UART_Receive+0x4e>
 800b2ce:	68fb      	ldr	r3, [r7, #12]
 800b2d0:	691b      	ldr	r3, [r3, #16]
 800b2d2:	2b00      	cmp	r3, #0
 800b2d4:	d105      	bne.n	800b2e2 <HAL_UART_Receive+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800b2d6:	68bb      	ldr	r3, [r7, #8]
 800b2d8:	2201      	movs	r2, #1
 800b2da:	4013      	ands	r3, r2
 800b2dc:	d001      	beq.n	800b2e2 <HAL_UART_Receive+0x4e>
      {
        return  HAL_ERROR;
 800b2de:	2301      	movs	r3, #1
 800b2e0:	e0b8      	b.n	800b454 <HAL_UART_Receive+0x1c0>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b2e2:	68fb      	ldr	r3, [r7, #12]
 800b2e4:	2290      	movs	r2, #144	@ 0x90
 800b2e6:	2100      	movs	r1, #0
 800b2e8:	5099      	str	r1, [r3, r2]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800b2ea:	68fb      	ldr	r3, [r7, #12]
 800b2ec:	228c      	movs	r2, #140	@ 0x8c
 800b2ee:	2122      	movs	r1, #34	@ 0x22
 800b2f0:	5099      	str	r1, [r3, r2]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b2f2:	68fb      	ldr	r3, [r7, #12]
 800b2f4:	2200      	movs	r2, #0
 800b2f6:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800b2f8:	f7fc f8c8 	bl	800748c <HAL_GetTick>
 800b2fc:	0003      	movs	r3, r0
 800b2fe:	617b      	str	r3, [r7, #20]

    huart->RxXferSize  = Size;
 800b300:	68fb      	ldr	r3, [r7, #12]
 800b302:	1dba      	adds	r2, r7, #6
 800b304:	215c      	movs	r1, #92	@ 0x5c
 800b306:	8812      	ldrh	r2, [r2, #0]
 800b308:	525a      	strh	r2, [r3, r1]
    huart->RxXferCount = Size;
 800b30a:	68fb      	ldr	r3, [r7, #12]
 800b30c:	1dba      	adds	r2, r7, #6
 800b30e:	215e      	movs	r1, #94	@ 0x5e
 800b310:	8812      	ldrh	r2, [r2, #0]
 800b312:	525a      	strh	r2, [r3, r1]

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800b314:	68fb      	ldr	r3, [r7, #12]
 800b316:	689a      	ldr	r2, [r3, #8]
 800b318:	2380      	movs	r3, #128	@ 0x80
 800b31a:	015b      	lsls	r3, r3, #5
 800b31c:	429a      	cmp	r2, r3
 800b31e:	d10d      	bne.n	800b33c <HAL_UART_Receive+0xa8>
 800b320:	68fb      	ldr	r3, [r7, #12]
 800b322:	691b      	ldr	r3, [r3, #16]
 800b324:	2b00      	cmp	r3, #0
 800b326:	d104      	bne.n	800b332 <HAL_UART_Receive+0x9e>
 800b328:	68fb      	ldr	r3, [r7, #12]
 800b32a:	2260      	movs	r2, #96	@ 0x60
 800b32c:	494b      	ldr	r1, [pc, #300]	@ (800b45c <HAL_UART_Receive+0x1c8>)
 800b32e:	5299      	strh	r1, [r3, r2]
 800b330:	e02e      	b.n	800b390 <HAL_UART_Receive+0xfc>
 800b332:	68fb      	ldr	r3, [r7, #12]
 800b334:	2260      	movs	r2, #96	@ 0x60
 800b336:	21ff      	movs	r1, #255	@ 0xff
 800b338:	5299      	strh	r1, [r3, r2]
 800b33a:	e029      	b.n	800b390 <HAL_UART_Receive+0xfc>
 800b33c:	68fb      	ldr	r3, [r7, #12]
 800b33e:	689b      	ldr	r3, [r3, #8]
 800b340:	2b00      	cmp	r3, #0
 800b342:	d10d      	bne.n	800b360 <HAL_UART_Receive+0xcc>
 800b344:	68fb      	ldr	r3, [r7, #12]
 800b346:	691b      	ldr	r3, [r3, #16]
 800b348:	2b00      	cmp	r3, #0
 800b34a:	d104      	bne.n	800b356 <HAL_UART_Receive+0xc2>
 800b34c:	68fb      	ldr	r3, [r7, #12]
 800b34e:	2260      	movs	r2, #96	@ 0x60
 800b350:	21ff      	movs	r1, #255	@ 0xff
 800b352:	5299      	strh	r1, [r3, r2]
 800b354:	e01c      	b.n	800b390 <HAL_UART_Receive+0xfc>
 800b356:	68fb      	ldr	r3, [r7, #12]
 800b358:	2260      	movs	r2, #96	@ 0x60
 800b35a:	217f      	movs	r1, #127	@ 0x7f
 800b35c:	5299      	strh	r1, [r3, r2]
 800b35e:	e017      	b.n	800b390 <HAL_UART_Receive+0xfc>
 800b360:	68fb      	ldr	r3, [r7, #12]
 800b362:	689a      	ldr	r2, [r3, #8]
 800b364:	2380      	movs	r3, #128	@ 0x80
 800b366:	055b      	lsls	r3, r3, #21
 800b368:	429a      	cmp	r2, r3
 800b36a:	d10d      	bne.n	800b388 <HAL_UART_Receive+0xf4>
 800b36c:	68fb      	ldr	r3, [r7, #12]
 800b36e:	691b      	ldr	r3, [r3, #16]
 800b370:	2b00      	cmp	r3, #0
 800b372:	d104      	bne.n	800b37e <HAL_UART_Receive+0xea>
 800b374:	68fb      	ldr	r3, [r7, #12]
 800b376:	2260      	movs	r2, #96	@ 0x60
 800b378:	217f      	movs	r1, #127	@ 0x7f
 800b37a:	5299      	strh	r1, [r3, r2]
 800b37c:	e008      	b.n	800b390 <HAL_UART_Receive+0xfc>
 800b37e:	68fb      	ldr	r3, [r7, #12]
 800b380:	2260      	movs	r2, #96	@ 0x60
 800b382:	213f      	movs	r1, #63	@ 0x3f
 800b384:	5299      	strh	r1, [r3, r2]
 800b386:	e003      	b.n	800b390 <HAL_UART_Receive+0xfc>
 800b388:	68fb      	ldr	r3, [r7, #12]
 800b38a:	2260      	movs	r2, #96	@ 0x60
 800b38c:	2100      	movs	r1, #0
 800b38e:	5299      	strh	r1, [r3, r2]
    uhMask = huart->Mask;
 800b390:	2312      	movs	r3, #18
 800b392:	18fb      	adds	r3, r7, r3
 800b394:	68fa      	ldr	r2, [r7, #12]
 800b396:	2160      	movs	r1, #96	@ 0x60
 800b398:	5a52      	ldrh	r2, [r2, r1]
 800b39a:	801a      	strh	r2, [r3, #0]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b39c:	68fb      	ldr	r3, [r7, #12]
 800b39e:	689a      	ldr	r2, [r3, #8]
 800b3a0:	2380      	movs	r3, #128	@ 0x80
 800b3a2:	015b      	lsls	r3, r3, #5
 800b3a4:	429a      	cmp	r2, r3
 800b3a6:	d108      	bne.n	800b3ba <HAL_UART_Receive+0x126>
 800b3a8:	68fb      	ldr	r3, [r7, #12]
 800b3aa:	691b      	ldr	r3, [r3, #16]
 800b3ac:	2b00      	cmp	r3, #0
 800b3ae:	d104      	bne.n	800b3ba <HAL_UART_Receive+0x126>
    {
      pdata8bits  = NULL;
 800b3b0:	2300      	movs	r3, #0
 800b3b2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800b3b4:	68bb      	ldr	r3, [r7, #8]
 800b3b6:	61bb      	str	r3, [r7, #24]
 800b3b8:	e003      	b.n	800b3c2 <HAL_UART_Receive+0x12e>
    }
    else
    {
      pdata8bits  = pData;
 800b3ba:	68bb      	ldr	r3, [r7, #8]
 800b3bc:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800b3be:	2300      	movs	r3, #0
 800b3c0:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 800b3c2:	e03a      	b.n	800b43a <HAL_UART_Receive+0x1a6>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800b3c4:	697a      	ldr	r2, [r7, #20]
 800b3c6:	68f8      	ldr	r0, [r7, #12]
 800b3c8:	683b      	ldr	r3, [r7, #0]
 800b3ca:	9300      	str	r3, [sp, #0]
 800b3cc:	0013      	movs	r3, r2
 800b3ce:	2200      	movs	r2, #0
 800b3d0:	2120      	movs	r1, #32
 800b3d2:	f000 fcf9 	bl	800bdc8 <UART_WaitOnFlagUntilTimeout>
 800b3d6:	1e03      	subs	r3, r0, #0
 800b3d8:	d005      	beq.n	800b3e6 <HAL_UART_Receive+0x152>
      {
        huart->RxState = HAL_UART_STATE_READY;
 800b3da:	68fb      	ldr	r3, [r7, #12]
 800b3dc:	228c      	movs	r2, #140	@ 0x8c
 800b3de:	2120      	movs	r1, #32
 800b3e0:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 800b3e2:	2303      	movs	r3, #3
 800b3e4:	e036      	b.n	800b454 <HAL_UART_Receive+0x1c0>
      }
      if (pdata8bits == NULL)
 800b3e6:	69fb      	ldr	r3, [r7, #28]
 800b3e8:	2b00      	cmp	r3, #0
 800b3ea:	d10e      	bne.n	800b40a <HAL_UART_Receive+0x176>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 800b3ec:	68fb      	ldr	r3, [r7, #12]
 800b3ee:	681b      	ldr	r3, [r3, #0]
 800b3f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b3f2:	b29b      	uxth	r3, r3
 800b3f4:	2212      	movs	r2, #18
 800b3f6:	18ba      	adds	r2, r7, r2
 800b3f8:	8812      	ldrh	r2, [r2, #0]
 800b3fa:	4013      	ands	r3, r2
 800b3fc:	b29a      	uxth	r2, r3
 800b3fe:	69bb      	ldr	r3, [r7, #24]
 800b400:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800b402:	69bb      	ldr	r3, [r7, #24]
 800b404:	3302      	adds	r3, #2
 800b406:	61bb      	str	r3, [r7, #24]
 800b408:	e00e      	b.n	800b428 <HAL_UART_Receive+0x194>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800b40a:	68fb      	ldr	r3, [r7, #12]
 800b40c:	681b      	ldr	r3, [r3, #0]
 800b40e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b410:	b2db      	uxtb	r3, r3
 800b412:	2212      	movs	r2, #18
 800b414:	18ba      	adds	r2, r7, r2
 800b416:	8812      	ldrh	r2, [r2, #0]
 800b418:	b2d2      	uxtb	r2, r2
 800b41a:	4013      	ands	r3, r2
 800b41c:	b2da      	uxtb	r2, r3
 800b41e:	69fb      	ldr	r3, [r7, #28]
 800b420:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 800b422:	69fb      	ldr	r3, [r7, #28]
 800b424:	3301      	adds	r3, #1
 800b426:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800b428:	68fb      	ldr	r3, [r7, #12]
 800b42a:	225e      	movs	r2, #94	@ 0x5e
 800b42c:	5a9b      	ldrh	r3, [r3, r2]
 800b42e:	b29b      	uxth	r3, r3
 800b430:	3b01      	subs	r3, #1
 800b432:	b299      	uxth	r1, r3
 800b434:	68fb      	ldr	r3, [r7, #12]
 800b436:	225e      	movs	r2, #94	@ 0x5e
 800b438:	5299      	strh	r1, [r3, r2]
    while (huart->RxXferCount > 0U)
 800b43a:	68fb      	ldr	r3, [r7, #12]
 800b43c:	225e      	movs	r2, #94	@ 0x5e
 800b43e:	5a9b      	ldrh	r3, [r3, r2]
 800b440:	b29b      	uxth	r3, r3
 800b442:	2b00      	cmp	r3, #0
 800b444:	d1be      	bne.n	800b3c4 <HAL_UART_Receive+0x130>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800b446:	68fb      	ldr	r3, [r7, #12]
 800b448:	228c      	movs	r2, #140	@ 0x8c
 800b44a:	2120      	movs	r1, #32
 800b44c:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 800b44e:	2300      	movs	r3, #0
 800b450:	e000      	b.n	800b454 <HAL_UART_Receive+0x1c0>
  }
  else
  {
    return HAL_BUSY;
 800b452:	2302      	movs	r3, #2
  }
}
 800b454:	0018      	movs	r0, r3
 800b456:	46bd      	mov	sp, r7
 800b458:	b008      	add	sp, #32
 800b45a:	bd80      	pop	{r7, pc}
 800b45c:	000001ff 	.word	0x000001ff

0800b460 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b460:	b5b0      	push	{r4, r5, r7, lr}
 800b462:	b090      	sub	sp, #64	@ 0x40
 800b464:	af00      	add	r7, sp, #0
 800b466:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800b468:	231a      	movs	r3, #26
 800b46a:	2220      	movs	r2, #32
 800b46c:	189b      	adds	r3, r3, r2
 800b46e:	19db      	adds	r3, r3, r7
 800b470:	2200      	movs	r2, #0
 800b472:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800b474:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b476:	689a      	ldr	r2, [r3, #8]
 800b478:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b47a:	691b      	ldr	r3, [r3, #16]
 800b47c:	431a      	orrs	r2, r3
 800b47e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b480:	695b      	ldr	r3, [r3, #20]
 800b482:	431a      	orrs	r2, r3
 800b484:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b486:	69db      	ldr	r3, [r3, #28]
 800b488:	4313      	orrs	r3, r2
 800b48a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800b48c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b48e:	681b      	ldr	r3, [r3, #0]
 800b490:	681b      	ldr	r3, [r3, #0]
 800b492:	4ac1      	ldr	r2, [pc, #772]	@ (800b798 <UART_SetConfig+0x338>)
 800b494:	4013      	ands	r3, r2
 800b496:	0019      	movs	r1, r3
 800b498:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b49a:	681a      	ldr	r2, [r3, #0]
 800b49c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b49e:	430b      	orrs	r3, r1
 800b4a0:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b4a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4a4:	681b      	ldr	r3, [r3, #0]
 800b4a6:	685b      	ldr	r3, [r3, #4]
 800b4a8:	4abc      	ldr	r2, [pc, #752]	@ (800b79c <UART_SetConfig+0x33c>)
 800b4aa:	4013      	ands	r3, r2
 800b4ac:	0018      	movs	r0, r3
 800b4ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4b0:	68d9      	ldr	r1, [r3, #12]
 800b4b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4b4:	681a      	ldr	r2, [r3, #0]
 800b4b6:	0003      	movs	r3, r0
 800b4b8:	430b      	orrs	r3, r1
 800b4ba:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800b4bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4be:	699b      	ldr	r3, [r3, #24]
 800b4c0:	63fb      	str	r3, [r7, #60]	@ 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800b4c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4c4:	681b      	ldr	r3, [r3, #0]
 800b4c6:	4ab6      	ldr	r2, [pc, #728]	@ (800b7a0 <UART_SetConfig+0x340>)
 800b4c8:	4293      	cmp	r3, r2
 800b4ca:	d009      	beq.n	800b4e0 <UART_SetConfig+0x80>
 800b4cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4ce:	681b      	ldr	r3, [r3, #0]
 800b4d0:	4ab4      	ldr	r2, [pc, #720]	@ (800b7a4 <UART_SetConfig+0x344>)
 800b4d2:	4293      	cmp	r3, r2
 800b4d4:	d004      	beq.n	800b4e0 <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800b4d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4d8:	6a1b      	ldr	r3, [r3, #32]
 800b4da:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800b4dc:	4313      	orrs	r3, r2
 800b4de:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800b4e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4e2:	681b      	ldr	r3, [r3, #0]
 800b4e4:	689b      	ldr	r3, [r3, #8]
 800b4e6:	4ab0      	ldr	r2, [pc, #704]	@ (800b7a8 <UART_SetConfig+0x348>)
 800b4e8:	4013      	ands	r3, r2
 800b4ea:	0019      	movs	r1, r3
 800b4ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4ee:	681a      	ldr	r2, [r3, #0]
 800b4f0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b4f2:	430b      	orrs	r3, r1
 800b4f4:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800b4f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4f8:	681b      	ldr	r3, [r3, #0]
 800b4fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b4fc:	220f      	movs	r2, #15
 800b4fe:	4393      	bics	r3, r2
 800b500:	0018      	movs	r0, r3
 800b502:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b504:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800b506:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b508:	681a      	ldr	r2, [r3, #0]
 800b50a:	0003      	movs	r3, r0
 800b50c:	430b      	orrs	r3, r1
 800b50e:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800b510:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b512:	681b      	ldr	r3, [r3, #0]
 800b514:	4aa5      	ldr	r2, [pc, #660]	@ (800b7ac <UART_SetConfig+0x34c>)
 800b516:	4293      	cmp	r3, r2
 800b518:	d131      	bne.n	800b57e <UART_SetConfig+0x11e>
 800b51a:	4ba5      	ldr	r3, [pc, #660]	@ (800b7b0 <UART_SetConfig+0x350>)
 800b51c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b51e:	2203      	movs	r2, #3
 800b520:	4013      	ands	r3, r2
 800b522:	2b03      	cmp	r3, #3
 800b524:	d01d      	beq.n	800b562 <UART_SetConfig+0x102>
 800b526:	d823      	bhi.n	800b570 <UART_SetConfig+0x110>
 800b528:	2b02      	cmp	r3, #2
 800b52a:	d00c      	beq.n	800b546 <UART_SetConfig+0xe6>
 800b52c:	d820      	bhi.n	800b570 <UART_SetConfig+0x110>
 800b52e:	2b00      	cmp	r3, #0
 800b530:	d002      	beq.n	800b538 <UART_SetConfig+0xd8>
 800b532:	2b01      	cmp	r3, #1
 800b534:	d00e      	beq.n	800b554 <UART_SetConfig+0xf4>
 800b536:	e01b      	b.n	800b570 <UART_SetConfig+0x110>
 800b538:	231b      	movs	r3, #27
 800b53a:	2220      	movs	r2, #32
 800b53c:	189b      	adds	r3, r3, r2
 800b53e:	19db      	adds	r3, r3, r7
 800b540:	2200      	movs	r2, #0
 800b542:	701a      	strb	r2, [r3, #0]
 800b544:	e154      	b.n	800b7f0 <UART_SetConfig+0x390>
 800b546:	231b      	movs	r3, #27
 800b548:	2220      	movs	r2, #32
 800b54a:	189b      	adds	r3, r3, r2
 800b54c:	19db      	adds	r3, r3, r7
 800b54e:	2202      	movs	r2, #2
 800b550:	701a      	strb	r2, [r3, #0]
 800b552:	e14d      	b.n	800b7f0 <UART_SetConfig+0x390>
 800b554:	231b      	movs	r3, #27
 800b556:	2220      	movs	r2, #32
 800b558:	189b      	adds	r3, r3, r2
 800b55a:	19db      	adds	r3, r3, r7
 800b55c:	2204      	movs	r2, #4
 800b55e:	701a      	strb	r2, [r3, #0]
 800b560:	e146      	b.n	800b7f0 <UART_SetConfig+0x390>
 800b562:	231b      	movs	r3, #27
 800b564:	2220      	movs	r2, #32
 800b566:	189b      	adds	r3, r3, r2
 800b568:	19db      	adds	r3, r3, r7
 800b56a:	2208      	movs	r2, #8
 800b56c:	701a      	strb	r2, [r3, #0]
 800b56e:	e13f      	b.n	800b7f0 <UART_SetConfig+0x390>
 800b570:	231b      	movs	r3, #27
 800b572:	2220      	movs	r2, #32
 800b574:	189b      	adds	r3, r3, r2
 800b576:	19db      	adds	r3, r3, r7
 800b578:	2210      	movs	r2, #16
 800b57a:	701a      	strb	r2, [r3, #0]
 800b57c:	e138      	b.n	800b7f0 <UART_SetConfig+0x390>
 800b57e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b580:	681b      	ldr	r3, [r3, #0]
 800b582:	4a8c      	ldr	r2, [pc, #560]	@ (800b7b4 <UART_SetConfig+0x354>)
 800b584:	4293      	cmp	r3, r2
 800b586:	d131      	bne.n	800b5ec <UART_SetConfig+0x18c>
 800b588:	4b89      	ldr	r3, [pc, #548]	@ (800b7b0 <UART_SetConfig+0x350>)
 800b58a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b58c:	220c      	movs	r2, #12
 800b58e:	4013      	ands	r3, r2
 800b590:	2b0c      	cmp	r3, #12
 800b592:	d01d      	beq.n	800b5d0 <UART_SetConfig+0x170>
 800b594:	d823      	bhi.n	800b5de <UART_SetConfig+0x17e>
 800b596:	2b08      	cmp	r3, #8
 800b598:	d00c      	beq.n	800b5b4 <UART_SetConfig+0x154>
 800b59a:	d820      	bhi.n	800b5de <UART_SetConfig+0x17e>
 800b59c:	2b00      	cmp	r3, #0
 800b59e:	d002      	beq.n	800b5a6 <UART_SetConfig+0x146>
 800b5a0:	2b04      	cmp	r3, #4
 800b5a2:	d00e      	beq.n	800b5c2 <UART_SetConfig+0x162>
 800b5a4:	e01b      	b.n	800b5de <UART_SetConfig+0x17e>
 800b5a6:	231b      	movs	r3, #27
 800b5a8:	2220      	movs	r2, #32
 800b5aa:	189b      	adds	r3, r3, r2
 800b5ac:	19db      	adds	r3, r3, r7
 800b5ae:	2200      	movs	r2, #0
 800b5b0:	701a      	strb	r2, [r3, #0]
 800b5b2:	e11d      	b.n	800b7f0 <UART_SetConfig+0x390>
 800b5b4:	231b      	movs	r3, #27
 800b5b6:	2220      	movs	r2, #32
 800b5b8:	189b      	adds	r3, r3, r2
 800b5ba:	19db      	adds	r3, r3, r7
 800b5bc:	2202      	movs	r2, #2
 800b5be:	701a      	strb	r2, [r3, #0]
 800b5c0:	e116      	b.n	800b7f0 <UART_SetConfig+0x390>
 800b5c2:	231b      	movs	r3, #27
 800b5c4:	2220      	movs	r2, #32
 800b5c6:	189b      	adds	r3, r3, r2
 800b5c8:	19db      	adds	r3, r3, r7
 800b5ca:	2204      	movs	r2, #4
 800b5cc:	701a      	strb	r2, [r3, #0]
 800b5ce:	e10f      	b.n	800b7f0 <UART_SetConfig+0x390>
 800b5d0:	231b      	movs	r3, #27
 800b5d2:	2220      	movs	r2, #32
 800b5d4:	189b      	adds	r3, r3, r2
 800b5d6:	19db      	adds	r3, r3, r7
 800b5d8:	2208      	movs	r2, #8
 800b5da:	701a      	strb	r2, [r3, #0]
 800b5dc:	e108      	b.n	800b7f0 <UART_SetConfig+0x390>
 800b5de:	231b      	movs	r3, #27
 800b5e0:	2220      	movs	r2, #32
 800b5e2:	189b      	adds	r3, r3, r2
 800b5e4:	19db      	adds	r3, r3, r7
 800b5e6:	2210      	movs	r2, #16
 800b5e8:	701a      	strb	r2, [r3, #0]
 800b5ea:	e101      	b.n	800b7f0 <UART_SetConfig+0x390>
 800b5ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b5ee:	681b      	ldr	r3, [r3, #0]
 800b5f0:	4a71      	ldr	r2, [pc, #452]	@ (800b7b8 <UART_SetConfig+0x358>)
 800b5f2:	4293      	cmp	r3, r2
 800b5f4:	d131      	bne.n	800b65a <UART_SetConfig+0x1fa>
 800b5f6:	4b6e      	ldr	r3, [pc, #440]	@ (800b7b0 <UART_SetConfig+0x350>)
 800b5f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b5fa:	2230      	movs	r2, #48	@ 0x30
 800b5fc:	4013      	ands	r3, r2
 800b5fe:	2b30      	cmp	r3, #48	@ 0x30
 800b600:	d01d      	beq.n	800b63e <UART_SetConfig+0x1de>
 800b602:	d823      	bhi.n	800b64c <UART_SetConfig+0x1ec>
 800b604:	2b20      	cmp	r3, #32
 800b606:	d00c      	beq.n	800b622 <UART_SetConfig+0x1c2>
 800b608:	d820      	bhi.n	800b64c <UART_SetConfig+0x1ec>
 800b60a:	2b00      	cmp	r3, #0
 800b60c:	d002      	beq.n	800b614 <UART_SetConfig+0x1b4>
 800b60e:	2b10      	cmp	r3, #16
 800b610:	d00e      	beq.n	800b630 <UART_SetConfig+0x1d0>
 800b612:	e01b      	b.n	800b64c <UART_SetConfig+0x1ec>
 800b614:	231b      	movs	r3, #27
 800b616:	2220      	movs	r2, #32
 800b618:	189b      	adds	r3, r3, r2
 800b61a:	19db      	adds	r3, r3, r7
 800b61c:	2200      	movs	r2, #0
 800b61e:	701a      	strb	r2, [r3, #0]
 800b620:	e0e6      	b.n	800b7f0 <UART_SetConfig+0x390>
 800b622:	231b      	movs	r3, #27
 800b624:	2220      	movs	r2, #32
 800b626:	189b      	adds	r3, r3, r2
 800b628:	19db      	adds	r3, r3, r7
 800b62a:	2202      	movs	r2, #2
 800b62c:	701a      	strb	r2, [r3, #0]
 800b62e:	e0df      	b.n	800b7f0 <UART_SetConfig+0x390>
 800b630:	231b      	movs	r3, #27
 800b632:	2220      	movs	r2, #32
 800b634:	189b      	adds	r3, r3, r2
 800b636:	19db      	adds	r3, r3, r7
 800b638:	2204      	movs	r2, #4
 800b63a:	701a      	strb	r2, [r3, #0]
 800b63c:	e0d8      	b.n	800b7f0 <UART_SetConfig+0x390>
 800b63e:	231b      	movs	r3, #27
 800b640:	2220      	movs	r2, #32
 800b642:	189b      	adds	r3, r3, r2
 800b644:	19db      	adds	r3, r3, r7
 800b646:	2208      	movs	r2, #8
 800b648:	701a      	strb	r2, [r3, #0]
 800b64a:	e0d1      	b.n	800b7f0 <UART_SetConfig+0x390>
 800b64c:	231b      	movs	r3, #27
 800b64e:	2220      	movs	r2, #32
 800b650:	189b      	adds	r3, r3, r2
 800b652:	19db      	adds	r3, r3, r7
 800b654:	2210      	movs	r2, #16
 800b656:	701a      	strb	r2, [r3, #0]
 800b658:	e0ca      	b.n	800b7f0 <UART_SetConfig+0x390>
 800b65a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b65c:	681b      	ldr	r3, [r3, #0]
 800b65e:	4a57      	ldr	r2, [pc, #348]	@ (800b7bc <UART_SetConfig+0x35c>)
 800b660:	4293      	cmp	r3, r2
 800b662:	d106      	bne.n	800b672 <UART_SetConfig+0x212>
 800b664:	231b      	movs	r3, #27
 800b666:	2220      	movs	r2, #32
 800b668:	189b      	adds	r3, r3, r2
 800b66a:	19db      	adds	r3, r3, r7
 800b66c:	2200      	movs	r2, #0
 800b66e:	701a      	strb	r2, [r3, #0]
 800b670:	e0be      	b.n	800b7f0 <UART_SetConfig+0x390>
 800b672:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b674:	681b      	ldr	r3, [r3, #0]
 800b676:	4a52      	ldr	r2, [pc, #328]	@ (800b7c0 <UART_SetConfig+0x360>)
 800b678:	4293      	cmp	r3, r2
 800b67a:	d106      	bne.n	800b68a <UART_SetConfig+0x22a>
 800b67c:	231b      	movs	r3, #27
 800b67e:	2220      	movs	r2, #32
 800b680:	189b      	adds	r3, r3, r2
 800b682:	19db      	adds	r3, r3, r7
 800b684:	2200      	movs	r2, #0
 800b686:	701a      	strb	r2, [r3, #0]
 800b688:	e0b2      	b.n	800b7f0 <UART_SetConfig+0x390>
 800b68a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b68c:	681b      	ldr	r3, [r3, #0]
 800b68e:	4a4d      	ldr	r2, [pc, #308]	@ (800b7c4 <UART_SetConfig+0x364>)
 800b690:	4293      	cmp	r3, r2
 800b692:	d106      	bne.n	800b6a2 <UART_SetConfig+0x242>
 800b694:	231b      	movs	r3, #27
 800b696:	2220      	movs	r2, #32
 800b698:	189b      	adds	r3, r3, r2
 800b69a:	19db      	adds	r3, r3, r7
 800b69c:	2200      	movs	r2, #0
 800b69e:	701a      	strb	r2, [r3, #0]
 800b6a0:	e0a6      	b.n	800b7f0 <UART_SetConfig+0x390>
 800b6a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b6a4:	681b      	ldr	r3, [r3, #0]
 800b6a6:	4a3e      	ldr	r2, [pc, #248]	@ (800b7a0 <UART_SetConfig+0x340>)
 800b6a8:	4293      	cmp	r3, r2
 800b6aa:	d13e      	bne.n	800b72a <UART_SetConfig+0x2ca>
 800b6ac:	4b40      	ldr	r3, [pc, #256]	@ (800b7b0 <UART_SetConfig+0x350>)
 800b6ae:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800b6b0:	23c0      	movs	r3, #192	@ 0xc0
 800b6b2:	011b      	lsls	r3, r3, #4
 800b6b4:	4013      	ands	r3, r2
 800b6b6:	22c0      	movs	r2, #192	@ 0xc0
 800b6b8:	0112      	lsls	r2, r2, #4
 800b6ba:	4293      	cmp	r3, r2
 800b6bc:	d027      	beq.n	800b70e <UART_SetConfig+0x2ae>
 800b6be:	22c0      	movs	r2, #192	@ 0xc0
 800b6c0:	0112      	lsls	r2, r2, #4
 800b6c2:	4293      	cmp	r3, r2
 800b6c4:	d82a      	bhi.n	800b71c <UART_SetConfig+0x2bc>
 800b6c6:	2280      	movs	r2, #128	@ 0x80
 800b6c8:	0112      	lsls	r2, r2, #4
 800b6ca:	4293      	cmp	r3, r2
 800b6cc:	d011      	beq.n	800b6f2 <UART_SetConfig+0x292>
 800b6ce:	2280      	movs	r2, #128	@ 0x80
 800b6d0:	0112      	lsls	r2, r2, #4
 800b6d2:	4293      	cmp	r3, r2
 800b6d4:	d822      	bhi.n	800b71c <UART_SetConfig+0x2bc>
 800b6d6:	2b00      	cmp	r3, #0
 800b6d8:	d004      	beq.n	800b6e4 <UART_SetConfig+0x284>
 800b6da:	2280      	movs	r2, #128	@ 0x80
 800b6dc:	00d2      	lsls	r2, r2, #3
 800b6de:	4293      	cmp	r3, r2
 800b6e0:	d00e      	beq.n	800b700 <UART_SetConfig+0x2a0>
 800b6e2:	e01b      	b.n	800b71c <UART_SetConfig+0x2bc>
 800b6e4:	231b      	movs	r3, #27
 800b6e6:	2220      	movs	r2, #32
 800b6e8:	189b      	adds	r3, r3, r2
 800b6ea:	19db      	adds	r3, r3, r7
 800b6ec:	2200      	movs	r2, #0
 800b6ee:	701a      	strb	r2, [r3, #0]
 800b6f0:	e07e      	b.n	800b7f0 <UART_SetConfig+0x390>
 800b6f2:	231b      	movs	r3, #27
 800b6f4:	2220      	movs	r2, #32
 800b6f6:	189b      	adds	r3, r3, r2
 800b6f8:	19db      	adds	r3, r3, r7
 800b6fa:	2202      	movs	r2, #2
 800b6fc:	701a      	strb	r2, [r3, #0]
 800b6fe:	e077      	b.n	800b7f0 <UART_SetConfig+0x390>
 800b700:	231b      	movs	r3, #27
 800b702:	2220      	movs	r2, #32
 800b704:	189b      	adds	r3, r3, r2
 800b706:	19db      	adds	r3, r3, r7
 800b708:	2204      	movs	r2, #4
 800b70a:	701a      	strb	r2, [r3, #0]
 800b70c:	e070      	b.n	800b7f0 <UART_SetConfig+0x390>
 800b70e:	231b      	movs	r3, #27
 800b710:	2220      	movs	r2, #32
 800b712:	189b      	adds	r3, r3, r2
 800b714:	19db      	adds	r3, r3, r7
 800b716:	2208      	movs	r2, #8
 800b718:	701a      	strb	r2, [r3, #0]
 800b71a:	e069      	b.n	800b7f0 <UART_SetConfig+0x390>
 800b71c:	231b      	movs	r3, #27
 800b71e:	2220      	movs	r2, #32
 800b720:	189b      	adds	r3, r3, r2
 800b722:	19db      	adds	r3, r3, r7
 800b724:	2210      	movs	r2, #16
 800b726:	701a      	strb	r2, [r3, #0]
 800b728:	e062      	b.n	800b7f0 <UART_SetConfig+0x390>
 800b72a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b72c:	681b      	ldr	r3, [r3, #0]
 800b72e:	4a1d      	ldr	r2, [pc, #116]	@ (800b7a4 <UART_SetConfig+0x344>)
 800b730:	4293      	cmp	r3, r2
 800b732:	d157      	bne.n	800b7e4 <UART_SetConfig+0x384>
 800b734:	4b1e      	ldr	r3, [pc, #120]	@ (800b7b0 <UART_SetConfig+0x350>)
 800b736:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800b738:	23c0      	movs	r3, #192	@ 0xc0
 800b73a:	009b      	lsls	r3, r3, #2
 800b73c:	4013      	ands	r3, r2
 800b73e:	22c0      	movs	r2, #192	@ 0xc0
 800b740:	0092      	lsls	r2, r2, #2
 800b742:	4293      	cmp	r3, r2
 800b744:	d040      	beq.n	800b7c8 <UART_SetConfig+0x368>
 800b746:	22c0      	movs	r2, #192	@ 0xc0
 800b748:	0092      	lsls	r2, r2, #2
 800b74a:	4293      	cmp	r3, r2
 800b74c:	d843      	bhi.n	800b7d6 <UART_SetConfig+0x376>
 800b74e:	2280      	movs	r2, #128	@ 0x80
 800b750:	0092      	lsls	r2, r2, #2
 800b752:	4293      	cmp	r3, r2
 800b754:	d011      	beq.n	800b77a <UART_SetConfig+0x31a>
 800b756:	2280      	movs	r2, #128	@ 0x80
 800b758:	0092      	lsls	r2, r2, #2
 800b75a:	4293      	cmp	r3, r2
 800b75c:	d83b      	bhi.n	800b7d6 <UART_SetConfig+0x376>
 800b75e:	2b00      	cmp	r3, #0
 800b760:	d004      	beq.n	800b76c <UART_SetConfig+0x30c>
 800b762:	2280      	movs	r2, #128	@ 0x80
 800b764:	0052      	lsls	r2, r2, #1
 800b766:	4293      	cmp	r3, r2
 800b768:	d00e      	beq.n	800b788 <UART_SetConfig+0x328>
 800b76a:	e034      	b.n	800b7d6 <UART_SetConfig+0x376>
 800b76c:	231b      	movs	r3, #27
 800b76e:	2220      	movs	r2, #32
 800b770:	189b      	adds	r3, r3, r2
 800b772:	19db      	adds	r3, r3, r7
 800b774:	2200      	movs	r2, #0
 800b776:	701a      	strb	r2, [r3, #0]
 800b778:	e03a      	b.n	800b7f0 <UART_SetConfig+0x390>
 800b77a:	231b      	movs	r3, #27
 800b77c:	2220      	movs	r2, #32
 800b77e:	189b      	adds	r3, r3, r2
 800b780:	19db      	adds	r3, r3, r7
 800b782:	2202      	movs	r2, #2
 800b784:	701a      	strb	r2, [r3, #0]
 800b786:	e033      	b.n	800b7f0 <UART_SetConfig+0x390>
 800b788:	231b      	movs	r3, #27
 800b78a:	2220      	movs	r2, #32
 800b78c:	189b      	adds	r3, r3, r2
 800b78e:	19db      	adds	r3, r3, r7
 800b790:	2204      	movs	r2, #4
 800b792:	701a      	strb	r2, [r3, #0]
 800b794:	e02c      	b.n	800b7f0 <UART_SetConfig+0x390>
 800b796:	46c0      	nop			@ (mov r8, r8)
 800b798:	cfff69f3 	.word	0xcfff69f3
 800b79c:	ffffcfff 	.word	0xffffcfff
 800b7a0:	40008000 	.word	0x40008000
 800b7a4:	40008400 	.word	0x40008400
 800b7a8:	11fff4ff 	.word	0x11fff4ff
 800b7ac:	40013800 	.word	0x40013800
 800b7b0:	40021000 	.word	0x40021000
 800b7b4:	40004400 	.word	0x40004400
 800b7b8:	40004800 	.word	0x40004800
 800b7bc:	40004c00 	.word	0x40004c00
 800b7c0:	40005000 	.word	0x40005000
 800b7c4:	40013c00 	.word	0x40013c00
 800b7c8:	231b      	movs	r3, #27
 800b7ca:	2220      	movs	r2, #32
 800b7cc:	189b      	adds	r3, r3, r2
 800b7ce:	19db      	adds	r3, r3, r7
 800b7d0:	2208      	movs	r2, #8
 800b7d2:	701a      	strb	r2, [r3, #0]
 800b7d4:	e00c      	b.n	800b7f0 <UART_SetConfig+0x390>
 800b7d6:	231b      	movs	r3, #27
 800b7d8:	2220      	movs	r2, #32
 800b7da:	189b      	adds	r3, r3, r2
 800b7dc:	19db      	adds	r3, r3, r7
 800b7de:	2210      	movs	r2, #16
 800b7e0:	701a      	strb	r2, [r3, #0]
 800b7e2:	e005      	b.n	800b7f0 <UART_SetConfig+0x390>
 800b7e4:	231b      	movs	r3, #27
 800b7e6:	2220      	movs	r2, #32
 800b7e8:	189b      	adds	r3, r3, r2
 800b7ea:	19db      	adds	r3, r3, r7
 800b7ec:	2210      	movs	r2, #16
 800b7ee:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800b7f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b7f2:	681b      	ldr	r3, [r3, #0]
 800b7f4:	4ac1      	ldr	r2, [pc, #772]	@ (800bafc <UART_SetConfig+0x69c>)
 800b7f6:	4293      	cmp	r3, r2
 800b7f8:	d005      	beq.n	800b806 <UART_SetConfig+0x3a6>
 800b7fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b7fc:	681b      	ldr	r3, [r3, #0]
 800b7fe:	4ac0      	ldr	r2, [pc, #768]	@ (800bb00 <UART_SetConfig+0x6a0>)
 800b800:	4293      	cmp	r3, r2
 800b802:	d000      	beq.n	800b806 <UART_SetConfig+0x3a6>
 800b804:	e093      	b.n	800b92e <UART_SetConfig+0x4ce>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800b806:	231b      	movs	r3, #27
 800b808:	2220      	movs	r2, #32
 800b80a:	189b      	adds	r3, r3, r2
 800b80c:	19db      	adds	r3, r3, r7
 800b80e:	781b      	ldrb	r3, [r3, #0]
 800b810:	2b08      	cmp	r3, #8
 800b812:	d015      	beq.n	800b840 <UART_SetConfig+0x3e0>
 800b814:	dc18      	bgt.n	800b848 <UART_SetConfig+0x3e8>
 800b816:	2b04      	cmp	r3, #4
 800b818:	d00d      	beq.n	800b836 <UART_SetConfig+0x3d6>
 800b81a:	dc15      	bgt.n	800b848 <UART_SetConfig+0x3e8>
 800b81c:	2b00      	cmp	r3, #0
 800b81e:	d002      	beq.n	800b826 <UART_SetConfig+0x3c6>
 800b820:	2b02      	cmp	r3, #2
 800b822:	d005      	beq.n	800b830 <UART_SetConfig+0x3d0>
 800b824:	e010      	b.n	800b848 <UART_SetConfig+0x3e8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b826:	f7fd fc53 	bl	80090d0 <HAL_RCC_GetPCLK1Freq>
 800b82a:	0003      	movs	r3, r0
 800b82c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800b82e:	e014      	b.n	800b85a <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800b830:	4bb4      	ldr	r3, [pc, #720]	@ (800bb04 <UART_SetConfig+0x6a4>)
 800b832:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800b834:	e011      	b.n	800b85a <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b836:	f7fd fbbf 	bl	8008fb8 <HAL_RCC_GetSysClockFreq>
 800b83a:	0003      	movs	r3, r0
 800b83c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800b83e:	e00c      	b.n	800b85a <UART_SetConfig+0x3fa>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b840:	2380      	movs	r3, #128	@ 0x80
 800b842:	021b      	lsls	r3, r3, #8
 800b844:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800b846:	e008      	b.n	800b85a <UART_SetConfig+0x3fa>
      default:
        pclk = 0U;
 800b848:	2300      	movs	r3, #0
 800b84a:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 800b84c:	231a      	movs	r3, #26
 800b84e:	2220      	movs	r2, #32
 800b850:	189b      	adds	r3, r3, r2
 800b852:	19db      	adds	r3, r3, r7
 800b854:	2201      	movs	r2, #1
 800b856:	701a      	strb	r2, [r3, #0]
        break;
 800b858:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800b85a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b85c:	2b00      	cmp	r3, #0
 800b85e:	d100      	bne.n	800b862 <UART_SetConfig+0x402>
 800b860:	e135      	b.n	800bace <UART_SetConfig+0x66e>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800b862:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b864:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b866:	4ba8      	ldr	r3, [pc, #672]	@ (800bb08 <UART_SetConfig+0x6a8>)
 800b868:	0052      	lsls	r2, r2, #1
 800b86a:	5ad3      	ldrh	r3, [r2, r3]
 800b86c:	0019      	movs	r1, r3
 800b86e:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800b870:	f7f4 fc6e 	bl	8000150 <__udivsi3>
 800b874:	0003      	movs	r3, r0
 800b876:	62bb      	str	r3, [r7, #40]	@ 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800b878:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b87a:	685a      	ldr	r2, [r3, #4]
 800b87c:	0013      	movs	r3, r2
 800b87e:	005b      	lsls	r3, r3, #1
 800b880:	189b      	adds	r3, r3, r2
 800b882:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b884:	429a      	cmp	r2, r3
 800b886:	d305      	bcc.n	800b894 <UART_SetConfig+0x434>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800b888:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b88a:	685b      	ldr	r3, [r3, #4]
 800b88c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800b88e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b890:	429a      	cmp	r2, r3
 800b892:	d906      	bls.n	800b8a2 <UART_SetConfig+0x442>
      {
        ret = HAL_ERROR;
 800b894:	231a      	movs	r3, #26
 800b896:	2220      	movs	r2, #32
 800b898:	189b      	adds	r3, r3, r2
 800b89a:	19db      	adds	r3, r3, r7
 800b89c:	2201      	movs	r2, #1
 800b89e:	701a      	strb	r2, [r3, #0]
 800b8a0:	e044      	b.n	800b92c <UART_SetConfig+0x4cc>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b8a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b8a4:	61bb      	str	r3, [r7, #24]
 800b8a6:	2300      	movs	r3, #0
 800b8a8:	61fb      	str	r3, [r7, #28]
 800b8aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b8ac:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b8ae:	4b96      	ldr	r3, [pc, #600]	@ (800bb08 <UART_SetConfig+0x6a8>)
 800b8b0:	0052      	lsls	r2, r2, #1
 800b8b2:	5ad3      	ldrh	r3, [r2, r3]
 800b8b4:	613b      	str	r3, [r7, #16]
 800b8b6:	2300      	movs	r3, #0
 800b8b8:	617b      	str	r3, [r7, #20]
 800b8ba:	693a      	ldr	r2, [r7, #16]
 800b8bc:	697b      	ldr	r3, [r7, #20]
 800b8be:	69b8      	ldr	r0, [r7, #24]
 800b8c0:	69f9      	ldr	r1, [r7, #28]
 800b8c2:	f7f4 fe33 	bl	800052c <__aeabi_uldivmod>
 800b8c6:	0002      	movs	r2, r0
 800b8c8:	000b      	movs	r3, r1
 800b8ca:	0e11      	lsrs	r1, r2, #24
 800b8cc:	021d      	lsls	r5, r3, #8
 800b8ce:	430d      	orrs	r5, r1
 800b8d0:	0214      	lsls	r4, r2, #8
 800b8d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b8d4:	685b      	ldr	r3, [r3, #4]
 800b8d6:	085b      	lsrs	r3, r3, #1
 800b8d8:	60bb      	str	r3, [r7, #8]
 800b8da:	2300      	movs	r3, #0
 800b8dc:	60fb      	str	r3, [r7, #12]
 800b8de:	68b8      	ldr	r0, [r7, #8]
 800b8e0:	68f9      	ldr	r1, [r7, #12]
 800b8e2:	1900      	adds	r0, r0, r4
 800b8e4:	4169      	adcs	r1, r5
 800b8e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b8e8:	685b      	ldr	r3, [r3, #4]
 800b8ea:	603b      	str	r3, [r7, #0]
 800b8ec:	2300      	movs	r3, #0
 800b8ee:	607b      	str	r3, [r7, #4]
 800b8f0:	683a      	ldr	r2, [r7, #0]
 800b8f2:	687b      	ldr	r3, [r7, #4]
 800b8f4:	f7f4 fe1a 	bl	800052c <__aeabi_uldivmod>
 800b8f8:	0002      	movs	r2, r0
 800b8fa:	000b      	movs	r3, r1
 800b8fc:	0013      	movs	r3, r2
 800b8fe:	633b      	str	r3, [r7, #48]	@ 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800b900:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b902:	23c0      	movs	r3, #192	@ 0xc0
 800b904:	009b      	lsls	r3, r3, #2
 800b906:	429a      	cmp	r2, r3
 800b908:	d309      	bcc.n	800b91e <UART_SetConfig+0x4be>
 800b90a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b90c:	2380      	movs	r3, #128	@ 0x80
 800b90e:	035b      	lsls	r3, r3, #13
 800b910:	429a      	cmp	r2, r3
 800b912:	d204      	bcs.n	800b91e <UART_SetConfig+0x4be>
        {
          huart->Instance->BRR = usartdiv;
 800b914:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b916:	681b      	ldr	r3, [r3, #0]
 800b918:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b91a:	60da      	str	r2, [r3, #12]
 800b91c:	e006      	b.n	800b92c <UART_SetConfig+0x4cc>
        }
        else
        {
          ret = HAL_ERROR;
 800b91e:	231a      	movs	r3, #26
 800b920:	2220      	movs	r2, #32
 800b922:	189b      	adds	r3, r3, r2
 800b924:	19db      	adds	r3, r3, r7
 800b926:	2201      	movs	r2, #1
 800b928:	701a      	strb	r2, [r3, #0]
    if (pclk != 0U)
 800b92a:	e0d0      	b.n	800bace <UART_SetConfig+0x66e>
 800b92c:	e0cf      	b.n	800bace <UART_SetConfig+0x66e>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b92e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b930:	69da      	ldr	r2, [r3, #28]
 800b932:	2380      	movs	r3, #128	@ 0x80
 800b934:	021b      	lsls	r3, r3, #8
 800b936:	429a      	cmp	r2, r3
 800b938:	d000      	beq.n	800b93c <UART_SetConfig+0x4dc>
 800b93a:	e070      	b.n	800ba1e <UART_SetConfig+0x5be>
  {
    switch (clocksource)
 800b93c:	231b      	movs	r3, #27
 800b93e:	2220      	movs	r2, #32
 800b940:	189b      	adds	r3, r3, r2
 800b942:	19db      	adds	r3, r3, r7
 800b944:	781b      	ldrb	r3, [r3, #0]
 800b946:	2b08      	cmp	r3, #8
 800b948:	d015      	beq.n	800b976 <UART_SetConfig+0x516>
 800b94a:	dc18      	bgt.n	800b97e <UART_SetConfig+0x51e>
 800b94c:	2b04      	cmp	r3, #4
 800b94e:	d00d      	beq.n	800b96c <UART_SetConfig+0x50c>
 800b950:	dc15      	bgt.n	800b97e <UART_SetConfig+0x51e>
 800b952:	2b00      	cmp	r3, #0
 800b954:	d002      	beq.n	800b95c <UART_SetConfig+0x4fc>
 800b956:	2b02      	cmp	r3, #2
 800b958:	d005      	beq.n	800b966 <UART_SetConfig+0x506>
 800b95a:	e010      	b.n	800b97e <UART_SetConfig+0x51e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b95c:	f7fd fbb8 	bl	80090d0 <HAL_RCC_GetPCLK1Freq>
 800b960:	0003      	movs	r3, r0
 800b962:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800b964:	e014      	b.n	800b990 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800b966:	4b67      	ldr	r3, [pc, #412]	@ (800bb04 <UART_SetConfig+0x6a4>)
 800b968:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800b96a:	e011      	b.n	800b990 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b96c:	f7fd fb24 	bl	8008fb8 <HAL_RCC_GetSysClockFreq>
 800b970:	0003      	movs	r3, r0
 800b972:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800b974:	e00c      	b.n	800b990 <UART_SetConfig+0x530>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b976:	2380      	movs	r3, #128	@ 0x80
 800b978:	021b      	lsls	r3, r3, #8
 800b97a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800b97c:	e008      	b.n	800b990 <UART_SetConfig+0x530>
      default:
        pclk = 0U;
 800b97e:	2300      	movs	r3, #0
 800b980:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 800b982:	231a      	movs	r3, #26
 800b984:	2220      	movs	r2, #32
 800b986:	189b      	adds	r3, r3, r2
 800b988:	19db      	adds	r3, r3, r7
 800b98a:	2201      	movs	r2, #1
 800b98c:	701a      	strb	r2, [r3, #0]
        break;
 800b98e:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800b990:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b992:	2b00      	cmp	r3, #0
 800b994:	d100      	bne.n	800b998 <UART_SetConfig+0x538>
 800b996:	e09a      	b.n	800bace <UART_SetConfig+0x66e>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800b998:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b99a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b99c:	4b5a      	ldr	r3, [pc, #360]	@ (800bb08 <UART_SetConfig+0x6a8>)
 800b99e:	0052      	lsls	r2, r2, #1
 800b9a0:	5ad3      	ldrh	r3, [r2, r3]
 800b9a2:	0019      	movs	r1, r3
 800b9a4:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800b9a6:	f7f4 fbd3 	bl	8000150 <__udivsi3>
 800b9aa:	0003      	movs	r3, r0
 800b9ac:	005a      	lsls	r2, r3, #1
 800b9ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b9b0:	685b      	ldr	r3, [r3, #4]
 800b9b2:	085b      	lsrs	r3, r3, #1
 800b9b4:	18d2      	adds	r2, r2, r3
 800b9b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b9b8:	685b      	ldr	r3, [r3, #4]
 800b9ba:	0019      	movs	r1, r3
 800b9bc:	0010      	movs	r0, r2
 800b9be:	f7f4 fbc7 	bl	8000150 <__udivsi3>
 800b9c2:	0003      	movs	r3, r0
 800b9c4:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b9c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b9c8:	2b0f      	cmp	r3, #15
 800b9ca:	d921      	bls.n	800ba10 <UART_SetConfig+0x5b0>
 800b9cc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b9ce:	2380      	movs	r3, #128	@ 0x80
 800b9d0:	025b      	lsls	r3, r3, #9
 800b9d2:	429a      	cmp	r2, r3
 800b9d4:	d21c      	bcs.n	800ba10 <UART_SetConfig+0x5b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800b9d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b9d8:	b29a      	uxth	r2, r3
 800b9da:	200e      	movs	r0, #14
 800b9dc:	2420      	movs	r4, #32
 800b9de:	1903      	adds	r3, r0, r4
 800b9e0:	19db      	adds	r3, r3, r7
 800b9e2:	210f      	movs	r1, #15
 800b9e4:	438a      	bics	r2, r1
 800b9e6:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800b9e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b9ea:	085b      	lsrs	r3, r3, #1
 800b9ec:	b29b      	uxth	r3, r3
 800b9ee:	2207      	movs	r2, #7
 800b9f0:	4013      	ands	r3, r2
 800b9f2:	b299      	uxth	r1, r3
 800b9f4:	1903      	adds	r3, r0, r4
 800b9f6:	19db      	adds	r3, r3, r7
 800b9f8:	1902      	adds	r2, r0, r4
 800b9fa:	19d2      	adds	r2, r2, r7
 800b9fc:	8812      	ldrh	r2, [r2, #0]
 800b9fe:	430a      	orrs	r2, r1
 800ba00:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800ba02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba04:	681b      	ldr	r3, [r3, #0]
 800ba06:	1902      	adds	r2, r0, r4
 800ba08:	19d2      	adds	r2, r2, r7
 800ba0a:	8812      	ldrh	r2, [r2, #0]
 800ba0c:	60da      	str	r2, [r3, #12]
 800ba0e:	e05e      	b.n	800bace <UART_SetConfig+0x66e>
      }
      else
      {
        ret = HAL_ERROR;
 800ba10:	231a      	movs	r3, #26
 800ba12:	2220      	movs	r2, #32
 800ba14:	189b      	adds	r3, r3, r2
 800ba16:	19db      	adds	r3, r3, r7
 800ba18:	2201      	movs	r2, #1
 800ba1a:	701a      	strb	r2, [r3, #0]
 800ba1c:	e057      	b.n	800bace <UART_SetConfig+0x66e>
      }
    }
  }
  else
  {
    switch (clocksource)
 800ba1e:	231b      	movs	r3, #27
 800ba20:	2220      	movs	r2, #32
 800ba22:	189b      	adds	r3, r3, r2
 800ba24:	19db      	adds	r3, r3, r7
 800ba26:	781b      	ldrb	r3, [r3, #0]
 800ba28:	2b08      	cmp	r3, #8
 800ba2a:	d015      	beq.n	800ba58 <UART_SetConfig+0x5f8>
 800ba2c:	dc18      	bgt.n	800ba60 <UART_SetConfig+0x600>
 800ba2e:	2b04      	cmp	r3, #4
 800ba30:	d00d      	beq.n	800ba4e <UART_SetConfig+0x5ee>
 800ba32:	dc15      	bgt.n	800ba60 <UART_SetConfig+0x600>
 800ba34:	2b00      	cmp	r3, #0
 800ba36:	d002      	beq.n	800ba3e <UART_SetConfig+0x5de>
 800ba38:	2b02      	cmp	r3, #2
 800ba3a:	d005      	beq.n	800ba48 <UART_SetConfig+0x5e8>
 800ba3c:	e010      	b.n	800ba60 <UART_SetConfig+0x600>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ba3e:	f7fd fb47 	bl	80090d0 <HAL_RCC_GetPCLK1Freq>
 800ba42:	0003      	movs	r3, r0
 800ba44:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800ba46:	e014      	b.n	800ba72 <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800ba48:	4b2e      	ldr	r3, [pc, #184]	@ (800bb04 <UART_SetConfig+0x6a4>)
 800ba4a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800ba4c:	e011      	b.n	800ba72 <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800ba4e:	f7fd fab3 	bl	8008fb8 <HAL_RCC_GetSysClockFreq>
 800ba52:	0003      	movs	r3, r0
 800ba54:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800ba56:	e00c      	b.n	800ba72 <UART_SetConfig+0x612>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ba58:	2380      	movs	r3, #128	@ 0x80
 800ba5a:	021b      	lsls	r3, r3, #8
 800ba5c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800ba5e:	e008      	b.n	800ba72 <UART_SetConfig+0x612>
      default:
        pclk = 0U;
 800ba60:	2300      	movs	r3, #0
 800ba62:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 800ba64:	231a      	movs	r3, #26
 800ba66:	2220      	movs	r2, #32
 800ba68:	189b      	adds	r3, r3, r2
 800ba6a:	19db      	adds	r3, r3, r7
 800ba6c:	2201      	movs	r2, #1
 800ba6e:	701a      	strb	r2, [r3, #0]
        break;
 800ba70:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 800ba72:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ba74:	2b00      	cmp	r3, #0
 800ba76:	d02a      	beq.n	800bace <UART_SetConfig+0x66e>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ba78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba7a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800ba7c:	4b22      	ldr	r3, [pc, #136]	@ (800bb08 <UART_SetConfig+0x6a8>)
 800ba7e:	0052      	lsls	r2, r2, #1
 800ba80:	5ad3      	ldrh	r3, [r2, r3]
 800ba82:	0019      	movs	r1, r3
 800ba84:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800ba86:	f7f4 fb63 	bl	8000150 <__udivsi3>
 800ba8a:	0003      	movs	r3, r0
 800ba8c:	001a      	movs	r2, r3
 800ba8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba90:	685b      	ldr	r3, [r3, #4]
 800ba92:	085b      	lsrs	r3, r3, #1
 800ba94:	18d2      	adds	r2, r2, r3
 800ba96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba98:	685b      	ldr	r3, [r3, #4]
 800ba9a:	0019      	movs	r1, r3
 800ba9c:	0010      	movs	r0, r2
 800ba9e:	f7f4 fb57 	bl	8000150 <__udivsi3>
 800baa2:	0003      	movs	r3, r0
 800baa4:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800baa6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800baa8:	2b0f      	cmp	r3, #15
 800baaa:	d90a      	bls.n	800bac2 <UART_SetConfig+0x662>
 800baac:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800baae:	2380      	movs	r3, #128	@ 0x80
 800bab0:	025b      	lsls	r3, r3, #9
 800bab2:	429a      	cmp	r2, r3
 800bab4:	d205      	bcs.n	800bac2 <UART_SetConfig+0x662>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800bab6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bab8:	b29a      	uxth	r2, r3
 800baba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800babc:	681b      	ldr	r3, [r3, #0]
 800babe:	60da      	str	r2, [r3, #12]
 800bac0:	e005      	b.n	800bace <UART_SetConfig+0x66e>
      }
      else
      {
        ret = HAL_ERROR;
 800bac2:	231a      	movs	r3, #26
 800bac4:	2220      	movs	r2, #32
 800bac6:	189b      	adds	r3, r3, r2
 800bac8:	19db      	adds	r3, r3, r7
 800baca:	2201      	movs	r2, #1
 800bacc:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800bace:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bad0:	226a      	movs	r2, #106	@ 0x6a
 800bad2:	2101      	movs	r1, #1
 800bad4:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 800bad6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bad8:	2268      	movs	r2, #104	@ 0x68
 800bada:	2101      	movs	r1, #1
 800badc:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800bade:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bae0:	2200      	movs	r2, #0
 800bae2:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800bae4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bae6:	2200      	movs	r2, #0
 800bae8:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800baea:	231a      	movs	r3, #26
 800baec:	2220      	movs	r2, #32
 800baee:	189b      	adds	r3, r3, r2
 800baf0:	19db      	adds	r3, r3, r7
 800baf2:	781b      	ldrb	r3, [r3, #0]
}
 800baf4:	0018      	movs	r0, r3
 800baf6:	46bd      	mov	sp, r7
 800baf8:	b010      	add	sp, #64	@ 0x40
 800bafa:	bdb0      	pop	{r4, r5, r7, pc}
 800bafc:	40008000 	.word	0x40008000
 800bb00:	40008400 	.word	0x40008400
 800bb04:	00f42400 	.word	0x00f42400
 800bb08:	08010434 	.word	0x08010434

0800bb0c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800bb0c:	b580      	push	{r7, lr}
 800bb0e:	b082      	sub	sp, #8
 800bb10:	af00      	add	r7, sp, #0
 800bb12:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800bb14:	687b      	ldr	r3, [r7, #4]
 800bb16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bb18:	2208      	movs	r2, #8
 800bb1a:	4013      	ands	r3, r2
 800bb1c:	d00b      	beq.n	800bb36 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800bb1e:	687b      	ldr	r3, [r7, #4]
 800bb20:	681b      	ldr	r3, [r3, #0]
 800bb22:	685b      	ldr	r3, [r3, #4]
 800bb24:	4a4a      	ldr	r2, [pc, #296]	@ (800bc50 <UART_AdvFeatureConfig+0x144>)
 800bb26:	4013      	ands	r3, r2
 800bb28:	0019      	movs	r1, r3
 800bb2a:	687b      	ldr	r3, [r7, #4]
 800bb2c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800bb2e:	687b      	ldr	r3, [r7, #4]
 800bb30:	681b      	ldr	r3, [r3, #0]
 800bb32:	430a      	orrs	r2, r1
 800bb34:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800bb36:	687b      	ldr	r3, [r7, #4]
 800bb38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bb3a:	2201      	movs	r2, #1
 800bb3c:	4013      	ands	r3, r2
 800bb3e:	d00b      	beq.n	800bb58 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800bb40:	687b      	ldr	r3, [r7, #4]
 800bb42:	681b      	ldr	r3, [r3, #0]
 800bb44:	685b      	ldr	r3, [r3, #4]
 800bb46:	4a43      	ldr	r2, [pc, #268]	@ (800bc54 <UART_AdvFeatureConfig+0x148>)
 800bb48:	4013      	ands	r3, r2
 800bb4a:	0019      	movs	r1, r3
 800bb4c:	687b      	ldr	r3, [r7, #4]
 800bb4e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bb50:	687b      	ldr	r3, [r7, #4]
 800bb52:	681b      	ldr	r3, [r3, #0]
 800bb54:	430a      	orrs	r2, r1
 800bb56:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800bb58:	687b      	ldr	r3, [r7, #4]
 800bb5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bb5c:	2202      	movs	r2, #2
 800bb5e:	4013      	ands	r3, r2
 800bb60:	d00b      	beq.n	800bb7a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800bb62:	687b      	ldr	r3, [r7, #4]
 800bb64:	681b      	ldr	r3, [r3, #0]
 800bb66:	685b      	ldr	r3, [r3, #4]
 800bb68:	4a3b      	ldr	r2, [pc, #236]	@ (800bc58 <UART_AdvFeatureConfig+0x14c>)
 800bb6a:	4013      	ands	r3, r2
 800bb6c:	0019      	movs	r1, r3
 800bb6e:	687b      	ldr	r3, [r7, #4]
 800bb70:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800bb72:	687b      	ldr	r3, [r7, #4]
 800bb74:	681b      	ldr	r3, [r3, #0]
 800bb76:	430a      	orrs	r2, r1
 800bb78:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800bb7a:	687b      	ldr	r3, [r7, #4]
 800bb7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bb7e:	2204      	movs	r2, #4
 800bb80:	4013      	ands	r3, r2
 800bb82:	d00b      	beq.n	800bb9c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800bb84:	687b      	ldr	r3, [r7, #4]
 800bb86:	681b      	ldr	r3, [r3, #0]
 800bb88:	685b      	ldr	r3, [r3, #4]
 800bb8a:	4a34      	ldr	r2, [pc, #208]	@ (800bc5c <UART_AdvFeatureConfig+0x150>)
 800bb8c:	4013      	ands	r3, r2
 800bb8e:	0019      	movs	r1, r3
 800bb90:	687b      	ldr	r3, [r7, #4]
 800bb92:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800bb94:	687b      	ldr	r3, [r7, #4]
 800bb96:	681b      	ldr	r3, [r3, #0]
 800bb98:	430a      	orrs	r2, r1
 800bb9a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800bb9c:	687b      	ldr	r3, [r7, #4]
 800bb9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bba0:	2210      	movs	r2, #16
 800bba2:	4013      	ands	r3, r2
 800bba4:	d00b      	beq.n	800bbbe <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800bba6:	687b      	ldr	r3, [r7, #4]
 800bba8:	681b      	ldr	r3, [r3, #0]
 800bbaa:	689b      	ldr	r3, [r3, #8]
 800bbac:	4a2c      	ldr	r2, [pc, #176]	@ (800bc60 <UART_AdvFeatureConfig+0x154>)
 800bbae:	4013      	ands	r3, r2
 800bbb0:	0019      	movs	r1, r3
 800bbb2:	687b      	ldr	r3, [r7, #4]
 800bbb4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800bbb6:	687b      	ldr	r3, [r7, #4]
 800bbb8:	681b      	ldr	r3, [r3, #0]
 800bbba:	430a      	orrs	r2, r1
 800bbbc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800bbbe:	687b      	ldr	r3, [r7, #4]
 800bbc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bbc2:	2220      	movs	r2, #32
 800bbc4:	4013      	ands	r3, r2
 800bbc6:	d00b      	beq.n	800bbe0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800bbc8:	687b      	ldr	r3, [r7, #4]
 800bbca:	681b      	ldr	r3, [r3, #0]
 800bbcc:	689b      	ldr	r3, [r3, #8]
 800bbce:	4a25      	ldr	r2, [pc, #148]	@ (800bc64 <UART_AdvFeatureConfig+0x158>)
 800bbd0:	4013      	ands	r3, r2
 800bbd2:	0019      	movs	r1, r3
 800bbd4:	687b      	ldr	r3, [r7, #4]
 800bbd6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800bbd8:	687b      	ldr	r3, [r7, #4]
 800bbda:	681b      	ldr	r3, [r3, #0]
 800bbdc:	430a      	orrs	r2, r1
 800bbde:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800bbe0:	687b      	ldr	r3, [r7, #4]
 800bbe2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bbe4:	2240      	movs	r2, #64	@ 0x40
 800bbe6:	4013      	ands	r3, r2
 800bbe8:	d01d      	beq.n	800bc26 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800bbea:	687b      	ldr	r3, [r7, #4]
 800bbec:	681b      	ldr	r3, [r3, #0]
 800bbee:	685b      	ldr	r3, [r3, #4]
 800bbf0:	4a1d      	ldr	r2, [pc, #116]	@ (800bc68 <UART_AdvFeatureConfig+0x15c>)
 800bbf2:	4013      	ands	r3, r2
 800bbf4:	0019      	movs	r1, r3
 800bbf6:	687b      	ldr	r3, [r7, #4]
 800bbf8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800bbfa:	687b      	ldr	r3, [r7, #4]
 800bbfc:	681b      	ldr	r3, [r3, #0]
 800bbfe:	430a      	orrs	r2, r1
 800bc00:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800bc02:	687b      	ldr	r3, [r7, #4]
 800bc04:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800bc06:	2380      	movs	r3, #128	@ 0x80
 800bc08:	035b      	lsls	r3, r3, #13
 800bc0a:	429a      	cmp	r2, r3
 800bc0c:	d10b      	bne.n	800bc26 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800bc0e:	687b      	ldr	r3, [r7, #4]
 800bc10:	681b      	ldr	r3, [r3, #0]
 800bc12:	685b      	ldr	r3, [r3, #4]
 800bc14:	4a15      	ldr	r2, [pc, #84]	@ (800bc6c <UART_AdvFeatureConfig+0x160>)
 800bc16:	4013      	ands	r3, r2
 800bc18:	0019      	movs	r1, r3
 800bc1a:	687b      	ldr	r3, [r7, #4]
 800bc1c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800bc1e:	687b      	ldr	r3, [r7, #4]
 800bc20:	681b      	ldr	r3, [r3, #0]
 800bc22:	430a      	orrs	r2, r1
 800bc24:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800bc26:	687b      	ldr	r3, [r7, #4]
 800bc28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bc2a:	2280      	movs	r2, #128	@ 0x80
 800bc2c:	4013      	ands	r3, r2
 800bc2e:	d00b      	beq.n	800bc48 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800bc30:	687b      	ldr	r3, [r7, #4]
 800bc32:	681b      	ldr	r3, [r3, #0]
 800bc34:	685b      	ldr	r3, [r3, #4]
 800bc36:	4a0e      	ldr	r2, [pc, #56]	@ (800bc70 <UART_AdvFeatureConfig+0x164>)
 800bc38:	4013      	ands	r3, r2
 800bc3a:	0019      	movs	r1, r3
 800bc3c:	687b      	ldr	r3, [r7, #4]
 800bc3e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800bc40:	687b      	ldr	r3, [r7, #4]
 800bc42:	681b      	ldr	r3, [r3, #0]
 800bc44:	430a      	orrs	r2, r1
 800bc46:	605a      	str	r2, [r3, #4]
  }
}
 800bc48:	46c0      	nop			@ (mov r8, r8)
 800bc4a:	46bd      	mov	sp, r7
 800bc4c:	b002      	add	sp, #8
 800bc4e:	bd80      	pop	{r7, pc}
 800bc50:	ffff7fff 	.word	0xffff7fff
 800bc54:	fffdffff 	.word	0xfffdffff
 800bc58:	fffeffff 	.word	0xfffeffff
 800bc5c:	fffbffff 	.word	0xfffbffff
 800bc60:	ffffefff 	.word	0xffffefff
 800bc64:	ffffdfff 	.word	0xffffdfff
 800bc68:	ffefffff 	.word	0xffefffff
 800bc6c:	ff9fffff 	.word	0xff9fffff
 800bc70:	fff7ffff 	.word	0xfff7ffff

0800bc74 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800bc74:	b580      	push	{r7, lr}
 800bc76:	b092      	sub	sp, #72	@ 0x48
 800bc78:	af02      	add	r7, sp, #8
 800bc7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bc7c:	687b      	ldr	r3, [r7, #4]
 800bc7e:	2290      	movs	r2, #144	@ 0x90
 800bc80:	2100      	movs	r1, #0
 800bc82:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800bc84:	f7fb fc02 	bl	800748c <HAL_GetTick>
 800bc88:	0003      	movs	r3, r0
 800bc8a:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800bc8c:	687b      	ldr	r3, [r7, #4]
 800bc8e:	681b      	ldr	r3, [r3, #0]
 800bc90:	681b      	ldr	r3, [r3, #0]
 800bc92:	2208      	movs	r2, #8
 800bc94:	4013      	ands	r3, r2
 800bc96:	2b08      	cmp	r3, #8
 800bc98:	d12d      	bne.n	800bcf6 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800bc9a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bc9c:	2280      	movs	r2, #128	@ 0x80
 800bc9e:	0391      	lsls	r1, r2, #14
 800bca0:	6878      	ldr	r0, [r7, #4]
 800bca2:	4a47      	ldr	r2, [pc, #284]	@ (800bdc0 <UART_CheckIdleState+0x14c>)
 800bca4:	9200      	str	r2, [sp, #0]
 800bca6:	2200      	movs	r2, #0
 800bca8:	f000 f88e 	bl	800bdc8 <UART_WaitOnFlagUntilTimeout>
 800bcac:	1e03      	subs	r3, r0, #0
 800bcae:	d022      	beq.n	800bcf6 <UART_CheckIdleState+0x82>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800bcb0:	f3ef 8310 	mrs	r3, PRIMASK
 800bcb4:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 800bcb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800bcb8:	63bb      	str	r3, [r7, #56]	@ 0x38
 800bcba:	2301      	movs	r3, #1
 800bcbc:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800bcbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bcc0:	f383 8810 	msr	PRIMASK, r3
}
 800bcc4:	46c0      	nop			@ (mov r8, r8)
 800bcc6:	687b      	ldr	r3, [r7, #4]
 800bcc8:	681b      	ldr	r3, [r3, #0]
 800bcca:	681a      	ldr	r2, [r3, #0]
 800bccc:	687b      	ldr	r3, [r7, #4]
 800bcce:	681b      	ldr	r3, [r3, #0]
 800bcd0:	2180      	movs	r1, #128	@ 0x80
 800bcd2:	438a      	bics	r2, r1
 800bcd4:	601a      	str	r2, [r3, #0]
 800bcd6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bcd8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800bcda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bcdc:	f383 8810 	msr	PRIMASK, r3
}
 800bce0:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 800bce2:	687b      	ldr	r3, [r7, #4]
 800bce4:	2288      	movs	r2, #136	@ 0x88
 800bce6:	2120      	movs	r1, #32
 800bce8:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 800bcea:	687b      	ldr	r3, [r7, #4]
 800bcec:	2284      	movs	r2, #132	@ 0x84
 800bcee:	2100      	movs	r1, #0
 800bcf0:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800bcf2:	2303      	movs	r3, #3
 800bcf4:	e060      	b.n	800bdb8 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800bcf6:	687b      	ldr	r3, [r7, #4]
 800bcf8:	681b      	ldr	r3, [r3, #0]
 800bcfa:	681b      	ldr	r3, [r3, #0]
 800bcfc:	2204      	movs	r2, #4
 800bcfe:	4013      	ands	r3, r2
 800bd00:	2b04      	cmp	r3, #4
 800bd02:	d146      	bne.n	800bd92 <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800bd04:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bd06:	2280      	movs	r2, #128	@ 0x80
 800bd08:	03d1      	lsls	r1, r2, #15
 800bd0a:	6878      	ldr	r0, [r7, #4]
 800bd0c:	4a2c      	ldr	r2, [pc, #176]	@ (800bdc0 <UART_CheckIdleState+0x14c>)
 800bd0e:	9200      	str	r2, [sp, #0]
 800bd10:	2200      	movs	r2, #0
 800bd12:	f000 f859 	bl	800bdc8 <UART_WaitOnFlagUntilTimeout>
 800bd16:	1e03      	subs	r3, r0, #0
 800bd18:	d03b      	beq.n	800bd92 <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800bd1a:	f3ef 8310 	mrs	r3, PRIMASK
 800bd1e:	60fb      	str	r3, [r7, #12]
  return(result);
 800bd20:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800bd22:	637b      	str	r3, [r7, #52]	@ 0x34
 800bd24:	2301      	movs	r3, #1
 800bd26:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800bd28:	693b      	ldr	r3, [r7, #16]
 800bd2a:	f383 8810 	msr	PRIMASK, r3
}
 800bd2e:	46c0      	nop			@ (mov r8, r8)
 800bd30:	687b      	ldr	r3, [r7, #4]
 800bd32:	681b      	ldr	r3, [r3, #0]
 800bd34:	681a      	ldr	r2, [r3, #0]
 800bd36:	687b      	ldr	r3, [r7, #4]
 800bd38:	681b      	ldr	r3, [r3, #0]
 800bd3a:	4922      	ldr	r1, [pc, #136]	@ (800bdc4 <UART_CheckIdleState+0x150>)
 800bd3c:	400a      	ands	r2, r1
 800bd3e:	601a      	str	r2, [r3, #0]
 800bd40:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bd42:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800bd44:	697b      	ldr	r3, [r7, #20]
 800bd46:	f383 8810 	msr	PRIMASK, r3
}
 800bd4a:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800bd4c:	f3ef 8310 	mrs	r3, PRIMASK
 800bd50:	61bb      	str	r3, [r7, #24]
  return(result);
 800bd52:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bd54:	633b      	str	r3, [r7, #48]	@ 0x30
 800bd56:	2301      	movs	r3, #1
 800bd58:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800bd5a:	69fb      	ldr	r3, [r7, #28]
 800bd5c:	f383 8810 	msr	PRIMASK, r3
}
 800bd60:	46c0      	nop			@ (mov r8, r8)
 800bd62:	687b      	ldr	r3, [r7, #4]
 800bd64:	681b      	ldr	r3, [r3, #0]
 800bd66:	689a      	ldr	r2, [r3, #8]
 800bd68:	687b      	ldr	r3, [r7, #4]
 800bd6a:	681b      	ldr	r3, [r3, #0]
 800bd6c:	2101      	movs	r1, #1
 800bd6e:	438a      	bics	r2, r1
 800bd70:	609a      	str	r2, [r3, #8]
 800bd72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd74:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800bd76:	6a3b      	ldr	r3, [r7, #32]
 800bd78:	f383 8810 	msr	PRIMASK, r3
}
 800bd7c:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 800bd7e:	687b      	ldr	r3, [r7, #4]
 800bd80:	228c      	movs	r2, #140	@ 0x8c
 800bd82:	2120      	movs	r1, #32
 800bd84:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 800bd86:	687b      	ldr	r3, [r7, #4]
 800bd88:	2284      	movs	r2, #132	@ 0x84
 800bd8a:	2100      	movs	r1, #0
 800bd8c:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800bd8e:	2303      	movs	r3, #3
 800bd90:	e012      	b.n	800bdb8 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800bd92:	687b      	ldr	r3, [r7, #4]
 800bd94:	2288      	movs	r2, #136	@ 0x88
 800bd96:	2120      	movs	r1, #32
 800bd98:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 800bd9a:	687b      	ldr	r3, [r7, #4]
 800bd9c:	228c      	movs	r2, #140	@ 0x8c
 800bd9e:	2120      	movs	r1, #32
 800bda0:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bda2:	687b      	ldr	r3, [r7, #4]
 800bda4:	2200      	movs	r2, #0
 800bda6:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800bda8:	687b      	ldr	r3, [r7, #4]
 800bdaa:	2200      	movs	r2, #0
 800bdac:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800bdae:	687b      	ldr	r3, [r7, #4]
 800bdb0:	2284      	movs	r2, #132	@ 0x84
 800bdb2:	2100      	movs	r1, #0
 800bdb4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800bdb6:	2300      	movs	r3, #0
}
 800bdb8:	0018      	movs	r0, r3
 800bdba:	46bd      	mov	sp, r7
 800bdbc:	b010      	add	sp, #64	@ 0x40
 800bdbe:	bd80      	pop	{r7, pc}
 800bdc0:	01ffffff 	.word	0x01ffffff
 800bdc4:	fffffedf 	.word	0xfffffedf

0800bdc8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800bdc8:	b580      	push	{r7, lr}
 800bdca:	b084      	sub	sp, #16
 800bdcc:	af00      	add	r7, sp, #0
 800bdce:	60f8      	str	r0, [r7, #12]
 800bdd0:	60b9      	str	r1, [r7, #8]
 800bdd2:	603b      	str	r3, [r7, #0]
 800bdd4:	1dfb      	adds	r3, r7, #7
 800bdd6:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800bdd8:	e051      	b.n	800be7e <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800bdda:	69bb      	ldr	r3, [r7, #24]
 800bddc:	3301      	adds	r3, #1
 800bdde:	d04e      	beq.n	800be7e <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800bde0:	f7fb fb54 	bl	800748c <HAL_GetTick>
 800bde4:	0002      	movs	r2, r0
 800bde6:	683b      	ldr	r3, [r7, #0]
 800bde8:	1ad3      	subs	r3, r2, r3
 800bdea:	69ba      	ldr	r2, [r7, #24]
 800bdec:	429a      	cmp	r2, r3
 800bdee:	d302      	bcc.n	800bdf6 <UART_WaitOnFlagUntilTimeout+0x2e>
 800bdf0:	69bb      	ldr	r3, [r7, #24]
 800bdf2:	2b00      	cmp	r3, #0
 800bdf4:	d101      	bne.n	800bdfa <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 800bdf6:	2303      	movs	r3, #3
 800bdf8:	e051      	b.n	800be9e <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800bdfa:	68fb      	ldr	r3, [r7, #12]
 800bdfc:	681b      	ldr	r3, [r3, #0]
 800bdfe:	681b      	ldr	r3, [r3, #0]
 800be00:	2204      	movs	r2, #4
 800be02:	4013      	ands	r3, r2
 800be04:	d03b      	beq.n	800be7e <UART_WaitOnFlagUntilTimeout+0xb6>
 800be06:	68bb      	ldr	r3, [r7, #8]
 800be08:	2b80      	cmp	r3, #128	@ 0x80
 800be0a:	d038      	beq.n	800be7e <UART_WaitOnFlagUntilTimeout+0xb6>
 800be0c:	68bb      	ldr	r3, [r7, #8]
 800be0e:	2b40      	cmp	r3, #64	@ 0x40
 800be10:	d035      	beq.n	800be7e <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800be12:	68fb      	ldr	r3, [r7, #12]
 800be14:	681b      	ldr	r3, [r3, #0]
 800be16:	69db      	ldr	r3, [r3, #28]
 800be18:	2208      	movs	r2, #8
 800be1a:	4013      	ands	r3, r2
 800be1c:	2b08      	cmp	r3, #8
 800be1e:	d111      	bne.n	800be44 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800be20:	68fb      	ldr	r3, [r7, #12]
 800be22:	681b      	ldr	r3, [r3, #0]
 800be24:	2208      	movs	r2, #8
 800be26:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800be28:	68fb      	ldr	r3, [r7, #12]
 800be2a:	0018      	movs	r0, r3
 800be2c:	f000 f83c 	bl	800bea8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800be30:	68fb      	ldr	r3, [r7, #12]
 800be32:	2290      	movs	r2, #144	@ 0x90
 800be34:	2108      	movs	r1, #8
 800be36:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800be38:	68fb      	ldr	r3, [r7, #12]
 800be3a:	2284      	movs	r2, #132	@ 0x84
 800be3c:	2100      	movs	r1, #0
 800be3e:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 800be40:	2301      	movs	r3, #1
 800be42:	e02c      	b.n	800be9e <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800be44:	68fb      	ldr	r3, [r7, #12]
 800be46:	681b      	ldr	r3, [r3, #0]
 800be48:	69da      	ldr	r2, [r3, #28]
 800be4a:	2380      	movs	r3, #128	@ 0x80
 800be4c:	011b      	lsls	r3, r3, #4
 800be4e:	401a      	ands	r2, r3
 800be50:	2380      	movs	r3, #128	@ 0x80
 800be52:	011b      	lsls	r3, r3, #4
 800be54:	429a      	cmp	r2, r3
 800be56:	d112      	bne.n	800be7e <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800be58:	68fb      	ldr	r3, [r7, #12]
 800be5a:	681b      	ldr	r3, [r3, #0]
 800be5c:	2280      	movs	r2, #128	@ 0x80
 800be5e:	0112      	lsls	r2, r2, #4
 800be60:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800be62:	68fb      	ldr	r3, [r7, #12]
 800be64:	0018      	movs	r0, r3
 800be66:	f000 f81f 	bl	800bea8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800be6a:	68fb      	ldr	r3, [r7, #12]
 800be6c:	2290      	movs	r2, #144	@ 0x90
 800be6e:	2120      	movs	r1, #32
 800be70:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800be72:	68fb      	ldr	r3, [r7, #12]
 800be74:	2284      	movs	r2, #132	@ 0x84
 800be76:	2100      	movs	r1, #0
 800be78:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800be7a:	2303      	movs	r3, #3
 800be7c:	e00f      	b.n	800be9e <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800be7e:	68fb      	ldr	r3, [r7, #12]
 800be80:	681b      	ldr	r3, [r3, #0]
 800be82:	69db      	ldr	r3, [r3, #28]
 800be84:	68ba      	ldr	r2, [r7, #8]
 800be86:	4013      	ands	r3, r2
 800be88:	68ba      	ldr	r2, [r7, #8]
 800be8a:	1ad3      	subs	r3, r2, r3
 800be8c:	425a      	negs	r2, r3
 800be8e:	4153      	adcs	r3, r2
 800be90:	b2db      	uxtb	r3, r3
 800be92:	001a      	movs	r2, r3
 800be94:	1dfb      	adds	r3, r7, #7
 800be96:	781b      	ldrb	r3, [r3, #0]
 800be98:	429a      	cmp	r2, r3
 800be9a:	d09e      	beq.n	800bdda <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800be9c:	2300      	movs	r3, #0
}
 800be9e:	0018      	movs	r0, r3
 800bea0:	46bd      	mov	sp, r7
 800bea2:	b004      	add	sp, #16
 800bea4:	bd80      	pop	{r7, pc}
	...

0800bea8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800bea8:	b580      	push	{r7, lr}
 800beaa:	b08e      	sub	sp, #56	@ 0x38
 800beac:	af00      	add	r7, sp, #0
 800beae:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800beb0:	f3ef 8310 	mrs	r3, PRIMASK
 800beb4:	617b      	str	r3, [r7, #20]
  return(result);
 800beb6:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800beb8:	637b      	str	r3, [r7, #52]	@ 0x34
 800beba:	2301      	movs	r3, #1
 800bebc:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800bebe:	69bb      	ldr	r3, [r7, #24]
 800bec0:	f383 8810 	msr	PRIMASK, r3
}
 800bec4:	46c0      	nop			@ (mov r8, r8)
 800bec6:	687b      	ldr	r3, [r7, #4]
 800bec8:	681b      	ldr	r3, [r3, #0]
 800beca:	681a      	ldr	r2, [r3, #0]
 800becc:	687b      	ldr	r3, [r7, #4]
 800bece:	681b      	ldr	r3, [r3, #0]
 800bed0:	4926      	ldr	r1, [pc, #152]	@ (800bf6c <UART_EndRxTransfer+0xc4>)
 800bed2:	400a      	ands	r2, r1
 800bed4:	601a      	str	r2, [r3, #0]
 800bed6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bed8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800beda:	69fb      	ldr	r3, [r7, #28]
 800bedc:	f383 8810 	msr	PRIMASK, r3
}
 800bee0:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800bee2:	f3ef 8310 	mrs	r3, PRIMASK
 800bee6:	623b      	str	r3, [r7, #32]
  return(result);
 800bee8:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800beea:	633b      	str	r3, [r7, #48]	@ 0x30
 800beec:	2301      	movs	r3, #1
 800beee:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800bef0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bef2:	f383 8810 	msr	PRIMASK, r3
}
 800bef6:	46c0      	nop			@ (mov r8, r8)
 800bef8:	687b      	ldr	r3, [r7, #4]
 800befa:	681b      	ldr	r3, [r3, #0]
 800befc:	689a      	ldr	r2, [r3, #8]
 800befe:	687b      	ldr	r3, [r7, #4]
 800bf00:	681b      	ldr	r3, [r3, #0]
 800bf02:	491b      	ldr	r1, [pc, #108]	@ (800bf70 <UART_EndRxTransfer+0xc8>)
 800bf04:	400a      	ands	r2, r1
 800bf06:	609a      	str	r2, [r3, #8]
 800bf08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bf0a:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800bf0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bf0e:	f383 8810 	msr	PRIMASK, r3
}
 800bf12:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bf14:	687b      	ldr	r3, [r7, #4]
 800bf16:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800bf18:	2b01      	cmp	r3, #1
 800bf1a:	d118      	bne.n	800bf4e <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800bf1c:	f3ef 8310 	mrs	r3, PRIMASK
 800bf20:	60bb      	str	r3, [r7, #8]
  return(result);
 800bf22:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bf24:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800bf26:	2301      	movs	r3, #1
 800bf28:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800bf2a:	68fb      	ldr	r3, [r7, #12]
 800bf2c:	f383 8810 	msr	PRIMASK, r3
}
 800bf30:	46c0      	nop			@ (mov r8, r8)
 800bf32:	687b      	ldr	r3, [r7, #4]
 800bf34:	681b      	ldr	r3, [r3, #0]
 800bf36:	681a      	ldr	r2, [r3, #0]
 800bf38:	687b      	ldr	r3, [r7, #4]
 800bf3a:	681b      	ldr	r3, [r3, #0]
 800bf3c:	2110      	movs	r1, #16
 800bf3e:	438a      	bics	r2, r1
 800bf40:	601a      	str	r2, [r3, #0]
 800bf42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bf44:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800bf46:	693b      	ldr	r3, [r7, #16]
 800bf48:	f383 8810 	msr	PRIMASK, r3
}
 800bf4c:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800bf4e:	687b      	ldr	r3, [r7, #4]
 800bf50:	228c      	movs	r2, #140	@ 0x8c
 800bf52:	2120      	movs	r1, #32
 800bf54:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bf56:	687b      	ldr	r3, [r7, #4]
 800bf58:	2200      	movs	r2, #0
 800bf5a:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800bf5c:	687b      	ldr	r3, [r7, #4]
 800bf5e:	2200      	movs	r2, #0
 800bf60:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800bf62:	46c0      	nop			@ (mov r8, r8)
 800bf64:	46bd      	mov	sp, r7
 800bf66:	b00e      	add	sp, #56	@ 0x38
 800bf68:	bd80      	pop	{r7, pc}
 800bf6a:	46c0      	nop			@ (mov r8, r8)
 800bf6c:	fffffedf 	.word	0xfffffedf
 800bf70:	effffffe 	.word	0xeffffffe

0800bf74 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800bf74:	b580      	push	{r7, lr}
 800bf76:	b084      	sub	sp, #16
 800bf78:	af00      	add	r7, sp, #0
 800bf7a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800bf7c:	687b      	ldr	r3, [r7, #4]
 800bf7e:	2284      	movs	r2, #132	@ 0x84
 800bf80:	5c9b      	ldrb	r3, [r3, r2]
 800bf82:	2b01      	cmp	r3, #1
 800bf84:	d101      	bne.n	800bf8a <HAL_UARTEx_DisableFifoMode+0x16>
 800bf86:	2302      	movs	r3, #2
 800bf88:	e027      	b.n	800bfda <HAL_UARTEx_DisableFifoMode+0x66>
 800bf8a:	687b      	ldr	r3, [r7, #4]
 800bf8c:	2284      	movs	r2, #132	@ 0x84
 800bf8e:	2101      	movs	r1, #1
 800bf90:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800bf92:	687b      	ldr	r3, [r7, #4]
 800bf94:	2288      	movs	r2, #136	@ 0x88
 800bf96:	2124      	movs	r1, #36	@ 0x24
 800bf98:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800bf9a:	687b      	ldr	r3, [r7, #4]
 800bf9c:	681b      	ldr	r3, [r3, #0]
 800bf9e:	681b      	ldr	r3, [r3, #0]
 800bfa0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800bfa2:	687b      	ldr	r3, [r7, #4]
 800bfa4:	681b      	ldr	r3, [r3, #0]
 800bfa6:	681a      	ldr	r2, [r3, #0]
 800bfa8:	687b      	ldr	r3, [r7, #4]
 800bfaa:	681b      	ldr	r3, [r3, #0]
 800bfac:	2101      	movs	r1, #1
 800bfae:	438a      	bics	r2, r1
 800bfb0:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800bfb2:	68fb      	ldr	r3, [r7, #12]
 800bfb4:	4a0b      	ldr	r2, [pc, #44]	@ (800bfe4 <HAL_UARTEx_DisableFifoMode+0x70>)
 800bfb6:	4013      	ands	r3, r2
 800bfb8:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800bfba:	687b      	ldr	r3, [r7, #4]
 800bfbc:	2200      	movs	r2, #0
 800bfbe:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800bfc0:	687b      	ldr	r3, [r7, #4]
 800bfc2:	681b      	ldr	r3, [r3, #0]
 800bfc4:	68fa      	ldr	r2, [r7, #12]
 800bfc6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800bfc8:	687b      	ldr	r3, [r7, #4]
 800bfca:	2288      	movs	r2, #136	@ 0x88
 800bfcc:	2120      	movs	r1, #32
 800bfce:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800bfd0:	687b      	ldr	r3, [r7, #4]
 800bfd2:	2284      	movs	r2, #132	@ 0x84
 800bfd4:	2100      	movs	r1, #0
 800bfd6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800bfd8:	2300      	movs	r3, #0
}
 800bfda:	0018      	movs	r0, r3
 800bfdc:	46bd      	mov	sp, r7
 800bfde:	b004      	add	sp, #16
 800bfe0:	bd80      	pop	{r7, pc}
 800bfe2:	46c0      	nop			@ (mov r8, r8)
 800bfe4:	dfffffff 	.word	0xdfffffff

0800bfe8 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800bfe8:	b580      	push	{r7, lr}
 800bfea:	b084      	sub	sp, #16
 800bfec:	af00      	add	r7, sp, #0
 800bfee:	6078      	str	r0, [r7, #4]
 800bff0:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800bff2:	687b      	ldr	r3, [r7, #4]
 800bff4:	2284      	movs	r2, #132	@ 0x84
 800bff6:	5c9b      	ldrb	r3, [r3, r2]
 800bff8:	2b01      	cmp	r3, #1
 800bffa:	d101      	bne.n	800c000 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800bffc:	2302      	movs	r3, #2
 800bffe:	e02e      	b.n	800c05e <HAL_UARTEx_SetTxFifoThreshold+0x76>
 800c000:	687b      	ldr	r3, [r7, #4]
 800c002:	2284      	movs	r2, #132	@ 0x84
 800c004:	2101      	movs	r1, #1
 800c006:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800c008:	687b      	ldr	r3, [r7, #4]
 800c00a:	2288      	movs	r2, #136	@ 0x88
 800c00c:	2124      	movs	r1, #36	@ 0x24
 800c00e:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c010:	687b      	ldr	r3, [r7, #4]
 800c012:	681b      	ldr	r3, [r3, #0]
 800c014:	681b      	ldr	r3, [r3, #0]
 800c016:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c018:	687b      	ldr	r3, [r7, #4]
 800c01a:	681b      	ldr	r3, [r3, #0]
 800c01c:	681a      	ldr	r2, [r3, #0]
 800c01e:	687b      	ldr	r3, [r7, #4]
 800c020:	681b      	ldr	r3, [r3, #0]
 800c022:	2101      	movs	r1, #1
 800c024:	438a      	bics	r2, r1
 800c026:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800c028:	687b      	ldr	r3, [r7, #4]
 800c02a:	681b      	ldr	r3, [r3, #0]
 800c02c:	689b      	ldr	r3, [r3, #8]
 800c02e:	00db      	lsls	r3, r3, #3
 800c030:	08d9      	lsrs	r1, r3, #3
 800c032:	687b      	ldr	r3, [r7, #4]
 800c034:	681b      	ldr	r3, [r3, #0]
 800c036:	683a      	ldr	r2, [r7, #0]
 800c038:	430a      	orrs	r2, r1
 800c03a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800c03c:	687b      	ldr	r3, [r7, #4]
 800c03e:	0018      	movs	r0, r3
 800c040:	f000 f854 	bl	800c0ec <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c044:	687b      	ldr	r3, [r7, #4]
 800c046:	681b      	ldr	r3, [r3, #0]
 800c048:	68fa      	ldr	r2, [r7, #12]
 800c04a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c04c:	687b      	ldr	r3, [r7, #4]
 800c04e:	2288      	movs	r2, #136	@ 0x88
 800c050:	2120      	movs	r1, #32
 800c052:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c054:	687b      	ldr	r3, [r7, #4]
 800c056:	2284      	movs	r2, #132	@ 0x84
 800c058:	2100      	movs	r1, #0
 800c05a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800c05c:	2300      	movs	r3, #0
}
 800c05e:	0018      	movs	r0, r3
 800c060:	46bd      	mov	sp, r7
 800c062:	b004      	add	sp, #16
 800c064:	bd80      	pop	{r7, pc}
	...

0800c068 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800c068:	b580      	push	{r7, lr}
 800c06a:	b084      	sub	sp, #16
 800c06c:	af00      	add	r7, sp, #0
 800c06e:	6078      	str	r0, [r7, #4]
 800c070:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c072:	687b      	ldr	r3, [r7, #4]
 800c074:	2284      	movs	r2, #132	@ 0x84
 800c076:	5c9b      	ldrb	r3, [r3, r2]
 800c078:	2b01      	cmp	r3, #1
 800c07a:	d101      	bne.n	800c080 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800c07c:	2302      	movs	r3, #2
 800c07e:	e02f      	b.n	800c0e0 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 800c080:	687b      	ldr	r3, [r7, #4]
 800c082:	2284      	movs	r2, #132	@ 0x84
 800c084:	2101      	movs	r1, #1
 800c086:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800c088:	687b      	ldr	r3, [r7, #4]
 800c08a:	2288      	movs	r2, #136	@ 0x88
 800c08c:	2124      	movs	r1, #36	@ 0x24
 800c08e:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c090:	687b      	ldr	r3, [r7, #4]
 800c092:	681b      	ldr	r3, [r3, #0]
 800c094:	681b      	ldr	r3, [r3, #0]
 800c096:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c098:	687b      	ldr	r3, [r7, #4]
 800c09a:	681b      	ldr	r3, [r3, #0]
 800c09c:	681a      	ldr	r2, [r3, #0]
 800c09e:	687b      	ldr	r3, [r7, #4]
 800c0a0:	681b      	ldr	r3, [r3, #0]
 800c0a2:	2101      	movs	r1, #1
 800c0a4:	438a      	bics	r2, r1
 800c0a6:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800c0a8:	687b      	ldr	r3, [r7, #4]
 800c0aa:	681b      	ldr	r3, [r3, #0]
 800c0ac:	689b      	ldr	r3, [r3, #8]
 800c0ae:	4a0e      	ldr	r2, [pc, #56]	@ (800c0e8 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 800c0b0:	4013      	ands	r3, r2
 800c0b2:	0019      	movs	r1, r3
 800c0b4:	687b      	ldr	r3, [r7, #4]
 800c0b6:	681b      	ldr	r3, [r3, #0]
 800c0b8:	683a      	ldr	r2, [r7, #0]
 800c0ba:	430a      	orrs	r2, r1
 800c0bc:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800c0be:	687b      	ldr	r3, [r7, #4]
 800c0c0:	0018      	movs	r0, r3
 800c0c2:	f000 f813 	bl	800c0ec <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c0c6:	687b      	ldr	r3, [r7, #4]
 800c0c8:	681b      	ldr	r3, [r3, #0]
 800c0ca:	68fa      	ldr	r2, [r7, #12]
 800c0cc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c0ce:	687b      	ldr	r3, [r7, #4]
 800c0d0:	2288      	movs	r2, #136	@ 0x88
 800c0d2:	2120      	movs	r1, #32
 800c0d4:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c0d6:	687b      	ldr	r3, [r7, #4]
 800c0d8:	2284      	movs	r2, #132	@ 0x84
 800c0da:	2100      	movs	r1, #0
 800c0dc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800c0de:	2300      	movs	r3, #0
}
 800c0e0:	0018      	movs	r0, r3
 800c0e2:	46bd      	mov	sp, r7
 800c0e4:	b004      	add	sp, #16
 800c0e6:	bd80      	pop	{r7, pc}
 800c0e8:	f1ffffff 	.word	0xf1ffffff

0800c0ec <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800c0ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c0ee:	b085      	sub	sp, #20
 800c0f0:	af00      	add	r7, sp, #0
 800c0f2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800c0f4:	687b      	ldr	r3, [r7, #4]
 800c0f6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c0f8:	2b00      	cmp	r3, #0
 800c0fa:	d108      	bne.n	800c10e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800c0fc:	687b      	ldr	r3, [r7, #4]
 800c0fe:	226a      	movs	r2, #106	@ 0x6a
 800c100:	2101      	movs	r1, #1
 800c102:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 800c104:	687b      	ldr	r3, [r7, #4]
 800c106:	2268      	movs	r2, #104	@ 0x68
 800c108:	2101      	movs	r1, #1
 800c10a:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800c10c:	e043      	b.n	800c196 <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800c10e:	260f      	movs	r6, #15
 800c110:	19bb      	adds	r3, r7, r6
 800c112:	2208      	movs	r2, #8
 800c114:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800c116:	200e      	movs	r0, #14
 800c118:	183b      	adds	r3, r7, r0
 800c11a:	2208      	movs	r2, #8
 800c11c:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800c11e:	687b      	ldr	r3, [r7, #4]
 800c120:	681b      	ldr	r3, [r3, #0]
 800c122:	689b      	ldr	r3, [r3, #8]
 800c124:	0e5b      	lsrs	r3, r3, #25
 800c126:	b2da      	uxtb	r2, r3
 800c128:	240d      	movs	r4, #13
 800c12a:	193b      	adds	r3, r7, r4
 800c12c:	2107      	movs	r1, #7
 800c12e:	400a      	ands	r2, r1
 800c130:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800c132:	687b      	ldr	r3, [r7, #4]
 800c134:	681b      	ldr	r3, [r3, #0]
 800c136:	689b      	ldr	r3, [r3, #8]
 800c138:	0f5b      	lsrs	r3, r3, #29
 800c13a:	b2da      	uxtb	r2, r3
 800c13c:	250c      	movs	r5, #12
 800c13e:	197b      	adds	r3, r7, r5
 800c140:	2107      	movs	r1, #7
 800c142:	400a      	ands	r2, r1
 800c144:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800c146:	183b      	adds	r3, r7, r0
 800c148:	781b      	ldrb	r3, [r3, #0]
 800c14a:	197a      	adds	r2, r7, r5
 800c14c:	7812      	ldrb	r2, [r2, #0]
 800c14e:	4914      	ldr	r1, [pc, #80]	@ (800c1a0 <UARTEx_SetNbDataToProcess+0xb4>)
 800c150:	5c8a      	ldrb	r2, [r1, r2]
 800c152:	435a      	muls	r2, r3
 800c154:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 800c156:	197b      	adds	r3, r7, r5
 800c158:	781b      	ldrb	r3, [r3, #0]
 800c15a:	4a12      	ldr	r2, [pc, #72]	@ (800c1a4 <UARTEx_SetNbDataToProcess+0xb8>)
 800c15c:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800c15e:	0019      	movs	r1, r3
 800c160:	f7f4 f880 	bl	8000264 <__divsi3>
 800c164:	0003      	movs	r3, r0
 800c166:	b299      	uxth	r1, r3
 800c168:	687b      	ldr	r3, [r7, #4]
 800c16a:	226a      	movs	r2, #106	@ 0x6a
 800c16c:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800c16e:	19bb      	adds	r3, r7, r6
 800c170:	781b      	ldrb	r3, [r3, #0]
 800c172:	193a      	adds	r2, r7, r4
 800c174:	7812      	ldrb	r2, [r2, #0]
 800c176:	490a      	ldr	r1, [pc, #40]	@ (800c1a0 <UARTEx_SetNbDataToProcess+0xb4>)
 800c178:	5c8a      	ldrb	r2, [r1, r2]
 800c17a:	435a      	muls	r2, r3
 800c17c:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 800c17e:	193b      	adds	r3, r7, r4
 800c180:	781b      	ldrb	r3, [r3, #0]
 800c182:	4a08      	ldr	r2, [pc, #32]	@ (800c1a4 <UARTEx_SetNbDataToProcess+0xb8>)
 800c184:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800c186:	0019      	movs	r1, r3
 800c188:	f7f4 f86c 	bl	8000264 <__divsi3>
 800c18c:	0003      	movs	r3, r0
 800c18e:	b299      	uxth	r1, r3
 800c190:	687b      	ldr	r3, [r7, #4]
 800c192:	2268      	movs	r2, #104	@ 0x68
 800c194:	5299      	strh	r1, [r3, r2]
}
 800c196:	46c0      	nop			@ (mov r8, r8)
 800c198:	46bd      	mov	sp, r7
 800c19a:	b005      	add	sp, #20
 800c19c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c19e:	46c0      	nop			@ (mov r8, r8)
 800c1a0:	0801044c 	.word	0x0801044c
 800c1a4:	08010454 	.word	0x08010454

0800c1a8 <sulp>:
 800c1a8:	b570      	push	{r4, r5, r6, lr}
 800c1aa:	0016      	movs	r6, r2
 800c1ac:	000d      	movs	r5, r1
 800c1ae:	f002 f925 	bl	800e3fc <__ulp>
 800c1b2:	2e00      	cmp	r6, #0
 800c1b4:	d00d      	beq.n	800c1d2 <sulp+0x2a>
 800c1b6:	236b      	movs	r3, #107	@ 0x6b
 800c1b8:	006a      	lsls	r2, r5, #1
 800c1ba:	0d52      	lsrs	r2, r2, #21
 800c1bc:	1a9b      	subs	r3, r3, r2
 800c1be:	2b00      	cmp	r3, #0
 800c1c0:	dd07      	ble.n	800c1d2 <sulp+0x2a>
 800c1c2:	2400      	movs	r4, #0
 800c1c4:	4a03      	ldr	r2, [pc, #12]	@ (800c1d4 <sulp+0x2c>)
 800c1c6:	051b      	lsls	r3, r3, #20
 800c1c8:	189d      	adds	r5, r3, r2
 800c1ca:	002b      	movs	r3, r5
 800c1cc:	0022      	movs	r2, r4
 800c1ce:	f7f6 f9f5 	bl	80025bc <__aeabi_dmul>
 800c1d2:	bd70      	pop	{r4, r5, r6, pc}
 800c1d4:	3ff00000 	.word	0x3ff00000

0800c1d8 <_strtod_l>:
 800c1d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c1da:	b0a3      	sub	sp, #140	@ 0x8c
 800c1dc:	921b      	str	r2, [sp, #108]	@ 0x6c
 800c1de:	2200      	movs	r2, #0
 800c1e0:	2600      	movs	r6, #0
 800c1e2:	2700      	movs	r7, #0
 800c1e4:	9005      	str	r0, [sp, #20]
 800c1e6:	9109      	str	r1, [sp, #36]	@ 0x24
 800c1e8:	921e      	str	r2, [sp, #120]	@ 0x78
 800c1ea:	911d      	str	r1, [sp, #116]	@ 0x74
 800c1ec:	780a      	ldrb	r2, [r1, #0]
 800c1ee:	2a2b      	cmp	r2, #43	@ 0x2b
 800c1f0:	d053      	beq.n	800c29a <_strtod_l+0xc2>
 800c1f2:	d83f      	bhi.n	800c274 <_strtod_l+0x9c>
 800c1f4:	2a0d      	cmp	r2, #13
 800c1f6:	d839      	bhi.n	800c26c <_strtod_l+0x94>
 800c1f8:	2a08      	cmp	r2, #8
 800c1fa:	d839      	bhi.n	800c270 <_strtod_l+0x98>
 800c1fc:	2a00      	cmp	r2, #0
 800c1fe:	d042      	beq.n	800c286 <_strtod_l+0xae>
 800c200:	2200      	movs	r2, #0
 800c202:	9212      	str	r2, [sp, #72]	@ 0x48
 800c204:	2100      	movs	r1, #0
 800c206:	9d1d      	ldr	r5, [sp, #116]	@ 0x74
 800c208:	910c      	str	r1, [sp, #48]	@ 0x30
 800c20a:	782a      	ldrb	r2, [r5, #0]
 800c20c:	2a30      	cmp	r2, #48	@ 0x30
 800c20e:	d000      	beq.n	800c212 <_strtod_l+0x3a>
 800c210:	e083      	b.n	800c31a <_strtod_l+0x142>
 800c212:	786a      	ldrb	r2, [r5, #1]
 800c214:	3120      	adds	r1, #32
 800c216:	438a      	bics	r2, r1
 800c218:	2a58      	cmp	r2, #88	@ 0x58
 800c21a:	d000      	beq.n	800c21e <_strtod_l+0x46>
 800c21c:	e073      	b.n	800c306 <_strtod_l+0x12e>
 800c21e:	9302      	str	r3, [sp, #8]
 800c220:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800c222:	4a95      	ldr	r2, [pc, #596]	@ (800c478 <_strtod_l+0x2a0>)
 800c224:	9301      	str	r3, [sp, #4]
 800c226:	ab1e      	add	r3, sp, #120	@ 0x78
 800c228:	9300      	str	r3, [sp, #0]
 800c22a:	9805      	ldr	r0, [sp, #20]
 800c22c:	ab1f      	add	r3, sp, #124	@ 0x7c
 800c22e:	a91d      	add	r1, sp, #116	@ 0x74
 800c230:	f001 f99e 	bl	800d570 <__gethex>
 800c234:	230f      	movs	r3, #15
 800c236:	0002      	movs	r2, r0
 800c238:	401a      	ands	r2, r3
 800c23a:	0004      	movs	r4, r0
 800c23c:	9206      	str	r2, [sp, #24]
 800c23e:	4218      	tst	r0, r3
 800c240:	d005      	beq.n	800c24e <_strtod_l+0x76>
 800c242:	2a06      	cmp	r2, #6
 800c244:	d12b      	bne.n	800c29e <_strtod_l+0xc6>
 800c246:	2300      	movs	r3, #0
 800c248:	3501      	adds	r5, #1
 800c24a:	951d      	str	r5, [sp, #116]	@ 0x74
 800c24c:	9312      	str	r3, [sp, #72]	@ 0x48
 800c24e:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 800c250:	2b00      	cmp	r3, #0
 800c252:	d002      	beq.n	800c25a <_strtod_l+0x82>
 800c254:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800c256:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800c258:	6013      	str	r3, [r2, #0]
 800c25a:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800c25c:	2b00      	cmp	r3, #0
 800c25e:	d019      	beq.n	800c294 <_strtod_l+0xbc>
 800c260:	2380      	movs	r3, #128	@ 0x80
 800c262:	0030      	movs	r0, r6
 800c264:	061b      	lsls	r3, r3, #24
 800c266:	18f9      	adds	r1, r7, r3
 800c268:	b023      	add	sp, #140	@ 0x8c
 800c26a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c26c:	2a20      	cmp	r2, #32
 800c26e:	d1c7      	bne.n	800c200 <_strtod_l+0x28>
 800c270:	3101      	adds	r1, #1
 800c272:	e7ba      	b.n	800c1ea <_strtod_l+0x12>
 800c274:	2a2d      	cmp	r2, #45	@ 0x2d
 800c276:	d1c3      	bne.n	800c200 <_strtod_l+0x28>
 800c278:	3a2c      	subs	r2, #44	@ 0x2c
 800c27a:	9212      	str	r2, [sp, #72]	@ 0x48
 800c27c:	1c4a      	adds	r2, r1, #1
 800c27e:	921d      	str	r2, [sp, #116]	@ 0x74
 800c280:	784a      	ldrb	r2, [r1, #1]
 800c282:	2a00      	cmp	r2, #0
 800c284:	d1be      	bne.n	800c204 <_strtod_l+0x2c>
 800c286:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c288:	931d      	str	r3, [sp, #116]	@ 0x74
 800c28a:	2300      	movs	r3, #0
 800c28c:	9312      	str	r3, [sp, #72]	@ 0x48
 800c28e:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 800c290:	2b00      	cmp	r3, #0
 800c292:	d1df      	bne.n	800c254 <_strtod_l+0x7c>
 800c294:	0030      	movs	r0, r6
 800c296:	0039      	movs	r1, r7
 800c298:	e7e6      	b.n	800c268 <_strtod_l+0x90>
 800c29a:	2200      	movs	r2, #0
 800c29c:	e7ed      	b.n	800c27a <_strtod_l+0xa2>
 800c29e:	9a1e      	ldr	r2, [sp, #120]	@ 0x78
 800c2a0:	2a00      	cmp	r2, #0
 800c2a2:	d007      	beq.n	800c2b4 <_strtod_l+0xdc>
 800c2a4:	2135      	movs	r1, #53	@ 0x35
 800c2a6:	a820      	add	r0, sp, #128	@ 0x80
 800c2a8:	f002 f99e 	bl	800e5e8 <__copybits>
 800c2ac:	991e      	ldr	r1, [sp, #120]	@ 0x78
 800c2ae:	9805      	ldr	r0, [sp, #20]
 800c2b0:	f001 fd58 	bl	800dd64 <_Bfree>
 800c2b4:	9806      	ldr	r0, [sp, #24]
 800c2b6:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 800c2b8:	3801      	subs	r0, #1
 800c2ba:	2804      	cmp	r0, #4
 800c2bc:	d806      	bhi.n	800c2cc <_strtod_l+0xf4>
 800c2be:	f7f3 ff33 	bl	8000128 <__gnu_thumb1_case_uqi>
 800c2c2:	0312      	.short	0x0312
 800c2c4:	1e1c      	.short	0x1e1c
 800c2c6:	12          	.byte	0x12
 800c2c7:	00          	.byte	0x00
 800c2c8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800c2ca:	9f21      	ldr	r7, [sp, #132]	@ 0x84
 800c2cc:	05e4      	lsls	r4, r4, #23
 800c2ce:	d502      	bpl.n	800c2d6 <_strtod_l+0xfe>
 800c2d0:	2380      	movs	r3, #128	@ 0x80
 800c2d2:	061b      	lsls	r3, r3, #24
 800c2d4:	431f      	orrs	r7, r3
 800c2d6:	4b69      	ldr	r3, [pc, #420]	@ (800c47c <_strtod_l+0x2a4>)
 800c2d8:	423b      	tst	r3, r7
 800c2da:	d1b8      	bne.n	800c24e <_strtod_l+0x76>
 800c2dc:	f001 f85a 	bl	800d394 <__errno>
 800c2e0:	2322      	movs	r3, #34	@ 0x22
 800c2e2:	6003      	str	r3, [r0, #0]
 800c2e4:	e7b3      	b.n	800c24e <_strtod_l+0x76>
 800c2e6:	4966      	ldr	r1, [pc, #408]	@ (800c480 <_strtod_l+0x2a8>)
 800c2e8:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800c2ea:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800c2ec:	400a      	ands	r2, r1
 800c2ee:	4965      	ldr	r1, [pc, #404]	@ (800c484 <_strtod_l+0x2ac>)
 800c2f0:	185b      	adds	r3, r3, r1
 800c2f2:	051b      	lsls	r3, r3, #20
 800c2f4:	431a      	orrs	r2, r3
 800c2f6:	0017      	movs	r7, r2
 800c2f8:	e7e8      	b.n	800c2cc <_strtod_l+0xf4>
 800c2fa:	4f60      	ldr	r7, [pc, #384]	@ (800c47c <_strtod_l+0x2a4>)
 800c2fc:	e7e6      	b.n	800c2cc <_strtod_l+0xf4>
 800c2fe:	2601      	movs	r6, #1
 800c300:	4f61      	ldr	r7, [pc, #388]	@ (800c488 <_strtod_l+0x2b0>)
 800c302:	4276      	negs	r6, r6
 800c304:	e7e2      	b.n	800c2cc <_strtod_l+0xf4>
 800c306:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800c308:	1c5a      	adds	r2, r3, #1
 800c30a:	921d      	str	r2, [sp, #116]	@ 0x74
 800c30c:	785b      	ldrb	r3, [r3, #1]
 800c30e:	2b30      	cmp	r3, #48	@ 0x30
 800c310:	d0f9      	beq.n	800c306 <_strtod_l+0x12e>
 800c312:	2b00      	cmp	r3, #0
 800c314:	d09b      	beq.n	800c24e <_strtod_l+0x76>
 800c316:	2301      	movs	r3, #1
 800c318:	930c      	str	r3, [sp, #48]	@ 0x30
 800c31a:	2500      	movs	r5, #0
 800c31c:	220a      	movs	r2, #10
 800c31e:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800c320:	950d      	str	r5, [sp, #52]	@ 0x34
 800c322:	9313      	str	r3, [sp, #76]	@ 0x4c
 800c324:	9508      	str	r5, [sp, #32]
 800c326:	981d      	ldr	r0, [sp, #116]	@ 0x74
 800c328:	7804      	ldrb	r4, [r0, #0]
 800c32a:	0023      	movs	r3, r4
 800c32c:	3b30      	subs	r3, #48	@ 0x30
 800c32e:	b2d9      	uxtb	r1, r3
 800c330:	2909      	cmp	r1, #9
 800c332:	d927      	bls.n	800c384 <_strtod_l+0x1ac>
 800c334:	2201      	movs	r2, #1
 800c336:	4955      	ldr	r1, [pc, #340]	@ (800c48c <_strtod_l+0x2b4>)
 800c338:	f000 ffcc 	bl	800d2d4 <strncmp>
 800c33c:	2800      	cmp	r0, #0
 800c33e:	d031      	beq.n	800c3a4 <_strtod_l+0x1cc>
 800c340:	2000      	movs	r0, #0
 800c342:	0023      	movs	r3, r4
 800c344:	4684      	mov	ip, r0
 800c346:	9a08      	ldr	r2, [sp, #32]
 800c348:	900e      	str	r0, [sp, #56]	@ 0x38
 800c34a:	9206      	str	r2, [sp, #24]
 800c34c:	2220      	movs	r2, #32
 800c34e:	0019      	movs	r1, r3
 800c350:	4391      	bics	r1, r2
 800c352:	000a      	movs	r2, r1
 800c354:	2100      	movs	r1, #0
 800c356:	9107      	str	r1, [sp, #28]
 800c358:	2a45      	cmp	r2, #69	@ 0x45
 800c35a:	d000      	beq.n	800c35e <_strtod_l+0x186>
 800c35c:	e0c0      	b.n	800c4e0 <_strtod_l+0x308>
 800c35e:	9b06      	ldr	r3, [sp, #24]
 800c360:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800c362:	4303      	orrs	r3, r0
 800c364:	4313      	orrs	r3, r2
 800c366:	428b      	cmp	r3, r1
 800c368:	d08d      	beq.n	800c286 <_strtod_l+0xae>
 800c36a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800c36c:	9309      	str	r3, [sp, #36]	@ 0x24
 800c36e:	3301      	adds	r3, #1
 800c370:	931d      	str	r3, [sp, #116]	@ 0x74
 800c372:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c374:	785b      	ldrb	r3, [r3, #1]
 800c376:	2b2b      	cmp	r3, #43	@ 0x2b
 800c378:	d070      	beq.n	800c45c <_strtod_l+0x284>
 800c37a:	000c      	movs	r4, r1
 800c37c:	2b2d      	cmp	r3, #45	@ 0x2d
 800c37e:	d173      	bne.n	800c468 <_strtod_l+0x290>
 800c380:	2401      	movs	r4, #1
 800c382:	e06c      	b.n	800c45e <_strtod_l+0x286>
 800c384:	9908      	ldr	r1, [sp, #32]
 800c386:	2908      	cmp	r1, #8
 800c388:	dc09      	bgt.n	800c39e <_strtod_l+0x1c6>
 800c38a:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800c38c:	4351      	muls	r1, r2
 800c38e:	185b      	adds	r3, r3, r1
 800c390:	930d      	str	r3, [sp, #52]	@ 0x34
 800c392:	9b08      	ldr	r3, [sp, #32]
 800c394:	3001      	adds	r0, #1
 800c396:	3301      	adds	r3, #1
 800c398:	9308      	str	r3, [sp, #32]
 800c39a:	901d      	str	r0, [sp, #116]	@ 0x74
 800c39c:	e7c3      	b.n	800c326 <_strtod_l+0x14e>
 800c39e:	4355      	muls	r5, r2
 800c3a0:	195d      	adds	r5, r3, r5
 800c3a2:	e7f6      	b.n	800c392 <_strtod_l+0x1ba>
 800c3a4:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800c3a6:	1c5a      	adds	r2, r3, #1
 800c3a8:	921d      	str	r2, [sp, #116]	@ 0x74
 800c3aa:	9a08      	ldr	r2, [sp, #32]
 800c3ac:	785b      	ldrb	r3, [r3, #1]
 800c3ae:	2a00      	cmp	r2, #0
 800c3b0:	d03a      	beq.n	800c428 <_strtod_l+0x250>
 800c3b2:	900e      	str	r0, [sp, #56]	@ 0x38
 800c3b4:	9206      	str	r2, [sp, #24]
 800c3b6:	001a      	movs	r2, r3
 800c3b8:	3a30      	subs	r2, #48	@ 0x30
 800c3ba:	2a09      	cmp	r2, #9
 800c3bc:	d912      	bls.n	800c3e4 <_strtod_l+0x20c>
 800c3be:	2201      	movs	r2, #1
 800c3c0:	4694      	mov	ip, r2
 800c3c2:	e7c3      	b.n	800c34c <_strtod_l+0x174>
 800c3c4:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800c3c6:	3001      	adds	r0, #1
 800c3c8:	1c5a      	adds	r2, r3, #1
 800c3ca:	921d      	str	r2, [sp, #116]	@ 0x74
 800c3cc:	785b      	ldrb	r3, [r3, #1]
 800c3ce:	2b30      	cmp	r3, #48	@ 0x30
 800c3d0:	d0f8      	beq.n	800c3c4 <_strtod_l+0x1ec>
 800c3d2:	001a      	movs	r2, r3
 800c3d4:	3a31      	subs	r2, #49	@ 0x31
 800c3d6:	2a08      	cmp	r2, #8
 800c3d8:	d83b      	bhi.n	800c452 <_strtod_l+0x27a>
 800c3da:	900e      	str	r0, [sp, #56]	@ 0x38
 800c3dc:	2000      	movs	r0, #0
 800c3de:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800c3e0:	9006      	str	r0, [sp, #24]
 800c3e2:	9213      	str	r2, [sp, #76]	@ 0x4c
 800c3e4:	001a      	movs	r2, r3
 800c3e6:	1c41      	adds	r1, r0, #1
 800c3e8:	3a30      	subs	r2, #48	@ 0x30
 800c3ea:	2b30      	cmp	r3, #48	@ 0x30
 800c3ec:	d016      	beq.n	800c41c <_strtod_l+0x244>
 800c3ee:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c3f0:	185b      	adds	r3, r3, r1
 800c3f2:	930e      	str	r3, [sp, #56]	@ 0x38
 800c3f4:	9b06      	ldr	r3, [sp, #24]
 800c3f6:	210a      	movs	r1, #10
 800c3f8:	469c      	mov	ip, r3
 800c3fa:	4484      	add	ip, r0
 800c3fc:	459c      	cmp	ip, r3
 800c3fe:	d115      	bne.n	800c42c <_strtod_l+0x254>
 800c400:	9906      	ldr	r1, [sp, #24]
 800c402:	9b06      	ldr	r3, [sp, #24]
 800c404:	3101      	adds	r1, #1
 800c406:	1809      	adds	r1, r1, r0
 800c408:	181b      	adds	r3, r3, r0
 800c40a:	9106      	str	r1, [sp, #24]
 800c40c:	2b08      	cmp	r3, #8
 800c40e:	dc19      	bgt.n	800c444 <_strtod_l+0x26c>
 800c410:	230a      	movs	r3, #10
 800c412:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800c414:	434b      	muls	r3, r1
 800c416:	2100      	movs	r1, #0
 800c418:	18d3      	adds	r3, r2, r3
 800c41a:	930d      	str	r3, [sp, #52]	@ 0x34
 800c41c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800c41e:	0008      	movs	r0, r1
 800c420:	1c5a      	adds	r2, r3, #1
 800c422:	921d      	str	r2, [sp, #116]	@ 0x74
 800c424:	785b      	ldrb	r3, [r3, #1]
 800c426:	e7c6      	b.n	800c3b6 <_strtod_l+0x1de>
 800c428:	9808      	ldr	r0, [sp, #32]
 800c42a:	e7d0      	b.n	800c3ce <_strtod_l+0x1f6>
 800c42c:	1c5c      	adds	r4, r3, #1
 800c42e:	2b08      	cmp	r3, #8
 800c430:	dc04      	bgt.n	800c43c <_strtod_l+0x264>
 800c432:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c434:	434b      	muls	r3, r1
 800c436:	930d      	str	r3, [sp, #52]	@ 0x34
 800c438:	0023      	movs	r3, r4
 800c43a:	e7df      	b.n	800c3fc <_strtod_l+0x224>
 800c43c:	2c10      	cmp	r4, #16
 800c43e:	dcfb      	bgt.n	800c438 <_strtod_l+0x260>
 800c440:	434d      	muls	r5, r1
 800c442:	e7f9      	b.n	800c438 <_strtod_l+0x260>
 800c444:	2100      	movs	r1, #0
 800c446:	2b0f      	cmp	r3, #15
 800c448:	dce8      	bgt.n	800c41c <_strtod_l+0x244>
 800c44a:	230a      	movs	r3, #10
 800c44c:	435d      	muls	r5, r3
 800c44e:	1955      	adds	r5, r2, r5
 800c450:	e7e4      	b.n	800c41c <_strtod_l+0x244>
 800c452:	2200      	movs	r2, #0
 800c454:	920e      	str	r2, [sp, #56]	@ 0x38
 800c456:	9206      	str	r2, [sp, #24]
 800c458:	3201      	adds	r2, #1
 800c45a:	e7b1      	b.n	800c3c0 <_strtod_l+0x1e8>
 800c45c:	2400      	movs	r4, #0
 800c45e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c460:	3302      	adds	r3, #2
 800c462:	931d      	str	r3, [sp, #116]	@ 0x74
 800c464:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c466:	789b      	ldrb	r3, [r3, #2]
 800c468:	001a      	movs	r2, r3
 800c46a:	3a30      	subs	r2, #48	@ 0x30
 800c46c:	2a09      	cmp	r2, #9
 800c46e:	d913      	bls.n	800c498 <_strtod_l+0x2c0>
 800c470:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c472:	921d      	str	r2, [sp, #116]	@ 0x74
 800c474:	2200      	movs	r2, #0
 800c476:	e032      	b.n	800c4de <_strtod_l+0x306>
 800c478:	08010480 	.word	0x08010480
 800c47c:	7ff00000 	.word	0x7ff00000
 800c480:	ffefffff 	.word	0xffefffff
 800c484:	00000433 	.word	0x00000433
 800c488:	7fffffff 	.word	0x7fffffff
 800c48c:	0801045c 	.word	0x0801045c
 800c490:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800c492:	1c5a      	adds	r2, r3, #1
 800c494:	921d      	str	r2, [sp, #116]	@ 0x74
 800c496:	785b      	ldrb	r3, [r3, #1]
 800c498:	2b30      	cmp	r3, #48	@ 0x30
 800c49a:	d0f9      	beq.n	800c490 <_strtod_l+0x2b8>
 800c49c:	2200      	movs	r2, #0
 800c49e:	9207      	str	r2, [sp, #28]
 800c4a0:	001a      	movs	r2, r3
 800c4a2:	3a31      	subs	r2, #49	@ 0x31
 800c4a4:	2a08      	cmp	r2, #8
 800c4a6:	d81b      	bhi.n	800c4e0 <_strtod_l+0x308>
 800c4a8:	3b30      	subs	r3, #48	@ 0x30
 800c4aa:	9310      	str	r3, [sp, #64]	@ 0x40
 800c4ac:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800c4ae:	9307      	str	r3, [sp, #28]
 800c4b0:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800c4b2:	1c59      	adds	r1, r3, #1
 800c4b4:	911d      	str	r1, [sp, #116]	@ 0x74
 800c4b6:	785b      	ldrb	r3, [r3, #1]
 800c4b8:	001a      	movs	r2, r3
 800c4ba:	3a30      	subs	r2, #48	@ 0x30
 800c4bc:	2a09      	cmp	r2, #9
 800c4be:	d93a      	bls.n	800c536 <_strtod_l+0x35e>
 800c4c0:	9a07      	ldr	r2, [sp, #28]
 800c4c2:	1a8a      	subs	r2, r1, r2
 800c4c4:	49b4      	ldr	r1, [pc, #720]	@ (800c798 <_strtod_l+0x5c0>)
 800c4c6:	9107      	str	r1, [sp, #28]
 800c4c8:	2a08      	cmp	r2, #8
 800c4ca:	dc04      	bgt.n	800c4d6 <_strtod_l+0x2fe>
 800c4cc:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 800c4ce:	9207      	str	r2, [sp, #28]
 800c4d0:	428a      	cmp	r2, r1
 800c4d2:	dd00      	ble.n	800c4d6 <_strtod_l+0x2fe>
 800c4d4:	9107      	str	r1, [sp, #28]
 800c4d6:	2c00      	cmp	r4, #0
 800c4d8:	d002      	beq.n	800c4e0 <_strtod_l+0x308>
 800c4da:	9a07      	ldr	r2, [sp, #28]
 800c4dc:	4252      	negs	r2, r2
 800c4de:	9207      	str	r2, [sp, #28]
 800c4e0:	9a06      	ldr	r2, [sp, #24]
 800c4e2:	2a00      	cmp	r2, #0
 800c4e4:	d14d      	bne.n	800c582 <_strtod_l+0x3aa>
 800c4e6:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800c4e8:	4310      	orrs	r0, r2
 800c4ea:	d000      	beq.n	800c4ee <_strtod_l+0x316>
 800c4ec:	e6af      	b.n	800c24e <_strtod_l+0x76>
 800c4ee:	4662      	mov	r2, ip
 800c4f0:	2a00      	cmp	r2, #0
 800c4f2:	d000      	beq.n	800c4f6 <_strtod_l+0x31e>
 800c4f4:	e6c7      	b.n	800c286 <_strtod_l+0xae>
 800c4f6:	2b69      	cmp	r3, #105	@ 0x69
 800c4f8:	d027      	beq.n	800c54a <_strtod_l+0x372>
 800c4fa:	dc23      	bgt.n	800c544 <_strtod_l+0x36c>
 800c4fc:	2b49      	cmp	r3, #73	@ 0x49
 800c4fe:	d024      	beq.n	800c54a <_strtod_l+0x372>
 800c500:	2b4e      	cmp	r3, #78	@ 0x4e
 800c502:	d000      	beq.n	800c506 <_strtod_l+0x32e>
 800c504:	e6bf      	b.n	800c286 <_strtod_l+0xae>
 800c506:	49a5      	ldr	r1, [pc, #660]	@ (800c79c <_strtod_l+0x5c4>)
 800c508:	a81d      	add	r0, sp, #116	@ 0x74
 800c50a:	f001 fa67 	bl	800d9dc <__match>
 800c50e:	2800      	cmp	r0, #0
 800c510:	d100      	bne.n	800c514 <_strtod_l+0x33c>
 800c512:	e6b8      	b.n	800c286 <_strtod_l+0xae>
 800c514:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800c516:	781b      	ldrb	r3, [r3, #0]
 800c518:	2b28      	cmp	r3, #40	@ 0x28
 800c51a:	d12c      	bne.n	800c576 <_strtod_l+0x39e>
 800c51c:	49a0      	ldr	r1, [pc, #640]	@ (800c7a0 <_strtod_l+0x5c8>)
 800c51e:	aa20      	add	r2, sp, #128	@ 0x80
 800c520:	a81d      	add	r0, sp, #116	@ 0x74
 800c522:	f001 fa6f 	bl	800da04 <__hexnan>
 800c526:	2805      	cmp	r0, #5
 800c528:	d125      	bne.n	800c576 <_strtod_l+0x39e>
 800c52a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c52c:	4a9d      	ldr	r2, [pc, #628]	@ (800c7a4 <_strtod_l+0x5cc>)
 800c52e:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800c530:	431a      	orrs	r2, r3
 800c532:	0017      	movs	r7, r2
 800c534:	e68b      	b.n	800c24e <_strtod_l+0x76>
 800c536:	220a      	movs	r2, #10
 800c538:	9910      	ldr	r1, [sp, #64]	@ 0x40
 800c53a:	434a      	muls	r2, r1
 800c53c:	18d2      	adds	r2, r2, r3
 800c53e:	3a30      	subs	r2, #48	@ 0x30
 800c540:	9210      	str	r2, [sp, #64]	@ 0x40
 800c542:	e7b5      	b.n	800c4b0 <_strtod_l+0x2d8>
 800c544:	2b6e      	cmp	r3, #110	@ 0x6e
 800c546:	d0de      	beq.n	800c506 <_strtod_l+0x32e>
 800c548:	e69d      	b.n	800c286 <_strtod_l+0xae>
 800c54a:	4997      	ldr	r1, [pc, #604]	@ (800c7a8 <_strtod_l+0x5d0>)
 800c54c:	a81d      	add	r0, sp, #116	@ 0x74
 800c54e:	f001 fa45 	bl	800d9dc <__match>
 800c552:	2800      	cmp	r0, #0
 800c554:	d100      	bne.n	800c558 <_strtod_l+0x380>
 800c556:	e696      	b.n	800c286 <_strtod_l+0xae>
 800c558:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800c55a:	4994      	ldr	r1, [pc, #592]	@ (800c7ac <_strtod_l+0x5d4>)
 800c55c:	3b01      	subs	r3, #1
 800c55e:	a81d      	add	r0, sp, #116	@ 0x74
 800c560:	931d      	str	r3, [sp, #116]	@ 0x74
 800c562:	f001 fa3b 	bl	800d9dc <__match>
 800c566:	2800      	cmp	r0, #0
 800c568:	d102      	bne.n	800c570 <_strtod_l+0x398>
 800c56a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800c56c:	3301      	adds	r3, #1
 800c56e:	931d      	str	r3, [sp, #116]	@ 0x74
 800c570:	2600      	movs	r6, #0
 800c572:	4f8c      	ldr	r7, [pc, #560]	@ (800c7a4 <_strtod_l+0x5cc>)
 800c574:	e66b      	b.n	800c24e <_strtod_l+0x76>
 800c576:	488e      	ldr	r0, [pc, #568]	@ (800c7b0 <_strtod_l+0x5d8>)
 800c578:	f000 ff42 	bl	800d400 <nan>
 800c57c:	0006      	movs	r6, r0
 800c57e:	000f      	movs	r7, r1
 800c580:	e665      	b.n	800c24e <_strtod_l+0x76>
 800c582:	9b07      	ldr	r3, [sp, #28]
 800c584:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c586:	1a9b      	subs	r3, r3, r2
 800c588:	930c      	str	r3, [sp, #48]	@ 0x30
 800c58a:	9b08      	ldr	r3, [sp, #32]
 800c58c:	2b00      	cmp	r3, #0
 800c58e:	d101      	bne.n	800c594 <_strtod_l+0x3bc>
 800c590:	9b06      	ldr	r3, [sp, #24]
 800c592:	9308      	str	r3, [sp, #32]
 800c594:	9c06      	ldr	r4, [sp, #24]
 800c596:	2c10      	cmp	r4, #16
 800c598:	dd00      	ble.n	800c59c <_strtod_l+0x3c4>
 800c59a:	2410      	movs	r4, #16
 800c59c:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800c59e:	f7f6 fefd 	bl	800339c <__aeabi_ui2d>
 800c5a2:	9b06      	ldr	r3, [sp, #24]
 800c5a4:	0006      	movs	r6, r0
 800c5a6:	000f      	movs	r7, r1
 800c5a8:	2b09      	cmp	r3, #9
 800c5aa:	dc13      	bgt.n	800c5d4 <_strtod_l+0x3fc>
 800c5ac:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c5ae:	2b00      	cmp	r3, #0
 800c5b0:	d100      	bne.n	800c5b4 <_strtod_l+0x3dc>
 800c5b2:	e64c      	b.n	800c24e <_strtod_l+0x76>
 800c5b4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c5b6:	2b00      	cmp	r3, #0
 800c5b8:	dc00      	bgt.n	800c5bc <_strtod_l+0x3e4>
 800c5ba:	e07e      	b.n	800c6ba <_strtod_l+0x4e2>
 800c5bc:	2b16      	cmp	r3, #22
 800c5be:	dc63      	bgt.n	800c688 <_strtod_l+0x4b0>
 800c5c0:	497c      	ldr	r1, [pc, #496]	@ (800c7b4 <_strtod_l+0x5dc>)
 800c5c2:	00db      	lsls	r3, r3, #3
 800c5c4:	18c9      	adds	r1, r1, r3
 800c5c6:	0032      	movs	r2, r6
 800c5c8:	6808      	ldr	r0, [r1, #0]
 800c5ca:	6849      	ldr	r1, [r1, #4]
 800c5cc:	003b      	movs	r3, r7
 800c5ce:	f7f5 fff5 	bl	80025bc <__aeabi_dmul>
 800c5d2:	e7d3      	b.n	800c57c <_strtod_l+0x3a4>
 800c5d4:	0022      	movs	r2, r4
 800c5d6:	4b77      	ldr	r3, [pc, #476]	@ (800c7b4 <_strtod_l+0x5dc>)
 800c5d8:	3a09      	subs	r2, #9
 800c5da:	00d2      	lsls	r2, r2, #3
 800c5dc:	189b      	adds	r3, r3, r2
 800c5de:	681a      	ldr	r2, [r3, #0]
 800c5e0:	685b      	ldr	r3, [r3, #4]
 800c5e2:	f7f5 ffeb 	bl	80025bc <__aeabi_dmul>
 800c5e6:	0006      	movs	r6, r0
 800c5e8:	0028      	movs	r0, r5
 800c5ea:	000f      	movs	r7, r1
 800c5ec:	f7f6 fed6 	bl	800339c <__aeabi_ui2d>
 800c5f0:	000b      	movs	r3, r1
 800c5f2:	0002      	movs	r2, r0
 800c5f4:	0039      	movs	r1, r7
 800c5f6:	0030      	movs	r0, r6
 800c5f8:	f7f5 f838 	bl	800166c <__aeabi_dadd>
 800c5fc:	9b06      	ldr	r3, [sp, #24]
 800c5fe:	0006      	movs	r6, r0
 800c600:	000f      	movs	r7, r1
 800c602:	2b0f      	cmp	r3, #15
 800c604:	ddd2      	ble.n	800c5ac <_strtod_l+0x3d4>
 800c606:	9b06      	ldr	r3, [sp, #24]
 800c608:	1b1c      	subs	r4, r3, r4
 800c60a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c60c:	18e4      	adds	r4, r4, r3
 800c60e:	2c00      	cmp	r4, #0
 800c610:	dc00      	bgt.n	800c614 <_strtod_l+0x43c>
 800c612:	e09b      	b.n	800c74c <_strtod_l+0x574>
 800c614:	220f      	movs	r2, #15
 800c616:	0023      	movs	r3, r4
 800c618:	4013      	ands	r3, r2
 800c61a:	4214      	tst	r4, r2
 800c61c:	d00a      	beq.n	800c634 <_strtod_l+0x45c>
 800c61e:	4965      	ldr	r1, [pc, #404]	@ (800c7b4 <_strtod_l+0x5dc>)
 800c620:	00db      	lsls	r3, r3, #3
 800c622:	18c9      	adds	r1, r1, r3
 800c624:	0032      	movs	r2, r6
 800c626:	6808      	ldr	r0, [r1, #0]
 800c628:	6849      	ldr	r1, [r1, #4]
 800c62a:	003b      	movs	r3, r7
 800c62c:	f7f5 ffc6 	bl	80025bc <__aeabi_dmul>
 800c630:	0006      	movs	r6, r0
 800c632:	000f      	movs	r7, r1
 800c634:	230f      	movs	r3, #15
 800c636:	439c      	bics	r4, r3
 800c638:	d073      	beq.n	800c722 <_strtod_l+0x54a>
 800c63a:	3326      	adds	r3, #38	@ 0x26
 800c63c:	33ff      	adds	r3, #255	@ 0xff
 800c63e:	429c      	cmp	r4, r3
 800c640:	dd4b      	ble.n	800c6da <_strtod_l+0x502>
 800c642:	2300      	movs	r3, #0
 800c644:	9306      	str	r3, [sp, #24]
 800c646:	9307      	str	r3, [sp, #28]
 800c648:	930d      	str	r3, [sp, #52]	@ 0x34
 800c64a:	9308      	str	r3, [sp, #32]
 800c64c:	2322      	movs	r3, #34	@ 0x22
 800c64e:	2600      	movs	r6, #0
 800c650:	9a05      	ldr	r2, [sp, #20]
 800c652:	4f54      	ldr	r7, [pc, #336]	@ (800c7a4 <_strtod_l+0x5cc>)
 800c654:	6013      	str	r3, [r2, #0]
 800c656:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c658:	42b3      	cmp	r3, r6
 800c65a:	d100      	bne.n	800c65e <_strtod_l+0x486>
 800c65c:	e5f7      	b.n	800c24e <_strtod_l+0x76>
 800c65e:	991e      	ldr	r1, [sp, #120]	@ 0x78
 800c660:	9805      	ldr	r0, [sp, #20]
 800c662:	f001 fb7f 	bl	800dd64 <_Bfree>
 800c666:	9908      	ldr	r1, [sp, #32]
 800c668:	9805      	ldr	r0, [sp, #20]
 800c66a:	f001 fb7b 	bl	800dd64 <_Bfree>
 800c66e:	9907      	ldr	r1, [sp, #28]
 800c670:	9805      	ldr	r0, [sp, #20]
 800c672:	f001 fb77 	bl	800dd64 <_Bfree>
 800c676:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800c678:	9805      	ldr	r0, [sp, #20]
 800c67a:	f001 fb73 	bl	800dd64 <_Bfree>
 800c67e:	9906      	ldr	r1, [sp, #24]
 800c680:	9805      	ldr	r0, [sp, #20]
 800c682:	f001 fb6f 	bl	800dd64 <_Bfree>
 800c686:	e5e2      	b.n	800c24e <_strtod_l+0x76>
 800c688:	2325      	movs	r3, #37	@ 0x25
 800c68a:	9a06      	ldr	r2, [sp, #24]
 800c68c:	1a9b      	subs	r3, r3, r2
 800c68e:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800c690:	4293      	cmp	r3, r2
 800c692:	dbb8      	blt.n	800c606 <_strtod_l+0x42e>
 800c694:	240f      	movs	r4, #15
 800c696:	9b06      	ldr	r3, [sp, #24]
 800c698:	4d46      	ldr	r5, [pc, #280]	@ (800c7b4 <_strtod_l+0x5dc>)
 800c69a:	1ae4      	subs	r4, r4, r3
 800c69c:	00e1      	lsls	r1, r4, #3
 800c69e:	1869      	adds	r1, r5, r1
 800c6a0:	0032      	movs	r2, r6
 800c6a2:	6808      	ldr	r0, [r1, #0]
 800c6a4:	6849      	ldr	r1, [r1, #4]
 800c6a6:	003b      	movs	r3, r7
 800c6a8:	f7f5 ff88 	bl	80025bc <__aeabi_dmul>
 800c6ac:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c6ae:	1b1c      	subs	r4, r3, r4
 800c6b0:	00e4      	lsls	r4, r4, #3
 800c6b2:	192d      	adds	r5, r5, r4
 800c6b4:	682a      	ldr	r2, [r5, #0]
 800c6b6:	686b      	ldr	r3, [r5, #4]
 800c6b8:	e789      	b.n	800c5ce <_strtod_l+0x3f6>
 800c6ba:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c6bc:	3316      	adds	r3, #22
 800c6be:	dba2      	blt.n	800c606 <_strtod_l+0x42e>
 800c6c0:	9907      	ldr	r1, [sp, #28]
 800c6c2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c6c4:	4b3b      	ldr	r3, [pc, #236]	@ (800c7b4 <_strtod_l+0x5dc>)
 800c6c6:	1a52      	subs	r2, r2, r1
 800c6c8:	00d2      	lsls	r2, r2, #3
 800c6ca:	189b      	adds	r3, r3, r2
 800c6cc:	0030      	movs	r0, r6
 800c6ce:	681a      	ldr	r2, [r3, #0]
 800c6d0:	685b      	ldr	r3, [r3, #4]
 800c6d2:	0039      	movs	r1, r7
 800c6d4:	f7f5 fb2e 	bl	8001d34 <__aeabi_ddiv>
 800c6d8:	e750      	b.n	800c57c <_strtod_l+0x3a4>
 800c6da:	2300      	movs	r3, #0
 800c6dc:	0030      	movs	r0, r6
 800c6de:	0039      	movs	r1, r7
 800c6e0:	4d35      	ldr	r5, [pc, #212]	@ (800c7b8 <_strtod_l+0x5e0>)
 800c6e2:	1124      	asrs	r4, r4, #4
 800c6e4:	9309      	str	r3, [sp, #36]	@ 0x24
 800c6e6:	2c01      	cmp	r4, #1
 800c6e8:	dc1e      	bgt.n	800c728 <_strtod_l+0x550>
 800c6ea:	2b00      	cmp	r3, #0
 800c6ec:	d001      	beq.n	800c6f2 <_strtod_l+0x51a>
 800c6ee:	0006      	movs	r6, r0
 800c6f0:	000f      	movs	r7, r1
 800c6f2:	4b32      	ldr	r3, [pc, #200]	@ (800c7bc <_strtod_l+0x5e4>)
 800c6f4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c6f6:	18ff      	adds	r7, r7, r3
 800c6f8:	4b2f      	ldr	r3, [pc, #188]	@ (800c7b8 <_strtod_l+0x5e0>)
 800c6fa:	00d5      	lsls	r5, r2, #3
 800c6fc:	195d      	adds	r5, r3, r5
 800c6fe:	0032      	movs	r2, r6
 800c700:	6828      	ldr	r0, [r5, #0]
 800c702:	6869      	ldr	r1, [r5, #4]
 800c704:	003b      	movs	r3, r7
 800c706:	f7f5 ff59 	bl	80025bc <__aeabi_dmul>
 800c70a:	4b26      	ldr	r3, [pc, #152]	@ (800c7a4 <_strtod_l+0x5cc>)
 800c70c:	4a2c      	ldr	r2, [pc, #176]	@ (800c7c0 <_strtod_l+0x5e8>)
 800c70e:	0006      	movs	r6, r0
 800c710:	400b      	ands	r3, r1
 800c712:	4293      	cmp	r3, r2
 800c714:	d895      	bhi.n	800c642 <_strtod_l+0x46a>
 800c716:	4a2b      	ldr	r2, [pc, #172]	@ (800c7c4 <_strtod_l+0x5ec>)
 800c718:	4293      	cmp	r3, r2
 800c71a:	d913      	bls.n	800c744 <_strtod_l+0x56c>
 800c71c:	2601      	movs	r6, #1
 800c71e:	4f2a      	ldr	r7, [pc, #168]	@ (800c7c8 <_strtod_l+0x5f0>)
 800c720:	4276      	negs	r6, r6
 800c722:	2300      	movs	r3, #0
 800c724:	9309      	str	r3, [sp, #36]	@ 0x24
 800c726:	e086      	b.n	800c836 <_strtod_l+0x65e>
 800c728:	2201      	movs	r2, #1
 800c72a:	4214      	tst	r4, r2
 800c72c:	d004      	beq.n	800c738 <_strtod_l+0x560>
 800c72e:	682a      	ldr	r2, [r5, #0]
 800c730:	686b      	ldr	r3, [r5, #4]
 800c732:	f7f5 ff43 	bl	80025bc <__aeabi_dmul>
 800c736:	2301      	movs	r3, #1
 800c738:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c73a:	1064      	asrs	r4, r4, #1
 800c73c:	3201      	adds	r2, #1
 800c73e:	9209      	str	r2, [sp, #36]	@ 0x24
 800c740:	3508      	adds	r5, #8
 800c742:	e7d0      	b.n	800c6e6 <_strtod_l+0x50e>
 800c744:	23d4      	movs	r3, #212	@ 0xd4
 800c746:	049b      	lsls	r3, r3, #18
 800c748:	18cf      	adds	r7, r1, r3
 800c74a:	e7ea      	b.n	800c722 <_strtod_l+0x54a>
 800c74c:	2c00      	cmp	r4, #0
 800c74e:	d0e8      	beq.n	800c722 <_strtod_l+0x54a>
 800c750:	4264      	negs	r4, r4
 800c752:	230f      	movs	r3, #15
 800c754:	0022      	movs	r2, r4
 800c756:	401a      	ands	r2, r3
 800c758:	421c      	tst	r4, r3
 800c75a:	d00a      	beq.n	800c772 <_strtod_l+0x59a>
 800c75c:	4b15      	ldr	r3, [pc, #84]	@ (800c7b4 <_strtod_l+0x5dc>)
 800c75e:	00d2      	lsls	r2, r2, #3
 800c760:	189b      	adds	r3, r3, r2
 800c762:	0030      	movs	r0, r6
 800c764:	681a      	ldr	r2, [r3, #0]
 800c766:	685b      	ldr	r3, [r3, #4]
 800c768:	0039      	movs	r1, r7
 800c76a:	f7f5 fae3 	bl	8001d34 <__aeabi_ddiv>
 800c76e:	0006      	movs	r6, r0
 800c770:	000f      	movs	r7, r1
 800c772:	1124      	asrs	r4, r4, #4
 800c774:	d0d5      	beq.n	800c722 <_strtod_l+0x54a>
 800c776:	2c1f      	cmp	r4, #31
 800c778:	dd28      	ble.n	800c7cc <_strtod_l+0x5f4>
 800c77a:	2300      	movs	r3, #0
 800c77c:	9306      	str	r3, [sp, #24]
 800c77e:	9307      	str	r3, [sp, #28]
 800c780:	930d      	str	r3, [sp, #52]	@ 0x34
 800c782:	9308      	str	r3, [sp, #32]
 800c784:	2322      	movs	r3, #34	@ 0x22
 800c786:	9a05      	ldr	r2, [sp, #20]
 800c788:	2600      	movs	r6, #0
 800c78a:	6013      	str	r3, [r2, #0]
 800c78c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c78e:	2700      	movs	r7, #0
 800c790:	2b00      	cmp	r3, #0
 800c792:	d000      	beq.n	800c796 <_strtod_l+0x5be>
 800c794:	e763      	b.n	800c65e <_strtod_l+0x486>
 800c796:	e55a      	b.n	800c24e <_strtod_l+0x76>
 800c798:	00004e1f 	.word	0x00004e1f
 800c79c:	08010467 	.word	0x08010467
 800c7a0:	0801046c 	.word	0x0801046c
 800c7a4:	7ff00000 	.word	0x7ff00000
 800c7a8:	0801045e 	.word	0x0801045e
 800c7ac:	08010461 	.word	0x08010461
 800c7b0:	08010816 	.word	0x08010816
 800c7b4:	080106e0 	.word	0x080106e0
 800c7b8:	080106b8 	.word	0x080106b8
 800c7bc:	fcb00000 	.word	0xfcb00000
 800c7c0:	7ca00000 	.word	0x7ca00000
 800c7c4:	7c900000 	.word	0x7c900000
 800c7c8:	7fefffff 	.word	0x7fefffff
 800c7cc:	2310      	movs	r3, #16
 800c7ce:	0022      	movs	r2, r4
 800c7d0:	401a      	ands	r2, r3
 800c7d2:	9209      	str	r2, [sp, #36]	@ 0x24
 800c7d4:	421c      	tst	r4, r3
 800c7d6:	d001      	beq.n	800c7dc <_strtod_l+0x604>
 800c7d8:	335a      	adds	r3, #90	@ 0x5a
 800c7da:	9309      	str	r3, [sp, #36]	@ 0x24
 800c7dc:	0030      	movs	r0, r6
 800c7de:	0039      	movs	r1, r7
 800c7e0:	2300      	movs	r3, #0
 800c7e2:	4dbf      	ldr	r5, [pc, #764]	@ (800cae0 <_strtod_l+0x908>)
 800c7e4:	2201      	movs	r2, #1
 800c7e6:	4214      	tst	r4, r2
 800c7e8:	d004      	beq.n	800c7f4 <_strtod_l+0x61c>
 800c7ea:	682a      	ldr	r2, [r5, #0]
 800c7ec:	686b      	ldr	r3, [r5, #4]
 800c7ee:	f7f5 fee5 	bl	80025bc <__aeabi_dmul>
 800c7f2:	2301      	movs	r3, #1
 800c7f4:	1064      	asrs	r4, r4, #1
 800c7f6:	3508      	adds	r5, #8
 800c7f8:	2c00      	cmp	r4, #0
 800c7fa:	d1f3      	bne.n	800c7e4 <_strtod_l+0x60c>
 800c7fc:	2b00      	cmp	r3, #0
 800c7fe:	d001      	beq.n	800c804 <_strtod_l+0x62c>
 800c800:	0006      	movs	r6, r0
 800c802:	000f      	movs	r7, r1
 800c804:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c806:	2b00      	cmp	r3, #0
 800c808:	d00d      	beq.n	800c826 <_strtod_l+0x64e>
 800c80a:	236b      	movs	r3, #107	@ 0x6b
 800c80c:	007a      	lsls	r2, r7, #1
 800c80e:	0d52      	lsrs	r2, r2, #21
 800c810:	0039      	movs	r1, r7
 800c812:	1a9b      	subs	r3, r3, r2
 800c814:	2b00      	cmp	r3, #0
 800c816:	dd06      	ble.n	800c826 <_strtod_l+0x64e>
 800c818:	2b1f      	cmp	r3, #31
 800c81a:	dd5a      	ble.n	800c8d2 <_strtod_l+0x6fa>
 800c81c:	2600      	movs	r6, #0
 800c81e:	2b34      	cmp	r3, #52	@ 0x34
 800c820:	dd50      	ble.n	800c8c4 <_strtod_l+0x6ec>
 800c822:	27dc      	movs	r7, #220	@ 0xdc
 800c824:	04bf      	lsls	r7, r7, #18
 800c826:	2200      	movs	r2, #0
 800c828:	2300      	movs	r3, #0
 800c82a:	0030      	movs	r0, r6
 800c82c:	0039      	movs	r1, r7
 800c82e:	f7f3 fe15 	bl	800045c <__aeabi_dcmpeq>
 800c832:	2800      	cmp	r0, #0
 800c834:	d1a1      	bne.n	800c77a <_strtod_l+0x5a2>
 800c836:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c838:	9a08      	ldr	r2, [sp, #32]
 800c83a:	9300      	str	r3, [sp, #0]
 800c83c:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800c83e:	9b06      	ldr	r3, [sp, #24]
 800c840:	9805      	ldr	r0, [sp, #20]
 800c842:	f001 faf7 	bl	800de34 <__s2b>
 800c846:	900d      	str	r0, [sp, #52]	@ 0x34
 800c848:	2800      	cmp	r0, #0
 800c84a:	d100      	bne.n	800c84e <_strtod_l+0x676>
 800c84c:	e6f9      	b.n	800c642 <_strtod_l+0x46a>
 800c84e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c850:	9907      	ldr	r1, [sp, #28]
 800c852:	17da      	asrs	r2, r3, #31
 800c854:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c856:	1a5b      	subs	r3, r3, r1
 800c858:	401a      	ands	r2, r3
 800c85a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c85c:	9217      	str	r2, [sp, #92]	@ 0x5c
 800c85e:	43db      	mvns	r3, r3
 800c860:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800c862:	17db      	asrs	r3, r3, #31
 800c864:	401a      	ands	r2, r3
 800c866:	2300      	movs	r3, #0
 800c868:	921a      	str	r2, [sp, #104]	@ 0x68
 800c86a:	9306      	str	r3, [sp, #24]
 800c86c:	9307      	str	r3, [sp, #28]
 800c86e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c870:	9805      	ldr	r0, [sp, #20]
 800c872:	6859      	ldr	r1, [r3, #4]
 800c874:	f001 fa32 	bl	800dcdc <_Balloc>
 800c878:	9008      	str	r0, [sp, #32]
 800c87a:	2800      	cmp	r0, #0
 800c87c:	d100      	bne.n	800c880 <_strtod_l+0x6a8>
 800c87e:	e6e5      	b.n	800c64c <_strtod_l+0x474>
 800c880:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c882:	300c      	adds	r0, #12
 800c884:	0019      	movs	r1, r3
 800c886:	691a      	ldr	r2, [r3, #16]
 800c888:	310c      	adds	r1, #12
 800c88a:	3202      	adds	r2, #2
 800c88c:	0092      	lsls	r2, r2, #2
 800c88e:	f000 fdae 	bl	800d3ee <memcpy>
 800c892:	ab20      	add	r3, sp, #128	@ 0x80
 800c894:	9301      	str	r3, [sp, #4]
 800c896:	ab1f      	add	r3, sp, #124	@ 0x7c
 800c898:	9300      	str	r3, [sp, #0]
 800c89a:	0032      	movs	r2, r6
 800c89c:	003b      	movs	r3, r7
 800c89e:	9805      	ldr	r0, [sp, #20]
 800c8a0:	9610      	str	r6, [sp, #64]	@ 0x40
 800c8a2:	9711      	str	r7, [sp, #68]	@ 0x44
 800c8a4:	f001 fe16 	bl	800e4d4 <__d2b>
 800c8a8:	901e      	str	r0, [sp, #120]	@ 0x78
 800c8aa:	2800      	cmp	r0, #0
 800c8ac:	d100      	bne.n	800c8b0 <_strtod_l+0x6d8>
 800c8ae:	e6cd      	b.n	800c64c <_strtod_l+0x474>
 800c8b0:	2101      	movs	r1, #1
 800c8b2:	9805      	ldr	r0, [sp, #20]
 800c8b4:	f001 fb5a 	bl	800df6c <__i2b>
 800c8b8:	9007      	str	r0, [sp, #28]
 800c8ba:	2800      	cmp	r0, #0
 800c8bc:	d10e      	bne.n	800c8dc <_strtod_l+0x704>
 800c8be:	2300      	movs	r3, #0
 800c8c0:	9307      	str	r3, [sp, #28]
 800c8c2:	e6c3      	b.n	800c64c <_strtod_l+0x474>
 800c8c4:	234b      	movs	r3, #75	@ 0x4b
 800c8c6:	1a9a      	subs	r2, r3, r2
 800c8c8:	3b4c      	subs	r3, #76	@ 0x4c
 800c8ca:	4093      	lsls	r3, r2
 800c8cc:	4019      	ands	r1, r3
 800c8ce:	000f      	movs	r7, r1
 800c8d0:	e7a9      	b.n	800c826 <_strtod_l+0x64e>
 800c8d2:	2201      	movs	r2, #1
 800c8d4:	4252      	negs	r2, r2
 800c8d6:	409a      	lsls	r2, r3
 800c8d8:	4016      	ands	r6, r2
 800c8da:	e7a4      	b.n	800c826 <_strtod_l+0x64e>
 800c8dc:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 800c8de:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800c8e0:	9d17      	ldr	r5, [sp, #92]	@ 0x5c
 800c8e2:	1ad4      	subs	r4, r2, r3
 800c8e4:	2b00      	cmp	r3, #0
 800c8e6:	db01      	blt.n	800c8ec <_strtod_l+0x714>
 800c8e8:	9c1a      	ldr	r4, [sp, #104]	@ 0x68
 800c8ea:	195d      	adds	r5, r3, r5
 800c8ec:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c8ee:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800c8f0:	1a5b      	subs	r3, r3, r1
 800c8f2:	2136      	movs	r1, #54	@ 0x36
 800c8f4:	189b      	adds	r3, r3, r2
 800c8f6:	1a8a      	subs	r2, r1, r2
 800c8f8:	497a      	ldr	r1, [pc, #488]	@ (800cae4 <_strtod_l+0x90c>)
 800c8fa:	2001      	movs	r0, #1
 800c8fc:	468c      	mov	ip, r1
 800c8fe:	2100      	movs	r1, #0
 800c900:	3b01      	subs	r3, #1
 800c902:	9116      	str	r1, [sp, #88]	@ 0x58
 800c904:	9014      	str	r0, [sp, #80]	@ 0x50
 800c906:	4563      	cmp	r3, ip
 800c908:	da06      	bge.n	800c918 <_strtod_l+0x740>
 800c90a:	4661      	mov	r1, ip
 800c90c:	1ac9      	subs	r1, r1, r3
 800c90e:	1a52      	subs	r2, r2, r1
 800c910:	291f      	cmp	r1, #31
 800c912:	dc3f      	bgt.n	800c994 <_strtod_l+0x7bc>
 800c914:	4088      	lsls	r0, r1
 800c916:	9014      	str	r0, [sp, #80]	@ 0x50
 800c918:	18ab      	adds	r3, r5, r2
 800c91a:	930e      	str	r3, [sp, #56]	@ 0x38
 800c91c:	18a4      	adds	r4, r4, r2
 800c91e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c920:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c922:	191c      	adds	r4, r3, r4
 800c924:	002b      	movs	r3, r5
 800c926:	4295      	cmp	r5, r2
 800c928:	dd00      	ble.n	800c92c <_strtod_l+0x754>
 800c92a:	0013      	movs	r3, r2
 800c92c:	42a3      	cmp	r3, r4
 800c92e:	dd00      	ble.n	800c932 <_strtod_l+0x75a>
 800c930:	0023      	movs	r3, r4
 800c932:	2b00      	cmp	r3, #0
 800c934:	dd04      	ble.n	800c940 <_strtod_l+0x768>
 800c936:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c938:	1ae4      	subs	r4, r4, r3
 800c93a:	1ad2      	subs	r2, r2, r3
 800c93c:	920e      	str	r2, [sp, #56]	@ 0x38
 800c93e:	1aed      	subs	r5, r5, r3
 800c940:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800c942:	2b00      	cmp	r3, #0
 800c944:	dd16      	ble.n	800c974 <_strtod_l+0x79c>
 800c946:	001a      	movs	r2, r3
 800c948:	9907      	ldr	r1, [sp, #28]
 800c94a:	9805      	ldr	r0, [sp, #20]
 800c94c:	f001 fbd8 	bl	800e100 <__pow5mult>
 800c950:	9007      	str	r0, [sp, #28]
 800c952:	2800      	cmp	r0, #0
 800c954:	d0b3      	beq.n	800c8be <_strtod_l+0x6e6>
 800c956:	0001      	movs	r1, r0
 800c958:	9a1e      	ldr	r2, [sp, #120]	@ 0x78
 800c95a:	9805      	ldr	r0, [sp, #20]
 800c95c:	f001 fb1e 	bl	800df9c <__multiply>
 800c960:	9013      	str	r0, [sp, #76]	@ 0x4c
 800c962:	2800      	cmp	r0, #0
 800c964:	d100      	bne.n	800c968 <_strtod_l+0x790>
 800c966:	e671      	b.n	800c64c <_strtod_l+0x474>
 800c968:	991e      	ldr	r1, [sp, #120]	@ 0x78
 800c96a:	9805      	ldr	r0, [sp, #20]
 800c96c:	f001 f9fa 	bl	800dd64 <_Bfree>
 800c970:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800c972:	931e      	str	r3, [sp, #120]	@ 0x78
 800c974:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c976:	2b00      	cmp	r3, #0
 800c978:	dc12      	bgt.n	800c9a0 <_strtod_l+0x7c8>
 800c97a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c97c:	2b00      	cmp	r3, #0
 800c97e:	dd18      	ble.n	800c9b2 <_strtod_l+0x7da>
 800c980:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800c982:	9908      	ldr	r1, [sp, #32]
 800c984:	9805      	ldr	r0, [sp, #20]
 800c986:	f001 fbbb 	bl	800e100 <__pow5mult>
 800c98a:	9008      	str	r0, [sp, #32]
 800c98c:	2800      	cmp	r0, #0
 800c98e:	d110      	bne.n	800c9b2 <_strtod_l+0x7da>
 800c990:	2300      	movs	r3, #0
 800c992:	e65a      	b.n	800c64a <_strtod_l+0x472>
 800c994:	4954      	ldr	r1, [pc, #336]	@ (800cae8 <_strtod_l+0x910>)
 800c996:	1acb      	subs	r3, r1, r3
 800c998:	0001      	movs	r1, r0
 800c99a:	4099      	lsls	r1, r3
 800c99c:	9116      	str	r1, [sp, #88]	@ 0x58
 800c99e:	e7ba      	b.n	800c916 <_strtod_l+0x73e>
 800c9a0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c9a2:	991e      	ldr	r1, [sp, #120]	@ 0x78
 800c9a4:	9805      	ldr	r0, [sp, #20]
 800c9a6:	f001 fc07 	bl	800e1b8 <__lshift>
 800c9aa:	901e      	str	r0, [sp, #120]	@ 0x78
 800c9ac:	2800      	cmp	r0, #0
 800c9ae:	d1e4      	bne.n	800c97a <_strtod_l+0x7a2>
 800c9b0:	e64c      	b.n	800c64c <_strtod_l+0x474>
 800c9b2:	2c00      	cmp	r4, #0
 800c9b4:	dd07      	ble.n	800c9c6 <_strtod_l+0x7ee>
 800c9b6:	0022      	movs	r2, r4
 800c9b8:	9908      	ldr	r1, [sp, #32]
 800c9ba:	9805      	ldr	r0, [sp, #20]
 800c9bc:	f001 fbfc 	bl	800e1b8 <__lshift>
 800c9c0:	9008      	str	r0, [sp, #32]
 800c9c2:	2800      	cmp	r0, #0
 800c9c4:	d0e4      	beq.n	800c990 <_strtod_l+0x7b8>
 800c9c6:	2d00      	cmp	r5, #0
 800c9c8:	dd08      	ble.n	800c9dc <_strtod_l+0x804>
 800c9ca:	002a      	movs	r2, r5
 800c9cc:	9907      	ldr	r1, [sp, #28]
 800c9ce:	9805      	ldr	r0, [sp, #20]
 800c9d0:	f001 fbf2 	bl	800e1b8 <__lshift>
 800c9d4:	9007      	str	r0, [sp, #28]
 800c9d6:	2800      	cmp	r0, #0
 800c9d8:	d100      	bne.n	800c9dc <_strtod_l+0x804>
 800c9da:	e637      	b.n	800c64c <_strtod_l+0x474>
 800c9dc:	9a08      	ldr	r2, [sp, #32]
 800c9de:	991e      	ldr	r1, [sp, #120]	@ 0x78
 800c9e0:	9805      	ldr	r0, [sp, #20]
 800c9e2:	f001 fc71 	bl	800e2c8 <__mdiff>
 800c9e6:	9006      	str	r0, [sp, #24]
 800c9e8:	2800      	cmp	r0, #0
 800c9ea:	d100      	bne.n	800c9ee <_strtod_l+0x816>
 800c9ec:	e62e      	b.n	800c64c <_strtod_l+0x474>
 800c9ee:	68c3      	ldr	r3, [r0, #12]
 800c9f0:	9907      	ldr	r1, [sp, #28]
 800c9f2:	9313      	str	r3, [sp, #76]	@ 0x4c
 800c9f4:	2300      	movs	r3, #0
 800c9f6:	60c3      	str	r3, [r0, #12]
 800c9f8:	f001 fc4a 	bl	800e290 <__mcmp>
 800c9fc:	2800      	cmp	r0, #0
 800c9fe:	da3b      	bge.n	800ca78 <_strtod_l+0x8a0>
 800ca00:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800ca02:	4333      	orrs	r3, r6
 800ca04:	d167      	bne.n	800cad6 <_strtod_l+0x8fe>
 800ca06:	033b      	lsls	r3, r7, #12
 800ca08:	d165      	bne.n	800cad6 <_strtod_l+0x8fe>
 800ca0a:	22d6      	movs	r2, #214	@ 0xd6
 800ca0c:	4b37      	ldr	r3, [pc, #220]	@ (800caec <_strtod_l+0x914>)
 800ca0e:	04d2      	lsls	r2, r2, #19
 800ca10:	403b      	ands	r3, r7
 800ca12:	4293      	cmp	r3, r2
 800ca14:	d95f      	bls.n	800cad6 <_strtod_l+0x8fe>
 800ca16:	9b06      	ldr	r3, [sp, #24]
 800ca18:	695b      	ldr	r3, [r3, #20]
 800ca1a:	2b00      	cmp	r3, #0
 800ca1c:	d103      	bne.n	800ca26 <_strtod_l+0x84e>
 800ca1e:	9b06      	ldr	r3, [sp, #24]
 800ca20:	691b      	ldr	r3, [r3, #16]
 800ca22:	2b01      	cmp	r3, #1
 800ca24:	dd57      	ble.n	800cad6 <_strtod_l+0x8fe>
 800ca26:	9906      	ldr	r1, [sp, #24]
 800ca28:	2201      	movs	r2, #1
 800ca2a:	9805      	ldr	r0, [sp, #20]
 800ca2c:	f001 fbc4 	bl	800e1b8 <__lshift>
 800ca30:	9907      	ldr	r1, [sp, #28]
 800ca32:	9006      	str	r0, [sp, #24]
 800ca34:	f001 fc2c 	bl	800e290 <__mcmp>
 800ca38:	2800      	cmp	r0, #0
 800ca3a:	dd4c      	ble.n	800cad6 <_strtod_l+0x8fe>
 800ca3c:	4b2b      	ldr	r3, [pc, #172]	@ (800caec <_strtod_l+0x914>)
 800ca3e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ca40:	403b      	ands	r3, r7
 800ca42:	2a00      	cmp	r2, #0
 800ca44:	d074      	beq.n	800cb30 <_strtod_l+0x958>
 800ca46:	22d6      	movs	r2, #214	@ 0xd6
 800ca48:	04d2      	lsls	r2, r2, #19
 800ca4a:	4293      	cmp	r3, r2
 800ca4c:	d870      	bhi.n	800cb30 <_strtod_l+0x958>
 800ca4e:	22dc      	movs	r2, #220	@ 0xdc
 800ca50:	0492      	lsls	r2, r2, #18
 800ca52:	4293      	cmp	r3, r2
 800ca54:	d800      	bhi.n	800ca58 <_strtod_l+0x880>
 800ca56:	e695      	b.n	800c784 <_strtod_l+0x5ac>
 800ca58:	0030      	movs	r0, r6
 800ca5a:	0039      	movs	r1, r7
 800ca5c:	4b24      	ldr	r3, [pc, #144]	@ (800caf0 <_strtod_l+0x918>)
 800ca5e:	2200      	movs	r2, #0
 800ca60:	f7f5 fdac 	bl	80025bc <__aeabi_dmul>
 800ca64:	4b21      	ldr	r3, [pc, #132]	@ (800caec <_strtod_l+0x914>)
 800ca66:	0006      	movs	r6, r0
 800ca68:	000f      	movs	r7, r1
 800ca6a:	420b      	tst	r3, r1
 800ca6c:	d000      	beq.n	800ca70 <_strtod_l+0x898>
 800ca6e:	e5f6      	b.n	800c65e <_strtod_l+0x486>
 800ca70:	2322      	movs	r3, #34	@ 0x22
 800ca72:	9a05      	ldr	r2, [sp, #20]
 800ca74:	6013      	str	r3, [r2, #0]
 800ca76:	e5f2      	b.n	800c65e <_strtod_l+0x486>
 800ca78:	970e      	str	r7, [sp, #56]	@ 0x38
 800ca7a:	2800      	cmp	r0, #0
 800ca7c:	d175      	bne.n	800cb6a <_strtod_l+0x992>
 800ca7e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800ca80:	033b      	lsls	r3, r7, #12
 800ca82:	0b1b      	lsrs	r3, r3, #12
 800ca84:	2a00      	cmp	r2, #0
 800ca86:	d039      	beq.n	800cafc <_strtod_l+0x924>
 800ca88:	4a1a      	ldr	r2, [pc, #104]	@ (800caf4 <_strtod_l+0x91c>)
 800ca8a:	4293      	cmp	r3, r2
 800ca8c:	d138      	bne.n	800cb00 <_strtod_l+0x928>
 800ca8e:	2101      	movs	r1, #1
 800ca90:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ca92:	4249      	negs	r1, r1
 800ca94:	0032      	movs	r2, r6
 800ca96:	0008      	movs	r0, r1
 800ca98:	2b00      	cmp	r3, #0
 800ca9a:	d00b      	beq.n	800cab4 <_strtod_l+0x8dc>
 800ca9c:	24d4      	movs	r4, #212	@ 0xd4
 800ca9e:	4b13      	ldr	r3, [pc, #76]	@ (800caec <_strtod_l+0x914>)
 800caa0:	0008      	movs	r0, r1
 800caa2:	403b      	ands	r3, r7
 800caa4:	04e4      	lsls	r4, r4, #19
 800caa6:	42a3      	cmp	r3, r4
 800caa8:	d804      	bhi.n	800cab4 <_strtod_l+0x8dc>
 800caaa:	306c      	adds	r0, #108	@ 0x6c
 800caac:	0d1b      	lsrs	r3, r3, #20
 800caae:	1ac3      	subs	r3, r0, r3
 800cab0:	4099      	lsls	r1, r3
 800cab2:	0008      	movs	r0, r1
 800cab4:	4282      	cmp	r2, r0
 800cab6:	d123      	bne.n	800cb00 <_strtod_l+0x928>
 800cab8:	4b0f      	ldr	r3, [pc, #60]	@ (800caf8 <_strtod_l+0x920>)
 800caba:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800cabc:	4299      	cmp	r1, r3
 800cabe:	d102      	bne.n	800cac6 <_strtod_l+0x8ee>
 800cac0:	3201      	adds	r2, #1
 800cac2:	d100      	bne.n	800cac6 <_strtod_l+0x8ee>
 800cac4:	e5c2      	b.n	800c64c <_strtod_l+0x474>
 800cac6:	4b09      	ldr	r3, [pc, #36]	@ (800caec <_strtod_l+0x914>)
 800cac8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800caca:	2600      	movs	r6, #0
 800cacc:	401a      	ands	r2, r3
 800cace:	0013      	movs	r3, r2
 800cad0:	2280      	movs	r2, #128	@ 0x80
 800cad2:	0352      	lsls	r2, r2, #13
 800cad4:	189f      	adds	r7, r3, r2
 800cad6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cad8:	2b00      	cmp	r3, #0
 800cada:	d1bd      	bne.n	800ca58 <_strtod_l+0x880>
 800cadc:	e5bf      	b.n	800c65e <_strtod_l+0x486>
 800cade:	46c0      	nop			@ (mov r8, r8)
 800cae0:	08010498 	.word	0x08010498
 800cae4:	fffffc02 	.word	0xfffffc02
 800cae8:	fffffbe2 	.word	0xfffffbe2
 800caec:	7ff00000 	.word	0x7ff00000
 800caf0:	39500000 	.word	0x39500000
 800caf4:	000fffff 	.word	0x000fffff
 800caf8:	7fefffff 	.word	0x7fefffff
 800cafc:	4333      	orrs	r3, r6
 800cafe:	d09d      	beq.n	800ca3c <_strtod_l+0x864>
 800cb00:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800cb02:	2b00      	cmp	r3, #0
 800cb04:	d01c      	beq.n	800cb40 <_strtod_l+0x968>
 800cb06:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cb08:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800cb0a:	4213      	tst	r3, r2
 800cb0c:	d0e3      	beq.n	800cad6 <_strtod_l+0x8fe>
 800cb0e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800cb10:	0030      	movs	r0, r6
 800cb12:	0039      	movs	r1, r7
 800cb14:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cb16:	2b00      	cmp	r3, #0
 800cb18:	d016      	beq.n	800cb48 <_strtod_l+0x970>
 800cb1a:	f7ff fb45 	bl	800c1a8 <sulp>
 800cb1e:	0002      	movs	r2, r0
 800cb20:	000b      	movs	r3, r1
 800cb22:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800cb24:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800cb26:	f7f4 fda1 	bl	800166c <__aeabi_dadd>
 800cb2a:	0006      	movs	r6, r0
 800cb2c:	000f      	movs	r7, r1
 800cb2e:	e7d2      	b.n	800cad6 <_strtod_l+0x8fe>
 800cb30:	2601      	movs	r6, #1
 800cb32:	4a92      	ldr	r2, [pc, #584]	@ (800cd7c <_strtod_l+0xba4>)
 800cb34:	4276      	negs	r6, r6
 800cb36:	189b      	adds	r3, r3, r2
 800cb38:	4a91      	ldr	r2, [pc, #580]	@ (800cd80 <_strtod_l+0xba8>)
 800cb3a:	431a      	orrs	r2, r3
 800cb3c:	0017      	movs	r7, r2
 800cb3e:	e7ca      	b.n	800cad6 <_strtod_l+0x8fe>
 800cb40:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800cb42:	4233      	tst	r3, r6
 800cb44:	d0c7      	beq.n	800cad6 <_strtod_l+0x8fe>
 800cb46:	e7e2      	b.n	800cb0e <_strtod_l+0x936>
 800cb48:	f7ff fb2e 	bl	800c1a8 <sulp>
 800cb4c:	0002      	movs	r2, r0
 800cb4e:	000b      	movs	r3, r1
 800cb50:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800cb52:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800cb54:	f7f5 fffa 	bl	8002b4c <__aeabi_dsub>
 800cb58:	2200      	movs	r2, #0
 800cb5a:	2300      	movs	r3, #0
 800cb5c:	0006      	movs	r6, r0
 800cb5e:	000f      	movs	r7, r1
 800cb60:	f7f3 fc7c 	bl	800045c <__aeabi_dcmpeq>
 800cb64:	2800      	cmp	r0, #0
 800cb66:	d0b6      	beq.n	800cad6 <_strtod_l+0x8fe>
 800cb68:	e60c      	b.n	800c784 <_strtod_l+0x5ac>
 800cb6a:	9907      	ldr	r1, [sp, #28]
 800cb6c:	9806      	ldr	r0, [sp, #24]
 800cb6e:	f001 fd11 	bl	800e594 <__ratio>
 800cb72:	2380      	movs	r3, #128	@ 0x80
 800cb74:	2200      	movs	r2, #0
 800cb76:	05db      	lsls	r3, r3, #23
 800cb78:	0004      	movs	r4, r0
 800cb7a:	000d      	movs	r5, r1
 800cb7c:	f7f3 fc7e 	bl	800047c <__aeabi_dcmple>
 800cb80:	2800      	cmp	r0, #0
 800cb82:	d06c      	beq.n	800cc5e <_strtod_l+0xa86>
 800cb84:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800cb86:	2b00      	cmp	r3, #0
 800cb88:	d177      	bne.n	800cc7a <_strtod_l+0xaa2>
 800cb8a:	2e00      	cmp	r6, #0
 800cb8c:	d157      	bne.n	800cc3e <_strtod_l+0xa66>
 800cb8e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cb90:	031b      	lsls	r3, r3, #12
 800cb92:	d15a      	bne.n	800cc4a <_strtod_l+0xa72>
 800cb94:	2200      	movs	r2, #0
 800cb96:	0020      	movs	r0, r4
 800cb98:	0029      	movs	r1, r5
 800cb9a:	4b7a      	ldr	r3, [pc, #488]	@ (800cd84 <_strtod_l+0xbac>)
 800cb9c:	f7f3 fc64 	bl	8000468 <__aeabi_dcmplt>
 800cba0:	2800      	cmp	r0, #0
 800cba2:	d159      	bne.n	800cc58 <_strtod_l+0xa80>
 800cba4:	0020      	movs	r0, r4
 800cba6:	0029      	movs	r1, r5
 800cba8:	2200      	movs	r2, #0
 800cbaa:	4b77      	ldr	r3, [pc, #476]	@ (800cd88 <_strtod_l+0xbb0>)
 800cbac:	f7f5 fd06 	bl	80025bc <__aeabi_dmul>
 800cbb0:	0004      	movs	r4, r0
 800cbb2:	000d      	movs	r5, r1
 800cbb4:	2380      	movs	r3, #128	@ 0x80
 800cbb6:	061b      	lsls	r3, r3, #24
 800cbb8:	18eb      	adds	r3, r5, r3
 800cbba:	940a      	str	r4, [sp, #40]	@ 0x28
 800cbbc:	930b      	str	r3, [sp, #44]	@ 0x2c
 800cbbe:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800cbc0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800cbc2:	9214      	str	r2, [sp, #80]	@ 0x50
 800cbc4:	9315      	str	r3, [sp, #84]	@ 0x54
 800cbc6:	4a71      	ldr	r2, [pc, #452]	@ (800cd8c <_strtod_l+0xbb4>)
 800cbc8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cbca:	4013      	ands	r3, r2
 800cbcc:	9316      	str	r3, [sp, #88]	@ 0x58
 800cbce:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800cbd0:	4b6f      	ldr	r3, [pc, #444]	@ (800cd90 <_strtod_l+0xbb8>)
 800cbd2:	429a      	cmp	r2, r3
 800cbd4:	d000      	beq.n	800cbd8 <_strtod_l+0xa00>
 800cbd6:	e087      	b.n	800cce8 <_strtod_l+0xb10>
 800cbd8:	4a6e      	ldr	r2, [pc, #440]	@ (800cd94 <_strtod_l+0xbbc>)
 800cbda:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cbdc:	4694      	mov	ip, r2
 800cbde:	4463      	add	r3, ip
 800cbe0:	001f      	movs	r7, r3
 800cbe2:	0030      	movs	r0, r6
 800cbe4:	0019      	movs	r1, r3
 800cbe6:	f001 fc09 	bl	800e3fc <__ulp>
 800cbea:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800cbec:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800cbee:	f7f5 fce5 	bl	80025bc <__aeabi_dmul>
 800cbf2:	0032      	movs	r2, r6
 800cbf4:	003b      	movs	r3, r7
 800cbf6:	f7f4 fd39 	bl	800166c <__aeabi_dadd>
 800cbfa:	4a64      	ldr	r2, [pc, #400]	@ (800cd8c <_strtod_l+0xbb4>)
 800cbfc:	4b66      	ldr	r3, [pc, #408]	@ (800cd98 <_strtod_l+0xbc0>)
 800cbfe:	0006      	movs	r6, r0
 800cc00:	400a      	ands	r2, r1
 800cc02:	429a      	cmp	r2, r3
 800cc04:	d940      	bls.n	800cc88 <_strtod_l+0xab0>
 800cc06:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800cc08:	4a64      	ldr	r2, [pc, #400]	@ (800cd9c <_strtod_l+0xbc4>)
 800cc0a:	4293      	cmp	r3, r2
 800cc0c:	d103      	bne.n	800cc16 <_strtod_l+0xa3e>
 800cc0e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800cc10:	3301      	adds	r3, #1
 800cc12:	d100      	bne.n	800cc16 <_strtod_l+0xa3e>
 800cc14:	e51a      	b.n	800c64c <_strtod_l+0x474>
 800cc16:	2601      	movs	r6, #1
 800cc18:	4f60      	ldr	r7, [pc, #384]	@ (800cd9c <_strtod_l+0xbc4>)
 800cc1a:	4276      	negs	r6, r6
 800cc1c:	991e      	ldr	r1, [sp, #120]	@ 0x78
 800cc1e:	9805      	ldr	r0, [sp, #20]
 800cc20:	f001 f8a0 	bl	800dd64 <_Bfree>
 800cc24:	9908      	ldr	r1, [sp, #32]
 800cc26:	9805      	ldr	r0, [sp, #20]
 800cc28:	f001 f89c 	bl	800dd64 <_Bfree>
 800cc2c:	9907      	ldr	r1, [sp, #28]
 800cc2e:	9805      	ldr	r0, [sp, #20]
 800cc30:	f001 f898 	bl	800dd64 <_Bfree>
 800cc34:	9906      	ldr	r1, [sp, #24]
 800cc36:	9805      	ldr	r0, [sp, #20]
 800cc38:	f001 f894 	bl	800dd64 <_Bfree>
 800cc3c:	e617      	b.n	800c86e <_strtod_l+0x696>
 800cc3e:	2e01      	cmp	r6, #1
 800cc40:	d103      	bne.n	800cc4a <_strtod_l+0xa72>
 800cc42:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cc44:	2b00      	cmp	r3, #0
 800cc46:	d100      	bne.n	800cc4a <_strtod_l+0xa72>
 800cc48:	e59c      	b.n	800c784 <_strtod_l+0x5ac>
 800cc4a:	2300      	movs	r3, #0
 800cc4c:	4c54      	ldr	r4, [pc, #336]	@ (800cda0 <_strtod_l+0xbc8>)
 800cc4e:	4d4d      	ldr	r5, [pc, #308]	@ (800cd84 <_strtod_l+0xbac>)
 800cc50:	930a      	str	r3, [sp, #40]	@ 0x28
 800cc52:	940b      	str	r4, [sp, #44]	@ 0x2c
 800cc54:	2400      	movs	r4, #0
 800cc56:	e7b2      	b.n	800cbbe <_strtod_l+0x9e6>
 800cc58:	2400      	movs	r4, #0
 800cc5a:	4d4b      	ldr	r5, [pc, #300]	@ (800cd88 <_strtod_l+0xbb0>)
 800cc5c:	e7aa      	b.n	800cbb4 <_strtod_l+0x9dc>
 800cc5e:	0020      	movs	r0, r4
 800cc60:	0029      	movs	r1, r5
 800cc62:	4b49      	ldr	r3, [pc, #292]	@ (800cd88 <_strtod_l+0xbb0>)
 800cc64:	2200      	movs	r2, #0
 800cc66:	f7f5 fca9 	bl	80025bc <__aeabi_dmul>
 800cc6a:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800cc6c:	0004      	movs	r4, r0
 800cc6e:	000d      	movs	r5, r1
 800cc70:	2b00      	cmp	r3, #0
 800cc72:	d09f      	beq.n	800cbb4 <_strtod_l+0x9dc>
 800cc74:	940a      	str	r4, [sp, #40]	@ 0x28
 800cc76:	950b      	str	r5, [sp, #44]	@ 0x2c
 800cc78:	e7a1      	b.n	800cbbe <_strtod_l+0x9e6>
 800cc7a:	2300      	movs	r3, #0
 800cc7c:	4c41      	ldr	r4, [pc, #260]	@ (800cd84 <_strtod_l+0xbac>)
 800cc7e:	0025      	movs	r5, r4
 800cc80:	930a      	str	r3, [sp, #40]	@ 0x28
 800cc82:	940b      	str	r4, [sp, #44]	@ 0x2c
 800cc84:	001c      	movs	r4, r3
 800cc86:	e79a      	b.n	800cbbe <_strtod_l+0x9e6>
 800cc88:	23d4      	movs	r3, #212	@ 0xd4
 800cc8a:	049b      	lsls	r3, r3, #18
 800cc8c:	18cf      	adds	r7, r1, r3
 800cc8e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cc90:	9710      	str	r7, [sp, #64]	@ 0x40
 800cc92:	2b00      	cmp	r3, #0
 800cc94:	d1c2      	bne.n	800cc1c <_strtod_l+0xa44>
 800cc96:	4b3d      	ldr	r3, [pc, #244]	@ (800cd8c <_strtod_l+0xbb4>)
 800cc98:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800cc9a:	403b      	ands	r3, r7
 800cc9c:	429a      	cmp	r2, r3
 800cc9e:	d1bd      	bne.n	800cc1c <_strtod_l+0xa44>
 800cca0:	0020      	movs	r0, r4
 800cca2:	0029      	movs	r1, r5
 800cca4:	f7f3 fcc6 	bl	8000634 <__aeabi_d2lz>
 800cca8:	f7f3 fcfe 	bl	80006a8 <__aeabi_l2d>
 800ccac:	0002      	movs	r2, r0
 800ccae:	000b      	movs	r3, r1
 800ccb0:	0020      	movs	r0, r4
 800ccb2:	0029      	movs	r1, r5
 800ccb4:	f7f5 ff4a 	bl	8002b4c <__aeabi_dsub>
 800ccb8:	033c      	lsls	r4, r7, #12
 800ccba:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800ccbc:	0b24      	lsrs	r4, r4, #12
 800ccbe:	4334      	orrs	r4, r6
 800ccc0:	900e      	str	r0, [sp, #56]	@ 0x38
 800ccc2:	910f      	str	r1, [sp, #60]	@ 0x3c
 800ccc4:	4a37      	ldr	r2, [pc, #220]	@ (800cda4 <_strtod_l+0xbcc>)
 800ccc6:	431c      	orrs	r4, r3
 800ccc8:	d052      	beq.n	800cd70 <_strtod_l+0xb98>
 800ccca:	4b37      	ldr	r3, [pc, #220]	@ (800cda8 <_strtod_l+0xbd0>)
 800cccc:	f7f3 fbcc 	bl	8000468 <__aeabi_dcmplt>
 800ccd0:	2800      	cmp	r0, #0
 800ccd2:	d000      	beq.n	800ccd6 <_strtod_l+0xafe>
 800ccd4:	e4c3      	b.n	800c65e <_strtod_l+0x486>
 800ccd6:	980e      	ldr	r0, [sp, #56]	@ 0x38
 800ccd8:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800ccda:	4a34      	ldr	r2, [pc, #208]	@ (800cdac <_strtod_l+0xbd4>)
 800ccdc:	4b2a      	ldr	r3, [pc, #168]	@ (800cd88 <_strtod_l+0xbb0>)
 800ccde:	f7f3 fbd7 	bl	8000490 <__aeabi_dcmpgt>
 800cce2:	2800      	cmp	r0, #0
 800cce4:	d09a      	beq.n	800cc1c <_strtod_l+0xa44>
 800cce6:	e4ba      	b.n	800c65e <_strtod_l+0x486>
 800cce8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ccea:	2b00      	cmp	r3, #0
 800ccec:	d02a      	beq.n	800cd44 <_strtod_l+0xb6c>
 800ccee:	23d4      	movs	r3, #212	@ 0xd4
 800ccf0:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800ccf2:	04db      	lsls	r3, r3, #19
 800ccf4:	429a      	cmp	r2, r3
 800ccf6:	d825      	bhi.n	800cd44 <_strtod_l+0xb6c>
 800ccf8:	0020      	movs	r0, r4
 800ccfa:	0029      	movs	r1, r5
 800ccfc:	4a2c      	ldr	r2, [pc, #176]	@ (800cdb0 <_strtod_l+0xbd8>)
 800ccfe:	4b2d      	ldr	r3, [pc, #180]	@ (800cdb4 <_strtod_l+0xbdc>)
 800cd00:	f7f3 fbbc 	bl	800047c <__aeabi_dcmple>
 800cd04:	2800      	cmp	r0, #0
 800cd06:	d016      	beq.n	800cd36 <_strtod_l+0xb5e>
 800cd08:	0020      	movs	r0, r4
 800cd0a:	0029      	movs	r1, r5
 800cd0c:	f7f3 fc74 	bl	80005f8 <__aeabi_d2uiz>
 800cd10:	2800      	cmp	r0, #0
 800cd12:	d100      	bne.n	800cd16 <_strtod_l+0xb3e>
 800cd14:	3001      	adds	r0, #1
 800cd16:	f7f6 fb41 	bl	800339c <__aeabi_ui2d>
 800cd1a:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800cd1c:	0004      	movs	r4, r0
 800cd1e:	000d      	movs	r5, r1
 800cd20:	2b00      	cmp	r3, #0
 800cd22:	d122      	bne.n	800cd6a <_strtod_l+0xb92>
 800cd24:	2380      	movs	r3, #128	@ 0x80
 800cd26:	061b      	lsls	r3, r3, #24
 800cd28:	18cb      	adds	r3, r1, r3
 800cd2a:	9018      	str	r0, [sp, #96]	@ 0x60
 800cd2c:	9319      	str	r3, [sp, #100]	@ 0x64
 800cd2e:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 800cd30:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800cd32:	9214      	str	r2, [sp, #80]	@ 0x50
 800cd34:	9315      	str	r3, [sp, #84]	@ 0x54
 800cd36:	22d6      	movs	r2, #214	@ 0xd6
 800cd38:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800cd3a:	04d2      	lsls	r2, r2, #19
 800cd3c:	189b      	adds	r3, r3, r2
 800cd3e:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800cd40:	1a9b      	subs	r3, r3, r2
 800cd42:	9315      	str	r3, [sp, #84]	@ 0x54
 800cd44:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800cd46:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800cd48:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 800cd4a:	9f15      	ldr	r7, [sp, #84]	@ 0x54
 800cd4c:	f001 fb56 	bl	800e3fc <__ulp>
 800cd50:	0002      	movs	r2, r0
 800cd52:	000b      	movs	r3, r1
 800cd54:	0030      	movs	r0, r6
 800cd56:	0039      	movs	r1, r7
 800cd58:	f7f5 fc30 	bl	80025bc <__aeabi_dmul>
 800cd5c:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 800cd5e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800cd60:	f7f4 fc84 	bl	800166c <__aeabi_dadd>
 800cd64:	0006      	movs	r6, r0
 800cd66:	000f      	movs	r7, r1
 800cd68:	e791      	b.n	800cc8e <_strtod_l+0xab6>
 800cd6a:	9418      	str	r4, [sp, #96]	@ 0x60
 800cd6c:	9519      	str	r5, [sp, #100]	@ 0x64
 800cd6e:	e7de      	b.n	800cd2e <_strtod_l+0xb56>
 800cd70:	4b11      	ldr	r3, [pc, #68]	@ (800cdb8 <_strtod_l+0xbe0>)
 800cd72:	980e      	ldr	r0, [sp, #56]	@ 0x38
 800cd74:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800cd76:	f7f3 fb77 	bl	8000468 <__aeabi_dcmplt>
 800cd7a:	e7b2      	b.n	800cce2 <_strtod_l+0xb0a>
 800cd7c:	fff00000 	.word	0xfff00000
 800cd80:	000fffff 	.word	0x000fffff
 800cd84:	3ff00000 	.word	0x3ff00000
 800cd88:	3fe00000 	.word	0x3fe00000
 800cd8c:	7ff00000 	.word	0x7ff00000
 800cd90:	7fe00000 	.word	0x7fe00000
 800cd94:	fcb00000 	.word	0xfcb00000
 800cd98:	7c9fffff 	.word	0x7c9fffff
 800cd9c:	7fefffff 	.word	0x7fefffff
 800cda0:	bff00000 	.word	0xbff00000
 800cda4:	94a03595 	.word	0x94a03595
 800cda8:	3fdfffff 	.word	0x3fdfffff
 800cdac:	35afe535 	.word	0x35afe535
 800cdb0:	ffc00000 	.word	0xffc00000
 800cdb4:	41dfffff 	.word	0x41dfffff
 800cdb8:	3fcfffff 	.word	0x3fcfffff

0800cdbc <strtod>:
 800cdbc:	b510      	push	{r4, lr}
 800cdbe:	4c04      	ldr	r4, [pc, #16]	@ (800cdd0 <strtod+0x14>)
 800cdc0:	000a      	movs	r2, r1
 800cdc2:	0001      	movs	r1, r0
 800cdc4:	4b03      	ldr	r3, [pc, #12]	@ (800cdd4 <strtod+0x18>)
 800cdc6:	6820      	ldr	r0, [r4, #0]
 800cdc8:	f7ff fa06 	bl	800c1d8 <_strtod_l>
 800cdcc:	bd10      	pop	{r4, pc}
 800cdce:	46c0      	nop			@ (mov r8, r8)
 800cdd0:	20000b4c 	.word	0x20000b4c
 800cdd4:	200009e0 	.word	0x200009e0

0800cdd8 <_strtol_l.constprop.0>:
 800cdd8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cdda:	b085      	sub	sp, #20
 800cddc:	0017      	movs	r7, r2
 800cdde:	001e      	movs	r6, r3
 800cde0:	9003      	str	r0, [sp, #12]
 800cde2:	9101      	str	r1, [sp, #4]
 800cde4:	2b24      	cmp	r3, #36	@ 0x24
 800cde6:	d844      	bhi.n	800ce72 <_strtol_l.constprop.0+0x9a>
 800cde8:	000c      	movs	r4, r1
 800cdea:	2b01      	cmp	r3, #1
 800cdec:	d041      	beq.n	800ce72 <_strtol_l.constprop.0+0x9a>
 800cdee:	4b3d      	ldr	r3, [pc, #244]	@ (800cee4 <_strtol_l.constprop.0+0x10c>)
 800cdf0:	2208      	movs	r2, #8
 800cdf2:	469c      	mov	ip, r3
 800cdf4:	0023      	movs	r3, r4
 800cdf6:	4661      	mov	r1, ip
 800cdf8:	781d      	ldrb	r5, [r3, #0]
 800cdfa:	3401      	adds	r4, #1
 800cdfc:	5d48      	ldrb	r0, [r1, r5]
 800cdfe:	0001      	movs	r1, r0
 800ce00:	4011      	ands	r1, r2
 800ce02:	4210      	tst	r0, r2
 800ce04:	d1f6      	bne.n	800cdf4 <_strtol_l.constprop.0+0x1c>
 800ce06:	2d2d      	cmp	r5, #45	@ 0x2d
 800ce08:	d13a      	bne.n	800ce80 <_strtol_l.constprop.0+0xa8>
 800ce0a:	7825      	ldrb	r5, [r4, #0]
 800ce0c:	1c9c      	adds	r4, r3, #2
 800ce0e:	2301      	movs	r3, #1
 800ce10:	9300      	str	r3, [sp, #0]
 800ce12:	2210      	movs	r2, #16
 800ce14:	0033      	movs	r3, r6
 800ce16:	4393      	bics	r3, r2
 800ce18:	d109      	bne.n	800ce2e <_strtol_l.constprop.0+0x56>
 800ce1a:	2d30      	cmp	r5, #48	@ 0x30
 800ce1c:	d136      	bne.n	800ce8c <_strtol_l.constprop.0+0xb4>
 800ce1e:	2120      	movs	r1, #32
 800ce20:	7823      	ldrb	r3, [r4, #0]
 800ce22:	438b      	bics	r3, r1
 800ce24:	2b58      	cmp	r3, #88	@ 0x58
 800ce26:	d131      	bne.n	800ce8c <_strtol_l.constprop.0+0xb4>
 800ce28:	0016      	movs	r6, r2
 800ce2a:	7865      	ldrb	r5, [r4, #1]
 800ce2c:	3402      	adds	r4, #2
 800ce2e:	4a2e      	ldr	r2, [pc, #184]	@ (800cee8 <_strtol_l.constprop.0+0x110>)
 800ce30:	9b00      	ldr	r3, [sp, #0]
 800ce32:	4694      	mov	ip, r2
 800ce34:	4463      	add	r3, ip
 800ce36:	0031      	movs	r1, r6
 800ce38:	0018      	movs	r0, r3
 800ce3a:	9302      	str	r3, [sp, #8]
 800ce3c:	f7f3 fa0e 	bl	800025c <__aeabi_uidivmod>
 800ce40:	2200      	movs	r2, #0
 800ce42:	4684      	mov	ip, r0
 800ce44:	0010      	movs	r0, r2
 800ce46:	002b      	movs	r3, r5
 800ce48:	3b30      	subs	r3, #48	@ 0x30
 800ce4a:	2b09      	cmp	r3, #9
 800ce4c:	d825      	bhi.n	800ce9a <_strtol_l.constprop.0+0xc2>
 800ce4e:	001d      	movs	r5, r3
 800ce50:	42ae      	cmp	r6, r5
 800ce52:	dd31      	ble.n	800ceb8 <_strtol_l.constprop.0+0xe0>
 800ce54:	1c53      	adds	r3, r2, #1
 800ce56:	d009      	beq.n	800ce6c <_strtol_l.constprop.0+0x94>
 800ce58:	2201      	movs	r2, #1
 800ce5a:	4252      	negs	r2, r2
 800ce5c:	4584      	cmp	ip, r0
 800ce5e:	d305      	bcc.n	800ce6c <_strtol_l.constprop.0+0x94>
 800ce60:	d101      	bne.n	800ce66 <_strtol_l.constprop.0+0x8e>
 800ce62:	42a9      	cmp	r1, r5
 800ce64:	db25      	blt.n	800ceb2 <_strtol_l.constprop.0+0xda>
 800ce66:	2201      	movs	r2, #1
 800ce68:	4370      	muls	r0, r6
 800ce6a:	1828      	adds	r0, r5, r0
 800ce6c:	7825      	ldrb	r5, [r4, #0]
 800ce6e:	3401      	adds	r4, #1
 800ce70:	e7e9      	b.n	800ce46 <_strtol_l.constprop.0+0x6e>
 800ce72:	f000 fa8f 	bl	800d394 <__errno>
 800ce76:	2316      	movs	r3, #22
 800ce78:	6003      	str	r3, [r0, #0]
 800ce7a:	2000      	movs	r0, #0
 800ce7c:	b005      	add	sp, #20
 800ce7e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ce80:	9100      	str	r1, [sp, #0]
 800ce82:	2d2b      	cmp	r5, #43	@ 0x2b
 800ce84:	d1c5      	bne.n	800ce12 <_strtol_l.constprop.0+0x3a>
 800ce86:	7825      	ldrb	r5, [r4, #0]
 800ce88:	1c9c      	adds	r4, r3, #2
 800ce8a:	e7c2      	b.n	800ce12 <_strtol_l.constprop.0+0x3a>
 800ce8c:	2e00      	cmp	r6, #0
 800ce8e:	d1ce      	bne.n	800ce2e <_strtol_l.constprop.0+0x56>
 800ce90:	3608      	adds	r6, #8
 800ce92:	2d30      	cmp	r5, #48	@ 0x30
 800ce94:	d0cb      	beq.n	800ce2e <_strtol_l.constprop.0+0x56>
 800ce96:	3602      	adds	r6, #2
 800ce98:	e7c9      	b.n	800ce2e <_strtol_l.constprop.0+0x56>
 800ce9a:	002b      	movs	r3, r5
 800ce9c:	3b41      	subs	r3, #65	@ 0x41
 800ce9e:	2b19      	cmp	r3, #25
 800cea0:	d801      	bhi.n	800cea6 <_strtol_l.constprop.0+0xce>
 800cea2:	3d37      	subs	r5, #55	@ 0x37
 800cea4:	e7d4      	b.n	800ce50 <_strtol_l.constprop.0+0x78>
 800cea6:	002b      	movs	r3, r5
 800cea8:	3b61      	subs	r3, #97	@ 0x61
 800ceaa:	2b19      	cmp	r3, #25
 800ceac:	d804      	bhi.n	800ceb8 <_strtol_l.constprop.0+0xe0>
 800ceae:	3d57      	subs	r5, #87	@ 0x57
 800ceb0:	e7ce      	b.n	800ce50 <_strtol_l.constprop.0+0x78>
 800ceb2:	2201      	movs	r2, #1
 800ceb4:	4252      	negs	r2, r2
 800ceb6:	e7d9      	b.n	800ce6c <_strtol_l.constprop.0+0x94>
 800ceb8:	1c53      	adds	r3, r2, #1
 800ceba:	d108      	bne.n	800cece <_strtol_l.constprop.0+0xf6>
 800cebc:	2322      	movs	r3, #34	@ 0x22
 800cebe:	9a03      	ldr	r2, [sp, #12]
 800cec0:	9802      	ldr	r0, [sp, #8]
 800cec2:	6013      	str	r3, [r2, #0]
 800cec4:	2f00      	cmp	r7, #0
 800cec6:	d0d9      	beq.n	800ce7c <_strtol_l.constprop.0+0xa4>
 800cec8:	1e63      	subs	r3, r4, #1
 800ceca:	9301      	str	r3, [sp, #4]
 800cecc:	e007      	b.n	800cede <_strtol_l.constprop.0+0x106>
 800cece:	9b00      	ldr	r3, [sp, #0]
 800ced0:	2b00      	cmp	r3, #0
 800ced2:	d000      	beq.n	800ced6 <_strtol_l.constprop.0+0xfe>
 800ced4:	4240      	negs	r0, r0
 800ced6:	2f00      	cmp	r7, #0
 800ced8:	d0d0      	beq.n	800ce7c <_strtol_l.constprop.0+0xa4>
 800ceda:	2a00      	cmp	r2, #0
 800cedc:	d1f4      	bne.n	800cec8 <_strtol_l.constprop.0+0xf0>
 800cede:	9b01      	ldr	r3, [sp, #4]
 800cee0:	603b      	str	r3, [r7, #0]
 800cee2:	e7cb      	b.n	800ce7c <_strtol_l.constprop.0+0xa4>
 800cee4:	080104c1 	.word	0x080104c1
 800cee8:	7fffffff 	.word	0x7fffffff

0800ceec <strtol>:
 800ceec:	b510      	push	{r4, lr}
 800ceee:	4c04      	ldr	r4, [pc, #16]	@ (800cf00 <strtol+0x14>)
 800cef0:	0013      	movs	r3, r2
 800cef2:	000a      	movs	r2, r1
 800cef4:	0001      	movs	r1, r0
 800cef6:	6820      	ldr	r0, [r4, #0]
 800cef8:	f7ff ff6e 	bl	800cdd8 <_strtol_l.constprop.0>
 800cefc:	bd10      	pop	{r4, pc}
 800cefe:	46c0      	nop			@ (mov r8, r8)
 800cf00:	20000b4c 	.word	0x20000b4c

0800cf04 <_strtoll_l.constprop.0>:
 800cf04:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cf06:	b08d      	sub	sp, #52	@ 0x34
 800cf08:	000c      	movs	r4, r1
 800cf0a:	9102      	str	r1, [sp, #8]
 800cf0c:	001e      	movs	r6, r3
 800cf0e:	2108      	movs	r1, #8
 800cf10:	4f4c      	ldr	r7, [pc, #304]	@ (800d044 <_strtoll_l.constprop.0+0x140>)
 800cf12:	900a      	str	r0, [sp, #40]	@ 0x28
 800cf14:	9203      	str	r2, [sp, #12]
 800cf16:	0023      	movs	r3, r4
 800cf18:	781a      	ldrb	r2, [r3, #0]
 800cf1a:	3401      	adds	r4, #1
 800cf1c:	5cbd      	ldrb	r5, [r7, r2]
 800cf1e:	0028      	movs	r0, r5
 800cf20:	4008      	ands	r0, r1
 800cf22:	420d      	tst	r5, r1
 800cf24:	d1f7      	bne.n	800cf16 <_strtoll_l.constprop.0+0x12>
 800cf26:	0015      	movs	r5, r2
 800cf28:	2a2d      	cmp	r2, #45	@ 0x2d
 800cf2a:	d14f      	bne.n	800cfcc <_strtoll_l.constprop.0+0xc8>
 800cf2c:	7825      	ldrb	r5, [r4, #0]
 800cf2e:	1c9c      	adds	r4, r3, #2
 800cf30:	2301      	movs	r3, #1
 800cf32:	9301      	str	r3, [sp, #4]
 800cf34:	2210      	movs	r2, #16
 800cf36:	0033      	movs	r3, r6
 800cf38:	4393      	bics	r3, r2
 800cf3a:	d109      	bne.n	800cf50 <_strtoll_l.constprop.0+0x4c>
 800cf3c:	2d30      	cmp	r5, #48	@ 0x30
 800cf3e:	d14b      	bne.n	800cfd8 <_strtoll_l.constprop.0+0xd4>
 800cf40:	2120      	movs	r1, #32
 800cf42:	7823      	ldrb	r3, [r4, #0]
 800cf44:	438b      	bics	r3, r1
 800cf46:	2b58      	cmp	r3, #88	@ 0x58
 800cf48:	d146      	bne.n	800cfd8 <_strtoll_l.constprop.0+0xd4>
 800cf4a:	0016      	movs	r6, r2
 800cf4c:	7865      	ldrb	r5, [r4, #1]
 800cf4e:	3402      	adds	r4, #2
 800cf50:	2001      	movs	r0, #1
 800cf52:	2300      	movs	r3, #0
 800cf54:	493c      	ldr	r1, [pc, #240]	@ (800d048 <_strtoll_l.constprop.0+0x144>)
 800cf56:	9a01      	ldr	r2, [sp, #4]
 800cf58:	4240      	negs	r0, r0
 800cf5a:	1812      	adds	r2, r2, r0
 800cf5c:	414b      	adcs	r3, r1
 800cf5e:	9204      	str	r2, [sp, #16]
 800cf60:	9305      	str	r3, [sp, #20]
 800cf62:	9804      	ldr	r0, [sp, #16]
 800cf64:	9905      	ldr	r1, [sp, #20]
 800cf66:	17f3      	asrs	r3, r6, #31
 800cf68:	0032      	movs	r2, r6
 800cf6a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800cf6c:	f7f3 fade 	bl	800052c <__aeabi_uldivmod>
 800cf70:	2300      	movs	r3, #0
 800cf72:	000f      	movs	r7, r1
 800cf74:	9008      	str	r0, [sp, #32]
 800cf76:	2100      	movs	r1, #0
 800cf78:	2000      	movs	r0, #0
 800cf7a:	9209      	str	r2, [sp, #36]	@ 0x24
 800cf7c:	002a      	movs	r2, r5
 800cf7e:	3a30      	subs	r2, #48	@ 0x30
 800cf80:	2a09      	cmp	r2, #9
 800cf82:	d830      	bhi.n	800cfe6 <_strtoll_l.constprop.0+0xe2>
 800cf84:	0015      	movs	r5, r2
 800cf86:	42ae      	cmp	r6, r5
 800cf88:	dd3c      	ble.n	800d004 <_strtoll_l.constprop.0+0x100>
 800cf8a:	1c5a      	adds	r2, r3, #1
 800cf8c:	d01b      	beq.n	800cfc6 <_strtoll_l.constprop.0+0xc2>
 800cf8e:	42b9      	cmp	r1, r7
 800cf90:	d835      	bhi.n	800cffe <_strtoll_l.constprop.0+0xfa>
 800cf92:	d102      	bne.n	800cf9a <_strtoll_l.constprop.0+0x96>
 800cf94:	9b08      	ldr	r3, [sp, #32]
 800cf96:	4298      	cmp	r0, r3
 800cf98:	d831      	bhi.n	800cffe <_strtoll_l.constprop.0+0xfa>
 800cf9a:	9b08      	ldr	r3, [sp, #32]
 800cf9c:	4283      	cmp	r3, r0
 800cf9e:	d104      	bne.n	800cfaa <_strtoll_l.constprop.0+0xa6>
 800cfa0:	428f      	cmp	r7, r1
 800cfa2:	d102      	bne.n	800cfaa <_strtoll_l.constprop.0+0xa6>
 800cfa4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cfa6:	42ab      	cmp	r3, r5
 800cfa8:	db29      	blt.n	800cffe <_strtoll_l.constprop.0+0xfa>
 800cfaa:	0002      	movs	r2, r0
 800cfac:	000b      	movs	r3, r1
 800cfae:	0030      	movs	r0, r6
 800cfb0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800cfb2:	f7f3 fadb 	bl	800056c <__aeabi_lmul>
 800cfb6:	17eb      	asrs	r3, r5, #31
 800cfb8:	9506      	str	r5, [sp, #24]
 800cfba:	9307      	str	r3, [sp, #28]
 800cfbc:	9a06      	ldr	r2, [sp, #24]
 800cfbe:	9b07      	ldr	r3, [sp, #28]
 800cfc0:	1880      	adds	r0, r0, r2
 800cfc2:	4159      	adcs	r1, r3
 800cfc4:	2301      	movs	r3, #1
 800cfc6:	7825      	ldrb	r5, [r4, #0]
 800cfc8:	3401      	adds	r4, #1
 800cfca:	e7d7      	b.n	800cf7c <_strtoll_l.constprop.0+0x78>
 800cfcc:	9001      	str	r0, [sp, #4]
 800cfce:	2a2b      	cmp	r2, #43	@ 0x2b
 800cfd0:	d1b0      	bne.n	800cf34 <_strtoll_l.constprop.0+0x30>
 800cfd2:	7825      	ldrb	r5, [r4, #0]
 800cfd4:	1c9c      	adds	r4, r3, #2
 800cfd6:	e7ad      	b.n	800cf34 <_strtoll_l.constprop.0+0x30>
 800cfd8:	2e00      	cmp	r6, #0
 800cfda:	d1b9      	bne.n	800cf50 <_strtoll_l.constprop.0+0x4c>
 800cfdc:	3608      	adds	r6, #8
 800cfde:	2d30      	cmp	r5, #48	@ 0x30
 800cfe0:	d0b6      	beq.n	800cf50 <_strtoll_l.constprop.0+0x4c>
 800cfe2:	3602      	adds	r6, #2
 800cfe4:	e7b4      	b.n	800cf50 <_strtoll_l.constprop.0+0x4c>
 800cfe6:	002a      	movs	r2, r5
 800cfe8:	3a41      	subs	r2, #65	@ 0x41
 800cfea:	2a19      	cmp	r2, #25
 800cfec:	d801      	bhi.n	800cff2 <_strtoll_l.constprop.0+0xee>
 800cfee:	3d37      	subs	r5, #55	@ 0x37
 800cff0:	e7c9      	b.n	800cf86 <_strtoll_l.constprop.0+0x82>
 800cff2:	002a      	movs	r2, r5
 800cff4:	3a61      	subs	r2, #97	@ 0x61
 800cff6:	2a19      	cmp	r2, #25
 800cff8:	d804      	bhi.n	800d004 <_strtoll_l.constprop.0+0x100>
 800cffa:	3d57      	subs	r5, #87	@ 0x57
 800cffc:	e7c3      	b.n	800cf86 <_strtoll_l.constprop.0+0x82>
 800cffe:	2301      	movs	r3, #1
 800d000:	425b      	negs	r3, r3
 800d002:	e7e0      	b.n	800cfc6 <_strtoll_l.constprop.0+0xc2>
 800d004:	1c5a      	adds	r2, r3, #1
 800d006:	d109      	bne.n	800d01c <_strtoll_l.constprop.0+0x118>
 800d008:	9804      	ldr	r0, [sp, #16]
 800d00a:	9905      	ldr	r1, [sp, #20]
 800d00c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800d00e:	3323      	adds	r3, #35	@ 0x23
 800d010:	6013      	str	r3, [r2, #0]
 800d012:	9b03      	ldr	r3, [sp, #12]
 800d014:	2b00      	cmp	r3, #0
 800d016:	d10e      	bne.n	800d036 <_strtoll_l.constprop.0+0x132>
 800d018:	b00d      	add	sp, #52	@ 0x34
 800d01a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d01c:	9a01      	ldr	r2, [sp, #4]
 800d01e:	2a00      	cmp	r2, #0
 800d020:	d004      	beq.n	800d02c <_strtoll_l.constprop.0+0x128>
 800d022:	0005      	movs	r5, r0
 800d024:	000e      	movs	r6, r1
 800d026:	2100      	movs	r1, #0
 800d028:	4268      	negs	r0, r5
 800d02a:	41b1      	sbcs	r1, r6
 800d02c:	9a03      	ldr	r2, [sp, #12]
 800d02e:	2a00      	cmp	r2, #0
 800d030:	d0f2      	beq.n	800d018 <_strtoll_l.constprop.0+0x114>
 800d032:	2b00      	cmp	r3, #0
 800d034:	d001      	beq.n	800d03a <_strtoll_l.constprop.0+0x136>
 800d036:	1e63      	subs	r3, r4, #1
 800d038:	9302      	str	r3, [sp, #8]
 800d03a:	9b03      	ldr	r3, [sp, #12]
 800d03c:	9a02      	ldr	r2, [sp, #8]
 800d03e:	601a      	str	r2, [r3, #0]
 800d040:	e7ea      	b.n	800d018 <_strtoll_l.constprop.0+0x114>
 800d042:	46c0      	nop			@ (mov r8, r8)
 800d044:	080104c1 	.word	0x080104c1
 800d048:	7fffffff 	.word	0x7fffffff

0800d04c <strtoll>:
 800d04c:	b510      	push	{r4, lr}
 800d04e:	4c04      	ldr	r4, [pc, #16]	@ (800d060 <strtoll+0x14>)
 800d050:	0013      	movs	r3, r2
 800d052:	000a      	movs	r2, r1
 800d054:	0001      	movs	r1, r0
 800d056:	6820      	ldr	r0, [r4, #0]
 800d058:	f7ff ff54 	bl	800cf04 <_strtoll_l.constprop.0>
 800d05c:	bd10      	pop	{r4, pc}
 800d05e:	46c0      	nop			@ (mov r8, r8)
 800d060:	20000b4c 	.word	0x20000b4c

0800d064 <std>:
 800d064:	2300      	movs	r3, #0
 800d066:	b510      	push	{r4, lr}
 800d068:	0004      	movs	r4, r0
 800d06a:	6003      	str	r3, [r0, #0]
 800d06c:	6043      	str	r3, [r0, #4]
 800d06e:	6083      	str	r3, [r0, #8]
 800d070:	8181      	strh	r1, [r0, #12]
 800d072:	6643      	str	r3, [r0, #100]	@ 0x64
 800d074:	81c2      	strh	r2, [r0, #14]
 800d076:	6103      	str	r3, [r0, #16]
 800d078:	6143      	str	r3, [r0, #20]
 800d07a:	6183      	str	r3, [r0, #24]
 800d07c:	0019      	movs	r1, r3
 800d07e:	2208      	movs	r2, #8
 800d080:	305c      	adds	r0, #92	@ 0x5c
 800d082:	f000 f91f 	bl	800d2c4 <memset>
 800d086:	4b0b      	ldr	r3, [pc, #44]	@ (800d0b4 <std+0x50>)
 800d088:	6224      	str	r4, [r4, #32]
 800d08a:	6263      	str	r3, [r4, #36]	@ 0x24
 800d08c:	4b0a      	ldr	r3, [pc, #40]	@ (800d0b8 <std+0x54>)
 800d08e:	62a3      	str	r3, [r4, #40]	@ 0x28
 800d090:	4b0a      	ldr	r3, [pc, #40]	@ (800d0bc <std+0x58>)
 800d092:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800d094:	4b0a      	ldr	r3, [pc, #40]	@ (800d0c0 <std+0x5c>)
 800d096:	6323      	str	r3, [r4, #48]	@ 0x30
 800d098:	4b0a      	ldr	r3, [pc, #40]	@ (800d0c4 <std+0x60>)
 800d09a:	429c      	cmp	r4, r3
 800d09c:	d005      	beq.n	800d0aa <std+0x46>
 800d09e:	4b0a      	ldr	r3, [pc, #40]	@ (800d0c8 <std+0x64>)
 800d0a0:	429c      	cmp	r4, r3
 800d0a2:	d002      	beq.n	800d0aa <std+0x46>
 800d0a4:	4b09      	ldr	r3, [pc, #36]	@ (800d0cc <std+0x68>)
 800d0a6:	429c      	cmp	r4, r3
 800d0a8:	d103      	bne.n	800d0b2 <std+0x4e>
 800d0aa:	0020      	movs	r0, r4
 800d0ac:	3058      	adds	r0, #88	@ 0x58
 800d0ae:	f000 f99b 	bl	800d3e8 <__retarget_lock_init_recursive>
 800d0b2:	bd10      	pop	{r4, pc}
 800d0b4:	0800d22d 	.word	0x0800d22d
 800d0b8:	0800d255 	.word	0x0800d255
 800d0bc:	0800d28d 	.word	0x0800d28d
 800d0c0:	0800d2b9 	.word	0x0800d2b9
 800d0c4:	20001e44 	.word	0x20001e44
 800d0c8:	20001eac 	.word	0x20001eac
 800d0cc:	20001f14 	.word	0x20001f14

0800d0d0 <stdio_exit_handler>:
 800d0d0:	b510      	push	{r4, lr}
 800d0d2:	4a03      	ldr	r2, [pc, #12]	@ (800d0e0 <stdio_exit_handler+0x10>)
 800d0d4:	4903      	ldr	r1, [pc, #12]	@ (800d0e4 <stdio_exit_handler+0x14>)
 800d0d6:	4804      	ldr	r0, [pc, #16]	@ (800d0e8 <stdio_exit_handler+0x18>)
 800d0d8:	f000 f86c 	bl	800d1b4 <_fwalk_sglue>
 800d0dc:	bd10      	pop	{r4, pc}
 800d0de:	46c0      	nop			@ (mov r8, r8)
 800d0e0:	200009d4 	.word	0x200009d4
 800d0e4:	0800efd9 	.word	0x0800efd9
 800d0e8:	20000b50 	.word	0x20000b50

0800d0ec <cleanup_stdio>:
 800d0ec:	6841      	ldr	r1, [r0, #4]
 800d0ee:	4b0b      	ldr	r3, [pc, #44]	@ (800d11c <cleanup_stdio+0x30>)
 800d0f0:	b510      	push	{r4, lr}
 800d0f2:	0004      	movs	r4, r0
 800d0f4:	4299      	cmp	r1, r3
 800d0f6:	d001      	beq.n	800d0fc <cleanup_stdio+0x10>
 800d0f8:	f001 ff6e 	bl	800efd8 <_fflush_r>
 800d0fc:	68a1      	ldr	r1, [r4, #8]
 800d0fe:	4b08      	ldr	r3, [pc, #32]	@ (800d120 <cleanup_stdio+0x34>)
 800d100:	4299      	cmp	r1, r3
 800d102:	d002      	beq.n	800d10a <cleanup_stdio+0x1e>
 800d104:	0020      	movs	r0, r4
 800d106:	f001 ff67 	bl	800efd8 <_fflush_r>
 800d10a:	68e1      	ldr	r1, [r4, #12]
 800d10c:	4b05      	ldr	r3, [pc, #20]	@ (800d124 <cleanup_stdio+0x38>)
 800d10e:	4299      	cmp	r1, r3
 800d110:	d002      	beq.n	800d118 <cleanup_stdio+0x2c>
 800d112:	0020      	movs	r0, r4
 800d114:	f001 ff60 	bl	800efd8 <_fflush_r>
 800d118:	bd10      	pop	{r4, pc}
 800d11a:	46c0      	nop			@ (mov r8, r8)
 800d11c:	20001e44 	.word	0x20001e44
 800d120:	20001eac 	.word	0x20001eac
 800d124:	20001f14 	.word	0x20001f14

0800d128 <global_stdio_init.part.0>:
 800d128:	b510      	push	{r4, lr}
 800d12a:	4b09      	ldr	r3, [pc, #36]	@ (800d150 <global_stdio_init.part.0+0x28>)
 800d12c:	4a09      	ldr	r2, [pc, #36]	@ (800d154 <global_stdio_init.part.0+0x2c>)
 800d12e:	2104      	movs	r1, #4
 800d130:	601a      	str	r2, [r3, #0]
 800d132:	4809      	ldr	r0, [pc, #36]	@ (800d158 <global_stdio_init.part.0+0x30>)
 800d134:	2200      	movs	r2, #0
 800d136:	f7ff ff95 	bl	800d064 <std>
 800d13a:	2201      	movs	r2, #1
 800d13c:	2109      	movs	r1, #9
 800d13e:	4807      	ldr	r0, [pc, #28]	@ (800d15c <global_stdio_init.part.0+0x34>)
 800d140:	f7ff ff90 	bl	800d064 <std>
 800d144:	2202      	movs	r2, #2
 800d146:	2112      	movs	r1, #18
 800d148:	4805      	ldr	r0, [pc, #20]	@ (800d160 <global_stdio_init.part.0+0x38>)
 800d14a:	f7ff ff8b 	bl	800d064 <std>
 800d14e:	bd10      	pop	{r4, pc}
 800d150:	20001f7c 	.word	0x20001f7c
 800d154:	0800d0d1 	.word	0x0800d0d1
 800d158:	20001e44 	.word	0x20001e44
 800d15c:	20001eac 	.word	0x20001eac
 800d160:	20001f14 	.word	0x20001f14

0800d164 <__sfp_lock_acquire>:
 800d164:	b510      	push	{r4, lr}
 800d166:	4802      	ldr	r0, [pc, #8]	@ (800d170 <__sfp_lock_acquire+0xc>)
 800d168:	f000 f93f 	bl	800d3ea <__retarget_lock_acquire_recursive>
 800d16c:	bd10      	pop	{r4, pc}
 800d16e:	46c0      	nop			@ (mov r8, r8)
 800d170:	20001f85 	.word	0x20001f85

0800d174 <__sfp_lock_release>:
 800d174:	b510      	push	{r4, lr}
 800d176:	4802      	ldr	r0, [pc, #8]	@ (800d180 <__sfp_lock_release+0xc>)
 800d178:	f000 f938 	bl	800d3ec <__retarget_lock_release_recursive>
 800d17c:	bd10      	pop	{r4, pc}
 800d17e:	46c0      	nop			@ (mov r8, r8)
 800d180:	20001f85 	.word	0x20001f85

0800d184 <__sinit>:
 800d184:	b510      	push	{r4, lr}
 800d186:	0004      	movs	r4, r0
 800d188:	f7ff ffec 	bl	800d164 <__sfp_lock_acquire>
 800d18c:	6a23      	ldr	r3, [r4, #32]
 800d18e:	2b00      	cmp	r3, #0
 800d190:	d002      	beq.n	800d198 <__sinit+0x14>
 800d192:	f7ff ffef 	bl	800d174 <__sfp_lock_release>
 800d196:	bd10      	pop	{r4, pc}
 800d198:	4b04      	ldr	r3, [pc, #16]	@ (800d1ac <__sinit+0x28>)
 800d19a:	6223      	str	r3, [r4, #32]
 800d19c:	4b04      	ldr	r3, [pc, #16]	@ (800d1b0 <__sinit+0x2c>)
 800d19e:	681b      	ldr	r3, [r3, #0]
 800d1a0:	2b00      	cmp	r3, #0
 800d1a2:	d1f6      	bne.n	800d192 <__sinit+0xe>
 800d1a4:	f7ff ffc0 	bl	800d128 <global_stdio_init.part.0>
 800d1a8:	e7f3      	b.n	800d192 <__sinit+0xe>
 800d1aa:	46c0      	nop			@ (mov r8, r8)
 800d1ac:	0800d0ed 	.word	0x0800d0ed
 800d1b0:	20001f7c 	.word	0x20001f7c

0800d1b4 <_fwalk_sglue>:
 800d1b4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d1b6:	0014      	movs	r4, r2
 800d1b8:	2600      	movs	r6, #0
 800d1ba:	9000      	str	r0, [sp, #0]
 800d1bc:	9101      	str	r1, [sp, #4]
 800d1be:	68a5      	ldr	r5, [r4, #8]
 800d1c0:	6867      	ldr	r7, [r4, #4]
 800d1c2:	3f01      	subs	r7, #1
 800d1c4:	d504      	bpl.n	800d1d0 <_fwalk_sglue+0x1c>
 800d1c6:	6824      	ldr	r4, [r4, #0]
 800d1c8:	2c00      	cmp	r4, #0
 800d1ca:	d1f8      	bne.n	800d1be <_fwalk_sglue+0xa>
 800d1cc:	0030      	movs	r0, r6
 800d1ce:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800d1d0:	89ab      	ldrh	r3, [r5, #12]
 800d1d2:	2b01      	cmp	r3, #1
 800d1d4:	d908      	bls.n	800d1e8 <_fwalk_sglue+0x34>
 800d1d6:	220e      	movs	r2, #14
 800d1d8:	5eab      	ldrsh	r3, [r5, r2]
 800d1da:	3301      	adds	r3, #1
 800d1dc:	d004      	beq.n	800d1e8 <_fwalk_sglue+0x34>
 800d1de:	0029      	movs	r1, r5
 800d1e0:	9800      	ldr	r0, [sp, #0]
 800d1e2:	9b01      	ldr	r3, [sp, #4]
 800d1e4:	4798      	blx	r3
 800d1e6:	4306      	orrs	r6, r0
 800d1e8:	3568      	adds	r5, #104	@ 0x68
 800d1ea:	e7ea      	b.n	800d1c2 <_fwalk_sglue+0xe>

0800d1ec <siprintf>:
 800d1ec:	b40e      	push	{r1, r2, r3}
 800d1ee:	b500      	push	{lr}
 800d1f0:	490b      	ldr	r1, [pc, #44]	@ (800d220 <siprintf+0x34>)
 800d1f2:	b09c      	sub	sp, #112	@ 0x70
 800d1f4:	ab1d      	add	r3, sp, #116	@ 0x74
 800d1f6:	9002      	str	r0, [sp, #8]
 800d1f8:	9006      	str	r0, [sp, #24]
 800d1fa:	9107      	str	r1, [sp, #28]
 800d1fc:	9104      	str	r1, [sp, #16]
 800d1fe:	4809      	ldr	r0, [pc, #36]	@ (800d224 <siprintf+0x38>)
 800d200:	4909      	ldr	r1, [pc, #36]	@ (800d228 <siprintf+0x3c>)
 800d202:	cb04      	ldmia	r3!, {r2}
 800d204:	9105      	str	r1, [sp, #20]
 800d206:	6800      	ldr	r0, [r0, #0]
 800d208:	a902      	add	r1, sp, #8
 800d20a:	9301      	str	r3, [sp, #4]
 800d20c:	f001 fa9e 	bl	800e74c <_svfiprintf_r>
 800d210:	2200      	movs	r2, #0
 800d212:	9b02      	ldr	r3, [sp, #8]
 800d214:	701a      	strb	r2, [r3, #0]
 800d216:	b01c      	add	sp, #112	@ 0x70
 800d218:	bc08      	pop	{r3}
 800d21a:	b003      	add	sp, #12
 800d21c:	4718      	bx	r3
 800d21e:	46c0      	nop			@ (mov r8, r8)
 800d220:	7fffffff 	.word	0x7fffffff
 800d224:	20000b4c 	.word	0x20000b4c
 800d228:	ffff0208 	.word	0xffff0208

0800d22c <__sread>:
 800d22c:	b570      	push	{r4, r5, r6, lr}
 800d22e:	000c      	movs	r4, r1
 800d230:	250e      	movs	r5, #14
 800d232:	5f49      	ldrsh	r1, [r1, r5]
 800d234:	f000 f886 	bl	800d344 <_read_r>
 800d238:	2800      	cmp	r0, #0
 800d23a:	db03      	blt.n	800d244 <__sread+0x18>
 800d23c:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800d23e:	181b      	adds	r3, r3, r0
 800d240:	6563      	str	r3, [r4, #84]	@ 0x54
 800d242:	bd70      	pop	{r4, r5, r6, pc}
 800d244:	89a3      	ldrh	r3, [r4, #12]
 800d246:	4a02      	ldr	r2, [pc, #8]	@ (800d250 <__sread+0x24>)
 800d248:	4013      	ands	r3, r2
 800d24a:	81a3      	strh	r3, [r4, #12]
 800d24c:	e7f9      	b.n	800d242 <__sread+0x16>
 800d24e:	46c0      	nop			@ (mov r8, r8)
 800d250:	ffffefff 	.word	0xffffefff

0800d254 <__swrite>:
 800d254:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d256:	001f      	movs	r7, r3
 800d258:	898b      	ldrh	r3, [r1, #12]
 800d25a:	0005      	movs	r5, r0
 800d25c:	000c      	movs	r4, r1
 800d25e:	0016      	movs	r6, r2
 800d260:	05db      	lsls	r3, r3, #23
 800d262:	d505      	bpl.n	800d270 <__swrite+0x1c>
 800d264:	230e      	movs	r3, #14
 800d266:	5ec9      	ldrsh	r1, [r1, r3]
 800d268:	2200      	movs	r2, #0
 800d26a:	2302      	movs	r3, #2
 800d26c:	f000 f856 	bl	800d31c <_lseek_r>
 800d270:	89a3      	ldrh	r3, [r4, #12]
 800d272:	4a05      	ldr	r2, [pc, #20]	@ (800d288 <__swrite+0x34>)
 800d274:	0028      	movs	r0, r5
 800d276:	4013      	ands	r3, r2
 800d278:	81a3      	strh	r3, [r4, #12]
 800d27a:	0032      	movs	r2, r6
 800d27c:	230e      	movs	r3, #14
 800d27e:	5ee1      	ldrsh	r1, [r4, r3]
 800d280:	003b      	movs	r3, r7
 800d282:	f000 f873 	bl	800d36c <_write_r>
 800d286:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d288:	ffffefff 	.word	0xffffefff

0800d28c <__sseek>:
 800d28c:	b570      	push	{r4, r5, r6, lr}
 800d28e:	000c      	movs	r4, r1
 800d290:	250e      	movs	r5, #14
 800d292:	5f49      	ldrsh	r1, [r1, r5]
 800d294:	f000 f842 	bl	800d31c <_lseek_r>
 800d298:	89a3      	ldrh	r3, [r4, #12]
 800d29a:	1c42      	adds	r2, r0, #1
 800d29c:	d103      	bne.n	800d2a6 <__sseek+0x1a>
 800d29e:	4a05      	ldr	r2, [pc, #20]	@ (800d2b4 <__sseek+0x28>)
 800d2a0:	4013      	ands	r3, r2
 800d2a2:	81a3      	strh	r3, [r4, #12]
 800d2a4:	bd70      	pop	{r4, r5, r6, pc}
 800d2a6:	2280      	movs	r2, #128	@ 0x80
 800d2a8:	0152      	lsls	r2, r2, #5
 800d2aa:	4313      	orrs	r3, r2
 800d2ac:	81a3      	strh	r3, [r4, #12]
 800d2ae:	6560      	str	r0, [r4, #84]	@ 0x54
 800d2b0:	e7f8      	b.n	800d2a4 <__sseek+0x18>
 800d2b2:	46c0      	nop			@ (mov r8, r8)
 800d2b4:	ffffefff 	.word	0xffffefff

0800d2b8 <__sclose>:
 800d2b8:	b510      	push	{r4, lr}
 800d2ba:	230e      	movs	r3, #14
 800d2bc:	5ec9      	ldrsh	r1, [r1, r3]
 800d2be:	f000 f81b 	bl	800d2f8 <_close_r>
 800d2c2:	bd10      	pop	{r4, pc}

0800d2c4 <memset>:
 800d2c4:	0003      	movs	r3, r0
 800d2c6:	1882      	adds	r2, r0, r2
 800d2c8:	4293      	cmp	r3, r2
 800d2ca:	d100      	bne.n	800d2ce <memset+0xa>
 800d2cc:	4770      	bx	lr
 800d2ce:	7019      	strb	r1, [r3, #0]
 800d2d0:	3301      	adds	r3, #1
 800d2d2:	e7f9      	b.n	800d2c8 <memset+0x4>

0800d2d4 <strncmp>:
 800d2d4:	b530      	push	{r4, r5, lr}
 800d2d6:	0005      	movs	r5, r0
 800d2d8:	1e10      	subs	r0, r2, #0
 800d2da:	d00b      	beq.n	800d2f4 <strncmp+0x20>
 800d2dc:	2400      	movs	r4, #0
 800d2de:	3a01      	subs	r2, #1
 800d2e0:	5d2b      	ldrb	r3, [r5, r4]
 800d2e2:	5d08      	ldrb	r0, [r1, r4]
 800d2e4:	4283      	cmp	r3, r0
 800d2e6:	d104      	bne.n	800d2f2 <strncmp+0x1e>
 800d2e8:	42a2      	cmp	r2, r4
 800d2ea:	d002      	beq.n	800d2f2 <strncmp+0x1e>
 800d2ec:	3401      	adds	r4, #1
 800d2ee:	2b00      	cmp	r3, #0
 800d2f0:	d1f6      	bne.n	800d2e0 <strncmp+0xc>
 800d2f2:	1a18      	subs	r0, r3, r0
 800d2f4:	bd30      	pop	{r4, r5, pc}
	...

0800d2f8 <_close_r>:
 800d2f8:	2300      	movs	r3, #0
 800d2fa:	b570      	push	{r4, r5, r6, lr}
 800d2fc:	4d06      	ldr	r5, [pc, #24]	@ (800d318 <_close_r+0x20>)
 800d2fe:	0004      	movs	r4, r0
 800d300:	0008      	movs	r0, r1
 800d302:	602b      	str	r3, [r5, #0]
 800d304:	f7f9 fa6a 	bl	80067dc <_close>
 800d308:	1c43      	adds	r3, r0, #1
 800d30a:	d103      	bne.n	800d314 <_close_r+0x1c>
 800d30c:	682b      	ldr	r3, [r5, #0]
 800d30e:	2b00      	cmp	r3, #0
 800d310:	d000      	beq.n	800d314 <_close_r+0x1c>
 800d312:	6023      	str	r3, [r4, #0]
 800d314:	bd70      	pop	{r4, r5, r6, pc}
 800d316:	46c0      	nop			@ (mov r8, r8)
 800d318:	20001f80 	.word	0x20001f80

0800d31c <_lseek_r>:
 800d31c:	b570      	push	{r4, r5, r6, lr}
 800d31e:	0004      	movs	r4, r0
 800d320:	0008      	movs	r0, r1
 800d322:	0011      	movs	r1, r2
 800d324:	001a      	movs	r2, r3
 800d326:	2300      	movs	r3, #0
 800d328:	4d05      	ldr	r5, [pc, #20]	@ (800d340 <_lseek_r+0x24>)
 800d32a:	602b      	str	r3, [r5, #0]
 800d32c:	f7f9 fa77 	bl	800681e <_lseek>
 800d330:	1c43      	adds	r3, r0, #1
 800d332:	d103      	bne.n	800d33c <_lseek_r+0x20>
 800d334:	682b      	ldr	r3, [r5, #0]
 800d336:	2b00      	cmp	r3, #0
 800d338:	d000      	beq.n	800d33c <_lseek_r+0x20>
 800d33a:	6023      	str	r3, [r4, #0]
 800d33c:	bd70      	pop	{r4, r5, r6, pc}
 800d33e:	46c0      	nop			@ (mov r8, r8)
 800d340:	20001f80 	.word	0x20001f80

0800d344 <_read_r>:
 800d344:	b570      	push	{r4, r5, r6, lr}
 800d346:	0004      	movs	r4, r0
 800d348:	0008      	movs	r0, r1
 800d34a:	0011      	movs	r1, r2
 800d34c:	001a      	movs	r2, r3
 800d34e:	2300      	movs	r3, #0
 800d350:	4d05      	ldr	r5, [pc, #20]	@ (800d368 <_read_r+0x24>)
 800d352:	602b      	str	r3, [r5, #0]
 800d354:	f7f9 fa09 	bl	800676a <_read>
 800d358:	1c43      	adds	r3, r0, #1
 800d35a:	d103      	bne.n	800d364 <_read_r+0x20>
 800d35c:	682b      	ldr	r3, [r5, #0]
 800d35e:	2b00      	cmp	r3, #0
 800d360:	d000      	beq.n	800d364 <_read_r+0x20>
 800d362:	6023      	str	r3, [r4, #0]
 800d364:	bd70      	pop	{r4, r5, r6, pc}
 800d366:	46c0      	nop			@ (mov r8, r8)
 800d368:	20001f80 	.word	0x20001f80

0800d36c <_write_r>:
 800d36c:	b570      	push	{r4, r5, r6, lr}
 800d36e:	0004      	movs	r4, r0
 800d370:	0008      	movs	r0, r1
 800d372:	0011      	movs	r1, r2
 800d374:	001a      	movs	r2, r3
 800d376:	2300      	movs	r3, #0
 800d378:	4d05      	ldr	r5, [pc, #20]	@ (800d390 <_write_r+0x24>)
 800d37a:	602b      	str	r3, [r5, #0]
 800d37c:	f7f9 fa12 	bl	80067a4 <_write>
 800d380:	1c43      	adds	r3, r0, #1
 800d382:	d103      	bne.n	800d38c <_write_r+0x20>
 800d384:	682b      	ldr	r3, [r5, #0]
 800d386:	2b00      	cmp	r3, #0
 800d388:	d000      	beq.n	800d38c <_write_r+0x20>
 800d38a:	6023      	str	r3, [r4, #0]
 800d38c:	bd70      	pop	{r4, r5, r6, pc}
 800d38e:	46c0      	nop			@ (mov r8, r8)
 800d390:	20001f80 	.word	0x20001f80

0800d394 <__errno>:
 800d394:	4b01      	ldr	r3, [pc, #4]	@ (800d39c <__errno+0x8>)
 800d396:	6818      	ldr	r0, [r3, #0]
 800d398:	4770      	bx	lr
 800d39a:	46c0      	nop			@ (mov r8, r8)
 800d39c:	20000b4c 	.word	0x20000b4c

0800d3a0 <__libc_init_array>:
 800d3a0:	b570      	push	{r4, r5, r6, lr}
 800d3a2:	2600      	movs	r6, #0
 800d3a4:	4c0c      	ldr	r4, [pc, #48]	@ (800d3d8 <__libc_init_array+0x38>)
 800d3a6:	4d0d      	ldr	r5, [pc, #52]	@ (800d3dc <__libc_init_array+0x3c>)
 800d3a8:	1b64      	subs	r4, r4, r5
 800d3aa:	10a4      	asrs	r4, r4, #2
 800d3ac:	42a6      	cmp	r6, r4
 800d3ae:	d109      	bne.n	800d3c4 <__libc_init_array+0x24>
 800d3b0:	2600      	movs	r6, #0
 800d3b2:	f002 fadb 	bl	800f96c <_init>
 800d3b6:	4c0a      	ldr	r4, [pc, #40]	@ (800d3e0 <__libc_init_array+0x40>)
 800d3b8:	4d0a      	ldr	r5, [pc, #40]	@ (800d3e4 <__libc_init_array+0x44>)
 800d3ba:	1b64      	subs	r4, r4, r5
 800d3bc:	10a4      	asrs	r4, r4, #2
 800d3be:	42a6      	cmp	r6, r4
 800d3c0:	d105      	bne.n	800d3ce <__libc_init_array+0x2e>
 800d3c2:	bd70      	pop	{r4, r5, r6, pc}
 800d3c4:	00b3      	lsls	r3, r6, #2
 800d3c6:	58eb      	ldr	r3, [r5, r3]
 800d3c8:	4798      	blx	r3
 800d3ca:	3601      	adds	r6, #1
 800d3cc:	e7ee      	b.n	800d3ac <__libc_init_array+0xc>
 800d3ce:	00b3      	lsls	r3, r6, #2
 800d3d0:	58eb      	ldr	r3, [r5, r3]
 800d3d2:	4798      	blx	r3
 800d3d4:	3601      	adds	r6, #1
 800d3d6:	e7f2      	b.n	800d3be <__libc_init_array+0x1e>
 800d3d8:	08010830 	.word	0x08010830
 800d3dc:	08010830 	.word	0x08010830
 800d3e0:	08010834 	.word	0x08010834
 800d3e4:	08010830 	.word	0x08010830

0800d3e8 <__retarget_lock_init_recursive>:
 800d3e8:	4770      	bx	lr

0800d3ea <__retarget_lock_acquire_recursive>:
 800d3ea:	4770      	bx	lr

0800d3ec <__retarget_lock_release_recursive>:
 800d3ec:	4770      	bx	lr

0800d3ee <memcpy>:
 800d3ee:	2300      	movs	r3, #0
 800d3f0:	b510      	push	{r4, lr}
 800d3f2:	429a      	cmp	r2, r3
 800d3f4:	d100      	bne.n	800d3f8 <memcpy+0xa>
 800d3f6:	bd10      	pop	{r4, pc}
 800d3f8:	5ccc      	ldrb	r4, [r1, r3]
 800d3fa:	54c4      	strb	r4, [r0, r3]
 800d3fc:	3301      	adds	r3, #1
 800d3fe:	e7f8      	b.n	800d3f2 <memcpy+0x4>

0800d400 <nan>:
 800d400:	2000      	movs	r0, #0
 800d402:	4901      	ldr	r1, [pc, #4]	@ (800d408 <nan+0x8>)
 800d404:	4770      	bx	lr
 800d406:	46c0      	nop			@ (mov r8, r8)
 800d408:	7ff80000 	.word	0x7ff80000

0800d40c <_free_r>:
 800d40c:	b570      	push	{r4, r5, r6, lr}
 800d40e:	0005      	movs	r5, r0
 800d410:	1e0c      	subs	r4, r1, #0
 800d412:	d010      	beq.n	800d436 <_free_r+0x2a>
 800d414:	3c04      	subs	r4, #4
 800d416:	6823      	ldr	r3, [r4, #0]
 800d418:	2b00      	cmp	r3, #0
 800d41a:	da00      	bge.n	800d41e <_free_r+0x12>
 800d41c:	18e4      	adds	r4, r4, r3
 800d41e:	0028      	movs	r0, r5
 800d420:	f000 fc4c 	bl	800dcbc <__malloc_lock>
 800d424:	4a1d      	ldr	r2, [pc, #116]	@ (800d49c <_free_r+0x90>)
 800d426:	6813      	ldr	r3, [r2, #0]
 800d428:	2b00      	cmp	r3, #0
 800d42a:	d105      	bne.n	800d438 <_free_r+0x2c>
 800d42c:	6063      	str	r3, [r4, #4]
 800d42e:	6014      	str	r4, [r2, #0]
 800d430:	0028      	movs	r0, r5
 800d432:	f000 fc4b 	bl	800dccc <__malloc_unlock>
 800d436:	bd70      	pop	{r4, r5, r6, pc}
 800d438:	42a3      	cmp	r3, r4
 800d43a:	d908      	bls.n	800d44e <_free_r+0x42>
 800d43c:	6820      	ldr	r0, [r4, #0]
 800d43e:	1821      	adds	r1, r4, r0
 800d440:	428b      	cmp	r3, r1
 800d442:	d1f3      	bne.n	800d42c <_free_r+0x20>
 800d444:	6819      	ldr	r1, [r3, #0]
 800d446:	685b      	ldr	r3, [r3, #4]
 800d448:	1809      	adds	r1, r1, r0
 800d44a:	6021      	str	r1, [r4, #0]
 800d44c:	e7ee      	b.n	800d42c <_free_r+0x20>
 800d44e:	001a      	movs	r2, r3
 800d450:	685b      	ldr	r3, [r3, #4]
 800d452:	2b00      	cmp	r3, #0
 800d454:	d001      	beq.n	800d45a <_free_r+0x4e>
 800d456:	42a3      	cmp	r3, r4
 800d458:	d9f9      	bls.n	800d44e <_free_r+0x42>
 800d45a:	6811      	ldr	r1, [r2, #0]
 800d45c:	1850      	adds	r0, r2, r1
 800d45e:	42a0      	cmp	r0, r4
 800d460:	d10b      	bne.n	800d47a <_free_r+0x6e>
 800d462:	6820      	ldr	r0, [r4, #0]
 800d464:	1809      	adds	r1, r1, r0
 800d466:	1850      	adds	r0, r2, r1
 800d468:	6011      	str	r1, [r2, #0]
 800d46a:	4283      	cmp	r3, r0
 800d46c:	d1e0      	bne.n	800d430 <_free_r+0x24>
 800d46e:	6818      	ldr	r0, [r3, #0]
 800d470:	685b      	ldr	r3, [r3, #4]
 800d472:	1841      	adds	r1, r0, r1
 800d474:	6011      	str	r1, [r2, #0]
 800d476:	6053      	str	r3, [r2, #4]
 800d478:	e7da      	b.n	800d430 <_free_r+0x24>
 800d47a:	42a0      	cmp	r0, r4
 800d47c:	d902      	bls.n	800d484 <_free_r+0x78>
 800d47e:	230c      	movs	r3, #12
 800d480:	602b      	str	r3, [r5, #0]
 800d482:	e7d5      	b.n	800d430 <_free_r+0x24>
 800d484:	6820      	ldr	r0, [r4, #0]
 800d486:	1821      	adds	r1, r4, r0
 800d488:	428b      	cmp	r3, r1
 800d48a:	d103      	bne.n	800d494 <_free_r+0x88>
 800d48c:	6819      	ldr	r1, [r3, #0]
 800d48e:	685b      	ldr	r3, [r3, #4]
 800d490:	1809      	adds	r1, r1, r0
 800d492:	6021      	str	r1, [r4, #0]
 800d494:	6063      	str	r3, [r4, #4]
 800d496:	6054      	str	r4, [r2, #4]
 800d498:	e7ca      	b.n	800d430 <_free_r+0x24>
 800d49a:	46c0      	nop			@ (mov r8, r8)
 800d49c:	20001f8c 	.word	0x20001f8c

0800d4a0 <rshift>:
 800d4a0:	0002      	movs	r2, r0
 800d4a2:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d4a4:	6904      	ldr	r4, [r0, #16]
 800d4a6:	b085      	sub	sp, #20
 800d4a8:	3214      	adds	r2, #20
 800d4aa:	114b      	asrs	r3, r1, #5
 800d4ac:	0016      	movs	r6, r2
 800d4ae:	9302      	str	r3, [sp, #8]
 800d4b0:	429c      	cmp	r4, r3
 800d4b2:	dd31      	ble.n	800d518 <rshift+0x78>
 800d4b4:	261f      	movs	r6, #31
 800d4b6:	000f      	movs	r7, r1
 800d4b8:	009b      	lsls	r3, r3, #2
 800d4ba:	00a5      	lsls	r5, r4, #2
 800d4bc:	18d3      	adds	r3, r2, r3
 800d4be:	4037      	ands	r7, r6
 800d4c0:	1955      	adds	r5, r2, r5
 800d4c2:	9300      	str	r3, [sp, #0]
 800d4c4:	9701      	str	r7, [sp, #4]
 800d4c6:	4231      	tst	r1, r6
 800d4c8:	d10d      	bne.n	800d4e6 <rshift+0x46>
 800d4ca:	0016      	movs	r6, r2
 800d4cc:	0019      	movs	r1, r3
 800d4ce:	428d      	cmp	r5, r1
 800d4d0:	d836      	bhi.n	800d540 <rshift+0xa0>
 800d4d2:	9b00      	ldr	r3, [sp, #0]
 800d4d4:	2600      	movs	r6, #0
 800d4d6:	3b03      	subs	r3, #3
 800d4d8:	429d      	cmp	r5, r3
 800d4da:	d302      	bcc.n	800d4e2 <rshift+0x42>
 800d4dc:	9b02      	ldr	r3, [sp, #8]
 800d4de:	1ae4      	subs	r4, r4, r3
 800d4e0:	00a6      	lsls	r6, r4, #2
 800d4e2:	1996      	adds	r6, r2, r6
 800d4e4:	e018      	b.n	800d518 <rshift+0x78>
 800d4e6:	2120      	movs	r1, #32
 800d4e8:	9e01      	ldr	r6, [sp, #4]
 800d4ea:	9f01      	ldr	r7, [sp, #4]
 800d4ec:	1b89      	subs	r1, r1, r6
 800d4ee:	9e00      	ldr	r6, [sp, #0]
 800d4f0:	9103      	str	r1, [sp, #12]
 800d4f2:	ce02      	ldmia	r6!, {r1}
 800d4f4:	4694      	mov	ip, r2
 800d4f6:	40f9      	lsrs	r1, r7
 800d4f8:	42b5      	cmp	r5, r6
 800d4fa:	d816      	bhi.n	800d52a <rshift+0x8a>
 800d4fc:	9b00      	ldr	r3, [sp, #0]
 800d4fe:	2600      	movs	r6, #0
 800d500:	3301      	adds	r3, #1
 800d502:	429d      	cmp	r5, r3
 800d504:	d303      	bcc.n	800d50e <rshift+0x6e>
 800d506:	9b02      	ldr	r3, [sp, #8]
 800d508:	1ae4      	subs	r4, r4, r3
 800d50a:	00a6      	lsls	r6, r4, #2
 800d50c:	3e04      	subs	r6, #4
 800d50e:	1996      	adds	r6, r2, r6
 800d510:	6031      	str	r1, [r6, #0]
 800d512:	2900      	cmp	r1, #0
 800d514:	d000      	beq.n	800d518 <rshift+0x78>
 800d516:	3604      	adds	r6, #4
 800d518:	1ab1      	subs	r1, r6, r2
 800d51a:	1089      	asrs	r1, r1, #2
 800d51c:	6101      	str	r1, [r0, #16]
 800d51e:	4296      	cmp	r6, r2
 800d520:	d101      	bne.n	800d526 <rshift+0x86>
 800d522:	2300      	movs	r3, #0
 800d524:	6143      	str	r3, [r0, #20]
 800d526:	b005      	add	sp, #20
 800d528:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d52a:	6837      	ldr	r7, [r6, #0]
 800d52c:	9b03      	ldr	r3, [sp, #12]
 800d52e:	409f      	lsls	r7, r3
 800d530:	430f      	orrs	r7, r1
 800d532:	4661      	mov	r1, ip
 800d534:	c180      	stmia	r1!, {r7}
 800d536:	468c      	mov	ip, r1
 800d538:	9b01      	ldr	r3, [sp, #4]
 800d53a:	ce02      	ldmia	r6!, {r1}
 800d53c:	40d9      	lsrs	r1, r3
 800d53e:	e7db      	b.n	800d4f8 <rshift+0x58>
 800d540:	c980      	ldmia	r1!, {r7}
 800d542:	c680      	stmia	r6!, {r7}
 800d544:	e7c3      	b.n	800d4ce <rshift+0x2e>

0800d546 <__hexdig_fun>:
 800d546:	0002      	movs	r2, r0
 800d548:	3a30      	subs	r2, #48	@ 0x30
 800d54a:	0003      	movs	r3, r0
 800d54c:	2a09      	cmp	r2, #9
 800d54e:	d802      	bhi.n	800d556 <__hexdig_fun+0x10>
 800d550:	3b20      	subs	r3, #32
 800d552:	b2d8      	uxtb	r0, r3
 800d554:	4770      	bx	lr
 800d556:	0002      	movs	r2, r0
 800d558:	3a61      	subs	r2, #97	@ 0x61
 800d55a:	2a05      	cmp	r2, #5
 800d55c:	d801      	bhi.n	800d562 <__hexdig_fun+0x1c>
 800d55e:	3b47      	subs	r3, #71	@ 0x47
 800d560:	e7f7      	b.n	800d552 <__hexdig_fun+0xc>
 800d562:	001a      	movs	r2, r3
 800d564:	3a41      	subs	r2, #65	@ 0x41
 800d566:	2000      	movs	r0, #0
 800d568:	2a05      	cmp	r2, #5
 800d56a:	d8f3      	bhi.n	800d554 <__hexdig_fun+0xe>
 800d56c:	3b27      	subs	r3, #39	@ 0x27
 800d56e:	e7f0      	b.n	800d552 <__hexdig_fun+0xc>

0800d570 <__gethex>:
 800d570:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d572:	b089      	sub	sp, #36	@ 0x24
 800d574:	9307      	str	r3, [sp, #28]
 800d576:	680b      	ldr	r3, [r1, #0]
 800d578:	9201      	str	r2, [sp, #4]
 800d57a:	9003      	str	r0, [sp, #12]
 800d57c:	9106      	str	r1, [sp, #24]
 800d57e:	1c9a      	adds	r2, r3, #2
 800d580:	0011      	movs	r1, r2
 800d582:	3201      	adds	r2, #1
 800d584:	1e50      	subs	r0, r2, #1
 800d586:	7800      	ldrb	r0, [r0, #0]
 800d588:	2830      	cmp	r0, #48	@ 0x30
 800d58a:	d0f9      	beq.n	800d580 <__gethex+0x10>
 800d58c:	1acb      	subs	r3, r1, r3
 800d58e:	3b02      	subs	r3, #2
 800d590:	9305      	str	r3, [sp, #20]
 800d592:	9100      	str	r1, [sp, #0]
 800d594:	f7ff ffd7 	bl	800d546 <__hexdig_fun>
 800d598:	2300      	movs	r3, #0
 800d59a:	001d      	movs	r5, r3
 800d59c:	9302      	str	r3, [sp, #8]
 800d59e:	4298      	cmp	r0, r3
 800d5a0:	d11e      	bne.n	800d5e0 <__gethex+0x70>
 800d5a2:	2201      	movs	r2, #1
 800d5a4:	49a6      	ldr	r1, [pc, #664]	@ (800d840 <__gethex+0x2d0>)
 800d5a6:	9800      	ldr	r0, [sp, #0]
 800d5a8:	f7ff fe94 	bl	800d2d4 <strncmp>
 800d5ac:	0007      	movs	r7, r0
 800d5ae:	42a8      	cmp	r0, r5
 800d5b0:	d000      	beq.n	800d5b4 <__gethex+0x44>
 800d5b2:	e06a      	b.n	800d68a <__gethex+0x11a>
 800d5b4:	9b00      	ldr	r3, [sp, #0]
 800d5b6:	7858      	ldrb	r0, [r3, #1]
 800d5b8:	1c5c      	adds	r4, r3, #1
 800d5ba:	f7ff ffc4 	bl	800d546 <__hexdig_fun>
 800d5be:	2301      	movs	r3, #1
 800d5c0:	9302      	str	r3, [sp, #8]
 800d5c2:	42a8      	cmp	r0, r5
 800d5c4:	d02f      	beq.n	800d626 <__gethex+0xb6>
 800d5c6:	9400      	str	r4, [sp, #0]
 800d5c8:	9b00      	ldr	r3, [sp, #0]
 800d5ca:	7818      	ldrb	r0, [r3, #0]
 800d5cc:	2830      	cmp	r0, #48	@ 0x30
 800d5ce:	d009      	beq.n	800d5e4 <__gethex+0x74>
 800d5d0:	f7ff ffb9 	bl	800d546 <__hexdig_fun>
 800d5d4:	4242      	negs	r2, r0
 800d5d6:	4142      	adcs	r2, r0
 800d5d8:	2301      	movs	r3, #1
 800d5da:	0025      	movs	r5, r4
 800d5dc:	9202      	str	r2, [sp, #8]
 800d5de:	9305      	str	r3, [sp, #20]
 800d5e0:	9c00      	ldr	r4, [sp, #0]
 800d5e2:	e004      	b.n	800d5ee <__gethex+0x7e>
 800d5e4:	9b00      	ldr	r3, [sp, #0]
 800d5e6:	3301      	adds	r3, #1
 800d5e8:	9300      	str	r3, [sp, #0]
 800d5ea:	e7ed      	b.n	800d5c8 <__gethex+0x58>
 800d5ec:	3401      	adds	r4, #1
 800d5ee:	7820      	ldrb	r0, [r4, #0]
 800d5f0:	f7ff ffa9 	bl	800d546 <__hexdig_fun>
 800d5f4:	1e07      	subs	r7, r0, #0
 800d5f6:	d1f9      	bne.n	800d5ec <__gethex+0x7c>
 800d5f8:	2201      	movs	r2, #1
 800d5fa:	0020      	movs	r0, r4
 800d5fc:	4990      	ldr	r1, [pc, #576]	@ (800d840 <__gethex+0x2d0>)
 800d5fe:	f7ff fe69 	bl	800d2d4 <strncmp>
 800d602:	2800      	cmp	r0, #0
 800d604:	d10d      	bne.n	800d622 <__gethex+0xb2>
 800d606:	2d00      	cmp	r5, #0
 800d608:	d106      	bne.n	800d618 <__gethex+0xa8>
 800d60a:	3401      	adds	r4, #1
 800d60c:	0025      	movs	r5, r4
 800d60e:	7820      	ldrb	r0, [r4, #0]
 800d610:	f7ff ff99 	bl	800d546 <__hexdig_fun>
 800d614:	2800      	cmp	r0, #0
 800d616:	d102      	bne.n	800d61e <__gethex+0xae>
 800d618:	1b2d      	subs	r5, r5, r4
 800d61a:	00af      	lsls	r7, r5, #2
 800d61c:	e003      	b.n	800d626 <__gethex+0xb6>
 800d61e:	3401      	adds	r4, #1
 800d620:	e7f5      	b.n	800d60e <__gethex+0x9e>
 800d622:	2d00      	cmp	r5, #0
 800d624:	d1f8      	bne.n	800d618 <__gethex+0xa8>
 800d626:	2220      	movs	r2, #32
 800d628:	7823      	ldrb	r3, [r4, #0]
 800d62a:	0026      	movs	r6, r4
 800d62c:	4393      	bics	r3, r2
 800d62e:	2b50      	cmp	r3, #80	@ 0x50
 800d630:	d11d      	bne.n	800d66e <__gethex+0xfe>
 800d632:	7863      	ldrb	r3, [r4, #1]
 800d634:	2b2b      	cmp	r3, #43	@ 0x2b
 800d636:	d02d      	beq.n	800d694 <__gethex+0x124>
 800d638:	2b2d      	cmp	r3, #45	@ 0x2d
 800d63a:	d02f      	beq.n	800d69c <__gethex+0x12c>
 800d63c:	2300      	movs	r3, #0
 800d63e:	1c66      	adds	r6, r4, #1
 800d640:	9304      	str	r3, [sp, #16]
 800d642:	7830      	ldrb	r0, [r6, #0]
 800d644:	f7ff ff7f 	bl	800d546 <__hexdig_fun>
 800d648:	1e43      	subs	r3, r0, #1
 800d64a:	b2db      	uxtb	r3, r3
 800d64c:	0005      	movs	r5, r0
 800d64e:	2b18      	cmp	r3, #24
 800d650:	d82a      	bhi.n	800d6a8 <__gethex+0x138>
 800d652:	7870      	ldrb	r0, [r6, #1]
 800d654:	f7ff ff77 	bl	800d546 <__hexdig_fun>
 800d658:	1e43      	subs	r3, r0, #1
 800d65a:	b2db      	uxtb	r3, r3
 800d65c:	3601      	adds	r6, #1
 800d65e:	3d10      	subs	r5, #16
 800d660:	2b18      	cmp	r3, #24
 800d662:	d91d      	bls.n	800d6a0 <__gethex+0x130>
 800d664:	9b04      	ldr	r3, [sp, #16]
 800d666:	2b00      	cmp	r3, #0
 800d668:	d000      	beq.n	800d66c <__gethex+0xfc>
 800d66a:	426d      	negs	r5, r5
 800d66c:	197f      	adds	r7, r7, r5
 800d66e:	9b06      	ldr	r3, [sp, #24]
 800d670:	601e      	str	r6, [r3, #0]
 800d672:	9b02      	ldr	r3, [sp, #8]
 800d674:	2b00      	cmp	r3, #0
 800d676:	d019      	beq.n	800d6ac <__gethex+0x13c>
 800d678:	9b05      	ldr	r3, [sp, #20]
 800d67a:	2606      	movs	r6, #6
 800d67c:	425a      	negs	r2, r3
 800d67e:	4153      	adcs	r3, r2
 800d680:	425b      	negs	r3, r3
 800d682:	401e      	ands	r6, r3
 800d684:	0030      	movs	r0, r6
 800d686:	b009      	add	sp, #36	@ 0x24
 800d688:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d68a:	2301      	movs	r3, #1
 800d68c:	2700      	movs	r7, #0
 800d68e:	9c00      	ldr	r4, [sp, #0]
 800d690:	9302      	str	r3, [sp, #8]
 800d692:	e7c8      	b.n	800d626 <__gethex+0xb6>
 800d694:	2300      	movs	r3, #0
 800d696:	9304      	str	r3, [sp, #16]
 800d698:	1ca6      	adds	r6, r4, #2
 800d69a:	e7d2      	b.n	800d642 <__gethex+0xd2>
 800d69c:	2301      	movs	r3, #1
 800d69e:	e7fa      	b.n	800d696 <__gethex+0x126>
 800d6a0:	230a      	movs	r3, #10
 800d6a2:	435d      	muls	r5, r3
 800d6a4:	182d      	adds	r5, r5, r0
 800d6a6:	e7d4      	b.n	800d652 <__gethex+0xe2>
 800d6a8:	0026      	movs	r6, r4
 800d6aa:	e7e0      	b.n	800d66e <__gethex+0xfe>
 800d6ac:	9b00      	ldr	r3, [sp, #0]
 800d6ae:	9902      	ldr	r1, [sp, #8]
 800d6b0:	1ae3      	subs	r3, r4, r3
 800d6b2:	3b01      	subs	r3, #1
 800d6b4:	2b07      	cmp	r3, #7
 800d6b6:	dc0a      	bgt.n	800d6ce <__gethex+0x15e>
 800d6b8:	9803      	ldr	r0, [sp, #12]
 800d6ba:	f000 fb0f 	bl	800dcdc <_Balloc>
 800d6be:	1e05      	subs	r5, r0, #0
 800d6c0:	d108      	bne.n	800d6d4 <__gethex+0x164>
 800d6c2:	002a      	movs	r2, r5
 800d6c4:	21e4      	movs	r1, #228	@ 0xe4
 800d6c6:	4b5f      	ldr	r3, [pc, #380]	@ (800d844 <__gethex+0x2d4>)
 800d6c8:	485f      	ldr	r0, [pc, #380]	@ (800d848 <__gethex+0x2d8>)
 800d6ca:	f001 fd83 	bl	800f1d4 <__assert_func>
 800d6ce:	3101      	adds	r1, #1
 800d6d0:	105b      	asrs	r3, r3, #1
 800d6d2:	e7ef      	b.n	800d6b4 <__gethex+0x144>
 800d6d4:	0003      	movs	r3, r0
 800d6d6:	3314      	adds	r3, #20
 800d6d8:	9302      	str	r3, [sp, #8]
 800d6da:	9305      	str	r3, [sp, #20]
 800d6dc:	2300      	movs	r3, #0
 800d6de:	001e      	movs	r6, r3
 800d6e0:	9304      	str	r3, [sp, #16]
 800d6e2:	9b00      	ldr	r3, [sp, #0]
 800d6e4:	42a3      	cmp	r3, r4
 800d6e6:	d338      	bcc.n	800d75a <__gethex+0x1ea>
 800d6e8:	9c05      	ldr	r4, [sp, #20]
 800d6ea:	9b02      	ldr	r3, [sp, #8]
 800d6ec:	c440      	stmia	r4!, {r6}
 800d6ee:	1ae4      	subs	r4, r4, r3
 800d6f0:	10a4      	asrs	r4, r4, #2
 800d6f2:	0030      	movs	r0, r6
 800d6f4:	612c      	str	r4, [r5, #16]
 800d6f6:	f000 fbe9 	bl	800decc <__hi0bits>
 800d6fa:	9b01      	ldr	r3, [sp, #4]
 800d6fc:	0164      	lsls	r4, r4, #5
 800d6fe:	681b      	ldr	r3, [r3, #0]
 800d700:	1a26      	subs	r6, r4, r0
 800d702:	9300      	str	r3, [sp, #0]
 800d704:	429e      	cmp	r6, r3
 800d706:	dd52      	ble.n	800d7ae <__gethex+0x23e>
 800d708:	1af6      	subs	r6, r6, r3
 800d70a:	0031      	movs	r1, r6
 800d70c:	0028      	movs	r0, r5
 800d70e:	f000 ff8c 	bl	800e62a <__any_on>
 800d712:	1e04      	subs	r4, r0, #0
 800d714:	d00f      	beq.n	800d736 <__gethex+0x1c6>
 800d716:	2401      	movs	r4, #1
 800d718:	231f      	movs	r3, #31
 800d71a:	0020      	movs	r0, r4
 800d71c:	1e72      	subs	r2, r6, #1
 800d71e:	4013      	ands	r3, r2
 800d720:	4098      	lsls	r0, r3
 800d722:	0003      	movs	r3, r0
 800d724:	1151      	asrs	r1, r2, #5
 800d726:	9802      	ldr	r0, [sp, #8]
 800d728:	0089      	lsls	r1, r1, #2
 800d72a:	5809      	ldr	r1, [r1, r0]
 800d72c:	4219      	tst	r1, r3
 800d72e:	d002      	beq.n	800d736 <__gethex+0x1c6>
 800d730:	42a2      	cmp	r2, r4
 800d732:	dc34      	bgt.n	800d79e <__gethex+0x22e>
 800d734:	2402      	movs	r4, #2
 800d736:	0031      	movs	r1, r6
 800d738:	0028      	movs	r0, r5
 800d73a:	f7ff feb1 	bl	800d4a0 <rshift>
 800d73e:	19bf      	adds	r7, r7, r6
 800d740:	9b01      	ldr	r3, [sp, #4]
 800d742:	689b      	ldr	r3, [r3, #8]
 800d744:	42bb      	cmp	r3, r7
 800d746:	da42      	bge.n	800d7ce <__gethex+0x25e>
 800d748:	0029      	movs	r1, r5
 800d74a:	9803      	ldr	r0, [sp, #12]
 800d74c:	f000 fb0a 	bl	800dd64 <_Bfree>
 800d750:	2300      	movs	r3, #0
 800d752:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d754:	26a3      	movs	r6, #163	@ 0xa3
 800d756:	6013      	str	r3, [r2, #0]
 800d758:	e794      	b.n	800d684 <__gethex+0x114>
 800d75a:	3c01      	subs	r4, #1
 800d75c:	7823      	ldrb	r3, [r4, #0]
 800d75e:	2b2e      	cmp	r3, #46	@ 0x2e
 800d760:	d012      	beq.n	800d788 <__gethex+0x218>
 800d762:	9b04      	ldr	r3, [sp, #16]
 800d764:	2b20      	cmp	r3, #32
 800d766:	d104      	bne.n	800d772 <__gethex+0x202>
 800d768:	9b05      	ldr	r3, [sp, #20]
 800d76a:	c340      	stmia	r3!, {r6}
 800d76c:	2600      	movs	r6, #0
 800d76e:	9305      	str	r3, [sp, #20]
 800d770:	9604      	str	r6, [sp, #16]
 800d772:	7820      	ldrb	r0, [r4, #0]
 800d774:	f7ff fee7 	bl	800d546 <__hexdig_fun>
 800d778:	230f      	movs	r3, #15
 800d77a:	4018      	ands	r0, r3
 800d77c:	9b04      	ldr	r3, [sp, #16]
 800d77e:	4098      	lsls	r0, r3
 800d780:	3304      	adds	r3, #4
 800d782:	4306      	orrs	r6, r0
 800d784:	9304      	str	r3, [sp, #16]
 800d786:	e7ac      	b.n	800d6e2 <__gethex+0x172>
 800d788:	9b00      	ldr	r3, [sp, #0]
 800d78a:	42a3      	cmp	r3, r4
 800d78c:	d8e9      	bhi.n	800d762 <__gethex+0x1f2>
 800d78e:	2201      	movs	r2, #1
 800d790:	0020      	movs	r0, r4
 800d792:	492b      	ldr	r1, [pc, #172]	@ (800d840 <__gethex+0x2d0>)
 800d794:	f7ff fd9e 	bl	800d2d4 <strncmp>
 800d798:	2800      	cmp	r0, #0
 800d79a:	d1e2      	bne.n	800d762 <__gethex+0x1f2>
 800d79c:	e7a1      	b.n	800d6e2 <__gethex+0x172>
 800d79e:	0028      	movs	r0, r5
 800d7a0:	1eb1      	subs	r1, r6, #2
 800d7a2:	f000 ff42 	bl	800e62a <__any_on>
 800d7a6:	2800      	cmp	r0, #0
 800d7a8:	d0c4      	beq.n	800d734 <__gethex+0x1c4>
 800d7aa:	2403      	movs	r4, #3
 800d7ac:	e7c3      	b.n	800d736 <__gethex+0x1c6>
 800d7ae:	9b00      	ldr	r3, [sp, #0]
 800d7b0:	2400      	movs	r4, #0
 800d7b2:	429e      	cmp	r6, r3
 800d7b4:	dac4      	bge.n	800d740 <__gethex+0x1d0>
 800d7b6:	1b9e      	subs	r6, r3, r6
 800d7b8:	0029      	movs	r1, r5
 800d7ba:	0032      	movs	r2, r6
 800d7bc:	9803      	ldr	r0, [sp, #12]
 800d7be:	f000 fcfb 	bl	800e1b8 <__lshift>
 800d7c2:	0003      	movs	r3, r0
 800d7c4:	3314      	adds	r3, #20
 800d7c6:	0005      	movs	r5, r0
 800d7c8:	1bbf      	subs	r7, r7, r6
 800d7ca:	9302      	str	r3, [sp, #8]
 800d7cc:	e7b8      	b.n	800d740 <__gethex+0x1d0>
 800d7ce:	9b01      	ldr	r3, [sp, #4]
 800d7d0:	685e      	ldr	r6, [r3, #4]
 800d7d2:	42be      	cmp	r6, r7
 800d7d4:	dd6f      	ble.n	800d8b6 <__gethex+0x346>
 800d7d6:	9b00      	ldr	r3, [sp, #0]
 800d7d8:	1bf6      	subs	r6, r6, r7
 800d7da:	42b3      	cmp	r3, r6
 800d7dc:	dc36      	bgt.n	800d84c <__gethex+0x2dc>
 800d7de:	9b01      	ldr	r3, [sp, #4]
 800d7e0:	68db      	ldr	r3, [r3, #12]
 800d7e2:	2b02      	cmp	r3, #2
 800d7e4:	d024      	beq.n	800d830 <__gethex+0x2c0>
 800d7e6:	2b03      	cmp	r3, #3
 800d7e8:	d026      	beq.n	800d838 <__gethex+0x2c8>
 800d7ea:	2b01      	cmp	r3, #1
 800d7ec:	d117      	bne.n	800d81e <__gethex+0x2ae>
 800d7ee:	9b00      	ldr	r3, [sp, #0]
 800d7f0:	42b3      	cmp	r3, r6
 800d7f2:	d114      	bne.n	800d81e <__gethex+0x2ae>
 800d7f4:	2b01      	cmp	r3, #1
 800d7f6:	d10b      	bne.n	800d810 <__gethex+0x2a0>
 800d7f8:	9b01      	ldr	r3, [sp, #4]
 800d7fa:	9a07      	ldr	r2, [sp, #28]
 800d7fc:	685b      	ldr	r3, [r3, #4]
 800d7fe:	2662      	movs	r6, #98	@ 0x62
 800d800:	6013      	str	r3, [r2, #0]
 800d802:	2301      	movs	r3, #1
 800d804:	9a02      	ldr	r2, [sp, #8]
 800d806:	612b      	str	r3, [r5, #16]
 800d808:	6013      	str	r3, [r2, #0]
 800d80a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d80c:	601d      	str	r5, [r3, #0]
 800d80e:	e739      	b.n	800d684 <__gethex+0x114>
 800d810:	9900      	ldr	r1, [sp, #0]
 800d812:	0028      	movs	r0, r5
 800d814:	3901      	subs	r1, #1
 800d816:	f000 ff08 	bl	800e62a <__any_on>
 800d81a:	2800      	cmp	r0, #0
 800d81c:	d1ec      	bne.n	800d7f8 <__gethex+0x288>
 800d81e:	0029      	movs	r1, r5
 800d820:	9803      	ldr	r0, [sp, #12]
 800d822:	f000 fa9f 	bl	800dd64 <_Bfree>
 800d826:	2300      	movs	r3, #0
 800d828:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d82a:	2650      	movs	r6, #80	@ 0x50
 800d82c:	6013      	str	r3, [r2, #0]
 800d82e:	e729      	b.n	800d684 <__gethex+0x114>
 800d830:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d832:	2b00      	cmp	r3, #0
 800d834:	d1f3      	bne.n	800d81e <__gethex+0x2ae>
 800d836:	e7df      	b.n	800d7f8 <__gethex+0x288>
 800d838:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d83a:	2b00      	cmp	r3, #0
 800d83c:	d1dc      	bne.n	800d7f8 <__gethex+0x288>
 800d83e:	e7ee      	b.n	800d81e <__gethex+0x2ae>
 800d840:	0801045c 	.word	0x0801045c
 800d844:	080105c9 	.word	0x080105c9
 800d848:	080105da 	.word	0x080105da
 800d84c:	1e77      	subs	r7, r6, #1
 800d84e:	2c00      	cmp	r4, #0
 800d850:	d12f      	bne.n	800d8b2 <__gethex+0x342>
 800d852:	2f00      	cmp	r7, #0
 800d854:	d004      	beq.n	800d860 <__gethex+0x2f0>
 800d856:	0039      	movs	r1, r7
 800d858:	0028      	movs	r0, r5
 800d85a:	f000 fee6 	bl	800e62a <__any_on>
 800d85e:	0004      	movs	r4, r0
 800d860:	231f      	movs	r3, #31
 800d862:	117a      	asrs	r2, r7, #5
 800d864:	401f      	ands	r7, r3
 800d866:	3b1e      	subs	r3, #30
 800d868:	40bb      	lsls	r3, r7
 800d86a:	9902      	ldr	r1, [sp, #8]
 800d86c:	0092      	lsls	r2, r2, #2
 800d86e:	5852      	ldr	r2, [r2, r1]
 800d870:	421a      	tst	r2, r3
 800d872:	d001      	beq.n	800d878 <__gethex+0x308>
 800d874:	2302      	movs	r3, #2
 800d876:	431c      	orrs	r4, r3
 800d878:	9b00      	ldr	r3, [sp, #0]
 800d87a:	0031      	movs	r1, r6
 800d87c:	1b9b      	subs	r3, r3, r6
 800d87e:	2602      	movs	r6, #2
 800d880:	0028      	movs	r0, r5
 800d882:	9300      	str	r3, [sp, #0]
 800d884:	f7ff fe0c 	bl	800d4a0 <rshift>
 800d888:	9b01      	ldr	r3, [sp, #4]
 800d88a:	685f      	ldr	r7, [r3, #4]
 800d88c:	2c00      	cmp	r4, #0
 800d88e:	d03f      	beq.n	800d910 <__gethex+0x3a0>
 800d890:	9b01      	ldr	r3, [sp, #4]
 800d892:	68db      	ldr	r3, [r3, #12]
 800d894:	2b02      	cmp	r3, #2
 800d896:	d010      	beq.n	800d8ba <__gethex+0x34a>
 800d898:	2b03      	cmp	r3, #3
 800d89a:	d012      	beq.n	800d8c2 <__gethex+0x352>
 800d89c:	2b01      	cmp	r3, #1
 800d89e:	d106      	bne.n	800d8ae <__gethex+0x33e>
 800d8a0:	07a2      	lsls	r2, r4, #30
 800d8a2:	d504      	bpl.n	800d8ae <__gethex+0x33e>
 800d8a4:	9a02      	ldr	r2, [sp, #8]
 800d8a6:	6812      	ldr	r2, [r2, #0]
 800d8a8:	4314      	orrs	r4, r2
 800d8aa:	421c      	tst	r4, r3
 800d8ac:	d10c      	bne.n	800d8c8 <__gethex+0x358>
 800d8ae:	2310      	movs	r3, #16
 800d8b0:	e02d      	b.n	800d90e <__gethex+0x39e>
 800d8b2:	2401      	movs	r4, #1
 800d8b4:	e7d4      	b.n	800d860 <__gethex+0x2f0>
 800d8b6:	2601      	movs	r6, #1
 800d8b8:	e7e8      	b.n	800d88c <__gethex+0x31c>
 800d8ba:	2301      	movs	r3, #1
 800d8bc:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800d8be:	1a9b      	subs	r3, r3, r2
 800d8c0:	930f      	str	r3, [sp, #60]	@ 0x3c
 800d8c2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d8c4:	2b00      	cmp	r3, #0
 800d8c6:	d0f2      	beq.n	800d8ae <__gethex+0x33e>
 800d8c8:	692b      	ldr	r3, [r5, #16]
 800d8ca:	2000      	movs	r0, #0
 800d8cc:	9302      	str	r3, [sp, #8]
 800d8ce:	009b      	lsls	r3, r3, #2
 800d8d0:	9304      	str	r3, [sp, #16]
 800d8d2:	002b      	movs	r3, r5
 800d8d4:	9a04      	ldr	r2, [sp, #16]
 800d8d6:	3314      	adds	r3, #20
 800d8d8:	1899      	adds	r1, r3, r2
 800d8da:	681a      	ldr	r2, [r3, #0]
 800d8dc:	1c54      	adds	r4, r2, #1
 800d8de:	d01c      	beq.n	800d91a <__gethex+0x3aa>
 800d8e0:	3201      	adds	r2, #1
 800d8e2:	601a      	str	r2, [r3, #0]
 800d8e4:	002b      	movs	r3, r5
 800d8e6:	3314      	adds	r3, #20
 800d8e8:	2e02      	cmp	r6, #2
 800d8ea:	d13f      	bne.n	800d96c <__gethex+0x3fc>
 800d8ec:	9a01      	ldr	r2, [sp, #4]
 800d8ee:	9900      	ldr	r1, [sp, #0]
 800d8f0:	6812      	ldr	r2, [r2, #0]
 800d8f2:	3a01      	subs	r2, #1
 800d8f4:	428a      	cmp	r2, r1
 800d8f6:	d109      	bne.n	800d90c <__gethex+0x39c>
 800d8f8:	000a      	movs	r2, r1
 800d8fa:	201f      	movs	r0, #31
 800d8fc:	4010      	ands	r0, r2
 800d8fe:	2201      	movs	r2, #1
 800d900:	4082      	lsls	r2, r0
 800d902:	1149      	asrs	r1, r1, #5
 800d904:	0089      	lsls	r1, r1, #2
 800d906:	58cb      	ldr	r3, [r1, r3]
 800d908:	4213      	tst	r3, r2
 800d90a:	d13d      	bne.n	800d988 <__gethex+0x418>
 800d90c:	2320      	movs	r3, #32
 800d90e:	431e      	orrs	r6, r3
 800d910:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d912:	601d      	str	r5, [r3, #0]
 800d914:	9b07      	ldr	r3, [sp, #28]
 800d916:	601f      	str	r7, [r3, #0]
 800d918:	e6b4      	b.n	800d684 <__gethex+0x114>
 800d91a:	c301      	stmia	r3!, {r0}
 800d91c:	4299      	cmp	r1, r3
 800d91e:	d8dc      	bhi.n	800d8da <__gethex+0x36a>
 800d920:	68ab      	ldr	r3, [r5, #8]
 800d922:	9a02      	ldr	r2, [sp, #8]
 800d924:	429a      	cmp	r2, r3
 800d926:	db18      	blt.n	800d95a <__gethex+0x3ea>
 800d928:	6869      	ldr	r1, [r5, #4]
 800d92a:	9803      	ldr	r0, [sp, #12]
 800d92c:	3101      	adds	r1, #1
 800d92e:	f000 f9d5 	bl	800dcdc <_Balloc>
 800d932:	1e04      	subs	r4, r0, #0
 800d934:	d104      	bne.n	800d940 <__gethex+0x3d0>
 800d936:	0022      	movs	r2, r4
 800d938:	2184      	movs	r1, #132	@ 0x84
 800d93a:	4b1d      	ldr	r3, [pc, #116]	@ (800d9b0 <__gethex+0x440>)
 800d93c:	481d      	ldr	r0, [pc, #116]	@ (800d9b4 <__gethex+0x444>)
 800d93e:	e6c4      	b.n	800d6ca <__gethex+0x15a>
 800d940:	0029      	movs	r1, r5
 800d942:	692a      	ldr	r2, [r5, #16]
 800d944:	310c      	adds	r1, #12
 800d946:	3202      	adds	r2, #2
 800d948:	0092      	lsls	r2, r2, #2
 800d94a:	300c      	adds	r0, #12
 800d94c:	f7ff fd4f 	bl	800d3ee <memcpy>
 800d950:	0029      	movs	r1, r5
 800d952:	9803      	ldr	r0, [sp, #12]
 800d954:	f000 fa06 	bl	800dd64 <_Bfree>
 800d958:	0025      	movs	r5, r4
 800d95a:	692b      	ldr	r3, [r5, #16]
 800d95c:	1c5a      	adds	r2, r3, #1
 800d95e:	612a      	str	r2, [r5, #16]
 800d960:	2201      	movs	r2, #1
 800d962:	3304      	adds	r3, #4
 800d964:	009b      	lsls	r3, r3, #2
 800d966:	18eb      	adds	r3, r5, r3
 800d968:	605a      	str	r2, [r3, #4]
 800d96a:	e7bb      	b.n	800d8e4 <__gethex+0x374>
 800d96c:	692a      	ldr	r2, [r5, #16]
 800d96e:	9902      	ldr	r1, [sp, #8]
 800d970:	428a      	cmp	r2, r1
 800d972:	dd0b      	ble.n	800d98c <__gethex+0x41c>
 800d974:	2101      	movs	r1, #1
 800d976:	0028      	movs	r0, r5
 800d978:	f7ff fd92 	bl	800d4a0 <rshift>
 800d97c:	9b01      	ldr	r3, [sp, #4]
 800d97e:	3701      	adds	r7, #1
 800d980:	689b      	ldr	r3, [r3, #8]
 800d982:	42bb      	cmp	r3, r7
 800d984:	da00      	bge.n	800d988 <__gethex+0x418>
 800d986:	e6df      	b.n	800d748 <__gethex+0x1d8>
 800d988:	2601      	movs	r6, #1
 800d98a:	e7bf      	b.n	800d90c <__gethex+0x39c>
 800d98c:	221f      	movs	r2, #31
 800d98e:	9c00      	ldr	r4, [sp, #0]
 800d990:	9900      	ldr	r1, [sp, #0]
 800d992:	4014      	ands	r4, r2
 800d994:	4211      	tst	r1, r2
 800d996:	d0f7      	beq.n	800d988 <__gethex+0x418>
 800d998:	9a04      	ldr	r2, [sp, #16]
 800d99a:	189b      	adds	r3, r3, r2
 800d99c:	3b04      	subs	r3, #4
 800d99e:	6818      	ldr	r0, [r3, #0]
 800d9a0:	f000 fa94 	bl	800decc <__hi0bits>
 800d9a4:	2320      	movs	r3, #32
 800d9a6:	1b1b      	subs	r3, r3, r4
 800d9a8:	4298      	cmp	r0, r3
 800d9aa:	dbe3      	blt.n	800d974 <__gethex+0x404>
 800d9ac:	e7ec      	b.n	800d988 <__gethex+0x418>
 800d9ae:	46c0      	nop			@ (mov r8, r8)
 800d9b0:	080105c9 	.word	0x080105c9
 800d9b4:	080105da 	.word	0x080105da

0800d9b8 <L_shift>:
 800d9b8:	2308      	movs	r3, #8
 800d9ba:	b570      	push	{r4, r5, r6, lr}
 800d9bc:	2520      	movs	r5, #32
 800d9be:	1a9a      	subs	r2, r3, r2
 800d9c0:	0092      	lsls	r2, r2, #2
 800d9c2:	1aad      	subs	r5, r5, r2
 800d9c4:	6843      	ldr	r3, [r0, #4]
 800d9c6:	6804      	ldr	r4, [r0, #0]
 800d9c8:	001e      	movs	r6, r3
 800d9ca:	40ae      	lsls	r6, r5
 800d9cc:	40d3      	lsrs	r3, r2
 800d9ce:	4334      	orrs	r4, r6
 800d9d0:	6004      	str	r4, [r0, #0]
 800d9d2:	6043      	str	r3, [r0, #4]
 800d9d4:	3004      	adds	r0, #4
 800d9d6:	4288      	cmp	r0, r1
 800d9d8:	d3f4      	bcc.n	800d9c4 <L_shift+0xc>
 800d9da:	bd70      	pop	{r4, r5, r6, pc}

0800d9dc <__match>:
 800d9dc:	b530      	push	{r4, r5, lr}
 800d9de:	6803      	ldr	r3, [r0, #0]
 800d9e0:	780c      	ldrb	r4, [r1, #0]
 800d9e2:	3301      	adds	r3, #1
 800d9e4:	2c00      	cmp	r4, #0
 800d9e6:	d102      	bne.n	800d9ee <__match+0x12>
 800d9e8:	6003      	str	r3, [r0, #0]
 800d9ea:	2001      	movs	r0, #1
 800d9ec:	bd30      	pop	{r4, r5, pc}
 800d9ee:	781a      	ldrb	r2, [r3, #0]
 800d9f0:	0015      	movs	r5, r2
 800d9f2:	3d41      	subs	r5, #65	@ 0x41
 800d9f4:	2d19      	cmp	r5, #25
 800d9f6:	d800      	bhi.n	800d9fa <__match+0x1e>
 800d9f8:	3220      	adds	r2, #32
 800d9fa:	3101      	adds	r1, #1
 800d9fc:	42a2      	cmp	r2, r4
 800d9fe:	d0ef      	beq.n	800d9e0 <__match+0x4>
 800da00:	2000      	movs	r0, #0
 800da02:	e7f3      	b.n	800d9ec <__match+0x10>

0800da04 <__hexnan>:
 800da04:	b5f0      	push	{r4, r5, r6, r7, lr}
 800da06:	680b      	ldr	r3, [r1, #0]
 800da08:	b08b      	sub	sp, #44	@ 0x2c
 800da0a:	9201      	str	r2, [sp, #4]
 800da0c:	9901      	ldr	r1, [sp, #4]
 800da0e:	115a      	asrs	r2, r3, #5
 800da10:	0092      	lsls	r2, r2, #2
 800da12:	188a      	adds	r2, r1, r2
 800da14:	9202      	str	r2, [sp, #8]
 800da16:	0019      	movs	r1, r3
 800da18:	221f      	movs	r2, #31
 800da1a:	4011      	ands	r1, r2
 800da1c:	9008      	str	r0, [sp, #32]
 800da1e:	9106      	str	r1, [sp, #24]
 800da20:	4213      	tst	r3, r2
 800da22:	d002      	beq.n	800da2a <__hexnan+0x26>
 800da24:	9b02      	ldr	r3, [sp, #8]
 800da26:	3304      	adds	r3, #4
 800da28:	9302      	str	r3, [sp, #8]
 800da2a:	9b02      	ldr	r3, [sp, #8]
 800da2c:	2500      	movs	r5, #0
 800da2e:	1f1f      	subs	r7, r3, #4
 800da30:	003e      	movs	r6, r7
 800da32:	003c      	movs	r4, r7
 800da34:	9b08      	ldr	r3, [sp, #32]
 800da36:	603d      	str	r5, [r7, #0]
 800da38:	681b      	ldr	r3, [r3, #0]
 800da3a:	9507      	str	r5, [sp, #28]
 800da3c:	9305      	str	r3, [sp, #20]
 800da3e:	9503      	str	r5, [sp, #12]
 800da40:	9b05      	ldr	r3, [sp, #20]
 800da42:	3301      	adds	r3, #1
 800da44:	9309      	str	r3, [sp, #36]	@ 0x24
 800da46:	9b05      	ldr	r3, [sp, #20]
 800da48:	785b      	ldrb	r3, [r3, #1]
 800da4a:	9304      	str	r3, [sp, #16]
 800da4c:	2b00      	cmp	r3, #0
 800da4e:	d028      	beq.n	800daa2 <__hexnan+0x9e>
 800da50:	9804      	ldr	r0, [sp, #16]
 800da52:	f7ff fd78 	bl	800d546 <__hexdig_fun>
 800da56:	2800      	cmp	r0, #0
 800da58:	d155      	bne.n	800db06 <__hexnan+0x102>
 800da5a:	9b04      	ldr	r3, [sp, #16]
 800da5c:	2b20      	cmp	r3, #32
 800da5e:	d819      	bhi.n	800da94 <__hexnan+0x90>
 800da60:	9b03      	ldr	r3, [sp, #12]
 800da62:	9a07      	ldr	r2, [sp, #28]
 800da64:	4293      	cmp	r3, r2
 800da66:	dd12      	ble.n	800da8e <__hexnan+0x8a>
 800da68:	42b4      	cmp	r4, r6
 800da6a:	d206      	bcs.n	800da7a <__hexnan+0x76>
 800da6c:	2d07      	cmp	r5, #7
 800da6e:	dc04      	bgt.n	800da7a <__hexnan+0x76>
 800da70:	002a      	movs	r2, r5
 800da72:	0031      	movs	r1, r6
 800da74:	0020      	movs	r0, r4
 800da76:	f7ff ff9f 	bl	800d9b8 <L_shift>
 800da7a:	9b01      	ldr	r3, [sp, #4]
 800da7c:	2508      	movs	r5, #8
 800da7e:	429c      	cmp	r4, r3
 800da80:	d905      	bls.n	800da8e <__hexnan+0x8a>
 800da82:	1f26      	subs	r6, r4, #4
 800da84:	2500      	movs	r5, #0
 800da86:	0034      	movs	r4, r6
 800da88:	9b03      	ldr	r3, [sp, #12]
 800da8a:	6035      	str	r5, [r6, #0]
 800da8c:	9307      	str	r3, [sp, #28]
 800da8e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800da90:	9305      	str	r3, [sp, #20]
 800da92:	e7d5      	b.n	800da40 <__hexnan+0x3c>
 800da94:	9b04      	ldr	r3, [sp, #16]
 800da96:	2b29      	cmp	r3, #41	@ 0x29
 800da98:	d15a      	bne.n	800db50 <__hexnan+0x14c>
 800da9a:	9b05      	ldr	r3, [sp, #20]
 800da9c:	9a08      	ldr	r2, [sp, #32]
 800da9e:	3302      	adds	r3, #2
 800daa0:	6013      	str	r3, [r2, #0]
 800daa2:	9b03      	ldr	r3, [sp, #12]
 800daa4:	2b00      	cmp	r3, #0
 800daa6:	d053      	beq.n	800db50 <__hexnan+0x14c>
 800daa8:	42b4      	cmp	r4, r6
 800daaa:	d206      	bcs.n	800daba <__hexnan+0xb6>
 800daac:	2d07      	cmp	r5, #7
 800daae:	dc04      	bgt.n	800daba <__hexnan+0xb6>
 800dab0:	002a      	movs	r2, r5
 800dab2:	0031      	movs	r1, r6
 800dab4:	0020      	movs	r0, r4
 800dab6:	f7ff ff7f 	bl	800d9b8 <L_shift>
 800daba:	9b01      	ldr	r3, [sp, #4]
 800dabc:	429c      	cmp	r4, r3
 800dabe:	d936      	bls.n	800db2e <__hexnan+0x12a>
 800dac0:	001a      	movs	r2, r3
 800dac2:	0023      	movs	r3, r4
 800dac4:	cb02      	ldmia	r3!, {r1}
 800dac6:	c202      	stmia	r2!, {r1}
 800dac8:	429f      	cmp	r7, r3
 800daca:	d2fb      	bcs.n	800dac4 <__hexnan+0xc0>
 800dacc:	9b02      	ldr	r3, [sp, #8]
 800dace:	1c61      	adds	r1, r4, #1
 800dad0:	1eda      	subs	r2, r3, #3
 800dad2:	2304      	movs	r3, #4
 800dad4:	4291      	cmp	r1, r2
 800dad6:	d805      	bhi.n	800dae4 <__hexnan+0xe0>
 800dad8:	9b02      	ldr	r3, [sp, #8]
 800dada:	3b04      	subs	r3, #4
 800dadc:	1b1b      	subs	r3, r3, r4
 800dade:	089b      	lsrs	r3, r3, #2
 800dae0:	3301      	adds	r3, #1
 800dae2:	009b      	lsls	r3, r3, #2
 800dae4:	9a01      	ldr	r2, [sp, #4]
 800dae6:	18d3      	adds	r3, r2, r3
 800dae8:	2200      	movs	r2, #0
 800daea:	c304      	stmia	r3!, {r2}
 800daec:	429f      	cmp	r7, r3
 800daee:	d2fc      	bcs.n	800daea <__hexnan+0xe6>
 800daf0:	683b      	ldr	r3, [r7, #0]
 800daf2:	2b00      	cmp	r3, #0
 800daf4:	d104      	bne.n	800db00 <__hexnan+0xfc>
 800daf6:	9b01      	ldr	r3, [sp, #4]
 800daf8:	429f      	cmp	r7, r3
 800dafa:	d127      	bne.n	800db4c <__hexnan+0x148>
 800dafc:	2301      	movs	r3, #1
 800dafe:	603b      	str	r3, [r7, #0]
 800db00:	2005      	movs	r0, #5
 800db02:	b00b      	add	sp, #44	@ 0x2c
 800db04:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800db06:	9b03      	ldr	r3, [sp, #12]
 800db08:	3501      	adds	r5, #1
 800db0a:	3301      	adds	r3, #1
 800db0c:	9303      	str	r3, [sp, #12]
 800db0e:	2d08      	cmp	r5, #8
 800db10:	dd06      	ble.n	800db20 <__hexnan+0x11c>
 800db12:	9b01      	ldr	r3, [sp, #4]
 800db14:	429c      	cmp	r4, r3
 800db16:	d9ba      	bls.n	800da8e <__hexnan+0x8a>
 800db18:	2300      	movs	r3, #0
 800db1a:	2501      	movs	r5, #1
 800db1c:	3c04      	subs	r4, #4
 800db1e:	6023      	str	r3, [r4, #0]
 800db20:	220f      	movs	r2, #15
 800db22:	6823      	ldr	r3, [r4, #0]
 800db24:	4010      	ands	r0, r2
 800db26:	011b      	lsls	r3, r3, #4
 800db28:	4303      	orrs	r3, r0
 800db2a:	6023      	str	r3, [r4, #0]
 800db2c:	e7af      	b.n	800da8e <__hexnan+0x8a>
 800db2e:	9b06      	ldr	r3, [sp, #24]
 800db30:	2b00      	cmp	r3, #0
 800db32:	d0dd      	beq.n	800daf0 <__hexnan+0xec>
 800db34:	2320      	movs	r3, #32
 800db36:	9a06      	ldr	r2, [sp, #24]
 800db38:	9902      	ldr	r1, [sp, #8]
 800db3a:	1a9b      	subs	r3, r3, r2
 800db3c:	2201      	movs	r2, #1
 800db3e:	4252      	negs	r2, r2
 800db40:	40da      	lsrs	r2, r3
 800db42:	3904      	subs	r1, #4
 800db44:	680b      	ldr	r3, [r1, #0]
 800db46:	4013      	ands	r3, r2
 800db48:	600b      	str	r3, [r1, #0]
 800db4a:	e7d1      	b.n	800daf0 <__hexnan+0xec>
 800db4c:	3f04      	subs	r7, #4
 800db4e:	e7cf      	b.n	800daf0 <__hexnan+0xec>
 800db50:	2004      	movs	r0, #4
 800db52:	e7d6      	b.n	800db02 <__hexnan+0xfe>

0800db54 <sbrk_aligned>:
 800db54:	b570      	push	{r4, r5, r6, lr}
 800db56:	4e0f      	ldr	r6, [pc, #60]	@ (800db94 <sbrk_aligned+0x40>)
 800db58:	000d      	movs	r5, r1
 800db5a:	6831      	ldr	r1, [r6, #0]
 800db5c:	0004      	movs	r4, r0
 800db5e:	2900      	cmp	r1, #0
 800db60:	d102      	bne.n	800db68 <sbrk_aligned+0x14>
 800db62:	f001 fb19 	bl	800f198 <_sbrk_r>
 800db66:	6030      	str	r0, [r6, #0]
 800db68:	0029      	movs	r1, r5
 800db6a:	0020      	movs	r0, r4
 800db6c:	f001 fb14 	bl	800f198 <_sbrk_r>
 800db70:	1c43      	adds	r3, r0, #1
 800db72:	d103      	bne.n	800db7c <sbrk_aligned+0x28>
 800db74:	2501      	movs	r5, #1
 800db76:	426d      	negs	r5, r5
 800db78:	0028      	movs	r0, r5
 800db7a:	bd70      	pop	{r4, r5, r6, pc}
 800db7c:	2303      	movs	r3, #3
 800db7e:	1cc5      	adds	r5, r0, #3
 800db80:	439d      	bics	r5, r3
 800db82:	42a8      	cmp	r0, r5
 800db84:	d0f8      	beq.n	800db78 <sbrk_aligned+0x24>
 800db86:	1a29      	subs	r1, r5, r0
 800db88:	0020      	movs	r0, r4
 800db8a:	f001 fb05 	bl	800f198 <_sbrk_r>
 800db8e:	3001      	adds	r0, #1
 800db90:	d1f2      	bne.n	800db78 <sbrk_aligned+0x24>
 800db92:	e7ef      	b.n	800db74 <sbrk_aligned+0x20>
 800db94:	20001f88 	.word	0x20001f88

0800db98 <_malloc_r>:
 800db98:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800db9a:	2203      	movs	r2, #3
 800db9c:	1ccb      	adds	r3, r1, #3
 800db9e:	4393      	bics	r3, r2
 800dba0:	3308      	adds	r3, #8
 800dba2:	0005      	movs	r5, r0
 800dba4:	001f      	movs	r7, r3
 800dba6:	2b0c      	cmp	r3, #12
 800dba8:	d234      	bcs.n	800dc14 <_malloc_r+0x7c>
 800dbaa:	270c      	movs	r7, #12
 800dbac:	42b9      	cmp	r1, r7
 800dbae:	d833      	bhi.n	800dc18 <_malloc_r+0x80>
 800dbb0:	0028      	movs	r0, r5
 800dbb2:	f000 f883 	bl	800dcbc <__malloc_lock>
 800dbb6:	4e37      	ldr	r6, [pc, #220]	@ (800dc94 <_malloc_r+0xfc>)
 800dbb8:	6833      	ldr	r3, [r6, #0]
 800dbba:	001c      	movs	r4, r3
 800dbbc:	2c00      	cmp	r4, #0
 800dbbe:	d12f      	bne.n	800dc20 <_malloc_r+0x88>
 800dbc0:	0039      	movs	r1, r7
 800dbc2:	0028      	movs	r0, r5
 800dbc4:	f7ff ffc6 	bl	800db54 <sbrk_aligned>
 800dbc8:	0004      	movs	r4, r0
 800dbca:	1c43      	adds	r3, r0, #1
 800dbcc:	d15f      	bne.n	800dc8e <_malloc_r+0xf6>
 800dbce:	6834      	ldr	r4, [r6, #0]
 800dbd0:	9400      	str	r4, [sp, #0]
 800dbd2:	9b00      	ldr	r3, [sp, #0]
 800dbd4:	2b00      	cmp	r3, #0
 800dbd6:	d14a      	bne.n	800dc6e <_malloc_r+0xd6>
 800dbd8:	2c00      	cmp	r4, #0
 800dbda:	d052      	beq.n	800dc82 <_malloc_r+0xea>
 800dbdc:	6823      	ldr	r3, [r4, #0]
 800dbde:	0028      	movs	r0, r5
 800dbe0:	18e3      	adds	r3, r4, r3
 800dbe2:	9900      	ldr	r1, [sp, #0]
 800dbe4:	9301      	str	r3, [sp, #4]
 800dbe6:	f001 fad7 	bl	800f198 <_sbrk_r>
 800dbea:	9b01      	ldr	r3, [sp, #4]
 800dbec:	4283      	cmp	r3, r0
 800dbee:	d148      	bne.n	800dc82 <_malloc_r+0xea>
 800dbf0:	6823      	ldr	r3, [r4, #0]
 800dbf2:	0028      	movs	r0, r5
 800dbf4:	1aff      	subs	r7, r7, r3
 800dbf6:	0039      	movs	r1, r7
 800dbf8:	f7ff ffac 	bl	800db54 <sbrk_aligned>
 800dbfc:	3001      	adds	r0, #1
 800dbfe:	d040      	beq.n	800dc82 <_malloc_r+0xea>
 800dc00:	6823      	ldr	r3, [r4, #0]
 800dc02:	19db      	adds	r3, r3, r7
 800dc04:	6023      	str	r3, [r4, #0]
 800dc06:	6833      	ldr	r3, [r6, #0]
 800dc08:	685a      	ldr	r2, [r3, #4]
 800dc0a:	2a00      	cmp	r2, #0
 800dc0c:	d133      	bne.n	800dc76 <_malloc_r+0xde>
 800dc0e:	9b00      	ldr	r3, [sp, #0]
 800dc10:	6033      	str	r3, [r6, #0]
 800dc12:	e019      	b.n	800dc48 <_malloc_r+0xb0>
 800dc14:	2b00      	cmp	r3, #0
 800dc16:	dac9      	bge.n	800dbac <_malloc_r+0x14>
 800dc18:	230c      	movs	r3, #12
 800dc1a:	602b      	str	r3, [r5, #0]
 800dc1c:	2000      	movs	r0, #0
 800dc1e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800dc20:	6821      	ldr	r1, [r4, #0]
 800dc22:	1bc9      	subs	r1, r1, r7
 800dc24:	d420      	bmi.n	800dc68 <_malloc_r+0xd0>
 800dc26:	290b      	cmp	r1, #11
 800dc28:	d90a      	bls.n	800dc40 <_malloc_r+0xa8>
 800dc2a:	19e2      	adds	r2, r4, r7
 800dc2c:	6027      	str	r7, [r4, #0]
 800dc2e:	42a3      	cmp	r3, r4
 800dc30:	d104      	bne.n	800dc3c <_malloc_r+0xa4>
 800dc32:	6032      	str	r2, [r6, #0]
 800dc34:	6863      	ldr	r3, [r4, #4]
 800dc36:	6011      	str	r1, [r2, #0]
 800dc38:	6053      	str	r3, [r2, #4]
 800dc3a:	e005      	b.n	800dc48 <_malloc_r+0xb0>
 800dc3c:	605a      	str	r2, [r3, #4]
 800dc3e:	e7f9      	b.n	800dc34 <_malloc_r+0x9c>
 800dc40:	6862      	ldr	r2, [r4, #4]
 800dc42:	42a3      	cmp	r3, r4
 800dc44:	d10e      	bne.n	800dc64 <_malloc_r+0xcc>
 800dc46:	6032      	str	r2, [r6, #0]
 800dc48:	0028      	movs	r0, r5
 800dc4a:	f000 f83f 	bl	800dccc <__malloc_unlock>
 800dc4e:	0020      	movs	r0, r4
 800dc50:	2207      	movs	r2, #7
 800dc52:	300b      	adds	r0, #11
 800dc54:	1d23      	adds	r3, r4, #4
 800dc56:	4390      	bics	r0, r2
 800dc58:	1ac2      	subs	r2, r0, r3
 800dc5a:	4298      	cmp	r0, r3
 800dc5c:	d0df      	beq.n	800dc1e <_malloc_r+0x86>
 800dc5e:	1a1b      	subs	r3, r3, r0
 800dc60:	50a3      	str	r3, [r4, r2]
 800dc62:	e7dc      	b.n	800dc1e <_malloc_r+0x86>
 800dc64:	605a      	str	r2, [r3, #4]
 800dc66:	e7ef      	b.n	800dc48 <_malloc_r+0xb0>
 800dc68:	0023      	movs	r3, r4
 800dc6a:	6864      	ldr	r4, [r4, #4]
 800dc6c:	e7a6      	b.n	800dbbc <_malloc_r+0x24>
 800dc6e:	9c00      	ldr	r4, [sp, #0]
 800dc70:	6863      	ldr	r3, [r4, #4]
 800dc72:	9300      	str	r3, [sp, #0]
 800dc74:	e7ad      	b.n	800dbd2 <_malloc_r+0x3a>
 800dc76:	001a      	movs	r2, r3
 800dc78:	685b      	ldr	r3, [r3, #4]
 800dc7a:	42a3      	cmp	r3, r4
 800dc7c:	d1fb      	bne.n	800dc76 <_malloc_r+0xde>
 800dc7e:	2300      	movs	r3, #0
 800dc80:	e7da      	b.n	800dc38 <_malloc_r+0xa0>
 800dc82:	230c      	movs	r3, #12
 800dc84:	0028      	movs	r0, r5
 800dc86:	602b      	str	r3, [r5, #0]
 800dc88:	f000 f820 	bl	800dccc <__malloc_unlock>
 800dc8c:	e7c6      	b.n	800dc1c <_malloc_r+0x84>
 800dc8e:	6007      	str	r7, [r0, #0]
 800dc90:	e7da      	b.n	800dc48 <_malloc_r+0xb0>
 800dc92:	46c0      	nop			@ (mov r8, r8)
 800dc94:	20001f8c 	.word	0x20001f8c

0800dc98 <__ascii_mbtowc>:
 800dc98:	b082      	sub	sp, #8
 800dc9a:	2900      	cmp	r1, #0
 800dc9c:	d100      	bne.n	800dca0 <__ascii_mbtowc+0x8>
 800dc9e:	a901      	add	r1, sp, #4
 800dca0:	1e10      	subs	r0, r2, #0
 800dca2:	d006      	beq.n	800dcb2 <__ascii_mbtowc+0x1a>
 800dca4:	2b00      	cmp	r3, #0
 800dca6:	d006      	beq.n	800dcb6 <__ascii_mbtowc+0x1e>
 800dca8:	7813      	ldrb	r3, [r2, #0]
 800dcaa:	600b      	str	r3, [r1, #0]
 800dcac:	7810      	ldrb	r0, [r2, #0]
 800dcae:	1e43      	subs	r3, r0, #1
 800dcb0:	4198      	sbcs	r0, r3
 800dcb2:	b002      	add	sp, #8
 800dcb4:	4770      	bx	lr
 800dcb6:	2002      	movs	r0, #2
 800dcb8:	4240      	negs	r0, r0
 800dcba:	e7fa      	b.n	800dcb2 <__ascii_mbtowc+0x1a>

0800dcbc <__malloc_lock>:
 800dcbc:	b510      	push	{r4, lr}
 800dcbe:	4802      	ldr	r0, [pc, #8]	@ (800dcc8 <__malloc_lock+0xc>)
 800dcc0:	f7ff fb93 	bl	800d3ea <__retarget_lock_acquire_recursive>
 800dcc4:	bd10      	pop	{r4, pc}
 800dcc6:	46c0      	nop			@ (mov r8, r8)
 800dcc8:	20001f84 	.word	0x20001f84

0800dccc <__malloc_unlock>:
 800dccc:	b510      	push	{r4, lr}
 800dcce:	4802      	ldr	r0, [pc, #8]	@ (800dcd8 <__malloc_unlock+0xc>)
 800dcd0:	f7ff fb8c 	bl	800d3ec <__retarget_lock_release_recursive>
 800dcd4:	bd10      	pop	{r4, pc}
 800dcd6:	46c0      	nop			@ (mov r8, r8)
 800dcd8:	20001f84 	.word	0x20001f84

0800dcdc <_Balloc>:
 800dcdc:	b570      	push	{r4, r5, r6, lr}
 800dcde:	69c5      	ldr	r5, [r0, #28]
 800dce0:	0006      	movs	r6, r0
 800dce2:	000c      	movs	r4, r1
 800dce4:	2d00      	cmp	r5, #0
 800dce6:	d10e      	bne.n	800dd06 <_Balloc+0x2a>
 800dce8:	2010      	movs	r0, #16
 800dcea:	f001 fabf 	bl	800f26c <malloc>
 800dcee:	1e02      	subs	r2, r0, #0
 800dcf0:	61f0      	str	r0, [r6, #28]
 800dcf2:	d104      	bne.n	800dcfe <_Balloc+0x22>
 800dcf4:	216b      	movs	r1, #107	@ 0x6b
 800dcf6:	4b19      	ldr	r3, [pc, #100]	@ (800dd5c <_Balloc+0x80>)
 800dcf8:	4819      	ldr	r0, [pc, #100]	@ (800dd60 <_Balloc+0x84>)
 800dcfa:	f001 fa6b 	bl	800f1d4 <__assert_func>
 800dcfe:	6045      	str	r5, [r0, #4]
 800dd00:	6085      	str	r5, [r0, #8]
 800dd02:	6005      	str	r5, [r0, #0]
 800dd04:	60c5      	str	r5, [r0, #12]
 800dd06:	69f5      	ldr	r5, [r6, #28]
 800dd08:	68eb      	ldr	r3, [r5, #12]
 800dd0a:	2b00      	cmp	r3, #0
 800dd0c:	d013      	beq.n	800dd36 <_Balloc+0x5a>
 800dd0e:	69f3      	ldr	r3, [r6, #28]
 800dd10:	00a2      	lsls	r2, r4, #2
 800dd12:	68db      	ldr	r3, [r3, #12]
 800dd14:	189b      	adds	r3, r3, r2
 800dd16:	6818      	ldr	r0, [r3, #0]
 800dd18:	2800      	cmp	r0, #0
 800dd1a:	d118      	bne.n	800dd4e <_Balloc+0x72>
 800dd1c:	2101      	movs	r1, #1
 800dd1e:	000d      	movs	r5, r1
 800dd20:	40a5      	lsls	r5, r4
 800dd22:	1d6a      	adds	r2, r5, #5
 800dd24:	0030      	movs	r0, r6
 800dd26:	0092      	lsls	r2, r2, #2
 800dd28:	f001 fa72 	bl	800f210 <_calloc_r>
 800dd2c:	2800      	cmp	r0, #0
 800dd2e:	d00c      	beq.n	800dd4a <_Balloc+0x6e>
 800dd30:	6044      	str	r4, [r0, #4]
 800dd32:	6085      	str	r5, [r0, #8]
 800dd34:	e00d      	b.n	800dd52 <_Balloc+0x76>
 800dd36:	2221      	movs	r2, #33	@ 0x21
 800dd38:	2104      	movs	r1, #4
 800dd3a:	0030      	movs	r0, r6
 800dd3c:	f001 fa68 	bl	800f210 <_calloc_r>
 800dd40:	69f3      	ldr	r3, [r6, #28]
 800dd42:	60e8      	str	r0, [r5, #12]
 800dd44:	68db      	ldr	r3, [r3, #12]
 800dd46:	2b00      	cmp	r3, #0
 800dd48:	d1e1      	bne.n	800dd0e <_Balloc+0x32>
 800dd4a:	2000      	movs	r0, #0
 800dd4c:	bd70      	pop	{r4, r5, r6, pc}
 800dd4e:	6802      	ldr	r2, [r0, #0]
 800dd50:	601a      	str	r2, [r3, #0]
 800dd52:	2300      	movs	r3, #0
 800dd54:	6103      	str	r3, [r0, #16]
 800dd56:	60c3      	str	r3, [r0, #12]
 800dd58:	e7f8      	b.n	800dd4c <_Balloc+0x70>
 800dd5a:	46c0      	nop			@ (mov r8, r8)
 800dd5c:	0801063a 	.word	0x0801063a
 800dd60:	08010651 	.word	0x08010651

0800dd64 <_Bfree>:
 800dd64:	b570      	push	{r4, r5, r6, lr}
 800dd66:	69c6      	ldr	r6, [r0, #28]
 800dd68:	0005      	movs	r5, r0
 800dd6a:	000c      	movs	r4, r1
 800dd6c:	2e00      	cmp	r6, #0
 800dd6e:	d10e      	bne.n	800dd8e <_Bfree+0x2a>
 800dd70:	2010      	movs	r0, #16
 800dd72:	f001 fa7b 	bl	800f26c <malloc>
 800dd76:	1e02      	subs	r2, r0, #0
 800dd78:	61e8      	str	r0, [r5, #28]
 800dd7a:	d104      	bne.n	800dd86 <_Bfree+0x22>
 800dd7c:	218f      	movs	r1, #143	@ 0x8f
 800dd7e:	4b09      	ldr	r3, [pc, #36]	@ (800dda4 <_Bfree+0x40>)
 800dd80:	4809      	ldr	r0, [pc, #36]	@ (800dda8 <_Bfree+0x44>)
 800dd82:	f001 fa27 	bl	800f1d4 <__assert_func>
 800dd86:	6046      	str	r6, [r0, #4]
 800dd88:	6086      	str	r6, [r0, #8]
 800dd8a:	6006      	str	r6, [r0, #0]
 800dd8c:	60c6      	str	r6, [r0, #12]
 800dd8e:	2c00      	cmp	r4, #0
 800dd90:	d007      	beq.n	800dda2 <_Bfree+0x3e>
 800dd92:	69eb      	ldr	r3, [r5, #28]
 800dd94:	6862      	ldr	r2, [r4, #4]
 800dd96:	68db      	ldr	r3, [r3, #12]
 800dd98:	0092      	lsls	r2, r2, #2
 800dd9a:	189b      	adds	r3, r3, r2
 800dd9c:	681a      	ldr	r2, [r3, #0]
 800dd9e:	6022      	str	r2, [r4, #0]
 800dda0:	601c      	str	r4, [r3, #0]
 800dda2:	bd70      	pop	{r4, r5, r6, pc}
 800dda4:	0801063a 	.word	0x0801063a
 800dda8:	08010651 	.word	0x08010651

0800ddac <__multadd>:
 800ddac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ddae:	000f      	movs	r7, r1
 800ddb0:	9001      	str	r0, [sp, #4]
 800ddb2:	000c      	movs	r4, r1
 800ddb4:	001e      	movs	r6, r3
 800ddb6:	2000      	movs	r0, #0
 800ddb8:	690d      	ldr	r5, [r1, #16]
 800ddba:	3714      	adds	r7, #20
 800ddbc:	683b      	ldr	r3, [r7, #0]
 800ddbe:	3001      	adds	r0, #1
 800ddc0:	b299      	uxth	r1, r3
 800ddc2:	4351      	muls	r1, r2
 800ddc4:	0c1b      	lsrs	r3, r3, #16
 800ddc6:	4353      	muls	r3, r2
 800ddc8:	1989      	adds	r1, r1, r6
 800ddca:	0c0e      	lsrs	r6, r1, #16
 800ddcc:	199b      	adds	r3, r3, r6
 800ddce:	0c1e      	lsrs	r6, r3, #16
 800ddd0:	b289      	uxth	r1, r1
 800ddd2:	041b      	lsls	r3, r3, #16
 800ddd4:	185b      	adds	r3, r3, r1
 800ddd6:	c708      	stmia	r7!, {r3}
 800ddd8:	4285      	cmp	r5, r0
 800ddda:	dcef      	bgt.n	800ddbc <__multadd+0x10>
 800dddc:	2e00      	cmp	r6, #0
 800ddde:	d022      	beq.n	800de26 <__multadd+0x7a>
 800dde0:	68a3      	ldr	r3, [r4, #8]
 800dde2:	42ab      	cmp	r3, r5
 800dde4:	dc19      	bgt.n	800de1a <__multadd+0x6e>
 800dde6:	6861      	ldr	r1, [r4, #4]
 800dde8:	9801      	ldr	r0, [sp, #4]
 800ddea:	3101      	adds	r1, #1
 800ddec:	f7ff ff76 	bl	800dcdc <_Balloc>
 800ddf0:	1e07      	subs	r7, r0, #0
 800ddf2:	d105      	bne.n	800de00 <__multadd+0x54>
 800ddf4:	003a      	movs	r2, r7
 800ddf6:	21ba      	movs	r1, #186	@ 0xba
 800ddf8:	4b0c      	ldr	r3, [pc, #48]	@ (800de2c <__multadd+0x80>)
 800ddfa:	480d      	ldr	r0, [pc, #52]	@ (800de30 <__multadd+0x84>)
 800ddfc:	f001 f9ea 	bl	800f1d4 <__assert_func>
 800de00:	0021      	movs	r1, r4
 800de02:	6922      	ldr	r2, [r4, #16]
 800de04:	310c      	adds	r1, #12
 800de06:	3202      	adds	r2, #2
 800de08:	0092      	lsls	r2, r2, #2
 800de0a:	300c      	adds	r0, #12
 800de0c:	f7ff faef 	bl	800d3ee <memcpy>
 800de10:	0021      	movs	r1, r4
 800de12:	9801      	ldr	r0, [sp, #4]
 800de14:	f7ff ffa6 	bl	800dd64 <_Bfree>
 800de18:	003c      	movs	r4, r7
 800de1a:	1d2b      	adds	r3, r5, #4
 800de1c:	009b      	lsls	r3, r3, #2
 800de1e:	18e3      	adds	r3, r4, r3
 800de20:	3501      	adds	r5, #1
 800de22:	605e      	str	r6, [r3, #4]
 800de24:	6125      	str	r5, [r4, #16]
 800de26:	0020      	movs	r0, r4
 800de28:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800de2a:	46c0      	nop			@ (mov r8, r8)
 800de2c:	080105c9 	.word	0x080105c9
 800de30:	08010651 	.word	0x08010651

0800de34 <__s2b>:
 800de34:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800de36:	0007      	movs	r7, r0
 800de38:	0018      	movs	r0, r3
 800de3a:	000c      	movs	r4, r1
 800de3c:	3008      	adds	r0, #8
 800de3e:	2109      	movs	r1, #9
 800de40:	9301      	str	r3, [sp, #4]
 800de42:	0015      	movs	r5, r2
 800de44:	f7f2 fa0e 	bl	8000264 <__divsi3>
 800de48:	2301      	movs	r3, #1
 800de4a:	2100      	movs	r1, #0
 800de4c:	4283      	cmp	r3, r0
 800de4e:	db0a      	blt.n	800de66 <__s2b+0x32>
 800de50:	0038      	movs	r0, r7
 800de52:	f7ff ff43 	bl	800dcdc <_Balloc>
 800de56:	1e01      	subs	r1, r0, #0
 800de58:	d108      	bne.n	800de6c <__s2b+0x38>
 800de5a:	000a      	movs	r2, r1
 800de5c:	4b19      	ldr	r3, [pc, #100]	@ (800dec4 <__s2b+0x90>)
 800de5e:	481a      	ldr	r0, [pc, #104]	@ (800dec8 <__s2b+0x94>)
 800de60:	31d3      	adds	r1, #211	@ 0xd3
 800de62:	f001 f9b7 	bl	800f1d4 <__assert_func>
 800de66:	005b      	lsls	r3, r3, #1
 800de68:	3101      	adds	r1, #1
 800de6a:	e7ef      	b.n	800de4c <__s2b+0x18>
 800de6c:	9b08      	ldr	r3, [sp, #32]
 800de6e:	6143      	str	r3, [r0, #20]
 800de70:	2301      	movs	r3, #1
 800de72:	6103      	str	r3, [r0, #16]
 800de74:	2d09      	cmp	r5, #9
 800de76:	dd18      	ble.n	800deaa <__s2b+0x76>
 800de78:	0023      	movs	r3, r4
 800de7a:	3309      	adds	r3, #9
 800de7c:	001e      	movs	r6, r3
 800de7e:	9300      	str	r3, [sp, #0]
 800de80:	1964      	adds	r4, r4, r5
 800de82:	7833      	ldrb	r3, [r6, #0]
 800de84:	220a      	movs	r2, #10
 800de86:	0038      	movs	r0, r7
 800de88:	3b30      	subs	r3, #48	@ 0x30
 800de8a:	f7ff ff8f 	bl	800ddac <__multadd>
 800de8e:	3601      	adds	r6, #1
 800de90:	0001      	movs	r1, r0
 800de92:	42a6      	cmp	r6, r4
 800de94:	d1f5      	bne.n	800de82 <__s2b+0x4e>
 800de96:	002c      	movs	r4, r5
 800de98:	9b00      	ldr	r3, [sp, #0]
 800de9a:	3c08      	subs	r4, #8
 800de9c:	191c      	adds	r4, r3, r4
 800de9e:	002e      	movs	r6, r5
 800dea0:	9b01      	ldr	r3, [sp, #4]
 800dea2:	429e      	cmp	r6, r3
 800dea4:	db04      	blt.n	800deb0 <__s2b+0x7c>
 800dea6:	0008      	movs	r0, r1
 800dea8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800deaa:	2509      	movs	r5, #9
 800deac:	340a      	adds	r4, #10
 800deae:	e7f6      	b.n	800de9e <__s2b+0x6a>
 800deb0:	1b63      	subs	r3, r4, r5
 800deb2:	5d9b      	ldrb	r3, [r3, r6]
 800deb4:	220a      	movs	r2, #10
 800deb6:	0038      	movs	r0, r7
 800deb8:	3b30      	subs	r3, #48	@ 0x30
 800deba:	f7ff ff77 	bl	800ddac <__multadd>
 800debe:	3601      	adds	r6, #1
 800dec0:	0001      	movs	r1, r0
 800dec2:	e7ed      	b.n	800dea0 <__s2b+0x6c>
 800dec4:	080105c9 	.word	0x080105c9
 800dec8:	08010651 	.word	0x08010651

0800decc <__hi0bits>:
 800decc:	2280      	movs	r2, #128	@ 0x80
 800dece:	0003      	movs	r3, r0
 800ded0:	0252      	lsls	r2, r2, #9
 800ded2:	2000      	movs	r0, #0
 800ded4:	4293      	cmp	r3, r2
 800ded6:	d201      	bcs.n	800dedc <__hi0bits+0x10>
 800ded8:	041b      	lsls	r3, r3, #16
 800deda:	3010      	adds	r0, #16
 800dedc:	2280      	movs	r2, #128	@ 0x80
 800dede:	0452      	lsls	r2, r2, #17
 800dee0:	4293      	cmp	r3, r2
 800dee2:	d201      	bcs.n	800dee8 <__hi0bits+0x1c>
 800dee4:	3008      	adds	r0, #8
 800dee6:	021b      	lsls	r3, r3, #8
 800dee8:	2280      	movs	r2, #128	@ 0x80
 800deea:	0552      	lsls	r2, r2, #21
 800deec:	4293      	cmp	r3, r2
 800deee:	d201      	bcs.n	800def4 <__hi0bits+0x28>
 800def0:	3004      	adds	r0, #4
 800def2:	011b      	lsls	r3, r3, #4
 800def4:	2280      	movs	r2, #128	@ 0x80
 800def6:	05d2      	lsls	r2, r2, #23
 800def8:	4293      	cmp	r3, r2
 800defa:	d201      	bcs.n	800df00 <__hi0bits+0x34>
 800defc:	3002      	adds	r0, #2
 800defe:	009b      	lsls	r3, r3, #2
 800df00:	2b00      	cmp	r3, #0
 800df02:	db03      	blt.n	800df0c <__hi0bits+0x40>
 800df04:	3001      	adds	r0, #1
 800df06:	4213      	tst	r3, r2
 800df08:	d100      	bne.n	800df0c <__hi0bits+0x40>
 800df0a:	2020      	movs	r0, #32
 800df0c:	4770      	bx	lr

0800df0e <__lo0bits>:
 800df0e:	6803      	ldr	r3, [r0, #0]
 800df10:	0001      	movs	r1, r0
 800df12:	2207      	movs	r2, #7
 800df14:	0018      	movs	r0, r3
 800df16:	4010      	ands	r0, r2
 800df18:	4213      	tst	r3, r2
 800df1a:	d00d      	beq.n	800df38 <__lo0bits+0x2a>
 800df1c:	3a06      	subs	r2, #6
 800df1e:	2000      	movs	r0, #0
 800df20:	4213      	tst	r3, r2
 800df22:	d105      	bne.n	800df30 <__lo0bits+0x22>
 800df24:	3002      	adds	r0, #2
 800df26:	4203      	tst	r3, r0
 800df28:	d003      	beq.n	800df32 <__lo0bits+0x24>
 800df2a:	40d3      	lsrs	r3, r2
 800df2c:	0010      	movs	r0, r2
 800df2e:	600b      	str	r3, [r1, #0]
 800df30:	4770      	bx	lr
 800df32:	089b      	lsrs	r3, r3, #2
 800df34:	600b      	str	r3, [r1, #0]
 800df36:	e7fb      	b.n	800df30 <__lo0bits+0x22>
 800df38:	b29a      	uxth	r2, r3
 800df3a:	2a00      	cmp	r2, #0
 800df3c:	d101      	bne.n	800df42 <__lo0bits+0x34>
 800df3e:	2010      	movs	r0, #16
 800df40:	0c1b      	lsrs	r3, r3, #16
 800df42:	b2da      	uxtb	r2, r3
 800df44:	2a00      	cmp	r2, #0
 800df46:	d101      	bne.n	800df4c <__lo0bits+0x3e>
 800df48:	3008      	adds	r0, #8
 800df4a:	0a1b      	lsrs	r3, r3, #8
 800df4c:	071a      	lsls	r2, r3, #28
 800df4e:	d101      	bne.n	800df54 <__lo0bits+0x46>
 800df50:	3004      	adds	r0, #4
 800df52:	091b      	lsrs	r3, r3, #4
 800df54:	079a      	lsls	r2, r3, #30
 800df56:	d101      	bne.n	800df5c <__lo0bits+0x4e>
 800df58:	3002      	adds	r0, #2
 800df5a:	089b      	lsrs	r3, r3, #2
 800df5c:	07da      	lsls	r2, r3, #31
 800df5e:	d4e9      	bmi.n	800df34 <__lo0bits+0x26>
 800df60:	3001      	adds	r0, #1
 800df62:	085b      	lsrs	r3, r3, #1
 800df64:	d1e6      	bne.n	800df34 <__lo0bits+0x26>
 800df66:	2020      	movs	r0, #32
 800df68:	e7e2      	b.n	800df30 <__lo0bits+0x22>
	...

0800df6c <__i2b>:
 800df6c:	b510      	push	{r4, lr}
 800df6e:	000c      	movs	r4, r1
 800df70:	2101      	movs	r1, #1
 800df72:	f7ff feb3 	bl	800dcdc <_Balloc>
 800df76:	2800      	cmp	r0, #0
 800df78:	d107      	bne.n	800df8a <__i2b+0x1e>
 800df7a:	2146      	movs	r1, #70	@ 0x46
 800df7c:	4c05      	ldr	r4, [pc, #20]	@ (800df94 <__i2b+0x28>)
 800df7e:	0002      	movs	r2, r0
 800df80:	4b05      	ldr	r3, [pc, #20]	@ (800df98 <__i2b+0x2c>)
 800df82:	0020      	movs	r0, r4
 800df84:	31ff      	adds	r1, #255	@ 0xff
 800df86:	f001 f925 	bl	800f1d4 <__assert_func>
 800df8a:	2301      	movs	r3, #1
 800df8c:	6144      	str	r4, [r0, #20]
 800df8e:	6103      	str	r3, [r0, #16]
 800df90:	bd10      	pop	{r4, pc}
 800df92:	46c0      	nop			@ (mov r8, r8)
 800df94:	08010651 	.word	0x08010651
 800df98:	080105c9 	.word	0x080105c9

0800df9c <__multiply>:
 800df9c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800df9e:	0014      	movs	r4, r2
 800dfa0:	690a      	ldr	r2, [r1, #16]
 800dfa2:	6923      	ldr	r3, [r4, #16]
 800dfa4:	000d      	movs	r5, r1
 800dfa6:	b08b      	sub	sp, #44	@ 0x2c
 800dfa8:	429a      	cmp	r2, r3
 800dfaa:	db02      	blt.n	800dfb2 <__multiply+0x16>
 800dfac:	0023      	movs	r3, r4
 800dfae:	000c      	movs	r4, r1
 800dfb0:	001d      	movs	r5, r3
 800dfb2:	6927      	ldr	r7, [r4, #16]
 800dfb4:	692e      	ldr	r6, [r5, #16]
 800dfb6:	6861      	ldr	r1, [r4, #4]
 800dfb8:	19bb      	adds	r3, r7, r6
 800dfba:	9303      	str	r3, [sp, #12]
 800dfbc:	68a3      	ldr	r3, [r4, #8]
 800dfbe:	19ba      	adds	r2, r7, r6
 800dfc0:	4293      	cmp	r3, r2
 800dfc2:	da00      	bge.n	800dfc6 <__multiply+0x2a>
 800dfc4:	3101      	adds	r1, #1
 800dfc6:	f7ff fe89 	bl	800dcdc <_Balloc>
 800dfca:	9002      	str	r0, [sp, #8]
 800dfcc:	2800      	cmp	r0, #0
 800dfce:	d106      	bne.n	800dfde <__multiply+0x42>
 800dfd0:	21b1      	movs	r1, #177	@ 0xb1
 800dfd2:	4b49      	ldr	r3, [pc, #292]	@ (800e0f8 <__multiply+0x15c>)
 800dfd4:	4849      	ldr	r0, [pc, #292]	@ (800e0fc <__multiply+0x160>)
 800dfd6:	9a02      	ldr	r2, [sp, #8]
 800dfd8:	0049      	lsls	r1, r1, #1
 800dfda:	f001 f8fb 	bl	800f1d4 <__assert_func>
 800dfde:	9b02      	ldr	r3, [sp, #8]
 800dfe0:	2200      	movs	r2, #0
 800dfe2:	3314      	adds	r3, #20
 800dfe4:	469c      	mov	ip, r3
 800dfe6:	19bb      	adds	r3, r7, r6
 800dfe8:	009b      	lsls	r3, r3, #2
 800dfea:	4463      	add	r3, ip
 800dfec:	9304      	str	r3, [sp, #16]
 800dfee:	4663      	mov	r3, ip
 800dff0:	9904      	ldr	r1, [sp, #16]
 800dff2:	428b      	cmp	r3, r1
 800dff4:	d32a      	bcc.n	800e04c <__multiply+0xb0>
 800dff6:	0023      	movs	r3, r4
 800dff8:	00bf      	lsls	r7, r7, #2
 800dffa:	3314      	adds	r3, #20
 800dffc:	3514      	adds	r5, #20
 800dffe:	9308      	str	r3, [sp, #32]
 800e000:	00b6      	lsls	r6, r6, #2
 800e002:	19db      	adds	r3, r3, r7
 800e004:	9305      	str	r3, [sp, #20]
 800e006:	19ab      	adds	r3, r5, r6
 800e008:	9309      	str	r3, [sp, #36]	@ 0x24
 800e00a:	2304      	movs	r3, #4
 800e00c:	9306      	str	r3, [sp, #24]
 800e00e:	0023      	movs	r3, r4
 800e010:	9a05      	ldr	r2, [sp, #20]
 800e012:	3315      	adds	r3, #21
 800e014:	9501      	str	r5, [sp, #4]
 800e016:	429a      	cmp	r2, r3
 800e018:	d305      	bcc.n	800e026 <__multiply+0x8a>
 800e01a:	1b13      	subs	r3, r2, r4
 800e01c:	3b15      	subs	r3, #21
 800e01e:	089b      	lsrs	r3, r3, #2
 800e020:	3301      	adds	r3, #1
 800e022:	009b      	lsls	r3, r3, #2
 800e024:	9306      	str	r3, [sp, #24]
 800e026:	9b01      	ldr	r3, [sp, #4]
 800e028:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e02a:	4293      	cmp	r3, r2
 800e02c:	d310      	bcc.n	800e050 <__multiply+0xb4>
 800e02e:	9b03      	ldr	r3, [sp, #12]
 800e030:	2b00      	cmp	r3, #0
 800e032:	dd05      	ble.n	800e040 <__multiply+0xa4>
 800e034:	9b04      	ldr	r3, [sp, #16]
 800e036:	3b04      	subs	r3, #4
 800e038:	9304      	str	r3, [sp, #16]
 800e03a:	681b      	ldr	r3, [r3, #0]
 800e03c:	2b00      	cmp	r3, #0
 800e03e:	d056      	beq.n	800e0ee <__multiply+0x152>
 800e040:	9b02      	ldr	r3, [sp, #8]
 800e042:	9a03      	ldr	r2, [sp, #12]
 800e044:	0018      	movs	r0, r3
 800e046:	611a      	str	r2, [r3, #16]
 800e048:	b00b      	add	sp, #44	@ 0x2c
 800e04a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e04c:	c304      	stmia	r3!, {r2}
 800e04e:	e7cf      	b.n	800dff0 <__multiply+0x54>
 800e050:	9b01      	ldr	r3, [sp, #4]
 800e052:	6818      	ldr	r0, [r3, #0]
 800e054:	b280      	uxth	r0, r0
 800e056:	2800      	cmp	r0, #0
 800e058:	d01e      	beq.n	800e098 <__multiply+0xfc>
 800e05a:	4667      	mov	r7, ip
 800e05c:	2500      	movs	r5, #0
 800e05e:	9e08      	ldr	r6, [sp, #32]
 800e060:	ce02      	ldmia	r6!, {r1}
 800e062:	683b      	ldr	r3, [r7, #0]
 800e064:	9307      	str	r3, [sp, #28]
 800e066:	b28b      	uxth	r3, r1
 800e068:	4343      	muls	r3, r0
 800e06a:	001a      	movs	r2, r3
 800e06c:	466b      	mov	r3, sp
 800e06e:	0c09      	lsrs	r1, r1, #16
 800e070:	8b9b      	ldrh	r3, [r3, #28]
 800e072:	4341      	muls	r1, r0
 800e074:	18d3      	adds	r3, r2, r3
 800e076:	9a07      	ldr	r2, [sp, #28]
 800e078:	195b      	adds	r3, r3, r5
 800e07a:	0c12      	lsrs	r2, r2, #16
 800e07c:	1889      	adds	r1, r1, r2
 800e07e:	0c1a      	lsrs	r2, r3, #16
 800e080:	188a      	adds	r2, r1, r2
 800e082:	b29b      	uxth	r3, r3
 800e084:	0c15      	lsrs	r5, r2, #16
 800e086:	0412      	lsls	r2, r2, #16
 800e088:	431a      	orrs	r2, r3
 800e08a:	9b05      	ldr	r3, [sp, #20]
 800e08c:	c704      	stmia	r7!, {r2}
 800e08e:	42b3      	cmp	r3, r6
 800e090:	d8e6      	bhi.n	800e060 <__multiply+0xc4>
 800e092:	4663      	mov	r3, ip
 800e094:	9a06      	ldr	r2, [sp, #24]
 800e096:	509d      	str	r5, [r3, r2]
 800e098:	9b01      	ldr	r3, [sp, #4]
 800e09a:	6818      	ldr	r0, [r3, #0]
 800e09c:	0c00      	lsrs	r0, r0, #16
 800e09e:	d020      	beq.n	800e0e2 <__multiply+0x146>
 800e0a0:	4663      	mov	r3, ip
 800e0a2:	0025      	movs	r5, r4
 800e0a4:	4661      	mov	r1, ip
 800e0a6:	2700      	movs	r7, #0
 800e0a8:	681b      	ldr	r3, [r3, #0]
 800e0aa:	3514      	adds	r5, #20
 800e0ac:	682a      	ldr	r2, [r5, #0]
 800e0ae:	680e      	ldr	r6, [r1, #0]
 800e0b0:	b292      	uxth	r2, r2
 800e0b2:	4342      	muls	r2, r0
 800e0b4:	0c36      	lsrs	r6, r6, #16
 800e0b6:	1992      	adds	r2, r2, r6
 800e0b8:	19d2      	adds	r2, r2, r7
 800e0ba:	0416      	lsls	r6, r2, #16
 800e0bc:	b29b      	uxth	r3, r3
 800e0be:	431e      	orrs	r6, r3
 800e0c0:	600e      	str	r6, [r1, #0]
 800e0c2:	cd40      	ldmia	r5!, {r6}
 800e0c4:	684b      	ldr	r3, [r1, #4]
 800e0c6:	0c36      	lsrs	r6, r6, #16
 800e0c8:	4346      	muls	r6, r0
 800e0ca:	b29b      	uxth	r3, r3
 800e0cc:	0c12      	lsrs	r2, r2, #16
 800e0ce:	18f3      	adds	r3, r6, r3
 800e0d0:	189b      	adds	r3, r3, r2
 800e0d2:	9a05      	ldr	r2, [sp, #20]
 800e0d4:	0c1f      	lsrs	r7, r3, #16
 800e0d6:	3104      	adds	r1, #4
 800e0d8:	42aa      	cmp	r2, r5
 800e0da:	d8e7      	bhi.n	800e0ac <__multiply+0x110>
 800e0dc:	4662      	mov	r2, ip
 800e0de:	9906      	ldr	r1, [sp, #24]
 800e0e0:	5053      	str	r3, [r2, r1]
 800e0e2:	9b01      	ldr	r3, [sp, #4]
 800e0e4:	3304      	adds	r3, #4
 800e0e6:	9301      	str	r3, [sp, #4]
 800e0e8:	2304      	movs	r3, #4
 800e0ea:	449c      	add	ip, r3
 800e0ec:	e79b      	b.n	800e026 <__multiply+0x8a>
 800e0ee:	9b03      	ldr	r3, [sp, #12]
 800e0f0:	3b01      	subs	r3, #1
 800e0f2:	9303      	str	r3, [sp, #12]
 800e0f4:	e79b      	b.n	800e02e <__multiply+0x92>
 800e0f6:	46c0      	nop			@ (mov r8, r8)
 800e0f8:	080105c9 	.word	0x080105c9
 800e0fc:	08010651 	.word	0x08010651

0800e100 <__pow5mult>:
 800e100:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e102:	2303      	movs	r3, #3
 800e104:	0015      	movs	r5, r2
 800e106:	0007      	movs	r7, r0
 800e108:	000e      	movs	r6, r1
 800e10a:	401a      	ands	r2, r3
 800e10c:	421d      	tst	r5, r3
 800e10e:	d008      	beq.n	800e122 <__pow5mult+0x22>
 800e110:	4925      	ldr	r1, [pc, #148]	@ (800e1a8 <__pow5mult+0xa8>)
 800e112:	3a01      	subs	r2, #1
 800e114:	0092      	lsls	r2, r2, #2
 800e116:	5852      	ldr	r2, [r2, r1]
 800e118:	2300      	movs	r3, #0
 800e11a:	0031      	movs	r1, r6
 800e11c:	f7ff fe46 	bl	800ddac <__multadd>
 800e120:	0006      	movs	r6, r0
 800e122:	10ad      	asrs	r5, r5, #2
 800e124:	d03d      	beq.n	800e1a2 <__pow5mult+0xa2>
 800e126:	69fc      	ldr	r4, [r7, #28]
 800e128:	2c00      	cmp	r4, #0
 800e12a:	d10f      	bne.n	800e14c <__pow5mult+0x4c>
 800e12c:	2010      	movs	r0, #16
 800e12e:	f001 f89d 	bl	800f26c <malloc>
 800e132:	1e02      	subs	r2, r0, #0
 800e134:	61f8      	str	r0, [r7, #28]
 800e136:	d105      	bne.n	800e144 <__pow5mult+0x44>
 800e138:	21b4      	movs	r1, #180	@ 0xb4
 800e13a:	4b1c      	ldr	r3, [pc, #112]	@ (800e1ac <__pow5mult+0xac>)
 800e13c:	481c      	ldr	r0, [pc, #112]	@ (800e1b0 <__pow5mult+0xb0>)
 800e13e:	31ff      	adds	r1, #255	@ 0xff
 800e140:	f001 f848 	bl	800f1d4 <__assert_func>
 800e144:	6044      	str	r4, [r0, #4]
 800e146:	6084      	str	r4, [r0, #8]
 800e148:	6004      	str	r4, [r0, #0]
 800e14a:	60c4      	str	r4, [r0, #12]
 800e14c:	69fb      	ldr	r3, [r7, #28]
 800e14e:	689c      	ldr	r4, [r3, #8]
 800e150:	9301      	str	r3, [sp, #4]
 800e152:	2c00      	cmp	r4, #0
 800e154:	d108      	bne.n	800e168 <__pow5mult+0x68>
 800e156:	0038      	movs	r0, r7
 800e158:	4916      	ldr	r1, [pc, #88]	@ (800e1b4 <__pow5mult+0xb4>)
 800e15a:	f7ff ff07 	bl	800df6c <__i2b>
 800e15e:	9b01      	ldr	r3, [sp, #4]
 800e160:	0004      	movs	r4, r0
 800e162:	6098      	str	r0, [r3, #8]
 800e164:	2300      	movs	r3, #0
 800e166:	6003      	str	r3, [r0, #0]
 800e168:	2301      	movs	r3, #1
 800e16a:	421d      	tst	r5, r3
 800e16c:	d00a      	beq.n	800e184 <__pow5mult+0x84>
 800e16e:	0031      	movs	r1, r6
 800e170:	0022      	movs	r2, r4
 800e172:	0038      	movs	r0, r7
 800e174:	f7ff ff12 	bl	800df9c <__multiply>
 800e178:	0031      	movs	r1, r6
 800e17a:	9001      	str	r0, [sp, #4]
 800e17c:	0038      	movs	r0, r7
 800e17e:	f7ff fdf1 	bl	800dd64 <_Bfree>
 800e182:	9e01      	ldr	r6, [sp, #4]
 800e184:	106d      	asrs	r5, r5, #1
 800e186:	d00c      	beq.n	800e1a2 <__pow5mult+0xa2>
 800e188:	6820      	ldr	r0, [r4, #0]
 800e18a:	2800      	cmp	r0, #0
 800e18c:	d107      	bne.n	800e19e <__pow5mult+0x9e>
 800e18e:	0022      	movs	r2, r4
 800e190:	0021      	movs	r1, r4
 800e192:	0038      	movs	r0, r7
 800e194:	f7ff ff02 	bl	800df9c <__multiply>
 800e198:	2300      	movs	r3, #0
 800e19a:	6020      	str	r0, [r4, #0]
 800e19c:	6003      	str	r3, [r0, #0]
 800e19e:	0004      	movs	r4, r0
 800e1a0:	e7e2      	b.n	800e168 <__pow5mult+0x68>
 800e1a2:	0030      	movs	r0, r6
 800e1a4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800e1a6:	46c0      	nop			@ (mov r8, r8)
 800e1a8:	080106ac 	.word	0x080106ac
 800e1ac:	0801063a 	.word	0x0801063a
 800e1b0:	08010651 	.word	0x08010651
 800e1b4:	00000271 	.word	0x00000271

0800e1b8 <__lshift>:
 800e1b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e1ba:	000c      	movs	r4, r1
 800e1bc:	0016      	movs	r6, r2
 800e1be:	6923      	ldr	r3, [r4, #16]
 800e1c0:	1157      	asrs	r7, r2, #5
 800e1c2:	b085      	sub	sp, #20
 800e1c4:	18fb      	adds	r3, r7, r3
 800e1c6:	9301      	str	r3, [sp, #4]
 800e1c8:	3301      	adds	r3, #1
 800e1ca:	9300      	str	r3, [sp, #0]
 800e1cc:	6849      	ldr	r1, [r1, #4]
 800e1ce:	68a3      	ldr	r3, [r4, #8]
 800e1d0:	9002      	str	r0, [sp, #8]
 800e1d2:	9a00      	ldr	r2, [sp, #0]
 800e1d4:	4293      	cmp	r3, r2
 800e1d6:	db10      	blt.n	800e1fa <__lshift+0x42>
 800e1d8:	9802      	ldr	r0, [sp, #8]
 800e1da:	f7ff fd7f 	bl	800dcdc <_Balloc>
 800e1de:	2300      	movs	r3, #0
 800e1e0:	0001      	movs	r1, r0
 800e1e2:	0005      	movs	r5, r0
 800e1e4:	001a      	movs	r2, r3
 800e1e6:	3114      	adds	r1, #20
 800e1e8:	4298      	cmp	r0, r3
 800e1ea:	d10c      	bne.n	800e206 <__lshift+0x4e>
 800e1ec:	21ef      	movs	r1, #239	@ 0xef
 800e1ee:	002a      	movs	r2, r5
 800e1f0:	4b25      	ldr	r3, [pc, #148]	@ (800e288 <__lshift+0xd0>)
 800e1f2:	4826      	ldr	r0, [pc, #152]	@ (800e28c <__lshift+0xd4>)
 800e1f4:	0049      	lsls	r1, r1, #1
 800e1f6:	f000 ffed 	bl	800f1d4 <__assert_func>
 800e1fa:	3101      	adds	r1, #1
 800e1fc:	005b      	lsls	r3, r3, #1
 800e1fe:	e7e8      	b.n	800e1d2 <__lshift+0x1a>
 800e200:	0098      	lsls	r0, r3, #2
 800e202:	500a      	str	r2, [r1, r0]
 800e204:	3301      	adds	r3, #1
 800e206:	42bb      	cmp	r3, r7
 800e208:	dbfa      	blt.n	800e200 <__lshift+0x48>
 800e20a:	43fb      	mvns	r3, r7
 800e20c:	17db      	asrs	r3, r3, #31
 800e20e:	401f      	ands	r7, r3
 800e210:	00bf      	lsls	r7, r7, #2
 800e212:	0023      	movs	r3, r4
 800e214:	201f      	movs	r0, #31
 800e216:	19c9      	adds	r1, r1, r7
 800e218:	0037      	movs	r7, r6
 800e21a:	6922      	ldr	r2, [r4, #16]
 800e21c:	3314      	adds	r3, #20
 800e21e:	0092      	lsls	r2, r2, #2
 800e220:	189a      	adds	r2, r3, r2
 800e222:	4007      	ands	r7, r0
 800e224:	4206      	tst	r6, r0
 800e226:	d029      	beq.n	800e27c <__lshift+0xc4>
 800e228:	3001      	adds	r0, #1
 800e22a:	1bc0      	subs	r0, r0, r7
 800e22c:	9003      	str	r0, [sp, #12]
 800e22e:	468c      	mov	ip, r1
 800e230:	2000      	movs	r0, #0
 800e232:	681e      	ldr	r6, [r3, #0]
 800e234:	40be      	lsls	r6, r7
 800e236:	4306      	orrs	r6, r0
 800e238:	4660      	mov	r0, ip
 800e23a:	c040      	stmia	r0!, {r6}
 800e23c:	4684      	mov	ip, r0
 800e23e:	9e03      	ldr	r6, [sp, #12]
 800e240:	cb01      	ldmia	r3!, {r0}
 800e242:	40f0      	lsrs	r0, r6
 800e244:	429a      	cmp	r2, r3
 800e246:	d8f4      	bhi.n	800e232 <__lshift+0x7a>
 800e248:	0026      	movs	r6, r4
 800e24a:	3615      	adds	r6, #21
 800e24c:	2304      	movs	r3, #4
 800e24e:	42b2      	cmp	r2, r6
 800e250:	d304      	bcc.n	800e25c <__lshift+0xa4>
 800e252:	1b13      	subs	r3, r2, r4
 800e254:	3b15      	subs	r3, #21
 800e256:	089b      	lsrs	r3, r3, #2
 800e258:	3301      	adds	r3, #1
 800e25a:	009b      	lsls	r3, r3, #2
 800e25c:	50c8      	str	r0, [r1, r3]
 800e25e:	2800      	cmp	r0, #0
 800e260:	d002      	beq.n	800e268 <__lshift+0xb0>
 800e262:	9b01      	ldr	r3, [sp, #4]
 800e264:	3302      	adds	r3, #2
 800e266:	9300      	str	r3, [sp, #0]
 800e268:	9b00      	ldr	r3, [sp, #0]
 800e26a:	9802      	ldr	r0, [sp, #8]
 800e26c:	3b01      	subs	r3, #1
 800e26e:	0021      	movs	r1, r4
 800e270:	612b      	str	r3, [r5, #16]
 800e272:	f7ff fd77 	bl	800dd64 <_Bfree>
 800e276:	0028      	movs	r0, r5
 800e278:	b005      	add	sp, #20
 800e27a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e27c:	cb01      	ldmia	r3!, {r0}
 800e27e:	c101      	stmia	r1!, {r0}
 800e280:	429a      	cmp	r2, r3
 800e282:	d8fb      	bhi.n	800e27c <__lshift+0xc4>
 800e284:	e7f0      	b.n	800e268 <__lshift+0xb0>
 800e286:	46c0      	nop			@ (mov r8, r8)
 800e288:	080105c9 	.word	0x080105c9
 800e28c:	08010651 	.word	0x08010651

0800e290 <__mcmp>:
 800e290:	b530      	push	{r4, r5, lr}
 800e292:	690b      	ldr	r3, [r1, #16]
 800e294:	6904      	ldr	r4, [r0, #16]
 800e296:	0002      	movs	r2, r0
 800e298:	1ae0      	subs	r0, r4, r3
 800e29a:	429c      	cmp	r4, r3
 800e29c:	d10f      	bne.n	800e2be <__mcmp+0x2e>
 800e29e:	3214      	adds	r2, #20
 800e2a0:	009b      	lsls	r3, r3, #2
 800e2a2:	3114      	adds	r1, #20
 800e2a4:	0014      	movs	r4, r2
 800e2a6:	18c9      	adds	r1, r1, r3
 800e2a8:	18d2      	adds	r2, r2, r3
 800e2aa:	3a04      	subs	r2, #4
 800e2ac:	3904      	subs	r1, #4
 800e2ae:	6815      	ldr	r5, [r2, #0]
 800e2b0:	680b      	ldr	r3, [r1, #0]
 800e2b2:	429d      	cmp	r5, r3
 800e2b4:	d004      	beq.n	800e2c0 <__mcmp+0x30>
 800e2b6:	2001      	movs	r0, #1
 800e2b8:	429d      	cmp	r5, r3
 800e2ba:	d200      	bcs.n	800e2be <__mcmp+0x2e>
 800e2bc:	3802      	subs	r0, #2
 800e2be:	bd30      	pop	{r4, r5, pc}
 800e2c0:	4294      	cmp	r4, r2
 800e2c2:	d3f2      	bcc.n	800e2aa <__mcmp+0x1a>
 800e2c4:	e7fb      	b.n	800e2be <__mcmp+0x2e>
	...

0800e2c8 <__mdiff>:
 800e2c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e2ca:	000c      	movs	r4, r1
 800e2cc:	b087      	sub	sp, #28
 800e2ce:	9000      	str	r0, [sp, #0]
 800e2d0:	0011      	movs	r1, r2
 800e2d2:	0020      	movs	r0, r4
 800e2d4:	0017      	movs	r7, r2
 800e2d6:	f7ff ffdb 	bl	800e290 <__mcmp>
 800e2da:	1e05      	subs	r5, r0, #0
 800e2dc:	d110      	bne.n	800e300 <__mdiff+0x38>
 800e2de:	0001      	movs	r1, r0
 800e2e0:	9800      	ldr	r0, [sp, #0]
 800e2e2:	f7ff fcfb 	bl	800dcdc <_Balloc>
 800e2e6:	1e02      	subs	r2, r0, #0
 800e2e8:	d104      	bne.n	800e2f4 <__mdiff+0x2c>
 800e2ea:	4b40      	ldr	r3, [pc, #256]	@ (800e3ec <__mdiff+0x124>)
 800e2ec:	4840      	ldr	r0, [pc, #256]	@ (800e3f0 <__mdiff+0x128>)
 800e2ee:	4941      	ldr	r1, [pc, #260]	@ (800e3f4 <__mdiff+0x12c>)
 800e2f0:	f000 ff70 	bl	800f1d4 <__assert_func>
 800e2f4:	2301      	movs	r3, #1
 800e2f6:	6145      	str	r5, [r0, #20]
 800e2f8:	6103      	str	r3, [r0, #16]
 800e2fa:	0010      	movs	r0, r2
 800e2fc:	b007      	add	sp, #28
 800e2fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e300:	2600      	movs	r6, #0
 800e302:	42b0      	cmp	r0, r6
 800e304:	da03      	bge.n	800e30e <__mdiff+0x46>
 800e306:	0023      	movs	r3, r4
 800e308:	003c      	movs	r4, r7
 800e30a:	001f      	movs	r7, r3
 800e30c:	3601      	adds	r6, #1
 800e30e:	6861      	ldr	r1, [r4, #4]
 800e310:	9800      	ldr	r0, [sp, #0]
 800e312:	f7ff fce3 	bl	800dcdc <_Balloc>
 800e316:	1e02      	subs	r2, r0, #0
 800e318:	d103      	bne.n	800e322 <__mdiff+0x5a>
 800e31a:	4b34      	ldr	r3, [pc, #208]	@ (800e3ec <__mdiff+0x124>)
 800e31c:	4834      	ldr	r0, [pc, #208]	@ (800e3f0 <__mdiff+0x128>)
 800e31e:	4936      	ldr	r1, [pc, #216]	@ (800e3f8 <__mdiff+0x130>)
 800e320:	e7e6      	b.n	800e2f0 <__mdiff+0x28>
 800e322:	6923      	ldr	r3, [r4, #16]
 800e324:	3414      	adds	r4, #20
 800e326:	9300      	str	r3, [sp, #0]
 800e328:	009b      	lsls	r3, r3, #2
 800e32a:	18e3      	adds	r3, r4, r3
 800e32c:	0021      	movs	r1, r4
 800e32e:	9401      	str	r4, [sp, #4]
 800e330:	003c      	movs	r4, r7
 800e332:	9302      	str	r3, [sp, #8]
 800e334:	693b      	ldr	r3, [r7, #16]
 800e336:	3414      	adds	r4, #20
 800e338:	009b      	lsls	r3, r3, #2
 800e33a:	18e3      	adds	r3, r4, r3
 800e33c:	9303      	str	r3, [sp, #12]
 800e33e:	0003      	movs	r3, r0
 800e340:	60c6      	str	r6, [r0, #12]
 800e342:	468c      	mov	ip, r1
 800e344:	2000      	movs	r0, #0
 800e346:	3314      	adds	r3, #20
 800e348:	9304      	str	r3, [sp, #16]
 800e34a:	9305      	str	r3, [sp, #20]
 800e34c:	4663      	mov	r3, ip
 800e34e:	cb20      	ldmia	r3!, {r5}
 800e350:	b2a9      	uxth	r1, r5
 800e352:	000e      	movs	r6, r1
 800e354:	469c      	mov	ip, r3
 800e356:	cc08      	ldmia	r4!, {r3}
 800e358:	0c2d      	lsrs	r5, r5, #16
 800e35a:	b299      	uxth	r1, r3
 800e35c:	1a71      	subs	r1, r6, r1
 800e35e:	1809      	adds	r1, r1, r0
 800e360:	0c1b      	lsrs	r3, r3, #16
 800e362:	1408      	asrs	r0, r1, #16
 800e364:	1aeb      	subs	r3, r5, r3
 800e366:	181b      	adds	r3, r3, r0
 800e368:	1418      	asrs	r0, r3, #16
 800e36a:	b289      	uxth	r1, r1
 800e36c:	041b      	lsls	r3, r3, #16
 800e36e:	4319      	orrs	r1, r3
 800e370:	9b05      	ldr	r3, [sp, #20]
 800e372:	c302      	stmia	r3!, {r1}
 800e374:	9305      	str	r3, [sp, #20]
 800e376:	9b03      	ldr	r3, [sp, #12]
 800e378:	42a3      	cmp	r3, r4
 800e37a:	d8e7      	bhi.n	800e34c <__mdiff+0x84>
 800e37c:	0039      	movs	r1, r7
 800e37e:	9c03      	ldr	r4, [sp, #12]
 800e380:	3115      	adds	r1, #21
 800e382:	2304      	movs	r3, #4
 800e384:	428c      	cmp	r4, r1
 800e386:	d304      	bcc.n	800e392 <__mdiff+0xca>
 800e388:	1be3      	subs	r3, r4, r7
 800e38a:	3b15      	subs	r3, #21
 800e38c:	089b      	lsrs	r3, r3, #2
 800e38e:	3301      	adds	r3, #1
 800e390:	009b      	lsls	r3, r3, #2
 800e392:	9901      	ldr	r1, [sp, #4]
 800e394:	18cd      	adds	r5, r1, r3
 800e396:	9904      	ldr	r1, [sp, #16]
 800e398:	002e      	movs	r6, r5
 800e39a:	18cb      	adds	r3, r1, r3
 800e39c:	001f      	movs	r7, r3
 800e39e:	9902      	ldr	r1, [sp, #8]
 800e3a0:	428e      	cmp	r6, r1
 800e3a2:	d311      	bcc.n	800e3c8 <__mdiff+0x100>
 800e3a4:	9c02      	ldr	r4, [sp, #8]
 800e3a6:	1ee9      	subs	r1, r5, #3
 800e3a8:	2000      	movs	r0, #0
 800e3aa:	428c      	cmp	r4, r1
 800e3ac:	d304      	bcc.n	800e3b8 <__mdiff+0xf0>
 800e3ae:	0021      	movs	r1, r4
 800e3b0:	3103      	adds	r1, #3
 800e3b2:	1b49      	subs	r1, r1, r5
 800e3b4:	0889      	lsrs	r1, r1, #2
 800e3b6:	0088      	lsls	r0, r1, #2
 800e3b8:	181b      	adds	r3, r3, r0
 800e3ba:	3b04      	subs	r3, #4
 800e3bc:	6819      	ldr	r1, [r3, #0]
 800e3be:	2900      	cmp	r1, #0
 800e3c0:	d010      	beq.n	800e3e4 <__mdiff+0x11c>
 800e3c2:	9b00      	ldr	r3, [sp, #0]
 800e3c4:	6113      	str	r3, [r2, #16]
 800e3c6:	e798      	b.n	800e2fa <__mdiff+0x32>
 800e3c8:	4684      	mov	ip, r0
 800e3ca:	ce02      	ldmia	r6!, {r1}
 800e3cc:	b288      	uxth	r0, r1
 800e3ce:	4460      	add	r0, ip
 800e3d0:	1400      	asrs	r0, r0, #16
 800e3d2:	0c0c      	lsrs	r4, r1, #16
 800e3d4:	1904      	adds	r4, r0, r4
 800e3d6:	4461      	add	r1, ip
 800e3d8:	1420      	asrs	r0, r4, #16
 800e3da:	b289      	uxth	r1, r1
 800e3dc:	0424      	lsls	r4, r4, #16
 800e3de:	4321      	orrs	r1, r4
 800e3e0:	c702      	stmia	r7!, {r1}
 800e3e2:	e7dc      	b.n	800e39e <__mdiff+0xd6>
 800e3e4:	9900      	ldr	r1, [sp, #0]
 800e3e6:	3901      	subs	r1, #1
 800e3e8:	9100      	str	r1, [sp, #0]
 800e3ea:	e7e6      	b.n	800e3ba <__mdiff+0xf2>
 800e3ec:	080105c9 	.word	0x080105c9
 800e3f0:	08010651 	.word	0x08010651
 800e3f4:	00000237 	.word	0x00000237
 800e3f8:	00000245 	.word	0x00000245

0800e3fc <__ulp>:
 800e3fc:	b510      	push	{r4, lr}
 800e3fe:	2400      	movs	r4, #0
 800e400:	4b0c      	ldr	r3, [pc, #48]	@ (800e434 <__ulp+0x38>)
 800e402:	4a0d      	ldr	r2, [pc, #52]	@ (800e438 <__ulp+0x3c>)
 800e404:	400b      	ands	r3, r1
 800e406:	189b      	adds	r3, r3, r2
 800e408:	42a3      	cmp	r3, r4
 800e40a:	dc06      	bgt.n	800e41a <__ulp+0x1e>
 800e40c:	425b      	negs	r3, r3
 800e40e:	151a      	asrs	r2, r3, #20
 800e410:	2a13      	cmp	r2, #19
 800e412:	dc05      	bgt.n	800e420 <__ulp+0x24>
 800e414:	2380      	movs	r3, #128	@ 0x80
 800e416:	031b      	lsls	r3, r3, #12
 800e418:	4113      	asrs	r3, r2
 800e41a:	0019      	movs	r1, r3
 800e41c:	0020      	movs	r0, r4
 800e41e:	bd10      	pop	{r4, pc}
 800e420:	3a14      	subs	r2, #20
 800e422:	2401      	movs	r4, #1
 800e424:	2a1e      	cmp	r2, #30
 800e426:	dc02      	bgt.n	800e42e <__ulp+0x32>
 800e428:	2480      	movs	r4, #128	@ 0x80
 800e42a:	0624      	lsls	r4, r4, #24
 800e42c:	40d4      	lsrs	r4, r2
 800e42e:	2300      	movs	r3, #0
 800e430:	e7f3      	b.n	800e41a <__ulp+0x1e>
 800e432:	46c0      	nop			@ (mov r8, r8)
 800e434:	7ff00000 	.word	0x7ff00000
 800e438:	fcc00000 	.word	0xfcc00000

0800e43c <__b2d>:
 800e43c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e43e:	0006      	movs	r6, r0
 800e440:	6903      	ldr	r3, [r0, #16]
 800e442:	3614      	adds	r6, #20
 800e444:	009b      	lsls	r3, r3, #2
 800e446:	18f3      	adds	r3, r6, r3
 800e448:	1f1d      	subs	r5, r3, #4
 800e44a:	682c      	ldr	r4, [r5, #0]
 800e44c:	000f      	movs	r7, r1
 800e44e:	0020      	movs	r0, r4
 800e450:	9301      	str	r3, [sp, #4]
 800e452:	f7ff fd3b 	bl	800decc <__hi0bits>
 800e456:	2220      	movs	r2, #32
 800e458:	1a12      	subs	r2, r2, r0
 800e45a:	603a      	str	r2, [r7, #0]
 800e45c:	0003      	movs	r3, r0
 800e45e:	4a1c      	ldr	r2, [pc, #112]	@ (800e4d0 <__b2d+0x94>)
 800e460:	280a      	cmp	r0, #10
 800e462:	dc15      	bgt.n	800e490 <__b2d+0x54>
 800e464:	210b      	movs	r1, #11
 800e466:	0027      	movs	r7, r4
 800e468:	1a09      	subs	r1, r1, r0
 800e46a:	40cf      	lsrs	r7, r1
 800e46c:	433a      	orrs	r2, r7
 800e46e:	468c      	mov	ip, r1
 800e470:	0011      	movs	r1, r2
 800e472:	2200      	movs	r2, #0
 800e474:	42ae      	cmp	r6, r5
 800e476:	d202      	bcs.n	800e47e <__b2d+0x42>
 800e478:	9a01      	ldr	r2, [sp, #4]
 800e47a:	3a08      	subs	r2, #8
 800e47c:	6812      	ldr	r2, [r2, #0]
 800e47e:	3315      	adds	r3, #21
 800e480:	409c      	lsls	r4, r3
 800e482:	4663      	mov	r3, ip
 800e484:	0027      	movs	r7, r4
 800e486:	40da      	lsrs	r2, r3
 800e488:	4317      	orrs	r7, r2
 800e48a:	0038      	movs	r0, r7
 800e48c:	b003      	add	sp, #12
 800e48e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e490:	2700      	movs	r7, #0
 800e492:	42ae      	cmp	r6, r5
 800e494:	d202      	bcs.n	800e49c <__b2d+0x60>
 800e496:	9d01      	ldr	r5, [sp, #4]
 800e498:	3d08      	subs	r5, #8
 800e49a:	682f      	ldr	r7, [r5, #0]
 800e49c:	210b      	movs	r1, #11
 800e49e:	4249      	negs	r1, r1
 800e4a0:	468c      	mov	ip, r1
 800e4a2:	449c      	add	ip, r3
 800e4a4:	2b0b      	cmp	r3, #11
 800e4a6:	d010      	beq.n	800e4ca <__b2d+0x8e>
 800e4a8:	4661      	mov	r1, ip
 800e4aa:	2320      	movs	r3, #32
 800e4ac:	408c      	lsls	r4, r1
 800e4ae:	1a5b      	subs	r3, r3, r1
 800e4b0:	0039      	movs	r1, r7
 800e4b2:	40d9      	lsrs	r1, r3
 800e4b4:	430c      	orrs	r4, r1
 800e4b6:	4322      	orrs	r2, r4
 800e4b8:	0011      	movs	r1, r2
 800e4ba:	2200      	movs	r2, #0
 800e4bc:	42b5      	cmp	r5, r6
 800e4be:	d901      	bls.n	800e4c4 <__b2d+0x88>
 800e4c0:	3d04      	subs	r5, #4
 800e4c2:	682a      	ldr	r2, [r5, #0]
 800e4c4:	4664      	mov	r4, ip
 800e4c6:	40a7      	lsls	r7, r4
 800e4c8:	e7dd      	b.n	800e486 <__b2d+0x4a>
 800e4ca:	4322      	orrs	r2, r4
 800e4cc:	0011      	movs	r1, r2
 800e4ce:	e7dc      	b.n	800e48a <__b2d+0x4e>
 800e4d0:	3ff00000 	.word	0x3ff00000

0800e4d4 <__d2b>:
 800e4d4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e4d6:	2101      	movs	r1, #1
 800e4d8:	0016      	movs	r6, r2
 800e4da:	001f      	movs	r7, r3
 800e4dc:	f7ff fbfe 	bl	800dcdc <_Balloc>
 800e4e0:	1e04      	subs	r4, r0, #0
 800e4e2:	d105      	bne.n	800e4f0 <__d2b+0x1c>
 800e4e4:	0022      	movs	r2, r4
 800e4e6:	4b25      	ldr	r3, [pc, #148]	@ (800e57c <__d2b+0xa8>)
 800e4e8:	4825      	ldr	r0, [pc, #148]	@ (800e580 <__d2b+0xac>)
 800e4ea:	4926      	ldr	r1, [pc, #152]	@ (800e584 <__d2b+0xb0>)
 800e4ec:	f000 fe72 	bl	800f1d4 <__assert_func>
 800e4f0:	033b      	lsls	r3, r7, #12
 800e4f2:	007d      	lsls	r5, r7, #1
 800e4f4:	0b1b      	lsrs	r3, r3, #12
 800e4f6:	0d6d      	lsrs	r5, r5, #21
 800e4f8:	d002      	beq.n	800e500 <__d2b+0x2c>
 800e4fa:	2280      	movs	r2, #128	@ 0x80
 800e4fc:	0352      	lsls	r2, r2, #13
 800e4fe:	4313      	orrs	r3, r2
 800e500:	9301      	str	r3, [sp, #4]
 800e502:	2e00      	cmp	r6, #0
 800e504:	d025      	beq.n	800e552 <__d2b+0x7e>
 800e506:	4668      	mov	r0, sp
 800e508:	9600      	str	r6, [sp, #0]
 800e50a:	f7ff fd00 	bl	800df0e <__lo0bits>
 800e50e:	9b01      	ldr	r3, [sp, #4]
 800e510:	9900      	ldr	r1, [sp, #0]
 800e512:	2800      	cmp	r0, #0
 800e514:	d01b      	beq.n	800e54e <__d2b+0x7a>
 800e516:	2220      	movs	r2, #32
 800e518:	001e      	movs	r6, r3
 800e51a:	1a12      	subs	r2, r2, r0
 800e51c:	4096      	lsls	r6, r2
 800e51e:	0032      	movs	r2, r6
 800e520:	40c3      	lsrs	r3, r0
 800e522:	430a      	orrs	r2, r1
 800e524:	6162      	str	r2, [r4, #20]
 800e526:	9301      	str	r3, [sp, #4]
 800e528:	9e01      	ldr	r6, [sp, #4]
 800e52a:	61a6      	str	r6, [r4, #24]
 800e52c:	1e73      	subs	r3, r6, #1
 800e52e:	419e      	sbcs	r6, r3
 800e530:	3601      	adds	r6, #1
 800e532:	6126      	str	r6, [r4, #16]
 800e534:	2d00      	cmp	r5, #0
 800e536:	d014      	beq.n	800e562 <__d2b+0x8e>
 800e538:	2635      	movs	r6, #53	@ 0x35
 800e53a:	4b13      	ldr	r3, [pc, #76]	@ (800e588 <__d2b+0xb4>)
 800e53c:	18ed      	adds	r5, r5, r3
 800e53e:	9b08      	ldr	r3, [sp, #32]
 800e540:	182d      	adds	r5, r5, r0
 800e542:	601d      	str	r5, [r3, #0]
 800e544:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e546:	1a36      	subs	r6, r6, r0
 800e548:	601e      	str	r6, [r3, #0]
 800e54a:	0020      	movs	r0, r4
 800e54c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800e54e:	6161      	str	r1, [r4, #20]
 800e550:	e7ea      	b.n	800e528 <__d2b+0x54>
 800e552:	a801      	add	r0, sp, #4
 800e554:	f7ff fcdb 	bl	800df0e <__lo0bits>
 800e558:	9b01      	ldr	r3, [sp, #4]
 800e55a:	2601      	movs	r6, #1
 800e55c:	6163      	str	r3, [r4, #20]
 800e55e:	3020      	adds	r0, #32
 800e560:	e7e7      	b.n	800e532 <__d2b+0x5e>
 800e562:	4b0a      	ldr	r3, [pc, #40]	@ (800e58c <__d2b+0xb8>)
 800e564:	18c0      	adds	r0, r0, r3
 800e566:	9b08      	ldr	r3, [sp, #32]
 800e568:	6018      	str	r0, [r3, #0]
 800e56a:	4b09      	ldr	r3, [pc, #36]	@ (800e590 <__d2b+0xbc>)
 800e56c:	18f3      	adds	r3, r6, r3
 800e56e:	009b      	lsls	r3, r3, #2
 800e570:	18e3      	adds	r3, r4, r3
 800e572:	6958      	ldr	r0, [r3, #20]
 800e574:	f7ff fcaa 	bl	800decc <__hi0bits>
 800e578:	0176      	lsls	r6, r6, #5
 800e57a:	e7e3      	b.n	800e544 <__d2b+0x70>
 800e57c:	080105c9 	.word	0x080105c9
 800e580:	08010651 	.word	0x08010651
 800e584:	0000030f 	.word	0x0000030f
 800e588:	fffffbcd 	.word	0xfffffbcd
 800e58c:	fffffbce 	.word	0xfffffbce
 800e590:	3fffffff 	.word	0x3fffffff

0800e594 <__ratio>:
 800e594:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e596:	b087      	sub	sp, #28
 800e598:	000f      	movs	r7, r1
 800e59a:	a904      	add	r1, sp, #16
 800e59c:	0006      	movs	r6, r0
 800e59e:	f7ff ff4d 	bl	800e43c <__b2d>
 800e5a2:	9000      	str	r0, [sp, #0]
 800e5a4:	9101      	str	r1, [sp, #4]
 800e5a6:	9b00      	ldr	r3, [sp, #0]
 800e5a8:	9c01      	ldr	r4, [sp, #4]
 800e5aa:	0038      	movs	r0, r7
 800e5ac:	a905      	add	r1, sp, #20
 800e5ae:	9302      	str	r3, [sp, #8]
 800e5b0:	9403      	str	r4, [sp, #12]
 800e5b2:	f7ff ff43 	bl	800e43c <__b2d>
 800e5b6:	000d      	movs	r5, r1
 800e5b8:	0002      	movs	r2, r0
 800e5ba:	000b      	movs	r3, r1
 800e5bc:	6930      	ldr	r0, [r6, #16]
 800e5be:	6939      	ldr	r1, [r7, #16]
 800e5c0:	9e04      	ldr	r6, [sp, #16]
 800e5c2:	1a40      	subs	r0, r0, r1
 800e5c4:	9905      	ldr	r1, [sp, #20]
 800e5c6:	0140      	lsls	r0, r0, #5
 800e5c8:	1a71      	subs	r1, r6, r1
 800e5ca:	1841      	adds	r1, r0, r1
 800e5cc:	0508      	lsls	r0, r1, #20
 800e5ce:	2900      	cmp	r1, #0
 800e5d0:	dd08      	ble.n	800e5e4 <__ratio+0x50>
 800e5d2:	9901      	ldr	r1, [sp, #4]
 800e5d4:	1841      	adds	r1, r0, r1
 800e5d6:	9103      	str	r1, [sp, #12]
 800e5d8:	9802      	ldr	r0, [sp, #8]
 800e5da:	9903      	ldr	r1, [sp, #12]
 800e5dc:	f7f3 fbaa 	bl	8001d34 <__aeabi_ddiv>
 800e5e0:	b007      	add	sp, #28
 800e5e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e5e4:	1a2b      	subs	r3, r5, r0
 800e5e6:	e7f7      	b.n	800e5d8 <__ratio+0x44>

0800e5e8 <__copybits>:
 800e5e8:	b570      	push	{r4, r5, r6, lr}
 800e5ea:	0014      	movs	r4, r2
 800e5ec:	0005      	movs	r5, r0
 800e5ee:	3901      	subs	r1, #1
 800e5f0:	6913      	ldr	r3, [r2, #16]
 800e5f2:	1149      	asrs	r1, r1, #5
 800e5f4:	3101      	adds	r1, #1
 800e5f6:	0089      	lsls	r1, r1, #2
 800e5f8:	3414      	adds	r4, #20
 800e5fa:	009b      	lsls	r3, r3, #2
 800e5fc:	1841      	adds	r1, r0, r1
 800e5fe:	18e3      	adds	r3, r4, r3
 800e600:	42a3      	cmp	r3, r4
 800e602:	d80d      	bhi.n	800e620 <__copybits+0x38>
 800e604:	0014      	movs	r4, r2
 800e606:	3411      	adds	r4, #17
 800e608:	2500      	movs	r5, #0
 800e60a:	429c      	cmp	r4, r3
 800e60c:	d803      	bhi.n	800e616 <__copybits+0x2e>
 800e60e:	1a9b      	subs	r3, r3, r2
 800e610:	3b11      	subs	r3, #17
 800e612:	089b      	lsrs	r3, r3, #2
 800e614:	009d      	lsls	r5, r3, #2
 800e616:	2300      	movs	r3, #0
 800e618:	1940      	adds	r0, r0, r5
 800e61a:	4281      	cmp	r1, r0
 800e61c:	d803      	bhi.n	800e626 <__copybits+0x3e>
 800e61e:	bd70      	pop	{r4, r5, r6, pc}
 800e620:	cc40      	ldmia	r4!, {r6}
 800e622:	c540      	stmia	r5!, {r6}
 800e624:	e7ec      	b.n	800e600 <__copybits+0x18>
 800e626:	c008      	stmia	r0!, {r3}
 800e628:	e7f7      	b.n	800e61a <__copybits+0x32>

0800e62a <__any_on>:
 800e62a:	0002      	movs	r2, r0
 800e62c:	6900      	ldr	r0, [r0, #16]
 800e62e:	b510      	push	{r4, lr}
 800e630:	3214      	adds	r2, #20
 800e632:	114b      	asrs	r3, r1, #5
 800e634:	4298      	cmp	r0, r3
 800e636:	db13      	blt.n	800e660 <__any_on+0x36>
 800e638:	dd0c      	ble.n	800e654 <__any_on+0x2a>
 800e63a:	241f      	movs	r4, #31
 800e63c:	0008      	movs	r0, r1
 800e63e:	4020      	ands	r0, r4
 800e640:	4221      	tst	r1, r4
 800e642:	d007      	beq.n	800e654 <__any_on+0x2a>
 800e644:	0099      	lsls	r1, r3, #2
 800e646:	588c      	ldr	r4, [r1, r2]
 800e648:	0021      	movs	r1, r4
 800e64a:	40c1      	lsrs	r1, r0
 800e64c:	4081      	lsls	r1, r0
 800e64e:	2001      	movs	r0, #1
 800e650:	428c      	cmp	r4, r1
 800e652:	d104      	bne.n	800e65e <__any_on+0x34>
 800e654:	009b      	lsls	r3, r3, #2
 800e656:	18d3      	adds	r3, r2, r3
 800e658:	4293      	cmp	r3, r2
 800e65a:	d803      	bhi.n	800e664 <__any_on+0x3a>
 800e65c:	2000      	movs	r0, #0
 800e65e:	bd10      	pop	{r4, pc}
 800e660:	0003      	movs	r3, r0
 800e662:	e7f7      	b.n	800e654 <__any_on+0x2a>
 800e664:	3b04      	subs	r3, #4
 800e666:	6819      	ldr	r1, [r3, #0]
 800e668:	2900      	cmp	r1, #0
 800e66a:	d0f5      	beq.n	800e658 <__any_on+0x2e>
 800e66c:	2001      	movs	r0, #1
 800e66e:	e7f6      	b.n	800e65e <__any_on+0x34>

0800e670 <__ascii_wctomb>:
 800e670:	0003      	movs	r3, r0
 800e672:	1e08      	subs	r0, r1, #0
 800e674:	d005      	beq.n	800e682 <__ascii_wctomb+0x12>
 800e676:	2aff      	cmp	r2, #255	@ 0xff
 800e678:	d904      	bls.n	800e684 <__ascii_wctomb+0x14>
 800e67a:	228a      	movs	r2, #138	@ 0x8a
 800e67c:	2001      	movs	r0, #1
 800e67e:	601a      	str	r2, [r3, #0]
 800e680:	4240      	negs	r0, r0
 800e682:	4770      	bx	lr
 800e684:	2001      	movs	r0, #1
 800e686:	700a      	strb	r2, [r1, #0]
 800e688:	e7fb      	b.n	800e682 <__ascii_wctomb+0x12>
	...

0800e68c <__ssputs_r>:
 800e68c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e68e:	688e      	ldr	r6, [r1, #8]
 800e690:	b085      	sub	sp, #20
 800e692:	001f      	movs	r7, r3
 800e694:	000c      	movs	r4, r1
 800e696:	680b      	ldr	r3, [r1, #0]
 800e698:	9002      	str	r0, [sp, #8]
 800e69a:	9203      	str	r2, [sp, #12]
 800e69c:	42be      	cmp	r6, r7
 800e69e:	d830      	bhi.n	800e702 <__ssputs_r+0x76>
 800e6a0:	210c      	movs	r1, #12
 800e6a2:	5e62      	ldrsh	r2, [r4, r1]
 800e6a4:	2190      	movs	r1, #144	@ 0x90
 800e6a6:	00c9      	lsls	r1, r1, #3
 800e6a8:	420a      	tst	r2, r1
 800e6aa:	d028      	beq.n	800e6fe <__ssputs_r+0x72>
 800e6ac:	2003      	movs	r0, #3
 800e6ae:	6921      	ldr	r1, [r4, #16]
 800e6b0:	1a5b      	subs	r3, r3, r1
 800e6b2:	9301      	str	r3, [sp, #4]
 800e6b4:	6963      	ldr	r3, [r4, #20]
 800e6b6:	4343      	muls	r3, r0
 800e6b8:	9801      	ldr	r0, [sp, #4]
 800e6ba:	0fdd      	lsrs	r5, r3, #31
 800e6bc:	18ed      	adds	r5, r5, r3
 800e6be:	1c7b      	adds	r3, r7, #1
 800e6c0:	181b      	adds	r3, r3, r0
 800e6c2:	106d      	asrs	r5, r5, #1
 800e6c4:	42ab      	cmp	r3, r5
 800e6c6:	d900      	bls.n	800e6ca <__ssputs_r+0x3e>
 800e6c8:	001d      	movs	r5, r3
 800e6ca:	0552      	lsls	r2, r2, #21
 800e6cc:	d528      	bpl.n	800e720 <__ssputs_r+0x94>
 800e6ce:	0029      	movs	r1, r5
 800e6d0:	9802      	ldr	r0, [sp, #8]
 800e6d2:	f7ff fa61 	bl	800db98 <_malloc_r>
 800e6d6:	1e06      	subs	r6, r0, #0
 800e6d8:	d02c      	beq.n	800e734 <__ssputs_r+0xa8>
 800e6da:	9a01      	ldr	r2, [sp, #4]
 800e6dc:	6921      	ldr	r1, [r4, #16]
 800e6de:	f7fe fe86 	bl	800d3ee <memcpy>
 800e6e2:	89a2      	ldrh	r2, [r4, #12]
 800e6e4:	4b18      	ldr	r3, [pc, #96]	@ (800e748 <__ssputs_r+0xbc>)
 800e6e6:	401a      	ands	r2, r3
 800e6e8:	2380      	movs	r3, #128	@ 0x80
 800e6ea:	4313      	orrs	r3, r2
 800e6ec:	81a3      	strh	r3, [r4, #12]
 800e6ee:	9b01      	ldr	r3, [sp, #4]
 800e6f0:	6126      	str	r6, [r4, #16]
 800e6f2:	18f6      	adds	r6, r6, r3
 800e6f4:	6026      	str	r6, [r4, #0]
 800e6f6:	003e      	movs	r6, r7
 800e6f8:	6165      	str	r5, [r4, #20]
 800e6fa:	1aed      	subs	r5, r5, r3
 800e6fc:	60a5      	str	r5, [r4, #8]
 800e6fe:	42be      	cmp	r6, r7
 800e700:	d900      	bls.n	800e704 <__ssputs_r+0x78>
 800e702:	003e      	movs	r6, r7
 800e704:	0032      	movs	r2, r6
 800e706:	9903      	ldr	r1, [sp, #12]
 800e708:	6820      	ldr	r0, [r4, #0]
 800e70a:	f000 fd31 	bl	800f170 <memmove>
 800e70e:	2000      	movs	r0, #0
 800e710:	68a3      	ldr	r3, [r4, #8]
 800e712:	1b9b      	subs	r3, r3, r6
 800e714:	60a3      	str	r3, [r4, #8]
 800e716:	6823      	ldr	r3, [r4, #0]
 800e718:	199b      	adds	r3, r3, r6
 800e71a:	6023      	str	r3, [r4, #0]
 800e71c:	b005      	add	sp, #20
 800e71e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e720:	002a      	movs	r2, r5
 800e722:	9802      	ldr	r0, [sp, #8]
 800e724:	f000 fdac 	bl	800f280 <_realloc_r>
 800e728:	1e06      	subs	r6, r0, #0
 800e72a:	d1e0      	bne.n	800e6ee <__ssputs_r+0x62>
 800e72c:	6921      	ldr	r1, [r4, #16]
 800e72e:	9802      	ldr	r0, [sp, #8]
 800e730:	f7fe fe6c 	bl	800d40c <_free_r>
 800e734:	230c      	movs	r3, #12
 800e736:	2001      	movs	r0, #1
 800e738:	9a02      	ldr	r2, [sp, #8]
 800e73a:	4240      	negs	r0, r0
 800e73c:	6013      	str	r3, [r2, #0]
 800e73e:	89a2      	ldrh	r2, [r4, #12]
 800e740:	3334      	adds	r3, #52	@ 0x34
 800e742:	4313      	orrs	r3, r2
 800e744:	81a3      	strh	r3, [r4, #12]
 800e746:	e7e9      	b.n	800e71c <__ssputs_r+0x90>
 800e748:	fffffb7f 	.word	0xfffffb7f

0800e74c <_svfiprintf_r>:
 800e74c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e74e:	b0a1      	sub	sp, #132	@ 0x84
 800e750:	9003      	str	r0, [sp, #12]
 800e752:	001d      	movs	r5, r3
 800e754:	898b      	ldrh	r3, [r1, #12]
 800e756:	000f      	movs	r7, r1
 800e758:	0016      	movs	r6, r2
 800e75a:	061b      	lsls	r3, r3, #24
 800e75c:	d511      	bpl.n	800e782 <_svfiprintf_r+0x36>
 800e75e:	690b      	ldr	r3, [r1, #16]
 800e760:	2b00      	cmp	r3, #0
 800e762:	d10e      	bne.n	800e782 <_svfiprintf_r+0x36>
 800e764:	2140      	movs	r1, #64	@ 0x40
 800e766:	f7ff fa17 	bl	800db98 <_malloc_r>
 800e76a:	6038      	str	r0, [r7, #0]
 800e76c:	6138      	str	r0, [r7, #16]
 800e76e:	2800      	cmp	r0, #0
 800e770:	d105      	bne.n	800e77e <_svfiprintf_r+0x32>
 800e772:	230c      	movs	r3, #12
 800e774:	9a03      	ldr	r2, [sp, #12]
 800e776:	6013      	str	r3, [r2, #0]
 800e778:	2001      	movs	r0, #1
 800e77a:	4240      	negs	r0, r0
 800e77c:	e0cf      	b.n	800e91e <_svfiprintf_r+0x1d2>
 800e77e:	2340      	movs	r3, #64	@ 0x40
 800e780:	617b      	str	r3, [r7, #20]
 800e782:	2300      	movs	r3, #0
 800e784:	ac08      	add	r4, sp, #32
 800e786:	6163      	str	r3, [r4, #20]
 800e788:	3320      	adds	r3, #32
 800e78a:	7663      	strb	r3, [r4, #25]
 800e78c:	3310      	adds	r3, #16
 800e78e:	76a3      	strb	r3, [r4, #26]
 800e790:	9507      	str	r5, [sp, #28]
 800e792:	0035      	movs	r5, r6
 800e794:	782b      	ldrb	r3, [r5, #0]
 800e796:	2b00      	cmp	r3, #0
 800e798:	d001      	beq.n	800e79e <_svfiprintf_r+0x52>
 800e79a:	2b25      	cmp	r3, #37	@ 0x25
 800e79c:	d148      	bne.n	800e830 <_svfiprintf_r+0xe4>
 800e79e:	1bab      	subs	r3, r5, r6
 800e7a0:	9305      	str	r3, [sp, #20]
 800e7a2:	42b5      	cmp	r5, r6
 800e7a4:	d00b      	beq.n	800e7be <_svfiprintf_r+0x72>
 800e7a6:	0032      	movs	r2, r6
 800e7a8:	0039      	movs	r1, r7
 800e7aa:	9803      	ldr	r0, [sp, #12]
 800e7ac:	f7ff ff6e 	bl	800e68c <__ssputs_r>
 800e7b0:	3001      	adds	r0, #1
 800e7b2:	d100      	bne.n	800e7b6 <_svfiprintf_r+0x6a>
 800e7b4:	e0ae      	b.n	800e914 <_svfiprintf_r+0x1c8>
 800e7b6:	6963      	ldr	r3, [r4, #20]
 800e7b8:	9a05      	ldr	r2, [sp, #20]
 800e7ba:	189b      	adds	r3, r3, r2
 800e7bc:	6163      	str	r3, [r4, #20]
 800e7be:	782b      	ldrb	r3, [r5, #0]
 800e7c0:	2b00      	cmp	r3, #0
 800e7c2:	d100      	bne.n	800e7c6 <_svfiprintf_r+0x7a>
 800e7c4:	e0a6      	b.n	800e914 <_svfiprintf_r+0x1c8>
 800e7c6:	2201      	movs	r2, #1
 800e7c8:	2300      	movs	r3, #0
 800e7ca:	4252      	negs	r2, r2
 800e7cc:	6062      	str	r2, [r4, #4]
 800e7ce:	a904      	add	r1, sp, #16
 800e7d0:	3254      	adds	r2, #84	@ 0x54
 800e7d2:	1852      	adds	r2, r2, r1
 800e7d4:	1c6e      	adds	r6, r5, #1
 800e7d6:	6023      	str	r3, [r4, #0]
 800e7d8:	60e3      	str	r3, [r4, #12]
 800e7da:	60a3      	str	r3, [r4, #8]
 800e7dc:	7013      	strb	r3, [r2, #0]
 800e7de:	65a3      	str	r3, [r4, #88]	@ 0x58
 800e7e0:	4b54      	ldr	r3, [pc, #336]	@ (800e934 <_svfiprintf_r+0x1e8>)
 800e7e2:	2205      	movs	r2, #5
 800e7e4:	0018      	movs	r0, r3
 800e7e6:	7831      	ldrb	r1, [r6, #0]
 800e7e8:	9305      	str	r3, [sp, #20]
 800e7ea:	f000 fce7 	bl	800f1bc <memchr>
 800e7ee:	1c75      	adds	r5, r6, #1
 800e7f0:	2800      	cmp	r0, #0
 800e7f2:	d11f      	bne.n	800e834 <_svfiprintf_r+0xe8>
 800e7f4:	6822      	ldr	r2, [r4, #0]
 800e7f6:	06d3      	lsls	r3, r2, #27
 800e7f8:	d504      	bpl.n	800e804 <_svfiprintf_r+0xb8>
 800e7fa:	2353      	movs	r3, #83	@ 0x53
 800e7fc:	a904      	add	r1, sp, #16
 800e7fe:	185b      	adds	r3, r3, r1
 800e800:	2120      	movs	r1, #32
 800e802:	7019      	strb	r1, [r3, #0]
 800e804:	0713      	lsls	r3, r2, #28
 800e806:	d504      	bpl.n	800e812 <_svfiprintf_r+0xc6>
 800e808:	2353      	movs	r3, #83	@ 0x53
 800e80a:	a904      	add	r1, sp, #16
 800e80c:	185b      	adds	r3, r3, r1
 800e80e:	212b      	movs	r1, #43	@ 0x2b
 800e810:	7019      	strb	r1, [r3, #0]
 800e812:	7833      	ldrb	r3, [r6, #0]
 800e814:	2b2a      	cmp	r3, #42	@ 0x2a
 800e816:	d016      	beq.n	800e846 <_svfiprintf_r+0xfa>
 800e818:	0035      	movs	r5, r6
 800e81a:	2100      	movs	r1, #0
 800e81c:	200a      	movs	r0, #10
 800e81e:	68e3      	ldr	r3, [r4, #12]
 800e820:	782a      	ldrb	r2, [r5, #0]
 800e822:	1c6e      	adds	r6, r5, #1
 800e824:	3a30      	subs	r2, #48	@ 0x30
 800e826:	2a09      	cmp	r2, #9
 800e828:	d950      	bls.n	800e8cc <_svfiprintf_r+0x180>
 800e82a:	2900      	cmp	r1, #0
 800e82c:	d111      	bne.n	800e852 <_svfiprintf_r+0x106>
 800e82e:	e017      	b.n	800e860 <_svfiprintf_r+0x114>
 800e830:	3501      	adds	r5, #1
 800e832:	e7af      	b.n	800e794 <_svfiprintf_r+0x48>
 800e834:	9b05      	ldr	r3, [sp, #20]
 800e836:	6822      	ldr	r2, [r4, #0]
 800e838:	1ac0      	subs	r0, r0, r3
 800e83a:	2301      	movs	r3, #1
 800e83c:	4083      	lsls	r3, r0
 800e83e:	4313      	orrs	r3, r2
 800e840:	002e      	movs	r6, r5
 800e842:	6023      	str	r3, [r4, #0]
 800e844:	e7cc      	b.n	800e7e0 <_svfiprintf_r+0x94>
 800e846:	9b07      	ldr	r3, [sp, #28]
 800e848:	1d19      	adds	r1, r3, #4
 800e84a:	681b      	ldr	r3, [r3, #0]
 800e84c:	9107      	str	r1, [sp, #28]
 800e84e:	2b00      	cmp	r3, #0
 800e850:	db01      	blt.n	800e856 <_svfiprintf_r+0x10a>
 800e852:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e854:	e004      	b.n	800e860 <_svfiprintf_r+0x114>
 800e856:	425b      	negs	r3, r3
 800e858:	60e3      	str	r3, [r4, #12]
 800e85a:	2302      	movs	r3, #2
 800e85c:	4313      	orrs	r3, r2
 800e85e:	6023      	str	r3, [r4, #0]
 800e860:	782b      	ldrb	r3, [r5, #0]
 800e862:	2b2e      	cmp	r3, #46	@ 0x2e
 800e864:	d10c      	bne.n	800e880 <_svfiprintf_r+0x134>
 800e866:	786b      	ldrb	r3, [r5, #1]
 800e868:	2b2a      	cmp	r3, #42	@ 0x2a
 800e86a:	d134      	bne.n	800e8d6 <_svfiprintf_r+0x18a>
 800e86c:	9b07      	ldr	r3, [sp, #28]
 800e86e:	3502      	adds	r5, #2
 800e870:	1d1a      	adds	r2, r3, #4
 800e872:	681b      	ldr	r3, [r3, #0]
 800e874:	9207      	str	r2, [sp, #28]
 800e876:	2b00      	cmp	r3, #0
 800e878:	da01      	bge.n	800e87e <_svfiprintf_r+0x132>
 800e87a:	2301      	movs	r3, #1
 800e87c:	425b      	negs	r3, r3
 800e87e:	9309      	str	r3, [sp, #36]	@ 0x24
 800e880:	4e2d      	ldr	r6, [pc, #180]	@ (800e938 <_svfiprintf_r+0x1ec>)
 800e882:	2203      	movs	r2, #3
 800e884:	0030      	movs	r0, r6
 800e886:	7829      	ldrb	r1, [r5, #0]
 800e888:	f000 fc98 	bl	800f1bc <memchr>
 800e88c:	2800      	cmp	r0, #0
 800e88e:	d006      	beq.n	800e89e <_svfiprintf_r+0x152>
 800e890:	2340      	movs	r3, #64	@ 0x40
 800e892:	1b80      	subs	r0, r0, r6
 800e894:	4083      	lsls	r3, r0
 800e896:	6822      	ldr	r2, [r4, #0]
 800e898:	3501      	adds	r5, #1
 800e89a:	4313      	orrs	r3, r2
 800e89c:	6023      	str	r3, [r4, #0]
 800e89e:	7829      	ldrb	r1, [r5, #0]
 800e8a0:	2206      	movs	r2, #6
 800e8a2:	4826      	ldr	r0, [pc, #152]	@ (800e93c <_svfiprintf_r+0x1f0>)
 800e8a4:	1c6e      	adds	r6, r5, #1
 800e8a6:	7621      	strb	r1, [r4, #24]
 800e8a8:	f000 fc88 	bl	800f1bc <memchr>
 800e8ac:	2800      	cmp	r0, #0
 800e8ae:	d038      	beq.n	800e922 <_svfiprintf_r+0x1d6>
 800e8b0:	4b23      	ldr	r3, [pc, #140]	@ (800e940 <_svfiprintf_r+0x1f4>)
 800e8b2:	2b00      	cmp	r3, #0
 800e8b4:	d122      	bne.n	800e8fc <_svfiprintf_r+0x1b0>
 800e8b6:	2207      	movs	r2, #7
 800e8b8:	9b07      	ldr	r3, [sp, #28]
 800e8ba:	3307      	adds	r3, #7
 800e8bc:	4393      	bics	r3, r2
 800e8be:	3308      	adds	r3, #8
 800e8c0:	9307      	str	r3, [sp, #28]
 800e8c2:	6963      	ldr	r3, [r4, #20]
 800e8c4:	9a04      	ldr	r2, [sp, #16]
 800e8c6:	189b      	adds	r3, r3, r2
 800e8c8:	6163      	str	r3, [r4, #20]
 800e8ca:	e762      	b.n	800e792 <_svfiprintf_r+0x46>
 800e8cc:	4343      	muls	r3, r0
 800e8ce:	0035      	movs	r5, r6
 800e8d0:	2101      	movs	r1, #1
 800e8d2:	189b      	adds	r3, r3, r2
 800e8d4:	e7a4      	b.n	800e820 <_svfiprintf_r+0xd4>
 800e8d6:	2300      	movs	r3, #0
 800e8d8:	200a      	movs	r0, #10
 800e8da:	0019      	movs	r1, r3
 800e8dc:	3501      	adds	r5, #1
 800e8de:	6063      	str	r3, [r4, #4]
 800e8e0:	782a      	ldrb	r2, [r5, #0]
 800e8e2:	1c6e      	adds	r6, r5, #1
 800e8e4:	3a30      	subs	r2, #48	@ 0x30
 800e8e6:	2a09      	cmp	r2, #9
 800e8e8:	d903      	bls.n	800e8f2 <_svfiprintf_r+0x1a6>
 800e8ea:	2b00      	cmp	r3, #0
 800e8ec:	d0c8      	beq.n	800e880 <_svfiprintf_r+0x134>
 800e8ee:	9109      	str	r1, [sp, #36]	@ 0x24
 800e8f0:	e7c6      	b.n	800e880 <_svfiprintf_r+0x134>
 800e8f2:	4341      	muls	r1, r0
 800e8f4:	0035      	movs	r5, r6
 800e8f6:	2301      	movs	r3, #1
 800e8f8:	1889      	adds	r1, r1, r2
 800e8fa:	e7f1      	b.n	800e8e0 <_svfiprintf_r+0x194>
 800e8fc:	aa07      	add	r2, sp, #28
 800e8fe:	9200      	str	r2, [sp, #0]
 800e900:	0021      	movs	r1, r4
 800e902:	003a      	movs	r2, r7
 800e904:	4b0f      	ldr	r3, [pc, #60]	@ (800e944 <_svfiprintf_r+0x1f8>)
 800e906:	9803      	ldr	r0, [sp, #12]
 800e908:	e000      	b.n	800e90c <_svfiprintf_r+0x1c0>
 800e90a:	bf00      	nop
 800e90c:	9004      	str	r0, [sp, #16]
 800e90e:	9b04      	ldr	r3, [sp, #16]
 800e910:	3301      	adds	r3, #1
 800e912:	d1d6      	bne.n	800e8c2 <_svfiprintf_r+0x176>
 800e914:	89bb      	ldrh	r3, [r7, #12]
 800e916:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800e918:	065b      	lsls	r3, r3, #25
 800e91a:	d500      	bpl.n	800e91e <_svfiprintf_r+0x1d2>
 800e91c:	e72c      	b.n	800e778 <_svfiprintf_r+0x2c>
 800e91e:	b021      	add	sp, #132	@ 0x84
 800e920:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e922:	aa07      	add	r2, sp, #28
 800e924:	9200      	str	r2, [sp, #0]
 800e926:	0021      	movs	r1, r4
 800e928:	003a      	movs	r2, r7
 800e92a:	4b06      	ldr	r3, [pc, #24]	@ (800e944 <_svfiprintf_r+0x1f8>)
 800e92c:	9803      	ldr	r0, [sp, #12]
 800e92e:	f000 f9bf 	bl	800ecb0 <_printf_i>
 800e932:	e7eb      	b.n	800e90c <_svfiprintf_r+0x1c0>
 800e934:	080107a8 	.word	0x080107a8
 800e938:	080107ae 	.word	0x080107ae
 800e93c:	080107b2 	.word	0x080107b2
 800e940:	00000000 	.word	0x00000000
 800e944:	0800e68d 	.word	0x0800e68d

0800e948 <__sfputc_r>:
 800e948:	6893      	ldr	r3, [r2, #8]
 800e94a:	b510      	push	{r4, lr}
 800e94c:	3b01      	subs	r3, #1
 800e94e:	6093      	str	r3, [r2, #8]
 800e950:	2b00      	cmp	r3, #0
 800e952:	da04      	bge.n	800e95e <__sfputc_r+0x16>
 800e954:	6994      	ldr	r4, [r2, #24]
 800e956:	42a3      	cmp	r3, r4
 800e958:	db07      	blt.n	800e96a <__sfputc_r+0x22>
 800e95a:	290a      	cmp	r1, #10
 800e95c:	d005      	beq.n	800e96a <__sfputc_r+0x22>
 800e95e:	6813      	ldr	r3, [r2, #0]
 800e960:	1c58      	adds	r0, r3, #1
 800e962:	6010      	str	r0, [r2, #0]
 800e964:	7019      	strb	r1, [r3, #0]
 800e966:	0008      	movs	r0, r1
 800e968:	bd10      	pop	{r4, pc}
 800e96a:	f000 fb60 	bl	800f02e <__swbuf_r>
 800e96e:	0001      	movs	r1, r0
 800e970:	e7f9      	b.n	800e966 <__sfputc_r+0x1e>

0800e972 <__sfputs_r>:
 800e972:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e974:	0006      	movs	r6, r0
 800e976:	000f      	movs	r7, r1
 800e978:	0014      	movs	r4, r2
 800e97a:	18d5      	adds	r5, r2, r3
 800e97c:	42ac      	cmp	r4, r5
 800e97e:	d101      	bne.n	800e984 <__sfputs_r+0x12>
 800e980:	2000      	movs	r0, #0
 800e982:	e007      	b.n	800e994 <__sfputs_r+0x22>
 800e984:	7821      	ldrb	r1, [r4, #0]
 800e986:	003a      	movs	r2, r7
 800e988:	0030      	movs	r0, r6
 800e98a:	f7ff ffdd 	bl	800e948 <__sfputc_r>
 800e98e:	3401      	adds	r4, #1
 800e990:	1c43      	adds	r3, r0, #1
 800e992:	d1f3      	bne.n	800e97c <__sfputs_r+0xa>
 800e994:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800e998 <_vfiprintf_r>:
 800e998:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e99a:	b0a1      	sub	sp, #132	@ 0x84
 800e99c:	000f      	movs	r7, r1
 800e99e:	0015      	movs	r5, r2
 800e9a0:	001e      	movs	r6, r3
 800e9a2:	9003      	str	r0, [sp, #12]
 800e9a4:	2800      	cmp	r0, #0
 800e9a6:	d004      	beq.n	800e9b2 <_vfiprintf_r+0x1a>
 800e9a8:	6a03      	ldr	r3, [r0, #32]
 800e9aa:	2b00      	cmp	r3, #0
 800e9ac:	d101      	bne.n	800e9b2 <_vfiprintf_r+0x1a>
 800e9ae:	f7fe fbe9 	bl	800d184 <__sinit>
 800e9b2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e9b4:	07db      	lsls	r3, r3, #31
 800e9b6:	d405      	bmi.n	800e9c4 <_vfiprintf_r+0x2c>
 800e9b8:	89bb      	ldrh	r3, [r7, #12]
 800e9ba:	059b      	lsls	r3, r3, #22
 800e9bc:	d402      	bmi.n	800e9c4 <_vfiprintf_r+0x2c>
 800e9be:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800e9c0:	f7fe fd13 	bl	800d3ea <__retarget_lock_acquire_recursive>
 800e9c4:	89bb      	ldrh	r3, [r7, #12]
 800e9c6:	071b      	lsls	r3, r3, #28
 800e9c8:	d502      	bpl.n	800e9d0 <_vfiprintf_r+0x38>
 800e9ca:	693b      	ldr	r3, [r7, #16]
 800e9cc:	2b00      	cmp	r3, #0
 800e9ce:	d113      	bne.n	800e9f8 <_vfiprintf_r+0x60>
 800e9d0:	0039      	movs	r1, r7
 800e9d2:	9803      	ldr	r0, [sp, #12]
 800e9d4:	f000 fb6e 	bl	800f0b4 <__swsetup_r>
 800e9d8:	2800      	cmp	r0, #0
 800e9da:	d00d      	beq.n	800e9f8 <_vfiprintf_r+0x60>
 800e9dc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e9de:	07db      	lsls	r3, r3, #31
 800e9e0:	d503      	bpl.n	800e9ea <_vfiprintf_r+0x52>
 800e9e2:	2001      	movs	r0, #1
 800e9e4:	4240      	negs	r0, r0
 800e9e6:	b021      	add	sp, #132	@ 0x84
 800e9e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e9ea:	89bb      	ldrh	r3, [r7, #12]
 800e9ec:	059b      	lsls	r3, r3, #22
 800e9ee:	d4f8      	bmi.n	800e9e2 <_vfiprintf_r+0x4a>
 800e9f0:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800e9f2:	f7fe fcfb 	bl	800d3ec <__retarget_lock_release_recursive>
 800e9f6:	e7f4      	b.n	800e9e2 <_vfiprintf_r+0x4a>
 800e9f8:	2300      	movs	r3, #0
 800e9fa:	ac08      	add	r4, sp, #32
 800e9fc:	6163      	str	r3, [r4, #20]
 800e9fe:	3320      	adds	r3, #32
 800ea00:	7663      	strb	r3, [r4, #25]
 800ea02:	3310      	adds	r3, #16
 800ea04:	76a3      	strb	r3, [r4, #26]
 800ea06:	9607      	str	r6, [sp, #28]
 800ea08:	002e      	movs	r6, r5
 800ea0a:	7833      	ldrb	r3, [r6, #0]
 800ea0c:	2b00      	cmp	r3, #0
 800ea0e:	d001      	beq.n	800ea14 <_vfiprintf_r+0x7c>
 800ea10:	2b25      	cmp	r3, #37	@ 0x25
 800ea12:	d148      	bne.n	800eaa6 <_vfiprintf_r+0x10e>
 800ea14:	1b73      	subs	r3, r6, r5
 800ea16:	9305      	str	r3, [sp, #20]
 800ea18:	42ae      	cmp	r6, r5
 800ea1a:	d00b      	beq.n	800ea34 <_vfiprintf_r+0x9c>
 800ea1c:	002a      	movs	r2, r5
 800ea1e:	0039      	movs	r1, r7
 800ea20:	9803      	ldr	r0, [sp, #12]
 800ea22:	f7ff ffa6 	bl	800e972 <__sfputs_r>
 800ea26:	3001      	adds	r0, #1
 800ea28:	d100      	bne.n	800ea2c <_vfiprintf_r+0x94>
 800ea2a:	e0ae      	b.n	800eb8a <_vfiprintf_r+0x1f2>
 800ea2c:	6963      	ldr	r3, [r4, #20]
 800ea2e:	9a05      	ldr	r2, [sp, #20]
 800ea30:	189b      	adds	r3, r3, r2
 800ea32:	6163      	str	r3, [r4, #20]
 800ea34:	7833      	ldrb	r3, [r6, #0]
 800ea36:	2b00      	cmp	r3, #0
 800ea38:	d100      	bne.n	800ea3c <_vfiprintf_r+0xa4>
 800ea3a:	e0a6      	b.n	800eb8a <_vfiprintf_r+0x1f2>
 800ea3c:	2201      	movs	r2, #1
 800ea3e:	2300      	movs	r3, #0
 800ea40:	4252      	negs	r2, r2
 800ea42:	6062      	str	r2, [r4, #4]
 800ea44:	a904      	add	r1, sp, #16
 800ea46:	3254      	adds	r2, #84	@ 0x54
 800ea48:	1852      	adds	r2, r2, r1
 800ea4a:	1c75      	adds	r5, r6, #1
 800ea4c:	6023      	str	r3, [r4, #0]
 800ea4e:	60e3      	str	r3, [r4, #12]
 800ea50:	60a3      	str	r3, [r4, #8]
 800ea52:	7013      	strb	r3, [r2, #0]
 800ea54:	65a3      	str	r3, [r4, #88]	@ 0x58
 800ea56:	4b59      	ldr	r3, [pc, #356]	@ (800ebbc <_vfiprintf_r+0x224>)
 800ea58:	2205      	movs	r2, #5
 800ea5a:	0018      	movs	r0, r3
 800ea5c:	7829      	ldrb	r1, [r5, #0]
 800ea5e:	9305      	str	r3, [sp, #20]
 800ea60:	f000 fbac 	bl	800f1bc <memchr>
 800ea64:	1c6e      	adds	r6, r5, #1
 800ea66:	2800      	cmp	r0, #0
 800ea68:	d11f      	bne.n	800eaaa <_vfiprintf_r+0x112>
 800ea6a:	6822      	ldr	r2, [r4, #0]
 800ea6c:	06d3      	lsls	r3, r2, #27
 800ea6e:	d504      	bpl.n	800ea7a <_vfiprintf_r+0xe2>
 800ea70:	2353      	movs	r3, #83	@ 0x53
 800ea72:	a904      	add	r1, sp, #16
 800ea74:	185b      	adds	r3, r3, r1
 800ea76:	2120      	movs	r1, #32
 800ea78:	7019      	strb	r1, [r3, #0]
 800ea7a:	0713      	lsls	r3, r2, #28
 800ea7c:	d504      	bpl.n	800ea88 <_vfiprintf_r+0xf0>
 800ea7e:	2353      	movs	r3, #83	@ 0x53
 800ea80:	a904      	add	r1, sp, #16
 800ea82:	185b      	adds	r3, r3, r1
 800ea84:	212b      	movs	r1, #43	@ 0x2b
 800ea86:	7019      	strb	r1, [r3, #0]
 800ea88:	782b      	ldrb	r3, [r5, #0]
 800ea8a:	2b2a      	cmp	r3, #42	@ 0x2a
 800ea8c:	d016      	beq.n	800eabc <_vfiprintf_r+0x124>
 800ea8e:	002e      	movs	r6, r5
 800ea90:	2100      	movs	r1, #0
 800ea92:	200a      	movs	r0, #10
 800ea94:	68e3      	ldr	r3, [r4, #12]
 800ea96:	7832      	ldrb	r2, [r6, #0]
 800ea98:	1c75      	adds	r5, r6, #1
 800ea9a:	3a30      	subs	r2, #48	@ 0x30
 800ea9c:	2a09      	cmp	r2, #9
 800ea9e:	d950      	bls.n	800eb42 <_vfiprintf_r+0x1aa>
 800eaa0:	2900      	cmp	r1, #0
 800eaa2:	d111      	bne.n	800eac8 <_vfiprintf_r+0x130>
 800eaa4:	e017      	b.n	800ead6 <_vfiprintf_r+0x13e>
 800eaa6:	3601      	adds	r6, #1
 800eaa8:	e7af      	b.n	800ea0a <_vfiprintf_r+0x72>
 800eaaa:	9b05      	ldr	r3, [sp, #20]
 800eaac:	6822      	ldr	r2, [r4, #0]
 800eaae:	1ac0      	subs	r0, r0, r3
 800eab0:	2301      	movs	r3, #1
 800eab2:	4083      	lsls	r3, r0
 800eab4:	4313      	orrs	r3, r2
 800eab6:	0035      	movs	r5, r6
 800eab8:	6023      	str	r3, [r4, #0]
 800eaba:	e7cc      	b.n	800ea56 <_vfiprintf_r+0xbe>
 800eabc:	9b07      	ldr	r3, [sp, #28]
 800eabe:	1d19      	adds	r1, r3, #4
 800eac0:	681b      	ldr	r3, [r3, #0]
 800eac2:	9107      	str	r1, [sp, #28]
 800eac4:	2b00      	cmp	r3, #0
 800eac6:	db01      	blt.n	800eacc <_vfiprintf_r+0x134>
 800eac8:	930b      	str	r3, [sp, #44]	@ 0x2c
 800eaca:	e004      	b.n	800ead6 <_vfiprintf_r+0x13e>
 800eacc:	425b      	negs	r3, r3
 800eace:	60e3      	str	r3, [r4, #12]
 800ead0:	2302      	movs	r3, #2
 800ead2:	4313      	orrs	r3, r2
 800ead4:	6023      	str	r3, [r4, #0]
 800ead6:	7833      	ldrb	r3, [r6, #0]
 800ead8:	2b2e      	cmp	r3, #46	@ 0x2e
 800eada:	d10c      	bne.n	800eaf6 <_vfiprintf_r+0x15e>
 800eadc:	7873      	ldrb	r3, [r6, #1]
 800eade:	2b2a      	cmp	r3, #42	@ 0x2a
 800eae0:	d134      	bne.n	800eb4c <_vfiprintf_r+0x1b4>
 800eae2:	9b07      	ldr	r3, [sp, #28]
 800eae4:	3602      	adds	r6, #2
 800eae6:	1d1a      	adds	r2, r3, #4
 800eae8:	681b      	ldr	r3, [r3, #0]
 800eaea:	9207      	str	r2, [sp, #28]
 800eaec:	2b00      	cmp	r3, #0
 800eaee:	da01      	bge.n	800eaf4 <_vfiprintf_r+0x15c>
 800eaf0:	2301      	movs	r3, #1
 800eaf2:	425b      	negs	r3, r3
 800eaf4:	9309      	str	r3, [sp, #36]	@ 0x24
 800eaf6:	4d32      	ldr	r5, [pc, #200]	@ (800ebc0 <_vfiprintf_r+0x228>)
 800eaf8:	2203      	movs	r2, #3
 800eafa:	0028      	movs	r0, r5
 800eafc:	7831      	ldrb	r1, [r6, #0]
 800eafe:	f000 fb5d 	bl	800f1bc <memchr>
 800eb02:	2800      	cmp	r0, #0
 800eb04:	d006      	beq.n	800eb14 <_vfiprintf_r+0x17c>
 800eb06:	2340      	movs	r3, #64	@ 0x40
 800eb08:	1b40      	subs	r0, r0, r5
 800eb0a:	4083      	lsls	r3, r0
 800eb0c:	6822      	ldr	r2, [r4, #0]
 800eb0e:	3601      	adds	r6, #1
 800eb10:	4313      	orrs	r3, r2
 800eb12:	6023      	str	r3, [r4, #0]
 800eb14:	7831      	ldrb	r1, [r6, #0]
 800eb16:	2206      	movs	r2, #6
 800eb18:	482a      	ldr	r0, [pc, #168]	@ (800ebc4 <_vfiprintf_r+0x22c>)
 800eb1a:	1c75      	adds	r5, r6, #1
 800eb1c:	7621      	strb	r1, [r4, #24]
 800eb1e:	f000 fb4d 	bl	800f1bc <memchr>
 800eb22:	2800      	cmp	r0, #0
 800eb24:	d040      	beq.n	800eba8 <_vfiprintf_r+0x210>
 800eb26:	4b28      	ldr	r3, [pc, #160]	@ (800ebc8 <_vfiprintf_r+0x230>)
 800eb28:	2b00      	cmp	r3, #0
 800eb2a:	d122      	bne.n	800eb72 <_vfiprintf_r+0x1da>
 800eb2c:	2207      	movs	r2, #7
 800eb2e:	9b07      	ldr	r3, [sp, #28]
 800eb30:	3307      	adds	r3, #7
 800eb32:	4393      	bics	r3, r2
 800eb34:	3308      	adds	r3, #8
 800eb36:	9307      	str	r3, [sp, #28]
 800eb38:	6963      	ldr	r3, [r4, #20]
 800eb3a:	9a04      	ldr	r2, [sp, #16]
 800eb3c:	189b      	adds	r3, r3, r2
 800eb3e:	6163      	str	r3, [r4, #20]
 800eb40:	e762      	b.n	800ea08 <_vfiprintf_r+0x70>
 800eb42:	4343      	muls	r3, r0
 800eb44:	002e      	movs	r6, r5
 800eb46:	2101      	movs	r1, #1
 800eb48:	189b      	adds	r3, r3, r2
 800eb4a:	e7a4      	b.n	800ea96 <_vfiprintf_r+0xfe>
 800eb4c:	2300      	movs	r3, #0
 800eb4e:	200a      	movs	r0, #10
 800eb50:	0019      	movs	r1, r3
 800eb52:	3601      	adds	r6, #1
 800eb54:	6063      	str	r3, [r4, #4]
 800eb56:	7832      	ldrb	r2, [r6, #0]
 800eb58:	1c75      	adds	r5, r6, #1
 800eb5a:	3a30      	subs	r2, #48	@ 0x30
 800eb5c:	2a09      	cmp	r2, #9
 800eb5e:	d903      	bls.n	800eb68 <_vfiprintf_r+0x1d0>
 800eb60:	2b00      	cmp	r3, #0
 800eb62:	d0c8      	beq.n	800eaf6 <_vfiprintf_r+0x15e>
 800eb64:	9109      	str	r1, [sp, #36]	@ 0x24
 800eb66:	e7c6      	b.n	800eaf6 <_vfiprintf_r+0x15e>
 800eb68:	4341      	muls	r1, r0
 800eb6a:	002e      	movs	r6, r5
 800eb6c:	2301      	movs	r3, #1
 800eb6e:	1889      	adds	r1, r1, r2
 800eb70:	e7f1      	b.n	800eb56 <_vfiprintf_r+0x1be>
 800eb72:	aa07      	add	r2, sp, #28
 800eb74:	9200      	str	r2, [sp, #0]
 800eb76:	0021      	movs	r1, r4
 800eb78:	003a      	movs	r2, r7
 800eb7a:	4b14      	ldr	r3, [pc, #80]	@ (800ebcc <_vfiprintf_r+0x234>)
 800eb7c:	9803      	ldr	r0, [sp, #12]
 800eb7e:	e000      	b.n	800eb82 <_vfiprintf_r+0x1ea>
 800eb80:	bf00      	nop
 800eb82:	9004      	str	r0, [sp, #16]
 800eb84:	9b04      	ldr	r3, [sp, #16]
 800eb86:	3301      	adds	r3, #1
 800eb88:	d1d6      	bne.n	800eb38 <_vfiprintf_r+0x1a0>
 800eb8a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800eb8c:	07db      	lsls	r3, r3, #31
 800eb8e:	d405      	bmi.n	800eb9c <_vfiprintf_r+0x204>
 800eb90:	89bb      	ldrh	r3, [r7, #12]
 800eb92:	059b      	lsls	r3, r3, #22
 800eb94:	d402      	bmi.n	800eb9c <_vfiprintf_r+0x204>
 800eb96:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800eb98:	f7fe fc28 	bl	800d3ec <__retarget_lock_release_recursive>
 800eb9c:	89bb      	ldrh	r3, [r7, #12]
 800eb9e:	065b      	lsls	r3, r3, #25
 800eba0:	d500      	bpl.n	800eba4 <_vfiprintf_r+0x20c>
 800eba2:	e71e      	b.n	800e9e2 <_vfiprintf_r+0x4a>
 800eba4:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800eba6:	e71e      	b.n	800e9e6 <_vfiprintf_r+0x4e>
 800eba8:	aa07      	add	r2, sp, #28
 800ebaa:	9200      	str	r2, [sp, #0]
 800ebac:	0021      	movs	r1, r4
 800ebae:	003a      	movs	r2, r7
 800ebb0:	4b06      	ldr	r3, [pc, #24]	@ (800ebcc <_vfiprintf_r+0x234>)
 800ebb2:	9803      	ldr	r0, [sp, #12]
 800ebb4:	f000 f87c 	bl	800ecb0 <_printf_i>
 800ebb8:	e7e3      	b.n	800eb82 <_vfiprintf_r+0x1ea>
 800ebba:	46c0      	nop			@ (mov r8, r8)
 800ebbc:	080107a8 	.word	0x080107a8
 800ebc0:	080107ae 	.word	0x080107ae
 800ebc4:	080107b2 	.word	0x080107b2
 800ebc8:	00000000 	.word	0x00000000
 800ebcc:	0800e973 	.word	0x0800e973

0800ebd0 <_printf_common>:
 800ebd0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ebd2:	0016      	movs	r6, r2
 800ebd4:	9301      	str	r3, [sp, #4]
 800ebd6:	688a      	ldr	r2, [r1, #8]
 800ebd8:	690b      	ldr	r3, [r1, #16]
 800ebda:	000c      	movs	r4, r1
 800ebdc:	9000      	str	r0, [sp, #0]
 800ebde:	4293      	cmp	r3, r2
 800ebe0:	da00      	bge.n	800ebe4 <_printf_common+0x14>
 800ebe2:	0013      	movs	r3, r2
 800ebe4:	0022      	movs	r2, r4
 800ebe6:	6033      	str	r3, [r6, #0]
 800ebe8:	3243      	adds	r2, #67	@ 0x43
 800ebea:	7812      	ldrb	r2, [r2, #0]
 800ebec:	2a00      	cmp	r2, #0
 800ebee:	d001      	beq.n	800ebf4 <_printf_common+0x24>
 800ebf0:	3301      	adds	r3, #1
 800ebf2:	6033      	str	r3, [r6, #0]
 800ebf4:	6823      	ldr	r3, [r4, #0]
 800ebf6:	069b      	lsls	r3, r3, #26
 800ebf8:	d502      	bpl.n	800ec00 <_printf_common+0x30>
 800ebfa:	6833      	ldr	r3, [r6, #0]
 800ebfc:	3302      	adds	r3, #2
 800ebfe:	6033      	str	r3, [r6, #0]
 800ec00:	6822      	ldr	r2, [r4, #0]
 800ec02:	2306      	movs	r3, #6
 800ec04:	0015      	movs	r5, r2
 800ec06:	401d      	ands	r5, r3
 800ec08:	421a      	tst	r2, r3
 800ec0a:	d027      	beq.n	800ec5c <_printf_common+0x8c>
 800ec0c:	0023      	movs	r3, r4
 800ec0e:	3343      	adds	r3, #67	@ 0x43
 800ec10:	781b      	ldrb	r3, [r3, #0]
 800ec12:	1e5a      	subs	r2, r3, #1
 800ec14:	4193      	sbcs	r3, r2
 800ec16:	6822      	ldr	r2, [r4, #0]
 800ec18:	0692      	lsls	r2, r2, #26
 800ec1a:	d430      	bmi.n	800ec7e <_printf_common+0xae>
 800ec1c:	0022      	movs	r2, r4
 800ec1e:	9901      	ldr	r1, [sp, #4]
 800ec20:	9800      	ldr	r0, [sp, #0]
 800ec22:	9d08      	ldr	r5, [sp, #32]
 800ec24:	3243      	adds	r2, #67	@ 0x43
 800ec26:	47a8      	blx	r5
 800ec28:	3001      	adds	r0, #1
 800ec2a:	d025      	beq.n	800ec78 <_printf_common+0xa8>
 800ec2c:	2206      	movs	r2, #6
 800ec2e:	6823      	ldr	r3, [r4, #0]
 800ec30:	2500      	movs	r5, #0
 800ec32:	4013      	ands	r3, r2
 800ec34:	2b04      	cmp	r3, #4
 800ec36:	d105      	bne.n	800ec44 <_printf_common+0x74>
 800ec38:	6833      	ldr	r3, [r6, #0]
 800ec3a:	68e5      	ldr	r5, [r4, #12]
 800ec3c:	1aed      	subs	r5, r5, r3
 800ec3e:	43eb      	mvns	r3, r5
 800ec40:	17db      	asrs	r3, r3, #31
 800ec42:	401d      	ands	r5, r3
 800ec44:	68a3      	ldr	r3, [r4, #8]
 800ec46:	6922      	ldr	r2, [r4, #16]
 800ec48:	4293      	cmp	r3, r2
 800ec4a:	dd01      	ble.n	800ec50 <_printf_common+0x80>
 800ec4c:	1a9b      	subs	r3, r3, r2
 800ec4e:	18ed      	adds	r5, r5, r3
 800ec50:	2600      	movs	r6, #0
 800ec52:	42b5      	cmp	r5, r6
 800ec54:	d120      	bne.n	800ec98 <_printf_common+0xc8>
 800ec56:	2000      	movs	r0, #0
 800ec58:	e010      	b.n	800ec7c <_printf_common+0xac>
 800ec5a:	3501      	adds	r5, #1
 800ec5c:	68e3      	ldr	r3, [r4, #12]
 800ec5e:	6832      	ldr	r2, [r6, #0]
 800ec60:	1a9b      	subs	r3, r3, r2
 800ec62:	42ab      	cmp	r3, r5
 800ec64:	ddd2      	ble.n	800ec0c <_printf_common+0x3c>
 800ec66:	0022      	movs	r2, r4
 800ec68:	2301      	movs	r3, #1
 800ec6a:	9901      	ldr	r1, [sp, #4]
 800ec6c:	9800      	ldr	r0, [sp, #0]
 800ec6e:	9f08      	ldr	r7, [sp, #32]
 800ec70:	3219      	adds	r2, #25
 800ec72:	47b8      	blx	r7
 800ec74:	3001      	adds	r0, #1
 800ec76:	d1f0      	bne.n	800ec5a <_printf_common+0x8a>
 800ec78:	2001      	movs	r0, #1
 800ec7a:	4240      	negs	r0, r0
 800ec7c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800ec7e:	2030      	movs	r0, #48	@ 0x30
 800ec80:	18e1      	adds	r1, r4, r3
 800ec82:	3143      	adds	r1, #67	@ 0x43
 800ec84:	7008      	strb	r0, [r1, #0]
 800ec86:	0021      	movs	r1, r4
 800ec88:	1c5a      	adds	r2, r3, #1
 800ec8a:	3145      	adds	r1, #69	@ 0x45
 800ec8c:	7809      	ldrb	r1, [r1, #0]
 800ec8e:	18a2      	adds	r2, r4, r2
 800ec90:	3243      	adds	r2, #67	@ 0x43
 800ec92:	3302      	adds	r3, #2
 800ec94:	7011      	strb	r1, [r2, #0]
 800ec96:	e7c1      	b.n	800ec1c <_printf_common+0x4c>
 800ec98:	0022      	movs	r2, r4
 800ec9a:	2301      	movs	r3, #1
 800ec9c:	9901      	ldr	r1, [sp, #4]
 800ec9e:	9800      	ldr	r0, [sp, #0]
 800eca0:	9f08      	ldr	r7, [sp, #32]
 800eca2:	321a      	adds	r2, #26
 800eca4:	47b8      	blx	r7
 800eca6:	3001      	adds	r0, #1
 800eca8:	d0e6      	beq.n	800ec78 <_printf_common+0xa8>
 800ecaa:	3601      	adds	r6, #1
 800ecac:	e7d1      	b.n	800ec52 <_printf_common+0x82>
	...

0800ecb0 <_printf_i>:
 800ecb0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ecb2:	b08b      	sub	sp, #44	@ 0x2c
 800ecb4:	9206      	str	r2, [sp, #24]
 800ecb6:	000a      	movs	r2, r1
 800ecb8:	3243      	adds	r2, #67	@ 0x43
 800ecba:	9307      	str	r3, [sp, #28]
 800ecbc:	9005      	str	r0, [sp, #20]
 800ecbe:	9203      	str	r2, [sp, #12]
 800ecc0:	7e0a      	ldrb	r2, [r1, #24]
 800ecc2:	000c      	movs	r4, r1
 800ecc4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800ecc6:	2a78      	cmp	r2, #120	@ 0x78
 800ecc8:	d809      	bhi.n	800ecde <_printf_i+0x2e>
 800ecca:	2a62      	cmp	r2, #98	@ 0x62
 800eccc:	d80b      	bhi.n	800ece6 <_printf_i+0x36>
 800ecce:	2a00      	cmp	r2, #0
 800ecd0:	d100      	bne.n	800ecd4 <_printf_i+0x24>
 800ecd2:	e0bc      	b.n	800ee4e <_printf_i+0x19e>
 800ecd4:	497b      	ldr	r1, [pc, #492]	@ (800eec4 <_printf_i+0x214>)
 800ecd6:	9104      	str	r1, [sp, #16]
 800ecd8:	2a58      	cmp	r2, #88	@ 0x58
 800ecda:	d100      	bne.n	800ecde <_printf_i+0x2e>
 800ecdc:	e090      	b.n	800ee00 <_printf_i+0x150>
 800ecde:	0025      	movs	r5, r4
 800ece0:	3542      	adds	r5, #66	@ 0x42
 800ece2:	702a      	strb	r2, [r5, #0]
 800ece4:	e022      	b.n	800ed2c <_printf_i+0x7c>
 800ece6:	0010      	movs	r0, r2
 800ece8:	3863      	subs	r0, #99	@ 0x63
 800ecea:	2815      	cmp	r0, #21
 800ecec:	d8f7      	bhi.n	800ecde <_printf_i+0x2e>
 800ecee:	f7f1 fa25 	bl	800013c <__gnu_thumb1_case_shi>
 800ecf2:	0016      	.short	0x0016
 800ecf4:	fff6001f 	.word	0xfff6001f
 800ecf8:	fff6fff6 	.word	0xfff6fff6
 800ecfc:	001ffff6 	.word	0x001ffff6
 800ed00:	fff6fff6 	.word	0xfff6fff6
 800ed04:	fff6fff6 	.word	0xfff6fff6
 800ed08:	003600a1 	.word	0x003600a1
 800ed0c:	fff60080 	.word	0xfff60080
 800ed10:	00b2fff6 	.word	0x00b2fff6
 800ed14:	0036fff6 	.word	0x0036fff6
 800ed18:	fff6fff6 	.word	0xfff6fff6
 800ed1c:	0084      	.short	0x0084
 800ed1e:	0025      	movs	r5, r4
 800ed20:	681a      	ldr	r2, [r3, #0]
 800ed22:	3542      	adds	r5, #66	@ 0x42
 800ed24:	1d11      	adds	r1, r2, #4
 800ed26:	6019      	str	r1, [r3, #0]
 800ed28:	6813      	ldr	r3, [r2, #0]
 800ed2a:	702b      	strb	r3, [r5, #0]
 800ed2c:	2301      	movs	r3, #1
 800ed2e:	e0a0      	b.n	800ee72 <_printf_i+0x1c2>
 800ed30:	6818      	ldr	r0, [r3, #0]
 800ed32:	6809      	ldr	r1, [r1, #0]
 800ed34:	1d02      	adds	r2, r0, #4
 800ed36:	060d      	lsls	r5, r1, #24
 800ed38:	d50b      	bpl.n	800ed52 <_printf_i+0xa2>
 800ed3a:	6806      	ldr	r6, [r0, #0]
 800ed3c:	601a      	str	r2, [r3, #0]
 800ed3e:	2e00      	cmp	r6, #0
 800ed40:	da03      	bge.n	800ed4a <_printf_i+0x9a>
 800ed42:	232d      	movs	r3, #45	@ 0x2d
 800ed44:	9a03      	ldr	r2, [sp, #12]
 800ed46:	4276      	negs	r6, r6
 800ed48:	7013      	strb	r3, [r2, #0]
 800ed4a:	4b5e      	ldr	r3, [pc, #376]	@ (800eec4 <_printf_i+0x214>)
 800ed4c:	270a      	movs	r7, #10
 800ed4e:	9304      	str	r3, [sp, #16]
 800ed50:	e018      	b.n	800ed84 <_printf_i+0xd4>
 800ed52:	6806      	ldr	r6, [r0, #0]
 800ed54:	601a      	str	r2, [r3, #0]
 800ed56:	0649      	lsls	r1, r1, #25
 800ed58:	d5f1      	bpl.n	800ed3e <_printf_i+0x8e>
 800ed5a:	b236      	sxth	r6, r6
 800ed5c:	e7ef      	b.n	800ed3e <_printf_i+0x8e>
 800ed5e:	6808      	ldr	r0, [r1, #0]
 800ed60:	6819      	ldr	r1, [r3, #0]
 800ed62:	c940      	ldmia	r1!, {r6}
 800ed64:	0605      	lsls	r5, r0, #24
 800ed66:	d402      	bmi.n	800ed6e <_printf_i+0xbe>
 800ed68:	0640      	lsls	r0, r0, #25
 800ed6a:	d500      	bpl.n	800ed6e <_printf_i+0xbe>
 800ed6c:	b2b6      	uxth	r6, r6
 800ed6e:	6019      	str	r1, [r3, #0]
 800ed70:	4b54      	ldr	r3, [pc, #336]	@ (800eec4 <_printf_i+0x214>)
 800ed72:	270a      	movs	r7, #10
 800ed74:	9304      	str	r3, [sp, #16]
 800ed76:	2a6f      	cmp	r2, #111	@ 0x6f
 800ed78:	d100      	bne.n	800ed7c <_printf_i+0xcc>
 800ed7a:	3f02      	subs	r7, #2
 800ed7c:	0023      	movs	r3, r4
 800ed7e:	2200      	movs	r2, #0
 800ed80:	3343      	adds	r3, #67	@ 0x43
 800ed82:	701a      	strb	r2, [r3, #0]
 800ed84:	6863      	ldr	r3, [r4, #4]
 800ed86:	60a3      	str	r3, [r4, #8]
 800ed88:	2b00      	cmp	r3, #0
 800ed8a:	db03      	blt.n	800ed94 <_printf_i+0xe4>
 800ed8c:	2104      	movs	r1, #4
 800ed8e:	6822      	ldr	r2, [r4, #0]
 800ed90:	438a      	bics	r2, r1
 800ed92:	6022      	str	r2, [r4, #0]
 800ed94:	2e00      	cmp	r6, #0
 800ed96:	d102      	bne.n	800ed9e <_printf_i+0xee>
 800ed98:	9d03      	ldr	r5, [sp, #12]
 800ed9a:	2b00      	cmp	r3, #0
 800ed9c:	d00c      	beq.n	800edb8 <_printf_i+0x108>
 800ed9e:	9d03      	ldr	r5, [sp, #12]
 800eda0:	0030      	movs	r0, r6
 800eda2:	0039      	movs	r1, r7
 800eda4:	f7f1 fa5a 	bl	800025c <__aeabi_uidivmod>
 800eda8:	9b04      	ldr	r3, [sp, #16]
 800edaa:	3d01      	subs	r5, #1
 800edac:	5c5b      	ldrb	r3, [r3, r1]
 800edae:	702b      	strb	r3, [r5, #0]
 800edb0:	0033      	movs	r3, r6
 800edb2:	0006      	movs	r6, r0
 800edb4:	429f      	cmp	r7, r3
 800edb6:	d9f3      	bls.n	800eda0 <_printf_i+0xf0>
 800edb8:	2f08      	cmp	r7, #8
 800edba:	d109      	bne.n	800edd0 <_printf_i+0x120>
 800edbc:	6823      	ldr	r3, [r4, #0]
 800edbe:	07db      	lsls	r3, r3, #31
 800edc0:	d506      	bpl.n	800edd0 <_printf_i+0x120>
 800edc2:	6862      	ldr	r2, [r4, #4]
 800edc4:	6923      	ldr	r3, [r4, #16]
 800edc6:	429a      	cmp	r2, r3
 800edc8:	dc02      	bgt.n	800edd0 <_printf_i+0x120>
 800edca:	2330      	movs	r3, #48	@ 0x30
 800edcc:	3d01      	subs	r5, #1
 800edce:	702b      	strb	r3, [r5, #0]
 800edd0:	9b03      	ldr	r3, [sp, #12]
 800edd2:	1b5b      	subs	r3, r3, r5
 800edd4:	6123      	str	r3, [r4, #16]
 800edd6:	9b07      	ldr	r3, [sp, #28]
 800edd8:	0021      	movs	r1, r4
 800edda:	9300      	str	r3, [sp, #0]
 800eddc:	9805      	ldr	r0, [sp, #20]
 800edde:	9b06      	ldr	r3, [sp, #24]
 800ede0:	aa09      	add	r2, sp, #36	@ 0x24
 800ede2:	f7ff fef5 	bl	800ebd0 <_printf_common>
 800ede6:	3001      	adds	r0, #1
 800ede8:	d148      	bne.n	800ee7c <_printf_i+0x1cc>
 800edea:	2001      	movs	r0, #1
 800edec:	4240      	negs	r0, r0
 800edee:	b00b      	add	sp, #44	@ 0x2c
 800edf0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800edf2:	2220      	movs	r2, #32
 800edf4:	6809      	ldr	r1, [r1, #0]
 800edf6:	430a      	orrs	r2, r1
 800edf8:	6022      	str	r2, [r4, #0]
 800edfa:	2278      	movs	r2, #120	@ 0x78
 800edfc:	4932      	ldr	r1, [pc, #200]	@ (800eec8 <_printf_i+0x218>)
 800edfe:	9104      	str	r1, [sp, #16]
 800ee00:	0021      	movs	r1, r4
 800ee02:	3145      	adds	r1, #69	@ 0x45
 800ee04:	700a      	strb	r2, [r1, #0]
 800ee06:	6819      	ldr	r1, [r3, #0]
 800ee08:	6822      	ldr	r2, [r4, #0]
 800ee0a:	c940      	ldmia	r1!, {r6}
 800ee0c:	0610      	lsls	r0, r2, #24
 800ee0e:	d402      	bmi.n	800ee16 <_printf_i+0x166>
 800ee10:	0650      	lsls	r0, r2, #25
 800ee12:	d500      	bpl.n	800ee16 <_printf_i+0x166>
 800ee14:	b2b6      	uxth	r6, r6
 800ee16:	6019      	str	r1, [r3, #0]
 800ee18:	07d3      	lsls	r3, r2, #31
 800ee1a:	d502      	bpl.n	800ee22 <_printf_i+0x172>
 800ee1c:	2320      	movs	r3, #32
 800ee1e:	4313      	orrs	r3, r2
 800ee20:	6023      	str	r3, [r4, #0]
 800ee22:	2e00      	cmp	r6, #0
 800ee24:	d001      	beq.n	800ee2a <_printf_i+0x17a>
 800ee26:	2710      	movs	r7, #16
 800ee28:	e7a8      	b.n	800ed7c <_printf_i+0xcc>
 800ee2a:	2220      	movs	r2, #32
 800ee2c:	6823      	ldr	r3, [r4, #0]
 800ee2e:	4393      	bics	r3, r2
 800ee30:	6023      	str	r3, [r4, #0]
 800ee32:	e7f8      	b.n	800ee26 <_printf_i+0x176>
 800ee34:	681a      	ldr	r2, [r3, #0]
 800ee36:	680d      	ldr	r5, [r1, #0]
 800ee38:	1d10      	adds	r0, r2, #4
 800ee3a:	6949      	ldr	r1, [r1, #20]
 800ee3c:	6018      	str	r0, [r3, #0]
 800ee3e:	6813      	ldr	r3, [r2, #0]
 800ee40:	062e      	lsls	r6, r5, #24
 800ee42:	d501      	bpl.n	800ee48 <_printf_i+0x198>
 800ee44:	6019      	str	r1, [r3, #0]
 800ee46:	e002      	b.n	800ee4e <_printf_i+0x19e>
 800ee48:	066d      	lsls	r5, r5, #25
 800ee4a:	d5fb      	bpl.n	800ee44 <_printf_i+0x194>
 800ee4c:	8019      	strh	r1, [r3, #0]
 800ee4e:	2300      	movs	r3, #0
 800ee50:	9d03      	ldr	r5, [sp, #12]
 800ee52:	6123      	str	r3, [r4, #16]
 800ee54:	e7bf      	b.n	800edd6 <_printf_i+0x126>
 800ee56:	681a      	ldr	r2, [r3, #0]
 800ee58:	1d11      	adds	r1, r2, #4
 800ee5a:	6019      	str	r1, [r3, #0]
 800ee5c:	6815      	ldr	r5, [r2, #0]
 800ee5e:	2100      	movs	r1, #0
 800ee60:	0028      	movs	r0, r5
 800ee62:	6862      	ldr	r2, [r4, #4]
 800ee64:	f000 f9aa 	bl	800f1bc <memchr>
 800ee68:	2800      	cmp	r0, #0
 800ee6a:	d001      	beq.n	800ee70 <_printf_i+0x1c0>
 800ee6c:	1b40      	subs	r0, r0, r5
 800ee6e:	6060      	str	r0, [r4, #4]
 800ee70:	6863      	ldr	r3, [r4, #4]
 800ee72:	6123      	str	r3, [r4, #16]
 800ee74:	2300      	movs	r3, #0
 800ee76:	9a03      	ldr	r2, [sp, #12]
 800ee78:	7013      	strb	r3, [r2, #0]
 800ee7a:	e7ac      	b.n	800edd6 <_printf_i+0x126>
 800ee7c:	002a      	movs	r2, r5
 800ee7e:	6923      	ldr	r3, [r4, #16]
 800ee80:	9906      	ldr	r1, [sp, #24]
 800ee82:	9805      	ldr	r0, [sp, #20]
 800ee84:	9d07      	ldr	r5, [sp, #28]
 800ee86:	47a8      	blx	r5
 800ee88:	3001      	adds	r0, #1
 800ee8a:	d0ae      	beq.n	800edea <_printf_i+0x13a>
 800ee8c:	6823      	ldr	r3, [r4, #0]
 800ee8e:	079b      	lsls	r3, r3, #30
 800ee90:	d415      	bmi.n	800eebe <_printf_i+0x20e>
 800ee92:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ee94:	68e0      	ldr	r0, [r4, #12]
 800ee96:	4298      	cmp	r0, r3
 800ee98:	daa9      	bge.n	800edee <_printf_i+0x13e>
 800ee9a:	0018      	movs	r0, r3
 800ee9c:	e7a7      	b.n	800edee <_printf_i+0x13e>
 800ee9e:	0022      	movs	r2, r4
 800eea0:	2301      	movs	r3, #1
 800eea2:	9906      	ldr	r1, [sp, #24]
 800eea4:	9805      	ldr	r0, [sp, #20]
 800eea6:	9e07      	ldr	r6, [sp, #28]
 800eea8:	3219      	adds	r2, #25
 800eeaa:	47b0      	blx	r6
 800eeac:	3001      	adds	r0, #1
 800eeae:	d09c      	beq.n	800edea <_printf_i+0x13a>
 800eeb0:	3501      	adds	r5, #1
 800eeb2:	68e3      	ldr	r3, [r4, #12]
 800eeb4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800eeb6:	1a9b      	subs	r3, r3, r2
 800eeb8:	42ab      	cmp	r3, r5
 800eeba:	dcf0      	bgt.n	800ee9e <_printf_i+0x1ee>
 800eebc:	e7e9      	b.n	800ee92 <_printf_i+0x1e2>
 800eebe:	2500      	movs	r5, #0
 800eec0:	e7f7      	b.n	800eeb2 <_printf_i+0x202>
 800eec2:	46c0      	nop			@ (mov r8, r8)
 800eec4:	080107b9 	.word	0x080107b9
 800eec8:	080107ca 	.word	0x080107ca

0800eecc <__sflush_r>:
 800eecc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800eece:	220c      	movs	r2, #12
 800eed0:	5e8b      	ldrsh	r3, [r1, r2]
 800eed2:	0005      	movs	r5, r0
 800eed4:	000c      	movs	r4, r1
 800eed6:	071a      	lsls	r2, r3, #28
 800eed8:	d456      	bmi.n	800ef88 <__sflush_r+0xbc>
 800eeda:	684a      	ldr	r2, [r1, #4]
 800eedc:	2a00      	cmp	r2, #0
 800eede:	dc02      	bgt.n	800eee6 <__sflush_r+0x1a>
 800eee0:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 800eee2:	2a00      	cmp	r2, #0
 800eee4:	dd4e      	ble.n	800ef84 <__sflush_r+0xb8>
 800eee6:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 800eee8:	2f00      	cmp	r7, #0
 800eeea:	d04b      	beq.n	800ef84 <__sflush_r+0xb8>
 800eeec:	2200      	movs	r2, #0
 800eeee:	2080      	movs	r0, #128	@ 0x80
 800eef0:	682e      	ldr	r6, [r5, #0]
 800eef2:	602a      	str	r2, [r5, #0]
 800eef4:	001a      	movs	r2, r3
 800eef6:	0140      	lsls	r0, r0, #5
 800eef8:	6a21      	ldr	r1, [r4, #32]
 800eefa:	4002      	ands	r2, r0
 800eefc:	4203      	tst	r3, r0
 800eefe:	d033      	beq.n	800ef68 <__sflush_r+0x9c>
 800ef00:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800ef02:	89a3      	ldrh	r3, [r4, #12]
 800ef04:	075b      	lsls	r3, r3, #29
 800ef06:	d506      	bpl.n	800ef16 <__sflush_r+0x4a>
 800ef08:	6863      	ldr	r3, [r4, #4]
 800ef0a:	1ad2      	subs	r2, r2, r3
 800ef0c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800ef0e:	2b00      	cmp	r3, #0
 800ef10:	d001      	beq.n	800ef16 <__sflush_r+0x4a>
 800ef12:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800ef14:	1ad2      	subs	r2, r2, r3
 800ef16:	2300      	movs	r3, #0
 800ef18:	0028      	movs	r0, r5
 800ef1a:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 800ef1c:	6a21      	ldr	r1, [r4, #32]
 800ef1e:	47b8      	blx	r7
 800ef20:	89a2      	ldrh	r2, [r4, #12]
 800ef22:	1c43      	adds	r3, r0, #1
 800ef24:	d106      	bne.n	800ef34 <__sflush_r+0x68>
 800ef26:	6829      	ldr	r1, [r5, #0]
 800ef28:	291d      	cmp	r1, #29
 800ef2a:	d846      	bhi.n	800efba <__sflush_r+0xee>
 800ef2c:	4b29      	ldr	r3, [pc, #164]	@ (800efd4 <__sflush_r+0x108>)
 800ef2e:	410b      	asrs	r3, r1
 800ef30:	07db      	lsls	r3, r3, #31
 800ef32:	d442      	bmi.n	800efba <__sflush_r+0xee>
 800ef34:	2300      	movs	r3, #0
 800ef36:	6063      	str	r3, [r4, #4]
 800ef38:	6923      	ldr	r3, [r4, #16]
 800ef3a:	6023      	str	r3, [r4, #0]
 800ef3c:	04d2      	lsls	r2, r2, #19
 800ef3e:	d505      	bpl.n	800ef4c <__sflush_r+0x80>
 800ef40:	1c43      	adds	r3, r0, #1
 800ef42:	d102      	bne.n	800ef4a <__sflush_r+0x7e>
 800ef44:	682b      	ldr	r3, [r5, #0]
 800ef46:	2b00      	cmp	r3, #0
 800ef48:	d100      	bne.n	800ef4c <__sflush_r+0x80>
 800ef4a:	6560      	str	r0, [r4, #84]	@ 0x54
 800ef4c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ef4e:	602e      	str	r6, [r5, #0]
 800ef50:	2900      	cmp	r1, #0
 800ef52:	d017      	beq.n	800ef84 <__sflush_r+0xb8>
 800ef54:	0023      	movs	r3, r4
 800ef56:	3344      	adds	r3, #68	@ 0x44
 800ef58:	4299      	cmp	r1, r3
 800ef5a:	d002      	beq.n	800ef62 <__sflush_r+0x96>
 800ef5c:	0028      	movs	r0, r5
 800ef5e:	f7fe fa55 	bl	800d40c <_free_r>
 800ef62:	2300      	movs	r3, #0
 800ef64:	6363      	str	r3, [r4, #52]	@ 0x34
 800ef66:	e00d      	b.n	800ef84 <__sflush_r+0xb8>
 800ef68:	2301      	movs	r3, #1
 800ef6a:	0028      	movs	r0, r5
 800ef6c:	47b8      	blx	r7
 800ef6e:	0002      	movs	r2, r0
 800ef70:	1c43      	adds	r3, r0, #1
 800ef72:	d1c6      	bne.n	800ef02 <__sflush_r+0x36>
 800ef74:	682b      	ldr	r3, [r5, #0]
 800ef76:	2b00      	cmp	r3, #0
 800ef78:	d0c3      	beq.n	800ef02 <__sflush_r+0x36>
 800ef7a:	2b1d      	cmp	r3, #29
 800ef7c:	d001      	beq.n	800ef82 <__sflush_r+0xb6>
 800ef7e:	2b16      	cmp	r3, #22
 800ef80:	d11a      	bne.n	800efb8 <__sflush_r+0xec>
 800ef82:	602e      	str	r6, [r5, #0]
 800ef84:	2000      	movs	r0, #0
 800ef86:	e01e      	b.n	800efc6 <__sflush_r+0xfa>
 800ef88:	690e      	ldr	r6, [r1, #16]
 800ef8a:	2e00      	cmp	r6, #0
 800ef8c:	d0fa      	beq.n	800ef84 <__sflush_r+0xb8>
 800ef8e:	680f      	ldr	r7, [r1, #0]
 800ef90:	600e      	str	r6, [r1, #0]
 800ef92:	1bba      	subs	r2, r7, r6
 800ef94:	9201      	str	r2, [sp, #4]
 800ef96:	2200      	movs	r2, #0
 800ef98:	079b      	lsls	r3, r3, #30
 800ef9a:	d100      	bne.n	800ef9e <__sflush_r+0xd2>
 800ef9c:	694a      	ldr	r2, [r1, #20]
 800ef9e:	60a2      	str	r2, [r4, #8]
 800efa0:	9b01      	ldr	r3, [sp, #4]
 800efa2:	2b00      	cmp	r3, #0
 800efa4:	ddee      	ble.n	800ef84 <__sflush_r+0xb8>
 800efa6:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800efa8:	0032      	movs	r2, r6
 800efaa:	001f      	movs	r7, r3
 800efac:	0028      	movs	r0, r5
 800efae:	9b01      	ldr	r3, [sp, #4]
 800efb0:	6a21      	ldr	r1, [r4, #32]
 800efb2:	47b8      	blx	r7
 800efb4:	2800      	cmp	r0, #0
 800efb6:	dc07      	bgt.n	800efc8 <__sflush_r+0xfc>
 800efb8:	89a2      	ldrh	r2, [r4, #12]
 800efba:	2340      	movs	r3, #64	@ 0x40
 800efbc:	2001      	movs	r0, #1
 800efbe:	4313      	orrs	r3, r2
 800efc0:	b21b      	sxth	r3, r3
 800efc2:	81a3      	strh	r3, [r4, #12]
 800efc4:	4240      	negs	r0, r0
 800efc6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800efc8:	9b01      	ldr	r3, [sp, #4]
 800efca:	1836      	adds	r6, r6, r0
 800efcc:	1a1b      	subs	r3, r3, r0
 800efce:	9301      	str	r3, [sp, #4]
 800efd0:	e7e6      	b.n	800efa0 <__sflush_r+0xd4>
 800efd2:	46c0      	nop			@ (mov r8, r8)
 800efd4:	dfbffffe 	.word	0xdfbffffe

0800efd8 <_fflush_r>:
 800efd8:	690b      	ldr	r3, [r1, #16]
 800efda:	b570      	push	{r4, r5, r6, lr}
 800efdc:	0005      	movs	r5, r0
 800efde:	000c      	movs	r4, r1
 800efe0:	2b00      	cmp	r3, #0
 800efe2:	d102      	bne.n	800efea <_fflush_r+0x12>
 800efe4:	2500      	movs	r5, #0
 800efe6:	0028      	movs	r0, r5
 800efe8:	bd70      	pop	{r4, r5, r6, pc}
 800efea:	2800      	cmp	r0, #0
 800efec:	d004      	beq.n	800eff8 <_fflush_r+0x20>
 800efee:	6a03      	ldr	r3, [r0, #32]
 800eff0:	2b00      	cmp	r3, #0
 800eff2:	d101      	bne.n	800eff8 <_fflush_r+0x20>
 800eff4:	f7fe f8c6 	bl	800d184 <__sinit>
 800eff8:	220c      	movs	r2, #12
 800effa:	5ea3      	ldrsh	r3, [r4, r2]
 800effc:	2b00      	cmp	r3, #0
 800effe:	d0f1      	beq.n	800efe4 <_fflush_r+0xc>
 800f000:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800f002:	07d2      	lsls	r2, r2, #31
 800f004:	d404      	bmi.n	800f010 <_fflush_r+0x38>
 800f006:	059b      	lsls	r3, r3, #22
 800f008:	d402      	bmi.n	800f010 <_fflush_r+0x38>
 800f00a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f00c:	f7fe f9ed 	bl	800d3ea <__retarget_lock_acquire_recursive>
 800f010:	0028      	movs	r0, r5
 800f012:	0021      	movs	r1, r4
 800f014:	f7ff ff5a 	bl	800eecc <__sflush_r>
 800f018:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800f01a:	0005      	movs	r5, r0
 800f01c:	07db      	lsls	r3, r3, #31
 800f01e:	d4e2      	bmi.n	800efe6 <_fflush_r+0xe>
 800f020:	89a3      	ldrh	r3, [r4, #12]
 800f022:	059b      	lsls	r3, r3, #22
 800f024:	d4df      	bmi.n	800efe6 <_fflush_r+0xe>
 800f026:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f028:	f7fe f9e0 	bl	800d3ec <__retarget_lock_release_recursive>
 800f02c:	e7db      	b.n	800efe6 <_fflush_r+0xe>

0800f02e <__swbuf_r>:
 800f02e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f030:	0006      	movs	r6, r0
 800f032:	000d      	movs	r5, r1
 800f034:	0014      	movs	r4, r2
 800f036:	2800      	cmp	r0, #0
 800f038:	d004      	beq.n	800f044 <__swbuf_r+0x16>
 800f03a:	6a03      	ldr	r3, [r0, #32]
 800f03c:	2b00      	cmp	r3, #0
 800f03e:	d101      	bne.n	800f044 <__swbuf_r+0x16>
 800f040:	f7fe f8a0 	bl	800d184 <__sinit>
 800f044:	69a3      	ldr	r3, [r4, #24]
 800f046:	60a3      	str	r3, [r4, #8]
 800f048:	89a3      	ldrh	r3, [r4, #12]
 800f04a:	071b      	lsls	r3, r3, #28
 800f04c:	d502      	bpl.n	800f054 <__swbuf_r+0x26>
 800f04e:	6923      	ldr	r3, [r4, #16]
 800f050:	2b00      	cmp	r3, #0
 800f052:	d109      	bne.n	800f068 <__swbuf_r+0x3a>
 800f054:	0021      	movs	r1, r4
 800f056:	0030      	movs	r0, r6
 800f058:	f000 f82c 	bl	800f0b4 <__swsetup_r>
 800f05c:	2800      	cmp	r0, #0
 800f05e:	d003      	beq.n	800f068 <__swbuf_r+0x3a>
 800f060:	2501      	movs	r5, #1
 800f062:	426d      	negs	r5, r5
 800f064:	0028      	movs	r0, r5
 800f066:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f068:	6923      	ldr	r3, [r4, #16]
 800f06a:	6820      	ldr	r0, [r4, #0]
 800f06c:	b2ef      	uxtb	r7, r5
 800f06e:	1ac0      	subs	r0, r0, r3
 800f070:	6963      	ldr	r3, [r4, #20]
 800f072:	b2ed      	uxtb	r5, r5
 800f074:	4283      	cmp	r3, r0
 800f076:	dc05      	bgt.n	800f084 <__swbuf_r+0x56>
 800f078:	0021      	movs	r1, r4
 800f07a:	0030      	movs	r0, r6
 800f07c:	f7ff ffac 	bl	800efd8 <_fflush_r>
 800f080:	2800      	cmp	r0, #0
 800f082:	d1ed      	bne.n	800f060 <__swbuf_r+0x32>
 800f084:	68a3      	ldr	r3, [r4, #8]
 800f086:	3001      	adds	r0, #1
 800f088:	3b01      	subs	r3, #1
 800f08a:	60a3      	str	r3, [r4, #8]
 800f08c:	6823      	ldr	r3, [r4, #0]
 800f08e:	1c5a      	adds	r2, r3, #1
 800f090:	6022      	str	r2, [r4, #0]
 800f092:	701f      	strb	r7, [r3, #0]
 800f094:	6963      	ldr	r3, [r4, #20]
 800f096:	4283      	cmp	r3, r0
 800f098:	d004      	beq.n	800f0a4 <__swbuf_r+0x76>
 800f09a:	89a3      	ldrh	r3, [r4, #12]
 800f09c:	07db      	lsls	r3, r3, #31
 800f09e:	d5e1      	bpl.n	800f064 <__swbuf_r+0x36>
 800f0a0:	2d0a      	cmp	r5, #10
 800f0a2:	d1df      	bne.n	800f064 <__swbuf_r+0x36>
 800f0a4:	0021      	movs	r1, r4
 800f0a6:	0030      	movs	r0, r6
 800f0a8:	f7ff ff96 	bl	800efd8 <_fflush_r>
 800f0ac:	2800      	cmp	r0, #0
 800f0ae:	d0d9      	beq.n	800f064 <__swbuf_r+0x36>
 800f0b0:	e7d6      	b.n	800f060 <__swbuf_r+0x32>
	...

0800f0b4 <__swsetup_r>:
 800f0b4:	4b2d      	ldr	r3, [pc, #180]	@ (800f16c <__swsetup_r+0xb8>)
 800f0b6:	b570      	push	{r4, r5, r6, lr}
 800f0b8:	0005      	movs	r5, r0
 800f0ba:	6818      	ldr	r0, [r3, #0]
 800f0bc:	000c      	movs	r4, r1
 800f0be:	2800      	cmp	r0, #0
 800f0c0:	d004      	beq.n	800f0cc <__swsetup_r+0x18>
 800f0c2:	6a03      	ldr	r3, [r0, #32]
 800f0c4:	2b00      	cmp	r3, #0
 800f0c6:	d101      	bne.n	800f0cc <__swsetup_r+0x18>
 800f0c8:	f7fe f85c 	bl	800d184 <__sinit>
 800f0cc:	230c      	movs	r3, #12
 800f0ce:	5ee2      	ldrsh	r2, [r4, r3]
 800f0d0:	0713      	lsls	r3, r2, #28
 800f0d2:	d423      	bmi.n	800f11c <__swsetup_r+0x68>
 800f0d4:	06d3      	lsls	r3, r2, #27
 800f0d6:	d407      	bmi.n	800f0e8 <__swsetup_r+0x34>
 800f0d8:	2309      	movs	r3, #9
 800f0da:	602b      	str	r3, [r5, #0]
 800f0dc:	2340      	movs	r3, #64	@ 0x40
 800f0de:	2001      	movs	r0, #1
 800f0e0:	4313      	orrs	r3, r2
 800f0e2:	81a3      	strh	r3, [r4, #12]
 800f0e4:	4240      	negs	r0, r0
 800f0e6:	e03a      	b.n	800f15e <__swsetup_r+0xaa>
 800f0e8:	0752      	lsls	r2, r2, #29
 800f0ea:	d513      	bpl.n	800f114 <__swsetup_r+0x60>
 800f0ec:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800f0ee:	2900      	cmp	r1, #0
 800f0f0:	d008      	beq.n	800f104 <__swsetup_r+0x50>
 800f0f2:	0023      	movs	r3, r4
 800f0f4:	3344      	adds	r3, #68	@ 0x44
 800f0f6:	4299      	cmp	r1, r3
 800f0f8:	d002      	beq.n	800f100 <__swsetup_r+0x4c>
 800f0fa:	0028      	movs	r0, r5
 800f0fc:	f7fe f986 	bl	800d40c <_free_r>
 800f100:	2300      	movs	r3, #0
 800f102:	6363      	str	r3, [r4, #52]	@ 0x34
 800f104:	2224      	movs	r2, #36	@ 0x24
 800f106:	89a3      	ldrh	r3, [r4, #12]
 800f108:	4393      	bics	r3, r2
 800f10a:	81a3      	strh	r3, [r4, #12]
 800f10c:	2300      	movs	r3, #0
 800f10e:	6063      	str	r3, [r4, #4]
 800f110:	6923      	ldr	r3, [r4, #16]
 800f112:	6023      	str	r3, [r4, #0]
 800f114:	2308      	movs	r3, #8
 800f116:	89a2      	ldrh	r2, [r4, #12]
 800f118:	4313      	orrs	r3, r2
 800f11a:	81a3      	strh	r3, [r4, #12]
 800f11c:	6923      	ldr	r3, [r4, #16]
 800f11e:	2b00      	cmp	r3, #0
 800f120:	d10b      	bne.n	800f13a <__swsetup_r+0x86>
 800f122:	21a0      	movs	r1, #160	@ 0xa0
 800f124:	2280      	movs	r2, #128	@ 0x80
 800f126:	89a3      	ldrh	r3, [r4, #12]
 800f128:	0089      	lsls	r1, r1, #2
 800f12a:	0092      	lsls	r2, r2, #2
 800f12c:	400b      	ands	r3, r1
 800f12e:	4293      	cmp	r3, r2
 800f130:	d003      	beq.n	800f13a <__swsetup_r+0x86>
 800f132:	0021      	movs	r1, r4
 800f134:	0028      	movs	r0, r5
 800f136:	f000 f90d 	bl	800f354 <__smakebuf_r>
 800f13a:	230c      	movs	r3, #12
 800f13c:	5ee2      	ldrsh	r2, [r4, r3]
 800f13e:	2101      	movs	r1, #1
 800f140:	0013      	movs	r3, r2
 800f142:	400b      	ands	r3, r1
 800f144:	420a      	tst	r2, r1
 800f146:	d00b      	beq.n	800f160 <__swsetup_r+0xac>
 800f148:	2300      	movs	r3, #0
 800f14a:	60a3      	str	r3, [r4, #8]
 800f14c:	6963      	ldr	r3, [r4, #20]
 800f14e:	425b      	negs	r3, r3
 800f150:	61a3      	str	r3, [r4, #24]
 800f152:	2000      	movs	r0, #0
 800f154:	6923      	ldr	r3, [r4, #16]
 800f156:	4283      	cmp	r3, r0
 800f158:	d101      	bne.n	800f15e <__swsetup_r+0xaa>
 800f15a:	0613      	lsls	r3, r2, #24
 800f15c:	d4be      	bmi.n	800f0dc <__swsetup_r+0x28>
 800f15e:	bd70      	pop	{r4, r5, r6, pc}
 800f160:	0791      	lsls	r1, r2, #30
 800f162:	d400      	bmi.n	800f166 <__swsetup_r+0xb2>
 800f164:	6963      	ldr	r3, [r4, #20]
 800f166:	60a3      	str	r3, [r4, #8]
 800f168:	e7f3      	b.n	800f152 <__swsetup_r+0x9e>
 800f16a:	46c0      	nop			@ (mov r8, r8)
 800f16c:	20000b4c 	.word	0x20000b4c

0800f170 <memmove>:
 800f170:	b510      	push	{r4, lr}
 800f172:	4288      	cmp	r0, r1
 800f174:	d806      	bhi.n	800f184 <memmove+0x14>
 800f176:	2300      	movs	r3, #0
 800f178:	429a      	cmp	r2, r3
 800f17a:	d008      	beq.n	800f18e <memmove+0x1e>
 800f17c:	5ccc      	ldrb	r4, [r1, r3]
 800f17e:	54c4      	strb	r4, [r0, r3]
 800f180:	3301      	adds	r3, #1
 800f182:	e7f9      	b.n	800f178 <memmove+0x8>
 800f184:	188b      	adds	r3, r1, r2
 800f186:	4298      	cmp	r0, r3
 800f188:	d2f5      	bcs.n	800f176 <memmove+0x6>
 800f18a:	3a01      	subs	r2, #1
 800f18c:	d200      	bcs.n	800f190 <memmove+0x20>
 800f18e:	bd10      	pop	{r4, pc}
 800f190:	5c8b      	ldrb	r3, [r1, r2]
 800f192:	5483      	strb	r3, [r0, r2]
 800f194:	e7f9      	b.n	800f18a <memmove+0x1a>
	...

0800f198 <_sbrk_r>:
 800f198:	2300      	movs	r3, #0
 800f19a:	b570      	push	{r4, r5, r6, lr}
 800f19c:	4d06      	ldr	r5, [pc, #24]	@ (800f1b8 <_sbrk_r+0x20>)
 800f19e:	0004      	movs	r4, r0
 800f1a0:	0008      	movs	r0, r1
 800f1a2:	602b      	str	r3, [r5, #0]
 800f1a4:	f7f7 fb46 	bl	8006834 <_sbrk>
 800f1a8:	1c43      	adds	r3, r0, #1
 800f1aa:	d103      	bne.n	800f1b4 <_sbrk_r+0x1c>
 800f1ac:	682b      	ldr	r3, [r5, #0]
 800f1ae:	2b00      	cmp	r3, #0
 800f1b0:	d000      	beq.n	800f1b4 <_sbrk_r+0x1c>
 800f1b2:	6023      	str	r3, [r4, #0]
 800f1b4:	bd70      	pop	{r4, r5, r6, pc}
 800f1b6:	46c0      	nop			@ (mov r8, r8)
 800f1b8:	20001f80 	.word	0x20001f80

0800f1bc <memchr>:
 800f1bc:	b2c9      	uxtb	r1, r1
 800f1be:	1882      	adds	r2, r0, r2
 800f1c0:	4290      	cmp	r0, r2
 800f1c2:	d101      	bne.n	800f1c8 <memchr+0xc>
 800f1c4:	2000      	movs	r0, #0
 800f1c6:	4770      	bx	lr
 800f1c8:	7803      	ldrb	r3, [r0, #0]
 800f1ca:	428b      	cmp	r3, r1
 800f1cc:	d0fb      	beq.n	800f1c6 <memchr+0xa>
 800f1ce:	3001      	adds	r0, #1
 800f1d0:	e7f6      	b.n	800f1c0 <memchr+0x4>
	...

0800f1d4 <__assert_func>:
 800f1d4:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 800f1d6:	0014      	movs	r4, r2
 800f1d8:	001a      	movs	r2, r3
 800f1da:	4b09      	ldr	r3, [pc, #36]	@ (800f200 <__assert_func+0x2c>)
 800f1dc:	0005      	movs	r5, r0
 800f1de:	681b      	ldr	r3, [r3, #0]
 800f1e0:	000e      	movs	r6, r1
 800f1e2:	68d8      	ldr	r0, [r3, #12]
 800f1e4:	4b07      	ldr	r3, [pc, #28]	@ (800f204 <__assert_func+0x30>)
 800f1e6:	2c00      	cmp	r4, #0
 800f1e8:	d101      	bne.n	800f1ee <__assert_func+0x1a>
 800f1ea:	4b07      	ldr	r3, [pc, #28]	@ (800f208 <__assert_func+0x34>)
 800f1ec:	001c      	movs	r4, r3
 800f1ee:	4907      	ldr	r1, [pc, #28]	@ (800f20c <__assert_func+0x38>)
 800f1f0:	9301      	str	r3, [sp, #4]
 800f1f2:	9402      	str	r4, [sp, #8]
 800f1f4:	002b      	movs	r3, r5
 800f1f6:	9600      	str	r6, [sp, #0]
 800f1f8:	f000 f872 	bl	800f2e0 <fiprintf>
 800f1fc:	f000 f910 	bl	800f420 <abort>
 800f200:	20000b4c 	.word	0x20000b4c
 800f204:	080107db 	.word	0x080107db
 800f208:	08010816 	.word	0x08010816
 800f20c:	080107e8 	.word	0x080107e8

0800f210 <_calloc_r>:
 800f210:	b570      	push	{r4, r5, r6, lr}
 800f212:	0c0b      	lsrs	r3, r1, #16
 800f214:	0c15      	lsrs	r5, r2, #16
 800f216:	2b00      	cmp	r3, #0
 800f218:	d11e      	bne.n	800f258 <_calloc_r+0x48>
 800f21a:	2d00      	cmp	r5, #0
 800f21c:	d10c      	bne.n	800f238 <_calloc_r+0x28>
 800f21e:	b289      	uxth	r1, r1
 800f220:	b294      	uxth	r4, r2
 800f222:	434c      	muls	r4, r1
 800f224:	0021      	movs	r1, r4
 800f226:	f7fe fcb7 	bl	800db98 <_malloc_r>
 800f22a:	1e05      	subs	r5, r0, #0
 800f22c:	d01a      	beq.n	800f264 <_calloc_r+0x54>
 800f22e:	0022      	movs	r2, r4
 800f230:	2100      	movs	r1, #0
 800f232:	f7fe f847 	bl	800d2c4 <memset>
 800f236:	e016      	b.n	800f266 <_calloc_r+0x56>
 800f238:	1c2b      	adds	r3, r5, #0
 800f23a:	1c0c      	adds	r4, r1, #0
 800f23c:	b289      	uxth	r1, r1
 800f23e:	b292      	uxth	r2, r2
 800f240:	434a      	muls	r2, r1
 800f242:	b29b      	uxth	r3, r3
 800f244:	b2a1      	uxth	r1, r4
 800f246:	4359      	muls	r1, r3
 800f248:	0c14      	lsrs	r4, r2, #16
 800f24a:	190c      	adds	r4, r1, r4
 800f24c:	0c23      	lsrs	r3, r4, #16
 800f24e:	d107      	bne.n	800f260 <_calloc_r+0x50>
 800f250:	0424      	lsls	r4, r4, #16
 800f252:	b292      	uxth	r2, r2
 800f254:	4314      	orrs	r4, r2
 800f256:	e7e5      	b.n	800f224 <_calloc_r+0x14>
 800f258:	2d00      	cmp	r5, #0
 800f25a:	d101      	bne.n	800f260 <_calloc_r+0x50>
 800f25c:	1c14      	adds	r4, r2, #0
 800f25e:	e7ed      	b.n	800f23c <_calloc_r+0x2c>
 800f260:	230c      	movs	r3, #12
 800f262:	6003      	str	r3, [r0, #0]
 800f264:	2500      	movs	r5, #0
 800f266:	0028      	movs	r0, r5
 800f268:	bd70      	pop	{r4, r5, r6, pc}
	...

0800f26c <malloc>:
 800f26c:	b510      	push	{r4, lr}
 800f26e:	4b03      	ldr	r3, [pc, #12]	@ (800f27c <malloc+0x10>)
 800f270:	0001      	movs	r1, r0
 800f272:	6818      	ldr	r0, [r3, #0]
 800f274:	f7fe fc90 	bl	800db98 <_malloc_r>
 800f278:	bd10      	pop	{r4, pc}
 800f27a:	46c0      	nop			@ (mov r8, r8)
 800f27c:	20000b4c 	.word	0x20000b4c

0800f280 <_realloc_r>:
 800f280:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f282:	0006      	movs	r6, r0
 800f284:	000c      	movs	r4, r1
 800f286:	0015      	movs	r5, r2
 800f288:	2900      	cmp	r1, #0
 800f28a:	d105      	bne.n	800f298 <_realloc_r+0x18>
 800f28c:	0011      	movs	r1, r2
 800f28e:	f7fe fc83 	bl	800db98 <_malloc_r>
 800f292:	0004      	movs	r4, r0
 800f294:	0020      	movs	r0, r4
 800f296:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800f298:	2a00      	cmp	r2, #0
 800f29a:	d103      	bne.n	800f2a4 <_realloc_r+0x24>
 800f29c:	f7fe f8b6 	bl	800d40c <_free_r>
 800f2a0:	2400      	movs	r4, #0
 800f2a2:	e7f7      	b.n	800f294 <_realloc_r+0x14>
 800f2a4:	f000 f8c3 	bl	800f42e <_malloc_usable_size_r>
 800f2a8:	0007      	movs	r7, r0
 800f2aa:	4285      	cmp	r5, r0
 800f2ac:	d802      	bhi.n	800f2b4 <_realloc_r+0x34>
 800f2ae:	0843      	lsrs	r3, r0, #1
 800f2b0:	42ab      	cmp	r3, r5
 800f2b2:	d3ef      	bcc.n	800f294 <_realloc_r+0x14>
 800f2b4:	0029      	movs	r1, r5
 800f2b6:	0030      	movs	r0, r6
 800f2b8:	f7fe fc6e 	bl	800db98 <_malloc_r>
 800f2bc:	9001      	str	r0, [sp, #4]
 800f2be:	2800      	cmp	r0, #0
 800f2c0:	d0ee      	beq.n	800f2a0 <_realloc_r+0x20>
 800f2c2:	002a      	movs	r2, r5
 800f2c4:	42bd      	cmp	r5, r7
 800f2c6:	d900      	bls.n	800f2ca <_realloc_r+0x4a>
 800f2c8:	003a      	movs	r2, r7
 800f2ca:	0021      	movs	r1, r4
 800f2cc:	9801      	ldr	r0, [sp, #4]
 800f2ce:	f7fe f88e 	bl	800d3ee <memcpy>
 800f2d2:	0021      	movs	r1, r4
 800f2d4:	0030      	movs	r0, r6
 800f2d6:	f7fe f899 	bl	800d40c <_free_r>
 800f2da:	9c01      	ldr	r4, [sp, #4]
 800f2dc:	e7da      	b.n	800f294 <_realloc_r+0x14>
	...

0800f2e0 <fiprintf>:
 800f2e0:	b40e      	push	{r1, r2, r3}
 800f2e2:	b517      	push	{r0, r1, r2, r4, lr}
 800f2e4:	4c05      	ldr	r4, [pc, #20]	@ (800f2fc <fiprintf+0x1c>)
 800f2e6:	ab05      	add	r3, sp, #20
 800f2e8:	cb04      	ldmia	r3!, {r2}
 800f2ea:	0001      	movs	r1, r0
 800f2ec:	6820      	ldr	r0, [r4, #0]
 800f2ee:	9301      	str	r3, [sp, #4]
 800f2f0:	f7ff fb52 	bl	800e998 <_vfiprintf_r>
 800f2f4:	bc1e      	pop	{r1, r2, r3, r4}
 800f2f6:	bc08      	pop	{r3}
 800f2f8:	b003      	add	sp, #12
 800f2fa:	4718      	bx	r3
 800f2fc:	20000b4c 	.word	0x20000b4c

0800f300 <__swhatbuf_r>:
 800f300:	b570      	push	{r4, r5, r6, lr}
 800f302:	000e      	movs	r6, r1
 800f304:	001d      	movs	r5, r3
 800f306:	230e      	movs	r3, #14
 800f308:	5ec9      	ldrsh	r1, [r1, r3]
 800f30a:	0014      	movs	r4, r2
 800f30c:	b096      	sub	sp, #88	@ 0x58
 800f30e:	2900      	cmp	r1, #0
 800f310:	da0c      	bge.n	800f32c <__swhatbuf_r+0x2c>
 800f312:	89b2      	ldrh	r2, [r6, #12]
 800f314:	2380      	movs	r3, #128	@ 0x80
 800f316:	0011      	movs	r1, r2
 800f318:	4019      	ands	r1, r3
 800f31a:	421a      	tst	r2, r3
 800f31c:	d114      	bne.n	800f348 <__swhatbuf_r+0x48>
 800f31e:	2380      	movs	r3, #128	@ 0x80
 800f320:	00db      	lsls	r3, r3, #3
 800f322:	2000      	movs	r0, #0
 800f324:	6029      	str	r1, [r5, #0]
 800f326:	6023      	str	r3, [r4, #0]
 800f328:	b016      	add	sp, #88	@ 0x58
 800f32a:	bd70      	pop	{r4, r5, r6, pc}
 800f32c:	466a      	mov	r2, sp
 800f32e:	f000 f853 	bl	800f3d8 <_fstat_r>
 800f332:	2800      	cmp	r0, #0
 800f334:	dbed      	blt.n	800f312 <__swhatbuf_r+0x12>
 800f336:	23f0      	movs	r3, #240	@ 0xf0
 800f338:	9901      	ldr	r1, [sp, #4]
 800f33a:	021b      	lsls	r3, r3, #8
 800f33c:	4019      	ands	r1, r3
 800f33e:	4b04      	ldr	r3, [pc, #16]	@ (800f350 <__swhatbuf_r+0x50>)
 800f340:	18c9      	adds	r1, r1, r3
 800f342:	424b      	negs	r3, r1
 800f344:	4159      	adcs	r1, r3
 800f346:	e7ea      	b.n	800f31e <__swhatbuf_r+0x1e>
 800f348:	2100      	movs	r1, #0
 800f34a:	2340      	movs	r3, #64	@ 0x40
 800f34c:	e7e9      	b.n	800f322 <__swhatbuf_r+0x22>
 800f34e:	46c0      	nop			@ (mov r8, r8)
 800f350:	ffffe000 	.word	0xffffe000

0800f354 <__smakebuf_r>:
 800f354:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f356:	2602      	movs	r6, #2
 800f358:	898b      	ldrh	r3, [r1, #12]
 800f35a:	0005      	movs	r5, r0
 800f35c:	000c      	movs	r4, r1
 800f35e:	b085      	sub	sp, #20
 800f360:	4233      	tst	r3, r6
 800f362:	d007      	beq.n	800f374 <__smakebuf_r+0x20>
 800f364:	0023      	movs	r3, r4
 800f366:	3347      	adds	r3, #71	@ 0x47
 800f368:	6023      	str	r3, [r4, #0]
 800f36a:	6123      	str	r3, [r4, #16]
 800f36c:	2301      	movs	r3, #1
 800f36e:	6163      	str	r3, [r4, #20]
 800f370:	b005      	add	sp, #20
 800f372:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f374:	ab03      	add	r3, sp, #12
 800f376:	aa02      	add	r2, sp, #8
 800f378:	f7ff ffc2 	bl	800f300 <__swhatbuf_r>
 800f37c:	9f02      	ldr	r7, [sp, #8]
 800f37e:	9001      	str	r0, [sp, #4]
 800f380:	0039      	movs	r1, r7
 800f382:	0028      	movs	r0, r5
 800f384:	f7fe fc08 	bl	800db98 <_malloc_r>
 800f388:	2800      	cmp	r0, #0
 800f38a:	d108      	bne.n	800f39e <__smakebuf_r+0x4a>
 800f38c:	220c      	movs	r2, #12
 800f38e:	5ea3      	ldrsh	r3, [r4, r2]
 800f390:	059a      	lsls	r2, r3, #22
 800f392:	d4ed      	bmi.n	800f370 <__smakebuf_r+0x1c>
 800f394:	2203      	movs	r2, #3
 800f396:	4393      	bics	r3, r2
 800f398:	431e      	orrs	r6, r3
 800f39a:	81a6      	strh	r6, [r4, #12]
 800f39c:	e7e2      	b.n	800f364 <__smakebuf_r+0x10>
 800f39e:	2380      	movs	r3, #128	@ 0x80
 800f3a0:	89a2      	ldrh	r2, [r4, #12]
 800f3a2:	6020      	str	r0, [r4, #0]
 800f3a4:	4313      	orrs	r3, r2
 800f3a6:	81a3      	strh	r3, [r4, #12]
 800f3a8:	9b03      	ldr	r3, [sp, #12]
 800f3aa:	6120      	str	r0, [r4, #16]
 800f3ac:	6167      	str	r7, [r4, #20]
 800f3ae:	2b00      	cmp	r3, #0
 800f3b0:	d00c      	beq.n	800f3cc <__smakebuf_r+0x78>
 800f3b2:	0028      	movs	r0, r5
 800f3b4:	230e      	movs	r3, #14
 800f3b6:	5ee1      	ldrsh	r1, [r4, r3]
 800f3b8:	f000 f820 	bl	800f3fc <_isatty_r>
 800f3bc:	2800      	cmp	r0, #0
 800f3be:	d005      	beq.n	800f3cc <__smakebuf_r+0x78>
 800f3c0:	2303      	movs	r3, #3
 800f3c2:	89a2      	ldrh	r2, [r4, #12]
 800f3c4:	439a      	bics	r2, r3
 800f3c6:	3b02      	subs	r3, #2
 800f3c8:	4313      	orrs	r3, r2
 800f3ca:	81a3      	strh	r3, [r4, #12]
 800f3cc:	89a3      	ldrh	r3, [r4, #12]
 800f3ce:	9a01      	ldr	r2, [sp, #4]
 800f3d0:	4313      	orrs	r3, r2
 800f3d2:	81a3      	strh	r3, [r4, #12]
 800f3d4:	e7cc      	b.n	800f370 <__smakebuf_r+0x1c>
	...

0800f3d8 <_fstat_r>:
 800f3d8:	2300      	movs	r3, #0
 800f3da:	b570      	push	{r4, r5, r6, lr}
 800f3dc:	4d06      	ldr	r5, [pc, #24]	@ (800f3f8 <_fstat_r+0x20>)
 800f3de:	0004      	movs	r4, r0
 800f3e0:	0008      	movs	r0, r1
 800f3e2:	0011      	movs	r1, r2
 800f3e4:	602b      	str	r3, [r5, #0]
 800f3e6:	f7f7 fa03 	bl	80067f0 <_fstat>
 800f3ea:	1c43      	adds	r3, r0, #1
 800f3ec:	d103      	bne.n	800f3f6 <_fstat_r+0x1e>
 800f3ee:	682b      	ldr	r3, [r5, #0]
 800f3f0:	2b00      	cmp	r3, #0
 800f3f2:	d000      	beq.n	800f3f6 <_fstat_r+0x1e>
 800f3f4:	6023      	str	r3, [r4, #0]
 800f3f6:	bd70      	pop	{r4, r5, r6, pc}
 800f3f8:	20001f80 	.word	0x20001f80

0800f3fc <_isatty_r>:
 800f3fc:	2300      	movs	r3, #0
 800f3fe:	b570      	push	{r4, r5, r6, lr}
 800f400:	4d06      	ldr	r5, [pc, #24]	@ (800f41c <_isatty_r+0x20>)
 800f402:	0004      	movs	r4, r0
 800f404:	0008      	movs	r0, r1
 800f406:	602b      	str	r3, [r5, #0]
 800f408:	f7f7 fa00 	bl	800680c <_isatty>
 800f40c:	1c43      	adds	r3, r0, #1
 800f40e:	d103      	bne.n	800f418 <_isatty_r+0x1c>
 800f410:	682b      	ldr	r3, [r5, #0]
 800f412:	2b00      	cmp	r3, #0
 800f414:	d000      	beq.n	800f418 <_isatty_r+0x1c>
 800f416:	6023      	str	r3, [r4, #0]
 800f418:	bd70      	pop	{r4, r5, r6, pc}
 800f41a:	46c0      	nop			@ (mov r8, r8)
 800f41c:	20001f80 	.word	0x20001f80

0800f420 <abort>:
 800f420:	2006      	movs	r0, #6
 800f422:	b510      	push	{r4, lr}
 800f424:	f000 f834 	bl	800f490 <raise>
 800f428:	2001      	movs	r0, #1
 800f42a:	f7f7 f991 	bl	8006750 <_exit>

0800f42e <_malloc_usable_size_r>:
 800f42e:	1f0b      	subs	r3, r1, #4
 800f430:	681b      	ldr	r3, [r3, #0]
 800f432:	1f18      	subs	r0, r3, #4
 800f434:	2b00      	cmp	r3, #0
 800f436:	da01      	bge.n	800f43c <_malloc_usable_size_r+0xe>
 800f438:	580b      	ldr	r3, [r1, r0]
 800f43a:	18c0      	adds	r0, r0, r3
 800f43c:	4770      	bx	lr

0800f43e <_raise_r>:
 800f43e:	b570      	push	{r4, r5, r6, lr}
 800f440:	0004      	movs	r4, r0
 800f442:	000d      	movs	r5, r1
 800f444:	291f      	cmp	r1, #31
 800f446:	d904      	bls.n	800f452 <_raise_r+0x14>
 800f448:	2316      	movs	r3, #22
 800f44a:	6003      	str	r3, [r0, #0]
 800f44c:	2001      	movs	r0, #1
 800f44e:	4240      	negs	r0, r0
 800f450:	bd70      	pop	{r4, r5, r6, pc}
 800f452:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 800f454:	2b00      	cmp	r3, #0
 800f456:	d004      	beq.n	800f462 <_raise_r+0x24>
 800f458:	008a      	lsls	r2, r1, #2
 800f45a:	189b      	adds	r3, r3, r2
 800f45c:	681a      	ldr	r2, [r3, #0]
 800f45e:	2a00      	cmp	r2, #0
 800f460:	d108      	bne.n	800f474 <_raise_r+0x36>
 800f462:	0020      	movs	r0, r4
 800f464:	f000 f830 	bl	800f4c8 <_getpid_r>
 800f468:	002a      	movs	r2, r5
 800f46a:	0001      	movs	r1, r0
 800f46c:	0020      	movs	r0, r4
 800f46e:	f000 f819 	bl	800f4a4 <_kill_r>
 800f472:	e7ed      	b.n	800f450 <_raise_r+0x12>
 800f474:	2a01      	cmp	r2, #1
 800f476:	d009      	beq.n	800f48c <_raise_r+0x4e>
 800f478:	1c51      	adds	r1, r2, #1
 800f47a:	d103      	bne.n	800f484 <_raise_r+0x46>
 800f47c:	2316      	movs	r3, #22
 800f47e:	6003      	str	r3, [r0, #0]
 800f480:	2001      	movs	r0, #1
 800f482:	e7e5      	b.n	800f450 <_raise_r+0x12>
 800f484:	2100      	movs	r1, #0
 800f486:	0028      	movs	r0, r5
 800f488:	6019      	str	r1, [r3, #0]
 800f48a:	4790      	blx	r2
 800f48c:	2000      	movs	r0, #0
 800f48e:	e7df      	b.n	800f450 <_raise_r+0x12>

0800f490 <raise>:
 800f490:	b510      	push	{r4, lr}
 800f492:	4b03      	ldr	r3, [pc, #12]	@ (800f4a0 <raise+0x10>)
 800f494:	0001      	movs	r1, r0
 800f496:	6818      	ldr	r0, [r3, #0]
 800f498:	f7ff ffd1 	bl	800f43e <_raise_r>
 800f49c:	bd10      	pop	{r4, pc}
 800f49e:	46c0      	nop			@ (mov r8, r8)
 800f4a0:	20000b4c 	.word	0x20000b4c

0800f4a4 <_kill_r>:
 800f4a4:	2300      	movs	r3, #0
 800f4a6:	b570      	push	{r4, r5, r6, lr}
 800f4a8:	4d06      	ldr	r5, [pc, #24]	@ (800f4c4 <_kill_r+0x20>)
 800f4aa:	0004      	movs	r4, r0
 800f4ac:	0008      	movs	r0, r1
 800f4ae:	0011      	movs	r1, r2
 800f4b0:	602b      	str	r3, [r5, #0]
 800f4b2:	f7f7 f93d 	bl	8006730 <_kill>
 800f4b6:	1c43      	adds	r3, r0, #1
 800f4b8:	d103      	bne.n	800f4c2 <_kill_r+0x1e>
 800f4ba:	682b      	ldr	r3, [r5, #0]
 800f4bc:	2b00      	cmp	r3, #0
 800f4be:	d000      	beq.n	800f4c2 <_kill_r+0x1e>
 800f4c0:	6023      	str	r3, [r4, #0]
 800f4c2:	bd70      	pop	{r4, r5, r6, pc}
 800f4c4:	20001f80 	.word	0x20001f80

0800f4c8 <_getpid_r>:
 800f4c8:	b510      	push	{r4, lr}
 800f4ca:	f7f7 f92b 	bl	8006724 <_getpid>
 800f4ce:	bd10      	pop	{r4, pc}

0800f4d0 <fmod>:
 800f4d0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f4d2:	0014      	movs	r4, r2
 800f4d4:	001d      	movs	r5, r3
 800f4d6:	9000      	str	r0, [sp, #0]
 800f4d8:	9101      	str	r1, [sp, #4]
 800f4da:	f000 f931 	bl	800f740 <__ieee754_fmod>
 800f4de:	0022      	movs	r2, r4
 800f4e0:	0006      	movs	r6, r0
 800f4e2:	000f      	movs	r7, r1
 800f4e4:	9800      	ldr	r0, [sp, #0]
 800f4e6:	9901      	ldr	r1, [sp, #4]
 800f4e8:	002b      	movs	r3, r5
 800f4ea:	f7f3 fecb 	bl	8003284 <__aeabi_dcmpun>
 800f4ee:	2800      	cmp	r0, #0
 800f4f0:	d113      	bne.n	800f51a <fmod+0x4a>
 800f4f2:	2200      	movs	r2, #0
 800f4f4:	2300      	movs	r3, #0
 800f4f6:	0020      	movs	r0, r4
 800f4f8:	0029      	movs	r1, r5
 800f4fa:	f7f0 ffaf 	bl	800045c <__aeabi_dcmpeq>
 800f4fe:	2800      	cmp	r0, #0
 800f500:	d00b      	beq.n	800f51a <fmod+0x4a>
 800f502:	f7fd ff47 	bl	800d394 <__errno>
 800f506:	2321      	movs	r3, #33	@ 0x21
 800f508:	2200      	movs	r2, #0
 800f50a:	6003      	str	r3, [r0, #0]
 800f50c:	2300      	movs	r3, #0
 800f50e:	0010      	movs	r0, r2
 800f510:	0019      	movs	r1, r3
 800f512:	f7f2 fc0f 	bl	8001d34 <__aeabi_ddiv>
 800f516:	0006      	movs	r6, r0
 800f518:	000f      	movs	r7, r1
 800f51a:	0030      	movs	r0, r6
 800f51c:	0039      	movs	r1, r7
 800f51e:	b003      	add	sp, #12
 800f520:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800f522 <sqrt>:
 800f522:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f524:	0004      	movs	r4, r0
 800f526:	000d      	movs	r5, r1
 800f528:	f000 f822 	bl	800f570 <__ieee754_sqrt>
 800f52c:	0022      	movs	r2, r4
 800f52e:	0006      	movs	r6, r0
 800f530:	000f      	movs	r7, r1
 800f532:	002b      	movs	r3, r5
 800f534:	0020      	movs	r0, r4
 800f536:	0029      	movs	r1, r5
 800f538:	f7f3 fea4 	bl	8003284 <__aeabi_dcmpun>
 800f53c:	2800      	cmp	r0, #0
 800f53e:	d113      	bne.n	800f568 <sqrt+0x46>
 800f540:	2200      	movs	r2, #0
 800f542:	2300      	movs	r3, #0
 800f544:	0020      	movs	r0, r4
 800f546:	0029      	movs	r1, r5
 800f548:	f7f0 ff8e 	bl	8000468 <__aeabi_dcmplt>
 800f54c:	2800      	cmp	r0, #0
 800f54e:	d00b      	beq.n	800f568 <sqrt+0x46>
 800f550:	f7fd ff20 	bl	800d394 <__errno>
 800f554:	2321      	movs	r3, #33	@ 0x21
 800f556:	2200      	movs	r2, #0
 800f558:	6003      	str	r3, [r0, #0]
 800f55a:	2300      	movs	r3, #0
 800f55c:	0010      	movs	r0, r2
 800f55e:	0019      	movs	r1, r3
 800f560:	f7f2 fbe8 	bl	8001d34 <__aeabi_ddiv>
 800f564:	0006      	movs	r6, r0
 800f566:	000f      	movs	r7, r1
 800f568:	0030      	movs	r0, r6
 800f56a:	0039      	movs	r1, r7
 800f56c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800f570 <__ieee754_sqrt>:
 800f570:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f572:	000a      	movs	r2, r1
 800f574:	000d      	movs	r5, r1
 800f576:	496d      	ldr	r1, [pc, #436]	@ (800f72c <__ieee754_sqrt+0x1bc>)
 800f578:	0004      	movs	r4, r0
 800f57a:	0003      	movs	r3, r0
 800f57c:	0008      	movs	r0, r1
 800f57e:	b087      	sub	sp, #28
 800f580:	4028      	ands	r0, r5
 800f582:	4288      	cmp	r0, r1
 800f584:	d111      	bne.n	800f5aa <__ieee754_sqrt+0x3a>
 800f586:	0022      	movs	r2, r4
 800f588:	002b      	movs	r3, r5
 800f58a:	0020      	movs	r0, r4
 800f58c:	0029      	movs	r1, r5
 800f58e:	f7f3 f815 	bl	80025bc <__aeabi_dmul>
 800f592:	0002      	movs	r2, r0
 800f594:	000b      	movs	r3, r1
 800f596:	0020      	movs	r0, r4
 800f598:	0029      	movs	r1, r5
 800f59a:	f7f2 f867 	bl	800166c <__aeabi_dadd>
 800f59e:	0004      	movs	r4, r0
 800f5a0:	000d      	movs	r5, r1
 800f5a2:	0020      	movs	r0, r4
 800f5a4:	0029      	movs	r1, r5
 800f5a6:	b007      	add	sp, #28
 800f5a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f5aa:	2d00      	cmp	r5, #0
 800f5ac:	dc11      	bgt.n	800f5d2 <__ieee754_sqrt+0x62>
 800f5ae:	0069      	lsls	r1, r5, #1
 800f5b0:	0849      	lsrs	r1, r1, #1
 800f5b2:	4321      	orrs	r1, r4
 800f5b4:	d0f5      	beq.n	800f5a2 <__ieee754_sqrt+0x32>
 800f5b6:	2000      	movs	r0, #0
 800f5b8:	4285      	cmp	r5, r0
 800f5ba:	d010      	beq.n	800f5de <__ieee754_sqrt+0x6e>
 800f5bc:	0022      	movs	r2, r4
 800f5be:	002b      	movs	r3, r5
 800f5c0:	0020      	movs	r0, r4
 800f5c2:	0029      	movs	r1, r5
 800f5c4:	f7f3 fac2 	bl	8002b4c <__aeabi_dsub>
 800f5c8:	0002      	movs	r2, r0
 800f5ca:	000b      	movs	r3, r1
 800f5cc:	f7f2 fbb2 	bl	8001d34 <__aeabi_ddiv>
 800f5d0:	e7e5      	b.n	800f59e <__ieee754_sqrt+0x2e>
 800f5d2:	1528      	asrs	r0, r5, #20
 800f5d4:	d115      	bne.n	800f602 <__ieee754_sqrt+0x92>
 800f5d6:	2480      	movs	r4, #128	@ 0x80
 800f5d8:	2100      	movs	r1, #0
 800f5da:	0364      	lsls	r4, r4, #13
 800f5dc:	e007      	b.n	800f5ee <__ieee754_sqrt+0x7e>
 800f5de:	0ada      	lsrs	r2, r3, #11
 800f5e0:	3815      	subs	r0, #21
 800f5e2:	055b      	lsls	r3, r3, #21
 800f5e4:	2a00      	cmp	r2, #0
 800f5e6:	d0fa      	beq.n	800f5de <__ieee754_sqrt+0x6e>
 800f5e8:	e7f5      	b.n	800f5d6 <__ieee754_sqrt+0x66>
 800f5ea:	0052      	lsls	r2, r2, #1
 800f5ec:	3101      	adds	r1, #1
 800f5ee:	4222      	tst	r2, r4
 800f5f0:	d0fb      	beq.n	800f5ea <__ieee754_sqrt+0x7a>
 800f5f2:	1e4c      	subs	r4, r1, #1
 800f5f4:	1b00      	subs	r0, r0, r4
 800f5f6:	2420      	movs	r4, #32
 800f5f8:	001d      	movs	r5, r3
 800f5fa:	1a64      	subs	r4, r4, r1
 800f5fc:	40e5      	lsrs	r5, r4
 800f5fe:	408b      	lsls	r3, r1
 800f600:	432a      	orrs	r2, r5
 800f602:	494b      	ldr	r1, [pc, #300]	@ (800f730 <__ieee754_sqrt+0x1c0>)
 800f604:	0312      	lsls	r2, r2, #12
 800f606:	1844      	adds	r4, r0, r1
 800f608:	2180      	movs	r1, #128	@ 0x80
 800f60a:	0b12      	lsrs	r2, r2, #12
 800f60c:	0349      	lsls	r1, r1, #13
 800f60e:	4311      	orrs	r1, r2
 800f610:	07c0      	lsls	r0, r0, #31
 800f612:	d403      	bmi.n	800f61c <__ieee754_sqrt+0xac>
 800f614:	0fda      	lsrs	r2, r3, #31
 800f616:	0049      	lsls	r1, r1, #1
 800f618:	1851      	adds	r1, r2, r1
 800f61a:	005b      	lsls	r3, r3, #1
 800f61c:	2500      	movs	r5, #0
 800f61e:	1062      	asrs	r2, r4, #1
 800f620:	0049      	lsls	r1, r1, #1
 800f622:	2480      	movs	r4, #128	@ 0x80
 800f624:	9205      	str	r2, [sp, #20]
 800f626:	0fda      	lsrs	r2, r3, #31
 800f628:	1852      	adds	r2, r2, r1
 800f62a:	2016      	movs	r0, #22
 800f62c:	0029      	movs	r1, r5
 800f62e:	005b      	lsls	r3, r3, #1
 800f630:	03a4      	lsls	r4, r4, #14
 800f632:	190e      	adds	r6, r1, r4
 800f634:	4296      	cmp	r6, r2
 800f636:	dc02      	bgt.n	800f63e <__ieee754_sqrt+0xce>
 800f638:	1931      	adds	r1, r6, r4
 800f63a:	1b92      	subs	r2, r2, r6
 800f63c:	192d      	adds	r5, r5, r4
 800f63e:	0fde      	lsrs	r6, r3, #31
 800f640:	0052      	lsls	r2, r2, #1
 800f642:	3801      	subs	r0, #1
 800f644:	1992      	adds	r2, r2, r6
 800f646:	005b      	lsls	r3, r3, #1
 800f648:	0864      	lsrs	r4, r4, #1
 800f64a:	2800      	cmp	r0, #0
 800f64c:	d1f1      	bne.n	800f632 <__ieee754_sqrt+0xc2>
 800f64e:	2620      	movs	r6, #32
 800f650:	2780      	movs	r7, #128	@ 0x80
 800f652:	0004      	movs	r4, r0
 800f654:	9604      	str	r6, [sp, #16]
 800f656:	063f      	lsls	r7, r7, #24
 800f658:	19c6      	adds	r6, r0, r7
 800f65a:	46b4      	mov	ip, r6
 800f65c:	4291      	cmp	r1, r2
 800f65e:	db02      	blt.n	800f666 <__ieee754_sqrt+0xf6>
 800f660:	d114      	bne.n	800f68c <__ieee754_sqrt+0x11c>
 800f662:	429e      	cmp	r6, r3
 800f664:	d812      	bhi.n	800f68c <__ieee754_sqrt+0x11c>
 800f666:	4660      	mov	r0, ip
 800f668:	4666      	mov	r6, ip
 800f66a:	19c0      	adds	r0, r0, r7
 800f66c:	9100      	str	r1, [sp, #0]
 800f66e:	2e00      	cmp	r6, #0
 800f670:	da03      	bge.n	800f67a <__ieee754_sqrt+0x10a>
 800f672:	43c6      	mvns	r6, r0
 800f674:	0ff6      	lsrs	r6, r6, #31
 800f676:	198e      	adds	r6, r1, r6
 800f678:	9600      	str	r6, [sp, #0]
 800f67a:	1a52      	subs	r2, r2, r1
 800f67c:	4563      	cmp	r3, ip
 800f67e:	4189      	sbcs	r1, r1
 800f680:	4249      	negs	r1, r1
 800f682:	1a52      	subs	r2, r2, r1
 800f684:	4661      	mov	r1, ip
 800f686:	1a5b      	subs	r3, r3, r1
 800f688:	9900      	ldr	r1, [sp, #0]
 800f68a:	19e4      	adds	r4, r4, r7
 800f68c:	0fde      	lsrs	r6, r3, #31
 800f68e:	0052      	lsls	r2, r2, #1
 800f690:	1992      	adds	r2, r2, r6
 800f692:	9e04      	ldr	r6, [sp, #16]
 800f694:	005b      	lsls	r3, r3, #1
 800f696:	3e01      	subs	r6, #1
 800f698:	087f      	lsrs	r7, r7, #1
 800f69a:	9604      	str	r6, [sp, #16]
 800f69c:	2e00      	cmp	r6, #0
 800f69e:	d1db      	bne.n	800f658 <__ieee754_sqrt+0xe8>
 800f6a0:	431a      	orrs	r2, r3
 800f6a2:	d01f      	beq.n	800f6e4 <__ieee754_sqrt+0x174>
 800f6a4:	4e23      	ldr	r6, [pc, #140]	@ (800f734 <__ieee754_sqrt+0x1c4>)
 800f6a6:	4f24      	ldr	r7, [pc, #144]	@ (800f738 <__ieee754_sqrt+0x1c8>)
 800f6a8:	6830      	ldr	r0, [r6, #0]
 800f6aa:	6871      	ldr	r1, [r6, #4]
 800f6ac:	683a      	ldr	r2, [r7, #0]
 800f6ae:	687b      	ldr	r3, [r7, #4]
 800f6b0:	9200      	str	r2, [sp, #0]
 800f6b2:	9301      	str	r3, [sp, #4]
 800f6b4:	6832      	ldr	r2, [r6, #0]
 800f6b6:	6873      	ldr	r3, [r6, #4]
 800f6b8:	9202      	str	r2, [sp, #8]
 800f6ba:	9303      	str	r3, [sp, #12]
 800f6bc:	9a00      	ldr	r2, [sp, #0]
 800f6be:	9b01      	ldr	r3, [sp, #4]
 800f6c0:	f7f3 fa44 	bl	8002b4c <__aeabi_dsub>
 800f6c4:	0002      	movs	r2, r0
 800f6c6:	000b      	movs	r3, r1
 800f6c8:	9802      	ldr	r0, [sp, #8]
 800f6ca:	9903      	ldr	r1, [sp, #12]
 800f6cc:	f7f0 fed6 	bl	800047c <__aeabi_dcmple>
 800f6d0:	2800      	cmp	r0, #0
 800f6d2:	d007      	beq.n	800f6e4 <__ieee754_sqrt+0x174>
 800f6d4:	6830      	ldr	r0, [r6, #0]
 800f6d6:	6871      	ldr	r1, [r6, #4]
 800f6d8:	683a      	ldr	r2, [r7, #0]
 800f6da:	687b      	ldr	r3, [r7, #4]
 800f6dc:	1c67      	adds	r7, r4, #1
 800f6de:	d10f      	bne.n	800f700 <__ieee754_sqrt+0x190>
 800f6e0:	9c04      	ldr	r4, [sp, #16]
 800f6e2:	3501      	adds	r5, #1
 800f6e4:	4b15      	ldr	r3, [pc, #84]	@ (800f73c <__ieee754_sqrt+0x1cc>)
 800f6e6:	106a      	asrs	r2, r5, #1
 800f6e8:	18d2      	adds	r2, r2, r3
 800f6ea:	0863      	lsrs	r3, r4, #1
 800f6ec:	07ed      	lsls	r5, r5, #31
 800f6ee:	d502      	bpl.n	800f6f6 <__ieee754_sqrt+0x186>
 800f6f0:	2180      	movs	r1, #128	@ 0x80
 800f6f2:	0609      	lsls	r1, r1, #24
 800f6f4:	430b      	orrs	r3, r1
 800f6f6:	9905      	ldr	r1, [sp, #20]
 800f6f8:	001c      	movs	r4, r3
 800f6fa:	0509      	lsls	r1, r1, #20
 800f6fc:	188d      	adds	r5, r1, r2
 800f6fe:	e750      	b.n	800f5a2 <__ieee754_sqrt+0x32>
 800f700:	f7f1 ffb4 	bl	800166c <__aeabi_dadd>
 800f704:	6877      	ldr	r7, [r6, #4]
 800f706:	6836      	ldr	r6, [r6, #0]
 800f708:	0002      	movs	r2, r0
 800f70a:	000b      	movs	r3, r1
 800f70c:	0030      	movs	r0, r6
 800f70e:	0039      	movs	r1, r7
 800f710:	f7f0 feaa 	bl	8000468 <__aeabi_dcmplt>
 800f714:	2800      	cmp	r0, #0
 800f716:	d004      	beq.n	800f722 <__ieee754_sqrt+0x1b2>
 800f718:	3402      	adds	r4, #2
 800f71a:	4263      	negs	r3, r4
 800f71c:	4163      	adcs	r3, r4
 800f71e:	18ed      	adds	r5, r5, r3
 800f720:	e7e0      	b.n	800f6e4 <__ieee754_sqrt+0x174>
 800f722:	2301      	movs	r3, #1
 800f724:	3401      	adds	r4, #1
 800f726:	439c      	bics	r4, r3
 800f728:	e7dc      	b.n	800f6e4 <__ieee754_sqrt+0x174>
 800f72a:	46c0      	nop			@ (mov r8, r8)
 800f72c:	7ff00000 	.word	0x7ff00000
 800f730:	fffffc01 	.word	0xfffffc01
 800f734:	20000ba8 	.word	0x20000ba8
 800f738:	20000ba0 	.word	0x20000ba0
 800f73c:	3fe00000 	.word	0x3fe00000

0800f740 <__ieee754_fmod>:
 800f740:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f742:	b085      	sub	sp, #20
 800f744:	9200      	str	r2, [sp, #0]
 800f746:	9301      	str	r3, [sp, #4]
 800f748:	9b01      	ldr	r3, [sp, #4]
 800f74a:	9e00      	ldr	r6, [sp, #0]
 800f74c:	005b      	lsls	r3, r3, #1
 800f74e:	085b      	lsrs	r3, r3, #1
 800f750:	469c      	mov	ip, r3
 800f752:	9603      	str	r6, [sp, #12]
 800f754:	4333      	orrs	r3, r6
 800f756:	d00d      	beq.n	800f774 <__ieee754_fmod+0x34>
 800f758:	4b7a      	ldr	r3, [pc, #488]	@ (800f944 <__ieee754_fmod+0x204>)
 800f75a:	004a      	lsls	r2, r1, #1
 800f75c:	000d      	movs	r5, r1
 800f75e:	0852      	lsrs	r2, r2, #1
 800f760:	429a      	cmp	r2, r3
 800f762:	d807      	bhi.n	800f774 <__ieee754_fmod+0x34>
 800f764:	4664      	mov	r4, ip
 800f766:	4273      	negs	r3, r6
 800f768:	4333      	orrs	r3, r6
 800f76a:	0fdb      	lsrs	r3, r3, #31
 800f76c:	4323      	orrs	r3, r4
 800f76e:	4c76      	ldr	r4, [pc, #472]	@ (800f948 <__ieee754_fmod+0x208>)
 800f770:	42a3      	cmp	r3, r4
 800f772:	d909      	bls.n	800f788 <__ieee754_fmod+0x48>
 800f774:	9a00      	ldr	r2, [sp, #0]
 800f776:	9b01      	ldr	r3, [sp, #4]
 800f778:	f7f2 ff20 	bl	80025bc <__aeabi_dmul>
 800f77c:	0002      	movs	r2, r0
 800f77e:	000b      	movs	r3, r1
 800f780:	f7f2 fad8 	bl	8001d34 <__aeabi_ddiv>
 800f784:	b005      	add	sp, #20
 800f786:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f788:	0fcc      	lsrs	r4, r1, #31
 800f78a:	07e4      	lsls	r4, r4, #31
 800f78c:	0007      	movs	r7, r0
 800f78e:	0003      	movs	r3, r0
 800f790:	9402      	str	r4, [sp, #8]
 800f792:	4562      	cmp	r2, ip
 800f794:	dc0a      	bgt.n	800f7ac <__ieee754_fmod+0x6c>
 800f796:	dbf5      	blt.n	800f784 <__ieee754_fmod+0x44>
 800f798:	4286      	cmp	r6, r0
 800f79a:	d8f3      	bhi.n	800f784 <__ieee754_fmod+0x44>
 800f79c:	d106      	bne.n	800f7ac <__ieee754_fmod+0x6c>
 800f79e:	0022      	movs	r2, r4
 800f7a0:	4b6a      	ldr	r3, [pc, #424]	@ (800f94c <__ieee754_fmod+0x20c>)
 800f7a2:	0f12      	lsrs	r2, r2, #28
 800f7a4:	189b      	adds	r3, r3, r2
 800f7a6:	6818      	ldr	r0, [r3, #0]
 800f7a8:	6859      	ldr	r1, [r3, #4]
 800f7aa:	e7eb      	b.n	800f784 <__ieee754_fmod+0x44>
 800f7ac:	4866      	ldr	r0, [pc, #408]	@ (800f948 <__ieee754_fmod+0x208>)
 800f7ae:	4205      	tst	r5, r0
 800f7b0:	d14c      	bne.n	800f84c <__ieee754_fmod+0x10c>
 800f7b2:	2a00      	cmp	r2, #0
 800f7b4:	d143      	bne.n	800f83e <__ieee754_fmod+0xfe>
 800f7b6:	0038      	movs	r0, r7
 800f7b8:	4965      	ldr	r1, [pc, #404]	@ (800f950 <__ieee754_fmod+0x210>)
 800f7ba:	2800      	cmp	r0, #0
 800f7bc:	dc3c      	bgt.n	800f838 <__ieee754_fmod+0xf8>
 800f7be:	4862      	ldr	r0, [pc, #392]	@ (800f948 <__ieee754_fmod+0x208>)
 800f7c0:	9c01      	ldr	r4, [sp, #4]
 800f7c2:	4220      	tst	r0, r4
 800f7c4:	d150      	bne.n	800f868 <__ieee754_fmod+0x128>
 800f7c6:	4660      	mov	r0, ip
 800f7c8:	2800      	cmp	r0, #0
 800f7ca:	d146      	bne.n	800f85a <__ieee754_fmod+0x11a>
 800f7cc:	4860      	ldr	r0, [pc, #384]	@ (800f950 <__ieee754_fmod+0x210>)
 800f7ce:	2e00      	cmp	r6, #0
 800f7d0:	dc40      	bgt.n	800f854 <__ieee754_fmod+0x114>
 800f7d2:	4c60      	ldr	r4, [pc, #384]	@ (800f954 <__ieee754_fmod+0x214>)
 800f7d4:	42a1      	cmp	r1, r4
 800f7d6:	db4c      	blt.n	800f872 <__ieee754_fmod+0x132>
 800f7d8:	2280      	movs	r2, #128	@ 0x80
 800f7da:	032f      	lsls	r7, r5, #12
 800f7dc:	0b3f      	lsrs	r7, r7, #12
 800f7de:	0352      	lsls	r2, r2, #13
 800f7e0:	433a      	orrs	r2, r7
 800f7e2:	4c5c      	ldr	r4, [pc, #368]	@ (800f954 <__ieee754_fmod+0x214>)
 800f7e4:	42a0      	cmp	r0, r4
 800f7e6:	db59      	blt.n	800f89c <__ieee754_fmod+0x15c>
 800f7e8:	2580      	movs	r5, #128	@ 0x80
 800f7ea:	9c01      	ldr	r4, [sp, #4]
 800f7ec:	036d      	lsls	r5, r5, #13
 800f7ee:	0324      	lsls	r4, r4, #12
 800f7f0:	0b24      	lsrs	r4, r4, #12
 800f7f2:	4325      	orrs	r5, r4
 800f7f4:	1a09      	subs	r1, r1, r0
 800f7f6:	9e03      	ldr	r6, [sp, #12]
 800f7f8:	1b54      	subs	r4, r2, r5
 800f7fa:	1b9f      	subs	r7, r3, r6
 800f7fc:	2900      	cmp	r1, #0
 800f7fe:	d165      	bne.n	800f8cc <__ieee754_fmod+0x18c>
 800f800:	42b3      	cmp	r3, r6
 800f802:	4189      	sbcs	r1, r1
 800f804:	4249      	negs	r1, r1
 800f806:	1a64      	subs	r4, r4, r1
 800f808:	d401      	bmi.n	800f80e <__ieee754_fmod+0xce>
 800f80a:	003b      	movs	r3, r7
 800f80c:	0022      	movs	r2, r4
 800f80e:	0011      	movs	r1, r2
 800f810:	4319      	orrs	r1, r3
 800f812:	d06a      	beq.n	800f8ea <__ieee754_fmod+0x1aa>
 800f814:	2180      	movs	r1, #128	@ 0x80
 800f816:	0349      	lsls	r1, r1, #13
 800f818:	428a      	cmp	r2, r1
 800f81a:	db6e      	blt.n	800f8fa <__ieee754_fmod+0x1ba>
 800f81c:	494d      	ldr	r1, [pc, #308]	@ (800f954 <__ieee754_fmod+0x214>)
 800f81e:	4288      	cmp	r0, r1
 800f820:	db71      	blt.n	800f906 <__ieee754_fmod+0x1c6>
 800f822:	494d      	ldr	r1, [pc, #308]	@ (800f958 <__ieee754_fmod+0x218>)
 800f824:	1852      	adds	r2, r2, r1
 800f826:	9902      	ldr	r1, [sp, #8]
 800f828:	430a      	orrs	r2, r1
 800f82a:	494c      	ldr	r1, [pc, #304]	@ (800f95c <__ieee754_fmod+0x21c>)
 800f82c:	1840      	adds	r0, r0, r1
 800f82e:	0504      	lsls	r4, r0, #20
 800f830:	4322      	orrs	r2, r4
 800f832:	0011      	movs	r1, r2
 800f834:	0018      	movs	r0, r3
 800f836:	e7a5      	b.n	800f784 <__ieee754_fmod+0x44>
 800f838:	3901      	subs	r1, #1
 800f83a:	0040      	lsls	r0, r0, #1
 800f83c:	e7bd      	b.n	800f7ba <__ieee754_fmod+0x7a>
 800f83e:	4945      	ldr	r1, [pc, #276]	@ (800f954 <__ieee754_fmod+0x214>)
 800f840:	02d0      	lsls	r0, r2, #11
 800f842:	2800      	cmp	r0, #0
 800f844:	ddbb      	ble.n	800f7be <__ieee754_fmod+0x7e>
 800f846:	3901      	subs	r1, #1
 800f848:	0040      	lsls	r0, r0, #1
 800f84a:	e7fa      	b.n	800f842 <__ieee754_fmod+0x102>
 800f84c:	4844      	ldr	r0, [pc, #272]	@ (800f960 <__ieee754_fmod+0x220>)
 800f84e:	1511      	asrs	r1, r2, #20
 800f850:	1809      	adds	r1, r1, r0
 800f852:	e7b4      	b.n	800f7be <__ieee754_fmod+0x7e>
 800f854:	3801      	subs	r0, #1
 800f856:	0076      	lsls	r6, r6, #1
 800f858:	e7b9      	b.n	800f7ce <__ieee754_fmod+0x8e>
 800f85a:	02c6      	lsls	r6, r0, #11
 800f85c:	483d      	ldr	r0, [pc, #244]	@ (800f954 <__ieee754_fmod+0x214>)
 800f85e:	2e00      	cmp	r6, #0
 800f860:	ddb7      	ble.n	800f7d2 <__ieee754_fmod+0x92>
 800f862:	3801      	subs	r0, #1
 800f864:	0076      	lsls	r6, r6, #1
 800f866:	e7fa      	b.n	800f85e <__ieee754_fmod+0x11e>
 800f868:	4660      	mov	r0, ip
 800f86a:	4c3d      	ldr	r4, [pc, #244]	@ (800f960 <__ieee754_fmod+0x220>)
 800f86c:	1500      	asrs	r0, r0, #20
 800f86e:	1900      	adds	r0, r0, r4
 800f870:	e7af      	b.n	800f7d2 <__ieee754_fmod+0x92>
 800f872:	4b38      	ldr	r3, [pc, #224]	@ (800f954 <__ieee754_fmod+0x214>)
 800f874:	1a5b      	subs	r3, r3, r1
 800f876:	2b1f      	cmp	r3, #31
 800f878:	dc0a      	bgt.n	800f890 <__ieee754_fmod+0x150>
 800f87a:	409a      	lsls	r2, r3
 800f87c:	003c      	movs	r4, r7
 800f87e:	0015      	movs	r5, r2
 800f880:	4a38      	ldr	r2, [pc, #224]	@ (800f964 <__ieee754_fmod+0x224>)
 800f882:	409f      	lsls	r7, r3
 800f884:	188a      	adds	r2, r1, r2
 800f886:	40d4      	lsrs	r4, r2
 800f888:	0022      	movs	r2, r4
 800f88a:	003b      	movs	r3, r7
 800f88c:	432a      	orrs	r2, r5
 800f88e:	e7a8      	b.n	800f7e2 <__ieee754_fmod+0xa2>
 800f890:	003a      	movs	r2, r7
 800f892:	4b35      	ldr	r3, [pc, #212]	@ (800f968 <__ieee754_fmod+0x228>)
 800f894:	1a5b      	subs	r3, r3, r1
 800f896:	409a      	lsls	r2, r3
 800f898:	2300      	movs	r3, #0
 800f89a:	e7a2      	b.n	800f7e2 <__ieee754_fmod+0xa2>
 800f89c:	4c2d      	ldr	r4, [pc, #180]	@ (800f954 <__ieee754_fmod+0x214>)
 800f89e:	1a27      	subs	r7, r4, r0
 800f8a0:	2f1f      	cmp	r7, #31
 800f8a2:	dc0c      	bgt.n	800f8be <__ieee754_fmod+0x17e>
 800f8a4:	4c2f      	ldr	r4, [pc, #188]	@ (800f964 <__ieee754_fmod+0x224>)
 800f8a6:	4665      	mov	r5, ip
 800f8a8:	46a4      	mov	ip, r4
 800f8aa:	4484      	add	ip, r0
 800f8ac:	4666      	mov	r6, ip
 800f8ae:	9c00      	ldr	r4, [sp, #0]
 800f8b0:	40bd      	lsls	r5, r7
 800f8b2:	40f4      	lsrs	r4, r6
 800f8b4:	4325      	orrs	r5, r4
 800f8b6:	9c00      	ldr	r4, [sp, #0]
 800f8b8:	40bc      	lsls	r4, r7
 800f8ba:	9403      	str	r4, [sp, #12]
 800f8bc:	e79a      	b.n	800f7f4 <__ieee754_fmod+0xb4>
 800f8be:	4d2a      	ldr	r5, [pc, #168]	@ (800f968 <__ieee754_fmod+0x228>)
 800f8c0:	9c00      	ldr	r4, [sp, #0]
 800f8c2:	1a2d      	subs	r5, r5, r0
 800f8c4:	40ac      	lsls	r4, r5
 800f8c6:	0025      	movs	r5, r4
 800f8c8:	2400      	movs	r4, #0
 800f8ca:	e7f6      	b.n	800f8ba <__ieee754_fmod+0x17a>
 800f8cc:	9e03      	ldr	r6, [sp, #12]
 800f8ce:	42b3      	cmp	r3, r6
 800f8d0:	41b6      	sbcs	r6, r6
 800f8d2:	4276      	negs	r6, r6
 800f8d4:	1ba4      	subs	r4, r4, r6
 800f8d6:	d505      	bpl.n	800f8e4 <__ieee754_fmod+0x1a4>
 800f8d8:	0fdc      	lsrs	r4, r3, #31
 800f8da:	0052      	lsls	r2, r2, #1
 800f8dc:	1912      	adds	r2, r2, r4
 800f8de:	005b      	lsls	r3, r3, #1
 800f8e0:	3901      	subs	r1, #1
 800f8e2:	e788      	b.n	800f7f6 <__ieee754_fmod+0xb6>
 800f8e4:	0023      	movs	r3, r4
 800f8e6:	433b      	orrs	r3, r7
 800f8e8:	d102      	bne.n	800f8f0 <__ieee754_fmod+0x1b0>
 800f8ea:	4b18      	ldr	r3, [pc, #96]	@ (800f94c <__ieee754_fmod+0x20c>)
 800f8ec:	9a02      	ldr	r2, [sp, #8]
 800f8ee:	e758      	b.n	800f7a2 <__ieee754_fmod+0x62>
 800f8f0:	0064      	lsls	r4, r4, #1
 800f8f2:	0ffa      	lsrs	r2, r7, #31
 800f8f4:	18a2      	adds	r2, r4, r2
 800f8f6:	007b      	lsls	r3, r7, #1
 800f8f8:	e7f2      	b.n	800f8e0 <__ieee754_fmod+0x1a0>
 800f8fa:	0fdc      	lsrs	r4, r3, #31
 800f8fc:	0052      	lsls	r2, r2, #1
 800f8fe:	1912      	adds	r2, r2, r4
 800f900:	005b      	lsls	r3, r3, #1
 800f902:	3801      	subs	r0, #1
 800f904:	e788      	b.n	800f818 <__ieee754_fmod+0xd8>
 800f906:	4913      	ldr	r1, [pc, #76]	@ (800f954 <__ieee754_fmod+0x214>)
 800f908:	1a0e      	subs	r6, r1, r0
 800f90a:	2e14      	cmp	r6, #20
 800f90c:	dc0b      	bgt.n	800f926 <__ieee754_fmod+0x1e6>
 800f90e:	40f3      	lsrs	r3, r6
 800f910:	0019      	movs	r1, r3
 800f912:	4b14      	ldr	r3, [pc, #80]	@ (800f964 <__ieee754_fmod+0x224>)
 800f914:	18c0      	adds	r0, r0, r3
 800f916:	0013      	movs	r3, r2
 800f918:	4083      	lsls	r3, r0
 800f91a:	4132      	asrs	r2, r6
 800f91c:	430b      	orrs	r3, r1
 800f91e:	9c02      	ldr	r4, [sp, #8]
 800f920:	4314      	orrs	r4, r2
 800f922:	0021      	movs	r1, r4
 800f924:	e786      	b.n	800f834 <__ieee754_fmod+0xf4>
 800f926:	2e1f      	cmp	r6, #31
 800f928:	dc06      	bgt.n	800f938 <__ieee754_fmod+0x1f8>
 800f92a:	490e      	ldr	r1, [pc, #56]	@ (800f964 <__ieee754_fmod+0x224>)
 800f92c:	40f3      	lsrs	r3, r6
 800f92e:	1840      	adds	r0, r0, r1
 800f930:	4082      	lsls	r2, r0
 800f932:	4313      	orrs	r3, r2
 800f934:	9a02      	ldr	r2, [sp, #8]
 800f936:	e7f2      	b.n	800f91e <__ieee754_fmod+0x1de>
 800f938:	4b0b      	ldr	r3, [pc, #44]	@ (800f968 <__ieee754_fmod+0x228>)
 800f93a:	1a1b      	subs	r3, r3, r0
 800f93c:	411a      	asrs	r2, r3
 800f93e:	0013      	movs	r3, r2
 800f940:	e7f8      	b.n	800f934 <__ieee754_fmod+0x1f4>
 800f942:	46c0      	nop			@ (mov r8, r8)
 800f944:	7fefffff 	.word	0x7fefffff
 800f948:	7ff00000 	.word	0x7ff00000
 800f94c:	08010818 	.word	0x08010818
 800f950:	fffffbed 	.word	0xfffffbed
 800f954:	fffffc02 	.word	0xfffffc02
 800f958:	fff00000 	.word	0xfff00000
 800f95c:	000003ff 	.word	0x000003ff
 800f960:	fffffc01 	.word	0xfffffc01
 800f964:	0000041e 	.word	0x0000041e
 800f968:	fffffbe2 	.word	0xfffffbe2

0800f96c <_init>:
 800f96c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f96e:	46c0      	nop			@ (mov r8, r8)
 800f970:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f972:	bc08      	pop	{r3}
 800f974:	469e      	mov	lr, r3
 800f976:	4770      	bx	lr

0800f978 <_fini>:
 800f978:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f97a:	46c0      	nop			@ (mov r8, r8)
 800f97c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f97e:	bc08      	pop	{r3}
 800f980:	469e      	mov	lr, r3
 800f982:	4770      	bx	lr
