0.6
2019.1
May 24 2019
15:06:07
C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/build/core_params.svh,1595346664,verilog,,,,,,,,,,,,
C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/build/network_params.svh,1595346664,verilog,,,,,,,,,,,,
C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/build/preamble_params.svh,1595346664,verilog,,,,,,,,,,,,
C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/core/CDC_sync.sv,1594143785,systemVerilog,,C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/core/clock_divider.sv,,CDC_sync,,,../../../../transmitter.srcs/sources_1/ip/MMCM,,,,,
C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/core/FIFO_buffer.sv,1594230390,systemVerilog,,C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/core/CDC_sync.sv,,FIFO_buffer,,,../../../../transmitter.srcs/sources_1/ip/MMCM,,,,,
C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/core/PIPO_buffer.sv,1594143785,systemVerilog,,C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/sorting/register/comparison_merge_r.sv,,PIPO_buffer,,,../../../../transmitter.srcs/sources_1/ip/MMCM,,,,,
C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/core/PISO_buffer.sv,1594143785,systemVerilog,,C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/core/ring_buffer.sv,,PISO_buffer,,,../../../../transmitter.srcs/sources_1/ip/MMCM,,,,,
C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/core/clock_divider.sv,1595343949,systemVerilog,,C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/core/PISO_buffer.sv,,clock_divider,,,../../../../transmitter.srcs/sources_1/ip/MMCM,,,,,
C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/core/edge_pulse.sv,1594143785,systemVerilog,,C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/core/PIPO_buffer.sv,,edge_pulse,,,../../../../transmitter.srcs/sources_1/ip/MMCM,,,,,
C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/core/ring_buffer.sv,1594143785,systemVerilog,,C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/core/edge_pulse.sv,,ring_buffer,,,../../../../transmitter.srcs/sources_1/ip/MMCM,,,,,
C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/modules/transmitter.sv,1595349001,systemVerilog,C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/core/CDC_sync.sv;C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/core/FIFO_buffer.sv;C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/core/PIPO_buffer.sv;C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/core/PISO_buffer.sv;C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/core/clock_divider.sv;C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/core/edge_pulse.sv;C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/core/ring_buffer.sv;C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/reciever/uart_fast_write.sv;C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/sorting/register/comparison_base_r.sv;C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/sorting/register/comparison_merge_r.sv;C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/transmitter/byte_packet_buffer.sv;C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/transmitter/modulator_v2.sv;C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/transmitter/signal_modulator.sv;C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/transmitter/sorter.sv;C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/transmitter/uart_fast_read.sv,C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/transmitter/signal_modulator.sv,C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/build/core_params.svh;C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/build/network_params.svh;C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/build/preamble_params.svh,$unit_transmitter_sv;transmitter,,,../../../../transmitter.srcs/sources_1/ip/MMCM,,,,,
C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/reciever/uart_fast_write.sv,1594143785,systemVerilog,,C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/core/FIFO_buffer.sv,,uart_fast_write,,,../../../../transmitter.srcs/sources_1/ip/MMCM,,,,,
C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/sorting/register/comparison_base_r.sv,1594149498,systemVerilog,,C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/transmitter/modulator_v2.sv,C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/build/core_params.svh;C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/build/network_params.svh,comparison_base_r,,,../../../../transmitter.srcs/sources_1/ip/MMCM,,,,,
C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/sorting/register/comparison_merge_r.sv,1594149465,systemVerilog,,C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/sorting/register/comparison_base_r.sv,C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/build/core_params.svh;C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/build/network_params.svh,comparison_merge_r,,,../../../../transmitter.srcs/sources_1/ip/MMCM,,,,,
C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/transmitter/byte_packet_buffer.sv,1594146521,systemVerilog,,C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/transmitter/uart_fast_read.sv,C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/build/core_params.svh,byte_packet_buffer,,,../../../../transmitter.srcs/sources_1/ip/MMCM,,,,,
C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/transmitter/modulator_v2.sv,1595348873,systemVerilog,,,C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/build/core_params.svh,modulator_v2,,,../../../../transmitter.srcs/sources_1/ip/MMCM,,,,,
C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/transmitter/signal_modulator.sv,1594949500,systemVerilog,,C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/transmitter/sorter.sv,C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/build/core_params.svh;C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/build/preamble_params.svh;C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/build/network_params.svh,signal_modulator,,,../../../../transmitter.srcs/sources_1/ip/MMCM,,,,,
C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/transmitter/sorter.sv,1594150776,systemVerilog,,C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/transmitter/byte_packet_buffer.sv,C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/build/core_params.svh;C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/build/network_params.svh;C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/build/preamble_params.svh,sorter,,,../../../../transmitter.srcs/sources_1/ip/MMCM,,,,,
C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/transmitter/uart_fast_read.sv,1591064196,systemVerilog,,C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/reciever/uart_fast_write.sv,,uart_fast_read,,,../../../../transmitter.srcs/sources_1/ip/MMCM,,,,,
C:/Users/Steph/Documents/Dev/Verilog/BPSK/xpr/transmitter/transmitter.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Users/Steph/Documents/Dev/Verilog/BPSK/xpr/transmitter/transmitter.srcs/sources_1/ip/MMCM/MMCM_sim_netlist.v,1594747037,verilog,,,,MMCM;MMCM_MMCM_clk_wiz,,,../../../../transmitter.srcs/sources_1/ip/MMCM,,,,,
