INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xy424/Documents/VivadoRepository/lab7_1_5/lab7_1_5.srcs/sources_1/new/counter_behavior_case.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_behavior_case
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/xy424/Documents/VivadoRepository/lab7_1_5/lab7_1_5.srcs/sim_1/new/counter_behavior_case_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_behavior_case_tb
