$date
	Fri Dec 31 18:06:41 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module register_tb $end
$var wire 32 ! read_data2 [31:0] $end
$var wire 32 " read_data1 [31:0] $end
$var reg 5 # address_read1 [4:0] $end
$var reg 5 $ address_read2 [4:0] $end
$var reg 5 % address_write [4:0] $end
$var reg 1 & clk $end
$var reg 32 ' write_data [31:0] $end
$var reg 1 ( write_en $end
$scope module register_file $end
$var wire 5 ) address_read1 [4:0] $end
$var wire 5 * address_read2 [4:0] $end
$var wire 5 + address_write [4:0] $end
$var wire 1 & clk $end
$var wire 32 , read_data1 [31:0] $end
$var wire 32 - read_data2 [31:0] $end
$var wire 32 . write_data [31:0] $end
$var wire 1 ( write_en $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx .
bx -
bx ,
bx +
b1 *
b0 )
0(
bx '
0&
bx %
b1 $
b0 #
bx "
bx !
$end
#10
b11111111101010101111111110101010 '
b11111111101010101111111110101010 .
b0 %
b0 +
1(
1&
#11
b11111111101010101111111110101010 "
b11111111101010101111111110101010 ,
#20
0&
#30
b10010001101000101011001111000 '
b10010001101000101011001111000 .
b1 %
b1 +
1&
#31
b10010001101000101011001111000 !
b10010001101000101011001111000 -
#40
0&
#50
1&
#60
0&
#70
1&
#80
0&
#90
1&
#100
0&
#110
1&
#120
0&
#130
1&
#140
0&
#150
1&
#160
0&
#170
1&
#180
0&
#190
1&
#200
0&
#210
1&
#220
0&
#230
1&
#240
0&
#250
1&
#260
0&
#270
1&
#280
0&
#290
1&
#300
0&
#310
1&
#320
0&
#330
1&
#340
0&
#350
1&
#360
0&
#370
1&
#380
0&
#390
1&
#400
0&
#410
1&
#420
0&
#430
1&
#440
0&
#450
1&
#460
0&
#470
1&
#480
0&
#490
1&
#500
0&
#510
1&
#520
0&
#530
1&
#540
0&
#550
1&
#560
0&
#570
1&
#580
0&
#590
1&
#600
0&
#610
1&
#620
0&
#630
1&
#640
0&
#650
1&
#660
0&
#670
1&
#680
0&
#690
1&
#700
0&
#710
1&
#720
0&
#730
1&
#740
0&
#750
1&
#760
0&
#770
1&
#780
0&
#790
1&
#800
0&
#810
1&
#820
0&
#830
1&
#840
0&
#850
1&
#860
0&
#870
1&
#880
0&
#890
1&
#900
0&
#910
1&
#920
0&
#930
1&
#940
0&
#950
1&
#960
0&
#970
1&
#980
0&
#990
1&
#1000
0&
