// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out

// output will be assigned to out and internal
assign out = a&b; // AND logic

endmodule
