#ifndef CAPSTONE_ARM64_H
#define CAPSTONE_ARM64_H

/* Capstone Disassembly Engine */
/* By Nguyen Anh Quynh <aquynh@gmail.com>, 2013-2015 */

#ifdef __cplusplus
extern "C" {
#endif

#include <capstone/aarch64.h>
#include "cs_operand.h"
#include "platform.h"

#include <assert.h>

#ifdef _MSC_VER
#pragma warning(disable : 4201)
#endif

typedef enum {
  ARM64_SFT_INVALID = AArch64_SFT_INVALID,
  ARM64_SFT_LSL = AArch64_SFT_LSL,
  ARM64_SFT_MSL = AArch64_SFT_MSL,
  ARM64_SFT_LSR = AArch64_SFT_LSR,
  ARM64_SFT_ASR = AArch64_SFT_ASR,
  ARM64_SFT_ROR = AArch64_SFT_ROR,
} arm64_shifter;

typedef enum {
  ARM64_EXT_INVALID = AArch64_EXT_INVALID,
  ARM64_EXT_UXTB = AArch64_EXT_UXTB,
  ARM64_EXT_UXTH = AArch64_EXT_UXTH,
  ARM64_EXT_UXTW = AArch64_EXT_UXTW,
  ARM64_EXT_UXTX = AArch64_EXT_UXTX,
  ARM64_EXT_SXTB = AArch64_EXT_SXTB,
  ARM64_EXT_SXTH = AArch64_EXT_SXTH,
  ARM64_EXT_SXTW = AArch64_EXT_SXTW,
  ARM64_EXT_SXTX = AArch64_EXT_SXTX,
} arm64_extender;

typedef enum {
	ARM64Layout_Invalid = AArch64Layout_Invalid,
	ARM64Layout_VL_B = AArch64Layout_VL_B,
	ARM64Layout_VL_H = AArch64Layout_VL_H,
	ARM64Layout_VL_S = AArch64Layout_VL_S,
	ARM64Layout_VL_D = AArch64Layout_VL_D,
	ARM64Layout_VL_Q = AArch64Layout_VL_Q,

	ARM64Layout_VL_4B = AArch64Layout_VL_4B,
	ARM64Layout_VL_2H = AArch64Layout_VL_2H,
	ARM64Layout_VL_1S = AArch64Layout_VL_1S,

	ARM64Layout_VL_8B = AArch64Layout_VL_8B,
	ARM64Layout_VL_4H = AArch64Layout_VL_4H,
	ARM64Layout_VL_2S = AArch64Layout_VL_2S,
	ARM64Layout_VL_1D = AArch64Layout_VL_1D,

	ARM64Layout_VL_16B = AArch64Layout_VL_16B,
	ARM64Layout_VL_8H = AArch64Layout_VL_8H,
	ARM64Layout_VL_4S = AArch64Layout_VL_4S,
	ARM64Layout_VL_2D = AArch64Layout_VL_2D,
	ARM64Layout_VL_1Q = AArch64Layout_VL_1Q,

	ARM64Layout_VL_64B = AArch64Layout_VL_64B,
	ARM64Layout_VL_32H = AArch64Layout_VL_32H,
	ARM64Layout_VL_16S = AArch64Layout_VL_16S,
	ARM64Layout_VL_8D = AArch64Layout_VL_8D,

	ARM64Layout_VL_Complete = AArch64Layout_VL_Complete,
} ARM64Layout_VectorLayout;


typedef enum {
	ARM64CC_EQ = AArch64CC_EQ,
	ARM64CC_NE = AArch64CC_NE,
	ARM64CC_HS = AArch64CC_HS,
	ARM64CC_LO = AArch64CC_LO,
	ARM64CC_MI = AArch64CC_MI,
	ARM64CC_PL = AArch64CC_PL,
	ARM64CC_VS = AArch64CC_VS,
	ARM64CC_VC = AArch64CC_VC,
	ARM64CC_HI = AArch64CC_HI,
	ARM64CC_LS = AArch64CC_LS,
	ARM64CC_GE = AArch64CC_GE,
	ARM64CC_LT = AArch64CC_LT,
	ARM64CC_GT = AArch64CC_GT,
	ARM64CC_LE = AArch64CC_LE,
	ARM64CC_AL = AArch64CC_AL,
	ARM64CC_NV = AArch64CC_NV,
	ARM64CC_Invalid = AArch64CC_Invalid,

	ARM64CC_ANY_ACTIVE = AArch64CC_ANY_ACTIVE,
	ARM64CC_FIRST_ACTIVE = AArch64CC_FIRST_ACTIVE,
	ARM64CC_LAST_ACTIVE = AArch64CC_LAST_ACTIVE,
	ARM64CC_NONE_ACTIVE = AArch64CC_NONE_ACTIVE,
} ARM64CC_CondCode;

inline static const char *ARM64CC_getCondCodeName(ARM64CC_CondCode Code)
{
	switch (Code) {
	default:
		assert(0 && "Unknown condition code");
	case ARM64CC_EQ:
		return "eq";
	case ARM64CC_NE:
		return "ne";
	case ARM64CC_HS:
		return "hs";
	case ARM64CC_LO:
		return "lo";
	case ARM64CC_MI:
		return "mi";
	case ARM64CC_PL:
		return "pl";
	case ARM64CC_VS:
		return "vs";
	case ARM64CC_VC:
		return "vc";
	case ARM64CC_HI:
		return "hi";
	case ARM64CC_LS:
		return "ls";
	case ARM64CC_GE:
		return "ge";
	case ARM64CC_LT:
		return "lt";
	case ARM64CC_GT:
		return "gt";
	case ARM64CC_LE:
		return "le";
	case ARM64CC_AL:
		return "al";
	case ARM64CC_NV:
		return "nv";
	}
}

inline static ARM64CC_CondCode ARM64CC_getInvertedCondCode(ARM64CC_CondCode Code)
{

	return (ARM64CC_CondCode)((unsigned)(Code) ^ 0x1);
}

inline static unsigned ARM64CC_getNZCVToSatisfyCondCode(ARM64CC_CondCode Code)
{
	enum { N = 8, Z = 4, C = 2, V = 1 };
	switch (Code) {
	default:
		assert(0 && "Unknown condition code");
	case ARM64CC_EQ:
		return Z; // Z == 1
	case ARM64CC_NE:
		return 0; // Z == 0
	case ARM64CC_HS:
		return C; // C == 1
	case ARM64CC_LO:
		return 0; // C == 0
	case ARM64CC_MI:
		return N; // N == 1
	case ARM64CC_PL:
		return 0; // N == 0
	case ARM64CC_VS:
		return V; // V == 1
	case ARM64CC_VC:
		return 0; // V == 0
	case ARM64CC_HI:
		return C; // C == 1 && Z == 0
	case ARM64CC_LS:
		return 0; // C == 0 || Z == 1
	case ARM64CC_GE:
		return 0; // N == V
	case ARM64CC_LT:
		return N; // N != V
	case ARM64CC_GT:
		return 0; // Z == 0 && N == V
	case ARM64CC_LE:
		return Z; // Z == 1 || N != V
	}
}

inline static bool ARM64CC_isReflexive(ARM64CC_CondCode Code)
{
	switch (Code) {
	case ARM64CC_EQ:
	case ARM64CC_HS:
	case ARM64CC_PL:
	case ARM64CC_LS:
	case ARM64CC_GE:
	case ARM64CC_LE:
	case ARM64CC_AL:
	case ARM64CC_NV:
		return true;
	default:
		return false;
	}
}

inline static bool ARM64CC_isIrreflexive(ARM64CC_CondCode Code)
{
	switch (Code) {
	case ARM64CC_NE:
	case ARM64CC_LO:
	case ARM64CC_MI:
	case ARM64CC_HI:
	case ARM64CC_LT:
	case ARM64CC_GT:
		return true;
	default:
		return false;
	}
}


typedef enum {

	ARM64_TLBI_ALLE1 = AArch64_TLBI_ALLE1,
	ARM64_TLBI_ALLE1IS = AArch64_TLBI_ALLE1IS,
	ARM64_TLBI_ALLE1ISNXS = AArch64_TLBI_ALLE1ISNXS,
	ARM64_TLBI_ALLE1NXS = AArch64_TLBI_ALLE1NXS,
	ARM64_TLBI_ALLE1OS = AArch64_TLBI_ALLE1OS,
	ARM64_TLBI_ALLE1OSNXS = AArch64_TLBI_ALLE1OSNXS,
	ARM64_TLBI_ALLE2 = AArch64_TLBI_ALLE2,
	ARM64_TLBI_ALLE2IS = AArch64_TLBI_ALLE2IS,
	ARM64_TLBI_ALLE2ISNXS = AArch64_TLBI_ALLE2ISNXS,
	ARM64_TLBI_ALLE2NXS = AArch64_TLBI_ALLE2NXS,
	ARM64_TLBI_ALLE2OS = AArch64_TLBI_ALLE2OS,
	ARM64_TLBI_ALLE2OSNXS = AArch64_TLBI_ALLE2OSNXS,
	ARM64_TLBI_ALLE3 = AArch64_TLBI_ALLE3,
	ARM64_TLBI_ALLE3IS = AArch64_TLBI_ALLE3IS,
	ARM64_TLBI_ALLE3ISNXS = AArch64_TLBI_ALLE3ISNXS,
	ARM64_TLBI_ALLE3NXS = AArch64_TLBI_ALLE3NXS,
	ARM64_TLBI_ALLE3OS = AArch64_TLBI_ALLE3OS,
	ARM64_TLBI_ALLE3OSNXS = AArch64_TLBI_ALLE3OSNXS,
	ARM64_TLBI_ASIDE1 = AArch64_TLBI_ASIDE1,
	ARM64_TLBI_ASIDE1IS = AArch64_TLBI_ASIDE1IS,
	ARM64_TLBI_ASIDE1ISNXS = AArch64_TLBI_ASIDE1ISNXS,
	ARM64_TLBI_ASIDE1NXS = AArch64_TLBI_ASIDE1NXS,
	ARM64_TLBI_ASIDE1OS = AArch64_TLBI_ASIDE1OS,
	ARM64_TLBI_ASIDE1OSNXS = AArch64_TLBI_ASIDE1OSNXS,
	ARM64_TLBI_IPAS2E1 = AArch64_TLBI_IPAS2E1,
	ARM64_TLBI_IPAS2E1IS = AArch64_TLBI_IPAS2E1IS,
	ARM64_TLBI_IPAS2E1ISNXS = AArch64_TLBI_IPAS2E1ISNXS,
	ARM64_TLBI_IPAS2E1NXS = AArch64_TLBI_IPAS2E1NXS,
	ARM64_TLBI_IPAS2E1OS = AArch64_TLBI_IPAS2E1OS,
	ARM64_TLBI_IPAS2E1OSNXS = AArch64_TLBI_IPAS2E1OSNXS,
	ARM64_TLBI_IPAS2LE1 = AArch64_TLBI_IPAS2LE1,
	ARM64_TLBI_IPAS2LE1IS = AArch64_TLBI_IPAS2LE1IS,
	ARM64_TLBI_IPAS2LE1ISNXS = AArch64_TLBI_IPAS2LE1ISNXS,
	ARM64_TLBI_IPAS2LE1NXS = AArch64_TLBI_IPAS2LE1NXS,
	ARM64_TLBI_IPAS2LE1OS = AArch64_TLBI_IPAS2LE1OS,
	ARM64_TLBI_IPAS2LE1OSNXS = AArch64_TLBI_IPAS2LE1OSNXS,
	ARM64_TLBI_PAALL = AArch64_TLBI_PAALL,
	ARM64_TLBI_PAALLNXS = AArch64_TLBI_PAALLNXS,
	ARM64_TLBI_PAALLOS = AArch64_TLBI_PAALLOS,
	ARM64_TLBI_PAALLOSNXS = AArch64_TLBI_PAALLOSNXS,
	ARM64_TLBI_RIPAS2E1 = AArch64_TLBI_RIPAS2E1,
	ARM64_TLBI_RIPAS2E1IS = AArch64_TLBI_RIPAS2E1IS,
	ARM64_TLBI_RIPAS2E1ISNXS = AArch64_TLBI_RIPAS2E1ISNXS,
	ARM64_TLBI_RIPAS2E1NXS = AArch64_TLBI_RIPAS2E1NXS,
	ARM64_TLBI_RIPAS2E1OS = AArch64_TLBI_RIPAS2E1OS,
	ARM64_TLBI_RIPAS2E1OSNXS = AArch64_TLBI_RIPAS2E1OSNXS,
	ARM64_TLBI_RIPAS2LE1 = AArch64_TLBI_RIPAS2LE1,
	ARM64_TLBI_RIPAS2LE1IS = AArch64_TLBI_RIPAS2LE1IS,
	ARM64_TLBI_RIPAS2LE1ISNXS = AArch64_TLBI_RIPAS2LE1ISNXS,
	ARM64_TLBI_RIPAS2LE1NXS = AArch64_TLBI_RIPAS2LE1NXS,
	ARM64_TLBI_RIPAS2LE1OS = AArch64_TLBI_RIPAS2LE1OS,
	ARM64_TLBI_RIPAS2LE1OSNXS = AArch64_TLBI_RIPAS2LE1OSNXS,
	ARM64_TLBI_RPALOS = AArch64_TLBI_RPALOS,
	ARM64_TLBI_RPALOSNXS = AArch64_TLBI_RPALOSNXS,
	ARM64_TLBI_RPAOS = AArch64_TLBI_RPAOS,
	ARM64_TLBI_RPAOSNXS = AArch64_TLBI_RPAOSNXS,
	ARM64_TLBI_RVAAE1 = AArch64_TLBI_RVAAE1,
	ARM64_TLBI_RVAAE1IS = AArch64_TLBI_RVAAE1IS,
	ARM64_TLBI_RVAAE1ISNXS = AArch64_TLBI_RVAAE1ISNXS,
	ARM64_TLBI_RVAAE1NXS = AArch64_TLBI_RVAAE1NXS,
	ARM64_TLBI_RVAAE1OS = AArch64_TLBI_RVAAE1OS,
	ARM64_TLBI_RVAAE1OSNXS = AArch64_TLBI_RVAAE1OSNXS,
	ARM64_TLBI_RVAALE1 = AArch64_TLBI_RVAALE1,
	ARM64_TLBI_RVAALE1IS = AArch64_TLBI_RVAALE1IS,
	ARM64_TLBI_RVAALE1ISNXS = AArch64_TLBI_RVAALE1ISNXS,
	ARM64_TLBI_RVAALE1NXS = AArch64_TLBI_RVAALE1NXS,
	ARM64_TLBI_RVAALE1OS = AArch64_TLBI_RVAALE1OS,
	ARM64_TLBI_RVAALE1OSNXS = AArch64_TLBI_RVAALE1OSNXS,
	ARM64_TLBI_RVAE1 = AArch64_TLBI_RVAE1,
	ARM64_TLBI_RVAE1IS = AArch64_TLBI_RVAE1IS,
	ARM64_TLBI_RVAE1ISNXS = AArch64_TLBI_RVAE1ISNXS,
	ARM64_TLBI_RVAE1NXS = AArch64_TLBI_RVAE1NXS,
	ARM64_TLBI_RVAE1OS = AArch64_TLBI_RVAE1OS,
	ARM64_TLBI_RVAE1OSNXS = AArch64_TLBI_RVAE1OSNXS,
	ARM64_TLBI_RVAE2 = AArch64_TLBI_RVAE2,
	ARM64_TLBI_RVAE2IS = AArch64_TLBI_RVAE2IS,
	ARM64_TLBI_RVAE2ISNXS = AArch64_TLBI_RVAE2ISNXS,
	ARM64_TLBI_RVAE2NXS = AArch64_TLBI_RVAE2NXS,
	ARM64_TLBI_RVAE2OS = AArch64_TLBI_RVAE2OS,
	ARM64_TLBI_RVAE2OSNXS = AArch64_TLBI_RVAE2OSNXS,
	ARM64_TLBI_RVAE3 = AArch64_TLBI_RVAE3,
	ARM64_TLBI_RVAE3IS = AArch64_TLBI_RVAE3IS,
	ARM64_TLBI_RVAE3ISNXS = AArch64_TLBI_RVAE3ISNXS,
	ARM64_TLBI_RVAE3NXS = AArch64_TLBI_RVAE3NXS,
	ARM64_TLBI_RVAE3OS = AArch64_TLBI_RVAE3OS,
	ARM64_TLBI_RVAE3OSNXS = AArch64_TLBI_RVAE3OSNXS,
	ARM64_TLBI_RVALE1 = AArch64_TLBI_RVALE1,
	ARM64_TLBI_RVALE1IS = AArch64_TLBI_RVALE1IS,
	ARM64_TLBI_RVALE1ISNXS = AArch64_TLBI_RVALE1ISNXS,
	ARM64_TLBI_RVALE1NXS = AArch64_TLBI_RVALE1NXS,
	ARM64_TLBI_RVALE1OS = AArch64_TLBI_RVALE1OS,
	ARM64_TLBI_RVALE1OSNXS = AArch64_TLBI_RVALE1OSNXS,
	ARM64_TLBI_RVALE2 = AArch64_TLBI_RVALE2,
	ARM64_TLBI_RVALE2IS = AArch64_TLBI_RVALE2IS,
	ARM64_TLBI_RVALE2ISNXS = AArch64_TLBI_RVALE2ISNXS,
	ARM64_TLBI_RVALE2NXS = AArch64_TLBI_RVALE2NXS,
	ARM64_TLBI_RVALE2OS = AArch64_TLBI_RVALE2OS,
	ARM64_TLBI_RVALE2OSNXS = AArch64_TLBI_RVALE2OSNXS,
	ARM64_TLBI_RVALE3 = AArch64_TLBI_RVALE3,
	ARM64_TLBI_RVALE3IS = AArch64_TLBI_RVALE3IS,
	ARM64_TLBI_RVALE3ISNXS = AArch64_TLBI_RVALE3ISNXS,
	ARM64_TLBI_RVALE3NXS = AArch64_TLBI_RVALE3NXS,
	ARM64_TLBI_RVALE3OS = AArch64_TLBI_RVALE3OS,
	ARM64_TLBI_RVALE3OSNXS = AArch64_TLBI_RVALE3OSNXS,
	ARM64_TLBI_VAAE1 = AArch64_TLBI_VAAE1,
	ARM64_TLBI_VAAE1IS = AArch64_TLBI_VAAE1IS,
	ARM64_TLBI_VAAE1ISNXS = AArch64_TLBI_VAAE1ISNXS,
	ARM64_TLBI_VAAE1NXS = AArch64_TLBI_VAAE1NXS,
	ARM64_TLBI_VAAE1OS = AArch64_TLBI_VAAE1OS,
	ARM64_TLBI_VAAE1OSNXS = AArch64_TLBI_VAAE1OSNXS,
	ARM64_TLBI_VAALE1 = AArch64_TLBI_VAALE1,
	ARM64_TLBI_VAALE1IS = AArch64_TLBI_VAALE1IS,
	ARM64_TLBI_VAALE1ISNXS = AArch64_TLBI_VAALE1ISNXS,
	ARM64_TLBI_VAALE1NXS = AArch64_TLBI_VAALE1NXS,
	ARM64_TLBI_VAALE1OS = AArch64_TLBI_VAALE1OS,
	ARM64_TLBI_VAALE1OSNXS = AArch64_TLBI_VAALE1OSNXS,
	ARM64_TLBI_VAE1 = AArch64_TLBI_VAE1,
	ARM64_TLBI_VAE1IS = AArch64_TLBI_VAE1IS,
	ARM64_TLBI_VAE1ISNXS = AArch64_TLBI_VAE1ISNXS,
	ARM64_TLBI_VAE1NXS = AArch64_TLBI_VAE1NXS,
	ARM64_TLBI_VAE1OS = AArch64_TLBI_VAE1OS,
	ARM64_TLBI_VAE1OSNXS = AArch64_TLBI_VAE1OSNXS,
	ARM64_TLBI_VAE2 = AArch64_TLBI_VAE2,
	ARM64_TLBI_VAE2IS = AArch64_TLBI_VAE2IS,
	ARM64_TLBI_VAE2ISNXS = AArch64_TLBI_VAE2ISNXS,
	ARM64_TLBI_VAE2NXS = AArch64_TLBI_VAE2NXS,
	ARM64_TLBI_VAE2OS = AArch64_TLBI_VAE2OS,
	ARM64_TLBI_VAE2OSNXS = AArch64_TLBI_VAE2OSNXS,
	ARM64_TLBI_VAE3 = AArch64_TLBI_VAE3,
	ARM64_TLBI_VAE3IS = AArch64_TLBI_VAE3IS,
	ARM64_TLBI_VAE3ISNXS = AArch64_TLBI_VAE3ISNXS,
	ARM64_TLBI_VAE3NXS = AArch64_TLBI_VAE3NXS,
	ARM64_TLBI_VAE3OS = AArch64_TLBI_VAE3OS,
	ARM64_TLBI_VAE3OSNXS = AArch64_TLBI_VAE3OSNXS,
	ARM64_TLBI_VALE1 = AArch64_TLBI_VALE1,
	ARM64_TLBI_VALE1IS = AArch64_TLBI_VALE1IS,
	ARM64_TLBI_VALE1ISNXS = AArch64_TLBI_VALE1ISNXS,
	ARM64_TLBI_VALE1NXS = AArch64_TLBI_VALE1NXS,
	ARM64_TLBI_VALE1OS = AArch64_TLBI_VALE1OS,
	ARM64_TLBI_VALE1OSNXS = AArch64_TLBI_VALE1OSNXS,
	ARM64_TLBI_VALE2 = AArch64_TLBI_VALE2,
	ARM64_TLBI_VALE2IS = AArch64_TLBI_VALE2IS,
	ARM64_TLBI_VALE2ISNXS = AArch64_TLBI_VALE2ISNXS,
	ARM64_TLBI_VALE2NXS = AArch64_TLBI_VALE2NXS,
	ARM64_TLBI_VALE2OS = AArch64_TLBI_VALE2OS,
	ARM64_TLBI_VALE2OSNXS = AArch64_TLBI_VALE2OSNXS,
	ARM64_TLBI_VALE3 = AArch64_TLBI_VALE3,
	ARM64_TLBI_VALE3IS = AArch64_TLBI_VALE3IS,
	ARM64_TLBI_VALE3ISNXS = AArch64_TLBI_VALE3ISNXS,
	ARM64_TLBI_VALE3NXS = AArch64_TLBI_VALE3NXS,
	ARM64_TLBI_VALE3OS = AArch64_TLBI_VALE3OS,
	ARM64_TLBI_VALE3OSNXS = AArch64_TLBI_VALE3OSNXS,
	ARM64_TLBI_VMALLE1 = AArch64_TLBI_VMALLE1,
	ARM64_TLBI_VMALLE1IS = AArch64_TLBI_VMALLE1IS,
	ARM64_TLBI_VMALLE1ISNXS = AArch64_TLBI_VMALLE1ISNXS,
	ARM64_TLBI_VMALLE1NXS = AArch64_TLBI_VMALLE1NXS,
	ARM64_TLBI_VMALLE1OS = AArch64_TLBI_VMALLE1OS,
	ARM64_TLBI_VMALLE1OSNXS = AArch64_TLBI_VMALLE1OSNXS,
	ARM64_TLBI_VMALLS12E1 = AArch64_TLBI_VMALLS12E1,
	ARM64_TLBI_VMALLS12E1IS = AArch64_TLBI_VMALLS12E1IS,
	ARM64_TLBI_VMALLS12E1ISNXS = AArch64_TLBI_VMALLS12E1ISNXS,
	ARM64_TLBI_VMALLS12E1NXS = AArch64_TLBI_VMALLS12E1NXS,
	ARM64_TLBI_VMALLS12E1OS = AArch64_TLBI_VMALLS12E1OS,
	ARM64_TLBI_VMALLS12E1OSNXS = AArch64_TLBI_VMALLS12E1OSNXS,
	ARM64_TLBI_VMALLWS2E1 = AArch64_TLBI_VMALLWS2E1,
	ARM64_TLBI_VMALLWS2E1IS = AArch64_TLBI_VMALLWS2E1IS,
	ARM64_TLBI_VMALLWS2E1ISNXS = AArch64_TLBI_VMALLWS2E1ISNXS,
	ARM64_TLBI_VMALLWS2E1NXS = AArch64_TLBI_VMALLWS2E1NXS,
	ARM64_TLBI_VMALLWS2E1OS = AArch64_TLBI_VMALLWS2E1OS,
	ARM64_TLBI_VMALLWS2E1OSNXS = AArch64_TLBI_VMALLWS2E1OSNXS,

	ARM64_TLBI_ENDING = AArch64_TLBI_ENDING,
} arm64_tlbi;

typedef enum {

	ARM64_AT_S12E0R = AArch64_AT_S12E0R,
	ARM64_AT_S12E0W = AArch64_AT_S12E0W,
	ARM64_AT_S12E1R = AArch64_AT_S12E1R,
	ARM64_AT_S12E1W = AArch64_AT_S12E1W,
	ARM64_AT_S1E0R = AArch64_AT_S1E0R,
	ARM64_AT_S1E0W = AArch64_AT_S1E0W,
	ARM64_AT_S1E1A = AArch64_AT_S1E1A,
	ARM64_AT_S1E1R = AArch64_AT_S1E1R,
	ARM64_AT_S1E1RP = AArch64_AT_S1E1RP,
	ARM64_AT_S1E1W = AArch64_AT_S1E1W,
	ARM64_AT_S1E1WP = AArch64_AT_S1E1WP,
	ARM64_AT_S1E2A = AArch64_AT_S1E2A,
	ARM64_AT_S1E2R = AArch64_AT_S1E2R,
	ARM64_AT_S1E2W = AArch64_AT_S1E2W,
	ARM64_AT_S1E3A = AArch64_AT_S1E3A,
	ARM64_AT_S1E3R = AArch64_AT_S1E3R,
	ARM64_AT_S1E3W = AArch64_AT_S1E3W,

	ARM64_AT_ENDING = AArch64_AT_ENDING,
} arm64_at;

typedef enum {

	ARM64_BTI_C = AArch64_BTI_C,
	ARM64_BTI_J = AArch64_BTI_J,
	ARM64_BTI_JC = AArch64_BTI_JC,

	ARM64_BTI_ENDING = AArch64_BTI_ENDING,
} arm64_bti;

typedef enum {

	ARM64_DB_ISH = AArch64_DB_ISH,
	ARM64_DB_ISHLD = AArch64_DB_ISHLD,
	ARM64_DB_ISHST = AArch64_DB_ISHST,
	ARM64_DB_LD = AArch64_DB_LD,
	ARM64_DB_NSH = AArch64_DB_NSH,
	ARM64_DB_NSHLD = AArch64_DB_NSHLD,
	ARM64_DB_NSHST = AArch64_DB_NSHST,
	ARM64_DB_OSH = AArch64_DB_OSH,
	ARM64_DB_OSHLD = AArch64_DB_OSHLD,
	ARM64_DB_OSHST = AArch64_DB_OSHST,
	ARM64_DB_ST = AArch64_DB_ST,
	ARM64_DB_SY = AArch64_DB_SY,

	ARM64_DB_ENDING = AArch64_DB_ENDING,
} arm64_db;

typedef enum {

	ARM64_DBNXS_ISHNXS = AArch64_DBNXS_ISHNXS,
	ARM64_DBNXS_NSHNXS = AArch64_DBNXS_NSHNXS,
	ARM64_DBNXS_OSHNXS = AArch64_DBNXS_OSHNXS,
	ARM64_DBNXS_SYNXS = AArch64_DBNXS_SYNXS,

	ARM64_DBNXS_ENDING = AArch64_DBNXS_ENDING,
} arm64_dbnxs;

typedef enum {

	ARM64_DC_CGDSW = AArch64_DC_CGDSW,
	ARM64_DC_CGDVAC = AArch64_DC_CGDVAC,
	ARM64_DC_CGDVADP = AArch64_DC_CGDVADP,
	ARM64_DC_CGDVAP = AArch64_DC_CGDVAP,
	ARM64_DC_CGSW = AArch64_DC_CGSW,
	ARM64_DC_CGVAC = AArch64_DC_CGVAC,
	ARM64_DC_CGVADP = AArch64_DC_CGVADP,
	ARM64_DC_CGVAP = AArch64_DC_CGVAP,
	ARM64_DC_CIGDPAE = AArch64_DC_CIGDPAE,
	ARM64_DC_CIGDSW = AArch64_DC_CIGDSW,
	ARM64_DC_CIGDVAC = AArch64_DC_CIGDVAC,
	ARM64_DC_CIGSW = AArch64_DC_CIGSW,
	ARM64_DC_CIGVAC = AArch64_DC_CIGVAC,
	ARM64_DC_CIPAE = AArch64_DC_CIPAE,
	ARM64_DC_CISW = AArch64_DC_CISW,
	ARM64_DC_CIVAC = AArch64_DC_CIVAC,
	ARM64_DC_CSW = AArch64_DC_CSW,
	ARM64_DC_CVAC = AArch64_DC_CVAC,
	ARM64_DC_CVADP = AArch64_DC_CVADP,
	ARM64_DC_CVAP = AArch64_DC_CVAP,
	ARM64_DC_CVAU = AArch64_DC_CVAU,
	ARM64_DC_GVA = AArch64_DC_GVA,
	ARM64_DC_GZVA = AArch64_DC_GZVA,
	ARM64_DC_IGDSW = AArch64_DC_IGDSW,
	ARM64_DC_IGDVAC = AArch64_DC_IGDVAC,
	ARM64_DC_IGSW = AArch64_DC_IGSW,
	ARM64_DC_IGVAC = AArch64_DC_IGVAC,
	ARM64_DC_ISW = AArch64_DC_ISW,
	ARM64_DC_IVAC = AArch64_DC_IVAC,
	ARM64_DC_ZVA = AArch64_DC_ZVA,

	ARM64_DC_ENDING = AArch64_DC_ENDING,
} arm64_dc;

typedef enum {

	ARM64_EXACTFPIMM_HALF = AArch64_EXACTFPIMM_HALF,
	ARM64_EXACTFPIMM_ONE = AArch64_EXACTFPIMM_ONE,
	ARM64_EXACTFPIMM_TWO = AArch64_EXACTFPIMM_TWO,
	ARM64_EXACTFPIMM_ZERO = AArch64_EXACTFPIMM_ZERO,

	ARM64_EXACTFPIMM_INVALID = AArch64_EXACTFPIMM_INVALID,

	ARM64_EXACTFPIMM_ENDING = AArch64_EXACTFPIMM_ENDING,
} arm64_exactfpimm;

typedef enum {

	ARM64_IC_IALLU = AArch64_IC_IALLU,
	ARM64_IC_IALLUIS = AArch64_IC_IALLUIS,
	ARM64_IC_IVAU = AArch64_IC_IVAU,

	ARM64_IC_ENDING = AArch64_IC_ENDING,
} arm64_ic;

typedef enum {

	ARM64_ISB_SY = AArch64_ISB_SY,

	ARM64_ISB_ENDING = AArch64_ISB_ENDING,
} arm64_isb;

typedef enum {

	ARM64_PRFM_PLDL1KEEP = AArch64_PRFM_PLDL1KEEP,
	ARM64_PRFM_PLDL1STRM = AArch64_PRFM_PLDL1STRM,
	ARM64_PRFM_PLDL2KEEP = AArch64_PRFM_PLDL2KEEP,
	ARM64_PRFM_PLDL2STRM = AArch64_PRFM_PLDL2STRM,
	ARM64_PRFM_PLDL3KEEP = AArch64_PRFM_PLDL3KEEP,
	ARM64_PRFM_PLDL3STRM = AArch64_PRFM_PLDL3STRM,
	ARM64_PRFM_PLDSLCKEEP = AArch64_PRFM_PLDSLCKEEP,
	ARM64_PRFM_PLDSLCSTRM = AArch64_PRFM_PLDSLCSTRM,
	ARM64_PRFM_PLIL1KEEP = AArch64_PRFM_PLIL1KEEP,
	ARM64_PRFM_PLIL1STRM = AArch64_PRFM_PLIL1STRM,
	ARM64_PRFM_PLIL2KEEP = AArch64_PRFM_PLIL2KEEP,
	ARM64_PRFM_PLIL2STRM = AArch64_PRFM_PLIL2STRM,
	ARM64_PRFM_PLIL3KEEP = AArch64_PRFM_PLIL3KEEP,
	ARM64_PRFM_PLIL3STRM = AArch64_PRFM_PLIL3STRM,
	ARM64_PRFM_PLISLCKEEP = AArch64_PRFM_PLISLCKEEP,
	ARM64_PRFM_PLISLCSTRM = AArch64_PRFM_PLISLCSTRM,
	ARM64_PRFM_PSTL1KEEP = AArch64_PRFM_PSTL1KEEP,
	ARM64_PRFM_PSTL1STRM = AArch64_PRFM_PSTL1STRM,
	ARM64_PRFM_PSTL2KEEP = AArch64_PRFM_PSTL2KEEP,
	ARM64_PRFM_PSTL2STRM = AArch64_PRFM_PSTL2STRM,
	ARM64_PRFM_PSTL3KEEP = AArch64_PRFM_PSTL3KEEP,
	ARM64_PRFM_PSTL3STRM = AArch64_PRFM_PSTL3STRM,
	ARM64_PRFM_PSTSLCKEEP = AArch64_PRFM_PSTSLCKEEP,
	ARM64_PRFM_PSTSLCSTRM = AArch64_PRFM_PSTSLCSTRM,

	ARM64_PRFM_ENDING = AArch64_PRFM_ENDING,
} arm64_prfm;

typedef enum {

	ARM64_PSB_CSYNC = AArch64_PSB_CSYNC,

	ARM64_PSB_ENDING = AArch64_PSB_ENDING,
} arm64_psb;

typedef enum {

	ARM64_PSTATEIMM0_1_ALLINT = AArch64_PSTATEIMM0_1_ALLINT,
	ARM64_PSTATEIMM0_1_PM = AArch64_PSTATEIMM0_1_PM,

	ARM64_PSTATEIMM0_1_ENDING = AArch64_PSTATEIMM0_1_ENDING,
} arm64_pstateimm0_1;

typedef enum {

	ARM64_PSTATEIMM0_15_DAIFCLR = AArch64_PSTATEIMM0_15_DAIFCLR,
	ARM64_PSTATEIMM0_15_DAIFSET = AArch64_PSTATEIMM0_15_DAIFSET,
	ARM64_PSTATEIMM0_15_DIT = AArch64_PSTATEIMM0_15_DIT,
	ARM64_PSTATEIMM0_15_PAN = AArch64_PSTATEIMM0_15_PAN,
	ARM64_PSTATEIMM0_15_SPSEL = AArch64_PSTATEIMM0_15_SPSEL,
	ARM64_PSTATEIMM0_15_SSBS = AArch64_PSTATEIMM0_15_SSBS,
	ARM64_PSTATEIMM0_15_TCO = AArch64_PSTATEIMM0_15_TCO,
	ARM64_PSTATEIMM0_15_UAO = AArch64_PSTATEIMM0_15_UAO,

	ARM64_PSTATEIMM0_15_ENDING = AArch64_PSTATEIMM0_15_ENDING,
} arm64_pstateimm0_15;

typedef enum {

	ARM64_RPRFM_PLDKEEP = AArch64_RPRFM_PLDKEEP,
	ARM64_RPRFM_PLDSTRM = AArch64_RPRFM_PLDSTRM,
	ARM64_RPRFM_PSTKEEP = AArch64_RPRFM_PSTKEEP,
	ARM64_RPRFM_PSTSTRM = AArch64_RPRFM_PSTSTRM,

	ARM64_RPRFM_ENDING = AArch64_RPRFM_ENDING,
} arm64_rprfm;

typedef enum {

	ARM64_SVCR_SVCRSM = AArch64_SVCR_SVCRSM,
	ARM64_SVCR_SVCRSMZA = AArch64_SVCR_SVCRSMZA,
	ARM64_SVCR_SVCRZA = AArch64_SVCR_SVCRZA,

	ARM64_SVCR_ENDING = AArch64_SVCR_ENDING,
} arm64_svcr;

typedef enum {

	ARM64_SVEPREDPAT_ALL = AArch64_SVEPREDPAT_ALL,
	ARM64_SVEPREDPAT_MUL3 = AArch64_SVEPREDPAT_MUL3,
	ARM64_SVEPREDPAT_MUL4 = AArch64_SVEPREDPAT_MUL4,
	ARM64_SVEPREDPAT_POW2 = AArch64_SVEPREDPAT_POW2,
	ARM64_SVEPREDPAT_VL1 = AArch64_SVEPREDPAT_VL1,
	ARM64_SVEPREDPAT_VL128 = AArch64_SVEPREDPAT_VL128,
	ARM64_SVEPREDPAT_VL16 = AArch64_SVEPREDPAT_VL16,
	ARM64_SVEPREDPAT_VL2 = AArch64_SVEPREDPAT_VL2,
	ARM64_SVEPREDPAT_VL256 = AArch64_SVEPREDPAT_VL256,
	ARM64_SVEPREDPAT_VL3 = AArch64_SVEPREDPAT_VL3,
	ARM64_SVEPREDPAT_VL32 = AArch64_SVEPREDPAT_VL32,
	ARM64_SVEPREDPAT_VL4 = AArch64_SVEPREDPAT_VL4,
	ARM64_SVEPREDPAT_VL5 = AArch64_SVEPREDPAT_VL5,
	ARM64_SVEPREDPAT_VL6 = AArch64_SVEPREDPAT_VL6,
	ARM64_SVEPREDPAT_VL64 = AArch64_SVEPREDPAT_VL64,
	ARM64_SVEPREDPAT_VL7 = AArch64_SVEPREDPAT_VL7,
	ARM64_SVEPREDPAT_VL8 = AArch64_SVEPREDPAT_VL8,

	ARM64_SVEPREDPAT_ENDING = AArch64_SVEPREDPAT_ENDING,
} arm64_svepredpat;

typedef enum {

	ARM64_SVEPRFM_PLDL1KEEP = AArch64_SVEPRFM_PLDL1KEEP,
	ARM64_SVEPRFM_PLDL1STRM = AArch64_SVEPRFM_PLDL1STRM,
	ARM64_SVEPRFM_PLDL2KEEP = AArch64_SVEPRFM_PLDL2KEEP,
	ARM64_SVEPRFM_PLDL2STRM = AArch64_SVEPRFM_PLDL2STRM,
	ARM64_SVEPRFM_PLDL3KEEP = AArch64_SVEPRFM_PLDL3KEEP,
	ARM64_SVEPRFM_PLDL3STRM = AArch64_SVEPRFM_PLDL3STRM,
	ARM64_SVEPRFM_PSTL1KEEP = AArch64_SVEPRFM_PSTL1KEEP,
	ARM64_SVEPRFM_PSTL1STRM = AArch64_SVEPRFM_PSTL1STRM,
	ARM64_SVEPRFM_PSTL2KEEP = AArch64_SVEPRFM_PSTL2KEEP,
	ARM64_SVEPRFM_PSTL2STRM = AArch64_SVEPRFM_PSTL2STRM,
	ARM64_SVEPRFM_PSTL3KEEP = AArch64_SVEPRFM_PSTL3KEEP,
	ARM64_SVEPRFM_PSTL3STRM = AArch64_SVEPRFM_PSTL3STRM,

	ARM64_SVEPRFM_ENDING = AArch64_SVEPRFM_ENDING,
} arm64_sveprfm;

typedef enum {

	ARM64_SVEVECLENSPECIFIER_VLX2 = AArch64_SVEVECLENSPECIFIER_VLX2,
	ARM64_SVEVECLENSPECIFIER_VLX4 = AArch64_SVEVECLENSPECIFIER_VLX4,

	ARM64_SVEVECLENSPECIFIER_ENDING = AArch64_SVEVECLENSPECIFIER_ENDING,
} arm64_sveveclenspecifier;

typedef enum {
	ARM64_SYSREG_INVALID = AArch64_SYSREG_INVALID,

	ARM64_SYSREG_ACCDATA_EL1 = AArch64_SYSREG_ACCDATA_EL1,
	ARM64_SYSREG_ACTLR_EL1 = AArch64_SYSREG_ACTLR_EL1,
	ARM64_SYSREG_ACTLR_EL2 = AArch64_SYSREG_ACTLR_EL2,
	ARM64_SYSREG_ACTLR_EL3 = AArch64_SYSREG_ACTLR_EL3,
	ARM64_SYSREG_AFSR0_EL1 = AArch64_SYSREG_AFSR0_EL1,
	ARM64_SYSREG_AFSR0_EL12 = AArch64_SYSREG_AFSR0_EL12,
	ARM64_SYSREG_AFSR0_EL2 = AArch64_SYSREG_AFSR0_EL2,
	ARM64_SYSREG_AFSR0_EL3 = AArch64_SYSREG_AFSR0_EL3,
	ARM64_SYSREG_AFSR1_EL1 = AArch64_SYSREG_AFSR1_EL1,
	ARM64_SYSREG_AFSR1_EL12 = AArch64_SYSREG_AFSR1_EL12,
	ARM64_SYSREG_AFSR1_EL2 = AArch64_SYSREG_AFSR1_EL2,
	ARM64_SYSREG_AFSR1_EL3 = AArch64_SYSREG_AFSR1_EL3,
	ARM64_SYSREG_AIDR_EL1 = AArch64_SYSREG_AIDR_EL1,
	ARM64_SYSREG_ALLINT = AArch64_SYSREG_ALLINT,
	ARM64_SYSREG_AMAIR2_EL1 = AArch64_SYSREG_AMAIR2_EL1,
	ARM64_SYSREG_AMAIR2_EL12 = AArch64_SYSREG_AMAIR2_EL12,
	ARM64_SYSREG_AMAIR2_EL2 = AArch64_SYSREG_AMAIR2_EL2,
	ARM64_SYSREG_AMAIR2_EL3 = AArch64_SYSREG_AMAIR2_EL3,
	ARM64_SYSREG_AMAIR_EL1 = AArch64_SYSREG_AMAIR_EL1,
	ARM64_SYSREG_AMAIR_EL12 = AArch64_SYSREG_AMAIR_EL12,
	ARM64_SYSREG_AMAIR_EL2 = AArch64_SYSREG_AMAIR_EL2,
	ARM64_SYSREG_AMAIR_EL3 = AArch64_SYSREG_AMAIR_EL3,
	ARM64_SYSREG_AMCFGR_EL0 = AArch64_SYSREG_AMCFGR_EL0,
	ARM64_SYSREG_AMCG1IDR_EL0 = AArch64_SYSREG_AMCG1IDR_EL0,
	ARM64_SYSREG_AMCGCR_EL0 = AArch64_SYSREG_AMCGCR_EL0,
	ARM64_SYSREG_AMCNTENCLR0_EL0 = AArch64_SYSREG_AMCNTENCLR0_EL0,
	ARM64_SYSREG_AMCNTENCLR1_EL0 = AArch64_SYSREG_AMCNTENCLR1_EL0,
	ARM64_SYSREG_AMCNTENSET0_EL0 = AArch64_SYSREG_AMCNTENSET0_EL0,
	ARM64_SYSREG_AMCNTENSET1_EL0 = AArch64_SYSREG_AMCNTENSET1_EL0,
	ARM64_SYSREG_AMCR_EL0 = AArch64_SYSREG_AMCR_EL0,
	ARM64_SYSREG_AMEVCNTR00_EL0 = AArch64_SYSREG_AMEVCNTR00_EL0,
	ARM64_SYSREG_AMEVCNTR01_EL0 = AArch64_SYSREG_AMEVCNTR01_EL0,
	ARM64_SYSREG_AMEVCNTR02_EL0 = AArch64_SYSREG_AMEVCNTR02_EL0,
	ARM64_SYSREG_AMEVCNTR03_EL0 = AArch64_SYSREG_AMEVCNTR03_EL0,
	ARM64_SYSREG_AMEVCNTR10_EL0 = AArch64_SYSREG_AMEVCNTR10_EL0,
	ARM64_SYSREG_AMEVCNTR110_EL0 = AArch64_SYSREG_AMEVCNTR110_EL0,
	ARM64_SYSREG_AMEVCNTR111_EL0 = AArch64_SYSREG_AMEVCNTR111_EL0,
	ARM64_SYSREG_AMEVCNTR112_EL0 = AArch64_SYSREG_AMEVCNTR112_EL0,
	ARM64_SYSREG_AMEVCNTR113_EL0 = AArch64_SYSREG_AMEVCNTR113_EL0,
	ARM64_SYSREG_AMEVCNTR114_EL0 = AArch64_SYSREG_AMEVCNTR114_EL0,
	ARM64_SYSREG_AMEVCNTR115_EL0 = AArch64_SYSREG_AMEVCNTR115_EL0,
	ARM64_SYSREG_AMEVCNTR11_EL0 = AArch64_SYSREG_AMEVCNTR11_EL0,
	ARM64_SYSREG_AMEVCNTR12_EL0 = AArch64_SYSREG_AMEVCNTR12_EL0,
	ARM64_SYSREG_AMEVCNTR13_EL0 = AArch64_SYSREG_AMEVCNTR13_EL0,
	ARM64_SYSREG_AMEVCNTR14_EL0 = AArch64_SYSREG_AMEVCNTR14_EL0,
	ARM64_SYSREG_AMEVCNTR15_EL0 = AArch64_SYSREG_AMEVCNTR15_EL0,
	ARM64_SYSREG_AMEVCNTR16_EL0 = AArch64_SYSREG_AMEVCNTR16_EL0,
	ARM64_SYSREG_AMEVCNTR17_EL0 = AArch64_SYSREG_AMEVCNTR17_EL0,
	ARM64_SYSREG_AMEVCNTR18_EL0 = AArch64_SYSREG_AMEVCNTR18_EL0,
	ARM64_SYSREG_AMEVCNTR19_EL0 = AArch64_SYSREG_AMEVCNTR19_EL0,
	ARM64_SYSREG_AMEVCNTVOFF00_EL2 = AArch64_SYSREG_AMEVCNTVOFF00_EL2,
	ARM64_SYSREG_AMEVCNTVOFF010_EL2 = AArch64_SYSREG_AMEVCNTVOFF010_EL2,
	ARM64_SYSREG_AMEVCNTVOFF011_EL2 = AArch64_SYSREG_AMEVCNTVOFF011_EL2,
	ARM64_SYSREG_AMEVCNTVOFF012_EL2 = AArch64_SYSREG_AMEVCNTVOFF012_EL2,
	ARM64_SYSREG_AMEVCNTVOFF013_EL2 = AArch64_SYSREG_AMEVCNTVOFF013_EL2,
	ARM64_SYSREG_AMEVCNTVOFF014_EL2 = AArch64_SYSREG_AMEVCNTVOFF014_EL2,
	ARM64_SYSREG_AMEVCNTVOFF015_EL2 = AArch64_SYSREG_AMEVCNTVOFF015_EL2,
	ARM64_SYSREG_AMEVCNTVOFF01_EL2 = AArch64_SYSREG_AMEVCNTVOFF01_EL2,
	ARM64_SYSREG_AMEVCNTVOFF02_EL2 = AArch64_SYSREG_AMEVCNTVOFF02_EL2,
	ARM64_SYSREG_AMEVCNTVOFF03_EL2 = AArch64_SYSREG_AMEVCNTVOFF03_EL2,
	ARM64_SYSREG_AMEVCNTVOFF04_EL2 = AArch64_SYSREG_AMEVCNTVOFF04_EL2,
	ARM64_SYSREG_AMEVCNTVOFF05_EL2 = AArch64_SYSREG_AMEVCNTVOFF05_EL2,
	ARM64_SYSREG_AMEVCNTVOFF06_EL2 = AArch64_SYSREG_AMEVCNTVOFF06_EL2,
	ARM64_SYSREG_AMEVCNTVOFF07_EL2 = AArch64_SYSREG_AMEVCNTVOFF07_EL2,
	ARM64_SYSREG_AMEVCNTVOFF08_EL2 = AArch64_SYSREG_AMEVCNTVOFF08_EL2,
	ARM64_SYSREG_AMEVCNTVOFF09_EL2 = AArch64_SYSREG_AMEVCNTVOFF09_EL2,
	ARM64_SYSREG_AMEVCNTVOFF10_EL2 = AArch64_SYSREG_AMEVCNTVOFF10_EL2,
	ARM64_SYSREG_AMEVCNTVOFF110_EL2 = AArch64_SYSREG_AMEVCNTVOFF110_EL2,
	ARM64_SYSREG_AMEVCNTVOFF111_EL2 = AArch64_SYSREG_AMEVCNTVOFF111_EL2,
	ARM64_SYSREG_AMEVCNTVOFF112_EL2 = AArch64_SYSREG_AMEVCNTVOFF112_EL2,
	ARM64_SYSREG_AMEVCNTVOFF113_EL2 = AArch64_SYSREG_AMEVCNTVOFF113_EL2,
	ARM64_SYSREG_AMEVCNTVOFF114_EL2 = AArch64_SYSREG_AMEVCNTVOFF114_EL2,
	ARM64_SYSREG_AMEVCNTVOFF115_EL2 = AArch64_SYSREG_AMEVCNTVOFF115_EL2,
	ARM64_SYSREG_AMEVCNTVOFF11_EL2 = AArch64_SYSREG_AMEVCNTVOFF11_EL2,
	ARM64_SYSREG_AMEVCNTVOFF12_EL2 = AArch64_SYSREG_AMEVCNTVOFF12_EL2,
	ARM64_SYSREG_AMEVCNTVOFF13_EL2 = AArch64_SYSREG_AMEVCNTVOFF13_EL2,
	ARM64_SYSREG_AMEVCNTVOFF14_EL2 = AArch64_SYSREG_AMEVCNTVOFF14_EL2,
	ARM64_SYSREG_AMEVCNTVOFF15_EL2 = AArch64_SYSREG_AMEVCNTVOFF15_EL2,
	ARM64_SYSREG_AMEVCNTVOFF16_EL2 = AArch64_SYSREG_AMEVCNTVOFF16_EL2,
	ARM64_SYSREG_AMEVCNTVOFF17_EL2 = AArch64_SYSREG_AMEVCNTVOFF17_EL2,
	ARM64_SYSREG_AMEVCNTVOFF18_EL2 = AArch64_SYSREG_AMEVCNTVOFF18_EL2,
	ARM64_SYSREG_AMEVCNTVOFF19_EL2 = AArch64_SYSREG_AMEVCNTVOFF19_EL2,
	ARM64_SYSREG_AMEVTYPER00_EL0 = AArch64_SYSREG_AMEVTYPER00_EL0,
	ARM64_SYSREG_AMEVTYPER01_EL0 = AArch64_SYSREG_AMEVTYPER01_EL0,
	ARM64_SYSREG_AMEVTYPER02_EL0 = AArch64_SYSREG_AMEVTYPER02_EL0,
	ARM64_SYSREG_AMEVTYPER03_EL0 = AArch64_SYSREG_AMEVTYPER03_EL0,
	ARM64_SYSREG_AMEVTYPER10_EL0 = AArch64_SYSREG_AMEVTYPER10_EL0,
	ARM64_SYSREG_AMEVTYPER110_EL0 = AArch64_SYSREG_AMEVTYPER110_EL0,
	ARM64_SYSREG_AMEVTYPER111_EL0 = AArch64_SYSREG_AMEVTYPER111_EL0,
	ARM64_SYSREG_AMEVTYPER112_EL0 = AArch64_SYSREG_AMEVTYPER112_EL0,
	ARM64_SYSREG_AMEVTYPER113_EL0 = AArch64_SYSREG_AMEVTYPER113_EL0,
	ARM64_SYSREG_AMEVTYPER114_EL0 = AArch64_SYSREG_AMEVTYPER114_EL0,
	ARM64_SYSREG_AMEVTYPER115_EL0 = AArch64_SYSREG_AMEVTYPER115_EL0,
	ARM64_SYSREG_AMEVTYPER11_EL0 = AArch64_SYSREG_AMEVTYPER11_EL0,
	ARM64_SYSREG_AMEVTYPER12_EL0 = AArch64_SYSREG_AMEVTYPER12_EL0,
	ARM64_SYSREG_AMEVTYPER13_EL0 = AArch64_SYSREG_AMEVTYPER13_EL0,
	ARM64_SYSREG_AMEVTYPER14_EL0 = AArch64_SYSREG_AMEVTYPER14_EL0,
	ARM64_SYSREG_AMEVTYPER15_EL0 = AArch64_SYSREG_AMEVTYPER15_EL0,
	ARM64_SYSREG_AMEVTYPER16_EL0 = AArch64_SYSREG_AMEVTYPER16_EL0,
	ARM64_SYSREG_AMEVTYPER17_EL0 = AArch64_SYSREG_AMEVTYPER17_EL0,
	ARM64_SYSREG_AMEVTYPER18_EL0 = AArch64_SYSREG_AMEVTYPER18_EL0,
	ARM64_SYSREG_AMEVTYPER19_EL0 = AArch64_SYSREG_AMEVTYPER19_EL0,
	ARM64_SYSREG_AMUSERENR_EL0 = AArch64_SYSREG_AMUSERENR_EL0,
	ARM64_SYSREG_APDAKEYHI_EL1 = AArch64_SYSREG_APDAKEYHI_EL1,
	ARM64_SYSREG_APDAKEYLO_EL1 = AArch64_SYSREG_APDAKEYLO_EL1,
	ARM64_SYSREG_APDBKEYHI_EL1 = AArch64_SYSREG_APDBKEYHI_EL1,
	ARM64_SYSREG_APDBKEYLO_EL1 = AArch64_SYSREG_APDBKEYLO_EL1,
	ARM64_SYSREG_APGAKEYHI_EL1 = AArch64_SYSREG_APGAKEYHI_EL1,
	ARM64_SYSREG_APGAKEYLO_EL1 = AArch64_SYSREG_APGAKEYLO_EL1,
	ARM64_SYSREG_APIAKEYHI_EL1 = AArch64_SYSREG_APIAKEYHI_EL1,
	ARM64_SYSREG_APIAKEYLO_EL1 = AArch64_SYSREG_APIAKEYLO_EL1,
	ARM64_SYSREG_APIBKEYHI_EL1 = AArch64_SYSREG_APIBKEYHI_EL1,
	ARM64_SYSREG_APIBKEYLO_EL1 = AArch64_SYSREG_APIBKEYLO_EL1,
	ARM64_SYSREG_BRBCR_EL1 = AArch64_SYSREG_BRBCR_EL1,
	ARM64_SYSREG_BRBCR_EL12 = AArch64_SYSREG_BRBCR_EL12,
	ARM64_SYSREG_BRBCR_EL2 = AArch64_SYSREG_BRBCR_EL2,
	ARM64_SYSREG_BRBFCR_EL1 = AArch64_SYSREG_BRBFCR_EL1,
	ARM64_SYSREG_BRBIDR0_EL1 = AArch64_SYSREG_BRBIDR0_EL1,
	ARM64_SYSREG_BRBINF0_EL1 = AArch64_SYSREG_BRBINF0_EL1,
	ARM64_SYSREG_BRBINF10_EL1 = AArch64_SYSREG_BRBINF10_EL1,
	ARM64_SYSREG_BRBINF11_EL1 = AArch64_SYSREG_BRBINF11_EL1,
	ARM64_SYSREG_BRBINF12_EL1 = AArch64_SYSREG_BRBINF12_EL1,
	ARM64_SYSREG_BRBINF13_EL1 = AArch64_SYSREG_BRBINF13_EL1,
	ARM64_SYSREG_BRBINF14_EL1 = AArch64_SYSREG_BRBINF14_EL1,
	ARM64_SYSREG_BRBINF15_EL1 = AArch64_SYSREG_BRBINF15_EL1,
	ARM64_SYSREG_BRBINF16_EL1 = AArch64_SYSREG_BRBINF16_EL1,
	ARM64_SYSREG_BRBINF17_EL1 = AArch64_SYSREG_BRBINF17_EL1,
	ARM64_SYSREG_BRBINF18_EL1 = AArch64_SYSREG_BRBINF18_EL1,
	ARM64_SYSREG_BRBINF19_EL1 = AArch64_SYSREG_BRBINF19_EL1,
	ARM64_SYSREG_BRBINF1_EL1 = AArch64_SYSREG_BRBINF1_EL1,
	ARM64_SYSREG_BRBINF20_EL1 = AArch64_SYSREG_BRBINF20_EL1,
	ARM64_SYSREG_BRBINF21_EL1 = AArch64_SYSREG_BRBINF21_EL1,
	ARM64_SYSREG_BRBINF22_EL1 = AArch64_SYSREG_BRBINF22_EL1,
	ARM64_SYSREG_BRBINF23_EL1 = AArch64_SYSREG_BRBINF23_EL1,
	ARM64_SYSREG_BRBINF24_EL1 = AArch64_SYSREG_BRBINF24_EL1,
	ARM64_SYSREG_BRBINF25_EL1 = AArch64_SYSREG_BRBINF25_EL1,
	ARM64_SYSREG_BRBINF26_EL1 = AArch64_SYSREG_BRBINF26_EL1,
	ARM64_SYSREG_BRBINF27_EL1 = AArch64_SYSREG_BRBINF27_EL1,
	ARM64_SYSREG_BRBINF28_EL1 = AArch64_SYSREG_BRBINF28_EL1,
	ARM64_SYSREG_BRBINF29_EL1 = AArch64_SYSREG_BRBINF29_EL1,
	ARM64_SYSREG_BRBINF2_EL1 = AArch64_SYSREG_BRBINF2_EL1,
	ARM64_SYSREG_BRBINF30_EL1 = AArch64_SYSREG_BRBINF30_EL1,
	ARM64_SYSREG_BRBINF31_EL1 = AArch64_SYSREG_BRBINF31_EL1,
	ARM64_SYSREG_BRBINF3_EL1 = AArch64_SYSREG_BRBINF3_EL1,
	ARM64_SYSREG_BRBINF4_EL1 = AArch64_SYSREG_BRBINF4_EL1,
	ARM64_SYSREG_BRBINF5_EL1 = AArch64_SYSREG_BRBINF5_EL1,
	ARM64_SYSREG_BRBINF6_EL1 = AArch64_SYSREG_BRBINF6_EL1,
	ARM64_SYSREG_BRBINF7_EL1 = AArch64_SYSREG_BRBINF7_EL1,
	ARM64_SYSREG_BRBINF8_EL1 = AArch64_SYSREG_BRBINF8_EL1,
	ARM64_SYSREG_BRBINF9_EL1 = AArch64_SYSREG_BRBINF9_EL1,
	ARM64_SYSREG_BRBINFINJ_EL1 = AArch64_SYSREG_BRBINFINJ_EL1,
	ARM64_SYSREG_BRBSRC0_EL1 = AArch64_SYSREG_BRBSRC0_EL1,
	ARM64_SYSREG_BRBSRC10_EL1 = AArch64_SYSREG_BRBSRC10_EL1,
	ARM64_SYSREG_BRBSRC11_EL1 = AArch64_SYSREG_BRBSRC11_EL1,
	ARM64_SYSREG_BRBSRC12_EL1 = AArch64_SYSREG_BRBSRC12_EL1,
	ARM64_SYSREG_BRBSRC13_EL1 = AArch64_SYSREG_BRBSRC13_EL1,
	ARM64_SYSREG_BRBSRC14_EL1 = AArch64_SYSREG_BRBSRC14_EL1,
	ARM64_SYSREG_BRBSRC15_EL1 = AArch64_SYSREG_BRBSRC15_EL1,
	ARM64_SYSREG_BRBSRC16_EL1 = AArch64_SYSREG_BRBSRC16_EL1,
	ARM64_SYSREG_BRBSRC17_EL1 = AArch64_SYSREG_BRBSRC17_EL1,
	ARM64_SYSREG_BRBSRC18_EL1 = AArch64_SYSREG_BRBSRC18_EL1,
	ARM64_SYSREG_BRBSRC19_EL1 = AArch64_SYSREG_BRBSRC19_EL1,
	ARM64_SYSREG_BRBSRC1_EL1 = AArch64_SYSREG_BRBSRC1_EL1,
	ARM64_SYSREG_BRBSRC20_EL1 = AArch64_SYSREG_BRBSRC20_EL1,
	ARM64_SYSREG_BRBSRC21_EL1 = AArch64_SYSREG_BRBSRC21_EL1,
	ARM64_SYSREG_BRBSRC22_EL1 = AArch64_SYSREG_BRBSRC22_EL1,
	ARM64_SYSREG_BRBSRC23_EL1 = AArch64_SYSREG_BRBSRC23_EL1,
	ARM64_SYSREG_BRBSRC24_EL1 = AArch64_SYSREG_BRBSRC24_EL1,
	ARM64_SYSREG_BRBSRC25_EL1 = AArch64_SYSREG_BRBSRC25_EL1,
	ARM64_SYSREG_BRBSRC26_EL1 = AArch64_SYSREG_BRBSRC26_EL1,
	ARM64_SYSREG_BRBSRC27_EL1 = AArch64_SYSREG_BRBSRC27_EL1,
	ARM64_SYSREG_BRBSRC28_EL1 = AArch64_SYSREG_BRBSRC28_EL1,
	ARM64_SYSREG_BRBSRC29_EL1 = AArch64_SYSREG_BRBSRC29_EL1,
	ARM64_SYSREG_BRBSRC2_EL1 = AArch64_SYSREG_BRBSRC2_EL1,
	ARM64_SYSREG_BRBSRC30_EL1 = AArch64_SYSREG_BRBSRC30_EL1,
	ARM64_SYSREG_BRBSRC31_EL1 = AArch64_SYSREG_BRBSRC31_EL1,
	ARM64_SYSREG_BRBSRC3_EL1 = AArch64_SYSREG_BRBSRC3_EL1,
	ARM64_SYSREG_BRBSRC4_EL1 = AArch64_SYSREG_BRBSRC4_EL1,
	ARM64_SYSREG_BRBSRC5_EL1 = AArch64_SYSREG_BRBSRC5_EL1,
	ARM64_SYSREG_BRBSRC6_EL1 = AArch64_SYSREG_BRBSRC6_EL1,
	ARM64_SYSREG_BRBSRC7_EL1 = AArch64_SYSREG_BRBSRC7_EL1,
	ARM64_SYSREG_BRBSRC8_EL1 = AArch64_SYSREG_BRBSRC8_EL1,
	ARM64_SYSREG_BRBSRC9_EL1 = AArch64_SYSREG_BRBSRC9_EL1,
	ARM64_SYSREG_BRBSRCINJ_EL1 = AArch64_SYSREG_BRBSRCINJ_EL1,
	ARM64_SYSREG_BRBTGT0_EL1 = AArch64_SYSREG_BRBTGT0_EL1,
	ARM64_SYSREG_BRBTGT10_EL1 = AArch64_SYSREG_BRBTGT10_EL1,
	ARM64_SYSREG_BRBTGT11_EL1 = AArch64_SYSREG_BRBTGT11_EL1,
	ARM64_SYSREG_BRBTGT12_EL1 = AArch64_SYSREG_BRBTGT12_EL1,
	ARM64_SYSREG_BRBTGT13_EL1 = AArch64_SYSREG_BRBTGT13_EL1,
	ARM64_SYSREG_BRBTGT14_EL1 = AArch64_SYSREG_BRBTGT14_EL1,
	ARM64_SYSREG_BRBTGT15_EL1 = AArch64_SYSREG_BRBTGT15_EL1,
	ARM64_SYSREG_BRBTGT16_EL1 = AArch64_SYSREG_BRBTGT16_EL1,
	ARM64_SYSREG_BRBTGT17_EL1 = AArch64_SYSREG_BRBTGT17_EL1,
	ARM64_SYSREG_BRBTGT18_EL1 = AArch64_SYSREG_BRBTGT18_EL1,
	ARM64_SYSREG_BRBTGT19_EL1 = AArch64_SYSREG_BRBTGT19_EL1,
	ARM64_SYSREG_BRBTGT1_EL1 = AArch64_SYSREG_BRBTGT1_EL1,
	ARM64_SYSREG_BRBTGT20_EL1 = AArch64_SYSREG_BRBTGT20_EL1,
	ARM64_SYSREG_BRBTGT21_EL1 = AArch64_SYSREG_BRBTGT21_EL1,
	ARM64_SYSREG_BRBTGT22_EL1 = AArch64_SYSREG_BRBTGT22_EL1,
	ARM64_SYSREG_BRBTGT23_EL1 = AArch64_SYSREG_BRBTGT23_EL1,
	ARM64_SYSREG_BRBTGT24_EL1 = AArch64_SYSREG_BRBTGT24_EL1,
	ARM64_SYSREG_BRBTGT25_EL1 = AArch64_SYSREG_BRBTGT25_EL1,
	ARM64_SYSREG_BRBTGT26_EL1 = AArch64_SYSREG_BRBTGT26_EL1,
	ARM64_SYSREG_BRBTGT27_EL1 = AArch64_SYSREG_BRBTGT27_EL1,
	ARM64_SYSREG_BRBTGT28_EL1 = AArch64_SYSREG_BRBTGT28_EL1,
	ARM64_SYSREG_BRBTGT29_EL1 = AArch64_SYSREG_BRBTGT29_EL1,
	ARM64_SYSREG_BRBTGT2_EL1 = AArch64_SYSREG_BRBTGT2_EL1,
	ARM64_SYSREG_BRBTGT30_EL1 = AArch64_SYSREG_BRBTGT30_EL1,
	ARM64_SYSREG_BRBTGT31_EL1 = AArch64_SYSREG_BRBTGT31_EL1,
	ARM64_SYSREG_BRBTGT3_EL1 = AArch64_SYSREG_BRBTGT3_EL1,
	ARM64_SYSREG_BRBTGT4_EL1 = AArch64_SYSREG_BRBTGT4_EL1,
	ARM64_SYSREG_BRBTGT5_EL1 = AArch64_SYSREG_BRBTGT5_EL1,
	ARM64_SYSREG_BRBTGT6_EL1 = AArch64_SYSREG_BRBTGT6_EL1,
	ARM64_SYSREG_BRBTGT7_EL1 = AArch64_SYSREG_BRBTGT7_EL1,
	ARM64_SYSREG_BRBTGT8_EL1 = AArch64_SYSREG_BRBTGT8_EL1,
	ARM64_SYSREG_BRBTGT9_EL1 = AArch64_SYSREG_BRBTGT9_EL1,
	ARM64_SYSREG_BRBTGTINJ_EL1 = AArch64_SYSREG_BRBTGTINJ_EL1,
	ARM64_SYSREG_BRBTS_EL1 = AArch64_SYSREG_BRBTS_EL1,
	ARM64_SYSREG_CCSIDR2_EL1 = AArch64_SYSREG_CCSIDR2_EL1,
	ARM64_SYSREG_CCSIDR_EL1 = AArch64_SYSREG_CCSIDR_EL1,
	ARM64_SYSREG_CLIDR_EL1 = AArch64_SYSREG_CLIDR_EL1,
	ARM64_SYSREG_CNTFRQ_EL0 = AArch64_SYSREG_CNTFRQ_EL0,
	ARM64_SYSREG_CNTHCTL_EL2 = AArch64_SYSREG_CNTHCTL_EL2,
	ARM64_SYSREG_CNTHPS_CTL_EL2 = AArch64_SYSREG_CNTHPS_CTL_EL2,
	ARM64_SYSREG_CNTHPS_CVAL_EL2 = AArch64_SYSREG_CNTHPS_CVAL_EL2,
	ARM64_SYSREG_CNTHPS_TVAL_EL2 = AArch64_SYSREG_CNTHPS_TVAL_EL2,
	ARM64_SYSREG_CNTHP_CTL_EL2 = AArch64_SYSREG_CNTHP_CTL_EL2,
	ARM64_SYSREG_CNTHP_CVAL_EL2 = AArch64_SYSREG_CNTHP_CVAL_EL2,
	ARM64_SYSREG_CNTHP_TVAL_EL2 = AArch64_SYSREG_CNTHP_TVAL_EL2,
	ARM64_SYSREG_CNTHVS_CTL_EL2 = AArch64_SYSREG_CNTHVS_CTL_EL2,
	ARM64_SYSREG_CNTHVS_CVAL_EL2 = AArch64_SYSREG_CNTHVS_CVAL_EL2,
	ARM64_SYSREG_CNTHVS_TVAL_EL2 = AArch64_SYSREG_CNTHVS_TVAL_EL2,
	ARM64_SYSREG_CNTHV_CTL_EL2 = AArch64_SYSREG_CNTHV_CTL_EL2,
	ARM64_SYSREG_CNTHV_CVAL_EL2 = AArch64_SYSREG_CNTHV_CVAL_EL2,
	ARM64_SYSREG_CNTHV_TVAL_EL2 = AArch64_SYSREG_CNTHV_TVAL_EL2,
	ARM64_SYSREG_CNTISCALE_EL2 = AArch64_SYSREG_CNTISCALE_EL2,
	ARM64_SYSREG_CNTKCTL_EL1 = AArch64_SYSREG_CNTKCTL_EL1,
	ARM64_SYSREG_CNTKCTL_EL12 = AArch64_SYSREG_CNTKCTL_EL12,
	ARM64_SYSREG_CNTPCTSS_EL0 = AArch64_SYSREG_CNTPCTSS_EL0,
	ARM64_SYSREG_CNTPCT_EL0 = AArch64_SYSREG_CNTPCT_EL0,
	ARM64_SYSREG_CNTPOFF_EL2 = AArch64_SYSREG_CNTPOFF_EL2,
	ARM64_SYSREG_CNTPS_CTL_EL1 = AArch64_SYSREG_CNTPS_CTL_EL1,
	ARM64_SYSREG_CNTPS_CVAL_EL1 = AArch64_SYSREG_CNTPS_CVAL_EL1,
	ARM64_SYSREG_CNTPS_TVAL_EL1 = AArch64_SYSREG_CNTPS_TVAL_EL1,
	ARM64_SYSREG_CNTP_CTL_EL0 = AArch64_SYSREG_CNTP_CTL_EL0,
	ARM64_SYSREG_CNTP_CTL_EL02 = AArch64_SYSREG_CNTP_CTL_EL02,
	ARM64_SYSREG_CNTP_CVAL_EL0 = AArch64_SYSREG_CNTP_CVAL_EL0,
	ARM64_SYSREG_CNTP_CVAL_EL02 = AArch64_SYSREG_CNTP_CVAL_EL02,
	ARM64_SYSREG_CNTP_TVAL_EL0 = AArch64_SYSREG_CNTP_TVAL_EL0,
	ARM64_SYSREG_CNTP_TVAL_EL02 = AArch64_SYSREG_CNTP_TVAL_EL02,
	ARM64_SYSREG_CNTSCALE_EL2 = AArch64_SYSREG_CNTSCALE_EL2,
	ARM64_SYSREG_CNTVCTSS_EL0 = AArch64_SYSREG_CNTVCTSS_EL0,
	ARM64_SYSREG_CNTVCT_EL0 = AArch64_SYSREG_CNTVCT_EL0,
	ARM64_SYSREG_CNTVFRQ_EL2 = AArch64_SYSREG_CNTVFRQ_EL2,
	ARM64_SYSREG_CNTVOFF_EL2 = AArch64_SYSREG_CNTVOFF_EL2,
	ARM64_SYSREG_CNTV_CTL_EL0 = AArch64_SYSREG_CNTV_CTL_EL0,
	ARM64_SYSREG_CNTV_CTL_EL02 = AArch64_SYSREG_CNTV_CTL_EL02,
	ARM64_SYSREG_CNTV_CVAL_EL0 = AArch64_SYSREG_CNTV_CVAL_EL0,
	ARM64_SYSREG_CNTV_CVAL_EL02 = AArch64_SYSREG_CNTV_CVAL_EL02,
	ARM64_SYSREG_CNTV_TVAL_EL0 = AArch64_SYSREG_CNTV_TVAL_EL0,
	ARM64_SYSREG_CNTV_TVAL_EL02 = AArch64_SYSREG_CNTV_TVAL_EL02,
	ARM64_SYSREG_CONTEXTIDR_EL1 = AArch64_SYSREG_CONTEXTIDR_EL1,
	ARM64_SYSREG_CONTEXTIDR_EL12 = AArch64_SYSREG_CONTEXTIDR_EL12,
	ARM64_SYSREG_CONTEXTIDR_EL2 = AArch64_SYSREG_CONTEXTIDR_EL2,
	ARM64_SYSREG_CPACR_EL1 = AArch64_SYSREG_CPACR_EL1,
	ARM64_SYSREG_CPACR_EL12 = AArch64_SYSREG_CPACR_EL12,
	ARM64_SYSREG_CPM_IOACC_CTL_EL3 = AArch64_SYSREG_CPM_IOACC_CTL_EL3,
	ARM64_SYSREG_CPTR_EL2 = AArch64_SYSREG_CPTR_EL2,
	ARM64_SYSREG_CPTR_EL3 = AArch64_SYSREG_CPTR_EL3,
	ARM64_SYSREG_CSSELR_EL1 = AArch64_SYSREG_CSSELR_EL1,
	ARM64_SYSREG_CTR_EL0 = AArch64_SYSREG_CTR_EL0,
	ARM64_SYSREG_CURRENTEL = AArch64_SYSREG_CURRENTEL,
	ARM64_SYSREG_DACR32_EL2 = AArch64_SYSREG_DACR32_EL2,
	ARM64_SYSREG_DAIF = AArch64_SYSREG_DAIF,
	ARM64_SYSREG_DBGAUTHSTATUS_EL1 = AArch64_SYSREG_DBGAUTHSTATUS_EL1,
	ARM64_SYSREG_DBGBCR0_EL1 = AArch64_SYSREG_DBGBCR0_EL1,
	ARM64_SYSREG_DBGBCR10_EL1 = AArch64_SYSREG_DBGBCR10_EL1,
	ARM64_SYSREG_DBGBCR11_EL1 = AArch64_SYSREG_DBGBCR11_EL1,
	ARM64_SYSREG_DBGBCR12_EL1 = AArch64_SYSREG_DBGBCR12_EL1,
	ARM64_SYSREG_DBGBCR13_EL1 = AArch64_SYSREG_DBGBCR13_EL1,
	ARM64_SYSREG_DBGBCR14_EL1 = AArch64_SYSREG_DBGBCR14_EL1,
	ARM64_SYSREG_DBGBCR15_EL1 = AArch64_SYSREG_DBGBCR15_EL1,
	ARM64_SYSREG_DBGBCR1_EL1 = AArch64_SYSREG_DBGBCR1_EL1,
	ARM64_SYSREG_DBGBCR2_EL1 = AArch64_SYSREG_DBGBCR2_EL1,
	ARM64_SYSREG_DBGBCR3_EL1 = AArch64_SYSREG_DBGBCR3_EL1,
	ARM64_SYSREG_DBGBCR4_EL1 = AArch64_SYSREG_DBGBCR4_EL1,
	ARM64_SYSREG_DBGBCR5_EL1 = AArch64_SYSREG_DBGBCR5_EL1,
	ARM64_SYSREG_DBGBCR6_EL1 = AArch64_SYSREG_DBGBCR6_EL1,
	ARM64_SYSREG_DBGBCR7_EL1 = AArch64_SYSREG_DBGBCR7_EL1,
	ARM64_SYSREG_DBGBCR8_EL1 = AArch64_SYSREG_DBGBCR8_EL1,
	ARM64_SYSREG_DBGBCR9_EL1 = AArch64_SYSREG_DBGBCR9_EL1,
	ARM64_SYSREG_DBGBVR0_EL1 = AArch64_SYSREG_DBGBVR0_EL1,
	ARM64_SYSREG_DBGBVR10_EL1 = AArch64_SYSREG_DBGBVR10_EL1,
	ARM64_SYSREG_DBGBVR11_EL1 = AArch64_SYSREG_DBGBVR11_EL1,
	ARM64_SYSREG_DBGBVR12_EL1 = AArch64_SYSREG_DBGBVR12_EL1,
	ARM64_SYSREG_DBGBVR13_EL1 = AArch64_SYSREG_DBGBVR13_EL1,
	ARM64_SYSREG_DBGBVR14_EL1 = AArch64_SYSREG_DBGBVR14_EL1,
	ARM64_SYSREG_DBGBVR15_EL1 = AArch64_SYSREG_DBGBVR15_EL1,
	ARM64_SYSREG_DBGBVR1_EL1 = AArch64_SYSREG_DBGBVR1_EL1,
	ARM64_SYSREG_DBGBVR2_EL1 = AArch64_SYSREG_DBGBVR2_EL1,
	ARM64_SYSREG_DBGBVR3_EL1 = AArch64_SYSREG_DBGBVR3_EL1,
	ARM64_SYSREG_DBGBVR4_EL1 = AArch64_SYSREG_DBGBVR4_EL1,
	ARM64_SYSREG_DBGBVR5_EL1 = AArch64_SYSREG_DBGBVR5_EL1,
	ARM64_SYSREG_DBGBVR6_EL1 = AArch64_SYSREG_DBGBVR6_EL1,
	ARM64_SYSREG_DBGBVR7_EL1 = AArch64_SYSREG_DBGBVR7_EL1,
	ARM64_SYSREG_DBGBVR8_EL1 = AArch64_SYSREG_DBGBVR8_EL1,
	ARM64_SYSREG_DBGBVR9_EL1 = AArch64_SYSREG_DBGBVR9_EL1,
	ARM64_SYSREG_DBGCLAIMCLR_EL1 = AArch64_SYSREG_DBGCLAIMCLR_EL1,
	ARM64_SYSREG_DBGCLAIMSET_EL1 = AArch64_SYSREG_DBGCLAIMSET_EL1,
	ARM64_SYSREG_DBGDTRRX_EL0 = AArch64_SYSREG_DBGDTRRX_EL0,
	ARM64_SYSREG_DBGDTRTX_EL0 = AArch64_SYSREG_DBGDTRTX_EL0,
	ARM64_SYSREG_DBGDTR_EL0 = AArch64_SYSREG_DBGDTR_EL0,
	ARM64_SYSREG_DBGPRCR_EL1 = AArch64_SYSREG_DBGPRCR_EL1,
	ARM64_SYSREG_DBGVCR32_EL2 = AArch64_SYSREG_DBGVCR32_EL2,
	ARM64_SYSREG_DBGWCR0_EL1 = AArch64_SYSREG_DBGWCR0_EL1,
	ARM64_SYSREG_DBGWCR10_EL1 = AArch64_SYSREG_DBGWCR10_EL1,
	ARM64_SYSREG_DBGWCR11_EL1 = AArch64_SYSREG_DBGWCR11_EL1,
	ARM64_SYSREG_DBGWCR12_EL1 = AArch64_SYSREG_DBGWCR12_EL1,
	ARM64_SYSREG_DBGWCR13_EL1 = AArch64_SYSREG_DBGWCR13_EL1,
	ARM64_SYSREG_DBGWCR14_EL1 = AArch64_SYSREG_DBGWCR14_EL1,
	ARM64_SYSREG_DBGWCR15_EL1 = AArch64_SYSREG_DBGWCR15_EL1,
	ARM64_SYSREG_DBGWCR1_EL1 = AArch64_SYSREG_DBGWCR1_EL1,
	ARM64_SYSREG_DBGWCR2_EL1 = AArch64_SYSREG_DBGWCR2_EL1,
	ARM64_SYSREG_DBGWCR3_EL1 = AArch64_SYSREG_DBGWCR3_EL1,
	ARM64_SYSREG_DBGWCR4_EL1 = AArch64_SYSREG_DBGWCR4_EL1,
	ARM64_SYSREG_DBGWCR5_EL1 = AArch64_SYSREG_DBGWCR5_EL1,
	ARM64_SYSREG_DBGWCR6_EL1 = AArch64_SYSREG_DBGWCR6_EL1,
	ARM64_SYSREG_DBGWCR7_EL1 = AArch64_SYSREG_DBGWCR7_EL1,
	ARM64_SYSREG_DBGWCR8_EL1 = AArch64_SYSREG_DBGWCR8_EL1,
	ARM64_SYSREG_DBGWCR9_EL1 = AArch64_SYSREG_DBGWCR9_EL1,
	ARM64_SYSREG_DBGWVR0_EL1 = AArch64_SYSREG_DBGWVR0_EL1,
	ARM64_SYSREG_DBGWVR10_EL1 = AArch64_SYSREG_DBGWVR10_EL1,
	ARM64_SYSREG_DBGWVR11_EL1 = AArch64_SYSREG_DBGWVR11_EL1,
	ARM64_SYSREG_DBGWVR12_EL1 = AArch64_SYSREG_DBGWVR12_EL1,
	ARM64_SYSREG_DBGWVR13_EL1 = AArch64_SYSREG_DBGWVR13_EL1,
	ARM64_SYSREG_DBGWVR14_EL1 = AArch64_SYSREG_DBGWVR14_EL1,
	ARM64_SYSREG_DBGWVR15_EL1 = AArch64_SYSREG_DBGWVR15_EL1,
	ARM64_SYSREG_DBGWVR1_EL1 = AArch64_SYSREG_DBGWVR1_EL1,
	ARM64_SYSREG_DBGWVR2_EL1 = AArch64_SYSREG_DBGWVR2_EL1,
	ARM64_SYSREG_DBGWVR3_EL1 = AArch64_SYSREG_DBGWVR3_EL1,
	ARM64_SYSREG_DBGWVR4_EL1 = AArch64_SYSREG_DBGWVR4_EL1,
	ARM64_SYSREG_DBGWVR5_EL1 = AArch64_SYSREG_DBGWVR5_EL1,
	ARM64_SYSREG_DBGWVR6_EL1 = AArch64_SYSREG_DBGWVR6_EL1,
	ARM64_SYSREG_DBGWVR7_EL1 = AArch64_SYSREG_DBGWVR7_EL1,
	ARM64_SYSREG_DBGWVR8_EL1 = AArch64_SYSREG_DBGWVR8_EL1,
	ARM64_SYSREG_DBGWVR9_EL1 = AArch64_SYSREG_DBGWVR9_EL1,
	ARM64_SYSREG_DCZID_EL0 = AArch64_SYSREG_DCZID_EL0,
	ARM64_SYSREG_DISR_EL1 = AArch64_SYSREG_DISR_EL1,
	ARM64_SYSREG_DIT = AArch64_SYSREG_DIT,
	ARM64_SYSREG_DLR_EL0 = AArch64_SYSREG_DLR_EL0,
	ARM64_SYSREG_DSPSR_EL0 = AArch64_SYSREG_DSPSR_EL0,
	ARM64_SYSREG_ELR_EL1 = AArch64_SYSREG_ELR_EL1,
	ARM64_SYSREG_ELR_EL12 = AArch64_SYSREG_ELR_EL12,
	ARM64_SYSREG_ELR_EL2 = AArch64_SYSREG_ELR_EL2,
	ARM64_SYSREG_ELR_EL3 = AArch64_SYSREG_ELR_EL3,
	ARM64_SYSREG_ERRIDR_EL1 = AArch64_SYSREG_ERRIDR_EL1,
	ARM64_SYSREG_ERRSELR_EL1 = AArch64_SYSREG_ERRSELR_EL1,
	ARM64_SYSREG_ERXADDR_EL1 = AArch64_SYSREG_ERXADDR_EL1,
	ARM64_SYSREG_ERXCTLR_EL1 = AArch64_SYSREG_ERXCTLR_EL1,
	ARM64_SYSREG_ERXFR_EL1 = AArch64_SYSREG_ERXFR_EL1,
	ARM64_SYSREG_ERXGSR_EL1 = AArch64_SYSREG_ERXGSR_EL1,
	ARM64_SYSREG_ERXMISC0_EL1 = AArch64_SYSREG_ERXMISC0_EL1,
	ARM64_SYSREG_ERXMISC1_EL1 = AArch64_SYSREG_ERXMISC1_EL1,
	ARM64_SYSREG_ERXMISC2_EL1 = AArch64_SYSREG_ERXMISC2_EL1,
	ARM64_SYSREG_ERXMISC3_EL1 = AArch64_SYSREG_ERXMISC3_EL1,
	ARM64_SYSREG_ERXPFGCDN_EL1 = AArch64_SYSREG_ERXPFGCDN_EL1,
	ARM64_SYSREG_ERXPFGCTL_EL1 = AArch64_SYSREG_ERXPFGCTL_EL1,
	ARM64_SYSREG_ERXPFGF_EL1 = AArch64_SYSREG_ERXPFGF_EL1,
	ARM64_SYSREG_ERXSTATUS_EL1 = AArch64_SYSREG_ERXSTATUS_EL1,
	ARM64_SYSREG_ESR_EL1 = AArch64_SYSREG_ESR_EL1,
	ARM64_SYSREG_ESR_EL12 = AArch64_SYSREG_ESR_EL12,
	ARM64_SYSREG_ESR_EL2 = AArch64_SYSREG_ESR_EL2,
	ARM64_SYSREG_ESR_EL3 = AArch64_SYSREG_ESR_EL3,
	ARM64_SYSREG_FAR_EL1 = AArch64_SYSREG_FAR_EL1,
	ARM64_SYSREG_FAR_EL12 = AArch64_SYSREG_FAR_EL12,
	ARM64_SYSREG_FAR_EL2 = AArch64_SYSREG_FAR_EL2,
	ARM64_SYSREG_FAR_EL3 = AArch64_SYSREG_FAR_EL3,
	ARM64_SYSREG_FGWTE3_EL3 = AArch64_SYSREG_FGWTE3_EL3,
	ARM64_SYSREG_FPCR = AArch64_SYSREG_FPCR,
	ARM64_SYSREG_FPEXC32_EL2 = AArch64_SYSREG_FPEXC32_EL2,
	ARM64_SYSREG_FPMR = AArch64_SYSREG_FPMR,
	ARM64_SYSREG_FPSR = AArch64_SYSREG_FPSR,
	ARM64_SYSREG_GCR_EL1 = AArch64_SYSREG_GCR_EL1,
	ARM64_SYSREG_GCSCRE0_EL1 = AArch64_SYSREG_GCSCRE0_EL1,
	ARM64_SYSREG_GCSCR_EL1 = AArch64_SYSREG_GCSCR_EL1,
	ARM64_SYSREG_GCSCR_EL12 = AArch64_SYSREG_GCSCR_EL12,
	ARM64_SYSREG_GCSCR_EL2 = AArch64_SYSREG_GCSCR_EL2,
	ARM64_SYSREG_GCSCR_EL3 = AArch64_SYSREG_GCSCR_EL3,
	ARM64_SYSREG_GCSPR_EL0 = AArch64_SYSREG_GCSPR_EL0,
	ARM64_SYSREG_GCSPR_EL1 = AArch64_SYSREG_GCSPR_EL1,
	ARM64_SYSREG_GCSPR_EL12 = AArch64_SYSREG_GCSPR_EL12,
	ARM64_SYSREG_GCSPR_EL2 = AArch64_SYSREG_GCSPR_EL2,
	ARM64_SYSREG_GCSPR_EL3 = AArch64_SYSREG_GCSPR_EL3,
	ARM64_SYSREG_GMID_EL1 = AArch64_SYSREG_GMID_EL1,
	ARM64_SYSREG_GPCCR_EL3 = AArch64_SYSREG_GPCCR_EL3,
	ARM64_SYSREG_GPTBR_EL3 = AArch64_SYSREG_GPTBR_EL3,
	ARM64_SYSREG_HACDBSBR_EL2 = AArch64_SYSREG_HACDBSBR_EL2,
	ARM64_SYSREG_HACDBSCONS_EL2 = AArch64_SYSREG_HACDBSCONS_EL2,
	ARM64_SYSREG_HACR_EL2 = AArch64_SYSREG_HACR_EL2,
	ARM64_SYSREG_HAFGRTR_EL2 = AArch64_SYSREG_HAFGRTR_EL2,
	ARM64_SYSREG_HCRX_EL2 = AArch64_SYSREG_HCRX_EL2,
	ARM64_SYSREG_HCR_EL2 = AArch64_SYSREG_HCR_EL2,
	ARM64_SYSREG_HDBSSBR_EL2 = AArch64_SYSREG_HDBSSBR_EL2,
	ARM64_SYSREG_HDBSSPROD_EL2 = AArch64_SYSREG_HDBSSPROD_EL2,
	ARM64_SYSREG_HDFGRTR2_EL2 = AArch64_SYSREG_HDFGRTR2_EL2,
	ARM64_SYSREG_HDFGRTR_EL2 = AArch64_SYSREG_HDFGRTR_EL2,
	ARM64_SYSREG_HDFGWTR2_EL2 = AArch64_SYSREG_HDFGWTR2_EL2,
	ARM64_SYSREG_HDFGWTR_EL2 = AArch64_SYSREG_HDFGWTR_EL2,
	ARM64_SYSREG_HFGITR2_EL2 = AArch64_SYSREG_HFGITR2_EL2,
	ARM64_SYSREG_HFGITR_EL2 = AArch64_SYSREG_HFGITR_EL2,
	ARM64_SYSREG_HFGRTR2_EL2 = AArch64_SYSREG_HFGRTR2_EL2,
	ARM64_SYSREG_HFGRTR_EL2 = AArch64_SYSREG_HFGRTR_EL2,
	ARM64_SYSREG_HFGWTR2_EL2 = AArch64_SYSREG_HFGWTR2_EL2,
	ARM64_SYSREG_HFGWTR_EL2 = AArch64_SYSREG_HFGWTR_EL2,
	ARM64_SYSREG_HPFAR_EL2 = AArch64_SYSREG_HPFAR_EL2,
	ARM64_SYSREG_HSTR_EL2 = AArch64_SYSREG_HSTR_EL2,
	ARM64_SYSREG_ICC_AP0R0_EL1 = AArch64_SYSREG_ICC_AP0R0_EL1,
	ARM64_SYSREG_ICC_AP0R1_EL1 = AArch64_SYSREG_ICC_AP0R1_EL1,
	ARM64_SYSREG_ICC_AP0R2_EL1 = AArch64_SYSREG_ICC_AP0R2_EL1,
	ARM64_SYSREG_ICC_AP0R3_EL1 = AArch64_SYSREG_ICC_AP0R3_EL1,
	ARM64_SYSREG_ICC_AP1R0_EL1 = AArch64_SYSREG_ICC_AP1R0_EL1,
	ARM64_SYSREG_ICC_AP1R1_EL1 = AArch64_SYSREG_ICC_AP1R1_EL1,
	ARM64_SYSREG_ICC_AP1R2_EL1 = AArch64_SYSREG_ICC_AP1R2_EL1,
	ARM64_SYSREG_ICC_AP1R3_EL1 = AArch64_SYSREG_ICC_AP1R3_EL1,
	ARM64_SYSREG_ICC_ASGI1R_EL1 = AArch64_SYSREG_ICC_ASGI1R_EL1,
	ARM64_SYSREG_ICC_BPR0_EL1 = AArch64_SYSREG_ICC_BPR0_EL1,
	ARM64_SYSREG_ICC_BPR1_EL1 = AArch64_SYSREG_ICC_BPR1_EL1,
	ARM64_SYSREG_ICC_CTLR_EL1 = AArch64_SYSREG_ICC_CTLR_EL1,
	ARM64_SYSREG_ICC_CTLR_EL3 = AArch64_SYSREG_ICC_CTLR_EL3,
	ARM64_SYSREG_ICC_DIR_EL1 = AArch64_SYSREG_ICC_DIR_EL1,
	ARM64_SYSREG_ICC_EOIR0_EL1 = AArch64_SYSREG_ICC_EOIR0_EL1,
	ARM64_SYSREG_ICC_EOIR1_EL1 = AArch64_SYSREG_ICC_EOIR1_EL1,
	ARM64_SYSREG_ICC_HPPIR0_EL1 = AArch64_SYSREG_ICC_HPPIR0_EL1,
	ARM64_SYSREG_ICC_HPPIR1_EL1 = AArch64_SYSREG_ICC_HPPIR1_EL1,
	ARM64_SYSREG_ICC_IAR0_EL1 = AArch64_SYSREG_ICC_IAR0_EL1,
	ARM64_SYSREG_ICC_IAR1_EL1 = AArch64_SYSREG_ICC_IAR1_EL1,
	ARM64_SYSREG_ICC_IGRPEN0_EL1 = AArch64_SYSREG_ICC_IGRPEN0_EL1,
	ARM64_SYSREG_ICC_IGRPEN1_EL1 = AArch64_SYSREG_ICC_IGRPEN1_EL1,
	ARM64_SYSREG_ICC_IGRPEN1_EL3 = AArch64_SYSREG_ICC_IGRPEN1_EL3,
	ARM64_SYSREG_ICC_NMIAR1_EL1 = AArch64_SYSREG_ICC_NMIAR1_EL1,
	ARM64_SYSREG_ICC_PMR_EL1 = AArch64_SYSREG_ICC_PMR_EL1,
	ARM64_SYSREG_ICC_RPR_EL1 = AArch64_SYSREG_ICC_RPR_EL1,
	ARM64_SYSREG_ICC_SGI0R_EL1 = AArch64_SYSREG_ICC_SGI0R_EL1,
	ARM64_SYSREG_ICC_SGI1R_EL1 = AArch64_SYSREG_ICC_SGI1R_EL1,
	ARM64_SYSREG_ICC_SRE_EL1 = AArch64_SYSREG_ICC_SRE_EL1,
	ARM64_SYSREG_ICC_SRE_EL2 = AArch64_SYSREG_ICC_SRE_EL2,
	ARM64_SYSREG_ICC_SRE_EL3 = AArch64_SYSREG_ICC_SRE_EL3,
	ARM64_SYSREG_ICH_AP0R0_EL2 = AArch64_SYSREG_ICH_AP0R0_EL2,
	ARM64_SYSREG_ICH_AP0R1_EL2 = AArch64_SYSREG_ICH_AP0R1_EL2,
	ARM64_SYSREG_ICH_AP0R2_EL2 = AArch64_SYSREG_ICH_AP0R2_EL2,
	ARM64_SYSREG_ICH_AP0R3_EL2 = AArch64_SYSREG_ICH_AP0R3_EL2,
	ARM64_SYSREG_ICH_AP1R0_EL2 = AArch64_SYSREG_ICH_AP1R0_EL2,
	ARM64_SYSREG_ICH_AP1R1_EL2 = AArch64_SYSREG_ICH_AP1R1_EL2,
	ARM64_SYSREG_ICH_AP1R2_EL2 = AArch64_SYSREG_ICH_AP1R2_EL2,
	ARM64_SYSREG_ICH_AP1R3_EL2 = AArch64_SYSREG_ICH_AP1R3_EL2,
	ARM64_SYSREG_ICH_EISR_EL2 = AArch64_SYSREG_ICH_EISR_EL2,
	ARM64_SYSREG_ICH_ELRSR_EL2 = AArch64_SYSREG_ICH_ELRSR_EL2,
	ARM64_SYSREG_ICH_HCR_EL2 = AArch64_SYSREG_ICH_HCR_EL2,
	ARM64_SYSREG_ICH_LR0_EL2 = AArch64_SYSREG_ICH_LR0_EL2,
	ARM64_SYSREG_ICH_LR10_EL2 = AArch64_SYSREG_ICH_LR10_EL2,
	ARM64_SYSREG_ICH_LR11_EL2 = AArch64_SYSREG_ICH_LR11_EL2,
	ARM64_SYSREG_ICH_LR12_EL2 = AArch64_SYSREG_ICH_LR12_EL2,
	ARM64_SYSREG_ICH_LR13_EL2 = AArch64_SYSREG_ICH_LR13_EL2,
	ARM64_SYSREG_ICH_LR14_EL2 = AArch64_SYSREG_ICH_LR14_EL2,
	ARM64_SYSREG_ICH_LR15_EL2 = AArch64_SYSREG_ICH_LR15_EL2,
	ARM64_SYSREG_ICH_LR1_EL2 = AArch64_SYSREG_ICH_LR1_EL2,
	ARM64_SYSREG_ICH_LR2_EL2 = AArch64_SYSREG_ICH_LR2_EL2,
	ARM64_SYSREG_ICH_LR3_EL2 = AArch64_SYSREG_ICH_LR3_EL2,
	ARM64_SYSREG_ICH_LR4_EL2 = AArch64_SYSREG_ICH_LR4_EL2,
	ARM64_SYSREG_ICH_LR5_EL2 = AArch64_SYSREG_ICH_LR5_EL2,
	ARM64_SYSREG_ICH_LR6_EL2 = AArch64_SYSREG_ICH_LR6_EL2,
	ARM64_SYSREG_ICH_LR7_EL2 = AArch64_SYSREG_ICH_LR7_EL2,
	ARM64_SYSREG_ICH_LR8_EL2 = AArch64_SYSREG_ICH_LR8_EL2,
	ARM64_SYSREG_ICH_LR9_EL2 = AArch64_SYSREG_ICH_LR9_EL2,
	ARM64_SYSREG_ICH_MISR_EL2 = AArch64_SYSREG_ICH_MISR_EL2,
	ARM64_SYSREG_ICH_VMCR_EL2 = AArch64_SYSREG_ICH_VMCR_EL2,
	ARM64_SYSREG_ICH_VTR_EL2 = AArch64_SYSREG_ICH_VTR_EL2,
	ARM64_SYSREG_ID_AA64AFR0_EL1 = AArch64_SYSREG_ID_AA64AFR0_EL1,
	ARM64_SYSREG_ID_AA64AFR1_EL1 = AArch64_SYSREG_ID_AA64AFR1_EL1,
	ARM64_SYSREG_ID_AA64DFR0_EL1 = AArch64_SYSREG_ID_AA64DFR0_EL1,
	ARM64_SYSREG_ID_AA64DFR1_EL1 = AArch64_SYSREG_ID_AA64DFR1_EL1,
	ARM64_SYSREG_ID_AA64DFR2_EL1 = AArch64_SYSREG_ID_AA64DFR2_EL1,
	ARM64_SYSREG_ID_AA64FPFR0_EL1 = AArch64_SYSREG_ID_AA64FPFR0_EL1,
	ARM64_SYSREG_ID_AA64ISAR0_EL1 = AArch64_SYSREG_ID_AA64ISAR0_EL1,
	ARM64_SYSREG_ID_AA64ISAR1_EL1 = AArch64_SYSREG_ID_AA64ISAR1_EL1,
	ARM64_SYSREG_ID_AA64ISAR2_EL1 = AArch64_SYSREG_ID_AA64ISAR2_EL1,
	ARM64_SYSREG_ID_AA64ISAR3_EL1 = AArch64_SYSREG_ID_AA64ISAR3_EL1,
	ARM64_SYSREG_ID_AA64MMFR0_EL1 = AArch64_SYSREG_ID_AA64MMFR0_EL1,
	ARM64_SYSREG_ID_AA64MMFR1_EL1 = AArch64_SYSREG_ID_AA64MMFR1_EL1,
	ARM64_SYSREG_ID_AA64MMFR2_EL1 = AArch64_SYSREG_ID_AA64MMFR2_EL1,
	ARM64_SYSREG_ID_AA64MMFR3_EL1 = AArch64_SYSREG_ID_AA64MMFR3_EL1,
	ARM64_SYSREG_ID_AA64MMFR4_EL1 = AArch64_SYSREG_ID_AA64MMFR4_EL1,
	ARM64_SYSREG_ID_AA64PFR0_EL1 = AArch64_SYSREG_ID_AA64PFR0_EL1,
	ARM64_SYSREG_ID_AA64PFR1_EL1 = AArch64_SYSREG_ID_AA64PFR1_EL1,
	ARM64_SYSREG_ID_AA64PFR2_EL1 = AArch64_SYSREG_ID_AA64PFR2_EL1,
	ARM64_SYSREG_ID_AA64SMFR0_EL1 = AArch64_SYSREG_ID_AA64SMFR0_EL1,
	ARM64_SYSREG_ID_AA64ZFR0_EL1 = AArch64_SYSREG_ID_AA64ZFR0_EL1,
	ARM64_SYSREG_ID_AFR0_EL1 = AArch64_SYSREG_ID_AFR0_EL1,
	ARM64_SYSREG_ID_DFR0_EL1 = AArch64_SYSREG_ID_DFR0_EL1,
	ARM64_SYSREG_ID_DFR1_EL1 = AArch64_SYSREG_ID_DFR1_EL1,
	ARM64_SYSREG_ID_ISAR0_EL1 = AArch64_SYSREG_ID_ISAR0_EL1,
	ARM64_SYSREG_ID_ISAR1_EL1 = AArch64_SYSREG_ID_ISAR1_EL1,
	ARM64_SYSREG_ID_ISAR2_EL1 = AArch64_SYSREG_ID_ISAR2_EL1,
	ARM64_SYSREG_ID_ISAR3_EL1 = AArch64_SYSREG_ID_ISAR3_EL1,
	ARM64_SYSREG_ID_ISAR4_EL1 = AArch64_SYSREG_ID_ISAR4_EL1,
	ARM64_SYSREG_ID_ISAR5_EL1 = AArch64_SYSREG_ID_ISAR5_EL1,
	ARM64_SYSREG_ID_ISAR6_EL1 = AArch64_SYSREG_ID_ISAR6_EL1,
	ARM64_SYSREG_ID_MMFR0_EL1 = AArch64_SYSREG_ID_MMFR0_EL1,
	ARM64_SYSREG_ID_MMFR1_EL1 = AArch64_SYSREG_ID_MMFR1_EL1,
	ARM64_SYSREG_ID_MMFR2_EL1 = AArch64_SYSREG_ID_MMFR2_EL1,
	ARM64_SYSREG_ID_MMFR3_EL1 = AArch64_SYSREG_ID_MMFR3_EL1,
	ARM64_SYSREG_ID_MMFR4_EL1 = AArch64_SYSREG_ID_MMFR4_EL1,
	ARM64_SYSREG_ID_MMFR5_EL1 = AArch64_SYSREG_ID_MMFR5_EL1,
	ARM64_SYSREG_ID_PFR0_EL1 = AArch64_SYSREG_ID_PFR0_EL1,
	ARM64_SYSREG_ID_PFR1_EL1 = AArch64_SYSREG_ID_PFR1_EL1,
	ARM64_SYSREG_ID_PFR2_EL1 = AArch64_SYSREG_ID_PFR2_EL1,
	ARM64_SYSREG_IFSR32_EL2 = AArch64_SYSREG_IFSR32_EL2,
	ARM64_SYSREG_ISR_EL1 = AArch64_SYSREG_ISR_EL1,
	ARM64_SYSREG_LORC_EL1 = AArch64_SYSREG_LORC_EL1,
	ARM64_SYSREG_LOREA_EL1 = AArch64_SYSREG_LOREA_EL1,
	ARM64_SYSREG_LORID_EL1 = AArch64_SYSREG_LORID_EL1,
	ARM64_SYSREG_LORN_EL1 = AArch64_SYSREG_LORN_EL1,
	ARM64_SYSREG_LORSA_EL1 = AArch64_SYSREG_LORSA_EL1,
	ARM64_SYSREG_MAIR2_EL1 = AArch64_SYSREG_MAIR2_EL1,
	ARM64_SYSREG_MAIR2_EL12 = AArch64_SYSREG_MAIR2_EL12,
	ARM64_SYSREG_MAIR2_EL2 = AArch64_SYSREG_MAIR2_EL2,
	ARM64_SYSREG_MAIR2_EL3 = AArch64_SYSREG_MAIR2_EL3,
	ARM64_SYSREG_MAIR_EL1 = AArch64_SYSREG_MAIR_EL1,
	ARM64_SYSREG_MAIR_EL12 = AArch64_SYSREG_MAIR_EL12,
	ARM64_SYSREG_MAIR_EL2 = AArch64_SYSREG_MAIR_EL2,
	ARM64_SYSREG_MAIR_EL3 = AArch64_SYSREG_MAIR_EL3,
	ARM64_SYSREG_MDCCINT_EL1 = AArch64_SYSREG_MDCCINT_EL1,
	ARM64_SYSREG_MDCCSR_EL0 = AArch64_SYSREG_MDCCSR_EL0,
	ARM64_SYSREG_MDCR_EL2 = AArch64_SYSREG_MDCR_EL2,
	ARM64_SYSREG_MDCR_EL3 = AArch64_SYSREG_MDCR_EL3,
	ARM64_SYSREG_MDRAR_EL1 = AArch64_SYSREG_MDRAR_EL1,
	ARM64_SYSREG_MDSCR_EL1 = AArch64_SYSREG_MDSCR_EL1,
	ARM64_SYSREG_MDSELR_EL1 = AArch64_SYSREG_MDSELR_EL1,
	ARM64_SYSREG_MDSTEPOP_EL1 = AArch64_SYSREG_MDSTEPOP_EL1,
	ARM64_SYSREG_MECIDR_EL2 = AArch64_SYSREG_MECIDR_EL2,
	ARM64_SYSREG_MECID_A0_EL2 = AArch64_SYSREG_MECID_A0_EL2,
	ARM64_SYSREG_MECID_A1_EL2 = AArch64_SYSREG_MECID_A1_EL2,
	ARM64_SYSREG_MECID_P0_EL2 = AArch64_SYSREG_MECID_P0_EL2,
	ARM64_SYSREG_MECID_P1_EL2 = AArch64_SYSREG_MECID_P1_EL2,
	ARM64_SYSREG_MECID_RL_A_EL3 = AArch64_SYSREG_MECID_RL_A_EL3,
	ARM64_SYSREG_MFAR_EL3 = AArch64_SYSREG_MFAR_EL3,
	ARM64_SYSREG_MIDR_EL1 = AArch64_SYSREG_MIDR_EL1,
	ARM64_SYSREG_MPAM0_EL1 = AArch64_SYSREG_MPAM0_EL1,
	ARM64_SYSREG_MPAM1_EL1 = AArch64_SYSREG_MPAM1_EL1,
	ARM64_SYSREG_MPAM1_EL12 = AArch64_SYSREG_MPAM1_EL12,
	ARM64_SYSREG_MPAM2_EL2 = AArch64_SYSREG_MPAM2_EL2,
	ARM64_SYSREG_MPAM3_EL3 = AArch64_SYSREG_MPAM3_EL3,
	ARM64_SYSREG_MPAMHCR_EL2 = AArch64_SYSREG_MPAMHCR_EL2,
	ARM64_SYSREG_MPAMIDR_EL1 = AArch64_SYSREG_MPAMIDR_EL1,
	ARM64_SYSREG_MPAMSM_EL1 = AArch64_SYSREG_MPAMSM_EL1,
	ARM64_SYSREG_MPAMVPM0_EL2 = AArch64_SYSREG_MPAMVPM0_EL2,
	ARM64_SYSREG_MPAMVPM1_EL2 = AArch64_SYSREG_MPAMVPM1_EL2,
	ARM64_SYSREG_MPAMVPM2_EL2 = AArch64_SYSREG_MPAMVPM2_EL2,
	ARM64_SYSREG_MPAMVPM3_EL2 = AArch64_SYSREG_MPAMVPM3_EL2,
	ARM64_SYSREG_MPAMVPM4_EL2 = AArch64_SYSREG_MPAMVPM4_EL2,
	ARM64_SYSREG_MPAMVPM5_EL2 = AArch64_SYSREG_MPAMVPM5_EL2,
	ARM64_SYSREG_MPAMVPM6_EL2 = AArch64_SYSREG_MPAMVPM6_EL2,
	ARM64_SYSREG_MPAMVPM7_EL2 = AArch64_SYSREG_MPAMVPM7_EL2,
	ARM64_SYSREG_MPAMVPMV_EL2 = AArch64_SYSREG_MPAMVPMV_EL2,
	ARM64_SYSREG_MPIDR_EL1 = AArch64_SYSREG_MPIDR_EL1,
	ARM64_SYSREG_MPUIR_EL1 = AArch64_SYSREG_MPUIR_EL1,
	ARM64_SYSREG_MPUIR_EL2 = AArch64_SYSREG_MPUIR_EL2,
	ARM64_SYSREG_MVFR0_EL1 = AArch64_SYSREG_MVFR0_EL1,
	ARM64_SYSREG_MVFR1_EL1 = AArch64_SYSREG_MVFR1_EL1,
	ARM64_SYSREG_MVFR2_EL1 = AArch64_SYSREG_MVFR2_EL1,
	ARM64_SYSREG_NZCV = AArch64_SYSREG_NZCV,
	ARM64_SYSREG_OSDLR_EL1 = AArch64_SYSREG_OSDLR_EL1,
	ARM64_SYSREG_OSDTRRX_EL1 = AArch64_SYSREG_OSDTRRX_EL1,
	ARM64_SYSREG_OSDTRTX_EL1 = AArch64_SYSREG_OSDTRTX_EL1,
	ARM64_SYSREG_OSECCR_EL1 = AArch64_SYSREG_OSECCR_EL1,
	ARM64_SYSREG_OSLAR_EL1 = AArch64_SYSREG_OSLAR_EL1,
	ARM64_SYSREG_OSLSR_EL1 = AArch64_SYSREG_OSLSR_EL1,
	ARM64_SYSREG_PAN = AArch64_SYSREG_PAN,
	ARM64_SYSREG_PAR_EL1 = AArch64_SYSREG_PAR_EL1,
	ARM64_SYSREG_PFAR_EL1 = AArch64_SYSREG_PFAR_EL1,
	ARM64_SYSREG_PFAR_EL12 = AArch64_SYSREG_PFAR_EL12,
	ARM64_SYSREG_PFAR_EL2 = AArch64_SYSREG_PFAR_EL2,
	ARM64_SYSREG_PIRE0_EL1 = AArch64_SYSREG_PIRE0_EL1,
	ARM64_SYSREG_PIRE0_EL12 = AArch64_SYSREG_PIRE0_EL12,
	ARM64_SYSREG_PIRE0_EL2 = AArch64_SYSREG_PIRE0_EL2,
	ARM64_SYSREG_PIR_EL1 = AArch64_SYSREG_PIR_EL1,
	ARM64_SYSREG_PIR_EL12 = AArch64_SYSREG_PIR_EL12,
	ARM64_SYSREG_PIR_EL2 = AArch64_SYSREG_PIR_EL2,
	ARM64_SYSREG_PIR_EL3 = AArch64_SYSREG_PIR_EL3,
	ARM64_SYSREG_PM = AArch64_SYSREG_PM,
	ARM64_SYSREG_PMBIDR_EL1 = AArch64_SYSREG_PMBIDR_EL1,
	ARM64_SYSREG_PMBLIMITR_EL1 = AArch64_SYSREG_PMBLIMITR_EL1,
	ARM64_SYSREG_PMBPTR_EL1 = AArch64_SYSREG_PMBPTR_EL1,
	ARM64_SYSREG_PMBSR_EL1 = AArch64_SYSREG_PMBSR_EL1,
	ARM64_SYSREG_PMCCFILTR_EL0 = AArch64_SYSREG_PMCCFILTR_EL0,
	ARM64_SYSREG_PMCCNTR_EL0 = AArch64_SYSREG_PMCCNTR_EL0,
	ARM64_SYSREG_PMCCNTSVR_EL1 = AArch64_SYSREG_PMCCNTSVR_EL1,
	ARM64_SYSREG_PMCEID0_EL0 = AArch64_SYSREG_PMCEID0_EL0,
	ARM64_SYSREG_PMCEID1_EL0 = AArch64_SYSREG_PMCEID1_EL0,
	ARM64_SYSREG_PMCNTENCLR_EL0 = AArch64_SYSREG_PMCNTENCLR_EL0,
	ARM64_SYSREG_PMCNTENSET_EL0 = AArch64_SYSREG_PMCNTENSET_EL0,
	ARM64_SYSREG_PMCR_EL0 = AArch64_SYSREG_PMCR_EL0,
	ARM64_SYSREG_PMECR_EL1 = AArch64_SYSREG_PMECR_EL1,
	ARM64_SYSREG_PMEVCNTR0_EL0 = AArch64_SYSREG_PMEVCNTR0_EL0,
	ARM64_SYSREG_PMEVCNTR10_EL0 = AArch64_SYSREG_PMEVCNTR10_EL0,
	ARM64_SYSREG_PMEVCNTR11_EL0 = AArch64_SYSREG_PMEVCNTR11_EL0,
	ARM64_SYSREG_PMEVCNTR12_EL0 = AArch64_SYSREG_PMEVCNTR12_EL0,
	ARM64_SYSREG_PMEVCNTR13_EL0 = AArch64_SYSREG_PMEVCNTR13_EL0,
	ARM64_SYSREG_PMEVCNTR14_EL0 = AArch64_SYSREG_PMEVCNTR14_EL0,
	ARM64_SYSREG_PMEVCNTR15_EL0 = AArch64_SYSREG_PMEVCNTR15_EL0,
	ARM64_SYSREG_PMEVCNTR16_EL0 = AArch64_SYSREG_PMEVCNTR16_EL0,
	ARM64_SYSREG_PMEVCNTR17_EL0 = AArch64_SYSREG_PMEVCNTR17_EL0,
	ARM64_SYSREG_PMEVCNTR18_EL0 = AArch64_SYSREG_PMEVCNTR18_EL0,
	ARM64_SYSREG_PMEVCNTR19_EL0 = AArch64_SYSREG_PMEVCNTR19_EL0,
	ARM64_SYSREG_PMEVCNTR1_EL0 = AArch64_SYSREG_PMEVCNTR1_EL0,
	ARM64_SYSREG_PMEVCNTR20_EL0 = AArch64_SYSREG_PMEVCNTR20_EL0,
	ARM64_SYSREG_PMEVCNTR21_EL0 = AArch64_SYSREG_PMEVCNTR21_EL0,
	ARM64_SYSREG_PMEVCNTR22_EL0 = AArch64_SYSREG_PMEVCNTR22_EL0,
	ARM64_SYSREG_PMEVCNTR23_EL0 = AArch64_SYSREG_PMEVCNTR23_EL0,
	ARM64_SYSREG_PMEVCNTR24_EL0 = AArch64_SYSREG_PMEVCNTR24_EL0,
	ARM64_SYSREG_PMEVCNTR25_EL0 = AArch64_SYSREG_PMEVCNTR25_EL0,
	ARM64_SYSREG_PMEVCNTR26_EL0 = AArch64_SYSREG_PMEVCNTR26_EL0,
	ARM64_SYSREG_PMEVCNTR27_EL0 = AArch64_SYSREG_PMEVCNTR27_EL0,
	ARM64_SYSREG_PMEVCNTR28_EL0 = AArch64_SYSREG_PMEVCNTR28_EL0,
	ARM64_SYSREG_PMEVCNTR29_EL0 = AArch64_SYSREG_PMEVCNTR29_EL0,
	ARM64_SYSREG_PMEVCNTR2_EL0 = AArch64_SYSREG_PMEVCNTR2_EL0,
	ARM64_SYSREG_PMEVCNTR30_EL0 = AArch64_SYSREG_PMEVCNTR30_EL0,
	ARM64_SYSREG_PMEVCNTR3_EL0 = AArch64_SYSREG_PMEVCNTR3_EL0,
	ARM64_SYSREG_PMEVCNTR4_EL0 = AArch64_SYSREG_PMEVCNTR4_EL0,
	ARM64_SYSREG_PMEVCNTR5_EL0 = AArch64_SYSREG_PMEVCNTR5_EL0,
	ARM64_SYSREG_PMEVCNTR6_EL0 = AArch64_SYSREG_PMEVCNTR6_EL0,
	ARM64_SYSREG_PMEVCNTR7_EL0 = AArch64_SYSREG_PMEVCNTR7_EL0,
	ARM64_SYSREG_PMEVCNTR8_EL0 = AArch64_SYSREG_PMEVCNTR8_EL0,
	ARM64_SYSREG_PMEVCNTR9_EL0 = AArch64_SYSREG_PMEVCNTR9_EL0,
	ARM64_SYSREG_PMEVCNTSVR0_EL1 = AArch64_SYSREG_PMEVCNTSVR0_EL1,
	ARM64_SYSREG_PMEVCNTSVR10_EL1 = AArch64_SYSREG_PMEVCNTSVR10_EL1,
	ARM64_SYSREG_PMEVCNTSVR11_EL1 = AArch64_SYSREG_PMEVCNTSVR11_EL1,
	ARM64_SYSREG_PMEVCNTSVR12_EL1 = AArch64_SYSREG_PMEVCNTSVR12_EL1,
	ARM64_SYSREG_PMEVCNTSVR13_EL1 = AArch64_SYSREG_PMEVCNTSVR13_EL1,
	ARM64_SYSREG_PMEVCNTSVR14_EL1 = AArch64_SYSREG_PMEVCNTSVR14_EL1,
	ARM64_SYSREG_PMEVCNTSVR15_EL1 = AArch64_SYSREG_PMEVCNTSVR15_EL1,
	ARM64_SYSREG_PMEVCNTSVR16_EL1 = AArch64_SYSREG_PMEVCNTSVR16_EL1,
	ARM64_SYSREG_PMEVCNTSVR17_EL1 = AArch64_SYSREG_PMEVCNTSVR17_EL1,
	ARM64_SYSREG_PMEVCNTSVR18_EL1 = AArch64_SYSREG_PMEVCNTSVR18_EL1,
	ARM64_SYSREG_PMEVCNTSVR19_EL1 = AArch64_SYSREG_PMEVCNTSVR19_EL1,
	ARM64_SYSREG_PMEVCNTSVR1_EL1 = AArch64_SYSREG_PMEVCNTSVR1_EL1,
	ARM64_SYSREG_PMEVCNTSVR20_EL1 = AArch64_SYSREG_PMEVCNTSVR20_EL1,
	ARM64_SYSREG_PMEVCNTSVR21_EL1 = AArch64_SYSREG_PMEVCNTSVR21_EL1,
	ARM64_SYSREG_PMEVCNTSVR22_EL1 = AArch64_SYSREG_PMEVCNTSVR22_EL1,
	ARM64_SYSREG_PMEVCNTSVR23_EL1 = AArch64_SYSREG_PMEVCNTSVR23_EL1,
	ARM64_SYSREG_PMEVCNTSVR24_EL1 = AArch64_SYSREG_PMEVCNTSVR24_EL1,
	ARM64_SYSREG_PMEVCNTSVR25_EL1 = AArch64_SYSREG_PMEVCNTSVR25_EL1,
	ARM64_SYSREG_PMEVCNTSVR26_EL1 = AArch64_SYSREG_PMEVCNTSVR26_EL1,
	ARM64_SYSREG_PMEVCNTSVR27_EL1 = AArch64_SYSREG_PMEVCNTSVR27_EL1,
	ARM64_SYSREG_PMEVCNTSVR28_EL1 = AArch64_SYSREG_PMEVCNTSVR28_EL1,
	ARM64_SYSREG_PMEVCNTSVR29_EL1 = AArch64_SYSREG_PMEVCNTSVR29_EL1,
	ARM64_SYSREG_PMEVCNTSVR2_EL1 = AArch64_SYSREG_PMEVCNTSVR2_EL1,
	ARM64_SYSREG_PMEVCNTSVR30_EL1 = AArch64_SYSREG_PMEVCNTSVR30_EL1,
	ARM64_SYSREG_PMEVCNTSVR3_EL1 = AArch64_SYSREG_PMEVCNTSVR3_EL1,
	ARM64_SYSREG_PMEVCNTSVR4_EL1 = AArch64_SYSREG_PMEVCNTSVR4_EL1,
	ARM64_SYSREG_PMEVCNTSVR5_EL1 = AArch64_SYSREG_PMEVCNTSVR5_EL1,
	ARM64_SYSREG_PMEVCNTSVR6_EL1 = AArch64_SYSREG_PMEVCNTSVR6_EL1,
	ARM64_SYSREG_PMEVCNTSVR7_EL1 = AArch64_SYSREG_PMEVCNTSVR7_EL1,
	ARM64_SYSREG_PMEVCNTSVR8_EL1 = AArch64_SYSREG_PMEVCNTSVR8_EL1,
	ARM64_SYSREG_PMEVCNTSVR9_EL1 = AArch64_SYSREG_PMEVCNTSVR9_EL1,
	ARM64_SYSREG_PMEVTYPER0_EL0 = AArch64_SYSREG_PMEVTYPER0_EL0,
	ARM64_SYSREG_PMEVTYPER10_EL0 = AArch64_SYSREG_PMEVTYPER10_EL0,
	ARM64_SYSREG_PMEVTYPER11_EL0 = AArch64_SYSREG_PMEVTYPER11_EL0,
	ARM64_SYSREG_PMEVTYPER12_EL0 = AArch64_SYSREG_PMEVTYPER12_EL0,
	ARM64_SYSREG_PMEVTYPER13_EL0 = AArch64_SYSREG_PMEVTYPER13_EL0,
	ARM64_SYSREG_PMEVTYPER14_EL0 = AArch64_SYSREG_PMEVTYPER14_EL0,
	ARM64_SYSREG_PMEVTYPER15_EL0 = AArch64_SYSREG_PMEVTYPER15_EL0,
	ARM64_SYSREG_PMEVTYPER16_EL0 = AArch64_SYSREG_PMEVTYPER16_EL0,
	ARM64_SYSREG_PMEVTYPER17_EL0 = AArch64_SYSREG_PMEVTYPER17_EL0,
	ARM64_SYSREG_PMEVTYPER18_EL0 = AArch64_SYSREG_PMEVTYPER18_EL0,
	ARM64_SYSREG_PMEVTYPER19_EL0 = AArch64_SYSREG_PMEVTYPER19_EL0,
	ARM64_SYSREG_PMEVTYPER1_EL0 = AArch64_SYSREG_PMEVTYPER1_EL0,
	ARM64_SYSREG_PMEVTYPER20_EL0 = AArch64_SYSREG_PMEVTYPER20_EL0,
	ARM64_SYSREG_PMEVTYPER21_EL0 = AArch64_SYSREG_PMEVTYPER21_EL0,
	ARM64_SYSREG_PMEVTYPER22_EL0 = AArch64_SYSREG_PMEVTYPER22_EL0,
	ARM64_SYSREG_PMEVTYPER23_EL0 = AArch64_SYSREG_PMEVTYPER23_EL0,
	ARM64_SYSREG_PMEVTYPER24_EL0 = AArch64_SYSREG_PMEVTYPER24_EL0,
	ARM64_SYSREG_PMEVTYPER25_EL0 = AArch64_SYSREG_PMEVTYPER25_EL0,
	ARM64_SYSREG_PMEVTYPER26_EL0 = AArch64_SYSREG_PMEVTYPER26_EL0,
	ARM64_SYSREG_PMEVTYPER27_EL0 = AArch64_SYSREG_PMEVTYPER27_EL0,
	ARM64_SYSREG_PMEVTYPER28_EL0 = AArch64_SYSREG_PMEVTYPER28_EL0,
	ARM64_SYSREG_PMEVTYPER29_EL0 = AArch64_SYSREG_PMEVTYPER29_EL0,
	ARM64_SYSREG_PMEVTYPER2_EL0 = AArch64_SYSREG_PMEVTYPER2_EL0,
	ARM64_SYSREG_PMEVTYPER30_EL0 = AArch64_SYSREG_PMEVTYPER30_EL0,
	ARM64_SYSREG_PMEVTYPER3_EL0 = AArch64_SYSREG_PMEVTYPER3_EL0,
	ARM64_SYSREG_PMEVTYPER4_EL0 = AArch64_SYSREG_PMEVTYPER4_EL0,
	ARM64_SYSREG_PMEVTYPER5_EL0 = AArch64_SYSREG_PMEVTYPER5_EL0,
	ARM64_SYSREG_PMEVTYPER6_EL0 = AArch64_SYSREG_PMEVTYPER6_EL0,
	ARM64_SYSREG_PMEVTYPER7_EL0 = AArch64_SYSREG_PMEVTYPER7_EL0,
	ARM64_SYSREG_PMEVTYPER8_EL0 = AArch64_SYSREG_PMEVTYPER8_EL0,
	ARM64_SYSREG_PMEVTYPER9_EL0 = AArch64_SYSREG_PMEVTYPER9_EL0,
	ARM64_SYSREG_PMIAR_EL1 = AArch64_SYSREG_PMIAR_EL1,
	ARM64_SYSREG_PMICFILTR_EL0 = AArch64_SYSREG_PMICFILTR_EL0,
	ARM64_SYSREG_PMICNTR_EL0 = AArch64_SYSREG_PMICNTR_EL0,
	ARM64_SYSREG_PMICNTSVR_EL1 = AArch64_SYSREG_PMICNTSVR_EL1,
	ARM64_SYSREG_PMINTENCLR_EL1 = AArch64_SYSREG_PMINTENCLR_EL1,
	ARM64_SYSREG_PMINTENSET_EL1 = AArch64_SYSREG_PMINTENSET_EL1,
	ARM64_SYSREG_PMMIR_EL1 = AArch64_SYSREG_PMMIR_EL1,
	ARM64_SYSREG_PMOVSCLR_EL0 = AArch64_SYSREG_PMOVSCLR_EL0,
	ARM64_SYSREG_PMOVSSET_EL0 = AArch64_SYSREG_PMOVSSET_EL0,
	ARM64_SYSREG_PMSCR_EL1 = AArch64_SYSREG_PMSCR_EL1,
	ARM64_SYSREG_PMSCR_EL12 = AArch64_SYSREG_PMSCR_EL12,
	ARM64_SYSREG_PMSCR_EL2 = AArch64_SYSREG_PMSCR_EL2,
	ARM64_SYSREG_PMSDSFR_EL1 = AArch64_SYSREG_PMSDSFR_EL1,
	ARM64_SYSREG_PMSELR_EL0 = AArch64_SYSREG_PMSELR_EL0,
	ARM64_SYSREG_PMSEVFR_EL1 = AArch64_SYSREG_PMSEVFR_EL1,
	ARM64_SYSREG_PMSFCR_EL1 = AArch64_SYSREG_PMSFCR_EL1,
	ARM64_SYSREG_PMSICR_EL1 = AArch64_SYSREG_PMSICR_EL1,
	ARM64_SYSREG_PMSIDR_EL1 = AArch64_SYSREG_PMSIDR_EL1,
	ARM64_SYSREG_PMSIRR_EL1 = AArch64_SYSREG_PMSIRR_EL1,
	ARM64_SYSREG_PMSLATFR_EL1 = AArch64_SYSREG_PMSLATFR_EL1,
	ARM64_SYSREG_PMSNEVFR_EL1 = AArch64_SYSREG_PMSNEVFR_EL1,
	ARM64_SYSREG_PMSSCR_EL1 = AArch64_SYSREG_PMSSCR_EL1,
	ARM64_SYSREG_PMSWINC_EL0 = AArch64_SYSREG_PMSWINC_EL0,
	ARM64_SYSREG_PMUACR_EL1 = AArch64_SYSREG_PMUACR_EL1,
	ARM64_SYSREG_PMUSERENR_EL0 = AArch64_SYSREG_PMUSERENR_EL0,
	ARM64_SYSREG_PMXEVCNTR_EL0 = AArch64_SYSREG_PMXEVCNTR_EL0,
	ARM64_SYSREG_PMXEVTYPER_EL0 = AArch64_SYSREG_PMXEVTYPER_EL0,
	ARM64_SYSREG_PMZR_EL0 = AArch64_SYSREG_PMZR_EL0,
	ARM64_SYSREG_POR_EL0 = AArch64_SYSREG_POR_EL0,
	ARM64_SYSREG_POR_EL1 = AArch64_SYSREG_POR_EL1,
	ARM64_SYSREG_POR_EL12 = AArch64_SYSREG_POR_EL12,
	ARM64_SYSREG_POR_EL2 = AArch64_SYSREG_POR_EL2,
	ARM64_SYSREG_POR_EL3 = AArch64_SYSREG_POR_EL3,
	ARM64_SYSREG_PRBAR10_EL1 = AArch64_SYSREG_PRBAR10_EL1,
	ARM64_SYSREG_PRBAR10_EL2 = AArch64_SYSREG_PRBAR10_EL2,
	ARM64_SYSREG_PRBAR11_EL1 = AArch64_SYSREG_PRBAR11_EL1,
	ARM64_SYSREG_PRBAR11_EL2 = AArch64_SYSREG_PRBAR11_EL2,
	ARM64_SYSREG_PRBAR12_EL1 = AArch64_SYSREG_PRBAR12_EL1,
	ARM64_SYSREG_PRBAR12_EL2 = AArch64_SYSREG_PRBAR12_EL2,
	ARM64_SYSREG_PRBAR13_EL1 = AArch64_SYSREG_PRBAR13_EL1,
	ARM64_SYSREG_PRBAR13_EL2 = AArch64_SYSREG_PRBAR13_EL2,
	ARM64_SYSREG_PRBAR14_EL1 = AArch64_SYSREG_PRBAR14_EL1,
	ARM64_SYSREG_PRBAR14_EL2 = AArch64_SYSREG_PRBAR14_EL2,
	ARM64_SYSREG_PRBAR15_EL1 = AArch64_SYSREG_PRBAR15_EL1,
	ARM64_SYSREG_PRBAR15_EL2 = AArch64_SYSREG_PRBAR15_EL2,
	ARM64_SYSREG_PRBAR1_EL1 = AArch64_SYSREG_PRBAR1_EL1,
	ARM64_SYSREG_PRBAR1_EL2 = AArch64_SYSREG_PRBAR1_EL2,
	ARM64_SYSREG_PRBAR2_EL1 = AArch64_SYSREG_PRBAR2_EL1,
	ARM64_SYSREG_PRBAR2_EL2 = AArch64_SYSREG_PRBAR2_EL2,
	ARM64_SYSREG_PRBAR3_EL1 = AArch64_SYSREG_PRBAR3_EL1,
	ARM64_SYSREG_PRBAR3_EL2 = AArch64_SYSREG_PRBAR3_EL2,
	ARM64_SYSREG_PRBAR4_EL1 = AArch64_SYSREG_PRBAR4_EL1,
	ARM64_SYSREG_PRBAR4_EL2 = AArch64_SYSREG_PRBAR4_EL2,
	ARM64_SYSREG_PRBAR5_EL1 = AArch64_SYSREG_PRBAR5_EL1,
	ARM64_SYSREG_PRBAR5_EL2 = AArch64_SYSREG_PRBAR5_EL2,
	ARM64_SYSREG_PRBAR6_EL1 = AArch64_SYSREG_PRBAR6_EL1,
	ARM64_SYSREG_PRBAR6_EL2 = AArch64_SYSREG_PRBAR6_EL2,
	ARM64_SYSREG_PRBAR7_EL1 = AArch64_SYSREG_PRBAR7_EL1,
	ARM64_SYSREG_PRBAR7_EL2 = AArch64_SYSREG_PRBAR7_EL2,
	ARM64_SYSREG_PRBAR8_EL1 = AArch64_SYSREG_PRBAR8_EL1,
	ARM64_SYSREG_PRBAR8_EL2 = AArch64_SYSREG_PRBAR8_EL2,
	ARM64_SYSREG_PRBAR9_EL1 = AArch64_SYSREG_PRBAR9_EL1,
	ARM64_SYSREG_PRBAR9_EL2 = AArch64_SYSREG_PRBAR9_EL2,
	ARM64_SYSREG_PRBAR_EL1 = AArch64_SYSREG_PRBAR_EL1,
	ARM64_SYSREG_PRBAR_EL2 = AArch64_SYSREG_PRBAR_EL2,
	ARM64_SYSREG_PRENR_EL1 = AArch64_SYSREG_PRENR_EL1,
	ARM64_SYSREG_PRENR_EL2 = AArch64_SYSREG_PRENR_EL2,
	ARM64_SYSREG_PRLAR10_EL1 = AArch64_SYSREG_PRLAR10_EL1,
	ARM64_SYSREG_PRLAR10_EL2 = AArch64_SYSREG_PRLAR10_EL2,
	ARM64_SYSREG_PRLAR11_EL1 = AArch64_SYSREG_PRLAR11_EL1,
	ARM64_SYSREG_PRLAR11_EL2 = AArch64_SYSREG_PRLAR11_EL2,
	ARM64_SYSREG_PRLAR12_EL1 = AArch64_SYSREG_PRLAR12_EL1,
	ARM64_SYSREG_PRLAR12_EL2 = AArch64_SYSREG_PRLAR12_EL2,
	ARM64_SYSREG_PRLAR13_EL1 = AArch64_SYSREG_PRLAR13_EL1,
	ARM64_SYSREG_PRLAR13_EL2 = AArch64_SYSREG_PRLAR13_EL2,
	ARM64_SYSREG_PRLAR14_EL1 = AArch64_SYSREG_PRLAR14_EL1,
	ARM64_SYSREG_PRLAR14_EL2 = AArch64_SYSREG_PRLAR14_EL2,
	ARM64_SYSREG_PRLAR15_EL1 = AArch64_SYSREG_PRLAR15_EL1,
	ARM64_SYSREG_PRLAR15_EL2 = AArch64_SYSREG_PRLAR15_EL2,
	ARM64_SYSREG_PRLAR1_EL1 = AArch64_SYSREG_PRLAR1_EL1,
	ARM64_SYSREG_PRLAR1_EL2 = AArch64_SYSREG_PRLAR1_EL2,
	ARM64_SYSREG_PRLAR2_EL1 = AArch64_SYSREG_PRLAR2_EL1,
	ARM64_SYSREG_PRLAR2_EL2 = AArch64_SYSREG_PRLAR2_EL2,
	ARM64_SYSREG_PRLAR3_EL1 = AArch64_SYSREG_PRLAR3_EL1,
	ARM64_SYSREG_PRLAR3_EL2 = AArch64_SYSREG_PRLAR3_EL2,
	ARM64_SYSREG_PRLAR4_EL1 = AArch64_SYSREG_PRLAR4_EL1,
	ARM64_SYSREG_PRLAR4_EL2 = AArch64_SYSREG_PRLAR4_EL2,
	ARM64_SYSREG_PRLAR5_EL1 = AArch64_SYSREG_PRLAR5_EL1,
	ARM64_SYSREG_PRLAR5_EL2 = AArch64_SYSREG_PRLAR5_EL2,
	ARM64_SYSREG_PRLAR6_EL1 = AArch64_SYSREG_PRLAR6_EL1,
	ARM64_SYSREG_PRLAR6_EL2 = AArch64_SYSREG_PRLAR6_EL2,
	ARM64_SYSREG_PRLAR7_EL1 = AArch64_SYSREG_PRLAR7_EL1,
	ARM64_SYSREG_PRLAR7_EL2 = AArch64_SYSREG_PRLAR7_EL2,
	ARM64_SYSREG_PRLAR8_EL1 = AArch64_SYSREG_PRLAR8_EL1,
	ARM64_SYSREG_PRLAR8_EL2 = AArch64_SYSREG_PRLAR8_EL2,
	ARM64_SYSREG_PRLAR9_EL1 = AArch64_SYSREG_PRLAR9_EL1,
	ARM64_SYSREG_PRLAR9_EL2 = AArch64_SYSREG_PRLAR9_EL2,
	ARM64_SYSREG_PRLAR_EL1 = AArch64_SYSREG_PRLAR_EL1,
	ARM64_SYSREG_PRLAR_EL2 = AArch64_SYSREG_PRLAR_EL2,
	ARM64_SYSREG_PRSELR_EL1 = AArch64_SYSREG_PRSELR_EL1,
	ARM64_SYSREG_PRSELR_EL2 = AArch64_SYSREG_PRSELR_EL2,
	ARM64_SYSREG_RCWMASK_EL1 = AArch64_SYSREG_RCWMASK_EL1,
	ARM64_SYSREG_RCWSMASK_EL1 = AArch64_SYSREG_RCWSMASK_EL1,
	ARM64_SYSREG_REVIDR_EL1 = AArch64_SYSREG_REVIDR_EL1,
	ARM64_SYSREG_RGSR_EL1 = AArch64_SYSREG_RGSR_EL1,
	ARM64_SYSREG_RMR_EL1 = AArch64_SYSREG_RMR_EL1,
	ARM64_SYSREG_RMR_EL2 = AArch64_SYSREG_RMR_EL2,
	ARM64_SYSREG_RMR_EL3 = AArch64_SYSREG_RMR_EL3,
	ARM64_SYSREG_RNDR = AArch64_SYSREG_RNDR,
	ARM64_SYSREG_RNDRRS = AArch64_SYSREG_RNDRRS,
	ARM64_SYSREG_RVBAR_EL1 = AArch64_SYSREG_RVBAR_EL1,
	ARM64_SYSREG_RVBAR_EL2 = AArch64_SYSREG_RVBAR_EL2,
	ARM64_SYSREG_RVBAR_EL3 = AArch64_SYSREG_RVBAR_EL3,
	ARM64_SYSREG_S2PIR_EL2 = AArch64_SYSREG_S2PIR_EL2,
	ARM64_SYSREG_S2POR_EL1 = AArch64_SYSREG_S2POR_EL1,
	ARM64_SYSREG_SCR_EL3 = AArch64_SYSREG_SCR_EL3,
	ARM64_SYSREG_SCTLR2_EL1 = AArch64_SYSREG_SCTLR2_EL1,
	ARM64_SYSREG_SCTLR2_EL12 = AArch64_SYSREG_SCTLR2_EL12,
	ARM64_SYSREG_SCTLR2_EL2 = AArch64_SYSREG_SCTLR2_EL2,
	ARM64_SYSREG_SCTLR2_EL3 = AArch64_SYSREG_SCTLR2_EL3,
	ARM64_SYSREG_SCTLR_EL1 = AArch64_SYSREG_SCTLR_EL1,
	ARM64_SYSREG_SCTLR_EL12 = AArch64_SYSREG_SCTLR_EL12,
	ARM64_SYSREG_SCTLR_EL2 = AArch64_SYSREG_SCTLR_EL2,
	ARM64_SYSREG_SCTLR_EL3 = AArch64_SYSREG_SCTLR_EL3,
	ARM64_SYSREG_SCXTNUM_EL0 = AArch64_SYSREG_SCXTNUM_EL0,
	ARM64_SYSREG_SCXTNUM_EL1 = AArch64_SYSREG_SCXTNUM_EL1,
	ARM64_SYSREG_SCXTNUM_EL12 = AArch64_SYSREG_SCXTNUM_EL12,
	ARM64_SYSREG_SCXTNUM_EL2 = AArch64_SYSREG_SCXTNUM_EL2,
	ARM64_SYSREG_SCXTNUM_EL3 = AArch64_SYSREG_SCXTNUM_EL3,
	ARM64_SYSREG_SDER32_EL2 = AArch64_SYSREG_SDER32_EL2,
	ARM64_SYSREG_SDER32_EL3 = AArch64_SYSREG_SDER32_EL3,
	ARM64_SYSREG_SMCR_EL1 = AArch64_SYSREG_SMCR_EL1,
	ARM64_SYSREG_SMCR_EL12 = AArch64_SYSREG_SMCR_EL12,
	ARM64_SYSREG_SMCR_EL2 = AArch64_SYSREG_SMCR_EL2,
	ARM64_SYSREG_SMCR_EL3 = AArch64_SYSREG_SMCR_EL3,
	ARM64_SYSREG_SMIDR_EL1 = AArch64_SYSREG_SMIDR_EL1,
	ARM64_SYSREG_SMPRIMAP_EL2 = AArch64_SYSREG_SMPRIMAP_EL2,
	ARM64_SYSREG_SMPRI_EL1 = AArch64_SYSREG_SMPRI_EL1,
	ARM64_SYSREG_SPMACCESSR_EL1 = AArch64_SYSREG_SPMACCESSR_EL1,
	ARM64_SYSREG_SPMACCESSR_EL12 = AArch64_SYSREG_SPMACCESSR_EL12,
	ARM64_SYSREG_SPMACCESSR_EL2 = AArch64_SYSREG_SPMACCESSR_EL2,
	ARM64_SYSREG_SPMACCESSR_EL3 = AArch64_SYSREG_SPMACCESSR_EL3,
	ARM64_SYSREG_SPMCFGR_EL1 = AArch64_SYSREG_SPMCFGR_EL1,
	ARM64_SYSREG_SPMCGCR0_EL1 = AArch64_SYSREG_SPMCGCR0_EL1,
	ARM64_SYSREG_SPMCGCR1_EL1 = AArch64_SYSREG_SPMCGCR1_EL1,
	ARM64_SYSREG_SPMCNTENCLR_EL0 = AArch64_SYSREG_SPMCNTENCLR_EL0,
	ARM64_SYSREG_SPMCNTENSET_EL0 = AArch64_SYSREG_SPMCNTENSET_EL0,
	ARM64_SYSREG_SPMCR_EL0 = AArch64_SYSREG_SPMCR_EL0,
	ARM64_SYSREG_SPMDEVAFF_EL1 = AArch64_SYSREG_SPMDEVAFF_EL1,
	ARM64_SYSREG_SPMDEVARCH_EL1 = AArch64_SYSREG_SPMDEVARCH_EL1,
	ARM64_SYSREG_SPMEVCNTR0_EL0 = AArch64_SYSREG_SPMEVCNTR0_EL0,
	ARM64_SYSREG_SPMEVCNTR10_EL0 = AArch64_SYSREG_SPMEVCNTR10_EL0,
	ARM64_SYSREG_SPMEVCNTR11_EL0 = AArch64_SYSREG_SPMEVCNTR11_EL0,
	ARM64_SYSREG_SPMEVCNTR12_EL0 = AArch64_SYSREG_SPMEVCNTR12_EL0,
	ARM64_SYSREG_SPMEVCNTR13_EL0 = AArch64_SYSREG_SPMEVCNTR13_EL0,
	ARM64_SYSREG_SPMEVCNTR14_EL0 = AArch64_SYSREG_SPMEVCNTR14_EL0,
	ARM64_SYSREG_SPMEVCNTR15_EL0 = AArch64_SYSREG_SPMEVCNTR15_EL0,
	ARM64_SYSREG_SPMEVCNTR1_EL0 = AArch64_SYSREG_SPMEVCNTR1_EL0,
	ARM64_SYSREG_SPMEVCNTR2_EL0 = AArch64_SYSREG_SPMEVCNTR2_EL0,
	ARM64_SYSREG_SPMEVCNTR3_EL0 = AArch64_SYSREG_SPMEVCNTR3_EL0,
	ARM64_SYSREG_SPMEVCNTR4_EL0 = AArch64_SYSREG_SPMEVCNTR4_EL0,
	ARM64_SYSREG_SPMEVCNTR5_EL0 = AArch64_SYSREG_SPMEVCNTR5_EL0,
	ARM64_SYSREG_SPMEVCNTR6_EL0 = AArch64_SYSREG_SPMEVCNTR6_EL0,
	ARM64_SYSREG_SPMEVCNTR7_EL0 = AArch64_SYSREG_SPMEVCNTR7_EL0,
	ARM64_SYSREG_SPMEVCNTR8_EL0 = AArch64_SYSREG_SPMEVCNTR8_EL0,
	ARM64_SYSREG_SPMEVCNTR9_EL0 = AArch64_SYSREG_SPMEVCNTR9_EL0,
	ARM64_SYSREG_SPMEVFILT2R0_EL0 = AArch64_SYSREG_SPMEVFILT2R0_EL0,
	ARM64_SYSREG_SPMEVFILT2R10_EL0 = AArch64_SYSREG_SPMEVFILT2R10_EL0,
	ARM64_SYSREG_SPMEVFILT2R11_EL0 = AArch64_SYSREG_SPMEVFILT2R11_EL0,
	ARM64_SYSREG_SPMEVFILT2R12_EL0 = AArch64_SYSREG_SPMEVFILT2R12_EL0,
	ARM64_SYSREG_SPMEVFILT2R13_EL0 = AArch64_SYSREG_SPMEVFILT2R13_EL0,
	ARM64_SYSREG_SPMEVFILT2R14_EL0 = AArch64_SYSREG_SPMEVFILT2R14_EL0,
	ARM64_SYSREG_SPMEVFILT2R15_EL0 = AArch64_SYSREG_SPMEVFILT2R15_EL0,
	ARM64_SYSREG_SPMEVFILT2R1_EL0 = AArch64_SYSREG_SPMEVFILT2R1_EL0,
	ARM64_SYSREG_SPMEVFILT2R2_EL0 = AArch64_SYSREG_SPMEVFILT2R2_EL0,
	ARM64_SYSREG_SPMEVFILT2R3_EL0 = AArch64_SYSREG_SPMEVFILT2R3_EL0,
	ARM64_SYSREG_SPMEVFILT2R4_EL0 = AArch64_SYSREG_SPMEVFILT2R4_EL0,
	ARM64_SYSREG_SPMEVFILT2R5_EL0 = AArch64_SYSREG_SPMEVFILT2R5_EL0,
	ARM64_SYSREG_SPMEVFILT2R6_EL0 = AArch64_SYSREG_SPMEVFILT2R6_EL0,
	ARM64_SYSREG_SPMEVFILT2R7_EL0 = AArch64_SYSREG_SPMEVFILT2R7_EL0,
	ARM64_SYSREG_SPMEVFILT2R8_EL0 = AArch64_SYSREG_SPMEVFILT2R8_EL0,
	ARM64_SYSREG_SPMEVFILT2R9_EL0 = AArch64_SYSREG_SPMEVFILT2R9_EL0,
	ARM64_SYSREG_SPMEVFILTR0_EL0 = AArch64_SYSREG_SPMEVFILTR0_EL0,
	ARM64_SYSREG_SPMEVFILTR10_EL0 = AArch64_SYSREG_SPMEVFILTR10_EL0,
	ARM64_SYSREG_SPMEVFILTR11_EL0 = AArch64_SYSREG_SPMEVFILTR11_EL0,
	ARM64_SYSREG_SPMEVFILTR12_EL0 = AArch64_SYSREG_SPMEVFILTR12_EL0,
	ARM64_SYSREG_SPMEVFILTR13_EL0 = AArch64_SYSREG_SPMEVFILTR13_EL0,
	ARM64_SYSREG_SPMEVFILTR14_EL0 = AArch64_SYSREG_SPMEVFILTR14_EL0,
	ARM64_SYSREG_SPMEVFILTR15_EL0 = AArch64_SYSREG_SPMEVFILTR15_EL0,
	ARM64_SYSREG_SPMEVFILTR1_EL0 = AArch64_SYSREG_SPMEVFILTR1_EL0,
	ARM64_SYSREG_SPMEVFILTR2_EL0 = AArch64_SYSREG_SPMEVFILTR2_EL0,
	ARM64_SYSREG_SPMEVFILTR3_EL0 = AArch64_SYSREG_SPMEVFILTR3_EL0,
	ARM64_SYSREG_SPMEVFILTR4_EL0 = AArch64_SYSREG_SPMEVFILTR4_EL0,
	ARM64_SYSREG_SPMEVFILTR5_EL0 = AArch64_SYSREG_SPMEVFILTR5_EL0,
	ARM64_SYSREG_SPMEVFILTR6_EL0 = AArch64_SYSREG_SPMEVFILTR6_EL0,
	ARM64_SYSREG_SPMEVFILTR7_EL0 = AArch64_SYSREG_SPMEVFILTR7_EL0,
	ARM64_SYSREG_SPMEVFILTR8_EL0 = AArch64_SYSREG_SPMEVFILTR8_EL0,
	ARM64_SYSREG_SPMEVFILTR9_EL0 = AArch64_SYSREG_SPMEVFILTR9_EL0,
	ARM64_SYSREG_SPMEVTYPER0_EL0 = AArch64_SYSREG_SPMEVTYPER0_EL0,
	ARM64_SYSREG_SPMEVTYPER10_EL0 = AArch64_SYSREG_SPMEVTYPER10_EL0,
	ARM64_SYSREG_SPMEVTYPER11_EL0 = AArch64_SYSREG_SPMEVTYPER11_EL0,
	ARM64_SYSREG_SPMEVTYPER12_EL0 = AArch64_SYSREG_SPMEVTYPER12_EL0,
	ARM64_SYSREG_SPMEVTYPER13_EL0 = AArch64_SYSREG_SPMEVTYPER13_EL0,
	ARM64_SYSREG_SPMEVTYPER14_EL0 = AArch64_SYSREG_SPMEVTYPER14_EL0,
	ARM64_SYSREG_SPMEVTYPER15_EL0 = AArch64_SYSREG_SPMEVTYPER15_EL0,
	ARM64_SYSREG_SPMEVTYPER1_EL0 = AArch64_SYSREG_SPMEVTYPER1_EL0,
	ARM64_SYSREG_SPMEVTYPER2_EL0 = AArch64_SYSREG_SPMEVTYPER2_EL0,
	ARM64_SYSREG_SPMEVTYPER3_EL0 = AArch64_SYSREG_SPMEVTYPER3_EL0,
	ARM64_SYSREG_SPMEVTYPER4_EL0 = AArch64_SYSREG_SPMEVTYPER4_EL0,
	ARM64_SYSREG_SPMEVTYPER5_EL0 = AArch64_SYSREG_SPMEVTYPER5_EL0,
	ARM64_SYSREG_SPMEVTYPER6_EL0 = AArch64_SYSREG_SPMEVTYPER6_EL0,
	ARM64_SYSREG_SPMEVTYPER7_EL0 = AArch64_SYSREG_SPMEVTYPER7_EL0,
	ARM64_SYSREG_SPMEVTYPER8_EL0 = AArch64_SYSREG_SPMEVTYPER8_EL0,
	ARM64_SYSREG_SPMEVTYPER9_EL0 = AArch64_SYSREG_SPMEVTYPER9_EL0,
	ARM64_SYSREG_SPMIIDR_EL1 = AArch64_SYSREG_SPMIIDR_EL1,
	ARM64_SYSREG_SPMINTENCLR_EL1 = AArch64_SYSREG_SPMINTENCLR_EL1,
	ARM64_SYSREG_SPMINTENSET_EL1 = AArch64_SYSREG_SPMINTENSET_EL1,
	ARM64_SYSREG_SPMOVSCLR_EL0 = AArch64_SYSREG_SPMOVSCLR_EL0,
	ARM64_SYSREG_SPMOVSSET_EL0 = AArch64_SYSREG_SPMOVSSET_EL0,
	ARM64_SYSREG_SPMROOTCR_EL3 = AArch64_SYSREG_SPMROOTCR_EL3,
	ARM64_SYSREG_SPMSCR_EL1 = AArch64_SYSREG_SPMSCR_EL1,
	ARM64_SYSREG_SPMSELR_EL0 = AArch64_SYSREG_SPMSELR_EL0,
	ARM64_SYSREG_SPMZR_EL0 = AArch64_SYSREG_SPMZR_EL0,
	ARM64_SYSREG_SPSEL = AArch64_SYSREG_SPSEL,
	ARM64_SYSREG_SPSR_ABT = AArch64_SYSREG_SPSR_ABT,
	ARM64_SYSREG_SPSR_EL1 = AArch64_SYSREG_SPSR_EL1,
	ARM64_SYSREG_SPSR_EL12 = AArch64_SYSREG_SPSR_EL12,
	ARM64_SYSREG_SPSR_EL2 = AArch64_SYSREG_SPSR_EL2,
	ARM64_SYSREG_SPSR_EL3 = AArch64_SYSREG_SPSR_EL3,
	ARM64_SYSREG_SPSR_FIQ = AArch64_SYSREG_SPSR_FIQ,
	ARM64_SYSREG_SPSR_IRQ = AArch64_SYSREG_SPSR_IRQ,
	ARM64_SYSREG_SPSR_UND = AArch64_SYSREG_SPSR_UND,
	ARM64_SYSREG_SP_EL0 = AArch64_SYSREG_SP_EL0,
	ARM64_SYSREG_SP_EL1 = AArch64_SYSREG_SP_EL1,
	ARM64_SYSREG_SP_EL2 = AArch64_SYSREG_SP_EL2,
	ARM64_SYSREG_SSBS = AArch64_SYSREG_SSBS,
	ARM64_SYSREG_SVCR = AArch64_SYSREG_SVCR,
	ARM64_SYSREG_TCO = AArch64_SYSREG_TCO,
	ARM64_SYSREG_TCR2_EL1 = AArch64_SYSREG_TCR2_EL1,
	ARM64_SYSREG_TCR2_EL12 = AArch64_SYSREG_TCR2_EL12,
	ARM64_SYSREG_TCR2_EL2 = AArch64_SYSREG_TCR2_EL2,
	ARM64_SYSREG_TCR_EL1 = AArch64_SYSREG_TCR_EL1,
	ARM64_SYSREG_TCR_EL12 = AArch64_SYSREG_TCR_EL12,
	ARM64_SYSREG_TCR_EL2 = AArch64_SYSREG_TCR_EL2,
	ARM64_SYSREG_TCR_EL3 = AArch64_SYSREG_TCR_EL3,
	ARM64_SYSREG_TEECR32_EL1 = AArch64_SYSREG_TEECR32_EL1,
	ARM64_SYSREG_TEEHBR32_EL1 = AArch64_SYSREG_TEEHBR32_EL1,
	ARM64_SYSREG_TFSRE0_EL1 = AArch64_SYSREG_TFSRE0_EL1,
	ARM64_SYSREG_TFSR_EL1 = AArch64_SYSREG_TFSR_EL1,
	ARM64_SYSREG_TFSR_EL12 = AArch64_SYSREG_TFSR_EL12,
	ARM64_SYSREG_TFSR_EL2 = AArch64_SYSREG_TFSR_EL2,
	ARM64_SYSREG_TFSR_EL3 = AArch64_SYSREG_TFSR_EL3,
	ARM64_SYSREG_TPIDR2_EL0 = AArch64_SYSREG_TPIDR2_EL0,
	ARM64_SYSREG_TPIDRRO_EL0 = AArch64_SYSREG_TPIDRRO_EL0,
	ARM64_SYSREG_TPIDR_EL0 = AArch64_SYSREG_TPIDR_EL0,
	ARM64_SYSREG_TPIDR_EL1 = AArch64_SYSREG_TPIDR_EL1,
	ARM64_SYSREG_TPIDR_EL2 = AArch64_SYSREG_TPIDR_EL2,
	ARM64_SYSREG_TPIDR_EL3 = AArch64_SYSREG_TPIDR_EL3,
	ARM64_SYSREG_TRBBASER_EL1 = AArch64_SYSREG_TRBBASER_EL1,
	ARM64_SYSREG_TRBIDR_EL1 = AArch64_SYSREG_TRBIDR_EL1,
	ARM64_SYSREG_TRBLIMITR_EL1 = AArch64_SYSREG_TRBLIMITR_EL1,
	ARM64_SYSREG_TRBMAR_EL1 = AArch64_SYSREG_TRBMAR_EL1,
	ARM64_SYSREG_TRBPTR_EL1 = AArch64_SYSREG_TRBPTR_EL1,
	ARM64_SYSREG_TRBSR_EL1 = AArch64_SYSREG_TRBSR_EL1,
	ARM64_SYSREG_TRBTRG_EL1 = AArch64_SYSREG_TRBTRG_EL1,
	ARM64_SYSREG_TRCACATR0 = AArch64_SYSREG_TRCACATR0,
	ARM64_SYSREG_TRCACATR1 = AArch64_SYSREG_TRCACATR1,
	ARM64_SYSREG_TRCACATR10 = AArch64_SYSREG_TRCACATR10,
	ARM64_SYSREG_TRCACATR11 = AArch64_SYSREG_TRCACATR11,
	ARM64_SYSREG_TRCACATR12 = AArch64_SYSREG_TRCACATR12,
	ARM64_SYSREG_TRCACATR13 = AArch64_SYSREG_TRCACATR13,
	ARM64_SYSREG_TRCACATR14 = AArch64_SYSREG_TRCACATR14,
	ARM64_SYSREG_TRCACATR15 = AArch64_SYSREG_TRCACATR15,
	ARM64_SYSREG_TRCACATR2 = AArch64_SYSREG_TRCACATR2,
	ARM64_SYSREG_TRCACATR3 = AArch64_SYSREG_TRCACATR3,
	ARM64_SYSREG_TRCACATR4 = AArch64_SYSREG_TRCACATR4,
	ARM64_SYSREG_TRCACATR5 = AArch64_SYSREG_TRCACATR5,
	ARM64_SYSREG_TRCACATR6 = AArch64_SYSREG_TRCACATR6,
	ARM64_SYSREG_TRCACATR7 = AArch64_SYSREG_TRCACATR7,
	ARM64_SYSREG_TRCACATR8 = AArch64_SYSREG_TRCACATR8,
	ARM64_SYSREG_TRCACATR9 = AArch64_SYSREG_TRCACATR9,
	ARM64_SYSREG_TRCACVR0 = AArch64_SYSREG_TRCACVR0,
	ARM64_SYSREG_TRCACVR1 = AArch64_SYSREG_TRCACVR1,
	ARM64_SYSREG_TRCACVR10 = AArch64_SYSREG_TRCACVR10,
	ARM64_SYSREG_TRCACVR11 = AArch64_SYSREG_TRCACVR11,
	ARM64_SYSREG_TRCACVR12 = AArch64_SYSREG_TRCACVR12,
	ARM64_SYSREG_TRCACVR13 = AArch64_SYSREG_TRCACVR13,
	ARM64_SYSREG_TRCACVR14 = AArch64_SYSREG_TRCACVR14,
	ARM64_SYSREG_TRCACVR15 = AArch64_SYSREG_TRCACVR15,
	ARM64_SYSREG_TRCACVR2 = AArch64_SYSREG_TRCACVR2,
	ARM64_SYSREG_TRCACVR3 = AArch64_SYSREG_TRCACVR3,
	ARM64_SYSREG_TRCACVR4 = AArch64_SYSREG_TRCACVR4,
	ARM64_SYSREG_TRCACVR5 = AArch64_SYSREG_TRCACVR5,
	ARM64_SYSREG_TRCACVR6 = AArch64_SYSREG_TRCACVR6,
	ARM64_SYSREG_TRCACVR7 = AArch64_SYSREG_TRCACVR7,
	ARM64_SYSREG_TRCACVR8 = AArch64_SYSREG_TRCACVR8,
	ARM64_SYSREG_TRCACVR9 = AArch64_SYSREG_TRCACVR9,
	ARM64_SYSREG_TRCAUTHSTATUS = AArch64_SYSREG_TRCAUTHSTATUS,
	ARM64_SYSREG_TRCAUXCTLR = AArch64_SYSREG_TRCAUXCTLR,
	ARM64_SYSREG_TRCBBCTLR = AArch64_SYSREG_TRCBBCTLR,
	ARM64_SYSREG_TRCCCCTLR = AArch64_SYSREG_TRCCCCTLR,
	ARM64_SYSREG_TRCCIDCCTLR0 = AArch64_SYSREG_TRCCIDCCTLR0,
	ARM64_SYSREG_TRCCIDCCTLR1 = AArch64_SYSREG_TRCCIDCCTLR1,
	ARM64_SYSREG_TRCCIDCVR0 = AArch64_SYSREG_TRCCIDCVR0,
	ARM64_SYSREG_TRCCIDCVR1 = AArch64_SYSREG_TRCCIDCVR1,
	ARM64_SYSREG_TRCCIDCVR2 = AArch64_SYSREG_TRCCIDCVR2,
	ARM64_SYSREG_TRCCIDCVR3 = AArch64_SYSREG_TRCCIDCVR3,
	ARM64_SYSREG_TRCCIDCVR4 = AArch64_SYSREG_TRCCIDCVR4,
	ARM64_SYSREG_TRCCIDCVR5 = AArch64_SYSREG_TRCCIDCVR5,
	ARM64_SYSREG_TRCCIDCVR6 = AArch64_SYSREG_TRCCIDCVR6,
	ARM64_SYSREG_TRCCIDCVR7 = AArch64_SYSREG_TRCCIDCVR7,
	ARM64_SYSREG_TRCCIDR0 = AArch64_SYSREG_TRCCIDR0,
	ARM64_SYSREG_TRCCIDR1 = AArch64_SYSREG_TRCCIDR1,
	ARM64_SYSREG_TRCCIDR2 = AArch64_SYSREG_TRCCIDR2,
	ARM64_SYSREG_TRCCIDR3 = AArch64_SYSREG_TRCCIDR3,
	ARM64_SYSREG_TRCCLAIMCLR = AArch64_SYSREG_TRCCLAIMCLR,
	ARM64_SYSREG_TRCCLAIMSET = AArch64_SYSREG_TRCCLAIMSET,
	ARM64_SYSREG_TRCCNTCTLR0 = AArch64_SYSREG_TRCCNTCTLR0,
	ARM64_SYSREG_TRCCNTCTLR1 = AArch64_SYSREG_TRCCNTCTLR1,
	ARM64_SYSREG_TRCCNTCTLR2 = AArch64_SYSREG_TRCCNTCTLR2,
	ARM64_SYSREG_TRCCNTCTLR3 = AArch64_SYSREG_TRCCNTCTLR3,
	ARM64_SYSREG_TRCCNTRLDVR0 = AArch64_SYSREG_TRCCNTRLDVR0,
	ARM64_SYSREG_TRCCNTRLDVR1 = AArch64_SYSREG_TRCCNTRLDVR1,
	ARM64_SYSREG_TRCCNTRLDVR2 = AArch64_SYSREG_TRCCNTRLDVR2,
	ARM64_SYSREG_TRCCNTRLDVR3 = AArch64_SYSREG_TRCCNTRLDVR3,
	ARM64_SYSREG_TRCCNTVR0 = AArch64_SYSREG_TRCCNTVR0,
	ARM64_SYSREG_TRCCNTVR1 = AArch64_SYSREG_TRCCNTVR1,
	ARM64_SYSREG_TRCCNTVR2 = AArch64_SYSREG_TRCCNTVR2,
	ARM64_SYSREG_TRCCNTVR3 = AArch64_SYSREG_TRCCNTVR3,
	ARM64_SYSREG_TRCCONFIGR = AArch64_SYSREG_TRCCONFIGR,
	ARM64_SYSREG_TRCDEVAFF0 = AArch64_SYSREG_TRCDEVAFF0,
	ARM64_SYSREG_TRCDEVAFF1 = AArch64_SYSREG_TRCDEVAFF1,
	ARM64_SYSREG_TRCDEVARCH = AArch64_SYSREG_TRCDEVARCH,
	ARM64_SYSREG_TRCDEVID = AArch64_SYSREG_TRCDEVID,
	ARM64_SYSREG_TRCDEVTYPE = AArch64_SYSREG_TRCDEVTYPE,
	ARM64_SYSREG_TRCDVCMR0 = AArch64_SYSREG_TRCDVCMR0,
	ARM64_SYSREG_TRCDVCMR1 = AArch64_SYSREG_TRCDVCMR1,
	ARM64_SYSREG_TRCDVCMR2 = AArch64_SYSREG_TRCDVCMR2,
	ARM64_SYSREG_TRCDVCMR3 = AArch64_SYSREG_TRCDVCMR3,
	ARM64_SYSREG_TRCDVCMR4 = AArch64_SYSREG_TRCDVCMR4,
	ARM64_SYSREG_TRCDVCMR5 = AArch64_SYSREG_TRCDVCMR5,
	ARM64_SYSREG_TRCDVCMR6 = AArch64_SYSREG_TRCDVCMR6,
	ARM64_SYSREG_TRCDVCMR7 = AArch64_SYSREG_TRCDVCMR7,
	ARM64_SYSREG_TRCDVCVR0 = AArch64_SYSREG_TRCDVCVR0,
	ARM64_SYSREG_TRCDVCVR1 = AArch64_SYSREG_TRCDVCVR1,
	ARM64_SYSREG_TRCDVCVR2 = AArch64_SYSREG_TRCDVCVR2,
	ARM64_SYSREG_TRCDVCVR3 = AArch64_SYSREG_TRCDVCVR3,
	ARM64_SYSREG_TRCDVCVR4 = AArch64_SYSREG_TRCDVCVR4,
	ARM64_SYSREG_TRCDVCVR5 = AArch64_SYSREG_TRCDVCVR5,
	ARM64_SYSREG_TRCDVCVR6 = AArch64_SYSREG_TRCDVCVR6,
	ARM64_SYSREG_TRCDVCVR7 = AArch64_SYSREG_TRCDVCVR7,
	ARM64_SYSREG_TRCEVENTCTL0R = AArch64_SYSREG_TRCEVENTCTL0R,
	ARM64_SYSREG_TRCEVENTCTL1R = AArch64_SYSREG_TRCEVENTCTL1R,
	ARM64_SYSREG_TRCEXTINSELR = AArch64_SYSREG_TRCEXTINSELR,
	ARM64_SYSREG_TRCEXTINSELR0 = AArch64_SYSREG_TRCEXTINSELR0,
	ARM64_SYSREG_TRCEXTINSELR1 = AArch64_SYSREG_TRCEXTINSELR1,
	ARM64_SYSREG_TRCEXTINSELR2 = AArch64_SYSREG_TRCEXTINSELR2,
	ARM64_SYSREG_TRCEXTINSELR3 = AArch64_SYSREG_TRCEXTINSELR3,
	ARM64_SYSREG_TRCIDR0 = AArch64_SYSREG_TRCIDR0,
	ARM64_SYSREG_TRCIDR1 = AArch64_SYSREG_TRCIDR1,
	ARM64_SYSREG_TRCIDR10 = AArch64_SYSREG_TRCIDR10,
	ARM64_SYSREG_TRCIDR11 = AArch64_SYSREG_TRCIDR11,
	ARM64_SYSREG_TRCIDR12 = AArch64_SYSREG_TRCIDR12,
	ARM64_SYSREG_TRCIDR13 = AArch64_SYSREG_TRCIDR13,
	ARM64_SYSREG_TRCIDR2 = AArch64_SYSREG_TRCIDR2,
	ARM64_SYSREG_TRCIDR3 = AArch64_SYSREG_TRCIDR3,
	ARM64_SYSREG_TRCIDR4 = AArch64_SYSREG_TRCIDR4,
	ARM64_SYSREG_TRCIDR5 = AArch64_SYSREG_TRCIDR5,
	ARM64_SYSREG_TRCIDR6 = AArch64_SYSREG_TRCIDR6,
	ARM64_SYSREG_TRCIDR7 = AArch64_SYSREG_TRCIDR7,
	ARM64_SYSREG_TRCIDR8 = AArch64_SYSREG_TRCIDR8,
	ARM64_SYSREG_TRCIDR9 = AArch64_SYSREG_TRCIDR9,
	ARM64_SYSREG_TRCIMSPEC0 = AArch64_SYSREG_TRCIMSPEC0,
	ARM64_SYSREG_TRCIMSPEC1 = AArch64_SYSREG_TRCIMSPEC1,
	ARM64_SYSREG_TRCIMSPEC2 = AArch64_SYSREG_TRCIMSPEC2,
	ARM64_SYSREG_TRCIMSPEC3 = AArch64_SYSREG_TRCIMSPEC3,
	ARM64_SYSREG_TRCIMSPEC4 = AArch64_SYSREG_TRCIMSPEC4,
	ARM64_SYSREG_TRCIMSPEC5 = AArch64_SYSREG_TRCIMSPEC5,
	ARM64_SYSREG_TRCIMSPEC6 = AArch64_SYSREG_TRCIMSPEC6,
	ARM64_SYSREG_TRCIMSPEC7 = AArch64_SYSREG_TRCIMSPEC7,
	ARM64_SYSREG_TRCITCTRL = AArch64_SYSREG_TRCITCTRL,
	ARM64_SYSREG_TRCITECR_EL1 = AArch64_SYSREG_TRCITECR_EL1,
	ARM64_SYSREG_TRCITECR_EL12 = AArch64_SYSREG_TRCITECR_EL12,
	ARM64_SYSREG_TRCITECR_EL2 = AArch64_SYSREG_TRCITECR_EL2,
	ARM64_SYSREG_TRCITEEDCR = AArch64_SYSREG_TRCITEEDCR,
	ARM64_SYSREG_TRCLAR = AArch64_SYSREG_TRCLAR,
	ARM64_SYSREG_TRCLSR = AArch64_SYSREG_TRCLSR,
	ARM64_SYSREG_TRCOSLAR = AArch64_SYSREG_TRCOSLAR,
	ARM64_SYSREG_TRCOSLSR = AArch64_SYSREG_TRCOSLSR,
	ARM64_SYSREG_TRCPDCR = AArch64_SYSREG_TRCPDCR,
	ARM64_SYSREG_TRCPDSR = AArch64_SYSREG_TRCPDSR,
	ARM64_SYSREG_TRCPIDR0 = AArch64_SYSREG_TRCPIDR0,
	ARM64_SYSREG_TRCPIDR1 = AArch64_SYSREG_TRCPIDR1,
	ARM64_SYSREG_TRCPIDR2 = AArch64_SYSREG_TRCPIDR2,
	ARM64_SYSREG_TRCPIDR3 = AArch64_SYSREG_TRCPIDR3,
	ARM64_SYSREG_TRCPIDR4 = AArch64_SYSREG_TRCPIDR4,
	ARM64_SYSREG_TRCPIDR5 = AArch64_SYSREG_TRCPIDR5,
	ARM64_SYSREG_TRCPIDR6 = AArch64_SYSREG_TRCPIDR6,
	ARM64_SYSREG_TRCPIDR7 = AArch64_SYSREG_TRCPIDR7,
	ARM64_SYSREG_TRCPRGCTLR = AArch64_SYSREG_TRCPRGCTLR,
	ARM64_SYSREG_TRCPROCSELR = AArch64_SYSREG_TRCPROCSELR,
	ARM64_SYSREG_TRCQCTLR = AArch64_SYSREG_TRCQCTLR,
	ARM64_SYSREG_TRCRSCTLR10 = AArch64_SYSREG_TRCRSCTLR10,
	ARM64_SYSREG_TRCRSCTLR11 = AArch64_SYSREG_TRCRSCTLR11,
	ARM64_SYSREG_TRCRSCTLR12 = AArch64_SYSREG_TRCRSCTLR12,
	ARM64_SYSREG_TRCRSCTLR13 = AArch64_SYSREG_TRCRSCTLR13,
	ARM64_SYSREG_TRCRSCTLR14 = AArch64_SYSREG_TRCRSCTLR14,
	ARM64_SYSREG_TRCRSCTLR15 = AArch64_SYSREG_TRCRSCTLR15,
	ARM64_SYSREG_TRCRSCTLR16 = AArch64_SYSREG_TRCRSCTLR16,
	ARM64_SYSREG_TRCRSCTLR17 = AArch64_SYSREG_TRCRSCTLR17,
	ARM64_SYSREG_TRCRSCTLR18 = AArch64_SYSREG_TRCRSCTLR18,
	ARM64_SYSREG_TRCRSCTLR19 = AArch64_SYSREG_TRCRSCTLR19,
	ARM64_SYSREG_TRCRSCTLR2 = AArch64_SYSREG_TRCRSCTLR2,
	ARM64_SYSREG_TRCRSCTLR20 = AArch64_SYSREG_TRCRSCTLR20,
	ARM64_SYSREG_TRCRSCTLR21 = AArch64_SYSREG_TRCRSCTLR21,
	ARM64_SYSREG_TRCRSCTLR22 = AArch64_SYSREG_TRCRSCTLR22,
	ARM64_SYSREG_TRCRSCTLR23 = AArch64_SYSREG_TRCRSCTLR23,
	ARM64_SYSREG_TRCRSCTLR24 = AArch64_SYSREG_TRCRSCTLR24,
	ARM64_SYSREG_TRCRSCTLR25 = AArch64_SYSREG_TRCRSCTLR25,
	ARM64_SYSREG_TRCRSCTLR26 = AArch64_SYSREG_TRCRSCTLR26,
	ARM64_SYSREG_TRCRSCTLR27 = AArch64_SYSREG_TRCRSCTLR27,
	ARM64_SYSREG_TRCRSCTLR28 = AArch64_SYSREG_TRCRSCTLR28,
	ARM64_SYSREG_TRCRSCTLR29 = AArch64_SYSREG_TRCRSCTLR29,
	ARM64_SYSREG_TRCRSCTLR3 = AArch64_SYSREG_TRCRSCTLR3,
	ARM64_SYSREG_TRCRSCTLR30 = AArch64_SYSREG_TRCRSCTLR30,
	ARM64_SYSREG_TRCRSCTLR31 = AArch64_SYSREG_TRCRSCTLR31,
	ARM64_SYSREG_TRCRSCTLR4 = AArch64_SYSREG_TRCRSCTLR4,
	ARM64_SYSREG_TRCRSCTLR5 = AArch64_SYSREG_TRCRSCTLR5,
	ARM64_SYSREG_TRCRSCTLR6 = AArch64_SYSREG_TRCRSCTLR6,
	ARM64_SYSREG_TRCRSCTLR7 = AArch64_SYSREG_TRCRSCTLR7,
	ARM64_SYSREG_TRCRSCTLR8 = AArch64_SYSREG_TRCRSCTLR8,
	ARM64_SYSREG_TRCRSCTLR9 = AArch64_SYSREG_TRCRSCTLR9,
	ARM64_SYSREG_TRCRSR = AArch64_SYSREG_TRCRSR,
	ARM64_SYSREG_TRCSEQEVR0 = AArch64_SYSREG_TRCSEQEVR0,
	ARM64_SYSREG_TRCSEQEVR1 = AArch64_SYSREG_TRCSEQEVR1,
	ARM64_SYSREG_TRCSEQEVR2 = AArch64_SYSREG_TRCSEQEVR2,
	ARM64_SYSREG_TRCSEQRSTEVR = AArch64_SYSREG_TRCSEQRSTEVR,
	ARM64_SYSREG_TRCSEQSTR = AArch64_SYSREG_TRCSEQSTR,
	ARM64_SYSREG_TRCSSCCR0 = AArch64_SYSREG_TRCSSCCR0,
	ARM64_SYSREG_TRCSSCCR1 = AArch64_SYSREG_TRCSSCCR1,
	ARM64_SYSREG_TRCSSCCR2 = AArch64_SYSREG_TRCSSCCR2,
	ARM64_SYSREG_TRCSSCCR3 = AArch64_SYSREG_TRCSSCCR3,
	ARM64_SYSREG_TRCSSCCR4 = AArch64_SYSREG_TRCSSCCR4,
	ARM64_SYSREG_TRCSSCCR5 = AArch64_SYSREG_TRCSSCCR5,
	ARM64_SYSREG_TRCSSCCR6 = AArch64_SYSREG_TRCSSCCR6,
	ARM64_SYSREG_TRCSSCCR7 = AArch64_SYSREG_TRCSSCCR7,
	ARM64_SYSREG_TRCSSCSR0 = AArch64_SYSREG_TRCSSCSR0,
	ARM64_SYSREG_TRCSSCSR1 = AArch64_SYSREG_TRCSSCSR1,
	ARM64_SYSREG_TRCSSCSR2 = AArch64_SYSREG_TRCSSCSR2,
	ARM64_SYSREG_TRCSSCSR3 = AArch64_SYSREG_TRCSSCSR3,
	ARM64_SYSREG_TRCSSCSR4 = AArch64_SYSREG_TRCSSCSR4,
	ARM64_SYSREG_TRCSSCSR5 = AArch64_SYSREG_TRCSSCSR5,
	ARM64_SYSREG_TRCSSCSR6 = AArch64_SYSREG_TRCSSCSR6,
	ARM64_SYSREG_TRCSSCSR7 = AArch64_SYSREG_TRCSSCSR7,
	ARM64_SYSREG_TRCSSPCICR0 = AArch64_SYSREG_TRCSSPCICR0,
	ARM64_SYSREG_TRCSSPCICR1 = AArch64_SYSREG_TRCSSPCICR1,
	ARM64_SYSREG_TRCSSPCICR2 = AArch64_SYSREG_TRCSSPCICR2,
	ARM64_SYSREG_TRCSSPCICR3 = AArch64_SYSREG_TRCSSPCICR3,
	ARM64_SYSREG_TRCSSPCICR4 = AArch64_SYSREG_TRCSSPCICR4,
	ARM64_SYSREG_TRCSSPCICR5 = AArch64_SYSREG_TRCSSPCICR5,
	ARM64_SYSREG_TRCSSPCICR6 = AArch64_SYSREG_TRCSSPCICR6,
	ARM64_SYSREG_TRCSSPCICR7 = AArch64_SYSREG_TRCSSPCICR7,
	ARM64_SYSREG_TRCSTALLCTLR = AArch64_SYSREG_TRCSTALLCTLR,
	ARM64_SYSREG_TRCSTATR = AArch64_SYSREG_TRCSTATR,
	ARM64_SYSREG_TRCSYNCPR = AArch64_SYSREG_TRCSYNCPR,
	ARM64_SYSREG_TRCTRACEIDR = AArch64_SYSREG_TRCTRACEIDR,
	ARM64_SYSREG_TRCTSCTLR = AArch64_SYSREG_TRCTSCTLR,
	ARM64_SYSREG_TRCVDARCCTLR = AArch64_SYSREG_TRCVDARCCTLR,
	ARM64_SYSREG_TRCVDCTLR = AArch64_SYSREG_TRCVDCTLR,
	ARM64_SYSREG_TRCVDSACCTLR = AArch64_SYSREG_TRCVDSACCTLR,
	ARM64_SYSREG_TRCVICTLR = AArch64_SYSREG_TRCVICTLR,
	ARM64_SYSREG_TRCVIIECTLR = AArch64_SYSREG_TRCVIIECTLR,
	ARM64_SYSREG_TRCVIPCSSCTLR = AArch64_SYSREG_TRCVIPCSSCTLR,
	ARM64_SYSREG_TRCVISSCTLR = AArch64_SYSREG_TRCVISSCTLR,
	ARM64_SYSREG_TRCVMIDCCTLR0 = AArch64_SYSREG_TRCVMIDCCTLR0,
	ARM64_SYSREG_TRCVMIDCCTLR1 = AArch64_SYSREG_TRCVMIDCCTLR1,
	ARM64_SYSREG_TRCVMIDCVR0 = AArch64_SYSREG_TRCVMIDCVR0,
	ARM64_SYSREG_TRCVMIDCVR1 = AArch64_SYSREG_TRCVMIDCVR1,
	ARM64_SYSREG_TRCVMIDCVR2 = AArch64_SYSREG_TRCVMIDCVR2,
	ARM64_SYSREG_TRCVMIDCVR3 = AArch64_SYSREG_TRCVMIDCVR3,
	ARM64_SYSREG_TRCVMIDCVR4 = AArch64_SYSREG_TRCVMIDCVR4,
	ARM64_SYSREG_TRCVMIDCVR5 = AArch64_SYSREG_TRCVMIDCVR5,
	ARM64_SYSREG_TRCVMIDCVR6 = AArch64_SYSREG_TRCVMIDCVR6,
	ARM64_SYSREG_TRCVMIDCVR7 = AArch64_SYSREG_TRCVMIDCVR7,
	ARM64_SYSREG_TRFCR_EL1 = AArch64_SYSREG_TRFCR_EL1,
	ARM64_SYSREG_TRFCR_EL12 = AArch64_SYSREG_TRFCR_EL12,
	ARM64_SYSREG_TRFCR_EL2 = AArch64_SYSREG_TRFCR_EL2,
	ARM64_SYSREG_TTBR0_EL1 = AArch64_SYSREG_TTBR0_EL1,
	ARM64_SYSREG_TTBR0_EL12 = AArch64_SYSREG_TTBR0_EL12,
	ARM64_SYSREG_TTBR0_EL2 = AArch64_SYSREG_TTBR0_EL2,
	ARM64_SYSREG_VSCTLR_EL2 = AArch64_SYSREG_VSCTLR_EL2,
	ARM64_SYSREG_TTBR0_EL3 = AArch64_SYSREG_TTBR0_EL3,
	ARM64_SYSREG_TTBR1_EL1 = AArch64_SYSREG_TTBR1_EL1,
	ARM64_SYSREG_TTBR1_EL12 = AArch64_SYSREG_TTBR1_EL12,
	ARM64_SYSREG_TTBR1_EL2 = AArch64_SYSREG_TTBR1_EL2,
	ARM64_SYSREG_UAO = AArch64_SYSREG_UAO,
	ARM64_SYSREG_VBAR_EL1 = AArch64_SYSREG_VBAR_EL1,
	ARM64_SYSREG_VBAR_EL12 = AArch64_SYSREG_VBAR_EL12,
	ARM64_SYSREG_VBAR_EL2 = AArch64_SYSREG_VBAR_EL2,
	ARM64_SYSREG_VBAR_EL3 = AArch64_SYSREG_VBAR_EL3,
	ARM64_SYSREG_VDISR_EL2 = AArch64_SYSREG_VDISR_EL2,
	ARM64_SYSREG_VDISR_EL3 = AArch64_SYSREG_VDISR_EL3,
	ARM64_SYSREG_VMECID_A_EL2 = AArch64_SYSREG_VMECID_A_EL2,
	ARM64_SYSREG_VMECID_P_EL2 = AArch64_SYSREG_VMECID_P_EL2,
	ARM64_SYSREG_VMPIDR_EL2 = AArch64_SYSREG_VMPIDR_EL2,
	ARM64_SYSREG_VNCR_EL2 = AArch64_SYSREG_VNCR_EL2,
	ARM64_SYSREG_VPIDR_EL2 = AArch64_SYSREG_VPIDR_EL2,
	ARM64_SYSREG_VSESR_EL2 = AArch64_SYSREG_VSESR_EL2,
	ARM64_SYSREG_VSESR_EL3 = AArch64_SYSREG_VSESR_EL3,
	ARM64_SYSREG_VSTCR_EL2 = AArch64_SYSREG_VSTCR_EL2,
	ARM64_SYSREG_VSTTBR_EL2 = AArch64_SYSREG_VSTTBR_EL2,
	ARM64_SYSREG_VTCR_EL2 = AArch64_SYSREG_VTCR_EL2,
	ARM64_SYSREG_VTTBR_EL2 = AArch64_SYSREG_VTTBR_EL2,
	ARM64_SYSREG_ZCR_EL1 = AArch64_SYSREG_ZCR_EL1,
	ARM64_SYSREG_ZCR_EL12 = AArch64_SYSREG_ZCR_EL12,
	ARM64_SYSREG_ZCR_EL2 = AArch64_SYSREG_ZCR_EL2,
	ARM64_SYSREG_ZCR_EL3 = AArch64_SYSREG_ZCR_EL3,

	ARM64_SYSREG_ENDING = AArch64_SYSREG_ENDING,
} arm64_sysreg;

typedef enum {

	ARM64_TSB_CSYNC = AArch64_TSB_CSYNC,

	ARM64_TSB_ENDING = AArch64_TSB_ENDING,
} arm64_tsb;

typedef aarch64_sysop_reg arm64_sysop_reg;

typedef aarch64_sysop_imm arm64_sysop_imm;

typedef aarch64_sysop_alias arm64_sysop_alias;

typedef enum {
  ARM64_OP_INVALID = AArch64_OP_INVALID,
  ARM64_OP_REG = AArch64_OP_REG,
  ARM64_OP_IMM = AArch64_OP_IMM,
  ARM64_OP_MEM_REG = AArch64_OP_MEM_REG,
  ARM64_OP_MEM_IMM = AArch64_OP_MEM_IMM,
  ARM64_OP_MEM = AArch64_OP_MEM,
  ARM64_OP_FP = AArch64_OP_FP,
  ARM64_OP_CIMM = AArch64_OP_CIMM,
  ARM64_OP_REG_MRS = AArch64_OP_REG_MRS,
  ARM64_OP_REG_MSR = AArch64_OP_REG_MSR,
  ARM64_OP_IMPLICIT_IMM_0 = AArch64_OP_IMPLICIT_IMM_0,
	ARM64_OP_SVCR = AArch64_OP_SVCR,
	ARM64_OP_AT = AArch64_OP_AT,
	ARM64_OP_DB = AArch64_OP_DB,
	ARM64_OP_DC = AArch64_OP_DC,
	ARM64_OP_ISB = AArch64_OP_ISB,
	ARM64_OP_TSB = AArch64_OP_TSB,
	ARM64_OP_PRFM = AArch64_OP_PRFM,
	ARM64_OP_SVEPRFM = AArch64_OP_SVEPRFM,
	ARM64_OP_RPRFM = AArch64_OP_RPRFM,
	ARM64_OP_PSTATEIMM0_15 = AArch64_OP_PSTATEIMM0_15,
	ARM64_OP_PSTATEIMM0_1 = AArch64_OP_PSTATEIMM0_1,
	ARM64_OP_PSB = AArch64_OP_PSB,
	ARM64_OP_BTI = AArch64_OP_BTI,
	ARM64_OP_SVEPREDPAT = AArch64_OP_SVEPREDPAT,
	ARM64_OP_SVEVECLENSPECIFIER = AArch64_OP_SVEVECLENSPECIFIER,
	ARM64_OP_SME = AArch64_OP_SME,
	ARM64_OP_IMM_RANGE = AArch64_OP_IMM_RANGE,
	ARM64_OP_TLBI = AArch64_OP_TLBI,
	ARM64_OP_IC = AArch64_OP_IC,
	ARM64_OP_DBNXS = AArch64_OP_DBNXS,
	ARM64_OP_EXACTFPIMM = AArch64_OP_EXACTFPIMM,
	ARM64_OP_SYSREG = AArch64_OP_SYSREG,
	ARM64_OP_SYSIMM = AArch64_OP_SYSIMM,
	ARM64_OP_SYSALIAS = AArch64_OP_SYSALIAS,
	ARM64_OP_PRED = AArch64_OP_PRED,
} arm64_op_type;

typedef aarch64_sysop arm64_sysop;

typedef enum {

	AARCH64_REG_INVALID = 0,
	AARCH64_REG_FFR = 1,
	AARCH64_REG_FP = 2,
	AARCH64_REG_FPCR = 3,
	AARCH64_REG_LR = 4,
	AARCH64_REG_NZCV = 5,
	AARCH64_REG_SP = 6,
	AARCH64_REG_VG = 7,
	AARCH64_REG_WSP = 8,
	AARCH64_REG_WZR = 9,
	AARCH64_REG_XZR = 10,
	AARCH64_REG_ZA = 11,
	AARCH64_REG_B0 = 12,
	AARCH64_REG_B1 = 13,
	AARCH64_REG_B2 = 14,
	AARCH64_REG_B3 = 15,
	AARCH64_REG_B4 = 16,
	AARCH64_REG_B5 = 17,
	AARCH64_REG_B6 = 18,
	AARCH64_REG_B7 = 19,
	AARCH64_REG_B8 = 20,
	AARCH64_REG_B9 = 21,
	AARCH64_REG_B10 = 22,
	AARCH64_REG_B11 = 23,
	AARCH64_REG_B12 = 24,
	AARCH64_REG_B13 = 25,
	AARCH64_REG_B14 = 26,
	AARCH64_REG_B15 = 27,
	AARCH64_REG_B16 = 28,
	AARCH64_REG_B17 = 29,
	AARCH64_REG_B18 = 30,
	AARCH64_REG_B19 = 31,
	AARCH64_REG_B20 = 32,
	AARCH64_REG_B21 = 33,
	AARCH64_REG_B22 = 34,
	AARCH64_REG_B23 = 35,
	AARCH64_REG_B24 = 36,
	AARCH64_REG_B25 = 37,
	AARCH64_REG_B26 = 38,
	AARCH64_REG_B27 = 39,
	AARCH64_REG_B28 = 40,
	AARCH64_REG_B29 = 41,
	AARCH64_REG_B30 = 42,
	AARCH64_REG_B31 = 43,
	AARCH64_REG_D0 = 44,
	AARCH64_REG_D1 = 45,
	AARCH64_REG_D2 = 46,
	AARCH64_REG_D3 = 47,
	AARCH64_REG_D4 = 48,
	AARCH64_REG_D5 = 49,
	AARCH64_REG_D6 = 50,
	AARCH64_REG_D7 = 51,
	AARCH64_REG_D8 = 52,
	AARCH64_REG_D9 = 53,
	AARCH64_REG_D10 = 54,
	AARCH64_REG_D11 = 55,
	AARCH64_REG_D12 = 56,
	AARCH64_REG_D13 = 57,
	AARCH64_REG_D14 = 58,
	AARCH64_REG_D15 = 59,
	AARCH64_REG_D16 = 60,
	AARCH64_REG_D17 = 61,
	AARCH64_REG_D18 = 62,
	AARCH64_REG_D19 = 63,
	AARCH64_REG_D20 = 64,
	AARCH64_REG_D21 = 65,
	AARCH64_REG_D22 = 66,
	AARCH64_REG_D23 = 67,
	AARCH64_REG_D24 = 68,
	AARCH64_REG_D25 = 69,
	AARCH64_REG_D26 = 70,
	AARCH64_REG_D27 = 71,
	AARCH64_REG_D28 = 72,
	AARCH64_REG_D29 = 73,
	AARCH64_REG_D30 = 74,
	AARCH64_REG_D31 = 75,
	AARCH64_REG_H0 = 76,
	AARCH64_REG_H1 = 77,
	AARCH64_REG_H2 = 78,
	AARCH64_REG_H3 = 79,
	AARCH64_REG_H4 = 80,
	AARCH64_REG_H5 = 81,
	AARCH64_REG_H6 = 82,
	AARCH64_REG_H7 = 83,
	AARCH64_REG_H8 = 84,
	AARCH64_REG_H9 = 85,
	AARCH64_REG_H10 = 86,
	AARCH64_REG_H11 = 87,
	AARCH64_REG_H12 = 88,
	AARCH64_REG_H13 = 89,
	AARCH64_REG_H14 = 90,
	AARCH64_REG_H15 = 91,
	AARCH64_REG_H16 = 92,
	AARCH64_REG_H17 = 93,
	AARCH64_REG_H18 = 94,
	AARCH64_REG_H19 = 95,
	AARCH64_REG_H20 = 96,
	AARCH64_REG_H21 = 97,
	AARCH64_REG_H22 = 98,
	AARCH64_REG_H23 = 99,
	AARCH64_REG_H24 = 100,
	AARCH64_REG_H25 = 101,
	AARCH64_REG_H26 = 102,
	AARCH64_REG_H27 = 103,
	AARCH64_REG_H28 = 104,
	AARCH64_REG_H29 = 105,
	AARCH64_REG_H30 = 106,
	AARCH64_REG_H31 = 107,
	AARCH64_REG_P0 = 108,
	AARCH64_REG_P1 = 109,
	AARCH64_REG_P2 = 110,
	AARCH64_REG_P3 = 111,
	AARCH64_REG_P4 = 112,
	AARCH64_REG_P5 = 113,
	AARCH64_REG_P6 = 114,
	AARCH64_REG_P7 = 115,
	AARCH64_REG_P8 = 116,
	AARCH64_REG_P9 = 117,
	AARCH64_REG_P10 = 118,
	AARCH64_REG_P11 = 119,
	AARCH64_REG_P12 = 120,
	AARCH64_REG_P13 = 121,
	AARCH64_REG_P14 = 122,
	AARCH64_REG_P15 = 123,
	AARCH64_REG_PN0 = 124,
	AARCH64_REG_PN1 = 125,
	AARCH64_REG_PN2 = 126,
	AARCH64_REG_PN3 = 127,
	AARCH64_REG_PN4 = 128,
	AARCH64_REG_PN5 = 129,
	AARCH64_REG_PN6 = 130,
	AARCH64_REG_PN7 = 131,
	AARCH64_REG_PN8 = 132,
	AARCH64_REG_PN9 = 133,
	AARCH64_REG_PN10 = 134,
	AARCH64_REG_PN11 = 135,
	AARCH64_REG_PN12 = 136,
	AARCH64_REG_PN13 = 137,
	AARCH64_REG_PN14 = 138,
	AARCH64_REG_PN15 = 139,
	AARCH64_REG_Q0 = 140,
	AARCH64_REG_Q1 = 141,
	AARCH64_REG_Q2 = 142,
	AARCH64_REG_Q3 = 143,
	AARCH64_REG_Q4 = 144,
	AARCH64_REG_Q5 = 145,
	AARCH64_REG_Q6 = 146,
	AARCH64_REG_Q7 = 147,
	AARCH64_REG_Q8 = 148,
	AARCH64_REG_Q9 = 149,
	AARCH64_REG_Q10 = 150,
	AARCH64_REG_Q11 = 151,
	AARCH64_REG_Q12 = 152,
	AARCH64_REG_Q13 = 153,
	AARCH64_REG_Q14 = 154,
	AARCH64_REG_Q15 = 155,
	AARCH64_REG_Q16 = 156,
	AARCH64_REG_Q17 = 157,
	AARCH64_REG_Q18 = 158,
	AARCH64_REG_Q19 = 159,
	AARCH64_REG_Q20 = 160,
	AARCH64_REG_Q21 = 161,
	AARCH64_REG_Q22 = 162,
	AARCH64_REG_Q23 = 163,
	AARCH64_REG_Q24 = 164,
	AARCH64_REG_Q25 = 165,
	AARCH64_REG_Q26 = 166,
	AARCH64_REG_Q27 = 167,
	AARCH64_REG_Q28 = 168,
	AARCH64_REG_Q29 = 169,
	AARCH64_REG_Q30 = 170,
	AARCH64_REG_Q31 = 171,
	AARCH64_REG_S0 = 172,
	AARCH64_REG_S1 = 173,
	AARCH64_REG_S2 = 174,
	AARCH64_REG_S3 = 175,
	AARCH64_REG_S4 = 176,
	AARCH64_REG_S5 = 177,
	AARCH64_REG_S6 = 178,
	AARCH64_REG_S7 = 179,
	AARCH64_REG_S8 = 180,
	AARCH64_REG_S9 = 181,
	AARCH64_REG_S10 = 182,
	AARCH64_REG_S11 = 183,
	AARCH64_REG_S12 = 184,
	AARCH64_REG_S13 = 185,
	AARCH64_REG_S14 = 186,
	AARCH64_REG_S15 = 187,
	AARCH64_REG_S16 = 188,
	AARCH64_REG_S17 = 189,
	AARCH64_REG_S18 = 190,
	AARCH64_REG_S19 = 191,
	AARCH64_REG_S20 = 192,
	AARCH64_REG_S21 = 193,
	AARCH64_REG_S22 = 194,
	AARCH64_REG_S23 = 195,
	AARCH64_REG_S24 = 196,
	AARCH64_REG_S25 = 197,
	AARCH64_REG_S26 = 198,
	AARCH64_REG_S27 = 199,
	AARCH64_REG_S28 = 200,
	AARCH64_REG_S29 = 201,
	AARCH64_REG_S30 = 202,
	AARCH64_REG_S31 = 203,
	AARCH64_REG_W0 = 204,
	AARCH64_REG_W1 = 205,
	AARCH64_REG_W2 = 206,
	AARCH64_REG_W3 = 207,
	AARCH64_REG_W4 = 208,
	AARCH64_REG_W5 = 209,
	AARCH64_REG_W6 = 210,
	AARCH64_REG_W7 = 211,
	AARCH64_REG_W8 = 212,
	AARCH64_REG_W9 = 213,
	AARCH64_REG_W10 = 214,
	AARCH64_REG_W11 = 215,
	AARCH64_REG_W12 = 216,
	AARCH64_REG_W13 = 217,
	AARCH64_REG_W14 = 218,
	AARCH64_REG_W15 = 219,
	AARCH64_REG_W16 = 220,
	AARCH64_REG_W17 = 221,
	AARCH64_REG_W18 = 222,
	AARCH64_REG_W19 = 223,
	AARCH64_REG_W20 = 224,
	AARCH64_REG_W21 = 225,
	AARCH64_REG_W22 = 226,
	AARCH64_REG_W23 = 227,
	AARCH64_REG_W24 = 228,
	AARCH64_REG_W25 = 229,
	AARCH64_REG_W26 = 230,
	AARCH64_REG_W27 = 231,
	AARCH64_REG_W28 = 232,
	AARCH64_REG_W29 = 233,
	AARCH64_REG_W30 = 234,
	AARCH64_REG_X0 = 235,
	AARCH64_REG_X1 = 236,
	AARCH64_REG_X2 = 237,
	AARCH64_REG_X3 = 238,
	AARCH64_REG_X4 = 239,
	AARCH64_REG_X5 = 240,
	AARCH64_REG_X6 = 241,
	AARCH64_REG_X7 = 242,
	AARCH64_REG_X8 = 243,
	AARCH64_REG_X9 = 244,
	AARCH64_REG_X10 = 245,
	AARCH64_REG_X11 = 246,
	AARCH64_REG_X12 = 247,
	AARCH64_REG_X13 = 248,
	AARCH64_REG_X14 = 249,
	AARCH64_REG_X15 = 250,
	AARCH64_REG_X16 = 251,
	AARCH64_REG_X17 = 252,
	AARCH64_REG_X18 = 253,
	AARCH64_REG_X19 = 254,
	AARCH64_REG_X20 = 255,
	AARCH64_REG_X21 = 256,
	AARCH64_REG_X22 = 257,
	AARCH64_REG_X23 = 258,
	AARCH64_REG_X24 = 259,
	AARCH64_REG_X25 = 260,
	AARCH64_REG_X26 = 261,
	AARCH64_REG_X27 = 262,
	AARCH64_REG_X28 = 263,
	AARCH64_REG_Z0 = 264,
	AARCH64_REG_Z1 = 265,
	AARCH64_REG_Z2 = 266,
	AARCH64_REG_Z3 = 267,
	AARCH64_REG_Z4 = 268,
	AARCH64_REG_Z5 = 269,
	AARCH64_REG_Z6 = 270,
	AARCH64_REG_Z7 = 271,
	AARCH64_REG_Z8 = 272,
	AARCH64_REG_Z9 = 273,
	AARCH64_REG_Z10 = 274,
	AARCH64_REG_Z11 = 275,
	AARCH64_REG_Z12 = 276,
	AARCH64_REG_Z13 = 277,
	AARCH64_REG_Z14 = 278,
	AARCH64_REG_Z15 = 279,
	AARCH64_REG_Z16 = 280,
	AARCH64_REG_Z17 = 281,
	AARCH64_REG_Z18 = 282,
	AARCH64_REG_Z19 = 283,
	AARCH64_REG_Z20 = 284,
	AARCH64_REG_Z21 = 285,
	AARCH64_REG_Z22 = 286,
	AARCH64_REG_Z23 = 287,
	AARCH64_REG_Z24 = 288,
	AARCH64_REG_Z25 = 289,
	AARCH64_REG_Z26 = 290,
	AARCH64_REG_Z27 = 291,
	AARCH64_REG_Z28 = 292,
	AARCH64_REG_Z29 = 293,
	AARCH64_REG_Z30 = 294,
	AARCH64_REG_Z31 = 295,
	AARCH64_REG_ZAB0 = 296,
	AARCH64_REG_ZAD0 = 297,
	AARCH64_REG_ZAD1 = 298,
	AARCH64_REG_ZAD2 = 299,
	AARCH64_REG_ZAD3 = 300,
	AARCH64_REG_ZAD4 = 301,
	AARCH64_REG_ZAD5 = 302,
	AARCH64_REG_ZAD6 = 303,
	AARCH64_REG_ZAD7 = 304,
	AARCH64_REG_ZAH0 = 305,
	AARCH64_REG_ZAH1 = 306,
	AARCH64_REG_ZAQ0 = 307,
	AARCH64_REG_ZAQ1 = 308,
	AARCH64_REG_ZAQ2 = 309,
	AARCH64_REG_ZAQ3 = 310,
	AARCH64_REG_ZAQ4 = 311,
	AARCH64_REG_ZAQ5 = 312,
	AARCH64_REG_ZAQ6 = 313,
	AARCH64_REG_ZAQ7 = 314,
	AARCH64_REG_ZAQ8 = 315,
	AARCH64_REG_ZAQ9 = 316,
	AARCH64_REG_ZAQ10 = 317,
	AARCH64_REG_ZAQ11 = 318,
	AARCH64_REG_ZAQ12 = 319,
	AARCH64_REG_ZAQ13 = 320,
	AARCH64_REG_ZAQ14 = 321,
	AARCH64_REG_ZAQ15 = 322,
	AARCH64_REG_ZAS0 = 323,
	AARCH64_REG_ZAS1 = 324,
	AARCH64_REG_ZAS2 = 325,
	AARCH64_REG_ZAS3 = 326,
	AARCH64_REG_ZT0 = 327,
	AARCH64_REG_D0_D1 = 328,
	AARCH64_REG_D1_D2 = 329,
	AARCH64_REG_D2_D3 = 330,
	AARCH64_REG_D3_D4 = 331,
	AARCH64_REG_D4_D5 = 332,
	AARCH64_REG_D5_D6 = 333,
	AARCH64_REG_D6_D7 = 334,
	AARCH64_REG_D7_D8 = 335,
	AARCH64_REG_D8_D9 = 336,
	AARCH64_REG_D9_D10 = 337,
	AARCH64_REG_D10_D11 = 338,
	AARCH64_REG_D11_D12 = 339,
	AARCH64_REG_D12_D13 = 340,
	AARCH64_REG_D13_D14 = 341,
	AARCH64_REG_D14_D15 = 342,
	AARCH64_REG_D15_D16 = 343,
	AARCH64_REG_D16_D17 = 344,
	AARCH64_REG_D17_D18 = 345,
	AARCH64_REG_D18_D19 = 346,
	AARCH64_REG_D19_D20 = 347,
	AARCH64_REG_D20_D21 = 348,
	AARCH64_REG_D21_D22 = 349,
	AARCH64_REG_D22_D23 = 350,
	AARCH64_REG_D23_D24 = 351,
	AARCH64_REG_D24_D25 = 352,
	AARCH64_REG_D25_D26 = 353,
	AARCH64_REG_D26_D27 = 354,
	AARCH64_REG_D27_D28 = 355,
	AARCH64_REG_D28_D29 = 356,
	AARCH64_REG_D29_D30 = 357,
	AARCH64_REG_D30_D31 = 358,
	AARCH64_REG_D31_D0 = 359,
	AARCH64_REG_D0_D1_D2_D3 = 360,
	AARCH64_REG_D1_D2_D3_D4 = 361,
	AARCH64_REG_D2_D3_D4_D5 = 362,
	AARCH64_REG_D3_D4_D5_D6 = 363,
	AARCH64_REG_D4_D5_D6_D7 = 364,
	AARCH64_REG_D5_D6_D7_D8 = 365,
	AARCH64_REG_D6_D7_D8_D9 = 366,
	AARCH64_REG_D7_D8_D9_D10 = 367,
	AARCH64_REG_D8_D9_D10_D11 = 368,
	AARCH64_REG_D9_D10_D11_D12 = 369,
	AARCH64_REG_D10_D11_D12_D13 = 370,
	AARCH64_REG_D11_D12_D13_D14 = 371,
	AARCH64_REG_D12_D13_D14_D15 = 372,
	AARCH64_REG_D13_D14_D15_D16 = 373,
	AARCH64_REG_D14_D15_D16_D17 = 374,
	AARCH64_REG_D15_D16_D17_D18 = 375,
	AARCH64_REG_D16_D17_D18_D19 = 376,
	AARCH64_REG_D17_D18_D19_D20 = 377,
	AARCH64_REG_D18_D19_D20_D21 = 378,
	AARCH64_REG_D19_D20_D21_D22 = 379,
	AARCH64_REG_D20_D21_D22_D23 = 380,
	AARCH64_REG_D21_D22_D23_D24 = 381,
	AARCH64_REG_D22_D23_D24_D25 = 382,
	AARCH64_REG_D23_D24_D25_D26 = 383,
	AARCH64_REG_D24_D25_D26_D27 = 384,
	AARCH64_REG_D25_D26_D27_D28 = 385,
	AARCH64_REG_D26_D27_D28_D29 = 386,
	AARCH64_REG_D27_D28_D29_D30 = 387,
	AARCH64_REG_D28_D29_D30_D31 = 388,
	AARCH64_REG_D29_D30_D31_D0 = 389,
	AARCH64_REG_D30_D31_D0_D1 = 390,
	AARCH64_REG_D31_D0_D1_D2 = 391,
	AARCH64_REG_D0_D1_D2 = 392,
	AARCH64_REG_D1_D2_D3 = 393,
	AARCH64_REG_D2_D3_D4 = 394,
	AARCH64_REG_D3_D4_D5 = 395,
	AARCH64_REG_D4_D5_D6 = 396,
	AARCH64_REG_D5_D6_D7 = 397,
	AARCH64_REG_D6_D7_D8 = 398,
	AARCH64_REG_D7_D8_D9 = 399,
	AARCH64_REG_D8_D9_D10 = 400,
	AARCH64_REG_D9_D10_D11 = 401,
	AARCH64_REG_D10_D11_D12 = 402,
	AARCH64_REG_D11_D12_D13 = 403,
	AARCH64_REG_D12_D13_D14 = 404,
	AARCH64_REG_D13_D14_D15 = 405,
	AARCH64_REG_D14_D15_D16 = 406,
	AARCH64_REG_D15_D16_D17 = 407,
	AARCH64_REG_D16_D17_D18 = 408,
	AARCH64_REG_D17_D18_D19 = 409,
	AARCH64_REG_D18_D19_D20 = 410,
	AARCH64_REG_D19_D20_D21 = 411,
	AARCH64_REG_D20_D21_D22 = 412,
	AARCH64_REG_D21_D22_D23 = 413,
	AARCH64_REG_D22_D23_D24 = 414,
	AARCH64_REG_D23_D24_D25 = 415,
	AARCH64_REG_D24_D25_D26 = 416,
	AARCH64_REG_D25_D26_D27 = 417,
	AARCH64_REG_D26_D27_D28 = 418,
	AARCH64_REG_D27_D28_D29 = 419,
	AARCH64_REG_D28_D29_D30 = 420,
	AARCH64_REG_D29_D30_D31 = 421,
	AARCH64_REG_D30_D31_D0 = 422,
	AARCH64_REG_D31_D0_D1 = 423,
	AARCH64_REG_P0_P1 = 424,
	AARCH64_REG_P1_P2 = 425,
	AARCH64_REG_P2_P3 = 426,
	AARCH64_REG_P3_P4 = 427,
	AARCH64_REG_P4_P5 = 428,
	AARCH64_REG_P5_P6 = 429,
	AARCH64_REG_P6_P7 = 430,
	AARCH64_REG_P7_P8 = 431,
	AARCH64_REG_P8_P9 = 432,
	AARCH64_REG_P9_P10 = 433,
	AARCH64_REG_P10_P11 = 434,
	AARCH64_REG_P11_P12 = 435,
	AARCH64_REG_P12_P13 = 436,
	AARCH64_REG_P13_P14 = 437,
	AARCH64_REG_P14_P15 = 438,
	AARCH64_REG_P15_P0 = 439,
	AARCH64_REG_Q0_Q1 = 440,
	AARCH64_REG_Q1_Q2 = 441,
	AARCH64_REG_Q2_Q3 = 442,
	AARCH64_REG_Q3_Q4 = 443,
	AARCH64_REG_Q4_Q5 = 444,
	AARCH64_REG_Q5_Q6 = 445,
	AARCH64_REG_Q6_Q7 = 446,
	AARCH64_REG_Q7_Q8 = 447,
	AARCH64_REG_Q8_Q9 = 448,
	AARCH64_REG_Q9_Q10 = 449,
	AARCH64_REG_Q10_Q11 = 450,
	AARCH64_REG_Q11_Q12 = 451,
	AARCH64_REG_Q12_Q13 = 452,
	AARCH64_REG_Q13_Q14 = 453,
	AARCH64_REG_Q14_Q15 = 454,
	AARCH64_REG_Q15_Q16 = 455,
	AARCH64_REG_Q16_Q17 = 456,
	AARCH64_REG_Q17_Q18 = 457,
	AARCH64_REG_Q18_Q19 = 458,
	AARCH64_REG_Q19_Q20 = 459,
	AARCH64_REG_Q20_Q21 = 460,
	AARCH64_REG_Q21_Q22 = 461,
	AARCH64_REG_Q22_Q23 = 462,
	AARCH64_REG_Q23_Q24 = 463,
	AARCH64_REG_Q24_Q25 = 464,
	AARCH64_REG_Q25_Q26 = 465,
	AARCH64_REG_Q26_Q27 = 466,
	AARCH64_REG_Q27_Q28 = 467,
	AARCH64_REG_Q28_Q29 = 468,
	AARCH64_REG_Q29_Q30 = 469,
	AARCH64_REG_Q30_Q31 = 470,
	AARCH64_REG_Q31_Q0 = 471,
	AARCH64_REG_Q0_Q1_Q2_Q3 = 472,
	AARCH64_REG_Q1_Q2_Q3_Q4 = 473,
	AARCH64_REG_Q2_Q3_Q4_Q5 = 474,
	AARCH64_REG_Q3_Q4_Q5_Q6 = 475,
	AARCH64_REG_Q4_Q5_Q6_Q7 = 476,
	AARCH64_REG_Q5_Q6_Q7_Q8 = 477,
	AARCH64_REG_Q6_Q7_Q8_Q9 = 478,
	AARCH64_REG_Q7_Q8_Q9_Q10 = 479,
	AARCH64_REG_Q8_Q9_Q10_Q11 = 480,
	AARCH64_REG_Q9_Q10_Q11_Q12 = 481,
	AARCH64_REG_Q10_Q11_Q12_Q13 = 482,
	AARCH64_REG_Q11_Q12_Q13_Q14 = 483,
	AARCH64_REG_Q12_Q13_Q14_Q15 = 484,
	AARCH64_REG_Q13_Q14_Q15_Q16 = 485,
	AARCH64_REG_Q14_Q15_Q16_Q17 = 486,
	AARCH64_REG_Q15_Q16_Q17_Q18 = 487,
	AARCH64_REG_Q16_Q17_Q18_Q19 = 488,
	AARCH64_REG_Q17_Q18_Q19_Q20 = 489,
	AARCH64_REG_Q18_Q19_Q20_Q21 = 490,
	AARCH64_REG_Q19_Q20_Q21_Q22 = 491,
	AARCH64_REG_Q20_Q21_Q22_Q23 = 492,
	AARCH64_REG_Q21_Q22_Q23_Q24 = 493,
	AARCH64_REG_Q22_Q23_Q24_Q25 = 494,
	AARCH64_REG_Q23_Q24_Q25_Q26 = 495,
	AARCH64_REG_Q24_Q25_Q26_Q27 = 496,
	AARCH64_REG_Q25_Q26_Q27_Q28 = 497,
	AARCH64_REG_Q26_Q27_Q28_Q29 = 498,
	AARCH64_REG_Q27_Q28_Q29_Q30 = 499,
	AARCH64_REG_Q28_Q29_Q30_Q31 = 500,
	AARCH64_REG_Q29_Q30_Q31_Q0 = 501,
	AARCH64_REG_Q30_Q31_Q0_Q1 = 502,
	AARCH64_REG_Q31_Q0_Q1_Q2 = 503,
	AARCH64_REG_Q0_Q1_Q2 = 504,
	AARCH64_REG_Q1_Q2_Q3 = 505,
	AARCH64_REG_Q2_Q3_Q4 = 506,
	AARCH64_REG_Q3_Q4_Q5 = 507,
	AARCH64_REG_Q4_Q5_Q6 = 508,
	AARCH64_REG_Q5_Q6_Q7 = 509,
	AARCH64_REG_Q6_Q7_Q8 = 510,
	AARCH64_REG_Q7_Q8_Q9 = 511,
	AARCH64_REG_Q8_Q9_Q10 = 512,
	AARCH64_REG_Q9_Q10_Q11 = 513,
	AARCH64_REG_Q10_Q11_Q12 = 514,
	AARCH64_REG_Q11_Q12_Q13 = 515,
	AARCH64_REG_Q12_Q13_Q14 = 516,
	AARCH64_REG_Q13_Q14_Q15 = 517,
	AARCH64_REG_Q14_Q15_Q16 = 518,
	AARCH64_REG_Q15_Q16_Q17 = 519,
	AARCH64_REG_Q16_Q17_Q18 = 520,
	AARCH64_REG_Q17_Q18_Q19 = 521,
	AARCH64_REG_Q18_Q19_Q20 = 522,
	AARCH64_REG_Q19_Q20_Q21 = 523,
	AARCH64_REG_Q20_Q21_Q22 = 524,
	AARCH64_REG_Q21_Q22_Q23 = 525,
	AARCH64_REG_Q22_Q23_Q24 = 526,
	AARCH64_REG_Q23_Q24_Q25 = 527,
	AARCH64_REG_Q24_Q25_Q26 = 528,
	AARCH64_REG_Q25_Q26_Q27 = 529,
	AARCH64_REG_Q26_Q27_Q28 = 530,
	AARCH64_REG_Q27_Q28_Q29 = 531,
	AARCH64_REG_Q28_Q29_Q30 = 532,
	AARCH64_REG_Q29_Q30_Q31 = 533,
	AARCH64_REG_Q30_Q31_Q0 = 534,
	AARCH64_REG_Q31_Q0_Q1 = 535,
	AARCH64_REG_X22_X23_X24_X25_X26_X27_X28_FP = 536,
	AARCH64_REG_X0_X1_X2_X3_X4_X5_X6_X7 = 537,
	AARCH64_REG_X2_X3_X4_X5_X6_X7_X8_X9 = 538,
	AARCH64_REG_X4_X5_X6_X7_X8_X9_X10_X11 = 539,
	AARCH64_REG_X6_X7_X8_X9_X10_X11_X12_X13 = 540,
	AARCH64_REG_X8_X9_X10_X11_X12_X13_X14_X15 = 541,
	AARCH64_REG_X10_X11_X12_X13_X14_X15_X16_X17 = 542,
	AARCH64_REG_X12_X13_X14_X15_X16_X17_X18_X19 = 543,
	AARCH64_REG_X14_X15_X16_X17_X18_X19_X20_X21 = 544,
	AARCH64_REG_X16_X17_X18_X19_X20_X21_X22_X23 = 545,
	AARCH64_REG_X18_X19_X20_X21_X22_X23_X24_X25 = 546,
	AARCH64_REG_X20_X21_X22_X23_X24_X25_X26_X27 = 547,
	AARCH64_REG_W30_WZR = 548,
	AARCH64_REG_W0_W1 = 549,
	AARCH64_REG_W2_W3 = 550,
	AARCH64_REG_W4_W5 = 551,
	AARCH64_REG_W6_W7 = 552,
	AARCH64_REG_W8_W9 = 553,
	AARCH64_REG_W10_W11 = 554,
	AARCH64_REG_W12_W13 = 555,
	AARCH64_REG_W14_W15 = 556,
	AARCH64_REG_W16_W17 = 557,
	AARCH64_REG_W18_W19 = 558,
	AARCH64_REG_W20_W21 = 559,
	AARCH64_REG_W22_W23 = 560,
	AARCH64_REG_W24_W25 = 561,
	AARCH64_REG_W26_W27 = 562,
	AARCH64_REG_W28_W29 = 563,
	AARCH64_REG_LR_XZR = 564,
	AARCH64_REG_X28_FP = 565,
	AARCH64_REG_X0_X1 = 566,
	AARCH64_REG_X2_X3 = 567,
	AARCH64_REG_X4_X5 = 568,
	AARCH64_REG_X6_X7 = 569,
	AARCH64_REG_X8_X9 = 570,
	AARCH64_REG_X10_X11 = 571,
	AARCH64_REG_X12_X13 = 572,
	AARCH64_REG_X14_X15 = 573,
	AARCH64_REG_X16_X17 = 574,
	AARCH64_REG_X18_X19 = 575,
	AARCH64_REG_X20_X21 = 576,
	AARCH64_REG_X22_X23 = 577,
	AARCH64_REG_X24_X25 = 578,
	AARCH64_REG_X26_X27 = 579,
	AARCH64_REG_Z0_Z1 = 580,
	AARCH64_REG_Z1_Z2 = 581,
	AARCH64_REG_Z2_Z3 = 582,
	AARCH64_REG_Z3_Z4 = 583,
	AARCH64_REG_Z4_Z5 = 584,
	AARCH64_REG_Z5_Z6 = 585,
	AARCH64_REG_Z6_Z7 = 586,
	AARCH64_REG_Z7_Z8 = 587,
	AARCH64_REG_Z8_Z9 = 588,
	AARCH64_REG_Z9_Z10 = 589,
	AARCH64_REG_Z10_Z11 = 590,
	AARCH64_REG_Z11_Z12 = 591,
	AARCH64_REG_Z12_Z13 = 592,
	AARCH64_REG_Z13_Z14 = 593,
	AARCH64_REG_Z14_Z15 = 594,
	AARCH64_REG_Z15_Z16 = 595,
	AARCH64_REG_Z16_Z17 = 596,
	AARCH64_REG_Z17_Z18 = 597,
	AARCH64_REG_Z18_Z19 = 598,
	AARCH64_REG_Z19_Z20 = 599,
	AARCH64_REG_Z20_Z21 = 600,
	AARCH64_REG_Z21_Z22 = 601,
	AARCH64_REG_Z22_Z23 = 602,
	AARCH64_REG_Z23_Z24 = 603,
	AARCH64_REG_Z24_Z25 = 604,
	AARCH64_REG_Z25_Z26 = 605,
	AARCH64_REG_Z26_Z27 = 606,
	AARCH64_REG_Z27_Z28 = 607,
	AARCH64_REG_Z28_Z29 = 608,
	AARCH64_REG_Z29_Z30 = 609,
	AARCH64_REG_Z30_Z31 = 610,
	AARCH64_REG_Z31_Z0 = 611,
	AARCH64_REG_Z0_Z1_Z2_Z3 = 612,
	AARCH64_REG_Z1_Z2_Z3_Z4 = 613,
	AARCH64_REG_Z2_Z3_Z4_Z5 = 614,
	AARCH64_REG_Z3_Z4_Z5_Z6 = 615,
	AARCH64_REG_Z4_Z5_Z6_Z7 = 616,
	AARCH64_REG_Z5_Z6_Z7_Z8 = 617,
	AARCH64_REG_Z6_Z7_Z8_Z9 = 618,
	AARCH64_REG_Z7_Z8_Z9_Z10 = 619,
	AARCH64_REG_Z8_Z9_Z10_Z11 = 620,
	AARCH64_REG_Z9_Z10_Z11_Z12 = 621,
	AARCH64_REG_Z10_Z11_Z12_Z13 = 622,
	AARCH64_REG_Z11_Z12_Z13_Z14 = 623,
	AARCH64_REG_Z12_Z13_Z14_Z15 = 624,
	AARCH64_REG_Z13_Z14_Z15_Z16 = 625,
	AARCH64_REG_Z14_Z15_Z16_Z17 = 626,
	AARCH64_REG_Z15_Z16_Z17_Z18 = 627,
	AARCH64_REG_Z16_Z17_Z18_Z19 = 628,
	AARCH64_REG_Z17_Z18_Z19_Z20 = 629,
	AARCH64_REG_Z18_Z19_Z20_Z21 = 630,
	AARCH64_REG_Z19_Z20_Z21_Z22 = 631,
	AARCH64_REG_Z20_Z21_Z22_Z23 = 632,
	AARCH64_REG_Z21_Z22_Z23_Z24 = 633,
	AARCH64_REG_Z22_Z23_Z24_Z25 = 634,
	AARCH64_REG_Z23_Z24_Z25_Z26 = 635,
	AARCH64_REG_Z24_Z25_Z26_Z27 = 636,
	AARCH64_REG_Z25_Z26_Z27_Z28 = 637,
	AARCH64_REG_Z26_Z27_Z28_Z29 = 638,
	AARCH64_REG_Z27_Z28_Z29_Z30 = 639,
	AARCH64_REG_Z28_Z29_Z30_Z31 = 640,
	AARCH64_REG_Z29_Z30_Z31_Z0 = 641,
	AARCH64_REG_Z30_Z31_Z0_Z1 = 642,
	AARCH64_REG_Z31_Z0_Z1_Z2 = 643,
	AARCH64_REG_Z0_Z1_Z2 = 644,
	AARCH64_REG_Z1_Z2_Z3 = 645,
	AARCH64_REG_Z2_Z3_Z4 = 646,
	AARCH64_REG_Z3_Z4_Z5 = 647,
	AARCH64_REG_Z4_Z5_Z6 = 648,
	AARCH64_REG_Z5_Z6_Z7 = 649,
	AARCH64_REG_Z6_Z7_Z8 = 650,
	AARCH64_REG_Z7_Z8_Z9 = 651,
	AARCH64_REG_Z8_Z9_Z10 = 652,
	AARCH64_REG_Z9_Z10_Z11 = 653,
	AARCH64_REG_Z10_Z11_Z12 = 654,
	AARCH64_REG_Z11_Z12_Z13 = 655,
	AARCH64_REG_Z12_Z13_Z14 = 656,
	AARCH64_REG_Z13_Z14_Z15 = 657,
	AARCH64_REG_Z14_Z15_Z16 = 658,
	AARCH64_REG_Z15_Z16_Z17 = 659,
	AARCH64_REG_Z16_Z17_Z18 = 660,
	AARCH64_REG_Z17_Z18_Z19 = 661,
	AARCH64_REG_Z18_Z19_Z20 = 662,
	AARCH64_REG_Z19_Z20_Z21 = 663,
	AARCH64_REG_Z20_Z21_Z22 = 664,
	AARCH64_REG_Z21_Z22_Z23 = 665,
	AARCH64_REG_Z22_Z23_Z24 = 666,
	AARCH64_REG_Z23_Z24_Z25 = 667,
	AARCH64_REG_Z24_Z25_Z26 = 668,
	AARCH64_REG_Z25_Z26_Z27 = 669,
	AARCH64_REG_Z26_Z27_Z28 = 670,
	AARCH64_REG_Z27_Z28_Z29 = 671,
	AARCH64_REG_Z28_Z29_Z30 = 672,
	AARCH64_REG_Z29_Z30_Z31 = 673,
	AARCH64_REG_Z30_Z31_Z0 = 674,
	AARCH64_REG_Z31_Z0_Z1 = 675,
	AARCH64_REG_Z16_Z24 = 676,
	AARCH64_REG_Z17_Z25 = 677,
	AARCH64_REG_Z18_Z26 = 678,
	AARCH64_REG_Z19_Z27 = 679,
	AARCH64_REG_Z20_Z28 = 680,
	AARCH64_REG_Z21_Z29 = 681,
	AARCH64_REG_Z22_Z30 = 682,
	AARCH64_REG_Z23_Z31 = 683,
	AARCH64_REG_Z0_Z8 = 684,
	AARCH64_REG_Z1_Z9 = 685,
	AARCH64_REG_Z2_Z10 = 686,
	AARCH64_REG_Z3_Z11 = 687,
	AARCH64_REG_Z4_Z12 = 688,
	AARCH64_REG_Z5_Z13 = 689,
	AARCH64_REG_Z6_Z14 = 690,
	AARCH64_REG_Z7_Z15 = 691,
	AARCH64_REG_Z16_Z20_Z24_Z28 = 692,
	AARCH64_REG_Z17_Z21_Z25_Z29 = 693,
	AARCH64_REG_Z18_Z22_Z26_Z30 = 694,
	AARCH64_REG_Z19_Z23_Z27_Z31 = 695,
	AARCH64_REG_Z0_Z4_Z8_Z12 = 696,
	AARCH64_REG_Z1_Z5_Z9_Z13 = 697,
	AARCH64_REG_Z2_Z6_Z10_Z14 = 698,
	AARCH64_REG_Z3_Z7_Z11_Z15 = 699,
	AARCH64_REG_ENDING, // 700


  ARM64_REG_IP0 = AArch64_REG_IP0,
  ARM64_REG_IP1 = AArch64_REG_IP1,
  ARM64_REG_X29 = AArch64_REG_X29,
  ARM64_REG_X30 = AArch64_REG_X30,
} arm64_reg;

typedef aarch64_op_mem arm64_op_mem;

typedef enum {
	ARM64_SME_MATRIX_TILE = AArch64_SME_MATRIX_TILE,
	ARM64_SME_MATRIX_TILE_LIST = AArch64_SME_MATRIX_TILE_LIST,
	ARM64_SME_MATRIX_SLICE_REG = AArch64_SME_MATRIX_SLICE_REG,
	ARM64_SME_MATRIX_SLICE_OFF = AArch64_SME_MATRIX_SLICE_OFF,
	ARM64_SME_MATRIX_SLICE_OFF_RANGE = AArch64_SME_MATRIX_SLICE_OFF_RANGE,
} arm64_sme_op_part;

typedef enum {
	ARM64_SME_OP_INVALID = AArch64_SME_OP_INVALID,
	ARM64_SME_OP_TILE = AArch64_SME_OP_TILE,
	ARM64_SME_OP_TILE_VEC = AArch64_SME_OP_TILE_VEC,
} arm64_sme_op_type;

typedef aarch64_imm_range arm64_imm_range;

typedef aarch64_op_sme arm64_op_sme;

typedef aarch64_op_pred arm64_op_pred;

typedef cs_aarch64_op cs_arm64_op;

typedef aarch64_suppl_info arm64_suppl_info;

#define MAX_ARM64_OPS 8

typedef cs_aarch64 cs_arm64;

typedef enum {

	AARCH64_INS_INVALID,
	AARCH64_INS_ABS,
	AARCH64_INS_ADCLB,
	AARCH64_INS_ADCLT,
	AARCH64_INS_ADCS,
	AARCH64_INS_ADC,
	AARCH64_INS_ADDG,
	AARCH64_INS_ADDHA,
	AARCH64_INS_ADDHNB,
	AARCH64_INS_ADDHNT,
	AARCH64_INS_ADDHN,
	AARCH64_INS_ADDHN2,
	AARCH64_INS_ADDPL,
	AARCH64_INS_ADDPT,
	AARCH64_INS_ADDP,
	AARCH64_INS_ADDQV,
	AARCH64_INS_ADDSPL,
	AARCH64_INS_ADDSVL,
	AARCH64_INS_ADDS,
	AARCH64_INS_ADDVA,
	AARCH64_INS_ADDVL,
	AARCH64_INS_ADDV,
	AARCH64_INS_ADD,
	AARCH64_INS_ADR,
	AARCH64_INS_ADRP,
	AARCH64_INS_AESD,
	AARCH64_INS_AESE,
	AARCH64_INS_AESIMC,
	AARCH64_INS_AESMC,
	AARCH64_INS_ANDQV,
	AARCH64_INS_ANDS,
	AARCH64_INS_ANDV,
	AARCH64_INS_AND,
	AARCH64_INS_ASRD,
	AARCH64_INS_ASRR,
	AARCH64_INS_ASR,
	AARCH64_INS_AUTDA,
	AARCH64_INS_AUTDB,
	AARCH64_INS_AUTDZA,
	AARCH64_INS_AUTDZB,
	AARCH64_INS_AUTIA,
	AARCH64_INS_HINT,
	AARCH64_INS_AUTIA171615,
	AARCH64_INS_AUTIASPPC,
	AARCH64_INS_AUTIB,
	AARCH64_INS_AUTIB171615,
	AARCH64_INS_AUTIBSPPC,
	AARCH64_INS_AUTIZA,
	AARCH64_INS_AUTIZB,
	AARCH64_INS_AXFLAG,
	AARCH64_INS_B,
	AARCH64_INS_BCAX,
	AARCH64_INS_BC,
	AARCH64_INS_BDEP,
	AARCH64_INS_BEXT,
	AARCH64_INS_BFDOT,
	AARCH64_INS_BF1CVTL2,
	AARCH64_INS_BF1CVTLT,
	AARCH64_INS_BF1CVTL,
	AARCH64_INS_BF1CVT,
	AARCH64_INS_BF2CVTL2,
	AARCH64_INS_BF2CVTLT,
	AARCH64_INS_BF2CVTL,
	AARCH64_INS_BF2CVT,
	AARCH64_INS_BFADD,
	AARCH64_INS_BFCLAMP,
	AARCH64_INS_BFCVT,
	AARCH64_INS_BFCVTN,
	AARCH64_INS_BFCVTN2,
	AARCH64_INS_BFCVTNT,
	AARCH64_INS_BFMAXNM,
	AARCH64_INS_BFMAX,
	AARCH64_INS_BFMINNM,
	AARCH64_INS_BFMIN,
	AARCH64_INS_BFMLALB,
	AARCH64_INS_BFMLALT,
	AARCH64_INS_BFMLAL,
	AARCH64_INS_BFMLA,
	AARCH64_INS_BFMLSLB,
	AARCH64_INS_BFMLSLT,
	AARCH64_INS_BFMLSL,
	AARCH64_INS_BFMLS,
	AARCH64_INS_BFMMLA,
	AARCH64_INS_BFMOPA,
	AARCH64_INS_BFMOPS,
	AARCH64_INS_BFMUL,
	AARCH64_INS_BFM,
	AARCH64_INS_BFSUB,
	AARCH64_INS_BFVDOT,
	AARCH64_INS_BGRP,
	AARCH64_INS_BICS,
	AARCH64_INS_BIC,
	AARCH64_INS_BIF,
	AARCH64_INS_BIT,
	AARCH64_INS_BL,
	AARCH64_INS_BLR,
	AARCH64_INS_BLRAA,
	AARCH64_INS_BLRAAZ,
	AARCH64_INS_BLRAB,
	AARCH64_INS_BLRABZ,
	AARCH64_INS_BMOPA,
	AARCH64_INS_BMOPS,
	AARCH64_INS_BR,
	AARCH64_INS_BRAA,
	AARCH64_INS_BRAAZ,
	AARCH64_INS_BRAB,
	AARCH64_INS_BRABZ,
	AARCH64_INS_BRB,
	AARCH64_INS_BRK,
	AARCH64_INS_BRKAS,
	AARCH64_INS_BRKA,
	AARCH64_INS_BRKBS,
	AARCH64_INS_BRKB,
	AARCH64_INS_BRKNS,
	AARCH64_INS_BRKN,
	AARCH64_INS_BRKPAS,
	AARCH64_INS_BRKPA,
	AARCH64_INS_BRKPBS,
	AARCH64_INS_BRKPB,
	AARCH64_INS_BSL1N,
	AARCH64_INS_BSL2N,
	AARCH64_INS_BSL,
	AARCH64_INS_CADD,
	AARCH64_INS_CASAB,
	AARCH64_INS_CASAH,
	AARCH64_INS_CASALB,
	AARCH64_INS_CASALH,
	AARCH64_INS_CASAL,
	AARCH64_INS_CASA,
	AARCH64_INS_CASB,
	AARCH64_INS_CASH,
	AARCH64_INS_CASLB,
	AARCH64_INS_CASLH,
	AARCH64_INS_CASL,
	AARCH64_INS_CASPAL,
	AARCH64_INS_CASPA,
	AARCH64_INS_CASPL,
	AARCH64_INS_CASP,
	AARCH64_INS_CAS,
	AARCH64_INS_CBNZ,
	AARCH64_INS_CBZ,
	AARCH64_INS_CCMN,
	AARCH64_INS_CCMP,
	AARCH64_INS_CDOT,
	AARCH64_INS_CFINV,
	AARCH64_INS_CLASTA,
	AARCH64_INS_CLASTB,
	AARCH64_INS_CLREX,
	AARCH64_INS_CLS,
	AARCH64_INS_CLZ,
	AARCH64_INS_CMEQ,
	AARCH64_INS_CMGE,
	AARCH64_INS_CMGT,
	AARCH64_INS_CMHI,
	AARCH64_INS_CMHS,
	AARCH64_INS_CMLA,
	AARCH64_INS_CMLE,
	AARCH64_INS_CMLT,
	AARCH64_INS_CMPEQ,
	AARCH64_INS_CMPGE,
	AARCH64_INS_CMPGT,
	AARCH64_INS_CMPHI,
	AARCH64_INS_CMPHS,
	AARCH64_INS_CMPLE,
	AARCH64_INS_CMPLO,
	AARCH64_INS_CMPLS,
	AARCH64_INS_CMPLT,
	AARCH64_INS_CMPNE,
	AARCH64_INS_CMTST,
	AARCH64_INS_CNOT,
	AARCH64_INS_CNTB,
	AARCH64_INS_CNTD,
	AARCH64_INS_CNTH,
	AARCH64_INS_CNTP,
	AARCH64_INS_CNTW,
	AARCH64_INS_CNT,
	AARCH64_INS_COMPACT,
	AARCH64_INS_CPYE,
	AARCH64_INS_CPYEN,
	AARCH64_INS_CPYERN,
	AARCH64_INS_CPYERT,
	AARCH64_INS_CPYERTN,
	AARCH64_INS_CPYERTRN,
	AARCH64_INS_CPYERTWN,
	AARCH64_INS_CPYET,
	AARCH64_INS_CPYETN,
	AARCH64_INS_CPYETRN,
	AARCH64_INS_CPYETWN,
	AARCH64_INS_CPYEWN,
	AARCH64_INS_CPYEWT,
	AARCH64_INS_CPYEWTN,
	AARCH64_INS_CPYEWTRN,
	AARCH64_INS_CPYEWTWN,
	AARCH64_INS_CPYFE,
	AARCH64_INS_CPYFEN,
	AARCH64_INS_CPYFERN,
	AARCH64_INS_CPYFERT,
	AARCH64_INS_CPYFERTN,
	AARCH64_INS_CPYFERTRN,
	AARCH64_INS_CPYFERTWN,
	AARCH64_INS_CPYFET,
	AARCH64_INS_CPYFETN,
	AARCH64_INS_CPYFETRN,
	AARCH64_INS_CPYFETWN,
	AARCH64_INS_CPYFEWN,
	AARCH64_INS_CPYFEWT,
	AARCH64_INS_CPYFEWTN,
	AARCH64_INS_CPYFEWTRN,
	AARCH64_INS_CPYFEWTWN,
	AARCH64_INS_CPYFM,
	AARCH64_INS_CPYFMN,
	AARCH64_INS_CPYFMRN,
	AARCH64_INS_CPYFMRT,
	AARCH64_INS_CPYFMRTN,
	AARCH64_INS_CPYFMRTRN,
	AARCH64_INS_CPYFMRTWN,
	AARCH64_INS_CPYFMT,
	AARCH64_INS_CPYFMTN,
	AARCH64_INS_CPYFMTRN,
	AARCH64_INS_CPYFMTWN,
	AARCH64_INS_CPYFMWN,
	AARCH64_INS_CPYFMWT,
	AARCH64_INS_CPYFMWTN,
	AARCH64_INS_CPYFMWTRN,
	AARCH64_INS_CPYFMWTWN,
	AARCH64_INS_CPYFP,
	AARCH64_INS_CPYFPN,
	AARCH64_INS_CPYFPRN,
	AARCH64_INS_CPYFPRT,
	AARCH64_INS_CPYFPRTN,
	AARCH64_INS_CPYFPRTRN,
	AARCH64_INS_CPYFPRTWN,
	AARCH64_INS_CPYFPT,
	AARCH64_INS_CPYFPTN,
	AARCH64_INS_CPYFPTRN,
	AARCH64_INS_CPYFPTWN,
	AARCH64_INS_CPYFPWN,
	AARCH64_INS_CPYFPWT,
	AARCH64_INS_CPYFPWTN,
	AARCH64_INS_CPYFPWTRN,
	AARCH64_INS_CPYFPWTWN,
	AARCH64_INS_CPYM,
	AARCH64_INS_CPYMN,
	AARCH64_INS_CPYMRN,
	AARCH64_INS_CPYMRT,
	AARCH64_INS_CPYMRTN,
	AARCH64_INS_CPYMRTRN,
	AARCH64_INS_CPYMRTWN,
	AARCH64_INS_CPYMT,
	AARCH64_INS_CPYMTN,
	AARCH64_INS_CPYMTRN,
	AARCH64_INS_CPYMTWN,
	AARCH64_INS_CPYMWN,
	AARCH64_INS_CPYMWT,
	AARCH64_INS_CPYMWTN,
	AARCH64_INS_CPYMWTRN,
	AARCH64_INS_CPYMWTWN,
	AARCH64_INS_CPYP,
	AARCH64_INS_CPYPN,
	AARCH64_INS_CPYPRN,
	AARCH64_INS_CPYPRT,
	AARCH64_INS_CPYPRTN,
	AARCH64_INS_CPYPRTRN,
	AARCH64_INS_CPYPRTWN,
	AARCH64_INS_CPYPT,
	AARCH64_INS_CPYPTN,
	AARCH64_INS_CPYPTRN,
	AARCH64_INS_CPYPTWN,
	AARCH64_INS_CPYPWN,
	AARCH64_INS_CPYPWT,
	AARCH64_INS_CPYPWTN,
	AARCH64_INS_CPYPWTRN,
	AARCH64_INS_CPYPWTWN,
	AARCH64_INS_CPY,
	AARCH64_INS_CRC32B,
	AARCH64_INS_CRC32CB,
	AARCH64_INS_CRC32CH,
	AARCH64_INS_CRC32CW,
	AARCH64_INS_CRC32CX,
	AARCH64_INS_CRC32H,
	AARCH64_INS_CRC32W,
	AARCH64_INS_CRC32X,
	AARCH64_INS_CSEL,
	AARCH64_INS_CSINC,
	AARCH64_INS_CSINV,
	AARCH64_INS_CSNEG,
	AARCH64_INS_CTERMEQ,
	AARCH64_INS_CTERMNE,
	AARCH64_INS_CTZ,
	AARCH64_INS_DCPS1,
	AARCH64_INS_DCPS2,
	AARCH64_INS_DCPS3,
	AARCH64_INS_DECB,
	AARCH64_INS_DECD,
	AARCH64_INS_DECH,
	AARCH64_INS_DECP,
	AARCH64_INS_DECW,
	AARCH64_INS_DMB,
	AARCH64_INS_DRPS,
	AARCH64_INS_DSB,
	AARCH64_INS_DUPM,
	AARCH64_INS_DUPQ,
	AARCH64_INS_DUP,
	AARCH64_INS_MOV,
	AARCH64_INS_EON,
	AARCH64_INS_EOR3,
	AARCH64_INS_EORBT,
	AARCH64_INS_EORQV,
	AARCH64_INS_EORS,
	AARCH64_INS_EORTB,
	AARCH64_INS_EORV,
	AARCH64_INS_EOR,
	AARCH64_INS_ERET,
	AARCH64_INS_ERETAA,
	AARCH64_INS_ERETAB,
	AARCH64_INS_EXTQ,
	AARCH64_INS_MOVA,
	AARCH64_INS_EXTR,
	AARCH64_INS_EXT,
	AARCH64_INS_F1CVTL2,
	AARCH64_INS_F1CVTLT,
	AARCH64_INS_F1CVTL,
	AARCH64_INS_F1CVT,
	AARCH64_INS_F2CVTL2,
	AARCH64_INS_F2CVTLT,
	AARCH64_INS_F2CVTL,
	AARCH64_INS_F2CVT,
	AARCH64_INS_FABD,
	AARCH64_INS_FABS,
	AARCH64_INS_FACGE,
	AARCH64_INS_FACGT,
	AARCH64_INS_FADDA,
	AARCH64_INS_FADD,
	AARCH64_INS_FADDP,
	AARCH64_INS_FADDQV,
	AARCH64_INS_FADDV,
	AARCH64_INS_FAMAX,
	AARCH64_INS_FAMIN,
	AARCH64_INS_FCADD,
	AARCH64_INS_FCCMP,
	AARCH64_INS_FCCMPE,
	AARCH64_INS_FCLAMP,
	AARCH64_INS_FCMEQ,
	AARCH64_INS_FCMGE,
	AARCH64_INS_FCMGT,
	AARCH64_INS_FCMLA,
	AARCH64_INS_FCMLE,
	AARCH64_INS_FCMLT,
	AARCH64_INS_FCMNE,
	AARCH64_INS_FCMP,
	AARCH64_INS_FCMPE,
	AARCH64_INS_FCMUO,
	AARCH64_INS_FCPY,
	AARCH64_INS_FCSEL,
	AARCH64_INS_FCVTAS,
	AARCH64_INS_FCVTAU,
	AARCH64_INS_FCVT,
	AARCH64_INS_FCVTLT,
	AARCH64_INS_FCVTL,
	AARCH64_INS_FCVTL2,
	AARCH64_INS_FCVTMS,
	AARCH64_INS_FCVTMU,
	AARCH64_INS_FCVTNB,
	AARCH64_INS_FCVTNS,
	AARCH64_INS_FCVTNT,
	AARCH64_INS_FCVTNU,
	AARCH64_INS_FCVTN,
	AARCH64_INS_FCVTN2,
	AARCH64_INS_FCVTPS,
	AARCH64_INS_FCVTPU,
	AARCH64_INS_FCVTXNT,
	AARCH64_INS_FCVTXN,
	AARCH64_INS_FCVTXN2,
	AARCH64_INS_FCVTX,
	AARCH64_INS_FCVTZS,
	AARCH64_INS_FCVTZU,
	AARCH64_INS_FDIV,
	AARCH64_INS_FDIVR,
	AARCH64_INS_FDOT,
	AARCH64_INS_FDUP,
	AARCH64_INS_FEXPA,
	AARCH64_INS_FJCVTZS,
	AARCH64_INS_FLOGB,
	AARCH64_INS_FMADD,
	AARCH64_INS_FMAD,
	AARCH64_INS_FMAX,
	AARCH64_INS_FMAXNM,
	AARCH64_INS_FMAXNMP,
	AARCH64_INS_FMAXNMQV,
	AARCH64_INS_FMAXNMV,
	AARCH64_INS_FMAXP,
	AARCH64_INS_FMAXQV,
	AARCH64_INS_FMAXV,
	AARCH64_INS_FMIN,
	AARCH64_INS_FMINNM,
	AARCH64_INS_FMINNMP,
	AARCH64_INS_FMINNMQV,
	AARCH64_INS_FMINNMV,
	AARCH64_INS_FMINP,
	AARCH64_INS_FMINQV,
	AARCH64_INS_FMINV,
	AARCH64_INS_FMLAL2,
	AARCH64_INS_FMLALB,
	AARCH64_INS_FMLALLBB,
	AARCH64_INS_FMLALLBT,
	AARCH64_INS_FMLALLTB,
	AARCH64_INS_FMLALLTT,
	AARCH64_INS_FMLALL,
	AARCH64_INS_FMLALT,
	AARCH64_INS_FMLAL,
	AARCH64_INS_FMLA,
	AARCH64_INS_FMLSL2,
	AARCH64_INS_FMLSLB,
	AARCH64_INS_FMLSLT,
	AARCH64_INS_FMLSL,
	AARCH64_INS_FMLS,
	AARCH64_INS_FMMLA,
	AARCH64_INS_FMOPA,
	AARCH64_INS_FMOPS,
	AARCH64_INS_FMOV,
	AARCH64_INS_FMSB,
	AARCH64_INS_FMSUB,
	AARCH64_INS_FMUL,
	AARCH64_INS_FMULX,
	AARCH64_INS_FNEG,
	AARCH64_INS_FNMADD,
	AARCH64_INS_FNMAD,
	AARCH64_INS_FNMLA,
	AARCH64_INS_FNMLS,
	AARCH64_INS_FNMSB,
	AARCH64_INS_FNMSUB,
	AARCH64_INS_FNMUL,
	AARCH64_INS_FRECPE,
	AARCH64_INS_FRECPS,
	AARCH64_INS_FRECPX,
	AARCH64_INS_FRINT32X,
	AARCH64_INS_FRINT32Z,
	AARCH64_INS_FRINT64X,
	AARCH64_INS_FRINT64Z,
	AARCH64_INS_FRINTA,
	AARCH64_INS_FRINTI,
	AARCH64_INS_FRINTM,
	AARCH64_INS_FRINTN,
	AARCH64_INS_FRINTP,
	AARCH64_INS_FRINTX,
	AARCH64_INS_FRINTZ,
	AARCH64_INS_FRSQRTE,
	AARCH64_INS_FRSQRTS,
	AARCH64_INS_FSCALE,
	AARCH64_INS_FSQRT,
	AARCH64_INS_FSUB,
	AARCH64_INS_FSUBR,
	AARCH64_INS_FTMAD,
	AARCH64_INS_FTSMUL,
	AARCH64_INS_FTSSEL,
	AARCH64_INS_FVDOTB,
	AARCH64_INS_FVDOTT,
	AARCH64_INS_FVDOT,
	AARCH64_INS_GCSPOPCX,
	AARCH64_INS_GCSPOPM,
	AARCH64_INS_GCSPOPX,
	AARCH64_INS_GCSPUSHM,
	AARCH64_INS_GCSPUSHX,
	AARCH64_INS_GCSSS1,
	AARCH64_INS_GCSSS2,
	AARCH64_INS_GCSSTR,
	AARCH64_INS_GCSSTTR,
	AARCH64_INS_LD1B,
	AARCH64_INS_LD1D,
	AARCH64_INS_LD1H,
	AARCH64_INS_LD1Q,
	AARCH64_INS_LD1SB,
	AARCH64_INS_LD1SH,
	AARCH64_INS_LD1SW,
	AARCH64_INS_LD1W,
	AARCH64_INS_LDFF1B,
	AARCH64_INS_LDFF1D,
	AARCH64_INS_LDFF1H,
	AARCH64_INS_LDFF1SB,
	AARCH64_INS_LDFF1SH,
	AARCH64_INS_LDFF1SW,
	AARCH64_INS_LDFF1W,
	AARCH64_INS_GMI,
	AARCH64_INS_HISTCNT,
	AARCH64_INS_HISTSEG,
	AARCH64_INS_HLT,
	AARCH64_INS_HVC,
	AARCH64_INS_INCB,
	AARCH64_INS_INCD,
	AARCH64_INS_INCH,
	AARCH64_INS_INCP,
	AARCH64_INS_INCW,
	AARCH64_INS_INDEX,
	AARCH64_INS_INSR,
	AARCH64_INS_INS,
	AARCH64_INS_IRG,
	AARCH64_INS_ISB,
	AARCH64_INS_LASTA,
	AARCH64_INS_LASTB,
	AARCH64_INS_LD1,
	AARCH64_INS_LD1RB,
	AARCH64_INS_LD1RD,
	AARCH64_INS_LD1RH,
	AARCH64_INS_LD1ROB,
	AARCH64_INS_LD1ROD,
	AARCH64_INS_LD1ROH,
	AARCH64_INS_LD1ROW,
	AARCH64_INS_LD1RQB,
	AARCH64_INS_LD1RQD,
	AARCH64_INS_LD1RQH,
	AARCH64_INS_LD1RQW,
	AARCH64_INS_LD1RSB,
	AARCH64_INS_LD1RSH,
	AARCH64_INS_LD1RSW,
	AARCH64_INS_LD1RW,
	AARCH64_INS_LD1R,
	AARCH64_INS_LD2B,
	AARCH64_INS_LD2D,
	AARCH64_INS_LD2H,
	AARCH64_INS_LD2Q,
	AARCH64_INS_LD2R,
	AARCH64_INS_LD2,
	AARCH64_INS_LD2W,
	AARCH64_INS_LD3B,
	AARCH64_INS_LD3D,
	AARCH64_INS_LD3H,
	AARCH64_INS_LD3Q,
	AARCH64_INS_LD3R,
	AARCH64_INS_LD3,
	AARCH64_INS_LD3W,
	AARCH64_INS_LD4B,
	AARCH64_INS_LD4D,
	AARCH64_INS_LD4,
	AARCH64_INS_LD4H,
	AARCH64_INS_LD4Q,
	AARCH64_INS_LD4R,
	AARCH64_INS_LD4W,
	AARCH64_INS_LD64B,
	AARCH64_INS_LDADDAB,
	AARCH64_INS_LDADDAH,
	AARCH64_INS_LDADDALB,
	AARCH64_INS_LDADDALH,
	AARCH64_INS_LDADDAL,
	AARCH64_INS_LDADDA,
	AARCH64_INS_LDADDB,
	AARCH64_INS_LDADDH,
	AARCH64_INS_LDADDLB,
	AARCH64_INS_LDADDLH,
	AARCH64_INS_LDADDL,
	AARCH64_INS_LDADD,
	AARCH64_INS_LDAP1,
	AARCH64_INS_LDAPRB,
	AARCH64_INS_LDAPRH,
	AARCH64_INS_LDAPR,
	AARCH64_INS_LDAPURB,
	AARCH64_INS_LDAPURH,
	AARCH64_INS_LDAPURSB,
	AARCH64_INS_LDAPURSH,
	AARCH64_INS_LDAPURSW,
	AARCH64_INS_LDAPUR,
	AARCH64_INS_LDARB,
	AARCH64_INS_LDARH,
	AARCH64_INS_LDAR,
	AARCH64_INS_LDAXP,
	AARCH64_INS_LDAXRB,
	AARCH64_INS_LDAXRH,
	AARCH64_INS_LDAXR,
	AARCH64_INS_LDCLRAB,
	AARCH64_INS_LDCLRAH,
	AARCH64_INS_LDCLRALB,
	AARCH64_INS_LDCLRALH,
	AARCH64_INS_LDCLRAL,
	AARCH64_INS_LDCLRA,
	AARCH64_INS_LDCLRB,
	AARCH64_INS_LDCLRH,
	AARCH64_INS_LDCLRLB,
	AARCH64_INS_LDCLRLH,
	AARCH64_INS_LDCLRL,
	AARCH64_INS_LDCLRP,
	AARCH64_INS_LDCLRPA,
	AARCH64_INS_LDCLRPAL,
	AARCH64_INS_LDCLRPL,
	AARCH64_INS_LDCLR,
	AARCH64_INS_LDEORAB,
	AARCH64_INS_LDEORAH,
	AARCH64_INS_LDEORALB,
	AARCH64_INS_LDEORALH,
	AARCH64_INS_LDEORAL,
	AARCH64_INS_LDEORA,
	AARCH64_INS_LDEORB,
	AARCH64_INS_LDEORH,
	AARCH64_INS_LDEORLB,
	AARCH64_INS_LDEORLH,
	AARCH64_INS_LDEORL,
	AARCH64_INS_LDEOR,
	AARCH64_INS_LDG,
	AARCH64_INS_LDGM,
	AARCH64_INS_LDIAPP,
	AARCH64_INS_LDLARB,
	AARCH64_INS_LDLARH,
	AARCH64_INS_LDLAR,
	AARCH64_INS_LDNF1B,
	AARCH64_INS_LDNF1D,
	AARCH64_INS_LDNF1H,
	AARCH64_INS_LDNF1SB,
	AARCH64_INS_LDNF1SH,
	AARCH64_INS_LDNF1SW,
	AARCH64_INS_LDNF1W,
	AARCH64_INS_LDNP,
	AARCH64_INS_LDNT1B,
	AARCH64_INS_LDNT1D,
	AARCH64_INS_LDNT1H,
	AARCH64_INS_LDNT1SB,
	AARCH64_INS_LDNT1SH,
	AARCH64_INS_LDNT1SW,
	AARCH64_INS_LDNT1W,
	AARCH64_INS_LDP,
	AARCH64_INS_LDPSW,
	AARCH64_INS_LDRAA,
	AARCH64_INS_LDRAB,
	AARCH64_INS_LDRB,
	AARCH64_INS_LDR,
	AARCH64_INS_LDRH,
	AARCH64_INS_LDRSB,
	AARCH64_INS_LDRSH,
	AARCH64_INS_LDRSW,
	AARCH64_INS_LDSETAB,
	AARCH64_INS_LDSETAH,
	AARCH64_INS_LDSETALB,
	AARCH64_INS_LDSETALH,
	AARCH64_INS_LDSETAL,
	AARCH64_INS_LDSETA,
	AARCH64_INS_LDSETB,
	AARCH64_INS_LDSETH,
	AARCH64_INS_LDSETLB,
	AARCH64_INS_LDSETLH,
	AARCH64_INS_LDSETL,
	AARCH64_INS_LDSETP,
	AARCH64_INS_LDSETPA,
	AARCH64_INS_LDSETPAL,
	AARCH64_INS_LDSETPL,
	AARCH64_INS_LDSET,
	AARCH64_INS_LDSMAXAB,
	AARCH64_INS_LDSMAXAH,
	AARCH64_INS_LDSMAXALB,
	AARCH64_INS_LDSMAXALH,
	AARCH64_INS_LDSMAXAL,
	AARCH64_INS_LDSMAXA,
	AARCH64_INS_LDSMAXB,
	AARCH64_INS_LDSMAXH,
	AARCH64_INS_LDSMAXLB,
	AARCH64_INS_LDSMAXLH,
	AARCH64_INS_LDSMAXL,
	AARCH64_INS_LDSMAX,
	AARCH64_INS_LDSMINAB,
	AARCH64_INS_LDSMINAH,
	AARCH64_INS_LDSMINALB,
	AARCH64_INS_LDSMINALH,
	AARCH64_INS_LDSMINAL,
	AARCH64_INS_LDSMINA,
	AARCH64_INS_LDSMINB,
	AARCH64_INS_LDSMINH,
	AARCH64_INS_LDSMINLB,
	AARCH64_INS_LDSMINLH,
	AARCH64_INS_LDSMINL,
	AARCH64_INS_LDSMIN,
	AARCH64_INS_LDTRB,
	AARCH64_INS_LDTRH,
	AARCH64_INS_LDTRSB,
	AARCH64_INS_LDTRSH,
	AARCH64_INS_LDTRSW,
	AARCH64_INS_LDTR,
	AARCH64_INS_LDUMAXAB,
	AARCH64_INS_LDUMAXAH,
	AARCH64_INS_LDUMAXALB,
	AARCH64_INS_LDUMAXALH,
	AARCH64_INS_LDUMAXAL,
	AARCH64_INS_LDUMAXA,
	AARCH64_INS_LDUMAXB,
	AARCH64_INS_LDUMAXH,
	AARCH64_INS_LDUMAXLB,
	AARCH64_INS_LDUMAXLH,
	AARCH64_INS_LDUMAXL,
	AARCH64_INS_LDUMAX,
	AARCH64_INS_LDUMINAB,
	AARCH64_INS_LDUMINAH,
	AARCH64_INS_LDUMINALB,
	AARCH64_INS_LDUMINALH,
	AARCH64_INS_LDUMINAL,
	AARCH64_INS_LDUMINA,
	AARCH64_INS_LDUMINB,
	AARCH64_INS_LDUMINH,
	AARCH64_INS_LDUMINLB,
	AARCH64_INS_LDUMINLH,
	AARCH64_INS_LDUMINL,
	AARCH64_INS_LDUMIN,
	AARCH64_INS_LDURB,
	AARCH64_INS_LDUR,
	AARCH64_INS_LDURH,
	AARCH64_INS_LDURSB,
	AARCH64_INS_LDURSH,
	AARCH64_INS_LDURSW,
	AARCH64_INS_LDXP,
	AARCH64_INS_LDXRB,
	AARCH64_INS_LDXRH,
	AARCH64_INS_LDXR,
	AARCH64_INS_LSLR,
	AARCH64_INS_LSL,
	AARCH64_INS_LSRR,
	AARCH64_INS_LSR,
	AARCH64_INS_LUTI2,
	AARCH64_INS_LUTI4,
	AARCH64_INS_MADDPT,
	AARCH64_INS_MADD,
	AARCH64_INS_MADPT,
	AARCH64_INS_MAD,
	AARCH64_INS_MATCH,
	AARCH64_INS_MLAPT,
	AARCH64_INS_MLA,
	AARCH64_INS_MLS,
	AARCH64_INS_SETGE,
	AARCH64_INS_SETGEN,
	AARCH64_INS_SETGET,
	AARCH64_INS_SETGETN,
	AARCH64_INS_MOVAZ,
	AARCH64_INS_MOVI,
	AARCH64_INS_MOVK,
	AARCH64_INS_MOVN,
	AARCH64_INS_MOVPRFX,
	AARCH64_INS_MOVT,
	AARCH64_INS_MOVZ,
	AARCH64_INS_MRRS,
	AARCH64_INS_MRS,
	AARCH64_INS_MSB,
	AARCH64_INS_MSR,
	AARCH64_INS_MSRR,
	AARCH64_INS_MSUBPT,
	AARCH64_INS_MSUB,
	AARCH64_INS_MUL,
	AARCH64_INS_MVNI,
	AARCH64_INS_NANDS,
	AARCH64_INS_NAND,
	AARCH64_INS_NBSL,
	AARCH64_INS_NEG,
	AARCH64_INS_NMATCH,
	AARCH64_INS_NORS,
	AARCH64_INS_NOR,
	AARCH64_INS_NOT,
	AARCH64_INS_ORNS,
	AARCH64_INS_ORN,
	AARCH64_INS_ORQV,
	AARCH64_INS_ORRS,
	AARCH64_INS_ORR,
	AARCH64_INS_ORV,
	AARCH64_INS_PACDA,
	AARCH64_INS_PACDB,
	AARCH64_INS_PACDZA,
	AARCH64_INS_PACDZB,
	AARCH64_INS_PACGA,
	AARCH64_INS_PACIA,
	AARCH64_INS_PACIA171615,
	AARCH64_INS_PACIASPPC,
	AARCH64_INS_PACIB,
	AARCH64_INS_PACIB171615,
	AARCH64_INS_PACIBSPPC,
	AARCH64_INS_PACIZA,
	AARCH64_INS_PACIZB,
	AARCH64_INS_PACNBIASPPC,
	AARCH64_INS_PACNBIBSPPC,
	AARCH64_INS_PEXT,
	AARCH64_INS_PFALSE,
	AARCH64_INS_PFIRST,
	AARCH64_INS_PMOV,
	AARCH64_INS_PMULLB,
	AARCH64_INS_PMULLT,
	AARCH64_INS_PMULL2,
	AARCH64_INS_PMULL,
	AARCH64_INS_PMUL,
	AARCH64_INS_PNEXT,
	AARCH64_INS_PRFB,
	AARCH64_INS_PRFD,
	AARCH64_INS_PRFH,
	AARCH64_INS_PRFM,
	AARCH64_INS_PRFUM,
	AARCH64_INS_PRFW,
	AARCH64_INS_PSEL,
	AARCH64_INS_PTEST,
	AARCH64_INS_PTRUES,
	AARCH64_INS_PTRUE,
	AARCH64_INS_PUNPKHI,
	AARCH64_INS_PUNPKLO,
	AARCH64_INS_RADDHNB,
	AARCH64_INS_RADDHNT,
	AARCH64_INS_RADDHN,
	AARCH64_INS_RADDHN2,
	AARCH64_INS_RAX1,
	AARCH64_INS_RBIT,
	AARCH64_INS_RCWCAS,
	AARCH64_INS_RCWCASA,
	AARCH64_INS_RCWCASAL,
	AARCH64_INS_RCWCASL,
	AARCH64_INS_RCWCASP,
	AARCH64_INS_RCWCASPA,
	AARCH64_INS_RCWCASPAL,
	AARCH64_INS_RCWCASPL,
	AARCH64_INS_RCWCLR,
	AARCH64_INS_RCWCLRA,
	AARCH64_INS_RCWCLRAL,
	AARCH64_INS_RCWCLRL,
	AARCH64_INS_RCWCLRP,
	AARCH64_INS_RCWCLRPA,
	AARCH64_INS_RCWCLRPAL,
	AARCH64_INS_RCWCLRPL,
	AARCH64_INS_RCWSCLR,
	AARCH64_INS_RCWSCLRA,
	AARCH64_INS_RCWSCLRAL,
	AARCH64_INS_RCWSCLRL,
	AARCH64_INS_RCWSCLRP,
	AARCH64_INS_RCWSCLRPA,
	AARCH64_INS_RCWSCLRPAL,
	AARCH64_INS_RCWSCLRPL,
	AARCH64_INS_RCWSCAS,
	AARCH64_INS_RCWSCASA,
	AARCH64_INS_RCWSCASAL,
	AARCH64_INS_RCWSCASL,
	AARCH64_INS_RCWSCASP,
	AARCH64_INS_RCWSCASPA,
	AARCH64_INS_RCWSCASPAL,
	AARCH64_INS_RCWSCASPL,
	AARCH64_INS_RCWSET,
	AARCH64_INS_RCWSETA,
	AARCH64_INS_RCWSETAL,
	AARCH64_INS_RCWSETL,
	AARCH64_INS_RCWSETP,
	AARCH64_INS_RCWSETPA,
	AARCH64_INS_RCWSETPAL,
	AARCH64_INS_RCWSETPL,
	AARCH64_INS_RCWSSET,
	AARCH64_INS_RCWSSETA,
	AARCH64_INS_RCWSSETAL,
	AARCH64_INS_RCWSSETL,
	AARCH64_INS_RCWSSETP,
	AARCH64_INS_RCWSSETPA,
	AARCH64_INS_RCWSSETPAL,
	AARCH64_INS_RCWSSETPL,
	AARCH64_INS_RCWSWP,
	AARCH64_INS_RCWSWPA,
	AARCH64_INS_RCWSWPAL,
	AARCH64_INS_RCWSWPL,
	AARCH64_INS_RCWSWPP,
	AARCH64_INS_RCWSWPPA,
	AARCH64_INS_RCWSWPPAL,
	AARCH64_INS_RCWSWPPL,
	AARCH64_INS_RCWSSWP,
	AARCH64_INS_RCWSSWPA,
	AARCH64_INS_RCWSSWPAL,
	AARCH64_INS_RCWSSWPL,
	AARCH64_INS_RCWSSWPP,
	AARCH64_INS_RCWSSWPPA,
	AARCH64_INS_RCWSSWPPAL,
	AARCH64_INS_RCWSSWPPL,
	AARCH64_INS_RDFFRS,
	AARCH64_INS_RDFFR,
	AARCH64_INS_RDSVL,
	AARCH64_INS_RDVL,
	AARCH64_INS_RET,
	AARCH64_INS_RETAA,
	AARCH64_INS_RETAASPPC,
	AARCH64_INS_RETAB,
	AARCH64_INS_RETABSPPC,
	AARCH64_INS_REV16,
	AARCH64_INS_REV32,
	AARCH64_INS_REV64,
	AARCH64_INS_REVB,
	AARCH64_INS_REVD,
	AARCH64_INS_REVH,
	AARCH64_INS_REVW,
	AARCH64_INS_REV,
	AARCH64_INS_RMIF,
	AARCH64_INS_ROR,
	AARCH64_INS_RPRFM,
	AARCH64_INS_RSHRNB,
	AARCH64_INS_RSHRNT,
	AARCH64_INS_RSHRN2,
	AARCH64_INS_RSHRN,
	AARCH64_INS_RSUBHNB,
	AARCH64_INS_RSUBHNT,
	AARCH64_INS_RSUBHN,
	AARCH64_INS_RSUBHN2,
	AARCH64_INS_SABALB,
	AARCH64_INS_SABALT,
	AARCH64_INS_SABAL2,
	AARCH64_INS_SABAL,
	AARCH64_INS_SABA,
	AARCH64_INS_SABDLB,
	AARCH64_INS_SABDLT,
	AARCH64_INS_SABDL2,
	AARCH64_INS_SABDL,
	AARCH64_INS_SABD,
	AARCH64_INS_SADALP,
	AARCH64_INS_SADDLBT,
	AARCH64_INS_SADDLB,
	AARCH64_INS_SADDLP,
	AARCH64_INS_SADDLT,
	AARCH64_INS_SADDLV,
	AARCH64_INS_SADDL2,
	AARCH64_INS_SADDL,
	AARCH64_INS_SADDV,
	AARCH64_INS_SADDWB,
	AARCH64_INS_SADDWT,
	AARCH64_INS_SADDW2,
	AARCH64_INS_SADDW,
	AARCH64_INS_SB,
	AARCH64_INS_SBCLB,
	AARCH64_INS_SBCLT,
	AARCH64_INS_SBCS,
	AARCH64_INS_SBC,
	AARCH64_INS_SBFM,
	AARCH64_INS_SCLAMP,
	AARCH64_INS_SCVTF,
	AARCH64_INS_SDIVR,
	AARCH64_INS_SDIV,
	AARCH64_INS_SDOT,
	AARCH64_INS_SEL,
	AARCH64_INS_SETE,
	AARCH64_INS_SETEN,
	AARCH64_INS_SETET,
	AARCH64_INS_SETETN,
	AARCH64_INS_SETF16,
	AARCH64_INS_SETF8,
	AARCH64_INS_SETFFR,
	AARCH64_INS_SETGM,
	AARCH64_INS_SETGMN,
	AARCH64_INS_SETGMT,
	AARCH64_INS_SETGMTN,
	AARCH64_INS_SETGP,
	AARCH64_INS_SETGPN,
	AARCH64_INS_SETGPT,
	AARCH64_INS_SETGPTN,
	AARCH64_INS_SETM,
	AARCH64_INS_SETMN,
	AARCH64_INS_SETMT,
	AARCH64_INS_SETMTN,
	AARCH64_INS_SETP,
	AARCH64_INS_SETPN,
	AARCH64_INS_SETPT,
	AARCH64_INS_SETPTN,
	AARCH64_INS_SHA1C,
	AARCH64_INS_SHA1H,
	AARCH64_INS_SHA1M,
	AARCH64_INS_SHA1P,
	AARCH64_INS_SHA1SU0,
	AARCH64_INS_SHA1SU1,
	AARCH64_INS_SHA256H2,
	AARCH64_INS_SHA256H,
	AARCH64_INS_SHA256SU0,
	AARCH64_INS_SHA256SU1,
	AARCH64_INS_SHA512H,
	AARCH64_INS_SHA512H2,
	AARCH64_INS_SHA512SU0,
	AARCH64_INS_SHA512SU1,
	AARCH64_INS_SHADD,
	AARCH64_INS_SHLL2,
	AARCH64_INS_SHLL,
	AARCH64_INS_SHL,
	AARCH64_INS_SHRNB,
	AARCH64_INS_SHRNT,
	AARCH64_INS_SHRN2,
	AARCH64_INS_SHRN,
	AARCH64_INS_SHSUBR,
	AARCH64_INS_SHSUB,
	AARCH64_INS_SLI,
	AARCH64_INS_SM3PARTW1,
	AARCH64_INS_SM3PARTW2,
	AARCH64_INS_SM3SS1,
	AARCH64_INS_SM3TT1A,
	AARCH64_INS_SM3TT1B,
	AARCH64_INS_SM3TT2A,
	AARCH64_INS_SM3TT2B,
	AARCH64_INS_SM4E,
	AARCH64_INS_SM4EKEY,
	AARCH64_INS_SMADDL,
	AARCH64_INS_SMAXP,
	AARCH64_INS_SMAXQV,
	AARCH64_INS_SMAXV,
	AARCH64_INS_SMAX,
	AARCH64_INS_SMC,
	AARCH64_INS_SMINP,
	AARCH64_INS_SMINQV,
	AARCH64_INS_SMINV,
	AARCH64_INS_SMIN,
	AARCH64_INS_SMLALB,
	AARCH64_INS_SMLALL,
	AARCH64_INS_SMLALT,
	AARCH64_INS_SMLAL,
	AARCH64_INS_SMLAL2,
	AARCH64_INS_SMLSLB,
	AARCH64_INS_SMLSLL,
	AARCH64_INS_SMLSLT,
	AARCH64_INS_SMLSL,
	AARCH64_INS_SMLSL2,
	AARCH64_INS_SMMLA,
	AARCH64_INS_SMOPA,
	AARCH64_INS_SMOPS,
	AARCH64_INS_SMOV,
	AARCH64_INS_SMSUBL,
	AARCH64_INS_SMULH,
	AARCH64_INS_SMULLB,
	AARCH64_INS_SMULLT,
	AARCH64_INS_SMULL2,
	AARCH64_INS_SMULL,
	AARCH64_INS_SPLICE,
	AARCH64_INS_SQABS,
	AARCH64_INS_SQADD,
	AARCH64_INS_SQCADD,
	AARCH64_INS_SQCVTN,
	AARCH64_INS_SQCVTUN,
	AARCH64_INS_SQCVTU,
	AARCH64_INS_SQCVT,
	AARCH64_INS_SQDECB,
	AARCH64_INS_SQDECD,
	AARCH64_INS_SQDECH,
	AARCH64_INS_SQDECP,
	AARCH64_INS_SQDECW,
	AARCH64_INS_SQDMLALBT,
	AARCH64_INS_SQDMLALB,
	AARCH64_INS_SQDMLALT,
	AARCH64_INS_SQDMLAL,
	AARCH64_INS_SQDMLAL2,
	AARCH64_INS_SQDMLSLBT,
	AARCH64_INS_SQDMLSLB,
	AARCH64_INS_SQDMLSLT,
	AARCH64_INS_SQDMLSL,
	AARCH64_INS_SQDMLSL2,
	AARCH64_INS_SQDMULH,
	AARCH64_INS_SQDMULLB,
	AARCH64_INS_SQDMULLT,
	AARCH64_INS_SQDMULL,
	AARCH64_INS_SQDMULL2,
	AARCH64_INS_SQINCB,
	AARCH64_INS_SQINCD,
	AARCH64_INS_SQINCH,
	AARCH64_INS_SQINCP,
	AARCH64_INS_SQINCW,
	AARCH64_INS_SQNEG,
	AARCH64_INS_SQRDCMLAH,
	AARCH64_INS_SQRDMLAH,
	AARCH64_INS_SQRDMLSH,
	AARCH64_INS_SQRDMULH,
	AARCH64_INS_SQRSHLR,
	AARCH64_INS_SQRSHL,
	AARCH64_INS_SQRSHRNB,
	AARCH64_INS_SQRSHRNT,
	AARCH64_INS_SQRSHRN,
	AARCH64_INS_SQRSHRN2,
	AARCH64_INS_SQRSHRUNB,
	AARCH64_INS_SQRSHRUNT,
	AARCH64_INS_SQRSHRUN,
	AARCH64_INS_SQRSHRUN2,
	AARCH64_INS_SQRSHRU,
	AARCH64_INS_SQRSHR,
	AARCH64_INS_SQSHLR,
	AARCH64_INS_SQSHLU,
	AARCH64_INS_SQSHL,
	AARCH64_INS_SQSHRNB,
	AARCH64_INS_SQSHRNT,
	AARCH64_INS_SQSHRN,
	AARCH64_INS_SQSHRN2,
	AARCH64_INS_SQSHRUNB,
	AARCH64_INS_SQSHRUNT,
	AARCH64_INS_SQSHRUN,
	AARCH64_INS_SQSHRUN2,
	AARCH64_INS_SQSUBR,
	AARCH64_INS_SQSUB,
	AARCH64_INS_SQXTNB,
	AARCH64_INS_SQXTNT,
	AARCH64_INS_SQXTN2,
	AARCH64_INS_SQXTN,
	AARCH64_INS_SQXTUNB,
	AARCH64_INS_SQXTUNT,
	AARCH64_INS_SQXTUN2,
	AARCH64_INS_SQXTUN,
	AARCH64_INS_SRHADD,
	AARCH64_INS_SRI,
	AARCH64_INS_SRSHLR,
	AARCH64_INS_SRSHL,
	AARCH64_INS_SRSHR,
	AARCH64_INS_SRSRA,
	AARCH64_INS_SSHLLB,
	AARCH64_INS_SSHLLT,
	AARCH64_INS_SSHLL2,
	AARCH64_INS_SSHLL,
	AARCH64_INS_SSHL,
	AARCH64_INS_SSHR,
	AARCH64_INS_SSRA,
	AARCH64_INS_ST1B,
	AARCH64_INS_ST1D,
	AARCH64_INS_ST1H,
	AARCH64_INS_ST1Q,
	AARCH64_INS_ST1W,
	AARCH64_INS_SSUBLBT,
	AARCH64_INS_SSUBLB,
	AARCH64_INS_SSUBLTB,
	AARCH64_INS_SSUBLT,
	AARCH64_INS_SSUBL2,
	AARCH64_INS_SSUBL,
	AARCH64_INS_SSUBWB,
	AARCH64_INS_SSUBWT,
	AARCH64_INS_SSUBW2,
	AARCH64_INS_SSUBW,
	AARCH64_INS_ST1,
	AARCH64_INS_ST2B,
	AARCH64_INS_ST2D,
	AARCH64_INS_ST2G,
	AARCH64_INS_ST2H,
	AARCH64_INS_ST2Q,
	AARCH64_INS_ST2,
	AARCH64_INS_ST2W,
	AARCH64_INS_ST3B,
	AARCH64_INS_ST3D,
	AARCH64_INS_ST3H,
	AARCH64_INS_ST3Q,
	AARCH64_INS_ST3,
	AARCH64_INS_ST3W,
	AARCH64_INS_ST4B,
	AARCH64_INS_ST4D,
	AARCH64_INS_ST4,
	AARCH64_INS_ST4H,
	AARCH64_INS_ST4Q,
	AARCH64_INS_ST4W,
	AARCH64_INS_ST64B,
	AARCH64_INS_ST64BV,
	AARCH64_INS_ST64BV0,
	AARCH64_INS_STGM,
	AARCH64_INS_STGP,
	AARCH64_INS_STG,
	AARCH64_INS_STILP,
	AARCH64_INS_STL1,
	AARCH64_INS_STLLRB,
	AARCH64_INS_STLLRH,
	AARCH64_INS_STLLR,
	AARCH64_INS_STLRB,
	AARCH64_INS_STLRH,
	AARCH64_INS_STLR,
	AARCH64_INS_STLURB,
	AARCH64_INS_STLURH,
	AARCH64_INS_STLUR,
	AARCH64_INS_STLXP,
	AARCH64_INS_STLXRB,
	AARCH64_INS_STLXRH,
	AARCH64_INS_STLXR,
	AARCH64_INS_STNP,
	AARCH64_INS_STNT1B,
	AARCH64_INS_STNT1D,
	AARCH64_INS_STNT1H,
	AARCH64_INS_STNT1W,
	AARCH64_INS_STP,
	AARCH64_INS_STRB,
	AARCH64_INS_STR,
	AARCH64_INS_STRH,
	AARCH64_INS_STTRB,
	AARCH64_INS_STTRH,
	AARCH64_INS_STTR,
	AARCH64_INS_STURB,
	AARCH64_INS_STUR,
	AARCH64_INS_STURH,
	AARCH64_INS_STXP,
	AARCH64_INS_STXRB,
	AARCH64_INS_STXRH,
	AARCH64_INS_STXR,
	AARCH64_INS_STZ2G,
	AARCH64_INS_STZGM,
	AARCH64_INS_STZG,
	AARCH64_INS_SUBG,
	AARCH64_INS_SUBHNB,
	AARCH64_INS_SUBHNT,
	AARCH64_INS_SUBHN,
	AARCH64_INS_SUBHN2,
	AARCH64_INS_SUBP,
	AARCH64_INS_SUBPS,
	AARCH64_INS_SUBPT,
	AARCH64_INS_SUBR,
	AARCH64_INS_SUBS,
	AARCH64_INS_SUB,
	AARCH64_INS_SUDOT,
	AARCH64_INS_SUMLALL,
	AARCH64_INS_SUMOPA,
	AARCH64_INS_SUMOPS,
	AARCH64_INS_SUNPKHI,
	AARCH64_INS_SUNPKLO,
	AARCH64_INS_SUNPK,
	AARCH64_INS_SUQADD,
	AARCH64_INS_SUVDOT,
	AARCH64_INS_SVC,
	AARCH64_INS_SVDOT,
	AARCH64_INS_SWPAB,
	AARCH64_INS_SWPAH,
	AARCH64_INS_SWPALB,
	AARCH64_INS_SWPALH,
	AARCH64_INS_SWPAL,
	AARCH64_INS_SWPA,
	AARCH64_INS_SWPB,
	AARCH64_INS_SWPH,
	AARCH64_INS_SWPLB,
	AARCH64_INS_SWPLH,
	AARCH64_INS_SWPL,
	AARCH64_INS_SWPP,
	AARCH64_INS_SWPPA,
	AARCH64_INS_SWPPAL,
	AARCH64_INS_SWPPL,
	AARCH64_INS_SWP,
	AARCH64_INS_SXTB,
	AARCH64_INS_SXTH,
	AARCH64_INS_SXTW,
	AARCH64_INS_SYSL,
	AARCH64_INS_SYSP,
	AARCH64_INS_SYS,
	AARCH64_INS_TBLQ,
	AARCH64_INS_TBL,
	AARCH64_INS_TBNZ,
	AARCH64_INS_TBXQ,
	AARCH64_INS_TBX,
	AARCH64_INS_TBZ,
	AARCH64_INS_TCANCEL,
	AARCH64_INS_TCOMMIT,
	AARCH64_INS_TRCIT,
	AARCH64_INS_TRN1,
	AARCH64_INS_TRN2,
	AARCH64_INS_TSB,
	AARCH64_INS_TSTART,
	AARCH64_INS_TTEST,
	AARCH64_INS_UABALB,
	AARCH64_INS_UABALT,
	AARCH64_INS_UABAL2,
	AARCH64_INS_UABAL,
	AARCH64_INS_UABA,
	AARCH64_INS_UABDLB,
	AARCH64_INS_UABDLT,
	AARCH64_INS_UABDL2,
	AARCH64_INS_UABDL,
	AARCH64_INS_UABD,
	AARCH64_INS_UADALP,
	AARCH64_INS_UADDLB,
	AARCH64_INS_UADDLP,
	AARCH64_INS_UADDLT,
	AARCH64_INS_UADDLV,
	AARCH64_INS_UADDL2,
	AARCH64_INS_UADDL,
	AARCH64_INS_UADDV,
	AARCH64_INS_UADDWB,
	AARCH64_INS_UADDWT,
	AARCH64_INS_UADDW2,
	AARCH64_INS_UADDW,
	AARCH64_INS_UBFM,
	AARCH64_INS_UCLAMP,
	AARCH64_INS_UCVTF,
	AARCH64_INS_UDF,
	AARCH64_INS_UDIVR,
	AARCH64_INS_UDIV,
	AARCH64_INS_UDOT,
	AARCH64_INS_UHADD,
	AARCH64_INS_UHSUBR,
	AARCH64_INS_UHSUB,
	AARCH64_INS_UMADDL,
	AARCH64_INS_UMAXP,
	AARCH64_INS_UMAXQV,
	AARCH64_INS_UMAXV,
	AARCH64_INS_UMAX,
	AARCH64_INS_UMINP,
	AARCH64_INS_UMINQV,
	AARCH64_INS_UMINV,
	AARCH64_INS_UMIN,
	AARCH64_INS_UMLALB,
	AARCH64_INS_UMLALL,
	AARCH64_INS_UMLALT,
	AARCH64_INS_UMLAL,
	AARCH64_INS_UMLAL2,
	AARCH64_INS_UMLSLB,
	AARCH64_INS_UMLSLL,
	AARCH64_INS_UMLSLT,
	AARCH64_INS_UMLSL,
	AARCH64_INS_UMLSL2,
	AARCH64_INS_UMMLA,
	AARCH64_INS_UMOPA,
	AARCH64_INS_UMOPS,
	AARCH64_INS_UMOV,
	AARCH64_INS_UMSUBL,
	AARCH64_INS_UMULH,
	AARCH64_INS_UMULLB,
	AARCH64_INS_UMULLT,
	AARCH64_INS_UMULL2,
	AARCH64_INS_UMULL,
	AARCH64_INS_UQADD,
	AARCH64_INS_UQCVTN,
	AARCH64_INS_UQCVT,
	AARCH64_INS_UQDECB,
	AARCH64_INS_UQDECD,
	AARCH64_INS_UQDECH,
	AARCH64_INS_UQDECP,
	AARCH64_INS_UQDECW,
	AARCH64_INS_UQINCB,
	AARCH64_INS_UQINCD,
	AARCH64_INS_UQINCH,
	AARCH64_INS_UQINCP,
	AARCH64_INS_UQINCW,
	AARCH64_INS_UQRSHLR,
	AARCH64_INS_UQRSHL,
	AARCH64_INS_UQRSHRNB,
	AARCH64_INS_UQRSHRNT,
	AARCH64_INS_UQRSHRN,
	AARCH64_INS_UQRSHRN2,
	AARCH64_INS_UQRSHR,
	AARCH64_INS_UQSHLR,
	AARCH64_INS_UQSHL,
	AARCH64_INS_UQSHRNB,
	AARCH64_INS_UQSHRNT,
	AARCH64_INS_UQSHRN,
	AARCH64_INS_UQSHRN2,
	AARCH64_INS_UQSUBR,
	AARCH64_INS_UQSUB,
	AARCH64_INS_UQXTNB,
	AARCH64_INS_UQXTNT,
	AARCH64_INS_UQXTN2,
	AARCH64_INS_UQXTN,
	AARCH64_INS_URECPE,
	AARCH64_INS_URHADD,
	AARCH64_INS_URSHLR,
	AARCH64_INS_URSHL,
	AARCH64_INS_URSHR,
	AARCH64_INS_URSQRTE,
	AARCH64_INS_URSRA,
	AARCH64_INS_USDOT,
	AARCH64_INS_USHLLB,
	AARCH64_INS_USHLLT,
	AARCH64_INS_USHLL2,
	AARCH64_INS_USHLL,
	AARCH64_INS_USHL,
	AARCH64_INS_USHR,
	AARCH64_INS_USMLALL,
	AARCH64_INS_USMMLA,
	AARCH64_INS_USMOPA,
	AARCH64_INS_USMOPS,
	AARCH64_INS_USQADD,
	AARCH64_INS_USRA,
	AARCH64_INS_USUBLB,
	AARCH64_INS_USUBLT,
	AARCH64_INS_USUBL2,
	AARCH64_INS_USUBL,
	AARCH64_INS_USUBWB,
	AARCH64_INS_USUBWT,
	AARCH64_INS_USUBW2,
	AARCH64_INS_USUBW,
	AARCH64_INS_USVDOT,
	AARCH64_INS_UUNPKHI,
	AARCH64_INS_UUNPKLO,
	AARCH64_INS_UUNPK,
	AARCH64_INS_UVDOT,
	AARCH64_INS_UXTB,
	AARCH64_INS_UXTH,
	AARCH64_INS_UXTW,
	AARCH64_INS_UZP1,
	AARCH64_INS_UZP2,
	AARCH64_INS_UZPQ1,
	AARCH64_INS_UZPQ2,
	AARCH64_INS_UZP,
	AARCH64_INS_WFET,
	AARCH64_INS_WFIT,
	AARCH64_INS_WHILEGE,
	AARCH64_INS_WHILEGT,
	AARCH64_INS_WHILEHI,
	AARCH64_INS_WHILEHS,
	AARCH64_INS_WHILELE,
	AARCH64_INS_WHILELO,
	AARCH64_INS_WHILELS,
	AARCH64_INS_WHILELT,
	AARCH64_INS_WHILERW,
	AARCH64_INS_WHILEWR,
	AARCH64_INS_WRFFR,
	AARCH64_INS_XAFLAG,
	AARCH64_INS_XAR,
	AARCH64_INS_XPACD,
	AARCH64_INS_XPACI,
	AARCH64_INS_XTN2,
	AARCH64_INS_XTN,
	AARCH64_INS_ZERO,
	AARCH64_INS_ZIP1,
	AARCH64_INS_ZIP2,
	AARCH64_INS_ZIPQ1,
	AARCH64_INS_ZIPQ2,
	AARCH64_INS_ZIP,


  ARM64_INS_ENDING = AArch64_INS_ENDING,

	ARM64_INS_ALIAS_BEGIN = AArch64_INS_ALIAS_BEGIN,

	AARCH64_INS_ALIAS_ADDPT, // Real instr.: AARCH64_ADDPT_shift
	AARCH64_INS_ALIAS_GCSB, // Real instr.: AARCH64_HINT
	AARCH64_INS_ALIAS_GCSPOPM, // Real instr.: AARCH64_GCSPOPM
	AARCH64_INS_ALIAS_LDAPUR, // Real instr.: AARCH64_LDAPURbi
	AARCH64_INS_ALIAS_STLLRB, // Real instr.: AARCH64_STLLRB
	AARCH64_INS_ALIAS_STLLRH, // Real instr.: AARCH64_STLLRH
	AARCH64_INS_ALIAS_STLLR, // Real instr.: AARCH64_STLLRW
	AARCH64_INS_ALIAS_STLRB, // Real instr.: AARCH64_STLRB
	AARCH64_INS_ALIAS_STLRH, // Real instr.: AARCH64_STLRH
	AARCH64_INS_ALIAS_STLR, // Real instr.: AARCH64_STLRW
	AARCH64_INS_ALIAS_STLUR, // Real instr.: AARCH64_STLURbi
	AARCH64_INS_ALIAS_SUBPT, // Real instr.: AARCH64_SUBPT_shift
	AARCH64_INS_ALIAS_LDRAA, // Real instr.: AARCH64_LDRAAindexed
	AARCH64_INS_ALIAS_ADD, // Real instr.: AARCH64_ADDWrs
	AARCH64_INS_ALIAS_CMN, // Real instr.: AARCH64_ADDSWri
	AARCH64_INS_ALIAS_ADDS, // Real instr.: AARCH64_ADDSWrs
	AARCH64_INS_ALIAS_AND, // Real instr.: AARCH64_ANDWrs
	AARCH64_INS_ALIAS_ANDS, // Real instr.: AARCH64_ANDSWrs
	AARCH64_INS_ALIAS_LDR, // Real instr.: AARCH64_LDRXui
	AARCH64_INS_ALIAS_STR, // Real instr.: AARCH64_STRBui
	AARCH64_INS_ALIAS_LDRB, // Real instr.: AARCH64_LDRBBroX
	AARCH64_INS_ALIAS_STRB, // Real instr.: AARCH64_STRBBroX
	AARCH64_INS_ALIAS_LDRH, // Real instr.: AARCH64_LDRHHroX
	AARCH64_INS_ALIAS_STRH, // Real instr.: AARCH64_STRHHroX
	AARCH64_INS_ALIAS_PRFM, // Real instr.: AARCH64_PRFMroX
	AARCH64_INS_ALIAS_LDAPURB, // Real instr.: AARCH64_LDAPURBi
	AARCH64_INS_ALIAS_STLURB, // Real instr.: AARCH64_STLURBi
	AARCH64_INS_ALIAS_LDUR, // Real instr.: AARCH64_LDURXi
	AARCH64_INS_ALIAS_STUR, // Real instr.: AARCH64_STURXi
	AARCH64_INS_ALIAS_PRFUM, // Real instr.: AARCH64_PRFUMi
	AARCH64_INS_ALIAS_LDTR, // Real instr.: AARCH64_LDTRXi
	AARCH64_INS_ALIAS_STTR, // Real instr.: AARCH64_STTRWi
	AARCH64_INS_ALIAS_LDP, // Real instr.: AARCH64_LDPWi
	AARCH64_INS_ALIAS_STGP, // Real instr.: AARCH64_STGPi
	AARCH64_INS_ALIAS_LDNP, // Real instr.: AARCH64_LDNPWi
	AARCH64_INS_ALIAS_STNP, // Real instr.: AARCH64_STNPWi
	AARCH64_INS_ALIAS_STG, // Real instr.: AARCH64_STGi
	AARCH64_INS_ALIAS_MOV, // Real instr.: AARCH64_UMOVvi32_idx0
	AARCH64_INS_ALIAS_LD1, // Real instr.: AARCH64_LD1Onev16b_POST
	AARCH64_INS_ALIAS_LD1R, // Real instr.: AARCH64_LD1Rv8b_POST
	AARCH64_INS_ALIAS_STADDLB, // Real instr.: AARCH64_LDADDLB
	AARCH64_INS_ALIAS_STADDLH, // Real instr.: AARCH64_LDADDLH
	AARCH64_INS_ALIAS_STADDL, // Real instr.: AARCH64_LDADDLW
	AARCH64_INS_ALIAS_STADDB, // Real instr.: AARCH64_LDADDB
	AARCH64_INS_ALIAS_STADDH, // Real instr.: AARCH64_LDADDH
	AARCH64_INS_ALIAS_STADD, // Real instr.: AARCH64_LDADDW
	AARCH64_INS_ALIAS_PTRUE, // Real instr.: AARCH64_PTRUE_B
	AARCH64_INS_ALIAS_PTRUES, // Real instr.: AARCH64_PTRUES_B
	AARCH64_INS_ALIAS_CNTB, // Real instr.: AARCH64_CNTB_XPiI
	AARCH64_INS_ALIAS_SQINCH, // Real instr.: AARCH64_SQINCH_ZPiI
	AARCH64_INS_ALIAS_INCB, // Real instr.: AARCH64_INCB_XPiI
	AARCH64_INS_ALIAS_SQINCB, // Real instr.: AARCH64_SQINCB_XPiWdI
	AARCH64_INS_ALIAS_UQINCB, // Real instr.: AARCH64_UQINCB_WPiI
	AARCH64_INS_ALIAS_ORR, // Real instr.: AARCH64_ORR_ZI
	AARCH64_INS_ALIAS_DUPM, // Real instr.: AARCH64_DUPM_ZI
	AARCH64_INS_ALIAS_FMOV, // Real instr.: AARCH64_DUP_ZI_H
	AARCH64_INS_ALIAS_EOR3, // Real instr.: AARCH64_EOR3_ZZZZ
	AARCH64_INS_ALIAS_ST1B, // Real instr.: AARCH64_ST1B_IMM
	AARCH64_INS_ALIAS_ST2B, // Real instr.: AARCH64_ST2B_IMM
	AARCH64_INS_ALIAS_ST2Q, // Real instr.: AARCH64_ST2Q_IMM
	AARCH64_INS_ALIAS_STNT1B, // Real instr.: AARCH64_STNT1B_ZRI
	AARCH64_INS_ALIAS_LD1B, // Real instr.: AARCH64_LD1B_IMM
	AARCH64_INS_ALIAS_LDNT1B, // Real instr.: AARCH64_LDNT1B_ZRI
	AARCH64_INS_ALIAS_LD1RQB, // Real instr.: AARCH64_LD1RQ_B_IMM
	AARCH64_INS_ALIAS_LD1RB, // Real instr.: AARCH64_LD1RB_IMM
	AARCH64_INS_ALIAS_LDFF1B, // Real instr.: AARCH64_LDFF1B_REAL
	AARCH64_INS_ALIAS_LDNF1B, // Real instr.: AARCH64_LDNF1B_IMM_REAL
	AARCH64_INS_ALIAS_LD2B, // Real instr.: AARCH64_LD2B_IMM
	AARCH64_INS_ALIAS_LD1SB, // Real instr.: AARCH64_GLD1SB_S_IMM_REAL
	AARCH64_INS_ALIAS_PRFB, // Real instr.: AARCH64_PRFB_PRI
	AARCH64_INS_ALIAS_LDNT1SB, // Real instr.: AARCH64_LDNT1SB_ZZR_S_REAL
	AARCH64_INS_ALIAS_LD1ROB, // Real instr.: AARCH64_LD1RO_B_IMM
	AARCH64_INS_ALIAS_LD1Q, // Real instr.: AARCH64_GLD1Q
	AARCH64_INS_ALIAS_ST1Q, // Real instr.: AARCH64_SST1Q
	AARCH64_INS_ALIAS_LD1W, // Real instr.: AARCH64_LD1W_Q_IMM
	AARCH64_INS_ALIAS_PMOV, // Real instr.: AARCH64_PMOV_PZI_B
	AARCH64_INS_ALIAS_SMSTART, // Real instr.: AARCH64_MSRpstatesvcrImm1
	AARCH64_INS_ALIAS_SMSTOP, // Real instr.: AARCH64_MSRpstatesvcrImm1
	AARCH64_INS_ALIAS_ZERO, // Real instr.: AARCH64_ZERO_M
	AARCH64_INS_ALIAS_MOVT, // Real instr.: AARCH64_MOVT
	AARCH64_INS_ALIAS_NOP, // Real instr.: AARCH64_HINT
	AARCH64_INS_ALIAS_YIELD, // Real instr.: AARCH64_HINT
	AARCH64_INS_ALIAS_WFE, // Real instr.: AARCH64_HINT
	AARCH64_INS_ALIAS_WFI, // Real instr.: AARCH64_HINT
	AARCH64_INS_ALIAS_SEV, // Real instr.: AARCH64_HINT
	AARCH64_INS_ALIAS_SEVL, // Real instr.: AARCH64_HINT
	AARCH64_INS_ALIAS_DGH, // Real instr.: AARCH64_HINT
	AARCH64_INS_ALIAS_ESB, // Real instr.: AARCH64_HINT
	AARCH64_INS_ALIAS_CSDB, // Real instr.: AARCH64_HINT
	AARCH64_INS_ALIAS_BTI, // Real instr.: AARCH64_HINT
	AARCH64_INS_ALIAS_PSB, // Real instr.: AARCH64_HINT
	AARCH64_INS_ALIAS_CHKFEAT, // Real instr.: AARCH64_CHKFEAT
	AARCH64_INS_ALIAS_PACIAZ, // Real instr.: AARCH64_PACIAZ
	AARCH64_INS_ALIAS_PACIBZ, // Real instr.: AARCH64_PACIBZ
	AARCH64_INS_ALIAS_AUTIAZ, // Real instr.: AARCH64_AUTIAZ
	AARCH64_INS_ALIAS_AUTIBZ, // Real instr.: AARCH64_AUTIBZ
	AARCH64_INS_ALIAS_PACIASP, // Real instr.: AARCH64_PACIASP
	AARCH64_INS_ALIAS_PACIBSP, // Real instr.: AARCH64_PACIBSP
	AARCH64_INS_ALIAS_AUTIASP, // Real instr.: AARCH64_AUTIASP
	AARCH64_INS_ALIAS_AUTIBSP, // Real instr.: AARCH64_AUTIBSP
	AARCH64_INS_ALIAS_PACIA1716, // Real instr.: AARCH64_PACIA1716
	AARCH64_INS_ALIAS_PACIB1716, // Real instr.: AARCH64_PACIB1716
	AARCH64_INS_ALIAS_AUTIA1716, // Real instr.: AARCH64_AUTIA1716
	AARCH64_INS_ALIAS_AUTIB1716, // Real instr.: AARCH64_AUTIB1716
	AARCH64_INS_ALIAS_XPACLRI, // Real instr.: AARCH64_XPACLRI
	AARCH64_INS_ALIAS_LDRAB, // Real instr.: AARCH64_LDRABindexed
	AARCH64_INS_ALIAS_PACM, // Real instr.: AARCH64_PACM
	AARCH64_INS_ALIAS_CLREX, // Real instr.: AARCH64_CLREX
	AARCH64_INS_ALIAS_ISB, // Real instr.: AARCH64_ISB
	AARCH64_INS_ALIAS_SSBB, // Real instr.: AARCH64_DSB
	AARCH64_INS_ALIAS_PSSBB, // Real instr.: AARCH64_DSB
	AARCH64_INS_ALIAS_DFB, // Real instr.: AARCH64_DSB
	AARCH64_INS_ALIAS_SYS, // Real instr.: AARCH64_SYSxt
	AARCH64_INS_ALIAS_MOVN, // Real instr.: AARCH64_MOVNWi
	AARCH64_INS_ALIAS_MOVZ, // Real instr.: AARCH64_MOVZWi
	AARCH64_INS_ALIAS_NGC, // Real instr.: AARCH64_SBCWr
	AARCH64_INS_ALIAS_NGCS, // Real instr.: AARCH64_SBCSWr
	AARCH64_INS_ALIAS_SUB, // Real instr.: AARCH64_SUBWrs
	AARCH64_INS_ALIAS_CMP, // Real instr.: AARCH64_SUBSWri
	AARCH64_INS_ALIAS_SUBS, // Real instr.: AARCH64_SUBSWrs
	AARCH64_INS_ALIAS_NEG, // Real instr.: AARCH64_SUBWrs
	AARCH64_INS_ALIAS_NEGS, // Real instr.: AARCH64_SUBSWrs
	AARCH64_INS_ALIAS_MUL, // Real instr.: AARCH64_MADDWrrr
	AARCH64_INS_ALIAS_MNEG, // Real instr.: AARCH64_MSUBWrrr
	AARCH64_INS_ALIAS_SMULL, // Real instr.: AARCH64_SMADDLrrr
	AARCH64_INS_ALIAS_SMNEGL, // Real instr.: AARCH64_SMSUBLrrr
	AARCH64_INS_ALIAS_UMULL, // Real instr.: AARCH64_UMADDLrrr
	AARCH64_INS_ALIAS_UMNEGL, // Real instr.: AARCH64_UMSUBLrrr
	AARCH64_INS_ALIAS_STCLRLB, // Real instr.: AARCH64_LDCLRLB
	AARCH64_INS_ALIAS_STCLRLH, // Real instr.: AARCH64_LDCLRLH
	AARCH64_INS_ALIAS_STCLRL, // Real instr.: AARCH64_LDCLRLW
	AARCH64_INS_ALIAS_STCLRB, // Real instr.: AARCH64_LDCLRB
	AARCH64_INS_ALIAS_STCLRH, // Real instr.: AARCH64_LDCLRH
	AARCH64_INS_ALIAS_STCLR, // Real instr.: AARCH64_LDCLRW
	AARCH64_INS_ALIAS_STEORLB, // Real instr.: AARCH64_LDEORLB
	AARCH64_INS_ALIAS_STEORLH, // Real instr.: AARCH64_LDEORLH
	AARCH64_INS_ALIAS_STEORL, // Real instr.: AARCH64_LDEORLW
	AARCH64_INS_ALIAS_STEORB, // Real instr.: AARCH64_LDEORB
	AARCH64_INS_ALIAS_STEORH, // Real instr.: AARCH64_LDEORH
	AARCH64_INS_ALIAS_STEOR, // Real instr.: AARCH64_LDEORW
	AARCH64_INS_ALIAS_STSETLB, // Real instr.: AARCH64_LDSETLB
	AARCH64_INS_ALIAS_STSETLH, // Real instr.: AARCH64_LDSETLH
	AARCH64_INS_ALIAS_STSETL, // Real instr.: AARCH64_LDSETLW
	AARCH64_INS_ALIAS_STSETB, // Real instr.: AARCH64_LDSETB
	AARCH64_INS_ALIAS_STSETH, // Real instr.: AARCH64_LDSETH
	AARCH64_INS_ALIAS_STSET, // Real instr.: AARCH64_LDSETW
	AARCH64_INS_ALIAS_STSMAXLB, // Real instr.: AARCH64_LDSMAXLB
	AARCH64_INS_ALIAS_STSMAXLH, // Real instr.: AARCH64_LDSMAXLH
	AARCH64_INS_ALIAS_STSMAXL, // Real instr.: AARCH64_LDSMAXLW
	AARCH64_INS_ALIAS_STSMAXB, // Real instr.: AARCH64_LDSMAXB
	AARCH64_INS_ALIAS_STSMAXH, // Real instr.: AARCH64_LDSMAXH
	AARCH64_INS_ALIAS_STSMAX, // Real instr.: AARCH64_LDSMAXW
	AARCH64_INS_ALIAS_STSMINLB, // Real instr.: AARCH64_LDSMINLB
	AARCH64_INS_ALIAS_STSMINLH, // Real instr.: AARCH64_LDSMINLH
	AARCH64_INS_ALIAS_STSMINL, // Real instr.: AARCH64_LDSMINLW
	AARCH64_INS_ALIAS_STSMINB, // Real instr.: AARCH64_LDSMINB
	AARCH64_INS_ALIAS_STSMINH, // Real instr.: AARCH64_LDSMINH
	AARCH64_INS_ALIAS_STSMIN, // Real instr.: AARCH64_LDSMINW
	AARCH64_INS_ALIAS_STUMAXLB, // Real instr.: AARCH64_LDUMAXLB
	AARCH64_INS_ALIAS_STUMAXLH, // Real instr.: AARCH64_LDUMAXLH
	AARCH64_INS_ALIAS_STUMAXL, // Real instr.: AARCH64_LDUMAXLW
	AARCH64_INS_ALIAS_STUMAXB, // Real instr.: AARCH64_LDUMAXB
	AARCH64_INS_ALIAS_STUMAXH, // Real instr.: AARCH64_LDUMAXH
	AARCH64_INS_ALIAS_STUMAX, // Real instr.: AARCH64_LDUMAXW
	AARCH64_INS_ALIAS_STUMINLB, // Real instr.: AARCH64_LDUMINLB
	AARCH64_INS_ALIAS_STUMINLH, // Real instr.: AARCH64_LDUMINLH
	AARCH64_INS_ALIAS_STUMINL, // Real instr.: AARCH64_LDUMINLW
	AARCH64_INS_ALIAS_STUMINB, // Real instr.: AARCH64_LDUMINB
	AARCH64_INS_ALIAS_STUMINH, // Real instr.: AARCH64_LDUMINH
	AARCH64_INS_ALIAS_STUMIN, // Real instr.: AARCH64_LDUMINW
	AARCH64_INS_ALIAS_IRG, // Real instr.: AARCH64_IRG
	AARCH64_INS_ALIAS_LDG, // Real instr.: AARCH64_LDG
	AARCH64_INS_ALIAS_STZG, // Real instr.: AARCH64_STZGi
	AARCH64_INS_ALIAS_ST2G, // Real instr.: AARCH64_ST2Gi
	AARCH64_INS_ALIAS_STZ2G, // Real instr.: AARCH64_STZ2Gi
	AARCH64_INS_ALIAS_BICS, // Real instr.: AARCH64_BICSWrs
	AARCH64_INS_ALIAS_BIC, // Real instr.: AARCH64_BICWrs
	AARCH64_INS_ALIAS_EON, // Real instr.: AARCH64_EONWrs
	AARCH64_INS_ALIAS_EOR, // Real instr.: AARCH64_EORWrs
	AARCH64_INS_ALIAS_ORN, // Real instr.: AARCH64_ORNWrs
	AARCH64_INS_ALIAS_MVN, // Real instr.: AARCH64_ORNWrs
	AARCH64_INS_ALIAS_TST, // Real instr.: AARCH64_ANDSWri
	AARCH64_INS_ALIAS_ROR, // Real instr.: AARCH64_EXTRWrri
	AARCH64_INS_ALIAS_ASR, // Real instr.: AARCH64_SBFMWri
	AARCH64_INS_ALIAS_SXTB, // Real instr.: AARCH64_SBFMWri
	AARCH64_INS_ALIAS_SXTH, // Real instr.: AARCH64_SBFMWri
	AARCH64_INS_ALIAS_SXTW, // Real instr.: AARCH64_SBFMXri
	AARCH64_INS_ALIAS_LSR, // Real instr.: AARCH64_UBFMWri
	AARCH64_INS_ALIAS_UXTB, // Real instr.: AARCH64_UBFMWri
	AARCH64_INS_ALIAS_UXTH, // Real instr.: AARCH64_UBFMWri
	AARCH64_INS_ALIAS_UXTW, // Real instr.: AARCH64_UBFMXri
	AARCH64_INS_ALIAS_CSET, // Real instr.: AARCH64_CSINCWr
	AARCH64_INS_ALIAS_CSETM, // Real instr.: AARCH64_CSINVWr
	AARCH64_INS_ALIAS_CINC, // Real instr.: AARCH64_CSINCWr
	AARCH64_INS_ALIAS_CINV, // Real instr.: AARCH64_CSINVWr
	AARCH64_INS_ALIAS_CNEG, // Real instr.: AARCH64_CSNEGWr
	AARCH64_INS_ALIAS_RET, // Real instr.: AARCH64_RET
	AARCH64_INS_ALIAS_DCPS1, // Real instr.: AARCH64_DCPS1
	AARCH64_INS_ALIAS_DCPS2, // Real instr.: AARCH64_DCPS2
	AARCH64_INS_ALIAS_DCPS3, // Real instr.: AARCH64_DCPS3
	AARCH64_INS_ALIAS_LDPSW, // Real instr.: AARCH64_LDPSWi
	AARCH64_INS_ALIAS_LDRSH, // Real instr.: AARCH64_LDRSHWroX
	AARCH64_INS_ALIAS_LDRSB, // Real instr.: AARCH64_LDRSBWroX
	AARCH64_INS_ALIAS_LDRSW, // Real instr.: AARCH64_LDRSWroX
	AARCH64_INS_ALIAS_LDURH, // Real instr.: AARCH64_LDURHHi
	AARCH64_INS_ALIAS_LDURB, // Real instr.: AARCH64_LDURBBi
	AARCH64_INS_ALIAS_LDURSH, // Real instr.: AARCH64_LDURSHWi
	AARCH64_INS_ALIAS_LDURSB, // Real instr.: AARCH64_LDURSBWi
	AARCH64_INS_ALIAS_LDURSW, // Real instr.: AARCH64_LDURSWi
	AARCH64_INS_ALIAS_LDTRH, // Real instr.: AARCH64_LDTRHi
	AARCH64_INS_ALIAS_LDTRB, // Real instr.: AARCH64_LDTRBi
	AARCH64_INS_ALIAS_LDTRSH, // Real instr.: AARCH64_LDTRSHWi
	AARCH64_INS_ALIAS_LDTRSB, // Real instr.: AARCH64_LDTRSBWi
	AARCH64_INS_ALIAS_LDTRSW, // Real instr.: AARCH64_LDTRSWi
	AARCH64_INS_ALIAS_STP, // Real instr.: AARCH64_STPWi
	AARCH64_INS_ALIAS_STURH, // Real instr.: AARCH64_STURHHi
	AARCH64_INS_ALIAS_STURB, // Real instr.: AARCH64_STURBBi
	AARCH64_INS_ALIAS_STLURH, // Real instr.: AARCH64_STLURHi
	AARCH64_INS_ALIAS_LDAPURSB, // Real instr.: AARCH64_LDAPURSBWi
	AARCH64_INS_ALIAS_LDAPURH, // Real instr.: AARCH64_LDAPURHi
	AARCH64_INS_ALIAS_LDAPURSH, // Real instr.: AARCH64_LDAPURSHWi
	AARCH64_INS_ALIAS_LDAPURSW, // Real instr.: AARCH64_LDAPURSWi
	AARCH64_INS_ALIAS_STTRH, // Real instr.: AARCH64_STTRHi
	AARCH64_INS_ALIAS_STTRB, // Real instr.: AARCH64_STTRBi
	AARCH64_INS_ALIAS_BIC_4H, // Real instr.: AARCH64_BICv4i16
	AARCH64_INS_ALIAS_BIC_8H, // Real instr.: AARCH64_BICv8i16
	AARCH64_INS_ALIAS_BIC_2S, // Real instr.: AARCH64_BICv2i32
	AARCH64_INS_ALIAS_BIC_4S, // Real instr.: AARCH64_BICv4i32
	AARCH64_INS_ALIAS_ORR_4H, // Real instr.: AARCH64_ORRv4i16
	AARCH64_INS_ALIAS_ORR_8H, // Real instr.: AARCH64_ORRv8i16
	AARCH64_INS_ALIAS_ORR_2S, // Real instr.: AARCH64_ORRv2i32
	AARCH64_INS_ALIAS_ORR_4S, // Real instr.: AARCH64_ORRv4i32
	AARCH64_INS_ALIAS_SXTL_8H, // Real instr.: AARCH64_SSHLLv8i8_shift
	AARCH64_INS_ALIAS_SXTL, // Real instr.: AARCH64_SSHLLv8i8_shift
	AARCH64_INS_ALIAS_SXTL_4S, // Real instr.: AARCH64_SSHLLv4i16_shift
	AARCH64_INS_ALIAS_SXTL_2D, // Real instr.: AARCH64_SSHLLv2i32_shift
	AARCH64_INS_ALIAS_SXTL2_8H, // Real instr.: AARCH64_SSHLLv16i8_shift
	AARCH64_INS_ALIAS_SXTL2, // Real instr.: AARCH64_SSHLLv16i8_shift
	AARCH64_INS_ALIAS_SXTL2_4S, // Real instr.: AARCH64_SSHLLv8i16_shift
	AARCH64_INS_ALIAS_SXTL2_2D, // Real instr.: AARCH64_SSHLLv4i32_shift
	AARCH64_INS_ALIAS_UXTL_8H, // Real instr.: AARCH64_USHLLv8i8_shift
	AARCH64_INS_ALIAS_UXTL, // Real instr.: AARCH64_USHLLv8i8_shift
	AARCH64_INS_ALIAS_UXTL_4S, // Real instr.: AARCH64_USHLLv4i16_shift
	AARCH64_INS_ALIAS_UXTL_2D, // Real instr.: AARCH64_USHLLv2i32_shift
	AARCH64_INS_ALIAS_UXTL2_8H, // Real instr.: AARCH64_USHLLv16i8_shift
	AARCH64_INS_ALIAS_UXTL2, // Real instr.: AARCH64_USHLLv16i8_shift
	AARCH64_INS_ALIAS_UXTL2_4S, // Real instr.: AARCH64_USHLLv8i16_shift
	AARCH64_INS_ALIAS_UXTL2_2D, // Real instr.: AARCH64_USHLLv4i32_shift
	AARCH64_INS_ALIAS_LD2, // Real instr.: AARCH64_LD2Twov16b_POST
	AARCH64_INS_ALIAS_LD3, // Real instr.: AARCH64_LD3Threev16b_POST
	AARCH64_INS_ALIAS_LD4, // Real instr.: AARCH64_LD4Fourv16b_POST
	AARCH64_INS_ALIAS_ST1, // Real instr.: AARCH64_ST1Onev16b_POST
	AARCH64_INS_ALIAS_ST2, // Real instr.: AARCH64_ST2Twov16b_POST
	AARCH64_INS_ALIAS_ST3, // Real instr.: AARCH64_ST3Threev16b_POST
	AARCH64_INS_ALIAS_ST4, // Real instr.: AARCH64_ST4Fourv16b_POST
	AARCH64_INS_ALIAS_LD2R, // Real instr.: AARCH64_LD2Rv8b_POST
	AARCH64_INS_ALIAS_LD3R, // Real instr.: AARCH64_LD3Rv8b_POST
	AARCH64_INS_ALIAS_LD4R, // Real instr.: AARCH64_LD4Rv8b_POST
	AARCH64_INS_ALIAS_CLRBHB, // Real instr.: AARCH64_HINT
	AARCH64_INS_ALIAS_STILP, // Real instr.: AARCH64_STILPW
	AARCH64_INS_ALIAS_STL1, // Real instr.: AARCH64_STL1
	AARCH64_INS_ALIAS_SYSP, // Real instr.: AARCH64_SYSPxt_XZR
	AARCH64_INS_ALIAS_LD1SW, // Real instr.: AARCH64_LD1SW_D_IMM
	AARCH64_INS_ALIAS_LD1H, // Real instr.: AARCH64_LD1H_IMM
	AARCH64_INS_ALIAS_LD1SH, // Real instr.: AARCH64_LD1SH_D_IMM
	AARCH64_INS_ALIAS_LD1D, // Real instr.: AARCH64_LD1D_IMM
	AARCH64_INS_ALIAS_LD1RSW, // Real instr.: AARCH64_LD1RSW_IMM
	AARCH64_INS_ALIAS_LD1RH, // Real instr.: AARCH64_LD1RH_IMM
	AARCH64_INS_ALIAS_LD1RSH, // Real instr.: AARCH64_LD1RSH_D_IMM
	AARCH64_INS_ALIAS_LD1RW, // Real instr.: AARCH64_LD1RW_IMM
	AARCH64_INS_ALIAS_LD1RSB, // Real instr.: AARCH64_LD1RSB_D_IMM
	AARCH64_INS_ALIAS_LD1RD, // Real instr.: AARCH64_LD1RD_IMM
	AARCH64_INS_ALIAS_LD1RQH, // Real instr.: AARCH64_LD1RQ_H_IMM
	AARCH64_INS_ALIAS_LD1RQW, // Real instr.: AARCH64_LD1RQ_W_IMM
	AARCH64_INS_ALIAS_LD1RQD, // Real instr.: AARCH64_LD1RQ_D_IMM
	AARCH64_INS_ALIAS_LDNF1SW, // Real instr.: AARCH64_LDNF1SW_D_IMM_REAL
	AARCH64_INS_ALIAS_LDNF1H, // Real instr.: AARCH64_LDNF1H_IMM_REAL
	AARCH64_INS_ALIAS_LDNF1SH, // Real instr.: AARCH64_LDNF1SH_D_IMM_REAL
	AARCH64_INS_ALIAS_LDNF1W, // Real instr.: AARCH64_LDNF1W_IMM_REAL
	AARCH64_INS_ALIAS_LDNF1SB, // Real instr.: AARCH64_LDNF1SB_D_IMM_REAL
	AARCH64_INS_ALIAS_LDNF1D, // Real instr.: AARCH64_LDNF1D_IMM_REAL
	AARCH64_INS_ALIAS_LDFF1SW, // Real instr.: AARCH64_LDFF1SW_D_REAL
	AARCH64_INS_ALIAS_LDFF1H, // Real instr.: AARCH64_LDFF1H_REAL
	AARCH64_INS_ALIAS_LDFF1SH, // Real instr.: AARCH64_LDFF1SH_D_REAL
	AARCH64_INS_ALIAS_LDFF1W, // Real instr.: AARCH64_LDFF1W_REAL
	AARCH64_INS_ALIAS_LDFF1SB, // Real instr.: AARCH64_LDFF1SB_D_REAL
	AARCH64_INS_ALIAS_LDFF1D, // Real instr.: AARCH64_LDFF1D_REAL
	AARCH64_INS_ALIAS_LD3B, // Real instr.: AARCH64_LD3B_IMM
	AARCH64_INS_ALIAS_LD4B, // Real instr.: AARCH64_LD4B_IMM
	AARCH64_INS_ALIAS_LD2H, // Real instr.: AARCH64_LD2H_IMM
	AARCH64_INS_ALIAS_LD3H, // Real instr.: AARCH64_LD3H_IMM
	AARCH64_INS_ALIAS_LD4H, // Real instr.: AARCH64_LD4H_IMM
	AARCH64_INS_ALIAS_LD2W, // Real instr.: AARCH64_LD2W_IMM
	AARCH64_INS_ALIAS_LD3W, // Real instr.: AARCH64_LD3W_IMM
	AARCH64_INS_ALIAS_LD4W, // Real instr.: AARCH64_LD4W_IMM
	AARCH64_INS_ALIAS_LD2D, // Real instr.: AARCH64_LD2D_IMM
	AARCH64_INS_ALIAS_LD3D, // Real instr.: AARCH64_LD3D_IMM
	AARCH64_INS_ALIAS_LD4D, // Real instr.: AARCH64_LD4D_IMM
	AARCH64_INS_ALIAS_LD2Q, // Real instr.: AARCH64_LD2Q_IMM
	AARCH64_INS_ALIAS_LD3Q, // Real instr.: AARCH64_LD3Q_IMM
	AARCH64_INS_ALIAS_LD4Q, // Real instr.: AARCH64_LD4Q_IMM
	AARCH64_INS_ALIAS_LDNT1H, // Real instr.: AARCH64_LDNT1H_ZRI
	AARCH64_INS_ALIAS_LDNT1W, // Real instr.: AARCH64_LDNT1W_ZRI
	AARCH64_INS_ALIAS_LDNT1D, // Real instr.: AARCH64_LDNT1D_ZRI
	AARCH64_INS_ALIAS_ST1H, // Real instr.: AARCH64_ST1H_IMM
	AARCH64_INS_ALIAS_ST1W, // Real instr.: AARCH64_ST1W_IMM
	AARCH64_INS_ALIAS_ST1D, // Real instr.: AARCH64_ST1D_IMM
	AARCH64_INS_ALIAS_ST3B, // Real instr.: AARCH64_ST3B_IMM
	AARCH64_INS_ALIAS_ST4B, // Real instr.: AARCH64_ST4B_IMM
	AARCH64_INS_ALIAS_ST2H, // Real instr.: AARCH64_ST2H_IMM
	AARCH64_INS_ALIAS_ST3H, // Real instr.: AARCH64_ST3H_IMM
	AARCH64_INS_ALIAS_ST4H, // Real instr.: AARCH64_ST4H_IMM
	AARCH64_INS_ALIAS_ST2W, // Real instr.: AARCH64_ST2W_IMM
	AARCH64_INS_ALIAS_ST3W, // Real instr.: AARCH64_ST3W_IMM
	AARCH64_INS_ALIAS_ST4W, // Real instr.: AARCH64_ST4W_IMM
	AARCH64_INS_ALIAS_ST2D, // Real instr.: AARCH64_ST2D_IMM
	AARCH64_INS_ALIAS_ST3D, // Real instr.: AARCH64_ST3D_IMM
	AARCH64_INS_ALIAS_ST4D, // Real instr.: AARCH64_ST4D_IMM
	AARCH64_INS_ALIAS_ST3Q, // Real instr.: AARCH64_ST3Q_IMM
	AARCH64_INS_ALIAS_ST4Q, // Real instr.: AARCH64_ST4Q_IMM
	AARCH64_INS_ALIAS_STNT1H, // Real instr.: AARCH64_STNT1H_ZRI
	AARCH64_INS_ALIAS_STNT1W, // Real instr.: AARCH64_STNT1W_ZRI
	AARCH64_INS_ALIAS_STNT1D, // Real instr.: AARCH64_STNT1D_ZRI
	AARCH64_INS_ALIAS_PRFH, // Real instr.: AARCH64_PRFH_PRI
	AARCH64_INS_ALIAS_PRFW, // Real instr.: AARCH64_PRFW_PRI
	AARCH64_INS_ALIAS_PRFD, // Real instr.: AARCH64_PRFD_PRI
	AARCH64_INS_ALIAS_CNTH, // Real instr.: AARCH64_CNTH_XPiI
	AARCH64_INS_ALIAS_CNTW, // Real instr.: AARCH64_CNTW_XPiI
	AARCH64_INS_ALIAS_CNTD, // Real instr.: AARCH64_CNTD_XPiI
	AARCH64_INS_ALIAS_DECB, // Real instr.: AARCH64_DECB_XPiI
	AARCH64_INS_ALIAS_INCH, // Real instr.: AARCH64_INCH_XPiI
	AARCH64_INS_ALIAS_DECH, // Real instr.: AARCH64_DECH_XPiI
	AARCH64_INS_ALIAS_INCW, // Real instr.: AARCH64_INCW_XPiI
	AARCH64_INS_ALIAS_DECW, // Real instr.: AARCH64_DECW_XPiI
	AARCH64_INS_ALIAS_INCD, // Real instr.: AARCH64_INCD_XPiI
	AARCH64_INS_ALIAS_DECD, // Real instr.: AARCH64_DECD_XPiI
	AARCH64_INS_ALIAS_SQDECB, // Real instr.: AARCH64_SQDECB_XPiWdI
	AARCH64_INS_ALIAS_UQDECB, // Real instr.: AARCH64_UQDECB_WPiI
	AARCH64_INS_ALIAS_UQINCH, // Real instr.: AARCH64_UQINCH_WPiI
	AARCH64_INS_ALIAS_SQDECH, // Real instr.: AARCH64_SQDECH_XPiWdI
	AARCH64_INS_ALIAS_UQDECH, // Real instr.: AARCH64_UQDECH_WPiI
	AARCH64_INS_ALIAS_SQINCW, // Real instr.: AARCH64_SQINCW_XPiWdI
	AARCH64_INS_ALIAS_UQINCW, // Real instr.: AARCH64_UQINCW_WPiI
	AARCH64_INS_ALIAS_SQDECW, // Real instr.: AARCH64_SQDECW_XPiWdI
	AARCH64_INS_ALIAS_UQDECW, // Real instr.: AARCH64_UQDECW_WPiI
	AARCH64_INS_ALIAS_SQINCD, // Real instr.: AARCH64_SQINCD_XPiWdI
	AARCH64_INS_ALIAS_UQINCD, // Real instr.: AARCH64_UQINCD_WPiI
	AARCH64_INS_ALIAS_SQDECD, // Real instr.: AARCH64_SQDECD_XPiWdI
	AARCH64_INS_ALIAS_UQDECD, // Real instr.: AARCH64_UQDECD_WPiI
	AARCH64_INS_ALIAS_MOVS, // Real instr.: AARCH64_ORRS_PPzPP
	AARCH64_INS_ALIAS_NOT, // Real instr.: AARCH64_EOR_PPzPP
	AARCH64_INS_ALIAS_NOTS, // Real instr.: AARCH64_EORS_PPzPP
	AARCH64_INS_ALIAS_LD1ROH, // Real instr.: AARCH64_LD1RO_H_IMM
	AARCH64_INS_ALIAS_LD1ROW, // Real instr.: AARCH64_LD1RO_W_IMM
	AARCH64_INS_ALIAS_LD1ROD, // Real instr.: AARCH64_LD1RO_D_IMM
	AARCH64_INS_ALIAS_BCAX, // Real instr.: AARCH64_BCAX_ZZZZ
	AARCH64_INS_ALIAS_BSL, // Real instr.: AARCH64_BSL_ZZZZ
	AARCH64_INS_ALIAS_BSL1N, // Real instr.: AARCH64_BSL1N_ZZZZ
	AARCH64_INS_ALIAS_BSL2N, // Real instr.: AARCH64_BSL2N_ZZZZ
	AARCH64_INS_ALIAS_NBSL, // Real instr.: AARCH64_NBSL_ZZZZ
	AARCH64_INS_ALIAS_LDNT1SH, // Real instr.: AARCH64_LDNT1SH_ZZR_S_REAL
	AARCH64_INS_ALIAS_LDNT1SW, // Real instr.: AARCH64_LDNT1SW_ZZR_D_REAL


	ARM64_INS_ALIAS_CFP = AArch64_INS_ALIAS_CFP,
	ARM64_INS_ALIAS_DVP = AArch64_INS_ALIAS_DVP,
	ARM64_INS_ALIAS_COSP = AArch64_INS_ALIAS_COSP,
	ARM64_INS_ALIAS_CPP = AArch64_INS_ALIAS_CPP,
	ARM64_INS_ALIAS_IC = AArch64_INS_ALIAS_IC,
	ARM64_INS_ALIAS_DC = AArch64_INS_ALIAS_DC,
	ARM64_INS_ALIAS_AT = AArch64_INS_ALIAS_AT,
	ARM64_INS_ALIAS_TLBI = AArch64_INS_ALIAS_TLBI,
	ARM64_INS_ALIAS_TLBIP = AArch64_INS_ALIAS_TLBIP,
	ARM64_INS_ALIAS_RPRFM = AArch64_INS_ALIAS_RPRFM,
	ARM64_INS_ALIAS_LSL = AArch64_INS_ALIAS_LSL,
	ARM64_INS_ALIAS_SBFX = AArch64_INS_ALIAS_SBFX,
	ARM64_INS_ALIAS_UBFX = AArch64_INS_ALIAS_UBFX,
	ARM64_INS_ALIAS_SBFIZ = AArch64_INS_ALIAS_SBFIZ,
	ARM64_INS_ALIAS_UBFIZ = AArch64_INS_ALIAS_UBFIZ,
	ARM64_INS_ALIAS_BFC = AArch64_INS_ALIAS_BFC,
	ARM64_INS_ALIAS_BFI = AArch64_INS_ALIAS_BFI,
	ARM64_INS_ALIAS_BFXIL = AArch64_INS_ALIAS_BFXIL,

	ARM64_INS_ALIAS_END = AArch64_INS_ALIAS_END,
} arm64_insn;

typedef enum {
  ARM64_GRP_INVALID = AArch64_GRP_INVALID,

  ARM64_GRP_JUMP = AArch64_GRP_JUMP,
  ARM64_GRP_CALL = AArch64_GRP_CALL,
  ARM64_GRP_RET = AArch64_GRP_RET,
  ARM64_GRP_INT = AArch64_GRP_INT,
  ARM64_GRP_PRIVILEGE = AArch64_GRP_PRIVILEGE,
  ARM64_GRP_BRANCH_RELATIVE = AArch64_GRP_BRANCH_RELATIVE,

	AARCH64_FEATURE_HASV8_0A = 128,
	AARCH64_FEATURE_HASV8_1A,
	AARCH64_FEATURE_HASV8_2A,
	AARCH64_FEATURE_HASV8_3A,
	AARCH64_FEATURE_HASV8_4A,
	AARCH64_FEATURE_HASV8_5A,
	AARCH64_FEATURE_HASV8_6A,
	AARCH64_FEATURE_HASV8_7A,
	AARCH64_FEATURE_HASV8_8A,
	AARCH64_FEATURE_HASV8_9A,
	AARCH64_FEATURE_HASV9_0A,
	AARCH64_FEATURE_HASV9_1A,
	AARCH64_FEATURE_HASV9_2A,
	AARCH64_FEATURE_HASV9_3A,
	AARCH64_FEATURE_HASV9_4A,
	AARCH64_FEATURE_HASV8_0R,
	AARCH64_FEATURE_HASEL2VMSA,
	AARCH64_FEATURE_HASEL3,
	AARCH64_FEATURE_HASVH,
	AARCH64_FEATURE_HASLOR,
	AARCH64_FEATURE_HASPAUTH,
	AARCH64_FEATURE_HASPAUTHLR,
	AARCH64_FEATURE_HASJS,
	AARCH64_FEATURE_HASCCIDX,
	AARCH64_FEATURE_HASCOMPLXNUM,
	AARCH64_FEATURE_HASNV,
	AARCH64_FEATURE_HASMPAM,
	AARCH64_FEATURE_HASDIT,
	AARCH64_FEATURE_HASTRACEV8_4,
	AARCH64_FEATURE_HASAM,
	AARCH64_FEATURE_HASSEL2,
	AARCH64_FEATURE_HASTLB_RMI,
	AARCH64_FEATURE_HASFLAGM,
	AARCH64_FEATURE_HASRCPC_IMMO,
	AARCH64_FEATURE_HASFPARMV8,
	AARCH64_FEATURE_HASNEON,
	AARCH64_FEATURE_HASSM4,
	AARCH64_FEATURE_HASSHA3,
	AARCH64_FEATURE_HASSHA2,
	AARCH64_FEATURE_HASAES,
	AARCH64_FEATURE_HASDOTPROD,
	AARCH64_FEATURE_HASCRC,
	AARCH64_FEATURE_HASCSSC,
	AARCH64_FEATURE_HASLSE,
	AARCH64_FEATURE_HASRAS,
	AARCH64_FEATURE_HASRDM,
	AARCH64_FEATURE_HASFULLFP16,
	AARCH64_FEATURE_HASFP16FML,
	AARCH64_FEATURE_HASSPE,
	AARCH64_FEATURE_HASFUSEAES,
	AARCH64_FEATURE_HASSVE,
	AARCH64_FEATURE_HASSVE2,
	AARCH64_FEATURE_HASSVE2P1,
	AARCH64_FEATURE_HASSVE2AES,
	AARCH64_FEATURE_HASSVE2SM4,
	AARCH64_FEATURE_HASSVE2SHA3,
	AARCH64_FEATURE_HASSVE2BITPERM,
	AARCH64_FEATURE_HASB16B16,
	AARCH64_FEATURE_HASSME,
	AARCH64_FEATURE_HASSMEF64F64,
	AARCH64_FEATURE_HASSMEF16F16,
	AARCH64_FEATURE_HASSMEFA64,
	AARCH64_FEATURE_HASSMEI16I64,
	AARCH64_FEATURE_HASSME2,
	AARCH64_FEATURE_HASSME2P1,
	AARCH64_FEATURE_HASFPMR,
	AARCH64_FEATURE_HASFP8,
	AARCH64_FEATURE_HASFAMINMAX,
	AARCH64_FEATURE_HASFP8FMA,
	AARCH64_FEATURE_HASSSVE_FP8FMA,
	AARCH64_FEATURE_HASFP8DOT2,
	AARCH64_FEATURE_HASSSVE_FP8DOT2,
	AARCH64_FEATURE_HASFP8DOT4,
	AARCH64_FEATURE_HASSSVE_FP8DOT4,
	AARCH64_FEATURE_HASLUT,
	AARCH64_FEATURE_HASSME_LUTV2,
	AARCH64_FEATURE_HASSMEF8F16,
	AARCH64_FEATURE_HASSMEF8F32,
	AARCH64_FEATURE_HASSVEORSME,
	AARCH64_FEATURE_HASSVE2ORSME,
	AARCH64_FEATURE_HASSVE2ORSME2,
	AARCH64_FEATURE_HASSVE2P1_OR_HASSME,
	AARCH64_FEATURE_HASSVE2P1_OR_HASSME2,
	AARCH64_FEATURE_HASSVE2P1_OR_HASSME2P1,
	AARCH64_FEATURE_HASNEONORSME,
	AARCH64_FEATURE_HASRCPC,
	AARCH64_FEATURE_HASALTNZCV,
	AARCH64_FEATURE_HASFRINT3264,
	AARCH64_FEATURE_HASSB,
	AARCH64_FEATURE_HASPREDRES,
	AARCH64_FEATURE_HASCCDP,
	AARCH64_FEATURE_HASBTI,
	AARCH64_FEATURE_HASMTE,
	AARCH64_FEATURE_HASTME,
	AARCH64_FEATURE_HASETE,
	AARCH64_FEATURE_HASTRBE,
	AARCH64_FEATURE_HASBF16,
	AARCH64_FEATURE_HASMATMULINT8,
	AARCH64_FEATURE_HASMATMULFP32,
	AARCH64_FEATURE_HASMATMULFP64,
	AARCH64_FEATURE_HASXS,
	AARCH64_FEATURE_HASWFXT,
	AARCH64_FEATURE_HASLS64,
	AARCH64_FEATURE_HASBRBE,
	AARCH64_FEATURE_HASSPE_EEF,
	AARCH64_FEATURE_HASHBC,
	AARCH64_FEATURE_HASMOPS,
	AARCH64_FEATURE_HASCLRBHB,
	AARCH64_FEATURE_HASSPECRES2,
	AARCH64_FEATURE_HASITE,
	AARCH64_FEATURE_HASTHE,
	AARCH64_FEATURE_HASRCPC3,
	AARCH64_FEATURE_HASLSE128,
	AARCH64_FEATURE_HASD128,
	AARCH64_FEATURE_HASCHK,
	AARCH64_FEATURE_HASGCS,
	AARCH64_FEATURE_HASCPA,
	AARCH64_FEATURE_USENEGATIVEIMMEDIATES,
	AARCH64_FEATURE_HASCCPP,
	AARCH64_FEATURE_HASPAN,
	AARCH64_FEATURE_HASPSUAO,
	AARCH64_FEATURE_HASPAN_RWV,
	AARCH64_FEATURE_HASCONTEXTIDREL2,


  ARM64_GRP_ENDING = AArch64_GRP_ENDING,
} arm64_insn_group;

#ifdef __cplusplus
}
#endif

#endif
