# Enable internal termination resistor on LVDS 125MHz ref_clk
#set_property DIFF_TERM TRUE [get_ports ref_clk_p]
#set_property DIFF_TERM TRUE [get_ports ref_clk_n]

# Define I/O standards
#set_property IOSTANDARD LVCMOS25 [get_ports mdio_io_port_3_mdc]
#set_property IOSTANDARD LVCMOS25 [get_ports mdio_io_port_3_mdio_io]
#set_property IOSTANDARD LVCMOS25 [get_ports reset_port_2]
set_property IOSTANDARD LVCMOS25 [get_ports reset_port_0]
set_property IOSTANDARD LVCMOS25 [get_ports reset_port_1]
#set_property IOSTANDARD LVCMOS25 [get_ports reset_port_3]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_0_rd[3]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_0_rd[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_0_rd[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_0_rd[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_0_td[3]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_0_td[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_0_td[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_0_td[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_1_rd[3]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_1_rd[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_1_rd[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_1_rd[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_1_td[3]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_1_td[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_1_td[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_1_td[0]}]
#set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_2_rd[3]}]
#set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_2_rd[2]}]
#set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_2_rd[1]}]
#set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_2_rd[0]}]
#set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_2_td[3]}]
#set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_2_td[2]}]
#set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_2_td[1]}]
#set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_2_td[0]}]
#set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_3_rd[3]}]
#set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_3_rd[2]}]
#set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_3_rd[1]}]
#set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_3_rd[0]}]
#set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_3_td[3]}]
#set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_3_td[2]}]
#set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_3_td[1]}]
#set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_3_td[0]}]
#set_property IOSTANDARD LVCMOS25 [get_ports mdio_io_port_0_mdio_io]
#set_property IOSTANDARD LVCMOS25 [get_ports mdio_io_port_0_mdc]
#set_property IOSTANDARD LVCMOS25 [get_ports mdio_io_port_1_mdio_io]
#set_property IOSTANDARD LVCMOS25 [get_ports mdio_io_port_1_mdc]
#set_property IOSTANDARD LVCMOS25 [get_ports mdio_io_port_2_mdio_io]
#set_property IOSTANDARD LVCMOS25 [get_ports mdio_io_port_2_mdc]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_0_rx_ctl]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_0_rxc]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_0_tx_ctl]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_0_txc]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_1_rx_ctl]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_1_rxc]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_1_tx_ctl]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_1_txc]
#set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_2_rx_ctl]
#set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_2_rxc]
#set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_2_tx_ctl]
#set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_2_txc]
#set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_3_rx_ctl]
#set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_3_tx_ctl]
#set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_3_rxc]
#set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_3_txc]
#set_property IOSTANDARD LVDS_25 [get_ports ref_clk_p]
#set_property IOSTANDARD LVDS_25 [get_ports ref_clk_n]
set_property IOSTANDARD LVCMOS25 [get_ports {ref_clk_oe[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports {ref_clk_fsel[0]}]
set_property PACKAGE_PIN L21 [get_ports {rgmii_port_1_rd[0]}]
#set_property PACKAGE_PIN L22 [get_ports mdio_io_port_0_mdio_io]
set_property PACKAGE_PIN T19 [get_ports {rgmii_port_1_rd[2]}]
#set_property PACKAGE_PIN K20 [get_ports mdio_io_port_1_mdio_io]
#set_property PACKAGE_PIN D20 [get_ports rgmii_port_3_rxc]
#set_property PACKAGE_PIN C20 [get_ports rgmii_port_3_rx_ctl]
#set_property PACKAGE_PIN E21 [get_ports {rgmii_port_3_rd[1]}]
#set_property PACKAGE_PIN D21 [get_ports {rgmii_port_3_rd[3]}]
set_property PACKAGE_PIN N19 [get_ports rgmii_port_1_rxc]
set_property PACKAGE_PIN N20 [get_ports rgmii_port_1_rx_ctl]
#set_property PACKAGE_PIN J18 [get_ports mdio_io_port_0_mdc]
set_property PACKAGE_PIN K18 [get_ports reset_port_0]
set_property PACKAGE_PIN R20 [get_ports {rgmii_port_1_rd[1]}]
set_property PACKAGE_PIN R21 [get_ports {rgmii_port_1_rd[3]}]
#set_property PACKAGE_PIN M17 [get_ports mdio_io_port_1_mdc]
#set_property PACKAGE_PIN B19 [get_ports rgmii_port_2_rxc]
#set_property PACKAGE_PIN E15 [get_ports {rgmii_port_2_rd[2]}]
#set_property PACKAGE_PIN D15 [get_ports {rgmii_port_2_rd[3]}]
#set_property PACKAGE_PIN F18 [get_ports {rgmii_port_3_rd[0]}]
#set_property PACKAGE_PIN E18 [get_ports {rgmii_port_3_rd[2]}]
set_property PACKAGE_PIN M19 [get_ports rgmii_port_0_rxc]
set_property PACKAGE_PIN M20 [get_ports rgmii_port_0_rx_ctl]
set_property PACKAGE_PIN N22 [get_ports {rgmii_port_0_rd[2]}]
set_property PACKAGE_PIN P22 [get_ports {rgmii_port_0_rd[3]}]
set_property PACKAGE_PIN J21 [get_ports {rgmii_port_0_td[1]}]
set_property PACKAGE_PIN J22 [get_ports {rgmii_port_0_td[2]}]
set_property PACKAGE_PIN P21 [get_ports {rgmii_port_1_td[0]}]
set_property PACKAGE_PIN J20 [get_ports {rgmii_port_1_td[2]}]
set_property PACKAGE_PIN K21 [get_ports {rgmii_port_1_td[3]}]
#set_property PACKAGE_PIN G20 [get_ports rgmii_port_2_rx_ctl]
#set_property PACKAGE_PIN G21 [get_ports {rgmii_port_2_rd[0]}]
#set_property PACKAGE_PIN G19 [get_ports {rgmii_port_2_td[1]}]
#set_property PACKAGE_PIN F19 [get_ports {rgmii_port_2_td[2]}]
#set_property PACKAGE_PIN D22 [get_ports rgmii_port_2_tx_ctl]
#set_property PACKAGE_PIN C22 [get_ports mdio_io_port_2_mdio_io]
#set_property PACKAGE_PIN C18 [get_ports {rgmii_port_3_td[0]}]
#set_property PACKAGE_PIN B16 [get_ports {rgmii_port_3_td[2]}]
#set_property PACKAGE_PIN B17 [get_ports {rgmii_port_3_td[3]}]
set_property PACKAGE_PIN P17 [get_ports {rgmii_port_0_rd[0]}]
set_property PACKAGE_PIN P18 [get_ports {rgmii_port_0_rd[1]}]
set_property PACKAGE_PIN M21 [get_ports {rgmii_port_0_td[0]}]
set_property PACKAGE_PIN M22 [get_ports rgmii_port_0_txc]
set_property PACKAGE_PIN T16 [get_ports {rgmii_port_0_td[3]}]
set_property PACKAGE_PIN T17 [get_ports rgmii_port_0_tx_ctl]
set_property PACKAGE_PIN N17 [get_ports {rgmii_port_1_td[1]}]
set_property PACKAGE_PIN N18 [get_ports rgmii_port_1_txc]
set_property PACKAGE_PIN J16 [get_ports rgmii_port_1_tx_ctl]
set_property PACKAGE_PIN J17 [get_ports reset_port_1]
#set_property PACKAGE_PIN G15 [get_ports {rgmii_port_2_rd[1]}]
#set_property PACKAGE_PIN G16 [get_ports {rgmii_port_2_td[0]}]
#set_property PACKAGE_PIN E19 [get_ports rgmii_port_2_txc]
#set_property PACKAGE_PIN E20 [get_ports {rgmii_port_2_td[3]}]
#set_property PACKAGE_PIN A18 [get_ports mdio_io_port_2_mdc]
#set_property PACKAGE_PIN A19 [get_ports reset_port_2]
#set_property PACKAGE_PIN A16 [get_ports {rgmii_port_3_td[1]}]
#set_property PACKAGE_PIN A17 [get_ports rgmii_port_3_txc]
#set_property PACKAGE_PIN C15 [get_ports rgmii_port_3_tx_ctl]
#set_property PACKAGE_PIN B15 [get_ports mdio_io_port_3_mdc]
#set_property PACKAGE_PIN A21 [get_ports mdio_io_port_3_mdio_io]
#set_property PACKAGE_PIN L19 [get_ports ref_clk_n]
set_property PACKAGE_PIN L17 [get_ports {ref_clk_oe[0]}]
set_property PACKAGE_PIN K19 [get_ports {ref_clk_fsel[0]}]
#set_property PACKAGE_PIN A22 [get_ports reset_port_3]


create_clock -period 8.000 -name design_1_eth_mac_0_rgmii_rx_clk -waveform {0.000 4.000} [get_ports rgmii_port_0_rxc]
create_clock -period 8.000 -name design_1_eth_mac_1_rgmii_rx_clk -waveform {0.000 4.000} [get_ports rgmii_port_1_rxc]



set_property MARK_DEBUG true [get_nets design_1_i/gmii2axis_0_m00_axis_tvalid]
set_property MARK_DEBUG true [get_nets design_1_i/xlslice_valid_1_Dout_0]

set_property MARK_DEBUG true [get_nets {design_1_i/gmii2axis_0/U0/s00_axis_tdata[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/gmii2axis_0/U0/s00_axis_tdata[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/gmii2axis_0/U0/s00_axis_tdata[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/gmii2axis_0/U0/s00_axis_tdata[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/gmii2axis_0/U0/m00_axis_tdata[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/gmii2axis_0/U0/m00_axis_tdata[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/gmii2axis_0/U0/m00_axis_tdata[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/gmii2axis_0/U0/s00_axis_tdata[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/gmii2axis_0/U0/s00_axis_tdata[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/gmii2axis_0/U0/s00_axis_tdata[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/gmii2axis_0/U0/s00_axis_tdata[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/gmii2axis_0/U0/m00_axis_tdata[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/gmii2axis_0/U0/m00_axis_tdata[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/gmii2axis_0/U0/m00_axis_tdata[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/gmii2axis_0/U0/m00_axis_tdata[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/gmii2axis_0/U0/m00_axis_tdata[0]}]
create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list design_1_i/gmii2axis_0/U0/gmii_to_rgmii/U0/i_gmii_to_rgmii_block/gmii_to_rgmii_0_core/i_gmii_to_rgmii/i_gmii_to_rgmii/C]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 8 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/gmii2axis_0/U0/m00_axis_tdata[0]} {design_1_i/gmii2axis_0/U0/m00_axis_tdata[1]} {design_1_i/gmii2axis_0/U0/m00_axis_tdata[2]} {design_1_i/gmii2axis_0/U0/m00_axis_tdata[3]} {design_1_i/gmii2axis_0/U0/m00_axis_tdata[4]} {design_1_i/gmii2axis_0/U0/m00_axis_tdata[5]} {design_1_i/gmii2axis_0/U0/m00_axis_tdata[6]} {design_1_i/gmii2axis_0/U0/m00_axis_tdata[7]}]]
create_debug_core u_ila_1 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_1]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property port_width 1 [get_debug_ports u_ila_1/clk]
connect_debug_port u_ila_1/clk [get_nets [list design_1_i/gmii2axis_0/U0/gmii_to_rgmii/U0/i_gmii_to_rgmii_block/gmii_tx_clk]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
set_property port_width 8 [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {design_1_i/gmii2axis_0/U0/s00_axis_tdata[0]} {design_1_i/gmii2axis_0/U0/s00_axis_tdata[1]} {design_1_i/gmii2axis_0/U0/s00_axis_tdata[2]} {design_1_i/gmii2axis_0/U0/s00_axis_tdata[3]} {design_1_i/gmii2axis_0/U0/s00_axis_tdata[4]} {design_1_i/gmii2axis_0/U0/s00_axis_tdata[5]} {design_1_i/gmii2axis_0/U0/s00_axis_tdata[6]} {design_1_i/gmii2axis_0/U0/s00_axis_tdata[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 1 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list design_1_i/gmii2axis_0_m00_axis_tvalid]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe1]
set_property port_width 1 [get_debug_ports u_ila_1/probe1]
connect_debug_port u_ila_1/probe1 [get_nets [list design_1_i/xlslice_valid_1_Dout_0]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets u_ila_1_gmii_tx_clk]
