{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 11 15:10:35 2021 " "Info: Processing started: Thu Nov 11 15:10:35 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Decodificador -c Decodificador " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Decodificador -c Decodificador" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file decodificador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decodificador-hardware " "Info: Found design unit 1: Decodificador-hardware" {  } { { "Decodificador.vhd" "" { Text "D:/intelFPGA_lite/Arquivos/Projetos/Etapa 2/Exercicio 2 When/Decodificador.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Decodificador " "Info: Found entity 1: Decodificador" {  } { { "Decodificador.vhd" "" { Text "D:/intelFPGA_lite/Arquivos/Projetos/Etapa 2/Exercicio 2 When/Decodificador.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Decodificador " "Info: Elaborating entity \"Decodificador\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[0\] Decodificador.vhd(16) " "Info (10041): Inferred latch for \"S\[0\]\" at Decodificador.vhd(16)" {  } { { "Decodificador.vhd" "" { Text "D:/intelFPGA_lite/Arquivos/Projetos/Etapa 2/Exercicio 2 When/Decodificador.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[1\] Decodificador.vhd(16) " "Info (10041): Inferred latch for \"S\[1\]\" at Decodificador.vhd(16)" {  } { { "Decodificador.vhd" "" { Text "D:/intelFPGA_lite/Arquivos/Projetos/Etapa 2/Exercicio 2 When/Decodificador.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[2\] Decodificador.vhd(16) " "Info (10041): Inferred latch for \"S\[2\]\" at Decodificador.vhd(16)" {  } { { "Decodificador.vhd" "" { Text "D:/intelFPGA_lite/Arquivos/Projetos/Etapa 2/Exercicio 2 When/Decodificador.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[3\] Decodificador.vhd(16) " "Info (10041): Inferred latch for \"S\[3\]\" at Decodificador.vhd(16)" {  } { { "Decodificador.vhd" "" { Text "D:/intelFPGA_lite/Arquivos/Projetos/Etapa 2/Exercicio 2 When/Decodificador.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[4\] Decodificador.vhd(16) " "Info (10041): Inferred latch for \"S\[4\]\" at Decodificador.vhd(16)" {  } { { "Decodificador.vhd" "" { Text "D:/intelFPGA_lite/Arquivos/Projetos/Etapa 2/Exercicio 2 When/Decodificador.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[5\] Decodificador.vhd(16) " "Info (10041): Inferred latch for \"S\[5\]\" at Decodificador.vhd(16)" {  } { { "Decodificador.vhd" "" { Text "D:/intelFPGA_lite/Arquivos/Projetos/Etapa 2/Exercicio 2 When/Decodificador.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[6\] Decodificador.vhd(16) " "Info (10041): Inferred latch for \"S\[6\]\" at Decodificador.vhd(16)" {  } { { "Decodificador.vhd" "" { Text "D:/intelFPGA_lite/Arquivos/Projetos/Etapa 2/Exercicio 2 When/Decodificador.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[7\] Decodificador.vhd(16) " "Info (10041): Inferred latch for \"S\[7\]\" at Decodificador.vhd(16)" {  } { { "Decodificador.vhd" "" { Text "D:/intelFPGA_lite/Arquivos/Projetos/Etapa 2/Exercicio 2 When/Decodificador.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "19 " "Info: Implemented 19 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Info: Implemented 8 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "240 " "Info: Peak virtual memory: 240 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 11 15:10:37 2021 " "Info: Processing ended: Thu Nov 11 15:10:37 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
