/* SPDX-License-Identifier: Apache-2.0 */
/* Copyright Â© 2019-2022 Tensil AI Company */

#pragma once

#ifdef TENSIL_TARGET_ZCU104

#define TENSIL_PLATFORM_DECODER_TIMEOUT 100
#define TENSIL_PLATFORM_SAMPLE_BLOCK_SIZE 1024

#define TENSIL_PLATFORM_ENABLE_FILE_SYSTEM
#define TENSIL_PLATFORM_ENABLE_STDIO

#define TENSIL_PLATFORM_INSTRUCTION_AXI_DMA_DEVICE_ID XPAR_AXIDMA_0_DEVICE_ID
#define TENSIL_PLATFORM_SAMPLE_AXI_DMA_DEVICE_ID XPAR_AXIDMA_1_DEVICE_ID

#define TENSIL_PLATFORM_PROG_BUFFER_BASE 0x10000000
#define TENSIL_PLATFORM_PROG_BUFFER_HIGH 0x40000000

#define TENSIL_PLATFORM_DRAM_BUFFER_BASE TENSIL_PLATFORM_PROG_BUFFER_HIGH
#define TENSIL_PLATFORM_DRAM_BUFFER_HIGH 0x50000000

#define TENSIL_PLATFORM_SAMPLE_BUFFER_BASE TENSIL_PLATFORM_DRAM_BUFFER_HIGH
#define TENSIL_PLATFORM_SAMPLE_BUFFER_HIGH 0x60000000

#endif

#ifdef TENSIL_TARGET_ULTRA96_V2

#define TENSIL_PLATFORM_DECODER_TIMEOUT 100
#define TENSIL_PLATFORM_SAMPLE_BLOCK_SIZE 1024

#define TENSIL_PLATFORM_ENABLE_FILE_SYSTEM
#define TENSIL_PLATFORM_ENABLE_STDIO

#define TENSIL_PLATFORM_INSTRUCTION_AXI_DMA_DEVICE_ID XPAR_AXIDMA_0_DEVICE_ID
#define TENSIL_PLATFORM_SAMPLE_AXI_DMA_DEVICE_ID XPAR_AXIDMA_1_DEVICE_ID

#define TENSIL_PLATFORM_PROG_BUFFER_BASE 0x10000000
#define TENSIL_PLATFORM_PROG_BUFFER_HIGH 0x40000000

#define TENSIL_PLATFORM_DRAM_BUFFER_BASE TENSIL_PLATFORM_PROG_BUFFER_HIGH
#define TENSIL_PLATFORM_DRAM_BUFFER_HIGH 0x50000000

#define TENSIL_PLATFORM_SAMPLE_BUFFER_BASE TENSIL_PLATFORM_DRAM_BUFFER_HIGH
#define TENSIL_PLATFORM_SAMPLE_BUFFER_HIGH 0x60000000

#endif

#ifdef TENSIL_TARGET_PYNQ_Z1

#define TENSIL_PLATFORM_DECODER_TIMEOUT 100
#define TENSIL_PLATFORM_SAMPLE_BLOCK_SIZE 1024

#define TENSIL_PLATFORM_ENABLE_FILE_SYSTEM
#define TENSIL_PLATFORM_ENABLE_STDIO

// #define TENSIL_PLATFORM_INSTRUCTION_AXI_DMA_DEVICE_ID XPAR_AXIDMA_0_DEVICE_ID
// #define TENSIL_PLATFORM_SAMPLE_AXI_DMA_DEVICE_ID XPAR_AXIDMA_1_DEVICE_ID
#define TENSIL_PLATFORM_INSTRUCTION_AXI_DMA_DEVICE_ID XPAR_AXIDMA_1_DEVICE_ID
#define TENSIL_PLATFORM_SAMPLE_AXI_DMA_DEVICE_ID XPAR_AXIDMA_0_DEVICE_ID

#define TENSIL_PLATFORM_PROG_BUFFER_BASE 0x00400000
#define TENSIL_PLATFORM_PROG_BUFFER_HIGH 0x08000000

#define TENSIL_PLATFORM_DRAM_BUFFER_BASE TENSIL_PLATFORM_PROG_BUFFER_HIGH
#define TENSIL_PLATFORM_DRAM_BUFFER_HIGH 0x0c000000

#define TENSIL_PLATFORM_SAMPLE_BUFFER_BASE TENSIL_PLATFORM_DRAM_BUFFER_HIGH
#define TENSIL_PLATFORM_SAMPLE_BUFFER_HIGH 0x0fffffff

#endif

#ifdef TENSIL_TARGET_ARTY_A7_100T

#define TENSIL_PLATFORM_INSTRUCTION_AXI_DMA_DEVICE_ID XPAR_AXIDMA_0_DEVICE_ID

#define TENSIL_PLATFORM_SAMPLE_BLOCK_SIZE 1024
#define TENSIL_PLATFORM_DECODER_TIMEOUT 100

#define TENSIL_PLATFORM_PROG_BUFFER_BASE 0x80400000
#define TENSIL_PLATFORM_PROG_BUFFER_HIGH 0x88000000

#define TENSIL_PLATFORM_DRAM_BUFFER_BASE TENSIL_PLATFORM_PROG_BUFFER_HIGH
#define TENSIL_PLATFORM_DRAM_BUFFER_HIGH 0x8c000000

#endif

#ifdef TENSIL_TARGET_CMOD_A7_35T

#define TENSIL_PLATFORM_INSTRUCTION_AXI_DMA_DEVICE_ID XPAR_AXIDMA_0_DEVICE_ID

#define TENSIL_PLATFORM_SAMPLE_BLOCK_SIZE 1024
#define TENSIL_PLATFORM_DECODER_TIMEOUT 100

#define TENSIL_PLATFORM_PROG_BUFFER_BASE 0x60010000
#define TENSIL_PLATFORM_PROG_BUFFER_HIGH 0x60020000

#define TENSIL_PLATFORM_DRAM_BUFFER_BASE TENSIL_PLATFORM_PROG_BUFFER_HIGH
#define TENSIL_PLATFORM_DRAM_BUFFER_HIGH 0x60080000

#endif
