Analysis & Synthesis report for dancedance
Sat May 31 01:26:30 2014
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. General Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Parameter Settings for User Entity Instance: Top-level Entity: |dancedance
 12. Parameter Settings for User Entity Instance: random_0:r0|LFSR_9b:lfsr1
 13. Parameter Settings for User Entity Instance: random_0:r0|LFSR_9b:lfsr2
 14. Parameter Settings for User Entity Instance: random_1:r1|LFSR_8b:lfsr1
 15. Parameter Settings for User Entity Instance: random_1:r1|LFSR_8b:lfsr2
 16. Parameter Settings for User Entity Instance: random_2:r2|LFSR_7b:lfsr1
 17. Parameter Settings for User Entity Instance: random_2:r2|LFSR_7b:lfsr2
 18. Parameter Settings for User Entity Instance: random_3:r3|LFSR_10b:lfsr1
 19. Parameter Settings for User Entity Instance: random_3:r3|LFSR_10b:lfsr2
 20. Parameter Settings for User Entity Instance: bank:b0|L0:light_0
 21. Parameter Settings for User Entity Instance: bank:b0|L1:light_1
 22. Parameter Settings for User Entity Instance: bank:b0|L2:light_2
 23. Parameter Settings for User Entity Instance: bank:b0|L3:light_3
 24. Parameter Settings for User Entity Instance: bank:b0|L4:light_4
 25. Parameter Settings for User Entity Instance: bank:b1|L0:light_0
 26. Parameter Settings for User Entity Instance: bank:b1|L1:light_1
 27. Parameter Settings for User Entity Instance: bank:b1|L2:light_2
 28. Parameter Settings for User Entity Instance: bank:b1|L3:light_3
 29. Parameter Settings for User Entity Instance: bank:b1|L4:light_4
 30. Parameter Settings for User Entity Instance: bank:b2|L0:light_0
 31. Parameter Settings for User Entity Instance: bank:b2|L1:light_1
 32. Parameter Settings for User Entity Instance: bank:b2|L2:light_2
 33. Parameter Settings for User Entity Instance: bank:b2|L3:light_3
 34. Parameter Settings for User Entity Instance: bank:b2|L4:light_4
 35. Parameter Settings for User Entity Instance: bank:b3|L0:light_0
 36. Parameter Settings for User Entity Instance: bank:b3|L1:light_1
 37. Parameter Settings for User Entity Instance: bank:b3|L2:light_2
 38. Parameter Settings for User Entity Instance: bank:b3|L3:light_3
 39. Parameter Settings for User Entity Instance: bank:b3|L4:light_4
 40. Parameter Settings for User Entity Instance: score_keep:sk|score_counter:sc
 41. Parameter Settings for User Entity Instance: counter_3b:ct
 42. Parameter Settings for Inferred Entity Instance: score_keep:sk|display:comb_3|lpm_divide:Div0
 43. Parameter Settings for Inferred Entity Instance: score_keep:sk|display:comb_3|lpm_divide:Mod0
 44. Parameter Settings for Inferred Entity Instance: score_keep:sk|display:comb_3|lpm_divide:Div1
 45. Parameter Settings for Inferred Entity Instance: score_keep:sk|display:comb_3|lpm_divide:Mod1
 46. Port Connectivity Checks: "mux8to1:col_3_green"
 47. Port Connectivity Checks: "mux8to1:col_3_red"
 48. Port Connectivity Checks: "mux8to1:col_2_green"
 49. Port Connectivity Checks: "mux8to1:col_2_red"
 50. Port Connectivity Checks: "mux8to1:col_1_green"
 51. Port Connectivity Checks: "mux8to1:col_1_red"
 52. Port Connectivity Checks: "mux8to1:col_0_green"
 53. Port Connectivity Checks: "mux8to1:col_0_red"
 54. Port Connectivity Checks: "score_keep:sk|display:comb_3|seg7:tmd"
 55. Port Connectivity Checks: "score_keep:sk|display:comb_3|seg7:umd"
 56. Port Connectivity Checks: "score_keep:sk|display:comb_3|seg7:td"
 57. Port Connectivity Checks: "score_keep:sk|display:comb_3|seg7:ud"
 58. Port Connectivity Checks: "random_3:r3|ten_bit_adder:adder"
 59. Port Connectivity Checks: "random_2:r2|ten_bit_adder:adder"
 60. Port Connectivity Checks: "random_1:r1|ten_bit_adder:adder"
 61. Port Connectivity Checks: "random_0:r0|ten_bit_adder:adder|full_adder:FA0"
 62. Port Connectivity Checks: "random_0:r0|ten_bit_adder:adder"
 63. Elapsed Time Per Partition
 64. Analysis & Synthesis Equations
 65. Analysis & Synthesis Messages
 66. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat May 31 01:26:30 2014           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; dancedance                                      ;
; Top-level Entity Name              ; dancedance                                      ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 465                                             ;
;     Total combinational functions  ; 424                                             ;
;     Dedicated logic registers      ; 123                                             ;
; Total registers                    ; 123                                             ;
; Total pins                         ; 55                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C20F484C7       ;                    ;
; Top-level entity name                                                      ; dancedance         ; dancedance         ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                     ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------------+---------+
; LFSR_10b.v                       ; yes             ; User Verilog HDL File        ; C:/altera/13.0sp1/KAIYU ZHENG LAB8 NEW/KAIYU ZHENG LAB8 NEW/KAIYU ZHENG LAB8 NEW/lab8/LFSR_10b.v                 ;         ;
; LFSR_7R.v                        ; yes             ; User Verilog HDL File        ; C:/altera/13.0sp1/KAIYU ZHENG LAB8 NEW/KAIYU ZHENG LAB8 NEW/KAIYU ZHENG LAB8 NEW/lab8/LFSR_7R.v                  ;         ;
; LFSR_13R.v                       ; yes             ; User Verilog HDL File        ; C:/altera/13.0sp1/KAIYU ZHENG LAB8 NEW/KAIYU ZHENG LAB8 NEW/KAIYU ZHENG LAB8 NEW/lab8/LFSR_13R.v                 ;         ;
; random_1.v                       ; yes             ; User Verilog HDL File        ; C:/altera/13.0sp1/KAIYU ZHENG LAB8 NEW/KAIYU ZHENG LAB8 NEW/KAIYU ZHENG LAB8 NEW/lab8/random_1.v                 ;         ;
; random_2.v                       ; yes             ; User Verilog HDL File        ; C:/altera/13.0sp1/KAIYU ZHENG LAB8 NEW/KAIYU ZHENG LAB8 NEW/KAIYU ZHENG LAB8 NEW/lab8/random_2.v                 ;         ;
; random_3.v                       ; yes             ; User Verilog HDL File        ; C:/altera/13.0sp1/KAIYU ZHENG LAB8 NEW/KAIYU ZHENG LAB8 NEW/KAIYU ZHENG LAB8 NEW/lab8/random_3.v                 ;         ;
; counter_3b.v                     ; yes             ; User Verilog HDL File        ; C:/altera/13.0sp1/KAIYU ZHENG LAB8 NEW/KAIYU ZHENG LAB8 NEW/KAIYU ZHENG LAB8 NEW/lab8/counter_3b.v               ;         ;
; bank.v                           ; yes             ; User Verilog HDL File        ; C:/altera/13.0sp1/KAIYU ZHENG LAB8 NEW/KAIYU ZHENG LAB8 NEW/KAIYU ZHENG LAB8 NEW/lab8/bank.v                     ;         ;
; utility.v                        ; yes             ; User Verilog HDL File        ; C:/altera/13.0sp1/KAIYU ZHENG LAB8 NEW/KAIYU ZHENG LAB8 NEW/KAIYU ZHENG LAB8 NEW/lab8/utility.v                  ;         ;
; ten_bit_adder.v                  ; yes             ; User Verilog HDL File        ; C:/altera/13.0sp1/KAIYU ZHENG LAB8 NEW/KAIYU ZHENG LAB8 NEW/KAIYU ZHENG LAB8 NEW/lab8/ten_bit_adder.v            ;         ;
; seg7.v                           ; yes             ; User Verilog HDL File        ; C:/altera/13.0sp1/KAIYU ZHENG LAB8 NEW/KAIYU ZHENG LAB8 NEW/KAIYU ZHENG LAB8 NEW/lab8/seg7.v                     ;         ;
; LFSR_9b.v                        ; yes             ; User Verilog HDL File        ; C:/altera/13.0sp1/KAIYU ZHENG LAB8 NEW/KAIYU ZHENG LAB8 NEW/KAIYU ZHENG LAB8 NEW/lab8/LFSR_9b.v                  ;         ;
; full_adder.v                     ; yes             ; User Verilog HDL File        ; C:/altera/13.0sp1/KAIYU ZHENG LAB8 NEW/KAIYU ZHENG LAB8 NEW/KAIYU ZHENG LAB8 NEW/lab8/full_adder.v               ;         ;
; dancedance.v                     ; yes             ; User Verilog HDL File        ; C:/altera/13.0sp1/KAIYU ZHENG LAB8 NEW/KAIYU ZHENG LAB8 NEW/KAIYU ZHENG LAB8 NEW/lab8/dancedance.v               ;         ;
; L0.v                             ; yes             ; User Verilog HDL File        ; C:/altera/13.0sp1/KAIYU ZHENG LAB8 NEW/KAIYU ZHENG LAB8 NEW/KAIYU ZHENG LAB8 NEW/lab8/L0.v                       ;         ;
; L1.v                             ; yes             ; User Verilog HDL File        ; C:/altera/13.0sp1/KAIYU ZHENG LAB8 NEW/KAIYU ZHENG LAB8 NEW/KAIYU ZHENG LAB8 NEW/lab8/L1.v                       ;         ;
; L2.v                             ; yes             ; User Verilog HDL File        ; C:/altera/13.0sp1/KAIYU ZHENG LAB8 NEW/KAIYU ZHENG LAB8 NEW/KAIYU ZHENG LAB8 NEW/lab8/L2.v                       ;         ;
; L3.v                             ; yes             ; User Verilog HDL File        ; C:/altera/13.0sp1/KAIYU ZHENG LAB8 NEW/KAIYU ZHENG LAB8 NEW/KAIYU ZHENG LAB8 NEW/lab8/L3.v                       ;         ;
; L4.v                             ; yes             ; User Verilog HDL File        ; C:/altera/13.0sp1/KAIYU ZHENG LAB8 NEW/KAIYU ZHENG LAB8 NEW/KAIYU ZHENG LAB8 NEW/lab8/L4.v                       ;         ;
; encode_top.v                     ; yes             ; User Verilog HDL File        ; C:/altera/13.0sp1/KAIYU ZHENG LAB8 NEW/KAIYU ZHENG LAB8 NEW/KAIYU ZHENG LAB8 NEW/lab8/encode_top.v               ;         ;
; score.v                          ; yes             ; User Verilog HDL File        ; C:/altera/13.0sp1/KAIYU ZHENG LAB8 NEW/KAIYU ZHENG LAB8 NEW/KAIYU ZHENG LAB8 NEW/lab8/score.v                    ;         ;
; mux8to1.v                        ; yes             ; User Verilog HDL File        ; C:/altera/13.0sp1/KAIYU ZHENG LAB8 NEW/KAIYU ZHENG LAB8 NEW/KAIYU ZHENG LAB8 NEW/lab8/mux8to1.v                  ;         ;
; decoder3to8.v                    ; yes             ; User Verilog HDL File        ; C:/altera/13.0sp1/KAIYU ZHENG LAB8 NEW/KAIYU ZHENG LAB8 NEW/KAIYU ZHENG LAB8 NEW/lab8/decoder3to8.v              ;         ;
; random_0.v                       ; yes             ; User Verilog HDL File        ; C:/altera/13.0sp1/KAIYU ZHENG LAB8 NEW/KAIYU ZHENG LAB8 NEW/KAIYU ZHENG LAB8 NEW/lab8/random_0.v                 ;         ;
; score_keep.v                     ; yes             ; User Verilog HDL File        ; C:/altera/13.0sp1/KAIYU ZHENG LAB8 NEW/KAIYU ZHENG LAB8 NEW/KAIYU ZHENG LAB8 NEW/lab8/score_keep.v               ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_divide.tdf                                                 ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/abs_divider.inc                                                ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sign_div_unsign.inc                                            ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                                                 ;         ;
; db/lpm_divide_0dm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/altera/13.0sp1/KAIYU ZHENG LAB8 NEW/KAIYU ZHENG LAB8 NEW/KAIYU ZHENG LAB8 NEW/lab8/db/lpm_divide_0dm.tdf      ;         ;
; db/sign_div_unsign_akh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/altera/13.0sp1/KAIYU ZHENG LAB8 NEW/KAIYU ZHENG LAB8 NEW/KAIYU ZHENG LAB8 NEW/lab8/db/sign_div_unsign_akh.tdf ;         ;
; db/alt_u_div_mve.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/altera/13.0sp1/KAIYU ZHENG LAB8 NEW/KAIYU ZHENG LAB8 NEW/KAIYU ZHENG LAB8 NEW/lab8/db/alt_u_div_mve.tdf       ;         ;
; db/add_sub_lkc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/altera/13.0sp1/KAIYU ZHENG LAB8 NEW/KAIYU ZHENG LAB8 NEW/KAIYU ZHENG LAB8 NEW/lab8/db/add_sub_lkc.tdf         ;         ;
; db/add_sub_mkc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/altera/13.0sp1/KAIYU ZHENG LAB8 NEW/KAIYU ZHENG LAB8 NEW/KAIYU ZHENG LAB8 NEW/lab8/db/add_sub_mkc.tdf         ;         ;
; db/lpm_divide_35m.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/altera/13.0sp1/KAIYU ZHENG LAB8 NEW/KAIYU ZHENG LAB8 NEW/KAIYU ZHENG LAB8 NEW/lab8/db/lpm_divide_35m.tdf      ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 465   ;
;                                             ;       ;
; Total combinational functions               ; 424   ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 149   ;
;     -- 3 input functions                    ; 116   ;
;     -- <=2 input functions                  ; 159   ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 317   ;
;     -- arithmetic mode                      ; 107   ;
;                                             ;       ;
; Total registers                             ; 123   ;
;     -- Dedicated logic registers            ; 123   ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 55    ;
; Embedded Multiplier 9-bit elements          ; 0     ;
; Maximum fan-out node                        ; Reset ;
; Maximum fan-out                             ; 87    ;
; Total fan-out                               ; 1630  ;
; Average fan-out                             ; 2.71  ;
+---------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                      ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |dancedance                                  ; 424 (31)          ; 123 (0)      ; 0           ; 0            ; 0       ; 0         ; 55   ; 0            ; |dancedance                                                                                                                              ; work         ;
;    |bank:b0|                                 ; 19 (0)            ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|bank:b0                                                                                                                      ; work         ;
;       |L0:light_0|                           ; 3 (3)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|bank:b0|L0:light_0                                                                                                           ; work         ;
;          |D_FF:dff0|                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|bank:b0|L0:light_0|D_FF:dff0                                                                                                 ; work         ;
;       |L1:light_1|                           ; 3 (3)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|bank:b0|L1:light_1                                                                                                           ; work         ;
;          |D_FF:dff0|                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|bank:b0|L1:light_1|D_FF:dff0                                                                                                 ; work         ;
;          |D_FF:dff1|                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|bank:b0|L1:light_1|D_FF:dff1                                                                                                 ; work         ;
;       |L2:light_2|                           ; 4 (4)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|bank:b0|L2:light_2                                                                                                           ; work         ;
;          |D_FF:dff0|                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|bank:b0|L2:light_2|D_FF:dff0                                                                                                 ; work         ;
;          |D_FF:dff1|                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|bank:b0|L2:light_2|D_FF:dff1                                                                                                 ; work         ;
;       |L3:light_3|                           ; 4 (4)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|bank:b0|L3:light_3                                                                                                           ; work         ;
;          |D_FF:dff0|                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|bank:b0|L3:light_3|D_FF:dff0                                                                                                 ; work         ;
;          |D_FF:dff1|                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|bank:b0|L3:light_3|D_FF:dff1                                                                                                 ; work         ;
;       |L4:light_4|                           ; 3 (3)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|bank:b0|L4:light_4                                                                                                           ; work         ;
;          |D_FF:dff0|                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|bank:b0|L4:light_4|D_FF:dff0                                                                                                 ; work         ;
;          |D_FF:dff1|                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|bank:b0|L4:light_4|D_FF:dff1                                                                                                 ; work         ;
;       |encode_top:et|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|bank:b0|encode_top:et                                                                                                        ; work         ;
;    |bank:b1|                                 ; 19 (0)            ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|bank:b1                                                                                                                      ; work         ;
;       |L0:light_0|                           ; 3 (3)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|bank:b1|L0:light_0                                                                                                           ; work         ;
;          |D_FF:dff0|                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|bank:b1|L0:light_0|D_FF:dff0                                                                                                 ; work         ;
;       |L1:light_1|                           ; 3 (3)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|bank:b1|L1:light_1                                                                                                           ; work         ;
;          |D_FF:dff0|                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|bank:b1|L1:light_1|D_FF:dff0                                                                                                 ; work         ;
;          |D_FF:dff1|                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|bank:b1|L1:light_1|D_FF:dff1                                                                                                 ; work         ;
;       |L2:light_2|                           ; 4 (4)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|bank:b1|L2:light_2                                                                                                           ; work         ;
;          |D_FF:dff0|                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|bank:b1|L2:light_2|D_FF:dff0                                                                                                 ; work         ;
;          |D_FF:dff1|                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|bank:b1|L2:light_2|D_FF:dff1                                                                                                 ; work         ;
;       |L3:light_3|                           ; 4 (4)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|bank:b1|L3:light_3                                                                                                           ; work         ;
;          |D_FF:dff0|                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|bank:b1|L3:light_3|D_FF:dff0                                                                                                 ; work         ;
;          |D_FF:dff1|                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|bank:b1|L3:light_3|D_FF:dff1                                                                                                 ; work         ;
;       |L4:light_4|                           ; 3 (3)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|bank:b1|L4:light_4                                                                                                           ; work         ;
;          |D_FF:dff0|                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|bank:b1|L4:light_4|D_FF:dff0                                                                                                 ; work         ;
;          |D_FF:dff1|                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|bank:b1|L4:light_4|D_FF:dff1                                                                                                 ; work         ;
;       |encode_top:et|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|bank:b1|encode_top:et                                                                                                        ; work         ;
;    |bank:b2|                                 ; 19 (0)            ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|bank:b2                                                                                                                      ; work         ;
;       |L0:light_0|                           ; 3 (3)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|bank:b2|L0:light_0                                                                                                           ; work         ;
;          |D_FF:dff0|                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|bank:b2|L0:light_0|D_FF:dff0                                                                                                 ; work         ;
;       |L1:light_1|                           ; 3 (3)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|bank:b2|L1:light_1                                                                                                           ; work         ;
;          |D_FF:dff0|                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|bank:b2|L1:light_1|D_FF:dff0                                                                                                 ; work         ;
;          |D_FF:dff1|                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|bank:b2|L1:light_1|D_FF:dff1                                                                                                 ; work         ;
;       |L2:light_2|                           ; 4 (4)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|bank:b2|L2:light_2                                                                                                           ; work         ;
;          |D_FF:dff0|                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|bank:b2|L2:light_2|D_FF:dff0                                                                                                 ; work         ;
;          |D_FF:dff1|                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|bank:b2|L2:light_2|D_FF:dff1                                                                                                 ; work         ;
;       |L3:light_3|                           ; 4 (4)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|bank:b2|L3:light_3                                                                                                           ; work         ;
;          |D_FF:dff0|                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|bank:b2|L3:light_3|D_FF:dff0                                                                                                 ; work         ;
;          |D_FF:dff1|                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|bank:b2|L3:light_3|D_FF:dff1                                                                                                 ; work         ;
;       |L4:light_4|                           ; 3 (3)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|bank:b2|L4:light_4                                                                                                           ; work         ;
;          |D_FF:dff0|                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|bank:b2|L4:light_4|D_FF:dff0                                                                                                 ; work         ;
;          |D_FF:dff1|                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|bank:b2|L4:light_4|D_FF:dff1                                                                                                 ; work         ;
;       |encode_top:et|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|bank:b2|encode_top:et                                                                                                        ; work         ;
;    |bank:b3|                                 ; 22 (0)            ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|bank:b3                                                                                                                      ; work         ;
;       |L0:light_0|                           ; 3 (3)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|bank:b3|L0:light_0                                                                                                           ; work         ;
;          |D_FF:dff0|                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|bank:b3|L0:light_0|D_FF:dff0                                                                                                 ; work         ;
;       |L1:light_1|                           ; 3 (3)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|bank:b3|L1:light_1                                                                                                           ; work         ;
;          |D_FF:dff0|                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|bank:b3|L1:light_1|D_FF:dff0                                                                                                 ; work         ;
;          |D_FF:dff1|                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|bank:b3|L1:light_1|D_FF:dff1                                                                                                 ; work         ;
;       |L2:light_2|                           ; 4 (4)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|bank:b3|L2:light_2                                                                                                           ; work         ;
;          |D_FF:dff0|                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|bank:b3|L2:light_2|D_FF:dff0                                                                                                 ; work         ;
;          |D_FF:dff1|                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|bank:b3|L2:light_2|D_FF:dff1                                                                                                 ; work         ;
;       |L3:light_3|                           ; 4 (4)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|bank:b3|L3:light_3                                                                                                           ; work         ;
;          |D_FF:dff0|                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|bank:b3|L3:light_3|D_FF:dff0                                                                                                 ; work         ;
;          |D_FF:dff1|                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|bank:b3|L3:light_3|D_FF:dff1                                                                                                 ; work         ;
;       |L4:light_4|                           ; 3 (3)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|bank:b3|L4:light_4                                                                                                           ; work         ;
;          |D_FF:dff0|                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|bank:b3|L4:light_4|D_FF:dff0                                                                                                 ; work         ;
;          |D_FF:dff1|                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|bank:b3|L4:light_4|D_FF:dff1                                                                                                 ; work         ;
;       |encode_top:et|                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|bank:b3|encode_top:et                                                                                                        ; work         ;
;       |score:sc|                             ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|bank:b3|score:sc                                                                                                             ; work         ;
;    |clock_divider:divider|                   ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|clock_divider:divider                                                                                                        ; work         ;
;    |counter_3b:ct|                           ; 3 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|counter_3b:ct                                                                                                                ; work         ;
;       |D_FF:dff1|                            ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|counter_3b:ct|D_FF:dff1                                                                                                      ; work         ;
;       |D_FF:dff2|                            ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|counter_3b:ct|D_FF:dff2                                                                                                      ; work         ;
;       |D_FF:dff3|                            ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|counter_3b:ct|D_FF:dff3                                                                                                      ; work         ;
;    |decoder3to8:decoder|                     ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|decoder3to8:decoder                                                                                                          ; work         ;
;    |mux8to1:col_0_green|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|mux8to1:col_0_green                                                                                                          ; work         ;
;    |mux8to1:col_0_red|                       ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|mux8to1:col_0_red                                                                                                            ; work         ;
;    |mux8to1:col_1_green|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|mux8to1:col_1_green                                                                                                          ; work         ;
;    |mux8to1:col_1_red|                       ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|mux8to1:col_1_red                                                                                                            ; work         ;
;    |mux8to1:col_2_green|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|mux8to1:col_2_green                                                                                                          ; work         ;
;    |mux8to1:col_2_red|                       ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|mux8to1:col_2_red                                                                                                            ; work         ;
;    |mux8to1:col_3_green|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|mux8to1:col_3_green                                                                                                          ; work         ;
;    |mux8to1:col_3_red|                       ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|mux8to1:col_3_red                                                                                                            ; work         ;
;    |random_0:r0|                             ; 1 (0)             ; 10 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|random_0:r0                                                                                                                  ; work         ;
;       |LFSR_9b:lfsr1|                        ; 1 (1)             ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|random_0:r0|LFSR_9b:lfsr1                                                                                                    ; work         ;
;          |D_FF:dff0|                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|random_0:r0|LFSR_9b:lfsr1|D_FF:dff0                                                                                          ; work         ;
;          |D_FF:dff1|                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|random_0:r0|LFSR_9b:lfsr1|D_FF:dff1                                                                                          ; work         ;
;          |D_FF:dff2|                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|random_0:r0|LFSR_9b:lfsr1|D_FF:dff2                                                                                          ; work         ;
;          |D_FF:dff3|                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|random_0:r0|LFSR_9b:lfsr1|D_FF:dff3                                                                                          ; work         ;
;          |D_FF:dff4|                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|random_0:r0|LFSR_9b:lfsr1|D_FF:dff4                                                                                          ; work         ;
;          |D_FF:dff5|                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|random_0:r0|LFSR_9b:lfsr1|D_FF:dff5                                                                                          ; work         ;
;          |D_FF:dff6|                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|random_0:r0|LFSR_9b:lfsr1|D_FF:dff6                                                                                          ; work         ;
;          |D_FF:dff7|                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|random_0:r0|LFSR_9b:lfsr1|D_FF:dff7                                                                                          ; work         ;
;          |D_FF:dff8|                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|random_0:r0|LFSR_9b:lfsr1|D_FF:dff8                                                                                          ; work         ;
;    |random_1:r1|                             ; 1 (0)             ; 9 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|random_1:r1                                                                                                                  ; work         ;
;       |LFSR_8b:lfsr1|                        ; 1 (1)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|random_1:r1|LFSR_8b:lfsr1                                                                                                    ; work         ;
;          |D_FF:dff0|                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|random_1:r1|LFSR_8b:lfsr1|D_FF:dff0                                                                                          ; work         ;
;          |D_FF:dff1|                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|random_1:r1|LFSR_8b:lfsr1|D_FF:dff1                                                                                          ; work         ;
;          |D_FF:dff2|                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|random_1:r1|LFSR_8b:lfsr1|D_FF:dff2                                                                                          ; work         ;
;          |D_FF:dff3|                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|random_1:r1|LFSR_8b:lfsr1|D_FF:dff3                                                                                          ; work         ;
;          |D_FF:dff4|                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|random_1:r1|LFSR_8b:lfsr1|D_FF:dff4                                                                                          ; work         ;
;          |D_FF:dff5|                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|random_1:r1|LFSR_8b:lfsr1|D_FF:dff5                                                                                          ; work         ;
;          |D_FF:dff6|                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|random_1:r1|LFSR_8b:lfsr1|D_FF:dff6                                                                                          ; work         ;
;          |D_FF:dff7|                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|random_1:r1|LFSR_8b:lfsr1|D_FF:dff7                                                                                          ; work         ;
;    |random_2:r2|                             ; 1 (0)             ; 8 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|random_2:r2                                                                                                                  ; work         ;
;       |LFSR_7b:lfsr1|                        ; 1 (1)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|random_2:r2|LFSR_7b:lfsr1                                                                                                    ; work         ;
;          |D_FF:dff0|                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|random_2:r2|LFSR_7b:lfsr1|D_FF:dff0                                                                                          ; work         ;
;          |D_FF:dff1|                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|random_2:r2|LFSR_7b:lfsr1|D_FF:dff1                                                                                          ; work         ;
;          |D_FF:dff2|                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|random_2:r2|LFSR_7b:lfsr1|D_FF:dff2                                                                                          ; work         ;
;          |D_FF:dff3|                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|random_2:r2|LFSR_7b:lfsr1|D_FF:dff3                                                                                          ; work         ;
;          |D_FF:dff4|                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|random_2:r2|LFSR_7b:lfsr1|D_FF:dff4                                                                                          ; work         ;
;          |D_FF:dff5|                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|random_2:r2|LFSR_7b:lfsr1|D_FF:dff5                                                                                          ; work         ;
;          |D_FF:dff6|                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|random_2:r2|LFSR_7b:lfsr1|D_FF:dff6                                                                                          ; work         ;
;    |random_3:r3|                             ; 1 (0)             ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|random_3:r3                                                                                                                  ; work         ;
;       |LFSR_10b:lfsr1|                       ; 1 (1)             ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|random_3:r3|LFSR_10b:lfsr1                                                                                                   ; work         ;
;          |D_FF:dff0|                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|random_3:r3|LFSR_10b:lfsr1|D_FF:dff0                                                                                         ; work         ;
;          |D_FF:dff1|                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|random_3:r3|LFSR_10b:lfsr1|D_FF:dff1                                                                                         ; work         ;
;          |D_FF:dff2|                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|random_3:r3|LFSR_10b:lfsr1|D_FF:dff2                                                                                         ; work         ;
;          |D_FF:dff3|                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|random_3:r3|LFSR_10b:lfsr1|D_FF:dff3                                                                                         ; work         ;
;          |D_FF:dff4|                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|random_3:r3|LFSR_10b:lfsr1|D_FF:dff4                                                                                         ; work         ;
;          |D_FF:dff5|                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|random_3:r3|LFSR_10b:lfsr1|D_FF:dff5                                                                                         ; work         ;
;          |D_FF:dff6|                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|random_3:r3|LFSR_10b:lfsr1|D_FF:dff6                                                                                         ; work         ;
;          |D_FF:dff7|                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|random_3:r3|LFSR_10b:lfsr1|D_FF:dff7                                                                                         ; work         ;
;          |D_FF:dff8|                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|random_3:r3|LFSR_10b:lfsr1|D_FF:dff8                                                                                         ; work         ;
;          |D_FF:dff9|                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|random_3:r3|LFSR_10b:lfsr1|D_FF:dff9                                                                                         ; work         ;
;    |score_keep:sk|                           ; 248 (0)           ; 14 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|score_keep:sk                                                                                                                ; work         ;
;       |display:comb_3|                       ; 224 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|score_keep:sk|display:comb_3                                                                                                 ; work         ;
;          |lpm_divide:Div0|                   ; 43 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|score_keep:sk|display:comb_3|lpm_divide:Div0                                                                                 ; work         ;
;             |lpm_divide_0dm:auto_generated|  ; 43 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|score_keep:sk|display:comb_3|lpm_divide:Div0|lpm_divide_0dm:auto_generated                                                   ; work         ;
;                |sign_div_unsign_akh:divider| ; 43 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|score_keep:sk|display:comb_3|lpm_divide:Div0|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider                       ; work         ;
;                   |alt_u_div_mve:divider|    ; 43 (43)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|score_keep:sk|display:comb_3|lpm_divide:Div0|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider ; work         ;
;          |lpm_divide:Div1|                   ; 43 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|score_keep:sk|display:comb_3|lpm_divide:Div1                                                                                 ; work         ;
;             |lpm_divide_0dm:auto_generated|  ; 43 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|score_keep:sk|display:comb_3|lpm_divide:Div1|lpm_divide_0dm:auto_generated                                                   ; work         ;
;                |sign_div_unsign_akh:divider| ; 43 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|score_keep:sk|display:comb_3|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider                       ; work         ;
;                   |alt_u_div_mve:divider|    ; 43 (43)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|score_keep:sk|display:comb_3|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider ; work         ;
;          |lpm_divide:Mod0|                   ; 46 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|score_keep:sk|display:comb_3|lpm_divide:Mod0                                                                                 ; work         ;
;             |lpm_divide_35m:auto_generated|  ; 46 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|score_keep:sk|display:comb_3|lpm_divide:Mod0|lpm_divide_35m:auto_generated                                                   ; work         ;
;                |sign_div_unsign_akh:divider| ; 46 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|score_keep:sk|display:comb_3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider                       ; work         ;
;                   |alt_u_div_mve:divider|    ; 46 (46)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|score_keep:sk|display:comb_3|lpm_divide:Mod0|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider ; work         ;
;          |lpm_divide:Mod1|                   ; 46 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|score_keep:sk|display:comb_3|lpm_divide:Mod1                                                                                 ; work         ;
;             |lpm_divide_35m:auto_generated|  ; 46 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|score_keep:sk|display:comb_3|lpm_divide:Mod1|lpm_divide_35m:auto_generated                                                   ; work         ;
;                |sign_div_unsign_akh:divider| ; 46 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|score_keep:sk|display:comb_3|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider                       ; work         ;
;                   |alt_u_div_mve:divider|    ; 46 (46)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|score_keep:sk|display:comb_3|lpm_divide:Mod1|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider ; work         ;
;          |seg7:td|                           ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|score_keep:sk|display:comb_3|seg7:td                                                                                         ; work         ;
;          |seg7:tmd|                          ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|score_keep:sk|display:comb_3|seg7:tmd                                                                                        ; work         ;
;          |seg7:ud|                           ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|score_keep:sk|display:comb_3|seg7:ud                                                                                         ; work         ;
;          |seg7:umd|                          ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|score_keep:sk|display:comb_3|seg7:umd                                                                                        ; work         ;
;       |score_counter:sc|                     ; 24 (24)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dancedance|score_keep:sk|score_counter:sc                                                                                               ; work         ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                          ;
+----------------------------------------+----------------------------------------------------+
; Register name                          ; Reason for Removal                                 ;
+----------------------------------------+----------------------------------------------------+
; random_3:r3|LFSR_10b:lfsr2|D_FF:dff9|q ; Merged with random_3:r3|LFSR_10b:lfsr1|D_FF:dff9|q ;
; random_3:r3|LFSR_10b:lfsr2|D_FF:dff8|q ; Merged with random_3:r3|LFSR_10b:lfsr1|D_FF:dff8|q ;
; random_3:r3|LFSR_10b:lfsr2|D_FF:dff7|q ; Merged with random_3:r3|LFSR_10b:lfsr1|D_FF:dff7|q ;
; random_3:r3|LFSR_10b:lfsr2|D_FF:dff6|q ; Merged with random_3:r3|LFSR_10b:lfsr1|D_FF:dff6|q ;
; random_3:r3|LFSR_10b:lfsr2|D_FF:dff5|q ; Merged with random_3:r3|LFSR_10b:lfsr1|D_FF:dff5|q ;
; random_3:r3|LFSR_10b:lfsr2|D_FF:dff4|q ; Merged with random_3:r3|LFSR_10b:lfsr1|D_FF:dff4|q ;
; random_3:r3|LFSR_10b:lfsr2|D_FF:dff3|q ; Merged with random_3:r3|LFSR_10b:lfsr1|D_FF:dff3|q ;
; random_3:r3|LFSR_10b:lfsr2|D_FF:dff2|q ; Merged with random_3:r3|LFSR_10b:lfsr1|D_FF:dff2|q ;
; random_3:r3|LFSR_10b:lfsr2|D_FF:dff1|q ; Merged with random_3:r3|LFSR_10b:lfsr1|D_FF:dff1|q ;
; random_3:r3|LFSR_10b:lfsr2|D_FF:dff0|q ; Merged with random_3:r3|LFSR_10b:lfsr1|D_FF:dff0|q ;
; random_2:r2|LFSR_7b:lfsr2|D_FF:dff6|q  ; Merged with random_2:r2|LFSR_7b:lfsr1|D_FF:dff6|q  ;
; random_2:r2|LFSR_7b:lfsr2|D_FF:dff5|q  ; Merged with random_2:r2|LFSR_7b:lfsr1|D_FF:dff5|q  ;
; random_2:r2|LFSR_7b:lfsr2|D_FF:dff4|q  ; Merged with random_2:r2|LFSR_7b:lfsr1|D_FF:dff4|q  ;
; random_2:r2|LFSR_7b:lfsr2|D_FF:dff3|q  ; Merged with random_2:r2|LFSR_7b:lfsr1|D_FF:dff3|q  ;
; random_2:r2|LFSR_7b:lfsr2|D_FF:dff2|q  ; Merged with random_2:r2|LFSR_7b:lfsr1|D_FF:dff2|q  ;
; random_2:r2|LFSR_7b:lfsr2|D_FF:dff1|q  ; Merged with random_2:r2|LFSR_7b:lfsr1|D_FF:dff1|q  ;
; random_2:r2|LFSR_7b:lfsr2|D_FF:dff0|q  ; Merged with random_2:r2|LFSR_7b:lfsr1|D_FF:dff0|q  ;
; random_1:r1|LFSR_8b:lfsr2|D_FF:dff7|q  ; Merged with random_1:r1|LFSR_8b:lfsr1|D_FF:dff7|q  ;
; random_1:r1|LFSR_8b:lfsr2|D_FF:dff6|q  ; Merged with random_1:r1|LFSR_8b:lfsr1|D_FF:dff6|q  ;
; random_1:r1|LFSR_8b:lfsr2|D_FF:dff5|q  ; Merged with random_1:r1|LFSR_8b:lfsr1|D_FF:dff5|q  ;
; random_1:r1|LFSR_8b:lfsr2|D_FF:dff4|q  ; Merged with random_1:r1|LFSR_8b:lfsr1|D_FF:dff4|q  ;
; random_1:r1|LFSR_8b:lfsr2|D_FF:dff3|q  ; Merged with random_1:r1|LFSR_8b:lfsr1|D_FF:dff3|q  ;
; random_1:r1|LFSR_8b:lfsr2|D_FF:dff2|q  ; Merged with random_1:r1|LFSR_8b:lfsr1|D_FF:dff2|q  ;
; random_1:r1|LFSR_8b:lfsr2|D_FF:dff1|q  ; Merged with random_1:r1|LFSR_8b:lfsr1|D_FF:dff1|q  ;
; random_1:r1|LFSR_8b:lfsr2|D_FF:dff0|q  ; Merged with random_1:r1|LFSR_8b:lfsr1|D_FF:dff0|q  ;
; random_0:r0|LFSR_9b:lfsr2|D_FF:dff8|q  ; Merged with random_0:r0|LFSR_9b:lfsr1|D_FF:dff8|q  ;
; random_0:r0|LFSR_9b:lfsr2|D_FF:dff7|q  ; Merged with random_0:r0|LFSR_9b:lfsr1|D_FF:dff7|q  ;
; random_0:r0|LFSR_9b:lfsr2|D_FF:dff6|q  ; Merged with random_0:r0|LFSR_9b:lfsr1|D_FF:dff6|q  ;
; random_0:r0|LFSR_9b:lfsr2|D_FF:dff5|q  ; Merged with random_0:r0|LFSR_9b:lfsr1|D_FF:dff5|q  ;
; random_0:r0|LFSR_9b:lfsr2|D_FF:dff4|q  ; Merged with random_0:r0|LFSR_9b:lfsr1|D_FF:dff4|q  ;
; random_0:r0|LFSR_9b:lfsr2|D_FF:dff3|q  ; Merged with random_0:r0|LFSR_9b:lfsr1|D_FF:dff3|q  ;
; random_0:r0|LFSR_9b:lfsr2|D_FF:dff2|q  ; Merged with random_0:r0|LFSR_9b:lfsr1|D_FF:dff2|q  ;
; random_0:r0|LFSR_9b:lfsr2|D_FF:dff1|q  ; Merged with random_0:r0|LFSR_9b:lfsr1|D_FF:dff1|q  ;
; random_0:r0|LFSR_9b:lfsr2|D_FF:dff0|q  ; Merged with random_0:r0|LFSR_9b:lfsr1|D_FF:dff0|q  ;
; bank:b0|L0:light_0|D_FF:dff1|q         ; Stuck at GND due to stuck port data_in             ;
; bank:b1|L0:light_0|D_FF:dff1|q         ; Stuck at GND due to stuck port data_in             ;
; bank:b2|L0:light_0|D_FF:dff1|q         ; Stuck at GND due to stuck port data_in             ;
; bank:b3|L0:light_0|D_FF:dff1|q         ; Stuck at GND due to stuck port data_in             ;
; Total Number of Removed Registers = 38 ;                                                    ;
+----------------------------------------+----------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 123   ;
; Number of registers using Synchronous Clear  ; 7     ;
; Number of registers using Synchronous Load   ; 7     ;
; Number of registers using Asynchronous Clear ; 87    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 7     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------+
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |dancedance|score_keep:sk|score_counter:sc|count[5] ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; No         ; |dancedance|mux8to1:col_0_red|Mux0                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------+


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |dancedance ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; counterClock   ; 10    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: random_0:r0|LFSR_9b:lfsr1 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; x1             ; 4     ; Signed Integer                                ;
; x2             ; 8     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: random_0:r0|LFSR_9b:lfsr2 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; x1             ; 4     ; Signed Integer                                ;
; x2             ; 8     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: random_1:r1|LFSR_8b:lfsr1 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; x1             ; 7     ; Signed Integer                                ;
; x2             ; 5     ; Signed Integer                                ;
; x3             ; 4     ; Signed Integer                                ;
; x4             ; 3     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: random_1:r1|LFSR_8b:lfsr2 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; x1             ; 7     ; Signed Integer                                ;
; x2             ; 5     ; Signed Integer                                ;
; x3             ; 4     ; Signed Integer                                ;
; x4             ; 3     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: random_2:r2|LFSR_7b:lfsr1 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; x1             ; 5     ; Signed Integer                                ;
; x2             ; 6     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: random_2:r2|LFSR_7b:lfsr2 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; x1             ; 5     ; Signed Integer                                ;
; x2             ; 6     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: random_3:r3|LFSR_10b:lfsr1 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; x1             ; 6     ; Signed Integer                                 ;
; x2             ; 9     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: random_3:r3|LFSR_10b:lfsr2 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; x1             ; 6     ; Signed Integer                                 ;
; x2             ; 9     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bank:b0|L0:light_0 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; OFF            ; 00    ; Unsigned Binary                        ;
; ON             ; 01    ; Unsigned Binary                        ;
; PRESS          ; 10    ; Unsigned Binary                        ;
; no_light_on    ; 000   ; Unsigned Binary                        ;
; _0             ; 001   ; Unsigned Binary                        ;
; _1             ; 010   ; Unsigned Binary                        ;
; _2             ; 011   ; Unsigned Binary                        ;
; _3             ; 100   ; Unsigned Binary                        ;
; _4             ; 101   ; Unsigned Binary                        ;
; no_point       ; 0000  ; Signed Binary                          ;
; plus_one       ; 0001  ; Signed Binary                          ;
; plus_two       ; 0010  ; Signed Binary                          ;
; neg_two        ; 1110  ; Signed Binary                          ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bank:b0|L1:light_1 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; OFF            ; 00    ; Unsigned Binary                        ;
; ON             ; 01    ; Unsigned Binary                        ;
; PRESS          ; 10    ; Unsigned Binary                        ;
; no_light_on    ; 000   ; Unsigned Binary                        ;
; _0             ; 001   ; Unsigned Binary                        ;
; _1             ; 010   ; Unsigned Binary                        ;
; _2             ; 011   ; Unsigned Binary                        ;
; _3             ; 100   ; Unsigned Binary                        ;
; _4             ; 101   ; Unsigned Binary                        ;
; no_point       ; 0000  ; Signed Binary                          ;
; plus_one       ; 0001  ; Signed Binary                          ;
; plus_two       ; 0010  ; Signed Binary                          ;
; neg_two        ; 1110  ; Signed Binary                          ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bank:b0|L2:light_2 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; OFF            ; 00    ; Unsigned Binary                        ;
; ON             ; 01    ; Unsigned Binary                        ;
; PRESS          ; 10    ; Unsigned Binary                        ;
; no_light_on    ; 000   ; Unsigned Binary                        ;
; _0             ; 001   ; Unsigned Binary                        ;
; _1             ; 010   ; Unsigned Binary                        ;
; _2             ; 011   ; Unsigned Binary                        ;
; _3             ; 100   ; Unsigned Binary                        ;
; _4             ; 101   ; Unsigned Binary                        ;
; no_point       ; 0000  ; Signed Binary                          ;
; plus_one       ; 0001  ; Signed Binary                          ;
; plus_two       ; 0010  ; Signed Binary                          ;
; neg_two        ; 1110  ; Signed Binary                          ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bank:b0|L3:light_3 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; OFF            ; 00    ; Unsigned Binary                        ;
; ON             ; 01    ; Unsigned Binary                        ;
; PRESS          ; 10    ; Unsigned Binary                        ;
; no_light_on    ; 000   ; Unsigned Binary                        ;
; _0             ; 001   ; Unsigned Binary                        ;
; _1             ; 010   ; Unsigned Binary                        ;
; _2             ; 011   ; Unsigned Binary                        ;
; _3             ; 100   ; Unsigned Binary                        ;
; _4             ; 101   ; Unsigned Binary                        ;
; no_point       ; 0000  ; Signed Binary                          ;
; plus_one       ; 0001  ; Signed Binary                          ;
; plus_two       ; 0010  ; Signed Binary                          ;
; neg_two        ; 1110  ; Signed Binary                          ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bank:b0|L4:light_4 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; OFF            ; 00    ; Unsigned Binary                        ;
; ON             ; 01    ; Unsigned Binary                        ;
; PRESS          ; 10    ; Unsigned Binary                        ;
; BAD            ; 11    ; Unsigned Binary                        ;
; no_light_on    ; 000   ; Unsigned Binary                        ;
; _0             ; 001   ; Unsigned Binary                        ;
; _1             ; 010   ; Unsigned Binary                        ;
; _2             ; 011   ; Unsigned Binary                        ;
; _3             ; 100   ; Unsigned Binary                        ;
; _4             ; 101   ; Unsigned Binary                        ;
; no_point       ; 0000  ; Signed Binary                          ;
; plus_one       ; 0001  ; Signed Binary                          ;
; plus_two       ; 0010  ; Signed Binary                          ;
; neg_two        ; 1110  ; Signed Binary                          ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bank:b1|L0:light_0 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; OFF            ; 00    ; Unsigned Binary                        ;
; ON             ; 01    ; Unsigned Binary                        ;
; PRESS          ; 10    ; Unsigned Binary                        ;
; no_light_on    ; 000   ; Unsigned Binary                        ;
; _0             ; 001   ; Unsigned Binary                        ;
; _1             ; 010   ; Unsigned Binary                        ;
; _2             ; 011   ; Unsigned Binary                        ;
; _3             ; 100   ; Unsigned Binary                        ;
; _4             ; 101   ; Unsigned Binary                        ;
; no_point       ; 0000  ; Signed Binary                          ;
; plus_one       ; 0001  ; Signed Binary                          ;
; plus_two       ; 0010  ; Signed Binary                          ;
; neg_two        ; 1110  ; Signed Binary                          ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bank:b1|L1:light_1 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; OFF            ; 00    ; Unsigned Binary                        ;
; ON             ; 01    ; Unsigned Binary                        ;
; PRESS          ; 10    ; Unsigned Binary                        ;
; no_light_on    ; 000   ; Unsigned Binary                        ;
; _0             ; 001   ; Unsigned Binary                        ;
; _1             ; 010   ; Unsigned Binary                        ;
; _2             ; 011   ; Unsigned Binary                        ;
; _3             ; 100   ; Unsigned Binary                        ;
; _4             ; 101   ; Unsigned Binary                        ;
; no_point       ; 0000  ; Signed Binary                          ;
; plus_one       ; 0001  ; Signed Binary                          ;
; plus_two       ; 0010  ; Signed Binary                          ;
; neg_two        ; 1110  ; Signed Binary                          ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bank:b1|L2:light_2 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; OFF            ; 00    ; Unsigned Binary                        ;
; ON             ; 01    ; Unsigned Binary                        ;
; PRESS          ; 10    ; Unsigned Binary                        ;
; no_light_on    ; 000   ; Unsigned Binary                        ;
; _0             ; 001   ; Unsigned Binary                        ;
; _1             ; 010   ; Unsigned Binary                        ;
; _2             ; 011   ; Unsigned Binary                        ;
; _3             ; 100   ; Unsigned Binary                        ;
; _4             ; 101   ; Unsigned Binary                        ;
; no_point       ; 0000  ; Signed Binary                          ;
; plus_one       ; 0001  ; Signed Binary                          ;
; plus_two       ; 0010  ; Signed Binary                          ;
; neg_two        ; 1110  ; Signed Binary                          ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bank:b1|L3:light_3 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; OFF            ; 00    ; Unsigned Binary                        ;
; ON             ; 01    ; Unsigned Binary                        ;
; PRESS          ; 10    ; Unsigned Binary                        ;
; no_light_on    ; 000   ; Unsigned Binary                        ;
; _0             ; 001   ; Unsigned Binary                        ;
; _1             ; 010   ; Unsigned Binary                        ;
; _2             ; 011   ; Unsigned Binary                        ;
; _3             ; 100   ; Unsigned Binary                        ;
; _4             ; 101   ; Unsigned Binary                        ;
; no_point       ; 0000  ; Signed Binary                          ;
; plus_one       ; 0001  ; Signed Binary                          ;
; plus_two       ; 0010  ; Signed Binary                          ;
; neg_two        ; 1110  ; Signed Binary                          ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bank:b1|L4:light_4 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; OFF            ; 00    ; Unsigned Binary                        ;
; ON             ; 01    ; Unsigned Binary                        ;
; PRESS          ; 10    ; Unsigned Binary                        ;
; BAD            ; 11    ; Unsigned Binary                        ;
; no_light_on    ; 000   ; Unsigned Binary                        ;
; _0             ; 001   ; Unsigned Binary                        ;
; _1             ; 010   ; Unsigned Binary                        ;
; _2             ; 011   ; Unsigned Binary                        ;
; _3             ; 100   ; Unsigned Binary                        ;
; _4             ; 101   ; Unsigned Binary                        ;
; no_point       ; 0000  ; Signed Binary                          ;
; plus_one       ; 0001  ; Signed Binary                          ;
; plus_two       ; 0010  ; Signed Binary                          ;
; neg_two        ; 1110  ; Signed Binary                          ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bank:b2|L0:light_0 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; OFF            ; 00    ; Unsigned Binary                        ;
; ON             ; 01    ; Unsigned Binary                        ;
; PRESS          ; 10    ; Unsigned Binary                        ;
; no_light_on    ; 000   ; Unsigned Binary                        ;
; _0             ; 001   ; Unsigned Binary                        ;
; _1             ; 010   ; Unsigned Binary                        ;
; _2             ; 011   ; Unsigned Binary                        ;
; _3             ; 100   ; Unsigned Binary                        ;
; _4             ; 101   ; Unsigned Binary                        ;
; no_point       ; 0000  ; Signed Binary                          ;
; plus_one       ; 0001  ; Signed Binary                          ;
; plus_two       ; 0010  ; Signed Binary                          ;
; neg_two        ; 1110  ; Signed Binary                          ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bank:b2|L1:light_1 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; OFF            ; 00    ; Unsigned Binary                        ;
; ON             ; 01    ; Unsigned Binary                        ;
; PRESS          ; 10    ; Unsigned Binary                        ;
; no_light_on    ; 000   ; Unsigned Binary                        ;
; _0             ; 001   ; Unsigned Binary                        ;
; _1             ; 010   ; Unsigned Binary                        ;
; _2             ; 011   ; Unsigned Binary                        ;
; _3             ; 100   ; Unsigned Binary                        ;
; _4             ; 101   ; Unsigned Binary                        ;
; no_point       ; 0000  ; Signed Binary                          ;
; plus_one       ; 0001  ; Signed Binary                          ;
; plus_two       ; 0010  ; Signed Binary                          ;
; neg_two        ; 1110  ; Signed Binary                          ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bank:b2|L2:light_2 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; OFF            ; 00    ; Unsigned Binary                        ;
; ON             ; 01    ; Unsigned Binary                        ;
; PRESS          ; 10    ; Unsigned Binary                        ;
; no_light_on    ; 000   ; Unsigned Binary                        ;
; _0             ; 001   ; Unsigned Binary                        ;
; _1             ; 010   ; Unsigned Binary                        ;
; _2             ; 011   ; Unsigned Binary                        ;
; _3             ; 100   ; Unsigned Binary                        ;
; _4             ; 101   ; Unsigned Binary                        ;
; no_point       ; 0000  ; Signed Binary                          ;
; plus_one       ; 0001  ; Signed Binary                          ;
; plus_two       ; 0010  ; Signed Binary                          ;
; neg_two        ; 1110  ; Signed Binary                          ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bank:b2|L3:light_3 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; OFF            ; 00    ; Unsigned Binary                        ;
; ON             ; 01    ; Unsigned Binary                        ;
; PRESS          ; 10    ; Unsigned Binary                        ;
; no_light_on    ; 000   ; Unsigned Binary                        ;
; _0             ; 001   ; Unsigned Binary                        ;
; _1             ; 010   ; Unsigned Binary                        ;
; _2             ; 011   ; Unsigned Binary                        ;
; _3             ; 100   ; Unsigned Binary                        ;
; _4             ; 101   ; Unsigned Binary                        ;
; no_point       ; 0000  ; Signed Binary                          ;
; plus_one       ; 0001  ; Signed Binary                          ;
; plus_two       ; 0010  ; Signed Binary                          ;
; neg_two        ; 1110  ; Signed Binary                          ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bank:b2|L4:light_4 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; OFF            ; 00    ; Unsigned Binary                        ;
; ON             ; 01    ; Unsigned Binary                        ;
; PRESS          ; 10    ; Unsigned Binary                        ;
; BAD            ; 11    ; Unsigned Binary                        ;
; no_light_on    ; 000   ; Unsigned Binary                        ;
; _0             ; 001   ; Unsigned Binary                        ;
; _1             ; 010   ; Unsigned Binary                        ;
; _2             ; 011   ; Unsigned Binary                        ;
; _3             ; 100   ; Unsigned Binary                        ;
; _4             ; 101   ; Unsigned Binary                        ;
; no_point       ; 0000  ; Signed Binary                          ;
; plus_one       ; 0001  ; Signed Binary                          ;
; plus_two       ; 0010  ; Signed Binary                          ;
; neg_two        ; 1110  ; Signed Binary                          ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bank:b3|L0:light_0 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; OFF            ; 00    ; Unsigned Binary                        ;
; ON             ; 01    ; Unsigned Binary                        ;
; PRESS          ; 10    ; Unsigned Binary                        ;
; no_light_on    ; 000   ; Unsigned Binary                        ;
; _0             ; 001   ; Unsigned Binary                        ;
; _1             ; 010   ; Unsigned Binary                        ;
; _2             ; 011   ; Unsigned Binary                        ;
; _3             ; 100   ; Unsigned Binary                        ;
; _4             ; 101   ; Unsigned Binary                        ;
; no_point       ; 0000  ; Signed Binary                          ;
; plus_one       ; 0001  ; Signed Binary                          ;
; plus_two       ; 0010  ; Signed Binary                          ;
; neg_two        ; 1110  ; Signed Binary                          ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bank:b3|L1:light_1 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; OFF            ; 00    ; Unsigned Binary                        ;
; ON             ; 01    ; Unsigned Binary                        ;
; PRESS          ; 10    ; Unsigned Binary                        ;
; no_light_on    ; 000   ; Unsigned Binary                        ;
; _0             ; 001   ; Unsigned Binary                        ;
; _1             ; 010   ; Unsigned Binary                        ;
; _2             ; 011   ; Unsigned Binary                        ;
; _3             ; 100   ; Unsigned Binary                        ;
; _4             ; 101   ; Unsigned Binary                        ;
; no_point       ; 0000  ; Signed Binary                          ;
; plus_one       ; 0001  ; Signed Binary                          ;
; plus_two       ; 0010  ; Signed Binary                          ;
; neg_two        ; 1110  ; Signed Binary                          ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bank:b3|L2:light_2 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; OFF            ; 00    ; Unsigned Binary                        ;
; ON             ; 01    ; Unsigned Binary                        ;
; PRESS          ; 10    ; Unsigned Binary                        ;
; no_light_on    ; 000   ; Unsigned Binary                        ;
; _0             ; 001   ; Unsigned Binary                        ;
; _1             ; 010   ; Unsigned Binary                        ;
; _2             ; 011   ; Unsigned Binary                        ;
; _3             ; 100   ; Unsigned Binary                        ;
; _4             ; 101   ; Unsigned Binary                        ;
; no_point       ; 0000  ; Signed Binary                          ;
; plus_one       ; 0001  ; Signed Binary                          ;
; plus_two       ; 0010  ; Signed Binary                          ;
; neg_two        ; 1110  ; Signed Binary                          ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bank:b3|L3:light_3 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; OFF            ; 00    ; Unsigned Binary                        ;
; ON             ; 01    ; Unsigned Binary                        ;
; PRESS          ; 10    ; Unsigned Binary                        ;
; no_light_on    ; 000   ; Unsigned Binary                        ;
; _0             ; 001   ; Unsigned Binary                        ;
; _1             ; 010   ; Unsigned Binary                        ;
; _2             ; 011   ; Unsigned Binary                        ;
; _3             ; 100   ; Unsigned Binary                        ;
; _4             ; 101   ; Unsigned Binary                        ;
; no_point       ; 0000  ; Signed Binary                          ;
; plus_one       ; 0001  ; Signed Binary                          ;
; plus_two       ; 0010  ; Signed Binary                          ;
; neg_two        ; 1110  ; Signed Binary                          ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bank:b3|L4:light_4 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; OFF            ; 00    ; Unsigned Binary                        ;
; ON             ; 01    ; Unsigned Binary                        ;
; PRESS          ; 10    ; Unsigned Binary                        ;
; BAD            ; 11    ; Unsigned Binary                        ;
; no_light_on    ; 000   ; Unsigned Binary                        ;
; _0             ; 001   ; Unsigned Binary                        ;
; _1             ; 010   ; Unsigned Binary                        ;
; _2             ; 011   ; Unsigned Binary                        ;
; _3             ; 100   ; Unsigned Binary                        ;
; _4             ; 101   ; Unsigned Binary                        ;
; no_point       ; 0000  ; Signed Binary                          ;
; plus_one       ; 0001  ; Signed Binary                          ;
; plus_two       ; 0010  ; Signed Binary                          ;
; neg_two        ; 1110  ; Signed Binary                          ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: score_keep:sk|score_counter:sc ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; no_point       ; 0000  ; Signed Binary                                      ;
; plus_one       ; 0001  ; Signed Binary                                      ;
; plus_two       ; 0010  ; Signed Binary                                      ;
; neg_two        ; 1110  ; Signed Binary                                      ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: counter_3b:ct ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; _0             ; 000   ; Unsigned Binary                   ;
; _1             ; 001   ; Unsigned Binary                   ;
; _2             ; 010   ; Unsigned Binary                   ;
; _3             ; 011   ; Unsigned Binary                   ;
; _4             ; 100   ; Unsigned Binary                   ;
; _5             ; 101   ; Unsigned Binary                   ;
; _6             ; 110   ; Unsigned Binary                   ;
; _7             ; 111   ; Unsigned Binary                   ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: score_keep:sk|display:comb_3|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                ;
+------------------------+----------------+-----------------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                             ;
; LPM_WIDTHD             ; 4              ; Untyped                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                             ;
; CBXI_PARAMETER         ; lpm_divide_0dm ; Untyped                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                      ;
+------------------------+----------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: score_keep:sk|display:comb_3|lpm_divide:Mod0 ;
+------------------------+----------------+-----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                ;
+------------------------+----------------+-----------------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                             ;
; LPM_WIDTHD             ; 4              ; Untyped                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                             ;
; CBXI_PARAMETER         ; lpm_divide_35m ; Untyped                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                      ;
+------------------------+----------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: score_keep:sk|display:comb_3|lpm_divide:Div1 ;
+------------------------+----------------+-----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                ;
+------------------------+----------------+-----------------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                             ;
; LPM_WIDTHD             ; 4              ; Untyped                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                             ;
; CBXI_PARAMETER         ; lpm_divide_0dm ; Untyped                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                      ;
+------------------------+----------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: score_keep:sk|display:comb_3|lpm_divide:Mod1 ;
+------------------------+----------------+-----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                ;
+------------------------+----------------+-----------------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                             ;
; LPM_WIDTHD             ; 4              ; Untyped                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                             ;
; CBXI_PARAMETER         ; lpm_divide_35m ; Untyped                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                      ;
+------------------------+----------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux8to1:col_3_green"                                                                                                                                                                ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; D0     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; D0[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; D2     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; D2[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; D3     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; D3[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; D4     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; D4[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; D5     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; D5[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; D6     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; D6[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; D7     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; D7[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux8to1:col_3_red"                                                                                                                                                                  ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; D1     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; D1[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; D5     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; D5[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; D6     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; D6[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; D7     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; D7[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux8to1:col_2_green"                                                                                                                                                                ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; D0     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; D0[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; D2     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; D2[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; D3     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; D3[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; D4     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; D4[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; D5     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; D5[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; D6     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; D6[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; D7     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; D7[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux8to1:col_2_red"                                                                                                                                                                  ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; D1     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; D1[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; D5     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; D5[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; D6     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; D6[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; D7     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; D7[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux8to1:col_1_green"                                                                                                                                                                ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; D0     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; D0[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; D2     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; D2[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; D3     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; D3[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; D4     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; D4[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; D5     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; D5[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; D6     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; D6[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; D7     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; D7[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux8to1:col_1_red"                                                                                                                                                                  ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; D1     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; D1[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; D5     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; D5[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; D6     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; D6[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; D7     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; D7[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux8to1:col_0_green"                                                                                                                                                                ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; D0     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; D0[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; D2     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; D2[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; D3     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; D3[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; D4     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; D4[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; D5     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; D5[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; D6     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; D6[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; D7     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; D7[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux8to1:col_0_red"                                                                                                                                                                  ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; D1     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; D1[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; D5     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; D5[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; D6     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; D6[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; D7     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; D7[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "score_keep:sk|display:comb_3|seg7:tmd"                                                                                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; hex  ; Input ; Warning  ; Input port expression (5 bits) is wider than the input port (4 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "score_keep:sk|display:comb_3|seg7:umd"                                                                                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; hex  ; Input ; Warning  ; Input port expression (5 bits) is wider than the input port (4 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "score_keep:sk|display:comb_3|seg7:td"                                                                                                                                           ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; hex  ; Input ; Warning  ; Input port expression (5 bits) is wider than the input port (4 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "score_keep:sk|display:comb_3|seg7:ud"                                                                                                                                           ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; hex  ; Input ; Warning  ; Input port expression (5 bits) is wider than the input port (4 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "random_3:r3|ten_bit_adder:adder"                                                                                                                                           ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C       ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (11 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; C[8..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
; S       ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (11 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; S[9..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "random_2:r2|ten_bit_adder:adder"                                                                                                              ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                    ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; C       ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (8 bits) it drives; bit(s) "C[9..8]" have no fanouts                      ;
; C[5..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                        ;
; C[9]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                        ;
; S       ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (8 bits) it drives; bit(s) "S[9..8]" have no fanouts                      ;
; S       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                        ;
; A       ; Input  ; Warning  ; Input port expression (7 bits) is smaller than the input port (10 bits) it drives.  Extra input bit(s) "A[9..7]" will be connected to GND. ;
; B       ; Input  ; Warning  ; Input port expression (7 bits) is smaller than the input port (10 bits) it drives.  Extra input bit(s) "B[9..7]" will be connected to GND. ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "random_1:r1|ten_bit_adder:adder"                                                                                                              ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                    ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; C       ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (9 bits) it drives; bit(s) "C[9..9]" have no fanouts                      ;
; C[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                        ;
; C[9]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                        ;
; S       ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (9 bits) it drives; bit(s) "S[9..9]" have no fanouts                      ;
; S       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                        ;
; A       ; Input  ; Warning  ; Input port expression (8 bits) is smaller than the input port (10 bits) it drives.  Extra input bit(s) "A[9..8]" will be connected to GND. ;
; B       ; Input  ; Warning  ; Input port expression (8 bits) is smaller than the input port (10 bits) it drives.  Extra input bit(s) "B[9..8]" will be connected to GND. ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "random_0:r0|ten_bit_adder:adder|full_adder:FA0"                                                                                                                                     ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ci     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; Ci[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "random_0:r0|ten_bit_adder:adder"                                                                                                              ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                    ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; C[7..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                        ;
; C[9]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                        ;
; S       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                        ;
; A       ; Input  ; Warning  ; Input port expression (9 bits) is smaller than the input port (10 bits) it drives.  Extra input bit(s) "A[9..9]" will be connected to GND. ;
; B       ; Input  ; Warning  ; Input port expression (9 bits) is smaller than the input port (10 bits) it drives.  Extra input bit(s) "B[9..9]" will be connected to GND. ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+--------------------------------+
; Analysis & Synthesis Equations ;
+--------------------------------+
The equations can be found in C:/altera/13.0sp1/KAIYU ZHENG LAB8 NEW/KAIYU ZHENG LAB8 NEW/KAIYU ZHENG LAB8 NEW/lab8/output_files/dancedance.map.eqn.


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat May 31 01:26:26 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off dancedance -c dancedance
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file lfsr_10b.v
    Info (12023): Found entity 1: LFSR_10b
Info (12021): Found 1 design units, including 1 entities, in source file lfsr_7r.v
    Info (12023): Found entity 1: LFSR_7b
Info (12021): Found 1 design units, including 1 entities, in source file lfsr_13r.v
    Info (12023): Found entity 1: LFSR_8b
Info (12021): Found 1 design units, including 1 entities, in source file random_1.v
    Info (12023): Found entity 1: random_1
Info (12021): Found 1 design units, including 1 entities, in source file random_2.v
    Info (12023): Found entity 1: random_2
Info (12021): Found 1 design units, including 1 entities, in source file random_3.v
    Info (12023): Found entity 1: random_3
Info (12021): Found 2 design units, including 2 entities, in source file counter_3b.v
    Info (12023): Found entity 1: counter_3b
    Info (12023): Found entity 2: test_ct3
Info (12021): Found 2 design units, including 2 entities, in source file bank.v
    Info (12023): Found entity 1: bank
    Info (12023): Found entity 2: test_bank
Info (12021): Found 2 design units, including 2 entities, in source file utility.v
    Info (12023): Found entity 1: D_FF
    Info (12023): Found entity 2: clock_divider
Info (12021): Found 1 design units, including 1 entities, in source file ten_bit_adder.v
    Info (12023): Found entity 1: ten_bit_adder
Info (12021): Found 1 design units, including 1 entities, in source file subtractor_3b.v
    Info (12023): Found entity 1: subtractor_3b
Info (12021): Found 1 design units, including 1 entities, in source file six_bit_adder.v
    Info (12023): Found entity 1: six_bit_adder
Info (12021): Found 1 design units, including 1 entities, in source file seg7.v
    Info (12023): Found entity 1: seg7
Info (12021): Found 2 design units, including 2 entities, in source file lfsr_9b.v
    Info (12023): Found entity 1: LFSR_9b
    Info (12023): Found entity 2: test_lfsr
Info (12021): Found 1 design units, including 1 entities, in source file inputhandler.v
    Info (12023): Found entity 1: inputHandler
Info (12021): Found 2 design units, including 2 entities, in source file fullsubtractor.v
    Info (12023): Found entity 1: fullsubtractor
    Info (12023): Found entity 2: halfsubtractor
Info (12021): Found 2 design units, including 2 entities, in source file full_adder.v
    Info (12023): Found entity 1: full_adder
    Info (12023): Found entity 2: half_adder
Info (12021): Found 1 design units, including 1 entities, in source file dancedance.v
    Info (12023): Found entity 1: dancedance
Info (12021): Found 2 design units, including 2 entities, in source file l0.v
    Info (12023): Found entity 1: L0
    Info (12023): Found entity 2: test_L0
Info (12021): Found 2 design units, including 2 entities, in source file l1.v
    Info (12023): Found entity 1: L1
    Info (12023): Found entity 2: test_L1
Info (12021): Found 2 design units, including 2 entities, in source file l2.v
    Info (12023): Found entity 1: L2
    Info (12023): Found entity 2: test_L2
Info (12021): Found 2 design units, including 2 entities, in source file l3.v
    Info (12023): Found entity 1: L3
    Info (12023): Found entity 2: test_L3
Info (12021): Found 2 design units, including 2 entities, in source file l4.v
    Info (12023): Found entity 1: L4
    Info (12023): Found entity 2: test_L4
Info (12021): Found 2 design units, including 2 entities, in source file encode_top.v
    Info (12023): Found entity 1: encode_top
    Info (12023): Found entity 2: test_encoder
Info (12021): Found 1 design units, including 1 entities, in source file score.v
    Info (12023): Found entity 1: score
Info (12021): Found 3 design units, including 3 entities, in source file counter_4b.v
    Info (12023): Found entity 1: tens_count
    Info (12023): Found entity 2: counter_4b
    Info (12023): Found entity 3: test_counter
Info (12021): Found 1 design units, including 1 entities, in source file mux8to1.v
    Info (12023): Found entity 1: mux8to1
Info (12021): Found 2 design units, including 2 entities, in source file decoder3to8.v
    Info (12023): Found entity 1: decoder3to8
    Info (12023): Found entity 2: test_decoder
Info (12021): Found 2 design units, including 2 entities, in source file random_0.v
    Info (12023): Found entity 1: random_0
    Info (12023): Found entity 2: test_random
Info (12021): Found 4 design units, including 4 entities, in source file score_keep.v
    Info (12023): Found entity 1: score_keep
    Info (12023): Found entity 2: display
    Info (12023): Found entity 3: score_counter
    Info (12023): Found entity 4: test_score_counter
Info (12021): Found 1 design units, including 1 entities, in source file five_bit_adder.v
    Info (12023): Found entity 1: addsub_5b
Critical Warning (10846): Verilog HDL Instantiation warning at score_keep.v(11): instance has no name
Info (12127): Elaborating entity "dancedance" for the top level hierarchy
Info (12128): Elaborating entity "clock_divider" for hierarchy "clock_divider:divider"
Info (12128): Elaborating entity "random_0" for hierarchy "random_0:r0"
Info (12128): Elaborating entity "LFSR_9b" for hierarchy "random_0:r0|LFSR_9b:lfsr1"
Info (12128): Elaborating entity "D_FF" for hierarchy "random_0:r0|LFSR_9b:lfsr1|D_FF:dff0"
Info (12128): Elaborating entity "ten_bit_adder" for hierarchy "random_0:r0|ten_bit_adder:adder"
Info (12128): Elaborating entity "full_adder" for hierarchy "random_0:r0|ten_bit_adder:adder|full_adder:FA0"
Info (12128): Elaborating entity "half_adder" for hierarchy "random_0:r0|ten_bit_adder:adder|full_adder:FA0|half_adder:first"
Info (12128): Elaborating entity "random_1" for hierarchy "random_1:r1"
Info (12128): Elaborating entity "LFSR_8b" for hierarchy "random_1:r1|LFSR_8b:lfsr1"
Info (12128): Elaborating entity "random_2" for hierarchy "random_2:r2"
Info (12128): Elaborating entity "LFSR_7b" for hierarchy "random_2:r2|LFSR_7b:lfsr1"
Info (12128): Elaborating entity "random_3" for hierarchy "random_3:r3"
Info (12128): Elaborating entity "LFSR_10b" for hierarchy "random_3:r3|LFSR_10b:lfsr1"
Info (12128): Elaborating entity "bank" for hierarchy "bank:b0"
Info (12128): Elaborating entity "score" for hierarchy "bank:b0|score:sc"
Info (12128): Elaborating entity "encode_top" for hierarchy "bank:b0|encode_top:et"
Info (12128): Elaborating entity "L0" for hierarchy "bank:b0|L0:light_0"
Info (12128): Elaborating entity "L1" for hierarchy "bank:b0|L1:light_1"
Info (12128): Elaborating entity "L2" for hierarchy "bank:b0|L2:light_2"
Info (12128): Elaborating entity "L3" for hierarchy "bank:b0|L3:light_3"
Info (12128): Elaborating entity "L4" for hierarchy "bank:b0|L4:light_4"
Info (12128): Elaborating entity "score_keep" for hierarchy "score_keep:sk"
Info (12128): Elaborating entity "score_counter" for hierarchy "score_keep:sk|score_counter:sc"
Warning (10230): Verilog HDL assignment warning at score_keep.v(60): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at score_keep.v(73): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at score_keep.v(86): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at score_keep.v(99): truncated value with size 32 to match size of target (7)
Info (12128): Elaborating entity "display" for hierarchy "score_keep:sk|display:comb_3"
Warning (10230): Verilog HDL assignment warning at score_keep.v(24): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at score_keep.v(25): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at score_keep.v(27): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at score_keep.v(28): truncated value with size 32 to match size of target (5)
Info (12128): Elaborating entity "seg7" for hierarchy "score_keep:sk|display:comb_3|seg7:ud"
Info (12128): Elaborating entity "counter_3b" for hierarchy "counter_3b:ct"
Info (12128): Elaborating entity "decoder3to8" for hierarchy "decoder3to8:decoder"
Info (12128): Elaborating entity "mux8to1" for hierarchy "mux8to1:col_0_red"
Warning (12020): Port "ordered port 4" on the entity instantiation of "FA0" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "ordered port 4" on the entity instantiation of "FA0" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12020): Port "ordered port 4" on the entity instantiation of "FA0" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer Mux8
    Warning (19017): Found clock multiplexer Mux7
    Warning (19017): Found clock multiplexer Mux6
    Warning (19017): Found clock multiplexer Mux5
    Warning (19017): Found clock multiplexer Mux4
    Warning (19017): Found clock multiplexer Mux3
    Warning (19017): Found clock multiplexer Mux2
    Warning (19017): Found clock multiplexer Mux1
    Warning (19017): Found clock multiplexer Mux0
Info (278001): Inferred 4 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "score_keep:sk|display:comb_3|Div0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "score_keep:sk|display:comb_3|Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "score_keep:sk|display:comb_3|Div1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "score_keep:sk|display:comb_3|Mod1"
Info (12130): Elaborated megafunction instantiation "score_keep:sk|display:comb_3|lpm_divide:Div0"
Info (12133): Instantiated megafunction "score_keep:sk|display:comb_3|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "7"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_0dm.tdf
    Info (12023): Found entity 1: lpm_divide_0dm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf
    Info (12023): Found entity 1: sign_div_unsign_akh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf
    Info (12023): Found entity 1: alt_u_div_mve
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf
    Info (12023): Found entity 1: add_sub_lkc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf
    Info (12023): Found entity 1: add_sub_mkc
Info (12130): Elaborated megafunction instantiation "score_keep:sk|display:comb_3|lpm_divide:Mod0"
Info (12133): Instantiated megafunction "score_keep:sk|display:comb_3|lpm_divide:Mod0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "7"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_35m.tdf
    Info (12023): Found entity 1: lpm_divide_35m
Warning (12241): 17 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (144001): Generated suppressed messages file C:/altera/13.0sp1/KAIYU ZHENG LAB8 NEW/KAIYU ZHENG LAB8 NEW/KAIYU ZHENG LAB8 NEW/lab8/output_files/dancedance.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 520 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 11 input pins
    Info (21059): Implemented 44 output pins
    Info (21061): Implemented 465 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 24 warnings
    Info: Peak virtual memory: 484 megabytes
    Info: Processing ended: Sat May 31 01:26:30 2014
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/altera/13.0sp1/KAIYU ZHENG LAB8 NEW/KAIYU ZHENG LAB8 NEW/KAIYU ZHENG LAB8 NEW/lab8/output_files/dancedance.map.smsg.


