#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Wed May 14 11:50:40 2025
# Process ID: 7674
# Current directory: /home/oa321/work/mudkip/vivado
# Command line: vivado
# Log file: /home/oa321/work/mudkip/vivado/vivado.log
# Journal file: /home/oa321/work/mudkip/vivado/vivado.jou
# Running On        :gambhir
# Platform          :Ubuntu
# Operating System  :Ubuntu 22.04.5 LTS
# Processor Detail  :AMD Ryzen 9 9950X 16-Core Processor
# CPU Frequency     :600.000 MHz
# CPU Physical cores:16
# CPU Logical cores :32
# Host memory       :64831 MB
# Swap memory       :2147 MB
# Total Virtual     :66979 MB
# Available Virtual :61723 MB
#-----------------------------------------------------------
start_gui
create_project marshtomp /home/oa321/work/mudkip/vivado/marshtomp -part xcvc1902-vsva2197-2MP-e-S
set_property board_part xilinx.com:vck190:part0:3.3 [current_project]
create_bd_design "ext_platform" -mode batch
instantiate_example_design -template xilinx.com:design:ext_platform:1.0 -design ext_platform -options { Clock_Options.VALUE {clk_out1 200.000 0 true clk_out2 225.000 1 false clk_out3 300.000 2 false clk_out4 100.000 3 false} Include_AIE.VALUE true Include_BDC.VALUE false Include_DDR.VALUE true}
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:system_cache:5.0 system_cache_0
endgroup
set_property location {3 975 1335} [get_bd_cells system_cache_0]
set_property -dict [list \
  CONFIG.C_CACHE_DATA_MEMORY_TYPE {3} \
  CONFIG.C_CACHE_LINE_LENGTH {256} \
  CONFIG.C_CACHE_SIZE {4194304} \
  CONFIG.C_ENABLE_NON_SECURE {1} \
  CONFIG.C_NUM_OPTIMIZED_PORTS {2} \
  CONFIG.C_NUM_WAYS {4} \
] [get_bd_cells system_cache_0]
startgroup
set_property CONFIG.NUM_SI {1} [get_bd_cells noc_ddr4]
set_property -dict [list CONFIG.CONNECTIONS {MC_0 {read_bw {500} write_bw {500} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /noc_ddr4/S00_AXI]
set_property -dict [list CONFIG.CONNECTIONS {MC_0 {read_bw {128} write_bw {128} read_avg_burst {4} write_avg_burst {4}}}] [get_bd_intf_pins /noc_ddr4/S00_INI]
endgroup
connect_bd_intf_net [get_bd_intf_pins system_cache_0/M0_AXI] [get_bd_intf_pins noc_ddr4/S00_AXI]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:system_cache:5.0 system_cache_1
endgroup
set_property location {2.5 831 1179} [get_bd_cells system_cache_1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:system_cache:5.0 system_cache_2
endgroup
set_property location {3 844 1367} [get_bd_cells system_cache_2]
connect_bd_intf_net [get_bd_intf_pins system_cache_2/M0_AXI] [get_bd_intf_pins system_cache_0/S1_AXI]
connect_bd_intf_net [get_bd_intf_pins system_cache_1/M0_AXI] [get_bd_intf_pins system_cache_0/S0_AXI]
startgroup
set_property -dict [list \
  CONFIG.C_CACHE_DATA_MEMORY_TYPE {3} \
  CONFIG.C_CACHE_LINE_LENGTH {256} \
  CONFIG.C_CACHE_SIZE {4194304} \
  CONFIG.C_ENABLE_NON_SECURE {1} \
  CONFIG.C_NUM_OPTIMIZED_PORTS {16} \
  CONFIG.C_NUM_WAYS {4} \
] [get_bd_cells system_cache_1]
endgroup
startgroup
set_property -dict [list \
  CONFIG.C_CACHE_DATA_MEMORY_TYPE {3} \
  CONFIG.C_CACHE_LINE_LENGTH {256} \
  CONFIG.C_CACHE_SIZE {4194304} \
  CONFIG.C_ENABLE_NON_SECURE {1} \
  CONFIG.C_NUM_OPTIMIZED_PORTS {16} \
] [get_bd_cells system_cache_2]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wizard_0/clk_out1 (200 MHz)} Freq {200} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins system_cache_0/ACLK]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:smartconnect:1.0 smartconnect_0
endgroup
set_property location {2.5 680 1188} [get_bd_cells smartconnect_0]
copy_bd_objs /  [get_bd_cells {smartconnect_0}]
set_property location {3 652 1698} [get_bd_cells smartconnect_1]
set_property location {3 625 1604} [get_bd_cells smartconnect_1]
set_property location {4 955 1689} [get_bd_cells system_cache_2]
set_property -dict [list \
  CONFIG.NUM_MI {16} \
  CONFIG.NUM_SI {1} \
] [get_bd_cells smartconnect_1]
set_property -dict [list \
  CONFIG.NUM_MI {16} \
  CONFIG.NUM_SI {1} \
] [get_bd_cells smartconnect_0]
set_property location {3 660 1165} [get_bd_cells smartconnect_0]
connect_bd_intf_net [get_bd_intf_pins smartconnect_0/M00_AXI] [get_bd_intf_pins system_cache_1/S0_AXI]
connect_bd_intf_net [get_bd_intf_pins smartconnect_0/M01_AXI] [get_bd_intf_pins system_cache_1/S1_AXI]
connect_bd_intf_net [get_bd_intf_pins smartconnect_0/M02_AXI] [get_bd_intf_pins system_cache_1/S2_AXI]
connect_bd_intf_net [get_bd_intf_pins smartconnect_0/M03_AXI] [get_bd_intf_pins system_cache_1/S3_AXI]
connect_bd_intf_net [get_bd_intf_pins smartconnect_0/M04_AXI] [get_bd_intf_pins system_cache_1/S4_AXI]
connect_bd_intf_net [get_bd_intf_pins smartconnect_0/M05_AXI] [get_bd_intf_pins system_cache_1/S5_AXI]
connect_bd_intf_net [get_bd_intf_pins smartconnect_0/M06_AXI] [get_bd_intf_pins system_cache_1/S6_AXI]
connect_bd_intf_net [get_bd_intf_pins smartconnect_0/M07_AXI] [get_bd_intf_pins system_cache_1/S7_AXI]
connect_bd_intf_net [get_bd_intf_pins smartconnect_0/M08_AXI] [get_bd_intf_pins system_cache_1/S8_AXI]
connect_bd_intf_net [get_bd_intf_pins smartconnect_0/M09_AXI] [get_bd_intf_pins system_cache_1/S9_AXI]
connect_bd_intf_net [get_bd_intf_pins smartconnect_0/M10_AXI] [get_bd_intf_pins system_cache_1/S10_AXI]
connect_bd_intf_net [get_bd_intf_pins smartconnect_0/M11_AXI] [get_bd_intf_pins system_cache_1/S11_AXI]
connect_bd_intf_net [get_bd_intf_pins smartconnect_0/M12_AXI] [get_bd_intf_pins system_cache_1/S12_AXI]
connect_bd_intf_net [get_bd_intf_pins smartconnect_0/M13_AXI] [get_bd_intf_pins system_cache_1/S13_AXI]
connect_bd_intf_net [get_bd_intf_pins smartconnect_0/M14_AXI] [get_bd_intf_pins system_cache_1/S14_AXI]
connect_bd_intf_net [get_bd_intf_pins smartconnect_0/M15_AXI] [get_bd_intf_pins system_cache_1/S15_AXI]
set_property location {3 660 1638} [get_bd_cells smartconnect_1]
set_property location {3 681 1663} [get_bd_cells smartconnect_1]
set_property location {3 676 1670} [get_bd_cells smartconnect_1]
set_property location {3 676 1636} [get_bd_cells smartconnect_1]
set_property location {3 696 1660} [get_bd_cells smartconnect_1]
set_property location {3 674 1659} [get_bd_cells smartconnect_1]
set_property location {3 673 1656} [get_bd_cells smartconnect_1]
set_property location {3 676 1667} [get_bd_cells smartconnect_1]
connect_bd_intf_net [get_bd_intf_pins smartconnect_1/M00_AXI] [get_bd_intf_pins system_cache_2/S0_AXI]
connect_bd_intf_net [get_bd_intf_pins smartconnect_1/M01_AXI] [get_bd_intf_pins system_cache_2/S1_AXI]
connect_bd_intf_net [get_bd_intf_pins smartconnect_1/M02_AXI] [get_bd_intf_pins system_cache_2/S2_AXI]
connect_bd_intf_net [get_bd_intf_pins smartconnect_1/M03_AXI] [get_bd_intf_pins system_cache_2/S3_AXI]
connect_bd_intf_net [get_bd_intf_pins smartconnect_1/M04_AXI] [get_bd_intf_pins system_cache_2/S4_AXI]
connect_bd_intf_net [get_bd_intf_pins smartconnect_1/M05_AXI] [get_bd_intf_pins system_cache_2/S5_AXI]
connect_bd_intf_net [get_bd_intf_pins smartconnect_1/M06_AXI] [get_bd_intf_pins system_cache_2/S6_AXI]
connect_bd_intf_net [get_bd_intf_pins smartconnect_1/M07_AXI] [get_bd_intf_pins system_cache_2/S7_AXI]
connect_bd_intf_net [get_bd_intf_pins smartconnect_1/M08_AXI] [get_bd_intf_pins system_cache_2/S8_AXI]
connect_bd_intf_net [get_bd_intf_pins smartconnect_1/M09_AXI] [get_bd_intf_pins system_cache_2/S9_AXI]
connect_bd_intf_net [get_bd_intf_pins smartconnect_1/M10_AXI] [get_bd_intf_pins system_cache_2/S10_AXI]
connect_bd_intf_net [get_bd_intf_pins smartconnect_1/M11_AXI] [get_bd_intf_pins system_cache_2/S11_AXI]
connect_bd_intf_net [get_bd_intf_pins smartconnect_1/M12_AXI] [get_bd_intf_pins system_cache_2/S12_AXI]
connect_bd_intf_net [get_bd_intf_pins smartconnect_1/M13_AXI] [get_bd_intf_pins system_cache_2/S13_AXI]
connect_bd_intf_net [get_bd_intf_pins smartconnect_1/M14_AXI] [get_bd_intf_pins system_cache_2/S14_AXI]
connect_bd_intf_net [get_bd_intf_pins smartconnect_1/M15_AXI] [get_bd_intf_pins system_cache_2/S15_AXI]
connect_bd_net [get_bd_pins smartconnect_0/aclk] [get_bd_pins clk_wizard_0/clk_out1]
connect_bd_net [get_bd_pins smartconnect_0/aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins smartconnect_1/aclk] [get_bd_pins clk_wizard_0/clk_out1]
connect_bd_net [get_bd_pins smartconnect_1/aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
assign_bd_address
set_property PFM.CLOCK {clk_out1 {id "0" is_default "true" proc_sys_reset "/proc_sys_reset_0" status "scalable" freq_hz "200000000"} clk_out2 {id "1" is_default "false" proc_sys_reset "/proc_sys_reset_1" status "fixed" freq_hz "225000000"} clk_out3 {id "2" is_default "false" proc_sys_reset "/proc_sys_reset_2" status "fixed" freq_hz "300000000"} clk_out4 {id "3" is_default "false" proc_sys_reset "/proc_sys_reset_3" status "fixed" freq_hz "100000000"}} [get_bd_cells /clk_wizard_0]
set_property platform.vendor {xilinx.com} [current_project]
set_property platform.name {marshtomp} [current_project]
set_property platform.version {1.0} [current_project]
set_property pfm_name {xilinx.com:vck190:marshtomp:1.0} [get_files -all {ext_platform.bd}]
set_property PFM.AXI_PORT {S00_AXI {memport "MIG" sptag "" memory "" is_range "true"} S01_AXI {memport "MIG" sptag "" memory "" is_range "true"} S02_AXI {memport "MIG" sptag "" memory "" is_range "true"} S03_AXI {memport "MIG" sptag "" memory "" is_range "true"} S04_AXI {memport "MIG" sptag "" memory "" is_range "true"} S05_AXI {memport "MIG" sptag "" memory "" is_range "true"} S06_AXI {memport "MIG" sptag "" memory "" is_range "true"} S07_AXI {memport "MIG" sptag "" memory "" is_range "true"} S08_AXI {memport "MIG" sptag "" memory "" is_range "true"} S09_AXI {memport "MIG" sptag "" memory "" is_range "true"} S10_AXI {memport "MIG" sptag "" memory "" is_range "true"} S11_AXI {memport "MIG" sptag "" memory "" is_range "true"} S12_AXI {memport "MIG" sptag "" memory "" is_range "true"} S13_AXI {memport "MIG" sptag "" memory "" is_range "true"} S14_AXI {memport "MIG" sptag "" memory "" is_range "true"} S15_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /smartconnect_0]
set_property PFM.AXI_PORT {S00_AXI {memport "MIG" sptag "" memory "" is_range "true"} S01_AXI {memport "MIG" sptag "" memory "" is_range "true"} S02_AXI {memport "MIG" sptag "" memory "" is_range "true"} S03_AXI {memport "MIG" sptag "" memory "" is_range "true"} S04_AXI {memport "MIG" sptag "" memory "" is_range "true"} S05_AXI {memport "MIG" sptag "" memory "" is_range "true"} S06_AXI {memport "MIG" sptag "" memory "" is_range "true"} S07_AXI {memport "MIG" sptag "" memory "" is_range "true"} S08_AXI {memport "MIG" sptag "" memory "" is_range "true"} S09_AXI {memport "MIG" sptag "" memory "" is_range "true"} S10_AXI {memport "MIG" sptag "" memory "" is_range "true"} S11_AXI {memport "MIG" sptag "" memory "" is_range "true"} S12_AXI {memport "MIG" sptag "" memory "" is_range "true"} S13_AXI {memport "MIG" sptag "" memory "" is_range "true"} S14_AXI {memport "MIG" sptag "" memory "" is_range "true"} S15_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /smartconnect_1]
set_property PFM.AXI_PORT {S00_AXI {memport "MIG" sptag "S0" memory "" is_range "true"} S01_AXI {memport "MIG" sptag "" memory "" is_range "true"} S02_AXI {memport "MIG" sptag "" memory "" is_range "true"} S03_AXI {memport "MIG" sptag "" memory "" is_range "true"} S04_AXI {memport "MIG" sptag "" memory "" is_range "true"} S05_AXI {memport "MIG" sptag "" memory "" is_range "true"} S06_AXI {memport "MIG" sptag "" memory "" is_range "true"} S07_AXI {memport "MIG" sptag "" memory "" is_range "true"} S08_AXI {memport "MIG" sptag "" memory "" is_range "true"} S09_AXI {memport "MIG" sptag "" memory "" is_range "true"} S10_AXI {memport "MIG" sptag "" memory "" is_range "true"} S11_AXI {memport "MIG" sptag "" memory "" is_range "true"} S12_AXI {memport "MIG" sptag "" memory "" is_range "true"} S13_AXI {memport "MIG" sptag "" memory "" is_range "true"} S14_AXI {memport "MIG" sptag "" memory "" is_range "true"} S15_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /smartconnect_0]
set_property PFM.AXI_PORT {S00_AXI {memport "MIG" sptag "S0" memory "" is_range "true"} S01_AXI {memport "MIG" sptag "S1" memory "" is_range "true"} S02_AXI {memport "MIG" sptag "" memory "" is_range "true"} S03_AXI {memport "MIG" sptag "" memory "" is_range "true"} S04_AXI {memport "MIG" sptag "" memory "" is_range "true"} S05_AXI {memport "MIG" sptag "" memory "" is_range "true"} S06_AXI {memport "MIG" sptag "" memory "" is_range "true"} S07_AXI {memport "MIG" sptag "" memory "" is_range "true"} S08_AXI {memport "MIG" sptag "" memory "" is_range "true"} S09_AXI {memport "MIG" sptag "" memory "" is_range "true"} S10_AXI {memport "MIG" sptag "" memory "" is_range "true"} S11_AXI {memport "MIG" sptag "" memory "" is_range "true"} S12_AXI {memport "MIG" sptag "" memory "" is_range "true"} S13_AXI {memport "MIG" sptag "" memory "" is_range "true"} S14_AXI {memport "MIG" sptag "" memory "" is_range "true"} S15_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /smartconnect_0]
set_property PFM.AXI_PORT {S00_AXI {memport "MIG" sptag "S0" memory "" is_range "true"} S01_AXI {memport "MIG" sptag "S1" memory "" is_range "true"} S02_AXI {memport "MIG" sptag "S2" memory "" is_range "true"} S03_AXI {memport "MIG" sptag "" memory "" is_range "true"} S04_AXI {memport "MIG" sptag "" memory "" is_range "true"} S05_AXI {memport "MIG" sptag "" memory "" is_range "true"} S06_AXI {memport "MIG" sptag "" memory "" is_range "true"} S07_AXI {memport "MIG" sptag "" memory "" is_range "true"} S08_AXI {memport "MIG" sptag "" memory "" is_range "true"} S09_AXI {memport "MIG" sptag "" memory "" is_range "true"} S10_AXI {memport "MIG" sptag "" memory "" is_range "true"} S11_AXI {memport "MIG" sptag "" memory "" is_range "true"} S12_AXI {memport "MIG" sptag "" memory "" is_range "true"} S13_AXI {memport "MIG" sptag "" memory "" is_range "true"} S14_AXI {memport "MIG" sptag "" memory "" is_range "true"} S15_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /smartconnect_0]
set_property PFM.AXI_PORT {S00_AXI {memport "MIG" sptag "S0" memory "" is_range "true"} S01_AXI {memport "MIG" sptag "S1" memory "" is_range "true"} S02_AXI {memport "MIG" sptag "S2" memory "" is_range "true"} S03_AXI {memport "MIG" sptag "S3" memory "" is_range "true"} S04_AXI {memport "MIG" sptag "" memory "" is_range "true"} S05_AXI {memport "MIG" sptag "" memory "" is_range "true"} S06_AXI {memport "MIG" sptag "" memory "" is_range "true"} S07_AXI {memport "MIG" sptag "" memory "" is_range "true"} S08_AXI {memport "MIG" sptag "" memory "" is_range "true"} S09_AXI {memport "MIG" sptag "" memory "" is_range "true"} S10_AXI {memport "MIG" sptag "" memory "" is_range "true"} S11_AXI {memport "MIG" sptag "" memory "" is_range "true"} S12_AXI {memport "MIG" sptag "" memory "" is_range "true"} S13_AXI {memport "MIG" sptag "" memory "" is_range "true"} S14_AXI {memport "MIG" sptag "" memory "" is_range "true"} S15_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /smartconnect_0]
set_property PFM.AXI_PORT {S00_AXI {memport "MIG" sptag "S0" memory "" is_range "true"} S01_AXI {memport "MIG" sptag "S1" memory "" is_range "true"} S02_AXI {memport "MIG" sptag "S2" memory "" is_range "true"} S03_AXI {memport "MIG" sptag "S3" memory "" is_range "true"} S04_AXI {memport "MIG" sptag "S4" memory "" is_range "true"} S05_AXI {memport "MIG" sptag "" memory "" is_range "true"} S06_AXI {memport "MIG" sptag "" memory "" is_range "true"} S07_AXI {memport "MIG" sptag "" memory "" is_range "true"} S08_AXI {memport "MIG" sptag "" memory "" is_range "true"} S09_AXI {memport "MIG" sptag "" memory "" is_range "true"} S10_AXI {memport "MIG" sptag "" memory "" is_range "true"} S11_AXI {memport "MIG" sptag "" memory "" is_range "true"} S12_AXI {memport "MIG" sptag "" memory "" is_range "true"} S13_AXI {memport "MIG" sptag "" memory "" is_range "true"} S14_AXI {memport "MIG" sptag "" memory "" is_range "true"} S15_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /smartconnect_0]
set_property PFM.AXI_PORT {S00_AXI {memport "MIG" sptag "S0" memory "" is_range "true"} S01_AXI {memport "MIG" sptag "S1" memory "" is_range "true"} S02_AXI {memport "MIG" sptag "S2" memory "" is_range "true"} S03_AXI {memport "MIG" sptag "S3" memory "" is_range "true"} S04_AXI {memport "MIG" sptag "S4" memory "" is_range "true"} S05_AXI {memport "MIG" sptag "S5" memory "" is_range "true"} S06_AXI {memport "MIG" sptag "" memory "" is_range "true"} S07_AXI {memport "MIG" sptag "" memory "" is_range "true"} S08_AXI {memport "MIG" sptag "" memory "" is_range "true"} S09_AXI {memport "MIG" sptag "" memory "" is_range "true"} S10_AXI {memport "MIG" sptag "" memory "" is_range "true"} S11_AXI {memport "MIG" sptag "" memory "" is_range "true"} S12_AXI {memport "MIG" sptag "" memory "" is_range "true"} S13_AXI {memport "MIG" sptag "" memory "" is_range "true"} S14_AXI {memport "MIG" sptag "" memory "" is_range "true"} S15_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /smartconnect_0]
set_property PFM.AXI_PORT {S00_AXI {memport "MIG" sptag "S0" memory "" is_range "true"} S01_AXI {memport "MIG" sptag "S1" memory "" is_range "true"} S02_AXI {memport "MIG" sptag "S2" memory "" is_range "true"} S03_AXI {memport "MIG" sptag "S3" memory "" is_range "true"} S04_AXI {memport "MIG" sptag "S4" memory "" is_range "true"} S05_AXI {memport "MIG" sptag "S5" memory "" is_range "true"} S06_AXI {memport "MIG" sptag "S6" memory "" is_range "true"} S07_AXI {memport "MIG" sptag "" memory "" is_range "true"} S08_AXI {memport "MIG" sptag "" memory "" is_range "true"} S09_AXI {memport "MIG" sptag "" memory "" is_range "true"} S10_AXI {memport "MIG" sptag "" memory "" is_range "true"} S11_AXI {memport "MIG" sptag "" memory "" is_range "true"} S12_AXI {memport "MIG" sptag "" memory "" is_range "true"} S13_AXI {memport "MIG" sptag "" memory "" is_range "true"} S14_AXI {memport "MIG" sptag "" memory "" is_range "true"} S15_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /smartconnect_0]
set_property PFM.AXI_PORT {S00_AXI {memport "MIG" sptag "S0" memory "" is_range "true"} S01_AXI {memport "MIG" sptag "S1" memory "" is_range "true"} S02_AXI {memport "MIG" sptag "S2" memory "" is_range "true"} S03_AXI {memport "MIG" sptag "S3" memory "" is_range "true"} S04_AXI {memport "MIG" sptag "S4" memory "" is_range "true"} S05_AXI {memport "MIG" sptag "S5" memory "" is_range "true"} S06_AXI {memport "MIG" sptag "S6" memory "" is_range "true"} S07_AXI {memport "MIG" sptag "S7" memory "" is_range "true"} S08_AXI {memport "MIG" sptag "" memory "" is_range "true"} S09_AXI {memport "MIG" sptag "" memory "" is_range "true"} S10_AXI {memport "MIG" sptag "" memory "" is_range "true"} S11_AXI {memport "MIG" sptag "" memory "" is_range "true"} S12_AXI {memport "MIG" sptag "" memory "" is_range "true"} S13_AXI {memport "MIG" sptag "" memory "" is_range "true"} S14_AXI {memport "MIG" sptag "" memory "" is_range "true"} S15_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /smartconnect_0]
set_property PFM.AXI_PORT {S00_AXI {memport "MIG" sptag "S0" memory "" is_range "true"} S01_AXI {memport "MIG" sptag "S1" memory "" is_range "true"} S02_AXI {memport "MIG" sptag "S2" memory "" is_range "true"} S03_AXI {memport "MIG" sptag "S3" memory "" is_range "true"} S04_AXI {memport "MIG" sptag "S4" memory "" is_range "true"} S05_AXI {memport "MIG" sptag "S5" memory "" is_range "true"} S06_AXI {memport "MIG" sptag "S6" memory "" is_range "true"} S07_AXI {memport "MIG" sptag "S7" memory "" is_range "true"} S08_AXI {memport "MIG" sptag "S8" memory "" is_range "true"} S09_AXI {memport "MIG" sptag "" memory "" is_range "true"} S10_AXI {memport "MIG" sptag "" memory "" is_range "true"} S11_AXI {memport "MIG" sptag "" memory "" is_range "true"} S12_AXI {memport "MIG" sptag "" memory "" is_range "true"} S13_AXI {memport "MIG" sptag "" memory "" is_range "true"} S14_AXI {memport "MIG" sptag "" memory "" is_range "true"} S15_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /smartconnect_0]
set_property PFM.AXI_PORT {S00_AXI {memport "MIG" sptag "S0" memory "" is_range "true"} S01_AXI {memport "MIG" sptag "S1" memory "" is_range "true"} S02_AXI {memport "MIG" sptag "S2" memory "" is_range "true"} S03_AXI {memport "MIG" sptag "S3" memory "" is_range "true"} S04_AXI {memport "MIG" sptag "S4" memory "" is_range "true"} S05_AXI {memport "MIG" sptag "S5" memory "" is_range "true"} S06_AXI {memport "MIG" sptag "S6" memory "" is_range "true"} S07_AXI {memport "MIG" sptag "S7" memory "" is_range "true"} S08_AXI {memport "MIG" sptag "S8" memory "" is_range "true"} S09_AXI {memport "MIG" sptag "S9" memory "" is_range "true"} S10_AXI {memport "MIG" sptag "" memory "" is_range "true"} S11_AXI {memport "MIG" sptag "" memory "" is_range "true"} S12_AXI {memport "MIG" sptag "" memory "" is_range "true"} S13_AXI {memport "MIG" sptag "" memory "" is_range "true"} S14_AXI {memport "MIG" sptag "" memory "" is_range "true"} S15_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /smartconnect_0]
set_property PFM.AXI_PORT {S00_AXI {memport "MIG" sptag "S0" memory "" is_range "true"} S01_AXI {memport "MIG" sptag "S1" memory "" is_range "true"} S02_AXI {memport "MIG" sptag "S2" memory "" is_range "true"} S03_AXI {memport "MIG" sptag "S3" memory "" is_range "true"} S04_AXI {memport "MIG" sptag "S4" memory "" is_range "true"} S05_AXI {memport "MIG" sptag "S5" memory "" is_range "true"} S06_AXI {memport "MIG" sptag "S6" memory "" is_range "true"} S07_AXI {memport "MIG" sptag "S7" memory "" is_range "true"} S08_AXI {memport "MIG" sptag "S8" memory "" is_range "true"} S09_AXI {memport "MIG" sptag "S9" memory "" is_range "true"} S10_AXI {memport "MIG" sptag "S10" memory "" is_range "true"} S11_AXI {memport "MIG" sptag "" memory "" is_range "true"} S12_AXI {memport "MIG" sptag "" memory "" is_range "true"} S13_AXI {memport "MIG" sptag "" memory "" is_range "true"} S14_AXI {memport "MIG" sptag "" memory "" is_range "true"} S15_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /smartconnect_0]
set_property PFM.AXI_PORT {S00_AXI {memport "MIG" sptag "S0" memory "" is_range "true"} S01_AXI {memport "MIG" sptag "S1" memory "" is_range "true"} S02_AXI {memport "MIG" sptag "S2" memory "" is_range "true"} S03_AXI {memport "MIG" sptag "S3" memory "" is_range "true"} S04_AXI {memport "MIG" sptag "S4" memory "" is_range "true"} S05_AXI {memport "MIG" sptag "S5" memory "" is_range "true"} S06_AXI {memport "MIG" sptag "S6" memory "" is_range "true"} S07_AXI {memport "MIG" sptag "S7" memory "" is_range "true"} S08_AXI {memport "MIG" sptag "S8" memory "" is_range "true"} S09_AXI {memport "MIG" sptag "S9" memory "" is_range "true"} S10_AXI {memport "MIG" sptag "S10" memory "" is_range "true"} S11_AXI {memport "MIG" sptag "S11" memory "" is_range "true"} S12_AXI {memport "MIG" sptag "" memory "" is_range "true"} S13_AXI {memport "MIG" sptag "" memory "" is_range "true"} S14_AXI {memport "MIG" sptag "" memory "" is_range "true"} S15_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /smartconnect_0]
set_property PFM.AXI_PORT {S00_AXI {memport "MIG" sptag "S0" memory "" is_range "true"} S01_AXI {memport "MIG" sptag "S1" memory "" is_range "true"} S02_AXI {memport "MIG" sptag "S2" memory "" is_range "true"} S03_AXI {memport "MIG" sptag "S3" memory "" is_range "true"} S04_AXI {memport "MIG" sptag "S4" memory "" is_range "true"} S05_AXI {memport "MIG" sptag "S5" memory "" is_range "true"} S06_AXI {memport "MIG" sptag "S6" memory "" is_range "true"} S07_AXI {memport "MIG" sptag "S7" memory "" is_range "true"} S08_AXI {memport "MIG" sptag "S8" memory "" is_range "true"} S09_AXI {memport "MIG" sptag "S9" memory "" is_range "true"} S10_AXI {memport "MIG" sptag "S10" memory "" is_range "true"} S11_AXI {memport "MIG" sptag "S11" memory "" is_range "true"} S12_AXI {memport "MIG" sptag "S12" memory "" is_range "true"} S13_AXI {memport "MIG" sptag "" memory "" is_range "true"} S14_AXI {memport "MIG" sptag "" memory "" is_range "true"} S15_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /smartconnect_0]
set_property PFM.AXI_PORT {S00_AXI {memport "MIG" sptag "S0" memory "" is_range "true"} S01_AXI {memport "MIG" sptag "S1" memory "" is_range "true"} S02_AXI {memport "MIG" sptag "S2" memory "" is_range "true"} S03_AXI {memport "MIG" sptag "S3" memory "" is_range "true"} S04_AXI {memport "MIG" sptag "S4" memory "" is_range "true"} S05_AXI {memport "MIG" sptag "S5" memory "" is_range "true"} S06_AXI {memport "MIG" sptag "S6" memory "" is_range "true"} S07_AXI {memport "MIG" sptag "S7" memory "" is_range "true"} S08_AXI {memport "MIG" sptag "S8" memory "" is_range "true"} S09_AXI {memport "MIG" sptag "S9" memory "" is_range "true"} S10_AXI {memport "MIG" sptag "S10" memory "" is_range "true"} S11_AXI {memport "MIG" sptag "S11" memory "" is_range "true"} S12_AXI {memport "MIG" sptag "S12" memory "" is_range "true"} S13_AXI {memport "MIG" sptag "S13" memory "" is_range "true"} S14_AXI {memport "MIG" sptag "" memory "" is_range "true"} S15_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /smartconnect_0]
set_property PFM.AXI_PORT {S00_AXI {memport "MIG" sptag "S0" memory "" is_range "true"} S01_AXI {memport "MIG" sptag "S1" memory "" is_range "true"} S02_AXI {memport "MIG" sptag "S2" memory "" is_range "true"} S03_AXI {memport "MIG" sptag "S3" memory "" is_range "true"} S04_AXI {memport "MIG" sptag "S4" memory "" is_range "true"} S05_AXI {memport "MIG" sptag "S5" memory "" is_range "true"} S06_AXI {memport "MIG" sptag "S6" memory "" is_range "true"} S07_AXI {memport "MIG" sptag "S7" memory "" is_range "true"} S08_AXI {memport "MIG" sptag "S8" memory "" is_range "true"} S09_AXI {memport "MIG" sptag "S9" memory "" is_range "true"} S10_AXI {memport "MIG" sptag "S10" memory "" is_range "true"} S11_AXI {memport "MIG" sptag "S11" memory "" is_range "true"} S12_AXI {memport "MIG" sptag "S12" memory "" is_range "true"} S13_AXI {memport "MIG" sptag "S13" memory "" is_range "true"} S14_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /smartconnect_0]
set_property PFM.AXI_PORT {S00_AXI {memport "MIG" sptag "S0" memory "" is_range "true"} S01_AXI {memport "MIG" sptag "S1" memory "" is_range "true"} S02_AXI {memport "MIG" sptag "S2" memory "" is_range "true"} S03_AXI {memport "MIG" sptag "S3" memory "" is_range "true"} S04_AXI {memport "MIG" sptag "S4" memory "" is_range "true"} S05_AXI {memport "MIG" sptag "S5" memory "" is_range "true"} S06_AXI {memport "MIG" sptag "S6" memory "" is_range "true"} S07_AXI {memport "MIG" sptag "S7" memory "" is_range "true"} S08_AXI {memport "MIG" sptag "S8" memory "" is_range "true"} S09_AXI {memport "MIG" sptag "S9" memory "" is_range "true"} S10_AXI {memport "MIG" sptag "S10" memory "" is_range "true"} S11_AXI {memport "MIG" sptag "S11" memory "" is_range "true"} S12_AXI {memport "MIG" sptag "S12" memory "" is_range "true"} S13_AXI {memport "MIG" sptag "S13" memory "" is_range "true"} S14_AXI {memport "MIG" sptag "" memory "" is_range "true"} S15_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /smartconnect_0]
set_property PFM.AXI_PORT {S00_AXI {memport "MIG" sptag "S0" memory "" is_range "true"} S01_AXI {memport "MIG" sptag "S1" memory "" is_range "true"} S02_AXI {memport "MIG" sptag "S2" memory "" is_range "true"} S03_AXI {memport "MIG" sptag "S3" memory "" is_range "true"} S04_AXI {memport "MIG" sptag "S4" memory "" is_range "true"} S05_AXI {memport "MIG" sptag "S5" memory "" is_range "true"} S06_AXI {memport "MIG" sptag "S6" memory "" is_range "true"} S07_AXI {memport "MIG" sptag "S7" memory "" is_range "true"} S08_AXI {memport "MIG" sptag "S8" memory "" is_range "true"} S09_AXI {memport "MIG" sptag "S9" memory "" is_range "true"} S10_AXI {memport "MIG" sptag "S10" memory "" is_range "true"} S11_AXI {memport "MIG" sptag "S11" memory "" is_range "true"} S12_AXI {memport "MIG" sptag "S12" memory "" is_range "true"} S13_AXI {memport "MIG" sptag "S13" memory "" is_range "true"} S14_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /smartconnect_0]
set_property PFM.AXI_PORT {S00_AXI {memport "MIG" sptag "S0" memory "" is_range "true"} S01_AXI {memport "MIG" sptag "S1" memory "" is_range "true"} S02_AXI {memport "MIG" sptag "S2" memory "" is_range "true"} S03_AXI {memport "MIG" sptag "S3" memory "" is_range "true"} S04_AXI {memport "MIG" sptag "S4" memory "" is_range "true"} S05_AXI {memport "MIG" sptag "S5" memory "" is_range "true"} S06_AXI {memport "MIG" sptag "S6" memory "" is_range "true"} S07_AXI {memport "MIG" sptag "S7" memory "" is_range "true"} S08_AXI {memport "MIG" sptag "S8" memory "" is_range "true"} S09_AXI {memport "MIG" sptag "S9" memory "" is_range "true"} S10_AXI {memport "MIG" sptag "S10" memory "" is_range "true"} S11_AXI {memport "MIG" sptag "S11" memory "" is_range "true"} S12_AXI {memport "MIG" sptag "S12" memory "" is_range "true"} S13_AXI {memport "MIG" sptag "S13" memory "" is_range "true"} S14_AXI {memport "MIG" sptag "" memory "" is_range "true"} S15_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /smartconnect_0]
set_property PFM.AXI_PORT {S00_AXI {memport "MIG" sptag "S0" memory "" is_range "true"} S01_AXI {memport "MIG" sptag "S1" memory "" is_range "true"} S02_AXI {memport "MIG" sptag "S2" memory "" is_range "true"} S03_AXI {memport "MIG" sptag "S3" memory "" is_range "true"} S04_AXI {memport "MIG" sptag "S4" memory "" is_range "true"} S05_AXI {memport "MIG" sptag "S5" memory "" is_range "true"} S06_AXI {memport "MIG" sptag "S6" memory "" is_range "true"} S07_AXI {memport "MIG" sptag "S7" memory "" is_range "true"} S08_AXI {memport "MIG" sptag "S8" memory "" is_range "true"} S09_AXI {memport "MIG" sptag "S9" memory "" is_range "true"} S10_AXI {memport "MIG" sptag "S10" memory "" is_range "true"} S11_AXI {memport "MIG" sptag "S11" memory "" is_range "true"} S12_AXI {memport "MIG" sptag "S12" memory "" is_range "true"} S13_AXI {memport "MIG" sptag "S13" memory "" is_range "true"} S14_AXI {memport "MIG" sptag "S14" memory "" is_range "true"} S15_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /smartconnect_0]
set_property PFM.AXI_PORT {S00_AXI {memport "MIG" sptag "S0" memory "" is_range "true"} S01_AXI {memport "MIG" sptag "S1" memory "" is_range "true"} S02_AXI {memport "MIG" sptag "S2" memory "" is_range "true"} S03_AXI {memport "MIG" sptag "S3" memory "" is_range "true"} S04_AXI {memport "MIG" sptag "S4" memory "" is_range "true"} S05_AXI {memport "MIG" sptag "S5" memory "" is_range "true"} S06_AXI {memport "MIG" sptag "S6" memory "" is_range "true"} S07_AXI {memport "MIG" sptag "S7" memory "" is_range "true"} S08_AXI {memport "MIG" sptag "S8" memory "" is_range "true"} S09_AXI {memport "MIG" sptag "S9" memory "" is_range "true"} S10_AXI {memport "MIG" sptag "S10" memory "" is_range "true"} S11_AXI {memport "MIG" sptag "S11" memory "" is_range "true"} S12_AXI {memport "MIG" sptag "S12" memory "" is_range "true"} S13_AXI {memport "MIG" sptag "S13" memory "" is_range "true"} S14_AXI {memport "MIG" sptag "S14" memory "" is_range "true"} S15_AXI {memport "MIG" sptag "S15" memory "" is_range "true"}} [get_bd_cells /smartconnect_0]
set_property PFM.AXI_PORT {S00_AXI {memport "MIG" sptag "S16" memory "" is_range "true"} S01_AXI {memport "MIG" sptag "" memory "" is_range "true"} S02_AXI {memport "MIG" sptag "" memory "" is_range "true"} S03_AXI {memport "MIG" sptag "" memory "" is_range "true"} S04_AXI {memport "MIG" sptag "" memory "" is_range "true"} S05_AXI {memport "MIG" sptag "" memory "" is_range "true"} S06_AXI {memport "MIG" sptag "" memory "" is_range "true"} S07_AXI {memport "MIG" sptag "" memory "" is_range "true"} S08_AXI {memport "MIG" sptag "" memory "" is_range "true"} S09_AXI {memport "MIG" sptag "" memory "" is_range "true"} S10_AXI {memport "MIG" sptag "" memory "" is_range "true"} S11_AXI {memport "MIG" sptag "" memory "" is_range "true"} S12_AXI {memport "MIG" sptag "" memory "" is_range "true"} S13_AXI {memport "MIG" sptag "" memory "" is_range "true"} S14_AXI {memport "MIG" sptag "" memory "" is_range "true"} S15_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /smartconnect_1]
set_property PFM.AXI_PORT {S00_AXI {memport "MIG" sptag "S16" memory "" is_range "true"} S01_AXI {memport "MIG" sptag "S17" memory "" is_range "true"} S02_AXI {memport "MIG" sptag "" memory "" is_range "true"} S03_AXI {memport "MIG" sptag "" memory "" is_range "true"} S04_AXI {memport "MIG" sptag "" memory "" is_range "true"} S05_AXI {memport "MIG" sptag "" memory "" is_range "true"} S06_AXI {memport "MIG" sptag "" memory "" is_range "true"} S07_AXI {memport "MIG" sptag "" memory "" is_range "true"} S08_AXI {memport "MIG" sptag "" memory "" is_range "true"} S09_AXI {memport "MIG" sptag "" memory "" is_range "true"} S10_AXI {memport "MIG" sptag "" memory "" is_range "true"} S11_AXI {memport "MIG" sptag "" memory "" is_range "true"} S12_AXI {memport "MIG" sptag "" memory "" is_range "true"} S13_AXI {memport "MIG" sptag "" memory "" is_range "true"} S14_AXI {memport "MIG" sptag "" memory "" is_range "true"} S15_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /smartconnect_1]
set_property PFM.AXI_PORT {S00_AXI {memport "MIG" sptag "S16" memory "" is_range "true"} S01_AXI {memport "MIG" sptag "S17" memory "" is_range "true"} S02_AXI {memport "MIG" sptag "S18" memory "" is_range "true"} S03_AXI {memport "MIG" sptag "" memory "" is_range "true"} S04_AXI {memport "MIG" sptag "" memory "" is_range "true"} S05_AXI {memport "MIG" sptag "" memory "" is_range "true"} S06_AXI {memport "MIG" sptag "" memory "" is_range "true"} S07_AXI {memport "MIG" sptag "" memory "" is_range "true"} S08_AXI {memport "MIG" sptag "" memory "" is_range "true"} S09_AXI {memport "MIG" sptag "" memory "" is_range "true"} S10_AXI {memport "MIG" sptag "" memory "" is_range "true"} S11_AXI {memport "MIG" sptag "" memory "" is_range "true"} S12_AXI {memport "MIG" sptag "" memory "" is_range "true"} S13_AXI {memport "MIG" sptag "" memory "" is_range "true"} S14_AXI {memport "MIG" sptag "" memory "" is_range "true"} S15_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /smartconnect_1]
set_property PFM.AXI_PORT {S00_AXI {memport "MIG" sptag "S16" memory "" is_range "true"} S01_AXI {memport "MIG" sptag "S17" memory "" is_range "true"} S02_AXI {memport "MIG" sptag "S18" memory "" is_range "true"} S03_AXI {memport "MIG" sptag "S19" memory "" is_range "true"} S04_AXI {memport "MIG" sptag "" memory "" is_range "true"} S05_AXI {memport "MIG" sptag "" memory "" is_range "true"} S06_AXI {memport "MIG" sptag "" memory "" is_range "true"} S07_AXI {memport "MIG" sptag "" memory "" is_range "true"} S08_AXI {memport "MIG" sptag "" memory "" is_range "true"} S09_AXI {memport "MIG" sptag "" memory "" is_range "true"} S10_AXI {memport "MIG" sptag "" memory "" is_range "true"} S11_AXI {memport "MIG" sptag "" memory "" is_range "true"} S12_AXI {memport "MIG" sptag "" memory "" is_range "true"} S13_AXI {memport "MIG" sptag "" memory "" is_range "true"} S14_AXI {memport "MIG" sptag "" memory "" is_range "true"} S15_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /smartconnect_1]
set_property PFM.AXI_PORT {S00_AXI {memport "MIG" sptag "S16" memory "" is_range "true"} S01_AXI {memport "MIG" sptag "S17" memory "" is_range "true"} S02_AXI {memport "MIG" sptag "S18" memory "" is_range "true"} S03_AXI {memport "MIG" sptag "S19" memory "" is_range "true"} S04_AXI {memport "MIG" sptag "S20" memory "" is_range "true"} S05_AXI {memport "MIG" sptag "" memory "" is_range "true"} S06_AXI {memport "MIG" sptag "" memory "" is_range "true"} S07_AXI {memport "MIG" sptag "" memory "" is_range "true"} S08_AXI {memport "MIG" sptag "" memory "" is_range "true"} S09_AXI {memport "MIG" sptag "" memory "" is_range "true"} S10_AXI {memport "MIG" sptag "" memory "" is_range "true"} S11_AXI {memport "MIG" sptag "" memory "" is_range "true"} S12_AXI {memport "MIG" sptag "" memory "" is_range "true"} S13_AXI {memport "MIG" sptag "" memory "" is_range "true"} S14_AXI {memport "MIG" sptag "" memory "" is_range "true"} S15_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /smartconnect_1]
set_property PFM.AXI_PORT {S00_AXI {memport "MIG" sptag "S16" memory "" is_range "true"} S01_AXI {memport "MIG" sptag "S17" memory "" is_range "true"} S02_AXI {memport "MIG" sptag "S18" memory "" is_range "true"} S03_AXI {memport "MIG" sptag "S19" memory "" is_range "true"} S04_AXI {memport "MIG" sptag "S20" memory "" is_range "true"} S05_AXI {memport "MIG" sptag "S21" memory "" is_range "true"} S06_AXI {memport "MIG" sptag "" memory "" is_range "true"} S07_AXI {memport "MIG" sptag "" memory "" is_range "true"} S08_AXI {memport "MIG" sptag "" memory "" is_range "true"} S09_AXI {memport "MIG" sptag "" memory "" is_range "true"} S10_AXI {memport "MIG" sptag "" memory "" is_range "true"} S11_AXI {memport "MIG" sptag "" memory "" is_range "true"} S12_AXI {memport "MIG" sptag "" memory "" is_range "true"} S13_AXI {memport "MIG" sptag "" memory "" is_range "true"} S14_AXI {memport "MIG" sptag "" memory "" is_range "true"} S15_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /smartconnect_1]
set_property PFM.AXI_PORT {S00_AXI {memport "MIG" sptag "S16" memory "" is_range "true"} S01_AXI {memport "MIG" sptag "S17" memory "" is_range "true"} S02_AXI {memport "MIG" sptag "S18" memory "" is_range "true"} S03_AXI {memport "MIG" sptag "S19" memory "" is_range "true"} S04_AXI {memport "MIG" sptag "S20" memory "" is_range "true"} S05_AXI {memport "MIG" sptag "S21" memory "" is_range "true"} S06_AXI {memport "MIG" sptag "S22" memory "" is_range "true"} S07_AXI {memport "MIG" sptag "" memory "" is_range "true"} S08_AXI {memport "MIG" sptag "" memory "" is_range "true"} S09_AXI {memport "MIG" sptag "" memory "" is_range "true"} S10_AXI {memport "MIG" sptag "" memory "" is_range "true"} S11_AXI {memport "MIG" sptag "" memory "" is_range "true"} S12_AXI {memport "MIG" sptag "" memory "" is_range "true"} S13_AXI {memport "MIG" sptag "" memory "" is_range "true"} S14_AXI {memport "MIG" sptag "" memory "" is_range "true"} S15_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /smartconnect_1]
set_property PFM.AXI_PORT {S00_AXI {memport "MIG" sptag "S16" memory "" is_range "true"} S01_AXI {memport "MIG" sptag "S17" memory "" is_range "true"} S02_AXI {memport "MIG" sptag "S18" memory "" is_range "true"} S03_AXI {memport "MIG" sptag "S19" memory "" is_range "true"} S04_AXI {memport "MIG" sptag "S20" memory "" is_range "true"} S05_AXI {memport "MIG" sptag "S21" memory "" is_range "true"} S06_AXI {memport "MIG" sptag "S22" memory "" is_range "true"} S07_AXI {memport "MIG" sptag "S23" memory "" is_range "true"} S08_AXI {memport "MIG" sptag "" memory "" is_range "true"} S09_AXI {memport "MIG" sptag "" memory "" is_range "true"} S10_AXI {memport "MIG" sptag "" memory "" is_range "true"} S11_AXI {memport "MIG" sptag "" memory "" is_range "true"} S12_AXI {memport "MIG" sptag "" memory "" is_range "true"} S13_AXI {memport "MIG" sptag "" memory "" is_range "true"} S14_AXI {memport "MIG" sptag "" memory "" is_range "true"} S15_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /smartconnect_1]
set_property PFM.AXI_PORT {S00_AXI {memport "MIG" sptag "S16" memory "" is_range "true"} S01_AXI {memport "MIG" sptag "S17" memory "" is_range "true"} S02_AXI {memport "MIG" sptag "S18" memory "" is_range "true"} S03_AXI {memport "MIG" sptag "S19" memory "" is_range "true"} S04_AXI {memport "MIG" sptag "S20" memory "" is_range "true"} S05_AXI {memport "MIG" sptag "S21" memory "" is_range "true"} S06_AXI {memport "MIG" sptag "S22" memory "" is_range "true"} S07_AXI {memport "MIG" sptag "S23" memory "" is_range "true"} S08_AXI {memport "MIG" sptag "S24" memory "" is_range "true"} S09_AXI {memport "MIG" sptag "" memory "" is_range "true"} S10_AXI {memport "MIG" sptag "" memory "" is_range "true"} S11_AXI {memport "MIG" sptag "" memory "" is_range "true"} S12_AXI {memport "MIG" sptag "" memory "" is_range "true"} S13_AXI {memport "MIG" sptag "" memory "" is_range "true"} S14_AXI {memport "MIG" sptag "" memory "" is_range "true"} S15_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /smartconnect_1]
set_property PFM.AXI_PORT {S00_AXI {memport "MIG" sptag "S16" memory "" is_range "true"} S01_AXI {memport "MIG" sptag "S17" memory "" is_range "true"} S02_AXI {memport "MIG" sptag "S18" memory "" is_range "true"} S03_AXI {memport "MIG" sptag "S19" memory "" is_range "true"} S04_AXI {memport "MIG" sptag "S20" memory "" is_range "true"} S05_AXI {memport "MIG" sptag "S21" memory "" is_range "true"} S06_AXI {memport "MIG" sptag "S22" memory "" is_range "true"} S07_AXI {memport "MIG" sptag "S23" memory "" is_range "true"} S08_AXI {memport "MIG" sptag "S24" memory "" is_range "true"} S09_AXI {memport "MIG" sptag "" memory "" is_range "true"} S11_AXI {memport "MIG" sptag "" memory "" is_range "true"} S12_AXI {memport "MIG" sptag "" memory "" is_range "true"} S13_AXI {memport "MIG" sptag "" memory "" is_range "true"} S14_AXI {memport "MIG" sptag "" memory "" is_range "true"} S15_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /smartconnect_1]
set_property PFM.AXI_PORT {S00_AXI {memport "MIG" sptag "S16" memory "" is_range "true"} S01_AXI {memport "MIG" sptag "S17" memory "" is_range "true"} S02_AXI {memport "MIG" sptag "S18" memory "" is_range "true"} S03_AXI {memport "MIG" sptag "S19" memory "" is_range "true"} S04_AXI {memport "MIG" sptag "S20" memory "" is_range "true"} S05_AXI {memport "MIG" sptag "S21" memory "" is_range "true"} S06_AXI {memport "MIG" sptag "S22" memory "" is_range "true"} S07_AXI {memport "MIG" sptag "S23" memory "" is_range "true"} S08_AXI {memport "MIG" sptag "S24" memory "" is_range "true"} S09_AXI {memport "MIG" sptag "" memory "" is_range "true"} S10_AXI {memport "MIG" sptag "" memory "" is_range "true"} S11_AXI {memport "MIG" sptag "" memory "" is_range "true"} S12_AXI {memport "MIG" sptag "" memory "" is_range "true"} S13_AXI {memport "MIG" sptag "" memory "" is_range "true"} S14_AXI {memport "MIG" sptag "" memory "" is_range "true"} S15_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /smartconnect_1]
set_property PFM.AXI_PORT {S00_AXI {memport "MIG" sptag "S16" memory "" is_range "true"} S01_AXI {memport "MIG" sptag "S17" memory "" is_range "true"} S02_AXI {memport "MIG" sptag "S18" memory "" is_range "true"} S03_AXI {memport "MIG" sptag "S19" memory "" is_range "true"} S04_AXI {memport "MIG" sptag "S20" memory "" is_range "true"} S05_AXI {memport "MIG" sptag "S21" memory "" is_range "true"} S06_AXI {memport "MIG" sptag "S22" memory "" is_range "true"} S07_AXI {memport "MIG" sptag "S23" memory "" is_range "true"} S08_AXI {memport "MIG" sptag "S24" memory "" is_range "true"} S09_AXI {memport "MIG" sptag "S25" memory "" is_range "true"} S10_AXI {memport "MIG" sptag "" memory "" is_range "true"} S11_AXI {memport "MIG" sptag "" memory "" is_range "true"} S12_AXI {memport "MIG" sptag "" memory "" is_range "true"} S13_AXI {memport "MIG" sptag "" memory "" is_range "true"} S14_AXI {memport "MIG" sptag "" memory "" is_range "true"} S15_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /smartconnect_1]
set_property PFM.AXI_PORT {S00_AXI {memport "MIG" sptag "S16" memory "" is_range "true"} S01_AXI {memport "MIG" sptag "S17" memory "" is_range "true"} S02_AXI {memport "MIG" sptag "S18" memory "" is_range "true"} S03_AXI {memport "MIG" sptag "S19" memory "" is_range "true"} S04_AXI {memport "MIG" sptag "S20" memory "" is_range "true"} S05_AXI {memport "MIG" sptag "S21" memory "" is_range "true"} S06_AXI {memport "MIG" sptag "S22" memory "" is_range "true"} S07_AXI {memport "MIG" sptag "S23" memory "" is_range "true"} S08_AXI {memport "MIG" sptag "S24" memory "" is_range "true"} S09_AXI {memport "MIG" sptag "S25" memory "" is_range "true"} S10_AXI {memport "MIG" sptag "S26" memory "" is_range "true"} S11_AXI {memport "MIG" sptag "" memory "" is_range "true"} S12_AXI {memport "MIG" sptag "" memory "" is_range "true"} S13_AXI {memport "MIG" sptag "" memory "" is_range "true"} S14_AXI {memport "MIG" sptag "" memory "" is_range "true"} S15_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /smartconnect_1]
set_property PFM.AXI_PORT {S00_AXI {memport "MIG" sptag "S16" memory "" is_range "true"} S01_AXI {memport "MIG" sptag "S17" memory "" is_range "true"} S02_AXI {memport "MIG" sptag "S18" memory "" is_range "true"} S03_AXI {memport "MIG" sptag "S19" memory "" is_range "true"} S04_AXI {memport "MIG" sptag "S20" memory "" is_range "true"} S05_AXI {memport "MIG" sptag "S21" memory "" is_range "true"} S06_AXI {memport "MIG" sptag "S22" memory "" is_range "true"} S07_AXI {memport "MIG" sptag "S23" memory "" is_range "true"} S08_AXI {memport "MIG" sptag "S24" memory "" is_range "true"} S09_AXI {memport "MIG" sptag "S25" memory "" is_range "true"} S10_AXI {memport "MIG" sptag "S26" memory "" is_range "true"} S11_AXI {memport "MIG" sptag "S27" memory "" is_range "true"} S12_AXI {memport "MIG" sptag "" memory "" is_range "true"} S13_AXI {memport "MIG" sptag "" memory "" is_range "true"} S14_AXI {memport "MIG" sptag "" memory "" is_range "true"} S15_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /smartconnect_1]
set_property PFM.AXI_PORT {S00_AXI {memport "MIG" sptag "S16" memory "" is_range "true"} S01_AXI {memport "MIG" sptag "S17" memory "" is_range "true"} S02_AXI {memport "MIG" sptag "S18" memory "" is_range "true"} S03_AXI {memport "MIG" sptag "S19" memory "" is_range "true"} S04_AXI {memport "MIG" sptag "S20" memory "" is_range "true"} S05_AXI {memport "MIG" sptag "S21" memory "" is_range "true"} S06_AXI {memport "MIG" sptag "S22" memory "" is_range "true"} S07_AXI {memport "MIG" sptag "S23" memory "" is_range "true"} S08_AXI {memport "MIG" sptag "S24" memory "" is_range "true"} S09_AXI {memport "MIG" sptag "S25" memory "" is_range "true"} S10_AXI {memport "MIG" sptag "S26" memory "" is_range "true"} S11_AXI {memport "MIG" sptag "S27" memory "" is_range "true"} S12_AXI {memport "MIG" sptag "S28" memory "" is_range "true"} S13_AXI {memport "MIG" sptag "" memory "" is_range "true"} S14_AXI {memport "MIG" sptag "" memory "" is_range "true"} S15_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /smartconnect_1]
set_property PFM.AXI_PORT {S00_AXI {memport "MIG" sptag "S16" memory "" is_range "true"} S01_AXI {memport "MIG" sptag "S17" memory "" is_range "true"} S02_AXI {memport "MIG" sptag "S18" memory "" is_range "true"} S03_AXI {memport "MIG" sptag "S19" memory "" is_range "true"} S04_AXI {memport "MIG" sptag "S20" memory "" is_range "true"} S05_AXI {memport "MIG" sptag "S21" memory "" is_range "true"} S06_AXI {memport "MIG" sptag "S22" memory "" is_range "true"} S07_AXI {memport "MIG" sptag "S23" memory "" is_range "true"} S08_AXI {memport "MIG" sptag "S24" memory "" is_range "true"} S09_AXI {memport "MIG" sptag "S25" memory "" is_range "true"} S10_AXI {memport "MIG" sptag "S26" memory "" is_range "true"} S11_AXI {memport "MIG" sptag "S27" memory "" is_range "true"} S12_AXI {memport "MIG" sptag "S28" memory "" is_range "true"} S13_AXI {memport "MIG" sptag "S29" memory "" is_range "true"} S14_AXI {memport "MIG" sptag "" memory "" is_range "true"} S15_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /smartconnect_1]
set_property PFM.AXI_PORT {S00_AXI {memport "MIG" sptag "S16" memory "" is_range "true"} S01_AXI {memport "MIG" sptag "S17" memory "" is_range "true"} S02_AXI {memport "MIG" sptag "S18" memory "" is_range "true"} S03_AXI {memport "MIG" sptag "S19" memory "" is_range "true"} S04_AXI {memport "MIG" sptag "S20" memory "" is_range "true"} S05_AXI {memport "MIG" sptag "S21" memory "" is_range "true"} S06_AXI {memport "MIG" sptag "S22" memory "" is_range "true"} S07_AXI {memport "MIG" sptag "S23" memory "" is_range "true"} S08_AXI {memport "MIG" sptag "S24" memory "" is_range "true"} S09_AXI {memport "MIG" sptag "S25" memory "" is_range "true"} S10_AXI {memport "MIG" sptag "S26" memory "" is_range "true"} S11_AXI {memport "MIG" sptag "S27" memory "" is_range "true"} S12_AXI {memport "MIG" sptag "S28" memory "" is_range "true"} S13_AXI {memport "MIG" sptag "S29" memory "" is_range "true"} S14_AXI {memport "MIG" sptag "S30" memory "" is_range "true"} S15_AXI {memport "MIG" sptag "" memory "" is_range "true"}} [get_bd_cells /smartconnect_1]
set_property PFM.AXI_PORT {S00_AXI {memport "MIG" sptag "S16" memory "" is_range "true"} S01_AXI {memport "MIG" sptag "S17" memory "" is_range "true"} S02_AXI {memport "MIG" sptag "S18" memory "" is_range "true"} S03_AXI {memport "MIG" sptag "S19" memory "" is_range "true"} S04_AXI {memport "MIG" sptag "S20" memory "" is_range "true"} S05_AXI {memport "MIG" sptag "S21" memory "" is_range "true"} S06_AXI {memport "MIG" sptag "S22" memory "" is_range "true"} S07_AXI {memport "MIG" sptag "S23" memory "" is_range "true"} S08_AXI {memport "MIG" sptag "S24" memory "" is_range "true"} S09_AXI {memport "MIG" sptag "S25" memory "" is_range "true"} S10_AXI {memport "MIG" sptag "S26" memory "" is_range "true"} S11_AXI {memport "MIG" sptag "S27" memory "" is_range "true"} S12_AXI {memport "MIG" sptag "S28" memory "" is_range "true"} S13_AXI {memport "MIG" sptag "S29" memory "" is_range "true"} S14_AXI {memport "MIG" sptag "S30" memory "" is_range "true"} S15_AXI {memport "MIG" sptag "S31" memory "" is_range "true"}} [get_bd_cells /smartconnect_1]
validate_bd_design
generate_target all [get_files  /home/oa321/work/mudkip/vivado/marshtomp/marshtomp.srcs/sources_1/bd/ext_platform/ext_platform.bd]
catch { config_ip_cache -export [get_ips -all ext_platform_axi_intc_0_0] }
catch { config_ip_cache -export [get_ips -all ext_platform_clk_wizard_0_0] }
catch { config_ip_cache -export [get_ips -all ext_platform_cips_noc_0] }
catch { config_ip_cache -export [get_ips -all ext_platform_noc_ddr4_0] }
catch { config_ip_cache -export [get_ips -all ext_platform_proc_sys_reset_0_0] }
catch { config_ip_cache -export [get_ips -all ext_platform_proc_sys_reset_1_0] }
catch { config_ip_cache -export [get_ips -all ext_platform_proc_sys_reset_2_0] }
catch { config_ip_cache -export [get_ips -all ext_platform_proc_sys_reset_3_0] }
catch { config_ip_cache -export [get_ips -all ext_platform_icn_ctrl_0] }
catch { config_ip_cache -export [get_ips -all ext_platform_noc_lpddr4_0] }
catch { config_ip_cache -export [get_ips -all ext_platform_system_cache_0_0] }
catch { config_ip_cache -export [get_ips -all ext_platform_system_cache_1_0] }
catch { config_ip_cache -export [get_ips -all ext_platform_system_cache_2_0] }
catch { config_ip_cache -export [get_ips -all ext_platform_smartconnect_0_0] }
catch { config_ip_cache -export [get_ips -all ext_platform_smartconnect_0_1] }
export_ip_user_files -of_objects [get_files /home/oa321/work/mudkip/vivado/marshtomp/marshtomp.srcs/sources_1/bd/ext_platform/ext_platform.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/oa321/work/mudkip/vivado/marshtomp/marshtomp.srcs/sources_1/bd/ext_platform/ext_platform.bd]
launch_runs ext_platform_axi_intc_0_0_synth_1 ext_platform_cips_noc_0_synth_1 ext_platform_clk_wizard_0_0_synth_1 ext_platform_icn_ctrl_0_synth_1 ext_platform_noc_ddr4_0_synth_1 ext_platform_noc_lpddr4_0_synth_1 ext_platform_proc_sys_reset_0_0_synth_1 ext_platform_proc_sys_reset_1_0_synth_1 ext_platform_proc_sys_reset_2_0_synth_1 ext_platform_proc_sys_reset_3_0_synth_1 ext_platform_smartconnect_0_0_synth_1 ext_platform_smartconnect_0_1_synth_1 ext_platform_system_cache_0_0_synth_1 ext_platform_system_cache_1_0_synth_1 ext_platform_system_cache_2_0_synth_1 -jobs 28
wait_on_run ext_platform_axi_intc_0_0_synth_1
wait_on_run ext_platform_cips_noc_0_synth_1
wait_on_run ext_platform_clk_wizard_0_0_synth_1
wait_on_run ext_platform_icn_ctrl_0_synth_1
wait_on_run ext_platform_noc_ddr4_0_synth_1
wait_on_run ext_platform_noc_lpddr4_0_synth_1
wait_on_run ext_platform_proc_sys_reset_0_0_synth_1
wait_on_run ext_platform_proc_sys_reset_1_0_synth_1
wait_on_run ext_platform_proc_sys_reset_2_0_synth_1
wait_on_run ext_platform_proc_sys_reset_3_0_synth_1
wait_on_run ext_platform_smartconnect_0_0_synth_1
wait_on_run ext_platform_smartconnect_0_1_synth_1
wait_on_run ext_platform_system_cache_0_0_synth_1
wait_on_run ext_platform_system_cache_1_0_synth_1
wait_on_run ext_platform_system_cache_2_0_synth_1
export_simulation -of_objects [get_files /home/oa321/work/mudkip/vivado/marshtomp/marshtomp.srcs/sources_1/bd/ext_platform/ext_platform.bd] -directory /home/oa321/work/mudkip/vivado/marshtomp/marshtomp.ip_user_files/sim_scripts -ip_user_files_dir /home/oa321/work/mudkip/vivado/marshtomp/marshtomp.ip_user_files -ipstatic_source_dir /home/oa321/work/mudkip/vivado/marshtomp/marshtomp.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/oa321/work/mudkip/vivado/marshtomp/marshtomp.cache/compile_simlib/modelsim} {questa=/home/oa321/work/mudkip/vivado/marshtomp/marshtomp.cache/compile_simlib/questa} {xcelium=/home/oa321/work/mudkip/vivado/marshtomp/marshtomp.cache/compile_simlib/xcelium} {vcs=/home/oa321/work/mudkip/vivado/marshtomp/marshtomp.cache/compile_simlib/vcs} {riviera=/home/oa321/work/mudkip/vivado/marshtomp/marshtomp.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
