Loading plugins phase: Elapsed time ==> 0s.316ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p X:\iotexpert-projects\PSoC-6-Introduction\PrePopulatedSchematic.cydsn\PrePopulatedSchematic.cyprj -d CY8C6347BZI-BLD53 -s X:\iotexpert-projects\PSoC-6-Introduction\PrePopulatedSchematic.cydsn\Generated_Source\PSoC6 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 3s.222ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.147ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  PrePopulatedSchematic.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=X:\iotexpert-projects\PSoC-6-Introduction\PrePopulatedSchematic.cydsn\PrePopulatedSchematic.cyprj -dcpsoc3 PrePopulatedSchematic.v -verilog
======================================================================

======================================================================
Compiling:  PrePopulatedSchematic.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=X:\iotexpert-projects\PSoC-6-Introduction\PrePopulatedSchematic.cydsn\PrePopulatedSchematic.cyprj -dcpsoc3 PrePopulatedSchematic.v -verilog
======================================================================

======================================================================
Compiling:  PrePopulatedSchematic.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=X:\iotexpert-projects\PSoC-6-Introduction\PrePopulatedSchematic.cydsn\PrePopulatedSchematic.cyprj -dcpsoc3 -verilog PrePopulatedSchematic.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Fri Nov 03 16:53:01 2017


======================================================================
Compiling:  PrePopulatedSchematic.v
Program  :   vpp
Options  :    -yv2 -q10 PrePopulatedSchematic.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Fri Nov 03 16:53:01 2017

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'PrePopulatedSchematic.ctl'.

vlogfe:  No errors.


======================================================================
Compiling:  PrePopulatedSchematic.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=X:\iotexpert-projects\PSoC-6-Introduction\PrePopulatedSchematic.cydsn\PrePopulatedSchematic.cyprj -dcpsoc3 -verilog PrePopulatedSchematic.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Fri Nov 03 16:53:03 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'X:\iotexpert-projects\PSoC-6-Introduction\PrePopulatedSchematic.cydsn\codegentemp\PrePopulatedSchematic.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'X:\iotexpert-projects\PSoC-6-Introduction\PrePopulatedSchematic.cydsn\codegentemp\PrePopulatedSchematic.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.

tovif:  No errors.


======================================================================
Compiling:  PrePopulatedSchematic.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=X:\iotexpert-projects\PSoC-6-Introduction\PrePopulatedSchematic.cydsn\PrePopulatedSchematic.cyprj -dcpsoc3 -verilog PrePopulatedSchematic.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Fri Nov 03 16:53:04 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'X:\iotexpert-projects\PSoC-6-Introduction\PrePopulatedSchematic.cydsn\codegentemp\PrePopulatedSchematic.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'X:\iotexpert-projects\PSoC-6-Introduction\PrePopulatedSchematic.cydsn\codegentemp\PrePopulatedSchematic.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\CapSense:Net_608\
	\CapSense:Net_610\
	\SPIM:Net_28\
	\SPIM:Net_29\
	Net_413
	Net_421
	Net_422
	Net_423
	Net_424
	Net_425
	Net_426
	Net_427
	\SPIS:Net_28\
	\SPIS:Net_29\
	Net_428
	Net_436
	Net_437
	Net_438
	Net_439
	Net_440
	Net_441
	Net_442
	\I2CM:Net_224\
	\I2CM:Net_223\
	\I2CS:Net_224\
	\I2CS:Net_223\
	\UART:Net_22\
	\UART:Net_23\
	Net_452
	Net_453
	Net_454
	Net_459
	Net_460


Deleted 33 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM_0:swap\ to \Timer:capture\
Aliasing \PWM_0:count\ to \Timer:count\
Aliasing \PWM_0:reload\ to \Timer:capture\
Aliasing \PWM_0:kill\ to \Timer:capture\
Aliasing \PWM_0:start\ to \Timer:capture\
Aliasing \PWM_1:swap\ to \Timer:capture\
Aliasing \PWM_1:count\ to \Timer:count\
Aliasing \PWM_1:reload\ to \Timer:capture\
Aliasing \PWM_1:kill\ to \Timer:capture\
Aliasing \PWM_1:start\ to \Timer:capture\
Aliasing \PWM_2:swap\ to \Timer:capture\
Aliasing \PWM_2:count\ to \Timer:count\
Aliasing \PWM_2:reload\ to \Timer:capture\
Aliasing \PWM_2:kill\ to \Timer:capture\
Aliasing \PWM_2:start\ to \Timer:capture\
Aliasing one to \Timer:count\
Aliasing zero to \Timer:capture\
Aliasing \CapSense:Net_589\ to \Timer:capture\
Aliasing \CapSense:Net_45\ to \Timer:capture\
Aliasing \CapSense:Net_46\ to \Timer:capture\
Aliasing \CapSense:Net_47\ to \Timer:capture\
Aliasing \CapSense:Net_48\ to \Timer:capture\
Aliasing \CapSense:Net_636\ to \Timer:capture\
Aliasing \CapSense:Net_637\ to \Timer:capture\
Aliasing \CapSense:Net_638\ to \Timer:capture\
Aliasing \CapSense:Net_639\ to \Timer:capture\
Aliasing \CapSense:Net_1423\ to \Timer:capture\
Aliasing \CapSense:Net_44\ to \Timer:capture\
Aliasing \CapSense:Net_851\ to \Timer:capture\
Aliasing \SPIM:sclk_s_wire\ to \Timer:capture\
Aliasing \SPIM:select_s_wire\ to \Timer:capture\
Aliasing \SPIM:mosi_s_wire\ to \Timer:capture\
Aliasing \SPIS:miso_m_wire\ to \Timer:capture\
Aliasing \I2CM:Net_283\ to \Timer:capture\
Aliasing \I2CM:Net_282\ to \Timer:capture\
Aliasing \I2CM:Net_281\ to \Timer:capture\
Aliasing \I2CM:Net_280\ to \Timer:capture\
Aliasing \I2CM:Net_279\ to \Timer:capture\
Aliasing \I2CM:Net_278\ to \Timer:capture\
Aliasing \I2CS:Net_283\ to \Timer:capture\
Aliasing \I2CS:Net_282\ to \Timer:capture\
Aliasing \I2CS:Net_281\ to \Timer:capture\
Aliasing \I2CS:Net_280\ to \Timer:capture\
Aliasing \I2CS:Net_279\ to \Timer:capture\
Aliasing \I2CS:Net_278\ to \Timer:capture\
Aliasing \UART:cts_wire\ to \Timer:capture\
Removing Lhs of wire \PWM_0:swap\[12] = \Timer:capture\[2]
Removing Lhs of wire \PWM_0:count\[13] = \Timer:count\[3]
Removing Lhs of wire \PWM_0:reload\[14] = \Timer:capture\[2]
Removing Lhs of wire \PWM_0:kill\[15] = \Timer:capture\[2]
Removing Lhs of wire \PWM_0:start\[16] = \Timer:capture\[2]
Removing Lhs of wire \PWM_1:swap\[24] = \Timer:capture\[2]
Removing Lhs of wire \PWM_1:count\[25] = \Timer:count\[3]
Removing Lhs of wire \PWM_1:reload\[26] = \Timer:capture\[2]
Removing Lhs of wire \PWM_1:kill\[27] = \Timer:capture\[2]
Removing Lhs of wire \PWM_1:start\[28] = \Timer:capture\[2]
Removing Lhs of wire \PWM_2:swap\[36] = \Timer:capture\[2]
Removing Lhs of wire \PWM_2:count\[37] = \Timer:count\[3]
Removing Lhs of wire \PWM_2:reload\[38] = \Timer:capture\[2]
Removing Lhs of wire \PWM_2:kill\[39] = \Timer:capture\[2]
Removing Lhs of wire \PWM_2:start\[40] = \Timer:capture\[2]
Removing Rhs of wire one[48] = \Timer:count\[3]
Removing Rhs of wire zero[49] = \Timer:capture\[2]
Removing Lhs of wire \CapSense:Net_589\[77] = zero[49]
Removing Lhs of wire \CapSense:Net_45\[80] = zero[49]
Removing Lhs of wire \CapSense:Net_46\[81] = zero[49]
Removing Lhs of wire \CapSense:Net_47\[82] = zero[49]
Removing Lhs of wire \CapSense:Net_48\[83] = zero[49]
Removing Lhs of wire \CapSense:Net_636\[86] = zero[49]
Removing Lhs of wire \CapSense:Net_637\[87] = zero[49]
Removing Lhs of wire \CapSense:Net_638\[88] = zero[49]
Removing Lhs of wire \CapSense:Net_639\[89] = zero[49]
Removing Lhs of wire \CapSense:Net_1423\[90] = zero[49]
Removing Lhs of wire \CapSense:Net_44\[93] = zero[49]
Removing Lhs of wire \CapSense:Net_851\[134] = zero[49]
Removing Lhs of wire \SPIM:clock_wire\[209] = \SPIM:Net_847\[189]
Removing Lhs of wire \SPIM:sclk_s_wire\[218] = zero[49]
Removing Lhs of wire \SPIM:select_s_wire\[222] = zero[49]
Removing Lhs of wire \SPIM:miso_m_wire\[223] = \SPIM:Net_216\[206]
Removing Lhs of wire \SPIM:mosi_s_wire\[224] = zero[49]
Removing Lhs of wire \SPIS:clock_wire\[258] = \SPIS:Net_847\[240]
Removing Lhs of wire \SPIS:sclk_s_wire\[268] = \SPIS:Net_228\[255]
Removing Lhs of wire \SPIS:select_s_wire\[273] = \SPIS:Net_227\[251]
Removing Lhs of wire \SPIS:miso_m_wire\[275] = zero[49]
Removing Lhs of wire \SPIS:mosi_s_wire\[276] = \SPIS:Net_218\[247]
Removing Rhs of wire \I2CM:clock_wire\[291] = \I2CM:Net_847\[316]
Removing Lhs of wire \I2CM:Net_283\[292] = zero[49]
Removing Lhs of wire \I2CM:Net_282\[295] = zero[49]
Removing Lhs of wire \I2CM:Net_281\[300] = zero[49]
Removing Lhs of wire \I2CM:Net_280\[305] = zero[49]
Removing Lhs of wire \I2CM:Net_279\[307] = zero[49]
Removing Lhs of wire \I2CM:Net_278\[308] = zero[49]
Removing Rhs of wire \I2CS:clock_wire\[326] = \I2CS:Net_847\[351]
Removing Lhs of wire \I2CS:Net_283\[327] = zero[49]
Removing Lhs of wire \I2CS:Net_282\[330] = zero[49]
Removing Lhs of wire \I2CS:Net_281\[335] = zero[49]
Removing Lhs of wire \I2CS:Net_280\[340] = zero[49]
Removing Lhs of wire \I2CS:Net_279\[342] = zero[49]
Removing Lhs of wire \I2CS:Net_278\[343] = zero[49]
Removing Lhs of wire \UART:clock_wire\[362] = \UART:Net_847\[361]
Removing Lhs of wire \UART:rx_wire\[374] = \UART:Net_1172\[371]
Removing Lhs of wire \UART:cts_wire\[375] = zero[49]

------------------------------------------------------
Aliased 0 equations, 56 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=X:\iotexpert-projects\PSoC-6-Introduction\PrePopulatedSchematic.cydsn\PrePopulatedSchematic.cyprj -dcpsoc3 PrePopulatedSchematic.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 4s.187ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.393, Family: PSoC3, Started at: Friday, 03 November 2017 16:53:05
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=X:\iotexpert-projects\PSoC-6-Introduction\PrePopulatedSchematic.cydsn\PrePopulatedSchematic.cyprj -d CY8C6347BZI-BLD53 PrePopulatedSchematic.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 1s.638ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Fixed Function Clock 43: Automatic-assigning  clock 'CapSense_ModClk'. Signal=\CapSense:Net_611_ff43\
    Fixed Function Clock 0: Automatic-assigning  clock 'SPIM_SCBCLK'. Signal=\SPIM:Net_847_ff0\
    Fixed Function Clock 1: Automatic-assigning  clock 'I2CS_SCBCLK'. Signal=\I2CS:clock_wire_ff1\
    Fixed Function Clock 2: Automatic-assigning  clock 'SPIS_SCBCLK'. Signal=\SPIS:Net_847_ff2\
    Fixed Function Clock 3: Automatic-assigning  clock 'I2CM_SCBCLK'. Signal=\I2CM:clock_wire_ff3\
    Fixed Function Clock 4: Automatic-assigning  clock 'UART_SCBCLK'. Signal=\UART:Net_847_ff4\
    Fixed Function Clock 11: Automatic-assigning  clock 'Clock_1MHz'. Signal=Net_4214_ff11
    Fixed Function Clock 12: Automatic-assigning  clock 'Clock_1MHz'. Signal=Net_4214_ff12
    Fixed Function Clock 13: Automatic-assigning  clock 'Clock_1MHz'. Signal=Net_4214_ff13
    Fixed Function Clock 14: Automatic-assigning  clock 'Clock_1MHz'. Signal=Net_4214_ff14
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
</CYPRESSTAG>
</CYPRESSTAG>
ADD: pft.M0040: information: The following 27 pin(s) will be assigned a location by the fitter: \CapSense:AdcInput(0)\, \CapSense:Cmod(0)\, \CapSense:Sns(0)\, \CapSense:Sns(1)\, \I2CM:scl(0)\, \I2CM:sda(0)\, \I2CS:scl(0)\, \I2CS:sda(0)\, \SPIM:miso_m(0)\, \SPIM:mosi_m(0)\, \SPIM:sclk_m(0)\, \SPIM:ss0_m(0)\, \SPIS:miso_s(0)\, \SPIS:mosi_s(0)\, \SPIS:sclk_s(0)\, \SPIS:ss_s(0)\, \UART:rx(0)\, \UART:tx(0)\, CompM_0(0), CompM_1(0), CompP_0(0), CompP_1(0), PWM_0_Out(0), PWM_1_Out(0), PWM_2_Out(0), Timer_Pin(0), Wakeup_Pin(0)

Info: plm.M0038: The pin named CY_CPUSS_SWJ_SWCLK_TCLK(0) at location P6[7] prevents usage of special purposes: TCPWM[3].line_compl. (App=cydsfit)
Info: plm.M0038: The pin named CY_CPUSS_SWJ_SWCLK_TCLK(0) at location P6[7] prevents usage of special purposes: TCPWM[19].line_compl. (App=cydsfit)
Info: plm.M0038: The pin named CY_CPUSS_SWJ_SWCLK_TCLK(0) at location P6[7] prevents usage of special purposes: CSD[0].csd_tx. (App=cydsfit)
Info: plm.M0038: The pin named CY_CPUSS_SWJ_SWCLK_TCLK(0) at location P6[7] prevents usage of special purposes: CSD[0].csd_tx_n. (App=cydsfit)
Info: plm.M0038: The pin named CY_CPUSS_SWJ_SWCLK_TCLK(0) at location P6[7] prevents usage of special purposes: SCB[6].uart_cts. (App=cydsfit)
Info: plm.M0038: The pin named CY_CPUSS_SWJ_SWCLK_TCLK(0) at location P6[7] prevents usage of special purposes: SCB[6].spi_select[0]. (App=cydsfit)
Info: plm.M0038: The pin named CY_CPUSS_SWJ_SWCLK_TCLK(0) at location P6[7] prevents usage of special purposes: SCB[8].spi_select[0]. (App=cydsfit)
Info: plm.M0038: The pin named CY_CPUSS_SWJ_SWDIO_TMS(0) at location P6[6] prevents usage of special purposes: TCPWM[3].line. (App=cydsfit)
Info: plm.M0038: The pin named CY_CPUSS_SWJ_SWDIO_TMS(0) at location P6[6] prevents usage of special purposes: TCPWM[19].line. (App=cydsfit)
Info: plm.M0038: The pin named CY_CPUSS_SWJ_SWDIO_TMS(0) at location P6[6] prevents usage of special purposes: CSD[0].csd_tx. (App=cydsfit)
Info: plm.M0038: The pin named CY_CPUSS_SWJ_SWDIO_TMS(0) at location P6[6] prevents usage of special purposes: CSD[0].csd_tx_n. (App=cydsfit)
Info: plm.M0038: The pin named CY_CPUSS_SWJ_SWDIO_TMS(0) at location P6[6] prevents usage of special purposes: SCB[6].uart_rts. (App=cydsfit)
Info: plm.M0038: The pin named CY_CPUSS_SWJ_SWDIO_TMS(0) at location P6[6] prevents usage of special purposes: SCB[6].spi_clk. (App=cydsfit)
Info: plm.M0038: The pin named CY_CPUSS_SWJ_SWDIO_TMS(0) at location P6[6] prevents usage of special purposes: SCB[8].spi_clk. (App=cydsfit)

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = CY_CPUSS_SWJ_SWCLK_TCLK(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CY_CPUSS_SWJ_SWCLK_TCLK(0)__PA ,
            fb => CPUSS_swj_swclk_tclk );

    Pin : Name = CY_CPUSS_SWJ_SWDIO_TMS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CY_CPUSS_SWJ_SWDIO_TMS(0)__PA ,
            fb => CPUSS_swj_swdio_tms );

    Pin : Name = Timer_Pin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Timer_Pin(0)__PA ,
            fb => Net_3276 ,
            pad => Timer_Pin(0)_PAD );

    Pin : Name = PWM_2_Out(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => PWM_2_Out(0)__PA ,
            pin_input => Net_399 ,
            pad => PWM_2_Out(0)_PAD );

    Pin : Name = PWM_1_Out(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => PWM_1_Out(0)__PA ,
            pin_input => Net_388 ,
            pad => PWM_1_Out(0)_PAD );

    Pin : Name = PWM_0_Out(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => PWM_0_Out(0)__PA ,
            pin_input => Net_377 ,
            pad => PWM_0_Out(0)_PAD );

    Pin : Name = \CapSense:Cmod(0)\
        Attributes:
            Alias: Cmod
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense:Cmod(0)\__PA ,
            analog_term => \CapSense:dedicated_io_bus_0\ ,
            pad => \CapSense:Cmod(0)_PAD\ );

    Pin : Name = \CapSense:AdcInput(0)\
        Attributes:
            Alias: Ch0
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense:AdcInput(0)\__PA ,
            analog_term => \CapSense:Net_324\ ,
            pad => \CapSense:AdcInput(0)_PAD\ );

    Pin : Name = \CapSense:Sns(0)\
        Attributes:
            Alias: Button0_Sns0
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense:Sns(0)\__PA ,
            analog_term => \CapSense:Net_847_0\ ,
            pad => \CapSense:Sns(0)_PAD\ );

    Pin : Name = \CapSense:Sns(1)\
        Attributes:
            Alias: Button1_Sns0
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense:Sns(1)\__PA ,
            analog_term => \CapSense:Net_847_0\ ,
            pad => \CapSense:Sns(1)_PAD\ );

    Pin : Name = CompP_0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => CompP_0(0)__PA ,
            analog_term => Net_406 ,
            pad => CompP_0(0)_PAD );

    Pin : Name = CompM_0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => CompM_0(0)__PA ,
            analog_term => Net_407 ,
            pad => CompM_0(0)_PAD );

    Pin : Name = CompP_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => CompP_1(0)__PA ,
            analog_term => Net_402 ,
            pad => CompP_1(0)_PAD );

    Pin : Name = CompM_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => CompM_1(0)__PA ,
            analog_term => Net_403 ,
            pad => CompM_1(0)_PAD );

    Pin : Name = Wakeup_Pin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Wakeup_Pin(0)__PA ,
            pad => Wakeup_Pin(0)_PAD );

    Pin : Name = \SPIM:sclk_m(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \SPIM:sclk_m(0)\__PA ,
            pin_input => \SPIM:sclk_m_wire\ ,
            pad => \SPIM:sclk_m(0)_PAD\ );

    Pin : Name = \SPIM:ss0_m(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \SPIM:ss0_m(0)\__PA ,
            pin_input => \SPIM:select_m_wire_0\ ,
            pad => \SPIM:ss0_m(0)_PAD\ );

    Pin : Name = \SPIM:mosi_m(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \SPIM:mosi_m(0)\__PA ,
            pin_input => \SPIM:mosi_m_wire\ ,
            pad => \SPIM:mosi_m(0)_PAD\ );

    Pin : Name = \SPIM:miso_m(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \SPIM:miso_m(0)\__PA ,
            pad => \SPIM:miso_m(0)_PAD\ ,
            pin_input => \SPIM:Net_216\ );

    Pin : Name = \SPIS:miso_s(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \SPIS:miso_s(0)\__PA ,
            pin_input => \SPIS:miso_s_wire\ ,
            pad => \SPIS:miso_s(0)_PAD\ );

    Pin : Name = \SPIS:mosi_s(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \SPIS:mosi_s(0)\__PA ,
            pad => \SPIS:mosi_s(0)_PAD\ ,
            pin_input => \SPIS:Net_218\ );

    Pin : Name = \SPIS:ss_s(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \SPIS:ss_s(0)\__PA ,
            pad => \SPIS:ss_s(0)_PAD\ ,
            pin_input => \SPIS:Net_227\ );

    Pin : Name = \SPIS:sclk_s(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \SPIS:sclk_s(0)\__PA ,
            pad => \SPIS:sclk_s(0)_PAD\ ,
            pin_input => \SPIS:Net_228\ );

    Pin : Name = \I2CM:scl(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \I2CM:scl(0)\__PA ,
            fb => Net_444 ,
            pad => \I2CM:scl(0)_PAD\ );

    Pin : Name = \I2CM:sda(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \I2CM:sda(0)\__PA ,
            fb => Net_445 ,
            pad => \I2CM:sda(0)_PAD\ );

    Pin : Name = \I2CS:scl(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \I2CS:scl(0)\__PA ,
            fb => Net_448 ,
            pad => \I2CS:scl(0)_PAD\ );

    Pin : Name = \I2CS:sda(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \I2CS:sda(0)\__PA ,
            fb => Net_449 ,
            pad => \I2CS:sda(0)_PAD\ );

    Pin : Name = \UART:tx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART:tx(0)\__PA ,
            pin_input => \UART:tx_wire\ ,
            pad => \UART:tx(0)_PAD\ );

    Pin : Name = \UART:rx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART:rx(0)\__PA ,
            fb => \UART:Net_1172\ ,
            pad => \UART:rx(0)_PAD\ );
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =Timer_Int
        PORT MAP (
            interrupt => Net_364 );
        Properties:
        {
            cy_registers = ""
            deepsleep_required = 0
            int_type = "01"
        }

    interrupt: Name =PWM_0_Int
        PORT MAP (
            interrupt => Net_373 );
        Properties:
        {
            cy_registers = ""
            deepsleep_required = 0
            int_type = "01"
        }

    interrupt: Name =\CapSense:ISR\
        PORT MAP (
            interrupt => \CapSense:Net_849\ );
        Properties:
        {
            cy_registers = ""
            deepsleep_required = 0
            int_type = "10"
        }

    interrupt: Name =LPComp_Int
        PORT MAP (
            interrupt => LPCOMP_INT_OUT );
        Properties:
        {
            cy_registers = ""
            deepsleep_required = 0
            int_type = "01"
        }

    interrupt: Name =AllGpio_Int
        PORT MAP (
            interrupt => GANGED_PICU_OUT );
        Properties:
        {
            cy_registers = ""
            deepsleep_required = 0
            int_type = "01"
        }

    interrupt: Name =\BLE:bless_isr\
        PORT MAP (
            interrupt => \BLE:Net_1\ );
        Properties:
        {
            cy_registers = ""
            deepsleep_required = 0
            int_type = "10"
        }

    interrupt: Name =\SPIM:SCB_IRQ\
        PORT MAP (
            interrupt => \SPIM:intr_wire\ );
        Properties:
        {
            cy_registers = ""
            deepsleep_required = 0
            int_type = "10"
        }

    interrupt: Name =\SPIS:SCB_IRQ\
        PORT MAP (
            interrupt => \SPIS:intr_wire\ );
        Properties:
        {
            cy_registers = ""
            deepsleep_required = 0
            int_type = "10"
        }

    interrupt: Name =\I2CM:SCB_IRQ\
        PORT MAP (
            interrupt => \I2CM:intr_wire\ );
        Properties:
        {
            cy_registers = ""
            deepsleep_required = 0
            int_type = "10"
        }

    interrupt: Name =\I2CS:SCB_IRQ\
        PORT MAP (
            interrupt => \I2CS:intr_wire\ );
        Properties:
        {
            cy_registers = ""
            deepsleep_required = 0
            int_type = "10"
        }

    interrupt: Name =\UART:SCB_IRQ\
        PORT MAP (
            interrupt => \UART:intr_wire\ );
        Properties:
        {
            cy_registers = ""
            deepsleep_required = 0
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    0 :    8 :    8 :  0.00 %
Crypto Accelerator            :    0 :    1 :    1 :  0.00 %
Interrupts [CM0+]             :    5 :   27 :   32 : 15.63 %
Interrupts [CM4]              :   11 :  136 :  147 :  7.48 %
IO                            :   29 :   49 :   78 : 37.18 %
Interprocessor Communication  :    0 :   16 :   16 :  0.00 %
MCWDT                         :    0 :    2 :    2 :  0.00 %
CapSense                      :    1 :    0 :    1 : 100.00 %
Energy Profiler               :    0 :    1 :    1 :  0.00 %
Real Time Clock               :    0 :    1 :    1 :  0.00 %
Bluetooth Low Energy          :    1 :    0 :    1 : 100.00 %
I2S                           :    0 :    1 :    1 :  0.00 %
PDM/PCM                       :    0 :    1 :    1 :  0.00 %
SCB                           :    5 :    4 :    9 : 55.56 %
Serial Memory Interface       :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   32 :   32 :  0.00 %
LCD                           :    0 :    1 :    1 :  0.00 %
SmartIO                       :    0 :    2 :    2 :  0.00 %
TCPWM                         :    4 :   28 :   32 : 12.50 %
UDB                           :      :      :      :        
  Macrocells                  :    0 :   96 :   96 :  0.00 %
  Unique P-terms              :    0 :  192 :  192 :  0.00 %
  Total P-terms               :    0 :      :      :        
  Datapath Cells              :    0 :   12 :   12 :  0.00 %
  Status Cells                :    0 :   12 :   12 :  0.00 %
  Control Cells               :    0 :   12 :   12 :  0.00 %
7-Bit IDAC                    :    2 :    0 :    2 : 100.00 %
Continuous Time DAC           :    0 :    1 :    1 :  0.00 %
LP Comparator                 :    2 :    0 :    2 : 100.00 %
Opamp                         :    0 :    2 :    2 :  0.00 %
Sample and Hold               :    0 :    1 :    1 :  0.00 %
SAR ADC                       :    0 :    1 :    1 :  0.00 %
DieTemp Sensor                :    0 :    1 :    1 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.986ms
Tech Mapping phase: Elapsed time ==> 1s.186ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="FFB & IO Pre Placement">
<CYPRESSTAG name="Placement" icon="FILE_RPT_PLACEMENT">

Cell                                : Block                              
=========================================================================
CY_CPUSS_SWJ_SWCLK_TCLK(0)          : [IOP=(6)][IoId=(7)]                
CY_CPUSS_SWJ_SWDIO_TMS(0)           : [IOP=(6)][IoId=(6)]                
ClockGenBlock                       : CLK_GEN_[FFB(CLK_GEN,0)]           
CPUSS                               : CPUSS_[FFB(CPUSS,0)]               
\CapSense:CSD\                      : CSD_[FFB(CSD,0)]                   
\BLE:cy_mxs40_ble\                  : BLE_[FFB(BLE,0)]                   
LPCOMP_BLOCK                        : LPCOMPBLOCK_[FFB(LPCOMPBLOCK,0)]   
IOSS                                : IOSS_[FFB(IOSS,0)]                 
\CapSense:IDACMod\                  : CSIDAC7_[FFB(CSIDAC7,0)]           
\CapSense:IDACComp\                 : CSIDAC7_[FFB(CSIDAC7,1)]           
\LPComp_1:cy_mxs40_lpcomp\          : LPCOMP_[FFB(LPCOMP,0)]             
\LPComp_0:cy_mxs40_lpcomp\          : LPCOMP_[FFB(LPCOMP,1)]             
\CapSense:AdcInput(0)\              : [IOP=(7)][IoId=(3)]                
CompP_0(0)                          : [IOP=(6)][IoId=(2)]                
CompM_0(0)                          : [IOP=(6)][IoId=(3)]                
CompP_1(0)                          : [IOP=(5)][IoId=(6)]                
\CapSense:Cmod(0)\                  : [IOP=(7)][IoId=(1)]                
\SPIM:sclk_m(0)\                    : [IOP=(0)][IoId=(4)]                
\SPIM:mosi_m(0)\                    : [IOP=(0)][IoId=(2)]                
\SPIM:miso_m(0)\                    : [IOP=(0)][IoId=(3)]                
\SPIM:SCB\                          : SCB_[FFB(SCB,0)]                   
\SPIM:ss0_m(0)\                     : [IOP=(0)][IoId=(0)]                
\SPIS:sclk_s(0)\                    : [IOP=(1)][IoId=(2)]                
\SPIS:miso_s(0)\                    : [IOP=(1)][IoId=(1)]                
\SPIS:mosi_s(0)\                    : [IOP=(1)][IoId=(0)]                
\SPIS:SCB\                          : SCB_[FFB(SCB,7)]                   
\SPIS:ss_s(0)\                      : [IOP=(1)][IoId=(3)]                
\I2CM:SCB\                          : SCB_[FFB(SCB,1)]                   
\I2CM:scl(0)\                       : [IOP=(10)][IoId=(0)]               
\I2CM:sda(0)\                       : [IOP=(10)][IoId=(1)]               
\I2CS:SCB\                          : SCB_[FFB(SCB,2)]                   
\I2CS:scl(0)\                       : [IOP=(9)][IoId=(0)]                
\I2CS:sda(0)\                       : [IOP=(9)][IoId=(1)]                
\UART:SCB\                          : SCB_[FFB(SCB,3)]                   
\UART:tx(0)\                        : [IOP=(6)][IoId=(1)]                
\UART:rx(0)\                        : [IOP=(6)][IoId=(0)]                
Timer_Pin(0)                        : [IOP=(0)][IoId=(1)]                
CompM_1(0)                          : [IOP=(5)][IoId=(0)]                
PWM_2_Out(0)                        : [IOP=(1)][IoId=(4)]                
\PWM_2:TCPWM\                       : TCPWM_[FFB(TCPWM,5)]               
PWM_1_Out(0)                        : [IOP=(5)][IoId=(2)]                
\PWM_1:TCPWM\                       : TCPWM_[FFB(TCPWM,13)]              
PWM_0_Out(0)                        : [IOP=(5)][IoId=(4)]                
\PWM_0:TCPWM\                       : TCPWM_[FFB(TCPWM,6)]               
\Timer:TCPWM\                       : TCPWM_[FFB(TCPWM,0)]               
\CapSense:Sns(0)\                   : [IOP=(5)][IoId=(1)]                
\CapSense:Sns(1)\                   : [IOP=(5)][IoId=(3)]                
Wakeup_Pin(0)                       : [IOP=(0)][IoId=(5)]                

</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Real Analog Placement">
Elapsed time ==> 0.4039408s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 2s.247ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=2 Elapsed=0.0613913 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.062ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_402 {
    LPCOMP0_comp0_plus
    LPCOMP0_IP0
    p5_6
  }
  Net: Net_403 {
    LPCOMP0_comp0_minus
    LPCOMP0_IN0
    p5_7
    P5_P57
    amuxbusb_csd0
    P7_P54
    p7_4
  }
  Net: Net_406 {
    LPCOMP0_comp1_plus
    LPCOMP0_IP1
    p6_2
  }
  Net: Net_407 {
    LPCOMP0_comp1_minus
    LPCOMP0_IN1
    p6_3
  }
  Net: \CapSense:Net_324\ {
    CSD0_shield_internal
    CSD0_shield_v
    CSD0_shield
    CSD0_BYB
    amuxbusb_csd1
    AMUXSPLIT5_SWITCH_BB_SR
    amuxbridge_b_sar_csd1
    AMUXSPLIT5_SWITCH_BB_SL
    amuxbusb_sar
    P9_P52
    p9_2
  }
  Net: \CapSense:Net_34\ {
  }
  Net: \CapSense:Net_847_0\ {
    CSD0_sense_internal
    CSD0_source_v
    CSD0_sense
    CSD0_BYA
    amuxbusa_csd1
    AMUXSPLIT5_SWITCH_AA_SR
    amuxbridge_a_sar_csd1
    AMUXSPLIT5_SWITCH_AA_SL
    amuxbusa_sar
    P9_P43
    p9_3
    P10_P44
    p10_4
    CSD0_idac1_out
    CSD0_IAIB
    CSD0_idac0_out
    CSD0_source_idac_v
    AMUXSPLIT4_SWITCH_AA_SL
    amuxbridge_a_csd1_csd0
    AMUXSPLIT4_SWITCH_AA_SR
    amuxbusa_csd0
    P7_P47
    p7_7
  }
  Net: \CapSense:Net_850\ {
  }
}
Map of item to net {
  LPCOMP0_comp0_plus                               -> Net_402
  LPCOMP0_IP0                                      -> Net_402
  p5_6                                             -> Net_402
  LPCOMP0_comp0_minus                              -> Net_403
  LPCOMP0_IN0                                      -> Net_403
  p5_7                                             -> Net_403
  P5_P57                                           -> Net_403
  amuxbusb_csd0                                    -> Net_403
  P7_P54                                           -> Net_403
  p7_4                                             -> Net_403
  LPCOMP0_comp1_plus                               -> Net_406
  LPCOMP0_IP1                                      -> Net_406
  p6_2                                             -> Net_406
  LPCOMP0_comp1_minus                              -> Net_407
  LPCOMP0_IN1                                      -> Net_407
  p6_3                                             -> Net_407
  CSD0_shield_internal                             -> \CapSense:Net_324\
  CSD0_shield_v                                    -> \CapSense:Net_324\
  CSD0_shield                                      -> \CapSense:Net_324\
  CSD0_BYB                                         -> \CapSense:Net_324\
  amuxbusb_csd1                                    -> \CapSense:Net_324\
  AMUXSPLIT5_SWITCH_BB_SR                          -> \CapSense:Net_324\
  amuxbridge_b_sar_csd1                            -> \CapSense:Net_324\
  AMUXSPLIT5_SWITCH_BB_SL                          -> \CapSense:Net_324\
  amuxbusb_sar                                     -> \CapSense:Net_324\
  P9_P52                                           -> \CapSense:Net_324\
  p9_2                                             -> \CapSense:Net_324\
  CSD0_sense_internal                              -> \CapSense:Net_847_0\
  CSD0_source_v                                    -> \CapSense:Net_847_0\
  CSD0_sense                                       -> \CapSense:Net_847_0\
  CSD0_BYA                                         -> \CapSense:Net_847_0\
  amuxbusa_csd1                                    -> \CapSense:Net_847_0\
  AMUXSPLIT5_SWITCH_AA_SR                          -> \CapSense:Net_847_0\
  amuxbridge_a_sar_csd1                            -> \CapSense:Net_847_0\
  AMUXSPLIT5_SWITCH_AA_SL                          -> \CapSense:Net_847_0\
  amuxbusa_sar                                     -> \CapSense:Net_847_0\
  P9_P43                                           -> \CapSense:Net_847_0\
  p9_3                                             -> \CapSense:Net_847_0\
  P10_P44                                          -> \CapSense:Net_847_0\
  p10_4                                            -> \CapSense:Net_847_0\
  CSD0_idac1_out                                   -> \CapSense:Net_847_0\
  CSD0_IAIB                                        -> \CapSense:Net_847_0\
  CSD0_idac0_out                                   -> \CapSense:Net_847_0\
  CSD0_source_idac_v                               -> \CapSense:Net_847_0\
  AMUXSPLIT4_SWITCH_AA_SL                          -> \CapSense:Net_847_0\
  amuxbridge_a_csd1_csd0                           -> \CapSense:Net_847_0\
  AMUXSPLIT4_SWITCH_AA_SR                          -> \CapSense:Net_847_0\
  amuxbusa_csd0                                    -> \CapSense:Net_847_0\
  P7_P47                                           -> \CapSense:Net_847_0\
  p7_7                                             -> \CapSense:Net_847_0\
}
Mux Info {
}
Analog Code Generation phase: Elapsed time ==> 0s.084ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.4 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary">
No PLDs were packed.
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.019ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.131ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          0 :       0.00 :       0.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(15)] 
    interrupt: Name =AllGpio_Int
        PORT MAP (
            interrupt => GANGED_PICU_OUT );
        Properties:
        {
            cy_registers = ""
            deepsleep_required = 0
            int_type = "01"
        }
  Intr@ [IntrContainer=(0)][IntrId=(17)] 
    interrupt: Name =LPComp_Int
        PORT MAP (
            interrupt => LPCOMP_INT_OUT );
        Properties:
        {
            cy_registers = ""
            deepsleep_required = 0
            int_type = "01"
        }
  Intr@ [IntrContainer=(0)][IntrId=(24)] 
    interrupt: Name =\BLE:bless_isr\
        PORT MAP (
            interrupt => \BLE:Net_1\ );
        Properties:
        {
            cy_registers = ""
            deepsleep_required = 0
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(41)] 
    interrupt: Name =\SPIM:SCB_IRQ\
        PORT MAP (
            interrupt => \SPIM:intr_wire\ );
        Properties:
        {
            cy_registers = ""
            deepsleep_required = 0
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(42)] 
    interrupt: Name =\UART:SCB_IRQ\
        PORT MAP (
            interrupt => \UART:intr_wire\ );
        Properties:
        {
            cy_registers = ""
            deepsleep_required = 0
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(43)] 
    interrupt: Name =\I2CS:SCB_IRQ\
        PORT MAP (
            interrupt => \I2CS:intr_wire\ );
        Properties:
        {
            cy_registers = ""
            deepsleep_required = 0
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(44)] 
    interrupt: Name =\I2CM:SCB_IRQ\
        PORT MAP (
            interrupt => \I2CM:intr_wire\ );
        Properties:
        {
            cy_registers = ""
            deepsleep_required = 0
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(48)] 
    interrupt: Name =\SPIS:SCB_IRQ\
        PORT MAP (
            interrupt => \SPIS:intr_wire\ );
        Properties:
        {
            cy_registers = ""
            deepsleep_required = 0
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(49)] 
    interrupt: Name =\CapSense:ISR\
        PORT MAP (
            interrupt => \CapSense:Net_849\ );
        Properties:
        {
            cy_registers = ""
            deepsleep_required = 0
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(90)] 
    interrupt: Name =PWM_0_Int
        PORT MAP (
            interrupt => Net_373 );
        Properties:
        {
            cy_registers = ""
            deepsleep_required = 0
            int_type = "01"
        }
  Intr@ [IntrContainer=(0)][IntrId=(91)] 
    interrupt: Name =Timer_Int
        PORT MAP (
            interrupt => Net_364 );
        Properties:
        {
            cy_registers = ""
            deepsleep_required = 0
            int_type = "01"
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = PWM_0_Out(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => PWM_0_Out(0)__PA ,
        pin_input => Net_377 ,
        pad => PWM_0_Out(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Timer_Pin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Timer_Pin(0)__PA ,
        fb => Net_3276 ,
        pad => Timer_Pin(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \SPIM:mosi_m(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \SPIM:mosi_m(0)\__PA ,
        pin_input => \SPIM:mosi_m_wire\ ,
        pad => \SPIM:mosi_m(0)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \SPIM:miso_m(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \SPIM:miso_m(0)\__PA ,
        pad => \SPIM:miso_m(0)_PAD\ ,
        pin_input => \SPIM:Net_216\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \SPIM:sclk_m(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \SPIM:sclk_m(0)\__PA ,
        pin_input => \SPIM:sclk_m_wire\ ,
        pad => \SPIM:sclk_m(0)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \SPIM:ss0_m(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \SPIM:ss0_m(0)\__PA ,
        pin_input => \SPIM:select_m_wire_0\ ,
        pad => \SPIM:ss0_m(0)_PAD\ );
    Properties:
    {
    }

Port 1 generates interrupt for logical port:
    logicalport: Name =Wakeup_Pin
        PORT MAP (
             );
        Properties:
        {
            cy_registers = ""
            drive_mode = "000"
            drive_strength = "0"
            hotswap_needed = "0"
            i2c_mode = "0"
            ibuf_enabled = "1"
            id = "243ae2d9-e4dd-4e72-9cff-28afd08a78c8"
            init_dr_st = "1"
            input_sync = "0"
            intr_mode = "10"
            io_voltage = ""
            max_frequency = "100"
            oe_conn = "0"
            oe_sync = "0"
            output_conn = "0"
            output_current_cap = "8"
            output_sync = "0"
            pin_aliases = ""
            pin_mode = "B"
            sio_grp_cnt = 0
            slew_rate = "0"
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=0]: 
Pin : Name = \SPIS:mosi_s(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \SPIS:mosi_s(0)\__PA ,
        pad => \SPIS:mosi_s(0)_PAD\ ,
        pin_input => \SPIS:Net_218\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \SPIS:miso_s(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \SPIS:miso_s(0)\__PA ,
        pin_input => \SPIS:miso_s_wire\ ,
        pad => \SPIS:miso_s(0)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \SPIS:sclk_s(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \SPIS:sclk_s(0)\__PA ,
        pad => \SPIS:sclk_s(0)_PAD\ ,
        pin_input => \SPIS:Net_228\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \SPIS:ss_s(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \SPIS:ss_s(0)\__PA ,
        pad => \SPIS:ss_s(0)_PAD\ ,
        pin_input => \SPIS:Net_227\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Wakeup_Pin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Wakeup_Pin(0)__PA ,
        pad => Wakeup_Pin(0)_PAD );
    Properties:
    {
    }

Port 5 contains the following IO cells:
[IoId=6]: 
Pin : Name = CompP_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => CompP_1(0)__PA ,
        analog_term => Net_402 ,
        pad => CompP_1(0)_PAD );
    Properties:
    {
    }

Port 6 contains the following IO cells:
[IoId=0]: 
Pin : Name = \I2CM:scl(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \I2CM:scl(0)\__PA ,
        fb => Net_444 ,
        pad => \I2CM:scl(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \I2CM:sda(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \I2CM:sda(0)\__PA ,
        fb => Net_445 ,
        pad => \I2CM:sda(0)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = CompP_0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => CompP_0(0)__PA ,
        analog_term => Net_406 ,
        pad => CompP_0(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = CompM_0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => CompM_0(0)__PA ,
        analog_term => Net_407 ,
        pad => CompM_0(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = PWM_1_Out(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => PWM_1_Out(0)__PA ,
        pin_input => Net_388 ,
        pad => PWM_1_Out(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = CY_CPUSS_SWJ_SWDIO_TMS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CY_CPUSS_SWJ_SWDIO_TMS(0)__PA ,
        fb => CPUSS_swj_swdio_tms );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = CY_CPUSS_SWJ_SWCLK_TCLK(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CY_CPUSS_SWJ_SWCLK_TCLK(0)__PA ,
        fb => CPUSS_swj_swclk_tclk );
    Properties:
    {
    }

Port 7 contains the following IO cells:
[IoId=4]: 
Pin : Name = CompM_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => CompM_1(0)__PA ,
        analog_term => Net_403 ,
        pad => CompM_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \CapSense:Cmod(0)\
    Attributes:
        Alias: Cmod
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense:Cmod(0)\__PA ,
        analog_term => \CapSense:Net_847_0\ ,
        pad => \CapSense:Cmod(0)_PAD\ );
    Properties:
    {
    }

Port 8 contains the following IO cells:
[IoId=6]: 
Pin : Name = PWM_2_Out(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => PWM_2_Out(0)__PA ,
        pin_input => Net_399 ,
        pad => PWM_2_Out(0)_PAD );
    Properties:
    {
    }

Port 9 contains the following IO cells:
[IoId=0]: 
Pin : Name = \I2CS:scl(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \I2CS:scl(0)\__PA ,
        fb => Net_448 ,
        pad => \I2CS:scl(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \I2CS:sda(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \I2CS:sda(0)\__PA ,
        fb => Net_449 ,
        pad => \I2CS:sda(0)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \CapSense:AdcInput(0)\
    Attributes:
        Alias: Ch0
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense:AdcInput(0)\__PA ,
        analog_term => \CapSense:Net_273\ ,
        pad => \CapSense:AdcInput(0)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \CapSense:Sns(0)\
    Attributes:
        Alias: Button0_Sns0
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense:Sns(0)\__PA ,
        analog_term => \CapSense:Net_847_0\ ,
        pad => \CapSense:Sns(0)_PAD\ );
    Properties:
    {
    }

Port 10 contains the following IO cells:
[IoId=0]: 
Pin : Name = \UART:rx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART:rx(0)\__PA ,
        fb => \UART:Net_1172\ ,
        pad => \UART:rx(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \UART:tx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART:tx(0)\__PA ,
        pin_input => \UART:tx_wire\ ,
        pad => \UART:tx(0)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \CapSense:Sns(1)\
    Attributes:
        Alias: Button1_Sns0
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense:Sns(1)\__PA ,
        analog_term => \CapSense:Net_847_0\ ,
        pad => \CapSense:Sns(1)_PAD\ );
    Properties:
    {
    }

Port 11 contains the following IO cells:
Port 12 contains the following IO cells:
Port 13 contains the following IO cells:
Clock group 0: 
    Clock Block @ F(Clock,0): 
    Clock: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            ext => ClockBlock_ExtClk ,
            altHf => ClockBlock_AltHF ,
            eco => ClockBlock_ECO ,
            fll => ClockBlock_FLL ,
            pll_0 => ClockBlock_PLL0 ,
            hfclk_0 => ClockBlock_HFClk0 ,
            hfclk_1 => ClockBlock_HFClk1 ,
            hfclk_2 => ClockBlock_HFClk2 ,
            hfclk_3 => ClockBlock_HFClk3 ,
            hfclk_4 => ClockBlock_HFClk4 ,
            fastclk => ClockBlock_FastClk ,
            periclk => ClockBlock_PeriClk ,
            slowclk => ClockBlock_SlowClk ,
            ilo => ClockBlock_ILO ,
            wco => ClockBlock_WCO ,
            lfclk => ClockBlock_LFClk ,
            ff_div_43 => \CapSense:Net_611_ff43\ ,
            ff_div_0 => \SPIM:Net_847_ff0\ ,
            ff_div_1 => \I2CS:clock_wire_ff1\ ,
            ff_div_2 => \SPIS:Net_847_ff2\ ,
            ff_div_3 => \I2CM:clock_wire_ff3\ ,
            ff_div_4 => \UART:Net_847_ff4\ ,
            ff_div_11 => Net_4214_ff11 ,
            ff_div_12 => Net_4214_ff12 ,
            ff_div_13 => Net_4214_ff13 ,
            ff_div_14 => Net_4214_ff14 );
        Properties:
        {
        }
LCD group 0: empty
Vref group 0: empty
LPCOMP group 0: 
    LP Comparator @ F(LPCOMP,0): 
    LPCOMP: Name =\LPComp_1:cy_mxs40_lpcomp\
        PORT MAP (
            inp => Net_402 ,
            inn => Net_403 ,
            dsi_comp => Net_404 );
        Properties:
        {
            cy_registers = ""
        }
    LP Comparator @ F(LPCOMP,1): 
    LPCOMP: Name =\LPComp_0:cy_mxs40_lpcomp\
        PORT MAP (
            inp => Net_406 ,
            inn => Net_407 ,
            dsi_comp => Net_408 );
        Properties:
        {
            cy_registers = ""
        }
SCB group 0: 
    SCB @ F(SCB,0): 
    SCB: Name =\SPIM:SCB\
        PORT MAP (
            clock => \SPIM:Net_847_ff0\ ,
            uart_tx => \SPIM:Net_488\ ,
            uart_rts => \SPIM:Net_489\ ,
            spi_clk => \SPIM:sclk_m_wire\ ,
            spi_select_0 => \SPIM:select_m_wire_0\ ,
            spi_mosi => \SPIM:mosi_m_wire\ ,
            spi_miso => \SPIM:Net_216\ ,
            interrupt => \SPIM:intr_wire\ ,
            tr_tx_req => Net_416 ,
            tr_rx_req => Net_415 ,
            tr_i2c_scl_filtered => \SPIM:Net_498\ );
        Properties:
        {
            cy_registers = ""
        }
    SCB @ F(SCB,1): 
    SCB: Name =\UART:SCB\
        PORT MAP (
            clock => \UART:Net_847_ff4\ ,
            uart_rx => \UART:Net_1172\ ,
            uart_tx => \UART:tx_wire\ ,
            uart_rts => \UART:rts_wire\ ,
            interrupt => \UART:intr_wire\ ,
            tr_tx_req => Net_457 ,
            tr_rx_req => Net_456 ,
            tr_i2c_scl_filtered => \UART:Net_161\ );
        Properties:
        {
            cy_registers = ""
        }
    SCB @ F(SCB,2): 
    SCB: Name =\I2CS:SCB\
        PORT MAP (
            clock => \I2CS:clock_wire_ff1\ ,
            uart_tx => \I2CS:Net_1062\ ,
            uart_rts => \I2CS:Net_1053\ ,
            i2c_scl => Net_448 ,
            i2c_sda => Net_449 ,
            interrupt => \I2CS:intr_wire\ ,
            tr_tx_req => \I2CS:Net_162\ ,
            tr_rx_req => \I2CS:Net_163\ ,
            tr_i2c_scl_filtered => Net_450 );
        Properties:
        {
            cy_registers = ""
        }
    SCB @ F(SCB,3): 
    SCB: Name =\I2CM:SCB\
        PORT MAP (
            clock => \I2CM:clock_wire_ff3\ ,
            uart_tx => \I2CM:Net_1062\ ,
            uart_rts => \I2CM:Net_1053\ ,
            i2c_scl => Net_444 ,
            i2c_sda => Net_445 ,
            interrupt => \I2CM:intr_wire\ ,
            tr_tx_req => \I2CM:Net_162\ ,
            tr_rx_req => \I2CM:Net_163\ ,
            tr_i2c_scl_filtered => Net_446 );
        Properties:
        {
            cy_registers = ""
        }
    SCB @ F(SCB,7): 
    SCB: Name =\SPIS:SCB\
        PORT MAP (
            clock => \SPIS:Net_847_ff2\ ,
            uart_tx => \SPIS:Net_488\ ,
            uart_rts => \SPIS:Net_489\ ,
            spi_clk => \SPIS:Net_228\ ,
            spi_select_0 => \SPIS:Net_227\ ,
            spi_mosi => \SPIS:Net_218\ ,
            spi_miso => \SPIS:miso_s_wire\ ,
            interrupt => \SPIS:intr_wire\ ,
            tr_tx_req => Net_431 ,
            tr_rx_req => Net_430 ,
            tr_i2c_scl_filtered => \SPIS:Net_498\ );
        Properties:
        {
            cy_registers = ""
        }
CSD group 0: 
    CapSense @ F(CSD,0): 
    mxs40_csd: Name =\CapSense:CSD\
        PORT MAP (
            source => \CapSense:Net_847_0\ ,
            shield => \CapSense:Net_273\ ,
            vref_ext => \CapSense:Net_34\ ,
            vref_pass => \CapSense:Net_850\ ,
            dsi_sense_out => \CapSense:Net_813\ ,
            dsi_sample_out => \CapSense:Net_814\ ,
            dsi_csh_tank => \CapSense:Net_815\ ,
            dsi_cmod => \CapSense:Net_845\ ,
            dsi_hscmp => \CapSense:Net_817\ ,
            dsi_sampling => \CapSense:Net_818\ ,
            dsi_adc_on => \CapSense:Net_819\ ,
            dsi_count_15 => \CapSense:Net_828_15\ ,
            dsi_count_14 => \CapSense:Net_828_14\ ,
            dsi_count_13 => \CapSense:Net_828_13\ ,
            dsi_count_12 => \CapSense:Net_828_12\ ,
            dsi_count_11 => \CapSense:Net_828_11\ ,
            dsi_count_10 => \CapSense:Net_828_10\ ,
            dsi_count_9 => \CapSense:Net_828_9\ ,
            dsi_count_8 => \CapSense:Net_828_8\ ,
            dsi_count_7 => \CapSense:Net_828_7\ ,
            dsi_count_6 => \CapSense:Net_828_6\ ,
            dsi_count_5 => \CapSense:Net_828_5\ ,
            dsi_count_4 => \CapSense:Net_828_4\ ,
            dsi_count_3 => \CapSense:Net_828_3\ ,
            dsi_count_2 => \CapSense:Net_828_2\ ,
            dsi_count_1 => \CapSense:Net_828_1\ ,
            dsi_count_0 => \CapSense:Net_828_0\ ,
            csd_tx => \CapSense:Net_821\ ,
            csd_tx_n => \CapSense:Net_822\ ,
            clk => \CapSense:Net_611_ff43\ ,
            irq => \CapSense:Net_849\ );
        Properties:
        {
            adc_channel_count = 1
            cy_registers = ""
            dedicated_io_count = 2
            is_capsense = 1
            is_cmod_charge = 1
            rx_count = 1
            sense_as_shield = 0
            sensors_count = 2
            shield_as_sense = 0
            shield_count = 1
            tx_count = 1
        }
CSIDAC7 group 0: 
    7-Bit IDAC @ F(CSIDAC7,0): 
    CSIDAC7: Name =\CapSense:IDACMod\
        PORT MAP (
            iout => \CapSense:Net_847_0\ );
        Properties:
        {
            cy_registers = ""
            leg3_needed = 0
        }
    7-Bit IDAC @ F(CSIDAC7,1): 
    CSIDAC7: Name =\CapSense:IDACComp\
        PORT MAP (
            iout => \CapSense:Net_847_0\ );
        Properties:
        {
            cy_registers = ""
            leg3_needed = 1
        }
TCPWM group 0: 
    TCPWM @ F(TCPWM,0): 
    TCPWM: Name =\PWM_0:TCPWM\
        PORT MAP (
            clock => Net_4214_ff11 ,
            capture => zero ,
            count => one ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_375 ,
            tr_compare_match => Net_376 ,
            tr_overflow => Net_374 ,
            line_compl => Net_378 ,
            line => Net_377 ,
            interrupt => Net_373 );
        Properties:
        {
            cy_registers = ""
            exact_width = 0
            width = 16
        }
    TCPWM @ F(TCPWM,1): 
    TCPWM: Name =\Timer:TCPWM\
        PORT MAP (
            clock => Net_4214_ff14 ,
            capture => zero ,
            count => one ,
            reload => Net_3276 ,
            stop => Net_3276 ,
            start => Net_3276 ,
            tr_underflow => Net_366 ,
            tr_compare_match => Net_367 ,
            tr_overflow => Net_365 ,
            line_compl => \Timer:Net_1\ ,
            line => \Timer:Net_2\ ,
            interrupt => Net_364 );
        Properties:
        {
            cy_registers = ""
            exact_width = 0
            width = 16
        }
    TCPWM @ F(TCPWM,2): 
    TCPWM: Name =\PWM_1:TCPWM\
        PORT MAP (
            clock => Net_4214_ff12 ,
            capture => zero ,
            count => one ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_386 ,
            tr_compare_match => Net_387 ,
            tr_overflow => Net_385 ,
            line_compl => Net_389 ,
            line => Net_388 ,
            interrupt => Net_384 );
        Properties:
        {
            cy_registers = ""
            exact_width = 0
            width = 16
        }
    TCPWM @ F(TCPWM,3): 
    TCPWM: Name =\PWM_2:TCPWM\
        PORT MAP (
            clock => Net_4214_ff13 ,
            capture => zero ,
            count => one ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_397 ,
            tr_compare_match => Net_398 ,
            tr_overflow => Net_396 ,
            line_compl => Net_400 ,
            line => Net_399 ,
            interrupt => Net_395 );
        Properties:
        {
            cy_registers = ""
            exact_width = 0
            width = 16
        }
OA group 0: empty
TEMP group 0: empty
SARADC group 0: empty
CLK_GEN group 0: 
    MxS40 Clock Gen Block @ F(CLK_GEN,0): 
    CLK_GEN: Name =ClockGenBlock
        PORT MAP (
             );
        Properties:
        {
        }
LPCOMPBLOCK group 0: 
    LPCOMPBLOCK @ F(LPCOMPBLOCK,0): 
    LPCOMPBLOCK: Name =LPCOMP_BLOCK
        PORT MAP (
            interrupt => LPCOMP_INT_OUT );
        Properties:
        {
        }
PASSBLOCK group 0: empty
BLE group 0: 
    Bluetooth Low Energy @ F(BLE,0): 
    BLE: Name =\BLE:cy_mxs40_ble\
        PORT MAP (
            ext_pa_lna_chip_en_out => Net_412 ,
            ext_lna_rx_ctl_out => Net_411 ,
            ext_pa_tx_ctl_out => Net_410 ,
            interrupt => \BLE:Net_1\ );
        Properties:
        {
            cy_registers = ""
        }
SMIF group 0: empty
SmartIO group 0: empty
CRYPTO group 0: empty
PROFILE group 0: empty
SRSS group 0: empty
CPUSS group 0: 
    CPUSS Block @ F(CPUSS,0): 
    CPUSS: Name =CPUSS
        PORT MAP (
            swj_swclk_tclk => CPUSS_swj_swclk_tclk ,
            swj_swdio_tms => CPUSS_swj_swdio_tms );
        Properties:
        {
        }
IOSS group 0: 
    IOSS Block @ F(IOSS,0): 
    IOSS: Name =IOSS
        PORT MAP (
            interrupt_gpio => GANGED_PICU_OUT );
        Properties:
        {
        }
UDB group 0: empty
IPC group 0: empty
I2S group 0: empty
PDM group 0: empty
CTDAC group 0: empty
SAMPLEHOLD group 0: empty
MCWDT group 0: empty
RTC group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                            | 
Port | Pin | Fixed |      Type |       Drive Mode |                       Name | Connections
-----+-----+-------+-----------+------------------+----------------------------+-----------------------------
   0 |   0 |       |      NONE |         CMOS_OUT |               PWM_0_Out(0) | In(Net_377)
     |   1 |       |      NONE |      HI_Z_ANALOG |               Timer_Pin(0) | FB(Net_3276)
     |   2 |       |      NONE |         CMOS_OUT |           \SPIM:mosi_m(0)\ | In(\SPIM:mosi_m_wire\)
     |   3 |       |      NONE |      HI_Z_ANALOG |           \SPIM:miso_m(0)\ | In(\SPIM:Net_216\)
     |   4 |       |      NONE |         CMOS_OUT |           \SPIM:sclk_m(0)\ | In(\SPIM:sclk_m_wire\)
     |   5 |       |      NONE |         CMOS_OUT |            \SPIM:ss0_m(0)\ | In(\SPIM:select_m_wire_0\)
-----+-----+-------+-----------+------------------+----------------------------+-----------------------------
   1 |   0 |       |      NONE |      HI_Z_ANALOG |           \SPIS:mosi_s(0)\ | In(\SPIS:Net_218\)
     |   1 |       |      NONE |         CMOS_OUT |           \SPIS:miso_s(0)\ | In(\SPIS:miso_s_wire\)
     |   2 |       |      NONE |      HI_Z_ANALOG |           \SPIS:sclk_s(0)\ | In(\SPIS:Net_228\)
     |   3 |       |      NONE |      HI_Z_ANALOG |             \SPIS:ss_s(0)\ | In(\SPIS:Net_227\)
     |   4 |       |   FALLING |      HI_Z_ANALOG |              Wakeup_Pin(0) | 
-----+-----+-------+-----------+------------------+----------------------------+-----------------------------
   5 |   6 |       |      NONE |      HI_Z_ANALOG |                 CompP_1(0) | Analog(Net_402)
-----+-----+-------+-----------+------------------+----------------------------+-----------------------------
   6 |   0 |       |      NONE |    OPEN_DRAIN_LO |              \I2CM:scl(0)\ | FB(Net_444)
     |   1 |       |      NONE |    OPEN_DRAIN_LO |              \I2CM:sda(0)\ | FB(Net_445)
     |   2 |       |      NONE |      HI_Z_ANALOG |                 CompP_0(0) | Analog(Net_406)
     |   3 |       |      NONE |      HI_Z_ANALOG |                 CompM_0(0) | Analog(Net_407)
     |   4 |       |      NONE |         CMOS_OUT |               PWM_1_Out(0) | In(Net_388)
     |   6 |     * |      NONE |      RES_PULL_UP |  CY_CPUSS_SWJ_SWDIO_TMS(0) | FB(CPUSS_swj_swdio_tms)
     |   7 |     * |      NONE |    RES_PULL_DOWN | CY_CPUSS_SWJ_SWCLK_TCLK(0) | FB(CPUSS_swj_swclk_tclk)
-----+-----+-------+-----------+------------------+----------------------------+-----------------------------
   7 |   4 |       |      NONE |      HI_Z_ANALOG |                 CompM_1(0) | Analog(Net_403)
     |   7 |       |      NONE |      HI_Z_ANALOG |         \CapSense:Cmod(0)\ | Analog(\CapSense:Net_847_0\)
-----+-----+-------+-----------+------------------+----------------------------+-----------------------------
   8 |   6 |       |      NONE |         CMOS_OUT |               PWM_2_Out(0) | In(Net_399)
-----+-----+-------+-----------+------------------+----------------------------+-----------------------------
   9 |   0 |       |      NONE |    OPEN_DRAIN_LO |              \I2CS:scl(0)\ | FB(Net_448)
     |   1 |       |      NONE |    OPEN_DRAIN_LO |              \I2CS:sda(0)\ | FB(Net_449)
     |   2 |       |      NONE |      HI_Z_ANALOG |     \CapSense:AdcInput(0)\ | Analog(\CapSense:Net_273\)
     |   3 |       |      NONE |      HI_Z_ANALOG |          \CapSense:Sns(0)\ | Analog(\CapSense:Net_847_0\)
-----+-----+-------+-----------+------------------+----------------------------+-----------------------------
  10 |   0 |       |      NONE |      HI_Z_ANALOG |               \UART:rx(0)\ | FB(\UART:Net_1172\)
     |   1 |       |      NONE |         CMOS_OUT |               \UART:tx(0)\ | In(\UART:tx_wire\)
     |   4 |       |      NONE |      HI_Z_ANALOG |          \CapSense:Sns(1)\ | Analog(\CapSense:Net_847_0\)
-------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.739ms
Digital Placement phase: Elapsed time ==> 1s.455ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc6/0/route_arch-rrg.cydata" --vh2-path "PrePopulatedSchematic_r.vh2" --pcf-path "PrePopulatedSchematic.pco" --des-name "PrePopulatedSchematic" --dsf-path "PrePopulatedSchematic.dsf"
Routing successful.
Digital Routing phase: Elapsed time ==> 0s.801ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.801ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Static timing analysis is not available for the selected device.
Static timing analysis phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.185ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 8s.595ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 8s.611ms
API generation phase: Elapsed time ==> 3s.641ms
Dependency generation phase: Elapsed time ==> 0s.046ms
Cleanup phase: Elapsed time ==> 0s.017ms
