

================================================================
== Vivado HLS Report for 'dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config9_0_0_0_0_0_0_0_0_0_0_0'
================================================================
* Date:           Wed Nov 15 18:37:52 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 2.959 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.95>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%p_read25 = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %p_read2)" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 2 'read' 'p_read25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%p_read14 = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %p_read1)" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 3 'read' 'p_read14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_read_60 = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %p_read)" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 4 'read' 'p_read_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str11) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:26]   --->   Operation 5 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 5, [4 x i8]* @p_str13, [1 x i8]* @p_str11, [1 x i8]* @p_str11, [1 x i8]* @p_str11) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 6 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%zext_ln1118_14 = zext i10 %p_read_60 to i14" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7 'zext' 'zext_ln1118_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%shl_ln = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %p_read_60, i2 0)" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 8 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i12 %shl_ln to i13" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 9 'zext' 'zext_ln1118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.52ns)   --->   "%sub_ln1118 = sub i13 0, %zext_ln1118" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 10 'sub' 'sub_ln1118' <Predicate = true> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i13 %sub_ln1118 to i14" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 11 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.54ns)   --->   "%sub_ln1118_80 = sub i14 %sext_ln1118, %zext_ln1118_14" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 12 'sub' 'sub_ln1118_80' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_261 = call i10 @_ssdm_op_PartSelect.i10.i14.i32.i32(i14 %sub_ln1118_80, i32 4, i32 13)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 13 'partselect' 'tmp_261' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln708 = sext i10 %tmp_261 to i14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 14 'sext' 'sext_ln708' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%shl_ln2 = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %p_read_60, i4 0)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 15 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.55ns)   --->   "%sub_ln708 = sub i14 %shl_ln2, %zext_ln1118_14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 16 'sub' 'sub_ln708' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp = call i10 @_ssdm_op_PartSelect.i10.i14.i32.i32(i14 %sub_ln708, i32 4, i32 13)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 17 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln708_743_cast = zext i10 %tmp to i12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 18 'zext' 'trunc_ln708_743_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln1118_15 = zext i10 %p_read14 to i17" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 19 'zext' 'zext_ln1118_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_s = call i16 @_ssdm_op_BitConcatenate.i16.i10.i6(i10 %p_read14, i6 0)" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 20 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln1118_16 = zext i16 %tmp_s to i17" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 21 'zext' 'zext_ln1118_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.60ns)   --->   "%sub_ln1118_81 = sub i17 %zext_ln1118_15, %zext_ln1118_16" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 22 'sub' 'sub_ln1118_81' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_262 = call i13 @_ssdm_op_PartSelect.i13.i17.i32.i32(i17 %sub_ln1118_81, i32 4, i32 16)" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 23 'partselect' 'tmp_262' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln1118_75 = sext i13 %tmp_262 to i14" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 24 'sext' 'sext_ln1118_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln1118_1 = zext i10 %p_read14 to i15" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 25 'zext' 'zext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.70ns)   --->   "%mul_ln708 = mul i15 %zext_ln1118_1, 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 26 'mul' 'mul_ln708' <Predicate = true> <Delay = 1.70> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_1 = call i11 @_ssdm_op_PartSelect.i11.i15.i32.i32(i15 %mul_ln708, i32 4, i32 14)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 27 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln708_753_cast = zext i11 %tmp_1 to i12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 28 'zext' 'trunc_ln708_753_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln708 = zext i10 %p_read25 to i14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 29 'zext' 'zext_ln708' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.70ns)   --->   "%mul_ln708_10 = mul i14 %zext_ln708, 13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 30 'mul' 'mul_ln708_10' <Predicate = true> <Delay = 1.70> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_2 = call i10 @_ssdm_op_PartSelect.i10.i14.i32.i32(i14 %mul_ln708_10, i32 4, i32 13)" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 31 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i10 %tmp_2 to i11" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 32 'zext' 'zext_ln703' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703 = add i14 %sext_ln1118_75, %sext_ln708" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 33 'add' 'add_ln703' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 34 [1/1] (0.54ns)   --->   "%add_ln703_123 = add i11 %zext_ln703, 384" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 34 'add' 'add_ln703_123' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln703_28 = zext i11 %add_ln703_123 to i14" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 35 'zext' 'zext_ln703_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%acc_1_V = add i14 %add_ln703, %zext_ln703_28" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 36 'add' 'acc_1_V' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i14 %acc_1_V to i16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 37 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.53ns)   --->   "%acc_8_V = add i12 %trunc_ln708_743_cast, %trunc_ln708_753_cast" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 38 'add' 'acc_8_V' <Predicate = true> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln703_29 = zext i12 %acc_8_V to i16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 39 'zext' 'zext_ln703_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%newret = insertvalue { i16, i16 } undef, i16 %sext_ln703, 0" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 40 'insertvalue' 'newret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%newret2 = insertvalue { i16, i16 } %newret, i16 %zext_ln703_29, 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 41 'insertvalue' 'newret2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "ret { i16, i16 } %newret2" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 42 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 2.96ns
The critical path consists of the following:
	wire read on port 'p_read2' (firmware/nnet_utils/nnet_dense_latency.h:13) [4]  (0 ns)
	'mul' operation ('mul_ln708_10', firmware/nnet_utils/nnet_dense_latency.h:42) [32]  (1.7 ns)
	'add' operation ('add_ln703_123', firmware/nnet_utils/nnet_dense_latency.h:58) [36]  (0.543 ns)
	'add' operation ('acc[1].V', firmware/nnet_utils/nnet_dense_latency.h:58) [38]  (0.716 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
