<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7z020clg484-1" LaunchTime="1743713588">
  <File Type="PA-TCL" Name="ip_design_wrapper.tcl"/>
  <File Type="REPORTS-TCL" Name="ip_design_wrapper_reports.tcl"/>
  <File Type="RDS-RDS" Name="ip_design_wrapper.vds"/>
  <File Type="RDS-UTIL" Name="ip_design_wrapper_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="ip_design_wrapper_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="ip_design_wrapper.dcp"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/imports/Debouncer/Debouncer.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="U:/../../../../../Desktop/Zynq_book/Debouncer/Debouncer.vhd"/>
        <Attr Name="ImportTime" Val="1742710062"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/ip_design/ip_design.bd">
      <FileInfo>
        <Attr Name="ImportPath" Val="U:/ensc452/FinalProject/Zynq_book/adventures_with_ip/adventures_with_ip.srcs/sources_1/bd/ip_design/ip_design.bd"/>
        <Attr Name="ImportTime" Val="1742780288"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/hdl/ip_design_wrapper.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="U:/ensc452/FinalProject/Zynq_book/adventures_with_ip/adventures_with_ip.gen/sources_1/bd/ip_design/hdl/ip_design_wrapper.vhd"/>
        <Attr Name="ImportTime" Val="1742721270"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/adventures_with_ip/archive_project_summary.txt">
      <FileInfo>
        <Attr Name="ImportPath" Val="U:/ENSC452/FinalStage/adventures_with_ip/archive_project_summary.txt"/>
        <Attr Name="ImportTime" Val="1742780294"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="ip_design_wrapper"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/vga_tutorial_students/zedboard_master.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="U:/ensc452/FinalProject/Zynq_book/vga_tutorial_students/vga_tutorial_students/zedboard_master.xdc"/>
        <Attr Name="ImportTime" Val="1742722282"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
    <Step Id="synth_design"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="ip_design_axi_gpio_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="ip_design_proc_sys_reset_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="ip_design_processing_system7_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="ip_design_LFSR_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="ip_design_clk_wiz_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="ip_design_Debouncer_0_2"/>
  <BlockFileSet Type="BlockSrcs" Name="ip_design_rst_ps7_0_100M_0"/>
  <BlockFileSet Type="BlockSrcs" Name="ip_design_led_controller_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="ip_design_zed_audio_ctrl_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="ip_design_axi_timer_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="ip_design_bonustimer_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="ip_design_xbar_0"/>
  <BlockFileSet Type="BlockSrcs" Name="ip_design_vga_controller_0_0"/>
</GenRun>
