**Meeting Held on: 27/02/2024**

**The C code should undergo the simulation of normal GCC X86 Compiler and riscv compiler** (**SPIKE Simulation**) 

**AS PER THE REQUIREMENT OUTPUT OF GCC (F1) SHOULD BE EQUAL = TO OUTPUT OF RISCV GCC (F2)**
![WhatsApp Image 2024-02-28 at 7 31 55 PM](https://github.com/Ananya-KM/Ananya-KM/assets/160317297/72eae404-ee23-4b15-bc25-ed6ce19f9346)


**Step - 1: To Run the code in the normal GCC Compiler**
            **To compile the code: gcc sum1ton.c -o sum1ton**
            **To Get the output use "./a.out" : Here the output finds to be -Sum of numbers from 1 to 50 is 125250**

            
**Step - 2: To Run the code in the RISC-V GCC Compiler**

 **To compile the code: riscv64-unknown-elf-gcc -o sum1ton sum1ton.c**
  **To Get the output use "./a.out" : Here the output finds to be -Sum of numbers from 1 to 50 is 125250**

  
![WhatsApp Image 2024-02-29 at 11 20 12 AM](https://github.com/Ananya-KM/Ananya-KM/assets/160317297/9b368b14-e857-45fd-ace3-96ce16157b80)

![WhatsApp Image 2024-02-29 at 11 20 12 AM (1)](https://github.com/Ananya-KM/Ananya-KM/assets/160317297/c496eda9-dfab-412d-85e3-49ef2aaee84c)

![WhatsApp Image 2024-02-29 at 11 20 12 AM (2)](https://github.com/Ananya-KM/Ananya-KM/assets/160317297/eb17a37d-fe3e-4938-838b-2d14c35f560b)
