-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
-- Date        : Sat Oct  3 13:43:41 2020
-- Host        : jounghoolee-MS-7B23 running 64-bit Ubuntu 18.04.5 LTS
-- Command     : write_vhdl -force -mode funcsim
--               /home/jounghoolee/alveoServer/Xilinx/PynqDeepDive/final_project/final_project.srcs/sources_1/bd/vector_add_1/ip/vector_add_1_mult_constant_0_0/vector_add_1_mult_constant_0_0_sim_netlist.vhdl
-- Design      : vector_add_1_mult_constant_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_ibuf is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[32]_0\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_ibuf : entity is "ibuf";
end vector_add_1_mult_constant_0_0_ibuf;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_ibuf is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[10]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[11]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[12]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[13]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[14]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[15]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[16]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[17]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[18]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[19]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[20]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[21]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[22]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[23]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[24]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[25]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[26]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[27]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[28]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[29]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[30]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[31]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[4]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[5]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[6]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[7]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[8]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[9]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[0]_i_1__72\ : label is "soft_lutpair1126";
  attribute SOFT_HLUTNM of \odata[10]_i_1__40\ : label is "soft_lutpair1121";
  attribute SOFT_HLUTNM of \odata[11]_i_1__40\ : label is "soft_lutpair1121";
  attribute SOFT_HLUTNM of \odata[12]_i_1__40\ : label is "soft_lutpair1120";
  attribute SOFT_HLUTNM of \odata[13]_i_1__40\ : label is "soft_lutpair1120";
  attribute SOFT_HLUTNM of \odata[14]_i_1__40\ : label is "soft_lutpair1119";
  attribute SOFT_HLUTNM of \odata[15]_i_1__40\ : label is "soft_lutpair1119";
  attribute SOFT_HLUTNM of \odata[16]_i_1__40\ : label is "soft_lutpair1118";
  attribute SOFT_HLUTNM of \odata[17]_i_1__40\ : label is "soft_lutpair1118";
  attribute SOFT_HLUTNM of \odata[18]_i_1__40\ : label is "soft_lutpair1117";
  attribute SOFT_HLUTNM of \odata[19]_i_1__40\ : label is "soft_lutpair1117";
  attribute SOFT_HLUTNM of \odata[1]_i_1__72\ : label is "soft_lutpair1126";
  attribute SOFT_HLUTNM of \odata[20]_i_1__40\ : label is "soft_lutpair1116";
  attribute SOFT_HLUTNM of \odata[21]_i_1__40\ : label is "soft_lutpair1116";
  attribute SOFT_HLUTNM of \odata[22]_i_1__40\ : label is "soft_lutpair1115";
  attribute SOFT_HLUTNM of \odata[23]_i_1__40\ : label is "soft_lutpair1115";
  attribute SOFT_HLUTNM of \odata[24]_i_1__40\ : label is "soft_lutpair1114";
  attribute SOFT_HLUTNM of \odata[25]_i_1__40\ : label is "soft_lutpair1114";
  attribute SOFT_HLUTNM of \odata[26]_i_1__40\ : label is "soft_lutpair1113";
  attribute SOFT_HLUTNM of \odata[27]_i_1__40\ : label is "soft_lutpair1113";
  attribute SOFT_HLUTNM of \odata[28]_i_1__40\ : label is "soft_lutpair1112";
  attribute SOFT_HLUTNM of \odata[29]_i_1__40\ : label is "soft_lutpair1112";
  attribute SOFT_HLUTNM of \odata[2]_i_1__72\ : label is "soft_lutpair1125";
  attribute SOFT_HLUTNM of \odata[30]_i_1__40\ : label is "soft_lutpair1111";
  attribute SOFT_HLUTNM of \odata[31]_i_2__7\ : label is "soft_lutpair1111";
  attribute SOFT_HLUTNM of \odata[3]_i_1__72\ : label is "soft_lutpair1125";
  attribute SOFT_HLUTNM of \odata[4]_i_1__40\ : label is "soft_lutpair1124";
  attribute SOFT_HLUTNM of \odata[5]_i_1__40\ : label is "soft_lutpair1124";
  attribute SOFT_HLUTNM of \odata[6]_i_1__40\ : label is "soft_lutpair1123";
  attribute SOFT_HLUTNM of \odata[7]_i_1__40\ : label is "soft_lutpair1123";
  attribute SOFT_HLUTNM of \odata[8]_i_1__40\ : label is "soft_lutpair1122";
  attribute SOFT_HLUTNM of \odata[9]_i_1__40\ : label is "soft_lutpair1122";
begin
  Q(0) <= \^q\(0);
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(10),
      Q => \ireg_reg_n_1_[10]\,
      R => SR(0)
    );
\ireg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(11),
      Q => \ireg_reg_n_1_[11]\,
      R => SR(0)
    );
\ireg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(12),
      Q => \ireg_reg_n_1_[12]\,
      R => SR(0)
    );
\ireg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(13),
      Q => \ireg_reg_n_1_[13]\,
      R => SR(0)
    );
\ireg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(14),
      Q => \ireg_reg_n_1_[14]\,
      R => SR(0)
    );
\ireg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(15),
      Q => \ireg_reg_n_1_[15]\,
      R => SR(0)
    );
\ireg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(16),
      Q => \ireg_reg_n_1_[16]\,
      R => SR(0)
    );
\ireg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(17),
      Q => \ireg_reg_n_1_[17]\,
      R => SR(0)
    );
\ireg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(18),
      Q => \ireg_reg_n_1_[18]\,
      R => SR(0)
    );
\ireg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(19),
      Q => \ireg_reg_n_1_[19]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(20),
      Q => \ireg_reg_n_1_[20]\,
      R => SR(0)
    );
\ireg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(21),
      Q => \ireg_reg_n_1_[21]\,
      R => SR(0)
    );
\ireg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(22),
      Q => \ireg_reg_n_1_[22]\,
      R => SR(0)
    );
\ireg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(23),
      Q => \ireg_reg_n_1_[23]\,
      R => SR(0)
    );
\ireg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(24),
      Q => \ireg_reg_n_1_[24]\,
      R => SR(0)
    );
\ireg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(25),
      Q => \ireg_reg_n_1_[25]\,
      R => SR(0)
    );
\ireg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(26),
      Q => \ireg_reg_n_1_[26]\,
      R => SR(0)
    );
\ireg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(27),
      Q => \ireg_reg_n_1_[27]\,
      R => SR(0)
    );
\ireg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(28),
      Q => \ireg_reg_n_1_[28]\,
      R => SR(0)
    );
\ireg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(29),
      Q => \ireg_reg_n_1_[29]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(30),
      Q => \ireg_reg_n_1_[30]\,
      R => SR(0)
    );
\ireg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(31),
      Q => \ireg_reg_n_1_[31]\,
      R => SR(0)
    );
\ireg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(32),
      Q => \^q\(0),
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(4),
      Q => \ireg_reg_n_1_[4]\,
      R => SR(0)
    );
\ireg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(5),
      Q => \ireg_reg_n_1_[5]\,
      R => SR(0)
    );
\ireg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(6),
      Q => \ireg_reg_n_1_[6]\,
      R => SR(0)
    );
\ireg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(7),
      Q => \ireg_reg_n_1_[7]\,
      R => SR(0)
    );
\ireg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(8),
      Q => \ireg_reg_n_1_[8]\,
      R => SR(0)
    );
\ireg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(9),
      Q => \ireg_reg_n_1_[9]\,
      R => SR(0)
    );
\odata[0]_i_1__72\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \ireg_reg[32]_0\(0),
      I2 => \^q\(0),
      O => D(0)
    );
\odata[10]_i_1__40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[10]\,
      I1 => \ireg_reg[32]_0\(10),
      I2 => \^q\(0),
      O => D(10)
    );
\odata[11]_i_1__40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[11]\,
      I1 => \ireg_reg[32]_0\(11),
      I2 => \^q\(0),
      O => D(11)
    );
\odata[12]_i_1__40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[12]\,
      I1 => \ireg_reg[32]_0\(12),
      I2 => \^q\(0),
      O => D(12)
    );
\odata[13]_i_1__40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[13]\,
      I1 => \ireg_reg[32]_0\(13),
      I2 => \^q\(0),
      O => D(13)
    );
\odata[14]_i_1__40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[14]\,
      I1 => \ireg_reg[32]_0\(14),
      I2 => \^q\(0),
      O => D(14)
    );
\odata[15]_i_1__40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[15]\,
      I1 => \ireg_reg[32]_0\(15),
      I2 => \^q\(0),
      O => D(15)
    );
\odata[16]_i_1__40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[16]\,
      I1 => \ireg_reg[32]_0\(16),
      I2 => \^q\(0),
      O => D(16)
    );
\odata[17]_i_1__40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[17]\,
      I1 => \ireg_reg[32]_0\(17),
      I2 => \^q\(0),
      O => D(17)
    );
\odata[18]_i_1__40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[18]\,
      I1 => \ireg_reg[32]_0\(18),
      I2 => \^q\(0),
      O => D(18)
    );
\odata[19]_i_1__40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[19]\,
      I1 => \ireg_reg[32]_0\(19),
      I2 => \^q\(0),
      O => D(19)
    );
\odata[1]_i_1__72\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \ireg_reg[32]_0\(1),
      I2 => \^q\(0),
      O => D(1)
    );
\odata[20]_i_1__40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[20]\,
      I1 => \ireg_reg[32]_0\(20),
      I2 => \^q\(0),
      O => D(20)
    );
\odata[21]_i_1__40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[21]\,
      I1 => \ireg_reg[32]_0\(21),
      I2 => \^q\(0),
      O => D(21)
    );
\odata[22]_i_1__40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[22]\,
      I1 => \ireg_reg[32]_0\(22),
      I2 => \^q\(0),
      O => D(22)
    );
\odata[23]_i_1__40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[23]\,
      I1 => \ireg_reg[32]_0\(23),
      I2 => \^q\(0),
      O => D(23)
    );
\odata[24]_i_1__40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[24]\,
      I1 => \ireg_reg[32]_0\(24),
      I2 => \^q\(0),
      O => D(24)
    );
\odata[25]_i_1__40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[25]\,
      I1 => \ireg_reg[32]_0\(25),
      I2 => \^q\(0),
      O => D(25)
    );
\odata[26]_i_1__40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[26]\,
      I1 => \ireg_reg[32]_0\(26),
      I2 => \^q\(0),
      O => D(26)
    );
\odata[27]_i_1__40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[27]\,
      I1 => \ireg_reg[32]_0\(27),
      I2 => \^q\(0),
      O => D(27)
    );
\odata[28]_i_1__40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[28]\,
      I1 => \ireg_reg[32]_0\(28),
      I2 => \^q\(0),
      O => D(28)
    );
\odata[29]_i_1__40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[29]\,
      I1 => \ireg_reg[32]_0\(29),
      I2 => \^q\(0),
      O => D(29)
    );
\odata[2]_i_1__72\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \ireg_reg[32]_0\(2),
      I2 => \^q\(0),
      O => D(2)
    );
\odata[30]_i_1__40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[30]\,
      I1 => \ireg_reg[32]_0\(30),
      I2 => \^q\(0),
      O => D(30)
    );
\odata[31]_i_2__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[31]\,
      I1 => \ireg_reg[32]_0\(31),
      I2 => \^q\(0),
      O => D(31)
    );
\odata[3]_i_1__72\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => \ireg_reg[32]_0\(3),
      I2 => \^q\(0),
      O => D(3)
    );
\odata[4]_i_1__40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[4]\,
      I1 => \ireg_reg[32]_0\(4),
      I2 => \^q\(0),
      O => D(4)
    );
\odata[5]_i_1__40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[5]\,
      I1 => \ireg_reg[32]_0\(5),
      I2 => \^q\(0),
      O => D(5)
    );
\odata[6]_i_1__40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[6]\,
      I1 => \ireg_reg[32]_0\(6),
      I2 => \^q\(0),
      O => D(6)
    );
\odata[7]_i_1__40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[7]\,
      I1 => \ireg_reg[32]_0\(7),
      I2 => \^q\(0),
      O => D(7)
    );
\odata[8]_i_1__40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[8]\,
      I1 => \ireg_reg[32]_0\(8),
      I2 => \^q\(0),
      O => D(8)
    );
\odata[9]_i_1__40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[9]\,
      I1 => \ireg_reg[32]_0\(9),
      I2 => \^q\(0),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_ibuf_257 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[32]_0\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_ibuf_257 : entity is "ibuf";
end vector_add_1_mult_constant_0_0_ibuf_257;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_ibuf_257 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[10]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[11]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[12]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[13]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[14]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[15]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[16]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[17]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[18]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[19]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[20]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[21]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[22]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[23]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[24]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[25]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[26]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[27]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[28]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[29]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[30]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[31]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[4]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[5]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[6]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[7]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[8]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[9]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[0]_i_1__71\ : label is "soft_lutpair1099";
  attribute SOFT_HLUTNM of \odata[10]_i_1__39\ : label is "soft_lutpair1094";
  attribute SOFT_HLUTNM of \odata[11]_i_1__39\ : label is "soft_lutpair1094";
  attribute SOFT_HLUTNM of \odata[12]_i_1__39\ : label is "soft_lutpair1093";
  attribute SOFT_HLUTNM of \odata[13]_i_1__39\ : label is "soft_lutpair1093";
  attribute SOFT_HLUTNM of \odata[14]_i_1__39\ : label is "soft_lutpair1092";
  attribute SOFT_HLUTNM of \odata[15]_i_1__39\ : label is "soft_lutpair1092";
  attribute SOFT_HLUTNM of \odata[16]_i_1__39\ : label is "soft_lutpair1091";
  attribute SOFT_HLUTNM of \odata[17]_i_1__39\ : label is "soft_lutpair1091";
  attribute SOFT_HLUTNM of \odata[18]_i_1__39\ : label is "soft_lutpair1090";
  attribute SOFT_HLUTNM of \odata[19]_i_1__39\ : label is "soft_lutpair1090";
  attribute SOFT_HLUTNM of \odata[1]_i_1__71\ : label is "soft_lutpair1099";
  attribute SOFT_HLUTNM of \odata[20]_i_1__39\ : label is "soft_lutpair1089";
  attribute SOFT_HLUTNM of \odata[21]_i_1__39\ : label is "soft_lutpair1089";
  attribute SOFT_HLUTNM of \odata[22]_i_1__39\ : label is "soft_lutpair1088";
  attribute SOFT_HLUTNM of \odata[23]_i_1__39\ : label is "soft_lutpair1088";
  attribute SOFT_HLUTNM of \odata[24]_i_1__39\ : label is "soft_lutpair1087";
  attribute SOFT_HLUTNM of \odata[25]_i_1__39\ : label is "soft_lutpair1087";
  attribute SOFT_HLUTNM of \odata[26]_i_1__39\ : label is "soft_lutpair1086";
  attribute SOFT_HLUTNM of \odata[27]_i_1__39\ : label is "soft_lutpair1086";
  attribute SOFT_HLUTNM of \odata[28]_i_1__39\ : label is "soft_lutpair1085";
  attribute SOFT_HLUTNM of \odata[29]_i_1__39\ : label is "soft_lutpair1085";
  attribute SOFT_HLUTNM of \odata[2]_i_1__71\ : label is "soft_lutpair1098";
  attribute SOFT_HLUTNM of \odata[30]_i_1__39\ : label is "soft_lutpair1084";
  attribute SOFT_HLUTNM of \odata[31]_i_2__6\ : label is "soft_lutpair1084";
  attribute SOFT_HLUTNM of \odata[3]_i_1__71\ : label is "soft_lutpair1098";
  attribute SOFT_HLUTNM of \odata[4]_i_1__39\ : label is "soft_lutpair1097";
  attribute SOFT_HLUTNM of \odata[5]_i_1__39\ : label is "soft_lutpair1097";
  attribute SOFT_HLUTNM of \odata[6]_i_1__39\ : label is "soft_lutpair1096";
  attribute SOFT_HLUTNM of \odata[7]_i_1__39\ : label is "soft_lutpair1096";
  attribute SOFT_HLUTNM of \odata[8]_i_1__39\ : label is "soft_lutpair1095";
  attribute SOFT_HLUTNM of \odata[9]_i_1__39\ : label is "soft_lutpair1095";
begin
  Q(0) <= \^q\(0);
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(10),
      Q => \ireg_reg_n_1_[10]\,
      R => SR(0)
    );
\ireg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(11),
      Q => \ireg_reg_n_1_[11]\,
      R => SR(0)
    );
\ireg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(12),
      Q => \ireg_reg_n_1_[12]\,
      R => SR(0)
    );
\ireg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(13),
      Q => \ireg_reg_n_1_[13]\,
      R => SR(0)
    );
\ireg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(14),
      Q => \ireg_reg_n_1_[14]\,
      R => SR(0)
    );
\ireg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(15),
      Q => \ireg_reg_n_1_[15]\,
      R => SR(0)
    );
\ireg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(16),
      Q => \ireg_reg_n_1_[16]\,
      R => SR(0)
    );
\ireg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(17),
      Q => \ireg_reg_n_1_[17]\,
      R => SR(0)
    );
\ireg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(18),
      Q => \ireg_reg_n_1_[18]\,
      R => SR(0)
    );
\ireg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(19),
      Q => \ireg_reg_n_1_[19]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(20),
      Q => \ireg_reg_n_1_[20]\,
      R => SR(0)
    );
\ireg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(21),
      Q => \ireg_reg_n_1_[21]\,
      R => SR(0)
    );
\ireg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(22),
      Q => \ireg_reg_n_1_[22]\,
      R => SR(0)
    );
\ireg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(23),
      Q => \ireg_reg_n_1_[23]\,
      R => SR(0)
    );
\ireg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(24),
      Q => \ireg_reg_n_1_[24]\,
      R => SR(0)
    );
\ireg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(25),
      Q => \ireg_reg_n_1_[25]\,
      R => SR(0)
    );
\ireg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(26),
      Q => \ireg_reg_n_1_[26]\,
      R => SR(0)
    );
\ireg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(27),
      Q => \ireg_reg_n_1_[27]\,
      R => SR(0)
    );
\ireg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(28),
      Q => \ireg_reg_n_1_[28]\,
      R => SR(0)
    );
\ireg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(29),
      Q => \ireg_reg_n_1_[29]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(30),
      Q => \ireg_reg_n_1_[30]\,
      R => SR(0)
    );
\ireg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(31),
      Q => \ireg_reg_n_1_[31]\,
      R => SR(0)
    );
\ireg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(32),
      Q => \^q\(0),
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(4),
      Q => \ireg_reg_n_1_[4]\,
      R => SR(0)
    );
\ireg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(5),
      Q => \ireg_reg_n_1_[5]\,
      R => SR(0)
    );
\ireg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(6),
      Q => \ireg_reg_n_1_[6]\,
      R => SR(0)
    );
\ireg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(7),
      Q => \ireg_reg_n_1_[7]\,
      R => SR(0)
    );
\ireg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(8),
      Q => \ireg_reg_n_1_[8]\,
      R => SR(0)
    );
\ireg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(9),
      Q => \ireg_reg_n_1_[9]\,
      R => SR(0)
    );
\odata[0]_i_1__71\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \ireg_reg[32]_0\(0),
      I2 => \^q\(0),
      O => D(0)
    );
\odata[10]_i_1__39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[10]\,
      I1 => \ireg_reg[32]_0\(10),
      I2 => \^q\(0),
      O => D(10)
    );
\odata[11]_i_1__39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[11]\,
      I1 => \ireg_reg[32]_0\(11),
      I2 => \^q\(0),
      O => D(11)
    );
\odata[12]_i_1__39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[12]\,
      I1 => \ireg_reg[32]_0\(12),
      I2 => \^q\(0),
      O => D(12)
    );
\odata[13]_i_1__39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[13]\,
      I1 => \ireg_reg[32]_0\(13),
      I2 => \^q\(0),
      O => D(13)
    );
\odata[14]_i_1__39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[14]\,
      I1 => \ireg_reg[32]_0\(14),
      I2 => \^q\(0),
      O => D(14)
    );
\odata[15]_i_1__39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[15]\,
      I1 => \ireg_reg[32]_0\(15),
      I2 => \^q\(0),
      O => D(15)
    );
\odata[16]_i_1__39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[16]\,
      I1 => \ireg_reg[32]_0\(16),
      I2 => \^q\(0),
      O => D(16)
    );
\odata[17]_i_1__39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[17]\,
      I1 => \ireg_reg[32]_0\(17),
      I2 => \^q\(0),
      O => D(17)
    );
\odata[18]_i_1__39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[18]\,
      I1 => \ireg_reg[32]_0\(18),
      I2 => \^q\(0),
      O => D(18)
    );
\odata[19]_i_1__39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[19]\,
      I1 => \ireg_reg[32]_0\(19),
      I2 => \^q\(0),
      O => D(19)
    );
\odata[1]_i_1__71\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \ireg_reg[32]_0\(1),
      I2 => \^q\(0),
      O => D(1)
    );
\odata[20]_i_1__39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[20]\,
      I1 => \ireg_reg[32]_0\(20),
      I2 => \^q\(0),
      O => D(20)
    );
\odata[21]_i_1__39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[21]\,
      I1 => \ireg_reg[32]_0\(21),
      I2 => \^q\(0),
      O => D(21)
    );
\odata[22]_i_1__39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[22]\,
      I1 => \ireg_reg[32]_0\(22),
      I2 => \^q\(0),
      O => D(22)
    );
\odata[23]_i_1__39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[23]\,
      I1 => \ireg_reg[32]_0\(23),
      I2 => \^q\(0),
      O => D(23)
    );
\odata[24]_i_1__39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[24]\,
      I1 => \ireg_reg[32]_0\(24),
      I2 => \^q\(0),
      O => D(24)
    );
\odata[25]_i_1__39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[25]\,
      I1 => \ireg_reg[32]_0\(25),
      I2 => \^q\(0),
      O => D(25)
    );
\odata[26]_i_1__39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[26]\,
      I1 => \ireg_reg[32]_0\(26),
      I2 => \^q\(0),
      O => D(26)
    );
\odata[27]_i_1__39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[27]\,
      I1 => \ireg_reg[32]_0\(27),
      I2 => \^q\(0),
      O => D(27)
    );
\odata[28]_i_1__39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[28]\,
      I1 => \ireg_reg[32]_0\(28),
      I2 => \^q\(0),
      O => D(28)
    );
\odata[29]_i_1__39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[29]\,
      I1 => \ireg_reg[32]_0\(29),
      I2 => \^q\(0),
      O => D(29)
    );
\odata[2]_i_1__71\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \ireg_reg[32]_0\(2),
      I2 => \^q\(0),
      O => D(2)
    );
\odata[30]_i_1__39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[30]\,
      I1 => \ireg_reg[32]_0\(30),
      I2 => \^q\(0),
      O => D(30)
    );
\odata[31]_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[31]\,
      I1 => \ireg_reg[32]_0\(31),
      I2 => \^q\(0),
      O => D(31)
    );
\odata[3]_i_1__71\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => \ireg_reg[32]_0\(3),
      I2 => \^q\(0),
      O => D(3)
    );
\odata[4]_i_1__39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[4]\,
      I1 => \ireg_reg[32]_0\(4),
      I2 => \^q\(0),
      O => D(4)
    );
\odata[5]_i_1__39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[5]\,
      I1 => \ireg_reg[32]_0\(5),
      I2 => \^q\(0),
      O => D(5)
    );
\odata[6]_i_1__39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[6]\,
      I1 => \ireg_reg[32]_0\(6),
      I2 => \^q\(0),
      O => D(6)
    );
\odata[7]_i_1__39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[7]\,
      I1 => \ireg_reg[32]_0\(7),
      I2 => \^q\(0),
      O => D(7)
    );
\odata[8]_i_1__39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[8]\,
      I1 => \ireg_reg[32]_0\(8),
      I2 => \^q\(0),
      O => D(8)
    );
\odata[9]_i_1__39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[9]\,
      I1 => \ireg_reg[32]_0\(9),
      I2 => \^q\(0),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_ibuf_271 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[32]_0\ : out STD_LOGIC;
    \ireg_reg[32]_1\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    \ireg[32]_i_8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg[32]_i_8_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    \ireg[32]_i_8_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_ibuf_271 : entity is "ibuf";
end vector_add_1_mult_constant_0_0_ibuf_271;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_ibuf_271 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[10]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[11]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[12]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[13]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[14]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[15]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[16]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[17]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[18]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[19]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[20]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[21]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[22]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[23]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[24]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[25]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[26]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[27]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[28]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[29]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[30]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[31]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[4]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[5]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[6]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[7]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[8]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[9]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[0]_i_1__70\ : label is "soft_lutpair1072";
  attribute SOFT_HLUTNM of \odata[10]_i_1__38\ : label is "soft_lutpair1067";
  attribute SOFT_HLUTNM of \odata[11]_i_1__38\ : label is "soft_lutpair1067";
  attribute SOFT_HLUTNM of \odata[12]_i_1__38\ : label is "soft_lutpair1066";
  attribute SOFT_HLUTNM of \odata[13]_i_1__38\ : label is "soft_lutpair1066";
  attribute SOFT_HLUTNM of \odata[14]_i_1__38\ : label is "soft_lutpair1065";
  attribute SOFT_HLUTNM of \odata[15]_i_1__38\ : label is "soft_lutpair1065";
  attribute SOFT_HLUTNM of \odata[16]_i_1__38\ : label is "soft_lutpair1064";
  attribute SOFT_HLUTNM of \odata[17]_i_1__38\ : label is "soft_lutpair1064";
  attribute SOFT_HLUTNM of \odata[18]_i_1__38\ : label is "soft_lutpair1063";
  attribute SOFT_HLUTNM of \odata[19]_i_1__38\ : label is "soft_lutpair1063";
  attribute SOFT_HLUTNM of \odata[1]_i_1__70\ : label is "soft_lutpair1072";
  attribute SOFT_HLUTNM of \odata[20]_i_1__38\ : label is "soft_lutpair1062";
  attribute SOFT_HLUTNM of \odata[21]_i_1__38\ : label is "soft_lutpair1062";
  attribute SOFT_HLUTNM of \odata[22]_i_1__38\ : label is "soft_lutpair1061";
  attribute SOFT_HLUTNM of \odata[23]_i_1__38\ : label is "soft_lutpair1061";
  attribute SOFT_HLUTNM of \odata[24]_i_1__38\ : label is "soft_lutpair1060";
  attribute SOFT_HLUTNM of \odata[25]_i_1__38\ : label is "soft_lutpair1060";
  attribute SOFT_HLUTNM of \odata[26]_i_1__38\ : label is "soft_lutpair1059";
  attribute SOFT_HLUTNM of \odata[27]_i_1__38\ : label is "soft_lutpair1059";
  attribute SOFT_HLUTNM of \odata[28]_i_1__38\ : label is "soft_lutpair1058";
  attribute SOFT_HLUTNM of \odata[29]_i_1__38\ : label is "soft_lutpair1058";
  attribute SOFT_HLUTNM of \odata[2]_i_1__70\ : label is "soft_lutpair1071";
  attribute SOFT_HLUTNM of \odata[30]_i_1__38\ : label is "soft_lutpair1057";
  attribute SOFT_HLUTNM of \odata[31]_i_2__5\ : label is "soft_lutpair1057";
  attribute SOFT_HLUTNM of \odata[3]_i_1__70\ : label is "soft_lutpair1071";
  attribute SOFT_HLUTNM of \odata[4]_i_1__38\ : label is "soft_lutpair1070";
  attribute SOFT_HLUTNM of \odata[5]_i_1__38\ : label is "soft_lutpair1070";
  attribute SOFT_HLUTNM of \odata[6]_i_1__38\ : label is "soft_lutpair1069";
  attribute SOFT_HLUTNM of \odata[7]_i_1__38\ : label is "soft_lutpair1069";
  attribute SOFT_HLUTNM of \odata[8]_i_1__38\ : label is "soft_lutpair1068";
  attribute SOFT_HLUTNM of \odata[9]_i_1__38\ : label is "soft_lutpair1068";
begin
  Q(0) <= \^q\(0);
\ireg[32]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \ireg[32]_i_8\(0),
      I2 => \ireg[32]_i_8_0\(0),
      I3 => ap_rst_n,
      I4 => \ireg[32]_i_8_1\(0),
      O => \ireg_reg[32]_0\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_1\(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_1\(10),
      Q => \ireg_reg_n_1_[10]\,
      R => SR(0)
    );
\ireg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_1\(11),
      Q => \ireg_reg_n_1_[11]\,
      R => SR(0)
    );
\ireg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_1\(12),
      Q => \ireg_reg_n_1_[12]\,
      R => SR(0)
    );
\ireg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_1\(13),
      Q => \ireg_reg_n_1_[13]\,
      R => SR(0)
    );
\ireg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_1\(14),
      Q => \ireg_reg_n_1_[14]\,
      R => SR(0)
    );
\ireg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_1\(15),
      Q => \ireg_reg_n_1_[15]\,
      R => SR(0)
    );
\ireg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_1\(16),
      Q => \ireg_reg_n_1_[16]\,
      R => SR(0)
    );
\ireg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_1\(17),
      Q => \ireg_reg_n_1_[17]\,
      R => SR(0)
    );
\ireg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_1\(18),
      Q => \ireg_reg_n_1_[18]\,
      R => SR(0)
    );
\ireg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_1\(19),
      Q => \ireg_reg_n_1_[19]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_1\(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_1\(20),
      Q => \ireg_reg_n_1_[20]\,
      R => SR(0)
    );
\ireg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_1\(21),
      Q => \ireg_reg_n_1_[21]\,
      R => SR(0)
    );
\ireg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_1\(22),
      Q => \ireg_reg_n_1_[22]\,
      R => SR(0)
    );
\ireg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_1\(23),
      Q => \ireg_reg_n_1_[23]\,
      R => SR(0)
    );
\ireg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_1\(24),
      Q => \ireg_reg_n_1_[24]\,
      R => SR(0)
    );
\ireg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_1\(25),
      Q => \ireg_reg_n_1_[25]\,
      R => SR(0)
    );
\ireg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_1\(26),
      Q => \ireg_reg_n_1_[26]\,
      R => SR(0)
    );
\ireg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_1\(27),
      Q => \ireg_reg_n_1_[27]\,
      R => SR(0)
    );
\ireg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_1\(28),
      Q => \ireg_reg_n_1_[28]\,
      R => SR(0)
    );
\ireg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_1\(29),
      Q => \ireg_reg_n_1_[29]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_1\(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_1\(30),
      Q => \ireg_reg_n_1_[30]\,
      R => SR(0)
    );
\ireg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_1\(31),
      Q => \ireg_reg_n_1_[31]\,
      R => SR(0)
    );
\ireg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_1\(32),
      Q => \^q\(0),
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_1\(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_1\(4),
      Q => \ireg_reg_n_1_[4]\,
      R => SR(0)
    );
\ireg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_1\(5),
      Q => \ireg_reg_n_1_[5]\,
      R => SR(0)
    );
\ireg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_1\(6),
      Q => \ireg_reg_n_1_[6]\,
      R => SR(0)
    );
\ireg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_1\(7),
      Q => \ireg_reg_n_1_[7]\,
      R => SR(0)
    );
\ireg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_1\(8),
      Q => \ireg_reg_n_1_[8]\,
      R => SR(0)
    );
\ireg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_1\(9),
      Q => \ireg_reg_n_1_[9]\,
      R => SR(0)
    );
\odata[0]_i_1__70\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \ireg_reg[32]_1\(0),
      I2 => \^q\(0),
      O => D(0)
    );
\odata[10]_i_1__38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[10]\,
      I1 => \ireg_reg[32]_1\(10),
      I2 => \^q\(0),
      O => D(10)
    );
\odata[11]_i_1__38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[11]\,
      I1 => \ireg_reg[32]_1\(11),
      I2 => \^q\(0),
      O => D(11)
    );
\odata[12]_i_1__38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[12]\,
      I1 => \ireg_reg[32]_1\(12),
      I2 => \^q\(0),
      O => D(12)
    );
\odata[13]_i_1__38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[13]\,
      I1 => \ireg_reg[32]_1\(13),
      I2 => \^q\(0),
      O => D(13)
    );
\odata[14]_i_1__38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[14]\,
      I1 => \ireg_reg[32]_1\(14),
      I2 => \^q\(0),
      O => D(14)
    );
\odata[15]_i_1__38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[15]\,
      I1 => \ireg_reg[32]_1\(15),
      I2 => \^q\(0),
      O => D(15)
    );
\odata[16]_i_1__38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[16]\,
      I1 => \ireg_reg[32]_1\(16),
      I2 => \^q\(0),
      O => D(16)
    );
\odata[17]_i_1__38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[17]\,
      I1 => \ireg_reg[32]_1\(17),
      I2 => \^q\(0),
      O => D(17)
    );
\odata[18]_i_1__38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[18]\,
      I1 => \ireg_reg[32]_1\(18),
      I2 => \^q\(0),
      O => D(18)
    );
\odata[19]_i_1__38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[19]\,
      I1 => \ireg_reg[32]_1\(19),
      I2 => \^q\(0),
      O => D(19)
    );
\odata[1]_i_1__70\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \ireg_reg[32]_1\(1),
      I2 => \^q\(0),
      O => D(1)
    );
\odata[20]_i_1__38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[20]\,
      I1 => \ireg_reg[32]_1\(20),
      I2 => \^q\(0),
      O => D(20)
    );
\odata[21]_i_1__38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[21]\,
      I1 => \ireg_reg[32]_1\(21),
      I2 => \^q\(0),
      O => D(21)
    );
\odata[22]_i_1__38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[22]\,
      I1 => \ireg_reg[32]_1\(22),
      I2 => \^q\(0),
      O => D(22)
    );
\odata[23]_i_1__38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[23]\,
      I1 => \ireg_reg[32]_1\(23),
      I2 => \^q\(0),
      O => D(23)
    );
\odata[24]_i_1__38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[24]\,
      I1 => \ireg_reg[32]_1\(24),
      I2 => \^q\(0),
      O => D(24)
    );
\odata[25]_i_1__38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[25]\,
      I1 => \ireg_reg[32]_1\(25),
      I2 => \^q\(0),
      O => D(25)
    );
\odata[26]_i_1__38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[26]\,
      I1 => \ireg_reg[32]_1\(26),
      I2 => \^q\(0),
      O => D(26)
    );
\odata[27]_i_1__38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[27]\,
      I1 => \ireg_reg[32]_1\(27),
      I2 => \^q\(0),
      O => D(27)
    );
\odata[28]_i_1__38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[28]\,
      I1 => \ireg_reg[32]_1\(28),
      I2 => \^q\(0),
      O => D(28)
    );
\odata[29]_i_1__38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[29]\,
      I1 => \ireg_reg[32]_1\(29),
      I2 => \^q\(0),
      O => D(29)
    );
\odata[2]_i_1__70\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \ireg_reg[32]_1\(2),
      I2 => \^q\(0),
      O => D(2)
    );
\odata[30]_i_1__38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[30]\,
      I1 => \ireg_reg[32]_1\(30),
      I2 => \^q\(0),
      O => D(30)
    );
\odata[31]_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[31]\,
      I1 => \ireg_reg[32]_1\(31),
      I2 => \^q\(0),
      O => D(31)
    );
\odata[3]_i_1__70\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => \ireg_reg[32]_1\(3),
      I2 => \^q\(0),
      O => D(3)
    );
\odata[4]_i_1__38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[4]\,
      I1 => \ireg_reg[32]_1\(4),
      I2 => \^q\(0),
      O => D(4)
    );
\odata[5]_i_1__38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[5]\,
      I1 => \ireg_reg[32]_1\(5),
      I2 => \^q\(0),
      O => D(5)
    );
\odata[6]_i_1__38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[6]\,
      I1 => \ireg_reg[32]_1\(6),
      I2 => \^q\(0),
      O => D(6)
    );
\odata[7]_i_1__38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[7]\,
      I1 => \ireg_reg[32]_1\(7),
      I2 => \^q\(0),
      O => D(7)
    );
\odata[8]_i_1__38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[8]\,
      I1 => \ireg_reg[32]_1\(8),
      I2 => \^q\(0),
      O => D(8)
    );
\odata[9]_i_1__38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[9]\,
      I1 => \ireg_reg[32]_1\(9),
      I2 => \^q\(0),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_ibuf_285 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[32]_0\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_ibuf_285 : entity is "ibuf";
end vector_add_1_mult_constant_0_0_ibuf_285;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_ibuf_285 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[10]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[11]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[12]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[13]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[14]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[15]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[16]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[17]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[18]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[19]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[20]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[21]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[22]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[23]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[24]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[25]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[26]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[27]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[28]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[29]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[30]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[31]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[4]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[5]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[6]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[7]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[8]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[9]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[0]_i_1__69\ : label is "soft_lutpair1045";
  attribute SOFT_HLUTNM of \odata[10]_i_1__37\ : label is "soft_lutpair1040";
  attribute SOFT_HLUTNM of \odata[11]_i_1__37\ : label is "soft_lutpair1040";
  attribute SOFT_HLUTNM of \odata[12]_i_1__37\ : label is "soft_lutpair1039";
  attribute SOFT_HLUTNM of \odata[13]_i_1__37\ : label is "soft_lutpair1039";
  attribute SOFT_HLUTNM of \odata[14]_i_1__37\ : label is "soft_lutpair1038";
  attribute SOFT_HLUTNM of \odata[15]_i_1__37\ : label is "soft_lutpair1038";
  attribute SOFT_HLUTNM of \odata[16]_i_1__37\ : label is "soft_lutpair1037";
  attribute SOFT_HLUTNM of \odata[17]_i_1__37\ : label is "soft_lutpair1037";
  attribute SOFT_HLUTNM of \odata[18]_i_1__37\ : label is "soft_lutpair1036";
  attribute SOFT_HLUTNM of \odata[19]_i_1__37\ : label is "soft_lutpair1036";
  attribute SOFT_HLUTNM of \odata[1]_i_1__69\ : label is "soft_lutpair1045";
  attribute SOFT_HLUTNM of \odata[20]_i_1__37\ : label is "soft_lutpair1035";
  attribute SOFT_HLUTNM of \odata[21]_i_1__37\ : label is "soft_lutpair1035";
  attribute SOFT_HLUTNM of \odata[22]_i_1__37\ : label is "soft_lutpair1034";
  attribute SOFT_HLUTNM of \odata[23]_i_1__37\ : label is "soft_lutpair1034";
  attribute SOFT_HLUTNM of \odata[24]_i_1__37\ : label is "soft_lutpair1033";
  attribute SOFT_HLUTNM of \odata[25]_i_1__37\ : label is "soft_lutpair1033";
  attribute SOFT_HLUTNM of \odata[26]_i_1__37\ : label is "soft_lutpair1032";
  attribute SOFT_HLUTNM of \odata[27]_i_1__37\ : label is "soft_lutpair1032";
  attribute SOFT_HLUTNM of \odata[28]_i_1__37\ : label is "soft_lutpair1031";
  attribute SOFT_HLUTNM of \odata[29]_i_1__37\ : label is "soft_lutpair1031";
  attribute SOFT_HLUTNM of \odata[2]_i_1__69\ : label is "soft_lutpair1044";
  attribute SOFT_HLUTNM of \odata[30]_i_1__37\ : label is "soft_lutpair1030";
  attribute SOFT_HLUTNM of \odata[31]_i_2__4\ : label is "soft_lutpair1030";
  attribute SOFT_HLUTNM of \odata[3]_i_1__69\ : label is "soft_lutpair1044";
  attribute SOFT_HLUTNM of \odata[4]_i_1__37\ : label is "soft_lutpair1043";
  attribute SOFT_HLUTNM of \odata[5]_i_1__37\ : label is "soft_lutpair1043";
  attribute SOFT_HLUTNM of \odata[6]_i_1__37\ : label is "soft_lutpair1042";
  attribute SOFT_HLUTNM of \odata[7]_i_1__37\ : label is "soft_lutpair1042";
  attribute SOFT_HLUTNM of \odata[8]_i_1__37\ : label is "soft_lutpair1041";
  attribute SOFT_HLUTNM of \odata[9]_i_1__37\ : label is "soft_lutpair1041";
begin
  Q(0) <= \^q\(0);
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(10),
      Q => \ireg_reg_n_1_[10]\,
      R => SR(0)
    );
\ireg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(11),
      Q => \ireg_reg_n_1_[11]\,
      R => SR(0)
    );
\ireg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(12),
      Q => \ireg_reg_n_1_[12]\,
      R => SR(0)
    );
\ireg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(13),
      Q => \ireg_reg_n_1_[13]\,
      R => SR(0)
    );
\ireg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(14),
      Q => \ireg_reg_n_1_[14]\,
      R => SR(0)
    );
\ireg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(15),
      Q => \ireg_reg_n_1_[15]\,
      R => SR(0)
    );
\ireg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(16),
      Q => \ireg_reg_n_1_[16]\,
      R => SR(0)
    );
\ireg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(17),
      Q => \ireg_reg_n_1_[17]\,
      R => SR(0)
    );
\ireg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(18),
      Q => \ireg_reg_n_1_[18]\,
      R => SR(0)
    );
\ireg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(19),
      Q => \ireg_reg_n_1_[19]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(20),
      Q => \ireg_reg_n_1_[20]\,
      R => SR(0)
    );
\ireg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(21),
      Q => \ireg_reg_n_1_[21]\,
      R => SR(0)
    );
\ireg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(22),
      Q => \ireg_reg_n_1_[22]\,
      R => SR(0)
    );
\ireg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(23),
      Q => \ireg_reg_n_1_[23]\,
      R => SR(0)
    );
\ireg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(24),
      Q => \ireg_reg_n_1_[24]\,
      R => SR(0)
    );
\ireg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(25),
      Q => \ireg_reg_n_1_[25]\,
      R => SR(0)
    );
\ireg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(26),
      Q => \ireg_reg_n_1_[26]\,
      R => SR(0)
    );
\ireg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(27),
      Q => \ireg_reg_n_1_[27]\,
      R => SR(0)
    );
\ireg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(28),
      Q => \ireg_reg_n_1_[28]\,
      R => SR(0)
    );
\ireg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(29),
      Q => \ireg_reg_n_1_[29]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(30),
      Q => \ireg_reg_n_1_[30]\,
      R => SR(0)
    );
\ireg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(31),
      Q => \ireg_reg_n_1_[31]\,
      R => SR(0)
    );
\ireg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(32),
      Q => \^q\(0),
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(4),
      Q => \ireg_reg_n_1_[4]\,
      R => SR(0)
    );
\ireg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(5),
      Q => \ireg_reg_n_1_[5]\,
      R => SR(0)
    );
\ireg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(6),
      Q => \ireg_reg_n_1_[6]\,
      R => SR(0)
    );
\ireg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(7),
      Q => \ireg_reg_n_1_[7]\,
      R => SR(0)
    );
\ireg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(8),
      Q => \ireg_reg_n_1_[8]\,
      R => SR(0)
    );
\ireg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(9),
      Q => \ireg_reg_n_1_[9]\,
      R => SR(0)
    );
\odata[0]_i_1__69\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \ireg_reg[32]_0\(0),
      I2 => \^q\(0),
      O => D(0)
    );
\odata[10]_i_1__37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[10]\,
      I1 => \ireg_reg[32]_0\(10),
      I2 => \^q\(0),
      O => D(10)
    );
\odata[11]_i_1__37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[11]\,
      I1 => \ireg_reg[32]_0\(11),
      I2 => \^q\(0),
      O => D(11)
    );
\odata[12]_i_1__37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[12]\,
      I1 => \ireg_reg[32]_0\(12),
      I2 => \^q\(0),
      O => D(12)
    );
\odata[13]_i_1__37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[13]\,
      I1 => \ireg_reg[32]_0\(13),
      I2 => \^q\(0),
      O => D(13)
    );
\odata[14]_i_1__37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[14]\,
      I1 => \ireg_reg[32]_0\(14),
      I2 => \^q\(0),
      O => D(14)
    );
\odata[15]_i_1__37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[15]\,
      I1 => \ireg_reg[32]_0\(15),
      I2 => \^q\(0),
      O => D(15)
    );
\odata[16]_i_1__37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[16]\,
      I1 => \ireg_reg[32]_0\(16),
      I2 => \^q\(0),
      O => D(16)
    );
\odata[17]_i_1__37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[17]\,
      I1 => \ireg_reg[32]_0\(17),
      I2 => \^q\(0),
      O => D(17)
    );
\odata[18]_i_1__37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[18]\,
      I1 => \ireg_reg[32]_0\(18),
      I2 => \^q\(0),
      O => D(18)
    );
\odata[19]_i_1__37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[19]\,
      I1 => \ireg_reg[32]_0\(19),
      I2 => \^q\(0),
      O => D(19)
    );
\odata[1]_i_1__69\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \ireg_reg[32]_0\(1),
      I2 => \^q\(0),
      O => D(1)
    );
\odata[20]_i_1__37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[20]\,
      I1 => \ireg_reg[32]_0\(20),
      I2 => \^q\(0),
      O => D(20)
    );
\odata[21]_i_1__37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[21]\,
      I1 => \ireg_reg[32]_0\(21),
      I2 => \^q\(0),
      O => D(21)
    );
\odata[22]_i_1__37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[22]\,
      I1 => \ireg_reg[32]_0\(22),
      I2 => \^q\(0),
      O => D(22)
    );
\odata[23]_i_1__37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[23]\,
      I1 => \ireg_reg[32]_0\(23),
      I2 => \^q\(0),
      O => D(23)
    );
\odata[24]_i_1__37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[24]\,
      I1 => \ireg_reg[32]_0\(24),
      I2 => \^q\(0),
      O => D(24)
    );
\odata[25]_i_1__37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[25]\,
      I1 => \ireg_reg[32]_0\(25),
      I2 => \^q\(0),
      O => D(25)
    );
\odata[26]_i_1__37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[26]\,
      I1 => \ireg_reg[32]_0\(26),
      I2 => \^q\(0),
      O => D(26)
    );
\odata[27]_i_1__37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[27]\,
      I1 => \ireg_reg[32]_0\(27),
      I2 => \^q\(0),
      O => D(27)
    );
\odata[28]_i_1__37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[28]\,
      I1 => \ireg_reg[32]_0\(28),
      I2 => \^q\(0),
      O => D(28)
    );
\odata[29]_i_1__37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[29]\,
      I1 => \ireg_reg[32]_0\(29),
      I2 => \^q\(0),
      O => D(29)
    );
\odata[2]_i_1__69\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \ireg_reg[32]_0\(2),
      I2 => \^q\(0),
      O => D(2)
    );
\odata[30]_i_1__37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[30]\,
      I1 => \ireg_reg[32]_0\(30),
      I2 => \^q\(0),
      O => D(30)
    );
\odata[31]_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[31]\,
      I1 => \ireg_reg[32]_0\(31),
      I2 => \^q\(0),
      O => D(31)
    );
\odata[3]_i_1__69\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => \ireg_reg[32]_0\(3),
      I2 => \^q\(0),
      O => D(3)
    );
\odata[4]_i_1__37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[4]\,
      I1 => \ireg_reg[32]_0\(4),
      I2 => \^q\(0),
      O => D(4)
    );
\odata[5]_i_1__37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[5]\,
      I1 => \ireg_reg[32]_0\(5),
      I2 => \^q\(0),
      O => D(5)
    );
\odata[6]_i_1__37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[6]\,
      I1 => \ireg_reg[32]_0\(6),
      I2 => \^q\(0),
      O => D(6)
    );
\odata[7]_i_1__37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[7]\,
      I1 => \ireg_reg[32]_0\(7),
      I2 => \^q\(0),
      O => D(7)
    );
\odata[8]_i_1__37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[8]\,
      I1 => \ireg_reg[32]_0\(8),
      I2 => \^q\(0),
      O => D(8)
    );
\odata[9]_i_1__37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[9]\,
      I1 => \ireg_reg[32]_0\(9),
      I2 => \^q\(0),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_ibuf_299 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[32]_0\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_ibuf_299 : entity is "ibuf";
end vector_add_1_mult_constant_0_0_ibuf_299;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_ibuf_299 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[10]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[11]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[12]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[13]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[14]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[15]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[16]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[17]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[18]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[19]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[20]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[21]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[22]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[23]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[24]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[25]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[26]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[27]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[28]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[29]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[30]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[31]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[4]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[5]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[6]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[7]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[8]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[9]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[0]_i_1__68\ : label is "soft_lutpair1018";
  attribute SOFT_HLUTNM of \odata[10]_i_1__36\ : label is "soft_lutpair1013";
  attribute SOFT_HLUTNM of \odata[11]_i_1__36\ : label is "soft_lutpair1013";
  attribute SOFT_HLUTNM of \odata[12]_i_1__36\ : label is "soft_lutpair1012";
  attribute SOFT_HLUTNM of \odata[13]_i_1__36\ : label is "soft_lutpair1012";
  attribute SOFT_HLUTNM of \odata[14]_i_1__36\ : label is "soft_lutpair1011";
  attribute SOFT_HLUTNM of \odata[15]_i_1__36\ : label is "soft_lutpair1011";
  attribute SOFT_HLUTNM of \odata[16]_i_1__36\ : label is "soft_lutpair1010";
  attribute SOFT_HLUTNM of \odata[17]_i_1__36\ : label is "soft_lutpair1010";
  attribute SOFT_HLUTNM of \odata[18]_i_1__36\ : label is "soft_lutpair1009";
  attribute SOFT_HLUTNM of \odata[19]_i_1__36\ : label is "soft_lutpair1009";
  attribute SOFT_HLUTNM of \odata[1]_i_1__68\ : label is "soft_lutpair1018";
  attribute SOFT_HLUTNM of \odata[20]_i_1__36\ : label is "soft_lutpair1008";
  attribute SOFT_HLUTNM of \odata[21]_i_1__36\ : label is "soft_lutpair1008";
  attribute SOFT_HLUTNM of \odata[22]_i_1__36\ : label is "soft_lutpair1007";
  attribute SOFT_HLUTNM of \odata[23]_i_1__36\ : label is "soft_lutpair1007";
  attribute SOFT_HLUTNM of \odata[24]_i_1__36\ : label is "soft_lutpair1006";
  attribute SOFT_HLUTNM of \odata[25]_i_1__36\ : label is "soft_lutpair1006";
  attribute SOFT_HLUTNM of \odata[26]_i_1__36\ : label is "soft_lutpair1005";
  attribute SOFT_HLUTNM of \odata[27]_i_1__36\ : label is "soft_lutpair1005";
  attribute SOFT_HLUTNM of \odata[28]_i_1__36\ : label is "soft_lutpair1004";
  attribute SOFT_HLUTNM of \odata[29]_i_1__36\ : label is "soft_lutpair1004";
  attribute SOFT_HLUTNM of \odata[2]_i_1__68\ : label is "soft_lutpair1017";
  attribute SOFT_HLUTNM of \odata[30]_i_1__36\ : label is "soft_lutpair1003";
  attribute SOFT_HLUTNM of \odata[31]_i_2__3\ : label is "soft_lutpair1003";
  attribute SOFT_HLUTNM of \odata[3]_i_1__68\ : label is "soft_lutpair1017";
  attribute SOFT_HLUTNM of \odata[4]_i_1__36\ : label is "soft_lutpair1016";
  attribute SOFT_HLUTNM of \odata[5]_i_1__36\ : label is "soft_lutpair1016";
  attribute SOFT_HLUTNM of \odata[6]_i_1__36\ : label is "soft_lutpair1015";
  attribute SOFT_HLUTNM of \odata[7]_i_1__36\ : label is "soft_lutpair1015";
  attribute SOFT_HLUTNM of \odata[8]_i_1__36\ : label is "soft_lutpair1014";
  attribute SOFT_HLUTNM of \odata[9]_i_1__36\ : label is "soft_lutpair1014";
begin
  Q(0) <= \^q\(0);
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(10),
      Q => \ireg_reg_n_1_[10]\,
      R => SR(0)
    );
\ireg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(11),
      Q => \ireg_reg_n_1_[11]\,
      R => SR(0)
    );
\ireg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(12),
      Q => \ireg_reg_n_1_[12]\,
      R => SR(0)
    );
\ireg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(13),
      Q => \ireg_reg_n_1_[13]\,
      R => SR(0)
    );
\ireg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(14),
      Q => \ireg_reg_n_1_[14]\,
      R => SR(0)
    );
\ireg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(15),
      Q => \ireg_reg_n_1_[15]\,
      R => SR(0)
    );
\ireg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(16),
      Q => \ireg_reg_n_1_[16]\,
      R => SR(0)
    );
\ireg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(17),
      Q => \ireg_reg_n_1_[17]\,
      R => SR(0)
    );
\ireg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(18),
      Q => \ireg_reg_n_1_[18]\,
      R => SR(0)
    );
\ireg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(19),
      Q => \ireg_reg_n_1_[19]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(20),
      Q => \ireg_reg_n_1_[20]\,
      R => SR(0)
    );
\ireg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(21),
      Q => \ireg_reg_n_1_[21]\,
      R => SR(0)
    );
\ireg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(22),
      Q => \ireg_reg_n_1_[22]\,
      R => SR(0)
    );
\ireg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(23),
      Q => \ireg_reg_n_1_[23]\,
      R => SR(0)
    );
\ireg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(24),
      Q => \ireg_reg_n_1_[24]\,
      R => SR(0)
    );
\ireg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(25),
      Q => \ireg_reg_n_1_[25]\,
      R => SR(0)
    );
\ireg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(26),
      Q => \ireg_reg_n_1_[26]\,
      R => SR(0)
    );
\ireg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(27),
      Q => \ireg_reg_n_1_[27]\,
      R => SR(0)
    );
\ireg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(28),
      Q => \ireg_reg_n_1_[28]\,
      R => SR(0)
    );
\ireg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(29),
      Q => \ireg_reg_n_1_[29]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(30),
      Q => \ireg_reg_n_1_[30]\,
      R => SR(0)
    );
\ireg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(31),
      Q => \ireg_reg_n_1_[31]\,
      R => SR(0)
    );
\ireg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(32),
      Q => \^q\(0),
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(4),
      Q => \ireg_reg_n_1_[4]\,
      R => SR(0)
    );
\ireg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(5),
      Q => \ireg_reg_n_1_[5]\,
      R => SR(0)
    );
\ireg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(6),
      Q => \ireg_reg_n_1_[6]\,
      R => SR(0)
    );
\ireg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(7),
      Q => \ireg_reg_n_1_[7]\,
      R => SR(0)
    );
\ireg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(8),
      Q => \ireg_reg_n_1_[8]\,
      R => SR(0)
    );
\ireg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(9),
      Q => \ireg_reg_n_1_[9]\,
      R => SR(0)
    );
\odata[0]_i_1__68\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \ireg_reg[32]_0\(0),
      I2 => \^q\(0),
      O => D(0)
    );
\odata[10]_i_1__36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[10]\,
      I1 => \ireg_reg[32]_0\(10),
      I2 => \^q\(0),
      O => D(10)
    );
\odata[11]_i_1__36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[11]\,
      I1 => \ireg_reg[32]_0\(11),
      I2 => \^q\(0),
      O => D(11)
    );
\odata[12]_i_1__36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[12]\,
      I1 => \ireg_reg[32]_0\(12),
      I2 => \^q\(0),
      O => D(12)
    );
\odata[13]_i_1__36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[13]\,
      I1 => \ireg_reg[32]_0\(13),
      I2 => \^q\(0),
      O => D(13)
    );
\odata[14]_i_1__36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[14]\,
      I1 => \ireg_reg[32]_0\(14),
      I2 => \^q\(0),
      O => D(14)
    );
\odata[15]_i_1__36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[15]\,
      I1 => \ireg_reg[32]_0\(15),
      I2 => \^q\(0),
      O => D(15)
    );
\odata[16]_i_1__36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[16]\,
      I1 => \ireg_reg[32]_0\(16),
      I2 => \^q\(0),
      O => D(16)
    );
\odata[17]_i_1__36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[17]\,
      I1 => \ireg_reg[32]_0\(17),
      I2 => \^q\(0),
      O => D(17)
    );
\odata[18]_i_1__36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[18]\,
      I1 => \ireg_reg[32]_0\(18),
      I2 => \^q\(0),
      O => D(18)
    );
\odata[19]_i_1__36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[19]\,
      I1 => \ireg_reg[32]_0\(19),
      I2 => \^q\(0),
      O => D(19)
    );
\odata[1]_i_1__68\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \ireg_reg[32]_0\(1),
      I2 => \^q\(0),
      O => D(1)
    );
\odata[20]_i_1__36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[20]\,
      I1 => \ireg_reg[32]_0\(20),
      I2 => \^q\(0),
      O => D(20)
    );
\odata[21]_i_1__36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[21]\,
      I1 => \ireg_reg[32]_0\(21),
      I2 => \^q\(0),
      O => D(21)
    );
\odata[22]_i_1__36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[22]\,
      I1 => \ireg_reg[32]_0\(22),
      I2 => \^q\(0),
      O => D(22)
    );
\odata[23]_i_1__36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[23]\,
      I1 => \ireg_reg[32]_0\(23),
      I2 => \^q\(0),
      O => D(23)
    );
\odata[24]_i_1__36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[24]\,
      I1 => \ireg_reg[32]_0\(24),
      I2 => \^q\(0),
      O => D(24)
    );
\odata[25]_i_1__36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[25]\,
      I1 => \ireg_reg[32]_0\(25),
      I2 => \^q\(0),
      O => D(25)
    );
\odata[26]_i_1__36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[26]\,
      I1 => \ireg_reg[32]_0\(26),
      I2 => \^q\(0),
      O => D(26)
    );
\odata[27]_i_1__36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[27]\,
      I1 => \ireg_reg[32]_0\(27),
      I2 => \^q\(0),
      O => D(27)
    );
\odata[28]_i_1__36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[28]\,
      I1 => \ireg_reg[32]_0\(28),
      I2 => \^q\(0),
      O => D(28)
    );
\odata[29]_i_1__36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[29]\,
      I1 => \ireg_reg[32]_0\(29),
      I2 => \^q\(0),
      O => D(29)
    );
\odata[2]_i_1__68\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \ireg_reg[32]_0\(2),
      I2 => \^q\(0),
      O => D(2)
    );
\odata[30]_i_1__36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[30]\,
      I1 => \ireg_reg[32]_0\(30),
      I2 => \^q\(0),
      O => D(30)
    );
\odata[31]_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[31]\,
      I1 => \ireg_reg[32]_0\(31),
      I2 => \^q\(0),
      O => D(31)
    );
\odata[3]_i_1__68\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => \ireg_reg[32]_0\(3),
      I2 => \^q\(0),
      O => D(3)
    );
\odata[4]_i_1__36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[4]\,
      I1 => \ireg_reg[32]_0\(4),
      I2 => \^q\(0),
      O => D(4)
    );
\odata[5]_i_1__36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[5]\,
      I1 => \ireg_reg[32]_0\(5),
      I2 => \^q\(0),
      O => D(5)
    );
\odata[6]_i_1__36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[6]\,
      I1 => \ireg_reg[32]_0\(6),
      I2 => \^q\(0),
      O => D(6)
    );
\odata[7]_i_1__36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[7]\,
      I1 => \ireg_reg[32]_0\(7),
      I2 => \^q\(0),
      O => D(7)
    );
\odata[8]_i_1__36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[8]\,
      I1 => \ireg_reg[32]_0\(8),
      I2 => \^q\(0),
      O => D(8)
    );
\odata[9]_i_1__36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[9]\,
      I1 => \ireg_reg[32]_0\(9),
      I2 => \^q\(0),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_ibuf_313 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[32]_0\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_ibuf_313 : entity is "ibuf";
end vector_add_1_mult_constant_0_0_ibuf_313;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_ibuf_313 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[10]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[11]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[12]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[13]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[14]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[15]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[16]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[17]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[18]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[19]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[20]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[21]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[22]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[23]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[24]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[25]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[26]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[27]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[28]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[29]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[30]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[31]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[4]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[5]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[6]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[7]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[8]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[9]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[0]_i_1__67\ : label is "soft_lutpair991";
  attribute SOFT_HLUTNM of \odata[10]_i_1__35\ : label is "soft_lutpair986";
  attribute SOFT_HLUTNM of \odata[11]_i_1__35\ : label is "soft_lutpair986";
  attribute SOFT_HLUTNM of \odata[12]_i_1__35\ : label is "soft_lutpair985";
  attribute SOFT_HLUTNM of \odata[13]_i_1__35\ : label is "soft_lutpair985";
  attribute SOFT_HLUTNM of \odata[14]_i_1__35\ : label is "soft_lutpair984";
  attribute SOFT_HLUTNM of \odata[15]_i_1__35\ : label is "soft_lutpair984";
  attribute SOFT_HLUTNM of \odata[16]_i_1__35\ : label is "soft_lutpair983";
  attribute SOFT_HLUTNM of \odata[17]_i_1__35\ : label is "soft_lutpair983";
  attribute SOFT_HLUTNM of \odata[18]_i_1__35\ : label is "soft_lutpair982";
  attribute SOFT_HLUTNM of \odata[19]_i_1__35\ : label is "soft_lutpair982";
  attribute SOFT_HLUTNM of \odata[1]_i_1__67\ : label is "soft_lutpair991";
  attribute SOFT_HLUTNM of \odata[20]_i_1__35\ : label is "soft_lutpair981";
  attribute SOFT_HLUTNM of \odata[21]_i_1__35\ : label is "soft_lutpair981";
  attribute SOFT_HLUTNM of \odata[22]_i_1__35\ : label is "soft_lutpair980";
  attribute SOFT_HLUTNM of \odata[23]_i_1__35\ : label is "soft_lutpair980";
  attribute SOFT_HLUTNM of \odata[24]_i_1__35\ : label is "soft_lutpair979";
  attribute SOFT_HLUTNM of \odata[25]_i_1__35\ : label is "soft_lutpair979";
  attribute SOFT_HLUTNM of \odata[26]_i_1__35\ : label is "soft_lutpair978";
  attribute SOFT_HLUTNM of \odata[27]_i_1__35\ : label is "soft_lutpair978";
  attribute SOFT_HLUTNM of \odata[28]_i_1__35\ : label is "soft_lutpair977";
  attribute SOFT_HLUTNM of \odata[29]_i_1__35\ : label is "soft_lutpair977";
  attribute SOFT_HLUTNM of \odata[2]_i_1__67\ : label is "soft_lutpair990";
  attribute SOFT_HLUTNM of \odata[30]_i_1__35\ : label is "soft_lutpair976";
  attribute SOFT_HLUTNM of \odata[31]_i_2__2\ : label is "soft_lutpair976";
  attribute SOFT_HLUTNM of \odata[3]_i_1__67\ : label is "soft_lutpair990";
  attribute SOFT_HLUTNM of \odata[4]_i_1__35\ : label is "soft_lutpair989";
  attribute SOFT_HLUTNM of \odata[5]_i_1__35\ : label is "soft_lutpair989";
  attribute SOFT_HLUTNM of \odata[6]_i_1__35\ : label is "soft_lutpair988";
  attribute SOFT_HLUTNM of \odata[7]_i_1__35\ : label is "soft_lutpair988";
  attribute SOFT_HLUTNM of \odata[8]_i_1__35\ : label is "soft_lutpair987";
  attribute SOFT_HLUTNM of \odata[9]_i_1__35\ : label is "soft_lutpair987";
begin
  Q(0) <= \^q\(0);
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(10),
      Q => \ireg_reg_n_1_[10]\,
      R => SR(0)
    );
\ireg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(11),
      Q => \ireg_reg_n_1_[11]\,
      R => SR(0)
    );
\ireg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(12),
      Q => \ireg_reg_n_1_[12]\,
      R => SR(0)
    );
\ireg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(13),
      Q => \ireg_reg_n_1_[13]\,
      R => SR(0)
    );
\ireg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(14),
      Q => \ireg_reg_n_1_[14]\,
      R => SR(0)
    );
\ireg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(15),
      Q => \ireg_reg_n_1_[15]\,
      R => SR(0)
    );
\ireg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(16),
      Q => \ireg_reg_n_1_[16]\,
      R => SR(0)
    );
\ireg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(17),
      Q => \ireg_reg_n_1_[17]\,
      R => SR(0)
    );
\ireg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(18),
      Q => \ireg_reg_n_1_[18]\,
      R => SR(0)
    );
\ireg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(19),
      Q => \ireg_reg_n_1_[19]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(20),
      Q => \ireg_reg_n_1_[20]\,
      R => SR(0)
    );
\ireg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(21),
      Q => \ireg_reg_n_1_[21]\,
      R => SR(0)
    );
\ireg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(22),
      Q => \ireg_reg_n_1_[22]\,
      R => SR(0)
    );
\ireg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(23),
      Q => \ireg_reg_n_1_[23]\,
      R => SR(0)
    );
\ireg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(24),
      Q => \ireg_reg_n_1_[24]\,
      R => SR(0)
    );
\ireg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(25),
      Q => \ireg_reg_n_1_[25]\,
      R => SR(0)
    );
\ireg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(26),
      Q => \ireg_reg_n_1_[26]\,
      R => SR(0)
    );
\ireg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(27),
      Q => \ireg_reg_n_1_[27]\,
      R => SR(0)
    );
\ireg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(28),
      Q => \ireg_reg_n_1_[28]\,
      R => SR(0)
    );
\ireg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(29),
      Q => \ireg_reg_n_1_[29]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(30),
      Q => \ireg_reg_n_1_[30]\,
      R => SR(0)
    );
\ireg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(31),
      Q => \ireg_reg_n_1_[31]\,
      R => SR(0)
    );
\ireg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(32),
      Q => \^q\(0),
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(4),
      Q => \ireg_reg_n_1_[4]\,
      R => SR(0)
    );
\ireg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(5),
      Q => \ireg_reg_n_1_[5]\,
      R => SR(0)
    );
\ireg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(6),
      Q => \ireg_reg_n_1_[6]\,
      R => SR(0)
    );
\ireg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(7),
      Q => \ireg_reg_n_1_[7]\,
      R => SR(0)
    );
\ireg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(8),
      Q => \ireg_reg_n_1_[8]\,
      R => SR(0)
    );
\ireg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(9),
      Q => \ireg_reg_n_1_[9]\,
      R => SR(0)
    );
\odata[0]_i_1__67\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \ireg_reg[32]_0\(0),
      I2 => \^q\(0),
      O => D(0)
    );
\odata[10]_i_1__35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[10]\,
      I1 => \ireg_reg[32]_0\(10),
      I2 => \^q\(0),
      O => D(10)
    );
\odata[11]_i_1__35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[11]\,
      I1 => \ireg_reg[32]_0\(11),
      I2 => \^q\(0),
      O => D(11)
    );
\odata[12]_i_1__35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[12]\,
      I1 => \ireg_reg[32]_0\(12),
      I2 => \^q\(0),
      O => D(12)
    );
\odata[13]_i_1__35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[13]\,
      I1 => \ireg_reg[32]_0\(13),
      I2 => \^q\(0),
      O => D(13)
    );
\odata[14]_i_1__35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[14]\,
      I1 => \ireg_reg[32]_0\(14),
      I2 => \^q\(0),
      O => D(14)
    );
\odata[15]_i_1__35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[15]\,
      I1 => \ireg_reg[32]_0\(15),
      I2 => \^q\(0),
      O => D(15)
    );
\odata[16]_i_1__35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[16]\,
      I1 => \ireg_reg[32]_0\(16),
      I2 => \^q\(0),
      O => D(16)
    );
\odata[17]_i_1__35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[17]\,
      I1 => \ireg_reg[32]_0\(17),
      I2 => \^q\(0),
      O => D(17)
    );
\odata[18]_i_1__35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[18]\,
      I1 => \ireg_reg[32]_0\(18),
      I2 => \^q\(0),
      O => D(18)
    );
\odata[19]_i_1__35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[19]\,
      I1 => \ireg_reg[32]_0\(19),
      I2 => \^q\(0),
      O => D(19)
    );
\odata[1]_i_1__67\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \ireg_reg[32]_0\(1),
      I2 => \^q\(0),
      O => D(1)
    );
\odata[20]_i_1__35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[20]\,
      I1 => \ireg_reg[32]_0\(20),
      I2 => \^q\(0),
      O => D(20)
    );
\odata[21]_i_1__35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[21]\,
      I1 => \ireg_reg[32]_0\(21),
      I2 => \^q\(0),
      O => D(21)
    );
\odata[22]_i_1__35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[22]\,
      I1 => \ireg_reg[32]_0\(22),
      I2 => \^q\(0),
      O => D(22)
    );
\odata[23]_i_1__35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[23]\,
      I1 => \ireg_reg[32]_0\(23),
      I2 => \^q\(0),
      O => D(23)
    );
\odata[24]_i_1__35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[24]\,
      I1 => \ireg_reg[32]_0\(24),
      I2 => \^q\(0),
      O => D(24)
    );
\odata[25]_i_1__35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[25]\,
      I1 => \ireg_reg[32]_0\(25),
      I2 => \^q\(0),
      O => D(25)
    );
\odata[26]_i_1__35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[26]\,
      I1 => \ireg_reg[32]_0\(26),
      I2 => \^q\(0),
      O => D(26)
    );
\odata[27]_i_1__35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[27]\,
      I1 => \ireg_reg[32]_0\(27),
      I2 => \^q\(0),
      O => D(27)
    );
\odata[28]_i_1__35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[28]\,
      I1 => \ireg_reg[32]_0\(28),
      I2 => \^q\(0),
      O => D(28)
    );
\odata[29]_i_1__35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[29]\,
      I1 => \ireg_reg[32]_0\(29),
      I2 => \^q\(0),
      O => D(29)
    );
\odata[2]_i_1__67\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \ireg_reg[32]_0\(2),
      I2 => \^q\(0),
      O => D(2)
    );
\odata[30]_i_1__35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[30]\,
      I1 => \ireg_reg[32]_0\(30),
      I2 => \^q\(0),
      O => D(30)
    );
\odata[31]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[31]\,
      I1 => \ireg_reg[32]_0\(31),
      I2 => \^q\(0),
      O => D(31)
    );
\odata[3]_i_1__67\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => \ireg_reg[32]_0\(3),
      I2 => \^q\(0),
      O => D(3)
    );
\odata[4]_i_1__35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[4]\,
      I1 => \ireg_reg[32]_0\(4),
      I2 => \^q\(0),
      O => D(4)
    );
\odata[5]_i_1__35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[5]\,
      I1 => \ireg_reg[32]_0\(5),
      I2 => \^q\(0),
      O => D(5)
    );
\odata[6]_i_1__35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[6]\,
      I1 => \ireg_reg[32]_0\(6),
      I2 => \^q\(0),
      O => D(6)
    );
\odata[7]_i_1__35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[7]\,
      I1 => \ireg_reg[32]_0\(7),
      I2 => \^q\(0),
      O => D(7)
    );
\odata[8]_i_1__35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[8]\,
      I1 => \ireg_reg[32]_0\(8),
      I2 => \^q\(0),
      O => D(8)
    );
\odata[9]_i_1__35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[9]\,
      I1 => \ireg_reg[32]_0\(9),
      I2 => \^q\(0),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_ibuf_327 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[32]_0\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_ibuf_327 : entity is "ibuf";
end vector_add_1_mult_constant_0_0_ibuf_327;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_ibuf_327 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[10]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[11]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[12]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[13]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[14]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[15]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[16]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[17]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[18]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[19]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[20]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[21]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[22]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[23]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[24]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[25]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[26]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[27]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[28]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[29]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[30]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[31]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[4]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[5]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[6]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[7]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[8]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[9]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[0]_i_1__66\ : label is "soft_lutpair964";
  attribute SOFT_HLUTNM of \odata[10]_i_1__34\ : label is "soft_lutpair959";
  attribute SOFT_HLUTNM of \odata[11]_i_1__34\ : label is "soft_lutpair959";
  attribute SOFT_HLUTNM of \odata[12]_i_1__34\ : label is "soft_lutpair958";
  attribute SOFT_HLUTNM of \odata[13]_i_1__34\ : label is "soft_lutpair958";
  attribute SOFT_HLUTNM of \odata[14]_i_1__34\ : label is "soft_lutpair957";
  attribute SOFT_HLUTNM of \odata[15]_i_1__34\ : label is "soft_lutpair957";
  attribute SOFT_HLUTNM of \odata[16]_i_1__34\ : label is "soft_lutpair956";
  attribute SOFT_HLUTNM of \odata[17]_i_1__34\ : label is "soft_lutpair956";
  attribute SOFT_HLUTNM of \odata[18]_i_1__34\ : label is "soft_lutpair955";
  attribute SOFT_HLUTNM of \odata[19]_i_1__34\ : label is "soft_lutpair955";
  attribute SOFT_HLUTNM of \odata[1]_i_1__66\ : label is "soft_lutpair964";
  attribute SOFT_HLUTNM of \odata[20]_i_1__34\ : label is "soft_lutpair954";
  attribute SOFT_HLUTNM of \odata[21]_i_1__34\ : label is "soft_lutpair954";
  attribute SOFT_HLUTNM of \odata[22]_i_1__34\ : label is "soft_lutpair953";
  attribute SOFT_HLUTNM of \odata[23]_i_1__34\ : label is "soft_lutpair953";
  attribute SOFT_HLUTNM of \odata[24]_i_1__34\ : label is "soft_lutpair952";
  attribute SOFT_HLUTNM of \odata[25]_i_1__34\ : label is "soft_lutpair952";
  attribute SOFT_HLUTNM of \odata[26]_i_1__34\ : label is "soft_lutpair951";
  attribute SOFT_HLUTNM of \odata[27]_i_1__34\ : label is "soft_lutpair951";
  attribute SOFT_HLUTNM of \odata[28]_i_1__34\ : label is "soft_lutpair950";
  attribute SOFT_HLUTNM of \odata[29]_i_1__34\ : label is "soft_lutpair950";
  attribute SOFT_HLUTNM of \odata[2]_i_1__66\ : label is "soft_lutpair963";
  attribute SOFT_HLUTNM of \odata[30]_i_1__34\ : label is "soft_lutpair949";
  attribute SOFT_HLUTNM of \odata[31]_i_2__1\ : label is "soft_lutpair949";
  attribute SOFT_HLUTNM of \odata[3]_i_1__66\ : label is "soft_lutpair963";
  attribute SOFT_HLUTNM of \odata[4]_i_1__34\ : label is "soft_lutpair962";
  attribute SOFT_HLUTNM of \odata[5]_i_1__34\ : label is "soft_lutpair962";
  attribute SOFT_HLUTNM of \odata[6]_i_1__34\ : label is "soft_lutpair961";
  attribute SOFT_HLUTNM of \odata[7]_i_1__34\ : label is "soft_lutpair961";
  attribute SOFT_HLUTNM of \odata[8]_i_1__34\ : label is "soft_lutpair960";
  attribute SOFT_HLUTNM of \odata[9]_i_1__34\ : label is "soft_lutpair960";
begin
  Q(0) <= \^q\(0);
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(10),
      Q => \ireg_reg_n_1_[10]\,
      R => SR(0)
    );
\ireg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(11),
      Q => \ireg_reg_n_1_[11]\,
      R => SR(0)
    );
\ireg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(12),
      Q => \ireg_reg_n_1_[12]\,
      R => SR(0)
    );
\ireg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(13),
      Q => \ireg_reg_n_1_[13]\,
      R => SR(0)
    );
\ireg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(14),
      Q => \ireg_reg_n_1_[14]\,
      R => SR(0)
    );
\ireg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(15),
      Q => \ireg_reg_n_1_[15]\,
      R => SR(0)
    );
\ireg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(16),
      Q => \ireg_reg_n_1_[16]\,
      R => SR(0)
    );
\ireg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(17),
      Q => \ireg_reg_n_1_[17]\,
      R => SR(0)
    );
\ireg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(18),
      Q => \ireg_reg_n_1_[18]\,
      R => SR(0)
    );
\ireg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(19),
      Q => \ireg_reg_n_1_[19]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(20),
      Q => \ireg_reg_n_1_[20]\,
      R => SR(0)
    );
\ireg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(21),
      Q => \ireg_reg_n_1_[21]\,
      R => SR(0)
    );
\ireg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(22),
      Q => \ireg_reg_n_1_[22]\,
      R => SR(0)
    );
\ireg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(23),
      Q => \ireg_reg_n_1_[23]\,
      R => SR(0)
    );
\ireg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(24),
      Q => \ireg_reg_n_1_[24]\,
      R => SR(0)
    );
\ireg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(25),
      Q => \ireg_reg_n_1_[25]\,
      R => SR(0)
    );
\ireg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(26),
      Q => \ireg_reg_n_1_[26]\,
      R => SR(0)
    );
\ireg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(27),
      Q => \ireg_reg_n_1_[27]\,
      R => SR(0)
    );
\ireg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(28),
      Q => \ireg_reg_n_1_[28]\,
      R => SR(0)
    );
\ireg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(29),
      Q => \ireg_reg_n_1_[29]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(30),
      Q => \ireg_reg_n_1_[30]\,
      R => SR(0)
    );
\ireg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(31),
      Q => \ireg_reg_n_1_[31]\,
      R => SR(0)
    );
\ireg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(32),
      Q => \^q\(0),
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(4),
      Q => \ireg_reg_n_1_[4]\,
      R => SR(0)
    );
\ireg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(5),
      Q => \ireg_reg_n_1_[5]\,
      R => SR(0)
    );
\ireg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(6),
      Q => \ireg_reg_n_1_[6]\,
      R => SR(0)
    );
\ireg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(7),
      Q => \ireg_reg_n_1_[7]\,
      R => SR(0)
    );
\ireg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(8),
      Q => \ireg_reg_n_1_[8]\,
      R => SR(0)
    );
\ireg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(9),
      Q => \ireg_reg_n_1_[9]\,
      R => SR(0)
    );
\odata[0]_i_1__66\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \ireg_reg[32]_0\(0),
      I2 => \^q\(0),
      O => D(0)
    );
\odata[10]_i_1__34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[10]\,
      I1 => \ireg_reg[32]_0\(10),
      I2 => \^q\(0),
      O => D(10)
    );
\odata[11]_i_1__34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[11]\,
      I1 => \ireg_reg[32]_0\(11),
      I2 => \^q\(0),
      O => D(11)
    );
\odata[12]_i_1__34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[12]\,
      I1 => \ireg_reg[32]_0\(12),
      I2 => \^q\(0),
      O => D(12)
    );
\odata[13]_i_1__34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[13]\,
      I1 => \ireg_reg[32]_0\(13),
      I2 => \^q\(0),
      O => D(13)
    );
\odata[14]_i_1__34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[14]\,
      I1 => \ireg_reg[32]_0\(14),
      I2 => \^q\(0),
      O => D(14)
    );
\odata[15]_i_1__34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[15]\,
      I1 => \ireg_reg[32]_0\(15),
      I2 => \^q\(0),
      O => D(15)
    );
\odata[16]_i_1__34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[16]\,
      I1 => \ireg_reg[32]_0\(16),
      I2 => \^q\(0),
      O => D(16)
    );
\odata[17]_i_1__34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[17]\,
      I1 => \ireg_reg[32]_0\(17),
      I2 => \^q\(0),
      O => D(17)
    );
\odata[18]_i_1__34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[18]\,
      I1 => \ireg_reg[32]_0\(18),
      I2 => \^q\(0),
      O => D(18)
    );
\odata[19]_i_1__34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[19]\,
      I1 => \ireg_reg[32]_0\(19),
      I2 => \^q\(0),
      O => D(19)
    );
\odata[1]_i_1__66\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \ireg_reg[32]_0\(1),
      I2 => \^q\(0),
      O => D(1)
    );
\odata[20]_i_1__34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[20]\,
      I1 => \ireg_reg[32]_0\(20),
      I2 => \^q\(0),
      O => D(20)
    );
\odata[21]_i_1__34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[21]\,
      I1 => \ireg_reg[32]_0\(21),
      I2 => \^q\(0),
      O => D(21)
    );
\odata[22]_i_1__34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[22]\,
      I1 => \ireg_reg[32]_0\(22),
      I2 => \^q\(0),
      O => D(22)
    );
\odata[23]_i_1__34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[23]\,
      I1 => \ireg_reg[32]_0\(23),
      I2 => \^q\(0),
      O => D(23)
    );
\odata[24]_i_1__34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[24]\,
      I1 => \ireg_reg[32]_0\(24),
      I2 => \^q\(0),
      O => D(24)
    );
\odata[25]_i_1__34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[25]\,
      I1 => \ireg_reg[32]_0\(25),
      I2 => \^q\(0),
      O => D(25)
    );
\odata[26]_i_1__34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[26]\,
      I1 => \ireg_reg[32]_0\(26),
      I2 => \^q\(0),
      O => D(26)
    );
\odata[27]_i_1__34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[27]\,
      I1 => \ireg_reg[32]_0\(27),
      I2 => \^q\(0),
      O => D(27)
    );
\odata[28]_i_1__34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[28]\,
      I1 => \ireg_reg[32]_0\(28),
      I2 => \^q\(0),
      O => D(28)
    );
\odata[29]_i_1__34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[29]\,
      I1 => \ireg_reg[32]_0\(29),
      I2 => \^q\(0),
      O => D(29)
    );
\odata[2]_i_1__66\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \ireg_reg[32]_0\(2),
      I2 => \^q\(0),
      O => D(2)
    );
\odata[30]_i_1__34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[30]\,
      I1 => \ireg_reg[32]_0\(30),
      I2 => \^q\(0),
      O => D(30)
    );
\odata[31]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[31]\,
      I1 => \ireg_reg[32]_0\(31),
      I2 => \^q\(0),
      O => D(31)
    );
\odata[3]_i_1__66\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => \ireg_reg[32]_0\(3),
      I2 => \^q\(0),
      O => D(3)
    );
\odata[4]_i_1__34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[4]\,
      I1 => \ireg_reg[32]_0\(4),
      I2 => \^q\(0),
      O => D(4)
    );
\odata[5]_i_1__34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[5]\,
      I1 => \ireg_reg[32]_0\(5),
      I2 => \^q\(0),
      O => D(5)
    );
\odata[6]_i_1__34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[6]\,
      I1 => \ireg_reg[32]_0\(6),
      I2 => \^q\(0),
      O => D(6)
    );
\odata[7]_i_1__34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[7]\,
      I1 => \ireg_reg[32]_0\(7),
      I2 => \^q\(0),
      O => D(7)
    );
\odata[8]_i_1__34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[8]\,
      I1 => \ireg_reg[32]_0\(8),
      I2 => \^q\(0),
      O => D(8)
    );
\odata[9]_i_1__34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[9]\,
      I1 => \ireg_reg[32]_0\(9),
      I2 => \^q\(0),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_ibuf_341 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[32]_0\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_ibuf_341 : entity is "ibuf";
end vector_add_1_mult_constant_0_0_ibuf_341;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_ibuf_341 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[10]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[11]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[12]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[13]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[14]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[15]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[16]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[17]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[18]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[19]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[20]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[21]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[22]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[23]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[24]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[25]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[26]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[27]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[28]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[29]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[30]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[31]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[4]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[5]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[6]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[7]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[8]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[9]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[0]_i_1__65\ : label is "soft_lutpair937";
  attribute SOFT_HLUTNM of \odata[10]_i_1__33\ : label is "soft_lutpair932";
  attribute SOFT_HLUTNM of \odata[11]_i_1__33\ : label is "soft_lutpair932";
  attribute SOFT_HLUTNM of \odata[12]_i_1__33\ : label is "soft_lutpair931";
  attribute SOFT_HLUTNM of \odata[13]_i_1__33\ : label is "soft_lutpair931";
  attribute SOFT_HLUTNM of \odata[14]_i_1__33\ : label is "soft_lutpair930";
  attribute SOFT_HLUTNM of \odata[15]_i_1__33\ : label is "soft_lutpair930";
  attribute SOFT_HLUTNM of \odata[16]_i_1__33\ : label is "soft_lutpair929";
  attribute SOFT_HLUTNM of \odata[17]_i_1__33\ : label is "soft_lutpair929";
  attribute SOFT_HLUTNM of \odata[18]_i_1__33\ : label is "soft_lutpair928";
  attribute SOFT_HLUTNM of \odata[19]_i_1__33\ : label is "soft_lutpair928";
  attribute SOFT_HLUTNM of \odata[1]_i_1__65\ : label is "soft_lutpair937";
  attribute SOFT_HLUTNM of \odata[20]_i_1__33\ : label is "soft_lutpair927";
  attribute SOFT_HLUTNM of \odata[21]_i_1__33\ : label is "soft_lutpair927";
  attribute SOFT_HLUTNM of \odata[22]_i_1__33\ : label is "soft_lutpair926";
  attribute SOFT_HLUTNM of \odata[23]_i_1__33\ : label is "soft_lutpair926";
  attribute SOFT_HLUTNM of \odata[24]_i_1__33\ : label is "soft_lutpair925";
  attribute SOFT_HLUTNM of \odata[25]_i_1__33\ : label is "soft_lutpair925";
  attribute SOFT_HLUTNM of \odata[26]_i_1__33\ : label is "soft_lutpair924";
  attribute SOFT_HLUTNM of \odata[27]_i_1__33\ : label is "soft_lutpair924";
  attribute SOFT_HLUTNM of \odata[28]_i_1__33\ : label is "soft_lutpair923";
  attribute SOFT_HLUTNM of \odata[29]_i_1__33\ : label is "soft_lutpair923";
  attribute SOFT_HLUTNM of \odata[2]_i_1__65\ : label is "soft_lutpair936";
  attribute SOFT_HLUTNM of \odata[30]_i_1__33\ : label is "soft_lutpair922";
  attribute SOFT_HLUTNM of \odata[31]_i_2__0\ : label is "soft_lutpair922";
  attribute SOFT_HLUTNM of \odata[3]_i_1__65\ : label is "soft_lutpair936";
  attribute SOFT_HLUTNM of \odata[4]_i_1__33\ : label is "soft_lutpair935";
  attribute SOFT_HLUTNM of \odata[5]_i_1__33\ : label is "soft_lutpair935";
  attribute SOFT_HLUTNM of \odata[6]_i_1__33\ : label is "soft_lutpair934";
  attribute SOFT_HLUTNM of \odata[7]_i_1__33\ : label is "soft_lutpair934";
  attribute SOFT_HLUTNM of \odata[8]_i_1__33\ : label is "soft_lutpair933";
  attribute SOFT_HLUTNM of \odata[9]_i_1__33\ : label is "soft_lutpair933";
begin
  Q(0) <= \^q\(0);
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(10),
      Q => \ireg_reg_n_1_[10]\,
      R => SR(0)
    );
\ireg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(11),
      Q => \ireg_reg_n_1_[11]\,
      R => SR(0)
    );
\ireg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(12),
      Q => \ireg_reg_n_1_[12]\,
      R => SR(0)
    );
\ireg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(13),
      Q => \ireg_reg_n_1_[13]\,
      R => SR(0)
    );
\ireg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(14),
      Q => \ireg_reg_n_1_[14]\,
      R => SR(0)
    );
\ireg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(15),
      Q => \ireg_reg_n_1_[15]\,
      R => SR(0)
    );
\ireg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(16),
      Q => \ireg_reg_n_1_[16]\,
      R => SR(0)
    );
\ireg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(17),
      Q => \ireg_reg_n_1_[17]\,
      R => SR(0)
    );
\ireg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(18),
      Q => \ireg_reg_n_1_[18]\,
      R => SR(0)
    );
\ireg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(19),
      Q => \ireg_reg_n_1_[19]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(20),
      Q => \ireg_reg_n_1_[20]\,
      R => SR(0)
    );
\ireg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(21),
      Q => \ireg_reg_n_1_[21]\,
      R => SR(0)
    );
\ireg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(22),
      Q => \ireg_reg_n_1_[22]\,
      R => SR(0)
    );
\ireg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(23),
      Q => \ireg_reg_n_1_[23]\,
      R => SR(0)
    );
\ireg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(24),
      Q => \ireg_reg_n_1_[24]\,
      R => SR(0)
    );
\ireg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(25),
      Q => \ireg_reg_n_1_[25]\,
      R => SR(0)
    );
\ireg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(26),
      Q => \ireg_reg_n_1_[26]\,
      R => SR(0)
    );
\ireg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(27),
      Q => \ireg_reg_n_1_[27]\,
      R => SR(0)
    );
\ireg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(28),
      Q => \ireg_reg_n_1_[28]\,
      R => SR(0)
    );
\ireg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(29),
      Q => \ireg_reg_n_1_[29]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(30),
      Q => \ireg_reg_n_1_[30]\,
      R => SR(0)
    );
\ireg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(31),
      Q => \ireg_reg_n_1_[31]\,
      R => SR(0)
    );
\ireg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(32),
      Q => \^q\(0),
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(4),
      Q => \ireg_reg_n_1_[4]\,
      R => SR(0)
    );
\ireg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(5),
      Q => \ireg_reg_n_1_[5]\,
      R => SR(0)
    );
\ireg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(6),
      Q => \ireg_reg_n_1_[6]\,
      R => SR(0)
    );
\ireg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(7),
      Q => \ireg_reg_n_1_[7]\,
      R => SR(0)
    );
\ireg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(8),
      Q => \ireg_reg_n_1_[8]\,
      R => SR(0)
    );
\ireg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(9),
      Q => \ireg_reg_n_1_[9]\,
      R => SR(0)
    );
\odata[0]_i_1__65\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \ireg_reg[32]_0\(0),
      I2 => \^q\(0),
      O => D(0)
    );
\odata[10]_i_1__33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[10]\,
      I1 => \ireg_reg[32]_0\(10),
      I2 => \^q\(0),
      O => D(10)
    );
\odata[11]_i_1__33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[11]\,
      I1 => \ireg_reg[32]_0\(11),
      I2 => \^q\(0),
      O => D(11)
    );
\odata[12]_i_1__33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[12]\,
      I1 => \ireg_reg[32]_0\(12),
      I2 => \^q\(0),
      O => D(12)
    );
\odata[13]_i_1__33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[13]\,
      I1 => \ireg_reg[32]_0\(13),
      I2 => \^q\(0),
      O => D(13)
    );
\odata[14]_i_1__33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[14]\,
      I1 => \ireg_reg[32]_0\(14),
      I2 => \^q\(0),
      O => D(14)
    );
\odata[15]_i_1__33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[15]\,
      I1 => \ireg_reg[32]_0\(15),
      I2 => \^q\(0),
      O => D(15)
    );
\odata[16]_i_1__33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[16]\,
      I1 => \ireg_reg[32]_0\(16),
      I2 => \^q\(0),
      O => D(16)
    );
\odata[17]_i_1__33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[17]\,
      I1 => \ireg_reg[32]_0\(17),
      I2 => \^q\(0),
      O => D(17)
    );
\odata[18]_i_1__33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[18]\,
      I1 => \ireg_reg[32]_0\(18),
      I2 => \^q\(0),
      O => D(18)
    );
\odata[19]_i_1__33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[19]\,
      I1 => \ireg_reg[32]_0\(19),
      I2 => \^q\(0),
      O => D(19)
    );
\odata[1]_i_1__65\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \ireg_reg[32]_0\(1),
      I2 => \^q\(0),
      O => D(1)
    );
\odata[20]_i_1__33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[20]\,
      I1 => \ireg_reg[32]_0\(20),
      I2 => \^q\(0),
      O => D(20)
    );
\odata[21]_i_1__33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[21]\,
      I1 => \ireg_reg[32]_0\(21),
      I2 => \^q\(0),
      O => D(21)
    );
\odata[22]_i_1__33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[22]\,
      I1 => \ireg_reg[32]_0\(22),
      I2 => \^q\(0),
      O => D(22)
    );
\odata[23]_i_1__33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[23]\,
      I1 => \ireg_reg[32]_0\(23),
      I2 => \^q\(0),
      O => D(23)
    );
\odata[24]_i_1__33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[24]\,
      I1 => \ireg_reg[32]_0\(24),
      I2 => \^q\(0),
      O => D(24)
    );
\odata[25]_i_1__33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[25]\,
      I1 => \ireg_reg[32]_0\(25),
      I2 => \^q\(0),
      O => D(25)
    );
\odata[26]_i_1__33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[26]\,
      I1 => \ireg_reg[32]_0\(26),
      I2 => \^q\(0),
      O => D(26)
    );
\odata[27]_i_1__33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[27]\,
      I1 => \ireg_reg[32]_0\(27),
      I2 => \^q\(0),
      O => D(27)
    );
\odata[28]_i_1__33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[28]\,
      I1 => \ireg_reg[32]_0\(28),
      I2 => \^q\(0),
      O => D(28)
    );
\odata[29]_i_1__33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[29]\,
      I1 => \ireg_reg[32]_0\(29),
      I2 => \^q\(0),
      O => D(29)
    );
\odata[2]_i_1__65\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \ireg_reg[32]_0\(2),
      I2 => \^q\(0),
      O => D(2)
    );
\odata[30]_i_1__33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[30]\,
      I1 => \ireg_reg[32]_0\(30),
      I2 => \^q\(0),
      O => D(30)
    );
\odata[31]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[31]\,
      I1 => \ireg_reg[32]_0\(31),
      I2 => \^q\(0),
      O => D(31)
    );
\odata[3]_i_1__65\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => \ireg_reg[32]_0\(3),
      I2 => \^q\(0),
      O => D(3)
    );
\odata[4]_i_1__33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[4]\,
      I1 => \ireg_reg[32]_0\(4),
      I2 => \^q\(0),
      O => D(4)
    );
\odata[5]_i_1__33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[5]\,
      I1 => \ireg_reg[32]_0\(5),
      I2 => \^q\(0),
      O => D(5)
    );
\odata[6]_i_1__33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[6]\,
      I1 => \ireg_reg[32]_0\(6),
      I2 => \^q\(0),
      O => D(6)
    );
\odata[7]_i_1__33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[7]\,
      I1 => \ireg_reg[32]_0\(7),
      I2 => \^q\(0),
      O => D(7)
    );
\odata[8]_i_1__33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[8]\,
      I1 => \ireg_reg[32]_0\(8),
      I2 => \^q\(0),
      O => D(8)
    );
\odata[9]_i_1__33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[9]\,
      I1 => \ireg_reg[32]_0\(9),
      I2 => \^q\(0),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_ibuf_355 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter0_reg : out STD_LOGIC;
    \icmp_ln17_reg_2435_reg[0]\ : out STD_LOGIC;
    \ireg_reg[32]_0\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    icmp_ln17_fu_1715_p2 : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    ap_block_pp0_stage0_subdone1_in : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_1 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_2 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_3 : in STD_LOGIC;
    \ireg[32]_i_8_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg[32]_i_8_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg[32]_i_8_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_ibuf_355 : entity is "ibuf";
end vector_add_1_mult_constant_0_0_ibuf_355;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_ibuf_355 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^icmp_ln17_reg_2435_reg[0]\ : STD_LOGIC;
  signal \ireg[32]_i_18_n_1\ : STD_LOGIC;
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[10]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[11]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[12]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[13]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[14]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[15]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[16]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[17]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[18]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[19]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[20]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[21]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[22]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[23]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[24]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[25]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[26]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[27]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[28]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[29]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[30]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[31]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[4]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[5]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[6]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[7]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[8]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[9]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[0]_i_1__64\ : label is "soft_lutpair910";
  attribute SOFT_HLUTNM of \odata[10]_i_1__32\ : label is "soft_lutpair905";
  attribute SOFT_HLUTNM of \odata[11]_i_1__32\ : label is "soft_lutpair905";
  attribute SOFT_HLUTNM of \odata[12]_i_1__32\ : label is "soft_lutpair904";
  attribute SOFT_HLUTNM of \odata[13]_i_1__32\ : label is "soft_lutpair904";
  attribute SOFT_HLUTNM of \odata[14]_i_1__32\ : label is "soft_lutpair903";
  attribute SOFT_HLUTNM of \odata[15]_i_1__32\ : label is "soft_lutpair903";
  attribute SOFT_HLUTNM of \odata[16]_i_1__32\ : label is "soft_lutpair902";
  attribute SOFT_HLUTNM of \odata[17]_i_1__32\ : label is "soft_lutpair902";
  attribute SOFT_HLUTNM of \odata[18]_i_1__32\ : label is "soft_lutpair901";
  attribute SOFT_HLUTNM of \odata[19]_i_1__32\ : label is "soft_lutpair901";
  attribute SOFT_HLUTNM of \odata[1]_i_1__64\ : label is "soft_lutpair910";
  attribute SOFT_HLUTNM of \odata[20]_i_1__32\ : label is "soft_lutpair900";
  attribute SOFT_HLUTNM of \odata[21]_i_1__32\ : label is "soft_lutpair900";
  attribute SOFT_HLUTNM of \odata[22]_i_1__32\ : label is "soft_lutpair899";
  attribute SOFT_HLUTNM of \odata[23]_i_1__32\ : label is "soft_lutpair899";
  attribute SOFT_HLUTNM of \odata[24]_i_1__32\ : label is "soft_lutpair898";
  attribute SOFT_HLUTNM of \odata[25]_i_1__32\ : label is "soft_lutpair898";
  attribute SOFT_HLUTNM of \odata[26]_i_1__32\ : label is "soft_lutpair897";
  attribute SOFT_HLUTNM of \odata[27]_i_1__32\ : label is "soft_lutpair897";
  attribute SOFT_HLUTNM of \odata[28]_i_1__32\ : label is "soft_lutpair896";
  attribute SOFT_HLUTNM of \odata[29]_i_1__32\ : label is "soft_lutpair896";
  attribute SOFT_HLUTNM of \odata[2]_i_1__64\ : label is "soft_lutpair909";
  attribute SOFT_HLUTNM of \odata[30]_i_1__32\ : label is "soft_lutpair895";
  attribute SOFT_HLUTNM of \odata[31]_i_2\ : label is "soft_lutpair895";
  attribute SOFT_HLUTNM of \odata[3]_i_1__64\ : label is "soft_lutpair909";
  attribute SOFT_HLUTNM of \odata[4]_i_1__32\ : label is "soft_lutpair908";
  attribute SOFT_HLUTNM of \odata[5]_i_1__32\ : label is "soft_lutpair908";
  attribute SOFT_HLUTNM of \odata[6]_i_1__32\ : label is "soft_lutpair907";
  attribute SOFT_HLUTNM of \odata[7]_i_1__32\ : label is "soft_lutpair907";
  attribute SOFT_HLUTNM of \odata[8]_i_1__32\ : label is "soft_lutpair906";
  attribute SOFT_HLUTNM of \odata[9]_i_1__32\ : label is "soft_lutpair906";
begin
  Q(0) <= \^q\(0);
  \icmp_ln17_reg_2435_reg[0]\ <= \^icmp_ln17_reg_2435_reg[0]\;
ap_enable_reg_pp0_iter1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0DDD00000000000"
    )
        port map (
      I0 => icmp_ln17_fu_1715_p2,
      I1 => \^icmp_ln17_reg_2435_reg[0]\,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ap_block_pp0_stage0_subdone1_in,
      I4 => ap_enable_reg_pp0_iter1_reg,
      I5 => ap_rst_n,
      O => ap_enable_reg_pp0_iter0_reg
    );
\ireg[32]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \ireg[32]_i_8_0\(0),
      I2 => \ireg[32]_i_8_1\(0),
      I3 => ap_rst_n,
      I4 => \ireg[32]_i_8_2\(0),
      O => \ireg[32]_i_18_n_1\
    );
\ireg[32]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA8AA"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_0,
      I1 => \ireg[32]_i_18_n_1\,
      I2 => ap_enable_reg_pp0_iter1_reg_1,
      I3 => ap_enable_reg_pp0_iter1_reg_2,
      I4 => ap_enable_reg_pp0_iter1_reg_3,
      O => \^icmp_ln17_reg_2435_reg[0]\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(10),
      Q => \ireg_reg_n_1_[10]\,
      R => SR(0)
    );
\ireg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(11),
      Q => \ireg_reg_n_1_[11]\,
      R => SR(0)
    );
\ireg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(12),
      Q => \ireg_reg_n_1_[12]\,
      R => SR(0)
    );
\ireg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(13),
      Q => \ireg_reg_n_1_[13]\,
      R => SR(0)
    );
\ireg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(14),
      Q => \ireg_reg_n_1_[14]\,
      R => SR(0)
    );
\ireg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(15),
      Q => \ireg_reg_n_1_[15]\,
      R => SR(0)
    );
\ireg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(16),
      Q => \ireg_reg_n_1_[16]\,
      R => SR(0)
    );
\ireg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(17),
      Q => \ireg_reg_n_1_[17]\,
      R => SR(0)
    );
\ireg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(18),
      Q => \ireg_reg_n_1_[18]\,
      R => SR(0)
    );
\ireg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(19),
      Q => \ireg_reg_n_1_[19]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(20),
      Q => \ireg_reg_n_1_[20]\,
      R => SR(0)
    );
\ireg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(21),
      Q => \ireg_reg_n_1_[21]\,
      R => SR(0)
    );
\ireg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(22),
      Q => \ireg_reg_n_1_[22]\,
      R => SR(0)
    );
\ireg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(23),
      Q => \ireg_reg_n_1_[23]\,
      R => SR(0)
    );
\ireg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(24),
      Q => \ireg_reg_n_1_[24]\,
      R => SR(0)
    );
\ireg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(25),
      Q => \ireg_reg_n_1_[25]\,
      R => SR(0)
    );
\ireg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(26),
      Q => \ireg_reg_n_1_[26]\,
      R => SR(0)
    );
\ireg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(27),
      Q => \ireg_reg_n_1_[27]\,
      R => SR(0)
    );
\ireg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(28),
      Q => \ireg_reg_n_1_[28]\,
      R => SR(0)
    );
\ireg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(29),
      Q => \ireg_reg_n_1_[29]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(30),
      Q => \ireg_reg_n_1_[30]\,
      R => SR(0)
    );
\ireg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(31),
      Q => \ireg_reg_n_1_[31]\,
      R => SR(0)
    );
\ireg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(32),
      Q => \^q\(0),
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(4),
      Q => \ireg_reg_n_1_[4]\,
      R => SR(0)
    );
\ireg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(5),
      Q => \ireg_reg_n_1_[5]\,
      R => SR(0)
    );
\ireg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(6),
      Q => \ireg_reg_n_1_[6]\,
      R => SR(0)
    );
\ireg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(7),
      Q => \ireg_reg_n_1_[7]\,
      R => SR(0)
    );
\ireg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(8),
      Q => \ireg_reg_n_1_[8]\,
      R => SR(0)
    );
\ireg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(9),
      Q => \ireg_reg_n_1_[9]\,
      R => SR(0)
    );
\odata[0]_i_1__64\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \ireg_reg[32]_0\(0),
      I2 => \^q\(0),
      O => D(0)
    );
\odata[10]_i_1__32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[10]\,
      I1 => \ireg_reg[32]_0\(10),
      I2 => \^q\(0),
      O => D(10)
    );
\odata[11]_i_1__32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[11]\,
      I1 => \ireg_reg[32]_0\(11),
      I2 => \^q\(0),
      O => D(11)
    );
\odata[12]_i_1__32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[12]\,
      I1 => \ireg_reg[32]_0\(12),
      I2 => \^q\(0),
      O => D(12)
    );
\odata[13]_i_1__32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[13]\,
      I1 => \ireg_reg[32]_0\(13),
      I2 => \^q\(0),
      O => D(13)
    );
\odata[14]_i_1__32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[14]\,
      I1 => \ireg_reg[32]_0\(14),
      I2 => \^q\(0),
      O => D(14)
    );
\odata[15]_i_1__32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[15]\,
      I1 => \ireg_reg[32]_0\(15),
      I2 => \^q\(0),
      O => D(15)
    );
\odata[16]_i_1__32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[16]\,
      I1 => \ireg_reg[32]_0\(16),
      I2 => \^q\(0),
      O => D(16)
    );
\odata[17]_i_1__32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[17]\,
      I1 => \ireg_reg[32]_0\(17),
      I2 => \^q\(0),
      O => D(17)
    );
\odata[18]_i_1__32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[18]\,
      I1 => \ireg_reg[32]_0\(18),
      I2 => \^q\(0),
      O => D(18)
    );
\odata[19]_i_1__32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[19]\,
      I1 => \ireg_reg[32]_0\(19),
      I2 => \^q\(0),
      O => D(19)
    );
\odata[1]_i_1__64\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \ireg_reg[32]_0\(1),
      I2 => \^q\(0),
      O => D(1)
    );
\odata[20]_i_1__32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[20]\,
      I1 => \ireg_reg[32]_0\(20),
      I2 => \^q\(0),
      O => D(20)
    );
\odata[21]_i_1__32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[21]\,
      I1 => \ireg_reg[32]_0\(21),
      I2 => \^q\(0),
      O => D(21)
    );
\odata[22]_i_1__32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[22]\,
      I1 => \ireg_reg[32]_0\(22),
      I2 => \^q\(0),
      O => D(22)
    );
\odata[23]_i_1__32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[23]\,
      I1 => \ireg_reg[32]_0\(23),
      I2 => \^q\(0),
      O => D(23)
    );
\odata[24]_i_1__32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[24]\,
      I1 => \ireg_reg[32]_0\(24),
      I2 => \^q\(0),
      O => D(24)
    );
\odata[25]_i_1__32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[25]\,
      I1 => \ireg_reg[32]_0\(25),
      I2 => \^q\(0),
      O => D(25)
    );
\odata[26]_i_1__32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[26]\,
      I1 => \ireg_reg[32]_0\(26),
      I2 => \^q\(0),
      O => D(26)
    );
\odata[27]_i_1__32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[27]\,
      I1 => \ireg_reg[32]_0\(27),
      I2 => \^q\(0),
      O => D(27)
    );
\odata[28]_i_1__32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[28]\,
      I1 => \ireg_reg[32]_0\(28),
      I2 => \^q\(0),
      O => D(28)
    );
\odata[29]_i_1__32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[29]\,
      I1 => \ireg_reg[32]_0\(29),
      I2 => \^q\(0),
      O => D(29)
    );
\odata[2]_i_1__64\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \ireg_reg[32]_0\(2),
      I2 => \^q\(0),
      O => D(2)
    );
\odata[30]_i_1__32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[30]\,
      I1 => \ireg_reg[32]_0\(30),
      I2 => \^q\(0),
      O => D(30)
    );
\odata[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[31]\,
      I1 => \ireg_reg[32]_0\(31),
      I2 => \^q\(0),
      O => D(31)
    );
\odata[3]_i_1__64\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => \ireg_reg[32]_0\(3),
      I2 => \^q\(0),
      O => D(3)
    );
\odata[4]_i_1__32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[4]\,
      I1 => \ireg_reg[32]_0\(4),
      I2 => \^q\(0),
      O => D(4)
    );
\odata[5]_i_1__32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[5]\,
      I1 => \ireg_reg[32]_0\(5),
      I2 => \^q\(0),
      O => D(5)
    );
\odata[6]_i_1__32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[6]\,
      I1 => \ireg_reg[32]_0\(6),
      I2 => \^q\(0),
      O => D(6)
    );
\odata[7]_i_1__32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[7]\,
      I1 => \ireg_reg[32]_0\(7),
      I2 => \^q\(0),
      O => D(7)
    );
\odata[8]_i_1__32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[8]\,
      I1 => \ireg_reg[32]_0\(8),
      I2 => \^q\(0),
      O => D(8)
    );
\odata[9]_i_1__32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[9]\,
      I1 => \ireg_reg[32]_0\(9),
      I2 => \^q\(0),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_ibuf_369 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[32]_0\ : out STD_LOGIC;
    \ireg_reg[32]_1\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    \ireg[32]_i_8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg[32]_i_8_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    \ireg[32]_i_8_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_ibuf_369 : entity is "ibuf";
end vector_add_1_mult_constant_0_0_ibuf_369;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_ibuf_369 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[10]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[11]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[12]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[13]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[14]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[15]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[16]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[17]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[18]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[19]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[20]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[21]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[22]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[23]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[24]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[25]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[26]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[27]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[28]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[29]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[30]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[31]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[4]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[5]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[6]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[7]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[8]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[9]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[0]_i_1__78\ : label is "soft_lutpair883";
  attribute SOFT_HLUTNM of \odata[10]_i_1__46\ : label is "soft_lutpair878";
  attribute SOFT_HLUTNM of \odata[11]_i_1__46\ : label is "soft_lutpair878";
  attribute SOFT_HLUTNM of \odata[12]_i_1__46\ : label is "soft_lutpair877";
  attribute SOFT_HLUTNM of \odata[13]_i_1__46\ : label is "soft_lutpair877";
  attribute SOFT_HLUTNM of \odata[14]_i_1__46\ : label is "soft_lutpair876";
  attribute SOFT_HLUTNM of \odata[15]_i_1__46\ : label is "soft_lutpair876";
  attribute SOFT_HLUTNM of \odata[16]_i_1__46\ : label is "soft_lutpair875";
  attribute SOFT_HLUTNM of \odata[17]_i_1__46\ : label is "soft_lutpair875";
  attribute SOFT_HLUTNM of \odata[18]_i_1__46\ : label is "soft_lutpair874";
  attribute SOFT_HLUTNM of \odata[19]_i_1__46\ : label is "soft_lutpair874";
  attribute SOFT_HLUTNM of \odata[1]_i_1__78\ : label is "soft_lutpair883";
  attribute SOFT_HLUTNM of \odata[20]_i_1__46\ : label is "soft_lutpair873";
  attribute SOFT_HLUTNM of \odata[21]_i_1__46\ : label is "soft_lutpair873";
  attribute SOFT_HLUTNM of \odata[22]_i_1__46\ : label is "soft_lutpair872";
  attribute SOFT_HLUTNM of \odata[23]_i_1__46\ : label is "soft_lutpair872";
  attribute SOFT_HLUTNM of \odata[24]_i_1__46\ : label is "soft_lutpair871";
  attribute SOFT_HLUTNM of \odata[25]_i_1__46\ : label is "soft_lutpair871";
  attribute SOFT_HLUTNM of \odata[26]_i_1__46\ : label is "soft_lutpair870";
  attribute SOFT_HLUTNM of \odata[27]_i_1__46\ : label is "soft_lutpair870";
  attribute SOFT_HLUTNM of \odata[28]_i_1__46\ : label is "soft_lutpair869";
  attribute SOFT_HLUTNM of \odata[29]_i_1__46\ : label is "soft_lutpair869";
  attribute SOFT_HLUTNM of \odata[2]_i_1__78\ : label is "soft_lutpair882";
  attribute SOFT_HLUTNM of \odata[30]_i_1__46\ : label is "soft_lutpair868";
  attribute SOFT_HLUTNM of \odata[31]_i_2__13\ : label is "soft_lutpair868";
  attribute SOFT_HLUTNM of \odata[3]_i_1__78\ : label is "soft_lutpair882";
  attribute SOFT_HLUTNM of \odata[4]_i_1__46\ : label is "soft_lutpair881";
  attribute SOFT_HLUTNM of \odata[5]_i_1__46\ : label is "soft_lutpair881";
  attribute SOFT_HLUTNM of \odata[6]_i_1__46\ : label is "soft_lutpair880";
  attribute SOFT_HLUTNM of \odata[7]_i_1__46\ : label is "soft_lutpair880";
  attribute SOFT_HLUTNM of \odata[8]_i_1__46\ : label is "soft_lutpair879";
  attribute SOFT_HLUTNM of \odata[9]_i_1__46\ : label is "soft_lutpair879";
begin
  Q(0) <= \^q\(0);
\ireg[32]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \ireg[32]_i_8\(0),
      I2 => \ireg[32]_i_8_0\(0),
      I3 => ap_rst_n,
      I4 => \ireg[32]_i_8_1\(0),
      O => \ireg_reg[32]_0\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_1\(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_1\(10),
      Q => \ireg_reg_n_1_[10]\,
      R => SR(0)
    );
\ireg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_1\(11),
      Q => \ireg_reg_n_1_[11]\,
      R => SR(0)
    );
\ireg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_1\(12),
      Q => \ireg_reg_n_1_[12]\,
      R => SR(0)
    );
\ireg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_1\(13),
      Q => \ireg_reg_n_1_[13]\,
      R => SR(0)
    );
\ireg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_1\(14),
      Q => \ireg_reg_n_1_[14]\,
      R => SR(0)
    );
\ireg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_1\(15),
      Q => \ireg_reg_n_1_[15]\,
      R => SR(0)
    );
\ireg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_1\(16),
      Q => \ireg_reg_n_1_[16]\,
      R => SR(0)
    );
\ireg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_1\(17),
      Q => \ireg_reg_n_1_[17]\,
      R => SR(0)
    );
\ireg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_1\(18),
      Q => \ireg_reg_n_1_[18]\,
      R => SR(0)
    );
\ireg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_1\(19),
      Q => \ireg_reg_n_1_[19]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_1\(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_1\(20),
      Q => \ireg_reg_n_1_[20]\,
      R => SR(0)
    );
\ireg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_1\(21),
      Q => \ireg_reg_n_1_[21]\,
      R => SR(0)
    );
\ireg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_1\(22),
      Q => \ireg_reg_n_1_[22]\,
      R => SR(0)
    );
\ireg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_1\(23),
      Q => \ireg_reg_n_1_[23]\,
      R => SR(0)
    );
\ireg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_1\(24),
      Q => \ireg_reg_n_1_[24]\,
      R => SR(0)
    );
\ireg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_1\(25),
      Q => \ireg_reg_n_1_[25]\,
      R => SR(0)
    );
\ireg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_1\(26),
      Q => \ireg_reg_n_1_[26]\,
      R => SR(0)
    );
\ireg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_1\(27),
      Q => \ireg_reg_n_1_[27]\,
      R => SR(0)
    );
\ireg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_1\(28),
      Q => \ireg_reg_n_1_[28]\,
      R => SR(0)
    );
\ireg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_1\(29),
      Q => \ireg_reg_n_1_[29]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_1\(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_1\(30),
      Q => \ireg_reg_n_1_[30]\,
      R => SR(0)
    );
\ireg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_1\(31),
      Q => \ireg_reg_n_1_[31]\,
      R => SR(0)
    );
\ireg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_1\(32),
      Q => \^q\(0),
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_1\(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_1\(4),
      Q => \ireg_reg_n_1_[4]\,
      R => SR(0)
    );
\ireg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_1\(5),
      Q => \ireg_reg_n_1_[5]\,
      R => SR(0)
    );
\ireg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_1\(6),
      Q => \ireg_reg_n_1_[6]\,
      R => SR(0)
    );
\ireg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_1\(7),
      Q => \ireg_reg_n_1_[7]\,
      R => SR(0)
    );
\ireg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_1\(8),
      Q => \ireg_reg_n_1_[8]\,
      R => SR(0)
    );
\ireg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_1\(9),
      Q => \ireg_reg_n_1_[9]\,
      R => SR(0)
    );
\odata[0]_i_1__78\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \ireg_reg[32]_1\(0),
      I2 => \^q\(0),
      O => D(0)
    );
\odata[10]_i_1__46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[10]\,
      I1 => \ireg_reg[32]_1\(10),
      I2 => \^q\(0),
      O => D(10)
    );
\odata[11]_i_1__46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[11]\,
      I1 => \ireg_reg[32]_1\(11),
      I2 => \^q\(0),
      O => D(11)
    );
\odata[12]_i_1__46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[12]\,
      I1 => \ireg_reg[32]_1\(12),
      I2 => \^q\(0),
      O => D(12)
    );
\odata[13]_i_1__46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[13]\,
      I1 => \ireg_reg[32]_1\(13),
      I2 => \^q\(0),
      O => D(13)
    );
\odata[14]_i_1__46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[14]\,
      I1 => \ireg_reg[32]_1\(14),
      I2 => \^q\(0),
      O => D(14)
    );
\odata[15]_i_1__46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[15]\,
      I1 => \ireg_reg[32]_1\(15),
      I2 => \^q\(0),
      O => D(15)
    );
\odata[16]_i_1__46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[16]\,
      I1 => \ireg_reg[32]_1\(16),
      I2 => \^q\(0),
      O => D(16)
    );
\odata[17]_i_1__46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[17]\,
      I1 => \ireg_reg[32]_1\(17),
      I2 => \^q\(0),
      O => D(17)
    );
\odata[18]_i_1__46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[18]\,
      I1 => \ireg_reg[32]_1\(18),
      I2 => \^q\(0),
      O => D(18)
    );
\odata[19]_i_1__46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[19]\,
      I1 => \ireg_reg[32]_1\(19),
      I2 => \^q\(0),
      O => D(19)
    );
\odata[1]_i_1__78\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \ireg_reg[32]_1\(1),
      I2 => \^q\(0),
      O => D(1)
    );
\odata[20]_i_1__46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[20]\,
      I1 => \ireg_reg[32]_1\(20),
      I2 => \^q\(0),
      O => D(20)
    );
\odata[21]_i_1__46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[21]\,
      I1 => \ireg_reg[32]_1\(21),
      I2 => \^q\(0),
      O => D(21)
    );
\odata[22]_i_1__46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[22]\,
      I1 => \ireg_reg[32]_1\(22),
      I2 => \^q\(0),
      O => D(22)
    );
\odata[23]_i_1__46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[23]\,
      I1 => \ireg_reg[32]_1\(23),
      I2 => \^q\(0),
      O => D(23)
    );
\odata[24]_i_1__46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[24]\,
      I1 => \ireg_reg[32]_1\(24),
      I2 => \^q\(0),
      O => D(24)
    );
\odata[25]_i_1__46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[25]\,
      I1 => \ireg_reg[32]_1\(25),
      I2 => \^q\(0),
      O => D(25)
    );
\odata[26]_i_1__46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[26]\,
      I1 => \ireg_reg[32]_1\(26),
      I2 => \^q\(0),
      O => D(26)
    );
\odata[27]_i_1__46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[27]\,
      I1 => \ireg_reg[32]_1\(27),
      I2 => \^q\(0),
      O => D(27)
    );
\odata[28]_i_1__46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[28]\,
      I1 => \ireg_reg[32]_1\(28),
      I2 => \^q\(0),
      O => D(28)
    );
\odata[29]_i_1__46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[29]\,
      I1 => \ireg_reg[32]_1\(29),
      I2 => \^q\(0),
      O => D(29)
    );
\odata[2]_i_1__78\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \ireg_reg[32]_1\(2),
      I2 => \^q\(0),
      O => D(2)
    );
\odata[30]_i_1__46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[30]\,
      I1 => \ireg_reg[32]_1\(30),
      I2 => \^q\(0),
      O => D(30)
    );
\odata[31]_i_2__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[31]\,
      I1 => \ireg_reg[32]_1\(31),
      I2 => \^q\(0),
      O => D(31)
    );
\odata[3]_i_1__78\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => \ireg_reg[32]_1\(3),
      I2 => \^q\(0),
      O => D(3)
    );
\odata[4]_i_1__46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[4]\,
      I1 => \ireg_reg[32]_1\(4),
      I2 => \^q\(0),
      O => D(4)
    );
\odata[5]_i_1__46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[5]\,
      I1 => \ireg_reg[32]_1\(5),
      I2 => \^q\(0),
      O => D(5)
    );
\odata[6]_i_1__46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[6]\,
      I1 => \ireg_reg[32]_1\(6),
      I2 => \^q\(0),
      O => D(6)
    );
\odata[7]_i_1__46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[7]\,
      I1 => \ireg_reg[32]_1\(7),
      I2 => \^q\(0),
      O => D(7)
    );
\odata[8]_i_1__46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[8]\,
      I1 => \ireg_reg[32]_1\(8),
      I2 => \^q\(0),
      O => D(8)
    );
\odata[9]_i_1__46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[9]\,
      I1 => \ireg_reg[32]_1\(9),
      I2 => \^q\(0),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_ibuf_383 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[32]_0\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_ibuf_383 : entity is "ibuf";
end vector_add_1_mult_constant_0_0_ibuf_383;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_ibuf_383 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[10]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[11]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[12]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[13]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[14]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[15]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[16]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[17]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[18]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[19]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[20]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[21]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[22]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[23]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[24]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[25]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[26]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[27]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[28]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[29]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[30]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[31]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[4]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[5]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[6]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[7]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[8]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[9]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[0]_i_1__77\ : label is "soft_lutpair856";
  attribute SOFT_HLUTNM of \odata[10]_i_1__45\ : label is "soft_lutpair851";
  attribute SOFT_HLUTNM of \odata[11]_i_1__45\ : label is "soft_lutpair851";
  attribute SOFT_HLUTNM of \odata[12]_i_1__45\ : label is "soft_lutpair850";
  attribute SOFT_HLUTNM of \odata[13]_i_1__45\ : label is "soft_lutpair850";
  attribute SOFT_HLUTNM of \odata[14]_i_1__45\ : label is "soft_lutpair849";
  attribute SOFT_HLUTNM of \odata[15]_i_1__45\ : label is "soft_lutpair849";
  attribute SOFT_HLUTNM of \odata[16]_i_1__45\ : label is "soft_lutpair848";
  attribute SOFT_HLUTNM of \odata[17]_i_1__45\ : label is "soft_lutpair848";
  attribute SOFT_HLUTNM of \odata[18]_i_1__45\ : label is "soft_lutpair847";
  attribute SOFT_HLUTNM of \odata[19]_i_1__45\ : label is "soft_lutpair847";
  attribute SOFT_HLUTNM of \odata[1]_i_1__77\ : label is "soft_lutpair856";
  attribute SOFT_HLUTNM of \odata[20]_i_1__45\ : label is "soft_lutpair846";
  attribute SOFT_HLUTNM of \odata[21]_i_1__45\ : label is "soft_lutpair846";
  attribute SOFT_HLUTNM of \odata[22]_i_1__45\ : label is "soft_lutpair845";
  attribute SOFT_HLUTNM of \odata[23]_i_1__45\ : label is "soft_lutpair845";
  attribute SOFT_HLUTNM of \odata[24]_i_1__45\ : label is "soft_lutpair844";
  attribute SOFT_HLUTNM of \odata[25]_i_1__45\ : label is "soft_lutpair844";
  attribute SOFT_HLUTNM of \odata[26]_i_1__45\ : label is "soft_lutpair843";
  attribute SOFT_HLUTNM of \odata[27]_i_1__45\ : label is "soft_lutpair843";
  attribute SOFT_HLUTNM of \odata[28]_i_1__45\ : label is "soft_lutpair842";
  attribute SOFT_HLUTNM of \odata[29]_i_1__45\ : label is "soft_lutpair842";
  attribute SOFT_HLUTNM of \odata[2]_i_1__77\ : label is "soft_lutpair855";
  attribute SOFT_HLUTNM of \odata[30]_i_1__45\ : label is "soft_lutpair841";
  attribute SOFT_HLUTNM of \odata[31]_i_2__12\ : label is "soft_lutpair841";
  attribute SOFT_HLUTNM of \odata[3]_i_1__77\ : label is "soft_lutpair855";
  attribute SOFT_HLUTNM of \odata[4]_i_1__45\ : label is "soft_lutpair854";
  attribute SOFT_HLUTNM of \odata[5]_i_1__45\ : label is "soft_lutpair854";
  attribute SOFT_HLUTNM of \odata[6]_i_1__45\ : label is "soft_lutpair853";
  attribute SOFT_HLUTNM of \odata[7]_i_1__45\ : label is "soft_lutpair853";
  attribute SOFT_HLUTNM of \odata[8]_i_1__45\ : label is "soft_lutpair852";
  attribute SOFT_HLUTNM of \odata[9]_i_1__45\ : label is "soft_lutpair852";
begin
  Q(0) <= \^q\(0);
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(10),
      Q => \ireg_reg_n_1_[10]\,
      R => SR(0)
    );
\ireg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(11),
      Q => \ireg_reg_n_1_[11]\,
      R => SR(0)
    );
\ireg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(12),
      Q => \ireg_reg_n_1_[12]\,
      R => SR(0)
    );
\ireg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(13),
      Q => \ireg_reg_n_1_[13]\,
      R => SR(0)
    );
\ireg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(14),
      Q => \ireg_reg_n_1_[14]\,
      R => SR(0)
    );
\ireg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(15),
      Q => \ireg_reg_n_1_[15]\,
      R => SR(0)
    );
\ireg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(16),
      Q => \ireg_reg_n_1_[16]\,
      R => SR(0)
    );
\ireg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(17),
      Q => \ireg_reg_n_1_[17]\,
      R => SR(0)
    );
\ireg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(18),
      Q => \ireg_reg_n_1_[18]\,
      R => SR(0)
    );
\ireg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(19),
      Q => \ireg_reg_n_1_[19]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(20),
      Q => \ireg_reg_n_1_[20]\,
      R => SR(0)
    );
\ireg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(21),
      Q => \ireg_reg_n_1_[21]\,
      R => SR(0)
    );
\ireg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(22),
      Q => \ireg_reg_n_1_[22]\,
      R => SR(0)
    );
\ireg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(23),
      Q => \ireg_reg_n_1_[23]\,
      R => SR(0)
    );
\ireg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(24),
      Q => \ireg_reg_n_1_[24]\,
      R => SR(0)
    );
\ireg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(25),
      Q => \ireg_reg_n_1_[25]\,
      R => SR(0)
    );
\ireg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(26),
      Q => \ireg_reg_n_1_[26]\,
      R => SR(0)
    );
\ireg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(27),
      Q => \ireg_reg_n_1_[27]\,
      R => SR(0)
    );
\ireg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(28),
      Q => \ireg_reg_n_1_[28]\,
      R => SR(0)
    );
\ireg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(29),
      Q => \ireg_reg_n_1_[29]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(30),
      Q => \ireg_reg_n_1_[30]\,
      R => SR(0)
    );
\ireg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(31),
      Q => \ireg_reg_n_1_[31]\,
      R => SR(0)
    );
\ireg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(32),
      Q => \^q\(0),
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(4),
      Q => \ireg_reg_n_1_[4]\,
      R => SR(0)
    );
\ireg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(5),
      Q => \ireg_reg_n_1_[5]\,
      R => SR(0)
    );
\ireg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(6),
      Q => \ireg_reg_n_1_[6]\,
      R => SR(0)
    );
\ireg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(7),
      Q => \ireg_reg_n_1_[7]\,
      R => SR(0)
    );
\ireg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(8),
      Q => \ireg_reg_n_1_[8]\,
      R => SR(0)
    );
\ireg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(9),
      Q => \ireg_reg_n_1_[9]\,
      R => SR(0)
    );
\odata[0]_i_1__77\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \ireg_reg[32]_0\(0),
      I2 => \^q\(0),
      O => D(0)
    );
\odata[10]_i_1__45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[10]\,
      I1 => \ireg_reg[32]_0\(10),
      I2 => \^q\(0),
      O => D(10)
    );
\odata[11]_i_1__45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[11]\,
      I1 => \ireg_reg[32]_0\(11),
      I2 => \^q\(0),
      O => D(11)
    );
\odata[12]_i_1__45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[12]\,
      I1 => \ireg_reg[32]_0\(12),
      I2 => \^q\(0),
      O => D(12)
    );
\odata[13]_i_1__45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[13]\,
      I1 => \ireg_reg[32]_0\(13),
      I2 => \^q\(0),
      O => D(13)
    );
\odata[14]_i_1__45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[14]\,
      I1 => \ireg_reg[32]_0\(14),
      I2 => \^q\(0),
      O => D(14)
    );
\odata[15]_i_1__45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[15]\,
      I1 => \ireg_reg[32]_0\(15),
      I2 => \^q\(0),
      O => D(15)
    );
\odata[16]_i_1__45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[16]\,
      I1 => \ireg_reg[32]_0\(16),
      I2 => \^q\(0),
      O => D(16)
    );
\odata[17]_i_1__45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[17]\,
      I1 => \ireg_reg[32]_0\(17),
      I2 => \^q\(0),
      O => D(17)
    );
\odata[18]_i_1__45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[18]\,
      I1 => \ireg_reg[32]_0\(18),
      I2 => \^q\(0),
      O => D(18)
    );
\odata[19]_i_1__45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[19]\,
      I1 => \ireg_reg[32]_0\(19),
      I2 => \^q\(0),
      O => D(19)
    );
\odata[1]_i_1__77\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \ireg_reg[32]_0\(1),
      I2 => \^q\(0),
      O => D(1)
    );
\odata[20]_i_1__45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[20]\,
      I1 => \ireg_reg[32]_0\(20),
      I2 => \^q\(0),
      O => D(20)
    );
\odata[21]_i_1__45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[21]\,
      I1 => \ireg_reg[32]_0\(21),
      I2 => \^q\(0),
      O => D(21)
    );
\odata[22]_i_1__45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[22]\,
      I1 => \ireg_reg[32]_0\(22),
      I2 => \^q\(0),
      O => D(22)
    );
\odata[23]_i_1__45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[23]\,
      I1 => \ireg_reg[32]_0\(23),
      I2 => \^q\(0),
      O => D(23)
    );
\odata[24]_i_1__45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[24]\,
      I1 => \ireg_reg[32]_0\(24),
      I2 => \^q\(0),
      O => D(24)
    );
\odata[25]_i_1__45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[25]\,
      I1 => \ireg_reg[32]_0\(25),
      I2 => \^q\(0),
      O => D(25)
    );
\odata[26]_i_1__45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[26]\,
      I1 => \ireg_reg[32]_0\(26),
      I2 => \^q\(0),
      O => D(26)
    );
\odata[27]_i_1__45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[27]\,
      I1 => \ireg_reg[32]_0\(27),
      I2 => \^q\(0),
      O => D(27)
    );
\odata[28]_i_1__45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[28]\,
      I1 => \ireg_reg[32]_0\(28),
      I2 => \^q\(0),
      O => D(28)
    );
\odata[29]_i_1__45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[29]\,
      I1 => \ireg_reg[32]_0\(29),
      I2 => \^q\(0),
      O => D(29)
    );
\odata[2]_i_1__77\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \ireg_reg[32]_0\(2),
      I2 => \^q\(0),
      O => D(2)
    );
\odata[30]_i_1__45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[30]\,
      I1 => \ireg_reg[32]_0\(30),
      I2 => \^q\(0),
      O => D(30)
    );
\odata[31]_i_2__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[31]\,
      I1 => \ireg_reg[32]_0\(31),
      I2 => \^q\(0),
      O => D(31)
    );
\odata[3]_i_1__77\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => \ireg_reg[32]_0\(3),
      I2 => \^q\(0),
      O => D(3)
    );
\odata[4]_i_1__45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[4]\,
      I1 => \ireg_reg[32]_0\(4),
      I2 => \^q\(0),
      O => D(4)
    );
\odata[5]_i_1__45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[5]\,
      I1 => \ireg_reg[32]_0\(5),
      I2 => \^q\(0),
      O => D(5)
    );
\odata[6]_i_1__45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[6]\,
      I1 => \ireg_reg[32]_0\(6),
      I2 => \^q\(0),
      O => D(6)
    );
\odata[7]_i_1__45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[7]\,
      I1 => \ireg_reg[32]_0\(7),
      I2 => \^q\(0),
      O => D(7)
    );
\odata[8]_i_1__45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[8]\,
      I1 => \ireg_reg[32]_0\(8),
      I2 => \^q\(0),
      O => D(8)
    );
\odata[9]_i_1__45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[9]\,
      I1 => \ireg_reg[32]_0\(9),
      I2 => \^q\(0),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_ibuf_397 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[32]_0\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_ibuf_397 : entity is "ibuf";
end vector_add_1_mult_constant_0_0_ibuf_397;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_ibuf_397 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[10]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[11]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[12]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[13]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[14]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[15]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[16]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[17]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[18]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[19]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[20]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[21]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[22]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[23]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[24]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[25]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[26]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[27]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[28]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[29]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[30]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[31]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[4]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[5]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[6]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[7]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[8]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[9]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[0]_i_1__76\ : label is "soft_lutpair829";
  attribute SOFT_HLUTNM of \odata[10]_i_1__44\ : label is "soft_lutpair824";
  attribute SOFT_HLUTNM of \odata[11]_i_1__44\ : label is "soft_lutpair824";
  attribute SOFT_HLUTNM of \odata[12]_i_1__44\ : label is "soft_lutpair823";
  attribute SOFT_HLUTNM of \odata[13]_i_1__44\ : label is "soft_lutpair823";
  attribute SOFT_HLUTNM of \odata[14]_i_1__44\ : label is "soft_lutpair822";
  attribute SOFT_HLUTNM of \odata[15]_i_1__44\ : label is "soft_lutpair822";
  attribute SOFT_HLUTNM of \odata[16]_i_1__44\ : label is "soft_lutpair821";
  attribute SOFT_HLUTNM of \odata[17]_i_1__44\ : label is "soft_lutpair821";
  attribute SOFT_HLUTNM of \odata[18]_i_1__44\ : label is "soft_lutpair820";
  attribute SOFT_HLUTNM of \odata[19]_i_1__44\ : label is "soft_lutpair820";
  attribute SOFT_HLUTNM of \odata[1]_i_1__76\ : label is "soft_lutpair829";
  attribute SOFT_HLUTNM of \odata[20]_i_1__44\ : label is "soft_lutpair819";
  attribute SOFT_HLUTNM of \odata[21]_i_1__44\ : label is "soft_lutpair819";
  attribute SOFT_HLUTNM of \odata[22]_i_1__44\ : label is "soft_lutpair818";
  attribute SOFT_HLUTNM of \odata[23]_i_1__44\ : label is "soft_lutpair818";
  attribute SOFT_HLUTNM of \odata[24]_i_1__44\ : label is "soft_lutpair817";
  attribute SOFT_HLUTNM of \odata[25]_i_1__44\ : label is "soft_lutpair817";
  attribute SOFT_HLUTNM of \odata[26]_i_1__44\ : label is "soft_lutpair816";
  attribute SOFT_HLUTNM of \odata[27]_i_1__44\ : label is "soft_lutpair816";
  attribute SOFT_HLUTNM of \odata[28]_i_1__44\ : label is "soft_lutpair815";
  attribute SOFT_HLUTNM of \odata[29]_i_1__44\ : label is "soft_lutpair815";
  attribute SOFT_HLUTNM of \odata[2]_i_1__76\ : label is "soft_lutpair828";
  attribute SOFT_HLUTNM of \odata[30]_i_1__44\ : label is "soft_lutpair814";
  attribute SOFT_HLUTNM of \odata[31]_i_2__11\ : label is "soft_lutpair814";
  attribute SOFT_HLUTNM of \odata[3]_i_1__76\ : label is "soft_lutpair828";
  attribute SOFT_HLUTNM of \odata[4]_i_1__44\ : label is "soft_lutpair827";
  attribute SOFT_HLUTNM of \odata[5]_i_1__44\ : label is "soft_lutpair827";
  attribute SOFT_HLUTNM of \odata[6]_i_1__44\ : label is "soft_lutpair826";
  attribute SOFT_HLUTNM of \odata[7]_i_1__44\ : label is "soft_lutpair826";
  attribute SOFT_HLUTNM of \odata[8]_i_1__44\ : label is "soft_lutpair825";
  attribute SOFT_HLUTNM of \odata[9]_i_1__44\ : label is "soft_lutpair825";
begin
  Q(0) <= \^q\(0);
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(10),
      Q => \ireg_reg_n_1_[10]\,
      R => SR(0)
    );
\ireg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(11),
      Q => \ireg_reg_n_1_[11]\,
      R => SR(0)
    );
\ireg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(12),
      Q => \ireg_reg_n_1_[12]\,
      R => SR(0)
    );
\ireg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(13),
      Q => \ireg_reg_n_1_[13]\,
      R => SR(0)
    );
\ireg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(14),
      Q => \ireg_reg_n_1_[14]\,
      R => SR(0)
    );
\ireg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(15),
      Q => \ireg_reg_n_1_[15]\,
      R => SR(0)
    );
\ireg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(16),
      Q => \ireg_reg_n_1_[16]\,
      R => SR(0)
    );
\ireg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(17),
      Q => \ireg_reg_n_1_[17]\,
      R => SR(0)
    );
\ireg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(18),
      Q => \ireg_reg_n_1_[18]\,
      R => SR(0)
    );
\ireg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(19),
      Q => \ireg_reg_n_1_[19]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(20),
      Q => \ireg_reg_n_1_[20]\,
      R => SR(0)
    );
\ireg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(21),
      Q => \ireg_reg_n_1_[21]\,
      R => SR(0)
    );
\ireg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(22),
      Q => \ireg_reg_n_1_[22]\,
      R => SR(0)
    );
\ireg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(23),
      Q => \ireg_reg_n_1_[23]\,
      R => SR(0)
    );
\ireg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(24),
      Q => \ireg_reg_n_1_[24]\,
      R => SR(0)
    );
\ireg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(25),
      Q => \ireg_reg_n_1_[25]\,
      R => SR(0)
    );
\ireg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(26),
      Q => \ireg_reg_n_1_[26]\,
      R => SR(0)
    );
\ireg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(27),
      Q => \ireg_reg_n_1_[27]\,
      R => SR(0)
    );
\ireg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(28),
      Q => \ireg_reg_n_1_[28]\,
      R => SR(0)
    );
\ireg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(29),
      Q => \ireg_reg_n_1_[29]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(30),
      Q => \ireg_reg_n_1_[30]\,
      R => SR(0)
    );
\ireg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(31),
      Q => \ireg_reg_n_1_[31]\,
      R => SR(0)
    );
\ireg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(32),
      Q => \^q\(0),
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(4),
      Q => \ireg_reg_n_1_[4]\,
      R => SR(0)
    );
\ireg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(5),
      Q => \ireg_reg_n_1_[5]\,
      R => SR(0)
    );
\ireg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(6),
      Q => \ireg_reg_n_1_[6]\,
      R => SR(0)
    );
\ireg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(7),
      Q => \ireg_reg_n_1_[7]\,
      R => SR(0)
    );
\ireg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(8),
      Q => \ireg_reg_n_1_[8]\,
      R => SR(0)
    );
\ireg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(9),
      Q => \ireg_reg_n_1_[9]\,
      R => SR(0)
    );
\odata[0]_i_1__76\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \ireg_reg[32]_0\(0),
      I2 => \^q\(0),
      O => D(0)
    );
\odata[10]_i_1__44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[10]\,
      I1 => \ireg_reg[32]_0\(10),
      I2 => \^q\(0),
      O => D(10)
    );
\odata[11]_i_1__44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[11]\,
      I1 => \ireg_reg[32]_0\(11),
      I2 => \^q\(0),
      O => D(11)
    );
\odata[12]_i_1__44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[12]\,
      I1 => \ireg_reg[32]_0\(12),
      I2 => \^q\(0),
      O => D(12)
    );
\odata[13]_i_1__44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[13]\,
      I1 => \ireg_reg[32]_0\(13),
      I2 => \^q\(0),
      O => D(13)
    );
\odata[14]_i_1__44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[14]\,
      I1 => \ireg_reg[32]_0\(14),
      I2 => \^q\(0),
      O => D(14)
    );
\odata[15]_i_1__44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[15]\,
      I1 => \ireg_reg[32]_0\(15),
      I2 => \^q\(0),
      O => D(15)
    );
\odata[16]_i_1__44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[16]\,
      I1 => \ireg_reg[32]_0\(16),
      I2 => \^q\(0),
      O => D(16)
    );
\odata[17]_i_1__44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[17]\,
      I1 => \ireg_reg[32]_0\(17),
      I2 => \^q\(0),
      O => D(17)
    );
\odata[18]_i_1__44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[18]\,
      I1 => \ireg_reg[32]_0\(18),
      I2 => \^q\(0),
      O => D(18)
    );
\odata[19]_i_1__44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[19]\,
      I1 => \ireg_reg[32]_0\(19),
      I2 => \^q\(0),
      O => D(19)
    );
\odata[1]_i_1__76\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \ireg_reg[32]_0\(1),
      I2 => \^q\(0),
      O => D(1)
    );
\odata[20]_i_1__44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[20]\,
      I1 => \ireg_reg[32]_0\(20),
      I2 => \^q\(0),
      O => D(20)
    );
\odata[21]_i_1__44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[21]\,
      I1 => \ireg_reg[32]_0\(21),
      I2 => \^q\(0),
      O => D(21)
    );
\odata[22]_i_1__44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[22]\,
      I1 => \ireg_reg[32]_0\(22),
      I2 => \^q\(0),
      O => D(22)
    );
\odata[23]_i_1__44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[23]\,
      I1 => \ireg_reg[32]_0\(23),
      I2 => \^q\(0),
      O => D(23)
    );
\odata[24]_i_1__44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[24]\,
      I1 => \ireg_reg[32]_0\(24),
      I2 => \^q\(0),
      O => D(24)
    );
\odata[25]_i_1__44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[25]\,
      I1 => \ireg_reg[32]_0\(25),
      I2 => \^q\(0),
      O => D(25)
    );
\odata[26]_i_1__44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[26]\,
      I1 => \ireg_reg[32]_0\(26),
      I2 => \^q\(0),
      O => D(26)
    );
\odata[27]_i_1__44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[27]\,
      I1 => \ireg_reg[32]_0\(27),
      I2 => \^q\(0),
      O => D(27)
    );
\odata[28]_i_1__44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[28]\,
      I1 => \ireg_reg[32]_0\(28),
      I2 => \^q\(0),
      O => D(28)
    );
\odata[29]_i_1__44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[29]\,
      I1 => \ireg_reg[32]_0\(29),
      I2 => \^q\(0),
      O => D(29)
    );
\odata[2]_i_1__76\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \ireg_reg[32]_0\(2),
      I2 => \^q\(0),
      O => D(2)
    );
\odata[30]_i_1__44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[30]\,
      I1 => \ireg_reg[32]_0\(30),
      I2 => \^q\(0),
      O => D(30)
    );
\odata[31]_i_2__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[31]\,
      I1 => \ireg_reg[32]_0\(31),
      I2 => \^q\(0),
      O => D(31)
    );
\odata[3]_i_1__76\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => \ireg_reg[32]_0\(3),
      I2 => \^q\(0),
      O => D(3)
    );
\odata[4]_i_1__44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[4]\,
      I1 => \ireg_reg[32]_0\(4),
      I2 => \^q\(0),
      O => D(4)
    );
\odata[5]_i_1__44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[5]\,
      I1 => \ireg_reg[32]_0\(5),
      I2 => \^q\(0),
      O => D(5)
    );
\odata[6]_i_1__44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[6]\,
      I1 => \ireg_reg[32]_0\(6),
      I2 => \^q\(0),
      O => D(6)
    );
\odata[7]_i_1__44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[7]\,
      I1 => \ireg_reg[32]_0\(7),
      I2 => \^q\(0),
      O => D(7)
    );
\odata[8]_i_1__44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[8]\,
      I1 => \ireg_reg[32]_0\(8),
      I2 => \^q\(0),
      O => D(8)
    );
\odata[9]_i_1__44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[9]\,
      I1 => \ireg_reg[32]_0\(9),
      I2 => \^q\(0),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_ibuf_411 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[32]_0\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_ibuf_411 : entity is "ibuf";
end vector_add_1_mult_constant_0_0_ibuf_411;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_ibuf_411 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[10]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[11]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[12]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[13]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[14]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[15]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[16]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[17]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[18]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[19]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[20]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[21]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[22]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[23]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[24]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[25]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[26]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[27]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[28]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[29]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[30]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[31]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[4]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[5]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[6]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[7]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[8]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[9]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[0]_i_1__75\ : label is "soft_lutpair802";
  attribute SOFT_HLUTNM of \odata[10]_i_1__43\ : label is "soft_lutpair797";
  attribute SOFT_HLUTNM of \odata[11]_i_1__43\ : label is "soft_lutpair797";
  attribute SOFT_HLUTNM of \odata[12]_i_1__43\ : label is "soft_lutpair796";
  attribute SOFT_HLUTNM of \odata[13]_i_1__43\ : label is "soft_lutpair796";
  attribute SOFT_HLUTNM of \odata[14]_i_1__43\ : label is "soft_lutpair795";
  attribute SOFT_HLUTNM of \odata[15]_i_1__43\ : label is "soft_lutpair795";
  attribute SOFT_HLUTNM of \odata[16]_i_1__43\ : label is "soft_lutpair794";
  attribute SOFT_HLUTNM of \odata[17]_i_1__43\ : label is "soft_lutpair794";
  attribute SOFT_HLUTNM of \odata[18]_i_1__43\ : label is "soft_lutpair793";
  attribute SOFT_HLUTNM of \odata[19]_i_1__43\ : label is "soft_lutpair793";
  attribute SOFT_HLUTNM of \odata[1]_i_1__75\ : label is "soft_lutpair802";
  attribute SOFT_HLUTNM of \odata[20]_i_1__43\ : label is "soft_lutpair792";
  attribute SOFT_HLUTNM of \odata[21]_i_1__43\ : label is "soft_lutpair792";
  attribute SOFT_HLUTNM of \odata[22]_i_1__43\ : label is "soft_lutpair791";
  attribute SOFT_HLUTNM of \odata[23]_i_1__43\ : label is "soft_lutpair791";
  attribute SOFT_HLUTNM of \odata[24]_i_1__43\ : label is "soft_lutpair790";
  attribute SOFT_HLUTNM of \odata[25]_i_1__43\ : label is "soft_lutpair790";
  attribute SOFT_HLUTNM of \odata[26]_i_1__43\ : label is "soft_lutpair789";
  attribute SOFT_HLUTNM of \odata[27]_i_1__43\ : label is "soft_lutpair789";
  attribute SOFT_HLUTNM of \odata[28]_i_1__43\ : label is "soft_lutpair788";
  attribute SOFT_HLUTNM of \odata[29]_i_1__43\ : label is "soft_lutpair788";
  attribute SOFT_HLUTNM of \odata[2]_i_1__75\ : label is "soft_lutpair801";
  attribute SOFT_HLUTNM of \odata[30]_i_1__43\ : label is "soft_lutpair787";
  attribute SOFT_HLUTNM of \odata[31]_i_2__10\ : label is "soft_lutpair787";
  attribute SOFT_HLUTNM of \odata[3]_i_1__75\ : label is "soft_lutpair801";
  attribute SOFT_HLUTNM of \odata[4]_i_1__43\ : label is "soft_lutpair800";
  attribute SOFT_HLUTNM of \odata[5]_i_1__43\ : label is "soft_lutpair800";
  attribute SOFT_HLUTNM of \odata[6]_i_1__43\ : label is "soft_lutpair799";
  attribute SOFT_HLUTNM of \odata[7]_i_1__43\ : label is "soft_lutpair799";
  attribute SOFT_HLUTNM of \odata[8]_i_1__43\ : label is "soft_lutpair798";
  attribute SOFT_HLUTNM of \odata[9]_i_1__43\ : label is "soft_lutpair798";
begin
  Q(0) <= \^q\(0);
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(10),
      Q => \ireg_reg_n_1_[10]\,
      R => SR(0)
    );
\ireg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(11),
      Q => \ireg_reg_n_1_[11]\,
      R => SR(0)
    );
\ireg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(12),
      Q => \ireg_reg_n_1_[12]\,
      R => SR(0)
    );
\ireg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(13),
      Q => \ireg_reg_n_1_[13]\,
      R => SR(0)
    );
\ireg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(14),
      Q => \ireg_reg_n_1_[14]\,
      R => SR(0)
    );
\ireg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(15),
      Q => \ireg_reg_n_1_[15]\,
      R => SR(0)
    );
\ireg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(16),
      Q => \ireg_reg_n_1_[16]\,
      R => SR(0)
    );
\ireg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(17),
      Q => \ireg_reg_n_1_[17]\,
      R => SR(0)
    );
\ireg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(18),
      Q => \ireg_reg_n_1_[18]\,
      R => SR(0)
    );
\ireg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(19),
      Q => \ireg_reg_n_1_[19]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(20),
      Q => \ireg_reg_n_1_[20]\,
      R => SR(0)
    );
\ireg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(21),
      Q => \ireg_reg_n_1_[21]\,
      R => SR(0)
    );
\ireg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(22),
      Q => \ireg_reg_n_1_[22]\,
      R => SR(0)
    );
\ireg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(23),
      Q => \ireg_reg_n_1_[23]\,
      R => SR(0)
    );
\ireg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(24),
      Q => \ireg_reg_n_1_[24]\,
      R => SR(0)
    );
\ireg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(25),
      Q => \ireg_reg_n_1_[25]\,
      R => SR(0)
    );
\ireg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(26),
      Q => \ireg_reg_n_1_[26]\,
      R => SR(0)
    );
\ireg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(27),
      Q => \ireg_reg_n_1_[27]\,
      R => SR(0)
    );
\ireg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(28),
      Q => \ireg_reg_n_1_[28]\,
      R => SR(0)
    );
\ireg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(29),
      Q => \ireg_reg_n_1_[29]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(30),
      Q => \ireg_reg_n_1_[30]\,
      R => SR(0)
    );
\ireg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(31),
      Q => \ireg_reg_n_1_[31]\,
      R => SR(0)
    );
\ireg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(32),
      Q => \^q\(0),
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(4),
      Q => \ireg_reg_n_1_[4]\,
      R => SR(0)
    );
\ireg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(5),
      Q => \ireg_reg_n_1_[5]\,
      R => SR(0)
    );
\ireg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(6),
      Q => \ireg_reg_n_1_[6]\,
      R => SR(0)
    );
\ireg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(7),
      Q => \ireg_reg_n_1_[7]\,
      R => SR(0)
    );
\ireg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(8),
      Q => \ireg_reg_n_1_[8]\,
      R => SR(0)
    );
\ireg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(9),
      Q => \ireg_reg_n_1_[9]\,
      R => SR(0)
    );
\odata[0]_i_1__75\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \ireg_reg[32]_0\(0),
      I2 => \^q\(0),
      O => D(0)
    );
\odata[10]_i_1__43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[10]\,
      I1 => \ireg_reg[32]_0\(10),
      I2 => \^q\(0),
      O => D(10)
    );
\odata[11]_i_1__43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[11]\,
      I1 => \ireg_reg[32]_0\(11),
      I2 => \^q\(0),
      O => D(11)
    );
\odata[12]_i_1__43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[12]\,
      I1 => \ireg_reg[32]_0\(12),
      I2 => \^q\(0),
      O => D(12)
    );
\odata[13]_i_1__43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[13]\,
      I1 => \ireg_reg[32]_0\(13),
      I2 => \^q\(0),
      O => D(13)
    );
\odata[14]_i_1__43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[14]\,
      I1 => \ireg_reg[32]_0\(14),
      I2 => \^q\(0),
      O => D(14)
    );
\odata[15]_i_1__43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[15]\,
      I1 => \ireg_reg[32]_0\(15),
      I2 => \^q\(0),
      O => D(15)
    );
\odata[16]_i_1__43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[16]\,
      I1 => \ireg_reg[32]_0\(16),
      I2 => \^q\(0),
      O => D(16)
    );
\odata[17]_i_1__43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[17]\,
      I1 => \ireg_reg[32]_0\(17),
      I2 => \^q\(0),
      O => D(17)
    );
\odata[18]_i_1__43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[18]\,
      I1 => \ireg_reg[32]_0\(18),
      I2 => \^q\(0),
      O => D(18)
    );
\odata[19]_i_1__43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[19]\,
      I1 => \ireg_reg[32]_0\(19),
      I2 => \^q\(0),
      O => D(19)
    );
\odata[1]_i_1__75\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \ireg_reg[32]_0\(1),
      I2 => \^q\(0),
      O => D(1)
    );
\odata[20]_i_1__43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[20]\,
      I1 => \ireg_reg[32]_0\(20),
      I2 => \^q\(0),
      O => D(20)
    );
\odata[21]_i_1__43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[21]\,
      I1 => \ireg_reg[32]_0\(21),
      I2 => \^q\(0),
      O => D(21)
    );
\odata[22]_i_1__43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[22]\,
      I1 => \ireg_reg[32]_0\(22),
      I2 => \^q\(0),
      O => D(22)
    );
\odata[23]_i_1__43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[23]\,
      I1 => \ireg_reg[32]_0\(23),
      I2 => \^q\(0),
      O => D(23)
    );
\odata[24]_i_1__43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[24]\,
      I1 => \ireg_reg[32]_0\(24),
      I2 => \^q\(0),
      O => D(24)
    );
\odata[25]_i_1__43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[25]\,
      I1 => \ireg_reg[32]_0\(25),
      I2 => \^q\(0),
      O => D(25)
    );
\odata[26]_i_1__43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[26]\,
      I1 => \ireg_reg[32]_0\(26),
      I2 => \^q\(0),
      O => D(26)
    );
\odata[27]_i_1__43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[27]\,
      I1 => \ireg_reg[32]_0\(27),
      I2 => \^q\(0),
      O => D(27)
    );
\odata[28]_i_1__43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[28]\,
      I1 => \ireg_reg[32]_0\(28),
      I2 => \^q\(0),
      O => D(28)
    );
\odata[29]_i_1__43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[29]\,
      I1 => \ireg_reg[32]_0\(29),
      I2 => \^q\(0),
      O => D(29)
    );
\odata[2]_i_1__75\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \ireg_reg[32]_0\(2),
      I2 => \^q\(0),
      O => D(2)
    );
\odata[30]_i_1__43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[30]\,
      I1 => \ireg_reg[32]_0\(30),
      I2 => \^q\(0),
      O => D(30)
    );
\odata[31]_i_2__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[31]\,
      I1 => \ireg_reg[32]_0\(31),
      I2 => \^q\(0),
      O => D(31)
    );
\odata[3]_i_1__75\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => \ireg_reg[32]_0\(3),
      I2 => \^q\(0),
      O => D(3)
    );
\odata[4]_i_1__43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[4]\,
      I1 => \ireg_reg[32]_0\(4),
      I2 => \^q\(0),
      O => D(4)
    );
\odata[5]_i_1__43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[5]\,
      I1 => \ireg_reg[32]_0\(5),
      I2 => \^q\(0),
      O => D(5)
    );
\odata[6]_i_1__43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[6]\,
      I1 => \ireg_reg[32]_0\(6),
      I2 => \^q\(0),
      O => D(6)
    );
\odata[7]_i_1__43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[7]\,
      I1 => \ireg_reg[32]_0\(7),
      I2 => \^q\(0),
      O => D(7)
    );
\odata[8]_i_1__43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[8]\,
      I1 => \ireg_reg[32]_0\(8),
      I2 => \^q\(0),
      O => D(8)
    );
\odata[9]_i_1__43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[9]\,
      I1 => \ireg_reg[32]_0\(9),
      I2 => \^q\(0),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_ibuf_425 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[32]_0\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_ibuf_425 : entity is "ibuf";
end vector_add_1_mult_constant_0_0_ibuf_425;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_ibuf_425 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[10]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[11]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[12]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[13]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[14]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[15]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[16]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[17]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[18]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[19]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[20]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[21]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[22]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[23]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[24]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[25]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[26]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[27]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[28]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[29]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[30]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[31]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[4]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[5]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[6]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[7]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[8]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[9]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[0]_i_1__74\ : label is "soft_lutpair773";
  attribute SOFT_HLUTNM of \odata[10]_i_1__42\ : label is "soft_lutpair768";
  attribute SOFT_HLUTNM of \odata[11]_i_1__42\ : label is "soft_lutpair768";
  attribute SOFT_HLUTNM of \odata[12]_i_1__42\ : label is "soft_lutpair767";
  attribute SOFT_HLUTNM of \odata[13]_i_1__42\ : label is "soft_lutpair767";
  attribute SOFT_HLUTNM of \odata[14]_i_1__42\ : label is "soft_lutpair766";
  attribute SOFT_HLUTNM of \odata[15]_i_1__42\ : label is "soft_lutpair766";
  attribute SOFT_HLUTNM of \odata[16]_i_1__42\ : label is "soft_lutpair765";
  attribute SOFT_HLUTNM of \odata[17]_i_1__42\ : label is "soft_lutpair765";
  attribute SOFT_HLUTNM of \odata[18]_i_1__42\ : label is "soft_lutpair764";
  attribute SOFT_HLUTNM of \odata[19]_i_1__42\ : label is "soft_lutpair764";
  attribute SOFT_HLUTNM of \odata[1]_i_1__74\ : label is "soft_lutpair773";
  attribute SOFT_HLUTNM of \odata[20]_i_1__42\ : label is "soft_lutpair763";
  attribute SOFT_HLUTNM of \odata[21]_i_1__42\ : label is "soft_lutpair763";
  attribute SOFT_HLUTNM of \odata[22]_i_1__42\ : label is "soft_lutpair762";
  attribute SOFT_HLUTNM of \odata[23]_i_1__42\ : label is "soft_lutpair762";
  attribute SOFT_HLUTNM of \odata[24]_i_1__42\ : label is "soft_lutpair761";
  attribute SOFT_HLUTNM of \odata[25]_i_1__42\ : label is "soft_lutpair761";
  attribute SOFT_HLUTNM of \odata[26]_i_1__42\ : label is "soft_lutpair760";
  attribute SOFT_HLUTNM of \odata[27]_i_1__42\ : label is "soft_lutpair760";
  attribute SOFT_HLUTNM of \odata[28]_i_1__42\ : label is "soft_lutpair759";
  attribute SOFT_HLUTNM of \odata[29]_i_1__42\ : label is "soft_lutpair759";
  attribute SOFT_HLUTNM of \odata[2]_i_1__74\ : label is "soft_lutpair772";
  attribute SOFT_HLUTNM of \odata[30]_i_1__42\ : label is "soft_lutpair758";
  attribute SOFT_HLUTNM of \odata[31]_i_2__9\ : label is "soft_lutpair758";
  attribute SOFT_HLUTNM of \odata[3]_i_1__74\ : label is "soft_lutpair772";
  attribute SOFT_HLUTNM of \odata[4]_i_1__42\ : label is "soft_lutpair771";
  attribute SOFT_HLUTNM of \odata[5]_i_1__42\ : label is "soft_lutpair771";
  attribute SOFT_HLUTNM of \odata[6]_i_1__42\ : label is "soft_lutpair770";
  attribute SOFT_HLUTNM of \odata[7]_i_1__42\ : label is "soft_lutpair770";
  attribute SOFT_HLUTNM of \odata[8]_i_1__42\ : label is "soft_lutpair769";
  attribute SOFT_HLUTNM of \odata[9]_i_1__42\ : label is "soft_lutpair769";
begin
  Q(0) <= \^q\(0);
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(10),
      Q => \ireg_reg_n_1_[10]\,
      R => SR(0)
    );
\ireg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(11),
      Q => \ireg_reg_n_1_[11]\,
      R => SR(0)
    );
\ireg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(12),
      Q => \ireg_reg_n_1_[12]\,
      R => SR(0)
    );
\ireg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(13),
      Q => \ireg_reg_n_1_[13]\,
      R => SR(0)
    );
\ireg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(14),
      Q => \ireg_reg_n_1_[14]\,
      R => SR(0)
    );
\ireg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(15),
      Q => \ireg_reg_n_1_[15]\,
      R => SR(0)
    );
\ireg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(16),
      Q => \ireg_reg_n_1_[16]\,
      R => SR(0)
    );
\ireg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(17),
      Q => \ireg_reg_n_1_[17]\,
      R => SR(0)
    );
\ireg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(18),
      Q => \ireg_reg_n_1_[18]\,
      R => SR(0)
    );
\ireg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(19),
      Q => \ireg_reg_n_1_[19]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(20),
      Q => \ireg_reg_n_1_[20]\,
      R => SR(0)
    );
\ireg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(21),
      Q => \ireg_reg_n_1_[21]\,
      R => SR(0)
    );
\ireg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(22),
      Q => \ireg_reg_n_1_[22]\,
      R => SR(0)
    );
\ireg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(23),
      Q => \ireg_reg_n_1_[23]\,
      R => SR(0)
    );
\ireg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(24),
      Q => \ireg_reg_n_1_[24]\,
      R => SR(0)
    );
\ireg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(25),
      Q => \ireg_reg_n_1_[25]\,
      R => SR(0)
    );
\ireg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(26),
      Q => \ireg_reg_n_1_[26]\,
      R => SR(0)
    );
\ireg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(27),
      Q => \ireg_reg_n_1_[27]\,
      R => SR(0)
    );
\ireg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(28),
      Q => \ireg_reg_n_1_[28]\,
      R => SR(0)
    );
\ireg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(29),
      Q => \ireg_reg_n_1_[29]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(30),
      Q => \ireg_reg_n_1_[30]\,
      R => SR(0)
    );
\ireg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(31),
      Q => \ireg_reg_n_1_[31]\,
      R => SR(0)
    );
\ireg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(32),
      Q => \^q\(0),
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(4),
      Q => \ireg_reg_n_1_[4]\,
      R => SR(0)
    );
\ireg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(5),
      Q => \ireg_reg_n_1_[5]\,
      R => SR(0)
    );
\ireg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(6),
      Q => \ireg_reg_n_1_[6]\,
      R => SR(0)
    );
\ireg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(7),
      Q => \ireg_reg_n_1_[7]\,
      R => SR(0)
    );
\ireg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(8),
      Q => \ireg_reg_n_1_[8]\,
      R => SR(0)
    );
\ireg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(9),
      Q => \ireg_reg_n_1_[9]\,
      R => SR(0)
    );
\odata[0]_i_1__74\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \ireg_reg[32]_0\(0),
      I2 => \^q\(0),
      O => D(0)
    );
\odata[10]_i_1__42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[10]\,
      I1 => \ireg_reg[32]_0\(10),
      I2 => \^q\(0),
      O => D(10)
    );
\odata[11]_i_1__42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[11]\,
      I1 => \ireg_reg[32]_0\(11),
      I2 => \^q\(0),
      O => D(11)
    );
\odata[12]_i_1__42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[12]\,
      I1 => \ireg_reg[32]_0\(12),
      I2 => \^q\(0),
      O => D(12)
    );
\odata[13]_i_1__42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[13]\,
      I1 => \ireg_reg[32]_0\(13),
      I2 => \^q\(0),
      O => D(13)
    );
\odata[14]_i_1__42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[14]\,
      I1 => \ireg_reg[32]_0\(14),
      I2 => \^q\(0),
      O => D(14)
    );
\odata[15]_i_1__42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[15]\,
      I1 => \ireg_reg[32]_0\(15),
      I2 => \^q\(0),
      O => D(15)
    );
\odata[16]_i_1__42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[16]\,
      I1 => \ireg_reg[32]_0\(16),
      I2 => \^q\(0),
      O => D(16)
    );
\odata[17]_i_1__42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[17]\,
      I1 => \ireg_reg[32]_0\(17),
      I2 => \^q\(0),
      O => D(17)
    );
\odata[18]_i_1__42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[18]\,
      I1 => \ireg_reg[32]_0\(18),
      I2 => \^q\(0),
      O => D(18)
    );
\odata[19]_i_1__42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[19]\,
      I1 => \ireg_reg[32]_0\(19),
      I2 => \^q\(0),
      O => D(19)
    );
\odata[1]_i_1__74\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \ireg_reg[32]_0\(1),
      I2 => \^q\(0),
      O => D(1)
    );
\odata[20]_i_1__42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[20]\,
      I1 => \ireg_reg[32]_0\(20),
      I2 => \^q\(0),
      O => D(20)
    );
\odata[21]_i_1__42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[21]\,
      I1 => \ireg_reg[32]_0\(21),
      I2 => \^q\(0),
      O => D(21)
    );
\odata[22]_i_1__42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[22]\,
      I1 => \ireg_reg[32]_0\(22),
      I2 => \^q\(0),
      O => D(22)
    );
\odata[23]_i_1__42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[23]\,
      I1 => \ireg_reg[32]_0\(23),
      I2 => \^q\(0),
      O => D(23)
    );
\odata[24]_i_1__42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[24]\,
      I1 => \ireg_reg[32]_0\(24),
      I2 => \^q\(0),
      O => D(24)
    );
\odata[25]_i_1__42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[25]\,
      I1 => \ireg_reg[32]_0\(25),
      I2 => \^q\(0),
      O => D(25)
    );
\odata[26]_i_1__42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[26]\,
      I1 => \ireg_reg[32]_0\(26),
      I2 => \^q\(0),
      O => D(26)
    );
\odata[27]_i_1__42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[27]\,
      I1 => \ireg_reg[32]_0\(27),
      I2 => \^q\(0),
      O => D(27)
    );
\odata[28]_i_1__42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[28]\,
      I1 => \ireg_reg[32]_0\(28),
      I2 => \^q\(0),
      O => D(28)
    );
\odata[29]_i_1__42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[29]\,
      I1 => \ireg_reg[32]_0\(29),
      I2 => \^q\(0),
      O => D(29)
    );
\odata[2]_i_1__74\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \ireg_reg[32]_0\(2),
      I2 => \^q\(0),
      O => D(2)
    );
\odata[30]_i_1__42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[30]\,
      I1 => \ireg_reg[32]_0\(30),
      I2 => \^q\(0),
      O => D(30)
    );
\odata[31]_i_2__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[31]\,
      I1 => \ireg_reg[32]_0\(31),
      I2 => \^q\(0),
      O => D(31)
    );
\odata[3]_i_1__74\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => \ireg_reg[32]_0\(3),
      I2 => \^q\(0),
      O => D(3)
    );
\odata[4]_i_1__42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[4]\,
      I1 => \ireg_reg[32]_0\(4),
      I2 => \^q\(0),
      O => D(4)
    );
\odata[5]_i_1__42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[5]\,
      I1 => \ireg_reg[32]_0\(5),
      I2 => \^q\(0),
      O => D(5)
    );
\odata[6]_i_1__42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[6]\,
      I1 => \ireg_reg[32]_0\(6),
      I2 => \^q\(0),
      O => D(6)
    );
\odata[7]_i_1__42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[7]\,
      I1 => \ireg_reg[32]_0\(7),
      I2 => \^q\(0),
      O => D(7)
    );
\odata[8]_i_1__42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[8]\,
      I1 => \ireg_reg[32]_0\(8),
      I2 => \^q\(0),
      O => D(8)
    );
\odata[9]_i_1__42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[9]\,
      I1 => \ireg_reg[32]_0\(9),
      I2 => \^q\(0),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_ibuf_439 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[32]_0\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_ibuf_439 : entity is "ibuf";
end vector_add_1_mult_constant_0_0_ibuf_439;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_ibuf_439 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[10]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[11]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[12]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[13]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[14]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[15]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[16]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[17]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[18]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[19]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[20]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[21]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[22]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[23]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[24]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[25]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[26]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[27]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[28]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[29]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[30]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[31]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[4]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[5]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[6]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[7]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[8]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[9]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[0]_i_1__73\ : label is "soft_lutpair744";
  attribute SOFT_HLUTNM of \odata[10]_i_1__41\ : label is "soft_lutpair739";
  attribute SOFT_HLUTNM of \odata[11]_i_1__41\ : label is "soft_lutpair739";
  attribute SOFT_HLUTNM of \odata[12]_i_1__41\ : label is "soft_lutpair738";
  attribute SOFT_HLUTNM of \odata[13]_i_1__41\ : label is "soft_lutpair738";
  attribute SOFT_HLUTNM of \odata[14]_i_1__41\ : label is "soft_lutpair737";
  attribute SOFT_HLUTNM of \odata[15]_i_1__41\ : label is "soft_lutpair737";
  attribute SOFT_HLUTNM of \odata[16]_i_1__41\ : label is "soft_lutpair736";
  attribute SOFT_HLUTNM of \odata[17]_i_1__41\ : label is "soft_lutpair736";
  attribute SOFT_HLUTNM of \odata[18]_i_1__41\ : label is "soft_lutpair735";
  attribute SOFT_HLUTNM of \odata[19]_i_1__41\ : label is "soft_lutpair735";
  attribute SOFT_HLUTNM of \odata[1]_i_1__73\ : label is "soft_lutpair744";
  attribute SOFT_HLUTNM of \odata[20]_i_1__41\ : label is "soft_lutpair734";
  attribute SOFT_HLUTNM of \odata[21]_i_1__41\ : label is "soft_lutpair734";
  attribute SOFT_HLUTNM of \odata[22]_i_1__41\ : label is "soft_lutpair733";
  attribute SOFT_HLUTNM of \odata[23]_i_1__41\ : label is "soft_lutpair733";
  attribute SOFT_HLUTNM of \odata[24]_i_1__41\ : label is "soft_lutpair732";
  attribute SOFT_HLUTNM of \odata[25]_i_1__41\ : label is "soft_lutpair732";
  attribute SOFT_HLUTNM of \odata[26]_i_1__41\ : label is "soft_lutpair731";
  attribute SOFT_HLUTNM of \odata[27]_i_1__41\ : label is "soft_lutpair731";
  attribute SOFT_HLUTNM of \odata[28]_i_1__41\ : label is "soft_lutpair730";
  attribute SOFT_HLUTNM of \odata[29]_i_1__41\ : label is "soft_lutpair730";
  attribute SOFT_HLUTNM of \odata[2]_i_1__73\ : label is "soft_lutpair743";
  attribute SOFT_HLUTNM of \odata[30]_i_1__41\ : label is "soft_lutpair729";
  attribute SOFT_HLUTNM of \odata[31]_i_2__8\ : label is "soft_lutpair729";
  attribute SOFT_HLUTNM of \odata[3]_i_1__73\ : label is "soft_lutpair743";
  attribute SOFT_HLUTNM of \odata[4]_i_1__41\ : label is "soft_lutpair742";
  attribute SOFT_HLUTNM of \odata[5]_i_1__41\ : label is "soft_lutpair742";
  attribute SOFT_HLUTNM of \odata[6]_i_1__41\ : label is "soft_lutpair741";
  attribute SOFT_HLUTNM of \odata[7]_i_1__41\ : label is "soft_lutpair741";
  attribute SOFT_HLUTNM of \odata[8]_i_1__41\ : label is "soft_lutpair740";
  attribute SOFT_HLUTNM of \odata[9]_i_1__41\ : label is "soft_lutpair740";
begin
  Q(0) <= \^q\(0);
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(10),
      Q => \ireg_reg_n_1_[10]\,
      R => SR(0)
    );
\ireg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(11),
      Q => \ireg_reg_n_1_[11]\,
      R => SR(0)
    );
\ireg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(12),
      Q => \ireg_reg_n_1_[12]\,
      R => SR(0)
    );
\ireg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(13),
      Q => \ireg_reg_n_1_[13]\,
      R => SR(0)
    );
\ireg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(14),
      Q => \ireg_reg_n_1_[14]\,
      R => SR(0)
    );
\ireg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(15),
      Q => \ireg_reg_n_1_[15]\,
      R => SR(0)
    );
\ireg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(16),
      Q => \ireg_reg_n_1_[16]\,
      R => SR(0)
    );
\ireg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(17),
      Q => \ireg_reg_n_1_[17]\,
      R => SR(0)
    );
\ireg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(18),
      Q => \ireg_reg_n_1_[18]\,
      R => SR(0)
    );
\ireg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(19),
      Q => \ireg_reg_n_1_[19]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(20),
      Q => \ireg_reg_n_1_[20]\,
      R => SR(0)
    );
\ireg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(21),
      Q => \ireg_reg_n_1_[21]\,
      R => SR(0)
    );
\ireg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(22),
      Q => \ireg_reg_n_1_[22]\,
      R => SR(0)
    );
\ireg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(23),
      Q => \ireg_reg_n_1_[23]\,
      R => SR(0)
    );
\ireg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(24),
      Q => \ireg_reg_n_1_[24]\,
      R => SR(0)
    );
\ireg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(25),
      Q => \ireg_reg_n_1_[25]\,
      R => SR(0)
    );
\ireg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(26),
      Q => \ireg_reg_n_1_[26]\,
      R => SR(0)
    );
\ireg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(27),
      Q => \ireg_reg_n_1_[27]\,
      R => SR(0)
    );
\ireg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(28),
      Q => \ireg_reg_n_1_[28]\,
      R => SR(0)
    );
\ireg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(29),
      Q => \ireg_reg_n_1_[29]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(30),
      Q => \ireg_reg_n_1_[30]\,
      R => SR(0)
    );
\ireg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(31),
      Q => \ireg_reg_n_1_[31]\,
      R => SR(0)
    );
\ireg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(32),
      Q => \^q\(0),
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(4),
      Q => \ireg_reg_n_1_[4]\,
      R => SR(0)
    );
\ireg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(5),
      Q => \ireg_reg_n_1_[5]\,
      R => SR(0)
    );
\ireg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(6),
      Q => \ireg_reg_n_1_[6]\,
      R => SR(0)
    );
\ireg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(7),
      Q => \ireg_reg_n_1_[7]\,
      R => SR(0)
    );
\ireg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(8),
      Q => \ireg_reg_n_1_[8]\,
      R => SR(0)
    );
\ireg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(9),
      Q => \ireg_reg_n_1_[9]\,
      R => SR(0)
    );
\odata[0]_i_1__73\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \ireg_reg[32]_0\(0),
      I2 => \^q\(0),
      O => D(0)
    );
\odata[10]_i_1__41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[10]\,
      I1 => \ireg_reg[32]_0\(10),
      I2 => \^q\(0),
      O => D(10)
    );
\odata[11]_i_1__41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[11]\,
      I1 => \ireg_reg[32]_0\(11),
      I2 => \^q\(0),
      O => D(11)
    );
\odata[12]_i_1__41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[12]\,
      I1 => \ireg_reg[32]_0\(12),
      I2 => \^q\(0),
      O => D(12)
    );
\odata[13]_i_1__41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[13]\,
      I1 => \ireg_reg[32]_0\(13),
      I2 => \^q\(0),
      O => D(13)
    );
\odata[14]_i_1__41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[14]\,
      I1 => \ireg_reg[32]_0\(14),
      I2 => \^q\(0),
      O => D(14)
    );
\odata[15]_i_1__41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[15]\,
      I1 => \ireg_reg[32]_0\(15),
      I2 => \^q\(0),
      O => D(15)
    );
\odata[16]_i_1__41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[16]\,
      I1 => \ireg_reg[32]_0\(16),
      I2 => \^q\(0),
      O => D(16)
    );
\odata[17]_i_1__41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[17]\,
      I1 => \ireg_reg[32]_0\(17),
      I2 => \^q\(0),
      O => D(17)
    );
\odata[18]_i_1__41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[18]\,
      I1 => \ireg_reg[32]_0\(18),
      I2 => \^q\(0),
      O => D(18)
    );
\odata[19]_i_1__41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[19]\,
      I1 => \ireg_reg[32]_0\(19),
      I2 => \^q\(0),
      O => D(19)
    );
\odata[1]_i_1__73\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \ireg_reg[32]_0\(1),
      I2 => \^q\(0),
      O => D(1)
    );
\odata[20]_i_1__41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[20]\,
      I1 => \ireg_reg[32]_0\(20),
      I2 => \^q\(0),
      O => D(20)
    );
\odata[21]_i_1__41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[21]\,
      I1 => \ireg_reg[32]_0\(21),
      I2 => \^q\(0),
      O => D(21)
    );
\odata[22]_i_1__41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[22]\,
      I1 => \ireg_reg[32]_0\(22),
      I2 => \^q\(0),
      O => D(22)
    );
\odata[23]_i_1__41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[23]\,
      I1 => \ireg_reg[32]_0\(23),
      I2 => \^q\(0),
      O => D(23)
    );
\odata[24]_i_1__41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[24]\,
      I1 => \ireg_reg[32]_0\(24),
      I2 => \^q\(0),
      O => D(24)
    );
\odata[25]_i_1__41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[25]\,
      I1 => \ireg_reg[32]_0\(25),
      I2 => \^q\(0),
      O => D(25)
    );
\odata[26]_i_1__41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[26]\,
      I1 => \ireg_reg[32]_0\(26),
      I2 => \^q\(0),
      O => D(26)
    );
\odata[27]_i_1__41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[27]\,
      I1 => \ireg_reg[32]_0\(27),
      I2 => \^q\(0),
      O => D(27)
    );
\odata[28]_i_1__41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[28]\,
      I1 => \ireg_reg[32]_0\(28),
      I2 => \^q\(0),
      O => D(28)
    );
\odata[29]_i_1__41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[29]\,
      I1 => \ireg_reg[32]_0\(29),
      I2 => \^q\(0),
      O => D(29)
    );
\odata[2]_i_1__73\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \ireg_reg[32]_0\(2),
      I2 => \^q\(0),
      O => D(2)
    );
\odata[30]_i_1__41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[30]\,
      I1 => \ireg_reg[32]_0\(30),
      I2 => \^q\(0),
      O => D(30)
    );
\odata[31]_i_2__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[31]\,
      I1 => \ireg_reg[32]_0\(31),
      I2 => \^q\(0),
      O => D(31)
    );
\odata[3]_i_1__73\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => \ireg_reg[32]_0\(3),
      I2 => \^q\(0),
      O => D(3)
    );
\odata[4]_i_1__41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[4]\,
      I1 => \ireg_reg[32]_0\(4),
      I2 => \^q\(0),
      O => D(4)
    );
\odata[5]_i_1__41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[5]\,
      I1 => \ireg_reg[32]_0\(5),
      I2 => \^q\(0),
      O => D(5)
    );
\odata[6]_i_1__41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[6]\,
      I1 => \ireg_reg[32]_0\(6),
      I2 => \^q\(0),
      O => D(6)
    );
\odata[7]_i_1__41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[7]\,
      I1 => \ireg_reg[32]_0\(7),
      I2 => \^q\(0),
      O => D(7)
    );
\odata[8]_i_1__41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[8]\,
      I1 => \ireg_reg[32]_0\(8),
      I2 => \^q\(0),
      O => D(8)
    );
\odata[9]_i_1__41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[9]\,
      I1 => \ireg_reg[32]_0\(9),
      I2 => \^q\(0),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_ibuf_453 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[32]_0\ : out STD_LOGIC;
    \ireg_reg[32]_1\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    \ireg[32]_i_8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg[32]_i_8_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    \ireg[32]_i_8_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_ibuf_453 : entity is "ibuf";
end vector_add_1_mult_constant_0_0_ibuf_453;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_ibuf_453 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[10]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[11]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[12]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[13]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[14]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[15]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[16]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[17]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[18]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[19]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[20]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[21]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[22]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[23]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[24]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[25]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[26]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[27]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[28]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[29]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[30]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[31]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[4]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[5]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[6]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[7]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[8]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[9]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[0]_i_1__63\ : label is "soft_lutpair717";
  attribute SOFT_HLUTNM of \odata[10]_i_1__31\ : label is "soft_lutpair712";
  attribute SOFT_HLUTNM of \odata[11]_i_1__31\ : label is "soft_lutpair712";
  attribute SOFT_HLUTNM of \odata[12]_i_1__31\ : label is "soft_lutpair711";
  attribute SOFT_HLUTNM of \odata[13]_i_1__31\ : label is "soft_lutpair711";
  attribute SOFT_HLUTNM of \odata[14]_i_1__31\ : label is "soft_lutpair710";
  attribute SOFT_HLUTNM of \odata[15]_i_1__31\ : label is "soft_lutpair710";
  attribute SOFT_HLUTNM of \odata[16]_i_1__31\ : label is "soft_lutpair709";
  attribute SOFT_HLUTNM of \odata[17]_i_1__31\ : label is "soft_lutpair709";
  attribute SOFT_HLUTNM of \odata[18]_i_1__31\ : label is "soft_lutpair708";
  attribute SOFT_HLUTNM of \odata[19]_i_1__31\ : label is "soft_lutpair708";
  attribute SOFT_HLUTNM of \odata[1]_i_1__63\ : label is "soft_lutpair717";
  attribute SOFT_HLUTNM of \odata[20]_i_1__31\ : label is "soft_lutpair707";
  attribute SOFT_HLUTNM of \odata[21]_i_1__31\ : label is "soft_lutpair707";
  attribute SOFT_HLUTNM of \odata[22]_i_1__31\ : label is "soft_lutpair706";
  attribute SOFT_HLUTNM of \odata[23]_i_1__31\ : label is "soft_lutpair706";
  attribute SOFT_HLUTNM of \odata[24]_i_1__31\ : label is "soft_lutpair705";
  attribute SOFT_HLUTNM of \odata[25]_i_1__31\ : label is "soft_lutpair705";
  attribute SOFT_HLUTNM of \odata[26]_i_1__31\ : label is "soft_lutpair704";
  attribute SOFT_HLUTNM of \odata[27]_i_1__31\ : label is "soft_lutpair704";
  attribute SOFT_HLUTNM of \odata[28]_i_1__31\ : label is "soft_lutpair703";
  attribute SOFT_HLUTNM of \odata[29]_i_1__31\ : label is "soft_lutpair703";
  attribute SOFT_HLUTNM of \odata[2]_i_1__63\ : label is "soft_lutpair716";
  attribute SOFT_HLUTNM of \odata[30]_i_1__31\ : label is "soft_lutpair702";
  attribute SOFT_HLUTNM of \odata[31]_i_3\ : label is "soft_lutpair702";
  attribute SOFT_HLUTNM of \odata[3]_i_1__63\ : label is "soft_lutpair716";
  attribute SOFT_HLUTNM of \odata[4]_i_1__31\ : label is "soft_lutpair715";
  attribute SOFT_HLUTNM of \odata[5]_i_1__31\ : label is "soft_lutpair715";
  attribute SOFT_HLUTNM of \odata[6]_i_1__31\ : label is "soft_lutpair714";
  attribute SOFT_HLUTNM of \odata[7]_i_1__31\ : label is "soft_lutpair714";
  attribute SOFT_HLUTNM of \odata[8]_i_1__31\ : label is "soft_lutpair713";
  attribute SOFT_HLUTNM of \odata[9]_i_1__31\ : label is "soft_lutpair713";
begin
  Q(0) <= \^q\(0);
\ireg[32]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \^q\(0),
      I1 => \ireg[32]_i_8\(0),
      I2 => \ireg[32]_i_8_0\(0),
      I3 => ap_rst_n,
      I4 => \ireg[32]_i_8_1\(0),
      O => \ireg_reg[32]_0\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_1\(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_1\(10),
      Q => \ireg_reg_n_1_[10]\,
      R => SR(0)
    );
\ireg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_1\(11),
      Q => \ireg_reg_n_1_[11]\,
      R => SR(0)
    );
\ireg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_1\(12),
      Q => \ireg_reg_n_1_[12]\,
      R => SR(0)
    );
\ireg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_1\(13),
      Q => \ireg_reg_n_1_[13]\,
      R => SR(0)
    );
\ireg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_1\(14),
      Q => \ireg_reg_n_1_[14]\,
      R => SR(0)
    );
\ireg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_1\(15),
      Q => \ireg_reg_n_1_[15]\,
      R => SR(0)
    );
\ireg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_1\(16),
      Q => \ireg_reg_n_1_[16]\,
      R => SR(0)
    );
\ireg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_1\(17),
      Q => \ireg_reg_n_1_[17]\,
      R => SR(0)
    );
\ireg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_1\(18),
      Q => \ireg_reg_n_1_[18]\,
      R => SR(0)
    );
\ireg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_1\(19),
      Q => \ireg_reg_n_1_[19]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_1\(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_1\(20),
      Q => \ireg_reg_n_1_[20]\,
      R => SR(0)
    );
\ireg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_1\(21),
      Q => \ireg_reg_n_1_[21]\,
      R => SR(0)
    );
\ireg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_1\(22),
      Q => \ireg_reg_n_1_[22]\,
      R => SR(0)
    );
\ireg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_1\(23),
      Q => \ireg_reg_n_1_[23]\,
      R => SR(0)
    );
\ireg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_1\(24),
      Q => \ireg_reg_n_1_[24]\,
      R => SR(0)
    );
\ireg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_1\(25),
      Q => \ireg_reg_n_1_[25]\,
      R => SR(0)
    );
\ireg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_1\(26),
      Q => \ireg_reg_n_1_[26]\,
      R => SR(0)
    );
\ireg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_1\(27),
      Q => \ireg_reg_n_1_[27]\,
      R => SR(0)
    );
\ireg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_1\(28),
      Q => \ireg_reg_n_1_[28]\,
      R => SR(0)
    );
\ireg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_1\(29),
      Q => \ireg_reg_n_1_[29]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_1\(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_1\(30),
      Q => \ireg_reg_n_1_[30]\,
      R => SR(0)
    );
\ireg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_1\(31),
      Q => \ireg_reg_n_1_[31]\,
      R => SR(0)
    );
\ireg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_1\(32),
      Q => \^q\(0),
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_1\(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_1\(4),
      Q => \ireg_reg_n_1_[4]\,
      R => SR(0)
    );
\ireg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_1\(5),
      Q => \ireg_reg_n_1_[5]\,
      R => SR(0)
    );
\ireg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_1\(6),
      Q => \ireg_reg_n_1_[6]\,
      R => SR(0)
    );
\ireg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_1\(7),
      Q => \ireg_reg_n_1_[7]\,
      R => SR(0)
    );
\ireg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_1\(8),
      Q => \ireg_reg_n_1_[8]\,
      R => SR(0)
    );
\ireg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_1\(9),
      Q => \ireg_reg_n_1_[9]\,
      R => SR(0)
    );
\odata[0]_i_1__63\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \ireg_reg[32]_1\(0),
      I2 => \^q\(0),
      O => D(0)
    );
\odata[10]_i_1__31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[10]\,
      I1 => \ireg_reg[32]_1\(10),
      I2 => \^q\(0),
      O => D(10)
    );
\odata[11]_i_1__31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[11]\,
      I1 => \ireg_reg[32]_1\(11),
      I2 => \^q\(0),
      O => D(11)
    );
\odata[12]_i_1__31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[12]\,
      I1 => \ireg_reg[32]_1\(12),
      I2 => \^q\(0),
      O => D(12)
    );
\odata[13]_i_1__31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[13]\,
      I1 => \ireg_reg[32]_1\(13),
      I2 => \^q\(0),
      O => D(13)
    );
\odata[14]_i_1__31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[14]\,
      I1 => \ireg_reg[32]_1\(14),
      I2 => \^q\(0),
      O => D(14)
    );
\odata[15]_i_1__31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[15]\,
      I1 => \ireg_reg[32]_1\(15),
      I2 => \^q\(0),
      O => D(15)
    );
\odata[16]_i_1__31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[16]\,
      I1 => \ireg_reg[32]_1\(16),
      I2 => \^q\(0),
      O => D(16)
    );
\odata[17]_i_1__31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[17]\,
      I1 => \ireg_reg[32]_1\(17),
      I2 => \^q\(0),
      O => D(17)
    );
\odata[18]_i_1__31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[18]\,
      I1 => \ireg_reg[32]_1\(18),
      I2 => \^q\(0),
      O => D(18)
    );
\odata[19]_i_1__31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[19]\,
      I1 => \ireg_reg[32]_1\(19),
      I2 => \^q\(0),
      O => D(19)
    );
\odata[1]_i_1__63\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \ireg_reg[32]_1\(1),
      I2 => \^q\(0),
      O => D(1)
    );
\odata[20]_i_1__31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[20]\,
      I1 => \ireg_reg[32]_1\(20),
      I2 => \^q\(0),
      O => D(20)
    );
\odata[21]_i_1__31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[21]\,
      I1 => \ireg_reg[32]_1\(21),
      I2 => \^q\(0),
      O => D(21)
    );
\odata[22]_i_1__31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[22]\,
      I1 => \ireg_reg[32]_1\(22),
      I2 => \^q\(0),
      O => D(22)
    );
\odata[23]_i_1__31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[23]\,
      I1 => \ireg_reg[32]_1\(23),
      I2 => \^q\(0),
      O => D(23)
    );
\odata[24]_i_1__31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[24]\,
      I1 => \ireg_reg[32]_1\(24),
      I2 => \^q\(0),
      O => D(24)
    );
\odata[25]_i_1__31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[25]\,
      I1 => \ireg_reg[32]_1\(25),
      I2 => \^q\(0),
      O => D(25)
    );
\odata[26]_i_1__31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[26]\,
      I1 => \ireg_reg[32]_1\(26),
      I2 => \^q\(0),
      O => D(26)
    );
\odata[27]_i_1__31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[27]\,
      I1 => \ireg_reg[32]_1\(27),
      I2 => \^q\(0),
      O => D(27)
    );
\odata[28]_i_1__31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[28]\,
      I1 => \ireg_reg[32]_1\(28),
      I2 => \^q\(0),
      O => D(28)
    );
\odata[29]_i_1__31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[29]\,
      I1 => \ireg_reg[32]_1\(29),
      I2 => \^q\(0),
      O => D(29)
    );
\odata[2]_i_1__63\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \ireg_reg[32]_1\(2),
      I2 => \^q\(0),
      O => D(2)
    );
\odata[30]_i_1__31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[30]\,
      I1 => \ireg_reg[32]_1\(30),
      I2 => \^q\(0),
      O => D(30)
    );
\odata[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[31]\,
      I1 => \ireg_reg[32]_1\(31),
      I2 => \^q\(0),
      O => D(31)
    );
\odata[3]_i_1__63\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => \ireg_reg[32]_1\(3),
      I2 => \^q\(0),
      O => D(3)
    );
\odata[4]_i_1__31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[4]\,
      I1 => \ireg_reg[32]_1\(4),
      I2 => \^q\(0),
      O => D(4)
    );
\odata[5]_i_1__31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[5]\,
      I1 => \ireg_reg[32]_1\(5),
      I2 => \^q\(0),
      O => D(5)
    );
\odata[6]_i_1__31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[6]\,
      I1 => \ireg_reg[32]_1\(6),
      I2 => \^q\(0),
      O => D(6)
    );
\odata[7]_i_1__31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[7]\,
      I1 => \ireg_reg[32]_1\(7),
      I2 => \^q\(0),
      O => D(7)
    );
\odata[8]_i_1__31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[8]\,
      I1 => \ireg_reg[32]_1\(8),
      I2 => \^q\(0),
      O => D(8)
    );
\odata[9]_i_1__31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[9]\,
      I1 => \ireg_reg[32]_1\(9),
      I2 => \^q\(0),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_ibuf_467 is
  port (
    in_data_B_9_TREADY : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_9_TVALID : out STD_LOGIC_VECTOR ( 32 downto 0 );
    D : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_rst_n : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_ibuf_467 : entity is "ibuf";
end vector_add_1_mult_constant_0_0_ibuf_467;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_ibuf_467 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[10]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[11]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[12]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[13]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[14]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[15]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[16]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[17]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[18]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[19]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[20]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[21]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[22]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[23]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[24]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[25]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[26]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[27]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[28]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[29]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[30]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[31]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[4]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[5]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[6]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[7]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[8]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[9]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of in_data_B_9_TREADY_INST_0 : label is "soft_lutpair694";
  attribute SOFT_HLUTNM of \odata[0]_i_1__24\ : label is "soft_lutpair694";
  attribute SOFT_HLUTNM of \odata[10]_i_1__24\ : label is "soft_lutpair689";
  attribute SOFT_HLUTNM of \odata[11]_i_1__24\ : label is "soft_lutpair689";
  attribute SOFT_HLUTNM of \odata[12]_i_1__24\ : label is "soft_lutpair688";
  attribute SOFT_HLUTNM of \odata[13]_i_1__24\ : label is "soft_lutpair687";
  attribute SOFT_HLUTNM of \odata[14]_i_1__24\ : label is "soft_lutpair687";
  attribute SOFT_HLUTNM of \odata[15]_i_1__24\ : label is "soft_lutpair678";
  attribute SOFT_HLUTNM of \odata[16]_i_1__24\ : label is "soft_lutpair686";
  attribute SOFT_HLUTNM of \odata[17]_i_1__24\ : label is "soft_lutpair686";
  attribute SOFT_HLUTNM of \odata[18]_i_1__24\ : label is "soft_lutpair685";
  attribute SOFT_HLUTNM of \odata[19]_i_1__24\ : label is "soft_lutpair685";
  attribute SOFT_HLUTNM of \odata[1]_i_1__24\ : label is "soft_lutpair693";
  attribute SOFT_HLUTNM of \odata[20]_i_1__24\ : label is "soft_lutpair684";
  attribute SOFT_HLUTNM of \odata[21]_i_1__24\ : label is "soft_lutpair684";
  attribute SOFT_HLUTNM of \odata[22]_i_1__24\ : label is "soft_lutpair683";
  attribute SOFT_HLUTNM of \odata[23]_i_1__24\ : label is "soft_lutpair683";
  attribute SOFT_HLUTNM of \odata[24]_i_1__24\ : label is "soft_lutpair682";
  attribute SOFT_HLUTNM of \odata[25]_i_1__24\ : label is "soft_lutpair682";
  attribute SOFT_HLUTNM of \odata[26]_i_1__24\ : label is "soft_lutpair681";
  attribute SOFT_HLUTNM of \odata[27]_i_1__24\ : label is "soft_lutpair681";
  attribute SOFT_HLUTNM of \odata[28]_i_1__24\ : label is "soft_lutpair680";
  attribute SOFT_HLUTNM of \odata[29]_i_1__24\ : label is "soft_lutpair680";
  attribute SOFT_HLUTNM of \odata[2]_i_1__24\ : label is "soft_lutpair692";
  attribute SOFT_HLUTNM of \odata[30]_i_1__24\ : label is "soft_lutpair679";
  attribute SOFT_HLUTNM of \odata[31]_i_1__24\ : label is "soft_lutpair679";
  attribute SOFT_HLUTNM of \odata[32]_i_2__24\ : label is "soft_lutpair678";
  attribute SOFT_HLUTNM of \odata[3]_i_1__24\ : label is "soft_lutpair693";
  attribute SOFT_HLUTNM of \odata[4]_i_1__24\ : label is "soft_lutpair692";
  attribute SOFT_HLUTNM of \odata[5]_i_1__24\ : label is "soft_lutpair691";
  attribute SOFT_HLUTNM of \odata[6]_i_1__24\ : label is "soft_lutpair688";
  attribute SOFT_HLUTNM of \odata[7]_i_1__24\ : label is "soft_lutpair691";
  attribute SOFT_HLUTNM of \odata[8]_i_1__24\ : label is "soft_lutpair690";
  attribute SOFT_HLUTNM of \odata[9]_i_1__24\ : label is "soft_lutpair690";
begin
  Q(0) <= \^q\(0);
in_data_B_9_TREADY_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => D(32),
      I1 => ap_rst_n,
      I2 => \^q\(0),
      O => in_data_B_9_TREADY
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(10),
      Q => \ireg_reg_n_1_[10]\,
      R => SR(0)
    );
\ireg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(11),
      Q => \ireg_reg_n_1_[11]\,
      R => SR(0)
    );
\ireg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(12),
      Q => \ireg_reg_n_1_[12]\,
      R => SR(0)
    );
\ireg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(13),
      Q => \ireg_reg_n_1_[13]\,
      R => SR(0)
    );
\ireg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(14),
      Q => \ireg_reg_n_1_[14]\,
      R => SR(0)
    );
\ireg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(15),
      Q => \ireg_reg_n_1_[15]\,
      R => SR(0)
    );
\ireg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(16),
      Q => \ireg_reg_n_1_[16]\,
      R => SR(0)
    );
\ireg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(17),
      Q => \ireg_reg_n_1_[17]\,
      R => SR(0)
    );
\ireg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(18),
      Q => \ireg_reg_n_1_[18]\,
      R => SR(0)
    );
\ireg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(19),
      Q => \ireg_reg_n_1_[19]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(20),
      Q => \ireg_reg_n_1_[20]\,
      R => SR(0)
    );
\ireg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(21),
      Q => \ireg_reg_n_1_[21]\,
      R => SR(0)
    );
\ireg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(22),
      Q => \ireg_reg_n_1_[22]\,
      R => SR(0)
    );
\ireg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(23),
      Q => \ireg_reg_n_1_[23]\,
      R => SR(0)
    );
\ireg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(24),
      Q => \ireg_reg_n_1_[24]\,
      R => SR(0)
    );
\ireg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(25),
      Q => \ireg_reg_n_1_[25]\,
      R => SR(0)
    );
\ireg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(26),
      Q => \ireg_reg_n_1_[26]\,
      R => SR(0)
    );
\ireg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(27),
      Q => \ireg_reg_n_1_[27]\,
      R => SR(0)
    );
\ireg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(28),
      Q => \ireg_reg_n_1_[28]\,
      R => SR(0)
    );
\ireg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(29),
      Q => \ireg_reg_n_1_[29]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(30),
      Q => \ireg_reg_n_1_[30]\,
      R => SR(0)
    );
\ireg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(31),
      Q => \ireg_reg_n_1_[31]\,
      R => SR(0)
    );
\ireg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(32),
      Q => \^q\(0),
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \ireg_reg_n_1_[4]\,
      R => SR(0)
    );
\ireg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(5),
      Q => \ireg_reg_n_1_[5]\,
      R => SR(0)
    );
\ireg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(6),
      Q => \ireg_reg_n_1_[6]\,
      R => SR(0)
    );
\ireg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(7),
      Q => \ireg_reg_n_1_[7]\,
      R => SR(0)
    );
\ireg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(8),
      Q => \ireg_reg_n_1_[8]\,
      R => SR(0)
    );
\ireg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(9),
      Q => \ireg_reg_n_1_[9]\,
      R => SR(0)
    );
\odata[0]_i_1__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => D(0),
      I2 => \^q\(0),
      O => in_data_B_9_TVALID(0)
    );
\odata[10]_i_1__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[10]\,
      I1 => D(10),
      I2 => \^q\(0),
      O => in_data_B_9_TVALID(10)
    );
\odata[11]_i_1__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[11]\,
      I1 => D(11),
      I2 => \^q\(0),
      O => in_data_B_9_TVALID(11)
    );
\odata[12]_i_1__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[12]\,
      I1 => D(12),
      I2 => \^q\(0),
      O => in_data_B_9_TVALID(12)
    );
\odata[13]_i_1__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[13]\,
      I1 => D(13),
      I2 => \^q\(0),
      O => in_data_B_9_TVALID(13)
    );
\odata[14]_i_1__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[14]\,
      I1 => D(14),
      I2 => \^q\(0),
      O => in_data_B_9_TVALID(14)
    );
\odata[15]_i_1__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[15]\,
      I1 => D(15),
      I2 => \^q\(0),
      O => in_data_B_9_TVALID(15)
    );
\odata[16]_i_1__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[16]\,
      I1 => D(16),
      I2 => \^q\(0),
      O => in_data_B_9_TVALID(16)
    );
\odata[17]_i_1__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[17]\,
      I1 => D(17),
      I2 => \^q\(0),
      O => in_data_B_9_TVALID(17)
    );
\odata[18]_i_1__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[18]\,
      I1 => D(18),
      I2 => \^q\(0),
      O => in_data_B_9_TVALID(18)
    );
\odata[19]_i_1__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[19]\,
      I1 => D(19),
      I2 => \^q\(0),
      O => in_data_B_9_TVALID(19)
    );
\odata[1]_i_1__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => D(1),
      I2 => \^q\(0),
      O => in_data_B_9_TVALID(1)
    );
\odata[20]_i_1__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[20]\,
      I1 => D(20),
      I2 => \^q\(0),
      O => in_data_B_9_TVALID(20)
    );
\odata[21]_i_1__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[21]\,
      I1 => D(21),
      I2 => \^q\(0),
      O => in_data_B_9_TVALID(21)
    );
\odata[22]_i_1__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[22]\,
      I1 => D(22),
      I2 => \^q\(0),
      O => in_data_B_9_TVALID(22)
    );
\odata[23]_i_1__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[23]\,
      I1 => D(23),
      I2 => \^q\(0),
      O => in_data_B_9_TVALID(23)
    );
\odata[24]_i_1__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[24]\,
      I1 => D(24),
      I2 => \^q\(0),
      O => in_data_B_9_TVALID(24)
    );
\odata[25]_i_1__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[25]\,
      I1 => D(25),
      I2 => \^q\(0),
      O => in_data_B_9_TVALID(25)
    );
\odata[26]_i_1__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[26]\,
      I1 => D(26),
      I2 => \^q\(0),
      O => in_data_B_9_TVALID(26)
    );
\odata[27]_i_1__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[27]\,
      I1 => D(27),
      I2 => \^q\(0),
      O => in_data_B_9_TVALID(27)
    );
\odata[28]_i_1__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[28]\,
      I1 => D(28),
      I2 => \^q\(0),
      O => in_data_B_9_TVALID(28)
    );
\odata[29]_i_1__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[29]\,
      I1 => D(29),
      I2 => \^q\(0),
      O => in_data_B_9_TVALID(29)
    );
\odata[2]_i_1__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => D(2),
      I2 => \^q\(0),
      O => in_data_B_9_TVALID(2)
    );
\odata[30]_i_1__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[30]\,
      I1 => D(30),
      I2 => \^q\(0),
      O => in_data_B_9_TVALID(30)
    );
\odata[31]_i_1__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[31]\,
      I1 => D(31),
      I2 => \^q\(0),
      O => in_data_B_9_TVALID(31)
    );
\odata[32]_i_2__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => D(32),
      I1 => \^q\(0),
      O => in_data_B_9_TVALID(32)
    );
\odata[3]_i_1__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => D(3),
      I2 => \^q\(0),
      O => in_data_B_9_TVALID(3)
    );
\odata[4]_i_1__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[4]\,
      I1 => D(4),
      I2 => \^q\(0),
      O => in_data_B_9_TVALID(4)
    );
\odata[5]_i_1__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[5]\,
      I1 => D(5),
      I2 => \^q\(0),
      O => in_data_B_9_TVALID(5)
    );
\odata[6]_i_1__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[6]\,
      I1 => D(6),
      I2 => \^q\(0),
      O => in_data_B_9_TVALID(6)
    );
\odata[7]_i_1__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[7]\,
      I1 => D(7),
      I2 => \^q\(0),
      O => in_data_B_9_TVALID(7)
    );
\odata[8]_i_1__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[8]\,
      I1 => D(8),
      I2 => \^q\(0),
      O => in_data_B_9_TVALID(8)
    );
\odata[9]_i_1__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[9]\,
      I1 => D(9),
      I2 => \^q\(0),
      O => in_data_B_9_TVALID(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_ibuf_481 is
  port (
    in_data_B_8_TREADY : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_8_TVALID : out STD_LOGIC_VECTOR ( 32 downto 0 );
    D : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_rst_n : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_ibuf_481 : entity is "ibuf";
end vector_add_1_mult_constant_0_0_ibuf_481;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_ibuf_481 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[10]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[11]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[12]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[13]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[14]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[15]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[16]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[17]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[18]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[19]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[20]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[21]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[22]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[23]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[24]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[25]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[26]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[27]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[28]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[29]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[30]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[31]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[4]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[5]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[6]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[7]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[8]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[9]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of in_data_B_8_TREADY_INST_0 : label is "soft_lutpair670";
  attribute SOFT_HLUTNM of \odata[0]_i_1__23\ : label is "soft_lutpair670";
  attribute SOFT_HLUTNM of \odata[10]_i_1__23\ : label is "soft_lutpair665";
  attribute SOFT_HLUTNM of \odata[11]_i_1__23\ : label is "soft_lutpair665";
  attribute SOFT_HLUTNM of \odata[12]_i_1__23\ : label is "soft_lutpair664";
  attribute SOFT_HLUTNM of \odata[13]_i_1__23\ : label is "soft_lutpair663";
  attribute SOFT_HLUTNM of \odata[14]_i_1__23\ : label is "soft_lutpair663";
  attribute SOFT_HLUTNM of \odata[15]_i_1__23\ : label is "soft_lutpair654";
  attribute SOFT_HLUTNM of \odata[16]_i_1__23\ : label is "soft_lutpair662";
  attribute SOFT_HLUTNM of \odata[17]_i_1__23\ : label is "soft_lutpair662";
  attribute SOFT_HLUTNM of \odata[18]_i_1__23\ : label is "soft_lutpair661";
  attribute SOFT_HLUTNM of \odata[19]_i_1__23\ : label is "soft_lutpair661";
  attribute SOFT_HLUTNM of \odata[1]_i_1__23\ : label is "soft_lutpair669";
  attribute SOFT_HLUTNM of \odata[20]_i_1__23\ : label is "soft_lutpair660";
  attribute SOFT_HLUTNM of \odata[21]_i_1__23\ : label is "soft_lutpair660";
  attribute SOFT_HLUTNM of \odata[22]_i_1__23\ : label is "soft_lutpair659";
  attribute SOFT_HLUTNM of \odata[23]_i_1__23\ : label is "soft_lutpair659";
  attribute SOFT_HLUTNM of \odata[24]_i_1__23\ : label is "soft_lutpair658";
  attribute SOFT_HLUTNM of \odata[25]_i_1__23\ : label is "soft_lutpair658";
  attribute SOFT_HLUTNM of \odata[26]_i_1__23\ : label is "soft_lutpair657";
  attribute SOFT_HLUTNM of \odata[27]_i_1__23\ : label is "soft_lutpair657";
  attribute SOFT_HLUTNM of \odata[28]_i_1__23\ : label is "soft_lutpair656";
  attribute SOFT_HLUTNM of \odata[29]_i_1__23\ : label is "soft_lutpair656";
  attribute SOFT_HLUTNM of \odata[2]_i_1__23\ : label is "soft_lutpair668";
  attribute SOFT_HLUTNM of \odata[30]_i_1__23\ : label is "soft_lutpair655";
  attribute SOFT_HLUTNM of \odata[31]_i_1__23\ : label is "soft_lutpair655";
  attribute SOFT_HLUTNM of \odata[32]_i_2__23\ : label is "soft_lutpair654";
  attribute SOFT_HLUTNM of \odata[3]_i_1__23\ : label is "soft_lutpair669";
  attribute SOFT_HLUTNM of \odata[4]_i_1__23\ : label is "soft_lutpair668";
  attribute SOFT_HLUTNM of \odata[5]_i_1__23\ : label is "soft_lutpair667";
  attribute SOFT_HLUTNM of \odata[6]_i_1__23\ : label is "soft_lutpair664";
  attribute SOFT_HLUTNM of \odata[7]_i_1__23\ : label is "soft_lutpair667";
  attribute SOFT_HLUTNM of \odata[8]_i_1__23\ : label is "soft_lutpair666";
  attribute SOFT_HLUTNM of \odata[9]_i_1__23\ : label is "soft_lutpair666";
begin
  Q(0) <= \^q\(0);
in_data_B_8_TREADY_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => D(32),
      I1 => ap_rst_n,
      I2 => \^q\(0),
      O => in_data_B_8_TREADY
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(10),
      Q => \ireg_reg_n_1_[10]\,
      R => SR(0)
    );
\ireg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(11),
      Q => \ireg_reg_n_1_[11]\,
      R => SR(0)
    );
\ireg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(12),
      Q => \ireg_reg_n_1_[12]\,
      R => SR(0)
    );
\ireg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(13),
      Q => \ireg_reg_n_1_[13]\,
      R => SR(0)
    );
\ireg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(14),
      Q => \ireg_reg_n_1_[14]\,
      R => SR(0)
    );
\ireg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(15),
      Q => \ireg_reg_n_1_[15]\,
      R => SR(0)
    );
\ireg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(16),
      Q => \ireg_reg_n_1_[16]\,
      R => SR(0)
    );
\ireg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(17),
      Q => \ireg_reg_n_1_[17]\,
      R => SR(0)
    );
\ireg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(18),
      Q => \ireg_reg_n_1_[18]\,
      R => SR(0)
    );
\ireg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(19),
      Q => \ireg_reg_n_1_[19]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(20),
      Q => \ireg_reg_n_1_[20]\,
      R => SR(0)
    );
\ireg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(21),
      Q => \ireg_reg_n_1_[21]\,
      R => SR(0)
    );
\ireg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(22),
      Q => \ireg_reg_n_1_[22]\,
      R => SR(0)
    );
\ireg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(23),
      Q => \ireg_reg_n_1_[23]\,
      R => SR(0)
    );
\ireg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(24),
      Q => \ireg_reg_n_1_[24]\,
      R => SR(0)
    );
\ireg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(25),
      Q => \ireg_reg_n_1_[25]\,
      R => SR(0)
    );
\ireg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(26),
      Q => \ireg_reg_n_1_[26]\,
      R => SR(0)
    );
\ireg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(27),
      Q => \ireg_reg_n_1_[27]\,
      R => SR(0)
    );
\ireg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(28),
      Q => \ireg_reg_n_1_[28]\,
      R => SR(0)
    );
\ireg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(29),
      Q => \ireg_reg_n_1_[29]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(30),
      Q => \ireg_reg_n_1_[30]\,
      R => SR(0)
    );
\ireg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(31),
      Q => \ireg_reg_n_1_[31]\,
      R => SR(0)
    );
\ireg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(32),
      Q => \^q\(0),
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \ireg_reg_n_1_[4]\,
      R => SR(0)
    );
\ireg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(5),
      Q => \ireg_reg_n_1_[5]\,
      R => SR(0)
    );
\ireg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(6),
      Q => \ireg_reg_n_1_[6]\,
      R => SR(0)
    );
\ireg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(7),
      Q => \ireg_reg_n_1_[7]\,
      R => SR(0)
    );
\ireg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(8),
      Q => \ireg_reg_n_1_[8]\,
      R => SR(0)
    );
\ireg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(9),
      Q => \ireg_reg_n_1_[9]\,
      R => SR(0)
    );
\odata[0]_i_1__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => D(0),
      I2 => \^q\(0),
      O => in_data_B_8_TVALID(0)
    );
\odata[10]_i_1__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[10]\,
      I1 => D(10),
      I2 => \^q\(0),
      O => in_data_B_8_TVALID(10)
    );
\odata[11]_i_1__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[11]\,
      I1 => D(11),
      I2 => \^q\(0),
      O => in_data_B_8_TVALID(11)
    );
\odata[12]_i_1__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[12]\,
      I1 => D(12),
      I2 => \^q\(0),
      O => in_data_B_8_TVALID(12)
    );
\odata[13]_i_1__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[13]\,
      I1 => D(13),
      I2 => \^q\(0),
      O => in_data_B_8_TVALID(13)
    );
\odata[14]_i_1__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[14]\,
      I1 => D(14),
      I2 => \^q\(0),
      O => in_data_B_8_TVALID(14)
    );
\odata[15]_i_1__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[15]\,
      I1 => D(15),
      I2 => \^q\(0),
      O => in_data_B_8_TVALID(15)
    );
\odata[16]_i_1__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[16]\,
      I1 => D(16),
      I2 => \^q\(0),
      O => in_data_B_8_TVALID(16)
    );
\odata[17]_i_1__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[17]\,
      I1 => D(17),
      I2 => \^q\(0),
      O => in_data_B_8_TVALID(17)
    );
\odata[18]_i_1__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[18]\,
      I1 => D(18),
      I2 => \^q\(0),
      O => in_data_B_8_TVALID(18)
    );
\odata[19]_i_1__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[19]\,
      I1 => D(19),
      I2 => \^q\(0),
      O => in_data_B_8_TVALID(19)
    );
\odata[1]_i_1__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => D(1),
      I2 => \^q\(0),
      O => in_data_B_8_TVALID(1)
    );
\odata[20]_i_1__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[20]\,
      I1 => D(20),
      I2 => \^q\(0),
      O => in_data_B_8_TVALID(20)
    );
\odata[21]_i_1__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[21]\,
      I1 => D(21),
      I2 => \^q\(0),
      O => in_data_B_8_TVALID(21)
    );
\odata[22]_i_1__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[22]\,
      I1 => D(22),
      I2 => \^q\(0),
      O => in_data_B_8_TVALID(22)
    );
\odata[23]_i_1__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[23]\,
      I1 => D(23),
      I2 => \^q\(0),
      O => in_data_B_8_TVALID(23)
    );
\odata[24]_i_1__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[24]\,
      I1 => D(24),
      I2 => \^q\(0),
      O => in_data_B_8_TVALID(24)
    );
\odata[25]_i_1__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[25]\,
      I1 => D(25),
      I2 => \^q\(0),
      O => in_data_B_8_TVALID(25)
    );
\odata[26]_i_1__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[26]\,
      I1 => D(26),
      I2 => \^q\(0),
      O => in_data_B_8_TVALID(26)
    );
\odata[27]_i_1__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[27]\,
      I1 => D(27),
      I2 => \^q\(0),
      O => in_data_B_8_TVALID(27)
    );
\odata[28]_i_1__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[28]\,
      I1 => D(28),
      I2 => \^q\(0),
      O => in_data_B_8_TVALID(28)
    );
\odata[29]_i_1__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[29]\,
      I1 => D(29),
      I2 => \^q\(0),
      O => in_data_B_8_TVALID(29)
    );
\odata[2]_i_1__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => D(2),
      I2 => \^q\(0),
      O => in_data_B_8_TVALID(2)
    );
\odata[30]_i_1__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[30]\,
      I1 => D(30),
      I2 => \^q\(0),
      O => in_data_B_8_TVALID(30)
    );
\odata[31]_i_1__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[31]\,
      I1 => D(31),
      I2 => \^q\(0),
      O => in_data_B_8_TVALID(31)
    );
\odata[32]_i_2__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => D(32),
      I1 => \^q\(0),
      O => in_data_B_8_TVALID(32)
    );
\odata[3]_i_1__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => D(3),
      I2 => \^q\(0),
      O => in_data_B_8_TVALID(3)
    );
\odata[4]_i_1__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[4]\,
      I1 => D(4),
      I2 => \^q\(0),
      O => in_data_B_8_TVALID(4)
    );
\odata[5]_i_1__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[5]\,
      I1 => D(5),
      I2 => \^q\(0),
      O => in_data_B_8_TVALID(5)
    );
\odata[6]_i_1__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[6]\,
      I1 => D(6),
      I2 => \^q\(0),
      O => in_data_B_8_TVALID(6)
    );
\odata[7]_i_1__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[7]\,
      I1 => D(7),
      I2 => \^q\(0),
      O => in_data_B_8_TVALID(7)
    );
\odata[8]_i_1__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[8]\,
      I1 => D(8),
      I2 => \^q\(0),
      O => in_data_B_8_TVALID(8)
    );
\odata[9]_i_1__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[9]\,
      I1 => D(9),
      I2 => \^q\(0),
      O => in_data_B_8_TVALID(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_ibuf_495 is
  port (
    in_data_B_7_TREADY : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_7_TVALID : out STD_LOGIC_VECTOR ( 32 downto 0 );
    D : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_rst_n : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_ibuf_495 : entity is "ibuf";
end vector_add_1_mult_constant_0_0_ibuf_495;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_ibuf_495 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[10]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[11]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[12]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[13]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[14]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[15]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[16]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[17]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[18]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[19]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[20]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[21]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[22]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[23]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[24]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[25]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[26]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[27]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[28]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[29]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[30]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[31]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[4]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[5]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[6]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[7]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[8]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[9]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of in_data_B_7_TREADY_INST_0 : label is "soft_lutpair646";
  attribute SOFT_HLUTNM of \odata[0]_i_1__22\ : label is "soft_lutpair646";
  attribute SOFT_HLUTNM of \odata[10]_i_1__22\ : label is "soft_lutpair641";
  attribute SOFT_HLUTNM of \odata[11]_i_1__22\ : label is "soft_lutpair641";
  attribute SOFT_HLUTNM of \odata[12]_i_1__22\ : label is "soft_lutpair640";
  attribute SOFT_HLUTNM of \odata[13]_i_1__22\ : label is "soft_lutpair639";
  attribute SOFT_HLUTNM of \odata[14]_i_1__22\ : label is "soft_lutpair639";
  attribute SOFT_HLUTNM of \odata[15]_i_1__22\ : label is "soft_lutpair630";
  attribute SOFT_HLUTNM of \odata[16]_i_1__22\ : label is "soft_lutpair638";
  attribute SOFT_HLUTNM of \odata[17]_i_1__22\ : label is "soft_lutpair638";
  attribute SOFT_HLUTNM of \odata[18]_i_1__22\ : label is "soft_lutpair637";
  attribute SOFT_HLUTNM of \odata[19]_i_1__22\ : label is "soft_lutpair637";
  attribute SOFT_HLUTNM of \odata[1]_i_1__22\ : label is "soft_lutpair645";
  attribute SOFT_HLUTNM of \odata[20]_i_1__22\ : label is "soft_lutpair636";
  attribute SOFT_HLUTNM of \odata[21]_i_1__22\ : label is "soft_lutpair636";
  attribute SOFT_HLUTNM of \odata[22]_i_1__22\ : label is "soft_lutpair635";
  attribute SOFT_HLUTNM of \odata[23]_i_1__22\ : label is "soft_lutpair635";
  attribute SOFT_HLUTNM of \odata[24]_i_1__22\ : label is "soft_lutpair634";
  attribute SOFT_HLUTNM of \odata[25]_i_1__22\ : label is "soft_lutpair634";
  attribute SOFT_HLUTNM of \odata[26]_i_1__22\ : label is "soft_lutpair633";
  attribute SOFT_HLUTNM of \odata[27]_i_1__22\ : label is "soft_lutpair633";
  attribute SOFT_HLUTNM of \odata[28]_i_1__22\ : label is "soft_lutpair632";
  attribute SOFT_HLUTNM of \odata[29]_i_1__22\ : label is "soft_lutpair632";
  attribute SOFT_HLUTNM of \odata[2]_i_1__22\ : label is "soft_lutpair644";
  attribute SOFT_HLUTNM of \odata[30]_i_1__22\ : label is "soft_lutpair631";
  attribute SOFT_HLUTNM of \odata[31]_i_1__22\ : label is "soft_lutpair631";
  attribute SOFT_HLUTNM of \odata[32]_i_2__22\ : label is "soft_lutpair630";
  attribute SOFT_HLUTNM of \odata[3]_i_1__22\ : label is "soft_lutpair645";
  attribute SOFT_HLUTNM of \odata[4]_i_1__22\ : label is "soft_lutpair644";
  attribute SOFT_HLUTNM of \odata[5]_i_1__22\ : label is "soft_lutpair643";
  attribute SOFT_HLUTNM of \odata[6]_i_1__22\ : label is "soft_lutpair640";
  attribute SOFT_HLUTNM of \odata[7]_i_1__22\ : label is "soft_lutpair643";
  attribute SOFT_HLUTNM of \odata[8]_i_1__22\ : label is "soft_lutpair642";
  attribute SOFT_HLUTNM of \odata[9]_i_1__22\ : label is "soft_lutpair642";
begin
  Q(0) <= \^q\(0);
in_data_B_7_TREADY_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => D(32),
      I1 => ap_rst_n,
      I2 => \^q\(0),
      O => in_data_B_7_TREADY
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(10),
      Q => \ireg_reg_n_1_[10]\,
      R => SR(0)
    );
\ireg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(11),
      Q => \ireg_reg_n_1_[11]\,
      R => SR(0)
    );
\ireg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(12),
      Q => \ireg_reg_n_1_[12]\,
      R => SR(0)
    );
\ireg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(13),
      Q => \ireg_reg_n_1_[13]\,
      R => SR(0)
    );
\ireg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(14),
      Q => \ireg_reg_n_1_[14]\,
      R => SR(0)
    );
\ireg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(15),
      Q => \ireg_reg_n_1_[15]\,
      R => SR(0)
    );
\ireg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(16),
      Q => \ireg_reg_n_1_[16]\,
      R => SR(0)
    );
\ireg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(17),
      Q => \ireg_reg_n_1_[17]\,
      R => SR(0)
    );
\ireg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(18),
      Q => \ireg_reg_n_1_[18]\,
      R => SR(0)
    );
\ireg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(19),
      Q => \ireg_reg_n_1_[19]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(20),
      Q => \ireg_reg_n_1_[20]\,
      R => SR(0)
    );
\ireg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(21),
      Q => \ireg_reg_n_1_[21]\,
      R => SR(0)
    );
\ireg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(22),
      Q => \ireg_reg_n_1_[22]\,
      R => SR(0)
    );
\ireg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(23),
      Q => \ireg_reg_n_1_[23]\,
      R => SR(0)
    );
\ireg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(24),
      Q => \ireg_reg_n_1_[24]\,
      R => SR(0)
    );
\ireg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(25),
      Q => \ireg_reg_n_1_[25]\,
      R => SR(0)
    );
\ireg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(26),
      Q => \ireg_reg_n_1_[26]\,
      R => SR(0)
    );
\ireg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(27),
      Q => \ireg_reg_n_1_[27]\,
      R => SR(0)
    );
\ireg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(28),
      Q => \ireg_reg_n_1_[28]\,
      R => SR(0)
    );
\ireg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(29),
      Q => \ireg_reg_n_1_[29]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(30),
      Q => \ireg_reg_n_1_[30]\,
      R => SR(0)
    );
\ireg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(31),
      Q => \ireg_reg_n_1_[31]\,
      R => SR(0)
    );
\ireg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(32),
      Q => \^q\(0),
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \ireg_reg_n_1_[4]\,
      R => SR(0)
    );
\ireg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(5),
      Q => \ireg_reg_n_1_[5]\,
      R => SR(0)
    );
\ireg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(6),
      Q => \ireg_reg_n_1_[6]\,
      R => SR(0)
    );
\ireg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(7),
      Q => \ireg_reg_n_1_[7]\,
      R => SR(0)
    );
\ireg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(8),
      Q => \ireg_reg_n_1_[8]\,
      R => SR(0)
    );
\ireg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(9),
      Q => \ireg_reg_n_1_[9]\,
      R => SR(0)
    );
\odata[0]_i_1__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => D(0),
      I2 => \^q\(0),
      O => in_data_B_7_TVALID(0)
    );
\odata[10]_i_1__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[10]\,
      I1 => D(10),
      I2 => \^q\(0),
      O => in_data_B_7_TVALID(10)
    );
\odata[11]_i_1__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[11]\,
      I1 => D(11),
      I2 => \^q\(0),
      O => in_data_B_7_TVALID(11)
    );
\odata[12]_i_1__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[12]\,
      I1 => D(12),
      I2 => \^q\(0),
      O => in_data_B_7_TVALID(12)
    );
\odata[13]_i_1__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[13]\,
      I1 => D(13),
      I2 => \^q\(0),
      O => in_data_B_7_TVALID(13)
    );
\odata[14]_i_1__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[14]\,
      I1 => D(14),
      I2 => \^q\(0),
      O => in_data_B_7_TVALID(14)
    );
\odata[15]_i_1__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[15]\,
      I1 => D(15),
      I2 => \^q\(0),
      O => in_data_B_7_TVALID(15)
    );
\odata[16]_i_1__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[16]\,
      I1 => D(16),
      I2 => \^q\(0),
      O => in_data_B_7_TVALID(16)
    );
\odata[17]_i_1__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[17]\,
      I1 => D(17),
      I2 => \^q\(0),
      O => in_data_B_7_TVALID(17)
    );
\odata[18]_i_1__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[18]\,
      I1 => D(18),
      I2 => \^q\(0),
      O => in_data_B_7_TVALID(18)
    );
\odata[19]_i_1__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[19]\,
      I1 => D(19),
      I2 => \^q\(0),
      O => in_data_B_7_TVALID(19)
    );
\odata[1]_i_1__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => D(1),
      I2 => \^q\(0),
      O => in_data_B_7_TVALID(1)
    );
\odata[20]_i_1__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[20]\,
      I1 => D(20),
      I2 => \^q\(0),
      O => in_data_B_7_TVALID(20)
    );
\odata[21]_i_1__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[21]\,
      I1 => D(21),
      I2 => \^q\(0),
      O => in_data_B_7_TVALID(21)
    );
\odata[22]_i_1__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[22]\,
      I1 => D(22),
      I2 => \^q\(0),
      O => in_data_B_7_TVALID(22)
    );
\odata[23]_i_1__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[23]\,
      I1 => D(23),
      I2 => \^q\(0),
      O => in_data_B_7_TVALID(23)
    );
\odata[24]_i_1__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[24]\,
      I1 => D(24),
      I2 => \^q\(0),
      O => in_data_B_7_TVALID(24)
    );
\odata[25]_i_1__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[25]\,
      I1 => D(25),
      I2 => \^q\(0),
      O => in_data_B_7_TVALID(25)
    );
\odata[26]_i_1__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[26]\,
      I1 => D(26),
      I2 => \^q\(0),
      O => in_data_B_7_TVALID(26)
    );
\odata[27]_i_1__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[27]\,
      I1 => D(27),
      I2 => \^q\(0),
      O => in_data_B_7_TVALID(27)
    );
\odata[28]_i_1__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[28]\,
      I1 => D(28),
      I2 => \^q\(0),
      O => in_data_B_7_TVALID(28)
    );
\odata[29]_i_1__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[29]\,
      I1 => D(29),
      I2 => \^q\(0),
      O => in_data_B_7_TVALID(29)
    );
\odata[2]_i_1__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => D(2),
      I2 => \^q\(0),
      O => in_data_B_7_TVALID(2)
    );
\odata[30]_i_1__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[30]\,
      I1 => D(30),
      I2 => \^q\(0),
      O => in_data_B_7_TVALID(30)
    );
\odata[31]_i_1__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[31]\,
      I1 => D(31),
      I2 => \^q\(0),
      O => in_data_B_7_TVALID(31)
    );
\odata[32]_i_2__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => D(32),
      I1 => \^q\(0),
      O => in_data_B_7_TVALID(32)
    );
\odata[3]_i_1__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => D(3),
      I2 => \^q\(0),
      O => in_data_B_7_TVALID(3)
    );
\odata[4]_i_1__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[4]\,
      I1 => D(4),
      I2 => \^q\(0),
      O => in_data_B_7_TVALID(4)
    );
\odata[5]_i_1__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[5]\,
      I1 => D(5),
      I2 => \^q\(0),
      O => in_data_B_7_TVALID(5)
    );
\odata[6]_i_1__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[6]\,
      I1 => D(6),
      I2 => \^q\(0),
      O => in_data_B_7_TVALID(6)
    );
\odata[7]_i_1__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[7]\,
      I1 => D(7),
      I2 => \^q\(0),
      O => in_data_B_7_TVALID(7)
    );
\odata[8]_i_1__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[8]\,
      I1 => D(8),
      I2 => \^q\(0),
      O => in_data_B_7_TVALID(8)
    );
\odata[9]_i_1__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[9]\,
      I1 => D(9),
      I2 => \^q\(0),
      O => in_data_B_7_TVALID(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_ibuf_509 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[32]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[32]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[32]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[32]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[32]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[32]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[32]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[32]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[32]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[32]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[32]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[32]_11\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[32]_12\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[32]_13\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[32]_14\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_6_TREADY : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_6_TVALID : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \odata_reg[32]\ : in STD_LOGIC;
    \odata_reg[32]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[32]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[32]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[32]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[32]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[32]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[32]_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[32]_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[32]_8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[32]_9\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[32]_10\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[32]_11\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[32]_12\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[32]_13\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[32]_14\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[32]_15\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[32]_15\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_rst_n : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_ibuf_509 : entity is "ibuf";
end vector_add_1_mult_constant_0_0_ibuf_509;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_ibuf_509 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[10]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[11]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[12]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[13]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[14]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[15]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[16]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[17]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[18]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[19]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[20]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[21]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[22]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[23]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[24]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[25]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[26]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[27]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[28]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[29]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[30]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[31]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[4]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[5]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[6]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[7]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[8]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[9]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of in_data_B_6_TREADY_INST_0 : label is "soft_lutpair599";
  attribute SOFT_HLUTNM of \odata[0]_i_1__21\ : label is "soft_lutpair600";
  attribute SOFT_HLUTNM of \odata[10]_i_1__21\ : label is "soft_lutpair610";
  attribute SOFT_HLUTNM of \odata[11]_i_1__21\ : label is "soft_lutpair611";
  attribute SOFT_HLUTNM of \odata[12]_i_1__21\ : label is "soft_lutpair612";
  attribute SOFT_HLUTNM of \odata[13]_i_1__21\ : label is "soft_lutpair613";
  attribute SOFT_HLUTNM of \odata[14]_i_1__21\ : label is "soft_lutpair614";
  attribute SOFT_HLUTNM of \odata[15]_i_1__21\ : label is "soft_lutpair614";
  attribute SOFT_HLUTNM of \odata[16]_i_1__21\ : label is "soft_lutpair613";
  attribute SOFT_HLUTNM of \odata[17]_i_1__21\ : label is "soft_lutpair612";
  attribute SOFT_HLUTNM of \odata[18]_i_1__21\ : label is "soft_lutpair611";
  attribute SOFT_HLUTNM of \odata[19]_i_1__21\ : label is "soft_lutpair610";
  attribute SOFT_HLUTNM of \odata[1]_i_1__21\ : label is "soft_lutpair601";
  attribute SOFT_HLUTNM of \odata[20]_i_1__21\ : label is "soft_lutpair609";
  attribute SOFT_HLUTNM of \odata[21]_i_1__21\ : label is "soft_lutpair608";
  attribute SOFT_HLUTNM of \odata[22]_i_1__21\ : label is "soft_lutpair607";
  attribute SOFT_HLUTNM of \odata[23]_i_1__21\ : label is "soft_lutpair598";
  attribute SOFT_HLUTNM of \odata[24]_i_1__21\ : label is "soft_lutpair606";
  attribute SOFT_HLUTNM of \odata[25]_i_1__21\ : label is "soft_lutpair605";
  attribute SOFT_HLUTNM of \odata[26]_i_1__21\ : label is "soft_lutpair604";
  attribute SOFT_HLUTNM of \odata[27]_i_1__21\ : label is "soft_lutpair603";
  attribute SOFT_HLUTNM of \odata[28]_i_1__21\ : label is "soft_lutpair602";
  attribute SOFT_HLUTNM of \odata[29]_i_1__21\ : label is "soft_lutpair601";
  attribute SOFT_HLUTNM of \odata[2]_i_1__21\ : label is "soft_lutpair602";
  attribute SOFT_HLUTNM of \odata[30]_i_1__21\ : label is "soft_lutpair600";
  attribute SOFT_HLUTNM of \odata[31]_i_1__21\ : label is "soft_lutpair599";
  attribute SOFT_HLUTNM of \odata[32]_i_1\ : label is "soft_lutpair615";
  attribute SOFT_HLUTNM of \odata[32]_i_1__0\ : label is "soft_lutpair615";
  attribute SOFT_HLUTNM of \odata[32]_i_1__1\ : label is "soft_lutpair616";
  attribute SOFT_HLUTNM of \odata[32]_i_1__10\ : label is "soft_lutpair620";
  attribute SOFT_HLUTNM of \odata[32]_i_1__11\ : label is "soft_lutpair619";
  attribute SOFT_HLUTNM of \odata[32]_i_1__12\ : label is "soft_lutpair618";
  attribute SOFT_HLUTNM of \odata[32]_i_1__13\ : label is "soft_lutpair617";
  attribute SOFT_HLUTNM of \odata[32]_i_1__14\ : label is "soft_lutpair616";
  attribute SOFT_HLUTNM of \odata[32]_i_1__2\ : label is "soft_lutpair617";
  attribute SOFT_HLUTNM of \odata[32]_i_1__3\ : label is "soft_lutpair618";
  attribute SOFT_HLUTNM of \odata[32]_i_1__4\ : label is "soft_lutpair619";
  attribute SOFT_HLUTNM of \odata[32]_i_1__5\ : label is "soft_lutpair620";
  attribute SOFT_HLUTNM of \odata[32]_i_1__6\ : label is "soft_lutpair621";
  attribute SOFT_HLUTNM of \odata[32]_i_1__7\ : label is "soft_lutpair622";
  attribute SOFT_HLUTNM of \odata[32]_i_1__8\ : label is "soft_lutpair622";
  attribute SOFT_HLUTNM of \odata[32]_i_1__9\ : label is "soft_lutpair621";
  attribute SOFT_HLUTNM of \odata[32]_i_2__21\ : label is "soft_lutpair598";
  attribute SOFT_HLUTNM of \odata[3]_i_1__21\ : label is "soft_lutpair603";
  attribute SOFT_HLUTNM of \odata[4]_i_1__21\ : label is "soft_lutpair604";
  attribute SOFT_HLUTNM of \odata[5]_i_1__21\ : label is "soft_lutpair605";
  attribute SOFT_HLUTNM of \odata[6]_i_1__21\ : label is "soft_lutpair606";
  attribute SOFT_HLUTNM of \odata[7]_i_1__21\ : label is "soft_lutpair607";
  attribute SOFT_HLUTNM of \odata[8]_i_1__21\ : label is "soft_lutpair608";
  attribute SOFT_HLUTNM of \odata[9]_i_1__21\ : label is "soft_lutpair609";
begin
  Q(0) <= \^q\(0);
in_data_B_6_TREADY_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \ireg_reg[32]_15\(32),
      I1 => ap_rst_n,
      I2 => \^q\(0),
      O => in_data_B_6_TREADY
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_15\(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_15\(10),
      Q => \ireg_reg_n_1_[10]\,
      R => SR(0)
    );
\ireg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_15\(11),
      Q => \ireg_reg_n_1_[11]\,
      R => SR(0)
    );
\ireg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_15\(12),
      Q => \ireg_reg_n_1_[12]\,
      R => SR(0)
    );
\ireg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_15\(13),
      Q => \ireg_reg_n_1_[13]\,
      R => SR(0)
    );
\ireg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_15\(14),
      Q => \ireg_reg_n_1_[14]\,
      R => SR(0)
    );
\ireg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_15\(15),
      Q => \ireg_reg_n_1_[15]\,
      R => SR(0)
    );
\ireg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_15\(16),
      Q => \ireg_reg_n_1_[16]\,
      R => SR(0)
    );
\ireg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_15\(17),
      Q => \ireg_reg_n_1_[17]\,
      R => SR(0)
    );
\ireg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_15\(18),
      Q => \ireg_reg_n_1_[18]\,
      R => SR(0)
    );
\ireg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_15\(19),
      Q => \ireg_reg_n_1_[19]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_15\(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_15\(20),
      Q => \ireg_reg_n_1_[20]\,
      R => SR(0)
    );
\ireg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_15\(21),
      Q => \ireg_reg_n_1_[21]\,
      R => SR(0)
    );
\ireg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_15\(22),
      Q => \ireg_reg_n_1_[22]\,
      R => SR(0)
    );
\ireg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_15\(23),
      Q => \ireg_reg_n_1_[23]\,
      R => SR(0)
    );
\ireg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_15\(24),
      Q => \ireg_reg_n_1_[24]\,
      R => SR(0)
    );
\ireg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_15\(25),
      Q => \ireg_reg_n_1_[25]\,
      R => SR(0)
    );
\ireg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_15\(26),
      Q => \ireg_reg_n_1_[26]\,
      R => SR(0)
    );
\ireg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_15\(27),
      Q => \ireg_reg_n_1_[27]\,
      R => SR(0)
    );
\ireg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_15\(28),
      Q => \ireg_reg_n_1_[28]\,
      R => SR(0)
    );
\ireg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_15\(29),
      Q => \ireg_reg_n_1_[29]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_15\(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_15\(30),
      Q => \ireg_reg_n_1_[30]\,
      R => SR(0)
    );
\ireg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_15\(31),
      Q => \ireg_reg_n_1_[31]\,
      R => SR(0)
    );
\ireg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_15\(32),
      Q => \^q\(0),
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_15\(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_15\(4),
      Q => \ireg_reg_n_1_[4]\,
      R => SR(0)
    );
\ireg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_15\(5),
      Q => \ireg_reg_n_1_[5]\,
      R => SR(0)
    );
\ireg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_15\(6),
      Q => \ireg_reg_n_1_[6]\,
      R => SR(0)
    );
\ireg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_15\(7),
      Q => \ireg_reg_n_1_[7]\,
      R => SR(0)
    );
\ireg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_15\(8),
      Q => \ireg_reg_n_1_[8]\,
      R => SR(0)
    );
\ireg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_15\(9),
      Q => \ireg_reg_n_1_[9]\,
      R => SR(0)
    );
\odata[0]_i_1__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \ireg_reg[32]_15\(0),
      I2 => \^q\(0),
      O => in_data_B_6_TVALID(0)
    );
\odata[10]_i_1__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[10]\,
      I1 => \ireg_reg[32]_15\(10),
      I2 => \^q\(0),
      O => in_data_B_6_TVALID(10)
    );
\odata[11]_i_1__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[11]\,
      I1 => \ireg_reg[32]_15\(11),
      I2 => \^q\(0),
      O => in_data_B_6_TVALID(11)
    );
\odata[12]_i_1__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[12]\,
      I1 => \ireg_reg[32]_15\(12),
      I2 => \^q\(0),
      O => in_data_B_6_TVALID(12)
    );
\odata[13]_i_1__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[13]\,
      I1 => \ireg_reg[32]_15\(13),
      I2 => \^q\(0),
      O => in_data_B_6_TVALID(13)
    );
\odata[14]_i_1__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[14]\,
      I1 => \ireg_reg[32]_15\(14),
      I2 => \^q\(0),
      O => in_data_B_6_TVALID(14)
    );
\odata[15]_i_1__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[15]\,
      I1 => \ireg_reg[32]_15\(15),
      I2 => \^q\(0),
      O => in_data_B_6_TVALID(15)
    );
\odata[16]_i_1__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[16]\,
      I1 => \ireg_reg[32]_15\(16),
      I2 => \^q\(0),
      O => in_data_B_6_TVALID(16)
    );
\odata[17]_i_1__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[17]\,
      I1 => \ireg_reg[32]_15\(17),
      I2 => \^q\(0),
      O => in_data_B_6_TVALID(17)
    );
\odata[18]_i_1__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[18]\,
      I1 => \ireg_reg[32]_15\(18),
      I2 => \^q\(0),
      O => in_data_B_6_TVALID(18)
    );
\odata[19]_i_1__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[19]\,
      I1 => \ireg_reg[32]_15\(19),
      I2 => \^q\(0),
      O => in_data_B_6_TVALID(19)
    );
\odata[1]_i_1__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \ireg_reg[32]_15\(1),
      I2 => \^q\(0),
      O => in_data_B_6_TVALID(1)
    );
\odata[20]_i_1__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[20]\,
      I1 => \ireg_reg[32]_15\(20),
      I2 => \^q\(0),
      O => in_data_B_6_TVALID(20)
    );
\odata[21]_i_1__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[21]\,
      I1 => \ireg_reg[32]_15\(21),
      I2 => \^q\(0),
      O => in_data_B_6_TVALID(21)
    );
\odata[22]_i_1__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[22]\,
      I1 => \ireg_reg[32]_15\(22),
      I2 => \^q\(0),
      O => in_data_B_6_TVALID(22)
    );
\odata[23]_i_1__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[23]\,
      I1 => \ireg_reg[32]_15\(23),
      I2 => \^q\(0),
      O => in_data_B_6_TVALID(23)
    );
\odata[24]_i_1__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[24]\,
      I1 => \ireg_reg[32]_15\(24),
      I2 => \^q\(0),
      O => in_data_B_6_TVALID(24)
    );
\odata[25]_i_1__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[25]\,
      I1 => \ireg_reg[32]_15\(25),
      I2 => \^q\(0),
      O => in_data_B_6_TVALID(25)
    );
\odata[26]_i_1__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[26]\,
      I1 => \ireg_reg[32]_15\(26),
      I2 => \^q\(0),
      O => in_data_B_6_TVALID(26)
    );
\odata[27]_i_1__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[27]\,
      I1 => \ireg_reg[32]_15\(27),
      I2 => \^q\(0),
      O => in_data_B_6_TVALID(27)
    );
\odata[28]_i_1__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[28]\,
      I1 => \ireg_reg[32]_15\(28),
      I2 => \^q\(0),
      O => in_data_B_6_TVALID(28)
    );
\odata[29]_i_1__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[29]\,
      I1 => \ireg_reg[32]_15\(29),
      I2 => \^q\(0),
      O => in_data_B_6_TVALID(29)
    );
\odata[2]_i_1__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \ireg_reg[32]_15\(2),
      I2 => \^q\(0),
      O => in_data_B_6_TVALID(2)
    );
\odata[30]_i_1__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[30]\,
      I1 => \ireg_reg[32]_15\(30),
      I2 => \^q\(0),
      O => in_data_B_6_TVALID(30)
    );
\odata[31]_i_1__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[31]\,
      I1 => \ireg_reg[32]_15\(31),
      I2 => \^q\(0),
      O => in_data_B_6_TVALID(31)
    );
\odata[32]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \odata_reg[32]\,
      I1 => \odata_reg[32]_0\(0),
      O => D(0)
    );
\odata[32]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \odata_reg[32]\,
      I1 => \odata_reg[32]_1\(0),
      O => \ireg_reg[32]_0\(0)
    );
\odata[32]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \odata_reg[32]\,
      I1 => \odata_reg[32]_2\(0),
      O => \ireg_reg[32]_1\(0)
    );
\odata[32]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \odata_reg[32]\,
      I1 => \odata_reg[32]_11\(0),
      O => \ireg_reg[32]_10\(0)
    );
\odata[32]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \odata_reg[32]\,
      I1 => \odata_reg[32]_12\(0),
      O => \ireg_reg[32]_11\(0)
    );
\odata[32]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \odata_reg[32]\,
      I1 => \odata_reg[32]_13\(0),
      O => \ireg_reg[32]_12\(0)
    );
\odata[32]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \odata_reg[32]\,
      I1 => \odata_reg[32]_14\(0),
      O => \ireg_reg[32]_13\(0)
    );
\odata[32]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \odata_reg[32]\,
      I1 => \odata_reg[32]_15\(0),
      O => \ireg_reg[32]_14\(0)
    );
\odata[32]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \odata_reg[32]\,
      I1 => \odata_reg[32]_3\(0),
      O => \ireg_reg[32]_2\(0)
    );
\odata[32]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \odata_reg[32]\,
      I1 => \odata_reg[32]_4\(0),
      O => \ireg_reg[32]_3\(0)
    );
\odata[32]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \odata_reg[32]\,
      I1 => \odata_reg[32]_5\(0),
      O => \ireg_reg[32]_4\(0)
    );
\odata[32]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \odata_reg[32]\,
      I1 => \odata_reg[32]_6\(0),
      O => \ireg_reg[32]_5\(0)
    );
\odata[32]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \odata_reg[32]\,
      I1 => \odata_reg[32]_7\(0),
      O => \ireg_reg[32]_6\(0)
    );
\odata[32]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \odata_reg[32]\,
      I1 => \odata_reg[32]_8\(0),
      O => \ireg_reg[32]_7\(0)
    );
\odata[32]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \odata_reg[32]\,
      I1 => \odata_reg[32]_9\(0),
      O => \ireg_reg[32]_8\(0)
    );
\odata[32]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \odata_reg[32]\,
      I1 => \odata_reg[32]_10\(0),
      O => \ireg_reg[32]_9\(0)
    );
\odata[32]_i_2__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \ireg_reg[32]_15\(32),
      I1 => \^q\(0),
      O => in_data_B_6_TVALID(32)
    );
\odata[3]_i_1__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => \ireg_reg[32]_15\(3),
      I2 => \^q\(0),
      O => in_data_B_6_TVALID(3)
    );
\odata[4]_i_1__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[4]\,
      I1 => \ireg_reg[32]_15\(4),
      I2 => \^q\(0),
      O => in_data_B_6_TVALID(4)
    );
\odata[5]_i_1__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[5]\,
      I1 => \ireg_reg[32]_15\(5),
      I2 => \^q\(0),
      O => in_data_B_6_TVALID(5)
    );
\odata[6]_i_1__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[6]\,
      I1 => \ireg_reg[32]_15\(6),
      I2 => \^q\(0),
      O => in_data_B_6_TVALID(6)
    );
\odata[7]_i_1__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[7]\,
      I1 => \ireg_reg[32]_15\(7),
      I2 => \^q\(0),
      O => in_data_B_6_TVALID(7)
    );
\odata[8]_i_1__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[8]\,
      I1 => \ireg_reg[32]_15\(8),
      I2 => \^q\(0),
      O => in_data_B_6_TVALID(8)
    );
\odata[9]_i_1__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[9]\,
      I1 => \ireg_reg[32]_15\(9),
      I2 => \^q\(0),
      O => in_data_B_6_TVALID(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_ibuf_523 is
  port (
    in_data_B_5_TREADY : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_5_TVALID : out STD_LOGIC_VECTOR ( 32 downto 0 );
    D : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_rst_n : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_ibuf_523 : entity is "ibuf";
end vector_add_1_mult_constant_0_0_ibuf_523;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_ibuf_523 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[10]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[11]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[12]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[13]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[14]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[15]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[16]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[17]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[18]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[19]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[20]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[21]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[22]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[23]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[24]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[25]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[26]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[27]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[28]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[29]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[30]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[31]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[4]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[5]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[6]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[7]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[8]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[9]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of in_data_B_5_TREADY_INST_0 : label is "soft_lutpair590";
  attribute SOFT_HLUTNM of \odata[0]_i_1__20\ : label is "soft_lutpair590";
  attribute SOFT_HLUTNM of \odata[10]_i_1__20\ : label is "soft_lutpair585";
  attribute SOFT_HLUTNM of \odata[11]_i_1__20\ : label is "soft_lutpair585";
  attribute SOFT_HLUTNM of \odata[12]_i_1__20\ : label is "soft_lutpair584";
  attribute SOFT_HLUTNM of \odata[13]_i_1__20\ : label is "soft_lutpair583";
  attribute SOFT_HLUTNM of \odata[14]_i_1__20\ : label is "soft_lutpair583";
  attribute SOFT_HLUTNM of \odata[15]_i_1__20\ : label is "soft_lutpair574";
  attribute SOFT_HLUTNM of \odata[16]_i_1__20\ : label is "soft_lutpair582";
  attribute SOFT_HLUTNM of \odata[17]_i_1__20\ : label is "soft_lutpair582";
  attribute SOFT_HLUTNM of \odata[18]_i_1__20\ : label is "soft_lutpair581";
  attribute SOFT_HLUTNM of \odata[19]_i_1__20\ : label is "soft_lutpair581";
  attribute SOFT_HLUTNM of \odata[1]_i_1__20\ : label is "soft_lutpair589";
  attribute SOFT_HLUTNM of \odata[20]_i_1__20\ : label is "soft_lutpair580";
  attribute SOFT_HLUTNM of \odata[21]_i_1__20\ : label is "soft_lutpair580";
  attribute SOFT_HLUTNM of \odata[22]_i_1__20\ : label is "soft_lutpair579";
  attribute SOFT_HLUTNM of \odata[23]_i_1__20\ : label is "soft_lutpair579";
  attribute SOFT_HLUTNM of \odata[24]_i_1__20\ : label is "soft_lutpair578";
  attribute SOFT_HLUTNM of \odata[25]_i_1__20\ : label is "soft_lutpair578";
  attribute SOFT_HLUTNM of \odata[26]_i_1__20\ : label is "soft_lutpair577";
  attribute SOFT_HLUTNM of \odata[27]_i_1__20\ : label is "soft_lutpair577";
  attribute SOFT_HLUTNM of \odata[28]_i_1__20\ : label is "soft_lutpair576";
  attribute SOFT_HLUTNM of \odata[29]_i_1__20\ : label is "soft_lutpair576";
  attribute SOFT_HLUTNM of \odata[2]_i_1__20\ : label is "soft_lutpair588";
  attribute SOFT_HLUTNM of \odata[30]_i_1__20\ : label is "soft_lutpair575";
  attribute SOFT_HLUTNM of \odata[31]_i_1__20\ : label is "soft_lutpair575";
  attribute SOFT_HLUTNM of \odata[32]_i_2__20\ : label is "soft_lutpair574";
  attribute SOFT_HLUTNM of \odata[3]_i_1__20\ : label is "soft_lutpair589";
  attribute SOFT_HLUTNM of \odata[4]_i_1__20\ : label is "soft_lutpair588";
  attribute SOFT_HLUTNM of \odata[5]_i_1__20\ : label is "soft_lutpair587";
  attribute SOFT_HLUTNM of \odata[6]_i_1__20\ : label is "soft_lutpair584";
  attribute SOFT_HLUTNM of \odata[7]_i_1__20\ : label is "soft_lutpair587";
  attribute SOFT_HLUTNM of \odata[8]_i_1__20\ : label is "soft_lutpair586";
  attribute SOFT_HLUTNM of \odata[9]_i_1__20\ : label is "soft_lutpair586";
begin
  Q(0) <= \^q\(0);
in_data_B_5_TREADY_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => D(32),
      I1 => ap_rst_n,
      I2 => \^q\(0),
      O => in_data_B_5_TREADY
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(10),
      Q => \ireg_reg_n_1_[10]\,
      R => SR(0)
    );
\ireg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(11),
      Q => \ireg_reg_n_1_[11]\,
      R => SR(0)
    );
\ireg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(12),
      Q => \ireg_reg_n_1_[12]\,
      R => SR(0)
    );
\ireg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(13),
      Q => \ireg_reg_n_1_[13]\,
      R => SR(0)
    );
\ireg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(14),
      Q => \ireg_reg_n_1_[14]\,
      R => SR(0)
    );
\ireg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(15),
      Q => \ireg_reg_n_1_[15]\,
      R => SR(0)
    );
\ireg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(16),
      Q => \ireg_reg_n_1_[16]\,
      R => SR(0)
    );
\ireg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(17),
      Q => \ireg_reg_n_1_[17]\,
      R => SR(0)
    );
\ireg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(18),
      Q => \ireg_reg_n_1_[18]\,
      R => SR(0)
    );
\ireg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(19),
      Q => \ireg_reg_n_1_[19]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(20),
      Q => \ireg_reg_n_1_[20]\,
      R => SR(0)
    );
\ireg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(21),
      Q => \ireg_reg_n_1_[21]\,
      R => SR(0)
    );
\ireg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(22),
      Q => \ireg_reg_n_1_[22]\,
      R => SR(0)
    );
\ireg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(23),
      Q => \ireg_reg_n_1_[23]\,
      R => SR(0)
    );
\ireg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(24),
      Q => \ireg_reg_n_1_[24]\,
      R => SR(0)
    );
\ireg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(25),
      Q => \ireg_reg_n_1_[25]\,
      R => SR(0)
    );
\ireg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(26),
      Q => \ireg_reg_n_1_[26]\,
      R => SR(0)
    );
\ireg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(27),
      Q => \ireg_reg_n_1_[27]\,
      R => SR(0)
    );
\ireg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(28),
      Q => \ireg_reg_n_1_[28]\,
      R => SR(0)
    );
\ireg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(29),
      Q => \ireg_reg_n_1_[29]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(30),
      Q => \ireg_reg_n_1_[30]\,
      R => SR(0)
    );
\ireg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(31),
      Q => \ireg_reg_n_1_[31]\,
      R => SR(0)
    );
\ireg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(32),
      Q => \^q\(0),
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \ireg_reg_n_1_[4]\,
      R => SR(0)
    );
\ireg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(5),
      Q => \ireg_reg_n_1_[5]\,
      R => SR(0)
    );
\ireg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(6),
      Q => \ireg_reg_n_1_[6]\,
      R => SR(0)
    );
\ireg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(7),
      Q => \ireg_reg_n_1_[7]\,
      R => SR(0)
    );
\ireg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(8),
      Q => \ireg_reg_n_1_[8]\,
      R => SR(0)
    );
\ireg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(9),
      Q => \ireg_reg_n_1_[9]\,
      R => SR(0)
    );
\odata[0]_i_1__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => D(0),
      I2 => \^q\(0),
      O => in_data_B_5_TVALID(0)
    );
\odata[10]_i_1__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[10]\,
      I1 => D(10),
      I2 => \^q\(0),
      O => in_data_B_5_TVALID(10)
    );
\odata[11]_i_1__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[11]\,
      I1 => D(11),
      I2 => \^q\(0),
      O => in_data_B_5_TVALID(11)
    );
\odata[12]_i_1__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[12]\,
      I1 => D(12),
      I2 => \^q\(0),
      O => in_data_B_5_TVALID(12)
    );
\odata[13]_i_1__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[13]\,
      I1 => D(13),
      I2 => \^q\(0),
      O => in_data_B_5_TVALID(13)
    );
\odata[14]_i_1__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[14]\,
      I1 => D(14),
      I2 => \^q\(0),
      O => in_data_B_5_TVALID(14)
    );
\odata[15]_i_1__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[15]\,
      I1 => D(15),
      I2 => \^q\(0),
      O => in_data_B_5_TVALID(15)
    );
\odata[16]_i_1__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[16]\,
      I1 => D(16),
      I2 => \^q\(0),
      O => in_data_B_5_TVALID(16)
    );
\odata[17]_i_1__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[17]\,
      I1 => D(17),
      I2 => \^q\(0),
      O => in_data_B_5_TVALID(17)
    );
\odata[18]_i_1__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[18]\,
      I1 => D(18),
      I2 => \^q\(0),
      O => in_data_B_5_TVALID(18)
    );
\odata[19]_i_1__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[19]\,
      I1 => D(19),
      I2 => \^q\(0),
      O => in_data_B_5_TVALID(19)
    );
\odata[1]_i_1__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => D(1),
      I2 => \^q\(0),
      O => in_data_B_5_TVALID(1)
    );
\odata[20]_i_1__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[20]\,
      I1 => D(20),
      I2 => \^q\(0),
      O => in_data_B_5_TVALID(20)
    );
\odata[21]_i_1__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[21]\,
      I1 => D(21),
      I2 => \^q\(0),
      O => in_data_B_5_TVALID(21)
    );
\odata[22]_i_1__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[22]\,
      I1 => D(22),
      I2 => \^q\(0),
      O => in_data_B_5_TVALID(22)
    );
\odata[23]_i_1__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[23]\,
      I1 => D(23),
      I2 => \^q\(0),
      O => in_data_B_5_TVALID(23)
    );
\odata[24]_i_1__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[24]\,
      I1 => D(24),
      I2 => \^q\(0),
      O => in_data_B_5_TVALID(24)
    );
\odata[25]_i_1__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[25]\,
      I1 => D(25),
      I2 => \^q\(0),
      O => in_data_B_5_TVALID(25)
    );
\odata[26]_i_1__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[26]\,
      I1 => D(26),
      I2 => \^q\(0),
      O => in_data_B_5_TVALID(26)
    );
\odata[27]_i_1__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[27]\,
      I1 => D(27),
      I2 => \^q\(0),
      O => in_data_B_5_TVALID(27)
    );
\odata[28]_i_1__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[28]\,
      I1 => D(28),
      I2 => \^q\(0),
      O => in_data_B_5_TVALID(28)
    );
\odata[29]_i_1__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[29]\,
      I1 => D(29),
      I2 => \^q\(0),
      O => in_data_B_5_TVALID(29)
    );
\odata[2]_i_1__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => D(2),
      I2 => \^q\(0),
      O => in_data_B_5_TVALID(2)
    );
\odata[30]_i_1__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[30]\,
      I1 => D(30),
      I2 => \^q\(0),
      O => in_data_B_5_TVALID(30)
    );
\odata[31]_i_1__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[31]\,
      I1 => D(31),
      I2 => \^q\(0),
      O => in_data_B_5_TVALID(31)
    );
\odata[32]_i_2__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => D(32),
      I1 => \^q\(0),
      O => in_data_B_5_TVALID(32)
    );
\odata[3]_i_1__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => D(3),
      I2 => \^q\(0),
      O => in_data_B_5_TVALID(3)
    );
\odata[4]_i_1__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[4]\,
      I1 => D(4),
      I2 => \^q\(0),
      O => in_data_B_5_TVALID(4)
    );
\odata[5]_i_1__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[5]\,
      I1 => D(5),
      I2 => \^q\(0),
      O => in_data_B_5_TVALID(5)
    );
\odata[6]_i_1__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[6]\,
      I1 => D(6),
      I2 => \^q\(0),
      O => in_data_B_5_TVALID(6)
    );
\odata[7]_i_1__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[7]\,
      I1 => D(7),
      I2 => \^q\(0),
      O => in_data_B_5_TVALID(7)
    );
\odata[8]_i_1__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[8]\,
      I1 => D(8),
      I2 => \^q\(0),
      O => in_data_B_5_TVALID(8)
    );
\odata[9]_i_1__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[9]\,
      I1 => D(9),
      I2 => \^q\(0),
      O => in_data_B_5_TVALID(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_ibuf_537 is
  port (
    in_data_B_4_TREADY : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_4_TVALID : out STD_LOGIC_VECTOR ( 32 downto 0 );
    D : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_rst_n : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_ibuf_537 : entity is "ibuf";
end vector_add_1_mult_constant_0_0_ibuf_537;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_ibuf_537 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[10]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[11]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[12]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[13]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[14]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[15]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[16]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[17]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[18]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[19]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[20]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[21]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[22]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[23]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[24]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[25]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[26]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[27]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[28]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[29]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[30]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[31]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[4]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[5]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[6]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[7]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[8]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[9]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of in_data_B_4_TREADY_INST_0 : label is "soft_lutpair566";
  attribute SOFT_HLUTNM of \odata[0]_i_1__19\ : label is "soft_lutpair566";
  attribute SOFT_HLUTNM of \odata[10]_i_1__19\ : label is "soft_lutpair561";
  attribute SOFT_HLUTNM of \odata[11]_i_1__19\ : label is "soft_lutpair561";
  attribute SOFT_HLUTNM of \odata[12]_i_1__19\ : label is "soft_lutpair560";
  attribute SOFT_HLUTNM of \odata[13]_i_1__19\ : label is "soft_lutpair559";
  attribute SOFT_HLUTNM of \odata[14]_i_1__19\ : label is "soft_lutpair559";
  attribute SOFT_HLUTNM of \odata[15]_i_1__19\ : label is "soft_lutpair550";
  attribute SOFT_HLUTNM of \odata[16]_i_1__19\ : label is "soft_lutpair558";
  attribute SOFT_HLUTNM of \odata[17]_i_1__19\ : label is "soft_lutpair558";
  attribute SOFT_HLUTNM of \odata[18]_i_1__19\ : label is "soft_lutpair557";
  attribute SOFT_HLUTNM of \odata[19]_i_1__19\ : label is "soft_lutpair557";
  attribute SOFT_HLUTNM of \odata[1]_i_1__19\ : label is "soft_lutpair565";
  attribute SOFT_HLUTNM of \odata[20]_i_1__19\ : label is "soft_lutpair556";
  attribute SOFT_HLUTNM of \odata[21]_i_1__19\ : label is "soft_lutpair556";
  attribute SOFT_HLUTNM of \odata[22]_i_1__19\ : label is "soft_lutpair555";
  attribute SOFT_HLUTNM of \odata[23]_i_1__19\ : label is "soft_lutpair555";
  attribute SOFT_HLUTNM of \odata[24]_i_1__19\ : label is "soft_lutpair554";
  attribute SOFT_HLUTNM of \odata[25]_i_1__19\ : label is "soft_lutpair554";
  attribute SOFT_HLUTNM of \odata[26]_i_1__19\ : label is "soft_lutpair553";
  attribute SOFT_HLUTNM of \odata[27]_i_1__19\ : label is "soft_lutpair553";
  attribute SOFT_HLUTNM of \odata[28]_i_1__19\ : label is "soft_lutpair552";
  attribute SOFT_HLUTNM of \odata[29]_i_1__19\ : label is "soft_lutpair552";
  attribute SOFT_HLUTNM of \odata[2]_i_1__19\ : label is "soft_lutpair564";
  attribute SOFT_HLUTNM of \odata[30]_i_1__19\ : label is "soft_lutpair551";
  attribute SOFT_HLUTNM of \odata[31]_i_1__19\ : label is "soft_lutpair551";
  attribute SOFT_HLUTNM of \odata[32]_i_2__19\ : label is "soft_lutpair550";
  attribute SOFT_HLUTNM of \odata[3]_i_1__19\ : label is "soft_lutpair565";
  attribute SOFT_HLUTNM of \odata[4]_i_1__19\ : label is "soft_lutpair564";
  attribute SOFT_HLUTNM of \odata[5]_i_1__19\ : label is "soft_lutpair563";
  attribute SOFT_HLUTNM of \odata[6]_i_1__19\ : label is "soft_lutpair560";
  attribute SOFT_HLUTNM of \odata[7]_i_1__19\ : label is "soft_lutpair563";
  attribute SOFT_HLUTNM of \odata[8]_i_1__19\ : label is "soft_lutpair562";
  attribute SOFT_HLUTNM of \odata[9]_i_1__19\ : label is "soft_lutpair562";
begin
  Q(0) <= \^q\(0);
in_data_B_4_TREADY_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => D(32),
      I1 => ap_rst_n,
      I2 => \^q\(0),
      O => in_data_B_4_TREADY
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(10),
      Q => \ireg_reg_n_1_[10]\,
      R => SR(0)
    );
\ireg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(11),
      Q => \ireg_reg_n_1_[11]\,
      R => SR(0)
    );
\ireg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(12),
      Q => \ireg_reg_n_1_[12]\,
      R => SR(0)
    );
\ireg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(13),
      Q => \ireg_reg_n_1_[13]\,
      R => SR(0)
    );
\ireg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(14),
      Q => \ireg_reg_n_1_[14]\,
      R => SR(0)
    );
\ireg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(15),
      Q => \ireg_reg_n_1_[15]\,
      R => SR(0)
    );
\ireg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(16),
      Q => \ireg_reg_n_1_[16]\,
      R => SR(0)
    );
\ireg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(17),
      Q => \ireg_reg_n_1_[17]\,
      R => SR(0)
    );
\ireg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(18),
      Q => \ireg_reg_n_1_[18]\,
      R => SR(0)
    );
\ireg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(19),
      Q => \ireg_reg_n_1_[19]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(20),
      Q => \ireg_reg_n_1_[20]\,
      R => SR(0)
    );
\ireg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(21),
      Q => \ireg_reg_n_1_[21]\,
      R => SR(0)
    );
\ireg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(22),
      Q => \ireg_reg_n_1_[22]\,
      R => SR(0)
    );
\ireg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(23),
      Q => \ireg_reg_n_1_[23]\,
      R => SR(0)
    );
\ireg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(24),
      Q => \ireg_reg_n_1_[24]\,
      R => SR(0)
    );
\ireg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(25),
      Q => \ireg_reg_n_1_[25]\,
      R => SR(0)
    );
\ireg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(26),
      Q => \ireg_reg_n_1_[26]\,
      R => SR(0)
    );
\ireg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(27),
      Q => \ireg_reg_n_1_[27]\,
      R => SR(0)
    );
\ireg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(28),
      Q => \ireg_reg_n_1_[28]\,
      R => SR(0)
    );
\ireg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(29),
      Q => \ireg_reg_n_1_[29]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(30),
      Q => \ireg_reg_n_1_[30]\,
      R => SR(0)
    );
\ireg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(31),
      Q => \ireg_reg_n_1_[31]\,
      R => SR(0)
    );
\ireg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(32),
      Q => \^q\(0),
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \ireg_reg_n_1_[4]\,
      R => SR(0)
    );
\ireg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(5),
      Q => \ireg_reg_n_1_[5]\,
      R => SR(0)
    );
\ireg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(6),
      Q => \ireg_reg_n_1_[6]\,
      R => SR(0)
    );
\ireg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(7),
      Q => \ireg_reg_n_1_[7]\,
      R => SR(0)
    );
\ireg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(8),
      Q => \ireg_reg_n_1_[8]\,
      R => SR(0)
    );
\ireg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(9),
      Q => \ireg_reg_n_1_[9]\,
      R => SR(0)
    );
\odata[0]_i_1__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => D(0),
      I2 => \^q\(0),
      O => in_data_B_4_TVALID(0)
    );
\odata[10]_i_1__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[10]\,
      I1 => D(10),
      I2 => \^q\(0),
      O => in_data_B_4_TVALID(10)
    );
\odata[11]_i_1__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[11]\,
      I1 => D(11),
      I2 => \^q\(0),
      O => in_data_B_4_TVALID(11)
    );
\odata[12]_i_1__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[12]\,
      I1 => D(12),
      I2 => \^q\(0),
      O => in_data_B_4_TVALID(12)
    );
\odata[13]_i_1__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[13]\,
      I1 => D(13),
      I2 => \^q\(0),
      O => in_data_B_4_TVALID(13)
    );
\odata[14]_i_1__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[14]\,
      I1 => D(14),
      I2 => \^q\(0),
      O => in_data_B_4_TVALID(14)
    );
\odata[15]_i_1__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[15]\,
      I1 => D(15),
      I2 => \^q\(0),
      O => in_data_B_4_TVALID(15)
    );
\odata[16]_i_1__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[16]\,
      I1 => D(16),
      I2 => \^q\(0),
      O => in_data_B_4_TVALID(16)
    );
\odata[17]_i_1__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[17]\,
      I1 => D(17),
      I2 => \^q\(0),
      O => in_data_B_4_TVALID(17)
    );
\odata[18]_i_1__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[18]\,
      I1 => D(18),
      I2 => \^q\(0),
      O => in_data_B_4_TVALID(18)
    );
\odata[19]_i_1__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[19]\,
      I1 => D(19),
      I2 => \^q\(0),
      O => in_data_B_4_TVALID(19)
    );
\odata[1]_i_1__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => D(1),
      I2 => \^q\(0),
      O => in_data_B_4_TVALID(1)
    );
\odata[20]_i_1__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[20]\,
      I1 => D(20),
      I2 => \^q\(0),
      O => in_data_B_4_TVALID(20)
    );
\odata[21]_i_1__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[21]\,
      I1 => D(21),
      I2 => \^q\(0),
      O => in_data_B_4_TVALID(21)
    );
\odata[22]_i_1__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[22]\,
      I1 => D(22),
      I2 => \^q\(0),
      O => in_data_B_4_TVALID(22)
    );
\odata[23]_i_1__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[23]\,
      I1 => D(23),
      I2 => \^q\(0),
      O => in_data_B_4_TVALID(23)
    );
\odata[24]_i_1__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[24]\,
      I1 => D(24),
      I2 => \^q\(0),
      O => in_data_B_4_TVALID(24)
    );
\odata[25]_i_1__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[25]\,
      I1 => D(25),
      I2 => \^q\(0),
      O => in_data_B_4_TVALID(25)
    );
\odata[26]_i_1__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[26]\,
      I1 => D(26),
      I2 => \^q\(0),
      O => in_data_B_4_TVALID(26)
    );
\odata[27]_i_1__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[27]\,
      I1 => D(27),
      I2 => \^q\(0),
      O => in_data_B_4_TVALID(27)
    );
\odata[28]_i_1__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[28]\,
      I1 => D(28),
      I2 => \^q\(0),
      O => in_data_B_4_TVALID(28)
    );
\odata[29]_i_1__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[29]\,
      I1 => D(29),
      I2 => \^q\(0),
      O => in_data_B_4_TVALID(29)
    );
\odata[2]_i_1__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => D(2),
      I2 => \^q\(0),
      O => in_data_B_4_TVALID(2)
    );
\odata[30]_i_1__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[30]\,
      I1 => D(30),
      I2 => \^q\(0),
      O => in_data_B_4_TVALID(30)
    );
\odata[31]_i_1__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[31]\,
      I1 => D(31),
      I2 => \^q\(0),
      O => in_data_B_4_TVALID(31)
    );
\odata[32]_i_2__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => D(32),
      I1 => \^q\(0),
      O => in_data_B_4_TVALID(32)
    );
\odata[3]_i_1__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => D(3),
      I2 => \^q\(0),
      O => in_data_B_4_TVALID(3)
    );
\odata[4]_i_1__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[4]\,
      I1 => D(4),
      I2 => \^q\(0),
      O => in_data_B_4_TVALID(4)
    );
\odata[5]_i_1__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[5]\,
      I1 => D(5),
      I2 => \^q\(0),
      O => in_data_B_4_TVALID(5)
    );
\odata[6]_i_1__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[6]\,
      I1 => D(6),
      I2 => \^q\(0),
      O => in_data_B_4_TVALID(6)
    );
\odata[7]_i_1__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[7]\,
      I1 => D(7),
      I2 => \^q\(0),
      O => in_data_B_4_TVALID(7)
    );
\odata[8]_i_1__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[8]\,
      I1 => D(8),
      I2 => \^q\(0),
      O => in_data_B_4_TVALID(8)
    );
\odata[9]_i_1__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[9]\,
      I1 => D(9),
      I2 => \^q\(0),
      O => in_data_B_4_TVALID(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_ibuf_551 is
  port (
    in_data_B_3_TREADY : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_3_TVALID : out STD_LOGIC_VECTOR ( 32 downto 0 );
    D : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_rst_n : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_ibuf_551 : entity is "ibuf";
end vector_add_1_mult_constant_0_0_ibuf_551;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_ibuf_551 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[10]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[11]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[12]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[13]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[14]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[15]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[16]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[17]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[18]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[19]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[20]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[21]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[22]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[23]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[24]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[25]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[26]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[27]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[28]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[29]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[30]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[31]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[4]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[5]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[6]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[7]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[8]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[9]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of in_data_B_3_TREADY_INST_0 : label is "soft_lutpair542";
  attribute SOFT_HLUTNM of \odata[0]_i_1__18\ : label is "soft_lutpair542";
  attribute SOFT_HLUTNM of \odata[10]_i_1__18\ : label is "soft_lutpair537";
  attribute SOFT_HLUTNM of \odata[11]_i_1__18\ : label is "soft_lutpair537";
  attribute SOFT_HLUTNM of \odata[12]_i_1__18\ : label is "soft_lutpair536";
  attribute SOFT_HLUTNM of \odata[13]_i_1__18\ : label is "soft_lutpair535";
  attribute SOFT_HLUTNM of \odata[14]_i_1__18\ : label is "soft_lutpair535";
  attribute SOFT_HLUTNM of \odata[15]_i_1__18\ : label is "soft_lutpair526";
  attribute SOFT_HLUTNM of \odata[16]_i_1__18\ : label is "soft_lutpair534";
  attribute SOFT_HLUTNM of \odata[17]_i_1__18\ : label is "soft_lutpair534";
  attribute SOFT_HLUTNM of \odata[18]_i_1__18\ : label is "soft_lutpair533";
  attribute SOFT_HLUTNM of \odata[19]_i_1__18\ : label is "soft_lutpair533";
  attribute SOFT_HLUTNM of \odata[1]_i_1__18\ : label is "soft_lutpair541";
  attribute SOFT_HLUTNM of \odata[20]_i_1__18\ : label is "soft_lutpair532";
  attribute SOFT_HLUTNM of \odata[21]_i_1__18\ : label is "soft_lutpair532";
  attribute SOFT_HLUTNM of \odata[22]_i_1__18\ : label is "soft_lutpair531";
  attribute SOFT_HLUTNM of \odata[23]_i_1__18\ : label is "soft_lutpair531";
  attribute SOFT_HLUTNM of \odata[24]_i_1__18\ : label is "soft_lutpair530";
  attribute SOFT_HLUTNM of \odata[25]_i_1__18\ : label is "soft_lutpair530";
  attribute SOFT_HLUTNM of \odata[26]_i_1__18\ : label is "soft_lutpair529";
  attribute SOFT_HLUTNM of \odata[27]_i_1__18\ : label is "soft_lutpair529";
  attribute SOFT_HLUTNM of \odata[28]_i_1__18\ : label is "soft_lutpair528";
  attribute SOFT_HLUTNM of \odata[29]_i_1__18\ : label is "soft_lutpair528";
  attribute SOFT_HLUTNM of \odata[2]_i_1__18\ : label is "soft_lutpair540";
  attribute SOFT_HLUTNM of \odata[30]_i_1__18\ : label is "soft_lutpair527";
  attribute SOFT_HLUTNM of \odata[31]_i_1__18\ : label is "soft_lutpair527";
  attribute SOFT_HLUTNM of \odata[32]_i_2__18\ : label is "soft_lutpair526";
  attribute SOFT_HLUTNM of \odata[3]_i_1__18\ : label is "soft_lutpair541";
  attribute SOFT_HLUTNM of \odata[4]_i_1__18\ : label is "soft_lutpair540";
  attribute SOFT_HLUTNM of \odata[5]_i_1__18\ : label is "soft_lutpair539";
  attribute SOFT_HLUTNM of \odata[6]_i_1__18\ : label is "soft_lutpair536";
  attribute SOFT_HLUTNM of \odata[7]_i_1__18\ : label is "soft_lutpair539";
  attribute SOFT_HLUTNM of \odata[8]_i_1__18\ : label is "soft_lutpair538";
  attribute SOFT_HLUTNM of \odata[9]_i_1__18\ : label is "soft_lutpair538";
begin
  Q(0) <= \^q\(0);
in_data_B_3_TREADY_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => D(32),
      I1 => ap_rst_n,
      I2 => \^q\(0),
      O => in_data_B_3_TREADY
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(10),
      Q => \ireg_reg_n_1_[10]\,
      R => SR(0)
    );
\ireg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(11),
      Q => \ireg_reg_n_1_[11]\,
      R => SR(0)
    );
\ireg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(12),
      Q => \ireg_reg_n_1_[12]\,
      R => SR(0)
    );
\ireg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(13),
      Q => \ireg_reg_n_1_[13]\,
      R => SR(0)
    );
\ireg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(14),
      Q => \ireg_reg_n_1_[14]\,
      R => SR(0)
    );
\ireg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(15),
      Q => \ireg_reg_n_1_[15]\,
      R => SR(0)
    );
\ireg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(16),
      Q => \ireg_reg_n_1_[16]\,
      R => SR(0)
    );
\ireg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(17),
      Q => \ireg_reg_n_1_[17]\,
      R => SR(0)
    );
\ireg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(18),
      Q => \ireg_reg_n_1_[18]\,
      R => SR(0)
    );
\ireg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(19),
      Q => \ireg_reg_n_1_[19]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(20),
      Q => \ireg_reg_n_1_[20]\,
      R => SR(0)
    );
\ireg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(21),
      Q => \ireg_reg_n_1_[21]\,
      R => SR(0)
    );
\ireg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(22),
      Q => \ireg_reg_n_1_[22]\,
      R => SR(0)
    );
\ireg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(23),
      Q => \ireg_reg_n_1_[23]\,
      R => SR(0)
    );
\ireg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(24),
      Q => \ireg_reg_n_1_[24]\,
      R => SR(0)
    );
\ireg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(25),
      Q => \ireg_reg_n_1_[25]\,
      R => SR(0)
    );
\ireg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(26),
      Q => \ireg_reg_n_1_[26]\,
      R => SR(0)
    );
\ireg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(27),
      Q => \ireg_reg_n_1_[27]\,
      R => SR(0)
    );
\ireg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(28),
      Q => \ireg_reg_n_1_[28]\,
      R => SR(0)
    );
\ireg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(29),
      Q => \ireg_reg_n_1_[29]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(30),
      Q => \ireg_reg_n_1_[30]\,
      R => SR(0)
    );
\ireg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(31),
      Q => \ireg_reg_n_1_[31]\,
      R => SR(0)
    );
\ireg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(32),
      Q => \^q\(0),
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \ireg_reg_n_1_[4]\,
      R => SR(0)
    );
\ireg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(5),
      Q => \ireg_reg_n_1_[5]\,
      R => SR(0)
    );
\ireg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(6),
      Q => \ireg_reg_n_1_[6]\,
      R => SR(0)
    );
\ireg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(7),
      Q => \ireg_reg_n_1_[7]\,
      R => SR(0)
    );
\ireg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(8),
      Q => \ireg_reg_n_1_[8]\,
      R => SR(0)
    );
\ireg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(9),
      Q => \ireg_reg_n_1_[9]\,
      R => SR(0)
    );
\odata[0]_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => D(0),
      I2 => \^q\(0),
      O => in_data_B_3_TVALID(0)
    );
\odata[10]_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[10]\,
      I1 => D(10),
      I2 => \^q\(0),
      O => in_data_B_3_TVALID(10)
    );
\odata[11]_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[11]\,
      I1 => D(11),
      I2 => \^q\(0),
      O => in_data_B_3_TVALID(11)
    );
\odata[12]_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[12]\,
      I1 => D(12),
      I2 => \^q\(0),
      O => in_data_B_3_TVALID(12)
    );
\odata[13]_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[13]\,
      I1 => D(13),
      I2 => \^q\(0),
      O => in_data_B_3_TVALID(13)
    );
\odata[14]_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[14]\,
      I1 => D(14),
      I2 => \^q\(0),
      O => in_data_B_3_TVALID(14)
    );
\odata[15]_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[15]\,
      I1 => D(15),
      I2 => \^q\(0),
      O => in_data_B_3_TVALID(15)
    );
\odata[16]_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[16]\,
      I1 => D(16),
      I2 => \^q\(0),
      O => in_data_B_3_TVALID(16)
    );
\odata[17]_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[17]\,
      I1 => D(17),
      I2 => \^q\(0),
      O => in_data_B_3_TVALID(17)
    );
\odata[18]_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[18]\,
      I1 => D(18),
      I2 => \^q\(0),
      O => in_data_B_3_TVALID(18)
    );
\odata[19]_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[19]\,
      I1 => D(19),
      I2 => \^q\(0),
      O => in_data_B_3_TVALID(19)
    );
\odata[1]_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => D(1),
      I2 => \^q\(0),
      O => in_data_B_3_TVALID(1)
    );
\odata[20]_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[20]\,
      I1 => D(20),
      I2 => \^q\(0),
      O => in_data_B_3_TVALID(20)
    );
\odata[21]_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[21]\,
      I1 => D(21),
      I2 => \^q\(0),
      O => in_data_B_3_TVALID(21)
    );
\odata[22]_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[22]\,
      I1 => D(22),
      I2 => \^q\(0),
      O => in_data_B_3_TVALID(22)
    );
\odata[23]_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[23]\,
      I1 => D(23),
      I2 => \^q\(0),
      O => in_data_B_3_TVALID(23)
    );
\odata[24]_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[24]\,
      I1 => D(24),
      I2 => \^q\(0),
      O => in_data_B_3_TVALID(24)
    );
\odata[25]_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[25]\,
      I1 => D(25),
      I2 => \^q\(0),
      O => in_data_B_3_TVALID(25)
    );
\odata[26]_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[26]\,
      I1 => D(26),
      I2 => \^q\(0),
      O => in_data_B_3_TVALID(26)
    );
\odata[27]_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[27]\,
      I1 => D(27),
      I2 => \^q\(0),
      O => in_data_B_3_TVALID(27)
    );
\odata[28]_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[28]\,
      I1 => D(28),
      I2 => \^q\(0),
      O => in_data_B_3_TVALID(28)
    );
\odata[29]_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[29]\,
      I1 => D(29),
      I2 => \^q\(0),
      O => in_data_B_3_TVALID(29)
    );
\odata[2]_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => D(2),
      I2 => \^q\(0),
      O => in_data_B_3_TVALID(2)
    );
\odata[30]_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[30]\,
      I1 => D(30),
      I2 => \^q\(0),
      O => in_data_B_3_TVALID(30)
    );
\odata[31]_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[31]\,
      I1 => D(31),
      I2 => \^q\(0),
      O => in_data_B_3_TVALID(31)
    );
\odata[32]_i_2__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => D(32),
      I1 => \^q\(0),
      O => in_data_B_3_TVALID(32)
    );
\odata[3]_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => D(3),
      I2 => \^q\(0),
      O => in_data_B_3_TVALID(3)
    );
\odata[4]_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[4]\,
      I1 => D(4),
      I2 => \^q\(0),
      O => in_data_B_3_TVALID(4)
    );
\odata[5]_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[5]\,
      I1 => D(5),
      I2 => \^q\(0),
      O => in_data_B_3_TVALID(5)
    );
\odata[6]_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[6]\,
      I1 => D(6),
      I2 => \^q\(0),
      O => in_data_B_3_TVALID(6)
    );
\odata[7]_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[7]\,
      I1 => D(7),
      I2 => \^q\(0),
      O => in_data_B_3_TVALID(7)
    );
\odata[8]_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[8]\,
      I1 => D(8),
      I2 => \^q\(0),
      O => in_data_B_3_TVALID(8)
    );
\odata[9]_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[9]\,
      I1 => D(9),
      I2 => \^q\(0),
      O => in_data_B_3_TVALID(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_ibuf_565 is
  port (
    in_data_B_2_TREADY : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_2_TVALID : out STD_LOGIC_VECTOR ( 32 downto 0 );
    D : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_rst_n : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_ibuf_565 : entity is "ibuf";
end vector_add_1_mult_constant_0_0_ibuf_565;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_ibuf_565 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[10]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[11]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[12]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[13]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[14]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[15]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[16]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[17]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[18]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[19]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[20]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[21]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[22]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[23]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[24]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[25]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[26]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[27]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[28]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[29]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[30]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[31]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[4]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[5]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[6]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[7]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[8]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[9]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of in_data_B_2_TREADY_INST_0 : label is "soft_lutpair518";
  attribute SOFT_HLUTNM of \odata[0]_i_1__17\ : label is "soft_lutpair518";
  attribute SOFT_HLUTNM of \odata[10]_i_1__17\ : label is "soft_lutpair513";
  attribute SOFT_HLUTNM of \odata[11]_i_1__17\ : label is "soft_lutpair513";
  attribute SOFT_HLUTNM of \odata[12]_i_1__17\ : label is "soft_lutpair512";
  attribute SOFT_HLUTNM of \odata[13]_i_1__17\ : label is "soft_lutpair511";
  attribute SOFT_HLUTNM of \odata[14]_i_1__17\ : label is "soft_lutpair511";
  attribute SOFT_HLUTNM of \odata[15]_i_1__17\ : label is "soft_lutpair502";
  attribute SOFT_HLUTNM of \odata[16]_i_1__17\ : label is "soft_lutpair510";
  attribute SOFT_HLUTNM of \odata[17]_i_1__17\ : label is "soft_lutpair510";
  attribute SOFT_HLUTNM of \odata[18]_i_1__17\ : label is "soft_lutpair509";
  attribute SOFT_HLUTNM of \odata[19]_i_1__17\ : label is "soft_lutpair509";
  attribute SOFT_HLUTNM of \odata[1]_i_1__17\ : label is "soft_lutpair517";
  attribute SOFT_HLUTNM of \odata[20]_i_1__17\ : label is "soft_lutpair508";
  attribute SOFT_HLUTNM of \odata[21]_i_1__17\ : label is "soft_lutpair508";
  attribute SOFT_HLUTNM of \odata[22]_i_1__17\ : label is "soft_lutpair507";
  attribute SOFT_HLUTNM of \odata[23]_i_1__17\ : label is "soft_lutpair507";
  attribute SOFT_HLUTNM of \odata[24]_i_1__17\ : label is "soft_lutpair506";
  attribute SOFT_HLUTNM of \odata[25]_i_1__17\ : label is "soft_lutpair506";
  attribute SOFT_HLUTNM of \odata[26]_i_1__17\ : label is "soft_lutpair505";
  attribute SOFT_HLUTNM of \odata[27]_i_1__17\ : label is "soft_lutpair505";
  attribute SOFT_HLUTNM of \odata[28]_i_1__17\ : label is "soft_lutpair504";
  attribute SOFT_HLUTNM of \odata[29]_i_1__17\ : label is "soft_lutpair504";
  attribute SOFT_HLUTNM of \odata[2]_i_1__17\ : label is "soft_lutpair516";
  attribute SOFT_HLUTNM of \odata[30]_i_1__17\ : label is "soft_lutpair503";
  attribute SOFT_HLUTNM of \odata[31]_i_1__17\ : label is "soft_lutpair503";
  attribute SOFT_HLUTNM of \odata[32]_i_2__17\ : label is "soft_lutpair502";
  attribute SOFT_HLUTNM of \odata[3]_i_1__17\ : label is "soft_lutpair517";
  attribute SOFT_HLUTNM of \odata[4]_i_1__17\ : label is "soft_lutpair516";
  attribute SOFT_HLUTNM of \odata[5]_i_1__17\ : label is "soft_lutpair515";
  attribute SOFT_HLUTNM of \odata[6]_i_1__17\ : label is "soft_lutpair512";
  attribute SOFT_HLUTNM of \odata[7]_i_1__17\ : label is "soft_lutpair515";
  attribute SOFT_HLUTNM of \odata[8]_i_1__17\ : label is "soft_lutpair514";
  attribute SOFT_HLUTNM of \odata[9]_i_1__17\ : label is "soft_lutpair514";
begin
  Q(0) <= \^q\(0);
in_data_B_2_TREADY_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => D(32),
      I1 => ap_rst_n,
      I2 => \^q\(0),
      O => in_data_B_2_TREADY
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(10),
      Q => \ireg_reg_n_1_[10]\,
      R => SR(0)
    );
\ireg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(11),
      Q => \ireg_reg_n_1_[11]\,
      R => SR(0)
    );
\ireg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(12),
      Q => \ireg_reg_n_1_[12]\,
      R => SR(0)
    );
\ireg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(13),
      Q => \ireg_reg_n_1_[13]\,
      R => SR(0)
    );
\ireg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(14),
      Q => \ireg_reg_n_1_[14]\,
      R => SR(0)
    );
\ireg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(15),
      Q => \ireg_reg_n_1_[15]\,
      R => SR(0)
    );
\ireg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(16),
      Q => \ireg_reg_n_1_[16]\,
      R => SR(0)
    );
\ireg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(17),
      Q => \ireg_reg_n_1_[17]\,
      R => SR(0)
    );
\ireg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(18),
      Q => \ireg_reg_n_1_[18]\,
      R => SR(0)
    );
\ireg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(19),
      Q => \ireg_reg_n_1_[19]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(20),
      Q => \ireg_reg_n_1_[20]\,
      R => SR(0)
    );
\ireg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(21),
      Q => \ireg_reg_n_1_[21]\,
      R => SR(0)
    );
\ireg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(22),
      Q => \ireg_reg_n_1_[22]\,
      R => SR(0)
    );
\ireg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(23),
      Q => \ireg_reg_n_1_[23]\,
      R => SR(0)
    );
\ireg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(24),
      Q => \ireg_reg_n_1_[24]\,
      R => SR(0)
    );
\ireg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(25),
      Q => \ireg_reg_n_1_[25]\,
      R => SR(0)
    );
\ireg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(26),
      Q => \ireg_reg_n_1_[26]\,
      R => SR(0)
    );
\ireg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(27),
      Q => \ireg_reg_n_1_[27]\,
      R => SR(0)
    );
\ireg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(28),
      Q => \ireg_reg_n_1_[28]\,
      R => SR(0)
    );
\ireg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(29),
      Q => \ireg_reg_n_1_[29]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(30),
      Q => \ireg_reg_n_1_[30]\,
      R => SR(0)
    );
\ireg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(31),
      Q => \ireg_reg_n_1_[31]\,
      R => SR(0)
    );
\ireg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(32),
      Q => \^q\(0),
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \ireg_reg_n_1_[4]\,
      R => SR(0)
    );
\ireg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(5),
      Q => \ireg_reg_n_1_[5]\,
      R => SR(0)
    );
\ireg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(6),
      Q => \ireg_reg_n_1_[6]\,
      R => SR(0)
    );
\ireg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(7),
      Q => \ireg_reg_n_1_[7]\,
      R => SR(0)
    );
\ireg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(8),
      Q => \ireg_reg_n_1_[8]\,
      R => SR(0)
    );
\ireg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(9),
      Q => \ireg_reg_n_1_[9]\,
      R => SR(0)
    );
\odata[0]_i_1__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => D(0),
      I2 => \^q\(0),
      O => in_data_B_2_TVALID(0)
    );
\odata[10]_i_1__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[10]\,
      I1 => D(10),
      I2 => \^q\(0),
      O => in_data_B_2_TVALID(10)
    );
\odata[11]_i_1__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[11]\,
      I1 => D(11),
      I2 => \^q\(0),
      O => in_data_B_2_TVALID(11)
    );
\odata[12]_i_1__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[12]\,
      I1 => D(12),
      I2 => \^q\(0),
      O => in_data_B_2_TVALID(12)
    );
\odata[13]_i_1__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[13]\,
      I1 => D(13),
      I2 => \^q\(0),
      O => in_data_B_2_TVALID(13)
    );
\odata[14]_i_1__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[14]\,
      I1 => D(14),
      I2 => \^q\(0),
      O => in_data_B_2_TVALID(14)
    );
\odata[15]_i_1__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[15]\,
      I1 => D(15),
      I2 => \^q\(0),
      O => in_data_B_2_TVALID(15)
    );
\odata[16]_i_1__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[16]\,
      I1 => D(16),
      I2 => \^q\(0),
      O => in_data_B_2_TVALID(16)
    );
\odata[17]_i_1__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[17]\,
      I1 => D(17),
      I2 => \^q\(0),
      O => in_data_B_2_TVALID(17)
    );
\odata[18]_i_1__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[18]\,
      I1 => D(18),
      I2 => \^q\(0),
      O => in_data_B_2_TVALID(18)
    );
\odata[19]_i_1__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[19]\,
      I1 => D(19),
      I2 => \^q\(0),
      O => in_data_B_2_TVALID(19)
    );
\odata[1]_i_1__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => D(1),
      I2 => \^q\(0),
      O => in_data_B_2_TVALID(1)
    );
\odata[20]_i_1__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[20]\,
      I1 => D(20),
      I2 => \^q\(0),
      O => in_data_B_2_TVALID(20)
    );
\odata[21]_i_1__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[21]\,
      I1 => D(21),
      I2 => \^q\(0),
      O => in_data_B_2_TVALID(21)
    );
\odata[22]_i_1__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[22]\,
      I1 => D(22),
      I2 => \^q\(0),
      O => in_data_B_2_TVALID(22)
    );
\odata[23]_i_1__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[23]\,
      I1 => D(23),
      I2 => \^q\(0),
      O => in_data_B_2_TVALID(23)
    );
\odata[24]_i_1__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[24]\,
      I1 => D(24),
      I2 => \^q\(0),
      O => in_data_B_2_TVALID(24)
    );
\odata[25]_i_1__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[25]\,
      I1 => D(25),
      I2 => \^q\(0),
      O => in_data_B_2_TVALID(25)
    );
\odata[26]_i_1__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[26]\,
      I1 => D(26),
      I2 => \^q\(0),
      O => in_data_B_2_TVALID(26)
    );
\odata[27]_i_1__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[27]\,
      I1 => D(27),
      I2 => \^q\(0),
      O => in_data_B_2_TVALID(27)
    );
\odata[28]_i_1__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[28]\,
      I1 => D(28),
      I2 => \^q\(0),
      O => in_data_B_2_TVALID(28)
    );
\odata[29]_i_1__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[29]\,
      I1 => D(29),
      I2 => \^q\(0),
      O => in_data_B_2_TVALID(29)
    );
\odata[2]_i_1__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => D(2),
      I2 => \^q\(0),
      O => in_data_B_2_TVALID(2)
    );
\odata[30]_i_1__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[30]\,
      I1 => D(30),
      I2 => \^q\(0),
      O => in_data_B_2_TVALID(30)
    );
\odata[31]_i_1__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[31]\,
      I1 => D(31),
      I2 => \^q\(0),
      O => in_data_B_2_TVALID(31)
    );
\odata[32]_i_2__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => D(32),
      I1 => \^q\(0),
      O => in_data_B_2_TVALID(32)
    );
\odata[3]_i_1__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => D(3),
      I2 => \^q\(0),
      O => in_data_B_2_TVALID(3)
    );
\odata[4]_i_1__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[4]\,
      I1 => D(4),
      I2 => \^q\(0),
      O => in_data_B_2_TVALID(4)
    );
\odata[5]_i_1__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[5]\,
      I1 => D(5),
      I2 => \^q\(0),
      O => in_data_B_2_TVALID(5)
    );
\odata[6]_i_1__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[6]\,
      I1 => D(6),
      I2 => \^q\(0),
      O => in_data_B_2_TVALID(6)
    );
\odata[7]_i_1__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[7]\,
      I1 => D(7),
      I2 => \^q\(0),
      O => in_data_B_2_TVALID(7)
    );
\odata[8]_i_1__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[8]\,
      I1 => D(8),
      I2 => \^q\(0),
      O => in_data_B_2_TVALID(8)
    );
\odata[9]_i_1__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[9]\,
      I1 => D(9),
      I2 => \^q\(0),
      O => in_data_B_2_TVALID(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_ibuf_579 is
  port (
    in_data_B_1_TREADY : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_1_TVALID : out STD_LOGIC_VECTOR ( 32 downto 0 );
    D : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_rst_n : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_ibuf_579 : entity is "ibuf";
end vector_add_1_mult_constant_0_0_ibuf_579;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_ibuf_579 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[10]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[11]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[12]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[13]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[14]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[15]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[16]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[17]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[18]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[19]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[20]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[21]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[22]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[23]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[24]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[25]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[26]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[27]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[28]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[29]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[30]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[31]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[4]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[5]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[6]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[7]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[8]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[9]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of in_data_B_1_TREADY_INST_0 : label is "soft_lutpair494";
  attribute SOFT_HLUTNM of \odata[0]_i_1__16\ : label is "soft_lutpair494";
  attribute SOFT_HLUTNM of \odata[10]_i_1__16\ : label is "soft_lutpair489";
  attribute SOFT_HLUTNM of \odata[11]_i_1__16\ : label is "soft_lutpair489";
  attribute SOFT_HLUTNM of \odata[12]_i_1__16\ : label is "soft_lutpair488";
  attribute SOFT_HLUTNM of \odata[13]_i_1__16\ : label is "soft_lutpair487";
  attribute SOFT_HLUTNM of \odata[14]_i_1__16\ : label is "soft_lutpair487";
  attribute SOFT_HLUTNM of \odata[15]_i_1__16\ : label is "soft_lutpair478";
  attribute SOFT_HLUTNM of \odata[16]_i_1__16\ : label is "soft_lutpair486";
  attribute SOFT_HLUTNM of \odata[17]_i_1__16\ : label is "soft_lutpair486";
  attribute SOFT_HLUTNM of \odata[18]_i_1__16\ : label is "soft_lutpair485";
  attribute SOFT_HLUTNM of \odata[19]_i_1__16\ : label is "soft_lutpair485";
  attribute SOFT_HLUTNM of \odata[1]_i_1__16\ : label is "soft_lutpair493";
  attribute SOFT_HLUTNM of \odata[20]_i_1__16\ : label is "soft_lutpair484";
  attribute SOFT_HLUTNM of \odata[21]_i_1__16\ : label is "soft_lutpair484";
  attribute SOFT_HLUTNM of \odata[22]_i_1__16\ : label is "soft_lutpair483";
  attribute SOFT_HLUTNM of \odata[23]_i_1__16\ : label is "soft_lutpair483";
  attribute SOFT_HLUTNM of \odata[24]_i_1__16\ : label is "soft_lutpair482";
  attribute SOFT_HLUTNM of \odata[25]_i_1__16\ : label is "soft_lutpair482";
  attribute SOFT_HLUTNM of \odata[26]_i_1__16\ : label is "soft_lutpair481";
  attribute SOFT_HLUTNM of \odata[27]_i_1__16\ : label is "soft_lutpair481";
  attribute SOFT_HLUTNM of \odata[28]_i_1__16\ : label is "soft_lutpair480";
  attribute SOFT_HLUTNM of \odata[29]_i_1__16\ : label is "soft_lutpair480";
  attribute SOFT_HLUTNM of \odata[2]_i_1__16\ : label is "soft_lutpair492";
  attribute SOFT_HLUTNM of \odata[30]_i_1__16\ : label is "soft_lutpair479";
  attribute SOFT_HLUTNM of \odata[31]_i_1__16\ : label is "soft_lutpair479";
  attribute SOFT_HLUTNM of \odata[32]_i_2__16\ : label is "soft_lutpair478";
  attribute SOFT_HLUTNM of \odata[3]_i_1__16\ : label is "soft_lutpair493";
  attribute SOFT_HLUTNM of \odata[4]_i_1__16\ : label is "soft_lutpair492";
  attribute SOFT_HLUTNM of \odata[5]_i_1__16\ : label is "soft_lutpair491";
  attribute SOFT_HLUTNM of \odata[6]_i_1__16\ : label is "soft_lutpair488";
  attribute SOFT_HLUTNM of \odata[7]_i_1__16\ : label is "soft_lutpair491";
  attribute SOFT_HLUTNM of \odata[8]_i_1__16\ : label is "soft_lutpair490";
  attribute SOFT_HLUTNM of \odata[9]_i_1__16\ : label is "soft_lutpair490";
begin
  Q(0) <= \^q\(0);
in_data_B_1_TREADY_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => D(32),
      I1 => ap_rst_n,
      I2 => \^q\(0),
      O => in_data_B_1_TREADY
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(10),
      Q => \ireg_reg_n_1_[10]\,
      R => SR(0)
    );
\ireg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(11),
      Q => \ireg_reg_n_1_[11]\,
      R => SR(0)
    );
\ireg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(12),
      Q => \ireg_reg_n_1_[12]\,
      R => SR(0)
    );
\ireg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(13),
      Q => \ireg_reg_n_1_[13]\,
      R => SR(0)
    );
\ireg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(14),
      Q => \ireg_reg_n_1_[14]\,
      R => SR(0)
    );
\ireg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(15),
      Q => \ireg_reg_n_1_[15]\,
      R => SR(0)
    );
\ireg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(16),
      Q => \ireg_reg_n_1_[16]\,
      R => SR(0)
    );
\ireg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(17),
      Q => \ireg_reg_n_1_[17]\,
      R => SR(0)
    );
\ireg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(18),
      Q => \ireg_reg_n_1_[18]\,
      R => SR(0)
    );
\ireg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(19),
      Q => \ireg_reg_n_1_[19]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(20),
      Q => \ireg_reg_n_1_[20]\,
      R => SR(0)
    );
\ireg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(21),
      Q => \ireg_reg_n_1_[21]\,
      R => SR(0)
    );
\ireg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(22),
      Q => \ireg_reg_n_1_[22]\,
      R => SR(0)
    );
\ireg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(23),
      Q => \ireg_reg_n_1_[23]\,
      R => SR(0)
    );
\ireg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(24),
      Q => \ireg_reg_n_1_[24]\,
      R => SR(0)
    );
\ireg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(25),
      Q => \ireg_reg_n_1_[25]\,
      R => SR(0)
    );
\ireg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(26),
      Q => \ireg_reg_n_1_[26]\,
      R => SR(0)
    );
\ireg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(27),
      Q => \ireg_reg_n_1_[27]\,
      R => SR(0)
    );
\ireg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(28),
      Q => \ireg_reg_n_1_[28]\,
      R => SR(0)
    );
\ireg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(29),
      Q => \ireg_reg_n_1_[29]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(30),
      Q => \ireg_reg_n_1_[30]\,
      R => SR(0)
    );
\ireg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(31),
      Q => \ireg_reg_n_1_[31]\,
      R => SR(0)
    );
\ireg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(32),
      Q => \^q\(0),
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \ireg_reg_n_1_[4]\,
      R => SR(0)
    );
\ireg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(5),
      Q => \ireg_reg_n_1_[5]\,
      R => SR(0)
    );
\ireg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(6),
      Q => \ireg_reg_n_1_[6]\,
      R => SR(0)
    );
\ireg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(7),
      Q => \ireg_reg_n_1_[7]\,
      R => SR(0)
    );
\ireg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(8),
      Q => \ireg_reg_n_1_[8]\,
      R => SR(0)
    );
\ireg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(9),
      Q => \ireg_reg_n_1_[9]\,
      R => SR(0)
    );
\odata[0]_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => D(0),
      I2 => \^q\(0),
      O => in_data_B_1_TVALID(0)
    );
\odata[10]_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[10]\,
      I1 => D(10),
      I2 => \^q\(0),
      O => in_data_B_1_TVALID(10)
    );
\odata[11]_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[11]\,
      I1 => D(11),
      I2 => \^q\(0),
      O => in_data_B_1_TVALID(11)
    );
\odata[12]_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[12]\,
      I1 => D(12),
      I2 => \^q\(0),
      O => in_data_B_1_TVALID(12)
    );
\odata[13]_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[13]\,
      I1 => D(13),
      I2 => \^q\(0),
      O => in_data_B_1_TVALID(13)
    );
\odata[14]_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[14]\,
      I1 => D(14),
      I2 => \^q\(0),
      O => in_data_B_1_TVALID(14)
    );
\odata[15]_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[15]\,
      I1 => D(15),
      I2 => \^q\(0),
      O => in_data_B_1_TVALID(15)
    );
\odata[16]_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[16]\,
      I1 => D(16),
      I2 => \^q\(0),
      O => in_data_B_1_TVALID(16)
    );
\odata[17]_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[17]\,
      I1 => D(17),
      I2 => \^q\(0),
      O => in_data_B_1_TVALID(17)
    );
\odata[18]_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[18]\,
      I1 => D(18),
      I2 => \^q\(0),
      O => in_data_B_1_TVALID(18)
    );
\odata[19]_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[19]\,
      I1 => D(19),
      I2 => \^q\(0),
      O => in_data_B_1_TVALID(19)
    );
\odata[1]_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => D(1),
      I2 => \^q\(0),
      O => in_data_B_1_TVALID(1)
    );
\odata[20]_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[20]\,
      I1 => D(20),
      I2 => \^q\(0),
      O => in_data_B_1_TVALID(20)
    );
\odata[21]_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[21]\,
      I1 => D(21),
      I2 => \^q\(0),
      O => in_data_B_1_TVALID(21)
    );
\odata[22]_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[22]\,
      I1 => D(22),
      I2 => \^q\(0),
      O => in_data_B_1_TVALID(22)
    );
\odata[23]_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[23]\,
      I1 => D(23),
      I2 => \^q\(0),
      O => in_data_B_1_TVALID(23)
    );
\odata[24]_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[24]\,
      I1 => D(24),
      I2 => \^q\(0),
      O => in_data_B_1_TVALID(24)
    );
\odata[25]_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[25]\,
      I1 => D(25),
      I2 => \^q\(0),
      O => in_data_B_1_TVALID(25)
    );
\odata[26]_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[26]\,
      I1 => D(26),
      I2 => \^q\(0),
      O => in_data_B_1_TVALID(26)
    );
\odata[27]_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[27]\,
      I1 => D(27),
      I2 => \^q\(0),
      O => in_data_B_1_TVALID(27)
    );
\odata[28]_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[28]\,
      I1 => D(28),
      I2 => \^q\(0),
      O => in_data_B_1_TVALID(28)
    );
\odata[29]_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[29]\,
      I1 => D(29),
      I2 => \^q\(0),
      O => in_data_B_1_TVALID(29)
    );
\odata[2]_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => D(2),
      I2 => \^q\(0),
      O => in_data_B_1_TVALID(2)
    );
\odata[30]_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[30]\,
      I1 => D(30),
      I2 => \^q\(0),
      O => in_data_B_1_TVALID(30)
    );
\odata[31]_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[31]\,
      I1 => D(31),
      I2 => \^q\(0),
      O => in_data_B_1_TVALID(31)
    );
\odata[32]_i_2__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => D(32),
      I1 => \^q\(0),
      O => in_data_B_1_TVALID(32)
    );
\odata[3]_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => D(3),
      I2 => \^q\(0),
      O => in_data_B_1_TVALID(3)
    );
\odata[4]_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[4]\,
      I1 => D(4),
      I2 => \^q\(0),
      O => in_data_B_1_TVALID(4)
    );
\odata[5]_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[5]\,
      I1 => D(5),
      I2 => \^q\(0),
      O => in_data_B_1_TVALID(5)
    );
\odata[6]_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[6]\,
      I1 => D(6),
      I2 => \^q\(0),
      O => in_data_B_1_TVALID(6)
    );
\odata[7]_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[7]\,
      I1 => D(7),
      I2 => \^q\(0),
      O => in_data_B_1_TVALID(7)
    );
\odata[8]_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[8]\,
      I1 => D(8),
      I2 => \^q\(0),
      O => in_data_B_1_TVALID(8)
    );
\odata[9]_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[9]\,
      I1 => D(9),
      I2 => \^q\(0),
      O => in_data_B_1_TVALID(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_ibuf_593 is
  port (
    in_data_B_15_TREADY : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_15_TVALID : out STD_LOGIC_VECTOR ( 32 downto 0 );
    D : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_rst_n : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_ibuf_593 : entity is "ibuf";
end vector_add_1_mult_constant_0_0_ibuf_593;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_ibuf_593 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[10]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[11]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[12]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[13]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[14]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[15]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[16]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[17]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[18]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[19]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[20]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[21]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[22]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[23]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[24]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[25]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[26]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[27]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[28]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[29]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[30]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[31]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[4]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[5]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[6]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[7]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[8]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[9]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of in_data_B_15_TREADY_INST_0 : label is "soft_lutpair470";
  attribute SOFT_HLUTNM of \odata[0]_i_1__30\ : label is "soft_lutpair470";
  attribute SOFT_HLUTNM of \odata[10]_i_1__30\ : label is "soft_lutpair465";
  attribute SOFT_HLUTNM of \odata[11]_i_1__30\ : label is "soft_lutpair465";
  attribute SOFT_HLUTNM of \odata[12]_i_1__30\ : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of \odata[13]_i_1__30\ : label is "soft_lutpair463";
  attribute SOFT_HLUTNM of \odata[14]_i_1__30\ : label is "soft_lutpair463";
  attribute SOFT_HLUTNM of \odata[15]_i_1__30\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \odata[16]_i_1__30\ : label is "soft_lutpair462";
  attribute SOFT_HLUTNM of \odata[17]_i_1__30\ : label is "soft_lutpair462";
  attribute SOFT_HLUTNM of \odata[18]_i_1__30\ : label is "soft_lutpair461";
  attribute SOFT_HLUTNM of \odata[19]_i_1__30\ : label is "soft_lutpair461";
  attribute SOFT_HLUTNM of \odata[1]_i_1__30\ : label is "soft_lutpair469";
  attribute SOFT_HLUTNM of \odata[20]_i_1__30\ : label is "soft_lutpair460";
  attribute SOFT_HLUTNM of \odata[21]_i_1__30\ : label is "soft_lutpair460";
  attribute SOFT_HLUTNM of \odata[22]_i_1__30\ : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of \odata[23]_i_1__30\ : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of \odata[24]_i_1__30\ : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of \odata[25]_i_1__30\ : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of \odata[26]_i_1__30\ : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of \odata[27]_i_1__30\ : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of \odata[28]_i_1__30\ : label is "soft_lutpair456";
  attribute SOFT_HLUTNM of \odata[29]_i_1__30\ : label is "soft_lutpair456";
  attribute SOFT_HLUTNM of \odata[2]_i_1__30\ : label is "soft_lutpair468";
  attribute SOFT_HLUTNM of \odata[30]_i_1__30\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \odata[31]_i_1__30\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \odata[32]_i_2__30\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \odata[3]_i_1__30\ : label is "soft_lutpair469";
  attribute SOFT_HLUTNM of \odata[4]_i_1__30\ : label is "soft_lutpair468";
  attribute SOFT_HLUTNM of \odata[5]_i_1__30\ : label is "soft_lutpair467";
  attribute SOFT_HLUTNM of \odata[6]_i_1__30\ : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of \odata[7]_i_1__30\ : label is "soft_lutpair467";
  attribute SOFT_HLUTNM of \odata[8]_i_1__30\ : label is "soft_lutpair466";
  attribute SOFT_HLUTNM of \odata[9]_i_1__30\ : label is "soft_lutpair466";
begin
  Q(0) <= \^q\(0);
in_data_B_15_TREADY_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => D(32),
      I1 => ap_rst_n,
      I2 => \^q\(0),
      O => in_data_B_15_TREADY
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(10),
      Q => \ireg_reg_n_1_[10]\,
      R => SR(0)
    );
\ireg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(11),
      Q => \ireg_reg_n_1_[11]\,
      R => SR(0)
    );
\ireg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(12),
      Q => \ireg_reg_n_1_[12]\,
      R => SR(0)
    );
\ireg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(13),
      Q => \ireg_reg_n_1_[13]\,
      R => SR(0)
    );
\ireg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(14),
      Q => \ireg_reg_n_1_[14]\,
      R => SR(0)
    );
\ireg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(15),
      Q => \ireg_reg_n_1_[15]\,
      R => SR(0)
    );
\ireg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(16),
      Q => \ireg_reg_n_1_[16]\,
      R => SR(0)
    );
\ireg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(17),
      Q => \ireg_reg_n_1_[17]\,
      R => SR(0)
    );
\ireg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(18),
      Q => \ireg_reg_n_1_[18]\,
      R => SR(0)
    );
\ireg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(19),
      Q => \ireg_reg_n_1_[19]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(20),
      Q => \ireg_reg_n_1_[20]\,
      R => SR(0)
    );
\ireg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(21),
      Q => \ireg_reg_n_1_[21]\,
      R => SR(0)
    );
\ireg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(22),
      Q => \ireg_reg_n_1_[22]\,
      R => SR(0)
    );
\ireg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(23),
      Q => \ireg_reg_n_1_[23]\,
      R => SR(0)
    );
\ireg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(24),
      Q => \ireg_reg_n_1_[24]\,
      R => SR(0)
    );
\ireg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(25),
      Q => \ireg_reg_n_1_[25]\,
      R => SR(0)
    );
\ireg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(26),
      Q => \ireg_reg_n_1_[26]\,
      R => SR(0)
    );
\ireg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(27),
      Q => \ireg_reg_n_1_[27]\,
      R => SR(0)
    );
\ireg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(28),
      Q => \ireg_reg_n_1_[28]\,
      R => SR(0)
    );
\ireg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(29),
      Q => \ireg_reg_n_1_[29]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(30),
      Q => \ireg_reg_n_1_[30]\,
      R => SR(0)
    );
\ireg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(31),
      Q => \ireg_reg_n_1_[31]\,
      R => SR(0)
    );
\ireg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(32),
      Q => \^q\(0),
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \ireg_reg_n_1_[4]\,
      R => SR(0)
    );
\ireg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(5),
      Q => \ireg_reg_n_1_[5]\,
      R => SR(0)
    );
\ireg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(6),
      Q => \ireg_reg_n_1_[6]\,
      R => SR(0)
    );
\ireg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(7),
      Q => \ireg_reg_n_1_[7]\,
      R => SR(0)
    );
\ireg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(8),
      Q => \ireg_reg_n_1_[8]\,
      R => SR(0)
    );
\ireg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(9),
      Q => \ireg_reg_n_1_[9]\,
      R => SR(0)
    );
\odata[0]_i_1__30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => D(0),
      I2 => \^q\(0),
      O => in_data_B_15_TVALID(0)
    );
\odata[10]_i_1__30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[10]\,
      I1 => D(10),
      I2 => \^q\(0),
      O => in_data_B_15_TVALID(10)
    );
\odata[11]_i_1__30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[11]\,
      I1 => D(11),
      I2 => \^q\(0),
      O => in_data_B_15_TVALID(11)
    );
\odata[12]_i_1__30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[12]\,
      I1 => D(12),
      I2 => \^q\(0),
      O => in_data_B_15_TVALID(12)
    );
\odata[13]_i_1__30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[13]\,
      I1 => D(13),
      I2 => \^q\(0),
      O => in_data_B_15_TVALID(13)
    );
\odata[14]_i_1__30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[14]\,
      I1 => D(14),
      I2 => \^q\(0),
      O => in_data_B_15_TVALID(14)
    );
\odata[15]_i_1__30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[15]\,
      I1 => D(15),
      I2 => \^q\(0),
      O => in_data_B_15_TVALID(15)
    );
\odata[16]_i_1__30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[16]\,
      I1 => D(16),
      I2 => \^q\(0),
      O => in_data_B_15_TVALID(16)
    );
\odata[17]_i_1__30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[17]\,
      I1 => D(17),
      I2 => \^q\(0),
      O => in_data_B_15_TVALID(17)
    );
\odata[18]_i_1__30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[18]\,
      I1 => D(18),
      I2 => \^q\(0),
      O => in_data_B_15_TVALID(18)
    );
\odata[19]_i_1__30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[19]\,
      I1 => D(19),
      I2 => \^q\(0),
      O => in_data_B_15_TVALID(19)
    );
\odata[1]_i_1__30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => D(1),
      I2 => \^q\(0),
      O => in_data_B_15_TVALID(1)
    );
\odata[20]_i_1__30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[20]\,
      I1 => D(20),
      I2 => \^q\(0),
      O => in_data_B_15_TVALID(20)
    );
\odata[21]_i_1__30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[21]\,
      I1 => D(21),
      I2 => \^q\(0),
      O => in_data_B_15_TVALID(21)
    );
\odata[22]_i_1__30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[22]\,
      I1 => D(22),
      I2 => \^q\(0),
      O => in_data_B_15_TVALID(22)
    );
\odata[23]_i_1__30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[23]\,
      I1 => D(23),
      I2 => \^q\(0),
      O => in_data_B_15_TVALID(23)
    );
\odata[24]_i_1__30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[24]\,
      I1 => D(24),
      I2 => \^q\(0),
      O => in_data_B_15_TVALID(24)
    );
\odata[25]_i_1__30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[25]\,
      I1 => D(25),
      I2 => \^q\(0),
      O => in_data_B_15_TVALID(25)
    );
\odata[26]_i_1__30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[26]\,
      I1 => D(26),
      I2 => \^q\(0),
      O => in_data_B_15_TVALID(26)
    );
\odata[27]_i_1__30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[27]\,
      I1 => D(27),
      I2 => \^q\(0),
      O => in_data_B_15_TVALID(27)
    );
\odata[28]_i_1__30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[28]\,
      I1 => D(28),
      I2 => \^q\(0),
      O => in_data_B_15_TVALID(28)
    );
\odata[29]_i_1__30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[29]\,
      I1 => D(29),
      I2 => \^q\(0),
      O => in_data_B_15_TVALID(29)
    );
\odata[2]_i_1__30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => D(2),
      I2 => \^q\(0),
      O => in_data_B_15_TVALID(2)
    );
\odata[30]_i_1__30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[30]\,
      I1 => D(30),
      I2 => \^q\(0),
      O => in_data_B_15_TVALID(30)
    );
\odata[31]_i_1__30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[31]\,
      I1 => D(31),
      I2 => \^q\(0),
      O => in_data_B_15_TVALID(31)
    );
\odata[32]_i_2__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => D(32),
      I1 => \^q\(0),
      O => in_data_B_15_TVALID(32)
    );
\odata[3]_i_1__30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => D(3),
      I2 => \^q\(0),
      O => in_data_B_15_TVALID(3)
    );
\odata[4]_i_1__30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[4]\,
      I1 => D(4),
      I2 => \^q\(0),
      O => in_data_B_15_TVALID(4)
    );
\odata[5]_i_1__30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[5]\,
      I1 => D(5),
      I2 => \^q\(0),
      O => in_data_B_15_TVALID(5)
    );
\odata[6]_i_1__30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[6]\,
      I1 => D(6),
      I2 => \^q\(0),
      O => in_data_B_15_TVALID(6)
    );
\odata[7]_i_1__30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[7]\,
      I1 => D(7),
      I2 => \^q\(0),
      O => in_data_B_15_TVALID(7)
    );
\odata[8]_i_1__30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[8]\,
      I1 => D(8),
      I2 => \^q\(0),
      O => in_data_B_15_TVALID(8)
    );
\odata[9]_i_1__30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[9]\,
      I1 => D(9),
      I2 => \^q\(0),
      O => in_data_B_15_TVALID(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_ibuf_607 is
  port (
    in_data_B_14_TREADY : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_14_TVALID : out STD_LOGIC_VECTOR ( 32 downto 0 );
    D : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_rst_n : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_ibuf_607 : entity is "ibuf";
end vector_add_1_mult_constant_0_0_ibuf_607;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_ibuf_607 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[10]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[11]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[12]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[13]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[14]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[15]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[16]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[17]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[18]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[19]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[20]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[21]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[22]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[23]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[24]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[25]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[26]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[27]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[28]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[29]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[30]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[31]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[4]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[5]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[6]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[7]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[8]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[9]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of in_data_B_14_TREADY_INST_0 : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \odata[0]_i_1__29\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \odata[10]_i_1__29\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \odata[11]_i_1__29\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \odata[12]_i_1__29\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \odata[13]_i_1__29\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \odata[14]_i_1__29\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \odata[15]_i_1__29\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \odata[16]_i_1__29\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \odata[17]_i_1__29\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \odata[18]_i_1__29\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \odata[19]_i_1__29\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \odata[1]_i_1__29\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \odata[20]_i_1__29\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \odata[21]_i_1__29\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \odata[22]_i_1__29\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \odata[23]_i_1__29\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \odata[24]_i_1__29\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \odata[25]_i_1__29\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \odata[26]_i_1__29\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \odata[27]_i_1__29\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \odata[28]_i_1__29\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \odata[29]_i_1__29\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \odata[2]_i_1__29\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \odata[30]_i_1__29\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \odata[31]_i_1__29\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \odata[32]_i_2__29\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \odata[3]_i_1__29\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \odata[4]_i_1__29\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \odata[5]_i_1__29\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \odata[6]_i_1__29\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \odata[7]_i_1__29\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \odata[8]_i_1__29\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \odata[9]_i_1__29\ : label is "soft_lutpair442";
begin
  Q(0) <= \^q\(0);
in_data_B_14_TREADY_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => D(32),
      I1 => ap_rst_n,
      I2 => \^q\(0),
      O => in_data_B_14_TREADY
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(10),
      Q => \ireg_reg_n_1_[10]\,
      R => SR(0)
    );
\ireg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(11),
      Q => \ireg_reg_n_1_[11]\,
      R => SR(0)
    );
\ireg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(12),
      Q => \ireg_reg_n_1_[12]\,
      R => SR(0)
    );
\ireg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(13),
      Q => \ireg_reg_n_1_[13]\,
      R => SR(0)
    );
\ireg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(14),
      Q => \ireg_reg_n_1_[14]\,
      R => SR(0)
    );
\ireg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(15),
      Q => \ireg_reg_n_1_[15]\,
      R => SR(0)
    );
\ireg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(16),
      Q => \ireg_reg_n_1_[16]\,
      R => SR(0)
    );
\ireg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(17),
      Q => \ireg_reg_n_1_[17]\,
      R => SR(0)
    );
\ireg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(18),
      Q => \ireg_reg_n_1_[18]\,
      R => SR(0)
    );
\ireg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(19),
      Q => \ireg_reg_n_1_[19]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(20),
      Q => \ireg_reg_n_1_[20]\,
      R => SR(0)
    );
\ireg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(21),
      Q => \ireg_reg_n_1_[21]\,
      R => SR(0)
    );
\ireg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(22),
      Q => \ireg_reg_n_1_[22]\,
      R => SR(0)
    );
\ireg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(23),
      Q => \ireg_reg_n_1_[23]\,
      R => SR(0)
    );
\ireg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(24),
      Q => \ireg_reg_n_1_[24]\,
      R => SR(0)
    );
\ireg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(25),
      Q => \ireg_reg_n_1_[25]\,
      R => SR(0)
    );
\ireg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(26),
      Q => \ireg_reg_n_1_[26]\,
      R => SR(0)
    );
\ireg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(27),
      Q => \ireg_reg_n_1_[27]\,
      R => SR(0)
    );
\ireg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(28),
      Q => \ireg_reg_n_1_[28]\,
      R => SR(0)
    );
\ireg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(29),
      Q => \ireg_reg_n_1_[29]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(30),
      Q => \ireg_reg_n_1_[30]\,
      R => SR(0)
    );
\ireg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(31),
      Q => \ireg_reg_n_1_[31]\,
      R => SR(0)
    );
\ireg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(32),
      Q => \^q\(0),
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \ireg_reg_n_1_[4]\,
      R => SR(0)
    );
\ireg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(5),
      Q => \ireg_reg_n_1_[5]\,
      R => SR(0)
    );
\ireg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(6),
      Q => \ireg_reg_n_1_[6]\,
      R => SR(0)
    );
\ireg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(7),
      Q => \ireg_reg_n_1_[7]\,
      R => SR(0)
    );
\ireg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(8),
      Q => \ireg_reg_n_1_[8]\,
      R => SR(0)
    );
\ireg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(9),
      Q => \ireg_reg_n_1_[9]\,
      R => SR(0)
    );
\odata[0]_i_1__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => D(0),
      I2 => \^q\(0),
      O => in_data_B_14_TVALID(0)
    );
\odata[10]_i_1__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[10]\,
      I1 => D(10),
      I2 => \^q\(0),
      O => in_data_B_14_TVALID(10)
    );
\odata[11]_i_1__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[11]\,
      I1 => D(11),
      I2 => \^q\(0),
      O => in_data_B_14_TVALID(11)
    );
\odata[12]_i_1__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[12]\,
      I1 => D(12),
      I2 => \^q\(0),
      O => in_data_B_14_TVALID(12)
    );
\odata[13]_i_1__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[13]\,
      I1 => D(13),
      I2 => \^q\(0),
      O => in_data_B_14_TVALID(13)
    );
\odata[14]_i_1__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[14]\,
      I1 => D(14),
      I2 => \^q\(0),
      O => in_data_B_14_TVALID(14)
    );
\odata[15]_i_1__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[15]\,
      I1 => D(15),
      I2 => \^q\(0),
      O => in_data_B_14_TVALID(15)
    );
\odata[16]_i_1__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[16]\,
      I1 => D(16),
      I2 => \^q\(0),
      O => in_data_B_14_TVALID(16)
    );
\odata[17]_i_1__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[17]\,
      I1 => D(17),
      I2 => \^q\(0),
      O => in_data_B_14_TVALID(17)
    );
\odata[18]_i_1__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[18]\,
      I1 => D(18),
      I2 => \^q\(0),
      O => in_data_B_14_TVALID(18)
    );
\odata[19]_i_1__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[19]\,
      I1 => D(19),
      I2 => \^q\(0),
      O => in_data_B_14_TVALID(19)
    );
\odata[1]_i_1__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => D(1),
      I2 => \^q\(0),
      O => in_data_B_14_TVALID(1)
    );
\odata[20]_i_1__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[20]\,
      I1 => D(20),
      I2 => \^q\(0),
      O => in_data_B_14_TVALID(20)
    );
\odata[21]_i_1__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[21]\,
      I1 => D(21),
      I2 => \^q\(0),
      O => in_data_B_14_TVALID(21)
    );
\odata[22]_i_1__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[22]\,
      I1 => D(22),
      I2 => \^q\(0),
      O => in_data_B_14_TVALID(22)
    );
\odata[23]_i_1__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[23]\,
      I1 => D(23),
      I2 => \^q\(0),
      O => in_data_B_14_TVALID(23)
    );
\odata[24]_i_1__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[24]\,
      I1 => D(24),
      I2 => \^q\(0),
      O => in_data_B_14_TVALID(24)
    );
\odata[25]_i_1__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[25]\,
      I1 => D(25),
      I2 => \^q\(0),
      O => in_data_B_14_TVALID(25)
    );
\odata[26]_i_1__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[26]\,
      I1 => D(26),
      I2 => \^q\(0),
      O => in_data_B_14_TVALID(26)
    );
\odata[27]_i_1__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[27]\,
      I1 => D(27),
      I2 => \^q\(0),
      O => in_data_B_14_TVALID(27)
    );
\odata[28]_i_1__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[28]\,
      I1 => D(28),
      I2 => \^q\(0),
      O => in_data_B_14_TVALID(28)
    );
\odata[29]_i_1__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[29]\,
      I1 => D(29),
      I2 => \^q\(0),
      O => in_data_B_14_TVALID(29)
    );
\odata[2]_i_1__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => D(2),
      I2 => \^q\(0),
      O => in_data_B_14_TVALID(2)
    );
\odata[30]_i_1__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[30]\,
      I1 => D(30),
      I2 => \^q\(0),
      O => in_data_B_14_TVALID(30)
    );
\odata[31]_i_1__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[31]\,
      I1 => D(31),
      I2 => \^q\(0),
      O => in_data_B_14_TVALID(31)
    );
\odata[32]_i_2__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => D(32),
      I1 => \^q\(0),
      O => in_data_B_14_TVALID(32)
    );
\odata[3]_i_1__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => D(3),
      I2 => \^q\(0),
      O => in_data_B_14_TVALID(3)
    );
\odata[4]_i_1__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[4]\,
      I1 => D(4),
      I2 => \^q\(0),
      O => in_data_B_14_TVALID(4)
    );
\odata[5]_i_1__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[5]\,
      I1 => D(5),
      I2 => \^q\(0),
      O => in_data_B_14_TVALID(5)
    );
\odata[6]_i_1__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[6]\,
      I1 => D(6),
      I2 => \^q\(0),
      O => in_data_B_14_TVALID(6)
    );
\odata[7]_i_1__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[7]\,
      I1 => D(7),
      I2 => \^q\(0),
      O => in_data_B_14_TVALID(7)
    );
\odata[8]_i_1__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[8]\,
      I1 => D(8),
      I2 => \^q\(0),
      O => in_data_B_14_TVALID(8)
    );
\odata[9]_i_1__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[9]\,
      I1 => D(9),
      I2 => \^q\(0),
      O => in_data_B_14_TVALID(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_ibuf_621 is
  port (
    in_data_B_13_TREADY : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_13_TVALID : out STD_LOGIC_VECTOR ( 32 downto 0 );
    D : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_rst_n : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_ibuf_621 : entity is "ibuf";
end vector_add_1_mult_constant_0_0_ibuf_621;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_ibuf_621 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[10]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[11]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[12]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[13]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[14]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[15]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[16]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[17]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[18]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[19]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[20]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[21]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[22]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[23]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[24]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[25]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[26]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[27]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[28]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[29]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[30]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[31]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[4]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[5]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[6]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[7]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[8]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[9]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of in_data_B_13_TREADY_INST_0 : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \odata[0]_i_1__28\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \odata[10]_i_1__28\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \odata[11]_i_1__28\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \odata[12]_i_1__28\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \odata[13]_i_1__28\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \odata[14]_i_1__28\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \odata[15]_i_1__28\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \odata[16]_i_1__28\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \odata[17]_i_1__28\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \odata[18]_i_1__28\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \odata[19]_i_1__28\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \odata[1]_i_1__28\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \odata[20]_i_1__28\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \odata[21]_i_1__28\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \odata[22]_i_1__28\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \odata[23]_i_1__28\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \odata[24]_i_1__28\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \odata[25]_i_1__28\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \odata[26]_i_1__28\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \odata[27]_i_1__28\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \odata[28]_i_1__28\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \odata[29]_i_1__28\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \odata[2]_i_1__28\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \odata[30]_i_1__28\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \odata[31]_i_1__28\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \odata[32]_i_2__28\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \odata[3]_i_1__28\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \odata[4]_i_1__28\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \odata[5]_i_1__28\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \odata[6]_i_1__28\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \odata[7]_i_1__28\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \odata[8]_i_1__28\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \odata[9]_i_1__28\ : label is "soft_lutpair418";
begin
  Q(0) <= \^q\(0);
in_data_B_13_TREADY_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => D(32),
      I1 => ap_rst_n,
      I2 => \^q\(0),
      O => in_data_B_13_TREADY
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(10),
      Q => \ireg_reg_n_1_[10]\,
      R => SR(0)
    );
\ireg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(11),
      Q => \ireg_reg_n_1_[11]\,
      R => SR(0)
    );
\ireg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(12),
      Q => \ireg_reg_n_1_[12]\,
      R => SR(0)
    );
\ireg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(13),
      Q => \ireg_reg_n_1_[13]\,
      R => SR(0)
    );
\ireg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(14),
      Q => \ireg_reg_n_1_[14]\,
      R => SR(0)
    );
\ireg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(15),
      Q => \ireg_reg_n_1_[15]\,
      R => SR(0)
    );
\ireg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(16),
      Q => \ireg_reg_n_1_[16]\,
      R => SR(0)
    );
\ireg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(17),
      Q => \ireg_reg_n_1_[17]\,
      R => SR(0)
    );
\ireg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(18),
      Q => \ireg_reg_n_1_[18]\,
      R => SR(0)
    );
\ireg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(19),
      Q => \ireg_reg_n_1_[19]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(20),
      Q => \ireg_reg_n_1_[20]\,
      R => SR(0)
    );
\ireg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(21),
      Q => \ireg_reg_n_1_[21]\,
      R => SR(0)
    );
\ireg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(22),
      Q => \ireg_reg_n_1_[22]\,
      R => SR(0)
    );
\ireg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(23),
      Q => \ireg_reg_n_1_[23]\,
      R => SR(0)
    );
\ireg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(24),
      Q => \ireg_reg_n_1_[24]\,
      R => SR(0)
    );
\ireg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(25),
      Q => \ireg_reg_n_1_[25]\,
      R => SR(0)
    );
\ireg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(26),
      Q => \ireg_reg_n_1_[26]\,
      R => SR(0)
    );
\ireg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(27),
      Q => \ireg_reg_n_1_[27]\,
      R => SR(0)
    );
\ireg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(28),
      Q => \ireg_reg_n_1_[28]\,
      R => SR(0)
    );
\ireg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(29),
      Q => \ireg_reg_n_1_[29]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(30),
      Q => \ireg_reg_n_1_[30]\,
      R => SR(0)
    );
\ireg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(31),
      Q => \ireg_reg_n_1_[31]\,
      R => SR(0)
    );
\ireg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(32),
      Q => \^q\(0),
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \ireg_reg_n_1_[4]\,
      R => SR(0)
    );
\ireg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(5),
      Q => \ireg_reg_n_1_[5]\,
      R => SR(0)
    );
\ireg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(6),
      Q => \ireg_reg_n_1_[6]\,
      R => SR(0)
    );
\ireg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(7),
      Q => \ireg_reg_n_1_[7]\,
      R => SR(0)
    );
\ireg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(8),
      Q => \ireg_reg_n_1_[8]\,
      R => SR(0)
    );
\ireg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(9),
      Q => \ireg_reg_n_1_[9]\,
      R => SR(0)
    );
\odata[0]_i_1__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => D(0),
      I2 => \^q\(0),
      O => in_data_B_13_TVALID(0)
    );
\odata[10]_i_1__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[10]\,
      I1 => D(10),
      I2 => \^q\(0),
      O => in_data_B_13_TVALID(10)
    );
\odata[11]_i_1__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[11]\,
      I1 => D(11),
      I2 => \^q\(0),
      O => in_data_B_13_TVALID(11)
    );
\odata[12]_i_1__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[12]\,
      I1 => D(12),
      I2 => \^q\(0),
      O => in_data_B_13_TVALID(12)
    );
\odata[13]_i_1__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[13]\,
      I1 => D(13),
      I2 => \^q\(0),
      O => in_data_B_13_TVALID(13)
    );
\odata[14]_i_1__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[14]\,
      I1 => D(14),
      I2 => \^q\(0),
      O => in_data_B_13_TVALID(14)
    );
\odata[15]_i_1__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[15]\,
      I1 => D(15),
      I2 => \^q\(0),
      O => in_data_B_13_TVALID(15)
    );
\odata[16]_i_1__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[16]\,
      I1 => D(16),
      I2 => \^q\(0),
      O => in_data_B_13_TVALID(16)
    );
\odata[17]_i_1__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[17]\,
      I1 => D(17),
      I2 => \^q\(0),
      O => in_data_B_13_TVALID(17)
    );
\odata[18]_i_1__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[18]\,
      I1 => D(18),
      I2 => \^q\(0),
      O => in_data_B_13_TVALID(18)
    );
\odata[19]_i_1__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[19]\,
      I1 => D(19),
      I2 => \^q\(0),
      O => in_data_B_13_TVALID(19)
    );
\odata[1]_i_1__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => D(1),
      I2 => \^q\(0),
      O => in_data_B_13_TVALID(1)
    );
\odata[20]_i_1__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[20]\,
      I1 => D(20),
      I2 => \^q\(0),
      O => in_data_B_13_TVALID(20)
    );
\odata[21]_i_1__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[21]\,
      I1 => D(21),
      I2 => \^q\(0),
      O => in_data_B_13_TVALID(21)
    );
\odata[22]_i_1__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[22]\,
      I1 => D(22),
      I2 => \^q\(0),
      O => in_data_B_13_TVALID(22)
    );
\odata[23]_i_1__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[23]\,
      I1 => D(23),
      I2 => \^q\(0),
      O => in_data_B_13_TVALID(23)
    );
\odata[24]_i_1__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[24]\,
      I1 => D(24),
      I2 => \^q\(0),
      O => in_data_B_13_TVALID(24)
    );
\odata[25]_i_1__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[25]\,
      I1 => D(25),
      I2 => \^q\(0),
      O => in_data_B_13_TVALID(25)
    );
\odata[26]_i_1__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[26]\,
      I1 => D(26),
      I2 => \^q\(0),
      O => in_data_B_13_TVALID(26)
    );
\odata[27]_i_1__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[27]\,
      I1 => D(27),
      I2 => \^q\(0),
      O => in_data_B_13_TVALID(27)
    );
\odata[28]_i_1__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[28]\,
      I1 => D(28),
      I2 => \^q\(0),
      O => in_data_B_13_TVALID(28)
    );
\odata[29]_i_1__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[29]\,
      I1 => D(29),
      I2 => \^q\(0),
      O => in_data_B_13_TVALID(29)
    );
\odata[2]_i_1__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => D(2),
      I2 => \^q\(0),
      O => in_data_B_13_TVALID(2)
    );
\odata[30]_i_1__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[30]\,
      I1 => D(30),
      I2 => \^q\(0),
      O => in_data_B_13_TVALID(30)
    );
\odata[31]_i_1__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[31]\,
      I1 => D(31),
      I2 => \^q\(0),
      O => in_data_B_13_TVALID(31)
    );
\odata[32]_i_2__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => D(32),
      I1 => \^q\(0),
      O => in_data_B_13_TVALID(32)
    );
\odata[3]_i_1__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => D(3),
      I2 => \^q\(0),
      O => in_data_B_13_TVALID(3)
    );
\odata[4]_i_1__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[4]\,
      I1 => D(4),
      I2 => \^q\(0),
      O => in_data_B_13_TVALID(4)
    );
\odata[5]_i_1__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[5]\,
      I1 => D(5),
      I2 => \^q\(0),
      O => in_data_B_13_TVALID(5)
    );
\odata[6]_i_1__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[6]\,
      I1 => D(6),
      I2 => \^q\(0),
      O => in_data_B_13_TVALID(6)
    );
\odata[7]_i_1__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[7]\,
      I1 => D(7),
      I2 => \^q\(0),
      O => in_data_B_13_TVALID(7)
    );
\odata[8]_i_1__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[8]\,
      I1 => D(8),
      I2 => \^q\(0),
      O => in_data_B_13_TVALID(8)
    );
\odata[9]_i_1__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[9]\,
      I1 => D(9),
      I2 => \^q\(0),
      O => in_data_B_13_TVALID(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_ibuf_635 is
  port (
    in_data_B_12_TREADY : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_12_TVALID : out STD_LOGIC_VECTOR ( 32 downto 0 );
    D : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_rst_n : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_ibuf_635 : entity is "ibuf";
end vector_add_1_mult_constant_0_0_ibuf_635;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_ibuf_635 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[10]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[11]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[12]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[13]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[14]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[15]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[16]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[17]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[18]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[19]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[20]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[21]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[22]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[23]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[24]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[25]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[26]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[27]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[28]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[29]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[30]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[31]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[4]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[5]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[6]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[7]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[8]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[9]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of in_data_B_12_TREADY_INST_0 : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \odata[0]_i_1__27\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \odata[10]_i_1__27\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \odata[11]_i_1__27\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \odata[12]_i_1__27\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \odata[13]_i_1__27\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \odata[14]_i_1__27\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \odata[15]_i_1__27\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \odata[16]_i_1__27\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \odata[17]_i_1__27\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \odata[18]_i_1__27\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \odata[19]_i_1__27\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \odata[1]_i_1__27\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \odata[20]_i_1__27\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \odata[21]_i_1__27\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \odata[22]_i_1__27\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \odata[23]_i_1__27\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \odata[24]_i_1__27\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \odata[25]_i_1__27\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \odata[26]_i_1__27\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \odata[27]_i_1__27\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \odata[28]_i_1__27\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \odata[29]_i_1__27\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \odata[2]_i_1__27\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \odata[30]_i_1__27\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \odata[31]_i_1__27\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \odata[32]_i_2__27\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \odata[3]_i_1__27\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \odata[4]_i_1__27\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \odata[5]_i_1__27\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \odata[6]_i_1__27\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \odata[7]_i_1__27\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \odata[8]_i_1__27\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \odata[9]_i_1__27\ : label is "soft_lutpair394";
begin
  Q(0) <= \^q\(0);
in_data_B_12_TREADY_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => D(32),
      I1 => ap_rst_n,
      I2 => \^q\(0),
      O => in_data_B_12_TREADY
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(10),
      Q => \ireg_reg_n_1_[10]\,
      R => SR(0)
    );
\ireg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(11),
      Q => \ireg_reg_n_1_[11]\,
      R => SR(0)
    );
\ireg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(12),
      Q => \ireg_reg_n_1_[12]\,
      R => SR(0)
    );
\ireg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(13),
      Q => \ireg_reg_n_1_[13]\,
      R => SR(0)
    );
\ireg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(14),
      Q => \ireg_reg_n_1_[14]\,
      R => SR(0)
    );
\ireg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(15),
      Q => \ireg_reg_n_1_[15]\,
      R => SR(0)
    );
\ireg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(16),
      Q => \ireg_reg_n_1_[16]\,
      R => SR(0)
    );
\ireg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(17),
      Q => \ireg_reg_n_1_[17]\,
      R => SR(0)
    );
\ireg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(18),
      Q => \ireg_reg_n_1_[18]\,
      R => SR(0)
    );
\ireg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(19),
      Q => \ireg_reg_n_1_[19]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(20),
      Q => \ireg_reg_n_1_[20]\,
      R => SR(0)
    );
\ireg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(21),
      Q => \ireg_reg_n_1_[21]\,
      R => SR(0)
    );
\ireg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(22),
      Q => \ireg_reg_n_1_[22]\,
      R => SR(0)
    );
\ireg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(23),
      Q => \ireg_reg_n_1_[23]\,
      R => SR(0)
    );
\ireg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(24),
      Q => \ireg_reg_n_1_[24]\,
      R => SR(0)
    );
\ireg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(25),
      Q => \ireg_reg_n_1_[25]\,
      R => SR(0)
    );
\ireg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(26),
      Q => \ireg_reg_n_1_[26]\,
      R => SR(0)
    );
\ireg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(27),
      Q => \ireg_reg_n_1_[27]\,
      R => SR(0)
    );
\ireg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(28),
      Q => \ireg_reg_n_1_[28]\,
      R => SR(0)
    );
\ireg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(29),
      Q => \ireg_reg_n_1_[29]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(30),
      Q => \ireg_reg_n_1_[30]\,
      R => SR(0)
    );
\ireg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(31),
      Q => \ireg_reg_n_1_[31]\,
      R => SR(0)
    );
\ireg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(32),
      Q => \^q\(0),
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \ireg_reg_n_1_[4]\,
      R => SR(0)
    );
\ireg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(5),
      Q => \ireg_reg_n_1_[5]\,
      R => SR(0)
    );
\ireg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(6),
      Q => \ireg_reg_n_1_[6]\,
      R => SR(0)
    );
\ireg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(7),
      Q => \ireg_reg_n_1_[7]\,
      R => SR(0)
    );
\ireg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(8),
      Q => \ireg_reg_n_1_[8]\,
      R => SR(0)
    );
\ireg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(9),
      Q => \ireg_reg_n_1_[9]\,
      R => SR(0)
    );
\odata[0]_i_1__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => D(0),
      I2 => \^q\(0),
      O => in_data_B_12_TVALID(0)
    );
\odata[10]_i_1__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[10]\,
      I1 => D(10),
      I2 => \^q\(0),
      O => in_data_B_12_TVALID(10)
    );
\odata[11]_i_1__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[11]\,
      I1 => D(11),
      I2 => \^q\(0),
      O => in_data_B_12_TVALID(11)
    );
\odata[12]_i_1__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[12]\,
      I1 => D(12),
      I2 => \^q\(0),
      O => in_data_B_12_TVALID(12)
    );
\odata[13]_i_1__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[13]\,
      I1 => D(13),
      I2 => \^q\(0),
      O => in_data_B_12_TVALID(13)
    );
\odata[14]_i_1__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[14]\,
      I1 => D(14),
      I2 => \^q\(0),
      O => in_data_B_12_TVALID(14)
    );
\odata[15]_i_1__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[15]\,
      I1 => D(15),
      I2 => \^q\(0),
      O => in_data_B_12_TVALID(15)
    );
\odata[16]_i_1__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[16]\,
      I1 => D(16),
      I2 => \^q\(0),
      O => in_data_B_12_TVALID(16)
    );
\odata[17]_i_1__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[17]\,
      I1 => D(17),
      I2 => \^q\(0),
      O => in_data_B_12_TVALID(17)
    );
\odata[18]_i_1__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[18]\,
      I1 => D(18),
      I2 => \^q\(0),
      O => in_data_B_12_TVALID(18)
    );
\odata[19]_i_1__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[19]\,
      I1 => D(19),
      I2 => \^q\(0),
      O => in_data_B_12_TVALID(19)
    );
\odata[1]_i_1__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => D(1),
      I2 => \^q\(0),
      O => in_data_B_12_TVALID(1)
    );
\odata[20]_i_1__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[20]\,
      I1 => D(20),
      I2 => \^q\(0),
      O => in_data_B_12_TVALID(20)
    );
\odata[21]_i_1__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[21]\,
      I1 => D(21),
      I2 => \^q\(0),
      O => in_data_B_12_TVALID(21)
    );
\odata[22]_i_1__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[22]\,
      I1 => D(22),
      I2 => \^q\(0),
      O => in_data_B_12_TVALID(22)
    );
\odata[23]_i_1__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[23]\,
      I1 => D(23),
      I2 => \^q\(0),
      O => in_data_B_12_TVALID(23)
    );
\odata[24]_i_1__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[24]\,
      I1 => D(24),
      I2 => \^q\(0),
      O => in_data_B_12_TVALID(24)
    );
\odata[25]_i_1__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[25]\,
      I1 => D(25),
      I2 => \^q\(0),
      O => in_data_B_12_TVALID(25)
    );
\odata[26]_i_1__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[26]\,
      I1 => D(26),
      I2 => \^q\(0),
      O => in_data_B_12_TVALID(26)
    );
\odata[27]_i_1__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[27]\,
      I1 => D(27),
      I2 => \^q\(0),
      O => in_data_B_12_TVALID(27)
    );
\odata[28]_i_1__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[28]\,
      I1 => D(28),
      I2 => \^q\(0),
      O => in_data_B_12_TVALID(28)
    );
\odata[29]_i_1__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[29]\,
      I1 => D(29),
      I2 => \^q\(0),
      O => in_data_B_12_TVALID(29)
    );
\odata[2]_i_1__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => D(2),
      I2 => \^q\(0),
      O => in_data_B_12_TVALID(2)
    );
\odata[30]_i_1__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[30]\,
      I1 => D(30),
      I2 => \^q\(0),
      O => in_data_B_12_TVALID(30)
    );
\odata[31]_i_1__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[31]\,
      I1 => D(31),
      I2 => \^q\(0),
      O => in_data_B_12_TVALID(31)
    );
\odata[32]_i_2__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => D(32),
      I1 => \^q\(0),
      O => in_data_B_12_TVALID(32)
    );
\odata[3]_i_1__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => D(3),
      I2 => \^q\(0),
      O => in_data_B_12_TVALID(3)
    );
\odata[4]_i_1__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[4]\,
      I1 => D(4),
      I2 => \^q\(0),
      O => in_data_B_12_TVALID(4)
    );
\odata[5]_i_1__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[5]\,
      I1 => D(5),
      I2 => \^q\(0),
      O => in_data_B_12_TVALID(5)
    );
\odata[6]_i_1__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[6]\,
      I1 => D(6),
      I2 => \^q\(0),
      O => in_data_B_12_TVALID(6)
    );
\odata[7]_i_1__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[7]\,
      I1 => D(7),
      I2 => \^q\(0),
      O => in_data_B_12_TVALID(7)
    );
\odata[8]_i_1__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[8]\,
      I1 => D(8),
      I2 => \^q\(0),
      O => in_data_B_12_TVALID(8)
    );
\odata[9]_i_1__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[9]\,
      I1 => D(9),
      I2 => \^q\(0),
      O => in_data_B_12_TVALID(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_ibuf_649 is
  port (
    in_data_B_11_TREADY : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_11_TVALID : out STD_LOGIC_VECTOR ( 32 downto 0 );
    D : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_rst_n : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_ibuf_649 : entity is "ibuf";
end vector_add_1_mult_constant_0_0_ibuf_649;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_ibuf_649 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[10]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[11]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[12]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[13]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[14]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[15]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[16]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[17]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[18]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[19]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[20]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[21]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[22]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[23]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[24]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[25]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[26]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[27]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[28]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[29]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[30]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[31]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[4]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[5]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[6]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[7]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[8]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[9]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of in_data_B_11_TREADY_INST_0 : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \odata[0]_i_1__26\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \odata[10]_i_1__26\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \odata[11]_i_1__26\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \odata[12]_i_1__26\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \odata[13]_i_1__26\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \odata[14]_i_1__26\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \odata[15]_i_1__26\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \odata[16]_i_1__26\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \odata[17]_i_1__26\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \odata[18]_i_1__26\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \odata[19]_i_1__26\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \odata[1]_i_1__26\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \odata[20]_i_1__26\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \odata[21]_i_1__26\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \odata[22]_i_1__26\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \odata[23]_i_1__26\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \odata[24]_i_1__26\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \odata[25]_i_1__26\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \odata[26]_i_1__26\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \odata[27]_i_1__26\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \odata[28]_i_1__26\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \odata[29]_i_1__26\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \odata[2]_i_1__26\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \odata[30]_i_1__26\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \odata[31]_i_1__26\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \odata[32]_i_2__26\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \odata[3]_i_1__26\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \odata[4]_i_1__26\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \odata[5]_i_1__26\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \odata[6]_i_1__26\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \odata[7]_i_1__26\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \odata[8]_i_1__26\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \odata[9]_i_1__26\ : label is "soft_lutpair370";
begin
  Q(0) <= \^q\(0);
in_data_B_11_TREADY_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => D(32),
      I1 => ap_rst_n,
      I2 => \^q\(0),
      O => in_data_B_11_TREADY
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(10),
      Q => \ireg_reg_n_1_[10]\,
      R => SR(0)
    );
\ireg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(11),
      Q => \ireg_reg_n_1_[11]\,
      R => SR(0)
    );
\ireg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(12),
      Q => \ireg_reg_n_1_[12]\,
      R => SR(0)
    );
\ireg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(13),
      Q => \ireg_reg_n_1_[13]\,
      R => SR(0)
    );
\ireg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(14),
      Q => \ireg_reg_n_1_[14]\,
      R => SR(0)
    );
\ireg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(15),
      Q => \ireg_reg_n_1_[15]\,
      R => SR(0)
    );
\ireg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(16),
      Q => \ireg_reg_n_1_[16]\,
      R => SR(0)
    );
\ireg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(17),
      Q => \ireg_reg_n_1_[17]\,
      R => SR(0)
    );
\ireg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(18),
      Q => \ireg_reg_n_1_[18]\,
      R => SR(0)
    );
\ireg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(19),
      Q => \ireg_reg_n_1_[19]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(20),
      Q => \ireg_reg_n_1_[20]\,
      R => SR(0)
    );
\ireg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(21),
      Q => \ireg_reg_n_1_[21]\,
      R => SR(0)
    );
\ireg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(22),
      Q => \ireg_reg_n_1_[22]\,
      R => SR(0)
    );
\ireg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(23),
      Q => \ireg_reg_n_1_[23]\,
      R => SR(0)
    );
\ireg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(24),
      Q => \ireg_reg_n_1_[24]\,
      R => SR(0)
    );
\ireg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(25),
      Q => \ireg_reg_n_1_[25]\,
      R => SR(0)
    );
\ireg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(26),
      Q => \ireg_reg_n_1_[26]\,
      R => SR(0)
    );
\ireg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(27),
      Q => \ireg_reg_n_1_[27]\,
      R => SR(0)
    );
\ireg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(28),
      Q => \ireg_reg_n_1_[28]\,
      R => SR(0)
    );
\ireg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(29),
      Q => \ireg_reg_n_1_[29]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(30),
      Q => \ireg_reg_n_1_[30]\,
      R => SR(0)
    );
\ireg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(31),
      Q => \ireg_reg_n_1_[31]\,
      R => SR(0)
    );
\ireg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(32),
      Q => \^q\(0),
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \ireg_reg_n_1_[4]\,
      R => SR(0)
    );
\ireg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(5),
      Q => \ireg_reg_n_1_[5]\,
      R => SR(0)
    );
\ireg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(6),
      Q => \ireg_reg_n_1_[6]\,
      R => SR(0)
    );
\ireg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(7),
      Q => \ireg_reg_n_1_[7]\,
      R => SR(0)
    );
\ireg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(8),
      Q => \ireg_reg_n_1_[8]\,
      R => SR(0)
    );
\ireg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(9),
      Q => \ireg_reg_n_1_[9]\,
      R => SR(0)
    );
\odata[0]_i_1__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => D(0),
      I2 => \^q\(0),
      O => in_data_B_11_TVALID(0)
    );
\odata[10]_i_1__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[10]\,
      I1 => D(10),
      I2 => \^q\(0),
      O => in_data_B_11_TVALID(10)
    );
\odata[11]_i_1__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[11]\,
      I1 => D(11),
      I2 => \^q\(0),
      O => in_data_B_11_TVALID(11)
    );
\odata[12]_i_1__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[12]\,
      I1 => D(12),
      I2 => \^q\(0),
      O => in_data_B_11_TVALID(12)
    );
\odata[13]_i_1__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[13]\,
      I1 => D(13),
      I2 => \^q\(0),
      O => in_data_B_11_TVALID(13)
    );
\odata[14]_i_1__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[14]\,
      I1 => D(14),
      I2 => \^q\(0),
      O => in_data_B_11_TVALID(14)
    );
\odata[15]_i_1__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[15]\,
      I1 => D(15),
      I2 => \^q\(0),
      O => in_data_B_11_TVALID(15)
    );
\odata[16]_i_1__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[16]\,
      I1 => D(16),
      I2 => \^q\(0),
      O => in_data_B_11_TVALID(16)
    );
\odata[17]_i_1__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[17]\,
      I1 => D(17),
      I2 => \^q\(0),
      O => in_data_B_11_TVALID(17)
    );
\odata[18]_i_1__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[18]\,
      I1 => D(18),
      I2 => \^q\(0),
      O => in_data_B_11_TVALID(18)
    );
\odata[19]_i_1__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[19]\,
      I1 => D(19),
      I2 => \^q\(0),
      O => in_data_B_11_TVALID(19)
    );
\odata[1]_i_1__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => D(1),
      I2 => \^q\(0),
      O => in_data_B_11_TVALID(1)
    );
\odata[20]_i_1__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[20]\,
      I1 => D(20),
      I2 => \^q\(0),
      O => in_data_B_11_TVALID(20)
    );
\odata[21]_i_1__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[21]\,
      I1 => D(21),
      I2 => \^q\(0),
      O => in_data_B_11_TVALID(21)
    );
\odata[22]_i_1__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[22]\,
      I1 => D(22),
      I2 => \^q\(0),
      O => in_data_B_11_TVALID(22)
    );
\odata[23]_i_1__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[23]\,
      I1 => D(23),
      I2 => \^q\(0),
      O => in_data_B_11_TVALID(23)
    );
\odata[24]_i_1__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[24]\,
      I1 => D(24),
      I2 => \^q\(0),
      O => in_data_B_11_TVALID(24)
    );
\odata[25]_i_1__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[25]\,
      I1 => D(25),
      I2 => \^q\(0),
      O => in_data_B_11_TVALID(25)
    );
\odata[26]_i_1__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[26]\,
      I1 => D(26),
      I2 => \^q\(0),
      O => in_data_B_11_TVALID(26)
    );
\odata[27]_i_1__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[27]\,
      I1 => D(27),
      I2 => \^q\(0),
      O => in_data_B_11_TVALID(27)
    );
\odata[28]_i_1__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[28]\,
      I1 => D(28),
      I2 => \^q\(0),
      O => in_data_B_11_TVALID(28)
    );
\odata[29]_i_1__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[29]\,
      I1 => D(29),
      I2 => \^q\(0),
      O => in_data_B_11_TVALID(29)
    );
\odata[2]_i_1__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => D(2),
      I2 => \^q\(0),
      O => in_data_B_11_TVALID(2)
    );
\odata[30]_i_1__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[30]\,
      I1 => D(30),
      I2 => \^q\(0),
      O => in_data_B_11_TVALID(30)
    );
\odata[31]_i_1__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[31]\,
      I1 => D(31),
      I2 => \^q\(0),
      O => in_data_B_11_TVALID(31)
    );
\odata[32]_i_2__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => D(32),
      I1 => \^q\(0),
      O => in_data_B_11_TVALID(32)
    );
\odata[3]_i_1__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => D(3),
      I2 => \^q\(0),
      O => in_data_B_11_TVALID(3)
    );
\odata[4]_i_1__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[4]\,
      I1 => D(4),
      I2 => \^q\(0),
      O => in_data_B_11_TVALID(4)
    );
\odata[5]_i_1__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[5]\,
      I1 => D(5),
      I2 => \^q\(0),
      O => in_data_B_11_TVALID(5)
    );
\odata[6]_i_1__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[6]\,
      I1 => D(6),
      I2 => \^q\(0),
      O => in_data_B_11_TVALID(6)
    );
\odata[7]_i_1__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[7]\,
      I1 => D(7),
      I2 => \^q\(0),
      O => in_data_B_11_TVALID(7)
    );
\odata[8]_i_1__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[8]\,
      I1 => D(8),
      I2 => \^q\(0),
      O => in_data_B_11_TVALID(8)
    );
\odata[9]_i_1__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[9]\,
      I1 => D(9),
      I2 => \^q\(0),
      O => in_data_B_11_TVALID(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_ibuf_663 is
  port (
    in_data_B_10_TREADY : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_10_TVALID : out STD_LOGIC_VECTOR ( 32 downto 0 );
    D : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_rst_n : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_ibuf_663 : entity is "ibuf";
end vector_add_1_mult_constant_0_0_ibuf_663;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_ibuf_663 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[10]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[11]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[12]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[13]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[14]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[15]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[16]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[17]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[18]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[19]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[20]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[21]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[22]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[23]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[24]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[25]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[26]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[27]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[28]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[29]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[30]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[31]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[4]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[5]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[6]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[7]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[8]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[9]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of in_data_B_10_TREADY_INST_0 : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \odata[0]_i_1__25\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \odata[10]_i_1__25\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \odata[11]_i_1__25\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \odata[12]_i_1__25\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \odata[13]_i_1__25\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \odata[14]_i_1__25\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \odata[15]_i_1__25\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \odata[16]_i_1__25\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \odata[17]_i_1__25\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \odata[18]_i_1__25\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \odata[19]_i_1__25\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \odata[1]_i_1__25\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \odata[20]_i_1__25\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \odata[21]_i_1__25\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \odata[22]_i_1__25\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \odata[23]_i_1__25\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \odata[24]_i_1__25\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \odata[25]_i_1__25\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \odata[26]_i_1__25\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \odata[27]_i_1__25\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \odata[28]_i_1__25\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \odata[29]_i_1__25\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \odata[2]_i_1__25\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \odata[30]_i_1__25\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \odata[31]_i_1__25\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \odata[32]_i_2__25\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \odata[3]_i_1__25\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \odata[4]_i_1__25\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \odata[5]_i_1__25\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \odata[6]_i_1__25\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \odata[7]_i_1__25\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \odata[8]_i_1__25\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \odata[9]_i_1__25\ : label is "soft_lutpair346";
begin
  Q(0) <= \^q\(0);
in_data_B_10_TREADY_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => D(32),
      I1 => ap_rst_n,
      I2 => \^q\(0),
      O => in_data_B_10_TREADY
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(10),
      Q => \ireg_reg_n_1_[10]\,
      R => SR(0)
    );
\ireg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(11),
      Q => \ireg_reg_n_1_[11]\,
      R => SR(0)
    );
\ireg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(12),
      Q => \ireg_reg_n_1_[12]\,
      R => SR(0)
    );
\ireg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(13),
      Q => \ireg_reg_n_1_[13]\,
      R => SR(0)
    );
\ireg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(14),
      Q => \ireg_reg_n_1_[14]\,
      R => SR(0)
    );
\ireg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(15),
      Q => \ireg_reg_n_1_[15]\,
      R => SR(0)
    );
\ireg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(16),
      Q => \ireg_reg_n_1_[16]\,
      R => SR(0)
    );
\ireg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(17),
      Q => \ireg_reg_n_1_[17]\,
      R => SR(0)
    );
\ireg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(18),
      Q => \ireg_reg_n_1_[18]\,
      R => SR(0)
    );
\ireg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(19),
      Q => \ireg_reg_n_1_[19]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(20),
      Q => \ireg_reg_n_1_[20]\,
      R => SR(0)
    );
\ireg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(21),
      Q => \ireg_reg_n_1_[21]\,
      R => SR(0)
    );
\ireg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(22),
      Q => \ireg_reg_n_1_[22]\,
      R => SR(0)
    );
\ireg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(23),
      Q => \ireg_reg_n_1_[23]\,
      R => SR(0)
    );
\ireg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(24),
      Q => \ireg_reg_n_1_[24]\,
      R => SR(0)
    );
\ireg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(25),
      Q => \ireg_reg_n_1_[25]\,
      R => SR(0)
    );
\ireg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(26),
      Q => \ireg_reg_n_1_[26]\,
      R => SR(0)
    );
\ireg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(27),
      Q => \ireg_reg_n_1_[27]\,
      R => SR(0)
    );
\ireg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(28),
      Q => \ireg_reg_n_1_[28]\,
      R => SR(0)
    );
\ireg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(29),
      Q => \ireg_reg_n_1_[29]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(30),
      Q => \ireg_reg_n_1_[30]\,
      R => SR(0)
    );
\ireg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(31),
      Q => \ireg_reg_n_1_[31]\,
      R => SR(0)
    );
\ireg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(32),
      Q => \^q\(0),
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \ireg_reg_n_1_[4]\,
      R => SR(0)
    );
\ireg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(5),
      Q => \ireg_reg_n_1_[5]\,
      R => SR(0)
    );
\ireg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(6),
      Q => \ireg_reg_n_1_[6]\,
      R => SR(0)
    );
\ireg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(7),
      Q => \ireg_reg_n_1_[7]\,
      R => SR(0)
    );
\ireg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(8),
      Q => \ireg_reg_n_1_[8]\,
      R => SR(0)
    );
\ireg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(9),
      Q => \ireg_reg_n_1_[9]\,
      R => SR(0)
    );
\odata[0]_i_1__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => D(0),
      I2 => \^q\(0),
      O => in_data_B_10_TVALID(0)
    );
\odata[10]_i_1__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[10]\,
      I1 => D(10),
      I2 => \^q\(0),
      O => in_data_B_10_TVALID(10)
    );
\odata[11]_i_1__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[11]\,
      I1 => D(11),
      I2 => \^q\(0),
      O => in_data_B_10_TVALID(11)
    );
\odata[12]_i_1__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[12]\,
      I1 => D(12),
      I2 => \^q\(0),
      O => in_data_B_10_TVALID(12)
    );
\odata[13]_i_1__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[13]\,
      I1 => D(13),
      I2 => \^q\(0),
      O => in_data_B_10_TVALID(13)
    );
\odata[14]_i_1__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[14]\,
      I1 => D(14),
      I2 => \^q\(0),
      O => in_data_B_10_TVALID(14)
    );
\odata[15]_i_1__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[15]\,
      I1 => D(15),
      I2 => \^q\(0),
      O => in_data_B_10_TVALID(15)
    );
\odata[16]_i_1__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[16]\,
      I1 => D(16),
      I2 => \^q\(0),
      O => in_data_B_10_TVALID(16)
    );
\odata[17]_i_1__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[17]\,
      I1 => D(17),
      I2 => \^q\(0),
      O => in_data_B_10_TVALID(17)
    );
\odata[18]_i_1__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[18]\,
      I1 => D(18),
      I2 => \^q\(0),
      O => in_data_B_10_TVALID(18)
    );
\odata[19]_i_1__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[19]\,
      I1 => D(19),
      I2 => \^q\(0),
      O => in_data_B_10_TVALID(19)
    );
\odata[1]_i_1__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => D(1),
      I2 => \^q\(0),
      O => in_data_B_10_TVALID(1)
    );
\odata[20]_i_1__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[20]\,
      I1 => D(20),
      I2 => \^q\(0),
      O => in_data_B_10_TVALID(20)
    );
\odata[21]_i_1__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[21]\,
      I1 => D(21),
      I2 => \^q\(0),
      O => in_data_B_10_TVALID(21)
    );
\odata[22]_i_1__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[22]\,
      I1 => D(22),
      I2 => \^q\(0),
      O => in_data_B_10_TVALID(22)
    );
\odata[23]_i_1__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[23]\,
      I1 => D(23),
      I2 => \^q\(0),
      O => in_data_B_10_TVALID(23)
    );
\odata[24]_i_1__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[24]\,
      I1 => D(24),
      I2 => \^q\(0),
      O => in_data_B_10_TVALID(24)
    );
\odata[25]_i_1__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[25]\,
      I1 => D(25),
      I2 => \^q\(0),
      O => in_data_B_10_TVALID(25)
    );
\odata[26]_i_1__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[26]\,
      I1 => D(26),
      I2 => \^q\(0),
      O => in_data_B_10_TVALID(26)
    );
\odata[27]_i_1__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[27]\,
      I1 => D(27),
      I2 => \^q\(0),
      O => in_data_B_10_TVALID(27)
    );
\odata[28]_i_1__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[28]\,
      I1 => D(28),
      I2 => \^q\(0),
      O => in_data_B_10_TVALID(28)
    );
\odata[29]_i_1__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[29]\,
      I1 => D(29),
      I2 => \^q\(0),
      O => in_data_B_10_TVALID(29)
    );
\odata[2]_i_1__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => D(2),
      I2 => \^q\(0),
      O => in_data_B_10_TVALID(2)
    );
\odata[30]_i_1__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[30]\,
      I1 => D(30),
      I2 => \^q\(0),
      O => in_data_B_10_TVALID(30)
    );
\odata[31]_i_1__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[31]\,
      I1 => D(31),
      I2 => \^q\(0),
      O => in_data_B_10_TVALID(31)
    );
\odata[32]_i_2__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => D(32),
      I1 => \^q\(0),
      O => in_data_B_10_TVALID(32)
    );
\odata[3]_i_1__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => D(3),
      I2 => \^q\(0),
      O => in_data_B_10_TVALID(3)
    );
\odata[4]_i_1__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[4]\,
      I1 => D(4),
      I2 => \^q\(0),
      O => in_data_B_10_TVALID(4)
    );
\odata[5]_i_1__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[5]\,
      I1 => D(5),
      I2 => \^q\(0),
      O => in_data_B_10_TVALID(5)
    );
\odata[6]_i_1__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[6]\,
      I1 => D(6),
      I2 => \^q\(0),
      O => in_data_B_10_TVALID(6)
    );
\odata[7]_i_1__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[7]\,
      I1 => D(7),
      I2 => \^q\(0),
      O => in_data_B_10_TVALID(7)
    );
\odata[8]_i_1__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[8]\,
      I1 => D(8),
      I2 => \^q\(0),
      O => in_data_B_10_TVALID(8)
    );
\odata[9]_i_1__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[9]\,
      I1 => D(9),
      I2 => \^q\(0),
      O => in_data_B_10_TVALID(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_ibuf_677 is
  port (
    in_data_B_0_TREADY : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_0_TVALID : out STD_LOGIC_VECTOR ( 32 downto 0 );
    D : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_rst_n : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_ibuf_677 : entity is "ibuf";
end vector_add_1_mult_constant_0_0_ibuf_677;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_ibuf_677 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[10]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[11]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[12]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[13]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[14]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[15]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[16]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[17]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[18]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[19]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[20]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[21]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[22]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[23]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[24]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[25]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[26]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[27]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[28]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[29]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[30]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[31]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[4]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[5]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[6]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[7]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[8]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[9]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of in_data_B_0_TREADY_INST_0 : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \odata[0]_i_1__15\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \odata[10]_i_1__15\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \odata[11]_i_1__15\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \odata[12]_i_1__15\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \odata[13]_i_1__15\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \odata[14]_i_1__15\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \odata[15]_i_1__15\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \odata[16]_i_1__15\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \odata[17]_i_1__15\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \odata[18]_i_1__15\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \odata[19]_i_1__15\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \odata[1]_i_1__15\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \odata[20]_i_1__15\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \odata[21]_i_1__15\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \odata[22]_i_1__15\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \odata[23]_i_1__15\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \odata[24]_i_1__15\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \odata[25]_i_1__15\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \odata[26]_i_1__15\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \odata[27]_i_1__15\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \odata[28]_i_1__15\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \odata[29]_i_1__15\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \odata[2]_i_1__15\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \odata[30]_i_1__15\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \odata[31]_i_1__15\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \odata[32]_i_2__15\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \odata[3]_i_1__15\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \odata[4]_i_1__15\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \odata[5]_i_1__15\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \odata[6]_i_1__15\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \odata[7]_i_1__15\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \odata[8]_i_1__15\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \odata[9]_i_1__15\ : label is "soft_lutpair322";
begin
  Q(0) <= \^q\(0);
in_data_B_0_TREADY_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => D(32),
      I1 => ap_rst_n,
      I2 => \^q\(0),
      O => in_data_B_0_TREADY
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(10),
      Q => \ireg_reg_n_1_[10]\,
      R => SR(0)
    );
\ireg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(11),
      Q => \ireg_reg_n_1_[11]\,
      R => SR(0)
    );
\ireg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(12),
      Q => \ireg_reg_n_1_[12]\,
      R => SR(0)
    );
\ireg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(13),
      Q => \ireg_reg_n_1_[13]\,
      R => SR(0)
    );
\ireg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(14),
      Q => \ireg_reg_n_1_[14]\,
      R => SR(0)
    );
\ireg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(15),
      Q => \ireg_reg_n_1_[15]\,
      R => SR(0)
    );
\ireg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(16),
      Q => \ireg_reg_n_1_[16]\,
      R => SR(0)
    );
\ireg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(17),
      Q => \ireg_reg_n_1_[17]\,
      R => SR(0)
    );
\ireg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(18),
      Q => \ireg_reg_n_1_[18]\,
      R => SR(0)
    );
\ireg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(19),
      Q => \ireg_reg_n_1_[19]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(20),
      Q => \ireg_reg_n_1_[20]\,
      R => SR(0)
    );
\ireg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(21),
      Q => \ireg_reg_n_1_[21]\,
      R => SR(0)
    );
\ireg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(22),
      Q => \ireg_reg_n_1_[22]\,
      R => SR(0)
    );
\ireg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(23),
      Q => \ireg_reg_n_1_[23]\,
      R => SR(0)
    );
\ireg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(24),
      Q => \ireg_reg_n_1_[24]\,
      R => SR(0)
    );
\ireg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(25),
      Q => \ireg_reg_n_1_[25]\,
      R => SR(0)
    );
\ireg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(26),
      Q => \ireg_reg_n_1_[26]\,
      R => SR(0)
    );
\ireg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(27),
      Q => \ireg_reg_n_1_[27]\,
      R => SR(0)
    );
\ireg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(28),
      Q => \ireg_reg_n_1_[28]\,
      R => SR(0)
    );
\ireg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(29),
      Q => \ireg_reg_n_1_[29]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(30),
      Q => \ireg_reg_n_1_[30]\,
      R => SR(0)
    );
\ireg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(31),
      Q => \ireg_reg_n_1_[31]\,
      R => SR(0)
    );
\ireg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(32),
      Q => \^q\(0),
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \ireg_reg_n_1_[4]\,
      R => SR(0)
    );
\ireg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(5),
      Q => \ireg_reg_n_1_[5]\,
      R => SR(0)
    );
\ireg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(6),
      Q => \ireg_reg_n_1_[6]\,
      R => SR(0)
    );
\ireg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(7),
      Q => \ireg_reg_n_1_[7]\,
      R => SR(0)
    );
\ireg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(8),
      Q => \ireg_reg_n_1_[8]\,
      R => SR(0)
    );
\ireg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(9),
      Q => \ireg_reg_n_1_[9]\,
      R => SR(0)
    );
\odata[0]_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => D(0),
      I2 => \^q\(0),
      O => in_data_B_0_TVALID(0)
    );
\odata[10]_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[10]\,
      I1 => D(10),
      I2 => \^q\(0),
      O => in_data_B_0_TVALID(10)
    );
\odata[11]_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[11]\,
      I1 => D(11),
      I2 => \^q\(0),
      O => in_data_B_0_TVALID(11)
    );
\odata[12]_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[12]\,
      I1 => D(12),
      I2 => \^q\(0),
      O => in_data_B_0_TVALID(12)
    );
\odata[13]_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[13]\,
      I1 => D(13),
      I2 => \^q\(0),
      O => in_data_B_0_TVALID(13)
    );
\odata[14]_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[14]\,
      I1 => D(14),
      I2 => \^q\(0),
      O => in_data_B_0_TVALID(14)
    );
\odata[15]_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[15]\,
      I1 => D(15),
      I2 => \^q\(0),
      O => in_data_B_0_TVALID(15)
    );
\odata[16]_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[16]\,
      I1 => D(16),
      I2 => \^q\(0),
      O => in_data_B_0_TVALID(16)
    );
\odata[17]_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[17]\,
      I1 => D(17),
      I2 => \^q\(0),
      O => in_data_B_0_TVALID(17)
    );
\odata[18]_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[18]\,
      I1 => D(18),
      I2 => \^q\(0),
      O => in_data_B_0_TVALID(18)
    );
\odata[19]_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[19]\,
      I1 => D(19),
      I2 => \^q\(0),
      O => in_data_B_0_TVALID(19)
    );
\odata[1]_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => D(1),
      I2 => \^q\(0),
      O => in_data_B_0_TVALID(1)
    );
\odata[20]_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[20]\,
      I1 => D(20),
      I2 => \^q\(0),
      O => in_data_B_0_TVALID(20)
    );
\odata[21]_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[21]\,
      I1 => D(21),
      I2 => \^q\(0),
      O => in_data_B_0_TVALID(21)
    );
\odata[22]_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[22]\,
      I1 => D(22),
      I2 => \^q\(0),
      O => in_data_B_0_TVALID(22)
    );
\odata[23]_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[23]\,
      I1 => D(23),
      I2 => \^q\(0),
      O => in_data_B_0_TVALID(23)
    );
\odata[24]_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[24]\,
      I1 => D(24),
      I2 => \^q\(0),
      O => in_data_B_0_TVALID(24)
    );
\odata[25]_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[25]\,
      I1 => D(25),
      I2 => \^q\(0),
      O => in_data_B_0_TVALID(25)
    );
\odata[26]_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[26]\,
      I1 => D(26),
      I2 => \^q\(0),
      O => in_data_B_0_TVALID(26)
    );
\odata[27]_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[27]\,
      I1 => D(27),
      I2 => \^q\(0),
      O => in_data_B_0_TVALID(27)
    );
\odata[28]_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[28]\,
      I1 => D(28),
      I2 => \^q\(0),
      O => in_data_B_0_TVALID(28)
    );
\odata[29]_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[29]\,
      I1 => D(29),
      I2 => \^q\(0),
      O => in_data_B_0_TVALID(29)
    );
\odata[2]_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => D(2),
      I2 => \^q\(0),
      O => in_data_B_0_TVALID(2)
    );
\odata[30]_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[30]\,
      I1 => D(30),
      I2 => \^q\(0),
      O => in_data_B_0_TVALID(30)
    );
\odata[31]_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[31]\,
      I1 => D(31),
      I2 => \^q\(0),
      O => in_data_B_0_TVALID(31)
    );
\odata[32]_i_2__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => D(32),
      I1 => \^q\(0),
      O => in_data_B_0_TVALID(32)
    );
\odata[3]_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => D(3),
      I2 => \^q\(0),
      O => in_data_B_0_TVALID(3)
    );
\odata[4]_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[4]\,
      I1 => D(4),
      I2 => \^q\(0),
      O => in_data_B_0_TVALID(4)
    );
\odata[5]_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[5]\,
      I1 => D(5),
      I2 => \^q\(0),
      O => in_data_B_0_TVALID(5)
    );
\odata[6]_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[6]\,
      I1 => D(6),
      I2 => \^q\(0),
      O => in_data_B_0_TVALID(6)
    );
\odata[7]_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[7]\,
      I1 => D(7),
      I2 => \^q\(0),
      O => in_data_B_0_TVALID(7)
    );
\odata[8]_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[8]\,
      I1 => D(8),
      I2 => \^q\(0),
      O => in_data_B_0_TVALID(8)
    );
\odata[9]_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[9]\,
      I1 => D(9),
      I2 => \^q\(0),
      O => in_data_B_0_TVALID(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_ibuf_679 is
  port (
    in_data_A_9_TREADY : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \ireg_reg[32]_0\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_rst_n : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_ibuf_679 : entity is "ibuf";
end vector_add_1_mult_constant_0_0_ibuf_679;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_ibuf_679 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[10]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[11]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[12]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[13]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[14]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[15]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[16]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[17]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[18]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[19]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[20]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[21]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[22]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[23]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[24]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[25]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[26]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[27]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[28]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[29]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[30]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[31]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[4]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[5]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[6]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[7]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[8]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[9]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of in_data_A_9_TREADY_INST_0 : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \odata[0]_i_1__8\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \odata[10]_i_1__8\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \odata[11]_i_1__8\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \odata[12]_i_1__8\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \odata[13]_i_1__8\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \odata[14]_i_1__8\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \odata[15]_i_1__8\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \odata[16]_i_1__8\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \odata[17]_i_1__8\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \odata[18]_i_1__8\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \odata[19]_i_1__8\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \odata[1]_i_1__8\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \odata[20]_i_1__8\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \odata[21]_i_1__8\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \odata[22]_i_1__8\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \odata[23]_i_1__8\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \odata[24]_i_1__8\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \odata[25]_i_1__8\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \odata[26]_i_1__8\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \odata[27]_i_1__8\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \odata[28]_i_1__8\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \odata[29]_i_1__8\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \odata[2]_i_1__8\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \odata[30]_i_1__8\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \odata[31]_i_1__8\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \odata[32]_i_2__8\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \odata[3]_i_1__8\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \odata[4]_i_1__8\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \odata[5]_i_1__8\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \odata[6]_i_1__8\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \odata[7]_i_1__8\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \odata[8]_i_1__8\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \odata[9]_i_1__8\ : label is "soft_lutpair304";
begin
  Q(0) <= \^q\(0);
in_data_A_9_TREADY_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \ireg_reg[32]_0\(32),
      I1 => ap_rst_n,
      I2 => \^q\(0),
      O => in_data_A_9_TREADY
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(10),
      Q => \ireg_reg_n_1_[10]\,
      R => SR(0)
    );
\ireg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(11),
      Q => \ireg_reg_n_1_[11]\,
      R => SR(0)
    );
\ireg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(12),
      Q => \ireg_reg_n_1_[12]\,
      R => SR(0)
    );
\ireg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(13),
      Q => \ireg_reg_n_1_[13]\,
      R => SR(0)
    );
\ireg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(14),
      Q => \ireg_reg_n_1_[14]\,
      R => SR(0)
    );
\ireg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(15),
      Q => \ireg_reg_n_1_[15]\,
      R => SR(0)
    );
\ireg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(16),
      Q => \ireg_reg_n_1_[16]\,
      R => SR(0)
    );
\ireg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(17),
      Q => \ireg_reg_n_1_[17]\,
      R => SR(0)
    );
\ireg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(18),
      Q => \ireg_reg_n_1_[18]\,
      R => SR(0)
    );
\ireg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(19),
      Q => \ireg_reg_n_1_[19]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(20),
      Q => \ireg_reg_n_1_[20]\,
      R => SR(0)
    );
\ireg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(21),
      Q => \ireg_reg_n_1_[21]\,
      R => SR(0)
    );
\ireg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(22),
      Q => \ireg_reg_n_1_[22]\,
      R => SR(0)
    );
\ireg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(23),
      Q => \ireg_reg_n_1_[23]\,
      R => SR(0)
    );
\ireg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(24),
      Q => \ireg_reg_n_1_[24]\,
      R => SR(0)
    );
\ireg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(25),
      Q => \ireg_reg_n_1_[25]\,
      R => SR(0)
    );
\ireg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(26),
      Q => \ireg_reg_n_1_[26]\,
      R => SR(0)
    );
\ireg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(27),
      Q => \ireg_reg_n_1_[27]\,
      R => SR(0)
    );
\ireg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(28),
      Q => \ireg_reg_n_1_[28]\,
      R => SR(0)
    );
\ireg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(29),
      Q => \ireg_reg_n_1_[29]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(30),
      Q => \ireg_reg_n_1_[30]\,
      R => SR(0)
    );
\ireg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(31),
      Q => \ireg_reg_n_1_[31]\,
      R => SR(0)
    );
\ireg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(32),
      Q => \^q\(0),
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(4),
      Q => \ireg_reg_n_1_[4]\,
      R => SR(0)
    );
\ireg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(5),
      Q => \ireg_reg_n_1_[5]\,
      R => SR(0)
    );
\ireg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(6),
      Q => \ireg_reg_n_1_[6]\,
      R => SR(0)
    );
\ireg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(7),
      Q => \ireg_reg_n_1_[7]\,
      R => SR(0)
    );
\ireg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(8),
      Q => \ireg_reg_n_1_[8]\,
      R => SR(0)
    );
\ireg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(9),
      Q => \ireg_reg_n_1_[9]\,
      R => SR(0)
    );
\odata[0]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \ireg_reg[32]_0\(0),
      I2 => \^q\(0),
      O => D(0)
    );
\odata[10]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[10]\,
      I1 => \ireg_reg[32]_0\(10),
      I2 => \^q\(0),
      O => D(10)
    );
\odata[11]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[11]\,
      I1 => \ireg_reg[32]_0\(11),
      I2 => \^q\(0),
      O => D(11)
    );
\odata[12]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[12]\,
      I1 => \ireg_reg[32]_0\(12),
      I2 => \^q\(0),
      O => D(12)
    );
\odata[13]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[13]\,
      I1 => \ireg_reg[32]_0\(13),
      I2 => \^q\(0),
      O => D(13)
    );
\odata[14]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[14]\,
      I1 => \ireg_reg[32]_0\(14),
      I2 => \^q\(0),
      O => D(14)
    );
\odata[15]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[15]\,
      I1 => \ireg_reg[32]_0\(15),
      I2 => \^q\(0),
      O => D(15)
    );
\odata[16]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[16]\,
      I1 => \ireg_reg[32]_0\(16),
      I2 => \^q\(0),
      O => D(16)
    );
\odata[17]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[17]\,
      I1 => \ireg_reg[32]_0\(17),
      I2 => \^q\(0),
      O => D(17)
    );
\odata[18]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[18]\,
      I1 => \ireg_reg[32]_0\(18),
      I2 => \^q\(0),
      O => D(18)
    );
\odata[19]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[19]\,
      I1 => \ireg_reg[32]_0\(19),
      I2 => \^q\(0),
      O => D(19)
    );
\odata[1]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \ireg_reg[32]_0\(1),
      I2 => \^q\(0),
      O => D(1)
    );
\odata[20]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[20]\,
      I1 => \ireg_reg[32]_0\(20),
      I2 => \^q\(0),
      O => D(20)
    );
\odata[21]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[21]\,
      I1 => \ireg_reg[32]_0\(21),
      I2 => \^q\(0),
      O => D(21)
    );
\odata[22]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[22]\,
      I1 => \ireg_reg[32]_0\(22),
      I2 => \^q\(0),
      O => D(22)
    );
\odata[23]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[23]\,
      I1 => \ireg_reg[32]_0\(23),
      I2 => \^q\(0),
      O => D(23)
    );
\odata[24]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[24]\,
      I1 => \ireg_reg[32]_0\(24),
      I2 => \^q\(0),
      O => D(24)
    );
\odata[25]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[25]\,
      I1 => \ireg_reg[32]_0\(25),
      I2 => \^q\(0),
      O => D(25)
    );
\odata[26]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[26]\,
      I1 => \ireg_reg[32]_0\(26),
      I2 => \^q\(0),
      O => D(26)
    );
\odata[27]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[27]\,
      I1 => \ireg_reg[32]_0\(27),
      I2 => \^q\(0),
      O => D(27)
    );
\odata[28]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[28]\,
      I1 => \ireg_reg[32]_0\(28),
      I2 => \^q\(0),
      O => D(28)
    );
\odata[29]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[29]\,
      I1 => \ireg_reg[32]_0\(29),
      I2 => \^q\(0),
      O => D(29)
    );
\odata[2]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \ireg_reg[32]_0\(2),
      I2 => \^q\(0),
      O => D(2)
    );
\odata[30]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[30]\,
      I1 => \ireg_reg[32]_0\(30),
      I2 => \^q\(0),
      O => D(30)
    );
\odata[31]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[31]\,
      I1 => \ireg_reg[32]_0\(31),
      I2 => \^q\(0),
      O => D(31)
    );
\odata[32]_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \ireg_reg[32]_0\(32),
      I1 => \^q\(0),
      O => D(32)
    );
\odata[3]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => \ireg_reg[32]_0\(3),
      I2 => \^q\(0),
      O => D(3)
    );
\odata[4]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[4]\,
      I1 => \ireg_reg[32]_0\(4),
      I2 => \^q\(0),
      O => D(4)
    );
\odata[5]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[5]\,
      I1 => \ireg_reg[32]_0\(5),
      I2 => \^q\(0),
      O => D(5)
    );
\odata[6]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[6]\,
      I1 => \ireg_reg[32]_0\(6),
      I2 => \^q\(0),
      O => D(6)
    );
\odata[7]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[7]\,
      I1 => \ireg_reg[32]_0\(7),
      I2 => \^q\(0),
      O => D(7)
    );
\odata[8]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[8]\,
      I1 => \ireg_reg[32]_0\(8),
      I2 => \^q\(0),
      O => D(8)
    );
\odata[9]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[9]\,
      I1 => \ireg_reg[32]_0\(9),
      I2 => \^q\(0),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_ibuf_681 is
  port (
    in_data_A_8_TREADY : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \ireg_reg[32]_0\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_rst_n : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_ibuf_681 : entity is "ibuf";
end vector_add_1_mult_constant_0_0_ibuf_681;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_ibuf_681 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[10]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[11]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[12]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[13]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[14]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[15]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[16]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[17]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[18]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[19]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[20]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[21]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[22]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[23]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[24]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[25]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[26]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[27]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[28]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[29]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[30]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[31]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[4]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[5]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[6]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[7]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[8]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[9]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of in_data_A_8_TREADY_INST_0 : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \odata[0]_i_1__7\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \odata[10]_i_1__7\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \odata[11]_i_1__7\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \odata[12]_i_1__7\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \odata[13]_i_1__7\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \odata[14]_i_1__7\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \odata[15]_i_1__7\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \odata[16]_i_1__7\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \odata[17]_i_1__7\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \odata[18]_i_1__7\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \odata[19]_i_1__7\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \odata[1]_i_1__7\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \odata[20]_i_1__7\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \odata[21]_i_1__7\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \odata[22]_i_1__7\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \odata[23]_i_1__7\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \odata[24]_i_1__7\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \odata[25]_i_1__7\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \odata[26]_i_1__7\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \odata[27]_i_1__7\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \odata[28]_i_1__7\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \odata[29]_i_1__7\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \odata[2]_i_1__7\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \odata[30]_i_1__7\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \odata[31]_i_1__7\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \odata[32]_i_2__7\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \odata[3]_i_1__7\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \odata[4]_i_1__7\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \odata[5]_i_1__7\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \odata[6]_i_1__7\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \odata[7]_i_1__7\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \odata[8]_i_1__7\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \odata[9]_i_1__7\ : label is "soft_lutpair286";
begin
  Q(0) <= \^q\(0);
in_data_A_8_TREADY_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \ireg_reg[32]_0\(32),
      I1 => ap_rst_n,
      I2 => \^q\(0),
      O => in_data_A_8_TREADY
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(10),
      Q => \ireg_reg_n_1_[10]\,
      R => SR(0)
    );
\ireg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(11),
      Q => \ireg_reg_n_1_[11]\,
      R => SR(0)
    );
\ireg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(12),
      Q => \ireg_reg_n_1_[12]\,
      R => SR(0)
    );
\ireg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(13),
      Q => \ireg_reg_n_1_[13]\,
      R => SR(0)
    );
\ireg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(14),
      Q => \ireg_reg_n_1_[14]\,
      R => SR(0)
    );
\ireg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(15),
      Q => \ireg_reg_n_1_[15]\,
      R => SR(0)
    );
\ireg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(16),
      Q => \ireg_reg_n_1_[16]\,
      R => SR(0)
    );
\ireg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(17),
      Q => \ireg_reg_n_1_[17]\,
      R => SR(0)
    );
\ireg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(18),
      Q => \ireg_reg_n_1_[18]\,
      R => SR(0)
    );
\ireg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(19),
      Q => \ireg_reg_n_1_[19]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(20),
      Q => \ireg_reg_n_1_[20]\,
      R => SR(0)
    );
\ireg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(21),
      Q => \ireg_reg_n_1_[21]\,
      R => SR(0)
    );
\ireg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(22),
      Q => \ireg_reg_n_1_[22]\,
      R => SR(0)
    );
\ireg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(23),
      Q => \ireg_reg_n_1_[23]\,
      R => SR(0)
    );
\ireg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(24),
      Q => \ireg_reg_n_1_[24]\,
      R => SR(0)
    );
\ireg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(25),
      Q => \ireg_reg_n_1_[25]\,
      R => SR(0)
    );
\ireg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(26),
      Q => \ireg_reg_n_1_[26]\,
      R => SR(0)
    );
\ireg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(27),
      Q => \ireg_reg_n_1_[27]\,
      R => SR(0)
    );
\ireg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(28),
      Q => \ireg_reg_n_1_[28]\,
      R => SR(0)
    );
\ireg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(29),
      Q => \ireg_reg_n_1_[29]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(30),
      Q => \ireg_reg_n_1_[30]\,
      R => SR(0)
    );
\ireg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(31),
      Q => \ireg_reg_n_1_[31]\,
      R => SR(0)
    );
\ireg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(32),
      Q => \^q\(0),
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(4),
      Q => \ireg_reg_n_1_[4]\,
      R => SR(0)
    );
\ireg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(5),
      Q => \ireg_reg_n_1_[5]\,
      R => SR(0)
    );
\ireg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(6),
      Q => \ireg_reg_n_1_[6]\,
      R => SR(0)
    );
\ireg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(7),
      Q => \ireg_reg_n_1_[7]\,
      R => SR(0)
    );
\ireg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(8),
      Q => \ireg_reg_n_1_[8]\,
      R => SR(0)
    );
\ireg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(9),
      Q => \ireg_reg_n_1_[9]\,
      R => SR(0)
    );
\odata[0]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \ireg_reg[32]_0\(0),
      I2 => \^q\(0),
      O => D(0)
    );
\odata[10]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[10]\,
      I1 => \ireg_reg[32]_0\(10),
      I2 => \^q\(0),
      O => D(10)
    );
\odata[11]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[11]\,
      I1 => \ireg_reg[32]_0\(11),
      I2 => \^q\(0),
      O => D(11)
    );
\odata[12]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[12]\,
      I1 => \ireg_reg[32]_0\(12),
      I2 => \^q\(0),
      O => D(12)
    );
\odata[13]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[13]\,
      I1 => \ireg_reg[32]_0\(13),
      I2 => \^q\(0),
      O => D(13)
    );
\odata[14]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[14]\,
      I1 => \ireg_reg[32]_0\(14),
      I2 => \^q\(0),
      O => D(14)
    );
\odata[15]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[15]\,
      I1 => \ireg_reg[32]_0\(15),
      I2 => \^q\(0),
      O => D(15)
    );
\odata[16]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[16]\,
      I1 => \ireg_reg[32]_0\(16),
      I2 => \^q\(0),
      O => D(16)
    );
\odata[17]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[17]\,
      I1 => \ireg_reg[32]_0\(17),
      I2 => \^q\(0),
      O => D(17)
    );
\odata[18]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[18]\,
      I1 => \ireg_reg[32]_0\(18),
      I2 => \^q\(0),
      O => D(18)
    );
\odata[19]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[19]\,
      I1 => \ireg_reg[32]_0\(19),
      I2 => \^q\(0),
      O => D(19)
    );
\odata[1]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \ireg_reg[32]_0\(1),
      I2 => \^q\(0),
      O => D(1)
    );
\odata[20]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[20]\,
      I1 => \ireg_reg[32]_0\(20),
      I2 => \^q\(0),
      O => D(20)
    );
\odata[21]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[21]\,
      I1 => \ireg_reg[32]_0\(21),
      I2 => \^q\(0),
      O => D(21)
    );
\odata[22]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[22]\,
      I1 => \ireg_reg[32]_0\(22),
      I2 => \^q\(0),
      O => D(22)
    );
\odata[23]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[23]\,
      I1 => \ireg_reg[32]_0\(23),
      I2 => \^q\(0),
      O => D(23)
    );
\odata[24]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[24]\,
      I1 => \ireg_reg[32]_0\(24),
      I2 => \^q\(0),
      O => D(24)
    );
\odata[25]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[25]\,
      I1 => \ireg_reg[32]_0\(25),
      I2 => \^q\(0),
      O => D(25)
    );
\odata[26]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[26]\,
      I1 => \ireg_reg[32]_0\(26),
      I2 => \^q\(0),
      O => D(26)
    );
\odata[27]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[27]\,
      I1 => \ireg_reg[32]_0\(27),
      I2 => \^q\(0),
      O => D(27)
    );
\odata[28]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[28]\,
      I1 => \ireg_reg[32]_0\(28),
      I2 => \^q\(0),
      O => D(28)
    );
\odata[29]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[29]\,
      I1 => \ireg_reg[32]_0\(29),
      I2 => \^q\(0),
      O => D(29)
    );
\odata[2]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \ireg_reg[32]_0\(2),
      I2 => \^q\(0),
      O => D(2)
    );
\odata[30]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[30]\,
      I1 => \ireg_reg[32]_0\(30),
      I2 => \^q\(0),
      O => D(30)
    );
\odata[31]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[31]\,
      I1 => \ireg_reg[32]_0\(31),
      I2 => \^q\(0),
      O => D(31)
    );
\odata[32]_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \ireg_reg[32]_0\(32),
      I1 => \^q\(0),
      O => D(32)
    );
\odata[3]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => \ireg_reg[32]_0\(3),
      I2 => \^q\(0),
      O => D(3)
    );
\odata[4]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[4]\,
      I1 => \ireg_reg[32]_0\(4),
      I2 => \^q\(0),
      O => D(4)
    );
\odata[5]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[5]\,
      I1 => \ireg_reg[32]_0\(5),
      I2 => \^q\(0),
      O => D(5)
    );
\odata[6]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[6]\,
      I1 => \ireg_reg[32]_0\(6),
      I2 => \^q\(0),
      O => D(6)
    );
\odata[7]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[7]\,
      I1 => \ireg_reg[32]_0\(7),
      I2 => \^q\(0),
      O => D(7)
    );
\odata[8]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[8]\,
      I1 => \ireg_reg[32]_0\(8),
      I2 => \^q\(0),
      O => D(8)
    );
\odata[9]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[9]\,
      I1 => \ireg_reg[32]_0\(9),
      I2 => \^q\(0),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_ibuf_683 is
  port (
    in_data_A_7_TREADY : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \ireg_reg[32]_0\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_rst_n : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_ibuf_683 : entity is "ibuf";
end vector_add_1_mult_constant_0_0_ibuf_683;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_ibuf_683 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[10]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[11]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[12]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[13]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[14]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[15]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[16]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[17]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[18]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[19]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[20]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[21]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[22]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[23]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[24]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[25]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[26]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[27]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[28]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[29]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[30]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[31]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[4]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[5]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[6]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[7]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[8]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[9]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of in_data_A_7_TREADY_INST_0 : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \odata[0]_i_1__6\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \odata[10]_i_1__6\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \odata[11]_i_1__6\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \odata[12]_i_1__6\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \odata[13]_i_1__6\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \odata[14]_i_1__6\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \odata[15]_i_1__6\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \odata[16]_i_1__6\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \odata[17]_i_1__6\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \odata[18]_i_1__6\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \odata[19]_i_1__6\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \odata[1]_i_1__6\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \odata[20]_i_1__6\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \odata[21]_i_1__6\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \odata[22]_i_1__6\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \odata[23]_i_1__6\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \odata[24]_i_1__6\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \odata[25]_i_1__6\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \odata[26]_i_1__6\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \odata[27]_i_1__6\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \odata[28]_i_1__6\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \odata[29]_i_1__6\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \odata[2]_i_1__6\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \odata[30]_i_1__6\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \odata[31]_i_1__6\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \odata[32]_i_2__6\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \odata[3]_i_1__6\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \odata[4]_i_1__6\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \odata[5]_i_1__6\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \odata[6]_i_1__6\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \odata[7]_i_1__6\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \odata[8]_i_1__6\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \odata[9]_i_1__6\ : label is "soft_lutpair268";
begin
  Q(0) <= \^q\(0);
in_data_A_7_TREADY_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \ireg_reg[32]_0\(32),
      I1 => ap_rst_n,
      I2 => \^q\(0),
      O => in_data_A_7_TREADY
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(10),
      Q => \ireg_reg_n_1_[10]\,
      R => SR(0)
    );
\ireg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(11),
      Q => \ireg_reg_n_1_[11]\,
      R => SR(0)
    );
\ireg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(12),
      Q => \ireg_reg_n_1_[12]\,
      R => SR(0)
    );
\ireg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(13),
      Q => \ireg_reg_n_1_[13]\,
      R => SR(0)
    );
\ireg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(14),
      Q => \ireg_reg_n_1_[14]\,
      R => SR(0)
    );
\ireg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(15),
      Q => \ireg_reg_n_1_[15]\,
      R => SR(0)
    );
\ireg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(16),
      Q => \ireg_reg_n_1_[16]\,
      R => SR(0)
    );
\ireg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(17),
      Q => \ireg_reg_n_1_[17]\,
      R => SR(0)
    );
\ireg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(18),
      Q => \ireg_reg_n_1_[18]\,
      R => SR(0)
    );
\ireg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(19),
      Q => \ireg_reg_n_1_[19]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(20),
      Q => \ireg_reg_n_1_[20]\,
      R => SR(0)
    );
\ireg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(21),
      Q => \ireg_reg_n_1_[21]\,
      R => SR(0)
    );
\ireg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(22),
      Q => \ireg_reg_n_1_[22]\,
      R => SR(0)
    );
\ireg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(23),
      Q => \ireg_reg_n_1_[23]\,
      R => SR(0)
    );
\ireg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(24),
      Q => \ireg_reg_n_1_[24]\,
      R => SR(0)
    );
\ireg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(25),
      Q => \ireg_reg_n_1_[25]\,
      R => SR(0)
    );
\ireg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(26),
      Q => \ireg_reg_n_1_[26]\,
      R => SR(0)
    );
\ireg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(27),
      Q => \ireg_reg_n_1_[27]\,
      R => SR(0)
    );
\ireg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(28),
      Q => \ireg_reg_n_1_[28]\,
      R => SR(0)
    );
\ireg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(29),
      Q => \ireg_reg_n_1_[29]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(30),
      Q => \ireg_reg_n_1_[30]\,
      R => SR(0)
    );
\ireg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(31),
      Q => \ireg_reg_n_1_[31]\,
      R => SR(0)
    );
\ireg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(32),
      Q => \^q\(0),
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(4),
      Q => \ireg_reg_n_1_[4]\,
      R => SR(0)
    );
\ireg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(5),
      Q => \ireg_reg_n_1_[5]\,
      R => SR(0)
    );
\ireg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(6),
      Q => \ireg_reg_n_1_[6]\,
      R => SR(0)
    );
\ireg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(7),
      Q => \ireg_reg_n_1_[7]\,
      R => SR(0)
    );
\ireg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(8),
      Q => \ireg_reg_n_1_[8]\,
      R => SR(0)
    );
\ireg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(9),
      Q => \ireg_reg_n_1_[9]\,
      R => SR(0)
    );
\odata[0]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \ireg_reg[32]_0\(0),
      I2 => \^q\(0),
      O => D(0)
    );
\odata[10]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[10]\,
      I1 => \ireg_reg[32]_0\(10),
      I2 => \^q\(0),
      O => D(10)
    );
\odata[11]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[11]\,
      I1 => \ireg_reg[32]_0\(11),
      I2 => \^q\(0),
      O => D(11)
    );
\odata[12]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[12]\,
      I1 => \ireg_reg[32]_0\(12),
      I2 => \^q\(0),
      O => D(12)
    );
\odata[13]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[13]\,
      I1 => \ireg_reg[32]_0\(13),
      I2 => \^q\(0),
      O => D(13)
    );
\odata[14]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[14]\,
      I1 => \ireg_reg[32]_0\(14),
      I2 => \^q\(0),
      O => D(14)
    );
\odata[15]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[15]\,
      I1 => \ireg_reg[32]_0\(15),
      I2 => \^q\(0),
      O => D(15)
    );
\odata[16]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[16]\,
      I1 => \ireg_reg[32]_0\(16),
      I2 => \^q\(0),
      O => D(16)
    );
\odata[17]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[17]\,
      I1 => \ireg_reg[32]_0\(17),
      I2 => \^q\(0),
      O => D(17)
    );
\odata[18]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[18]\,
      I1 => \ireg_reg[32]_0\(18),
      I2 => \^q\(0),
      O => D(18)
    );
\odata[19]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[19]\,
      I1 => \ireg_reg[32]_0\(19),
      I2 => \^q\(0),
      O => D(19)
    );
\odata[1]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \ireg_reg[32]_0\(1),
      I2 => \^q\(0),
      O => D(1)
    );
\odata[20]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[20]\,
      I1 => \ireg_reg[32]_0\(20),
      I2 => \^q\(0),
      O => D(20)
    );
\odata[21]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[21]\,
      I1 => \ireg_reg[32]_0\(21),
      I2 => \^q\(0),
      O => D(21)
    );
\odata[22]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[22]\,
      I1 => \ireg_reg[32]_0\(22),
      I2 => \^q\(0),
      O => D(22)
    );
\odata[23]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[23]\,
      I1 => \ireg_reg[32]_0\(23),
      I2 => \^q\(0),
      O => D(23)
    );
\odata[24]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[24]\,
      I1 => \ireg_reg[32]_0\(24),
      I2 => \^q\(0),
      O => D(24)
    );
\odata[25]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[25]\,
      I1 => \ireg_reg[32]_0\(25),
      I2 => \^q\(0),
      O => D(25)
    );
\odata[26]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[26]\,
      I1 => \ireg_reg[32]_0\(26),
      I2 => \^q\(0),
      O => D(26)
    );
\odata[27]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[27]\,
      I1 => \ireg_reg[32]_0\(27),
      I2 => \^q\(0),
      O => D(27)
    );
\odata[28]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[28]\,
      I1 => \ireg_reg[32]_0\(28),
      I2 => \^q\(0),
      O => D(28)
    );
\odata[29]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[29]\,
      I1 => \ireg_reg[32]_0\(29),
      I2 => \^q\(0),
      O => D(29)
    );
\odata[2]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \ireg_reg[32]_0\(2),
      I2 => \^q\(0),
      O => D(2)
    );
\odata[30]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[30]\,
      I1 => \ireg_reg[32]_0\(30),
      I2 => \^q\(0),
      O => D(30)
    );
\odata[31]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[31]\,
      I1 => \ireg_reg[32]_0\(31),
      I2 => \^q\(0),
      O => D(31)
    );
\odata[32]_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \ireg_reg[32]_0\(32),
      I1 => \^q\(0),
      O => D(32)
    );
\odata[3]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => \ireg_reg[32]_0\(3),
      I2 => \^q\(0),
      O => D(3)
    );
\odata[4]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[4]\,
      I1 => \ireg_reg[32]_0\(4),
      I2 => \^q\(0),
      O => D(4)
    );
\odata[5]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[5]\,
      I1 => \ireg_reg[32]_0\(5),
      I2 => \^q\(0),
      O => D(5)
    );
\odata[6]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[6]\,
      I1 => \ireg_reg[32]_0\(6),
      I2 => \^q\(0),
      O => D(6)
    );
\odata[7]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[7]\,
      I1 => \ireg_reg[32]_0\(7),
      I2 => \^q\(0),
      O => D(7)
    );
\odata[8]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[8]\,
      I1 => \ireg_reg[32]_0\(8),
      I2 => \^q\(0),
      O => D(8)
    );
\odata[9]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[9]\,
      I1 => \ireg_reg[32]_0\(9),
      I2 => \^q\(0),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_ibuf_685 is
  port (
    in_data_A_6_TREADY : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \ireg_reg[32]_0\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_rst_n : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_ibuf_685 : entity is "ibuf";
end vector_add_1_mult_constant_0_0_ibuf_685;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_ibuf_685 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[10]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[11]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[12]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[13]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[14]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[15]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[16]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[17]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[18]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[19]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[20]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[21]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[22]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[23]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[24]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[25]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[26]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[27]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[28]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[29]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[30]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[31]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[4]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[5]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[6]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[7]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[8]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[9]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of in_data_A_6_TREADY_INST_0 : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \odata[0]_i_1__5\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \odata[10]_i_1__5\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \odata[11]_i_1__5\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \odata[12]_i_1__5\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \odata[13]_i_1__5\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \odata[14]_i_1__5\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \odata[15]_i_1__5\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \odata[16]_i_1__5\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \odata[17]_i_1__5\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \odata[18]_i_1__5\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \odata[19]_i_1__5\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \odata[1]_i_1__5\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \odata[20]_i_1__5\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \odata[21]_i_1__5\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \odata[22]_i_1__5\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \odata[23]_i_1__5\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \odata[24]_i_1__5\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \odata[25]_i_1__5\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \odata[26]_i_1__5\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \odata[27]_i_1__5\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \odata[28]_i_1__5\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \odata[29]_i_1__5\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \odata[2]_i_1__5\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \odata[30]_i_1__5\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \odata[31]_i_1__5\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \odata[32]_i_2__5\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \odata[3]_i_1__5\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \odata[4]_i_1__5\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \odata[5]_i_1__5\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \odata[6]_i_1__5\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \odata[7]_i_1__5\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \odata[8]_i_1__5\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \odata[9]_i_1__5\ : label is "soft_lutpair250";
begin
  Q(0) <= \^q\(0);
in_data_A_6_TREADY_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \ireg_reg[32]_0\(32),
      I1 => ap_rst_n,
      I2 => \^q\(0),
      O => in_data_A_6_TREADY
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(10),
      Q => \ireg_reg_n_1_[10]\,
      R => SR(0)
    );
\ireg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(11),
      Q => \ireg_reg_n_1_[11]\,
      R => SR(0)
    );
\ireg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(12),
      Q => \ireg_reg_n_1_[12]\,
      R => SR(0)
    );
\ireg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(13),
      Q => \ireg_reg_n_1_[13]\,
      R => SR(0)
    );
\ireg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(14),
      Q => \ireg_reg_n_1_[14]\,
      R => SR(0)
    );
\ireg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(15),
      Q => \ireg_reg_n_1_[15]\,
      R => SR(0)
    );
\ireg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(16),
      Q => \ireg_reg_n_1_[16]\,
      R => SR(0)
    );
\ireg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(17),
      Q => \ireg_reg_n_1_[17]\,
      R => SR(0)
    );
\ireg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(18),
      Q => \ireg_reg_n_1_[18]\,
      R => SR(0)
    );
\ireg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(19),
      Q => \ireg_reg_n_1_[19]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(20),
      Q => \ireg_reg_n_1_[20]\,
      R => SR(0)
    );
\ireg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(21),
      Q => \ireg_reg_n_1_[21]\,
      R => SR(0)
    );
\ireg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(22),
      Q => \ireg_reg_n_1_[22]\,
      R => SR(0)
    );
\ireg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(23),
      Q => \ireg_reg_n_1_[23]\,
      R => SR(0)
    );
\ireg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(24),
      Q => \ireg_reg_n_1_[24]\,
      R => SR(0)
    );
\ireg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(25),
      Q => \ireg_reg_n_1_[25]\,
      R => SR(0)
    );
\ireg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(26),
      Q => \ireg_reg_n_1_[26]\,
      R => SR(0)
    );
\ireg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(27),
      Q => \ireg_reg_n_1_[27]\,
      R => SR(0)
    );
\ireg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(28),
      Q => \ireg_reg_n_1_[28]\,
      R => SR(0)
    );
\ireg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(29),
      Q => \ireg_reg_n_1_[29]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(30),
      Q => \ireg_reg_n_1_[30]\,
      R => SR(0)
    );
\ireg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(31),
      Q => \ireg_reg_n_1_[31]\,
      R => SR(0)
    );
\ireg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(32),
      Q => \^q\(0),
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(4),
      Q => \ireg_reg_n_1_[4]\,
      R => SR(0)
    );
\ireg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(5),
      Q => \ireg_reg_n_1_[5]\,
      R => SR(0)
    );
\ireg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(6),
      Q => \ireg_reg_n_1_[6]\,
      R => SR(0)
    );
\ireg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(7),
      Q => \ireg_reg_n_1_[7]\,
      R => SR(0)
    );
\ireg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(8),
      Q => \ireg_reg_n_1_[8]\,
      R => SR(0)
    );
\ireg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(9),
      Q => \ireg_reg_n_1_[9]\,
      R => SR(0)
    );
\odata[0]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \ireg_reg[32]_0\(0),
      I2 => \^q\(0),
      O => D(0)
    );
\odata[10]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[10]\,
      I1 => \ireg_reg[32]_0\(10),
      I2 => \^q\(0),
      O => D(10)
    );
\odata[11]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[11]\,
      I1 => \ireg_reg[32]_0\(11),
      I2 => \^q\(0),
      O => D(11)
    );
\odata[12]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[12]\,
      I1 => \ireg_reg[32]_0\(12),
      I2 => \^q\(0),
      O => D(12)
    );
\odata[13]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[13]\,
      I1 => \ireg_reg[32]_0\(13),
      I2 => \^q\(0),
      O => D(13)
    );
\odata[14]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[14]\,
      I1 => \ireg_reg[32]_0\(14),
      I2 => \^q\(0),
      O => D(14)
    );
\odata[15]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[15]\,
      I1 => \ireg_reg[32]_0\(15),
      I2 => \^q\(0),
      O => D(15)
    );
\odata[16]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[16]\,
      I1 => \ireg_reg[32]_0\(16),
      I2 => \^q\(0),
      O => D(16)
    );
\odata[17]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[17]\,
      I1 => \ireg_reg[32]_0\(17),
      I2 => \^q\(0),
      O => D(17)
    );
\odata[18]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[18]\,
      I1 => \ireg_reg[32]_0\(18),
      I2 => \^q\(0),
      O => D(18)
    );
\odata[19]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[19]\,
      I1 => \ireg_reg[32]_0\(19),
      I2 => \^q\(0),
      O => D(19)
    );
\odata[1]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \ireg_reg[32]_0\(1),
      I2 => \^q\(0),
      O => D(1)
    );
\odata[20]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[20]\,
      I1 => \ireg_reg[32]_0\(20),
      I2 => \^q\(0),
      O => D(20)
    );
\odata[21]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[21]\,
      I1 => \ireg_reg[32]_0\(21),
      I2 => \^q\(0),
      O => D(21)
    );
\odata[22]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[22]\,
      I1 => \ireg_reg[32]_0\(22),
      I2 => \^q\(0),
      O => D(22)
    );
\odata[23]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[23]\,
      I1 => \ireg_reg[32]_0\(23),
      I2 => \^q\(0),
      O => D(23)
    );
\odata[24]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[24]\,
      I1 => \ireg_reg[32]_0\(24),
      I2 => \^q\(0),
      O => D(24)
    );
\odata[25]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[25]\,
      I1 => \ireg_reg[32]_0\(25),
      I2 => \^q\(0),
      O => D(25)
    );
\odata[26]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[26]\,
      I1 => \ireg_reg[32]_0\(26),
      I2 => \^q\(0),
      O => D(26)
    );
\odata[27]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[27]\,
      I1 => \ireg_reg[32]_0\(27),
      I2 => \^q\(0),
      O => D(27)
    );
\odata[28]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[28]\,
      I1 => \ireg_reg[32]_0\(28),
      I2 => \^q\(0),
      O => D(28)
    );
\odata[29]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[29]\,
      I1 => \ireg_reg[32]_0\(29),
      I2 => \^q\(0),
      O => D(29)
    );
\odata[2]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \ireg_reg[32]_0\(2),
      I2 => \^q\(0),
      O => D(2)
    );
\odata[30]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[30]\,
      I1 => \ireg_reg[32]_0\(30),
      I2 => \^q\(0),
      O => D(30)
    );
\odata[31]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[31]\,
      I1 => \ireg_reg[32]_0\(31),
      I2 => \^q\(0),
      O => D(31)
    );
\odata[32]_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \ireg_reg[32]_0\(32),
      I1 => \^q\(0),
      O => D(32)
    );
\odata[3]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => \ireg_reg[32]_0\(3),
      I2 => \^q\(0),
      O => D(3)
    );
\odata[4]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[4]\,
      I1 => \ireg_reg[32]_0\(4),
      I2 => \^q\(0),
      O => D(4)
    );
\odata[5]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[5]\,
      I1 => \ireg_reg[32]_0\(5),
      I2 => \^q\(0),
      O => D(5)
    );
\odata[6]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[6]\,
      I1 => \ireg_reg[32]_0\(6),
      I2 => \^q\(0),
      O => D(6)
    );
\odata[7]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[7]\,
      I1 => \ireg_reg[32]_0\(7),
      I2 => \^q\(0),
      O => D(7)
    );
\odata[8]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[8]\,
      I1 => \ireg_reg[32]_0\(8),
      I2 => \^q\(0),
      O => D(8)
    );
\odata[9]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[9]\,
      I1 => \ireg_reg[32]_0\(9),
      I2 => \^q\(0),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_ibuf_687 is
  port (
    in_data_A_5_TREADY : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \ireg_reg[32]_0\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_rst_n : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_ibuf_687 : entity is "ibuf";
end vector_add_1_mult_constant_0_0_ibuf_687;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_ibuf_687 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[10]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[11]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[12]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[13]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[14]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[15]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[16]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[17]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[18]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[19]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[20]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[21]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[22]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[23]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[24]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[25]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[26]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[27]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[28]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[29]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[30]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[31]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[4]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[5]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[6]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[7]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[8]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[9]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of in_data_A_5_TREADY_INST_0 : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \odata[0]_i_1__4\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \odata[10]_i_1__4\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \odata[11]_i_1__4\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \odata[12]_i_1__4\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \odata[13]_i_1__4\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \odata[14]_i_1__4\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \odata[15]_i_1__4\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \odata[16]_i_1__4\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \odata[17]_i_1__4\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \odata[18]_i_1__4\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \odata[19]_i_1__4\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \odata[1]_i_1__4\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \odata[20]_i_1__4\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \odata[21]_i_1__4\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \odata[22]_i_1__4\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \odata[23]_i_1__4\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \odata[24]_i_1__4\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \odata[25]_i_1__4\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \odata[26]_i_1__4\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \odata[27]_i_1__4\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \odata[28]_i_1__4\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \odata[29]_i_1__4\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \odata[2]_i_1__4\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \odata[30]_i_1__4\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \odata[31]_i_1__4\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \odata[32]_i_2__4\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \odata[3]_i_1__4\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \odata[4]_i_1__4\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \odata[5]_i_1__4\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \odata[6]_i_1__4\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \odata[7]_i_1__4\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \odata[8]_i_1__4\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \odata[9]_i_1__4\ : label is "soft_lutpair232";
begin
  Q(0) <= \^q\(0);
in_data_A_5_TREADY_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \ireg_reg[32]_0\(32),
      I1 => ap_rst_n,
      I2 => \^q\(0),
      O => in_data_A_5_TREADY
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(10),
      Q => \ireg_reg_n_1_[10]\,
      R => SR(0)
    );
\ireg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(11),
      Q => \ireg_reg_n_1_[11]\,
      R => SR(0)
    );
\ireg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(12),
      Q => \ireg_reg_n_1_[12]\,
      R => SR(0)
    );
\ireg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(13),
      Q => \ireg_reg_n_1_[13]\,
      R => SR(0)
    );
\ireg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(14),
      Q => \ireg_reg_n_1_[14]\,
      R => SR(0)
    );
\ireg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(15),
      Q => \ireg_reg_n_1_[15]\,
      R => SR(0)
    );
\ireg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(16),
      Q => \ireg_reg_n_1_[16]\,
      R => SR(0)
    );
\ireg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(17),
      Q => \ireg_reg_n_1_[17]\,
      R => SR(0)
    );
\ireg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(18),
      Q => \ireg_reg_n_1_[18]\,
      R => SR(0)
    );
\ireg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(19),
      Q => \ireg_reg_n_1_[19]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(20),
      Q => \ireg_reg_n_1_[20]\,
      R => SR(0)
    );
\ireg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(21),
      Q => \ireg_reg_n_1_[21]\,
      R => SR(0)
    );
\ireg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(22),
      Q => \ireg_reg_n_1_[22]\,
      R => SR(0)
    );
\ireg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(23),
      Q => \ireg_reg_n_1_[23]\,
      R => SR(0)
    );
\ireg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(24),
      Q => \ireg_reg_n_1_[24]\,
      R => SR(0)
    );
\ireg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(25),
      Q => \ireg_reg_n_1_[25]\,
      R => SR(0)
    );
\ireg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(26),
      Q => \ireg_reg_n_1_[26]\,
      R => SR(0)
    );
\ireg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(27),
      Q => \ireg_reg_n_1_[27]\,
      R => SR(0)
    );
\ireg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(28),
      Q => \ireg_reg_n_1_[28]\,
      R => SR(0)
    );
\ireg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(29),
      Q => \ireg_reg_n_1_[29]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(30),
      Q => \ireg_reg_n_1_[30]\,
      R => SR(0)
    );
\ireg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(31),
      Q => \ireg_reg_n_1_[31]\,
      R => SR(0)
    );
\ireg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(32),
      Q => \^q\(0),
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(4),
      Q => \ireg_reg_n_1_[4]\,
      R => SR(0)
    );
\ireg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(5),
      Q => \ireg_reg_n_1_[5]\,
      R => SR(0)
    );
\ireg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(6),
      Q => \ireg_reg_n_1_[6]\,
      R => SR(0)
    );
\ireg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(7),
      Q => \ireg_reg_n_1_[7]\,
      R => SR(0)
    );
\ireg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(8),
      Q => \ireg_reg_n_1_[8]\,
      R => SR(0)
    );
\ireg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(9),
      Q => \ireg_reg_n_1_[9]\,
      R => SR(0)
    );
\odata[0]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \ireg_reg[32]_0\(0),
      I2 => \^q\(0),
      O => D(0)
    );
\odata[10]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[10]\,
      I1 => \ireg_reg[32]_0\(10),
      I2 => \^q\(0),
      O => D(10)
    );
\odata[11]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[11]\,
      I1 => \ireg_reg[32]_0\(11),
      I2 => \^q\(0),
      O => D(11)
    );
\odata[12]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[12]\,
      I1 => \ireg_reg[32]_0\(12),
      I2 => \^q\(0),
      O => D(12)
    );
\odata[13]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[13]\,
      I1 => \ireg_reg[32]_0\(13),
      I2 => \^q\(0),
      O => D(13)
    );
\odata[14]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[14]\,
      I1 => \ireg_reg[32]_0\(14),
      I2 => \^q\(0),
      O => D(14)
    );
\odata[15]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[15]\,
      I1 => \ireg_reg[32]_0\(15),
      I2 => \^q\(0),
      O => D(15)
    );
\odata[16]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[16]\,
      I1 => \ireg_reg[32]_0\(16),
      I2 => \^q\(0),
      O => D(16)
    );
\odata[17]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[17]\,
      I1 => \ireg_reg[32]_0\(17),
      I2 => \^q\(0),
      O => D(17)
    );
\odata[18]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[18]\,
      I1 => \ireg_reg[32]_0\(18),
      I2 => \^q\(0),
      O => D(18)
    );
\odata[19]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[19]\,
      I1 => \ireg_reg[32]_0\(19),
      I2 => \^q\(0),
      O => D(19)
    );
\odata[1]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \ireg_reg[32]_0\(1),
      I2 => \^q\(0),
      O => D(1)
    );
\odata[20]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[20]\,
      I1 => \ireg_reg[32]_0\(20),
      I2 => \^q\(0),
      O => D(20)
    );
\odata[21]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[21]\,
      I1 => \ireg_reg[32]_0\(21),
      I2 => \^q\(0),
      O => D(21)
    );
\odata[22]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[22]\,
      I1 => \ireg_reg[32]_0\(22),
      I2 => \^q\(0),
      O => D(22)
    );
\odata[23]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[23]\,
      I1 => \ireg_reg[32]_0\(23),
      I2 => \^q\(0),
      O => D(23)
    );
\odata[24]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[24]\,
      I1 => \ireg_reg[32]_0\(24),
      I2 => \^q\(0),
      O => D(24)
    );
\odata[25]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[25]\,
      I1 => \ireg_reg[32]_0\(25),
      I2 => \^q\(0),
      O => D(25)
    );
\odata[26]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[26]\,
      I1 => \ireg_reg[32]_0\(26),
      I2 => \^q\(0),
      O => D(26)
    );
\odata[27]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[27]\,
      I1 => \ireg_reg[32]_0\(27),
      I2 => \^q\(0),
      O => D(27)
    );
\odata[28]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[28]\,
      I1 => \ireg_reg[32]_0\(28),
      I2 => \^q\(0),
      O => D(28)
    );
\odata[29]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[29]\,
      I1 => \ireg_reg[32]_0\(29),
      I2 => \^q\(0),
      O => D(29)
    );
\odata[2]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \ireg_reg[32]_0\(2),
      I2 => \^q\(0),
      O => D(2)
    );
\odata[30]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[30]\,
      I1 => \ireg_reg[32]_0\(30),
      I2 => \^q\(0),
      O => D(30)
    );
\odata[31]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[31]\,
      I1 => \ireg_reg[32]_0\(31),
      I2 => \^q\(0),
      O => D(31)
    );
\odata[32]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \ireg_reg[32]_0\(32),
      I1 => \^q\(0),
      O => D(32)
    );
\odata[3]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => \ireg_reg[32]_0\(3),
      I2 => \^q\(0),
      O => D(3)
    );
\odata[4]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[4]\,
      I1 => \ireg_reg[32]_0\(4),
      I2 => \^q\(0),
      O => D(4)
    );
\odata[5]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[5]\,
      I1 => \ireg_reg[32]_0\(5),
      I2 => \^q\(0),
      O => D(5)
    );
\odata[6]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[6]\,
      I1 => \ireg_reg[32]_0\(6),
      I2 => \^q\(0),
      O => D(6)
    );
\odata[7]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[7]\,
      I1 => \ireg_reg[32]_0\(7),
      I2 => \^q\(0),
      O => D(7)
    );
\odata[8]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[8]\,
      I1 => \ireg_reg[32]_0\(8),
      I2 => \^q\(0),
      O => D(8)
    );
\odata[9]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[9]\,
      I1 => \ireg_reg[32]_0\(9),
      I2 => \^q\(0),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_ibuf_689 is
  port (
    in_data_A_4_TREADY : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \ireg_reg[32]_0\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_rst_n : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_ibuf_689 : entity is "ibuf";
end vector_add_1_mult_constant_0_0_ibuf_689;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_ibuf_689 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[10]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[11]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[12]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[13]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[14]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[15]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[16]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[17]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[18]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[19]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[20]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[21]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[22]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[23]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[24]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[25]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[26]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[27]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[28]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[29]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[30]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[31]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[4]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[5]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[6]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[7]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[8]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[9]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of in_data_A_4_TREADY_INST_0 : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \odata[0]_i_1__3\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \odata[10]_i_1__3\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \odata[11]_i_1__3\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \odata[12]_i_1__3\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \odata[13]_i_1__3\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \odata[14]_i_1__3\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \odata[15]_i_1__3\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \odata[16]_i_1__3\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \odata[17]_i_1__3\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \odata[18]_i_1__3\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \odata[19]_i_1__3\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \odata[1]_i_1__3\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \odata[20]_i_1__3\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \odata[21]_i_1__3\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \odata[22]_i_1__3\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \odata[23]_i_1__3\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \odata[24]_i_1__3\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \odata[25]_i_1__3\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \odata[26]_i_1__3\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \odata[27]_i_1__3\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \odata[28]_i_1__3\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \odata[29]_i_1__3\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \odata[2]_i_1__3\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \odata[30]_i_1__3\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \odata[31]_i_1__3\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \odata[32]_i_2__3\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \odata[3]_i_1__3\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \odata[4]_i_1__3\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \odata[5]_i_1__3\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \odata[6]_i_1__3\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \odata[7]_i_1__3\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \odata[8]_i_1__3\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \odata[9]_i_1__3\ : label is "soft_lutpair214";
begin
  Q(0) <= \^q\(0);
in_data_A_4_TREADY_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \ireg_reg[32]_0\(32),
      I1 => ap_rst_n,
      I2 => \^q\(0),
      O => in_data_A_4_TREADY
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(10),
      Q => \ireg_reg_n_1_[10]\,
      R => SR(0)
    );
\ireg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(11),
      Q => \ireg_reg_n_1_[11]\,
      R => SR(0)
    );
\ireg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(12),
      Q => \ireg_reg_n_1_[12]\,
      R => SR(0)
    );
\ireg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(13),
      Q => \ireg_reg_n_1_[13]\,
      R => SR(0)
    );
\ireg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(14),
      Q => \ireg_reg_n_1_[14]\,
      R => SR(0)
    );
\ireg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(15),
      Q => \ireg_reg_n_1_[15]\,
      R => SR(0)
    );
\ireg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(16),
      Q => \ireg_reg_n_1_[16]\,
      R => SR(0)
    );
\ireg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(17),
      Q => \ireg_reg_n_1_[17]\,
      R => SR(0)
    );
\ireg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(18),
      Q => \ireg_reg_n_1_[18]\,
      R => SR(0)
    );
\ireg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(19),
      Q => \ireg_reg_n_1_[19]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(20),
      Q => \ireg_reg_n_1_[20]\,
      R => SR(0)
    );
\ireg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(21),
      Q => \ireg_reg_n_1_[21]\,
      R => SR(0)
    );
\ireg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(22),
      Q => \ireg_reg_n_1_[22]\,
      R => SR(0)
    );
\ireg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(23),
      Q => \ireg_reg_n_1_[23]\,
      R => SR(0)
    );
\ireg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(24),
      Q => \ireg_reg_n_1_[24]\,
      R => SR(0)
    );
\ireg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(25),
      Q => \ireg_reg_n_1_[25]\,
      R => SR(0)
    );
\ireg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(26),
      Q => \ireg_reg_n_1_[26]\,
      R => SR(0)
    );
\ireg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(27),
      Q => \ireg_reg_n_1_[27]\,
      R => SR(0)
    );
\ireg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(28),
      Q => \ireg_reg_n_1_[28]\,
      R => SR(0)
    );
\ireg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(29),
      Q => \ireg_reg_n_1_[29]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(30),
      Q => \ireg_reg_n_1_[30]\,
      R => SR(0)
    );
\ireg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(31),
      Q => \ireg_reg_n_1_[31]\,
      R => SR(0)
    );
\ireg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(32),
      Q => \^q\(0),
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(4),
      Q => \ireg_reg_n_1_[4]\,
      R => SR(0)
    );
\ireg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(5),
      Q => \ireg_reg_n_1_[5]\,
      R => SR(0)
    );
\ireg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(6),
      Q => \ireg_reg_n_1_[6]\,
      R => SR(0)
    );
\ireg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(7),
      Q => \ireg_reg_n_1_[7]\,
      R => SR(0)
    );
\ireg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(8),
      Q => \ireg_reg_n_1_[8]\,
      R => SR(0)
    );
\ireg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(9),
      Q => \ireg_reg_n_1_[9]\,
      R => SR(0)
    );
\odata[0]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \ireg_reg[32]_0\(0),
      I2 => \^q\(0),
      O => D(0)
    );
\odata[10]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[10]\,
      I1 => \ireg_reg[32]_0\(10),
      I2 => \^q\(0),
      O => D(10)
    );
\odata[11]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[11]\,
      I1 => \ireg_reg[32]_0\(11),
      I2 => \^q\(0),
      O => D(11)
    );
\odata[12]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[12]\,
      I1 => \ireg_reg[32]_0\(12),
      I2 => \^q\(0),
      O => D(12)
    );
\odata[13]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[13]\,
      I1 => \ireg_reg[32]_0\(13),
      I2 => \^q\(0),
      O => D(13)
    );
\odata[14]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[14]\,
      I1 => \ireg_reg[32]_0\(14),
      I2 => \^q\(0),
      O => D(14)
    );
\odata[15]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[15]\,
      I1 => \ireg_reg[32]_0\(15),
      I2 => \^q\(0),
      O => D(15)
    );
\odata[16]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[16]\,
      I1 => \ireg_reg[32]_0\(16),
      I2 => \^q\(0),
      O => D(16)
    );
\odata[17]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[17]\,
      I1 => \ireg_reg[32]_0\(17),
      I2 => \^q\(0),
      O => D(17)
    );
\odata[18]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[18]\,
      I1 => \ireg_reg[32]_0\(18),
      I2 => \^q\(0),
      O => D(18)
    );
\odata[19]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[19]\,
      I1 => \ireg_reg[32]_0\(19),
      I2 => \^q\(0),
      O => D(19)
    );
\odata[1]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \ireg_reg[32]_0\(1),
      I2 => \^q\(0),
      O => D(1)
    );
\odata[20]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[20]\,
      I1 => \ireg_reg[32]_0\(20),
      I2 => \^q\(0),
      O => D(20)
    );
\odata[21]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[21]\,
      I1 => \ireg_reg[32]_0\(21),
      I2 => \^q\(0),
      O => D(21)
    );
\odata[22]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[22]\,
      I1 => \ireg_reg[32]_0\(22),
      I2 => \^q\(0),
      O => D(22)
    );
\odata[23]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[23]\,
      I1 => \ireg_reg[32]_0\(23),
      I2 => \^q\(0),
      O => D(23)
    );
\odata[24]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[24]\,
      I1 => \ireg_reg[32]_0\(24),
      I2 => \^q\(0),
      O => D(24)
    );
\odata[25]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[25]\,
      I1 => \ireg_reg[32]_0\(25),
      I2 => \^q\(0),
      O => D(25)
    );
\odata[26]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[26]\,
      I1 => \ireg_reg[32]_0\(26),
      I2 => \^q\(0),
      O => D(26)
    );
\odata[27]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[27]\,
      I1 => \ireg_reg[32]_0\(27),
      I2 => \^q\(0),
      O => D(27)
    );
\odata[28]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[28]\,
      I1 => \ireg_reg[32]_0\(28),
      I2 => \^q\(0),
      O => D(28)
    );
\odata[29]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[29]\,
      I1 => \ireg_reg[32]_0\(29),
      I2 => \^q\(0),
      O => D(29)
    );
\odata[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \ireg_reg[32]_0\(2),
      I2 => \^q\(0),
      O => D(2)
    );
\odata[30]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[30]\,
      I1 => \ireg_reg[32]_0\(30),
      I2 => \^q\(0),
      O => D(30)
    );
\odata[31]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[31]\,
      I1 => \ireg_reg[32]_0\(31),
      I2 => \^q\(0),
      O => D(31)
    );
\odata[32]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \ireg_reg[32]_0\(32),
      I1 => \^q\(0),
      O => D(32)
    );
\odata[3]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => \ireg_reg[32]_0\(3),
      I2 => \^q\(0),
      O => D(3)
    );
\odata[4]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[4]\,
      I1 => \ireg_reg[32]_0\(4),
      I2 => \^q\(0),
      O => D(4)
    );
\odata[5]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[5]\,
      I1 => \ireg_reg[32]_0\(5),
      I2 => \^q\(0),
      O => D(5)
    );
\odata[6]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[6]\,
      I1 => \ireg_reg[32]_0\(6),
      I2 => \^q\(0),
      O => D(6)
    );
\odata[7]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[7]\,
      I1 => \ireg_reg[32]_0\(7),
      I2 => \^q\(0),
      O => D(7)
    );
\odata[8]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[8]\,
      I1 => \ireg_reg[32]_0\(8),
      I2 => \^q\(0),
      O => D(8)
    );
\odata[9]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[9]\,
      I1 => \ireg_reg[32]_0\(9),
      I2 => \^q\(0),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_ibuf_691 is
  port (
    in_data_A_3_TREADY : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \ireg_reg[32]_0\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_rst_n : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_ibuf_691 : entity is "ibuf";
end vector_add_1_mult_constant_0_0_ibuf_691;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_ibuf_691 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[10]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[11]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[12]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[13]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[14]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[15]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[16]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[17]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[18]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[19]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[20]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[21]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[22]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[23]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[24]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[25]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[26]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[27]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[28]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[29]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[30]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[31]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[4]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[5]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[6]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[7]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[8]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[9]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of in_data_A_3_TREADY_INST_0 : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \odata[0]_i_1__2\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \odata[10]_i_1__2\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \odata[11]_i_1__2\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \odata[12]_i_1__2\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \odata[13]_i_1__2\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \odata[14]_i_1__2\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \odata[15]_i_1__2\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \odata[16]_i_1__2\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \odata[17]_i_1__2\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \odata[18]_i_1__2\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \odata[19]_i_1__2\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \odata[1]_i_1__2\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \odata[20]_i_1__2\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \odata[21]_i_1__2\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \odata[22]_i_1__2\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \odata[23]_i_1__2\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \odata[24]_i_1__2\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \odata[25]_i_1__2\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \odata[26]_i_1__2\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \odata[27]_i_1__2\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \odata[28]_i_1__2\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \odata[29]_i_1__2\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \odata[2]_i_1__2\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \odata[30]_i_1__2\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \odata[31]_i_1__2\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \odata[32]_i_2__2\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \odata[3]_i_1__2\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \odata[4]_i_1__2\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \odata[5]_i_1__2\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \odata[6]_i_1__2\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \odata[7]_i_1__2\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \odata[8]_i_1__2\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \odata[9]_i_1__2\ : label is "soft_lutpair196";
begin
  Q(0) <= \^q\(0);
in_data_A_3_TREADY_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \ireg_reg[32]_0\(32),
      I1 => ap_rst_n,
      I2 => \^q\(0),
      O => in_data_A_3_TREADY
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(10),
      Q => \ireg_reg_n_1_[10]\,
      R => SR(0)
    );
\ireg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(11),
      Q => \ireg_reg_n_1_[11]\,
      R => SR(0)
    );
\ireg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(12),
      Q => \ireg_reg_n_1_[12]\,
      R => SR(0)
    );
\ireg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(13),
      Q => \ireg_reg_n_1_[13]\,
      R => SR(0)
    );
\ireg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(14),
      Q => \ireg_reg_n_1_[14]\,
      R => SR(0)
    );
\ireg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(15),
      Q => \ireg_reg_n_1_[15]\,
      R => SR(0)
    );
\ireg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(16),
      Q => \ireg_reg_n_1_[16]\,
      R => SR(0)
    );
\ireg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(17),
      Q => \ireg_reg_n_1_[17]\,
      R => SR(0)
    );
\ireg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(18),
      Q => \ireg_reg_n_1_[18]\,
      R => SR(0)
    );
\ireg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(19),
      Q => \ireg_reg_n_1_[19]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(20),
      Q => \ireg_reg_n_1_[20]\,
      R => SR(0)
    );
\ireg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(21),
      Q => \ireg_reg_n_1_[21]\,
      R => SR(0)
    );
\ireg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(22),
      Q => \ireg_reg_n_1_[22]\,
      R => SR(0)
    );
\ireg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(23),
      Q => \ireg_reg_n_1_[23]\,
      R => SR(0)
    );
\ireg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(24),
      Q => \ireg_reg_n_1_[24]\,
      R => SR(0)
    );
\ireg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(25),
      Q => \ireg_reg_n_1_[25]\,
      R => SR(0)
    );
\ireg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(26),
      Q => \ireg_reg_n_1_[26]\,
      R => SR(0)
    );
\ireg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(27),
      Q => \ireg_reg_n_1_[27]\,
      R => SR(0)
    );
\ireg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(28),
      Q => \ireg_reg_n_1_[28]\,
      R => SR(0)
    );
\ireg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(29),
      Q => \ireg_reg_n_1_[29]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(30),
      Q => \ireg_reg_n_1_[30]\,
      R => SR(0)
    );
\ireg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(31),
      Q => \ireg_reg_n_1_[31]\,
      R => SR(0)
    );
\ireg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(32),
      Q => \^q\(0),
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(4),
      Q => \ireg_reg_n_1_[4]\,
      R => SR(0)
    );
\ireg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(5),
      Q => \ireg_reg_n_1_[5]\,
      R => SR(0)
    );
\ireg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(6),
      Q => \ireg_reg_n_1_[6]\,
      R => SR(0)
    );
\ireg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(7),
      Q => \ireg_reg_n_1_[7]\,
      R => SR(0)
    );
\ireg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(8),
      Q => \ireg_reg_n_1_[8]\,
      R => SR(0)
    );
\ireg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(9),
      Q => \ireg_reg_n_1_[9]\,
      R => SR(0)
    );
\odata[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \ireg_reg[32]_0\(0),
      I2 => \^q\(0),
      O => D(0)
    );
\odata[10]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[10]\,
      I1 => \ireg_reg[32]_0\(10),
      I2 => \^q\(0),
      O => D(10)
    );
\odata[11]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[11]\,
      I1 => \ireg_reg[32]_0\(11),
      I2 => \^q\(0),
      O => D(11)
    );
\odata[12]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[12]\,
      I1 => \ireg_reg[32]_0\(12),
      I2 => \^q\(0),
      O => D(12)
    );
\odata[13]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[13]\,
      I1 => \ireg_reg[32]_0\(13),
      I2 => \^q\(0),
      O => D(13)
    );
\odata[14]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[14]\,
      I1 => \ireg_reg[32]_0\(14),
      I2 => \^q\(0),
      O => D(14)
    );
\odata[15]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[15]\,
      I1 => \ireg_reg[32]_0\(15),
      I2 => \^q\(0),
      O => D(15)
    );
\odata[16]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[16]\,
      I1 => \ireg_reg[32]_0\(16),
      I2 => \^q\(0),
      O => D(16)
    );
\odata[17]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[17]\,
      I1 => \ireg_reg[32]_0\(17),
      I2 => \^q\(0),
      O => D(17)
    );
\odata[18]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[18]\,
      I1 => \ireg_reg[32]_0\(18),
      I2 => \^q\(0),
      O => D(18)
    );
\odata[19]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[19]\,
      I1 => \ireg_reg[32]_0\(19),
      I2 => \^q\(0),
      O => D(19)
    );
\odata[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \ireg_reg[32]_0\(1),
      I2 => \^q\(0),
      O => D(1)
    );
\odata[20]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[20]\,
      I1 => \ireg_reg[32]_0\(20),
      I2 => \^q\(0),
      O => D(20)
    );
\odata[21]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[21]\,
      I1 => \ireg_reg[32]_0\(21),
      I2 => \^q\(0),
      O => D(21)
    );
\odata[22]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[22]\,
      I1 => \ireg_reg[32]_0\(22),
      I2 => \^q\(0),
      O => D(22)
    );
\odata[23]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[23]\,
      I1 => \ireg_reg[32]_0\(23),
      I2 => \^q\(0),
      O => D(23)
    );
\odata[24]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[24]\,
      I1 => \ireg_reg[32]_0\(24),
      I2 => \^q\(0),
      O => D(24)
    );
\odata[25]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[25]\,
      I1 => \ireg_reg[32]_0\(25),
      I2 => \^q\(0),
      O => D(25)
    );
\odata[26]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[26]\,
      I1 => \ireg_reg[32]_0\(26),
      I2 => \^q\(0),
      O => D(26)
    );
\odata[27]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[27]\,
      I1 => \ireg_reg[32]_0\(27),
      I2 => \^q\(0),
      O => D(27)
    );
\odata[28]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[28]\,
      I1 => \ireg_reg[32]_0\(28),
      I2 => \^q\(0),
      O => D(28)
    );
\odata[29]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[29]\,
      I1 => \ireg_reg[32]_0\(29),
      I2 => \^q\(0),
      O => D(29)
    );
\odata[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \ireg_reg[32]_0\(2),
      I2 => \^q\(0),
      O => D(2)
    );
\odata[30]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[30]\,
      I1 => \ireg_reg[32]_0\(30),
      I2 => \^q\(0),
      O => D(30)
    );
\odata[31]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[31]\,
      I1 => \ireg_reg[32]_0\(31),
      I2 => \^q\(0),
      O => D(31)
    );
\odata[32]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \ireg_reg[32]_0\(32),
      I1 => \^q\(0),
      O => D(32)
    );
\odata[3]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => \ireg_reg[32]_0\(3),
      I2 => \^q\(0),
      O => D(3)
    );
\odata[4]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[4]\,
      I1 => \ireg_reg[32]_0\(4),
      I2 => \^q\(0),
      O => D(4)
    );
\odata[5]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[5]\,
      I1 => \ireg_reg[32]_0\(5),
      I2 => \^q\(0),
      O => D(5)
    );
\odata[6]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[6]\,
      I1 => \ireg_reg[32]_0\(6),
      I2 => \^q\(0),
      O => D(6)
    );
\odata[7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[7]\,
      I1 => \ireg_reg[32]_0\(7),
      I2 => \^q\(0),
      O => D(7)
    );
\odata[8]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[8]\,
      I1 => \ireg_reg[32]_0\(8),
      I2 => \^q\(0),
      O => D(8)
    );
\odata[9]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[9]\,
      I1 => \ireg_reg[32]_0\(9),
      I2 => \^q\(0),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_ibuf_693 is
  port (
    in_data_A_2_TREADY : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \ireg_reg[32]_0\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_rst_n : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_ibuf_693 : entity is "ibuf";
end vector_add_1_mult_constant_0_0_ibuf_693;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_ibuf_693 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[10]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[11]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[12]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[13]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[14]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[15]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[16]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[17]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[18]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[19]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[20]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[21]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[22]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[23]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[24]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[25]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[26]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[27]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[28]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[29]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[30]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[31]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[4]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[5]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[6]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[7]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[8]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[9]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of in_data_A_2_TREADY_INST_0 : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \odata[0]_i_1__1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \odata[10]_i_1__1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \odata[11]_i_1__1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \odata[12]_i_1__1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \odata[13]_i_1__1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \odata[14]_i_1__1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \odata[15]_i_1__1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \odata[16]_i_1__1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \odata[17]_i_1__1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \odata[18]_i_1__1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \odata[19]_i_1__1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \odata[1]_i_1__1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \odata[20]_i_1__1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \odata[21]_i_1__1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \odata[22]_i_1__1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \odata[23]_i_1__1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \odata[24]_i_1__1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \odata[25]_i_1__1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \odata[26]_i_1__1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \odata[27]_i_1__1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \odata[28]_i_1__1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \odata[29]_i_1__1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \odata[2]_i_1__1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \odata[30]_i_1__1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \odata[31]_i_1__1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \odata[32]_i_2__1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \odata[3]_i_1__1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \odata[4]_i_1__1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \odata[5]_i_1__1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \odata[6]_i_1__1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \odata[7]_i_1__1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \odata[8]_i_1__1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \odata[9]_i_1__1\ : label is "soft_lutpair178";
begin
  Q(0) <= \^q\(0);
in_data_A_2_TREADY_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \ireg_reg[32]_0\(32),
      I1 => ap_rst_n,
      I2 => \^q\(0),
      O => in_data_A_2_TREADY
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(10),
      Q => \ireg_reg_n_1_[10]\,
      R => SR(0)
    );
\ireg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(11),
      Q => \ireg_reg_n_1_[11]\,
      R => SR(0)
    );
\ireg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(12),
      Q => \ireg_reg_n_1_[12]\,
      R => SR(0)
    );
\ireg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(13),
      Q => \ireg_reg_n_1_[13]\,
      R => SR(0)
    );
\ireg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(14),
      Q => \ireg_reg_n_1_[14]\,
      R => SR(0)
    );
\ireg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(15),
      Q => \ireg_reg_n_1_[15]\,
      R => SR(0)
    );
\ireg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(16),
      Q => \ireg_reg_n_1_[16]\,
      R => SR(0)
    );
\ireg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(17),
      Q => \ireg_reg_n_1_[17]\,
      R => SR(0)
    );
\ireg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(18),
      Q => \ireg_reg_n_1_[18]\,
      R => SR(0)
    );
\ireg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(19),
      Q => \ireg_reg_n_1_[19]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(20),
      Q => \ireg_reg_n_1_[20]\,
      R => SR(0)
    );
\ireg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(21),
      Q => \ireg_reg_n_1_[21]\,
      R => SR(0)
    );
\ireg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(22),
      Q => \ireg_reg_n_1_[22]\,
      R => SR(0)
    );
\ireg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(23),
      Q => \ireg_reg_n_1_[23]\,
      R => SR(0)
    );
\ireg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(24),
      Q => \ireg_reg_n_1_[24]\,
      R => SR(0)
    );
\ireg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(25),
      Q => \ireg_reg_n_1_[25]\,
      R => SR(0)
    );
\ireg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(26),
      Q => \ireg_reg_n_1_[26]\,
      R => SR(0)
    );
\ireg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(27),
      Q => \ireg_reg_n_1_[27]\,
      R => SR(0)
    );
\ireg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(28),
      Q => \ireg_reg_n_1_[28]\,
      R => SR(0)
    );
\ireg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(29),
      Q => \ireg_reg_n_1_[29]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(30),
      Q => \ireg_reg_n_1_[30]\,
      R => SR(0)
    );
\ireg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(31),
      Q => \ireg_reg_n_1_[31]\,
      R => SR(0)
    );
\ireg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(32),
      Q => \^q\(0),
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(4),
      Q => \ireg_reg_n_1_[4]\,
      R => SR(0)
    );
\ireg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(5),
      Q => \ireg_reg_n_1_[5]\,
      R => SR(0)
    );
\ireg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(6),
      Q => \ireg_reg_n_1_[6]\,
      R => SR(0)
    );
\ireg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(7),
      Q => \ireg_reg_n_1_[7]\,
      R => SR(0)
    );
\ireg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(8),
      Q => \ireg_reg_n_1_[8]\,
      R => SR(0)
    );
\ireg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(9),
      Q => \ireg_reg_n_1_[9]\,
      R => SR(0)
    );
\odata[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \ireg_reg[32]_0\(0),
      I2 => \^q\(0),
      O => D(0)
    );
\odata[10]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[10]\,
      I1 => \ireg_reg[32]_0\(10),
      I2 => \^q\(0),
      O => D(10)
    );
\odata[11]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[11]\,
      I1 => \ireg_reg[32]_0\(11),
      I2 => \^q\(0),
      O => D(11)
    );
\odata[12]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[12]\,
      I1 => \ireg_reg[32]_0\(12),
      I2 => \^q\(0),
      O => D(12)
    );
\odata[13]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[13]\,
      I1 => \ireg_reg[32]_0\(13),
      I2 => \^q\(0),
      O => D(13)
    );
\odata[14]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[14]\,
      I1 => \ireg_reg[32]_0\(14),
      I2 => \^q\(0),
      O => D(14)
    );
\odata[15]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[15]\,
      I1 => \ireg_reg[32]_0\(15),
      I2 => \^q\(0),
      O => D(15)
    );
\odata[16]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[16]\,
      I1 => \ireg_reg[32]_0\(16),
      I2 => \^q\(0),
      O => D(16)
    );
\odata[17]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[17]\,
      I1 => \ireg_reg[32]_0\(17),
      I2 => \^q\(0),
      O => D(17)
    );
\odata[18]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[18]\,
      I1 => \ireg_reg[32]_0\(18),
      I2 => \^q\(0),
      O => D(18)
    );
\odata[19]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[19]\,
      I1 => \ireg_reg[32]_0\(19),
      I2 => \^q\(0),
      O => D(19)
    );
\odata[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \ireg_reg[32]_0\(1),
      I2 => \^q\(0),
      O => D(1)
    );
\odata[20]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[20]\,
      I1 => \ireg_reg[32]_0\(20),
      I2 => \^q\(0),
      O => D(20)
    );
\odata[21]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[21]\,
      I1 => \ireg_reg[32]_0\(21),
      I2 => \^q\(0),
      O => D(21)
    );
\odata[22]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[22]\,
      I1 => \ireg_reg[32]_0\(22),
      I2 => \^q\(0),
      O => D(22)
    );
\odata[23]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[23]\,
      I1 => \ireg_reg[32]_0\(23),
      I2 => \^q\(0),
      O => D(23)
    );
\odata[24]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[24]\,
      I1 => \ireg_reg[32]_0\(24),
      I2 => \^q\(0),
      O => D(24)
    );
\odata[25]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[25]\,
      I1 => \ireg_reg[32]_0\(25),
      I2 => \^q\(0),
      O => D(25)
    );
\odata[26]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[26]\,
      I1 => \ireg_reg[32]_0\(26),
      I2 => \^q\(0),
      O => D(26)
    );
\odata[27]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[27]\,
      I1 => \ireg_reg[32]_0\(27),
      I2 => \^q\(0),
      O => D(27)
    );
\odata[28]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[28]\,
      I1 => \ireg_reg[32]_0\(28),
      I2 => \^q\(0),
      O => D(28)
    );
\odata[29]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[29]\,
      I1 => \ireg_reg[32]_0\(29),
      I2 => \^q\(0),
      O => D(29)
    );
\odata[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \ireg_reg[32]_0\(2),
      I2 => \^q\(0),
      O => D(2)
    );
\odata[30]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[30]\,
      I1 => \ireg_reg[32]_0\(30),
      I2 => \^q\(0),
      O => D(30)
    );
\odata[31]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[31]\,
      I1 => \ireg_reg[32]_0\(31),
      I2 => \^q\(0),
      O => D(31)
    );
\odata[32]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \ireg_reg[32]_0\(32),
      I1 => \^q\(0),
      O => D(32)
    );
\odata[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => \ireg_reg[32]_0\(3),
      I2 => \^q\(0),
      O => D(3)
    );
\odata[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[4]\,
      I1 => \ireg_reg[32]_0\(4),
      I2 => \^q\(0),
      O => D(4)
    );
\odata[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[5]\,
      I1 => \ireg_reg[32]_0\(5),
      I2 => \^q\(0),
      O => D(5)
    );
\odata[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[6]\,
      I1 => \ireg_reg[32]_0\(6),
      I2 => \^q\(0),
      O => D(6)
    );
\odata[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[7]\,
      I1 => \ireg_reg[32]_0\(7),
      I2 => \^q\(0),
      O => D(7)
    );
\odata[8]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[8]\,
      I1 => \ireg_reg[32]_0\(8),
      I2 => \^q\(0),
      O => D(8)
    );
\odata[9]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[9]\,
      I1 => \ireg_reg[32]_0\(9),
      I2 => \^q\(0),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_ibuf_695 is
  port (
    in_data_A_1_TREADY : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \ireg_reg[32]_0\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_rst_n : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_ibuf_695 : entity is "ibuf";
end vector_add_1_mult_constant_0_0_ibuf_695;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_ibuf_695 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[10]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[11]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[12]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[13]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[14]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[15]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[16]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[17]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[18]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[19]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[20]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[21]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[22]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[23]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[24]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[25]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[26]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[27]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[28]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[29]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[30]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[31]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[4]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[5]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[6]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[7]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[8]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[9]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of in_data_A_1_TREADY_INST_0 : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \odata[0]_i_1__0\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \odata[10]_i_1__0\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \odata[11]_i_1__0\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \odata[12]_i_1__0\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \odata[13]_i_1__0\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \odata[14]_i_1__0\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \odata[15]_i_1__0\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \odata[16]_i_1__0\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \odata[17]_i_1__0\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \odata[18]_i_1__0\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \odata[19]_i_1__0\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \odata[1]_i_1__0\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \odata[20]_i_1__0\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \odata[21]_i_1__0\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \odata[22]_i_1__0\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \odata[23]_i_1__0\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \odata[24]_i_1__0\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \odata[25]_i_1__0\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \odata[26]_i_1__0\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \odata[27]_i_1__0\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \odata[28]_i_1__0\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \odata[29]_i_1__0\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \odata[2]_i_1__0\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \odata[30]_i_1__0\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \odata[31]_i_1__0\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \odata[32]_i_2__0\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \odata[3]_i_1__0\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \odata[4]_i_1__0\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \odata[5]_i_1__0\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \odata[6]_i_1__0\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \odata[7]_i_1__0\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \odata[8]_i_1__0\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \odata[9]_i_1__0\ : label is "soft_lutpair160";
begin
  Q(0) <= \^q\(0);
in_data_A_1_TREADY_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \ireg_reg[32]_0\(32),
      I1 => ap_rst_n,
      I2 => \^q\(0),
      O => in_data_A_1_TREADY
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(10),
      Q => \ireg_reg_n_1_[10]\,
      R => SR(0)
    );
\ireg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(11),
      Q => \ireg_reg_n_1_[11]\,
      R => SR(0)
    );
\ireg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(12),
      Q => \ireg_reg_n_1_[12]\,
      R => SR(0)
    );
\ireg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(13),
      Q => \ireg_reg_n_1_[13]\,
      R => SR(0)
    );
\ireg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(14),
      Q => \ireg_reg_n_1_[14]\,
      R => SR(0)
    );
\ireg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(15),
      Q => \ireg_reg_n_1_[15]\,
      R => SR(0)
    );
\ireg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(16),
      Q => \ireg_reg_n_1_[16]\,
      R => SR(0)
    );
\ireg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(17),
      Q => \ireg_reg_n_1_[17]\,
      R => SR(0)
    );
\ireg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(18),
      Q => \ireg_reg_n_1_[18]\,
      R => SR(0)
    );
\ireg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(19),
      Q => \ireg_reg_n_1_[19]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(20),
      Q => \ireg_reg_n_1_[20]\,
      R => SR(0)
    );
\ireg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(21),
      Q => \ireg_reg_n_1_[21]\,
      R => SR(0)
    );
\ireg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(22),
      Q => \ireg_reg_n_1_[22]\,
      R => SR(0)
    );
\ireg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(23),
      Q => \ireg_reg_n_1_[23]\,
      R => SR(0)
    );
\ireg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(24),
      Q => \ireg_reg_n_1_[24]\,
      R => SR(0)
    );
\ireg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(25),
      Q => \ireg_reg_n_1_[25]\,
      R => SR(0)
    );
\ireg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(26),
      Q => \ireg_reg_n_1_[26]\,
      R => SR(0)
    );
\ireg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(27),
      Q => \ireg_reg_n_1_[27]\,
      R => SR(0)
    );
\ireg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(28),
      Q => \ireg_reg_n_1_[28]\,
      R => SR(0)
    );
\ireg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(29),
      Q => \ireg_reg_n_1_[29]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(30),
      Q => \ireg_reg_n_1_[30]\,
      R => SR(0)
    );
\ireg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(31),
      Q => \ireg_reg_n_1_[31]\,
      R => SR(0)
    );
\ireg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(32),
      Q => \^q\(0),
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(4),
      Q => \ireg_reg_n_1_[4]\,
      R => SR(0)
    );
\ireg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(5),
      Q => \ireg_reg_n_1_[5]\,
      R => SR(0)
    );
\ireg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(6),
      Q => \ireg_reg_n_1_[6]\,
      R => SR(0)
    );
\ireg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(7),
      Q => \ireg_reg_n_1_[7]\,
      R => SR(0)
    );
\ireg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(8),
      Q => \ireg_reg_n_1_[8]\,
      R => SR(0)
    );
\ireg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(9),
      Q => \ireg_reg_n_1_[9]\,
      R => SR(0)
    );
\odata[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \ireg_reg[32]_0\(0),
      I2 => \^q\(0),
      O => D(0)
    );
\odata[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[10]\,
      I1 => \ireg_reg[32]_0\(10),
      I2 => \^q\(0),
      O => D(10)
    );
\odata[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[11]\,
      I1 => \ireg_reg[32]_0\(11),
      I2 => \^q\(0),
      O => D(11)
    );
\odata[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[12]\,
      I1 => \ireg_reg[32]_0\(12),
      I2 => \^q\(0),
      O => D(12)
    );
\odata[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[13]\,
      I1 => \ireg_reg[32]_0\(13),
      I2 => \^q\(0),
      O => D(13)
    );
\odata[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[14]\,
      I1 => \ireg_reg[32]_0\(14),
      I2 => \^q\(0),
      O => D(14)
    );
\odata[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[15]\,
      I1 => \ireg_reg[32]_0\(15),
      I2 => \^q\(0),
      O => D(15)
    );
\odata[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[16]\,
      I1 => \ireg_reg[32]_0\(16),
      I2 => \^q\(0),
      O => D(16)
    );
\odata[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[17]\,
      I1 => \ireg_reg[32]_0\(17),
      I2 => \^q\(0),
      O => D(17)
    );
\odata[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[18]\,
      I1 => \ireg_reg[32]_0\(18),
      I2 => \^q\(0),
      O => D(18)
    );
\odata[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[19]\,
      I1 => \ireg_reg[32]_0\(19),
      I2 => \^q\(0),
      O => D(19)
    );
\odata[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \ireg_reg[32]_0\(1),
      I2 => \^q\(0),
      O => D(1)
    );
\odata[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[20]\,
      I1 => \ireg_reg[32]_0\(20),
      I2 => \^q\(0),
      O => D(20)
    );
\odata[21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[21]\,
      I1 => \ireg_reg[32]_0\(21),
      I2 => \^q\(0),
      O => D(21)
    );
\odata[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[22]\,
      I1 => \ireg_reg[32]_0\(22),
      I2 => \^q\(0),
      O => D(22)
    );
\odata[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[23]\,
      I1 => \ireg_reg[32]_0\(23),
      I2 => \^q\(0),
      O => D(23)
    );
\odata[24]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[24]\,
      I1 => \ireg_reg[32]_0\(24),
      I2 => \^q\(0),
      O => D(24)
    );
\odata[25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[25]\,
      I1 => \ireg_reg[32]_0\(25),
      I2 => \^q\(0),
      O => D(25)
    );
\odata[26]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[26]\,
      I1 => \ireg_reg[32]_0\(26),
      I2 => \^q\(0),
      O => D(26)
    );
\odata[27]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[27]\,
      I1 => \ireg_reg[32]_0\(27),
      I2 => \^q\(0),
      O => D(27)
    );
\odata[28]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[28]\,
      I1 => \ireg_reg[32]_0\(28),
      I2 => \^q\(0),
      O => D(28)
    );
\odata[29]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[29]\,
      I1 => \ireg_reg[32]_0\(29),
      I2 => \^q\(0),
      O => D(29)
    );
\odata[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \ireg_reg[32]_0\(2),
      I2 => \^q\(0),
      O => D(2)
    );
\odata[30]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[30]\,
      I1 => \ireg_reg[32]_0\(30),
      I2 => \^q\(0),
      O => D(30)
    );
\odata[31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[31]\,
      I1 => \ireg_reg[32]_0\(31),
      I2 => \^q\(0),
      O => D(31)
    );
\odata[32]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \ireg_reg[32]_0\(32),
      I1 => \^q\(0),
      O => D(32)
    );
\odata[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => \ireg_reg[32]_0\(3),
      I2 => \^q\(0),
      O => D(3)
    );
\odata[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[4]\,
      I1 => \ireg_reg[32]_0\(4),
      I2 => \^q\(0),
      O => D(4)
    );
\odata[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[5]\,
      I1 => \ireg_reg[32]_0\(5),
      I2 => \^q\(0),
      O => D(5)
    );
\odata[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[6]\,
      I1 => \ireg_reg[32]_0\(6),
      I2 => \^q\(0),
      O => D(6)
    );
\odata[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[7]\,
      I1 => \ireg_reg[32]_0\(7),
      I2 => \^q\(0),
      O => D(7)
    );
\odata[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[8]\,
      I1 => \ireg_reg[32]_0\(8),
      I2 => \^q\(0),
      O => D(8)
    );
\odata[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[9]\,
      I1 => \ireg_reg[32]_0\(9),
      I2 => \^q\(0),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_ibuf_697 is
  port (
    in_data_A_15_TREADY : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \ireg_reg[32]_0\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_rst_n : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_ibuf_697 : entity is "ibuf";
end vector_add_1_mult_constant_0_0_ibuf_697;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_ibuf_697 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[10]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[11]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[12]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[13]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[14]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[15]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[16]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[17]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[18]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[19]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[20]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[21]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[22]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[23]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[24]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[25]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[26]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[27]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[28]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[29]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[30]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[31]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[4]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[5]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[6]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[7]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[8]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[9]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of in_data_A_15_TREADY_INST_0 : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \odata[0]_i_1__14\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \odata[10]_i_1__14\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \odata[11]_i_1__14\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \odata[12]_i_1__14\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \odata[13]_i_1__14\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \odata[14]_i_1__14\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \odata[15]_i_1__14\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \odata[16]_i_1__14\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \odata[17]_i_1__14\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \odata[18]_i_1__14\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \odata[19]_i_1__14\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \odata[1]_i_1__14\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \odata[20]_i_1__14\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \odata[21]_i_1__14\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \odata[22]_i_1__14\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \odata[23]_i_1__14\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \odata[24]_i_1__14\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \odata[25]_i_1__14\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \odata[26]_i_1__14\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \odata[27]_i_1__14\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \odata[28]_i_1__14\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \odata[29]_i_1__14\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \odata[2]_i_1__14\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \odata[30]_i_1__14\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \odata[31]_i_1__14\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \odata[32]_i_2__14\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \odata[3]_i_1__14\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \odata[4]_i_1__14\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \odata[5]_i_1__14\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \odata[6]_i_1__14\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \odata[7]_i_1__14\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \odata[8]_i_1__14\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \odata[9]_i_1__14\ : label is "soft_lutpair142";
begin
  Q(0) <= \^q\(0);
in_data_A_15_TREADY_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \ireg_reg[32]_0\(32),
      I1 => ap_rst_n,
      I2 => \^q\(0),
      O => in_data_A_15_TREADY
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(10),
      Q => \ireg_reg_n_1_[10]\,
      R => SR(0)
    );
\ireg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(11),
      Q => \ireg_reg_n_1_[11]\,
      R => SR(0)
    );
\ireg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(12),
      Q => \ireg_reg_n_1_[12]\,
      R => SR(0)
    );
\ireg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(13),
      Q => \ireg_reg_n_1_[13]\,
      R => SR(0)
    );
\ireg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(14),
      Q => \ireg_reg_n_1_[14]\,
      R => SR(0)
    );
\ireg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(15),
      Q => \ireg_reg_n_1_[15]\,
      R => SR(0)
    );
\ireg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(16),
      Q => \ireg_reg_n_1_[16]\,
      R => SR(0)
    );
\ireg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(17),
      Q => \ireg_reg_n_1_[17]\,
      R => SR(0)
    );
\ireg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(18),
      Q => \ireg_reg_n_1_[18]\,
      R => SR(0)
    );
\ireg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(19),
      Q => \ireg_reg_n_1_[19]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(20),
      Q => \ireg_reg_n_1_[20]\,
      R => SR(0)
    );
\ireg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(21),
      Q => \ireg_reg_n_1_[21]\,
      R => SR(0)
    );
\ireg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(22),
      Q => \ireg_reg_n_1_[22]\,
      R => SR(0)
    );
\ireg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(23),
      Q => \ireg_reg_n_1_[23]\,
      R => SR(0)
    );
\ireg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(24),
      Q => \ireg_reg_n_1_[24]\,
      R => SR(0)
    );
\ireg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(25),
      Q => \ireg_reg_n_1_[25]\,
      R => SR(0)
    );
\ireg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(26),
      Q => \ireg_reg_n_1_[26]\,
      R => SR(0)
    );
\ireg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(27),
      Q => \ireg_reg_n_1_[27]\,
      R => SR(0)
    );
\ireg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(28),
      Q => \ireg_reg_n_1_[28]\,
      R => SR(0)
    );
\ireg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(29),
      Q => \ireg_reg_n_1_[29]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(30),
      Q => \ireg_reg_n_1_[30]\,
      R => SR(0)
    );
\ireg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(31),
      Q => \ireg_reg_n_1_[31]\,
      R => SR(0)
    );
\ireg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(32),
      Q => \^q\(0),
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(4),
      Q => \ireg_reg_n_1_[4]\,
      R => SR(0)
    );
\ireg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(5),
      Q => \ireg_reg_n_1_[5]\,
      R => SR(0)
    );
\ireg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(6),
      Q => \ireg_reg_n_1_[6]\,
      R => SR(0)
    );
\ireg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(7),
      Q => \ireg_reg_n_1_[7]\,
      R => SR(0)
    );
\ireg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(8),
      Q => \ireg_reg_n_1_[8]\,
      R => SR(0)
    );
\ireg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(9),
      Q => \ireg_reg_n_1_[9]\,
      R => SR(0)
    );
\odata[0]_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \ireg_reg[32]_0\(0),
      I2 => \^q\(0),
      O => D(0)
    );
\odata[10]_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[10]\,
      I1 => \ireg_reg[32]_0\(10),
      I2 => \^q\(0),
      O => D(10)
    );
\odata[11]_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[11]\,
      I1 => \ireg_reg[32]_0\(11),
      I2 => \^q\(0),
      O => D(11)
    );
\odata[12]_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[12]\,
      I1 => \ireg_reg[32]_0\(12),
      I2 => \^q\(0),
      O => D(12)
    );
\odata[13]_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[13]\,
      I1 => \ireg_reg[32]_0\(13),
      I2 => \^q\(0),
      O => D(13)
    );
\odata[14]_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[14]\,
      I1 => \ireg_reg[32]_0\(14),
      I2 => \^q\(0),
      O => D(14)
    );
\odata[15]_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[15]\,
      I1 => \ireg_reg[32]_0\(15),
      I2 => \^q\(0),
      O => D(15)
    );
\odata[16]_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[16]\,
      I1 => \ireg_reg[32]_0\(16),
      I2 => \^q\(0),
      O => D(16)
    );
\odata[17]_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[17]\,
      I1 => \ireg_reg[32]_0\(17),
      I2 => \^q\(0),
      O => D(17)
    );
\odata[18]_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[18]\,
      I1 => \ireg_reg[32]_0\(18),
      I2 => \^q\(0),
      O => D(18)
    );
\odata[19]_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[19]\,
      I1 => \ireg_reg[32]_0\(19),
      I2 => \^q\(0),
      O => D(19)
    );
\odata[1]_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \ireg_reg[32]_0\(1),
      I2 => \^q\(0),
      O => D(1)
    );
\odata[20]_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[20]\,
      I1 => \ireg_reg[32]_0\(20),
      I2 => \^q\(0),
      O => D(20)
    );
\odata[21]_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[21]\,
      I1 => \ireg_reg[32]_0\(21),
      I2 => \^q\(0),
      O => D(21)
    );
\odata[22]_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[22]\,
      I1 => \ireg_reg[32]_0\(22),
      I2 => \^q\(0),
      O => D(22)
    );
\odata[23]_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[23]\,
      I1 => \ireg_reg[32]_0\(23),
      I2 => \^q\(0),
      O => D(23)
    );
\odata[24]_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[24]\,
      I1 => \ireg_reg[32]_0\(24),
      I2 => \^q\(0),
      O => D(24)
    );
\odata[25]_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[25]\,
      I1 => \ireg_reg[32]_0\(25),
      I2 => \^q\(0),
      O => D(25)
    );
\odata[26]_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[26]\,
      I1 => \ireg_reg[32]_0\(26),
      I2 => \^q\(0),
      O => D(26)
    );
\odata[27]_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[27]\,
      I1 => \ireg_reg[32]_0\(27),
      I2 => \^q\(0),
      O => D(27)
    );
\odata[28]_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[28]\,
      I1 => \ireg_reg[32]_0\(28),
      I2 => \^q\(0),
      O => D(28)
    );
\odata[29]_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[29]\,
      I1 => \ireg_reg[32]_0\(29),
      I2 => \^q\(0),
      O => D(29)
    );
\odata[2]_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \ireg_reg[32]_0\(2),
      I2 => \^q\(0),
      O => D(2)
    );
\odata[30]_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[30]\,
      I1 => \ireg_reg[32]_0\(30),
      I2 => \^q\(0),
      O => D(30)
    );
\odata[31]_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[31]\,
      I1 => \ireg_reg[32]_0\(31),
      I2 => \^q\(0),
      O => D(31)
    );
\odata[32]_i_2__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \ireg_reg[32]_0\(32),
      I1 => \^q\(0),
      O => D(32)
    );
\odata[3]_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => \ireg_reg[32]_0\(3),
      I2 => \^q\(0),
      O => D(3)
    );
\odata[4]_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[4]\,
      I1 => \ireg_reg[32]_0\(4),
      I2 => \^q\(0),
      O => D(4)
    );
\odata[5]_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[5]\,
      I1 => \ireg_reg[32]_0\(5),
      I2 => \^q\(0),
      O => D(5)
    );
\odata[6]_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[6]\,
      I1 => \ireg_reg[32]_0\(6),
      I2 => \^q\(0),
      O => D(6)
    );
\odata[7]_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[7]\,
      I1 => \ireg_reg[32]_0\(7),
      I2 => \^q\(0),
      O => D(7)
    );
\odata[8]_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[8]\,
      I1 => \ireg_reg[32]_0\(8),
      I2 => \^q\(0),
      O => D(8)
    );
\odata[9]_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[9]\,
      I1 => \ireg_reg[32]_0\(9),
      I2 => \^q\(0),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_ibuf_699 is
  port (
    in_data_A_14_TREADY : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \ireg_reg[32]_0\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_rst_n : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_ibuf_699 : entity is "ibuf";
end vector_add_1_mult_constant_0_0_ibuf_699;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_ibuf_699 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[10]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[11]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[12]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[13]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[14]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[15]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[16]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[17]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[18]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[19]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[20]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[21]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[22]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[23]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[24]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[25]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[26]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[27]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[28]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[29]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[30]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[31]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[4]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[5]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[6]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[7]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[8]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[9]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of in_data_A_14_TREADY_INST_0 : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \odata[0]_i_1__13\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \odata[10]_i_1__13\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \odata[11]_i_1__13\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \odata[12]_i_1__13\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \odata[13]_i_1__13\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \odata[14]_i_1__13\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \odata[15]_i_1__13\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \odata[16]_i_1__13\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \odata[17]_i_1__13\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \odata[18]_i_1__13\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \odata[19]_i_1__13\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \odata[1]_i_1__13\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \odata[20]_i_1__13\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \odata[21]_i_1__13\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \odata[22]_i_1__13\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \odata[23]_i_1__13\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \odata[24]_i_1__13\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \odata[25]_i_1__13\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \odata[26]_i_1__13\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \odata[27]_i_1__13\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \odata[28]_i_1__13\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \odata[29]_i_1__13\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \odata[2]_i_1__13\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \odata[30]_i_1__13\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \odata[31]_i_1__13\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \odata[32]_i_2__13\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \odata[3]_i_1__13\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \odata[4]_i_1__13\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \odata[5]_i_1__13\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \odata[6]_i_1__13\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \odata[7]_i_1__13\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \odata[8]_i_1__13\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \odata[9]_i_1__13\ : label is "soft_lutpair124";
begin
  Q(0) <= \^q\(0);
in_data_A_14_TREADY_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \ireg_reg[32]_0\(32),
      I1 => ap_rst_n,
      I2 => \^q\(0),
      O => in_data_A_14_TREADY
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(10),
      Q => \ireg_reg_n_1_[10]\,
      R => SR(0)
    );
\ireg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(11),
      Q => \ireg_reg_n_1_[11]\,
      R => SR(0)
    );
\ireg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(12),
      Q => \ireg_reg_n_1_[12]\,
      R => SR(0)
    );
\ireg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(13),
      Q => \ireg_reg_n_1_[13]\,
      R => SR(0)
    );
\ireg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(14),
      Q => \ireg_reg_n_1_[14]\,
      R => SR(0)
    );
\ireg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(15),
      Q => \ireg_reg_n_1_[15]\,
      R => SR(0)
    );
\ireg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(16),
      Q => \ireg_reg_n_1_[16]\,
      R => SR(0)
    );
\ireg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(17),
      Q => \ireg_reg_n_1_[17]\,
      R => SR(0)
    );
\ireg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(18),
      Q => \ireg_reg_n_1_[18]\,
      R => SR(0)
    );
\ireg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(19),
      Q => \ireg_reg_n_1_[19]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(20),
      Q => \ireg_reg_n_1_[20]\,
      R => SR(0)
    );
\ireg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(21),
      Q => \ireg_reg_n_1_[21]\,
      R => SR(0)
    );
\ireg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(22),
      Q => \ireg_reg_n_1_[22]\,
      R => SR(0)
    );
\ireg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(23),
      Q => \ireg_reg_n_1_[23]\,
      R => SR(0)
    );
\ireg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(24),
      Q => \ireg_reg_n_1_[24]\,
      R => SR(0)
    );
\ireg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(25),
      Q => \ireg_reg_n_1_[25]\,
      R => SR(0)
    );
\ireg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(26),
      Q => \ireg_reg_n_1_[26]\,
      R => SR(0)
    );
\ireg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(27),
      Q => \ireg_reg_n_1_[27]\,
      R => SR(0)
    );
\ireg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(28),
      Q => \ireg_reg_n_1_[28]\,
      R => SR(0)
    );
\ireg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(29),
      Q => \ireg_reg_n_1_[29]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(30),
      Q => \ireg_reg_n_1_[30]\,
      R => SR(0)
    );
\ireg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(31),
      Q => \ireg_reg_n_1_[31]\,
      R => SR(0)
    );
\ireg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(32),
      Q => \^q\(0),
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(4),
      Q => \ireg_reg_n_1_[4]\,
      R => SR(0)
    );
\ireg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(5),
      Q => \ireg_reg_n_1_[5]\,
      R => SR(0)
    );
\ireg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(6),
      Q => \ireg_reg_n_1_[6]\,
      R => SR(0)
    );
\ireg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(7),
      Q => \ireg_reg_n_1_[7]\,
      R => SR(0)
    );
\ireg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(8),
      Q => \ireg_reg_n_1_[8]\,
      R => SR(0)
    );
\ireg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(9),
      Q => \ireg_reg_n_1_[9]\,
      R => SR(0)
    );
\odata[0]_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \ireg_reg[32]_0\(0),
      I2 => \^q\(0),
      O => D(0)
    );
\odata[10]_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[10]\,
      I1 => \ireg_reg[32]_0\(10),
      I2 => \^q\(0),
      O => D(10)
    );
\odata[11]_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[11]\,
      I1 => \ireg_reg[32]_0\(11),
      I2 => \^q\(0),
      O => D(11)
    );
\odata[12]_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[12]\,
      I1 => \ireg_reg[32]_0\(12),
      I2 => \^q\(0),
      O => D(12)
    );
\odata[13]_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[13]\,
      I1 => \ireg_reg[32]_0\(13),
      I2 => \^q\(0),
      O => D(13)
    );
\odata[14]_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[14]\,
      I1 => \ireg_reg[32]_0\(14),
      I2 => \^q\(0),
      O => D(14)
    );
\odata[15]_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[15]\,
      I1 => \ireg_reg[32]_0\(15),
      I2 => \^q\(0),
      O => D(15)
    );
\odata[16]_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[16]\,
      I1 => \ireg_reg[32]_0\(16),
      I2 => \^q\(0),
      O => D(16)
    );
\odata[17]_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[17]\,
      I1 => \ireg_reg[32]_0\(17),
      I2 => \^q\(0),
      O => D(17)
    );
\odata[18]_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[18]\,
      I1 => \ireg_reg[32]_0\(18),
      I2 => \^q\(0),
      O => D(18)
    );
\odata[19]_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[19]\,
      I1 => \ireg_reg[32]_0\(19),
      I2 => \^q\(0),
      O => D(19)
    );
\odata[1]_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \ireg_reg[32]_0\(1),
      I2 => \^q\(0),
      O => D(1)
    );
\odata[20]_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[20]\,
      I1 => \ireg_reg[32]_0\(20),
      I2 => \^q\(0),
      O => D(20)
    );
\odata[21]_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[21]\,
      I1 => \ireg_reg[32]_0\(21),
      I2 => \^q\(0),
      O => D(21)
    );
\odata[22]_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[22]\,
      I1 => \ireg_reg[32]_0\(22),
      I2 => \^q\(0),
      O => D(22)
    );
\odata[23]_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[23]\,
      I1 => \ireg_reg[32]_0\(23),
      I2 => \^q\(0),
      O => D(23)
    );
\odata[24]_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[24]\,
      I1 => \ireg_reg[32]_0\(24),
      I2 => \^q\(0),
      O => D(24)
    );
\odata[25]_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[25]\,
      I1 => \ireg_reg[32]_0\(25),
      I2 => \^q\(0),
      O => D(25)
    );
\odata[26]_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[26]\,
      I1 => \ireg_reg[32]_0\(26),
      I2 => \^q\(0),
      O => D(26)
    );
\odata[27]_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[27]\,
      I1 => \ireg_reg[32]_0\(27),
      I2 => \^q\(0),
      O => D(27)
    );
\odata[28]_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[28]\,
      I1 => \ireg_reg[32]_0\(28),
      I2 => \^q\(0),
      O => D(28)
    );
\odata[29]_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[29]\,
      I1 => \ireg_reg[32]_0\(29),
      I2 => \^q\(0),
      O => D(29)
    );
\odata[2]_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \ireg_reg[32]_0\(2),
      I2 => \^q\(0),
      O => D(2)
    );
\odata[30]_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[30]\,
      I1 => \ireg_reg[32]_0\(30),
      I2 => \^q\(0),
      O => D(30)
    );
\odata[31]_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[31]\,
      I1 => \ireg_reg[32]_0\(31),
      I2 => \^q\(0),
      O => D(31)
    );
\odata[32]_i_2__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \ireg_reg[32]_0\(32),
      I1 => \^q\(0),
      O => D(32)
    );
\odata[3]_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => \ireg_reg[32]_0\(3),
      I2 => \^q\(0),
      O => D(3)
    );
\odata[4]_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[4]\,
      I1 => \ireg_reg[32]_0\(4),
      I2 => \^q\(0),
      O => D(4)
    );
\odata[5]_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[5]\,
      I1 => \ireg_reg[32]_0\(5),
      I2 => \^q\(0),
      O => D(5)
    );
\odata[6]_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[6]\,
      I1 => \ireg_reg[32]_0\(6),
      I2 => \^q\(0),
      O => D(6)
    );
\odata[7]_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[7]\,
      I1 => \ireg_reg[32]_0\(7),
      I2 => \^q\(0),
      O => D(7)
    );
\odata[8]_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[8]\,
      I1 => \ireg_reg[32]_0\(8),
      I2 => \^q\(0),
      O => D(8)
    );
\odata[9]_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[9]\,
      I1 => \ireg_reg[32]_0\(9),
      I2 => \^q\(0),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_ibuf_701 is
  port (
    in_data_A_13_TREADY : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \ireg_reg[32]_0\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_rst_n : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_ibuf_701 : entity is "ibuf";
end vector_add_1_mult_constant_0_0_ibuf_701;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_ibuf_701 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[10]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[11]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[12]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[13]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[14]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[15]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[16]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[17]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[18]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[19]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[20]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[21]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[22]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[23]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[24]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[25]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[26]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[27]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[28]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[29]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[30]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[31]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[4]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[5]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[6]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[7]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[8]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[9]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of in_data_A_13_TREADY_INST_0 : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \odata[0]_i_1__12\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \odata[10]_i_1__12\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \odata[11]_i_1__12\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \odata[12]_i_1__12\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \odata[13]_i_1__12\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \odata[14]_i_1__12\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \odata[15]_i_1__12\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \odata[16]_i_1__12\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \odata[17]_i_1__12\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \odata[18]_i_1__12\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \odata[19]_i_1__12\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \odata[1]_i_1__12\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \odata[20]_i_1__12\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \odata[21]_i_1__12\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \odata[22]_i_1__12\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \odata[23]_i_1__12\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \odata[24]_i_1__12\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \odata[25]_i_1__12\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \odata[26]_i_1__12\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \odata[27]_i_1__12\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \odata[28]_i_1__12\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \odata[29]_i_1__12\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \odata[2]_i_1__12\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \odata[30]_i_1__12\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \odata[31]_i_1__12\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \odata[32]_i_2__12\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \odata[3]_i_1__12\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \odata[4]_i_1__12\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \odata[5]_i_1__12\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \odata[6]_i_1__12\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \odata[7]_i_1__12\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \odata[8]_i_1__12\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \odata[9]_i_1__12\ : label is "soft_lutpair104";
begin
  Q(0) <= \^q\(0);
in_data_A_13_TREADY_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \ireg_reg[32]_0\(32),
      I1 => ap_rst_n,
      I2 => \^q\(0),
      O => in_data_A_13_TREADY
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(10),
      Q => \ireg_reg_n_1_[10]\,
      R => SR(0)
    );
\ireg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(11),
      Q => \ireg_reg_n_1_[11]\,
      R => SR(0)
    );
\ireg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(12),
      Q => \ireg_reg_n_1_[12]\,
      R => SR(0)
    );
\ireg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(13),
      Q => \ireg_reg_n_1_[13]\,
      R => SR(0)
    );
\ireg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(14),
      Q => \ireg_reg_n_1_[14]\,
      R => SR(0)
    );
\ireg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(15),
      Q => \ireg_reg_n_1_[15]\,
      R => SR(0)
    );
\ireg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(16),
      Q => \ireg_reg_n_1_[16]\,
      R => SR(0)
    );
\ireg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(17),
      Q => \ireg_reg_n_1_[17]\,
      R => SR(0)
    );
\ireg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(18),
      Q => \ireg_reg_n_1_[18]\,
      R => SR(0)
    );
\ireg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(19),
      Q => \ireg_reg_n_1_[19]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(20),
      Q => \ireg_reg_n_1_[20]\,
      R => SR(0)
    );
\ireg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(21),
      Q => \ireg_reg_n_1_[21]\,
      R => SR(0)
    );
\ireg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(22),
      Q => \ireg_reg_n_1_[22]\,
      R => SR(0)
    );
\ireg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(23),
      Q => \ireg_reg_n_1_[23]\,
      R => SR(0)
    );
\ireg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(24),
      Q => \ireg_reg_n_1_[24]\,
      R => SR(0)
    );
\ireg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(25),
      Q => \ireg_reg_n_1_[25]\,
      R => SR(0)
    );
\ireg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(26),
      Q => \ireg_reg_n_1_[26]\,
      R => SR(0)
    );
\ireg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(27),
      Q => \ireg_reg_n_1_[27]\,
      R => SR(0)
    );
\ireg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(28),
      Q => \ireg_reg_n_1_[28]\,
      R => SR(0)
    );
\ireg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(29),
      Q => \ireg_reg_n_1_[29]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(30),
      Q => \ireg_reg_n_1_[30]\,
      R => SR(0)
    );
\ireg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(31),
      Q => \ireg_reg_n_1_[31]\,
      R => SR(0)
    );
\ireg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(32),
      Q => \^q\(0),
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(4),
      Q => \ireg_reg_n_1_[4]\,
      R => SR(0)
    );
\ireg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(5),
      Q => \ireg_reg_n_1_[5]\,
      R => SR(0)
    );
\ireg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(6),
      Q => \ireg_reg_n_1_[6]\,
      R => SR(0)
    );
\ireg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(7),
      Q => \ireg_reg_n_1_[7]\,
      R => SR(0)
    );
\ireg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(8),
      Q => \ireg_reg_n_1_[8]\,
      R => SR(0)
    );
\ireg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(9),
      Q => \ireg_reg_n_1_[9]\,
      R => SR(0)
    );
\odata[0]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \ireg_reg[32]_0\(0),
      I2 => \^q\(0),
      O => D(0)
    );
\odata[10]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[10]\,
      I1 => \ireg_reg[32]_0\(10),
      I2 => \^q\(0),
      O => D(10)
    );
\odata[11]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[11]\,
      I1 => \ireg_reg[32]_0\(11),
      I2 => \^q\(0),
      O => D(11)
    );
\odata[12]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[12]\,
      I1 => \ireg_reg[32]_0\(12),
      I2 => \^q\(0),
      O => D(12)
    );
\odata[13]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[13]\,
      I1 => \ireg_reg[32]_0\(13),
      I2 => \^q\(0),
      O => D(13)
    );
\odata[14]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[14]\,
      I1 => \ireg_reg[32]_0\(14),
      I2 => \^q\(0),
      O => D(14)
    );
\odata[15]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[15]\,
      I1 => \ireg_reg[32]_0\(15),
      I2 => \^q\(0),
      O => D(15)
    );
\odata[16]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[16]\,
      I1 => \ireg_reg[32]_0\(16),
      I2 => \^q\(0),
      O => D(16)
    );
\odata[17]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[17]\,
      I1 => \ireg_reg[32]_0\(17),
      I2 => \^q\(0),
      O => D(17)
    );
\odata[18]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[18]\,
      I1 => \ireg_reg[32]_0\(18),
      I2 => \^q\(0),
      O => D(18)
    );
\odata[19]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[19]\,
      I1 => \ireg_reg[32]_0\(19),
      I2 => \^q\(0),
      O => D(19)
    );
\odata[1]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \ireg_reg[32]_0\(1),
      I2 => \^q\(0),
      O => D(1)
    );
\odata[20]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[20]\,
      I1 => \ireg_reg[32]_0\(20),
      I2 => \^q\(0),
      O => D(20)
    );
\odata[21]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[21]\,
      I1 => \ireg_reg[32]_0\(21),
      I2 => \^q\(0),
      O => D(21)
    );
\odata[22]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[22]\,
      I1 => \ireg_reg[32]_0\(22),
      I2 => \^q\(0),
      O => D(22)
    );
\odata[23]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[23]\,
      I1 => \ireg_reg[32]_0\(23),
      I2 => \^q\(0),
      O => D(23)
    );
\odata[24]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[24]\,
      I1 => \ireg_reg[32]_0\(24),
      I2 => \^q\(0),
      O => D(24)
    );
\odata[25]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[25]\,
      I1 => \ireg_reg[32]_0\(25),
      I2 => \^q\(0),
      O => D(25)
    );
\odata[26]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[26]\,
      I1 => \ireg_reg[32]_0\(26),
      I2 => \^q\(0),
      O => D(26)
    );
\odata[27]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[27]\,
      I1 => \ireg_reg[32]_0\(27),
      I2 => \^q\(0),
      O => D(27)
    );
\odata[28]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[28]\,
      I1 => \ireg_reg[32]_0\(28),
      I2 => \^q\(0),
      O => D(28)
    );
\odata[29]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[29]\,
      I1 => \ireg_reg[32]_0\(29),
      I2 => \^q\(0),
      O => D(29)
    );
\odata[2]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \ireg_reg[32]_0\(2),
      I2 => \^q\(0),
      O => D(2)
    );
\odata[30]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[30]\,
      I1 => \ireg_reg[32]_0\(30),
      I2 => \^q\(0),
      O => D(30)
    );
\odata[31]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[31]\,
      I1 => \ireg_reg[32]_0\(31),
      I2 => \^q\(0),
      O => D(31)
    );
\odata[32]_i_2__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \ireg_reg[32]_0\(32),
      I1 => \^q\(0),
      O => D(32)
    );
\odata[3]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => \ireg_reg[32]_0\(3),
      I2 => \^q\(0),
      O => D(3)
    );
\odata[4]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[4]\,
      I1 => \ireg_reg[32]_0\(4),
      I2 => \^q\(0),
      O => D(4)
    );
\odata[5]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[5]\,
      I1 => \ireg_reg[32]_0\(5),
      I2 => \^q\(0),
      O => D(5)
    );
\odata[6]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[6]\,
      I1 => \ireg_reg[32]_0\(6),
      I2 => \^q\(0),
      O => D(6)
    );
\odata[7]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[7]\,
      I1 => \ireg_reg[32]_0\(7),
      I2 => \^q\(0),
      O => D(7)
    );
\odata[8]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[8]\,
      I1 => \ireg_reg[32]_0\(8),
      I2 => \^q\(0),
      O => D(8)
    );
\odata[9]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[9]\,
      I1 => \ireg_reg[32]_0\(9),
      I2 => \^q\(0),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_ibuf_703 is
  port (
    in_data_A_12_TREADY : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \ireg_reg[32]_0\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_rst_n : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_ibuf_703 : entity is "ibuf";
end vector_add_1_mult_constant_0_0_ibuf_703;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_ibuf_703 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[10]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[11]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[12]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[13]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[14]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[15]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[16]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[17]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[18]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[19]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[20]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[21]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[22]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[23]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[24]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[25]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[26]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[27]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[28]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[29]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[30]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[31]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[4]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[5]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[6]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[7]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[8]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[9]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of in_data_A_12_TREADY_INST_0 : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \odata[0]_i_1__11\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \odata[10]_i_1__11\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \odata[11]_i_1__11\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \odata[12]_i_1__11\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \odata[13]_i_1__11\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \odata[14]_i_1__11\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \odata[15]_i_1__11\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \odata[16]_i_1__11\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \odata[17]_i_1__11\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \odata[18]_i_1__11\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \odata[19]_i_1__11\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \odata[1]_i_1__11\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \odata[20]_i_1__11\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \odata[21]_i_1__11\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \odata[22]_i_1__11\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \odata[23]_i_1__11\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \odata[24]_i_1__11\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \odata[25]_i_1__11\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \odata[26]_i_1__11\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \odata[27]_i_1__11\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \odata[28]_i_1__11\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \odata[29]_i_1__11\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \odata[2]_i_1__11\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \odata[30]_i_1__11\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \odata[31]_i_1__11\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \odata[32]_i_2__11\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \odata[3]_i_1__11\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \odata[4]_i_1__11\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \odata[5]_i_1__11\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \odata[6]_i_1__11\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \odata[7]_i_1__11\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \odata[8]_i_1__11\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \odata[9]_i_1__11\ : label is "soft_lutpair86";
begin
  Q(0) <= \^q\(0);
in_data_A_12_TREADY_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \ireg_reg[32]_0\(32),
      I1 => ap_rst_n,
      I2 => \^q\(0),
      O => in_data_A_12_TREADY
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(10),
      Q => \ireg_reg_n_1_[10]\,
      R => SR(0)
    );
\ireg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(11),
      Q => \ireg_reg_n_1_[11]\,
      R => SR(0)
    );
\ireg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(12),
      Q => \ireg_reg_n_1_[12]\,
      R => SR(0)
    );
\ireg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(13),
      Q => \ireg_reg_n_1_[13]\,
      R => SR(0)
    );
\ireg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(14),
      Q => \ireg_reg_n_1_[14]\,
      R => SR(0)
    );
\ireg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(15),
      Q => \ireg_reg_n_1_[15]\,
      R => SR(0)
    );
\ireg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(16),
      Q => \ireg_reg_n_1_[16]\,
      R => SR(0)
    );
\ireg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(17),
      Q => \ireg_reg_n_1_[17]\,
      R => SR(0)
    );
\ireg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(18),
      Q => \ireg_reg_n_1_[18]\,
      R => SR(0)
    );
\ireg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(19),
      Q => \ireg_reg_n_1_[19]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(20),
      Q => \ireg_reg_n_1_[20]\,
      R => SR(0)
    );
\ireg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(21),
      Q => \ireg_reg_n_1_[21]\,
      R => SR(0)
    );
\ireg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(22),
      Q => \ireg_reg_n_1_[22]\,
      R => SR(0)
    );
\ireg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(23),
      Q => \ireg_reg_n_1_[23]\,
      R => SR(0)
    );
\ireg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(24),
      Q => \ireg_reg_n_1_[24]\,
      R => SR(0)
    );
\ireg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(25),
      Q => \ireg_reg_n_1_[25]\,
      R => SR(0)
    );
\ireg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(26),
      Q => \ireg_reg_n_1_[26]\,
      R => SR(0)
    );
\ireg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(27),
      Q => \ireg_reg_n_1_[27]\,
      R => SR(0)
    );
\ireg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(28),
      Q => \ireg_reg_n_1_[28]\,
      R => SR(0)
    );
\ireg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(29),
      Q => \ireg_reg_n_1_[29]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(30),
      Q => \ireg_reg_n_1_[30]\,
      R => SR(0)
    );
\ireg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(31),
      Q => \ireg_reg_n_1_[31]\,
      R => SR(0)
    );
\ireg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(32),
      Q => \^q\(0),
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(4),
      Q => \ireg_reg_n_1_[4]\,
      R => SR(0)
    );
\ireg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(5),
      Q => \ireg_reg_n_1_[5]\,
      R => SR(0)
    );
\ireg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(6),
      Q => \ireg_reg_n_1_[6]\,
      R => SR(0)
    );
\ireg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(7),
      Q => \ireg_reg_n_1_[7]\,
      R => SR(0)
    );
\ireg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(8),
      Q => \ireg_reg_n_1_[8]\,
      R => SR(0)
    );
\ireg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(9),
      Q => \ireg_reg_n_1_[9]\,
      R => SR(0)
    );
\odata[0]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \ireg_reg[32]_0\(0),
      I2 => \^q\(0),
      O => D(0)
    );
\odata[10]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[10]\,
      I1 => \ireg_reg[32]_0\(10),
      I2 => \^q\(0),
      O => D(10)
    );
\odata[11]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[11]\,
      I1 => \ireg_reg[32]_0\(11),
      I2 => \^q\(0),
      O => D(11)
    );
\odata[12]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[12]\,
      I1 => \ireg_reg[32]_0\(12),
      I2 => \^q\(0),
      O => D(12)
    );
\odata[13]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[13]\,
      I1 => \ireg_reg[32]_0\(13),
      I2 => \^q\(0),
      O => D(13)
    );
\odata[14]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[14]\,
      I1 => \ireg_reg[32]_0\(14),
      I2 => \^q\(0),
      O => D(14)
    );
\odata[15]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[15]\,
      I1 => \ireg_reg[32]_0\(15),
      I2 => \^q\(0),
      O => D(15)
    );
\odata[16]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[16]\,
      I1 => \ireg_reg[32]_0\(16),
      I2 => \^q\(0),
      O => D(16)
    );
\odata[17]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[17]\,
      I1 => \ireg_reg[32]_0\(17),
      I2 => \^q\(0),
      O => D(17)
    );
\odata[18]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[18]\,
      I1 => \ireg_reg[32]_0\(18),
      I2 => \^q\(0),
      O => D(18)
    );
\odata[19]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[19]\,
      I1 => \ireg_reg[32]_0\(19),
      I2 => \^q\(0),
      O => D(19)
    );
\odata[1]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \ireg_reg[32]_0\(1),
      I2 => \^q\(0),
      O => D(1)
    );
\odata[20]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[20]\,
      I1 => \ireg_reg[32]_0\(20),
      I2 => \^q\(0),
      O => D(20)
    );
\odata[21]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[21]\,
      I1 => \ireg_reg[32]_0\(21),
      I2 => \^q\(0),
      O => D(21)
    );
\odata[22]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[22]\,
      I1 => \ireg_reg[32]_0\(22),
      I2 => \^q\(0),
      O => D(22)
    );
\odata[23]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[23]\,
      I1 => \ireg_reg[32]_0\(23),
      I2 => \^q\(0),
      O => D(23)
    );
\odata[24]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[24]\,
      I1 => \ireg_reg[32]_0\(24),
      I2 => \^q\(0),
      O => D(24)
    );
\odata[25]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[25]\,
      I1 => \ireg_reg[32]_0\(25),
      I2 => \^q\(0),
      O => D(25)
    );
\odata[26]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[26]\,
      I1 => \ireg_reg[32]_0\(26),
      I2 => \^q\(0),
      O => D(26)
    );
\odata[27]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[27]\,
      I1 => \ireg_reg[32]_0\(27),
      I2 => \^q\(0),
      O => D(27)
    );
\odata[28]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[28]\,
      I1 => \ireg_reg[32]_0\(28),
      I2 => \^q\(0),
      O => D(28)
    );
\odata[29]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[29]\,
      I1 => \ireg_reg[32]_0\(29),
      I2 => \^q\(0),
      O => D(29)
    );
\odata[2]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \ireg_reg[32]_0\(2),
      I2 => \^q\(0),
      O => D(2)
    );
\odata[30]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[30]\,
      I1 => \ireg_reg[32]_0\(30),
      I2 => \^q\(0),
      O => D(30)
    );
\odata[31]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[31]\,
      I1 => \ireg_reg[32]_0\(31),
      I2 => \^q\(0),
      O => D(31)
    );
\odata[32]_i_2__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \ireg_reg[32]_0\(32),
      I1 => \^q\(0),
      O => D(32)
    );
\odata[3]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => \ireg_reg[32]_0\(3),
      I2 => \^q\(0),
      O => D(3)
    );
\odata[4]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[4]\,
      I1 => \ireg_reg[32]_0\(4),
      I2 => \^q\(0),
      O => D(4)
    );
\odata[5]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[5]\,
      I1 => \ireg_reg[32]_0\(5),
      I2 => \^q\(0),
      O => D(5)
    );
\odata[6]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[6]\,
      I1 => \ireg_reg[32]_0\(6),
      I2 => \^q\(0),
      O => D(6)
    );
\odata[7]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[7]\,
      I1 => \ireg_reg[32]_0\(7),
      I2 => \^q\(0),
      O => D(7)
    );
\odata[8]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[8]\,
      I1 => \ireg_reg[32]_0\(8),
      I2 => \^q\(0),
      O => D(8)
    );
\odata[9]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[9]\,
      I1 => \ireg_reg[32]_0\(9),
      I2 => \^q\(0),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_ibuf_705 is
  port (
    in_data_A_11_TREADY : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \ireg_reg[32]_0\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_rst_n : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_ibuf_705 : entity is "ibuf";
end vector_add_1_mult_constant_0_0_ibuf_705;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_ibuf_705 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[10]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[11]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[12]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[13]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[14]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[15]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[16]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[17]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[18]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[19]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[20]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[21]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[22]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[23]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[24]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[25]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[26]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[27]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[28]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[29]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[30]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[31]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[4]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[5]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[6]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[7]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[8]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[9]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of in_data_A_11_TREADY_INST_0 : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \odata[0]_i_1__10\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \odata[10]_i_1__10\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \odata[11]_i_1__10\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \odata[12]_i_1__10\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \odata[13]_i_1__10\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \odata[14]_i_1__10\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \odata[15]_i_1__10\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \odata[16]_i_1__10\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \odata[17]_i_1__10\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \odata[18]_i_1__10\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \odata[19]_i_1__10\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \odata[1]_i_1__10\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \odata[20]_i_1__10\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \odata[21]_i_1__10\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \odata[22]_i_1__10\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \odata[23]_i_1__10\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \odata[24]_i_1__10\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \odata[25]_i_1__10\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \odata[26]_i_1__10\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \odata[27]_i_1__10\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \odata[28]_i_1__10\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \odata[29]_i_1__10\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \odata[2]_i_1__10\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \odata[30]_i_1__10\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \odata[31]_i_1__10\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \odata[32]_i_2__10\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \odata[3]_i_1__10\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \odata[4]_i_1__10\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \odata[5]_i_1__10\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \odata[6]_i_1__10\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \odata[7]_i_1__10\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \odata[8]_i_1__10\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \odata[9]_i_1__10\ : label is "soft_lutpair68";
begin
  Q(0) <= \^q\(0);
in_data_A_11_TREADY_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \ireg_reg[32]_0\(32),
      I1 => ap_rst_n,
      I2 => \^q\(0),
      O => in_data_A_11_TREADY
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(10),
      Q => \ireg_reg_n_1_[10]\,
      R => SR(0)
    );
\ireg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(11),
      Q => \ireg_reg_n_1_[11]\,
      R => SR(0)
    );
\ireg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(12),
      Q => \ireg_reg_n_1_[12]\,
      R => SR(0)
    );
\ireg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(13),
      Q => \ireg_reg_n_1_[13]\,
      R => SR(0)
    );
\ireg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(14),
      Q => \ireg_reg_n_1_[14]\,
      R => SR(0)
    );
\ireg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(15),
      Q => \ireg_reg_n_1_[15]\,
      R => SR(0)
    );
\ireg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(16),
      Q => \ireg_reg_n_1_[16]\,
      R => SR(0)
    );
\ireg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(17),
      Q => \ireg_reg_n_1_[17]\,
      R => SR(0)
    );
\ireg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(18),
      Q => \ireg_reg_n_1_[18]\,
      R => SR(0)
    );
\ireg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(19),
      Q => \ireg_reg_n_1_[19]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(20),
      Q => \ireg_reg_n_1_[20]\,
      R => SR(0)
    );
\ireg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(21),
      Q => \ireg_reg_n_1_[21]\,
      R => SR(0)
    );
\ireg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(22),
      Q => \ireg_reg_n_1_[22]\,
      R => SR(0)
    );
\ireg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(23),
      Q => \ireg_reg_n_1_[23]\,
      R => SR(0)
    );
\ireg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(24),
      Q => \ireg_reg_n_1_[24]\,
      R => SR(0)
    );
\ireg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(25),
      Q => \ireg_reg_n_1_[25]\,
      R => SR(0)
    );
\ireg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(26),
      Q => \ireg_reg_n_1_[26]\,
      R => SR(0)
    );
\ireg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(27),
      Q => \ireg_reg_n_1_[27]\,
      R => SR(0)
    );
\ireg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(28),
      Q => \ireg_reg_n_1_[28]\,
      R => SR(0)
    );
\ireg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(29),
      Q => \ireg_reg_n_1_[29]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(30),
      Q => \ireg_reg_n_1_[30]\,
      R => SR(0)
    );
\ireg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(31),
      Q => \ireg_reg_n_1_[31]\,
      R => SR(0)
    );
\ireg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(32),
      Q => \^q\(0),
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(4),
      Q => \ireg_reg_n_1_[4]\,
      R => SR(0)
    );
\ireg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(5),
      Q => \ireg_reg_n_1_[5]\,
      R => SR(0)
    );
\ireg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(6),
      Q => \ireg_reg_n_1_[6]\,
      R => SR(0)
    );
\ireg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(7),
      Q => \ireg_reg_n_1_[7]\,
      R => SR(0)
    );
\ireg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(8),
      Q => \ireg_reg_n_1_[8]\,
      R => SR(0)
    );
\ireg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(9),
      Q => \ireg_reg_n_1_[9]\,
      R => SR(0)
    );
\odata[0]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \ireg_reg[32]_0\(0),
      I2 => \^q\(0),
      O => D(0)
    );
\odata[10]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[10]\,
      I1 => \ireg_reg[32]_0\(10),
      I2 => \^q\(0),
      O => D(10)
    );
\odata[11]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[11]\,
      I1 => \ireg_reg[32]_0\(11),
      I2 => \^q\(0),
      O => D(11)
    );
\odata[12]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[12]\,
      I1 => \ireg_reg[32]_0\(12),
      I2 => \^q\(0),
      O => D(12)
    );
\odata[13]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[13]\,
      I1 => \ireg_reg[32]_0\(13),
      I2 => \^q\(0),
      O => D(13)
    );
\odata[14]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[14]\,
      I1 => \ireg_reg[32]_0\(14),
      I2 => \^q\(0),
      O => D(14)
    );
\odata[15]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[15]\,
      I1 => \ireg_reg[32]_0\(15),
      I2 => \^q\(0),
      O => D(15)
    );
\odata[16]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[16]\,
      I1 => \ireg_reg[32]_0\(16),
      I2 => \^q\(0),
      O => D(16)
    );
\odata[17]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[17]\,
      I1 => \ireg_reg[32]_0\(17),
      I2 => \^q\(0),
      O => D(17)
    );
\odata[18]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[18]\,
      I1 => \ireg_reg[32]_0\(18),
      I2 => \^q\(0),
      O => D(18)
    );
\odata[19]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[19]\,
      I1 => \ireg_reg[32]_0\(19),
      I2 => \^q\(0),
      O => D(19)
    );
\odata[1]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \ireg_reg[32]_0\(1),
      I2 => \^q\(0),
      O => D(1)
    );
\odata[20]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[20]\,
      I1 => \ireg_reg[32]_0\(20),
      I2 => \^q\(0),
      O => D(20)
    );
\odata[21]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[21]\,
      I1 => \ireg_reg[32]_0\(21),
      I2 => \^q\(0),
      O => D(21)
    );
\odata[22]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[22]\,
      I1 => \ireg_reg[32]_0\(22),
      I2 => \^q\(0),
      O => D(22)
    );
\odata[23]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[23]\,
      I1 => \ireg_reg[32]_0\(23),
      I2 => \^q\(0),
      O => D(23)
    );
\odata[24]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[24]\,
      I1 => \ireg_reg[32]_0\(24),
      I2 => \^q\(0),
      O => D(24)
    );
\odata[25]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[25]\,
      I1 => \ireg_reg[32]_0\(25),
      I2 => \^q\(0),
      O => D(25)
    );
\odata[26]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[26]\,
      I1 => \ireg_reg[32]_0\(26),
      I2 => \^q\(0),
      O => D(26)
    );
\odata[27]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[27]\,
      I1 => \ireg_reg[32]_0\(27),
      I2 => \^q\(0),
      O => D(27)
    );
\odata[28]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[28]\,
      I1 => \ireg_reg[32]_0\(28),
      I2 => \^q\(0),
      O => D(28)
    );
\odata[29]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[29]\,
      I1 => \ireg_reg[32]_0\(29),
      I2 => \^q\(0),
      O => D(29)
    );
\odata[2]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \ireg_reg[32]_0\(2),
      I2 => \^q\(0),
      O => D(2)
    );
\odata[30]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[30]\,
      I1 => \ireg_reg[32]_0\(30),
      I2 => \^q\(0),
      O => D(30)
    );
\odata[31]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[31]\,
      I1 => \ireg_reg[32]_0\(31),
      I2 => \^q\(0),
      O => D(31)
    );
\odata[32]_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \ireg_reg[32]_0\(32),
      I1 => \^q\(0),
      O => D(32)
    );
\odata[3]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => \ireg_reg[32]_0\(3),
      I2 => \^q\(0),
      O => D(3)
    );
\odata[4]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[4]\,
      I1 => \ireg_reg[32]_0\(4),
      I2 => \^q\(0),
      O => D(4)
    );
\odata[5]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[5]\,
      I1 => \ireg_reg[32]_0\(5),
      I2 => \^q\(0),
      O => D(5)
    );
\odata[6]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[6]\,
      I1 => \ireg_reg[32]_0\(6),
      I2 => \^q\(0),
      O => D(6)
    );
\odata[7]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[7]\,
      I1 => \ireg_reg[32]_0\(7),
      I2 => \^q\(0),
      O => D(7)
    );
\odata[8]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[8]\,
      I1 => \ireg_reg[32]_0\(8),
      I2 => \^q\(0),
      O => D(8)
    );
\odata[9]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[9]\,
      I1 => \ireg_reg[32]_0\(9),
      I2 => \^q\(0),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_ibuf_707 is
  port (
    in_data_A_10_TREADY : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \ireg_reg[32]_0\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_rst_n : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_ibuf_707 : entity is "ibuf";
end vector_add_1_mult_constant_0_0_ibuf_707;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_ibuf_707 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[10]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[11]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[12]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[13]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[14]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[15]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[16]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[17]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[18]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[19]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[20]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[21]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[22]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[23]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[24]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[25]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[26]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[27]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[28]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[29]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[30]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[31]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[4]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[5]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[6]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[7]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[8]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[9]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of in_data_A_10_TREADY_INST_0 : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \odata[0]_i_1__9\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \odata[10]_i_1__9\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \odata[11]_i_1__9\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \odata[12]_i_1__9\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \odata[13]_i_1__9\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \odata[14]_i_1__9\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \odata[15]_i_1__9\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \odata[16]_i_1__9\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \odata[17]_i_1__9\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \odata[18]_i_1__9\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \odata[19]_i_1__9\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \odata[1]_i_1__9\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \odata[20]_i_1__9\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \odata[21]_i_1__9\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \odata[22]_i_1__9\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \odata[23]_i_1__9\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \odata[24]_i_1__9\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \odata[25]_i_1__9\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \odata[26]_i_1__9\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \odata[27]_i_1__9\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \odata[28]_i_1__9\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \odata[29]_i_1__9\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \odata[2]_i_1__9\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \odata[30]_i_1__9\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \odata[31]_i_1__9\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \odata[32]_i_2__9\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \odata[3]_i_1__9\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \odata[4]_i_1__9\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \odata[5]_i_1__9\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \odata[6]_i_1__9\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \odata[7]_i_1__9\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \odata[8]_i_1__9\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \odata[9]_i_1__9\ : label is "soft_lutpair50";
begin
  Q(0) <= \^q\(0);
in_data_A_10_TREADY_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \ireg_reg[32]_0\(32),
      I1 => ap_rst_n,
      I2 => \^q\(0),
      O => in_data_A_10_TREADY
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(10),
      Q => \ireg_reg_n_1_[10]\,
      R => SR(0)
    );
\ireg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(11),
      Q => \ireg_reg_n_1_[11]\,
      R => SR(0)
    );
\ireg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(12),
      Q => \ireg_reg_n_1_[12]\,
      R => SR(0)
    );
\ireg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(13),
      Q => \ireg_reg_n_1_[13]\,
      R => SR(0)
    );
\ireg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(14),
      Q => \ireg_reg_n_1_[14]\,
      R => SR(0)
    );
\ireg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(15),
      Q => \ireg_reg_n_1_[15]\,
      R => SR(0)
    );
\ireg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(16),
      Q => \ireg_reg_n_1_[16]\,
      R => SR(0)
    );
\ireg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(17),
      Q => \ireg_reg_n_1_[17]\,
      R => SR(0)
    );
\ireg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(18),
      Q => \ireg_reg_n_1_[18]\,
      R => SR(0)
    );
\ireg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(19),
      Q => \ireg_reg_n_1_[19]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(20),
      Q => \ireg_reg_n_1_[20]\,
      R => SR(0)
    );
\ireg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(21),
      Q => \ireg_reg_n_1_[21]\,
      R => SR(0)
    );
\ireg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(22),
      Q => \ireg_reg_n_1_[22]\,
      R => SR(0)
    );
\ireg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(23),
      Q => \ireg_reg_n_1_[23]\,
      R => SR(0)
    );
\ireg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(24),
      Q => \ireg_reg_n_1_[24]\,
      R => SR(0)
    );
\ireg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(25),
      Q => \ireg_reg_n_1_[25]\,
      R => SR(0)
    );
\ireg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(26),
      Q => \ireg_reg_n_1_[26]\,
      R => SR(0)
    );
\ireg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(27),
      Q => \ireg_reg_n_1_[27]\,
      R => SR(0)
    );
\ireg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(28),
      Q => \ireg_reg_n_1_[28]\,
      R => SR(0)
    );
\ireg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(29),
      Q => \ireg_reg_n_1_[29]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(30),
      Q => \ireg_reg_n_1_[30]\,
      R => SR(0)
    );
\ireg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(31),
      Q => \ireg_reg_n_1_[31]\,
      R => SR(0)
    );
\ireg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(32),
      Q => \^q\(0),
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(4),
      Q => \ireg_reg_n_1_[4]\,
      R => SR(0)
    );
\ireg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(5),
      Q => \ireg_reg_n_1_[5]\,
      R => SR(0)
    );
\ireg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(6),
      Q => \ireg_reg_n_1_[6]\,
      R => SR(0)
    );
\ireg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(7),
      Q => \ireg_reg_n_1_[7]\,
      R => SR(0)
    );
\ireg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(8),
      Q => \ireg_reg_n_1_[8]\,
      R => SR(0)
    );
\ireg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(9),
      Q => \ireg_reg_n_1_[9]\,
      R => SR(0)
    );
\odata[0]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \ireg_reg[32]_0\(0),
      I2 => \^q\(0),
      O => D(0)
    );
\odata[10]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[10]\,
      I1 => \ireg_reg[32]_0\(10),
      I2 => \^q\(0),
      O => D(10)
    );
\odata[11]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[11]\,
      I1 => \ireg_reg[32]_0\(11),
      I2 => \^q\(0),
      O => D(11)
    );
\odata[12]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[12]\,
      I1 => \ireg_reg[32]_0\(12),
      I2 => \^q\(0),
      O => D(12)
    );
\odata[13]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[13]\,
      I1 => \ireg_reg[32]_0\(13),
      I2 => \^q\(0),
      O => D(13)
    );
\odata[14]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[14]\,
      I1 => \ireg_reg[32]_0\(14),
      I2 => \^q\(0),
      O => D(14)
    );
\odata[15]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[15]\,
      I1 => \ireg_reg[32]_0\(15),
      I2 => \^q\(0),
      O => D(15)
    );
\odata[16]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[16]\,
      I1 => \ireg_reg[32]_0\(16),
      I2 => \^q\(0),
      O => D(16)
    );
\odata[17]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[17]\,
      I1 => \ireg_reg[32]_0\(17),
      I2 => \^q\(0),
      O => D(17)
    );
\odata[18]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[18]\,
      I1 => \ireg_reg[32]_0\(18),
      I2 => \^q\(0),
      O => D(18)
    );
\odata[19]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[19]\,
      I1 => \ireg_reg[32]_0\(19),
      I2 => \^q\(0),
      O => D(19)
    );
\odata[1]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \ireg_reg[32]_0\(1),
      I2 => \^q\(0),
      O => D(1)
    );
\odata[20]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[20]\,
      I1 => \ireg_reg[32]_0\(20),
      I2 => \^q\(0),
      O => D(20)
    );
\odata[21]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[21]\,
      I1 => \ireg_reg[32]_0\(21),
      I2 => \^q\(0),
      O => D(21)
    );
\odata[22]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[22]\,
      I1 => \ireg_reg[32]_0\(22),
      I2 => \^q\(0),
      O => D(22)
    );
\odata[23]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[23]\,
      I1 => \ireg_reg[32]_0\(23),
      I2 => \^q\(0),
      O => D(23)
    );
\odata[24]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[24]\,
      I1 => \ireg_reg[32]_0\(24),
      I2 => \^q\(0),
      O => D(24)
    );
\odata[25]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[25]\,
      I1 => \ireg_reg[32]_0\(25),
      I2 => \^q\(0),
      O => D(25)
    );
\odata[26]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[26]\,
      I1 => \ireg_reg[32]_0\(26),
      I2 => \^q\(0),
      O => D(26)
    );
\odata[27]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[27]\,
      I1 => \ireg_reg[32]_0\(27),
      I2 => \^q\(0),
      O => D(27)
    );
\odata[28]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[28]\,
      I1 => \ireg_reg[32]_0\(28),
      I2 => \^q\(0),
      O => D(28)
    );
\odata[29]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[29]\,
      I1 => \ireg_reg[32]_0\(29),
      I2 => \^q\(0),
      O => D(29)
    );
\odata[2]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \ireg_reg[32]_0\(2),
      I2 => \^q\(0),
      O => D(2)
    );
\odata[30]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[30]\,
      I1 => \ireg_reg[32]_0\(30),
      I2 => \^q\(0),
      O => D(30)
    );
\odata[31]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[31]\,
      I1 => \ireg_reg[32]_0\(31),
      I2 => \^q\(0),
      O => D(31)
    );
\odata[32]_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \ireg_reg[32]_0\(32),
      I1 => \^q\(0),
      O => D(32)
    );
\odata[3]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => \ireg_reg[32]_0\(3),
      I2 => \^q\(0),
      O => D(3)
    );
\odata[4]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[4]\,
      I1 => \ireg_reg[32]_0\(4),
      I2 => \^q\(0),
      O => D(4)
    );
\odata[5]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[5]\,
      I1 => \ireg_reg[32]_0\(5),
      I2 => \^q\(0),
      O => D(5)
    );
\odata[6]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[6]\,
      I1 => \ireg_reg[32]_0\(6),
      I2 => \^q\(0),
      O => D(6)
    );
\odata[7]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[7]\,
      I1 => \ireg_reg[32]_0\(7),
      I2 => \^q\(0),
      O => D(7)
    );
\odata[8]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[8]\,
      I1 => \ireg_reg[32]_0\(8),
      I2 => \^q\(0),
      O => D(8)
    );
\odata[9]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[9]\,
      I1 => \ireg_reg[32]_0\(9),
      I2 => \^q\(0),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_ibuf_709 is
  port (
    in_data_A_0_TREADY : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \ireg_reg[32]_0\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_rst_n : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_ibuf_709 : entity is "ibuf";
end vector_add_1_mult_constant_0_0_ibuf_709;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_ibuf_709 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[10]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[11]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[12]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[13]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[14]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[15]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[16]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[17]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[18]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[19]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[20]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[21]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[22]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[23]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[24]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[25]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[26]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[27]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[28]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[29]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[30]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[31]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[4]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[5]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[6]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[7]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[8]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[9]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of in_data_A_0_TREADY_INST_0 : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \odata[0]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \odata[10]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \odata[11]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \odata[12]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \odata[13]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \odata[14]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \odata[15]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \odata[16]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \odata[17]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \odata[18]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \odata[19]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \odata[1]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \odata[20]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \odata[21]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \odata[22]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \odata[23]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \odata[24]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \odata[25]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \odata[26]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \odata[27]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \odata[28]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \odata[29]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \odata[2]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \odata[30]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \odata[31]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \odata[32]_i_2\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \odata[3]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \odata[4]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \odata[5]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \odata[6]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \odata[7]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \odata[8]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \odata[9]_i_1\ : label is "soft_lutpair32";
begin
  Q(0) <= \^q\(0);
in_data_A_0_TREADY_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \ireg_reg[32]_0\(32),
      I1 => ap_rst_n,
      I2 => \^q\(0),
      O => in_data_A_0_TREADY
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(10),
      Q => \ireg_reg_n_1_[10]\,
      R => SR(0)
    );
\ireg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(11),
      Q => \ireg_reg_n_1_[11]\,
      R => SR(0)
    );
\ireg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(12),
      Q => \ireg_reg_n_1_[12]\,
      R => SR(0)
    );
\ireg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(13),
      Q => \ireg_reg_n_1_[13]\,
      R => SR(0)
    );
\ireg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(14),
      Q => \ireg_reg_n_1_[14]\,
      R => SR(0)
    );
\ireg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(15),
      Q => \ireg_reg_n_1_[15]\,
      R => SR(0)
    );
\ireg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(16),
      Q => \ireg_reg_n_1_[16]\,
      R => SR(0)
    );
\ireg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(17),
      Q => \ireg_reg_n_1_[17]\,
      R => SR(0)
    );
\ireg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(18),
      Q => \ireg_reg_n_1_[18]\,
      R => SR(0)
    );
\ireg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(19),
      Q => \ireg_reg_n_1_[19]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(20),
      Q => \ireg_reg_n_1_[20]\,
      R => SR(0)
    );
\ireg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(21),
      Q => \ireg_reg_n_1_[21]\,
      R => SR(0)
    );
\ireg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(22),
      Q => \ireg_reg_n_1_[22]\,
      R => SR(0)
    );
\ireg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(23),
      Q => \ireg_reg_n_1_[23]\,
      R => SR(0)
    );
\ireg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(24),
      Q => \ireg_reg_n_1_[24]\,
      R => SR(0)
    );
\ireg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(25),
      Q => \ireg_reg_n_1_[25]\,
      R => SR(0)
    );
\ireg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(26),
      Q => \ireg_reg_n_1_[26]\,
      R => SR(0)
    );
\ireg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(27),
      Q => \ireg_reg_n_1_[27]\,
      R => SR(0)
    );
\ireg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(28),
      Q => \ireg_reg_n_1_[28]\,
      R => SR(0)
    );
\ireg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(29),
      Q => \ireg_reg_n_1_[29]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(30),
      Q => \ireg_reg_n_1_[30]\,
      R => SR(0)
    );
\ireg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(31),
      Q => \ireg_reg_n_1_[31]\,
      R => SR(0)
    );
\ireg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(32),
      Q => \^q\(0),
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(4),
      Q => \ireg_reg_n_1_[4]\,
      R => SR(0)
    );
\ireg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(5),
      Q => \ireg_reg_n_1_[5]\,
      R => SR(0)
    );
\ireg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(6),
      Q => \ireg_reg_n_1_[6]\,
      R => SR(0)
    );
\ireg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(7),
      Q => \ireg_reg_n_1_[7]\,
      R => SR(0)
    );
\ireg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(8),
      Q => \ireg_reg_n_1_[8]\,
      R => SR(0)
    );
\ireg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \ireg_reg[32]_0\(9),
      Q => \ireg_reg_n_1_[9]\,
      R => SR(0)
    );
\odata[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \ireg_reg[32]_0\(0),
      I2 => \^q\(0),
      O => D(0)
    );
\odata[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[10]\,
      I1 => \ireg_reg[32]_0\(10),
      I2 => \^q\(0),
      O => D(10)
    );
\odata[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[11]\,
      I1 => \ireg_reg[32]_0\(11),
      I2 => \^q\(0),
      O => D(11)
    );
\odata[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[12]\,
      I1 => \ireg_reg[32]_0\(12),
      I2 => \^q\(0),
      O => D(12)
    );
\odata[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[13]\,
      I1 => \ireg_reg[32]_0\(13),
      I2 => \^q\(0),
      O => D(13)
    );
\odata[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[14]\,
      I1 => \ireg_reg[32]_0\(14),
      I2 => \^q\(0),
      O => D(14)
    );
\odata[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[15]\,
      I1 => \ireg_reg[32]_0\(15),
      I2 => \^q\(0),
      O => D(15)
    );
\odata[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[16]\,
      I1 => \ireg_reg[32]_0\(16),
      I2 => \^q\(0),
      O => D(16)
    );
\odata[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[17]\,
      I1 => \ireg_reg[32]_0\(17),
      I2 => \^q\(0),
      O => D(17)
    );
\odata[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[18]\,
      I1 => \ireg_reg[32]_0\(18),
      I2 => \^q\(0),
      O => D(18)
    );
\odata[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[19]\,
      I1 => \ireg_reg[32]_0\(19),
      I2 => \^q\(0),
      O => D(19)
    );
\odata[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \ireg_reg[32]_0\(1),
      I2 => \^q\(0),
      O => D(1)
    );
\odata[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[20]\,
      I1 => \ireg_reg[32]_0\(20),
      I2 => \^q\(0),
      O => D(20)
    );
\odata[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[21]\,
      I1 => \ireg_reg[32]_0\(21),
      I2 => \^q\(0),
      O => D(21)
    );
\odata[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[22]\,
      I1 => \ireg_reg[32]_0\(22),
      I2 => \^q\(0),
      O => D(22)
    );
\odata[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[23]\,
      I1 => \ireg_reg[32]_0\(23),
      I2 => \^q\(0),
      O => D(23)
    );
\odata[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[24]\,
      I1 => \ireg_reg[32]_0\(24),
      I2 => \^q\(0),
      O => D(24)
    );
\odata[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[25]\,
      I1 => \ireg_reg[32]_0\(25),
      I2 => \^q\(0),
      O => D(25)
    );
\odata[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[26]\,
      I1 => \ireg_reg[32]_0\(26),
      I2 => \^q\(0),
      O => D(26)
    );
\odata[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[27]\,
      I1 => \ireg_reg[32]_0\(27),
      I2 => \^q\(0),
      O => D(27)
    );
\odata[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[28]\,
      I1 => \ireg_reg[32]_0\(28),
      I2 => \^q\(0),
      O => D(28)
    );
\odata[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[29]\,
      I1 => \ireg_reg[32]_0\(29),
      I2 => \^q\(0),
      O => D(29)
    );
\odata[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \ireg_reg[32]_0\(2),
      I2 => \^q\(0),
      O => D(2)
    );
\odata[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[30]\,
      I1 => \ireg_reg[32]_0\(30),
      I2 => \^q\(0),
      O => D(30)
    );
\odata[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[31]\,
      I1 => \ireg_reg[32]_0\(31),
      I2 => \^q\(0),
      O => D(31)
    );
\odata[32]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \ireg_reg[32]_0\(32),
      I1 => \^q\(0),
      O => D(32)
    );
\odata[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => \ireg_reg[32]_0\(3),
      I2 => \^q\(0),
      O => D(3)
    );
\odata[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[4]\,
      I1 => \ireg_reg[32]_0\(4),
      I2 => \^q\(0),
      O => D(4)
    );
\odata[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[5]\,
      I1 => \ireg_reg[32]_0\(5),
      I2 => \^q\(0),
      O => D(5)
    );
\odata[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[6]\,
      I1 => \ireg_reg[32]_0\(6),
      I2 => \^q\(0),
      O => D(6)
    );
\odata[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[7]\,
      I1 => \ireg_reg[32]_0\(7),
      I2 => \^q\(0),
      O => D(7)
    );
\odata[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[8]\,
      I1 => \ireg_reg[32]_0\(8),
      I2 => \^q\(0),
      O => D(8)
    );
\odata[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \ireg_reg_n_1_[9]\,
      I1 => \ireg_reg[32]_0\(9),
      I2 => \^q\(0),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized0\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized0\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized0\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[1]_i_1__104\ : label is "soft_lutpair1135";
  attribute SOFT_HLUTNM of \odata[2]_i_1__104\ : label is "soft_lutpair1134";
  attribute SOFT_HLUTNM of \odata[3]_i_2__24\ : label is "soft_lutpair1135";
  attribute SOFT_HLUTNM of \odata[4]_i_1__72\ : label is "soft_lutpair1134";
begin
  Q(0) <= \^q\(0);
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \^q\(0),
      R => SR(0)
    );
\odata[0]_i_1__104\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^q\(0),
      I2 => D(0),
      O => \ireg_reg[4]_0\(0)
    );
\odata[1]_i_1__104\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \^q\(0),
      I2 => D(1),
      O => \ireg_reg[4]_0\(1)
    );
\odata[2]_i_1__104\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \^q\(0),
      I2 => D(2),
      O => \ireg_reg[4]_0\(2)
    );
\odata[3]_i_2__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => \^q\(0),
      I2 => D(3),
      O => \ireg_reg[4]_0\(3)
    );
\odata[4]_i_1__72\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => D(4),
      O => \ireg_reg[4]_0\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized0_239\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_239\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized0_239\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_239\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[1]_i_1__88\ : label is "soft_lutpair1131";
  attribute SOFT_HLUTNM of \odata[2]_i_1__88\ : label is "soft_lutpair1130";
  attribute SOFT_HLUTNM of \odata[3]_i_2__8\ : label is "soft_lutpair1131";
  attribute SOFT_HLUTNM of \odata[4]_i_1__56\ : label is "soft_lutpair1130";
begin
  Q(0) <= \^q\(0);
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \^q\(0),
      R => SR(0)
    );
\odata[0]_i_1__88\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^q\(0),
      I2 => D(0),
      O => \ireg_reg[4]_0\(0)
    );
\odata[1]_i_1__88\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \^q\(0),
      I2 => D(1),
      O => \ireg_reg[4]_0\(1)
    );
\odata[2]_i_1__88\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \^q\(0),
      I2 => D(2),
      O => \ireg_reg[4]_0\(2)
    );
\odata[3]_i_2__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => \^q\(0),
      I2 => D(3),
      O => \ireg_reg[4]_0\(3)
    );
\odata[4]_i_1__56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => D(4),
      O => \ireg_reg[4]_0\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized0_247\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_247\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized0_247\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_247\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[1]_i_1__103\ : label is "soft_lutpair1108";
  attribute SOFT_HLUTNM of \odata[2]_i_1__103\ : label is "soft_lutpair1107";
  attribute SOFT_HLUTNM of \odata[3]_i_2__23\ : label is "soft_lutpair1108";
  attribute SOFT_HLUTNM of \odata[4]_i_1__71\ : label is "soft_lutpair1107";
begin
  Q(0) <= \^q\(0);
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \^q\(0),
      R => SR(0)
    );
\odata[0]_i_1__103\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^q\(0),
      I2 => D(0),
      O => \ireg_reg[4]_0\(0)
    );
\odata[1]_i_1__103\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \^q\(0),
      I2 => D(1),
      O => \ireg_reg[4]_0\(1)
    );
\odata[2]_i_1__103\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \^q\(0),
      I2 => D(2),
      O => \ireg_reg[4]_0\(2)
    );
\odata[3]_i_2__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => \^q\(0),
      I2 => D(3),
      O => \ireg_reg[4]_0\(3)
    );
\odata[4]_i_1__71\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => D(4),
      O => \ireg_reg[4]_0\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized0_251\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_251\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized0_251\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_251\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[1]_i_1__87\ : label is "soft_lutpair1104";
  attribute SOFT_HLUTNM of \odata[2]_i_1__87\ : label is "soft_lutpair1103";
  attribute SOFT_HLUTNM of \odata[3]_i_2__7\ : label is "soft_lutpair1104";
  attribute SOFT_HLUTNM of \odata[4]_i_1__55\ : label is "soft_lutpair1103";
begin
  Q(0) <= \^q\(0);
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \^q\(0),
      R => SR(0)
    );
\odata[0]_i_1__87\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^q\(0),
      I2 => D(0),
      O => \ireg_reg[4]_0\(0)
    );
\odata[1]_i_1__87\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \^q\(0),
      I2 => D(1),
      O => \ireg_reg[4]_0\(1)
    );
\odata[2]_i_1__87\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \^q\(0),
      I2 => D(2),
      O => \ireg_reg[4]_0\(2)
    );
\odata[3]_i_2__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => \^q\(0),
      I2 => D(3),
      O => \ireg_reg[4]_0\(3)
    );
\odata[4]_i_1__55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => D(4),
      O => \ireg_reg[4]_0\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized0_261\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_261\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized0_261\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_261\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[1]_i_1__102\ : label is "soft_lutpair1081";
  attribute SOFT_HLUTNM of \odata[2]_i_1__102\ : label is "soft_lutpair1080";
  attribute SOFT_HLUTNM of \odata[3]_i_2__22\ : label is "soft_lutpair1081";
  attribute SOFT_HLUTNM of \odata[4]_i_1__70\ : label is "soft_lutpair1080";
begin
  Q(0) <= \^q\(0);
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \^q\(0),
      R => SR(0)
    );
\odata[0]_i_1__102\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^q\(0),
      I2 => D(0),
      O => \ireg_reg[4]_0\(0)
    );
\odata[1]_i_1__102\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \^q\(0),
      I2 => D(1),
      O => \ireg_reg[4]_0\(1)
    );
\odata[2]_i_1__102\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \^q\(0),
      I2 => D(2),
      O => \ireg_reg[4]_0\(2)
    );
\odata[3]_i_2__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => \^q\(0),
      I2 => D(3),
      O => \ireg_reg[4]_0\(3)
    );
\odata[4]_i_1__70\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => D(4),
      O => \ireg_reg[4]_0\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized0_265\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_265\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized0_265\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_265\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[1]_i_1__86\ : label is "soft_lutpair1077";
  attribute SOFT_HLUTNM of \odata[2]_i_1__86\ : label is "soft_lutpair1076";
  attribute SOFT_HLUTNM of \odata[3]_i_2__6\ : label is "soft_lutpair1077";
  attribute SOFT_HLUTNM of \odata[4]_i_1__54\ : label is "soft_lutpair1076";
begin
  Q(0) <= \^q\(0);
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \^q\(0),
      R => SR(0)
    );
\odata[0]_i_1__86\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^q\(0),
      I2 => D(0),
      O => \ireg_reg[4]_0\(0)
    );
\odata[1]_i_1__86\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \^q\(0),
      I2 => D(1),
      O => \ireg_reg[4]_0\(1)
    );
\odata[2]_i_1__86\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \^q\(0),
      I2 => D(2),
      O => \ireg_reg[4]_0\(2)
    );
\odata[3]_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => \^q\(0),
      I2 => D(3),
      O => \ireg_reg[4]_0\(3)
    );
\odata[4]_i_1__54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => D(4),
      O => \ireg_reg[4]_0\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized0_275\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_275\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized0_275\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_275\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[1]_i_1__101\ : label is "soft_lutpair1054";
  attribute SOFT_HLUTNM of \odata[2]_i_1__101\ : label is "soft_lutpair1053";
  attribute SOFT_HLUTNM of \odata[3]_i_2__21\ : label is "soft_lutpair1054";
  attribute SOFT_HLUTNM of \odata[4]_i_1__69\ : label is "soft_lutpair1053";
begin
  Q(0) <= \^q\(0);
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \^q\(0),
      R => SR(0)
    );
\odata[0]_i_1__101\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^q\(0),
      I2 => D(0),
      O => \ireg_reg[4]_0\(0)
    );
\odata[1]_i_1__101\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \^q\(0),
      I2 => D(1),
      O => \ireg_reg[4]_0\(1)
    );
\odata[2]_i_1__101\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \^q\(0),
      I2 => D(2),
      O => \ireg_reg[4]_0\(2)
    );
\odata[3]_i_2__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => \^q\(0),
      I2 => D(3),
      O => \ireg_reg[4]_0\(3)
    );
\odata[4]_i_1__69\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => D(4),
      O => \ireg_reg[4]_0\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized0_279\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_279\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized0_279\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_279\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[1]_i_1__85\ : label is "soft_lutpair1050";
  attribute SOFT_HLUTNM of \odata[2]_i_1__85\ : label is "soft_lutpair1049";
  attribute SOFT_HLUTNM of \odata[3]_i_2__5\ : label is "soft_lutpair1050";
  attribute SOFT_HLUTNM of \odata[4]_i_1__53\ : label is "soft_lutpair1049";
begin
  Q(0) <= \^q\(0);
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \^q\(0),
      R => SR(0)
    );
\odata[0]_i_1__85\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^q\(0),
      I2 => D(0),
      O => \ireg_reg[4]_0\(0)
    );
\odata[1]_i_1__85\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \^q\(0),
      I2 => D(1),
      O => \ireg_reg[4]_0\(1)
    );
\odata[2]_i_1__85\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \^q\(0),
      I2 => D(2),
      O => \ireg_reg[4]_0\(2)
    );
\odata[3]_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => \^q\(0),
      I2 => D(3),
      O => \ireg_reg[4]_0\(3)
    );
\odata[4]_i_1__53\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => D(4),
      O => \ireg_reg[4]_0\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized0_289\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_289\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized0_289\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_289\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[1]_i_1__100\ : label is "soft_lutpair1027";
  attribute SOFT_HLUTNM of \odata[2]_i_1__100\ : label is "soft_lutpair1026";
  attribute SOFT_HLUTNM of \odata[3]_i_2__20\ : label is "soft_lutpair1027";
  attribute SOFT_HLUTNM of \odata[4]_i_1__68\ : label is "soft_lutpair1026";
begin
  Q(0) <= \^q\(0);
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \^q\(0),
      R => SR(0)
    );
\odata[0]_i_1__100\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^q\(0),
      I2 => D(0),
      O => \ireg_reg[4]_0\(0)
    );
\odata[1]_i_1__100\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \^q\(0),
      I2 => D(1),
      O => \ireg_reg[4]_0\(1)
    );
\odata[2]_i_1__100\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \^q\(0),
      I2 => D(2),
      O => \ireg_reg[4]_0\(2)
    );
\odata[3]_i_2__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => \^q\(0),
      I2 => D(3),
      O => \ireg_reg[4]_0\(3)
    );
\odata[4]_i_1__68\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => D(4),
      O => \ireg_reg[4]_0\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized0_293\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_293\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized0_293\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_293\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[1]_i_1__84\ : label is "soft_lutpair1023";
  attribute SOFT_HLUTNM of \odata[2]_i_1__84\ : label is "soft_lutpair1022";
  attribute SOFT_HLUTNM of \odata[3]_i_2__4\ : label is "soft_lutpair1023";
  attribute SOFT_HLUTNM of \odata[4]_i_1__52\ : label is "soft_lutpair1022";
begin
  Q(0) <= \^q\(0);
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \^q\(0),
      R => SR(0)
    );
\odata[0]_i_1__84\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^q\(0),
      I2 => D(0),
      O => \ireg_reg[4]_0\(0)
    );
\odata[1]_i_1__84\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \^q\(0),
      I2 => D(1),
      O => \ireg_reg[4]_0\(1)
    );
\odata[2]_i_1__84\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \^q\(0),
      I2 => D(2),
      O => \ireg_reg[4]_0\(2)
    );
\odata[3]_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => \^q\(0),
      I2 => D(3),
      O => \ireg_reg[4]_0\(3)
    );
\odata[4]_i_1__52\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => D(4),
      O => \ireg_reg[4]_0\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized0_303\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_303\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized0_303\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_303\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[1]_i_1__99\ : label is "soft_lutpair1000";
  attribute SOFT_HLUTNM of \odata[2]_i_1__99\ : label is "soft_lutpair999";
  attribute SOFT_HLUTNM of \odata[3]_i_2__19\ : label is "soft_lutpair1000";
  attribute SOFT_HLUTNM of \odata[4]_i_1__67\ : label is "soft_lutpair999";
begin
  Q(0) <= \^q\(0);
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \^q\(0),
      R => SR(0)
    );
\odata[0]_i_1__99\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^q\(0),
      I2 => D(0),
      O => \ireg_reg[4]_0\(0)
    );
\odata[1]_i_1__99\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \^q\(0),
      I2 => D(1),
      O => \ireg_reg[4]_0\(1)
    );
\odata[2]_i_1__99\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \^q\(0),
      I2 => D(2),
      O => \ireg_reg[4]_0\(2)
    );
\odata[3]_i_2__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => \^q\(0),
      I2 => D(3),
      O => \ireg_reg[4]_0\(3)
    );
\odata[4]_i_1__67\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => D(4),
      O => \ireg_reg[4]_0\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized0_307\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_307\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized0_307\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_307\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[1]_i_1__83\ : label is "soft_lutpair996";
  attribute SOFT_HLUTNM of \odata[2]_i_1__83\ : label is "soft_lutpair995";
  attribute SOFT_HLUTNM of \odata[3]_i_2__3\ : label is "soft_lutpair996";
  attribute SOFT_HLUTNM of \odata[4]_i_1__51\ : label is "soft_lutpair995";
begin
  Q(0) <= \^q\(0);
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \^q\(0),
      R => SR(0)
    );
\odata[0]_i_1__83\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^q\(0),
      I2 => D(0),
      O => \ireg_reg[4]_0\(0)
    );
\odata[1]_i_1__83\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \^q\(0),
      I2 => D(1),
      O => \ireg_reg[4]_0\(1)
    );
\odata[2]_i_1__83\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \^q\(0),
      I2 => D(2),
      O => \ireg_reg[4]_0\(2)
    );
\odata[3]_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => \^q\(0),
      I2 => D(3),
      O => \ireg_reg[4]_0\(3)
    );
\odata[4]_i_1__51\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => D(4),
      O => \ireg_reg[4]_0\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized0_317\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_317\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized0_317\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_317\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[1]_i_1__98\ : label is "soft_lutpair973";
  attribute SOFT_HLUTNM of \odata[2]_i_1__98\ : label is "soft_lutpair972";
  attribute SOFT_HLUTNM of \odata[3]_i_2__18\ : label is "soft_lutpair973";
  attribute SOFT_HLUTNM of \odata[4]_i_1__66\ : label is "soft_lutpair972";
begin
  Q(0) <= \^q\(0);
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \^q\(0),
      R => SR(0)
    );
\odata[0]_i_1__98\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^q\(0),
      I2 => D(0),
      O => \ireg_reg[4]_0\(0)
    );
\odata[1]_i_1__98\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \^q\(0),
      I2 => D(1),
      O => \ireg_reg[4]_0\(1)
    );
\odata[2]_i_1__98\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \^q\(0),
      I2 => D(2),
      O => \ireg_reg[4]_0\(2)
    );
\odata[3]_i_2__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => \^q\(0),
      I2 => D(3),
      O => \ireg_reg[4]_0\(3)
    );
\odata[4]_i_1__66\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => D(4),
      O => \ireg_reg[4]_0\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized0_321\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_321\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized0_321\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_321\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[1]_i_1__82\ : label is "soft_lutpair969";
  attribute SOFT_HLUTNM of \odata[2]_i_1__82\ : label is "soft_lutpair968";
  attribute SOFT_HLUTNM of \odata[3]_i_2__2\ : label is "soft_lutpair969";
  attribute SOFT_HLUTNM of \odata[4]_i_1__50\ : label is "soft_lutpair968";
begin
  Q(0) <= \^q\(0);
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \^q\(0),
      R => SR(0)
    );
\odata[0]_i_1__82\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^q\(0),
      I2 => D(0),
      O => \ireg_reg[4]_0\(0)
    );
\odata[1]_i_1__82\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \^q\(0),
      I2 => D(1),
      O => \ireg_reg[4]_0\(1)
    );
\odata[2]_i_1__82\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \^q\(0),
      I2 => D(2),
      O => \ireg_reg[4]_0\(2)
    );
\odata[3]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => \^q\(0),
      I2 => D(3),
      O => \ireg_reg[4]_0\(3)
    );
\odata[4]_i_1__50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => D(4),
      O => \ireg_reg[4]_0\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized0_331\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_331\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized0_331\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_331\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[1]_i_1__97\ : label is "soft_lutpair946";
  attribute SOFT_HLUTNM of \odata[2]_i_1__97\ : label is "soft_lutpair945";
  attribute SOFT_HLUTNM of \odata[3]_i_2__17\ : label is "soft_lutpair946";
  attribute SOFT_HLUTNM of \odata[4]_i_1__65\ : label is "soft_lutpair945";
begin
  Q(0) <= \^q\(0);
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \^q\(0),
      R => SR(0)
    );
\odata[0]_i_1__97\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^q\(0),
      I2 => D(0),
      O => \ireg_reg[4]_0\(0)
    );
\odata[1]_i_1__97\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \^q\(0),
      I2 => D(1),
      O => \ireg_reg[4]_0\(1)
    );
\odata[2]_i_1__97\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \^q\(0),
      I2 => D(2),
      O => \ireg_reg[4]_0\(2)
    );
\odata[3]_i_2__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => \^q\(0),
      I2 => D(3),
      O => \ireg_reg[4]_0\(3)
    );
\odata[4]_i_1__65\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => D(4),
      O => \ireg_reg[4]_0\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized0_335\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_335\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized0_335\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_335\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[1]_i_1__81\ : label is "soft_lutpair942";
  attribute SOFT_HLUTNM of \odata[2]_i_1__81\ : label is "soft_lutpair941";
  attribute SOFT_HLUTNM of \odata[3]_i_2__1\ : label is "soft_lutpair942";
  attribute SOFT_HLUTNM of \odata[4]_i_1__49\ : label is "soft_lutpair941";
begin
  Q(0) <= \^q\(0);
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \^q\(0),
      R => SR(0)
    );
\odata[0]_i_1__81\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^q\(0),
      I2 => D(0),
      O => \ireg_reg[4]_0\(0)
    );
\odata[1]_i_1__81\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \^q\(0),
      I2 => D(1),
      O => \ireg_reg[4]_0\(1)
    );
\odata[2]_i_1__81\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \^q\(0),
      I2 => D(2),
      O => \ireg_reg[4]_0\(2)
    );
\odata[3]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => \^q\(0),
      I2 => D(3),
      O => \ireg_reg[4]_0\(3)
    );
\odata[4]_i_1__49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => D(4),
      O => \ireg_reg[4]_0\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized0_345\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_345\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized0_345\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_345\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[1]_i_1__96\ : label is "soft_lutpair919";
  attribute SOFT_HLUTNM of \odata[2]_i_1__96\ : label is "soft_lutpair918";
  attribute SOFT_HLUTNM of \odata[3]_i_2__16\ : label is "soft_lutpair919";
  attribute SOFT_HLUTNM of \odata[4]_i_1__64\ : label is "soft_lutpair918";
begin
  Q(0) <= \^q\(0);
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \^q\(0),
      R => SR(0)
    );
\odata[0]_i_1__96\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^q\(0),
      I2 => D(0),
      O => \ireg_reg[4]_0\(0)
    );
\odata[1]_i_1__96\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \^q\(0),
      I2 => D(1),
      O => \ireg_reg[4]_0\(1)
    );
\odata[2]_i_1__96\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \^q\(0),
      I2 => D(2),
      O => \ireg_reg[4]_0\(2)
    );
\odata[3]_i_2__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => \^q\(0),
      I2 => D(3),
      O => \ireg_reg[4]_0\(3)
    );
\odata[4]_i_1__64\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => D(4),
      O => \ireg_reg[4]_0\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized0_349\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_349\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized0_349\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_349\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[1]_i_1__80\ : label is "soft_lutpair915";
  attribute SOFT_HLUTNM of \odata[2]_i_1__80\ : label is "soft_lutpair914";
  attribute SOFT_HLUTNM of \odata[3]_i_2__0\ : label is "soft_lutpair915";
  attribute SOFT_HLUTNM of \odata[4]_i_1__48\ : label is "soft_lutpair914";
begin
  Q(0) <= \^q\(0);
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \^q\(0),
      R => SR(0)
    );
\odata[0]_i_1__80\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^q\(0),
      I2 => D(0),
      O => \ireg_reg[4]_0\(0)
    );
\odata[1]_i_1__80\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \^q\(0),
      I2 => D(1),
      O => \ireg_reg[4]_0\(1)
    );
\odata[2]_i_1__80\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \^q\(0),
      I2 => D(2),
      O => \ireg_reg[4]_0\(2)
    );
\odata[3]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => \^q\(0),
      I2 => D(3),
      O => \ireg_reg[4]_0\(3)
    );
\odata[4]_i_1__48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => D(4),
      O => \ireg_reg[4]_0\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized0_359\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_359\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized0_359\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_359\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[1]_i_1__110\ : label is "soft_lutpair892";
  attribute SOFT_HLUTNM of \odata[2]_i_1__110\ : label is "soft_lutpair891";
  attribute SOFT_HLUTNM of \odata[3]_i_2__30\ : label is "soft_lutpair892";
  attribute SOFT_HLUTNM of \odata[4]_i_1__78\ : label is "soft_lutpair891";
begin
  Q(0) <= \^q\(0);
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \^q\(0),
      R => SR(0)
    );
\odata[0]_i_1__110\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^q\(0),
      I2 => D(0),
      O => \ireg_reg[4]_0\(0)
    );
\odata[1]_i_1__110\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \^q\(0),
      I2 => D(1),
      O => \ireg_reg[4]_0\(1)
    );
\odata[2]_i_1__110\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \^q\(0),
      I2 => D(2),
      O => \ireg_reg[4]_0\(2)
    );
\odata[3]_i_2__30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => \^q\(0),
      I2 => D(3),
      O => \ireg_reg[4]_0\(3)
    );
\odata[4]_i_1__78\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => D(4),
      O => \ireg_reg[4]_0\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized0_363\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_363\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized0_363\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_363\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[1]_i_1__94\ : label is "soft_lutpair888";
  attribute SOFT_HLUTNM of \odata[2]_i_1__94\ : label is "soft_lutpair887";
  attribute SOFT_HLUTNM of \odata[3]_i_2__14\ : label is "soft_lutpair888";
  attribute SOFT_HLUTNM of \odata[4]_i_1__62\ : label is "soft_lutpair887";
begin
  Q(0) <= \^q\(0);
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \^q\(0),
      R => SR(0)
    );
\odata[0]_i_1__94\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^q\(0),
      I2 => D(0),
      O => \ireg_reg[4]_0\(0)
    );
\odata[1]_i_1__94\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \^q\(0),
      I2 => D(1),
      O => \ireg_reg[4]_0\(1)
    );
\odata[2]_i_1__94\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \^q\(0),
      I2 => D(2),
      O => \ireg_reg[4]_0\(2)
    );
\odata[3]_i_2__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => \^q\(0),
      I2 => D(3),
      O => \ireg_reg[4]_0\(3)
    );
\odata[4]_i_1__62\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => D(4),
      O => \ireg_reg[4]_0\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized0_373\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_373\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized0_373\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_373\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[1]_i_1__109\ : label is "soft_lutpair865";
  attribute SOFT_HLUTNM of \odata[2]_i_1__109\ : label is "soft_lutpair864";
  attribute SOFT_HLUTNM of \odata[3]_i_2__29\ : label is "soft_lutpair865";
  attribute SOFT_HLUTNM of \odata[4]_i_1__77\ : label is "soft_lutpair864";
begin
  Q(0) <= \^q\(0);
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \^q\(0),
      R => SR(0)
    );
\odata[0]_i_1__109\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^q\(0),
      I2 => D(0),
      O => \ireg_reg[4]_0\(0)
    );
\odata[1]_i_1__109\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \^q\(0),
      I2 => D(1),
      O => \ireg_reg[4]_0\(1)
    );
\odata[2]_i_1__109\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \^q\(0),
      I2 => D(2),
      O => \ireg_reg[4]_0\(2)
    );
\odata[3]_i_2__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => \^q\(0),
      I2 => D(3),
      O => \ireg_reg[4]_0\(3)
    );
\odata[4]_i_1__77\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => D(4),
      O => \ireg_reg[4]_0\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized0_377\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_377\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized0_377\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_377\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[1]_i_1__93\ : label is "soft_lutpair861";
  attribute SOFT_HLUTNM of \odata[2]_i_1__93\ : label is "soft_lutpair860";
  attribute SOFT_HLUTNM of \odata[3]_i_2__13\ : label is "soft_lutpair861";
  attribute SOFT_HLUTNM of \odata[4]_i_1__61\ : label is "soft_lutpair860";
begin
  Q(0) <= \^q\(0);
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \^q\(0),
      R => SR(0)
    );
\odata[0]_i_1__93\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^q\(0),
      I2 => D(0),
      O => \ireg_reg[4]_0\(0)
    );
\odata[1]_i_1__93\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \^q\(0),
      I2 => D(1),
      O => \ireg_reg[4]_0\(1)
    );
\odata[2]_i_1__93\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \^q\(0),
      I2 => D(2),
      O => \ireg_reg[4]_0\(2)
    );
\odata[3]_i_2__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => \^q\(0),
      I2 => D(3),
      O => \ireg_reg[4]_0\(3)
    );
\odata[4]_i_1__61\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => D(4),
      O => \ireg_reg[4]_0\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized0_387\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_387\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized0_387\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_387\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[1]_i_1__108\ : label is "soft_lutpair838";
  attribute SOFT_HLUTNM of \odata[2]_i_1__108\ : label is "soft_lutpair837";
  attribute SOFT_HLUTNM of \odata[3]_i_2__28\ : label is "soft_lutpair838";
  attribute SOFT_HLUTNM of \odata[4]_i_1__76\ : label is "soft_lutpair837";
begin
  Q(0) <= \^q\(0);
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \^q\(0),
      R => SR(0)
    );
\odata[0]_i_1__108\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^q\(0),
      I2 => D(0),
      O => \ireg_reg[4]_0\(0)
    );
\odata[1]_i_1__108\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \^q\(0),
      I2 => D(1),
      O => \ireg_reg[4]_0\(1)
    );
\odata[2]_i_1__108\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \^q\(0),
      I2 => D(2),
      O => \ireg_reg[4]_0\(2)
    );
\odata[3]_i_2__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => \^q\(0),
      I2 => D(3),
      O => \ireg_reg[4]_0\(3)
    );
\odata[4]_i_1__76\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => D(4),
      O => \ireg_reg[4]_0\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized0_391\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_391\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized0_391\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_391\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[1]_i_1__92\ : label is "soft_lutpair834";
  attribute SOFT_HLUTNM of \odata[2]_i_1__92\ : label is "soft_lutpair833";
  attribute SOFT_HLUTNM of \odata[3]_i_2__12\ : label is "soft_lutpair834";
  attribute SOFT_HLUTNM of \odata[4]_i_1__60\ : label is "soft_lutpair833";
begin
  Q(0) <= \^q\(0);
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \^q\(0),
      R => SR(0)
    );
\odata[0]_i_1__92\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^q\(0),
      I2 => D(0),
      O => \ireg_reg[4]_0\(0)
    );
\odata[1]_i_1__92\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \^q\(0),
      I2 => D(1),
      O => \ireg_reg[4]_0\(1)
    );
\odata[2]_i_1__92\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \^q\(0),
      I2 => D(2),
      O => \ireg_reg[4]_0\(2)
    );
\odata[3]_i_2__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => \^q\(0),
      I2 => D(3),
      O => \ireg_reg[4]_0\(3)
    );
\odata[4]_i_1__60\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => D(4),
      O => \ireg_reg[4]_0\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized0_401\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_401\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized0_401\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_401\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[1]_i_1__107\ : label is "soft_lutpair811";
  attribute SOFT_HLUTNM of \odata[2]_i_1__107\ : label is "soft_lutpair810";
  attribute SOFT_HLUTNM of \odata[3]_i_2__27\ : label is "soft_lutpair811";
  attribute SOFT_HLUTNM of \odata[4]_i_1__75\ : label is "soft_lutpair810";
begin
  Q(0) <= \^q\(0);
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \^q\(0),
      R => SR(0)
    );
\odata[0]_i_1__107\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^q\(0),
      I2 => D(0),
      O => \ireg_reg[4]_0\(0)
    );
\odata[1]_i_1__107\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \^q\(0),
      I2 => D(1),
      O => \ireg_reg[4]_0\(1)
    );
\odata[2]_i_1__107\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \^q\(0),
      I2 => D(2),
      O => \ireg_reg[4]_0\(2)
    );
\odata[3]_i_2__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => \^q\(0),
      I2 => D(3),
      O => \ireg_reg[4]_0\(3)
    );
\odata[4]_i_1__75\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => D(4),
      O => \ireg_reg[4]_0\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized0_405\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_405\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized0_405\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_405\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[1]_i_1__91\ : label is "soft_lutpair807";
  attribute SOFT_HLUTNM of \odata[2]_i_1__91\ : label is "soft_lutpair806";
  attribute SOFT_HLUTNM of \odata[3]_i_2__11\ : label is "soft_lutpair807";
  attribute SOFT_HLUTNM of \odata[4]_i_1__59\ : label is "soft_lutpair806";
begin
  Q(0) <= \^q\(0);
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \^q\(0),
      R => SR(0)
    );
\odata[0]_i_1__91\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^q\(0),
      I2 => D(0),
      O => \ireg_reg[4]_0\(0)
    );
\odata[1]_i_1__91\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \^q\(0),
      I2 => D(1),
      O => \ireg_reg[4]_0\(1)
    );
\odata[2]_i_1__91\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \^q\(0),
      I2 => D(2),
      O => \ireg_reg[4]_0\(2)
    );
\odata[3]_i_2__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => \^q\(0),
      I2 => D(3),
      O => \ireg_reg[4]_0\(3)
    );
\odata[4]_i_1__59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => D(4),
      O => \ireg_reg[4]_0\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized0_415\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_415\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized0_415\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_415\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[1]_i_1__106\ : label is "soft_lutpair784";
  attribute SOFT_HLUTNM of \odata[2]_i_1__106\ : label is "soft_lutpair783";
  attribute SOFT_HLUTNM of \odata[3]_i_2__26\ : label is "soft_lutpair784";
  attribute SOFT_HLUTNM of \odata[4]_i_1__74\ : label is "soft_lutpair783";
begin
  Q(0) <= \^q\(0);
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \^q\(0),
      R => SR(0)
    );
\odata[0]_i_1__106\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^q\(0),
      I2 => D(0),
      O => \ireg_reg[4]_0\(0)
    );
\odata[1]_i_1__106\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \^q\(0),
      I2 => D(1),
      O => \ireg_reg[4]_0\(1)
    );
\odata[2]_i_1__106\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \^q\(0),
      I2 => D(2),
      O => \ireg_reg[4]_0\(2)
    );
\odata[3]_i_2__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => \^q\(0),
      I2 => D(3),
      O => \ireg_reg[4]_0\(3)
    );
\odata[4]_i_1__74\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => D(4),
      O => \ireg_reg[4]_0\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized0_419\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_419\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized0_419\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_419\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[1]_i_1__90\ : label is "soft_lutpair780";
  attribute SOFT_HLUTNM of \odata[2]_i_1__90\ : label is "soft_lutpair779";
  attribute SOFT_HLUTNM of \odata[3]_i_2__10\ : label is "soft_lutpair780";
  attribute SOFT_HLUTNM of \odata[4]_i_1__58\ : label is "soft_lutpair779";
begin
  Q(0) <= \^q\(0);
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \^q\(0),
      R => SR(0)
    );
\odata[0]_i_1__90\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^q\(0),
      I2 => D(0),
      O => \ireg_reg[4]_0\(0)
    );
\odata[1]_i_1__90\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \^q\(0),
      I2 => D(1),
      O => \ireg_reg[4]_0\(1)
    );
\odata[2]_i_1__90\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \^q\(0),
      I2 => D(2),
      O => \ireg_reg[4]_0\(2)
    );
\odata[3]_i_2__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => \^q\(0),
      I2 => D(3),
      O => \ireg_reg[4]_0\(3)
    );
\odata[4]_i_1__58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => D(4),
      O => \ireg_reg[4]_0\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized0_429\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_429\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized0_429\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_429\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[1]_i_1__105\ : label is "soft_lutpair755";
  attribute SOFT_HLUTNM of \odata[2]_i_1__105\ : label is "soft_lutpair754";
  attribute SOFT_HLUTNM of \odata[3]_i_2__25\ : label is "soft_lutpair755";
  attribute SOFT_HLUTNM of \odata[4]_i_1__73\ : label is "soft_lutpair754";
begin
  Q(0) <= \^q\(0);
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \^q\(0),
      R => SR(0)
    );
\odata[0]_i_1__105\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^q\(0),
      I2 => D(0),
      O => \ireg_reg[4]_0\(0)
    );
\odata[1]_i_1__105\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \^q\(0),
      I2 => D(1),
      O => \ireg_reg[4]_0\(1)
    );
\odata[2]_i_1__105\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \^q\(0),
      I2 => D(2),
      O => \ireg_reg[4]_0\(2)
    );
\odata[3]_i_2__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => \^q\(0),
      I2 => D(3),
      O => \ireg_reg[4]_0\(3)
    );
\odata[4]_i_1__73\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => D(4),
      O => \ireg_reg[4]_0\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized0_433\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_433\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized0_433\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_433\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[1]_i_1__89\ : label is "soft_lutpair751";
  attribute SOFT_HLUTNM of \odata[2]_i_1__89\ : label is "soft_lutpair750";
  attribute SOFT_HLUTNM of \odata[3]_i_2__9\ : label is "soft_lutpair751";
  attribute SOFT_HLUTNM of \odata[4]_i_1__57\ : label is "soft_lutpair750";
begin
  Q(0) <= \^q\(0);
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \^q\(0),
      R => SR(0)
    );
\odata[0]_i_1__89\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^q\(0),
      I2 => D(0),
      O => \ireg_reg[4]_0\(0)
    );
\odata[1]_i_1__89\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \^q\(0),
      I2 => D(1),
      O => \ireg_reg[4]_0\(1)
    );
\odata[2]_i_1__89\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \^q\(0),
      I2 => D(2),
      O => \ireg_reg[4]_0\(2)
    );
\odata[3]_i_2__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => \^q\(0),
      I2 => D(3),
      O => \ireg_reg[4]_0\(3)
    );
\odata[4]_i_1__57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => D(4),
      O => \ireg_reg[4]_0\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized0_443\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_443\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized0_443\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_443\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[1]_i_1__95\ : label is "soft_lutpair726";
  attribute SOFT_HLUTNM of \odata[2]_i_1__95\ : label is "soft_lutpair725";
  attribute SOFT_HLUTNM of \odata[3]_i_2__15\ : label is "soft_lutpair726";
  attribute SOFT_HLUTNM of \odata[4]_i_1__63\ : label is "soft_lutpair725";
begin
  Q(0) <= \^q\(0);
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \^q\(0),
      R => SR(0)
    );
\odata[0]_i_1__95\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^q\(0),
      I2 => D(0),
      O => \ireg_reg[4]_0\(0)
    );
\odata[1]_i_1__95\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \^q\(0),
      I2 => D(1),
      O => \ireg_reg[4]_0\(1)
    );
\odata[2]_i_1__95\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \^q\(0),
      I2 => D(2),
      O => \ireg_reg[4]_0\(2)
    );
\odata[3]_i_2__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => \^q\(0),
      I2 => D(3),
      O => \ireg_reg[4]_0\(3)
    );
\odata[4]_i_1__63\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => D(4),
      O => \ireg_reg[4]_0\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized0_447\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_447\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized0_447\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_447\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[1]_i_1__79\ : label is "soft_lutpair722";
  attribute SOFT_HLUTNM of \odata[2]_i_1__79\ : label is "soft_lutpair721";
  attribute SOFT_HLUTNM of \odata[3]_i_2\ : label is "soft_lutpair722";
  attribute SOFT_HLUTNM of \odata[4]_i_1__47\ : label is "soft_lutpair721";
begin
  Q(0) <= \^q\(0);
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \^q\(0),
      R => SR(0)
    );
\odata[0]_i_1__79\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^q\(0),
      I2 => D(0),
      O => \ireg_reg[4]_0\(0)
    );
\odata[1]_i_1__79\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \^q\(0),
      I2 => D(1),
      O => \ireg_reg[4]_0\(1)
    );
\odata[2]_i_1__79\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \^q\(0),
      I2 => D(2),
      O => \ireg_reg[4]_0\(2)
    );
\odata[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => \^q\(0),
      I2 => D(3),
      O => \ireg_reg[4]_0\(3)
    );
\odata[4]_i_1__47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => D(4),
      O => \ireg_reg[4]_0\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized0_457\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_457\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized0_457\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_457\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[1]_i_1__56\ : label is "soft_lutpair700";
  attribute SOFT_HLUTNM of \odata[2]_i_1__56\ : label is "soft_lutpair699";
  attribute SOFT_HLUTNM of \odata[3]_i_1__56\ : label is "soft_lutpair700";
  attribute SOFT_HLUTNM of \odata[4]_i_2__24\ : label is "soft_lutpair699";
begin
  Q(0) <= \^q\(0);
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \^q\(0),
      R => SR(0)
    );
\odata[0]_i_1__56\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^q\(0),
      I2 => D(0),
      O => \ireg_reg[4]_0\(0)
    );
\odata[1]_i_1__56\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \^q\(0),
      I2 => D(1),
      O => \ireg_reg[4]_0\(1)
    );
\odata[2]_i_1__56\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \^q\(0),
      I2 => D(2),
      O => \ireg_reg[4]_0\(2)
    );
\odata[3]_i_1__56\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => \^q\(0),
      I2 => D(3),
      O => \ireg_reg[4]_0\(3)
    );
\odata[4]_i_2__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => D(4),
      O => \ireg_reg[4]_0\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized0_461\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_461\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized0_461\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_461\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[1]_i_1__40\ : label is "soft_lutpair697";
  attribute SOFT_HLUTNM of \odata[2]_i_1__40\ : label is "soft_lutpair696";
  attribute SOFT_HLUTNM of \odata[3]_i_1__40\ : label is "soft_lutpair697";
  attribute SOFT_HLUTNM of \odata[4]_i_2__8\ : label is "soft_lutpair696";
begin
  Q(0) <= \^q\(0);
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \^q\(0),
      R => SR(0)
    );
\odata[0]_i_1__40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^q\(0),
      I2 => D(0),
      O => \ireg_reg[4]_0\(0)
    );
\odata[1]_i_1__40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \^q\(0),
      I2 => D(1),
      O => \ireg_reg[4]_0\(1)
    );
\odata[2]_i_1__40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \^q\(0),
      I2 => D(2),
      O => \ireg_reg[4]_0\(2)
    );
\odata[3]_i_1__40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => \^q\(0),
      I2 => D(3),
      O => \ireg_reg[4]_0\(3)
    );
\odata[4]_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => D(4),
      O => \ireg_reg[4]_0\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized0_471\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_471\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized0_471\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_471\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[1]_i_1__55\ : label is "soft_lutpair676";
  attribute SOFT_HLUTNM of \odata[2]_i_1__55\ : label is "soft_lutpair675";
  attribute SOFT_HLUTNM of \odata[3]_i_1__55\ : label is "soft_lutpair676";
  attribute SOFT_HLUTNM of \odata[4]_i_2__23\ : label is "soft_lutpair675";
begin
  Q(0) <= \^q\(0);
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \^q\(0),
      R => SR(0)
    );
\odata[0]_i_1__55\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^q\(0),
      I2 => D(0),
      O => \ireg_reg[4]_0\(0)
    );
\odata[1]_i_1__55\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \^q\(0),
      I2 => D(1),
      O => \ireg_reg[4]_0\(1)
    );
\odata[2]_i_1__55\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \^q\(0),
      I2 => D(2),
      O => \ireg_reg[4]_0\(2)
    );
\odata[3]_i_1__55\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => \^q\(0),
      I2 => D(3),
      O => \ireg_reg[4]_0\(3)
    );
\odata[4]_i_2__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => D(4),
      O => \ireg_reg[4]_0\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized0_475\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_475\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized0_475\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_475\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[1]_i_1__39\ : label is "soft_lutpair673";
  attribute SOFT_HLUTNM of \odata[2]_i_1__39\ : label is "soft_lutpair672";
  attribute SOFT_HLUTNM of \odata[3]_i_1__39\ : label is "soft_lutpair673";
  attribute SOFT_HLUTNM of \odata[4]_i_2__7\ : label is "soft_lutpair672";
begin
  Q(0) <= \^q\(0);
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \^q\(0),
      R => SR(0)
    );
\odata[0]_i_1__39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^q\(0),
      I2 => D(0),
      O => \ireg_reg[4]_0\(0)
    );
\odata[1]_i_1__39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \^q\(0),
      I2 => D(1),
      O => \ireg_reg[4]_0\(1)
    );
\odata[2]_i_1__39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \^q\(0),
      I2 => D(2),
      O => \ireg_reg[4]_0\(2)
    );
\odata[3]_i_1__39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => \^q\(0),
      I2 => D(3),
      O => \ireg_reg[4]_0\(3)
    );
\odata[4]_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => D(4),
      O => \ireg_reg[4]_0\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized0_485\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_485\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized0_485\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_485\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[1]_i_1__54\ : label is "soft_lutpair652";
  attribute SOFT_HLUTNM of \odata[2]_i_1__54\ : label is "soft_lutpair651";
  attribute SOFT_HLUTNM of \odata[3]_i_1__54\ : label is "soft_lutpair652";
  attribute SOFT_HLUTNM of \odata[4]_i_2__22\ : label is "soft_lutpair651";
begin
  Q(0) <= \^q\(0);
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \^q\(0),
      R => SR(0)
    );
\odata[0]_i_1__54\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^q\(0),
      I2 => D(0),
      O => \ireg_reg[4]_0\(0)
    );
\odata[1]_i_1__54\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \^q\(0),
      I2 => D(1),
      O => \ireg_reg[4]_0\(1)
    );
\odata[2]_i_1__54\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \^q\(0),
      I2 => D(2),
      O => \ireg_reg[4]_0\(2)
    );
\odata[3]_i_1__54\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => \^q\(0),
      I2 => D(3),
      O => \ireg_reg[4]_0\(3)
    );
\odata[4]_i_2__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => D(4),
      O => \ireg_reg[4]_0\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized0_489\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_489\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized0_489\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_489\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[1]_i_1__38\ : label is "soft_lutpair649";
  attribute SOFT_HLUTNM of \odata[2]_i_1__38\ : label is "soft_lutpair648";
  attribute SOFT_HLUTNM of \odata[3]_i_1__38\ : label is "soft_lutpair649";
  attribute SOFT_HLUTNM of \odata[4]_i_2__6\ : label is "soft_lutpair648";
begin
  Q(0) <= \^q\(0);
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \^q\(0),
      R => SR(0)
    );
\odata[0]_i_1__38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^q\(0),
      I2 => D(0),
      O => \ireg_reg[4]_0\(0)
    );
\odata[1]_i_1__38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \^q\(0),
      I2 => D(1),
      O => \ireg_reg[4]_0\(1)
    );
\odata[2]_i_1__38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \^q\(0),
      I2 => D(2),
      O => \ireg_reg[4]_0\(2)
    );
\odata[3]_i_1__38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => \^q\(0),
      I2 => D(3),
      O => \ireg_reg[4]_0\(3)
    );
\odata[4]_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => D(4),
      O => \ireg_reg[4]_0\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized0_499\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_499\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized0_499\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_499\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[1]_i_1__53\ : label is "soft_lutpair628";
  attribute SOFT_HLUTNM of \odata[2]_i_1__53\ : label is "soft_lutpair627";
  attribute SOFT_HLUTNM of \odata[3]_i_1__53\ : label is "soft_lutpair628";
  attribute SOFT_HLUTNM of \odata[4]_i_2__21\ : label is "soft_lutpair627";
begin
  Q(0) <= \^q\(0);
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \^q\(0),
      R => SR(0)
    );
\odata[0]_i_1__53\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^q\(0),
      I2 => D(0),
      O => \ireg_reg[4]_0\(0)
    );
\odata[1]_i_1__53\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \^q\(0),
      I2 => D(1),
      O => \ireg_reg[4]_0\(1)
    );
\odata[2]_i_1__53\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \^q\(0),
      I2 => D(2),
      O => \ireg_reg[4]_0\(2)
    );
\odata[3]_i_1__53\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => \^q\(0),
      I2 => D(3),
      O => \ireg_reg[4]_0\(3)
    );
\odata[4]_i_2__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => D(4),
      O => \ireg_reg[4]_0\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized0_503\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_503\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized0_503\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_503\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[1]_i_1__37\ : label is "soft_lutpair625";
  attribute SOFT_HLUTNM of \odata[2]_i_1__37\ : label is "soft_lutpair624";
  attribute SOFT_HLUTNM of \odata[3]_i_1__37\ : label is "soft_lutpair625";
  attribute SOFT_HLUTNM of \odata[4]_i_2__5\ : label is "soft_lutpair624";
begin
  Q(0) <= \^q\(0);
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \^q\(0),
      R => SR(0)
    );
\odata[0]_i_1__37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^q\(0),
      I2 => D(0),
      O => \ireg_reg[4]_0\(0)
    );
\odata[1]_i_1__37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \^q\(0),
      I2 => D(1),
      O => \ireg_reg[4]_0\(1)
    );
\odata[2]_i_1__37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \^q\(0),
      I2 => D(2),
      O => \ireg_reg[4]_0\(2)
    );
\odata[3]_i_1__37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => \^q\(0),
      I2 => D(3),
      O => \ireg_reg[4]_0\(3)
    );
\odata[4]_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => D(4),
      O => \ireg_reg[4]_0\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized0_513\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_513\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized0_513\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_513\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[1]_i_1__52\ : label is "soft_lutpair596";
  attribute SOFT_HLUTNM of \odata[2]_i_1__52\ : label is "soft_lutpair595";
  attribute SOFT_HLUTNM of \odata[3]_i_1__52\ : label is "soft_lutpair596";
  attribute SOFT_HLUTNM of \odata[4]_i_2__20\ : label is "soft_lutpair595";
begin
  Q(0) <= \^q\(0);
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \^q\(0),
      R => SR(0)
    );
\odata[0]_i_1__52\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^q\(0),
      I2 => D(0),
      O => \ireg_reg[4]_0\(0)
    );
\odata[1]_i_1__52\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \^q\(0),
      I2 => D(1),
      O => \ireg_reg[4]_0\(1)
    );
\odata[2]_i_1__52\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \^q\(0),
      I2 => D(2),
      O => \ireg_reg[4]_0\(2)
    );
\odata[3]_i_1__52\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => \^q\(0),
      I2 => D(3),
      O => \ireg_reg[4]_0\(3)
    );
\odata[4]_i_2__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => D(4),
      O => \ireg_reg[4]_0\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized0_517\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_517\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized0_517\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_517\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[1]_i_1__36\ : label is "soft_lutpair593";
  attribute SOFT_HLUTNM of \odata[2]_i_1__36\ : label is "soft_lutpair592";
  attribute SOFT_HLUTNM of \odata[3]_i_1__36\ : label is "soft_lutpair593";
  attribute SOFT_HLUTNM of \odata[4]_i_2__4\ : label is "soft_lutpair592";
begin
  Q(0) <= \^q\(0);
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \^q\(0),
      R => SR(0)
    );
\odata[0]_i_1__36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^q\(0),
      I2 => D(0),
      O => \ireg_reg[4]_0\(0)
    );
\odata[1]_i_1__36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \^q\(0),
      I2 => D(1),
      O => \ireg_reg[4]_0\(1)
    );
\odata[2]_i_1__36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \^q\(0),
      I2 => D(2),
      O => \ireg_reg[4]_0\(2)
    );
\odata[3]_i_1__36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => \^q\(0),
      I2 => D(3),
      O => \ireg_reg[4]_0\(3)
    );
\odata[4]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => D(4),
      O => \ireg_reg[4]_0\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized0_527\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_527\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized0_527\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_527\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[1]_i_1__51\ : label is "soft_lutpair572";
  attribute SOFT_HLUTNM of \odata[2]_i_1__51\ : label is "soft_lutpair571";
  attribute SOFT_HLUTNM of \odata[3]_i_1__51\ : label is "soft_lutpair572";
  attribute SOFT_HLUTNM of \odata[4]_i_2__19\ : label is "soft_lutpair571";
begin
  Q(0) <= \^q\(0);
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \^q\(0),
      R => SR(0)
    );
\odata[0]_i_1__51\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^q\(0),
      I2 => D(0),
      O => \ireg_reg[4]_0\(0)
    );
\odata[1]_i_1__51\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \^q\(0),
      I2 => D(1),
      O => \ireg_reg[4]_0\(1)
    );
\odata[2]_i_1__51\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \^q\(0),
      I2 => D(2),
      O => \ireg_reg[4]_0\(2)
    );
\odata[3]_i_1__51\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => \^q\(0),
      I2 => D(3),
      O => \ireg_reg[4]_0\(3)
    );
\odata[4]_i_2__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => D(4),
      O => \ireg_reg[4]_0\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized0_531\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_531\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized0_531\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_531\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[1]_i_1__35\ : label is "soft_lutpair569";
  attribute SOFT_HLUTNM of \odata[2]_i_1__35\ : label is "soft_lutpair568";
  attribute SOFT_HLUTNM of \odata[3]_i_1__35\ : label is "soft_lutpair569";
  attribute SOFT_HLUTNM of \odata[4]_i_2__3\ : label is "soft_lutpair568";
begin
  Q(0) <= \^q\(0);
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \^q\(0),
      R => SR(0)
    );
\odata[0]_i_1__35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^q\(0),
      I2 => D(0),
      O => \ireg_reg[4]_0\(0)
    );
\odata[1]_i_1__35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \^q\(0),
      I2 => D(1),
      O => \ireg_reg[4]_0\(1)
    );
\odata[2]_i_1__35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \^q\(0),
      I2 => D(2),
      O => \ireg_reg[4]_0\(2)
    );
\odata[3]_i_1__35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => \^q\(0),
      I2 => D(3),
      O => \ireg_reg[4]_0\(3)
    );
\odata[4]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => D(4),
      O => \ireg_reg[4]_0\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized0_541\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_541\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized0_541\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_541\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[1]_i_1__50\ : label is "soft_lutpair548";
  attribute SOFT_HLUTNM of \odata[2]_i_1__50\ : label is "soft_lutpair547";
  attribute SOFT_HLUTNM of \odata[3]_i_1__50\ : label is "soft_lutpair548";
  attribute SOFT_HLUTNM of \odata[4]_i_2__18\ : label is "soft_lutpair547";
begin
  Q(0) <= \^q\(0);
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \^q\(0),
      R => SR(0)
    );
\odata[0]_i_1__50\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^q\(0),
      I2 => D(0),
      O => \ireg_reg[4]_0\(0)
    );
\odata[1]_i_1__50\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \^q\(0),
      I2 => D(1),
      O => \ireg_reg[4]_0\(1)
    );
\odata[2]_i_1__50\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \^q\(0),
      I2 => D(2),
      O => \ireg_reg[4]_0\(2)
    );
\odata[3]_i_1__50\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => \^q\(0),
      I2 => D(3),
      O => \ireg_reg[4]_0\(3)
    );
\odata[4]_i_2__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => D(4),
      O => \ireg_reg[4]_0\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized0_545\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_545\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized0_545\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_545\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[1]_i_1__34\ : label is "soft_lutpair545";
  attribute SOFT_HLUTNM of \odata[2]_i_1__34\ : label is "soft_lutpair544";
  attribute SOFT_HLUTNM of \odata[3]_i_1__34\ : label is "soft_lutpair545";
  attribute SOFT_HLUTNM of \odata[4]_i_2__2\ : label is "soft_lutpair544";
begin
  Q(0) <= \^q\(0);
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \^q\(0),
      R => SR(0)
    );
\odata[0]_i_1__34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^q\(0),
      I2 => D(0),
      O => \ireg_reg[4]_0\(0)
    );
\odata[1]_i_1__34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \^q\(0),
      I2 => D(1),
      O => \ireg_reg[4]_0\(1)
    );
\odata[2]_i_1__34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \^q\(0),
      I2 => D(2),
      O => \ireg_reg[4]_0\(2)
    );
\odata[3]_i_1__34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => \^q\(0),
      I2 => D(3),
      O => \ireg_reg[4]_0\(3)
    );
\odata[4]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => D(4),
      O => \ireg_reg[4]_0\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized0_555\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_555\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized0_555\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_555\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[1]_i_1__49\ : label is "soft_lutpair524";
  attribute SOFT_HLUTNM of \odata[2]_i_1__49\ : label is "soft_lutpair523";
  attribute SOFT_HLUTNM of \odata[3]_i_1__49\ : label is "soft_lutpair524";
  attribute SOFT_HLUTNM of \odata[4]_i_2__17\ : label is "soft_lutpair523";
begin
  Q(0) <= \^q\(0);
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \^q\(0),
      R => SR(0)
    );
\odata[0]_i_1__49\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^q\(0),
      I2 => D(0),
      O => \ireg_reg[4]_0\(0)
    );
\odata[1]_i_1__49\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \^q\(0),
      I2 => D(1),
      O => \ireg_reg[4]_0\(1)
    );
\odata[2]_i_1__49\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \^q\(0),
      I2 => D(2),
      O => \ireg_reg[4]_0\(2)
    );
\odata[3]_i_1__49\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => \^q\(0),
      I2 => D(3),
      O => \ireg_reg[4]_0\(3)
    );
\odata[4]_i_2__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => D(4),
      O => \ireg_reg[4]_0\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized0_559\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_559\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized0_559\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_559\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[1]_i_1__33\ : label is "soft_lutpair521";
  attribute SOFT_HLUTNM of \odata[2]_i_1__33\ : label is "soft_lutpair520";
  attribute SOFT_HLUTNM of \odata[3]_i_1__33\ : label is "soft_lutpair521";
  attribute SOFT_HLUTNM of \odata[4]_i_2__1\ : label is "soft_lutpair520";
begin
  Q(0) <= \^q\(0);
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \^q\(0),
      R => SR(0)
    );
\odata[0]_i_1__33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^q\(0),
      I2 => D(0),
      O => \ireg_reg[4]_0\(0)
    );
\odata[1]_i_1__33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \^q\(0),
      I2 => D(1),
      O => \ireg_reg[4]_0\(1)
    );
\odata[2]_i_1__33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \^q\(0),
      I2 => D(2),
      O => \ireg_reg[4]_0\(2)
    );
\odata[3]_i_1__33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => \^q\(0),
      I2 => D(3),
      O => \ireg_reg[4]_0\(3)
    );
\odata[4]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => D(4),
      O => \ireg_reg[4]_0\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized0_569\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_569\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized0_569\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_569\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[1]_i_1__48\ : label is "soft_lutpair500";
  attribute SOFT_HLUTNM of \odata[2]_i_1__48\ : label is "soft_lutpair499";
  attribute SOFT_HLUTNM of \odata[3]_i_1__48\ : label is "soft_lutpair500";
  attribute SOFT_HLUTNM of \odata[4]_i_2__16\ : label is "soft_lutpair499";
begin
  Q(0) <= \^q\(0);
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \^q\(0),
      R => SR(0)
    );
\odata[0]_i_1__48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^q\(0),
      I2 => D(0),
      O => \ireg_reg[4]_0\(0)
    );
\odata[1]_i_1__48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \^q\(0),
      I2 => D(1),
      O => \ireg_reg[4]_0\(1)
    );
\odata[2]_i_1__48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \^q\(0),
      I2 => D(2),
      O => \ireg_reg[4]_0\(2)
    );
\odata[3]_i_1__48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => \^q\(0),
      I2 => D(3),
      O => \ireg_reg[4]_0\(3)
    );
\odata[4]_i_2__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => D(4),
      O => \ireg_reg[4]_0\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized0_573\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_573\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized0_573\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_573\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[1]_i_1__32\ : label is "soft_lutpair497";
  attribute SOFT_HLUTNM of \odata[2]_i_1__32\ : label is "soft_lutpair496";
  attribute SOFT_HLUTNM of \odata[3]_i_1__32\ : label is "soft_lutpair497";
  attribute SOFT_HLUTNM of \odata[4]_i_2__0\ : label is "soft_lutpair496";
begin
  Q(0) <= \^q\(0);
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \^q\(0),
      R => SR(0)
    );
\odata[0]_i_1__32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^q\(0),
      I2 => D(0),
      O => \ireg_reg[4]_0\(0)
    );
\odata[1]_i_1__32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \^q\(0),
      I2 => D(1),
      O => \ireg_reg[4]_0\(1)
    );
\odata[2]_i_1__32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \^q\(0),
      I2 => D(2),
      O => \ireg_reg[4]_0\(2)
    );
\odata[3]_i_1__32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => \^q\(0),
      I2 => D(3),
      O => \ireg_reg[4]_0\(3)
    );
\odata[4]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => D(4),
      O => \ireg_reg[4]_0\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized0_583\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_583\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized0_583\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_583\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[1]_i_1__62\ : label is "soft_lutpair476";
  attribute SOFT_HLUTNM of \odata[2]_i_1__62\ : label is "soft_lutpair475";
  attribute SOFT_HLUTNM of \odata[3]_i_1__62\ : label is "soft_lutpair476";
  attribute SOFT_HLUTNM of \odata[4]_i_2__30\ : label is "soft_lutpair475";
begin
  Q(0) <= \^q\(0);
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \^q\(0),
      R => SR(0)
    );
\odata[0]_i_1__62\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^q\(0),
      I2 => D(0),
      O => \ireg_reg[4]_0\(0)
    );
\odata[1]_i_1__62\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \^q\(0),
      I2 => D(1),
      O => \ireg_reg[4]_0\(1)
    );
\odata[2]_i_1__62\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \^q\(0),
      I2 => D(2),
      O => \ireg_reg[4]_0\(2)
    );
\odata[3]_i_1__62\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => \^q\(0),
      I2 => D(3),
      O => \ireg_reg[4]_0\(3)
    );
\odata[4]_i_2__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => D(4),
      O => \ireg_reg[4]_0\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized0_587\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_587\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized0_587\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_587\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[1]_i_1__46\ : label is "soft_lutpair473";
  attribute SOFT_HLUTNM of \odata[2]_i_1__46\ : label is "soft_lutpair472";
  attribute SOFT_HLUTNM of \odata[3]_i_1__46\ : label is "soft_lutpair473";
  attribute SOFT_HLUTNM of \odata[4]_i_2__14\ : label is "soft_lutpair472";
begin
  Q(0) <= \^q\(0);
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \^q\(0),
      R => SR(0)
    );
\odata[0]_i_1__46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^q\(0),
      I2 => D(0),
      O => \ireg_reg[4]_0\(0)
    );
\odata[1]_i_1__46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \^q\(0),
      I2 => D(1),
      O => \ireg_reg[4]_0\(1)
    );
\odata[2]_i_1__46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \^q\(0),
      I2 => D(2),
      O => \ireg_reg[4]_0\(2)
    );
\odata[3]_i_1__46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => \^q\(0),
      I2 => D(3),
      O => \ireg_reg[4]_0\(3)
    );
\odata[4]_i_2__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => D(4),
      O => \ireg_reg[4]_0\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized0_597\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_597\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized0_597\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_597\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[1]_i_1__61\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \odata[2]_i_1__61\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \odata[3]_i_1__61\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \odata[4]_i_2__29\ : label is "soft_lutpair451";
begin
  Q(0) <= \^q\(0);
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \^q\(0),
      R => SR(0)
    );
\odata[0]_i_1__61\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^q\(0),
      I2 => D(0),
      O => \ireg_reg[4]_0\(0)
    );
\odata[1]_i_1__61\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \^q\(0),
      I2 => D(1),
      O => \ireg_reg[4]_0\(1)
    );
\odata[2]_i_1__61\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \^q\(0),
      I2 => D(2),
      O => \ireg_reg[4]_0\(2)
    );
\odata[3]_i_1__61\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => \^q\(0),
      I2 => D(3),
      O => \ireg_reg[4]_0\(3)
    );
\odata[4]_i_2__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => D(4),
      O => \ireg_reg[4]_0\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized0_601\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_601\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized0_601\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_601\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[1]_i_1__45\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \odata[2]_i_1__45\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \odata[3]_i_1__45\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \odata[4]_i_2__13\ : label is "soft_lutpair448";
begin
  Q(0) <= \^q\(0);
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \^q\(0),
      R => SR(0)
    );
\odata[0]_i_1__45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^q\(0),
      I2 => D(0),
      O => \ireg_reg[4]_0\(0)
    );
\odata[1]_i_1__45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \^q\(0),
      I2 => D(1),
      O => \ireg_reg[4]_0\(1)
    );
\odata[2]_i_1__45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \^q\(0),
      I2 => D(2),
      O => \ireg_reg[4]_0\(2)
    );
\odata[3]_i_1__45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => \^q\(0),
      I2 => D(3),
      O => \ireg_reg[4]_0\(3)
    );
\odata[4]_i_2__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => D(4),
      O => \ireg_reg[4]_0\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized0_611\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_611\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized0_611\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_611\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[1]_i_1__60\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \odata[2]_i_1__60\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \odata[3]_i_1__60\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \odata[4]_i_2__28\ : label is "soft_lutpair427";
begin
  Q(0) <= \^q\(0);
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \^q\(0),
      R => SR(0)
    );
\odata[0]_i_1__60\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^q\(0),
      I2 => D(0),
      O => \ireg_reg[4]_0\(0)
    );
\odata[1]_i_1__60\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \^q\(0),
      I2 => D(1),
      O => \ireg_reg[4]_0\(1)
    );
\odata[2]_i_1__60\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \^q\(0),
      I2 => D(2),
      O => \ireg_reg[4]_0\(2)
    );
\odata[3]_i_1__60\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => \^q\(0),
      I2 => D(3),
      O => \ireg_reg[4]_0\(3)
    );
\odata[4]_i_2__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => D(4),
      O => \ireg_reg[4]_0\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized0_615\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_615\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized0_615\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_615\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[1]_i_1__44\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \odata[2]_i_1__44\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \odata[3]_i_1__44\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \odata[4]_i_2__12\ : label is "soft_lutpair424";
begin
  Q(0) <= \^q\(0);
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \^q\(0),
      R => SR(0)
    );
\odata[0]_i_1__44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^q\(0),
      I2 => D(0),
      O => \ireg_reg[4]_0\(0)
    );
\odata[1]_i_1__44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \^q\(0),
      I2 => D(1),
      O => \ireg_reg[4]_0\(1)
    );
\odata[2]_i_1__44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \^q\(0),
      I2 => D(2),
      O => \ireg_reg[4]_0\(2)
    );
\odata[3]_i_1__44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => \^q\(0),
      I2 => D(3),
      O => \ireg_reg[4]_0\(3)
    );
\odata[4]_i_2__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => D(4),
      O => \ireg_reg[4]_0\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized0_625\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_625\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized0_625\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_625\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[1]_i_1__59\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \odata[2]_i_1__59\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \odata[3]_i_1__59\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \odata[4]_i_2__27\ : label is "soft_lutpair403";
begin
  Q(0) <= \^q\(0);
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \^q\(0),
      R => SR(0)
    );
\odata[0]_i_1__59\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^q\(0),
      I2 => D(0),
      O => \ireg_reg[4]_0\(0)
    );
\odata[1]_i_1__59\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \^q\(0),
      I2 => D(1),
      O => \ireg_reg[4]_0\(1)
    );
\odata[2]_i_1__59\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \^q\(0),
      I2 => D(2),
      O => \ireg_reg[4]_0\(2)
    );
\odata[3]_i_1__59\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => \^q\(0),
      I2 => D(3),
      O => \ireg_reg[4]_0\(3)
    );
\odata[4]_i_2__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => D(4),
      O => \ireg_reg[4]_0\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized0_629\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_629\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized0_629\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_629\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[1]_i_1__43\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \odata[2]_i_1__43\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \odata[3]_i_1__43\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \odata[4]_i_2__11\ : label is "soft_lutpair400";
begin
  Q(0) <= \^q\(0);
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \^q\(0),
      R => SR(0)
    );
\odata[0]_i_1__43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^q\(0),
      I2 => D(0),
      O => \ireg_reg[4]_0\(0)
    );
\odata[1]_i_1__43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \^q\(0),
      I2 => D(1),
      O => \ireg_reg[4]_0\(1)
    );
\odata[2]_i_1__43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \^q\(0),
      I2 => D(2),
      O => \ireg_reg[4]_0\(2)
    );
\odata[3]_i_1__43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => \^q\(0),
      I2 => D(3),
      O => \ireg_reg[4]_0\(3)
    );
\odata[4]_i_2__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => D(4),
      O => \ireg_reg[4]_0\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized0_639\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_639\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized0_639\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_639\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[1]_i_1__58\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \odata[2]_i_1__58\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \odata[3]_i_1__58\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \odata[4]_i_2__26\ : label is "soft_lutpair379";
begin
  Q(0) <= \^q\(0);
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \^q\(0),
      R => SR(0)
    );
\odata[0]_i_1__58\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^q\(0),
      I2 => D(0),
      O => \ireg_reg[4]_0\(0)
    );
\odata[1]_i_1__58\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \^q\(0),
      I2 => D(1),
      O => \ireg_reg[4]_0\(1)
    );
\odata[2]_i_1__58\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \^q\(0),
      I2 => D(2),
      O => \ireg_reg[4]_0\(2)
    );
\odata[3]_i_1__58\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => \^q\(0),
      I2 => D(3),
      O => \ireg_reg[4]_0\(3)
    );
\odata[4]_i_2__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => D(4),
      O => \ireg_reg[4]_0\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized0_643\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_643\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized0_643\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_643\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[1]_i_1__42\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \odata[2]_i_1__42\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \odata[3]_i_1__42\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \odata[4]_i_2__10\ : label is "soft_lutpair376";
begin
  Q(0) <= \^q\(0);
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \^q\(0),
      R => SR(0)
    );
\odata[0]_i_1__42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^q\(0),
      I2 => D(0),
      O => \ireg_reg[4]_0\(0)
    );
\odata[1]_i_1__42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \^q\(0),
      I2 => D(1),
      O => \ireg_reg[4]_0\(1)
    );
\odata[2]_i_1__42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \^q\(0),
      I2 => D(2),
      O => \ireg_reg[4]_0\(2)
    );
\odata[3]_i_1__42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => \^q\(0),
      I2 => D(3),
      O => \ireg_reg[4]_0\(3)
    );
\odata[4]_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => D(4),
      O => \ireg_reg[4]_0\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized0_653\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_653\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized0_653\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_653\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[1]_i_1__57\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \odata[2]_i_1__57\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \odata[3]_i_1__57\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \odata[4]_i_2__25\ : label is "soft_lutpair355";
begin
  Q(0) <= \^q\(0);
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \^q\(0),
      R => SR(0)
    );
\odata[0]_i_1__57\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^q\(0),
      I2 => D(0),
      O => \ireg_reg[4]_0\(0)
    );
\odata[1]_i_1__57\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \^q\(0),
      I2 => D(1),
      O => \ireg_reg[4]_0\(1)
    );
\odata[2]_i_1__57\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \^q\(0),
      I2 => D(2),
      O => \ireg_reg[4]_0\(2)
    );
\odata[3]_i_1__57\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => \^q\(0),
      I2 => D(3),
      O => \ireg_reg[4]_0\(3)
    );
\odata[4]_i_2__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => D(4),
      O => \ireg_reg[4]_0\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized0_657\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_657\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized0_657\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_657\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[1]_i_1__41\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \odata[2]_i_1__41\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \odata[3]_i_1__41\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \odata[4]_i_2__9\ : label is "soft_lutpair352";
begin
  Q(0) <= \^q\(0);
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \^q\(0),
      R => SR(0)
    );
\odata[0]_i_1__41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^q\(0),
      I2 => D(0),
      O => \ireg_reg[4]_0\(0)
    );
\odata[1]_i_1__41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \^q\(0),
      I2 => D(1),
      O => \ireg_reg[4]_0\(1)
    );
\odata[2]_i_1__41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \^q\(0),
      I2 => D(2),
      O => \ireg_reg[4]_0\(2)
    );
\odata[3]_i_1__41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => \^q\(0),
      I2 => D(3),
      O => \ireg_reg[4]_0\(3)
    );
\odata[4]_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => D(4),
      O => \ireg_reg[4]_0\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized0_667\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_667\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized0_667\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_667\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[1]_i_1__47\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \odata[2]_i_1__47\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \odata[3]_i_1__47\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \odata[4]_i_2__15\ : label is "soft_lutpair331";
begin
  Q(0) <= \^q\(0);
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \^q\(0),
      R => SR(0)
    );
\odata[0]_i_1__47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^q\(0),
      I2 => D(0),
      O => \ireg_reg[4]_0\(0)
    );
\odata[1]_i_1__47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \^q\(0),
      I2 => D(1),
      O => \ireg_reg[4]_0\(1)
    );
\odata[2]_i_1__47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \^q\(0),
      I2 => D(2),
      O => \ireg_reg[4]_0\(2)
    );
\odata[3]_i_1__47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => \^q\(0),
      I2 => D(3),
      O => \ireg_reg[4]_0\(3)
    );
\odata[4]_i_2__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => D(4),
      O => \ireg_reg[4]_0\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized0_671\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_671\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized0_671\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized0_671\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[1]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[2]\ : STD_LOGIC;
  signal \ireg_reg_n_1_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[1]_i_1__31\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \odata[2]_i_1__31\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \odata[3]_i_1__31\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \odata[4]_i_2\ : label is "soft_lutpair328";
begin
  Q(0) <= \^q\(0);
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \ireg_reg_n_1_[0]\,
      R => SR(0)
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \ireg_reg_n_1_[1]\,
      R => SR(0)
    );
\ireg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \ireg_reg_n_1_[2]\,
      R => SR(0)
    );
\ireg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \ireg_reg_n_1_[3]\,
      R => SR(0)
    );
\ireg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \^q\(0),
      R => SR(0)
    );
\odata[0]_i_1__31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^q\(0),
      I2 => D(0),
      O => \ireg_reg[4]_0\(0)
    );
\odata[1]_i_1__31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[1]\,
      I1 => \^q\(0),
      I2 => D(1),
      O => \ireg_reg[4]_0\(1)
    );
\odata[2]_i_1__31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[2]\,
      I1 => \^q\(0),
      I2 => D(2),
      O => \ireg_reg[4]_0\(2)
    );
\odata[3]_i_1__31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ireg_reg_n_1_[3]\,
      I1 => \^q\(0),
      I2 => D(3),
      O => \ireg_reg[4]_0\(3)
    );
\odata[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => D(4),
      O => \ireg_reg[4]_0\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1\ is
  port (
    p_0_in : out STD_LOGIC;
    \ireg_reg[0]_0\ : out STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    out_data_9_TREADY : in STD_LOGIC;
    in_data_B_9_user_V_s_reg_2764 : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1\ is
  signal \ireg[0]_i_1__72_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__72_n_1\ : STD_LOGIC;
  signal \^ireg_reg[0]_0\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  \ireg_reg[0]_0\ <= \^ireg_reg[0]_0\;
  p_0_in <= \^p_0_in\;
\ireg[0]_i_1__72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \^ireg_reg[0]_0\,
      I1 => in_data_B_9_user_V_s_reg_2764,
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => out_data_9_TREADY,
      O => \ireg[0]_i_1__72_n_1\
    );
\ireg[1]_i_1__72\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => out_data_0_TVALID_int,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => out_data_9_TREADY,
      O => \ireg[1]_i_1__72_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__72_n_1\,
      Q => \^ireg_reg[0]_0\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__72_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_237\ is
  port (
    p_0_in : out STD_LOGIC;
    \ireg_reg[0]_0\ : out STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    out_data_9_TREADY : in STD_LOGIC;
    in_data_B_9_last_V_s_reg_2769 : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_237\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_237\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_237\ is
  signal \ireg[0]_i_1__88_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__88_n_1\ : STD_LOGIC;
  signal \^ireg_reg[0]_0\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  \ireg_reg[0]_0\ <= \^ireg_reg[0]_0\;
  p_0_in <= \^p_0_in\;
\ireg[0]_i_1__88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \^ireg_reg[0]_0\,
      I1 => in_data_B_9_last_V_s_reg_2769,
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => out_data_9_TREADY,
      O => \ireg[0]_i_1__88_n_1\
    );
\ireg[1]_i_1__88\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => out_data_0_TVALID_int,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => out_data_9_TREADY,
      O => \ireg[1]_i_1__88_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__88_n_1\,
      Q => \^ireg_reg[0]_0\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__88_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_241\ is
  port (
    p_0_in : out STD_LOGIC;
    \ireg_reg[0]_0\ : out STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    out_data_9_TREADY : in STD_LOGIC;
    in_data_B_9_id_V_tm_reg_2774 : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_241\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_241\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_241\ is
  signal \ireg[0]_i_1__104_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__104_n_1\ : STD_LOGIC;
  signal \^ireg_reg[0]_0\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  \ireg_reg[0]_0\ <= \^ireg_reg[0]_0\;
  p_0_in <= \^p_0_in\;
\ireg[0]_i_1__104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \^ireg_reg[0]_0\,
      I1 => in_data_B_9_id_V_tm_reg_2774,
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => out_data_9_TREADY,
      O => \ireg[0]_i_1__104_n_1\
    );
\ireg[1]_i_1__104\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => out_data_0_TVALID_int,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => out_data_9_TREADY,
      O => \ireg[1]_i_1__104_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__104_n_1\,
      Q => \^ireg_reg[0]_0\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__104_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_243\ is
  port (
    p_0_in : out STD_LOGIC;
    \ireg_reg[0]_0\ : out STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    out_data_9_TREADY : in STD_LOGIC;
    in_data_B_9_dest_V_s_reg_2779 : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_243\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_243\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_243\ is
  signal \ireg[0]_i_1__120_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__120_n_1\ : STD_LOGIC;
  signal \^ireg_reg[0]_0\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  \ireg_reg[0]_0\ <= \^ireg_reg[0]_0\;
  p_0_in <= \^p_0_in\;
\ireg[0]_i_1__120\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \^ireg_reg[0]_0\,
      I1 => in_data_B_9_dest_V_s_reg_2779,
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => out_data_9_TREADY,
      O => \ireg[0]_i_1__120_n_1\
    );
\ireg[1]_i_1__120\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => out_data_0_TVALID_int,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => out_data_9_TREADY,
      O => \ireg[1]_i_1__120_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__120_n_1\,
      Q => \^ireg_reg[0]_0\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__120_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_245\ is
  port (
    p_0_in : out STD_LOGIC;
    \ireg_reg[0]_0\ : out STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    out_data_8_TREADY : in STD_LOGIC;
    in_data_B_8_user_V_s_reg_2729 : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_245\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_245\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_245\ is
  signal \ireg[0]_i_1__71_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__71_n_1\ : STD_LOGIC;
  signal \^ireg_reg[0]_0\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  \ireg_reg[0]_0\ <= \^ireg_reg[0]_0\;
  p_0_in <= \^p_0_in\;
\ireg[0]_i_1__71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \^ireg_reg[0]_0\,
      I1 => in_data_B_8_user_V_s_reg_2729,
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => out_data_8_TREADY,
      O => \ireg[0]_i_1__71_n_1\
    );
\ireg[1]_i_1__71\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => out_data_0_TVALID_int,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => out_data_8_TREADY,
      O => \ireg[1]_i_1__71_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__71_n_1\,
      Q => \^ireg_reg[0]_0\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__71_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_249\ is
  port (
    p_0_in : out STD_LOGIC;
    \ireg_reg[0]_0\ : out STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    out_data_8_TREADY : in STD_LOGIC;
    in_data_B_8_last_V_s_reg_2734 : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_249\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_249\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_249\ is
  signal \ireg[0]_i_1__87_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__87_n_1\ : STD_LOGIC;
  signal \^ireg_reg[0]_0\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  \ireg_reg[0]_0\ <= \^ireg_reg[0]_0\;
  p_0_in <= \^p_0_in\;
\ireg[0]_i_1__87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \^ireg_reg[0]_0\,
      I1 => in_data_B_8_last_V_s_reg_2734,
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => out_data_8_TREADY,
      O => \ireg[0]_i_1__87_n_1\
    );
\ireg[1]_i_1__87\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => out_data_0_TVALID_int,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => out_data_8_TREADY,
      O => \ireg[1]_i_1__87_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__87_n_1\,
      Q => \^ireg_reg[0]_0\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__87_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_253\ is
  port (
    p_0_in : out STD_LOGIC;
    \ireg_reg[0]_0\ : out STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    out_data_8_TREADY : in STD_LOGIC;
    in_data_B_8_id_V_tm_reg_2739 : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_253\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_253\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_253\ is
  signal \ireg[0]_i_1__103_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__103_n_1\ : STD_LOGIC;
  signal \^ireg_reg[0]_0\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  \ireg_reg[0]_0\ <= \^ireg_reg[0]_0\;
  p_0_in <= \^p_0_in\;
\ireg[0]_i_1__103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \^ireg_reg[0]_0\,
      I1 => in_data_B_8_id_V_tm_reg_2739,
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => out_data_8_TREADY,
      O => \ireg[0]_i_1__103_n_1\
    );
\ireg[1]_i_1__103\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => out_data_0_TVALID_int,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => out_data_8_TREADY,
      O => \ireg[1]_i_1__103_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__103_n_1\,
      Q => \^ireg_reg[0]_0\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__103_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_255\ is
  port (
    p_0_in : out STD_LOGIC;
    \ireg_reg[0]_0\ : out STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    out_data_8_TREADY : in STD_LOGIC;
    in_data_B_8_dest_V_s_reg_2744 : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_255\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_255\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_255\ is
  signal \ireg[0]_i_1__119_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__119_n_1\ : STD_LOGIC;
  signal \^ireg_reg[0]_0\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  \ireg_reg[0]_0\ <= \^ireg_reg[0]_0\;
  p_0_in <= \^p_0_in\;
\ireg[0]_i_1__119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \^ireg_reg[0]_0\,
      I1 => in_data_B_8_dest_V_s_reg_2744,
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => out_data_8_TREADY,
      O => \ireg[0]_i_1__119_n_1\
    );
\ireg[1]_i_1__119\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => out_data_0_TVALID_int,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => out_data_8_TREADY,
      O => \ireg[1]_i_1__119_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__119_n_1\,
      Q => \^ireg_reg[0]_0\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__119_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_259\ is
  port (
    p_0_in : out STD_LOGIC;
    \ireg_reg[0]_0\ : out STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    out_data_7_TREADY : in STD_LOGIC;
    in_data_B_7_user_V_s_reg_2694 : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_259\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_259\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_259\ is
  signal \ireg[0]_i_1__70_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__70_n_1\ : STD_LOGIC;
  signal \^ireg_reg[0]_0\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  \ireg_reg[0]_0\ <= \^ireg_reg[0]_0\;
  p_0_in <= \^p_0_in\;
\ireg[0]_i_1__70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \^ireg_reg[0]_0\,
      I1 => in_data_B_7_user_V_s_reg_2694,
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => out_data_7_TREADY,
      O => \ireg[0]_i_1__70_n_1\
    );
\ireg[1]_i_1__70\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => out_data_0_TVALID_int,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => out_data_7_TREADY,
      O => \ireg[1]_i_1__70_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__70_n_1\,
      Q => \^ireg_reg[0]_0\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__70_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_263\ is
  port (
    p_0_in : out STD_LOGIC;
    \ireg_reg[0]_0\ : out STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    out_data_7_TREADY : in STD_LOGIC;
    in_data_B_7_last_V_s_reg_2699 : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_263\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_263\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_263\ is
  signal \ireg[0]_i_1__86_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__86_n_1\ : STD_LOGIC;
  signal \^ireg_reg[0]_0\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  \ireg_reg[0]_0\ <= \^ireg_reg[0]_0\;
  p_0_in <= \^p_0_in\;
\ireg[0]_i_1__86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \^ireg_reg[0]_0\,
      I1 => in_data_B_7_last_V_s_reg_2699,
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => out_data_7_TREADY,
      O => \ireg[0]_i_1__86_n_1\
    );
\ireg[1]_i_1__86\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => out_data_0_TVALID_int,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => out_data_7_TREADY,
      O => \ireg[1]_i_1__86_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__86_n_1\,
      Q => \^ireg_reg[0]_0\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__86_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_267\ is
  port (
    p_0_in : out STD_LOGIC;
    \ireg_reg[0]_0\ : out STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    out_data_7_TREADY : in STD_LOGIC;
    in_data_B_7_id_V_tm_reg_2704 : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_267\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_267\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_267\ is
  signal \ireg[0]_i_1__102_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__102_n_1\ : STD_LOGIC;
  signal \^ireg_reg[0]_0\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  \ireg_reg[0]_0\ <= \^ireg_reg[0]_0\;
  p_0_in <= \^p_0_in\;
\ireg[0]_i_1__102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \^ireg_reg[0]_0\,
      I1 => in_data_B_7_id_V_tm_reg_2704,
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => out_data_7_TREADY,
      O => \ireg[0]_i_1__102_n_1\
    );
\ireg[1]_i_1__102\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => out_data_0_TVALID_int,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => out_data_7_TREADY,
      O => \ireg[1]_i_1__102_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__102_n_1\,
      Q => \^ireg_reg[0]_0\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__102_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_269\ is
  port (
    p_0_in : out STD_LOGIC;
    \ireg_reg[0]_0\ : out STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    out_data_7_TREADY : in STD_LOGIC;
    in_data_B_7_dest_V_s_reg_2709 : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_269\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_269\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_269\ is
  signal \ireg[0]_i_1__118_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__118_n_1\ : STD_LOGIC;
  signal \^ireg_reg[0]_0\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  \ireg_reg[0]_0\ <= \^ireg_reg[0]_0\;
  p_0_in <= \^p_0_in\;
\ireg[0]_i_1__118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \^ireg_reg[0]_0\,
      I1 => in_data_B_7_dest_V_s_reg_2709,
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => out_data_7_TREADY,
      O => \ireg[0]_i_1__118_n_1\
    );
\ireg[1]_i_1__118\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => out_data_0_TVALID_int,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => out_data_7_TREADY,
      O => \ireg[1]_i_1__118_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__118_n_1\,
      Q => \^ireg_reg[0]_0\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__118_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_273\ is
  port (
    p_0_in : out STD_LOGIC;
    \ireg_reg[0]_0\ : out STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    out_data_6_TREADY : in STD_LOGIC;
    in_data_B_6_user_V_s_reg_2659 : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_273\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_273\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_273\ is
  signal \ireg[0]_i_1__69_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__69_n_1\ : STD_LOGIC;
  signal \^ireg_reg[0]_0\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  \ireg_reg[0]_0\ <= \^ireg_reg[0]_0\;
  p_0_in <= \^p_0_in\;
\ireg[0]_i_1__69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \^ireg_reg[0]_0\,
      I1 => in_data_B_6_user_V_s_reg_2659,
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => out_data_6_TREADY,
      O => \ireg[0]_i_1__69_n_1\
    );
\ireg[1]_i_1__69\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => out_data_0_TVALID_int,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => out_data_6_TREADY,
      O => \ireg[1]_i_1__69_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__69_n_1\,
      Q => \^ireg_reg[0]_0\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__69_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_277\ is
  port (
    p_0_in : out STD_LOGIC;
    \ireg_reg[0]_0\ : out STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    out_data_6_TREADY : in STD_LOGIC;
    in_data_B_6_last_V_s_reg_2664 : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_277\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_277\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_277\ is
  signal \ireg[0]_i_1__85_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__85_n_1\ : STD_LOGIC;
  signal \^ireg_reg[0]_0\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  \ireg_reg[0]_0\ <= \^ireg_reg[0]_0\;
  p_0_in <= \^p_0_in\;
\ireg[0]_i_1__85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \^ireg_reg[0]_0\,
      I1 => in_data_B_6_last_V_s_reg_2664,
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => out_data_6_TREADY,
      O => \ireg[0]_i_1__85_n_1\
    );
\ireg[1]_i_1__85\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => out_data_0_TVALID_int,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => out_data_6_TREADY,
      O => \ireg[1]_i_1__85_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__85_n_1\,
      Q => \^ireg_reg[0]_0\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__85_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_281\ is
  port (
    p_0_in : out STD_LOGIC;
    \ireg_reg[0]_0\ : out STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    out_data_6_TREADY : in STD_LOGIC;
    in_data_B_6_id_V_tm_reg_2669 : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_281\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_281\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_281\ is
  signal \ireg[0]_i_1__101_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__101_n_1\ : STD_LOGIC;
  signal \^ireg_reg[0]_0\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  \ireg_reg[0]_0\ <= \^ireg_reg[0]_0\;
  p_0_in <= \^p_0_in\;
\ireg[0]_i_1__101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \^ireg_reg[0]_0\,
      I1 => in_data_B_6_id_V_tm_reg_2669,
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => out_data_6_TREADY,
      O => \ireg[0]_i_1__101_n_1\
    );
\ireg[1]_i_1__101\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => out_data_0_TVALID_int,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => out_data_6_TREADY,
      O => \ireg[1]_i_1__101_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__101_n_1\,
      Q => \^ireg_reg[0]_0\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__101_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_283\ is
  port (
    p_0_in : out STD_LOGIC;
    \ireg_reg[0]_0\ : out STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    out_data_6_TREADY : in STD_LOGIC;
    in_data_B_6_dest_V_s_reg_2674 : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_283\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_283\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_283\ is
  signal \ireg[0]_i_1__117_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__117_n_1\ : STD_LOGIC;
  signal \^ireg_reg[0]_0\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  \ireg_reg[0]_0\ <= \^ireg_reg[0]_0\;
  p_0_in <= \^p_0_in\;
\ireg[0]_i_1__117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \^ireg_reg[0]_0\,
      I1 => in_data_B_6_dest_V_s_reg_2674,
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => out_data_6_TREADY,
      O => \ireg[0]_i_1__117_n_1\
    );
\ireg[1]_i_1__117\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => out_data_0_TVALID_int,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => out_data_6_TREADY,
      O => \ireg[1]_i_1__117_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__117_n_1\,
      Q => \^ireg_reg[0]_0\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__117_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_287\ is
  port (
    p_0_in : out STD_LOGIC;
    \ireg_reg[0]_0\ : out STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    out_data_5_TREADY : in STD_LOGIC;
    in_data_B_5_user_V_s_reg_2624 : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_287\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_287\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_287\ is
  signal \ireg[0]_i_1__68_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__68_n_1\ : STD_LOGIC;
  signal \^ireg_reg[0]_0\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  \ireg_reg[0]_0\ <= \^ireg_reg[0]_0\;
  p_0_in <= \^p_0_in\;
\ireg[0]_i_1__68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \^ireg_reg[0]_0\,
      I1 => in_data_B_5_user_V_s_reg_2624,
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => out_data_5_TREADY,
      O => \ireg[0]_i_1__68_n_1\
    );
\ireg[1]_i_1__68\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => out_data_0_TVALID_int,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => out_data_5_TREADY,
      O => \ireg[1]_i_1__68_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__68_n_1\,
      Q => \^ireg_reg[0]_0\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__68_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_291\ is
  port (
    p_0_in : out STD_LOGIC;
    \ireg_reg[0]_0\ : out STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    out_data_5_TREADY : in STD_LOGIC;
    in_data_B_5_last_V_s_reg_2629 : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_291\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_291\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_291\ is
  signal \ireg[0]_i_1__84_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__84_n_1\ : STD_LOGIC;
  signal \^ireg_reg[0]_0\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  \ireg_reg[0]_0\ <= \^ireg_reg[0]_0\;
  p_0_in <= \^p_0_in\;
\ireg[0]_i_1__84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \^ireg_reg[0]_0\,
      I1 => in_data_B_5_last_V_s_reg_2629,
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => out_data_5_TREADY,
      O => \ireg[0]_i_1__84_n_1\
    );
\ireg[1]_i_1__84\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => out_data_0_TVALID_int,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => out_data_5_TREADY,
      O => \ireg[1]_i_1__84_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__84_n_1\,
      Q => \^ireg_reg[0]_0\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__84_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_295\ is
  port (
    p_0_in : out STD_LOGIC;
    \ireg_reg[0]_0\ : out STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    out_data_5_TREADY : in STD_LOGIC;
    in_data_B_5_id_V_tm_reg_2634 : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_295\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_295\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_295\ is
  signal \ireg[0]_i_1__100_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__100_n_1\ : STD_LOGIC;
  signal \^ireg_reg[0]_0\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  \ireg_reg[0]_0\ <= \^ireg_reg[0]_0\;
  p_0_in <= \^p_0_in\;
\ireg[0]_i_1__100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \^ireg_reg[0]_0\,
      I1 => in_data_B_5_id_V_tm_reg_2634,
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => out_data_5_TREADY,
      O => \ireg[0]_i_1__100_n_1\
    );
\ireg[1]_i_1__100\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => out_data_0_TVALID_int,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => out_data_5_TREADY,
      O => \ireg[1]_i_1__100_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__100_n_1\,
      Q => \^ireg_reg[0]_0\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__100_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_297\ is
  port (
    p_0_in : out STD_LOGIC;
    \ireg_reg[0]_0\ : out STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    out_data_5_TREADY : in STD_LOGIC;
    in_data_B_5_dest_V_s_reg_2639 : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_297\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_297\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_297\ is
  signal \ireg[0]_i_1__116_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__116_n_1\ : STD_LOGIC;
  signal \^ireg_reg[0]_0\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  \ireg_reg[0]_0\ <= \^ireg_reg[0]_0\;
  p_0_in <= \^p_0_in\;
\ireg[0]_i_1__116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \^ireg_reg[0]_0\,
      I1 => in_data_B_5_dest_V_s_reg_2639,
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => out_data_5_TREADY,
      O => \ireg[0]_i_1__116_n_1\
    );
\ireg[1]_i_1__116\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => out_data_0_TVALID_int,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => out_data_5_TREADY,
      O => \ireg[1]_i_1__116_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__116_n_1\,
      Q => \^ireg_reg[0]_0\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__116_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_301\ is
  port (
    p_0_in : out STD_LOGIC;
    \ireg_reg[0]_0\ : out STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    out_data_4_TREADY : in STD_LOGIC;
    in_data_B_4_user_V_s_reg_2589 : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_301\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_301\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_301\ is
  signal \ireg[0]_i_1__67_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__67_n_1\ : STD_LOGIC;
  signal \^ireg_reg[0]_0\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  \ireg_reg[0]_0\ <= \^ireg_reg[0]_0\;
  p_0_in <= \^p_0_in\;
\ireg[0]_i_1__67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \^ireg_reg[0]_0\,
      I1 => in_data_B_4_user_V_s_reg_2589,
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => out_data_4_TREADY,
      O => \ireg[0]_i_1__67_n_1\
    );
\ireg[1]_i_1__67\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => out_data_0_TVALID_int,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => out_data_4_TREADY,
      O => \ireg[1]_i_1__67_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__67_n_1\,
      Q => \^ireg_reg[0]_0\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__67_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_305\ is
  port (
    p_0_in : out STD_LOGIC;
    \ireg_reg[0]_0\ : out STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    out_data_4_TREADY : in STD_LOGIC;
    in_data_B_4_last_V_s_reg_2594 : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_305\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_305\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_305\ is
  signal \ireg[0]_i_1__83_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__83_n_1\ : STD_LOGIC;
  signal \^ireg_reg[0]_0\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  \ireg_reg[0]_0\ <= \^ireg_reg[0]_0\;
  p_0_in <= \^p_0_in\;
\ireg[0]_i_1__83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \^ireg_reg[0]_0\,
      I1 => in_data_B_4_last_V_s_reg_2594,
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => out_data_4_TREADY,
      O => \ireg[0]_i_1__83_n_1\
    );
\ireg[1]_i_1__83\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => out_data_0_TVALID_int,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => out_data_4_TREADY,
      O => \ireg[1]_i_1__83_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__83_n_1\,
      Q => \^ireg_reg[0]_0\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__83_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_309\ is
  port (
    p_0_in : out STD_LOGIC;
    \ireg_reg[0]_0\ : out STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    out_data_4_TREADY : in STD_LOGIC;
    in_data_B_4_id_V_tm_reg_2599 : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_309\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_309\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_309\ is
  signal \ireg[0]_i_1__99_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__99_n_1\ : STD_LOGIC;
  signal \^ireg_reg[0]_0\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  \ireg_reg[0]_0\ <= \^ireg_reg[0]_0\;
  p_0_in <= \^p_0_in\;
\ireg[0]_i_1__99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \^ireg_reg[0]_0\,
      I1 => in_data_B_4_id_V_tm_reg_2599,
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => out_data_4_TREADY,
      O => \ireg[0]_i_1__99_n_1\
    );
\ireg[1]_i_1__99\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => out_data_0_TVALID_int,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => out_data_4_TREADY,
      O => \ireg[1]_i_1__99_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__99_n_1\,
      Q => \^ireg_reg[0]_0\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__99_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_311\ is
  port (
    p_0_in : out STD_LOGIC;
    \ireg_reg[0]_0\ : out STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    out_data_4_TREADY : in STD_LOGIC;
    in_data_B_4_dest_V_s_reg_2604 : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_311\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_311\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_311\ is
  signal \ireg[0]_i_1__115_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__115_n_1\ : STD_LOGIC;
  signal \^ireg_reg[0]_0\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  \ireg_reg[0]_0\ <= \^ireg_reg[0]_0\;
  p_0_in <= \^p_0_in\;
\ireg[0]_i_1__115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \^ireg_reg[0]_0\,
      I1 => in_data_B_4_dest_V_s_reg_2604,
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => out_data_4_TREADY,
      O => \ireg[0]_i_1__115_n_1\
    );
\ireg[1]_i_1__115\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => out_data_0_TVALID_int,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => out_data_4_TREADY,
      O => \ireg[1]_i_1__115_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__115_n_1\,
      Q => \^ireg_reg[0]_0\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__115_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_315\ is
  port (
    p_0_in : out STD_LOGIC;
    \ireg_reg[0]_0\ : out STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    out_data_3_TREADY : in STD_LOGIC;
    in_data_B_3_user_V_s_reg_2554 : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_315\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_315\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_315\ is
  signal \ireg[0]_i_1__66_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__66_n_1\ : STD_LOGIC;
  signal \^ireg_reg[0]_0\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  \ireg_reg[0]_0\ <= \^ireg_reg[0]_0\;
  p_0_in <= \^p_0_in\;
\ireg[0]_i_1__66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \^ireg_reg[0]_0\,
      I1 => in_data_B_3_user_V_s_reg_2554,
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => out_data_3_TREADY,
      O => \ireg[0]_i_1__66_n_1\
    );
\ireg[1]_i_1__66\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => out_data_0_TVALID_int,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => out_data_3_TREADY,
      O => \ireg[1]_i_1__66_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__66_n_1\,
      Q => \^ireg_reg[0]_0\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__66_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_319\ is
  port (
    p_0_in : out STD_LOGIC;
    \ireg_reg[0]_0\ : out STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    out_data_3_TREADY : in STD_LOGIC;
    in_data_B_3_last_V_s_reg_2559 : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_319\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_319\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_319\ is
  signal \ireg[0]_i_1__82_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__82_n_1\ : STD_LOGIC;
  signal \^ireg_reg[0]_0\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  \ireg_reg[0]_0\ <= \^ireg_reg[0]_0\;
  p_0_in <= \^p_0_in\;
\ireg[0]_i_1__82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \^ireg_reg[0]_0\,
      I1 => in_data_B_3_last_V_s_reg_2559,
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => out_data_3_TREADY,
      O => \ireg[0]_i_1__82_n_1\
    );
\ireg[1]_i_1__82\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => out_data_0_TVALID_int,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => out_data_3_TREADY,
      O => \ireg[1]_i_1__82_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__82_n_1\,
      Q => \^ireg_reg[0]_0\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__82_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_323\ is
  port (
    p_0_in : out STD_LOGIC;
    \ireg_reg[0]_0\ : out STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    out_data_3_TREADY : in STD_LOGIC;
    in_data_B_3_id_V_tm_reg_2564 : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_323\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_323\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_323\ is
  signal \ireg[0]_i_1__98_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__98_n_1\ : STD_LOGIC;
  signal \^ireg_reg[0]_0\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  \ireg_reg[0]_0\ <= \^ireg_reg[0]_0\;
  p_0_in <= \^p_0_in\;
\ireg[0]_i_1__98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \^ireg_reg[0]_0\,
      I1 => in_data_B_3_id_V_tm_reg_2564,
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => out_data_3_TREADY,
      O => \ireg[0]_i_1__98_n_1\
    );
\ireg[1]_i_1__98\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => out_data_0_TVALID_int,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => out_data_3_TREADY,
      O => \ireg[1]_i_1__98_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__98_n_1\,
      Q => \^ireg_reg[0]_0\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__98_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_325\ is
  port (
    p_0_in : out STD_LOGIC;
    \ireg_reg[0]_0\ : out STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    out_data_3_TREADY : in STD_LOGIC;
    in_data_B_3_dest_V_s_reg_2569 : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_325\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_325\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_325\ is
  signal \ireg[0]_i_1__114_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__114_n_1\ : STD_LOGIC;
  signal \^ireg_reg[0]_0\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  \ireg_reg[0]_0\ <= \^ireg_reg[0]_0\;
  p_0_in <= \^p_0_in\;
\ireg[0]_i_1__114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \^ireg_reg[0]_0\,
      I1 => in_data_B_3_dest_V_s_reg_2569,
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => out_data_3_TREADY,
      O => \ireg[0]_i_1__114_n_1\
    );
\ireg[1]_i_1__114\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => out_data_0_TVALID_int,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => out_data_3_TREADY,
      O => \ireg[1]_i_1__114_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__114_n_1\,
      Q => \^ireg_reg[0]_0\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__114_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_329\ is
  port (
    p_0_in : out STD_LOGIC;
    \ireg_reg[0]_0\ : out STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    out_data_2_TREADY : in STD_LOGIC;
    in_data_B_2_user_V_s_reg_2519 : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_329\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_329\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_329\ is
  signal \ireg[0]_i_1__65_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__65_n_1\ : STD_LOGIC;
  signal \^ireg_reg[0]_0\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  \ireg_reg[0]_0\ <= \^ireg_reg[0]_0\;
  p_0_in <= \^p_0_in\;
\ireg[0]_i_1__65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \^ireg_reg[0]_0\,
      I1 => in_data_B_2_user_V_s_reg_2519,
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => out_data_2_TREADY,
      O => \ireg[0]_i_1__65_n_1\
    );
\ireg[1]_i_1__65\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => out_data_0_TVALID_int,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => out_data_2_TREADY,
      O => \ireg[1]_i_1__65_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__65_n_1\,
      Q => \^ireg_reg[0]_0\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__65_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_333\ is
  port (
    p_0_in : out STD_LOGIC;
    \ireg_reg[0]_0\ : out STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    out_data_2_TREADY : in STD_LOGIC;
    in_data_B_2_last_V_s_reg_2524 : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_333\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_333\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_333\ is
  signal \ireg[0]_i_1__81_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__81_n_1\ : STD_LOGIC;
  signal \^ireg_reg[0]_0\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  \ireg_reg[0]_0\ <= \^ireg_reg[0]_0\;
  p_0_in <= \^p_0_in\;
\ireg[0]_i_1__81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \^ireg_reg[0]_0\,
      I1 => in_data_B_2_last_V_s_reg_2524,
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => out_data_2_TREADY,
      O => \ireg[0]_i_1__81_n_1\
    );
\ireg[1]_i_1__81\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => out_data_0_TVALID_int,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => out_data_2_TREADY,
      O => \ireg[1]_i_1__81_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__81_n_1\,
      Q => \^ireg_reg[0]_0\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__81_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_337\ is
  port (
    p_0_in : out STD_LOGIC;
    \ireg_reg[0]_0\ : out STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    out_data_2_TREADY : in STD_LOGIC;
    in_data_B_2_id_V_tm_reg_2529 : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_337\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_337\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_337\ is
  signal \ireg[0]_i_1__97_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__97_n_1\ : STD_LOGIC;
  signal \^ireg_reg[0]_0\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  \ireg_reg[0]_0\ <= \^ireg_reg[0]_0\;
  p_0_in <= \^p_0_in\;
\ireg[0]_i_1__97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \^ireg_reg[0]_0\,
      I1 => in_data_B_2_id_V_tm_reg_2529,
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => out_data_2_TREADY,
      O => \ireg[0]_i_1__97_n_1\
    );
\ireg[1]_i_1__97\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => out_data_0_TVALID_int,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => out_data_2_TREADY,
      O => \ireg[1]_i_1__97_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__97_n_1\,
      Q => \^ireg_reg[0]_0\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__97_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_339\ is
  port (
    p_0_in : out STD_LOGIC;
    \ireg_reg[0]_0\ : out STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    out_data_2_TREADY : in STD_LOGIC;
    in_data_B_2_dest_V_s_reg_2534 : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_339\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_339\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_339\ is
  signal \ireg[0]_i_1__113_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__113_n_1\ : STD_LOGIC;
  signal \^ireg_reg[0]_0\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  \ireg_reg[0]_0\ <= \^ireg_reg[0]_0\;
  p_0_in <= \^p_0_in\;
\ireg[0]_i_1__113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \^ireg_reg[0]_0\,
      I1 => in_data_B_2_dest_V_s_reg_2534,
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => out_data_2_TREADY,
      O => \ireg[0]_i_1__113_n_1\
    );
\ireg[1]_i_1__113\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => out_data_0_TVALID_int,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => out_data_2_TREADY,
      O => \ireg[1]_i_1__113_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__113_n_1\,
      Q => \^ireg_reg[0]_0\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__113_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_343\ is
  port (
    p_0_in : out STD_LOGIC;
    \ireg_reg[0]_0\ : out STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    out_data_1_TREADY : in STD_LOGIC;
    in_data_B_1_user_V_s_reg_2484 : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_343\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_343\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_343\ is
  signal \ireg[0]_i_1__64_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__64_n_1\ : STD_LOGIC;
  signal \^ireg_reg[0]_0\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  \ireg_reg[0]_0\ <= \^ireg_reg[0]_0\;
  p_0_in <= \^p_0_in\;
\ireg[0]_i_1__64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \^ireg_reg[0]_0\,
      I1 => in_data_B_1_user_V_s_reg_2484,
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => out_data_1_TREADY,
      O => \ireg[0]_i_1__64_n_1\
    );
\ireg[1]_i_1__64\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => out_data_0_TVALID_int,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => out_data_1_TREADY,
      O => \ireg[1]_i_1__64_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__64_n_1\,
      Q => \^ireg_reg[0]_0\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__64_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_347\ is
  port (
    p_0_in : out STD_LOGIC;
    \ireg_reg[0]_0\ : out STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    out_data_1_TREADY : in STD_LOGIC;
    in_data_B_1_last_V_s_reg_2489 : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_347\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_347\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_347\ is
  signal \ireg[0]_i_1__80_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__80_n_1\ : STD_LOGIC;
  signal \^ireg_reg[0]_0\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  \ireg_reg[0]_0\ <= \^ireg_reg[0]_0\;
  p_0_in <= \^p_0_in\;
\ireg[0]_i_1__80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \^ireg_reg[0]_0\,
      I1 => in_data_B_1_last_V_s_reg_2489,
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => out_data_1_TREADY,
      O => \ireg[0]_i_1__80_n_1\
    );
\ireg[1]_i_1__80\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => out_data_0_TVALID_int,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => out_data_1_TREADY,
      O => \ireg[1]_i_1__80_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__80_n_1\,
      Q => \^ireg_reg[0]_0\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__80_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_351\ is
  port (
    p_0_in : out STD_LOGIC;
    \ireg_reg[0]_0\ : out STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    out_data_1_TREADY : in STD_LOGIC;
    in_data_B_1_id_V_tm_reg_2494 : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_351\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_351\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_351\ is
  signal \ireg[0]_i_1__96_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__96_n_1\ : STD_LOGIC;
  signal \^ireg_reg[0]_0\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  \ireg_reg[0]_0\ <= \^ireg_reg[0]_0\;
  p_0_in <= \^p_0_in\;
\ireg[0]_i_1__96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \^ireg_reg[0]_0\,
      I1 => in_data_B_1_id_V_tm_reg_2494,
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => out_data_1_TREADY,
      O => \ireg[0]_i_1__96_n_1\
    );
\ireg[1]_i_1__96\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => out_data_0_TVALID_int,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => out_data_1_TREADY,
      O => \ireg[1]_i_1__96_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__96_n_1\,
      Q => \^ireg_reg[0]_0\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__96_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_353\ is
  port (
    p_0_in : out STD_LOGIC;
    \ireg_reg[0]_0\ : out STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    out_data_1_TREADY : in STD_LOGIC;
    in_data_B_1_dest_V_s_reg_2499 : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_353\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_353\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_353\ is
  signal \ireg[0]_i_1__112_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__112_n_1\ : STD_LOGIC;
  signal \^ireg_reg[0]_0\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  \ireg_reg[0]_0\ <= \^ireg_reg[0]_0\;
  p_0_in <= \^p_0_in\;
\ireg[0]_i_1__112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \^ireg_reg[0]_0\,
      I1 => in_data_B_1_dest_V_s_reg_2499,
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => out_data_1_TREADY,
      O => \ireg[0]_i_1__112_n_1\
    );
\ireg[1]_i_1__112\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => out_data_0_TVALID_int,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => out_data_1_TREADY,
      O => \ireg[1]_i_1__112_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__112_n_1\,
      Q => \^ireg_reg[0]_0\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__112_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_357\ is
  port (
    p_0_in : out STD_LOGIC;
    \ireg_reg[0]_0\ : out STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    out_data_15_TREADY : in STD_LOGIC;
    in_data_B_15_user_V_1_reg_2974 : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_357\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_357\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_357\ is
  signal \ireg[0]_i_1__78_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__78_n_1\ : STD_LOGIC;
  signal \^ireg_reg[0]_0\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  \ireg_reg[0]_0\ <= \^ireg_reg[0]_0\;
  p_0_in <= \^p_0_in\;
\ireg[0]_i_1__78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \^ireg_reg[0]_0\,
      I1 => in_data_B_15_user_V_1_reg_2974,
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => out_data_15_TREADY,
      O => \ireg[0]_i_1__78_n_1\
    );
\ireg[1]_i_1__78\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => out_data_0_TVALID_int,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => out_data_15_TREADY,
      O => \ireg[1]_i_1__78_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__78_n_1\,
      Q => \^ireg_reg[0]_0\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__78_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_361\ is
  port (
    p_0_in : out STD_LOGIC;
    \ireg_reg[0]_0\ : out STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    out_data_15_TREADY : in STD_LOGIC;
    in_data_B_15_last_V_1_reg_2979 : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_361\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_361\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_361\ is
  signal \ireg[0]_i_1__94_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__94_n_1\ : STD_LOGIC;
  signal \^ireg_reg[0]_0\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  \ireg_reg[0]_0\ <= \^ireg_reg[0]_0\;
  p_0_in <= \^p_0_in\;
\ireg[0]_i_1__94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \^ireg_reg[0]_0\,
      I1 => in_data_B_15_last_V_1_reg_2979,
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => out_data_15_TREADY,
      O => \ireg[0]_i_1__94_n_1\
    );
\ireg[1]_i_1__94\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => out_data_0_TVALID_int,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => out_data_15_TREADY,
      O => \ireg[1]_i_1__94_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__94_n_1\,
      Q => \^ireg_reg[0]_0\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__94_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_365\ is
  port (
    p_0_in : out STD_LOGIC;
    \ireg_reg[0]_0\ : out STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    out_data_15_TREADY : in STD_LOGIC;
    in_data_B_15_id_V_t_reg_2984 : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_365\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_365\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_365\ is
  signal \ireg[0]_i_1__110_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__110_n_1\ : STD_LOGIC;
  signal \^ireg_reg[0]_0\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  \ireg_reg[0]_0\ <= \^ireg_reg[0]_0\;
  p_0_in <= \^p_0_in\;
\ireg[0]_i_1__110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \^ireg_reg[0]_0\,
      I1 => in_data_B_15_id_V_t_reg_2984,
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => out_data_15_TREADY,
      O => \ireg[0]_i_1__110_n_1\
    );
\ireg[1]_i_1__110\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => out_data_0_TVALID_int,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => out_data_15_TREADY,
      O => \ireg[1]_i_1__110_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__110_n_1\,
      Q => \^ireg_reg[0]_0\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__110_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_367\ is
  port (
    p_0_in : out STD_LOGIC;
    \ireg_reg[0]_0\ : out STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    out_data_15_TREADY : in STD_LOGIC;
    in_data_B_15_dest_V_1_reg_2989 : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_367\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_367\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_367\ is
  signal \ireg[0]_i_1__126_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__126_n_1\ : STD_LOGIC;
  signal \^ireg_reg[0]_0\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  \ireg_reg[0]_0\ <= \^ireg_reg[0]_0\;
  p_0_in <= \^p_0_in\;
\ireg[0]_i_1__126\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \^ireg_reg[0]_0\,
      I1 => in_data_B_15_dest_V_1_reg_2989,
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => out_data_15_TREADY,
      O => \ireg[0]_i_1__126_n_1\
    );
\ireg[1]_i_1__126\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => out_data_0_TVALID_int,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => out_data_15_TREADY,
      O => \ireg[1]_i_1__126_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__126_n_1\,
      Q => \^ireg_reg[0]_0\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__126_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_371\ is
  port (
    p_0_in : out STD_LOGIC;
    \ireg_reg[0]_0\ : out STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    out_data_14_TREADY : in STD_LOGIC;
    in_data_B_14_user_V_1_reg_2939 : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_371\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_371\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_371\ is
  signal \ireg[0]_i_1__77_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__77_n_1\ : STD_LOGIC;
  signal \^ireg_reg[0]_0\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  \ireg_reg[0]_0\ <= \^ireg_reg[0]_0\;
  p_0_in <= \^p_0_in\;
\ireg[0]_i_1__77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \^ireg_reg[0]_0\,
      I1 => in_data_B_14_user_V_1_reg_2939,
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => out_data_14_TREADY,
      O => \ireg[0]_i_1__77_n_1\
    );
\ireg[1]_i_1__77\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => out_data_0_TVALID_int,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => out_data_14_TREADY,
      O => \ireg[1]_i_1__77_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__77_n_1\,
      Q => \^ireg_reg[0]_0\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__77_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_375\ is
  port (
    p_0_in : out STD_LOGIC;
    \ireg_reg[0]_0\ : out STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    out_data_14_TREADY : in STD_LOGIC;
    in_data_B_14_last_V_1_reg_2944 : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_375\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_375\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_375\ is
  signal \ireg[0]_i_1__93_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__93_n_1\ : STD_LOGIC;
  signal \^ireg_reg[0]_0\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  \ireg_reg[0]_0\ <= \^ireg_reg[0]_0\;
  p_0_in <= \^p_0_in\;
\ireg[0]_i_1__93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \^ireg_reg[0]_0\,
      I1 => in_data_B_14_last_V_1_reg_2944,
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => out_data_14_TREADY,
      O => \ireg[0]_i_1__93_n_1\
    );
\ireg[1]_i_1__93\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => out_data_0_TVALID_int,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => out_data_14_TREADY,
      O => \ireg[1]_i_1__93_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__93_n_1\,
      Q => \^ireg_reg[0]_0\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__93_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_379\ is
  port (
    p_0_in : out STD_LOGIC;
    \ireg_reg[0]_0\ : out STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    out_data_14_TREADY : in STD_LOGIC;
    in_data_B_14_id_V_t_reg_2949 : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_379\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_379\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_379\ is
  signal \ireg[0]_i_1__109_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__109_n_1\ : STD_LOGIC;
  signal \^ireg_reg[0]_0\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  \ireg_reg[0]_0\ <= \^ireg_reg[0]_0\;
  p_0_in <= \^p_0_in\;
\ireg[0]_i_1__109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \^ireg_reg[0]_0\,
      I1 => in_data_B_14_id_V_t_reg_2949,
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => out_data_14_TREADY,
      O => \ireg[0]_i_1__109_n_1\
    );
\ireg[1]_i_1__109\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => out_data_0_TVALID_int,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => out_data_14_TREADY,
      O => \ireg[1]_i_1__109_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__109_n_1\,
      Q => \^ireg_reg[0]_0\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__109_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_381\ is
  port (
    p_0_in : out STD_LOGIC;
    \ireg_reg[0]_0\ : out STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    out_data_14_TREADY : in STD_LOGIC;
    in_data_B_14_dest_V_1_reg_2954 : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_381\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_381\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_381\ is
  signal \ireg[0]_i_1__125_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__125_n_1\ : STD_LOGIC;
  signal \^ireg_reg[0]_0\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  \ireg_reg[0]_0\ <= \^ireg_reg[0]_0\;
  p_0_in <= \^p_0_in\;
\ireg[0]_i_1__125\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \^ireg_reg[0]_0\,
      I1 => in_data_B_14_dest_V_1_reg_2954,
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => out_data_14_TREADY,
      O => \ireg[0]_i_1__125_n_1\
    );
\ireg[1]_i_1__125\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => out_data_0_TVALID_int,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => out_data_14_TREADY,
      O => \ireg[1]_i_1__125_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__125_n_1\,
      Q => \^ireg_reg[0]_0\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__125_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_385\ is
  port (
    p_0_in : out STD_LOGIC;
    \ireg_reg[0]_0\ : out STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    out_data_13_TREADY : in STD_LOGIC;
    in_data_B_13_user_V_1_reg_2904 : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_385\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_385\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_385\ is
  signal \ireg[0]_i_1__76_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__76_n_1\ : STD_LOGIC;
  signal \^ireg_reg[0]_0\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  \ireg_reg[0]_0\ <= \^ireg_reg[0]_0\;
  p_0_in <= \^p_0_in\;
\ireg[0]_i_1__76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \^ireg_reg[0]_0\,
      I1 => in_data_B_13_user_V_1_reg_2904,
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => out_data_13_TREADY,
      O => \ireg[0]_i_1__76_n_1\
    );
\ireg[1]_i_1__76\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => out_data_0_TVALID_int,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => out_data_13_TREADY,
      O => \ireg[1]_i_1__76_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__76_n_1\,
      Q => \^ireg_reg[0]_0\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__76_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_389\ is
  port (
    p_0_in : out STD_LOGIC;
    \ireg_reg[0]_0\ : out STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    out_data_13_TREADY : in STD_LOGIC;
    in_data_B_13_last_V_1_reg_2909 : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_389\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_389\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_389\ is
  signal \ireg[0]_i_1__92_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__92_n_1\ : STD_LOGIC;
  signal \^ireg_reg[0]_0\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  \ireg_reg[0]_0\ <= \^ireg_reg[0]_0\;
  p_0_in <= \^p_0_in\;
\ireg[0]_i_1__92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \^ireg_reg[0]_0\,
      I1 => in_data_B_13_last_V_1_reg_2909,
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => out_data_13_TREADY,
      O => \ireg[0]_i_1__92_n_1\
    );
\ireg[1]_i_1__92\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => out_data_0_TVALID_int,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => out_data_13_TREADY,
      O => \ireg[1]_i_1__92_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__92_n_1\,
      Q => \^ireg_reg[0]_0\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__92_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_393\ is
  port (
    p_0_in : out STD_LOGIC;
    \ireg_reg[0]_0\ : out STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    out_data_13_TREADY : in STD_LOGIC;
    in_data_B_13_id_V_t_reg_2914 : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_393\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_393\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_393\ is
  signal \ireg[0]_i_1__108_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__108_n_1\ : STD_LOGIC;
  signal \^ireg_reg[0]_0\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  \ireg_reg[0]_0\ <= \^ireg_reg[0]_0\;
  p_0_in <= \^p_0_in\;
\ireg[0]_i_1__108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \^ireg_reg[0]_0\,
      I1 => in_data_B_13_id_V_t_reg_2914,
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => out_data_13_TREADY,
      O => \ireg[0]_i_1__108_n_1\
    );
\ireg[1]_i_1__108\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => out_data_0_TVALID_int,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => out_data_13_TREADY,
      O => \ireg[1]_i_1__108_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__108_n_1\,
      Q => \^ireg_reg[0]_0\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__108_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_395\ is
  port (
    p_0_in : out STD_LOGIC;
    \ireg_reg[0]_0\ : out STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    out_data_13_TREADY : in STD_LOGIC;
    in_data_B_13_dest_V_1_reg_2919 : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_395\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_395\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_395\ is
  signal \ireg[0]_i_1__124_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__124_n_1\ : STD_LOGIC;
  signal \^ireg_reg[0]_0\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  \ireg_reg[0]_0\ <= \^ireg_reg[0]_0\;
  p_0_in <= \^p_0_in\;
\ireg[0]_i_1__124\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \^ireg_reg[0]_0\,
      I1 => in_data_B_13_dest_V_1_reg_2919,
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => out_data_13_TREADY,
      O => \ireg[0]_i_1__124_n_1\
    );
\ireg[1]_i_1__124\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => out_data_0_TVALID_int,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => out_data_13_TREADY,
      O => \ireg[1]_i_1__124_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__124_n_1\,
      Q => \^ireg_reg[0]_0\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__124_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_399\ is
  port (
    p_0_in : out STD_LOGIC;
    \ireg_reg[0]_0\ : out STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    out_data_12_TREADY : in STD_LOGIC;
    in_data_B_12_user_V_1_reg_2869 : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_399\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_399\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_399\ is
  signal \ireg[0]_i_1__75_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__75_n_1\ : STD_LOGIC;
  signal \^ireg_reg[0]_0\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  \ireg_reg[0]_0\ <= \^ireg_reg[0]_0\;
  p_0_in <= \^p_0_in\;
\ireg[0]_i_1__75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \^ireg_reg[0]_0\,
      I1 => in_data_B_12_user_V_1_reg_2869,
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => out_data_12_TREADY,
      O => \ireg[0]_i_1__75_n_1\
    );
\ireg[1]_i_1__75\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => out_data_0_TVALID_int,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => out_data_12_TREADY,
      O => \ireg[1]_i_1__75_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__75_n_1\,
      Q => \^ireg_reg[0]_0\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__75_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_403\ is
  port (
    p_0_in : out STD_LOGIC;
    \ireg_reg[0]_0\ : out STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    out_data_12_TREADY : in STD_LOGIC;
    in_data_B_12_last_V_1_reg_2874 : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_403\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_403\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_403\ is
  signal \ireg[0]_i_1__91_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__91_n_1\ : STD_LOGIC;
  signal \^ireg_reg[0]_0\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  \ireg_reg[0]_0\ <= \^ireg_reg[0]_0\;
  p_0_in <= \^p_0_in\;
\ireg[0]_i_1__91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \^ireg_reg[0]_0\,
      I1 => in_data_B_12_last_V_1_reg_2874,
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => out_data_12_TREADY,
      O => \ireg[0]_i_1__91_n_1\
    );
\ireg[1]_i_1__91\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => out_data_0_TVALID_int,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => out_data_12_TREADY,
      O => \ireg[1]_i_1__91_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__91_n_1\,
      Q => \^ireg_reg[0]_0\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__91_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_407\ is
  port (
    p_0_in : out STD_LOGIC;
    \ireg_reg[0]_0\ : out STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    out_data_12_TREADY : in STD_LOGIC;
    in_data_B_12_id_V_t_reg_2879 : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_407\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_407\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_407\ is
  signal \ireg[0]_i_1__107_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__107_n_1\ : STD_LOGIC;
  signal \^ireg_reg[0]_0\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  \ireg_reg[0]_0\ <= \^ireg_reg[0]_0\;
  p_0_in <= \^p_0_in\;
\ireg[0]_i_1__107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \^ireg_reg[0]_0\,
      I1 => in_data_B_12_id_V_t_reg_2879,
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => out_data_12_TREADY,
      O => \ireg[0]_i_1__107_n_1\
    );
\ireg[1]_i_1__107\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => out_data_0_TVALID_int,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => out_data_12_TREADY,
      O => \ireg[1]_i_1__107_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__107_n_1\,
      Q => \^ireg_reg[0]_0\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__107_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_409\ is
  port (
    p_0_in : out STD_LOGIC;
    \ireg_reg[0]_0\ : out STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    out_data_12_TREADY : in STD_LOGIC;
    in_data_B_12_dest_V_1_reg_2884 : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_409\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_409\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_409\ is
  signal \ireg[0]_i_1__123_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__123_n_1\ : STD_LOGIC;
  signal \^ireg_reg[0]_0\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  \ireg_reg[0]_0\ <= \^ireg_reg[0]_0\;
  p_0_in <= \^p_0_in\;
\ireg[0]_i_1__123\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \^ireg_reg[0]_0\,
      I1 => in_data_B_12_dest_V_1_reg_2884,
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => out_data_12_TREADY,
      O => \ireg[0]_i_1__123_n_1\
    );
\ireg[1]_i_1__123\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => out_data_0_TVALID_int,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => out_data_12_TREADY,
      O => \ireg[1]_i_1__123_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__123_n_1\,
      Q => \^ireg_reg[0]_0\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__123_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_413\ is
  port (
    p_0_in : out STD_LOGIC;
    \ireg_reg[0]_0\ : out STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    out_data_11_TREADY : in STD_LOGIC;
    in_data_B_11_user_V_1_reg_2834 : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_413\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_413\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_413\ is
  signal \ireg[0]_i_1__74_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__74_n_1\ : STD_LOGIC;
  signal \^ireg_reg[0]_0\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  \ireg_reg[0]_0\ <= \^ireg_reg[0]_0\;
  p_0_in <= \^p_0_in\;
\ireg[0]_i_1__74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \^ireg_reg[0]_0\,
      I1 => in_data_B_11_user_V_1_reg_2834,
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => out_data_11_TREADY,
      O => \ireg[0]_i_1__74_n_1\
    );
\ireg[1]_i_1__74\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => out_data_0_TVALID_int,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => out_data_11_TREADY,
      O => \ireg[1]_i_1__74_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__74_n_1\,
      Q => \^ireg_reg[0]_0\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__74_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_417\ is
  port (
    p_0_in : out STD_LOGIC;
    \ireg_reg[0]_0\ : out STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    out_data_11_TREADY : in STD_LOGIC;
    in_data_B_11_last_V_1_reg_2839 : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_417\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_417\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_417\ is
  signal \ireg[0]_i_1__90_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__90_n_1\ : STD_LOGIC;
  signal \^ireg_reg[0]_0\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  \ireg_reg[0]_0\ <= \^ireg_reg[0]_0\;
  p_0_in <= \^p_0_in\;
\ireg[0]_i_1__90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \^ireg_reg[0]_0\,
      I1 => in_data_B_11_last_V_1_reg_2839,
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => out_data_11_TREADY,
      O => \ireg[0]_i_1__90_n_1\
    );
\ireg[1]_i_1__90\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => out_data_0_TVALID_int,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => out_data_11_TREADY,
      O => \ireg[1]_i_1__90_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__90_n_1\,
      Q => \^ireg_reg[0]_0\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__90_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_421\ is
  port (
    p_0_in : out STD_LOGIC;
    \ireg_reg[0]_0\ : out STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    out_data_11_TREADY : in STD_LOGIC;
    in_data_B_11_id_V_t_reg_2844 : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_421\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_421\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_421\ is
  signal \ireg[0]_i_1__106_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__106_n_1\ : STD_LOGIC;
  signal \^ireg_reg[0]_0\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  \ireg_reg[0]_0\ <= \^ireg_reg[0]_0\;
  p_0_in <= \^p_0_in\;
\ireg[0]_i_1__106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \^ireg_reg[0]_0\,
      I1 => in_data_B_11_id_V_t_reg_2844,
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => out_data_11_TREADY,
      O => \ireg[0]_i_1__106_n_1\
    );
\ireg[1]_i_1__106\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => out_data_0_TVALID_int,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => out_data_11_TREADY,
      O => \ireg[1]_i_1__106_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__106_n_1\,
      Q => \^ireg_reg[0]_0\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__106_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_423\ is
  port (
    p_0_in : out STD_LOGIC;
    \ireg_reg[0]_0\ : out STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    out_data_11_TREADY : in STD_LOGIC;
    in_data_B_11_dest_V_1_reg_2849 : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_423\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_423\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_423\ is
  signal \ireg[0]_i_1__122_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__122_n_1\ : STD_LOGIC;
  signal \^ireg_reg[0]_0\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  \ireg_reg[0]_0\ <= \^ireg_reg[0]_0\;
  p_0_in <= \^p_0_in\;
\ireg[0]_i_1__122\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \^ireg_reg[0]_0\,
      I1 => in_data_B_11_dest_V_1_reg_2849,
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => out_data_11_TREADY,
      O => \ireg[0]_i_1__122_n_1\
    );
\ireg[1]_i_1__122\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => out_data_0_TVALID_int,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => out_data_11_TREADY,
      O => \ireg[1]_i_1__122_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__122_n_1\,
      Q => \^ireg_reg[0]_0\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__122_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_427\ is
  port (
    p_0_in : out STD_LOGIC;
    \ireg_reg[0]_0\ : out STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    out_data_10_TREADY : in STD_LOGIC;
    in_data_B_10_user_V_1_reg_2799 : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_427\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_427\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_427\ is
  signal \ireg[0]_i_1__73_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__73_n_1\ : STD_LOGIC;
  signal \^ireg_reg[0]_0\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  \ireg_reg[0]_0\ <= \^ireg_reg[0]_0\;
  p_0_in <= \^p_0_in\;
\ireg[0]_i_1__73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \^ireg_reg[0]_0\,
      I1 => in_data_B_10_user_V_1_reg_2799,
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => out_data_10_TREADY,
      O => \ireg[0]_i_1__73_n_1\
    );
\ireg[1]_i_1__73\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => out_data_0_TVALID_int,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => out_data_10_TREADY,
      O => \ireg[1]_i_1__73_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__73_n_1\,
      Q => \^ireg_reg[0]_0\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__73_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_431\ is
  port (
    p_0_in : out STD_LOGIC;
    \ireg_reg[0]_0\ : out STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    out_data_10_TREADY : in STD_LOGIC;
    in_data_B_10_last_V_1_reg_2804 : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_431\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_431\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_431\ is
  signal \ireg[0]_i_1__89_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__89_n_1\ : STD_LOGIC;
  signal \^ireg_reg[0]_0\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  \ireg_reg[0]_0\ <= \^ireg_reg[0]_0\;
  p_0_in <= \^p_0_in\;
\ireg[0]_i_1__89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \^ireg_reg[0]_0\,
      I1 => in_data_B_10_last_V_1_reg_2804,
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => out_data_10_TREADY,
      O => \ireg[0]_i_1__89_n_1\
    );
\ireg[1]_i_1__89\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => out_data_0_TVALID_int,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => out_data_10_TREADY,
      O => \ireg[1]_i_1__89_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__89_n_1\,
      Q => \^ireg_reg[0]_0\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__89_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_435\ is
  port (
    p_0_in : out STD_LOGIC;
    \ireg_reg[0]_0\ : out STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    out_data_10_TREADY : in STD_LOGIC;
    in_data_B_10_id_V_t_reg_2809 : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_435\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_435\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_435\ is
  signal \ireg[0]_i_1__105_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__105_n_1\ : STD_LOGIC;
  signal \^ireg_reg[0]_0\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  \ireg_reg[0]_0\ <= \^ireg_reg[0]_0\;
  p_0_in <= \^p_0_in\;
\ireg[0]_i_1__105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \^ireg_reg[0]_0\,
      I1 => in_data_B_10_id_V_t_reg_2809,
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => out_data_10_TREADY,
      O => \ireg[0]_i_1__105_n_1\
    );
\ireg[1]_i_1__105\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => out_data_0_TVALID_int,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => out_data_10_TREADY,
      O => \ireg[1]_i_1__105_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__105_n_1\,
      Q => \^ireg_reg[0]_0\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__105_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_437\ is
  port (
    p_0_in : out STD_LOGIC;
    \ireg_reg[0]_0\ : out STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    out_data_10_TREADY : in STD_LOGIC;
    in_data_B_10_dest_V_1_reg_2814 : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_437\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_437\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_437\ is
  signal \ireg[0]_i_1__121_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__121_n_1\ : STD_LOGIC;
  signal \^ireg_reg[0]_0\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  \ireg_reg[0]_0\ <= \^ireg_reg[0]_0\;
  p_0_in <= \^p_0_in\;
\ireg[0]_i_1__121\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \^ireg_reg[0]_0\,
      I1 => in_data_B_10_dest_V_1_reg_2814,
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => out_data_10_TREADY,
      O => \ireg[0]_i_1__121_n_1\
    );
\ireg[1]_i_1__121\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => out_data_0_TVALID_int,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => out_data_10_TREADY,
      O => \ireg[1]_i_1__121_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__121_n_1\,
      Q => \^ireg_reg[0]_0\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__121_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_441\ is
  port (
    p_0_in : out STD_LOGIC;
    \ireg_reg[0]_0\ : out STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    out_data_0_TREADY : in STD_LOGIC;
    in_data_B_0_user_V_s_reg_2449 : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_441\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_441\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_441\ is
  signal \ireg[0]_i_1__63_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__63_n_1\ : STD_LOGIC;
  signal \^ireg_reg[0]_0\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  \ireg_reg[0]_0\ <= \^ireg_reg[0]_0\;
  p_0_in <= \^p_0_in\;
\ireg[0]_i_1__63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \^ireg_reg[0]_0\,
      I1 => in_data_B_0_user_V_s_reg_2449,
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => out_data_0_TREADY,
      O => \ireg[0]_i_1__63_n_1\
    );
\ireg[1]_i_1__63\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => out_data_0_TVALID_int,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => out_data_0_TREADY,
      O => \ireg[1]_i_1__63_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__63_n_1\,
      Q => \^ireg_reg[0]_0\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__63_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_445\ is
  port (
    p_0_in : out STD_LOGIC;
    \ireg_reg[0]_0\ : out STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    out_data_0_TREADY : in STD_LOGIC;
    in_data_B_0_last_V_s_reg_2454 : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_445\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_445\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_445\ is
  signal \ireg[0]_i_1__79_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__79_n_1\ : STD_LOGIC;
  signal \^ireg_reg[0]_0\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  \ireg_reg[0]_0\ <= \^ireg_reg[0]_0\;
  p_0_in <= \^p_0_in\;
\ireg[0]_i_1__79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \^ireg_reg[0]_0\,
      I1 => in_data_B_0_last_V_s_reg_2454,
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => out_data_0_TREADY,
      O => \ireg[0]_i_1__79_n_1\
    );
\ireg[1]_i_1__79\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => out_data_0_TVALID_int,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => out_data_0_TREADY,
      O => \ireg[1]_i_1__79_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__79_n_1\,
      Q => \^ireg_reg[0]_0\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__79_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_449\ is
  port (
    p_0_in : out STD_LOGIC;
    \ireg_reg[0]_0\ : out STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    out_data_0_TREADY : in STD_LOGIC;
    in_data_B_0_id_V_tm_reg_2459 : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_449\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_449\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_449\ is
  signal \ireg[0]_i_1__95_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__95_n_1\ : STD_LOGIC;
  signal \^ireg_reg[0]_0\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  \ireg_reg[0]_0\ <= \^ireg_reg[0]_0\;
  p_0_in <= \^p_0_in\;
\ireg[0]_i_1__95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \^ireg_reg[0]_0\,
      I1 => in_data_B_0_id_V_tm_reg_2459,
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => out_data_0_TREADY,
      O => \ireg[0]_i_1__95_n_1\
    );
\ireg[1]_i_1__95\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => out_data_0_TVALID_int,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => out_data_0_TREADY,
      O => \ireg[1]_i_1__95_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__95_n_1\,
      Q => \^ireg_reg[0]_0\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__95_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_451\ is
  port (
    p_0_in : out STD_LOGIC;
    \ireg_reg[0]_0\ : out STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    out_data_0_TREADY : in STD_LOGIC;
    in_data_B_0_dest_V_s_reg_2464 : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_451\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_451\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_451\ is
  signal \ireg[0]_i_1__111_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__111_n_1\ : STD_LOGIC;
  signal \^ireg_reg[0]_0\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  \ireg_reg[0]_0\ <= \^ireg_reg[0]_0\;
  p_0_in <= \^p_0_in\;
\ireg[0]_i_1__111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \^ireg_reg[0]_0\,
      I1 => in_data_B_0_dest_V_s_reg_2464,
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => out_data_0_TREADY,
      O => \ireg[0]_i_1__111_n_1\
    );
\ireg[1]_i_1__111\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => out_data_0_TVALID_int,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => out_data_0_TREADY,
      O => \ireg[1]_i_1__111_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__111_n_1\,
      Q => \^ireg_reg[0]_0\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__111_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_455\ is
  port (
    cdata : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : out STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_B_9_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_9_TVALID : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_455\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_455\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_455\ is
  signal \ireg[0]_i_1__8_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__8_n_1\ : STD_LOGIC;
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  p_0_in <= \^p_0_in\;
\cdata__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^p_0_in\,
      I2 => ap_rst_n,
      I3 => in_data_B_9_TUSER(0),
      O => cdata(0)
    );
\ireg[0]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => in_data_B_9_TUSER(0),
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => in_data_A_0_TREADY_int,
      O => \ireg[0]_i_1__8_n_1\
    );
\ireg[1]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => in_data_B_9_TVALID,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => in_data_A_0_TREADY_int,
      O => \ireg[1]_i_1__8_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__8_n_1\,
      Q => \ireg_reg_n_1_[0]\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__8_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_459\ is
  port (
    cdata : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : out STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_B_9_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_9_TVALID : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_459\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_459\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_459\ is
  signal \ireg[0]_i_1__24_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__24_n_1\ : STD_LOGIC;
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  p_0_in <= \^p_0_in\;
\cdata__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^p_0_in\,
      I2 => ap_rst_n,
      I3 => in_data_B_9_TLAST(0),
      O => cdata(0)
    );
\ireg[0]_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => in_data_B_9_TLAST(0),
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => in_data_A_0_TREADY_int,
      O => \ireg[0]_i_1__24_n_1\
    );
\ireg[1]_i_1__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => in_data_B_9_TVALID,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => in_data_A_0_TREADY_int,
      O => \ireg[1]_i_1__24_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__24_n_1\,
      Q => \ireg_reg_n_1_[0]\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__24_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_463\ is
  port (
    cdata : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : out STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_B_9_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_9_TVALID : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_463\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_463\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_463\ is
  signal \ireg[0]_i_1__40_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__40_n_1\ : STD_LOGIC;
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  p_0_in <= \^p_0_in\;
\cdata__40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^p_0_in\,
      I2 => ap_rst_n,
      I3 => in_data_B_9_TID(0),
      O => cdata(0)
    );
\ireg[0]_i_1__40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => in_data_B_9_TID(0),
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => in_data_A_0_TREADY_int,
      O => \ireg[0]_i_1__40_n_1\
    );
\ireg[1]_i_1__40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => in_data_B_9_TVALID,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => in_data_A_0_TREADY_int,
      O => \ireg[1]_i_1__40_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__40_n_1\,
      Q => \ireg_reg_n_1_[0]\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__40_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_465\ is
  port (
    cdata : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : out STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_B_9_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_9_TVALID : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_465\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_465\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_465\ is
  signal \ireg[0]_i_1__56_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__56_n_1\ : STD_LOGIC;
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  p_0_in <= \^p_0_in\;
\cdata__56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^p_0_in\,
      I2 => ap_rst_n,
      I3 => in_data_B_9_TDEST(0),
      O => cdata(0)
    );
\ireg[0]_i_1__56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => in_data_B_9_TDEST(0),
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => in_data_A_0_TREADY_int,
      O => \ireg[0]_i_1__56_n_1\
    );
\ireg[1]_i_1__56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => in_data_B_9_TVALID,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => in_data_A_0_TREADY_int,
      O => \ireg[1]_i_1__56_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__56_n_1\,
      Q => \ireg_reg_n_1_[0]\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__56_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_469\ is
  port (
    cdata : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : out STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_B_8_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_8_TVALID : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_469\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_469\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_469\ is
  signal \ireg[0]_i_1__7_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__7_n_1\ : STD_LOGIC;
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  p_0_in <= \^p_0_in\;
\cdata__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^p_0_in\,
      I2 => ap_rst_n,
      I3 => in_data_B_8_TUSER(0),
      O => cdata(0)
    );
\ireg[0]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => in_data_B_8_TUSER(0),
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => in_data_A_0_TREADY_int,
      O => \ireg[0]_i_1__7_n_1\
    );
\ireg[1]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => in_data_B_8_TVALID,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => in_data_A_0_TREADY_int,
      O => \ireg[1]_i_1__7_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__7_n_1\,
      Q => \ireg_reg_n_1_[0]\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__7_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_473\ is
  port (
    cdata : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : out STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_B_8_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_8_TVALID : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_473\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_473\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_473\ is
  signal \ireg[0]_i_1__23_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__23_n_1\ : STD_LOGIC;
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  p_0_in <= \^p_0_in\;
\cdata__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^p_0_in\,
      I2 => ap_rst_n,
      I3 => in_data_B_8_TLAST(0),
      O => cdata(0)
    );
\ireg[0]_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => in_data_B_8_TLAST(0),
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => in_data_A_0_TREADY_int,
      O => \ireg[0]_i_1__23_n_1\
    );
\ireg[1]_i_1__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => in_data_B_8_TVALID,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => in_data_A_0_TREADY_int,
      O => \ireg[1]_i_1__23_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__23_n_1\,
      Q => \ireg_reg_n_1_[0]\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__23_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_477\ is
  port (
    cdata : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : out STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_B_8_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_8_TVALID : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_477\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_477\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_477\ is
  signal \ireg[0]_i_1__39_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__39_n_1\ : STD_LOGIC;
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  p_0_in <= \^p_0_in\;
\cdata__39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^p_0_in\,
      I2 => ap_rst_n,
      I3 => in_data_B_8_TID(0),
      O => cdata(0)
    );
\ireg[0]_i_1__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => in_data_B_8_TID(0),
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => in_data_A_0_TREADY_int,
      O => \ireg[0]_i_1__39_n_1\
    );
\ireg[1]_i_1__39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => in_data_B_8_TVALID,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => in_data_A_0_TREADY_int,
      O => \ireg[1]_i_1__39_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__39_n_1\,
      Q => \ireg_reg_n_1_[0]\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__39_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_479\ is
  port (
    cdata : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : out STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_B_8_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_8_TVALID : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_479\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_479\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_479\ is
  signal \ireg[0]_i_1__55_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__55_n_1\ : STD_LOGIC;
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  p_0_in <= \^p_0_in\;
\cdata__55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^p_0_in\,
      I2 => ap_rst_n,
      I3 => in_data_B_8_TDEST(0),
      O => cdata(0)
    );
\ireg[0]_i_1__55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => in_data_B_8_TDEST(0),
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => in_data_A_0_TREADY_int,
      O => \ireg[0]_i_1__55_n_1\
    );
\ireg[1]_i_1__55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => in_data_B_8_TVALID,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => in_data_A_0_TREADY_int,
      O => \ireg[1]_i_1__55_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__55_n_1\,
      Q => \ireg_reg_n_1_[0]\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__55_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_483\ is
  port (
    cdata : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : out STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_B_7_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_7_TVALID : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_483\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_483\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_483\ is
  signal \ireg[0]_i_1__6_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__6_n_1\ : STD_LOGIC;
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  p_0_in <= \^p_0_in\;
\cdata__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^p_0_in\,
      I2 => ap_rst_n,
      I3 => in_data_B_7_TUSER(0),
      O => cdata(0)
    );
\ireg[0]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => in_data_B_7_TUSER(0),
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => in_data_A_0_TREADY_int,
      O => \ireg[0]_i_1__6_n_1\
    );
\ireg[1]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => in_data_B_7_TVALID,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => in_data_A_0_TREADY_int,
      O => \ireg[1]_i_1__6_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__6_n_1\,
      Q => \ireg_reg_n_1_[0]\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__6_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_487\ is
  port (
    cdata : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : out STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_B_7_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_7_TVALID : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_487\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_487\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_487\ is
  signal \ireg[0]_i_1__22_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__22_n_1\ : STD_LOGIC;
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  p_0_in <= \^p_0_in\;
\cdata__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^p_0_in\,
      I2 => ap_rst_n,
      I3 => in_data_B_7_TLAST(0),
      O => cdata(0)
    );
\ireg[0]_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => in_data_B_7_TLAST(0),
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => in_data_A_0_TREADY_int,
      O => \ireg[0]_i_1__22_n_1\
    );
\ireg[1]_i_1__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => in_data_B_7_TVALID,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => in_data_A_0_TREADY_int,
      O => \ireg[1]_i_1__22_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__22_n_1\,
      Q => \ireg_reg_n_1_[0]\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__22_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_491\ is
  port (
    cdata : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : out STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_B_7_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_7_TVALID : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_491\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_491\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_491\ is
  signal \ireg[0]_i_1__38_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__38_n_1\ : STD_LOGIC;
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  p_0_in <= \^p_0_in\;
\cdata__38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^p_0_in\,
      I2 => ap_rst_n,
      I3 => in_data_B_7_TID(0),
      O => cdata(0)
    );
\ireg[0]_i_1__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => in_data_B_7_TID(0),
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => in_data_A_0_TREADY_int,
      O => \ireg[0]_i_1__38_n_1\
    );
\ireg[1]_i_1__38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => in_data_B_7_TVALID,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => in_data_A_0_TREADY_int,
      O => \ireg[1]_i_1__38_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__38_n_1\,
      Q => \ireg_reg_n_1_[0]\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__38_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_493\ is
  port (
    cdata : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : out STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_B_7_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_7_TVALID : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_493\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_493\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_493\ is
  signal \ireg[0]_i_1__54_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__54_n_1\ : STD_LOGIC;
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  p_0_in <= \^p_0_in\;
\cdata__54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^p_0_in\,
      I2 => ap_rst_n,
      I3 => in_data_B_7_TDEST(0),
      O => cdata(0)
    );
\ireg[0]_i_1__54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => in_data_B_7_TDEST(0),
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => in_data_A_0_TREADY_int,
      O => \ireg[0]_i_1__54_n_1\
    );
\ireg[1]_i_1__54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => in_data_B_7_TVALID,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => in_data_A_0_TREADY_int,
      O => \ireg[1]_i_1__54_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__54_n_1\,
      Q => \ireg_reg_n_1_[0]\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__54_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_497\ is
  port (
    cdata : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : out STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_B_6_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_6_TVALID : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_497\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_497\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_497\ is
  signal \ireg[0]_i_1__5_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__5_n_1\ : STD_LOGIC;
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  p_0_in <= \^p_0_in\;
\cdata__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^p_0_in\,
      I2 => ap_rst_n,
      I3 => in_data_B_6_TUSER(0),
      O => cdata(0)
    );
\ireg[0]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => in_data_B_6_TUSER(0),
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => in_data_A_0_TREADY_int,
      O => \ireg[0]_i_1__5_n_1\
    );
\ireg[1]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => in_data_B_6_TVALID,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => in_data_A_0_TREADY_int,
      O => \ireg[1]_i_1__5_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__5_n_1\,
      Q => \ireg_reg_n_1_[0]\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__5_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_501\ is
  port (
    cdata : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : out STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_B_6_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_6_TVALID : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_501\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_501\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_501\ is
  signal \ireg[0]_i_1__21_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__21_n_1\ : STD_LOGIC;
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  p_0_in <= \^p_0_in\;
\cdata__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^p_0_in\,
      I2 => ap_rst_n,
      I3 => in_data_B_6_TLAST(0),
      O => cdata(0)
    );
\ireg[0]_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => in_data_B_6_TLAST(0),
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => in_data_A_0_TREADY_int,
      O => \ireg[0]_i_1__21_n_1\
    );
\ireg[1]_i_1__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => in_data_B_6_TVALID,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => in_data_A_0_TREADY_int,
      O => \ireg[1]_i_1__21_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__21_n_1\,
      Q => \ireg_reg_n_1_[0]\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__21_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_505\ is
  port (
    cdata : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : out STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_B_6_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_6_TVALID : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_505\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_505\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_505\ is
  signal \ireg[0]_i_1__37_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__37_n_1\ : STD_LOGIC;
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  p_0_in <= \^p_0_in\;
\cdata__37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^p_0_in\,
      I2 => ap_rst_n,
      I3 => in_data_B_6_TID(0),
      O => cdata(0)
    );
\ireg[0]_i_1__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => in_data_B_6_TID(0),
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => in_data_A_0_TREADY_int,
      O => \ireg[0]_i_1__37_n_1\
    );
\ireg[1]_i_1__37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => in_data_B_6_TVALID,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => in_data_A_0_TREADY_int,
      O => \ireg[1]_i_1__37_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__37_n_1\,
      Q => \ireg_reg_n_1_[0]\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__37_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_507\ is
  port (
    cdata : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : out STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_B_6_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_6_TVALID : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_507\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_507\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_507\ is
  signal \ireg[0]_i_1__53_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__53_n_1\ : STD_LOGIC;
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  p_0_in <= \^p_0_in\;
\cdata__53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^p_0_in\,
      I2 => ap_rst_n,
      I3 => in_data_B_6_TDEST(0),
      O => cdata(0)
    );
\ireg[0]_i_1__53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => in_data_B_6_TDEST(0),
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => in_data_A_0_TREADY_int,
      O => \ireg[0]_i_1__53_n_1\
    );
\ireg[1]_i_1__53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => in_data_B_6_TVALID,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => in_data_A_0_TREADY_int,
      O => \ireg[1]_i_1__53_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__53_n_1\,
      Q => \ireg_reg_n_1_[0]\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__53_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_511\ is
  port (
    cdata : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : out STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_B_5_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_5_TVALID : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_511\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_511\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_511\ is
  signal \ireg[0]_i_1__4_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__4_n_1\ : STD_LOGIC;
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  p_0_in <= \^p_0_in\;
\cdata__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^p_0_in\,
      I2 => ap_rst_n,
      I3 => in_data_B_5_TUSER(0),
      O => cdata(0)
    );
\ireg[0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => in_data_B_5_TUSER(0),
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => in_data_A_0_TREADY_int,
      O => \ireg[0]_i_1__4_n_1\
    );
\ireg[1]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => in_data_B_5_TVALID,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => in_data_A_0_TREADY_int,
      O => \ireg[1]_i_1__4_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__4_n_1\,
      Q => \ireg_reg_n_1_[0]\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__4_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_515\ is
  port (
    cdata : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : out STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_B_5_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_5_TVALID : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_515\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_515\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_515\ is
  signal \ireg[0]_i_1__20_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__20_n_1\ : STD_LOGIC;
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  p_0_in <= \^p_0_in\;
\cdata__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^p_0_in\,
      I2 => ap_rst_n,
      I3 => in_data_B_5_TLAST(0),
      O => cdata(0)
    );
\ireg[0]_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => in_data_B_5_TLAST(0),
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => in_data_A_0_TREADY_int,
      O => \ireg[0]_i_1__20_n_1\
    );
\ireg[1]_i_1__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => in_data_B_5_TVALID,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => in_data_A_0_TREADY_int,
      O => \ireg[1]_i_1__20_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__20_n_1\,
      Q => \ireg_reg_n_1_[0]\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__20_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_519\ is
  port (
    cdata : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : out STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_B_5_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_5_TVALID : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_519\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_519\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_519\ is
  signal \ireg[0]_i_1__36_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__36_n_1\ : STD_LOGIC;
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  p_0_in <= \^p_0_in\;
\cdata__36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^p_0_in\,
      I2 => ap_rst_n,
      I3 => in_data_B_5_TID(0),
      O => cdata(0)
    );
\ireg[0]_i_1__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => in_data_B_5_TID(0),
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => in_data_A_0_TREADY_int,
      O => \ireg[0]_i_1__36_n_1\
    );
\ireg[1]_i_1__36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => in_data_B_5_TVALID,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => in_data_A_0_TREADY_int,
      O => \ireg[1]_i_1__36_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__36_n_1\,
      Q => \ireg_reg_n_1_[0]\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__36_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_521\ is
  port (
    cdata : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : out STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_B_5_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_5_TVALID : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_521\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_521\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_521\ is
  signal \ireg[0]_i_1__52_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__52_n_1\ : STD_LOGIC;
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  p_0_in <= \^p_0_in\;
\cdata__52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^p_0_in\,
      I2 => ap_rst_n,
      I3 => in_data_B_5_TDEST(0),
      O => cdata(0)
    );
\ireg[0]_i_1__52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => in_data_B_5_TDEST(0),
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => in_data_A_0_TREADY_int,
      O => \ireg[0]_i_1__52_n_1\
    );
\ireg[1]_i_1__52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => in_data_B_5_TVALID,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => in_data_A_0_TREADY_int,
      O => \ireg[1]_i_1__52_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__52_n_1\,
      Q => \ireg_reg_n_1_[0]\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__52_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_525\ is
  port (
    cdata : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : out STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_B_4_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_4_TVALID : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_525\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_525\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_525\ is
  signal \ireg[0]_i_1__3_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__3_n_1\ : STD_LOGIC;
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  p_0_in <= \^p_0_in\;
\cdata__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^p_0_in\,
      I2 => ap_rst_n,
      I3 => in_data_B_4_TUSER(0),
      O => cdata(0)
    );
\ireg[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => in_data_B_4_TUSER(0),
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => in_data_A_0_TREADY_int,
      O => \ireg[0]_i_1__3_n_1\
    );
\ireg[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => in_data_B_4_TVALID,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => in_data_A_0_TREADY_int,
      O => \ireg[1]_i_1__3_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__3_n_1\,
      Q => \ireg_reg_n_1_[0]\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__3_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_529\ is
  port (
    cdata : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : out STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_B_4_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_4_TVALID : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_529\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_529\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_529\ is
  signal \ireg[0]_i_1__19_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__19_n_1\ : STD_LOGIC;
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  p_0_in <= \^p_0_in\;
\cdata__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^p_0_in\,
      I2 => ap_rst_n,
      I3 => in_data_B_4_TLAST(0),
      O => cdata(0)
    );
\ireg[0]_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => in_data_B_4_TLAST(0),
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => in_data_A_0_TREADY_int,
      O => \ireg[0]_i_1__19_n_1\
    );
\ireg[1]_i_1__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => in_data_B_4_TVALID,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => in_data_A_0_TREADY_int,
      O => \ireg[1]_i_1__19_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__19_n_1\,
      Q => \ireg_reg_n_1_[0]\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__19_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_533\ is
  port (
    cdata : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : out STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_B_4_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_4_TVALID : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_533\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_533\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_533\ is
  signal \ireg[0]_i_1__35_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__35_n_1\ : STD_LOGIC;
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  p_0_in <= \^p_0_in\;
\cdata__35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^p_0_in\,
      I2 => ap_rst_n,
      I3 => in_data_B_4_TID(0),
      O => cdata(0)
    );
\ireg[0]_i_1__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => in_data_B_4_TID(0),
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => in_data_A_0_TREADY_int,
      O => \ireg[0]_i_1__35_n_1\
    );
\ireg[1]_i_1__35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => in_data_B_4_TVALID,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => in_data_A_0_TREADY_int,
      O => \ireg[1]_i_1__35_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__35_n_1\,
      Q => \ireg_reg_n_1_[0]\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__35_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_535\ is
  port (
    cdata : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : out STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_B_4_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_4_TVALID : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_535\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_535\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_535\ is
  signal \ireg[0]_i_1__51_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__51_n_1\ : STD_LOGIC;
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  p_0_in <= \^p_0_in\;
\cdata__51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^p_0_in\,
      I2 => ap_rst_n,
      I3 => in_data_B_4_TDEST(0),
      O => cdata(0)
    );
\ireg[0]_i_1__51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => in_data_B_4_TDEST(0),
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => in_data_A_0_TREADY_int,
      O => \ireg[0]_i_1__51_n_1\
    );
\ireg[1]_i_1__51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => in_data_B_4_TVALID,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => in_data_A_0_TREADY_int,
      O => \ireg[1]_i_1__51_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__51_n_1\,
      Q => \ireg_reg_n_1_[0]\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__51_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_539\ is
  port (
    cdata : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : out STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_B_3_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_3_TVALID : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_539\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_539\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_539\ is
  signal \ireg[0]_i_1__2_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__2_n_1\ : STD_LOGIC;
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  p_0_in <= \^p_0_in\;
\cdata__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^p_0_in\,
      I2 => ap_rst_n,
      I3 => in_data_B_3_TUSER(0),
      O => cdata(0)
    );
\ireg[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => in_data_B_3_TUSER(0),
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => in_data_A_0_TREADY_int,
      O => \ireg[0]_i_1__2_n_1\
    );
\ireg[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => in_data_B_3_TVALID,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => in_data_A_0_TREADY_int,
      O => \ireg[1]_i_1__2_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__2_n_1\,
      Q => \ireg_reg_n_1_[0]\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__2_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_543\ is
  port (
    cdata : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : out STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_B_3_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_3_TVALID : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_543\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_543\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_543\ is
  signal \ireg[0]_i_1__18_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__18_n_1\ : STD_LOGIC;
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  p_0_in <= \^p_0_in\;
\cdata__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^p_0_in\,
      I2 => ap_rst_n,
      I3 => in_data_B_3_TLAST(0),
      O => cdata(0)
    );
\ireg[0]_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => in_data_B_3_TLAST(0),
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => in_data_A_0_TREADY_int,
      O => \ireg[0]_i_1__18_n_1\
    );
\ireg[1]_i_1__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => in_data_B_3_TVALID,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => in_data_A_0_TREADY_int,
      O => \ireg[1]_i_1__18_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__18_n_1\,
      Q => \ireg_reg_n_1_[0]\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__18_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_547\ is
  port (
    cdata : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : out STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_B_3_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_3_TVALID : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_547\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_547\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_547\ is
  signal \ireg[0]_i_1__34_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__34_n_1\ : STD_LOGIC;
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  p_0_in <= \^p_0_in\;
\cdata__34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^p_0_in\,
      I2 => ap_rst_n,
      I3 => in_data_B_3_TID(0),
      O => cdata(0)
    );
\ireg[0]_i_1__34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => in_data_B_3_TID(0),
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => in_data_A_0_TREADY_int,
      O => \ireg[0]_i_1__34_n_1\
    );
\ireg[1]_i_1__34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => in_data_B_3_TVALID,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => in_data_A_0_TREADY_int,
      O => \ireg[1]_i_1__34_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__34_n_1\,
      Q => \ireg_reg_n_1_[0]\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__34_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_549\ is
  port (
    cdata : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : out STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_B_3_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_3_TVALID : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_549\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_549\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_549\ is
  signal \ireg[0]_i_1__50_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__50_n_1\ : STD_LOGIC;
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  p_0_in <= \^p_0_in\;
\cdata__50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^p_0_in\,
      I2 => ap_rst_n,
      I3 => in_data_B_3_TDEST(0),
      O => cdata(0)
    );
\ireg[0]_i_1__50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => in_data_B_3_TDEST(0),
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => in_data_A_0_TREADY_int,
      O => \ireg[0]_i_1__50_n_1\
    );
\ireg[1]_i_1__50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => in_data_B_3_TVALID,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => in_data_A_0_TREADY_int,
      O => \ireg[1]_i_1__50_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__50_n_1\,
      Q => \ireg_reg_n_1_[0]\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__50_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_553\ is
  port (
    cdata : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : out STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_B_2_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_2_TVALID : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_553\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_553\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_553\ is
  signal \ireg[0]_i_1__1_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__1_n_1\ : STD_LOGIC;
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  p_0_in <= \^p_0_in\;
\cdata__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^p_0_in\,
      I2 => ap_rst_n,
      I3 => in_data_B_2_TUSER(0),
      O => cdata(0)
    );
\ireg[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => in_data_B_2_TUSER(0),
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => in_data_A_0_TREADY_int,
      O => \ireg[0]_i_1__1_n_1\
    );
\ireg[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => in_data_B_2_TVALID,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => in_data_A_0_TREADY_int,
      O => \ireg[1]_i_1__1_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__1_n_1\,
      Q => \ireg_reg_n_1_[0]\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__1_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_557\ is
  port (
    cdata : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : out STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_B_2_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_2_TVALID : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_557\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_557\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_557\ is
  signal \ireg[0]_i_1__17_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__17_n_1\ : STD_LOGIC;
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  p_0_in <= \^p_0_in\;
\cdata__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^p_0_in\,
      I2 => ap_rst_n,
      I3 => in_data_B_2_TLAST(0),
      O => cdata(0)
    );
\ireg[0]_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => in_data_B_2_TLAST(0),
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => in_data_A_0_TREADY_int,
      O => \ireg[0]_i_1__17_n_1\
    );
\ireg[1]_i_1__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => in_data_B_2_TVALID,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => in_data_A_0_TREADY_int,
      O => \ireg[1]_i_1__17_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__17_n_1\,
      Q => \ireg_reg_n_1_[0]\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__17_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_561\ is
  port (
    cdata : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : out STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_B_2_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_2_TVALID : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_561\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_561\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_561\ is
  signal \ireg[0]_i_1__33_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__33_n_1\ : STD_LOGIC;
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  p_0_in <= \^p_0_in\;
\cdata__33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^p_0_in\,
      I2 => ap_rst_n,
      I3 => in_data_B_2_TID(0),
      O => cdata(0)
    );
\ireg[0]_i_1__33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => in_data_B_2_TID(0),
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => in_data_A_0_TREADY_int,
      O => \ireg[0]_i_1__33_n_1\
    );
\ireg[1]_i_1__33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => in_data_B_2_TVALID,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => in_data_A_0_TREADY_int,
      O => \ireg[1]_i_1__33_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__33_n_1\,
      Q => \ireg_reg_n_1_[0]\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__33_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_563\ is
  port (
    cdata : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : out STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_B_2_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_2_TVALID : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_563\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_563\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_563\ is
  signal \ireg[0]_i_1__49_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__49_n_1\ : STD_LOGIC;
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  p_0_in <= \^p_0_in\;
\cdata__49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^p_0_in\,
      I2 => ap_rst_n,
      I3 => in_data_B_2_TDEST(0),
      O => cdata(0)
    );
\ireg[0]_i_1__49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => in_data_B_2_TDEST(0),
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => in_data_A_0_TREADY_int,
      O => \ireg[0]_i_1__49_n_1\
    );
\ireg[1]_i_1__49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => in_data_B_2_TVALID,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => in_data_A_0_TREADY_int,
      O => \ireg[1]_i_1__49_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__49_n_1\,
      Q => \ireg_reg_n_1_[0]\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__49_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_567\ is
  port (
    cdata : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : out STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_B_1_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_1_TVALID : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_567\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_567\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_567\ is
  signal \ireg[0]_i_1__0_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__0_n_1\ : STD_LOGIC;
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  p_0_in <= \^p_0_in\;
\cdata__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^p_0_in\,
      I2 => ap_rst_n,
      I3 => in_data_B_1_TUSER(0),
      O => cdata(0)
    );
\ireg[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => in_data_B_1_TUSER(0),
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => in_data_A_0_TREADY_int,
      O => \ireg[0]_i_1__0_n_1\
    );
\ireg[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => in_data_B_1_TVALID,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => in_data_A_0_TREADY_int,
      O => \ireg[1]_i_1__0_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__0_n_1\,
      Q => \ireg_reg_n_1_[0]\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__0_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_571\ is
  port (
    cdata : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : out STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_B_1_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_1_TVALID : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_571\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_571\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_571\ is
  signal \ireg[0]_i_1__16_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__16_n_1\ : STD_LOGIC;
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  p_0_in <= \^p_0_in\;
\cdata__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^p_0_in\,
      I2 => ap_rst_n,
      I3 => in_data_B_1_TLAST(0),
      O => cdata(0)
    );
\ireg[0]_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => in_data_B_1_TLAST(0),
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => in_data_A_0_TREADY_int,
      O => \ireg[0]_i_1__16_n_1\
    );
\ireg[1]_i_1__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => in_data_B_1_TVALID,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => in_data_A_0_TREADY_int,
      O => \ireg[1]_i_1__16_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__16_n_1\,
      Q => \ireg_reg_n_1_[0]\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__16_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_575\ is
  port (
    cdata : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : out STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_B_1_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_1_TVALID : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_575\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_575\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_575\ is
  signal \ireg[0]_i_1__32_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__32_n_1\ : STD_LOGIC;
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  p_0_in <= \^p_0_in\;
\cdata__32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^p_0_in\,
      I2 => ap_rst_n,
      I3 => in_data_B_1_TID(0),
      O => cdata(0)
    );
\ireg[0]_i_1__32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => in_data_B_1_TID(0),
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => in_data_A_0_TREADY_int,
      O => \ireg[0]_i_1__32_n_1\
    );
\ireg[1]_i_1__32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => in_data_B_1_TVALID,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => in_data_A_0_TREADY_int,
      O => \ireg[1]_i_1__32_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__32_n_1\,
      Q => \ireg_reg_n_1_[0]\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__32_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_577\ is
  port (
    cdata : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : out STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_B_1_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_1_TVALID : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_577\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_577\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_577\ is
  signal \ireg[0]_i_1__48_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__48_n_1\ : STD_LOGIC;
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  p_0_in <= \^p_0_in\;
\cdata__48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^p_0_in\,
      I2 => ap_rst_n,
      I3 => in_data_B_1_TDEST(0),
      O => cdata(0)
    );
\ireg[0]_i_1__48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => in_data_B_1_TDEST(0),
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => in_data_A_0_TREADY_int,
      O => \ireg[0]_i_1__48_n_1\
    );
\ireg[1]_i_1__48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => in_data_B_1_TVALID,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => in_data_A_0_TREADY_int,
      O => \ireg[1]_i_1__48_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__48_n_1\,
      Q => \ireg_reg_n_1_[0]\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__48_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_581\ is
  port (
    cdata : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : out STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_B_15_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_15_TVALID : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_581\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_581\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_581\ is
  signal \ireg[0]_i_1__14_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__14_n_1\ : STD_LOGIC;
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  p_0_in <= \^p_0_in\;
\cdata__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^p_0_in\,
      I2 => ap_rst_n,
      I3 => in_data_B_15_TUSER(0),
      O => cdata(0)
    );
\ireg[0]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => in_data_B_15_TUSER(0),
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => in_data_A_0_TREADY_int,
      O => \ireg[0]_i_1__14_n_1\
    );
\ireg[1]_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => in_data_B_15_TVALID,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => in_data_A_0_TREADY_int,
      O => \ireg[1]_i_1__14_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__14_n_1\,
      Q => \ireg_reg_n_1_[0]\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__14_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_585\ is
  port (
    cdata : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : out STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_B_15_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_15_TVALID : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_585\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_585\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_585\ is
  signal \ireg[0]_i_1__30_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__30_n_1\ : STD_LOGIC;
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  p_0_in <= \^p_0_in\;
\cdata__30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^p_0_in\,
      I2 => ap_rst_n,
      I3 => in_data_B_15_TLAST(0),
      O => cdata(0)
    );
\ireg[0]_i_1__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => in_data_B_15_TLAST(0),
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => in_data_A_0_TREADY_int,
      O => \ireg[0]_i_1__30_n_1\
    );
\ireg[1]_i_1__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => in_data_B_15_TVALID,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => in_data_A_0_TREADY_int,
      O => \ireg[1]_i_1__30_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__30_n_1\,
      Q => \ireg_reg_n_1_[0]\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__30_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_589\ is
  port (
    cdata : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : out STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_B_15_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_15_TVALID : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_589\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_589\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_589\ is
  signal \ireg[0]_i_1__46_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__46_n_1\ : STD_LOGIC;
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  p_0_in <= \^p_0_in\;
\cdata__46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^p_0_in\,
      I2 => ap_rst_n,
      I3 => in_data_B_15_TID(0),
      O => cdata(0)
    );
\ireg[0]_i_1__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => in_data_B_15_TID(0),
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => in_data_A_0_TREADY_int,
      O => \ireg[0]_i_1__46_n_1\
    );
\ireg[1]_i_1__46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => in_data_B_15_TVALID,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => in_data_A_0_TREADY_int,
      O => \ireg[1]_i_1__46_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__46_n_1\,
      Q => \ireg_reg_n_1_[0]\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__46_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_591\ is
  port (
    cdata : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : out STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_B_15_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_15_TVALID : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_591\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_591\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_591\ is
  signal \ireg[0]_i_1__62_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__62_n_1\ : STD_LOGIC;
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  p_0_in <= \^p_0_in\;
\cdata__62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^p_0_in\,
      I2 => ap_rst_n,
      I3 => in_data_B_15_TDEST(0),
      O => cdata(0)
    );
\ireg[0]_i_1__62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => in_data_B_15_TDEST(0),
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => in_data_A_0_TREADY_int,
      O => \ireg[0]_i_1__62_n_1\
    );
\ireg[1]_i_1__62\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => in_data_B_15_TVALID,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => in_data_A_0_TREADY_int,
      O => \ireg[1]_i_1__62_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__62_n_1\,
      Q => \ireg_reg_n_1_[0]\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__62_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_595\ is
  port (
    cdata : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : out STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_B_14_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_14_TVALID : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_595\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_595\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_595\ is
  signal \ireg[0]_i_1__13_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__13_n_1\ : STD_LOGIC;
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  p_0_in <= \^p_0_in\;
\cdata__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^p_0_in\,
      I2 => ap_rst_n,
      I3 => in_data_B_14_TUSER(0),
      O => cdata(0)
    );
\ireg[0]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => in_data_B_14_TUSER(0),
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => in_data_A_0_TREADY_int,
      O => \ireg[0]_i_1__13_n_1\
    );
\ireg[1]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => in_data_B_14_TVALID,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => in_data_A_0_TREADY_int,
      O => \ireg[1]_i_1__13_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__13_n_1\,
      Q => \ireg_reg_n_1_[0]\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__13_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_599\ is
  port (
    cdata : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : out STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_B_14_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_14_TVALID : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_599\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_599\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_599\ is
  signal \ireg[0]_i_1__29_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__29_n_1\ : STD_LOGIC;
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  p_0_in <= \^p_0_in\;
\cdata__29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^p_0_in\,
      I2 => ap_rst_n,
      I3 => in_data_B_14_TLAST(0),
      O => cdata(0)
    );
\ireg[0]_i_1__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => in_data_B_14_TLAST(0),
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => in_data_A_0_TREADY_int,
      O => \ireg[0]_i_1__29_n_1\
    );
\ireg[1]_i_1__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => in_data_B_14_TVALID,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => in_data_A_0_TREADY_int,
      O => \ireg[1]_i_1__29_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__29_n_1\,
      Q => \ireg_reg_n_1_[0]\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__29_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_603\ is
  port (
    cdata : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : out STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_B_14_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_14_TVALID : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_603\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_603\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_603\ is
  signal \ireg[0]_i_1__45_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__45_n_1\ : STD_LOGIC;
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  p_0_in <= \^p_0_in\;
\cdata__45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^p_0_in\,
      I2 => ap_rst_n,
      I3 => in_data_B_14_TID(0),
      O => cdata(0)
    );
\ireg[0]_i_1__45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => in_data_B_14_TID(0),
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => in_data_A_0_TREADY_int,
      O => \ireg[0]_i_1__45_n_1\
    );
\ireg[1]_i_1__45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => in_data_B_14_TVALID,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => in_data_A_0_TREADY_int,
      O => \ireg[1]_i_1__45_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__45_n_1\,
      Q => \ireg_reg_n_1_[0]\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__45_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_605\ is
  port (
    cdata : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : out STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_B_14_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_14_TVALID : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_605\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_605\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_605\ is
  signal \ireg[0]_i_1__61_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__61_n_1\ : STD_LOGIC;
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  p_0_in <= \^p_0_in\;
\cdata__61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^p_0_in\,
      I2 => ap_rst_n,
      I3 => in_data_B_14_TDEST(0),
      O => cdata(0)
    );
\ireg[0]_i_1__61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => in_data_B_14_TDEST(0),
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => in_data_A_0_TREADY_int,
      O => \ireg[0]_i_1__61_n_1\
    );
\ireg[1]_i_1__61\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => in_data_B_14_TVALID,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => in_data_A_0_TREADY_int,
      O => \ireg[1]_i_1__61_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__61_n_1\,
      Q => \ireg_reg_n_1_[0]\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__61_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_609\ is
  port (
    cdata : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : out STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_B_13_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_13_TVALID : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_609\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_609\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_609\ is
  signal \ireg[0]_i_1__12_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__12_n_1\ : STD_LOGIC;
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  p_0_in <= \^p_0_in\;
\cdata__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^p_0_in\,
      I2 => ap_rst_n,
      I3 => in_data_B_13_TUSER(0),
      O => cdata(0)
    );
\ireg[0]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => in_data_B_13_TUSER(0),
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => in_data_A_0_TREADY_int,
      O => \ireg[0]_i_1__12_n_1\
    );
\ireg[1]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => in_data_B_13_TVALID,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => in_data_A_0_TREADY_int,
      O => \ireg[1]_i_1__12_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__12_n_1\,
      Q => \ireg_reg_n_1_[0]\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__12_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_613\ is
  port (
    cdata : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : out STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_B_13_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_13_TVALID : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_613\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_613\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_613\ is
  signal \ireg[0]_i_1__28_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__28_n_1\ : STD_LOGIC;
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  p_0_in <= \^p_0_in\;
\cdata__28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^p_0_in\,
      I2 => ap_rst_n,
      I3 => in_data_B_13_TLAST(0),
      O => cdata(0)
    );
\ireg[0]_i_1__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => in_data_B_13_TLAST(0),
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => in_data_A_0_TREADY_int,
      O => \ireg[0]_i_1__28_n_1\
    );
\ireg[1]_i_1__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => in_data_B_13_TVALID,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => in_data_A_0_TREADY_int,
      O => \ireg[1]_i_1__28_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__28_n_1\,
      Q => \ireg_reg_n_1_[0]\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__28_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_617\ is
  port (
    cdata : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : out STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_B_13_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_13_TVALID : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_617\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_617\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_617\ is
  signal \ireg[0]_i_1__44_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__44_n_1\ : STD_LOGIC;
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  p_0_in <= \^p_0_in\;
\cdata__44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^p_0_in\,
      I2 => ap_rst_n,
      I3 => in_data_B_13_TID(0),
      O => cdata(0)
    );
\ireg[0]_i_1__44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => in_data_B_13_TID(0),
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => in_data_A_0_TREADY_int,
      O => \ireg[0]_i_1__44_n_1\
    );
\ireg[1]_i_1__44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => in_data_B_13_TVALID,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => in_data_A_0_TREADY_int,
      O => \ireg[1]_i_1__44_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__44_n_1\,
      Q => \ireg_reg_n_1_[0]\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__44_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_619\ is
  port (
    cdata : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : out STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_B_13_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_13_TVALID : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_619\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_619\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_619\ is
  signal \ireg[0]_i_1__60_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__60_n_1\ : STD_LOGIC;
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  p_0_in <= \^p_0_in\;
\cdata__60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^p_0_in\,
      I2 => ap_rst_n,
      I3 => in_data_B_13_TDEST(0),
      O => cdata(0)
    );
\ireg[0]_i_1__60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => in_data_B_13_TDEST(0),
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => in_data_A_0_TREADY_int,
      O => \ireg[0]_i_1__60_n_1\
    );
\ireg[1]_i_1__60\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => in_data_B_13_TVALID,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => in_data_A_0_TREADY_int,
      O => \ireg[1]_i_1__60_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__60_n_1\,
      Q => \ireg_reg_n_1_[0]\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__60_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_623\ is
  port (
    cdata : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : out STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_B_12_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_12_TVALID : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_623\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_623\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_623\ is
  signal \ireg[0]_i_1__11_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__11_n_1\ : STD_LOGIC;
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  p_0_in <= \^p_0_in\;
\cdata__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^p_0_in\,
      I2 => ap_rst_n,
      I3 => in_data_B_12_TUSER(0),
      O => cdata(0)
    );
\ireg[0]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => in_data_B_12_TUSER(0),
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => in_data_A_0_TREADY_int,
      O => \ireg[0]_i_1__11_n_1\
    );
\ireg[1]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => in_data_B_12_TVALID,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => in_data_A_0_TREADY_int,
      O => \ireg[1]_i_1__11_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__11_n_1\,
      Q => \ireg_reg_n_1_[0]\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__11_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_627\ is
  port (
    cdata : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : out STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_B_12_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_12_TVALID : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_627\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_627\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_627\ is
  signal \ireg[0]_i_1__27_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__27_n_1\ : STD_LOGIC;
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  p_0_in <= \^p_0_in\;
\cdata__27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^p_0_in\,
      I2 => ap_rst_n,
      I3 => in_data_B_12_TLAST(0),
      O => cdata(0)
    );
\ireg[0]_i_1__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => in_data_B_12_TLAST(0),
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => in_data_A_0_TREADY_int,
      O => \ireg[0]_i_1__27_n_1\
    );
\ireg[1]_i_1__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => in_data_B_12_TVALID,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => in_data_A_0_TREADY_int,
      O => \ireg[1]_i_1__27_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__27_n_1\,
      Q => \ireg_reg_n_1_[0]\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__27_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_631\ is
  port (
    cdata : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : out STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_B_12_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_12_TVALID : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_631\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_631\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_631\ is
  signal \ireg[0]_i_1__43_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__43_n_1\ : STD_LOGIC;
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  p_0_in <= \^p_0_in\;
\cdata__43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^p_0_in\,
      I2 => ap_rst_n,
      I3 => in_data_B_12_TID(0),
      O => cdata(0)
    );
\ireg[0]_i_1__43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => in_data_B_12_TID(0),
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => in_data_A_0_TREADY_int,
      O => \ireg[0]_i_1__43_n_1\
    );
\ireg[1]_i_1__43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => in_data_B_12_TVALID,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => in_data_A_0_TREADY_int,
      O => \ireg[1]_i_1__43_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__43_n_1\,
      Q => \ireg_reg_n_1_[0]\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__43_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_633\ is
  port (
    cdata : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : out STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_B_12_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_12_TVALID : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_633\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_633\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_633\ is
  signal \ireg[0]_i_1__59_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__59_n_1\ : STD_LOGIC;
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  p_0_in <= \^p_0_in\;
\cdata__59\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^p_0_in\,
      I2 => ap_rst_n,
      I3 => in_data_B_12_TDEST(0),
      O => cdata(0)
    );
\ireg[0]_i_1__59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => in_data_B_12_TDEST(0),
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => in_data_A_0_TREADY_int,
      O => \ireg[0]_i_1__59_n_1\
    );
\ireg[1]_i_1__59\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => in_data_B_12_TVALID,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => in_data_A_0_TREADY_int,
      O => \ireg[1]_i_1__59_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__59_n_1\,
      Q => \ireg_reg_n_1_[0]\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__59_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_637\ is
  port (
    cdata : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : out STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_B_11_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_11_TVALID : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_637\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_637\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_637\ is
  signal \ireg[0]_i_1__10_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__10_n_1\ : STD_LOGIC;
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  p_0_in <= \^p_0_in\;
\cdata__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^p_0_in\,
      I2 => ap_rst_n,
      I3 => in_data_B_11_TUSER(0),
      O => cdata(0)
    );
\ireg[0]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => in_data_B_11_TUSER(0),
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => in_data_A_0_TREADY_int,
      O => \ireg[0]_i_1__10_n_1\
    );
\ireg[1]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => in_data_B_11_TVALID,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => in_data_A_0_TREADY_int,
      O => \ireg[1]_i_1__10_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__10_n_1\,
      Q => \ireg_reg_n_1_[0]\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__10_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_641\ is
  port (
    cdata : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : out STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_B_11_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_11_TVALID : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_641\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_641\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_641\ is
  signal \ireg[0]_i_1__26_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__26_n_1\ : STD_LOGIC;
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  p_0_in <= \^p_0_in\;
\cdata__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^p_0_in\,
      I2 => ap_rst_n,
      I3 => in_data_B_11_TLAST(0),
      O => cdata(0)
    );
\ireg[0]_i_1__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => in_data_B_11_TLAST(0),
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => in_data_A_0_TREADY_int,
      O => \ireg[0]_i_1__26_n_1\
    );
\ireg[1]_i_1__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => in_data_B_11_TVALID,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => in_data_A_0_TREADY_int,
      O => \ireg[1]_i_1__26_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__26_n_1\,
      Q => \ireg_reg_n_1_[0]\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__26_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_645\ is
  port (
    cdata : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : out STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_B_11_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_11_TVALID : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_645\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_645\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_645\ is
  signal \ireg[0]_i_1__42_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__42_n_1\ : STD_LOGIC;
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  p_0_in <= \^p_0_in\;
\cdata__42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^p_0_in\,
      I2 => ap_rst_n,
      I3 => in_data_B_11_TID(0),
      O => cdata(0)
    );
\ireg[0]_i_1__42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => in_data_B_11_TID(0),
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => in_data_A_0_TREADY_int,
      O => \ireg[0]_i_1__42_n_1\
    );
\ireg[1]_i_1__42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => in_data_B_11_TVALID,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => in_data_A_0_TREADY_int,
      O => \ireg[1]_i_1__42_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__42_n_1\,
      Q => \ireg_reg_n_1_[0]\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__42_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_647\ is
  port (
    cdata : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : out STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_B_11_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_11_TVALID : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_647\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_647\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_647\ is
  signal \ireg[0]_i_1__58_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__58_n_1\ : STD_LOGIC;
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  p_0_in <= \^p_0_in\;
\cdata__58\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^p_0_in\,
      I2 => ap_rst_n,
      I3 => in_data_B_11_TDEST(0),
      O => cdata(0)
    );
\ireg[0]_i_1__58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => in_data_B_11_TDEST(0),
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => in_data_A_0_TREADY_int,
      O => \ireg[0]_i_1__58_n_1\
    );
\ireg[1]_i_1__58\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => in_data_B_11_TVALID,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => in_data_A_0_TREADY_int,
      O => \ireg[1]_i_1__58_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__58_n_1\,
      Q => \ireg_reg_n_1_[0]\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__58_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_651\ is
  port (
    cdata : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : out STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_B_10_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_10_TVALID : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_651\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_651\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_651\ is
  signal \ireg[0]_i_1__9_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__9_n_1\ : STD_LOGIC;
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  p_0_in <= \^p_0_in\;
\cdata__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^p_0_in\,
      I2 => ap_rst_n,
      I3 => in_data_B_10_TUSER(0),
      O => cdata(0)
    );
\ireg[0]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => in_data_B_10_TUSER(0),
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => in_data_A_0_TREADY_int,
      O => \ireg[0]_i_1__9_n_1\
    );
\ireg[1]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => in_data_B_10_TVALID,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => in_data_A_0_TREADY_int,
      O => \ireg[1]_i_1__9_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__9_n_1\,
      Q => \ireg_reg_n_1_[0]\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__9_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_655\ is
  port (
    cdata : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : out STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_B_10_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_10_TVALID : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_655\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_655\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_655\ is
  signal \ireg[0]_i_1__25_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__25_n_1\ : STD_LOGIC;
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  p_0_in <= \^p_0_in\;
\cdata__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^p_0_in\,
      I2 => ap_rst_n,
      I3 => in_data_B_10_TLAST(0),
      O => cdata(0)
    );
\ireg[0]_i_1__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => in_data_B_10_TLAST(0),
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => in_data_A_0_TREADY_int,
      O => \ireg[0]_i_1__25_n_1\
    );
\ireg[1]_i_1__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => in_data_B_10_TVALID,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => in_data_A_0_TREADY_int,
      O => \ireg[1]_i_1__25_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__25_n_1\,
      Q => \ireg_reg_n_1_[0]\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__25_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_659\ is
  port (
    cdata : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : out STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_B_10_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_10_TVALID : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_659\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_659\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_659\ is
  signal \ireg[0]_i_1__41_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__41_n_1\ : STD_LOGIC;
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  p_0_in <= \^p_0_in\;
\cdata__41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^p_0_in\,
      I2 => ap_rst_n,
      I3 => in_data_B_10_TID(0),
      O => cdata(0)
    );
\ireg[0]_i_1__41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => in_data_B_10_TID(0),
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => in_data_A_0_TREADY_int,
      O => \ireg[0]_i_1__41_n_1\
    );
\ireg[1]_i_1__41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => in_data_B_10_TVALID,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => in_data_A_0_TREADY_int,
      O => \ireg[1]_i_1__41_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__41_n_1\,
      Q => \ireg_reg_n_1_[0]\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__41_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_661\ is
  port (
    cdata : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : out STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_B_10_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_10_TVALID : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_661\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_661\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_661\ is
  signal \ireg[0]_i_1__57_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__57_n_1\ : STD_LOGIC;
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  p_0_in <= \^p_0_in\;
\cdata__57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^p_0_in\,
      I2 => ap_rst_n,
      I3 => in_data_B_10_TDEST(0),
      O => cdata(0)
    );
\ireg[0]_i_1__57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => in_data_B_10_TDEST(0),
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => in_data_A_0_TREADY_int,
      O => \ireg[0]_i_1__57_n_1\
    );
\ireg[1]_i_1__57\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => in_data_B_10_TVALID,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => in_data_A_0_TREADY_int,
      O => \ireg[1]_i_1__57_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__57_n_1\,
      Q => \ireg_reg_n_1_[0]\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__57_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_665\ is
  port (
    cdata : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : out STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_B_0_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_0_TVALID : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_665\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_665\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_665\ is
  signal \ireg[0]_i_1_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1_n_1\ : STD_LOGIC;
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  p_0_in <= \^p_0_in\;
\cdata__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^p_0_in\,
      I2 => ap_rst_n,
      I3 => in_data_B_0_TUSER(0),
      O => cdata(0)
    );
\ireg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => in_data_B_0_TUSER(0),
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => in_data_A_0_TREADY_int,
      O => \ireg[0]_i_1_n_1\
    );
\ireg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => in_data_B_0_TVALID,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => in_data_A_0_TREADY_int,
      O => \ireg[1]_i_1_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1_n_1\,
      Q => \ireg_reg_n_1_[0]\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_669\ is
  port (
    cdata : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : out STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_B_0_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_0_TVALID : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_669\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_669\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_669\ is
  signal \ireg[0]_i_1__15_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__15_n_1\ : STD_LOGIC;
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  p_0_in <= \^p_0_in\;
\cdata__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^p_0_in\,
      I2 => ap_rst_n,
      I3 => in_data_B_0_TLAST(0),
      O => cdata(0)
    );
\ireg[0]_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => in_data_B_0_TLAST(0),
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => in_data_A_0_TREADY_int,
      O => \ireg[0]_i_1__15_n_1\
    );
\ireg[1]_i_1__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => in_data_B_0_TVALID,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => in_data_A_0_TREADY_int,
      O => \ireg[1]_i_1__15_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__15_n_1\,
      Q => \ireg_reg_n_1_[0]\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__15_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_673\ is
  port (
    cdata : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : out STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_B_0_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_0_TVALID : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_673\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_673\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_673\ is
  signal \ireg[0]_i_1__31_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__31_n_1\ : STD_LOGIC;
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  p_0_in <= \^p_0_in\;
\cdata__31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^p_0_in\,
      I2 => ap_rst_n,
      I3 => in_data_B_0_TID(0),
      O => cdata(0)
    );
\ireg[0]_i_1__31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => in_data_B_0_TID(0),
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => in_data_A_0_TREADY_int,
      O => \ireg[0]_i_1__31_n_1\
    );
\ireg[1]_i_1__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => in_data_B_0_TVALID,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => in_data_A_0_TREADY_int,
      O => \ireg[1]_i_1__31_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__31_n_1\,
      Q => \ireg_reg_n_1_[0]\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__31_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_ibuf__parameterized1_675\ is
  port (
    cdata : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : out STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_B_0_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_0_TVALID : in STD_LOGIC;
    \ireg_reg[1]_0\ : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_675\ : entity is "ibuf";
end \vector_add_1_mult_constant_0_0_ibuf__parameterized1_675\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_ibuf__parameterized1_675\ is
  signal \ireg[0]_i_1__47_n_1\ : STD_LOGIC;
  signal \ireg[1]_i_1__47_n_1\ : STD_LOGIC;
  signal \ireg_reg_n_1_[0]\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
begin
  p_0_in <= \^p_0_in\;
\cdata__47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => \^p_0_in\,
      I2 => ap_rst_n,
      I3 => in_data_B_0_TDEST(0),
      O => cdata(0)
    );
\ireg[0]_i_1__47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A0A0C000A0"
    )
        port map (
      I0 => \ireg_reg_n_1_[0]\,
      I1 => in_data_B_0_TDEST(0),
      I2 => ap_rst_n,
      I3 => \^p_0_in\,
      I4 => \ireg_reg[1]_0\,
      I5 => in_data_A_0_TREADY_int,
      O => \ireg[0]_i_1__47_n_1\
    );
\ireg[1]_i_1__47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000C800"
    )
        port map (
      I0 => in_data_B_0_TVALID,
      I1 => ap_rst_n,
      I2 => \^p_0_in\,
      I3 => \ireg_reg[1]_0\,
      I4 => in_data_A_0_TREADY_int,
      O => \ireg[1]_i_1__47_n_1\
    );
\ireg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[0]_i_1__47_n_1\,
      Q => \ireg_reg_n_1_[0]\,
      R => '0'
    );
\ireg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ireg[1]_i_1__47_n_1\,
      Q => \^p_0_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_mult_constant_AXILiteS_s_axi is
  port (
    ap_rst_n_inv : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_start : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_wstate_reg[2]_0\ : out STD_LOGIC;
    s_axi_AXILiteS_BVALID : out STD_LOGIC;
    \FSM_onehot_wstate_reg[1]_0\ : out STD_LOGIC;
    s_axi_AXILiteS_RVALID : out STD_LOGIC;
    \FSM_onehot_rstate_reg[1]_0\ : out STD_LOGIC;
    constant_V : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_AXILiteS_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    interrupt : out STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_AXILiteS_WVALID : in STD_LOGIC;
    s_axi_AXILiteS_ARADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC;
    s_axi_AXILiteS_AWADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_done : in STD_LOGIC;
    s_axi_AXILiteS_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_AXILiteS_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_AXILiteS_AWVALID : in STD_LOGIC;
    s_axi_AXILiteS_RREADY : in STD_LOGIC;
    s_axi_AXILiteS_ARVALID : in STD_LOGIC;
    s_axi_AXILiteS_BREADY : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_mult_constant_AXILiteS_s_axi : entity is "mult_constant_AXILiteS_s_axi";
end vector_add_1_mult_constant_0_0_mult_constant_AXILiteS_s_axi;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_mult_constant_AXILiteS_s_axi is
  signal \FSM_onehot_rstate[1]_i_1_n_1\ : STD_LOGIC;
  signal \FSM_onehot_rstate[2]_i_1_n_1\ : STD_LOGIC;
  signal \^fsm_onehot_rstate_reg[1]_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[1]_i_1_n_1\ : STD_LOGIC;
  signal \FSM_onehot_wstate[2]_i_1_n_1\ : STD_LOGIC;
  signal \FSM_onehot_wstate[3]_i_1_n_1\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[1]_0\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[2]_0\ : STD_LOGIC;
  signal ap_idle : STD_LOGIC;
  signal \^ap_rst_n_inv\ : STD_LOGIC;
  signal \^ap_start\ : STD_LOGIC;
  signal ar_hs : STD_LOGIC;
  signal \^constant_v\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data0 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal int_ap_done_i_1_n_1 : STD_LOGIC;
  signal int_ap_done_i_2_n_1 : STD_LOGIC;
  signal int_ap_start3_out : STD_LOGIC;
  signal int_ap_start_i_1_n_1 : STD_LOGIC;
  signal int_auto_restart_i_1_n_1 : STD_LOGIC;
  signal int_auto_restart_i_2_n_1 : STD_LOGIC;
  signal \int_constant_V[0]_i_1_n_1\ : STD_LOGIC;
  signal \int_constant_V[10]_i_1_n_1\ : STD_LOGIC;
  signal \int_constant_V[11]_i_1_n_1\ : STD_LOGIC;
  signal \int_constant_V[12]_i_1_n_1\ : STD_LOGIC;
  signal \int_constant_V[13]_i_1_n_1\ : STD_LOGIC;
  signal \int_constant_V[14]_i_1_n_1\ : STD_LOGIC;
  signal \int_constant_V[15]_i_1_n_1\ : STD_LOGIC;
  signal \int_constant_V[16]_i_1_n_1\ : STD_LOGIC;
  signal \int_constant_V[17]_i_1_n_1\ : STD_LOGIC;
  signal \int_constant_V[18]_i_1_n_1\ : STD_LOGIC;
  signal \int_constant_V[19]_i_1_n_1\ : STD_LOGIC;
  signal \int_constant_V[1]_i_1_n_1\ : STD_LOGIC;
  signal \int_constant_V[20]_i_1_n_1\ : STD_LOGIC;
  signal \int_constant_V[21]_i_1_n_1\ : STD_LOGIC;
  signal \int_constant_V[22]_i_1_n_1\ : STD_LOGIC;
  signal \int_constant_V[23]_i_1_n_1\ : STD_LOGIC;
  signal \int_constant_V[24]_i_1_n_1\ : STD_LOGIC;
  signal \int_constant_V[25]_i_1_n_1\ : STD_LOGIC;
  signal \int_constant_V[26]_i_1_n_1\ : STD_LOGIC;
  signal \int_constant_V[27]_i_1_n_1\ : STD_LOGIC;
  signal \int_constant_V[28]_i_1_n_1\ : STD_LOGIC;
  signal \int_constant_V[29]_i_1_n_1\ : STD_LOGIC;
  signal \int_constant_V[2]_i_1_n_1\ : STD_LOGIC;
  signal \int_constant_V[30]_i_1_n_1\ : STD_LOGIC;
  signal \int_constant_V[31]_i_1_n_1\ : STD_LOGIC;
  signal \int_constant_V[31]_i_2_n_1\ : STD_LOGIC;
  signal \int_constant_V[31]_i_3_n_1\ : STD_LOGIC;
  signal \int_constant_V[3]_i_1_n_1\ : STD_LOGIC;
  signal \int_constant_V[4]_i_1_n_1\ : STD_LOGIC;
  signal \int_constant_V[5]_i_1_n_1\ : STD_LOGIC;
  signal \int_constant_V[6]_i_1_n_1\ : STD_LOGIC;
  signal \int_constant_V[7]_i_1_n_1\ : STD_LOGIC;
  signal \int_constant_V[8]_i_1_n_1\ : STD_LOGIC;
  signal \int_constant_V[9]_i_1_n_1\ : STD_LOGIC;
  signal int_gie_i_1_n_1 : STD_LOGIC;
  signal int_gie_reg_n_1 : STD_LOGIC;
  signal \int_ier[0]_i_1_n_1\ : STD_LOGIC;
  signal \int_ier[1]_i_1_n_1\ : STD_LOGIC;
  signal \int_ier[1]_i_2_n_1\ : STD_LOGIC;
  signal \int_ier_reg_n_1_[0]\ : STD_LOGIC;
  signal int_isr6_out : STD_LOGIC;
  signal \int_isr[0]_i_1_n_1\ : STD_LOGIC;
  signal \int_isr[1]_i_1_n_1\ : STD_LOGIC;
  signal \int_isr_reg_n_1_[0]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \p_1_in__0\ : STD_LOGIC;
  signal rdata : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \rdata[0]_i_2_n_1\ : STD_LOGIC;
  signal \rdata[1]_i_2_n_1\ : STD_LOGIC;
  signal \rdata[31]_i_1_n_1\ : STD_LOGIC;
  signal \rdata[7]_i_2_n_1\ : STD_LOGIC;
  signal \^s_axi_axilites_bvalid\ : STD_LOGIC;
  signal \^s_axi_axilites_rvalid\ : STD_LOGIC;
  signal waddr : STD_LOGIC;
  signal \waddr_reg_n_1_[0]\ : STD_LOGIC;
  signal \waddr_reg_n_1_[1]\ : STD_LOGIC;
  signal \waddr_reg_n_1_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_1_[3]\ : STD_LOGIC;
  signal \waddr_reg_n_1_[4]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[1]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[2]_i_1\ : label is "soft_lutpair1";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[1]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[2]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[1]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[2]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[3]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \constant_V_0_data_reg[31]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of int_ap_done_i_2 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of int_ap_idle_i_1 : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of int_ap_start_i_1 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \int_constant_V[0]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \int_constant_V[10]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \int_constant_V[11]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \int_constant_V[12]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \int_constant_V[13]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \int_constant_V[14]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \int_constant_V[15]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \int_constant_V[16]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \int_constant_V[17]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \int_constant_V[18]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \int_constant_V[19]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \int_constant_V[1]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \int_constant_V[20]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \int_constant_V[21]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \int_constant_V[22]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \int_constant_V[23]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \int_constant_V[24]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \int_constant_V[25]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \int_constant_V[26]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \int_constant_V[27]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \int_constant_V[28]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \int_constant_V[29]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \int_constant_V[2]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \int_constant_V[30]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \int_constant_V[31]_i_2\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \int_constant_V[3]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \int_constant_V[4]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \int_constant_V[5]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \int_constant_V[6]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \int_constant_V[7]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \int_constant_V[8]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \int_constant_V[9]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \rdata[1]_i_2\ : label is "soft_lutpair0";
begin
  \FSM_onehot_rstate_reg[1]_0\ <= \^fsm_onehot_rstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[1]_0\ <= \^fsm_onehot_wstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[2]_0\ <= \^fsm_onehot_wstate_reg[2]_0\;
  ap_rst_n_inv <= \^ap_rst_n_inv\;
  ap_start <= \^ap_start\;
  constant_V(31 downto 0) <= \^constant_v\(31 downto 0);
  s_axi_AXILiteS_BVALID <= \^s_axi_axilites_bvalid\;
  s_axi_AXILiteS_RVALID <= \^s_axi_axilites_rvalid\;
\FSM_onehot_rstate[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F727"
    )
        port map (
      I0 => \^fsm_onehot_rstate_reg[1]_0\,
      I1 => s_axi_AXILiteS_ARVALID,
      I2 => \^s_axi_axilites_rvalid\,
      I3 => s_axi_AXILiteS_RREADY,
      O => \FSM_onehot_rstate[1]_i_1_n_1\
    );
\FSM_onehot_rstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F222"
    )
        port map (
      I0 => \^s_axi_axilites_rvalid\,
      I1 => s_axi_AXILiteS_RREADY,
      I2 => s_axi_AXILiteS_ARVALID,
      I3 => \^fsm_onehot_rstate_reg[1]_0\,
      O => \FSM_onehot_rstate[2]_i_1_n_1\
    );
\FSM_onehot_rstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[1]_i_1_n_1\,
      Q => \^fsm_onehot_rstate_reg[1]_0\,
      R => \^ap_rst_n_inv\
    );
\FSM_onehot_rstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[2]_i_1_n_1\,
      Q => \^s_axi_axilites_rvalid\,
      R => \^ap_rst_n_inv\
    );
\FSM_onehot_wstate[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0C1D1D"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[2]_0\,
      I1 => \^fsm_onehot_wstate_reg[1]_0\,
      I2 => s_axi_AXILiteS_AWVALID,
      I3 => s_axi_AXILiteS_BREADY,
      I4 => \^s_axi_axilites_bvalid\,
      O => \FSM_onehot_wstate[1]_i_1_n_1\
    );
\FSM_onehot_wstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => s_axi_AXILiteS_WVALID,
      I1 => \^fsm_onehot_wstate_reg[2]_0\,
      I2 => s_axi_AXILiteS_AWVALID,
      I3 => \^fsm_onehot_wstate_reg[1]_0\,
      O => \FSM_onehot_wstate[2]_i_1_n_1\
    );
\FSM_onehot_wstate[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axi_AXILiteS_WVALID,
      I1 => \^fsm_onehot_wstate_reg[2]_0\,
      I2 => s_axi_AXILiteS_BREADY,
      I3 => \^s_axi_axilites_bvalid\,
      O => \FSM_onehot_wstate[3]_i_1_n_1\
    );
\FSM_onehot_wstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[1]_i_1_n_1\,
      Q => \^fsm_onehot_wstate_reg[1]_0\,
      R => \^ap_rst_n_inv\
    );
\FSM_onehot_wstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[2]_i_1_n_1\,
      Q => \^fsm_onehot_wstate_reg[2]_0\,
      R => \^ap_rst_n_inv\
    );
\FSM_onehot_wstate_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[3]_i_1_n_1\,
      Q => \^s_axi_axilites_bvalid\,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \^ap_start\,
      O => D(0)
    );
\constant_V_0_data_reg[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^ap_start\,
      I1 => Q(0),
      O => E(0)
    );
int_ap_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFFFFFF0000"
    )
        port map (
      I0 => ar_hs,
      I1 => s_axi_AXILiteS_ARADDR(4),
      I2 => int_ap_done_i_2_n_1,
      I3 => \rdata[7]_i_2_n_1\,
      I4 => ap_done,
      I5 => data0(1),
      O => int_ap_done_i_1_n_1
    );
int_ap_done_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(3),
      I1 => s_axi_AXILiteS_ARADDR(2),
      O => int_ap_done_i_2_n_1
    );
int_ap_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_done_i_1_n_1,
      Q => data0(1),
      R => \^ap_rst_n_inv\
    );
int_ap_idle_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => \^ap_start\,
      O => ap_idle
    );
int_ap_idle_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_idle,
      Q => data0(2),
      R => \^ap_rst_n_inv\
    );
int_ap_ready_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_done,
      Q => data0(3),
      R => \^ap_rst_n_inv\
    );
int_ap_start_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => data0(7),
      I1 => ap_done,
      I2 => int_ap_start3_out,
      I3 => \^ap_start\,
      O => int_ap_start_i_1_n_1
    );
int_ap_start_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(0),
      I1 => \waddr_reg_n_1_[4]\,
      I2 => \waddr_reg_n_1_[3]\,
      I3 => \int_constant_V[31]_i_3_n_1\,
      I4 => s_axi_AXILiteS_WSTRB(0),
      I5 => \waddr_reg_n_1_[2]\,
      O => int_ap_start3_out
    );
int_ap_start_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_start_i_1_n_1,
      Q => \^ap_start\,
      R => \^ap_rst_n_inv\
    );
int_auto_restart_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(7),
      I1 => \waddr_reg_n_1_[2]\,
      I2 => s_axi_AXILiteS_WSTRB(0),
      I3 => int_auto_restart_i_2_n_1,
      I4 => data0(7),
      O => int_auto_restart_i_1_n_1
    );
int_auto_restart_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \waddr_reg_n_1_[4]\,
      I1 => \waddr_reg_n_1_[3]\,
      I2 => \^fsm_onehot_wstate_reg[2]_0\,
      I3 => s_axi_AXILiteS_WVALID,
      I4 => \waddr_reg_n_1_[1]\,
      I5 => \waddr_reg_n_1_[0]\,
      O => int_auto_restart_i_2_n_1
    );
int_auto_restart_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_auto_restart_i_1_n_1,
      Q => data0(7),
      R => \^ap_rst_n_inv\
    );
\int_constant_V[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(0),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^constant_v\(0),
      O => \int_constant_V[0]_i_1_n_1\
    );
\int_constant_V[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(10),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^constant_v\(10),
      O => \int_constant_V[10]_i_1_n_1\
    );
\int_constant_V[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(11),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^constant_v\(11),
      O => \int_constant_V[11]_i_1_n_1\
    );
\int_constant_V[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(12),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^constant_v\(12),
      O => \int_constant_V[12]_i_1_n_1\
    );
\int_constant_V[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(13),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^constant_v\(13),
      O => \int_constant_V[13]_i_1_n_1\
    );
\int_constant_V[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(14),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^constant_v\(14),
      O => \int_constant_V[14]_i_1_n_1\
    );
\int_constant_V[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(15),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^constant_v\(15),
      O => \int_constant_V[15]_i_1_n_1\
    );
\int_constant_V[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(16),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^constant_v\(16),
      O => \int_constant_V[16]_i_1_n_1\
    );
\int_constant_V[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(17),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^constant_v\(17),
      O => \int_constant_V[17]_i_1_n_1\
    );
\int_constant_V[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(18),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^constant_v\(18),
      O => \int_constant_V[18]_i_1_n_1\
    );
\int_constant_V[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(19),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^constant_v\(19),
      O => \int_constant_V[19]_i_1_n_1\
    );
\int_constant_V[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(1),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^constant_v\(1),
      O => \int_constant_V[1]_i_1_n_1\
    );
\int_constant_V[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(20),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^constant_v\(20),
      O => \int_constant_V[20]_i_1_n_1\
    );
\int_constant_V[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(21),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^constant_v\(21),
      O => \int_constant_V[21]_i_1_n_1\
    );
\int_constant_V[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(22),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^constant_v\(22),
      O => \int_constant_V[22]_i_1_n_1\
    );
\int_constant_V[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(23),
      I1 => s_axi_AXILiteS_WSTRB(2),
      I2 => \^constant_v\(23),
      O => \int_constant_V[23]_i_1_n_1\
    );
\int_constant_V[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(24),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^constant_v\(24),
      O => \int_constant_V[24]_i_1_n_1\
    );
\int_constant_V[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(25),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^constant_v\(25),
      O => \int_constant_V[25]_i_1_n_1\
    );
\int_constant_V[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(26),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^constant_v\(26),
      O => \int_constant_V[26]_i_1_n_1\
    );
\int_constant_V[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(27),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^constant_v\(27),
      O => \int_constant_V[27]_i_1_n_1\
    );
\int_constant_V[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(28),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^constant_v\(28),
      O => \int_constant_V[28]_i_1_n_1\
    );
\int_constant_V[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(29),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^constant_v\(29),
      O => \int_constant_V[29]_i_1_n_1\
    );
\int_constant_V[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(2),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^constant_v\(2),
      O => \int_constant_V[2]_i_1_n_1\
    );
\int_constant_V[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(30),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^constant_v\(30),
      O => \int_constant_V[30]_i_1_n_1\
    );
\int_constant_V[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \waddr_reg_n_1_[2]\,
      I1 => \waddr_reg_n_1_[4]\,
      I2 => \waddr_reg_n_1_[3]\,
      I3 => \int_constant_V[31]_i_3_n_1\,
      O => \int_constant_V[31]_i_1_n_1\
    );
\int_constant_V[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(31),
      I1 => s_axi_AXILiteS_WSTRB(3),
      I2 => \^constant_v\(31),
      O => \int_constant_V[31]_i_2_n_1\
    );
\int_constant_V[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \waddr_reg_n_1_[0]\,
      I1 => \waddr_reg_n_1_[1]\,
      I2 => s_axi_AXILiteS_WVALID,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      O => \int_constant_V[31]_i_3_n_1\
    );
\int_constant_V[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(3),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^constant_v\(3),
      O => \int_constant_V[3]_i_1_n_1\
    );
\int_constant_V[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(4),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^constant_v\(4),
      O => \int_constant_V[4]_i_1_n_1\
    );
\int_constant_V[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(5),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^constant_v\(5),
      O => \int_constant_V[5]_i_1_n_1\
    );
\int_constant_V[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(6),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^constant_v\(6),
      O => \int_constant_V[6]_i_1_n_1\
    );
\int_constant_V[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(7),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \^constant_v\(7),
      O => \int_constant_V[7]_i_1_n_1\
    );
\int_constant_V[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(8),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^constant_v\(8),
      O => \int_constant_V[8]_i_1_n_1\
    );
\int_constant_V[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(9),
      I1 => s_axi_AXILiteS_WSTRB(1),
      I2 => \^constant_v\(9),
      O => \int_constant_V[9]_i_1_n_1\
    );
\int_constant_V_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_constant_V[31]_i_1_n_1\,
      D => \int_constant_V[0]_i_1_n_1\,
      Q => \^constant_v\(0),
      R => \^ap_rst_n_inv\
    );
\int_constant_V_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_constant_V[31]_i_1_n_1\,
      D => \int_constant_V[10]_i_1_n_1\,
      Q => \^constant_v\(10),
      R => \^ap_rst_n_inv\
    );
\int_constant_V_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_constant_V[31]_i_1_n_1\,
      D => \int_constant_V[11]_i_1_n_1\,
      Q => \^constant_v\(11),
      R => \^ap_rst_n_inv\
    );
\int_constant_V_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_constant_V[31]_i_1_n_1\,
      D => \int_constant_V[12]_i_1_n_1\,
      Q => \^constant_v\(12),
      R => \^ap_rst_n_inv\
    );
\int_constant_V_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_constant_V[31]_i_1_n_1\,
      D => \int_constant_V[13]_i_1_n_1\,
      Q => \^constant_v\(13),
      R => \^ap_rst_n_inv\
    );
\int_constant_V_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_constant_V[31]_i_1_n_1\,
      D => \int_constant_V[14]_i_1_n_1\,
      Q => \^constant_v\(14),
      R => \^ap_rst_n_inv\
    );
\int_constant_V_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_constant_V[31]_i_1_n_1\,
      D => \int_constant_V[15]_i_1_n_1\,
      Q => \^constant_v\(15),
      R => \^ap_rst_n_inv\
    );
\int_constant_V_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_constant_V[31]_i_1_n_1\,
      D => \int_constant_V[16]_i_1_n_1\,
      Q => \^constant_v\(16),
      R => \^ap_rst_n_inv\
    );
\int_constant_V_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_constant_V[31]_i_1_n_1\,
      D => \int_constant_V[17]_i_1_n_1\,
      Q => \^constant_v\(17),
      R => \^ap_rst_n_inv\
    );
\int_constant_V_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_constant_V[31]_i_1_n_1\,
      D => \int_constant_V[18]_i_1_n_1\,
      Q => \^constant_v\(18),
      R => \^ap_rst_n_inv\
    );
\int_constant_V_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_constant_V[31]_i_1_n_1\,
      D => \int_constant_V[19]_i_1_n_1\,
      Q => \^constant_v\(19),
      R => \^ap_rst_n_inv\
    );
\int_constant_V_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_constant_V[31]_i_1_n_1\,
      D => \int_constant_V[1]_i_1_n_1\,
      Q => \^constant_v\(1),
      R => \^ap_rst_n_inv\
    );
\int_constant_V_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_constant_V[31]_i_1_n_1\,
      D => \int_constant_V[20]_i_1_n_1\,
      Q => \^constant_v\(20),
      R => \^ap_rst_n_inv\
    );
\int_constant_V_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_constant_V[31]_i_1_n_1\,
      D => \int_constant_V[21]_i_1_n_1\,
      Q => \^constant_v\(21),
      R => \^ap_rst_n_inv\
    );
\int_constant_V_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_constant_V[31]_i_1_n_1\,
      D => \int_constant_V[22]_i_1_n_1\,
      Q => \^constant_v\(22),
      R => \^ap_rst_n_inv\
    );
\int_constant_V_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_constant_V[31]_i_1_n_1\,
      D => \int_constant_V[23]_i_1_n_1\,
      Q => \^constant_v\(23),
      R => \^ap_rst_n_inv\
    );
\int_constant_V_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_constant_V[31]_i_1_n_1\,
      D => \int_constant_V[24]_i_1_n_1\,
      Q => \^constant_v\(24),
      R => \^ap_rst_n_inv\
    );
\int_constant_V_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_constant_V[31]_i_1_n_1\,
      D => \int_constant_V[25]_i_1_n_1\,
      Q => \^constant_v\(25),
      R => \^ap_rst_n_inv\
    );
\int_constant_V_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_constant_V[31]_i_1_n_1\,
      D => \int_constant_V[26]_i_1_n_1\,
      Q => \^constant_v\(26),
      R => \^ap_rst_n_inv\
    );
\int_constant_V_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_constant_V[31]_i_1_n_1\,
      D => \int_constant_V[27]_i_1_n_1\,
      Q => \^constant_v\(27),
      R => \^ap_rst_n_inv\
    );
\int_constant_V_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_constant_V[31]_i_1_n_1\,
      D => \int_constant_V[28]_i_1_n_1\,
      Q => \^constant_v\(28),
      R => \^ap_rst_n_inv\
    );
\int_constant_V_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_constant_V[31]_i_1_n_1\,
      D => \int_constant_V[29]_i_1_n_1\,
      Q => \^constant_v\(29),
      R => \^ap_rst_n_inv\
    );
\int_constant_V_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_constant_V[31]_i_1_n_1\,
      D => \int_constant_V[2]_i_1_n_1\,
      Q => \^constant_v\(2),
      R => \^ap_rst_n_inv\
    );
\int_constant_V_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_constant_V[31]_i_1_n_1\,
      D => \int_constant_V[30]_i_1_n_1\,
      Q => \^constant_v\(30),
      R => \^ap_rst_n_inv\
    );
\int_constant_V_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_constant_V[31]_i_1_n_1\,
      D => \int_constant_V[31]_i_2_n_1\,
      Q => \^constant_v\(31),
      R => \^ap_rst_n_inv\
    );
\int_constant_V_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_constant_V[31]_i_1_n_1\,
      D => \int_constant_V[3]_i_1_n_1\,
      Q => \^constant_v\(3),
      R => \^ap_rst_n_inv\
    );
\int_constant_V_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_constant_V[31]_i_1_n_1\,
      D => \int_constant_V[4]_i_1_n_1\,
      Q => \^constant_v\(4),
      R => \^ap_rst_n_inv\
    );
\int_constant_V_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_constant_V[31]_i_1_n_1\,
      D => \int_constant_V[5]_i_1_n_1\,
      Q => \^constant_v\(5),
      R => \^ap_rst_n_inv\
    );
\int_constant_V_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_constant_V[31]_i_1_n_1\,
      D => \int_constant_V[6]_i_1_n_1\,
      Q => \^constant_v\(6),
      R => \^ap_rst_n_inv\
    );
\int_constant_V_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_constant_V[31]_i_1_n_1\,
      D => \int_constant_V[7]_i_1_n_1\,
      Q => \^constant_v\(7),
      R => \^ap_rst_n_inv\
    );
\int_constant_V_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_constant_V[31]_i_1_n_1\,
      D => \int_constant_V[8]_i_1_n_1\,
      Q => \^constant_v\(8),
      R => \^ap_rst_n_inv\
    );
\int_constant_V_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_constant_V[31]_i_1_n_1\,
      D => \int_constant_V[9]_i_1_n_1\,
      Q => \^constant_v\(9),
      R => \^ap_rst_n_inv\
    );
int_gie_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(0),
      I1 => s_axi_AXILiteS_WSTRB(0),
      I2 => \waddr_reg_n_1_[2]\,
      I3 => int_auto_restart_i_2_n_1,
      I4 => int_gie_reg_n_1,
      O => int_gie_i_1_n_1
    );
int_gie_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_gie_i_1_n_1,
      Q => int_gie_reg_n_1,
      R => \^ap_rst_n_inv\
    );
\int_ier[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(0),
      I1 => \waddr_reg_n_1_[2]\,
      I2 => s_axi_AXILiteS_WSTRB(0),
      I3 => \int_ier[1]_i_2_n_1\,
      I4 => \int_ier_reg_n_1_[0]\,
      O => \int_ier[0]_i_1_n_1\
    );
\int_ier[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(1),
      I1 => \waddr_reg_n_1_[2]\,
      I2 => s_axi_AXILiteS_WSTRB(0),
      I3 => \int_ier[1]_i_2_n_1\,
      I4 => p_0_in,
      O => \int_ier[1]_i_1_n_1\
    );
\int_ier[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \waddr_reg_n_1_[4]\,
      I1 => \waddr_reg_n_1_[3]\,
      I2 => \^fsm_onehot_wstate_reg[2]_0\,
      I3 => s_axi_AXILiteS_WVALID,
      I4 => \waddr_reg_n_1_[1]\,
      I5 => \waddr_reg_n_1_[0]\,
      O => \int_ier[1]_i_2_n_1\
    );
\int_ier_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[0]_i_1_n_1\,
      Q => \int_ier_reg_n_1_[0]\,
      R => \^ap_rst_n_inv\
    );
\int_ier_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[1]_i_1_n_1\,
      Q => p_0_in,
      R => \^ap_rst_n_inv\
    );
\int_isr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F888"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(0),
      I1 => int_isr6_out,
      I2 => \int_ier_reg_n_1_[0]\,
      I3 => ap_done,
      I4 => \int_isr_reg_n_1_[0]\,
      O => \int_isr[0]_i_1_n_1\
    );
\int_isr[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => s_axi_AXILiteS_WSTRB(0),
      I1 => \waddr_reg_n_1_[2]\,
      I2 => \int_constant_V[31]_i_3_n_1\,
      I3 => \waddr_reg_n_1_[3]\,
      I4 => \waddr_reg_n_1_[4]\,
      O => int_isr6_out
    );
\int_isr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F888"
    )
        port map (
      I0 => s_axi_AXILiteS_WDATA(1),
      I1 => int_isr6_out,
      I2 => p_0_in,
      I3 => ap_done,
      I4 => \p_1_in__0\,
      O => \int_isr[1]_i_1_n_1\
    );
\int_isr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[0]_i_1_n_1\,
      Q => \int_isr_reg_n_1_[0]\,
      R => \^ap_rst_n_inv\
    );
\int_isr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[1]_i_1_n_1\,
      Q => \p_1_in__0\,
      R => \^ap_rst_n_inv\
    );
interrupt_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \int_isr_reg_n_1_[0]\,
      I1 => \p_1_in__0\,
      I2 => int_gie_reg_n_1,
      O => interrupt
    );
\odata[31]_i_1__14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^ap_rst_n_inv\
    );
\rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA0CAA00000000"
    )
        port map (
      I0 => \rdata[0]_i_2_n_1\,
      I1 => \^constant_v\(0),
      I2 => s_axi_AXILiteS_ARADDR(3),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => s_axi_AXILiteS_ARADDR(2),
      I5 => \rdata[7]_i_2_n_1\,
      O => rdata(0)
    );
\rdata[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => int_gie_reg_n_1,
      I1 => \int_isr_reg_n_1_[0]\,
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(3),
      I4 => \^ap_start\,
      I5 => \int_ier_reg_n_1_[0]\,
      O => \rdata[0]_i_2_n_1\
    );
\rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA0CAA00000000"
    )
        port map (
      I0 => \rdata[1]_i_2_n_1\,
      I1 => \^constant_v\(1),
      I2 => s_axi_AXILiteS_ARADDR(3),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => s_axi_AXILiteS_ARADDR(2),
      I5 => \rdata[7]_i_2_n_1\,
      O => rdata(1)
    );
\rdata[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC0A0C0A"
    )
        port map (
      I0 => data0(1),
      I1 => p_0_in,
      I2 => s_axi_AXILiteS_ARADDR(2),
      I3 => s_axi_AXILiteS_ARADDR(3),
      I4 => \p_1_in__0\,
      O => \rdata[1]_i_2_n_1\
    );
\rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000C0A00000000"
    )
        port map (
      I0 => data0(2),
      I1 => \^constant_v\(2),
      I2 => s_axi_AXILiteS_ARADDR(3),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => s_axi_AXILiteS_ARADDR(2),
      I5 => \rdata[7]_i_2_n_1\,
      O => rdata(2)
    );
\rdata[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAA8AAAA"
    )
        port map (
      I0 => ar_hs,
      I1 => s_axi_AXILiteS_ARADDR(1),
      I2 => s_axi_AXILiteS_ARADDR(0),
      I3 => s_axi_AXILiteS_ARADDR(2),
      I4 => s_axi_AXILiteS_ARADDR(4),
      I5 => s_axi_AXILiteS_ARADDR(3),
      O => \rdata[31]_i_1_n_1\
    );
\rdata[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_rstate_reg[1]_0\,
      I1 => s_axi_AXILiteS_ARVALID,
      O => ar_hs
    );
\rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000C0A00000000"
    )
        port map (
      I0 => data0(3),
      I1 => \^constant_v\(3),
      I2 => s_axi_AXILiteS_ARADDR(3),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => s_axi_AXILiteS_ARADDR(2),
      I5 => \rdata[7]_i_2_n_1\,
      O => rdata(3)
    );
\rdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000C0A00000000"
    )
        port map (
      I0 => data0(7),
      I1 => \^constant_v\(7),
      I2 => s_axi_AXILiteS_ARADDR(3),
      I3 => s_axi_AXILiteS_ARADDR(4),
      I4 => s_axi_AXILiteS_ARADDR(2),
      I5 => \rdata[7]_i_2_n_1\,
      O => rdata(7)
    );
\rdata[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_AXILiteS_ARADDR(1),
      I1 => s_axi_AXILiteS_ARADDR(0),
      O => \rdata[7]_i_2_n_1\
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(0),
      Q => s_axi_AXILiteS_RDATA(0),
      R => '0'
    );
\rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \^constant_v\(10),
      Q => s_axi_AXILiteS_RDATA(10),
      R => \rdata[31]_i_1_n_1\
    );
\rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \^constant_v\(11),
      Q => s_axi_AXILiteS_RDATA(11),
      R => \rdata[31]_i_1_n_1\
    );
\rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \^constant_v\(12),
      Q => s_axi_AXILiteS_RDATA(12),
      R => \rdata[31]_i_1_n_1\
    );
\rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \^constant_v\(13),
      Q => s_axi_AXILiteS_RDATA(13),
      R => \rdata[31]_i_1_n_1\
    );
\rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \^constant_v\(14),
      Q => s_axi_AXILiteS_RDATA(14),
      R => \rdata[31]_i_1_n_1\
    );
\rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \^constant_v\(15),
      Q => s_axi_AXILiteS_RDATA(15),
      R => \rdata[31]_i_1_n_1\
    );
\rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \^constant_v\(16),
      Q => s_axi_AXILiteS_RDATA(16),
      R => \rdata[31]_i_1_n_1\
    );
\rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \^constant_v\(17),
      Q => s_axi_AXILiteS_RDATA(17),
      R => \rdata[31]_i_1_n_1\
    );
\rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \^constant_v\(18),
      Q => s_axi_AXILiteS_RDATA(18),
      R => \rdata[31]_i_1_n_1\
    );
\rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \^constant_v\(19),
      Q => s_axi_AXILiteS_RDATA(19),
      R => \rdata[31]_i_1_n_1\
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(1),
      Q => s_axi_AXILiteS_RDATA(1),
      R => '0'
    );
\rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \^constant_v\(20),
      Q => s_axi_AXILiteS_RDATA(20),
      R => \rdata[31]_i_1_n_1\
    );
\rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \^constant_v\(21),
      Q => s_axi_AXILiteS_RDATA(21),
      R => \rdata[31]_i_1_n_1\
    );
\rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \^constant_v\(22),
      Q => s_axi_AXILiteS_RDATA(22),
      R => \rdata[31]_i_1_n_1\
    );
\rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \^constant_v\(23),
      Q => s_axi_AXILiteS_RDATA(23),
      R => \rdata[31]_i_1_n_1\
    );
\rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \^constant_v\(24),
      Q => s_axi_AXILiteS_RDATA(24),
      R => \rdata[31]_i_1_n_1\
    );
\rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \^constant_v\(25),
      Q => s_axi_AXILiteS_RDATA(25),
      R => \rdata[31]_i_1_n_1\
    );
\rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \^constant_v\(26),
      Q => s_axi_AXILiteS_RDATA(26),
      R => \rdata[31]_i_1_n_1\
    );
\rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \^constant_v\(27),
      Q => s_axi_AXILiteS_RDATA(27),
      R => \rdata[31]_i_1_n_1\
    );
\rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \^constant_v\(28),
      Q => s_axi_AXILiteS_RDATA(28),
      R => \rdata[31]_i_1_n_1\
    );
\rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \^constant_v\(29),
      Q => s_axi_AXILiteS_RDATA(29),
      R => \rdata[31]_i_1_n_1\
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(2),
      Q => s_axi_AXILiteS_RDATA(2),
      R => '0'
    );
\rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \^constant_v\(30),
      Q => s_axi_AXILiteS_RDATA(30),
      R => \rdata[31]_i_1_n_1\
    );
\rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \^constant_v\(31),
      Q => s_axi_AXILiteS_RDATA(31),
      R => \rdata[31]_i_1_n_1\
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(3),
      Q => s_axi_AXILiteS_RDATA(3),
      R => '0'
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \^constant_v\(4),
      Q => s_axi_AXILiteS_RDATA(4),
      R => \rdata[31]_i_1_n_1\
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \^constant_v\(5),
      Q => s_axi_AXILiteS_RDATA(5),
      R => \rdata[31]_i_1_n_1\
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \^constant_v\(6),
      Q => s_axi_AXILiteS_RDATA(6),
      R => \rdata[31]_i_1_n_1\
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(7),
      Q => s_axi_AXILiteS_RDATA(7),
      R => '0'
    );
\rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \^constant_v\(8),
      Q => s_axi_AXILiteS_RDATA(8),
      R => \rdata[31]_i_1_n_1\
    );
\rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \^constant_v\(9),
      Q => s_axi_AXILiteS_RDATA(9),
      R => \rdata[31]_i_1_n_1\
    );
\waddr[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_AXILiteS_AWVALID,
      I1 => \^fsm_onehot_wstate_reg[1]_0\,
      O => waddr
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_AXILiteS_AWADDR(0),
      Q => \waddr_reg_n_1_[0]\,
      R => '0'
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_AXILiteS_AWADDR(1),
      Q => \waddr_reg_n_1_[1]\,
      R => '0'
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_AXILiteS_AWADDR(2),
      Q => \waddr_reg_n_1_[2]\,
      R => '0'
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_AXILiteS_AWADDR(3),
      Q => \waddr_reg_n_1_[3]\,
      R => '0'
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_AXILiteS_AWADDR(4),
      Q => \waddr_reg_n_1_[4]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_obuf is
  port (
    Q : out STD_LOGIC_VECTOR ( 32 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_9_TREADY : in STD_LOGIC;
    \ireg_reg[32]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_obuf : entity is "obuf";
end vector_add_1_mult_constant_0_0_obuf;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_obuf is
  signal \^q\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[32]_i_1__40\ : label is "soft_lutpair1127";
  attribute SOFT_HLUTNM of \ireg[32]_i_2__40\ : label is "soft_lutpair1127";
begin
  Q(32 downto 0) <= \^q\(32 downto 0);
\ireg[32]_i_1__40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => out_data_9_TREADY,
      I1 => \^q\(32),
      I2 => \ireg_reg[32]\(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[32]_i_2__40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^q\(32),
      I1 => out_data_9_TREADY,
      I2 => \ireg_reg[32]\(0),
      O => E(0)
    );
\odata[31]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \^q\(32),
      I1 => out_data_9_TREADY,
      O => \p_0_in__0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(0),
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\odata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(10),
      Q => \^q\(10),
      R => ap_rst_n_inv
    );
\odata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(11),
      Q => \^q\(11),
      R => ap_rst_n_inv
    );
\odata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(12),
      Q => \^q\(12),
      R => ap_rst_n_inv
    );
\odata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(13),
      Q => \^q\(13),
      R => ap_rst_n_inv
    );
\odata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(14),
      Q => \^q\(14),
      R => ap_rst_n_inv
    );
\odata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(15),
      Q => \^q\(15),
      R => ap_rst_n_inv
    );
\odata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(16),
      Q => \^q\(16),
      R => ap_rst_n_inv
    );
\odata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(17),
      Q => \^q\(17),
      R => ap_rst_n_inv
    );
\odata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(18),
      Q => \^q\(18),
      R => ap_rst_n_inv
    );
\odata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(19),
      Q => \^q\(19),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(1),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\odata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(20),
      Q => \^q\(20),
      R => ap_rst_n_inv
    );
\odata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(21),
      Q => \^q\(21),
      R => ap_rst_n_inv
    );
\odata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(22),
      Q => \^q\(22),
      R => ap_rst_n_inv
    );
\odata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(23),
      Q => \^q\(23),
      R => ap_rst_n_inv
    );
\odata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(24),
      Q => \^q\(24),
      R => ap_rst_n_inv
    );
\odata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(25),
      Q => \^q\(25),
      R => ap_rst_n_inv
    );
\odata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(26),
      Q => \^q\(26),
      R => ap_rst_n_inv
    );
\odata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(27),
      Q => \^q\(27),
      R => ap_rst_n_inv
    );
\odata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(28),
      Q => \^q\(28),
      R => ap_rst_n_inv
    );
\odata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(29),
      Q => \^q\(29),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(2),
      Q => \^q\(2),
      R => ap_rst_n_inv
    );
\odata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(30),
      Q => \^q\(30),
      R => ap_rst_n_inv
    );
\odata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(31),
      Q => \^q\(31),
      R => ap_rst_n_inv
    );
\odata_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(32),
      Q => \^q\(32),
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(3),
      Q => \^q\(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(4),
      Q => \^q\(4),
      R => ap_rst_n_inv
    );
\odata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(5),
      Q => \^q\(5),
      R => ap_rst_n_inv
    );
\odata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(6),
      Q => \^q\(6),
      R => ap_rst_n_inv
    );
\odata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(7),
      Q => \^q\(7),
      R => ap_rst_n_inv
    );
\odata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(8),
      Q => \^q\(8),
      R => ap_rst_n_inv
    );
\odata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(9),
      Q => \^q\(9),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_obuf_258 is
  port (
    Q : out STD_LOGIC_VECTOR ( 32 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_8_TREADY : in STD_LOGIC;
    \ireg_reg[32]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_obuf_258 : entity is "obuf";
end vector_add_1_mult_constant_0_0_obuf_258;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_obuf_258 is
  signal \^q\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[32]_i_1__39\ : label is "soft_lutpair1100";
  attribute SOFT_HLUTNM of \ireg[32]_i_2__39\ : label is "soft_lutpair1100";
begin
  Q(32 downto 0) <= \^q\(32 downto 0);
\ireg[32]_i_1__39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => out_data_8_TREADY,
      I1 => \^q\(32),
      I2 => \ireg_reg[32]\(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[32]_i_2__39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^q\(32),
      I1 => out_data_8_TREADY,
      I2 => \ireg_reg[32]\(0),
      O => E(0)
    );
\odata[31]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \^q\(32),
      I1 => out_data_8_TREADY,
      O => \p_0_in__0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(0),
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\odata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(10),
      Q => \^q\(10),
      R => ap_rst_n_inv
    );
\odata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(11),
      Q => \^q\(11),
      R => ap_rst_n_inv
    );
\odata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(12),
      Q => \^q\(12),
      R => ap_rst_n_inv
    );
\odata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(13),
      Q => \^q\(13),
      R => ap_rst_n_inv
    );
\odata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(14),
      Q => \^q\(14),
      R => ap_rst_n_inv
    );
\odata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(15),
      Q => \^q\(15),
      R => ap_rst_n_inv
    );
\odata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(16),
      Q => \^q\(16),
      R => ap_rst_n_inv
    );
\odata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(17),
      Q => \^q\(17),
      R => ap_rst_n_inv
    );
\odata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(18),
      Q => \^q\(18),
      R => ap_rst_n_inv
    );
\odata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(19),
      Q => \^q\(19),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(1),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\odata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(20),
      Q => \^q\(20),
      R => ap_rst_n_inv
    );
\odata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(21),
      Q => \^q\(21),
      R => ap_rst_n_inv
    );
\odata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(22),
      Q => \^q\(22),
      R => ap_rst_n_inv
    );
\odata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(23),
      Q => \^q\(23),
      R => ap_rst_n_inv
    );
\odata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(24),
      Q => \^q\(24),
      R => ap_rst_n_inv
    );
\odata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(25),
      Q => \^q\(25),
      R => ap_rst_n_inv
    );
\odata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(26),
      Q => \^q\(26),
      R => ap_rst_n_inv
    );
\odata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(27),
      Q => \^q\(27),
      R => ap_rst_n_inv
    );
\odata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(28),
      Q => \^q\(28),
      R => ap_rst_n_inv
    );
\odata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(29),
      Q => \^q\(29),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(2),
      Q => \^q\(2),
      R => ap_rst_n_inv
    );
\odata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(30),
      Q => \^q\(30),
      R => ap_rst_n_inv
    );
\odata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(31),
      Q => \^q\(31),
      R => ap_rst_n_inv
    );
\odata_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(32),
      Q => \^q\(32),
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(3),
      Q => \^q\(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(4),
      Q => \^q\(4),
      R => ap_rst_n_inv
    );
\odata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(5),
      Q => \^q\(5),
      R => ap_rst_n_inv
    );
\odata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(6),
      Q => \^q\(6),
      R => ap_rst_n_inv
    );
\odata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(7),
      Q => \^q\(7),
      R => ap_rst_n_inv
    );
\odata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(8),
      Q => \^q\(8),
      R => ap_rst_n_inv
    );
\odata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(9),
      Q => \^q\(9),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_obuf_272 is
  port (
    Q : out STD_LOGIC_VECTOR ( 32 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_7_TREADY : in STD_LOGIC;
    \ireg_reg[32]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_obuf_272 : entity is "obuf";
end vector_add_1_mult_constant_0_0_obuf_272;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_obuf_272 is
  signal \^q\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[32]_i_1__38\ : label is "soft_lutpair1073";
  attribute SOFT_HLUTNM of \ireg[32]_i_2__38\ : label is "soft_lutpair1073";
begin
  Q(32 downto 0) <= \^q\(32 downto 0);
\ireg[32]_i_1__38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => out_data_7_TREADY,
      I1 => \^q\(32),
      I2 => \ireg_reg[32]\(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[32]_i_2__38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^q\(32),
      I1 => out_data_7_TREADY,
      I2 => \ireg_reg[32]\(0),
      O => E(0)
    );
\odata[31]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \^q\(32),
      I1 => out_data_7_TREADY,
      O => \p_0_in__0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(0),
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\odata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(10),
      Q => \^q\(10),
      R => ap_rst_n_inv
    );
\odata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(11),
      Q => \^q\(11),
      R => ap_rst_n_inv
    );
\odata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(12),
      Q => \^q\(12),
      R => ap_rst_n_inv
    );
\odata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(13),
      Q => \^q\(13),
      R => ap_rst_n_inv
    );
\odata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(14),
      Q => \^q\(14),
      R => ap_rst_n_inv
    );
\odata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(15),
      Q => \^q\(15),
      R => ap_rst_n_inv
    );
\odata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(16),
      Q => \^q\(16),
      R => ap_rst_n_inv
    );
\odata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(17),
      Q => \^q\(17),
      R => ap_rst_n_inv
    );
\odata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(18),
      Q => \^q\(18),
      R => ap_rst_n_inv
    );
\odata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(19),
      Q => \^q\(19),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(1),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\odata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(20),
      Q => \^q\(20),
      R => ap_rst_n_inv
    );
\odata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(21),
      Q => \^q\(21),
      R => ap_rst_n_inv
    );
\odata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(22),
      Q => \^q\(22),
      R => ap_rst_n_inv
    );
\odata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(23),
      Q => \^q\(23),
      R => ap_rst_n_inv
    );
\odata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(24),
      Q => \^q\(24),
      R => ap_rst_n_inv
    );
\odata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(25),
      Q => \^q\(25),
      R => ap_rst_n_inv
    );
\odata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(26),
      Q => \^q\(26),
      R => ap_rst_n_inv
    );
\odata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(27),
      Q => \^q\(27),
      R => ap_rst_n_inv
    );
\odata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(28),
      Q => \^q\(28),
      R => ap_rst_n_inv
    );
\odata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(29),
      Q => \^q\(29),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(2),
      Q => \^q\(2),
      R => ap_rst_n_inv
    );
\odata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(30),
      Q => \^q\(30),
      R => ap_rst_n_inv
    );
\odata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(31),
      Q => \^q\(31),
      R => ap_rst_n_inv
    );
\odata_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(32),
      Q => \^q\(32),
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(3),
      Q => \^q\(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(4),
      Q => \^q\(4),
      R => ap_rst_n_inv
    );
\odata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(5),
      Q => \^q\(5),
      R => ap_rst_n_inv
    );
\odata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(6),
      Q => \^q\(6),
      R => ap_rst_n_inv
    );
\odata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(7),
      Q => \^q\(7),
      R => ap_rst_n_inv
    );
\odata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(8),
      Q => \^q\(8),
      R => ap_rst_n_inv
    );
\odata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(9),
      Q => \^q\(9),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_obuf_286 is
  port (
    Q : out STD_LOGIC_VECTOR ( 32 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_6_TREADY : in STD_LOGIC;
    \ireg_reg[32]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_obuf_286 : entity is "obuf";
end vector_add_1_mult_constant_0_0_obuf_286;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_obuf_286 is
  signal \^q\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[32]_i_1__37\ : label is "soft_lutpair1046";
  attribute SOFT_HLUTNM of \ireg[32]_i_2__37\ : label is "soft_lutpair1046";
begin
  Q(32 downto 0) <= \^q\(32 downto 0);
\ireg[32]_i_1__37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => out_data_6_TREADY,
      I1 => \^q\(32),
      I2 => \ireg_reg[32]\(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[32]_i_2__37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^q\(32),
      I1 => out_data_6_TREADY,
      I2 => \ireg_reg[32]\(0),
      O => E(0)
    );
\odata[31]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \^q\(32),
      I1 => out_data_6_TREADY,
      O => \p_0_in__0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(0),
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\odata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(10),
      Q => \^q\(10),
      R => ap_rst_n_inv
    );
\odata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(11),
      Q => \^q\(11),
      R => ap_rst_n_inv
    );
\odata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(12),
      Q => \^q\(12),
      R => ap_rst_n_inv
    );
\odata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(13),
      Q => \^q\(13),
      R => ap_rst_n_inv
    );
\odata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(14),
      Q => \^q\(14),
      R => ap_rst_n_inv
    );
\odata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(15),
      Q => \^q\(15),
      R => ap_rst_n_inv
    );
\odata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(16),
      Q => \^q\(16),
      R => ap_rst_n_inv
    );
\odata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(17),
      Q => \^q\(17),
      R => ap_rst_n_inv
    );
\odata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(18),
      Q => \^q\(18),
      R => ap_rst_n_inv
    );
\odata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(19),
      Q => \^q\(19),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(1),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\odata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(20),
      Q => \^q\(20),
      R => ap_rst_n_inv
    );
\odata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(21),
      Q => \^q\(21),
      R => ap_rst_n_inv
    );
\odata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(22),
      Q => \^q\(22),
      R => ap_rst_n_inv
    );
\odata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(23),
      Q => \^q\(23),
      R => ap_rst_n_inv
    );
\odata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(24),
      Q => \^q\(24),
      R => ap_rst_n_inv
    );
\odata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(25),
      Q => \^q\(25),
      R => ap_rst_n_inv
    );
\odata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(26),
      Q => \^q\(26),
      R => ap_rst_n_inv
    );
\odata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(27),
      Q => \^q\(27),
      R => ap_rst_n_inv
    );
\odata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(28),
      Q => \^q\(28),
      R => ap_rst_n_inv
    );
\odata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(29),
      Q => \^q\(29),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(2),
      Q => \^q\(2),
      R => ap_rst_n_inv
    );
\odata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(30),
      Q => \^q\(30),
      R => ap_rst_n_inv
    );
\odata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(31),
      Q => \^q\(31),
      R => ap_rst_n_inv
    );
\odata_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(32),
      Q => \^q\(32),
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(3),
      Q => \^q\(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(4),
      Q => \^q\(4),
      R => ap_rst_n_inv
    );
\odata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(5),
      Q => \^q\(5),
      R => ap_rst_n_inv
    );
\odata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(6),
      Q => \^q\(6),
      R => ap_rst_n_inv
    );
\odata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(7),
      Q => \^q\(7),
      R => ap_rst_n_inv
    );
\odata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(8),
      Q => \^q\(8),
      R => ap_rst_n_inv
    );
\odata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(9),
      Q => \^q\(9),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_obuf_300 is
  port (
    Q : out STD_LOGIC_VECTOR ( 32 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_5_TREADY : in STD_LOGIC;
    \ireg_reg[32]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_obuf_300 : entity is "obuf";
end vector_add_1_mult_constant_0_0_obuf_300;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_obuf_300 is
  signal \^q\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[32]_i_1__36\ : label is "soft_lutpair1019";
  attribute SOFT_HLUTNM of \ireg[32]_i_2__36\ : label is "soft_lutpair1019";
begin
  Q(32 downto 0) <= \^q\(32 downto 0);
\ireg[32]_i_1__36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => out_data_5_TREADY,
      I1 => \^q\(32),
      I2 => \ireg_reg[32]\(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[32]_i_2__36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^q\(32),
      I1 => out_data_5_TREADY,
      I2 => \ireg_reg[32]\(0),
      O => E(0)
    );
\odata[31]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \^q\(32),
      I1 => out_data_5_TREADY,
      O => \p_0_in__0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(0),
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\odata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(10),
      Q => \^q\(10),
      R => ap_rst_n_inv
    );
\odata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(11),
      Q => \^q\(11),
      R => ap_rst_n_inv
    );
\odata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(12),
      Q => \^q\(12),
      R => ap_rst_n_inv
    );
\odata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(13),
      Q => \^q\(13),
      R => ap_rst_n_inv
    );
\odata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(14),
      Q => \^q\(14),
      R => ap_rst_n_inv
    );
\odata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(15),
      Q => \^q\(15),
      R => ap_rst_n_inv
    );
\odata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(16),
      Q => \^q\(16),
      R => ap_rst_n_inv
    );
\odata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(17),
      Q => \^q\(17),
      R => ap_rst_n_inv
    );
\odata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(18),
      Q => \^q\(18),
      R => ap_rst_n_inv
    );
\odata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(19),
      Q => \^q\(19),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(1),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\odata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(20),
      Q => \^q\(20),
      R => ap_rst_n_inv
    );
\odata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(21),
      Q => \^q\(21),
      R => ap_rst_n_inv
    );
\odata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(22),
      Q => \^q\(22),
      R => ap_rst_n_inv
    );
\odata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(23),
      Q => \^q\(23),
      R => ap_rst_n_inv
    );
\odata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(24),
      Q => \^q\(24),
      R => ap_rst_n_inv
    );
\odata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(25),
      Q => \^q\(25),
      R => ap_rst_n_inv
    );
\odata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(26),
      Q => \^q\(26),
      R => ap_rst_n_inv
    );
\odata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(27),
      Q => \^q\(27),
      R => ap_rst_n_inv
    );
\odata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(28),
      Q => \^q\(28),
      R => ap_rst_n_inv
    );
\odata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(29),
      Q => \^q\(29),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(2),
      Q => \^q\(2),
      R => ap_rst_n_inv
    );
\odata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(30),
      Q => \^q\(30),
      R => ap_rst_n_inv
    );
\odata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(31),
      Q => \^q\(31),
      R => ap_rst_n_inv
    );
\odata_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(32),
      Q => \^q\(32),
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(3),
      Q => \^q\(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(4),
      Q => \^q\(4),
      R => ap_rst_n_inv
    );
\odata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(5),
      Q => \^q\(5),
      R => ap_rst_n_inv
    );
\odata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(6),
      Q => \^q\(6),
      R => ap_rst_n_inv
    );
\odata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(7),
      Q => \^q\(7),
      R => ap_rst_n_inv
    );
\odata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(8),
      Q => \^q\(8),
      R => ap_rst_n_inv
    );
\odata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(9),
      Q => \^q\(9),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_obuf_314 is
  port (
    Q : out STD_LOGIC_VECTOR ( 32 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_4_TREADY : in STD_LOGIC;
    \ireg_reg[32]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_obuf_314 : entity is "obuf";
end vector_add_1_mult_constant_0_0_obuf_314;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_obuf_314 is
  signal \^q\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[32]_i_1__35\ : label is "soft_lutpair992";
  attribute SOFT_HLUTNM of \ireg[32]_i_2__35\ : label is "soft_lutpair992";
begin
  Q(32 downto 0) <= \^q\(32 downto 0);
\ireg[32]_i_1__35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => out_data_4_TREADY,
      I1 => \^q\(32),
      I2 => \ireg_reg[32]\(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[32]_i_2__35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^q\(32),
      I1 => out_data_4_TREADY,
      I2 => \ireg_reg[32]\(0),
      O => E(0)
    );
\odata[31]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \^q\(32),
      I1 => out_data_4_TREADY,
      O => \p_0_in__0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(0),
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\odata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(10),
      Q => \^q\(10),
      R => ap_rst_n_inv
    );
\odata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(11),
      Q => \^q\(11),
      R => ap_rst_n_inv
    );
\odata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(12),
      Q => \^q\(12),
      R => ap_rst_n_inv
    );
\odata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(13),
      Q => \^q\(13),
      R => ap_rst_n_inv
    );
\odata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(14),
      Q => \^q\(14),
      R => ap_rst_n_inv
    );
\odata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(15),
      Q => \^q\(15),
      R => ap_rst_n_inv
    );
\odata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(16),
      Q => \^q\(16),
      R => ap_rst_n_inv
    );
\odata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(17),
      Q => \^q\(17),
      R => ap_rst_n_inv
    );
\odata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(18),
      Q => \^q\(18),
      R => ap_rst_n_inv
    );
\odata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(19),
      Q => \^q\(19),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(1),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\odata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(20),
      Q => \^q\(20),
      R => ap_rst_n_inv
    );
\odata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(21),
      Q => \^q\(21),
      R => ap_rst_n_inv
    );
\odata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(22),
      Q => \^q\(22),
      R => ap_rst_n_inv
    );
\odata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(23),
      Q => \^q\(23),
      R => ap_rst_n_inv
    );
\odata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(24),
      Q => \^q\(24),
      R => ap_rst_n_inv
    );
\odata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(25),
      Q => \^q\(25),
      R => ap_rst_n_inv
    );
\odata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(26),
      Q => \^q\(26),
      R => ap_rst_n_inv
    );
\odata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(27),
      Q => \^q\(27),
      R => ap_rst_n_inv
    );
\odata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(28),
      Q => \^q\(28),
      R => ap_rst_n_inv
    );
\odata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(29),
      Q => \^q\(29),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(2),
      Q => \^q\(2),
      R => ap_rst_n_inv
    );
\odata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(30),
      Q => \^q\(30),
      R => ap_rst_n_inv
    );
\odata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(31),
      Q => \^q\(31),
      R => ap_rst_n_inv
    );
\odata_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(32),
      Q => \^q\(32),
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(3),
      Q => \^q\(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(4),
      Q => \^q\(4),
      R => ap_rst_n_inv
    );
\odata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(5),
      Q => \^q\(5),
      R => ap_rst_n_inv
    );
\odata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(6),
      Q => \^q\(6),
      R => ap_rst_n_inv
    );
\odata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(7),
      Q => \^q\(7),
      R => ap_rst_n_inv
    );
\odata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(8),
      Q => \^q\(8),
      R => ap_rst_n_inv
    );
\odata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(9),
      Q => \^q\(9),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_obuf_328 is
  port (
    Q : out STD_LOGIC_VECTOR ( 32 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_3_TREADY : in STD_LOGIC;
    \ireg_reg[32]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_obuf_328 : entity is "obuf";
end vector_add_1_mult_constant_0_0_obuf_328;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_obuf_328 is
  signal \^q\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[32]_i_1__34\ : label is "soft_lutpair965";
  attribute SOFT_HLUTNM of \ireg[32]_i_2__34\ : label is "soft_lutpair965";
begin
  Q(32 downto 0) <= \^q\(32 downto 0);
\ireg[32]_i_1__34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => out_data_3_TREADY,
      I1 => \^q\(32),
      I2 => \ireg_reg[32]\(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[32]_i_2__34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^q\(32),
      I1 => out_data_3_TREADY,
      I2 => \ireg_reg[32]\(0),
      O => E(0)
    );
\odata[31]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \^q\(32),
      I1 => out_data_3_TREADY,
      O => \p_0_in__0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(0),
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\odata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(10),
      Q => \^q\(10),
      R => ap_rst_n_inv
    );
\odata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(11),
      Q => \^q\(11),
      R => ap_rst_n_inv
    );
\odata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(12),
      Q => \^q\(12),
      R => ap_rst_n_inv
    );
\odata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(13),
      Q => \^q\(13),
      R => ap_rst_n_inv
    );
\odata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(14),
      Q => \^q\(14),
      R => ap_rst_n_inv
    );
\odata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(15),
      Q => \^q\(15),
      R => ap_rst_n_inv
    );
\odata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(16),
      Q => \^q\(16),
      R => ap_rst_n_inv
    );
\odata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(17),
      Q => \^q\(17),
      R => ap_rst_n_inv
    );
\odata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(18),
      Q => \^q\(18),
      R => ap_rst_n_inv
    );
\odata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(19),
      Q => \^q\(19),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(1),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\odata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(20),
      Q => \^q\(20),
      R => ap_rst_n_inv
    );
\odata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(21),
      Q => \^q\(21),
      R => ap_rst_n_inv
    );
\odata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(22),
      Q => \^q\(22),
      R => ap_rst_n_inv
    );
\odata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(23),
      Q => \^q\(23),
      R => ap_rst_n_inv
    );
\odata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(24),
      Q => \^q\(24),
      R => ap_rst_n_inv
    );
\odata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(25),
      Q => \^q\(25),
      R => ap_rst_n_inv
    );
\odata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(26),
      Q => \^q\(26),
      R => ap_rst_n_inv
    );
\odata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(27),
      Q => \^q\(27),
      R => ap_rst_n_inv
    );
\odata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(28),
      Q => \^q\(28),
      R => ap_rst_n_inv
    );
\odata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(29),
      Q => \^q\(29),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(2),
      Q => \^q\(2),
      R => ap_rst_n_inv
    );
\odata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(30),
      Q => \^q\(30),
      R => ap_rst_n_inv
    );
\odata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(31),
      Q => \^q\(31),
      R => ap_rst_n_inv
    );
\odata_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(32),
      Q => \^q\(32),
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(3),
      Q => \^q\(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(4),
      Q => \^q\(4),
      R => ap_rst_n_inv
    );
\odata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(5),
      Q => \^q\(5),
      R => ap_rst_n_inv
    );
\odata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(6),
      Q => \^q\(6),
      R => ap_rst_n_inv
    );
\odata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(7),
      Q => \^q\(7),
      R => ap_rst_n_inv
    );
\odata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(8),
      Q => \^q\(8),
      R => ap_rst_n_inv
    );
\odata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(9),
      Q => \^q\(9),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_obuf_342 is
  port (
    Q : out STD_LOGIC_VECTOR ( 32 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_2_TREADY : in STD_LOGIC;
    \ireg_reg[32]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_obuf_342 : entity is "obuf";
end vector_add_1_mult_constant_0_0_obuf_342;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_obuf_342 is
  signal \^q\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[32]_i_1__33\ : label is "soft_lutpair938";
  attribute SOFT_HLUTNM of \ireg[32]_i_2__33\ : label is "soft_lutpair938";
begin
  Q(32 downto 0) <= \^q\(32 downto 0);
\ireg[32]_i_1__33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => out_data_2_TREADY,
      I1 => \^q\(32),
      I2 => \ireg_reg[32]\(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[32]_i_2__33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^q\(32),
      I1 => out_data_2_TREADY,
      I2 => \ireg_reg[32]\(0),
      O => E(0)
    );
\odata[31]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \^q\(32),
      I1 => out_data_2_TREADY,
      O => \p_0_in__0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(0),
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\odata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(10),
      Q => \^q\(10),
      R => ap_rst_n_inv
    );
\odata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(11),
      Q => \^q\(11),
      R => ap_rst_n_inv
    );
\odata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(12),
      Q => \^q\(12),
      R => ap_rst_n_inv
    );
\odata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(13),
      Q => \^q\(13),
      R => ap_rst_n_inv
    );
\odata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(14),
      Q => \^q\(14),
      R => ap_rst_n_inv
    );
\odata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(15),
      Q => \^q\(15),
      R => ap_rst_n_inv
    );
\odata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(16),
      Q => \^q\(16),
      R => ap_rst_n_inv
    );
\odata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(17),
      Q => \^q\(17),
      R => ap_rst_n_inv
    );
\odata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(18),
      Q => \^q\(18),
      R => ap_rst_n_inv
    );
\odata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(19),
      Q => \^q\(19),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(1),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\odata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(20),
      Q => \^q\(20),
      R => ap_rst_n_inv
    );
\odata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(21),
      Q => \^q\(21),
      R => ap_rst_n_inv
    );
\odata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(22),
      Q => \^q\(22),
      R => ap_rst_n_inv
    );
\odata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(23),
      Q => \^q\(23),
      R => ap_rst_n_inv
    );
\odata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(24),
      Q => \^q\(24),
      R => ap_rst_n_inv
    );
\odata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(25),
      Q => \^q\(25),
      R => ap_rst_n_inv
    );
\odata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(26),
      Q => \^q\(26),
      R => ap_rst_n_inv
    );
\odata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(27),
      Q => \^q\(27),
      R => ap_rst_n_inv
    );
\odata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(28),
      Q => \^q\(28),
      R => ap_rst_n_inv
    );
\odata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(29),
      Q => \^q\(29),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(2),
      Q => \^q\(2),
      R => ap_rst_n_inv
    );
\odata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(30),
      Q => \^q\(30),
      R => ap_rst_n_inv
    );
\odata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(31),
      Q => \^q\(31),
      R => ap_rst_n_inv
    );
\odata_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(32),
      Q => \^q\(32),
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(3),
      Q => \^q\(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(4),
      Q => \^q\(4),
      R => ap_rst_n_inv
    );
\odata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(5),
      Q => \^q\(5),
      R => ap_rst_n_inv
    );
\odata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(6),
      Q => \^q\(6),
      R => ap_rst_n_inv
    );
\odata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(7),
      Q => \^q\(7),
      R => ap_rst_n_inv
    );
\odata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(8),
      Q => \^q\(8),
      R => ap_rst_n_inv
    );
\odata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(9),
      Q => \^q\(9),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_obuf_356 is
  port (
    Q : out STD_LOGIC_VECTOR ( 32 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_1_TREADY : in STD_LOGIC;
    \ireg_reg[32]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_obuf_356 : entity is "obuf";
end vector_add_1_mult_constant_0_0_obuf_356;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_obuf_356 is
  signal \^q\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[32]_i_1__32\ : label is "soft_lutpair911";
  attribute SOFT_HLUTNM of \ireg[32]_i_2__32\ : label is "soft_lutpair911";
begin
  Q(32 downto 0) <= \^q\(32 downto 0);
\ireg[32]_i_1__32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => out_data_1_TREADY,
      I1 => \^q\(32),
      I2 => \ireg_reg[32]\(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[32]_i_2__32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^q\(32),
      I1 => out_data_1_TREADY,
      I2 => \ireg_reg[32]\(0),
      O => E(0)
    );
\odata[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \^q\(32),
      I1 => out_data_1_TREADY,
      O => \p_0_in__0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(0),
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\odata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(10),
      Q => \^q\(10),
      R => ap_rst_n_inv
    );
\odata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(11),
      Q => \^q\(11),
      R => ap_rst_n_inv
    );
\odata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(12),
      Q => \^q\(12),
      R => ap_rst_n_inv
    );
\odata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(13),
      Q => \^q\(13),
      R => ap_rst_n_inv
    );
\odata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(14),
      Q => \^q\(14),
      R => ap_rst_n_inv
    );
\odata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(15),
      Q => \^q\(15),
      R => ap_rst_n_inv
    );
\odata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(16),
      Q => \^q\(16),
      R => ap_rst_n_inv
    );
\odata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(17),
      Q => \^q\(17),
      R => ap_rst_n_inv
    );
\odata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(18),
      Q => \^q\(18),
      R => ap_rst_n_inv
    );
\odata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(19),
      Q => \^q\(19),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(1),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\odata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(20),
      Q => \^q\(20),
      R => ap_rst_n_inv
    );
\odata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(21),
      Q => \^q\(21),
      R => ap_rst_n_inv
    );
\odata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(22),
      Q => \^q\(22),
      R => ap_rst_n_inv
    );
\odata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(23),
      Q => \^q\(23),
      R => ap_rst_n_inv
    );
\odata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(24),
      Q => \^q\(24),
      R => ap_rst_n_inv
    );
\odata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(25),
      Q => \^q\(25),
      R => ap_rst_n_inv
    );
\odata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(26),
      Q => \^q\(26),
      R => ap_rst_n_inv
    );
\odata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(27),
      Q => \^q\(27),
      R => ap_rst_n_inv
    );
\odata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(28),
      Q => \^q\(28),
      R => ap_rst_n_inv
    );
\odata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(29),
      Q => \^q\(29),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(2),
      Q => \^q\(2),
      R => ap_rst_n_inv
    );
\odata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(30),
      Q => \^q\(30),
      R => ap_rst_n_inv
    );
\odata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(31),
      Q => \^q\(31),
      R => ap_rst_n_inv
    );
\odata_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(32),
      Q => \^q\(32),
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(3),
      Q => \^q\(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(4),
      Q => \^q\(4),
      R => ap_rst_n_inv
    );
\odata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(5),
      Q => \^q\(5),
      R => ap_rst_n_inv
    );
\odata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(6),
      Q => \^q\(6),
      R => ap_rst_n_inv
    );
\odata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(7),
      Q => \^q\(7),
      R => ap_rst_n_inv
    );
\odata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(8),
      Q => \^q\(8),
      R => ap_rst_n_inv
    );
\odata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(9),
      Q => \^q\(9),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_obuf_370 is
  port (
    Q : out STD_LOGIC_VECTOR ( 32 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_15_TREADY : in STD_LOGIC;
    \ireg_reg[32]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_obuf_370 : entity is "obuf";
end vector_add_1_mult_constant_0_0_obuf_370;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_obuf_370 is
  signal \^q\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[32]_i_1__46\ : label is "soft_lutpair884";
  attribute SOFT_HLUTNM of \ireg[32]_i_2__46\ : label is "soft_lutpair884";
begin
  Q(32 downto 0) <= \^q\(32 downto 0);
\ireg[32]_i_1__46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => out_data_15_TREADY,
      I1 => \^q\(32),
      I2 => \ireg_reg[32]\(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[32]_i_2__46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^q\(32),
      I1 => out_data_15_TREADY,
      I2 => \ireg_reg[32]\(0),
      O => E(0)
    );
\odata[31]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \^q\(32),
      I1 => out_data_15_TREADY,
      O => \p_0_in__0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(0),
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\odata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(10),
      Q => \^q\(10),
      R => ap_rst_n_inv
    );
\odata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(11),
      Q => \^q\(11),
      R => ap_rst_n_inv
    );
\odata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(12),
      Q => \^q\(12),
      R => ap_rst_n_inv
    );
\odata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(13),
      Q => \^q\(13),
      R => ap_rst_n_inv
    );
\odata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(14),
      Q => \^q\(14),
      R => ap_rst_n_inv
    );
\odata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(15),
      Q => \^q\(15),
      R => ap_rst_n_inv
    );
\odata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(16),
      Q => \^q\(16),
      R => ap_rst_n_inv
    );
\odata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(17),
      Q => \^q\(17),
      R => ap_rst_n_inv
    );
\odata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(18),
      Q => \^q\(18),
      R => ap_rst_n_inv
    );
\odata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(19),
      Q => \^q\(19),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(1),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\odata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(20),
      Q => \^q\(20),
      R => ap_rst_n_inv
    );
\odata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(21),
      Q => \^q\(21),
      R => ap_rst_n_inv
    );
\odata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(22),
      Q => \^q\(22),
      R => ap_rst_n_inv
    );
\odata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(23),
      Q => \^q\(23),
      R => ap_rst_n_inv
    );
\odata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(24),
      Q => \^q\(24),
      R => ap_rst_n_inv
    );
\odata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(25),
      Q => \^q\(25),
      R => ap_rst_n_inv
    );
\odata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(26),
      Q => \^q\(26),
      R => ap_rst_n_inv
    );
\odata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(27),
      Q => \^q\(27),
      R => ap_rst_n_inv
    );
\odata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(28),
      Q => \^q\(28),
      R => ap_rst_n_inv
    );
\odata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(29),
      Q => \^q\(29),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(2),
      Q => \^q\(2),
      R => ap_rst_n_inv
    );
\odata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(30),
      Q => \^q\(30),
      R => ap_rst_n_inv
    );
\odata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(31),
      Q => \^q\(31),
      R => ap_rst_n_inv
    );
\odata_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(32),
      Q => \^q\(32),
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(3),
      Q => \^q\(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(4),
      Q => \^q\(4),
      R => ap_rst_n_inv
    );
\odata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(5),
      Q => \^q\(5),
      R => ap_rst_n_inv
    );
\odata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(6),
      Q => \^q\(6),
      R => ap_rst_n_inv
    );
\odata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(7),
      Q => \^q\(7),
      R => ap_rst_n_inv
    );
\odata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(8),
      Q => \^q\(8),
      R => ap_rst_n_inv
    );
\odata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(9),
      Q => \^q\(9),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_obuf_384 is
  port (
    Q : out STD_LOGIC_VECTOR ( 32 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_14_TREADY : in STD_LOGIC;
    \ireg_reg[32]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_obuf_384 : entity is "obuf";
end vector_add_1_mult_constant_0_0_obuf_384;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_obuf_384 is
  signal \^q\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[32]_i_1__45\ : label is "soft_lutpair857";
  attribute SOFT_HLUTNM of \ireg[32]_i_2__45\ : label is "soft_lutpair857";
begin
  Q(32 downto 0) <= \^q\(32 downto 0);
\ireg[32]_i_1__45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => out_data_14_TREADY,
      I1 => \^q\(32),
      I2 => \ireg_reg[32]\(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[32]_i_2__45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^q\(32),
      I1 => out_data_14_TREADY,
      I2 => \ireg_reg[32]\(0),
      O => E(0)
    );
\odata[31]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \^q\(32),
      I1 => out_data_14_TREADY,
      O => \p_0_in__0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(0),
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\odata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(10),
      Q => \^q\(10),
      R => ap_rst_n_inv
    );
\odata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(11),
      Q => \^q\(11),
      R => ap_rst_n_inv
    );
\odata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(12),
      Q => \^q\(12),
      R => ap_rst_n_inv
    );
\odata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(13),
      Q => \^q\(13),
      R => ap_rst_n_inv
    );
\odata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(14),
      Q => \^q\(14),
      R => ap_rst_n_inv
    );
\odata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(15),
      Q => \^q\(15),
      R => ap_rst_n_inv
    );
\odata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(16),
      Q => \^q\(16),
      R => ap_rst_n_inv
    );
\odata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(17),
      Q => \^q\(17),
      R => ap_rst_n_inv
    );
\odata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(18),
      Q => \^q\(18),
      R => ap_rst_n_inv
    );
\odata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(19),
      Q => \^q\(19),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(1),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\odata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(20),
      Q => \^q\(20),
      R => ap_rst_n_inv
    );
\odata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(21),
      Q => \^q\(21),
      R => ap_rst_n_inv
    );
\odata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(22),
      Q => \^q\(22),
      R => ap_rst_n_inv
    );
\odata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(23),
      Q => \^q\(23),
      R => ap_rst_n_inv
    );
\odata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(24),
      Q => \^q\(24),
      R => ap_rst_n_inv
    );
\odata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(25),
      Q => \^q\(25),
      R => ap_rst_n_inv
    );
\odata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(26),
      Q => \^q\(26),
      R => ap_rst_n_inv
    );
\odata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(27),
      Q => \^q\(27),
      R => ap_rst_n_inv
    );
\odata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(28),
      Q => \^q\(28),
      R => ap_rst_n_inv
    );
\odata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(29),
      Q => \^q\(29),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(2),
      Q => \^q\(2),
      R => ap_rst_n_inv
    );
\odata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(30),
      Q => \^q\(30),
      R => ap_rst_n_inv
    );
\odata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(31),
      Q => \^q\(31),
      R => ap_rst_n_inv
    );
\odata_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(32),
      Q => \^q\(32),
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(3),
      Q => \^q\(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(4),
      Q => \^q\(4),
      R => ap_rst_n_inv
    );
\odata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(5),
      Q => \^q\(5),
      R => ap_rst_n_inv
    );
\odata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(6),
      Q => \^q\(6),
      R => ap_rst_n_inv
    );
\odata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(7),
      Q => \^q\(7),
      R => ap_rst_n_inv
    );
\odata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(8),
      Q => \^q\(8),
      R => ap_rst_n_inv
    );
\odata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(9),
      Q => \^q\(9),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_obuf_398 is
  port (
    Q : out STD_LOGIC_VECTOR ( 32 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_13_TREADY : in STD_LOGIC;
    \ireg_reg[32]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_obuf_398 : entity is "obuf";
end vector_add_1_mult_constant_0_0_obuf_398;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_obuf_398 is
  signal \^q\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[32]_i_1__44\ : label is "soft_lutpair830";
  attribute SOFT_HLUTNM of \ireg[32]_i_2__44\ : label is "soft_lutpair830";
begin
  Q(32 downto 0) <= \^q\(32 downto 0);
\ireg[32]_i_1__44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => out_data_13_TREADY,
      I1 => \^q\(32),
      I2 => \ireg_reg[32]\(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[32]_i_2__44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^q\(32),
      I1 => out_data_13_TREADY,
      I2 => \ireg_reg[32]\(0),
      O => E(0)
    );
\odata[31]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \^q\(32),
      I1 => out_data_13_TREADY,
      O => \p_0_in__0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(0),
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\odata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(10),
      Q => \^q\(10),
      R => ap_rst_n_inv
    );
\odata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(11),
      Q => \^q\(11),
      R => ap_rst_n_inv
    );
\odata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(12),
      Q => \^q\(12),
      R => ap_rst_n_inv
    );
\odata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(13),
      Q => \^q\(13),
      R => ap_rst_n_inv
    );
\odata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(14),
      Q => \^q\(14),
      R => ap_rst_n_inv
    );
\odata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(15),
      Q => \^q\(15),
      R => ap_rst_n_inv
    );
\odata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(16),
      Q => \^q\(16),
      R => ap_rst_n_inv
    );
\odata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(17),
      Q => \^q\(17),
      R => ap_rst_n_inv
    );
\odata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(18),
      Q => \^q\(18),
      R => ap_rst_n_inv
    );
\odata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(19),
      Q => \^q\(19),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(1),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\odata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(20),
      Q => \^q\(20),
      R => ap_rst_n_inv
    );
\odata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(21),
      Q => \^q\(21),
      R => ap_rst_n_inv
    );
\odata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(22),
      Q => \^q\(22),
      R => ap_rst_n_inv
    );
\odata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(23),
      Q => \^q\(23),
      R => ap_rst_n_inv
    );
\odata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(24),
      Q => \^q\(24),
      R => ap_rst_n_inv
    );
\odata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(25),
      Q => \^q\(25),
      R => ap_rst_n_inv
    );
\odata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(26),
      Q => \^q\(26),
      R => ap_rst_n_inv
    );
\odata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(27),
      Q => \^q\(27),
      R => ap_rst_n_inv
    );
\odata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(28),
      Q => \^q\(28),
      R => ap_rst_n_inv
    );
\odata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(29),
      Q => \^q\(29),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(2),
      Q => \^q\(2),
      R => ap_rst_n_inv
    );
\odata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(30),
      Q => \^q\(30),
      R => ap_rst_n_inv
    );
\odata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(31),
      Q => \^q\(31),
      R => ap_rst_n_inv
    );
\odata_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(32),
      Q => \^q\(32),
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(3),
      Q => \^q\(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(4),
      Q => \^q\(4),
      R => ap_rst_n_inv
    );
\odata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(5),
      Q => \^q\(5),
      R => ap_rst_n_inv
    );
\odata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(6),
      Q => \^q\(6),
      R => ap_rst_n_inv
    );
\odata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(7),
      Q => \^q\(7),
      R => ap_rst_n_inv
    );
\odata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(8),
      Q => \^q\(8),
      R => ap_rst_n_inv
    );
\odata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(9),
      Q => \^q\(9),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_obuf_412 is
  port (
    Q : out STD_LOGIC_VECTOR ( 32 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_12_TREADY : in STD_LOGIC;
    \ireg_reg[32]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_obuf_412 : entity is "obuf";
end vector_add_1_mult_constant_0_0_obuf_412;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_obuf_412 is
  signal \^q\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[32]_i_1__43\ : label is "soft_lutpair803";
  attribute SOFT_HLUTNM of \ireg[32]_i_2__43\ : label is "soft_lutpair803";
begin
  Q(32 downto 0) <= \^q\(32 downto 0);
\ireg[32]_i_1__43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => out_data_12_TREADY,
      I1 => \^q\(32),
      I2 => \ireg_reg[32]\(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[32]_i_2__43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^q\(32),
      I1 => out_data_12_TREADY,
      I2 => \ireg_reg[32]\(0),
      O => E(0)
    );
\odata[31]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \^q\(32),
      I1 => out_data_12_TREADY,
      O => \p_0_in__0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(0),
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\odata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(10),
      Q => \^q\(10),
      R => ap_rst_n_inv
    );
\odata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(11),
      Q => \^q\(11),
      R => ap_rst_n_inv
    );
\odata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(12),
      Q => \^q\(12),
      R => ap_rst_n_inv
    );
\odata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(13),
      Q => \^q\(13),
      R => ap_rst_n_inv
    );
\odata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(14),
      Q => \^q\(14),
      R => ap_rst_n_inv
    );
\odata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(15),
      Q => \^q\(15),
      R => ap_rst_n_inv
    );
\odata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(16),
      Q => \^q\(16),
      R => ap_rst_n_inv
    );
\odata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(17),
      Q => \^q\(17),
      R => ap_rst_n_inv
    );
\odata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(18),
      Q => \^q\(18),
      R => ap_rst_n_inv
    );
\odata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(19),
      Q => \^q\(19),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(1),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\odata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(20),
      Q => \^q\(20),
      R => ap_rst_n_inv
    );
\odata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(21),
      Q => \^q\(21),
      R => ap_rst_n_inv
    );
\odata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(22),
      Q => \^q\(22),
      R => ap_rst_n_inv
    );
\odata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(23),
      Q => \^q\(23),
      R => ap_rst_n_inv
    );
\odata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(24),
      Q => \^q\(24),
      R => ap_rst_n_inv
    );
\odata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(25),
      Q => \^q\(25),
      R => ap_rst_n_inv
    );
\odata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(26),
      Q => \^q\(26),
      R => ap_rst_n_inv
    );
\odata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(27),
      Q => \^q\(27),
      R => ap_rst_n_inv
    );
\odata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(28),
      Q => \^q\(28),
      R => ap_rst_n_inv
    );
\odata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(29),
      Q => \^q\(29),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(2),
      Q => \^q\(2),
      R => ap_rst_n_inv
    );
\odata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(30),
      Q => \^q\(30),
      R => ap_rst_n_inv
    );
\odata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(31),
      Q => \^q\(31),
      R => ap_rst_n_inv
    );
\odata_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(32),
      Q => \^q\(32),
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(3),
      Q => \^q\(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(4),
      Q => \^q\(4),
      R => ap_rst_n_inv
    );
\odata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(5),
      Q => \^q\(5),
      R => ap_rst_n_inv
    );
\odata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(6),
      Q => \^q\(6),
      R => ap_rst_n_inv
    );
\odata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(7),
      Q => \^q\(7),
      R => ap_rst_n_inv
    );
\odata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(8),
      Q => \^q\(8),
      R => ap_rst_n_inv
    );
\odata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(9),
      Q => \^q\(9),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_obuf_426 is
  port (
    Q : out STD_LOGIC_VECTOR ( 32 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln17_reg_2435_reg[0]\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg : out STD_LOGIC;
    icmp_ln17_fu_1715_p2 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_11_TREADY : in STD_LOGIC;
    \ireg_reg[32]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[32]_0\ : in STD_LOGIC;
    \ireg_reg[32]_1\ : in STD_LOGIC;
    \ireg[32]_i_8\ : in STD_LOGIC;
    \ireg[32]_i_8_0\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_obuf_426 : entity is "obuf";
end vector_add_1_mult_constant_0_0_obuf_426;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_obuf_426 is
  signal \^q\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \^icmp_ln17_fu_1715_p2\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[32]_i_17\ : label is "soft_lutpair774";
  attribute SOFT_HLUTNM of \ireg[32]_i_1__42\ : label is "soft_lutpair775";
  attribute SOFT_HLUTNM of \ireg[32]_i_2__42\ : label is "soft_lutpair775";
  attribute SOFT_HLUTNM of \ireg[32]_i_4\ : label is "soft_lutpair774";
begin
  Q(32 downto 0) <= \^q\(32 downto 0);
  icmp_ln17_fu_1715_p2 <= \^icmp_ln17_fu_1715_p2\;
\add_ln214_1_reg_2469[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_0(1),
      I1 => ap_enable_reg_pp0_iter1_reg_0(0),
      I2 => ap_enable_reg_pp0_iter1_reg_0(4),
      I3 => ap_enable_reg_pp0_iter1_reg_0(5),
      I4 => ap_enable_reg_pp0_iter1_reg_0(2),
      I5 => ap_enable_reg_pp0_iter1_reg_0(3),
      O => \^icmp_ln17_fu_1715_p2\
    );
\ireg[32]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \ireg_reg[32]_0\,
      I1 => \ireg_reg[32]_1\,
      I2 => \ireg[32]_i_8\,
      I3 => \ireg[32]_i_8_0\,
      O => \icmp_ln17_reg_2435_reg[0]\
    );
\ireg[32]_i_1__42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => out_data_11_TREADY,
      I1 => \^q\(32),
      I2 => \ireg_reg[32]\(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[32]_i_2__42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^q\(32),
      I1 => out_data_11_TREADY,
      I2 => \ireg_reg[32]\(0),
      O => E(0)
    );
\ireg[32]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ireg_reg[32]_1\,
      I1 => \ireg_reg[32]_0\,
      O => ap_enable_reg_pp0_iter1_reg
    );
\ireg[32]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => \^icmp_ln17_fu_1715_p2\,
      O => ap_enable_reg_pp0_iter0_reg
    );
\odata[31]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \^q\(32),
      I1 => out_data_11_TREADY,
      O => \p_0_in__0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(0),
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\odata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(10),
      Q => \^q\(10),
      R => ap_rst_n_inv
    );
\odata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(11),
      Q => \^q\(11),
      R => ap_rst_n_inv
    );
\odata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(12),
      Q => \^q\(12),
      R => ap_rst_n_inv
    );
\odata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(13),
      Q => \^q\(13),
      R => ap_rst_n_inv
    );
\odata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(14),
      Q => \^q\(14),
      R => ap_rst_n_inv
    );
\odata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(15),
      Q => \^q\(15),
      R => ap_rst_n_inv
    );
\odata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(16),
      Q => \^q\(16),
      R => ap_rst_n_inv
    );
\odata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(17),
      Q => \^q\(17),
      R => ap_rst_n_inv
    );
\odata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(18),
      Q => \^q\(18),
      R => ap_rst_n_inv
    );
\odata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(19),
      Q => \^q\(19),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(1),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\odata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(20),
      Q => \^q\(20),
      R => ap_rst_n_inv
    );
\odata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(21),
      Q => \^q\(21),
      R => ap_rst_n_inv
    );
\odata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(22),
      Q => \^q\(22),
      R => ap_rst_n_inv
    );
\odata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(23),
      Q => \^q\(23),
      R => ap_rst_n_inv
    );
\odata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(24),
      Q => \^q\(24),
      R => ap_rst_n_inv
    );
\odata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(25),
      Q => \^q\(25),
      R => ap_rst_n_inv
    );
\odata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(26),
      Q => \^q\(26),
      R => ap_rst_n_inv
    );
\odata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(27),
      Q => \^q\(27),
      R => ap_rst_n_inv
    );
\odata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(28),
      Q => \^q\(28),
      R => ap_rst_n_inv
    );
\odata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(29),
      Q => \^q\(29),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(2),
      Q => \^q\(2),
      R => ap_rst_n_inv
    );
\odata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(30),
      Q => \^q\(30),
      R => ap_rst_n_inv
    );
\odata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(31),
      Q => \^q\(31),
      R => ap_rst_n_inv
    );
\odata_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(32),
      Q => \^q\(32),
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(3),
      Q => \^q\(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(4),
      Q => \^q\(4),
      R => ap_rst_n_inv
    );
\odata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(5),
      Q => \^q\(5),
      R => ap_rst_n_inv
    );
\odata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(6),
      Q => \^q\(6),
      R => ap_rst_n_inv
    );
\odata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(7),
      Q => \^q\(7),
      R => ap_rst_n_inv
    );
\odata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(8),
      Q => \^q\(8),
      R => ap_rst_n_inv
    );
\odata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(9),
      Q => \^q\(9),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_obuf_440 is
  port (
    Q : out STD_LOGIC_VECTOR ( 32 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_10_TREADY : in STD_LOGIC;
    \ireg_reg[32]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_obuf_440 : entity is "obuf";
end vector_add_1_mult_constant_0_0_obuf_440;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_obuf_440 is
  signal \^q\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[32]_i_1__41\ : label is "soft_lutpair745";
  attribute SOFT_HLUTNM of \ireg[32]_i_2__41\ : label is "soft_lutpair745";
begin
  Q(32 downto 0) <= \^q\(32 downto 0);
\ireg[32]_i_1__41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => out_data_10_TREADY,
      I1 => \^q\(32),
      I2 => \ireg_reg[32]\(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[32]_i_2__41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^q\(32),
      I1 => out_data_10_TREADY,
      I2 => \ireg_reg[32]\(0),
      O => E(0)
    );
\odata[31]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \^q\(32),
      I1 => out_data_10_TREADY,
      O => \p_0_in__0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(0),
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\odata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(10),
      Q => \^q\(10),
      R => ap_rst_n_inv
    );
\odata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(11),
      Q => \^q\(11),
      R => ap_rst_n_inv
    );
\odata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(12),
      Q => \^q\(12),
      R => ap_rst_n_inv
    );
\odata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(13),
      Q => \^q\(13),
      R => ap_rst_n_inv
    );
\odata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(14),
      Q => \^q\(14),
      R => ap_rst_n_inv
    );
\odata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(15),
      Q => \^q\(15),
      R => ap_rst_n_inv
    );
\odata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(16),
      Q => \^q\(16),
      R => ap_rst_n_inv
    );
\odata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(17),
      Q => \^q\(17),
      R => ap_rst_n_inv
    );
\odata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(18),
      Q => \^q\(18),
      R => ap_rst_n_inv
    );
\odata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(19),
      Q => \^q\(19),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(1),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\odata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(20),
      Q => \^q\(20),
      R => ap_rst_n_inv
    );
\odata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(21),
      Q => \^q\(21),
      R => ap_rst_n_inv
    );
\odata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(22),
      Q => \^q\(22),
      R => ap_rst_n_inv
    );
\odata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(23),
      Q => \^q\(23),
      R => ap_rst_n_inv
    );
\odata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(24),
      Q => \^q\(24),
      R => ap_rst_n_inv
    );
\odata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(25),
      Q => \^q\(25),
      R => ap_rst_n_inv
    );
\odata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(26),
      Q => \^q\(26),
      R => ap_rst_n_inv
    );
\odata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(27),
      Q => \^q\(27),
      R => ap_rst_n_inv
    );
\odata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(28),
      Q => \^q\(28),
      R => ap_rst_n_inv
    );
\odata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(29),
      Q => \^q\(29),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(2),
      Q => \^q\(2),
      R => ap_rst_n_inv
    );
\odata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(30),
      Q => \^q\(30),
      R => ap_rst_n_inv
    );
\odata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(31),
      Q => \^q\(31),
      R => ap_rst_n_inv
    );
\odata_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(32),
      Q => \^q\(32),
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(3),
      Q => \^q\(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(4),
      Q => \^q\(4),
      R => ap_rst_n_inv
    );
\odata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(5),
      Q => \^q\(5),
      R => ap_rst_n_inv
    );
\odata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(6),
      Q => \^q\(6),
      R => ap_rst_n_inv
    );
\odata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(7),
      Q => \^q\(7),
      R => ap_rst_n_inv
    );
\odata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(8),
      Q => \^q\(8),
      R => ap_rst_n_inv
    );
\odata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(9),
      Q => \^q\(9),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_obuf_454 is
  port (
    Q : out STD_LOGIC_VECTOR ( 32 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_0_TREADY : in STD_LOGIC;
    \ireg_reg[32]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_obuf_454 : entity is "obuf";
end vector_add_1_mult_constant_0_0_obuf_454;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_obuf_454 is
  signal \^q\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[32]_i_1__31\ : label is "soft_lutpair718";
  attribute SOFT_HLUTNM of \ireg[32]_i_2__31\ : label is "soft_lutpair718";
begin
  Q(32 downto 0) <= \^q\(32 downto 0);
\ireg[32]_i_1__31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => out_data_0_TREADY,
      I1 => \^q\(32),
      I2 => \ireg_reg[32]\(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[32]_i_2__31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^q\(32),
      I1 => out_data_0_TREADY,
      I2 => \ireg_reg[32]\(0),
      O => E(0)
    );
\odata[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \^q\(32),
      I1 => out_data_0_TREADY,
      O => \p_0_in__0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(0),
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\odata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(10),
      Q => \^q\(10),
      R => ap_rst_n_inv
    );
\odata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(11),
      Q => \^q\(11),
      R => ap_rst_n_inv
    );
\odata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(12),
      Q => \^q\(12),
      R => ap_rst_n_inv
    );
\odata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(13),
      Q => \^q\(13),
      R => ap_rst_n_inv
    );
\odata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(14),
      Q => \^q\(14),
      R => ap_rst_n_inv
    );
\odata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(15),
      Q => \^q\(15),
      R => ap_rst_n_inv
    );
\odata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(16),
      Q => \^q\(16),
      R => ap_rst_n_inv
    );
\odata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(17),
      Q => \^q\(17),
      R => ap_rst_n_inv
    );
\odata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(18),
      Q => \^q\(18),
      R => ap_rst_n_inv
    );
\odata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(19),
      Q => \^q\(19),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(1),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\odata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(20),
      Q => \^q\(20),
      R => ap_rst_n_inv
    );
\odata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(21),
      Q => \^q\(21),
      R => ap_rst_n_inv
    );
\odata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(22),
      Q => \^q\(22),
      R => ap_rst_n_inv
    );
\odata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(23),
      Q => \^q\(23),
      R => ap_rst_n_inv
    );
\odata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(24),
      Q => \^q\(24),
      R => ap_rst_n_inv
    );
\odata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(25),
      Q => \^q\(25),
      R => ap_rst_n_inv
    );
\odata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(26),
      Q => \^q\(26),
      R => ap_rst_n_inv
    );
\odata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(27),
      Q => \^q\(27),
      R => ap_rst_n_inv
    );
\odata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(28),
      Q => \^q\(28),
      R => ap_rst_n_inv
    );
\odata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(29),
      Q => \^q\(29),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(2),
      Q => \^q\(2),
      R => ap_rst_n_inv
    );
\odata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(30),
      Q => \^q\(30),
      R => ap_rst_n_inv
    );
\odata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(31),
      Q => \^q\(31),
      R => ap_rst_n_inv
    );
\odata_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(32),
      Q => \^q\(32),
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(3),
      Q => \^q\(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(4),
      Q => \^q\(4),
      R => ap_rst_n_inv
    );
\odata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(5),
      Q => \^q\(5),
      R => ap_rst_n_inv
    );
\odata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(6),
      Q => \^q\(6),
      R => ap_rst_n_inv
    );
\odata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(7),
      Q => \^q\(7),
      R => ap_rst_n_inv
    );
\odata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(8),
      Q => \^q\(8),
      R => ap_rst_n_inv
    );
\odata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(9),
      Q => \^q\(9),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_obuf_468 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln214_19_reg_2784_reg[31]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln214_19_reg_2784_reg[31]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    \ireg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_obuf_468 : entity is "obuf";
end vector_add_1_mult_constant_0_0_obuf_468;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_obuf_468 is
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal in_data_B_9_TDATA_int : STD_LOGIC_VECTOR ( 31 to 31 );
  signal \p_0_in__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[32]_i_1__24\ : label is "soft_lutpair695";
  attribute SOFT_HLUTNM of \ireg[32]_i_2__24\ : label is "soft_lutpair695";
begin
  Q(31 downto 0) <= \^q\(31 downto 0);
\add_ln214_19_reg_2784[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \^q\(30),
      I1 => \add_ln214_19_reg_2784_reg[31]\(0),
      I2 => \add_ln214_19_reg_2784_reg[31]_0\(0),
      I3 => \add_ln214_19_reg_2784_reg[31]\(1),
      I4 => \add_ln214_19_reg_2784_reg[31]_0\(1),
      I5 => in_data_B_9_TDATA_int(31),
      O => S(0)
    );
\ireg[32]_i_1__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => in_data_A_0_TREADY_int,
      I1 => \^q\(31),
      I2 => \ireg_reg[0]\(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[32]_i_2__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^q\(31),
      I1 => in_data_A_0_TREADY_int,
      I2 => \ireg_reg[0]\(0),
      O => E(0)
    );
\odata[32]_i_1__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \^q\(31),
      I1 => in_data_A_0_TREADY_int,
      O => \p_0_in__0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(0),
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\odata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(10),
      Q => \^q\(10),
      R => ap_rst_n_inv
    );
\odata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(11),
      Q => \^q\(11),
      R => ap_rst_n_inv
    );
\odata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(12),
      Q => \^q\(12),
      R => ap_rst_n_inv
    );
\odata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(13),
      Q => \^q\(13),
      R => ap_rst_n_inv
    );
\odata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(14),
      Q => \^q\(14),
      R => ap_rst_n_inv
    );
\odata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(15),
      Q => \^q\(15),
      R => ap_rst_n_inv
    );
\odata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(16),
      Q => \^q\(16),
      R => ap_rst_n_inv
    );
\odata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(17),
      Q => \^q\(17),
      R => ap_rst_n_inv
    );
\odata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(18),
      Q => \^q\(18),
      R => ap_rst_n_inv
    );
\odata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(19),
      Q => \^q\(19),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(1),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\odata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(20),
      Q => \^q\(20),
      R => ap_rst_n_inv
    );
\odata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(21),
      Q => \^q\(21),
      R => ap_rst_n_inv
    );
\odata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(22),
      Q => \^q\(22),
      R => ap_rst_n_inv
    );
\odata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(23),
      Q => \^q\(23),
      R => ap_rst_n_inv
    );
\odata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(24),
      Q => \^q\(24),
      R => ap_rst_n_inv
    );
\odata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(25),
      Q => \^q\(25),
      R => ap_rst_n_inv
    );
\odata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(26),
      Q => \^q\(26),
      R => ap_rst_n_inv
    );
\odata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(27),
      Q => \^q\(27),
      R => ap_rst_n_inv
    );
\odata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(28),
      Q => \^q\(28),
      R => ap_rst_n_inv
    );
\odata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(29),
      Q => \^q\(29),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(2),
      Q => \^q\(2),
      R => ap_rst_n_inv
    );
\odata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(30),
      Q => \^q\(30),
      R => ap_rst_n_inv
    );
\odata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(31),
      Q => in_data_B_9_TDATA_int(31),
      R => ap_rst_n_inv
    );
\odata_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(32),
      Q => \^q\(31),
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(3),
      Q => \^q\(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(4),
      Q => \^q\(4),
      R => ap_rst_n_inv
    );
\odata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(5),
      Q => \^q\(5),
      R => ap_rst_n_inv
    );
\odata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(6),
      Q => \^q\(6),
      R => ap_rst_n_inv
    );
\odata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(7),
      Q => \^q\(7),
      R => ap_rst_n_inv
    );
\odata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(8),
      Q => \^q\(8),
      R => ap_rst_n_inv
    );
\odata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(9),
      Q => \^q\(9),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_obuf_482 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln214_17_reg_2749_reg[31]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln214_17_reg_2749_reg[31]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    \ireg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_obuf_482 : entity is "obuf";
end vector_add_1_mult_constant_0_0_obuf_482;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_obuf_482 is
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal in_data_B_8_TDATA_int : STD_LOGIC_VECTOR ( 31 to 31 );
  signal \p_0_in__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[32]_i_1__23\ : label is "soft_lutpair671";
  attribute SOFT_HLUTNM of \ireg[32]_i_2__23\ : label is "soft_lutpair671";
begin
  Q(31 downto 0) <= \^q\(31 downto 0);
\add_ln214_17_reg_2749[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \^q\(30),
      I1 => \add_ln214_17_reg_2749_reg[31]\(0),
      I2 => \add_ln214_17_reg_2749_reg[31]_0\(0),
      I3 => \add_ln214_17_reg_2749_reg[31]\(1),
      I4 => \add_ln214_17_reg_2749_reg[31]_0\(1),
      I5 => in_data_B_8_TDATA_int(31),
      O => S(0)
    );
\ireg[32]_i_1__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => in_data_A_0_TREADY_int,
      I1 => \^q\(31),
      I2 => \ireg_reg[0]\(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[32]_i_2__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^q\(31),
      I1 => in_data_A_0_TREADY_int,
      I2 => \ireg_reg[0]\(0),
      O => E(0)
    );
\odata[32]_i_1__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \^q\(31),
      I1 => in_data_A_0_TREADY_int,
      O => \p_0_in__0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(0),
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\odata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(10),
      Q => \^q\(10),
      R => ap_rst_n_inv
    );
\odata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(11),
      Q => \^q\(11),
      R => ap_rst_n_inv
    );
\odata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(12),
      Q => \^q\(12),
      R => ap_rst_n_inv
    );
\odata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(13),
      Q => \^q\(13),
      R => ap_rst_n_inv
    );
\odata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(14),
      Q => \^q\(14),
      R => ap_rst_n_inv
    );
\odata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(15),
      Q => \^q\(15),
      R => ap_rst_n_inv
    );
\odata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(16),
      Q => \^q\(16),
      R => ap_rst_n_inv
    );
\odata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(17),
      Q => \^q\(17),
      R => ap_rst_n_inv
    );
\odata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(18),
      Q => \^q\(18),
      R => ap_rst_n_inv
    );
\odata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(19),
      Q => \^q\(19),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(1),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\odata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(20),
      Q => \^q\(20),
      R => ap_rst_n_inv
    );
\odata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(21),
      Q => \^q\(21),
      R => ap_rst_n_inv
    );
\odata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(22),
      Q => \^q\(22),
      R => ap_rst_n_inv
    );
\odata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(23),
      Q => \^q\(23),
      R => ap_rst_n_inv
    );
\odata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(24),
      Q => \^q\(24),
      R => ap_rst_n_inv
    );
\odata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(25),
      Q => \^q\(25),
      R => ap_rst_n_inv
    );
\odata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(26),
      Q => \^q\(26),
      R => ap_rst_n_inv
    );
\odata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(27),
      Q => \^q\(27),
      R => ap_rst_n_inv
    );
\odata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(28),
      Q => \^q\(28),
      R => ap_rst_n_inv
    );
\odata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(29),
      Q => \^q\(29),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(2),
      Q => \^q\(2),
      R => ap_rst_n_inv
    );
\odata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(30),
      Q => \^q\(30),
      R => ap_rst_n_inv
    );
\odata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(31),
      Q => in_data_B_8_TDATA_int(31),
      R => ap_rst_n_inv
    );
\odata_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(32),
      Q => \^q\(31),
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(3),
      Q => \^q\(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(4),
      Q => \^q\(4),
      R => ap_rst_n_inv
    );
\odata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(5),
      Q => \^q\(5),
      R => ap_rst_n_inv
    );
\odata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(6),
      Q => \^q\(6),
      R => ap_rst_n_inv
    );
\odata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(7),
      Q => \^q\(7),
      R => ap_rst_n_inv
    );
\odata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(8),
      Q => \^q\(8),
      R => ap_rst_n_inv
    );
\odata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(9),
      Q => \^q\(9),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_obuf_496 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln214_15_reg_2714_reg[31]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln214_15_reg_2714_reg[31]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    \ireg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_obuf_496 : entity is "obuf";
end vector_add_1_mult_constant_0_0_obuf_496;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_obuf_496 is
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal in_data_B_7_TDATA_int : STD_LOGIC_VECTOR ( 31 to 31 );
  signal \p_0_in__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[32]_i_1__22\ : label is "soft_lutpair647";
  attribute SOFT_HLUTNM of \ireg[32]_i_2__22\ : label is "soft_lutpair647";
begin
  Q(31 downto 0) <= \^q\(31 downto 0);
\add_ln214_15_reg_2714[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \^q\(30),
      I1 => \add_ln214_15_reg_2714_reg[31]\(0),
      I2 => \add_ln214_15_reg_2714_reg[31]_0\(0),
      I3 => \add_ln214_15_reg_2714_reg[31]\(1),
      I4 => \add_ln214_15_reg_2714_reg[31]_0\(1),
      I5 => in_data_B_7_TDATA_int(31),
      O => S(0)
    );
\ireg[32]_i_1__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => in_data_A_0_TREADY_int,
      I1 => \^q\(31),
      I2 => \ireg_reg[0]\(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[32]_i_2__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^q\(31),
      I1 => in_data_A_0_TREADY_int,
      I2 => \ireg_reg[0]\(0),
      O => E(0)
    );
\odata[32]_i_1__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \^q\(31),
      I1 => in_data_A_0_TREADY_int,
      O => \p_0_in__0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(0),
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\odata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(10),
      Q => \^q\(10),
      R => ap_rst_n_inv
    );
\odata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(11),
      Q => \^q\(11),
      R => ap_rst_n_inv
    );
\odata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(12),
      Q => \^q\(12),
      R => ap_rst_n_inv
    );
\odata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(13),
      Q => \^q\(13),
      R => ap_rst_n_inv
    );
\odata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(14),
      Q => \^q\(14),
      R => ap_rst_n_inv
    );
\odata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(15),
      Q => \^q\(15),
      R => ap_rst_n_inv
    );
\odata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(16),
      Q => \^q\(16),
      R => ap_rst_n_inv
    );
\odata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(17),
      Q => \^q\(17),
      R => ap_rst_n_inv
    );
\odata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(18),
      Q => \^q\(18),
      R => ap_rst_n_inv
    );
\odata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(19),
      Q => \^q\(19),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(1),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\odata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(20),
      Q => \^q\(20),
      R => ap_rst_n_inv
    );
\odata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(21),
      Q => \^q\(21),
      R => ap_rst_n_inv
    );
\odata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(22),
      Q => \^q\(22),
      R => ap_rst_n_inv
    );
\odata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(23),
      Q => \^q\(23),
      R => ap_rst_n_inv
    );
\odata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(24),
      Q => \^q\(24),
      R => ap_rst_n_inv
    );
\odata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(25),
      Q => \^q\(25),
      R => ap_rst_n_inv
    );
\odata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(26),
      Q => \^q\(26),
      R => ap_rst_n_inv
    );
\odata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(27),
      Q => \^q\(27),
      R => ap_rst_n_inv
    );
\odata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(28),
      Q => \^q\(28),
      R => ap_rst_n_inv
    );
\odata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(29),
      Q => \^q\(29),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(2),
      Q => \^q\(2),
      R => ap_rst_n_inv
    );
\odata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(30),
      Q => \^q\(30),
      R => ap_rst_n_inv
    );
\odata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(31),
      Q => in_data_B_7_TDATA_int(31),
      R => ap_rst_n_inv
    );
\odata_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(32),
      Q => \^q\(31),
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(3),
      Q => \^q\(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(4),
      Q => \^q\(4),
      R => ap_rst_n_inv
    );
\odata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(5),
      Q => \^q\(5),
      R => ap_rst_n_inv
    );
\odata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(6),
      Q => \^q\(6),
      R => ap_rst_n_inv
    );
\odata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(7),
      Q => \^q\(7),
      R => ap_rst_n_inv
    );
\odata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(8),
      Q => \^q\(8),
      R => ap_rst_n_inv
    );
\odata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(9),
      Q => \^q\(9),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_obuf_510 is
  port (
    out_data_0_TVALID_int : out STD_LOGIC;
    \odata_reg[32]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC_VECTOR ( 30 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[32]\ : in STD_LOGIC;
    \ireg_reg[32]_0\ : in STD_LOGIC;
    \ireg_reg[32]_1\ : in STD_LOGIC;
    \ireg_reg[32]_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[32]_3\ : in STD_LOGIC;
    \ireg_reg[32]_4\ : in STD_LOGIC;
    \ireg_reg[32]_5\ : in STD_LOGIC;
    vld_out : in STD_LOGIC;
    \i_0_0_reg_1704[9]_i_5\ : in STD_LOGIC;
    \i_0_0_reg_1704[9]_i_5_0\ : in STD_LOGIC;
    \add_ln214_13_reg_2679_reg[31]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln214_13_reg_2679_reg[31]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    \ireg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_obuf_510 : entity is "obuf";
end vector_add_1_mult_constant_0_0_obuf_510;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_obuf_510 is
  signal \^data_out\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal in_data_B_6_TDATA_int : STD_LOGIC_VECTOR ( 31 to 31 );
  signal in_data_B_6_TVALID_int : STD_LOGIC;
  signal \ireg[32]_i_6_n_1\ : STD_LOGIC;
  signal \^odata_reg[32]_0\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[32]_i_1__21\ : label is "soft_lutpair623";
  attribute SOFT_HLUTNM of \ireg[32]_i_2__21\ : label is "soft_lutpair623";
begin
  data_out(30 downto 0) <= \^data_out\(30 downto 0);
  \odata_reg[32]_0\ <= \^odata_reg[32]_0\;
\add_ln214_13_reg_2679[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \^data_out\(30),
      I1 => \add_ln214_13_reg_2679_reg[31]\(0),
      I2 => \add_ln214_13_reg_2679_reg[31]_0\(0),
      I3 => \add_ln214_13_reg_2679_reg[31]\(1),
      I4 => \add_ln214_13_reg_2679_reg[31]_0\(1),
      I5 => in_data_B_6_TDATA_int(31),
      O => S(0)
    );
\ireg[32]_i_1__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => in_data_A_0_TREADY_int,
      I1 => in_data_B_6_TVALID_int,
      I2 => \ireg_reg[0]\(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[32]_i_2__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => in_data_B_6_TVALID_int,
      I1 => in_data_A_0_TREADY_int,
      I2 => \ireg_reg[0]\(0),
      O => E(0)
    );
\ireg[32]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000022A200000000"
    )
        port map (
      I0 => \ireg_reg[32]\,
      I1 => \ireg_reg[32]_0\,
      I2 => \ireg[32]_i_6_n_1\,
      I3 => \ireg_reg[32]_1\,
      I4 => \ireg_reg[32]_2\,
      I5 => Q(0),
      O => \ap_CS_fsm_reg[2]\
    );
\ireg[32]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \^odata_reg[32]_0\,
      I1 => \ireg_reg[32]_3\,
      I2 => \ireg_reg[32]_4\,
      I3 => \ireg_reg[32]_5\,
      O => \ireg[32]_i_6_n_1\
    );
\ireg[32]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => in_data_B_6_TVALID_int,
      I1 => vld_out,
      I2 => \i_0_0_reg_1704[9]_i_5\,
      I3 => \i_0_0_reg_1704[9]_i_5_0\,
      O => \^odata_reg[32]_0\
    );
\ireg[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000022A200000000"
    )
        port map (
      I0 => \ireg_reg[32]\,
      I1 => \ireg_reg[32]_0\,
      I2 => \ireg[32]_i_6_n_1\,
      I3 => \ireg_reg[32]_1\,
      I4 => \ireg_reg[32]_2\,
      I5 => Q(0),
      O => out_data_0_TVALID_int
    );
\odata[32]_i_1__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => in_data_B_6_TVALID_int,
      I1 => in_data_A_0_TREADY_int,
      O => \p_0_in__0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(0),
      Q => \^data_out\(0),
      R => ap_rst_n_inv
    );
\odata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(10),
      Q => \^data_out\(10),
      R => ap_rst_n_inv
    );
\odata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(11),
      Q => \^data_out\(11),
      R => ap_rst_n_inv
    );
\odata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(12),
      Q => \^data_out\(12),
      R => ap_rst_n_inv
    );
\odata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(13),
      Q => \^data_out\(13),
      R => ap_rst_n_inv
    );
\odata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(14),
      Q => \^data_out\(14),
      R => ap_rst_n_inv
    );
\odata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(15),
      Q => \^data_out\(15),
      R => ap_rst_n_inv
    );
\odata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(16),
      Q => \^data_out\(16),
      R => ap_rst_n_inv
    );
\odata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(17),
      Q => \^data_out\(17),
      R => ap_rst_n_inv
    );
\odata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(18),
      Q => \^data_out\(18),
      R => ap_rst_n_inv
    );
\odata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(19),
      Q => \^data_out\(19),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(1),
      Q => \^data_out\(1),
      R => ap_rst_n_inv
    );
\odata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(20),
      Q => \^data_out\(20),
      R => ap_rst_n_inv
    );
\odata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(21),
      Q => \^data_out\(21),
      R => ap_rst_n_inv
    );
\odata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(22),
      Q => \^data_out\(22),
      R => ap_rst_n_inv
    );
\odata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(23),
      Q => \^data_out\(23),
      R => ap_rst_n_inv
    );
\odata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(24),
      Q => \^data_out\(24),
      R => ap_rst_n_inv
    );
\odata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(25),
      Q => \^data_out\(25),
      R => ap_rst_n_inv
    );
\odata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(26),
      Q => \^data_out\(26),
      R => ap_rst_n_inv
    );
\odata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(27),
      Q => \^data_out\(27),
      R => ap_rst_n_inv
    );
\odata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(28),
      Q => \^data_out\(28),
      R => ap_rst_n_inv
    );
\odata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(29),
      Q => \^data_out\(29),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(2),
      Q => \^data_out\(2),
      R => ap_rst_n_inv
    );
\odata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(30),
      Q => \^data_out\(30),
      R => ap_rst_n_inv
    );
\odata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(31),
      Q => in_data_B_6_TDATA_int(31),
      R => ap_rst_n_inv
    );
\odata_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(32),
      Q => in_data_B_6_TVALID_int,
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(3),
      Q => \^data_out\(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(4),
      Q => \^data_out\(4),
      R => ap_rst_n_inv
    );
\odata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(5),
      Q => \^data_out\(5),
      R => ap_rst_n_inv
    );
\odata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(6),
      Q => \^data_out\(6),
      R => ap_rst_n_inv
    );
\odata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(7),
      Q => \^data_out\(7),
      R => ap_rst_n_inv
    );
\odata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(8),
      Q => \^data_out\(8),
      R => ap_rst_n_inv
    );
\odata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(9),
      Q => \^data_out\(9),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_obuf_524 is
  port (
    \odata_reg[32]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg[32]_i_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg[32]_i_6_0\ : in STD_LOGIC;
    \ireg[32]_i_6_1\ : in STD_LOGIC;
    \add_ln214_11_reg_2644_reg[31]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln214_11_reg_2644_reg[31]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    \ireg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_obuf_524 : entity is "obuf";
end vector_add_1_mult_constant_0_0_obuf_524;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_obuf_524 is
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal in_data_B_5_TDATA_int : STD_LOGIC_VECTOR ( 31 to 31 );
  signal \p_0_in__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[32]_i_1__20\ : label is "soft_lutpair591";
  attribute SOFT_HLUTNM of \ireg[32]_i_2__20\ : label is "soft_lutpair591";
begin
  Q(31 downto 0) <= \^q\(31 downto 0);
\add_ln214_11_reg_2644[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \^q\(30),
      I1 => \add_ln214_11_reg_2644_reg[31]\(0),
      I2 => \add_ln214_11_reg_2644_reg[31]_0\(0),
      I3 => \add_ln214_11_reg_2644_reg[31]\(1),
      I4 => \add_ln214_11_reg_2644_reg[31]_0\(1),
      I5 => in_data_B_5_TDATA_int(31),
      O => S(0)
    );
\ireg[32]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^q\(31),
      I1 => \ireg[32]_i_6\(0),
      I2 => \ireg[32]_i_6_0\,
      I3 => \ireg[32]_i_6_1\,
      O => \odata_reg[32]_0\
    );
\ireg[32]_i_1__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => in_data_A_0_TREADY_int,
      I1 => \^q\(31),
      I2 => \ireg_reg[0]\(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[32]_i_2__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^q\(31),
      I1 => in_data_A_0_TREADY_int,
      I2 => \ireg_reg[0]\(0),
      O => E(0)
    );
\odata[32]_i_1__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \^q\(31),
      I1 => in_data_A_0_TREADY_int,
      O => \p_0_in__0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(0),
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\odata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(10),
      Q => \^q\(10),
      R => ap_rst_n_inv
    );
\odata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(11),
      Q => \^q\(11),
      R => ap_rst_n_inv
    );
\odata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(12),
      Q => \^q\(12),
      R => ap_rst_n_inv
    );
\odata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(13),
      Q => \^q\(13),
      R => ap_rst_n_inv
    );
\odata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(14),
      Q => \^q\(14),
      R => ap_rst_n_inv
    );
\odata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(15),
      Q => \^q\(15),
      R => ap_rst_n_inv
    );
\odata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(16),
      Q => \^q\(16),
      R => ap_rst_n_inv
    );
\odata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(17),
      Q => \^q\(17),
      R => ap_rst_n_inv
    );
\odata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(18),
      Q => \^q\(18),
      R => ap_rst_n_inv
    );
\odata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(19),
      Q => \^q\(19),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(1),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\odata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(20),
      Q => \^q\(20),
      R => ap_rst_n_inv
    );
\odata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(21),
      Q => \^q\(21),
      R => ap_rst_n_inv
    );
\odata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(22),
      Q => \^q\(22),
      R => ap_rst_n_inv
    );
\odata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(23),
      Q => \^q\(23),
      R => ap_rst_n_inv
    );
\odata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(24),
      Q => \^q\(24),
      R => ap_rst_n_inv
    );
\odata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(25),
      Q => \^q\(25),
      R => ap_rst_n_inv
    );
\odata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(26),
      Q => \^q\(26),
      R => ap_rst_n_inv
    );
\odata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(27),
      Q => \^q\(27),
      R => ap_rst_n_inv
    );
\odata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(28),
      Q => \^q\(28),
      R => ap_rst_n_inv
    );
\odata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(29),
      Q => \^q\(29),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(2),
      Q => \^q\(2),
      R => ap_rst_n_inv
    );
\odata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(30),
      Q => \^q\(30),
      R => ap_rst_n_inv
    );
\odata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(31),
      Q => in_data_B_5_TDATA_int(31),
      R => ap_rst_n_inv
    );
\odata_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(32),
      Q => \^q\(31),
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(3),
      Q => \^q\(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(4),
      Q => \^q\(4),
      R => ap_rst_n_inv
    );
\odata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(5),
      Q => \^q\(5),
      R => ap_rst_n_inv
    );
\odata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(6),
      Q => \^q\(6),
      R => ap_rst_n_inv
    );
\odata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(7),
      Q => \^q\(7),
      R => ap_rst_n_inv
    );
\odata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(8),
      Q => \^q\(8),
      R => ap_rst_n_inv
    );
\odata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(9),
      Q => \^q\(9),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_obuf_538 is
  port (
    \odata_reg[32]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg[32]_i_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg[32]_i_7_0\ : in STD_LOGIC;
    \ireg[32]_i_7_1\ : in STD_LOGIC;
    \add_ln214_9_reg_2609_reg[31]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln214_9_reg_2609_reg[31]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    \ireg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_obuf_538 : entity is "obuf";
end vector_add_1_mult_constant_0_0_obuf_538;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_obuf_538 is
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal in_data_B_4_TDATA_int : STD_LOGIC_VECTOR ( 31 to 31 );
  signal \p_0_in__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[32]_i_1__19\ : label is "soft_lutpair567";
  attribute SOFT_HLUTNM of \ireg[32]_i_2__19\ : label is "soft_lutpair567";
begin
  Q(31 downto 0) <= \^q\(31 downto 0);
\add_ln214_9_reg_2609[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \^q\(30),
      I1 => \add_ln214_9_reg_2609_reg[31]\(0),
      I2 => \add_ln214_9_reg_2609_reg[31]_0\(0),
      I3 => \add_ln214_9_reg_2609_reg[31]\(1),
      I4 => \add_ln214_9_reg_2609_reg[31]_0\(1),
      I5 => in_data_B_4_TDATA_int(31),
      O => S(0)
    );
\ireg[32]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^q\(31),
      I1 => \ireg[32]_i_7\(0),
      I2 => \ireg[32]_i_7_0\,
      I3 => \ireg[32]_i_7_1\,
      O => \odata_reg[32]_0\
    );
\ireg[32]_i_1__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => in_data_A_0_TREADY_int,
      I1 => \^q\(31),
      I2 => \ireg_reg[0]\(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[32]_i_2__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^q\(31),
      I1 => in_data_A_0_TREADY_int,
      I2 => \ireg_reg[0]\(0),
      O => E(0)
    );
\odata[32]_i_1__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \^q\(31),
      I1 => in_data_A_0_TREADY_int,
      O => \p_0_in__0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(0),
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\odata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(10),
      Q => \^q\(10),
      R => ap_rst_n_inv
    );
\odata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(11),
      Q => \^q\(11),
      R => ap_rst_n_inv
    );
\odata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(12),
      Q => \^q\(12),
      R => ap_rst_n_inv
    );
\odata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(13),
      Q => \^q\(13),
      R => ap_rst_n_inv
    );
\odata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(14),
      Q => \^q\(14),
      R => ap_rst_n_inv
    );
\odata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(15),
      Q => \^q\(15),
      R => ap_rst_n_inv
    );
\odata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(16),
      Q => \^q\(16),
      R => ap_rst_n_inv
    );
\odata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(17),
      Q => \^q\(17),
      R => ap_rst_n_inv
    );
\odata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(18),
      Q => \^q\(18),
      R => ap_rst_n_inv
    );
\odata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(19),
      Q => \^q\(19),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(1),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\odata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(20),
      Q => \^q\(20),
      R => ap_rst_n_inv
    );
\odata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(21),
      Q => \^q\(21),
      R => ap_rst_n_inv
    );
\odata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(22),
      Q => \^q\(22),
      R => ap_rst_n_inv
    );
\odata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(23),
      Q => \^q\(23),
      R => ap_rst_n_inv
    );
\odata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(24),
      Q => \^q\(24),
      R => ap_rst_n_inv
    );
\odata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(25),
      Q => \^q\(25),
      R => ap_rst_n_inv
    );
\odata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(26),
      Q => \^q\(26),
      R => ap_rst_n_inv
    );
\odata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(27),
      Q => \^q\(27),
      R => ap_rst_n_inv
    );
\odata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(28),
      Q => \^q\(28),
      R => ap_rst_n_inv
    );
\odata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(29),
      Q => \^q\(29),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(2),
      Q => \^q\(2),
      R => ap_rst_n_inv
    );
\odata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(30),
      Q => \^q\(30),
      R => ap_rst_n_inv
    );
\odata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(31),
      Q => in_data_B_4_TDATA_int(31),
      R => ap_rst_n_inv
    );
\odata_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(32),
      Q => \^q\(31),
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(3),
      Q => \^q\(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(4),
      Q => \^q\(4),
      R => ap_rst_n_inv
    );
\odata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(5),
      Q => \^q\(5),
      R => ap_rst_n_inv
    );
\odata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(6),
      Q => \^q\(6),
      R => ap_rst_n_inv
    );
\odata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(7),
      Q => \^q\(7),
      R => ap_rst_n_inv
    );
\odata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(8),
      Q => \^q\(8),
      R => ap_rst_n_inv
    );
\odata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(9),
      Q => \^q\(9),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_obuf_552 is
  port (
    \odata_reg[32]_0\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC_VECTOR ( 30 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    vld_out : in STD_LOGIC;
    \ap_CS_fsm[3]_i_4\ : in STD_LOGIC;
    \add_ln214_7_reg_2574_reg[31]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln214_7_reg_2574_reg[31]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    \ireg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_obuf_552 : entity is "obuf";
end vector_add_1_mult_constant_0_0_obuf_552;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_obuf_552 is
  signal \^data_out\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal in_data_B_3_TDATA_int : STD_LOGIC_VECTOR ( 31 to 31 );
  signal in_data_B_3_TVALID_int : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[32]_i_1__18\ : label is "soft_lutpair543";
  attribute SOFT_HLUTNM of \ireg[32]_i_2__18\ : label is "soft_lutpair543";
begin
  data_out(30 downto 0) <= \^data_out\(30 downto 0);
\add_ln214_7_reg_2574[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \^data_out\(30),
      I1 => \add_ln214_7_reg_2574_reg[31]\(0),
      I2 => \add_ln214_7_reg_2574_reg[31]_0\(0),
      I3 => \add_ln214_7_reg_2574_reg[31]\(1),
      I4 => \add_ln214_7_reg_2574_reg[31]_0\(1),
      I5 => in_data_B_3_TDATA_int(31),
      O => S(0)
    );
\ireg[32]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => in_data_B_3_TVALID_int,
      I1 => Q(0),
      I2 => vld_out,
      I3 => \ap_CS_fsm[3]_i_4\,
      O => \odata_reg[32]_0\
    );
\ireg[32]_i_1__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => in_data_A_0_TREADY_int,
      I1 => in_data_B_3_TVALID_int,
      I2 => \ireg_reg[0]\(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[32]_i_2__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => in_data_B_3_TVALID_int,
      I1 => in_data_A_0_TREADY_int,
      I2 => \ireg_reg[0]\(0),
      O => E(0)
    );
\odata[32]_i_1__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => in_data_B_3_TVALID_int,
      I1 => in_data_A_0_TREADY_int,
      O => \p_0_in__0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(0),
      Q => \^data_out\(0),
      R => ap_rst_n_inv
    );
\odata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(10),
      Q => \^data_out\(10),
      R => ap_rst_n_inv
    );
\odata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(11),
      Q => \^data_out\(11),
      R => ap_rst_n_inv
    );
\odata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(12),
      Q => \^data_out\(12),
      R => ap_rst_n_inv
    );
\odata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(13),
      Q => \^data_out\(13),
      R => ap_rst_n_inv
    );
\odata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(14),
      Q => \^data_out\(14),
      R => ap_rst_n_inv
    );
\odata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(15),
      Q => \^data_out\(15),
      R => ap_rst_n_inv
    );
\odata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(16),
      Q => \^data_out\(16),
      R => ap_rst_n_inv
    );
\odata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(17),
      Q => \^data_out\(17),
      R => ap_rst_n_inv
    );
\odata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(18),
      Q => \^data_out\(18),
      R => ap_rst_n_inv
    );
\odata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(19),
      Q => \^data_out\(19),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(1),
      Q => \^data_out\(1),
      R => ap_rst_n_inv
    );
\odata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(20),
      Q => \^data_out\(20),
      R => ap_rst_n_inv
    );
\odata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(21),
      Q => \^data_out\(21),
      R => ap_rst_n_inv
    );
\odata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(22),
      Q => \^data_out\(22),
      R => ap_rst_n_inv
    );
\odata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(23),
      Q => \^data_out\(23),
      R => ap_rst_n_inv
    );
\odata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(24),
      Q => \^data_out\(24),
      R => ap_rst_n_inv
    );
\odata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(25),
      Q => \^data_out\(25),
      R => ap_rst_n_inv
    );
\odata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(26),
      Q => \^data_out\(26),
      R => ap_rst_n_inv
    );
\odata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(27),
      Q => \^data_out\(27),
      R => ap_rst_n_inv
    );
\odata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(28),
      Q => \^data_out\(28),
      R => ap_rst_n_inv
    );
\odata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(29),
      Q => \^data_out\(29),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(2),
      Q => \^data_out\(2),
      R => ap_rst_n_inv
    );
\odata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(30),
      Q => \^data_out\(30),
      R => ap_rst_n_inv
    );
\odata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(31),
      Q => in_data_B_3_TDATA_int(31),
      R => ap_rst_n_inv
    );
\odata_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(32),
      Q => in_data_B_3_TVALID_int,
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(3),
      Q => \^data_out\(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(4),
      Q => \^data_out\(4),
      R => ap_rst_n_inv
    );
\odata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(5),
      Q => \^data_out\(5),
      R => ap_rst_n_inv
    );
\odata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(6),
      Q => \^data_out\(6),
      R => ap_rst_n_inv
    );
\odata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(7),
      Q => \^data_out\(7),
      R => ap_rst_n_inv
    );
\odata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(8),
      Q => \^data_out\(8),
      R => ap_rst_n_inv
    );
\odata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(9),
      Q => \^data_out\(9),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_obuf_566 is
  port (
    \odata_reg[32]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg[32]_i_6\ : in STD_LOGIC;
    \ireg[32]_i_6_0\ : in STD_LOGIC;
    \ireg[32]_i_6_1\ : in STD_LOGIC;
    \add_ln214_5_reg_2539_reg[31]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln214_5_reg_2539_reg[31]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    \ireg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_obuf_566 : entity is "obuf";
end vector_add_1_mult_constant_0_0_obuf_566;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_obuf_566 is
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal in_data_B_2_TDATA_int : STD_LOGIC_VECTOR ( 31 to 31 );
  signal \p_0_in__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[32]_i_1__17\ : label is "soft_lutpair519";
  attribute SOFT_HLUTNM of \ireg[32]_i_2__17\ : label is "soft_lutpair519";
begin
  Q(31 downto 0) <= \^q\(31 downto 0);
\add_ln214_5_reg_2539[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \^q\(30),
      I1 => \add_ln214_5_reg_2539_reg[31]\(0),
      I2 => \add_ln214_5_reg_2539_reg[31]_0\(0),
      I3 => \add_ln214_5_reg_2539_reg[31]\(1),
      I4 => \add_ln214_5_reg_2539_reg[31]_0\(1),
      I5 => in_data_B_2_TDATA_int(31),
      O => S(0)
    );
\ireg[32]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^q\(31),
      I1 => \ireg[32]_i_6\,
      I2 => \ireg[32]_i_6_0\,
      I3 => \ireg[32]_i_6_1\,
      O => \odata_reg[32]_0\
    );
\ireg[32]_i_1__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => in_data_A_0_TREADY_int,
      I1 => \^q\(31),
      I2 => \ireg_reg[0]\(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[32]_i_2__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^q\(31),
      I1 => in_data_A_0_TREADY_int,
      I2 => \ireg_reg[0]\(0),
      O => E(0)
    );
\odata[32]_i_1__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \^q\(31),
      I1 => in_data_A_0_TREADY_int,
      O => \p_0_in__0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(0),
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\odata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(10),
      Q => \^q\(10),
      R => ap_rst_n_inv
    );
\odata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(11),
      Q => \^q\(11),
      R => ap_rst_n_inv
    );
\odata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(12),
      Q => \^q\(12),
      R => ap_rst_n_inv
    );
\odata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(13),
      Q => \^q\(13),
      R => ap_rst_n_inv
    );
\odata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(14),
      Q => \^q\(14),
      R => ap_rst_n_inv
    );
\odata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(15),
      Q => \^q\(15),
      R => ap_rst_n_inv
    );
\odata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(16),
      Q => \^q\(16),
      R => ap_rst_n_inv
    );
\odata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(17),
      Q => \^q\(17),
      R => ap_rst_n_inv
    );
\odata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(18),
      Q => \^q\(18),
      R => ap_rst_n_inv
    );
\odata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(19),
      Q => \^q\(19),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(1),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\odata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(20),
      Q => \^q\(20),
      R => ap_rst_n_inv
    );
\odata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(21),
      Q => \^q\(21),
      R => ap_rst_n_inv
    );
\odata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(22),
      Q => \^q\(22),
      R => ap_rst_n_inv
    );
\odata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(23),
      Q => \^q\(23),
      R => ap_rst_n_inv
    );
\odata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(24),
      Q => \^q\(24),
      R => ap_rst_n_inv
    );
\odata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(25),
      Q => \^q\(25),
      R => ap_rst_n_inv
    );
\odata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(26),
      Q => \^q\(26),
      R => ap_rst_n_inv
    );
\odata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(27),
      Q => \^q\(27),
      R => ap_rst_n_inv
    );
\odata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(28),
      Q => \^q\(28),
      R => ap_rst_n_inv
    );
\odata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(29),
      Q => \^q\(29),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(2),
      Q => \^q\(2),
      R => ap_rst_n_inv
    );
\odata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(30),
      Q => \^q\(30),
      R => ap_rst_n_inv
    );
\odata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(31),
      Q => in_data_B_2_TDATA_int(31),
      R => ap_rst_n_inv
    );
\odata_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(32),
      Q => \^q\(31),
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(3),
      Q => \^q\(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(4),
      Q => \^q\(4),
      R => ap_rst_n_inv
    );
\odata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(5),
      Q => \^q\(5),
      R => ap_rst_n_inv
    );
\odata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(6),
      Q => \^q\(6),
      R => ap_rst_n_inv
    );
\odata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(7),
      Q => \^q\(7),
      R => ap_rst_n_inv
    );
\odata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(8),
      Q => \^q\(8),
      R => ap_rst_n_inv
    );
\odata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(9),
      Q => \^q\(9),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_obuf_580 is
  port (
    \odata_reg[32]_0\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC_VECTOR ( 30 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    vld_out : in STD_LOGIC;
    \i_0_0_reg_1704[9]_i_4\ : in STD_LOGIC;
    \i_0_0_reg_1704[9]_i_4_0\ : in STD_LOGIC;
    \add_ln214_3_reg_2504_reg[31]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    \ireg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_obuf_580 : entity is "obuf";
end vector_add_1_mult_constant_0_0_obuf_580;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_obuf_580 is
  signal \^data_out\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal in_data_B_1_TDATA_int : STD_LOGIC_VECTOR ( 31 to 31 );
  signal in_data_B_1_TVALID_int : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[32]_i_1__16\ : label is "soft_lutpair495";
  attribute SOFT_HLUTNM of \ireg[32]_i_2__16\ : label is "soft_lutpair495";
begin
  data_out(30 downto 0) <= \^data_out\(30 downto 0);
\add_ln214_3_reg_2504[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \^data_out\(30),
      I1 => \add_ln214_3_reg_2504_reg[31]\(0),
      I2 => Q(0),
      I3 => \add_ln214_3_reg_2504_reg[31]\(1),
      I4 => Q(1),
      I5 => in_data_B_1_TDATA_int(31),
      O => S(0)
    );
\ireg[32]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => in_data_B_1_TVALID_int,
      I1 => vld_out,
      I2 => \i_0_0_reg_1704[9]_i_4\,
      I3 => \i_0_0_reg_1704[9]_i_4_0\,
      O => \odata_reg[32]_0\
    );
\ireg[32]_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => in_data_A_0_TREADY_int,
      I1 => in_data_B_1_TVALID_int,
      I2 => \ireg_reg[0]\(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[32]_i_2__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => in_data_B_1_TVALID_int,
      I1 => in_data_A_0_TREADY_int,
      I2 => \ireg_reg[0]\(0),
      O => E(0)
    );
\odata[32]_i_1__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => in_data_B_1_TVALID_int,
      I1 => in_data_A_0_TREADY_int,
      O => \p_0_in__0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(0),
      Q => \^data_out\(0),
      R => ap_rst_n_inv
    );
\odata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(10),
      Q => \^data_out\(10),
      R => ap_rst_n_inv
    );
\odata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(11),
      Q => \^data_out\(11),
      R => ap_rst_n_inv
    );
\odata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(12),
      Q => \^data_out\(12),
      R => ap_rst_n_inv
    );
\odata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(13),
      Q => \^data_out\(13),
      R => ap_rst_n_inv
    );
\odata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(14),
      Q => \^data_out\(14),
      R => ap_rst_n_inv
    );
\odata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(15),
      Q => \^data_out\(15),
      R => ap_rst_n_inv
    );
\odata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(16),
      Q => \^data_out\(16),
      R => ap_rst_n_inv
    );
\odata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(17),
      Q => \^data_out\(17),
      R => ap_rst_n_inv
    );
\odata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(18),
      Q => \^data_out\(18),
      R => ap_rst_n_inv
    );
\odata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(19),
      Q => \^data_out\(19),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(1),
      Q => \^data_out\(1),
      R => ap_rst_n_inv
    );
\odata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(20),
      Q => \^data_out\(20),
      R => ap_rst_n_inv
    );
\odata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(21),
      Q => \^data_out\(21),
      R => ap_rst_n_inv
    );
\odata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(22),
      Q => \^data_out\(22),
      R => ap_rst_n_inv
    );
\odata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(23),
      Q => \^data_out\(23),
      R => ap_rst_n_inv
    );
\odata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(24),
      Q => \^data_out\(24),
      R => ap_rst_n_inv
    );
\odata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(25),
      Q => \^data_out\(25),
      R => ap_rst_n_inv
    );
\odata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(26),
      Q => \^data_out\(26),
      R => ap_rst_n_inv
    );
\odata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(27),
      Q => \^data_out\(27),
      R => ap_rst_n_inv
    );
\odata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(28),
      Q => \^data_out\(28),
      R => ap_rst_n_inv
    );
\odata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(29),
      Q => \^data_out\(29),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(2),
      Q => \^data_out\(2),
      R => ap_rst_n_inv
    );
\odata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(30),
      Q => \^data_out\(30),
      R => ap_rst_n_inv
    );
\odata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(31),
      Q => in_data_B_1_TDATA_int(31),
      R => ap_rst_n_inv
    );
\odata_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(32),
      Q => in_data_B_1_TVALID_int,
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(3),
      Q => \^data_out\(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(4),
      Q => \^data_out\(4),
      R => ap_rst_n_inv
    );
\odata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(5),
      Q => \^data_out\(5),
      R => ap_rst_n_inv
    );
\odata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(6),
      Q => \^data_out\(6),
      R => ap_rst_n_inv
    );
\odata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(7),
      Q => \^data_out\(7),
      R => ap_rst_n_inv
    );
\odata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(8),
      Q => \^data_out\(8),
      R => ap_rst_n_inv
    );
\odata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(9),
      Q => \^data_out\(9),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_obuf_594 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln214_31_reg_2994_reg[31]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln214_31_reg_2994_reg[31]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    \ireg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_obuf_594 : entity is "obuf";
end vector_add_1_mult_constant_0_0_obuf_594;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_obuf_594 is
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal in_data_B_15_TDATA_int : STD_LOGIC_VECTOR ( 31 to 31 );
  signal \p_0_in__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[32]_i_1__30\ : label is "soft_lutpair471";
  attribute SOFT_HLUTNM of \ireg[32]_i_2__30\ : label is "soft_lutpair471";
begin
  Q(31 downto 0) <= \^q\(31 downto 0);
\add_ln214_31_reg_2994[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \^q\(30),
      I1 => \add_ln214_31_reg_2994_reg[31]\(0),
      I2 => \add_ln214_31_reg_2994_reg[31]_0\(0),
      I3 => \add_ln214_31_reg_2994_reg[31]\(1),
      I4 => \add_ln214_31_reg_2994_reg[31]_0\(1),
      I5 => in_data_B_15_TDATA_int(31),
      O => S(0)
    );
\ireg[32]_i_1__30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => in_data_A_0_TREADY_int,
      I1 => \^q\(31),
      I2 => \ireg_reg[0]\(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[32]_i_2__30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^q\(31),
      I1 => in_data_A_0_TREADY_int,
      I2 => \ireg_reg[0]\(0),
      O => E(0)
    );
\odata[32]_i_1__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \^q\(31),
      I1 => in_data_A_0_TREADY_int,
      O => \p_0_in__0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(0),
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\odata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(10),
      Q => \^q\(10),
      R => ap_rst_n_inv
    );
\odata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(11),
      Q => \^q\(11),
      R => ap_rst_n_inv
    );
\odata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(12),
      Q => \^q\(12),
      R => ap_rst_n_inv
    );
\odata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(13),
      Q => \^q\(13),
      R => ap_rst_n_inv
    );
\odata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(14),
      Q => \^q\(14),
      R => ap_rst_n_inv
    );
\odata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(15),
      Q => \^q\(15),
      R => ap_rst_n_inv
    );
\odata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(16),
      Q => \^q\(16),
      R => ap_rst_n_inv
    );
\odata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(17),
      Q => \^q\(17),
      R => ap_rst_n_inv
    );
\odata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(18),
      Q => \^q\(18),
      R => ap_rst_n_inv
    );
\odata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(19),
      Q => \^q\(19),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(1),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\odata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(20),
      Q => \^q\(20),
      R => ap_rst_n_inv
    );
\odata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(21),
      Q => \^q\(21),
      R => ap_rst_n_inv
    );
\odata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(22),
      Q => \^q\(22),
      R => ap_rst_n_inv
    );
\odata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(23),
      Q => \^q\(23),
      R => ap_rst_n_inv
    );
\odata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(24),
      Q => \^q\(24),
      R => ap_rst_n_inv
    );
\odata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(25),
      Q => \^q\(25),
      R => ap_rst_n_inv
    );
\odata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(26),
      Q => \^q\(26),
      R => ap_rst_n_inv
    );
\odata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(27),
      Q => \^q\(27),
      R => ap_rst_n_inv
    );
\odata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(28),
      Q => \^q\(28),
      R => ap_rst_n_inv
    );
\odata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(29),
      Q => \^q\(29),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(2),
      Q => \^q\(2),
      R => ap_rst_n_inv
    );
\odata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(30),
      Q => \^q\(30),
      R => ap_rst_n_inv
    );
\odata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(31),
      Q => in_data_B_15_TDATA_int(31),
      R => ap_rst_n_inv
    );
\odata_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(32),
      Q => \^q\(31),
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(3),
      Q => \^q\(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(4),
      Q => \^q\(4),
      R => ap_rst_n_inv
    );
\odata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(5),
      Q => \^q\(5),
      R => ap_rst_n_inv
    );
\odata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(6),
      Q => \^q\(6),
      R => ap_rst_n_inv
    );
\odata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(7),
      Q => \^q\(7),
      R => ap_rst_n_inv
    );
\odata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(8),
      Q => \^q\(8),
      R => ap_rst_n_inv
    );
\odata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(9),
      Q => \^q\(9),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_obuf_608 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln214_29_reg_2959_reg[31]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln214_29_reg_2959_reg[31]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    \ireg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_obuf_608 : entity is "obuf";
end vector_add_1_mult_constant_0_0_obuf_608;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_obuf_608 is
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal in_data_B_14_TDATA_int : STD_LOGIC_VECTOR ( 31 to 31 );
  signal \p_0_in__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[32]_i_1__29\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \ireg[32]_i_2__29\ : label is "soft_lutpair447";
begin
  Q(31 downto 0) <= \^q\(31 downto 0);
\add_ln214_29_reg_2959[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \^q\(30),
      I1 => \add_ln214_29_reg_2959_reg[31]\(0),
      I2 => \add_ln214_29_reg_2959_reg[31]_0\(0),
      I3 => \add_ln214_29_reg_2959_reg[31]\(1),
      I4 => \add_ln214_29_reg_2959_reg[31]_0\(1),
      I5 => in_data_B_14_TDATA_int(31),
      O => S(0)
    );
\ireg[32]_i_1__29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => in_data_A_0_TREADY_int,
      I1 => \^q\(31),
      I2 => \ireg_reg[0]\(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[32]_i_2__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^q\(31),
      I1 => in_data_A_0_TREADY_int,
      I2 => \ireg_reg[0]\(0),
      O => E(0)
    );
\odata[32]_i_1__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \^q\(31),
      I1 => in_data_A_0_TREADY_int,
      O => \p_0_in__0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(0),
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\odata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(10),
      Q => \^q\(10),
      R => ap_rst_n_inv
    );
\odata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(11),
      Q => \^q\(11),
      R => ap_rst_n_inv
    );
\odata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(12),
      Q => \^q\(12),
      R => ap_rst_n_inv
    );
\odata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(13),
      Q => \^q\(13),
      R => ap_rst_n_inv
    );
\odata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(14),
      Q => \^q\(14),
      R => ap_rst_n_inv
    );
\odata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(15),
      Q => \^q\(15),
      R => ap_rst_n_inv
    );
\odata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(16),
      Q => \^q\(16),
      R => ap_rst_n_inv
    );
\odata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(17),
      Q => \^q\(17),
      R => ap_rst_n_inv
    );
\odata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(18),
      Q => \^q\(18),
      R => ap_rst_n_inv
    );
\odata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(19),
      Q => \^q\(19),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(1),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\odata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(20),
      Q => \^q\(20),
      R => ap_rst_n_inv
    );
\odata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(21),
      Q => \^q\(21),
      R => ap_rst_n_inv
    );
\odata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(22),
      Q => \^q\(22),
      R => ap_rst_n_inv
    );
\odata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(23),
      Q => \^q\(23),
      R => ap_rst_n_inv
    );
\odata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(24),
      Q => \^q\(24),
      R => ap_rst_n_inv
    );
\odata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(25),
      Q => \^q\(25),
      R => ap_rst_n_inv
    );
\odata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(26),
      Q => \^q\(26),
      R => ap_rst_n_inv
    );
\odata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(27),
      Q => \^q\(27),
      R => ap_rst_n_inv
    );
\odata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(28),
      Q => \^q\(28),
      R => ap_rst_n_inv
    );
\odata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(29),
      Q => \^q\(29),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(2),
      Q => \^q\(2),
      R => ap_rst_n_inv
    );
\odata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(30),
      Q => \^q\(30),
      R => ap_rst_n_inv
    );
\odata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(31),
      Q => in_data_B_14_TDATA_int(31),
      R => ap_rst_n_inv
    );
\odata_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(32),
      Q => \^q\(31),
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(3),
      Q => \^q\(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(4),
      Q => \^q\(4),
      R => ap_rst_n_inv
    );
\odata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(5),
      Q => \^q\(5),
      R => ap_rst_n_inv
    );
\odata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(6),
      Q => \^q\(6),
      R => ap_rst_n_inv
    );
\odata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(7),
      Q => \^q\(7),
      R => ap_rst_n_inv
    );
\odata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(8),
      Q => \^q\(8),
      R => ap_rst_n_inv
    );
\odata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(9),
      Q => \^q\(9),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_obuf_622 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln214_27_reg_2924_reg[31]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln214_27_reg_2924_reg[31]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    \ireg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_obuf_622 : entity is "obuf";
end vector_add_1_mult_constant_0_0_obuf_622;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_obuf_622 is
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal in_data_B_13_TDATA_int : STD_LOGIC_VECTOR ( 31 to 31 );
  signal \p_0_in__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[32]_i_1__28\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \ireg[32]_i_2__28\ : label is "soft_lutpair423";
begin
  Q(31 downto 0) <= \^q\(31 downto 0);
\add_ln214_27_reg_2924[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \^q\(30),
      I1 => \add_ln214_27_reg_2924_reg[31]\(0),
      I2 => \add_ln214_27_reg_2924_reg[31]_0\(0),
      I3 => \add_ln214_27_reg_2924_reg[31]\(1),
      I4 => \add_ln214_27_reg_2924_reg[31]_0\(1),
      I5 => in_data_B_13_TDATA_int(31),
      O => S(0)
    );
\ireg[32]_i_1__28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => in_data_A_0_TREADY_int,
      I1 => \^q\(31),
      I2 => \ireg_reg[0]\(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[32]_i_2__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^q\(31),
      I1 => in_data_A_0_TREADY_int,
      I2 => \ireg_reg[0]\(0),
      O => E(0)
    );
\odata[32]_i_1__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \^q\(31),
      I1 => in_data_A_0_TREADY_int,
      O => \p_0_in__0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(0),
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\odata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(10),
      Q => \^q\(10),
      R => ap_rst_n_inv
    );
\odata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(11),
      Q => \^q\(11),
      R => ap_rst_n_inv
    );
\odata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(12),
      Q => \^q\(12),
      R => ap_rst_n_inv
    );
\odata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(13),
      Q => \^q\(13),
      R => ap_rst_n_inv
    );
\odata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(14),
      Q => \^q\(14),
      R => ap_rst_n_inv
    );
\odata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(15),
      Q => \^q\(15),
      R => ap_rst_n_inv
    );
\odata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(16),
      Q => \^q\(16),
      R => ap_rst_n_inv
    );
\odata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(17),
      Q => \^q\(17),
      R => ap_rst_n_inv
    );
\odata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(18),
      Q => \^q\(18),
      R => ap_rst_n_inv
    );
\odata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(19),
      Q => \^q\(19),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(1),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\odata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(20),
      Q => \^q\(20),
      R => ap_rst_n_inv
    );
\odata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(21),
      Q => \^q\(21),
      R => ap_rst_n_inv
    );
\odata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(22),
      Q => \^q\(22),
      R => ap_rst_n_inv
    );
\odata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(23),
      Q => \^q\(23),
      R => ap_rst_n_inv
    );
\odata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(24),
      Q => \^q\(24),
      R => ap_rst_n_inv
    );
\odata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(25),
      Q => \^q\(25),
      R => ap_rst_n_inv
    );
\odata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(26),
      Q => \^q\(26),
      R => ap_rst_n_inv
    );
\odata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(27),
      Q => \^q\(27),
      R => ap_rst_n_inv
    );
\odata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(28),
      Q => \^q\(28),
      R => ap_rst_n_inv
    );
\odata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(29),
      Q => \^q\(29),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(2),
      Q => \^q\(2),
      R => ap_rst_n_inv
    );
\odata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(30),
      Q => \^q\(30),
      R => ap_rst_n_inv
    );
\odata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(31),
      Q => in_data_B_13_TDATA_int(31),
      R => ap_rst_n_inv
    );
\odata_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(32),
      Q => \^q\(31),
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(3),
      Q => \^q\(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(4),
      Q => \^q\(4),
      R => ap_rst_n_inv
    );
\odata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(5),
      Q => \^q\(5),
      R => ap_rst_n_inv
    );
\odata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(6),
      Q => \^q\(6),
      R => ap_rst_n_inv
    );
\odata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(7),
      Q => \^q\(7),
      R => ap_rst_n_inv
    );
\odata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(8),
      Q => \^q\(8),
      R => ap_rst_n_inv
    );
\odata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(9),
      Q => \^q\(9),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_obuf_636 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln214_25_reg_2889_reg[31]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln214_25_reg_2889_reg[31]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    \ireg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_obuf_636 : entity is "obuf";
end vector_add_1_mult_constant_0_0_obuf_636;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_obuf_636 is
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal in_data_B_12_TDATA_int : STD_LOGIC_VECTOR ( 31 to 31 );
  signal \p_0_in__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[32]_i_1__27\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \ireg[32]_i_2__27\ : label is "soft_lutpair399";
begin
  Q(31 downto 0) <= \^q\(31 downto 0);
\add_ln214_25_reg_2889[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \^q\(30),
      I1 => \add_ln214_25_reg_2889_reg[31]\(0),
      I2 => \add_ln214_25_reg_2889_reg[31]_0\(0),
      I3 => \add_ln214_25_reg_2889_reg[31]\(1),
      I4 => \add_ln214_25_reg_2889_reg[31]_0\(1),
      I5 => in_data_B_12_TDATA_int(31),
      O => S(0)
    );
\ireg[32]_i_1__27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => in_data_A_0_TREADY_int,
      I1 => \^q\(31),
      I2 => \ireg_reg[0]\(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[32]_i_2__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^q\(31),
      I1 => in_data_A_0_TREADY_int,
      I2 => \ireg_reg[0]\(0),
      O => E(0)
    );
\odata[32]_i_1__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \^q\(31),
      I1 => in_data_A_0_TREADY_int,
      O => \p_0_in__0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(0),
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\odata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(10),
      Q => \^q\(10),
      R => ap_rst_n_inv
    );
\odata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(11),
      Q => \^q\(11),
      R => ap_rst_n_inv
    );
\odata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(12),
      Q => \^q\(12),
      R => ap_rst_n_inv
    );
\odata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(13),
      Q => \^q\(13),
      R => ap_rst_n_inv
    );
\odata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(14),
      Q => \^q\(14),
      R => ap_rst_n_inv
    );
\odata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(15),
      Q => \^q\(15),
      R => ap_rst_n_inv
    );
\odata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(16),
      Q => \^q\(16),
      R => ap_rst_n_inv
    );
\odata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(17),
      Q => \^q\(17),
      R => ap_rst_n_inv
    );
\odata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(18),
      Q => \^q\(18),
      R => ap_rst_n_inv
    );
\odata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(19),
      Q => \^q\(19),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(1),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\odata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(20),
      Q => \^q\(20),
      R => ap_rst_n_inv
    );
\odata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(21),
      Q => \^q\(21),
      R => ap_rst_n_inv
    );
\odata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(22),
      Q => \^q\(22),
      R => ap_rst_n_inv
    );
\odata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(23),
      Q => \^q\(23),
      R => ap_rst_n_inv
    );
\odata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(24),
      Q => \^q\(24),
      R => ap_rst_n_inv
    );
\odata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(25),
      Q => \^q\(25),
      R => ap_rst_n_inv
    );
\odata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(26),
      Q => \^q\(26),
      R => ap_rst_n_inv
    );
\odata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(27),
      Q => \^q\(27),
      R => ap_rst_n_inv
    );
\odata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(28),
      Q => \^q\(28),
      R => ap_rst_n_inv
    );
\odata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(29),
      Q => \^q\(29),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(2),
      Q => \^q\(2),
      R => ap_rst_n_inv
    );
\odata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(30),
      Q => \^q\(30),
      R => ap_rst_n_inv
    );
\odata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(31),
      Q => in_data_B_12_TDATA_int(31),
      R => ap_rst_n_inv
    );
\odata_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(32),
      Q => \^q\(31),
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(3),
      Q => \^q\(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(4),
      Q => \^q\(4),
      R => ap_rst_n_inv
    );
\odata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(5),
      Q => \^q\(5),
      R => ap_rst_n_inv
    );
\odata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(6),
      Q => \^q\(6),
      R => ap_rst_n_inv
    );
\odata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(7),
      Q => \^q\(7),
      R => ap_rst_n_inv
    );
\odata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(8),
      Q => \^q\(8),
      R => ap_rst_n_inv
    );
\odata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(9),
      Q => \^q\(9),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_obuf_650 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln214_23_reg_2854_reg[31]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln214_23_reg_2854_reg[31]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    \ireg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_obuf_650 : entity is "obuf";
end vector_add_1_mult_constant_0_0_obuf_650;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_obuf_650 is
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal in_data_B_11_TDATA_int : STD_LOGIC_VECTOR ( 31 to 31 );
  signal \p_0_in__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[32]_i_1__26\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \ireg[32]_i_2__26\ : label is "soft_lutpair375";
begin
  Q(31 downto 0) <= \^q\(31 downto 0);
\add_ln214_23_reg_2854[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \^q\(30),
      I1 => \add_ln214_23_reg_2854_reg[31]\(0),
      I2 => \add_ln214_23_reg_2854_reg[31]_0\(0),
      I3 => \add_ln214_23_reg_2854_reg[31]\(1),
      I4 => \add_ln214_23_reg_2854_reg[31]_0\(1),
      I5 => in_data_B_11_TDATA_int(31),
      O => S(0)
    );
\ireg[32]_i_1__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => in_data_A_0_TREADY_int,
      I1 => \^q\(31),
      I2 => \ireg_reg[0]\(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[32]_i_2__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^q\(31),
      I1 => in_data_A_0_TREADY_int,
      I2 => \ireg_reg[0]\(0),
      O => E(0)
    );
\odata[32]_i_1__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \^q\(31),
      I1 => in_data_A_0_TREADY_int,
      O => \p_0_in__0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(0),
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\odata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(10),
      Q => \^q\(10),
      R => ap_rst_n_inv
    );
\odata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(11),
      Q => \^q\(11),
      R => ap_rst_n_inv
    );
\odata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(12),
      Q => \^q\(12),
      R => ap_rst_n_inv
    );
\odata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(13),
      Q => \^q\(13),
      R => ap_rst_n_inv
    );
\odata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(14),
      Q => \^q\(14),
      R => ap_rst_n_inv
    );
\odata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(15),
      Q => \^q\(15),
      R => ap_rst_n_inv
    );
\odata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(16),
      Q => \^q\(16),
      R => ap_rst_n_inv
    );
\odata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(17),
      Q => \^q\(17),
      R => ap_rst_n_inv
    );
\odata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(18),
      Q => \^q\(18),
      R => ap_rst_n_inv
    );
\odata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(19),
      Q => \^q\(19),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(1),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\odata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(20),
      Q => \^q\(20),
      R => ap_rst_n_inv
    );
\odata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(21),
      Q => \^q\(21),
      R => ap_rst_n_inv
    );
\odata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(22),
      Q => \^q\(22),
      R => ap_rst_n_inv
    );
\odata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(23),
      Q => \^q\(23),
      R => ap_rst_n_inv
    );
\odata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(24),
      Q => \^q\(24),
      R => ap_rst_n_inv
    );
\odata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(25),
      Q => \^q\(25),
      R => ap_rst_n_inv
    );
\odata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(26),
      Q => \^q\(26),
      R => ap_rst_n_inv
    );
\odata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(27),
      Q => \^q\(27),
      R => ap_rst_n_inv
    );
\odata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(28),
      Q => \^q\(28),
      R => ap_rst_n_inv
    );
\odata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(29),
      Q => \^q\(29),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(2),
      Q => \^q\(2),
      R => ap_rst_n_inv
    );
\odata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(30),
      Q => \^q\(30),
      R => ap_rst_n_inv
    );
\odata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(31),
      Q => in_data_B_11_TDATA_int(31),
      R => ap_rst_n_inv
    );
\odata_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(32),
      Q => \^q\(31),
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(3),
      Q => \^q\(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(4),
      Q => \^q\(4),
      R => ap_rst_n_inv
    );
\odata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(5),
      Q => \^q\(5),
      R => ap_rst_n_inv
    );
\odata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(6),
      Q => \^q\(6),
      R => ap_rst_n_inv
    );
\odata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(7),
      Q => \^q\(7),
      R => ap_rst_n_inv
    );
\odata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(8),
      Q => \^q\(8),
      R => ap_rst_n_inv
    );
\odata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(9),
      Q => \^q\(9),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_obuf_664 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln214_21_reg_2819_reg[31]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln214_21_reg_2819_reg[31]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    \ireg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_obuf_664 : entity is "obuf";
end vector_add_1_mult_constant_0_0_obuf_664;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_obuf_664 is
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal in_data_B_10_TDATA_int : STD_LOGIC_VECTOR ( 31 to 31 );
  signal \p_0_in__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[32]_i_1__25\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \ireg[32]_i_2__25\ : label is "soft_lutpair351";
begin
  Q(31 downto 0) <= \^q\(31 downto 0);
\add_ln214_21_reg_2819[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \^q\(30),
      I1 => \add_ln214_21_reg_2819_reg[31]\(0),
      I2 => \add_ln214_21_reg_2819_reg[31]_0\(0),
      I3 => \add_ln214_21_reg_2819_reg[31]\(1),
      I4 => \add_ln214_21_reg_2819_reg[31]_0\(1),
      I5 => in_data_B_10_TDATA_int(31),
      O => S(0)
    );
\ireg[32]_i_1__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => in_data_A_0_TREADY_int,
      I1 => \^q\(31),
      I2 => \ireg_reg[0]\(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[32]_i_2__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^q\(31),
      I1 => in_data_A_0_TREADY_int,
      I2 => \ireg_reg[0]\(0),
      O => E(0)
    );
\odata[32]_i_1__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \^q\(31),
      I1 => in_data_A_0_TREADY_int,
      O => \p_0_in__0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(0),
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\odata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(10),
      Q => \^q\(10),
      R => ap_rst_n_inv
    );
\odata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(11),
      Q => \^q\(11),
      R => ap_rst_n_inv
    );
\odata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(12),
      Q => \^q\(12),
      R => ap_rst_n_inv
    );
\odata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(13),
      Q => \^q\(13),
      R => ap_rst_n_inv
    );
\odata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(14),
      Q => \^q\(14),
      R => ap_rst_n_inv
    );
\odata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(15),
      Q => \^q\(15),
      R => ap_rst_n_inv
    );
\odata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(16),
      Q => \^q\(16),
      R => ap_rst_n_inv
    );
\odata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(17),
      Q => \^q\(17),
      R => ap_rst_n_inv
    );
\odata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(18),
      Q => \^q\(18),
      R => ap_rst_n_inv
    );
\odata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(19),
      Q => \^q\(19),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(1),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\odata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(20),
      Q => \^q\(20),
      R => ap_rst_n_inv
    );
\odata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(21),
      Q => \^q\(21),
      R => ap_rst_n_inv
    );
\odata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(22),
      Q => \^q\(22),
      R => ap_rst_n_inv
    );
\odata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(23),
      Q => \^q\(23),
      R => ap_rst_n_inv
    );
\odata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(24),
      Q => \^q\(24),
      R => ap_rst_n_inv
    );
\odata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(25),
      Q => \^q\(25),
      R => ap_rst_n_inv
    );
\odata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(26),
      Q => \^q\(26),
      R => ap_rst_n_inv
    );
\odata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(27),
      Q => \^q\(27),
      R => ap_rst_n_inv
    );
\odata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(28),
      Q => \^q\(28),
      R => ap_rst_n_inv
    );
\odata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(29),
      Q => \^q\(29),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(2),
      Q => \^q\(2),
      R => ap_rst_n_inv
    );
\odata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(30),
      Q => \^q\(30),
      R => ap_rst_n_inv
    );
\odata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(31),
      Q => in_data_B_10_TDATA_int(31),
      R => ap_rst_n_inv
    );
\odata_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(32),
      Q => \^q\(31),
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(3),
      Q => \^q\(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(4),
      Q => \^q\(4),
      R => ap_rst_n_inv
    );
\odata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(5),
      Q => \^q\(5),
      R => ap_rst_n_inv
    );
\odata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(6),
      Q => \^q\(6),
      R => ap_rst_n_inv
    );
\odata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(7),
      Q => \^q\(7),
      R => ap_rst_n_inv
    );
\odata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(8),
      Q => \^q\(8),
      R => ap_rst_n_inv
    );
\odata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(9),
      Q => \^q\(9),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_obuf_678 is
  port (
    \odata_reg[32]_0\ : out STD_LOGIC;
    \odata_reg[32]_1\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC_VECTOR ( 30 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[32]\ : in STD_LOGIC;
    \ireg_reg[32]_0\ : in STD_LOGIC;
    \ireg_reg[32]_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    vld_out : in STD_LOGIC;
    \ap_CS_fsm[3]_i_5\ : in STD_LOGIC;
    \add_ln214_1_reg_2469_reg[31]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln214_1_reg_2469_reg[31]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    \ireg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_obuf_678 : entity is "obuf";
end vector_add_1_mult_constant_0_0_obuf_678;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_obuf_678 is
  signal \^data_out\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal in_data_B_0_TDATA_int : STD_LOGIC_VECTOR ( 31 to 31 );
  signal in_data_B_0_TVALID_int : STD_LOGIC;
  signal \^odata_reg[32]_1\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[32]_i_1__15\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \ireg[32]_i_2__15\ : label is "soft_lutpair327";
begin
  data_out(30 downto 0) <= \^data_out\(30 downto 0);
  \odata_reg[32]_1\ <= \^odata_reg[32]_1\;
\add_ln214_1_reg_2469[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \^data_out\(30),
      I1 => \add_ln214_1_reg_2469_reg[31]\(0),
      I2 => \add_ln214_1_reg_2469_reg[31]_0\(0),
      I3 => \add_ln214_1_reg_2469_reg[31]\(1),
      I4 => \add_ln214_1_reg_2469_reg[31]_0\(1),
      I5 => in_data_B_0_TDATA_int(31),
      O => S(0)
    );
\ireg[32]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => in_data_B_0_TVALID_int,
      I1 => Q(0),
      I2 => vld_out,
      I3 => \ap_CS_fsm[3]_i_5\,
      O => \^odata_reg[32]_1\
    );
\ireg[32]_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => in_data_A_0_TREADY_int,
      I1 => in_data_B_0_TVALID_int,
      I2 => \ireg_reg[0]\(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[32]_i_2__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => in_data_B_0_TVALID_int,
      I1 => in_data_A_0_TREADY_int,
      I2 => \ireg_reg[0]\(0),
      O => E(0)
    );
\ireg[32]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^odata_reg[32]_1\,
      I1 => \ireg_reg[32]\,
      I2 => \ireg_reg[32]_0\,
      I3 => \ireg_reg[32]_1\,
      O => \odata_reg[32]_0\
    );
\odata[32]_i_1__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => in_data_B_0_TVALID_int,
      I1 => in_data_A_0_TREADY_int,
      O => \p_0_in__0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(0),
      Q => \^data_out\(0),
      R => ap_rst_n_inv
    );
\odata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(10),
      Q => \^data_out\(10),
      R => ap_rst_n_inv
    );
\odata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(11),
      Q => \^data_out\(11),
      R => ap_rst_n_inv
    );
\odata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(12),
      Q => \^data_out\(12),
      R => ap_rst_n_inv
    );
\odata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(13),
      Q => \^data_out\(13),
      R => ap_rst_n_inv
    );
\odata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(14),
      Q => \^data_out\(14),
      R => ap_rst_n_inv
    );
\odata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(15),
      Q => \^data_out\(15),
      R => ap_rst_n_inv
    );
\odata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(16),
      Q => \^data_out\(16),
      R => ap_rst_n_inv
    );
\odata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(17),
      Q => \^data_out\(17),
      R => ap_rst_n_inv
    );
\odata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(18),
      Q => \^data_out\(18),
      R => ap_rst_n_inv
    );
\odata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(19),
      Q => \^data_out\(19),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(1),
      Q => \^data_out\(1),
      R => ap_rst_n_inv
    );
\odata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(20),
      Q => \^data_out\(20),
      R => ap_rst_n_inv
    );
\odata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(21),
      Q => \^data_out\(21),
      R => ap_rst_n_inv
    );
\odata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(22),
      Q => \^data_out\(22),
      R => ap_rst_n_inv
    );
\odata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(23),
      Q => \^data_out\(23),
      R => ap_rst_n_inv
    );
\odata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(24),
      Q => \^data_out\(24),
      R => ap_rst_n_inv
    );
\odata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(25),
      Q => \^data_out\(25),
      R => ap_rst_n_inv
    );
\odata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(26),
      Q => \^data_out\(26),
      R => ap_rst_n_inv
    );
\odata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(27),
      Q => \^data_out\(27),
      R => ap_rst_n_inv
    );
\odata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(28),
      Q => \^data_out\(28),
      R => ap_rst_n_inv
    );
\odata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(29),
      Q => \^data_out\(29),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(2),
      Q => \^data_out\(2),
      R => ap_rst_n_inv
    );
\odata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(30),
      Q => \^data_out\(30),
      R => ap_rst_n_inv
    );
\odata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(31),
      Q => in_data_B_0_TDATA_int(31),
      R => ap_rst_n_inv
    );
\odata_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(32),
      Q => in_data_B_0_TVALID_int,
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(3),
      Q => \^data_out\(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(4),
      Q => \^data_out\(4),
      R => ap_rst_n_inv
    );
\odata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(5),
      Q => \^data_out\(5),
      R => ap_rst_n_inv
    );
\odata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(6),
      Q => \^data_out\(6),
      R => ap_rst_n_inv
    );
\odata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(7),
      Q => \^data_out\(7),
      R => ap_rst_n_inv
    );
\odata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(8),
      Q => \^data_out\(8),
      R => ap_rst_n_inv
    );
\odata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(9),
      Q => \^data_out\(9),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_obuf_680 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln214_19_reg_2784_reg[31]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \add_ln214_19_reg_2784_reg[31]_0\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    \ireg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    \odata_reg[32]_0\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_obuf_680 : entity is "obuf";
end vector_add_1_mult_constant_0_0_obuf_680;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_obuf_680 is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \add_ln214_19_reg_2784[11]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_19_reg_2784[11]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_19_reg_2784[11]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_19_reg_2784[11]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln214_19_reg_2784[11]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_19_reg_2784[11]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_19_reg_2784[11]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_19_reg_2784[11]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln214_19_reg_2784[15]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_19_reg_2784[15]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_19_reg_2784[15]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_19_reg_2784[15]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln214_19_reg_2784[15]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_19_reg_2784[15]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_19_reg_2784[15]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_19_reg_2784[15]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln214_19_reg_2784[19]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_19_reg_2784[19]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_19_reg_2784[19]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_19_reg_2784[19]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln214_19_reg_2784[19]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_19_reg_2784[19]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_19_reg_2784[19]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_19_reg_2784[19]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln214_19_reg_2784[23]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_19_reg_2784[23]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_19_reg_2784[23]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_19_reg_2784[23]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln214_19_reg_2784[23]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_19_reg_2784[23]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_19_reg_2784[23]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_19_reg_2784[23]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln214_19_reg_2784[27]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_19_reg_2784[27]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_19_reg_2784[27]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_19_reg_2784[27]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln214_19_reg_2784[27]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_19_reg_2784[27]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_19_reg_2784[27]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_19_reg_2784[27]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln214_19_reg_2784[31]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_19_reg_2784[31]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_19_reg_2784[31]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_19_reg_2784[31]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_19_reg_2784[31]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_19_reg_2784[31]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_19_reg_2784[3]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_19_reg_2784[3]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_19_reg_2784[3]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_19_reg_2784[3]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln214_19_reg_2784[3]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_19_reg_2784[3]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_19_reg_2784[3]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_19_reg_2784[7]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_19_reg_2784[7]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_19_reg_2784[7]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_19_reg_2784[7]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln214_19_reg_2784[7]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_19_reg_2784[7]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_19_reg_2784[7]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_19_reg_2784[7]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln214_19_reg_2784_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln214_19_reg_2784_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_19_reg_2784_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_19_reg_2784_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln214_19_reg_2784_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln214_19_reg_2784_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_19_reg_2784_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_19_reg_2784_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln214_19_reg_2784_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln214_19_reg_2784_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_19_reg_2784_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_19_reg_2784_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln214_19_reg_2784_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln214_19_reg_2784_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_19_reg_2784_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_19_reg_2784_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln214_19_reg_2784_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln214_19_reg_2784_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_19_reg_2784_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_19_reg_2784_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln214_19_reg_2784_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_19_reg_2784_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_19_reg_2784_reg[31]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln214_19_reg_2784_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln214_19_reg_2784_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_19_reg_2784_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_19_reg_2784_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln214_19_reg_2784_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln214_19_reg_2784_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_19_reg_2784_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_19_reg_2784_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal in_data_A_9_TDATA_int : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC;
  signal \NLW_add_ln214_19_reg_2784_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute HLUTNM : string;
  attribute HLUTNM of \add_ln214_19_reg_2784[11]_i_2\ : label is "lutpair260";
  attribute HLUTNM of \add_ln214_19_reg_2784[11]_i_3\ : label is "lutpair259";
  attribute HLUTNM of \add_ln214_19_reg_2784[11]_i_4\ : label is "lutpair258";
  attribute HLUTNM of \add_ln214_19_reg_2784[11]_i_5\ : label is "lutpair257";
  attribute HLUTNM of \add_ln214_19_reg_2784[11]_i_6\ : label is "lutpair261";
  attribute HLUTNM of \add_ln214_19_reg_2784[11]_i_7\ : label is "lutpair260";
  attribute HLUTNM of \add_ln214_19_reg_2784[11]_i_8\ : label is "lutpair259";
  attribute HLUTNM of \add_ln214_19_reg_2784[11]_i_9\ : label is "lutpair258";
  attribute HLUTNM of \add_ln214_19_reg_2784[15]_i_2\ : label is "lutpair264";
  attribute HLUTNM of \add_ln214_19_reg_2784[15]_i_3\ : label is "lutpair263";
  attribute HLUTNM of \add_ln214_19_reg_2784[15]_i_4\ : label is "lutpair262";
  attribute HLUTNM of \add_ln214_19_reg_2784[15]_i_5\ : label is "lutpair261";
  attribute HLUTNM of \add_ln214_19_reg_2784[15]_i_6\ : label is "lutpair265";
  attribute HLUTNM of \add_ln214_19_reg_2784[15]_i_7\ : label is "lutpair264";
  attribute HLUTNM of \add_ln214_19_reg_2784[15]_i_8\ : label is "lutpair263";
  attribute HLUTNM of \add_ln214_19_reg_2784[15]_i_9\ : label is "lutpair262";
  attribute HLUTNM of \add_ln214_19_reg_2784[19]_i_2\ : label is "lutpair268";
  attribute HLUTNM of \add_ln214_19_reg_2784[19]_i_3\ : label is "lutpair267";
  attribute HLUTNM of \add_ln214_19_reg_2784[19]_i_4\ : label is "lutpair266";
  attribute HLUTNM of \add_ln214_19_reg_2784[19]_i_5\ : label is "lutpair265";
  attribute HLUTNM of \add_ln214_19_reg_2784[19]_i_6\ : label is "lutpair269";
  attribute HLUTNM of \add_ln214_19_reg_2784[19]_i_7\ : label is "lutpair268";
  attribute HLUTNM of \add_ln214_19_reg_2784[19]_i_8\ : label is "lutpair267";
  attribute HLUTNM of \add_ln214_19_reg_2784[19]_i_9\ : label is "lutpair266";
  attribute HLUTNM of \add_ln214_19_reg_2784[23]_i_2\ : label is "lutpair272";
  attribute HLUTNM of \add_ln214_19_reg_2784[23]_i_3\ : label is "lutpair271";
  attribute HLUTNM of \add_ln214_19_reg_2784[23]_i_4\ : label is "lutpair270";
  attribute HLUTNM of \add_ln214_19_reg_2784[23]_i_5\ : label is "lutpair269";
  attribute HLUTNM of \add_ln214_19_reg_2784[23]_i_6\ : label is "lutpair273";
  attribute HLUTNM of \add_ln214_19_reg_2784[23]_i_7\ : label is "lutpair272";
  attribute HLUTNM of \add_ln214_19_reg_2784[23]_i_8\ : label is "lutpair271";
  attribute HLUTNM of \add_ln214_19_reg_2784[23]_i_9\ : label is "lutpair270";
  attribute HLUTNM of \add_ln214_19_reg_2784[27]_i_2\ : label is "lutpair276";
  attribute HLUTNM of \add_ln214_19_reg_2784[27]_i_3\ : label is "lutpair275";
  attribute HLUTNM of \add_ln214_19_reg_2784[27]_i_4\ : label is "lutpair274";
  attribute HLUTNM of \add_ln214_19_reg_2784[27]_i_5\ : label is "lutpair273";
  attribute HLUTNM of \add_ln214_19_reg_2784[27]_i_6\ : label is "lutpair277";
  attribute HLUTNM of \add_ln214_19_reg_2784[27]_i_7\ : label is "lutpair276";
  attribute HLUTNM of \add_ln214_19_reg_2784[27]_i_8\ : label is "lutpair275";
  attribute HLUTNM of \add_ln214_19_reg_2784[27]_i_9\ : label is "lutpair274";
  attribute HLUTNM of \add_ln214_19_reg_2784[31]_i_2\ : label is "lutpair279";
  attribute HLUTNM of \add_ln214_19_reg_2784[31]_i_3\ : label is "lutpair278";
  attribute HLUTNM of \add_ln214_19_reg_2784[31]_i_4\ : label is "lutpair277";
  attribute HLUTNM of \add_ln214_19_reg_2784[31]_i_7\ : label is "lutpair279";
  attribute HLUTNM of \add_ln214_19_reg_2784[31]_i_8\ : label is "lutpair278";
  attribute HLUTNM of \add_ln214_19_reg_2784[3]_i_2\ : label is "lutpair252";
  attribute HLUTNM of \add_ln214_19_reg_2784[3]_i_5\ : label is "lutpair253";
  attribute HLUTNM of \add_ln214_19_reg_2784[3]_i_6\ : label is "lutpair252";
  attribute HLUTNM of \add_ln214_19_reg_2784[7]_i_2\ : label is "lutpair256";
  attribute HLUTNM of \add_ln214_19_reg_2784[7]_i_3\ : label is "lutpair255";
  attribute HLUTNM of \add_ln214_19_reg_2784[7]_i_4\ : label is "lutpair254";
  attribute HLUTNM of \add_ln214_19_reg_2784[7]_i_5\ : label is "lutpair253";
  attribute HLUTNM of \add_ln214_19_reg_2784[7]_i_6\ : label is "lutpair257";
  attribute HLUTNM of \add_ln214_19_reg_2784[7]_i_7\ : label is "lutpair256";
  attribute HLUTNM of \add_ln214_19_reg_2784[7]_i_8\ : label is "lutpair255";
  attribute HLUTNM of \add_ln214_19_reg_2784[7]_i_9\ : label is "lutpair254";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[32]_i_1__8\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \ireg[32]_i_2__8\ : label is "soft_lutpair309";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
\add_ln214_19_reg_2784[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_19_reg_2784_reg[31]\(10),
      I1 => in_data_A_9_TDATA_int(10),
      I2 => \add_ln214_19_reg_2784_reg[31]_0\(10),
      O => \add_ln214_19_reg_2784[11]_i_2_n_1\
    );
\add_ln214_19_reg_2784[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_19_reg_2784_reg[31]\(9),
      I1 => in_data_A_9_TDATA_int(9),
      I2 => \add_ln214_19_reg_2784_reg[31]_0\(9),
      O => \add_ln214_19_reg_2784[11]_i_3_n_1\
    );
\add_ln214_19_reg_2784[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_19_reg_2784_reg[31]\(8),
      I1 => in_data_A_9_TDATA_int(8),
      I2 => \add_ln214_19_reg_2784_reg[31]_0\(8),
      O => \add_ln214_19_reg_2784[11]_i_4_n_1\
    );
\add_ln214_19_reg_2784[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_19_reg_2784_reg[31]\(7),
      I1 => in_data_A_9_TDATA_int(7),
      I2 => \add_ln214_19_reg_2784_reg[31]_0\(7),
      O => \add_ln214_19_reg_2784[11]_i_5_n_1\
    );
\add_ln214_19_reg_2784[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_19_reg_2784_reg[31]\(11),
      I1 => in_data_A_9_TDATA_int(11),
      I2 => \add_ln214_19_reg_2784_reg[31]_0\(11),
      I3 => \add_ln214_19_reg_2784[11]_i_2_n_1\,
      O => \add_ln214_19_reg_2784[11]_i_6_n_1\
    );
\add_ln214_19_reg_2784[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_19_reg_2784_reg[31]\(10),
      I1 => in_data_A_9_TDATA_int(10),
      I2 => \add_ln214_19_reg_2784_reg[31]_0\(10),
      I3 => \add_ln214_19_reg_2784[11]_i_3_n_1\,
      O => \add_ln214_19_reg_2784[11]_i_7_n_1\
    );
\add_ln214_19_reg_2784[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_19_reg_2784_reg[31]\(9),
      I1 => in_data_A_9_TDATA_int(9),
      I2 => \add_ln214_19_reg_2784_reg[31]_0\(9),
      I3 => \add_ln214_19_reg_2784[11]_i_4_n_1\,
      O => \add_ln214_19_reg_2784[11]_i_8_n_1\
    );
\add_ln214_19_reg_2784[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_19_reg_2784_reg[31]\(8),
      I1 => in_data_A_9_TDATA_int(8),
      I2 => \add_ln214_19_reg_2784_reg[31]_0\(8),
      I3 => \add_ln214_19_reg_2784[11]_i_5_n_1\,
      O => \add_ln214_19_reg_2784[11]_i_9_n_1\
    );
\add_ln214_19_reg_2784[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_19_reg_2784_reg[31]\(14),
      I1 => in_data_A_9_TDATA_int(14),
      I2 => \add_ln214_19_reg_2784_reg[31]_0\(14),
      O => \add_ln214_19_reg_2784[15]_i_2_n_1\
    );
\add_ln214_19_reg_2784[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_19_reg_2784_reg[31]\(13),
      I1 => in_data_A_9_TDATA_int(13),
      I2 => \add_ln214_19_reg_2784_reg[31]_0\(13),
      O => \add_ln214_19_reg_2784[15]_i_3_n_1\
    );
\add_ln214_19_reg_2784[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_19_reg_2784_reg[31]\(12),
      I1 => in_data_A_9_TDATA_int(12),
      I2 => \add_ln214_19_reg_2784_reg[31]_0\(12),
      O => \add_ln214_19_reg_2784[15]_i_4_n_1\
    );
\add_ln214_19_reg_2784[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_19_reg_2784_reg[31]\(11),
      I1 => in_data_A_9_TDATA_int(11),
      I2 => \add_ln214_19_reg_2784_reg[31]_0\(11),
      O => \add_ln214_19_reg_2784[15]_i_5_n_1\
    );
\add_ln214_19_reg_2784[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_19_reg_2784_reg[31]\(15),
      I1 => in_data_A_9_TDATA_int(15),
      I2 => \add_ln214_19_reg_2784_reg[31]_0\(15),
      I3 => \add_ln214_19_reg_2784[15]_i_2_n_1\,
      O => \add_ln214_19_reg_2784[15]_i_6_n_1\
    );
\add_ln214_19_reg_2784[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_19_reg_2784_reg[31]\(14),
      I1 => in_data_A_9_TDATA_int(14),
      I2 => \add_ln214_19_reg_2784_reg[31]_0\(14),
      I3 => \add_ln214_19_reg_2784[15]_i_3_n_1\,
      O => \add_ln214_19_reg_2784[15]_i_7_n_1\
    );
\add_ln214_19_reg_2784[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_19_reg_2784_reg[31]\(13),
      I1 => in_data_A_9_TDATA_int(13),
      I2 => \add_ln214_19_reg_2784_reg[31]_0\(13),
      I3 => \add_ln214_19_reg_2784[15]_i_4_n_1\,
      O => \add_ln214_19_reg_2784[15]_i_8_n_1\
    );
\add_ln214_19_reg_2784[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_19_reg_2784_reg[31]\(12),
      I1 => in_data_A_9_TDATA_int(12),
      I2 => \add_ln214_19_reg_2784_reg[31]_0\(12),
      I3 => \add_ln214_19_reg_2784[15]_i_5_n_1\,
      O => \add_ln214_19_reg_2784[15]_i_9_n_1\
    );
\add_ln214_19_reg_2784[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_19_reg_2784_reg[31]\(18),
      I1 => in_data_A_9_TDATA_int(18),
      I2 => \add_ln214_19_reg_2784_reg[31]_0\(18),
      O => \add_ln214_19_reg_2784[19]_i_2_n_1\
    );
\add_ln214_19_reg_2784[19]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_19_reg_2784_reg[31]\(17),
      I1 => in_data_A_9_TDATA_int(17),
      I2 => \add_ln214_19_reg_2784_reg[31]_0\(17),
      O => \add_ln214_19_reg_2784[19]_i_3_n_1\
    );
\add_ln214_19_reg_2784[19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_19_reg_2784_reg[31]\(16),
      I1 => in_data_A_9_TDATA_int(16),
      I2 => \add_ln214_19_reg_2784_reg[31]_0\(16),
      O => \add_ln214_19_reg_2784[19]_i_4_n_1\
    );
\add_ln214_19_reg_2784[19]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_19_reg_2784_reg[31]\(15),
      I1 => in_data_A_9_TDATA_int(15),
      I2 => \add_ln214_19_reg_2784_reg[31]_0\(15),
      O => \add_ln214_19_reg_2784[19]_i_5_n_1\
    );
\add_ln214_19_reg_2784[19]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_19_reg_2784_reg[31]\(19),
      I1 => in_data_A_9_TDATA_int(19),
      I2 => \add_ln214_19_reg_2784_reg[31]_0\(19),
      I3 => \add_ln214_19_reg_2784[19]_i_2_n_1\,
      O => \add_ln214_19_reg_2784[19]_i_6_n_1\
    );
\add_ln214_19_reg_2784[19]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_19_reg_2784_reg[31]\(18),
      I1 => in_data_A_9_TDATA_int(18),
      I2 => \add_ln214_19_reg_2784_reg[31]_0\(18),
      I3 => \add_ln214_19_reg_2784[19]_i_3_n_1\,
      O => \add_ln214_19_reg_2784[19]_i_7_n_1\
    );
\add_ln214_19_reg_2784[19]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_19_reg_2784_reg[31]\(17),
      I1 => in_data_A_9_TDATA_int(17),
      I2 => \add_ln214_19_reg_2784_reg[31]_0\(17),
      I3 => \add_ln214_19_reg_2784[19]_i_4_n_1\,
      O => \add_ln214_19_reg_2784[19]_i_8_n_1\
    );
\add_ln214_19_reg_2784[19]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_19_reg_2784_reg[31]\(16),
      I1 => in_data_A_9_TDATA_int(16),
      I2 => \add_ln214_19_reg_2784_reg[31]_0\(16),
      I3 => \add_ln214_19_reg_2784[19]_i_5_n_1\,
      O => \add_ln214_19_reg_2784[19]_i_9_n_1\
    );
\add_ln214_19_reg_2784[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_19_reg_2784_reg[31]\(22),
      I1 => in_data_A_9_TDATA_int(22),
      I2 => \add_ln214_19_reg_2784_reg[31]_0\(22),
      O => \add_ln214_19_reg_2784[23]_i_2_n_1\
    );
\add_ln214_19_reg_2784[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_19_reg_2784_reg[31]\(21),
      I1 => in_data_A_9_TDATA_int(21),
      I2 => \add_ln214_19_reg_2784_reg[31]_0\(21),
      O => \add_ln214_19_reg_2784[23]_i_3_n_1\
    );
\add_ln214_19_reg_2784[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_19_reg_2784_reg[31]\(20),
      I1 => in_data_A_9_TDATA_int(20),
      I2 => \add_ln214_19_reg_2784_reg[31]_0\(20),
      O => \add_ln214_19_reg_2784[23]_i_4_n_1\
    );
\add_ln214_19_reg_2784[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_19_reg_2784_reg[31]\(19),
      I1 => in_data_A_9_TDATA_int(19),
      I2 => \add_ln214_19_reg_2784_reg[31]_0\(19),
      O => \add_ln214_19_reg_2784[23]_i_5_n_1\
    );
\add_ln214_19_reg_2784[23]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_19_reg_2784_reg[31]\(23),
      I1 => in_data_A_9_TDATA_int(23),
      I2 => \add_ln214_19_reg_2784_reg[31]_0\(23),
      I3 => \add_ln214_19_reg_2784[23]_i_2_n_1\,
      O => \add_ln214_19_reg_2784[23]_i_6_n_1\
    );
\add_ln214_19_reg_2784[23]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_19_reg_2784_reg[31]\(22),
      I1 => in_data_A_9_TDATA_int(22),
      I2 => \add_ln214_19_reg_2784_reg[31]_0\(22),
      I3 => \add_ln214_19_reg_2784[23]_i_3_n_1\,
      O => \add_ln214_19_reg_2784[23]_i_7_n_1\
    );
\add_ln214_19_reg_2784[23]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_19_reg_2784_reg[31]\(21),
      I1 => in_data_A_9_TDATA_int(21),
      I2 => \add_ln214_19_reg_2784_reg[31]_0\(21),
      I3 => \add_ln214_19_reg_2784[23]_i_4_n_1\,
      O => \add_ln214_19_reg_2784[23]_i_8_n_1\
    );
\add_ln214_19_reg_2784[23]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_19_reg_2784_reg[31]\(20),
      I1 => in_data_A_9_TDATA_int(20),
      I2 => \add_ln214_19_reg_2784_reg[31]_0\(20),
      I3 => \add_ln214_19_reg_2784[23]_i_5_n_1\,
      O => \add_ln214_19_reg_2784[23]_i_9_n_1\
    );
\add_ln214_19_reg_2784[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_19_reg_2784_reg[31]\(26),
      I1 => in_data_A_9_TDATA_int(26),
      I2 => \add_ln214_19_reg_2784_reg[31]_0\(26),
      O => \add_ln214_19_reg_2784[27]_i_2_n_1\
    );
\add_ln214_19_reg_2784[27]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_19_reg_2784_reg[31]\(25),
      I1 => in_data_A_9_TDATA_int(25),
      I2 => \add_ln214_19_reg_2784_reg[31]_0\(25),
      O => \add_ln214_19_reg_2784[27]_i_3_n_1\
    );
\add_ln214_19_reg_2784[27]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_19_reg_2784_reg[31]\(24),
      I1 => in_data_A_9_TDATA_int(24),
      I2 => \add_ln214_19_reg_2784_reg[31]_0\(24),
      O => \add_ln214_19_reg_2784[27]_i_4_n_1\
    );
\add_ln214_19_reg_2784[27]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_19_reg_2784_reg[31]\(23),
      I1 => in_data_A_9_TDATA_int(23),
      I2 => \add_ln214_19_reg_2784_reg[31]_0\(23),
      O => \add_ln214_19_reg_2784[27]_i_5_n_1\
    );
\add_ln214_19_reg_2784[27]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_19_reg_2784_reg[31]\(27),
      I1 => in_data_A_9_TDATA_int(27),
      I2 => \add_ln214_19_reg_2784_reg[31]_0\(27),
      I3 => \add_ln214_19_reg_2784[27]_i_2_n_1\,
      O => \add_ln214_19_reg_2784[27]_i_6_n_1\
    );
\add_ln214_19_reg_2784[27]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_19_reg_2784_reg[31]\(26),
      I1 => in_data_A_9_TDATA_int(26),
      I2 => \add_ln214_19_reg_2784_reg[31]_0\(26),
      I3 => \add_ln214_19_reg_2784[27]_i_3_n_1\,
      O => \add_ln214_19_reg_2784[27]_i_7_n_1\
    );
\add_ln214_19_reg_2784[27]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_19_reg_2784_reg[31]\(25),
      I1 => in_data_A_9_TDATA_int(25),
      I2 => \add_ln214_19_reg_2784_reg[31]_0\(25),
      I3 => \add_ln214_19_reg_2784[27]_i_4_n_1\,
      O => \add_ln214_19_reg_2784[27]_i_8_n_1\
    );
\add_ln214_19_reg_2784[27]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_19_reg_2784_reg[31]\(24),
      I1 => in_data_A_9_TDATA_int(24),
      I2 => \add_ln214_19_reg_2784_reg[31]_0\(24),
      I3 => \add_ln214_19_reg_2784[27]_i_5_n_1\,
      O => \add_ln214_19_reg_2784[27]_i_9_n_1\
    );
\add_ln214_19_reg_2784[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_19_reg_2784_reg[31]\(29),
      I1 => in_data_A_9_TDATA_int(29),
      I2 => \add_ln214_19_reg_2784_reg[31]_0\(29),
      O => \add_ln214_19_reg_2784[31]_i_2_n_1\
    );
\add_ln214_19_reg_2784[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_19_reg_2784_reg[31]\(28),
      I1 => in_data_A_9_TDATA_int(28),
      I2 => \add_ln214_19_reg_2784_reg[31]_0\(28),
      O => \add_ln214_19_reg_2784[31]_i_3_n_1\
    );
\add_ln214_19_reg_2784[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_19_reg_2784_reg[31]\(27),
      I1 => in_data_A_9_TDATA_int(27),
      I2 => \add_ln214_19_reg_2784_reg[31]_0\(27),
      O => \add_ln214_19_reg_2784[31]_i_4_n_1\
    );
\add_ln214_19_reg_2784[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_19_reg_2784[31]_i_2_n_1\,
      I1 => \^q\(0),
      I2 => \add_ln214_19_reg_2784_reg[31]\(30),
      I3 => \add_ln214_19_reg_2784_reg[31]_0\(30),
      O => \add_ln214_19_reg_2784[31]_i_6_n_1\
    );
\add_ln214_19_reg_2784[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_19_reg_2784_reg[31]\(29),
      I1 => in_data_A_9_TDATA_int(29),
      I2 => \add_ln214_19_reg_2784_reg[31]_0\(29),
      I3 => \add_ln214_19_reg_2784[31]_i_3_n_1\,
      O => \add_ln214_19_reg_2784[31]_i_7_n_1\
    );
\add_ln214_19_reg_2784[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_19_reg_2784_reg[31]\(28),
      I1 => in_data_A_9_TDATA_int(28),
      I2 => \add_ln214_19_reg_2784_reg[31]_0\(28),
      I3 => \add_ln214_19_reg_2784[31]_i_4_n_1\,
      O => \add_ln214_19_reg_2784[31]_i_8_n_1\
    );
\add_ln214_19_reg_2784[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_19_reg_2784_reg[31]\(2),
      I1 => in_data_A_9_TDATA_int(2),
      I2 => \add_ln214_19_reg_2784_reg[31]_0\(2),
      O => \add_ln214_19_reg_2784[3]_i_2_n_1\
    );
\add_ln214_19_reg_2784[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_19_reg_2784_reg[31]\(1),
      I1 => in_data_A_9_TDATA_int(1),
      I2 => \add_ln214_19_reg_2784_reg[31]_0\(1),
      O => \add_ln214_19_reg_2784[3]_i_3_n_1\
    );
\add_ln214_19_reg_2784[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_19_reg_2784_reg[31]\(0),
      I1 => in_data_A_9_TDATA_int(0),
      I2 => \add_ln214_19_reg_2784_reg[31]_0\(0),
      O => \add_ln214_19_reg_2784[3]_i_4_n_1\
    );
\add_ln214_19_reg_2784[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_19_reg_2784_reg[31]\(3),
      I1 => in_data_A_9_TDATA_int(3),
      I2 => \add_ln214_19_reg_2784_reg[31]_0\(3),
      I3 => \add_ln214_19_reg_2784[3]_i_2_n_1\,
      O => \add_ln214_19_reg_2784[3]_i_5_n_1\
    );
\add_ln214_19_reg_2784[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_19_reg_2784_reg[31]\(2),
      I1 => in_data_A_9_TDATA_int(2),
      I2 => \add_ln214_19_reg_2784_reg[31]_0\(2),
      I3 => \add_ln214_19_reg_2784[3]_i_3_n_1\,
      O => \add_ln214_19_reg_2784[3]_i_6_n_1\
    );
\add_ln214_19_reg_2784[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_19_reg_2784_reg[31]\(1),
      I1 => in_data_A_9_TDATA_int(1),
      I2 => \add_ln214_19_reg_2784_reg[31]_0\(1),
      I3 => \add_ln214_19_reg_2784[3]_i_4_n_1\,
      O => \add_ln214_19_reg_2784[3]_i_7_n_1\
    );
\add_ln214_19_reg_2784[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \add_ln214_19_reg_2784_reg[31]\(0),
      I1 => in_data_A_9_TDATA_int(0),
      I2 => \add_ln214_19_reg_2784_reg[31]_0\(0),
      O => \add_ln214_19_reg_2784[3]_i_8_n_1\
    );
\add_ln214_19_reg_2784[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_19_reg_2784_reg[31]\(6),
      I1 => in_data_A_9_TDATA_int(6),
      I2 => \add_ln214_19_reg_2784_reg[31]_0\(6),
      O => \add_ln214_19_reg_2784[7]_i_2_n_1\
    );
\add_ln214_19_reg_2784[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_19_reg_2784_reg[31]\(5),
      I1 => in_data_A_9_TDATA_int(5),
      I2 => \add_ln214_19_reg_2784_reg[31]_0\(5),
      O => \add_ln214_19_reg_2784[7]_i_3_n_1\
    );
\add_ln214_19_reg_2784[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_19_reg_2784_reg[31]\(4),
      I1 => in_data_A_9_TDATA_int(4),
      I2 => \add_ln214_19_reg_2784_reg[31]_0\(4),
      O => \add_ln214_19_reg_2784[7]_i_4_n_1\
    );
\add_ln214_19_reg_2784[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_19_reg_2784_reg[31]\(3),
      I1 => in_data_A_9_TDATA_int(3),
      I2 => \add_ln214_19_reg_2784_reg[31]_0\(3),
      O => \add_ln214_19_reg_2784[7]_i_5_n_1\
    );
\add_ln214_19_reg_2784[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_19_reg_2784_reg[31]\(7),
      I1 => in_data_A_9_TDATA_int(7),
      I2 => \add_ln214_19_reg_2784_reg[31]_0\(7),
      I3 => \add_ln214_19_reg_2784[7]_i_2_n_1\,
      O => \add_ln214_19_reg_2784[7]_i_6_n_1\
    );
\add_ln214_19_reg_2784[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_19_reg_2784_reg[31]\(6),
      I1 => in_data_A_9_TDATA_int(6),
      I2 => \add_ln214_19_reg_2784_reg[31]_0\(6),
      I3 => \add_ln214_19_reg_2784[7]_i_3_n_1\,
      O => \add_ln214_19_reg_2784[7]_i_7_n_1\
    );
\add_ln214_19_reg_2784[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_19_reg_2784_reg[31]\(5),
      I1 => in_data_A_9_TDATA_int(5),
      I2 => \add_ln214_19_reg_2784_reg[31]_0\(5),
      I3 => \add_ln214_19_reg_2784[7]_i_4_n_1\,
      O => \add_ln214_19_reg_2784[7]_i_8_n_1\
    );
\add_ln214_19_reg_2784[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_19_reg_2784_reg[31]\(4),
      I1 => in_data_A_9_TDATA_int(4),
      I2 => \add_ln214_19_reg_2784_reg[31]_0\(4),
      I3 => \add_ln214_19_reg_2784[7]_i_5_n_1\,
      O => \add_ln214_19_reg_2784[7]_i_9_n_1\
    );
\add_ln214_19_reg_2784_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln214_19_reg_2784_reg[7]_i_1_n_1\,
      CO(3) => \add_ln214_19_reg_2784_reg[11]_i_1_n_1\,
      CO(2) => \add_ln214_19_reg_2784_reg[11]_i_1_n_2\,
      CO(1) => \add_ln214_19_reg_2784_reg[11]_i_1_n_3\,
      CO(0) => \add_ln214_19_reg_2784_reg[11]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln214_19_reg_2784[11]_i_2_n_1\,
      DI(2) => \add_ln214_19_reg_2784[11]_i_3_n_1\,
      DI(1) => \add_ln214_19_reg_2784[11]_i_4_n_1\,
      DI(0) => \add_ln214_19_reg_2784[11]_i_5_n_1\,
      O(3 downto 0) => D(11 downto 8),
      S(3) => \add_ln214_19_reg_2784[11]_i_6_n_1\,
      S(2) => \add_ln214_19_reg_2784[11]_i_7_n_1\,
      S(1) => \add_ln214_19_reg_2784[11]_i_8_n_1\,
      S(0) => \add_ln214_19_reg_2784[11]_i_9_n_1\
    );
\add_ln214_19_reg_2784_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln214_19_reg_2784_reg[11]_i_1_n_1\,
      CO(3) => \add_ln214_19_reg_2784_reg[15]_i_1_n_1\,
      CO(2) => \add_ln214_19_reg_2784_reg[15]_i_1_n_2\,
      CO(1) => \add_ln214_19_reg_2784_reg[15]_i_1_n_3\,
      CO(0) => \add_ln214_19_reg_2784_reg[15]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln214_19_reg_2784[15]_i_2_n_1\,
      DI(2) => \add_ln214_19_reg_2784[15]_i_3_n_1\,
      DI(1) => \add_ln214_19_reg_2784[15]_i_4_n_1\,
      DI(0) => \add_ln214_19_reg_2784[15]_i_5_n_1\,
      O(3 downto 0) => D(15 downto 12),
      S(3) => \add_ln214_19_reg_2784[15]_i_6_n_1\,
      S(2) => \add_ln214_19_reg_2784[15]_i_7_n_1\,
      S(1) => \add_ln214_19_reg_2784[15]_i_8_n_1\,
      S(0) => \add_ln214_19_reg_2784[15]_i_9_n_1\
    );
\add_ln214_19_reg_2784_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln214_19_reg_2784_reg[15]_i_1_n_1\,
      CO(3) => \add_ln214_19_reg_2784_reg[19]_i_1_n_1\,
      CO(2) => \add_ln214_19_reg_2784_reg[19]_i_1_n_2\,
      CO(1) => \add_ln214_19_reg_2784_reg[19]_i_1_n_3\,
      CO(0) => \add_ln214_19_reg_2784_reg[19]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln214_19_reg_2784[19]_i_2_n_1\,
      DI(2) => \add_ln214_19_reg_2784[19]_i_3_n_1\,
      DI(1) => \add_ln214_19_reg_2784[19]_i_4_n_1\,
      DI(0) => \add_ln214_19_reg_2784[19]_i_5_n_1\,
      O(3 downto 0) => D(19 downto 16),
      S(3) => \add_ln214_19_reg_2784[19]_i_6_n_1\,
      S(2) => \add_ln214_19_reg_2784[19]_i_7_n_1\,
      S(1) => \add_ln214_19_reg_2784[19]_i_8_n_1\,
      S(0) => \add_ln214_19_reg_2784[19]_i_9_n_1\
    );
\add_ln214_19_reg_2784_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln214_19_reg_2784_reg[19]_i_1_n_1\,
      CO(3) => \add_ln214_19_reg_2784_reg[23]_i_1_n_1\,
      CO(2) => \add_ln214_19_reg_2784_reg[23]_i_1_n_2\,
      CO(1) => \add_ln214_19_reg_2784_reg[23]_i_1_n_3\,
      CO(0) => \add_ln214_19_reg_2784_reg[23]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln214_19_reg_2784[23]_i_2_n_1\,
      DI(2) => \add_ln214_19_reg_2784[23]_i_3_n_1\,
      DI(1) => \add_ln214_19_reg_2784[23]_i_4_n_1\,
      DI(0) => \add_ln214_19_reg_2784[23]_i_5_n_1\,
      O(3 downto 0) => D(23 downto 20),
      S(3) => \add_ln214_19_reg_2784[23]_i_6_n_1\,
      S(2) => \add_ln214_19_reg_2784[23]_i_7_n_1\,
      S(1) => \add_ln214_19_reg_2784[23]_i_8_n_1\,
      S(0) => \add_ln214_19_reg_2784[23]_i_9_n_1\
    );
\add_ln214_19_reg_2784_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln214_19_reg_2784_reg[23]_i_1_n_1\,
      CO(3) => \add_ln214_19_reg_2784_reg[27]_i_1_n_1\,
      CO(2) => \add_ln214_19_reg_2784_reg[27]_i_1_n_2\,
      CO(1) => \add_ln214_19_reg_2784_reg[27]_i_1_n_3\,
      CO(0) => \add_ln214_19_reg_2784_reg[27]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln214_19_reg_2784[27]_i_2_n_1\,
      DI(2) => \add_ln214_19_reg_2784[27]_i_3_n_1\,
      DI(1) => \add_ln214_19_reg_2784[27]_i_4_n_1\,
      DI(0) => \add_ln214_19_reg_2784[27]_i_5_n_1\,
      O(3 downto 0) => D(27 downto 24),
      S(3) => \add_ln214_19_reg_2784[27]_i_6_n_1\,
      S(2) => \add_ln214_19_reg_2784[27]_i_7_n_1\,
      S(1) => \add_ln214_19_reg_2784[27]_i_8_n_1\,
      S(0) => \add_ln214_19_reg_2784[27]_i_9_n_1\
    );
\add_ln214_19_reg_2784_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln214_19_reg_2784_reg[27]_i_1_n_1\,
      CO(3) => \NLW_add_ln214_19_reg_2784_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \add_ln214_19_reg_2784_reg[31]_i_1_n_2\,
      CO(1) => \add_ln214_19_reg_2784_reg[31]_i_1_n_3\,
      CO(0) => \add_ln214_19_reg_2784_reg[31]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \add_ln214_19_reg_2784[31]_i_2_n_1\,
      DI(1) => \add_ln214_19_reg_2784[31]_i_3_n_1\,
      DI(0) => \add_ln214_19_reg_2784[31]_i_4_n_1\,
      O(3 downto 0) => D(31 downto 28),
      S(3) => S(0),
      S(2) => \add_ln214_19_reg_2784[31]_i_6_n_1\,
      S(1) => \add_ln214_19_reg_2784[31]_i_7_n_1\,
      S(0) => \add_ln214_19_reg_2784[31]_i_8_n_1\
    );
\add_ln214_19_reg_2784_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln214_19_reg_2784_reg[3]_i_1_n_1\,
      CO(2) => \add_ln214_19_reg_2784_reg[3]_i_1_n_2\,
      CO(1) => \add_ln214_19_reg_2784_reg[3]_i_1_n_3\,
      CO(0) => \add_ln214_19_reg_2784_reg[3]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln214_19_reg_2784[3]_i_2_n_1\,
      DI(2) => \add_ln214_19_reg_2784[3]_i_3_n_1\,
      DI(1) => \add_ln214_19_reg_2784[3]_i_4_n_1\,
      DI(0) => '0',
      O(3 downto 0) => D(3 downto 0),
      S(3) => \add_ln214_19_reg_2784[3]_i_5_n_1\,
      S(2) => \add_ln214_19_reg_2784[3]_i_6_n_1\,
      S(1) => \add_ln214_19_reg_2784[3]_i_7_n_1\,
      S(0) => \add_ln214_19_reg_2784[3]_i_8_n_1\
    );
\add_ln214_19_reg_2784_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln214_19_reg_2784_reg[3]_i_1_n_1\,
      CO(3) => \add_ln214_19_reg_2784_reg[7]_i_1_n_1\,
      CO(2) => \add_ln214_19_reg_2784_reg[7]_i_1_n_2\,
      CO(1) => \add_ln214_19_reg_2784_reg[7]_i_1_n_3\,
      CO(0) => \add_ln214_19_reg_2784_reg[7]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln214_19_reg_2784[7]_i_2_n_1\,
      DI(2) => \add_ln214_19_reg_2784[7]_i_3_n_1\,
      DI(1) => \add_ln214_19_reg_2784[7]_i_4_n_1\,
      DI(0) => \add_ln214_19_reg_2784[7]_i_5_n_1\,
      O(3 downto 0) => D(7 downto 4),
      S(3) => \add_ln214_19_reg_2784[7]_i_6_n_1\,
      S(2) => \add_ln214_19_reg_2784[7]_i_7_n_1\,
      S(1) => \add_ln214_19_reg_2784[7]_i_8_n_1\,
      S(0) => \add_ln214_19_reg_2784[7]_i_9_n_1\
    );
\ireg[32]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => in_data_A_0_TREADY_int,
      I1 => \^q\(2),
      I2 => \ireg_reg[0]\(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[32]_i_2__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^q\(2),
      I1 => in_data_A_0_TREADY_int,
      I2 => \ireg_reg[0]\(0),
      O => E(0)
    );
\odata[32]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \^q\(2),
      I1 => in_data_A_0_TREADY_int,
      O => \p_0_in__0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(0),
      Q => in_data_A_9_TDATA_int(0),
      R => ap_rst_n_inv
    );
\odata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(10),
      Q => in_data_A_9_TDATA_int(10),
      R => ap_rst_n_inv
    );
\odata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(11),
      Q => in_data_A_9_TDATA_int(11),
      R => ap_rst_n_inv
    );
\odata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(12),
      Q => in_data_A_9_TDATA_int(12),
      R => ap_rst_n_inv
    );
\odata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(13),
      Q => in_data_A_9_TDATA_int(13),
      R => ap_rst_n_inv
    );
\odata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(14),
      Q => in_data_A_9_TDATA_int(14),
      R => ap_rst_n_inv
    );
\odata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(15),
      Q => in_data_A_9_TDATA_int(15),
      R => ap_rst_n_inv
    );
\odata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(16),
      Q => in_data_A_9_TDATA_int(16),
      R => ap_rst_n_inv
    );
\odata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(17),
      Q => in_data_A_9_TDATA_int(17),
      R => ap_rst_n_inv
    );
\odata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(18),
      Q => in_data_A_9_TDATA_int(18),
      R => ap_rst_n_inv
    );
\odata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(19),
      Q => in_data_A_9_TDATA_int(19),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(1),
      Q => in_data_A_9_TDATA_int(1),
      R => ap_rst_n_inv
    );
\odata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(20),
      Q => in_data_A_9_TDATA_int(20),
      R => ap_rst_n_inv
    );
\odata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(21),
      Q => in_data_A_9_TDATA_int(21),
      R => ap_rst_n_inv
    );
\odata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(22),
      Q => in_data_A_9_TDATA_int(22),
      R => ap_rst_n_inv
    );
\odata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(23),
      Q => in_data_A_9_TDATA_int(23),
      R => ap_rst_n_inv
    );
\odata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(24),
      Q => in_data_A_9_TDATA_int(24),
      R => ap_rst_n_inv
    );
\odata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(25),
      Q => in_data_A_9_TDATA_int(25),
      R => ap_rst_n_inv
    );
\odata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(26),
      Q => in_data_A_9_TDATA_int(26),
      R => ap_rst_n_inv
    );
\odata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(27),
      Q => in_data_A_9_TDATA_int(27),
      R => ap_rst_n_inv
    );
\odata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(28),
      Q => in_data_A_9_TDATA_int(28),
      R => ap_rst_n_inv
    );
\odata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(29),
      Q => in_data_A_9_TDATA_int(29),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(2),
      Q => in_data_A_9_TDATA_int(2),
      R => ap_rst_n_inv
    );
\odata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(30),
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\odata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(31),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\odata_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(32),
      Q => \^q\(2),
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(3),
      Q => in_data_A_9_TDATA_int(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(4),
      Q => in_data_A_9_TDATA_int(4),
      R => ap_rst_n_inv
    );
\odata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(5),
      Q => in_data_A_9_TDATA_int(5),
      R => ap_rst_n_inv
    );
\odata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(6),
      Q => in_data_A_9_TDATA_int(6),
      R => ap_rst_n_inv
    );
\odata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(7),
      Q => in_data_A_9_TDATA_int(7),
      R => ap_rst_n_inv
    );
\odata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(8),
      Q => in_data_A_9_TDATA_int(8),
      R => ap_rst_n_inv
    );
\odata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(9),
      Q => in_data_A_9_TDATA_int(9),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_obuf_682 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln214_17_reg_2749_reg[31]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \add_ln214_17_reg_2749_reg[31]_0\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    \ireg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    \odata_reg[32]_0\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_obuf_682 : entity is "obuf";
end vector_add_1_mult_constant_0_0_obuf_682;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_obuf_682 is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \add_ln214_17_reg_2749[11]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_17_reg_2749[11]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_17_reg_2749[11]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_17_reg_2749[11]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln214_17_reg_2749[11]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_17_reg_2749[11]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_17_reg_2749[11]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_17_reg_2749[11]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln214_17_reg_2749[15]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_17_reg_2749[15]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_17_reg_2749[15]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_17_reg_2749[15]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln214_17_reg_2749[15]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_17_reg_2749[15]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_17_reg_2749[15]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_17_reg_2749[15]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln214_17_reg_2749[19]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_17_reg_2749[19]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_17_reg_2749[19]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_17_reg_2749[19]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln214_17_reg_2749[19]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_17_reg_2749[19]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_17_reg_2749[19]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_17_reg_2749[19]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln214_17_reg_2749[23]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_17_reg_2749[23]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_17_reg_2749[23]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_17_reg_2749[23]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln214_17_reg_2749[23]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_17_reg_2749[23]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_17_reg_2749[23]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_17_reg_2749[23]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln214_17_reg_2749[27]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_17_reg_2749[27]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_17_reg_2749[27]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_17_reg_2749[27]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln214_17_reg_2749[27]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_17_reg_2749[27]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_17_reg_2749[27]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_17_reg_2749[27]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln214_17_reg_2749[31]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_17_reg_2749[31]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_17_reg_2749[31]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_17_reg_2749[31]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_17_reg_2749[31]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_17_reg_2749[31]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_17_reg_2749[3]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_17_reg_2749[3]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_17_reg_2749[3]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_17_reg_2749[3]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln214_17_reg_2749[3]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_17_reg_2749[3]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_17_reg_2749[3]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_17_reg_2749[7]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_17_reg_2749[7]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_17_reg_2749[7]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_17_reg_2749[7]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln214_17_reg_2749[7]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_17_reg_2749[7]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_17_reg_2749[7]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_17_reg_2749[7]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln214_17_reg_2749_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln214_17_reg_2749_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_17_reg_2749_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_17_reg_2749_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln214_17_reg_2749_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln214_17_reg_2749_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_17_reg_2749_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_17_reg_2749_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln214_17_reg_2749_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln214_17_reg_2749_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_17_reg_2749_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_17_reg_2749_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln214_17_reg_2749_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln214_17_reg_2749_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_17_reg_2749_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_17_reg_2749_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln214_17_reg_2749_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln214_17_reg_2749_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_17_reg_2749_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_17_reg_2749_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln214_17_reg_2749_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_17_reg_2749_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_17_reg_2749_reg[31]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln214_17_reg_2749_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln214_17_reg_2749_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_17_reg_2749_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_17_reg_2749_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln214_17_reg_2749_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln214_17_reg_2749_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_17_reg_2749_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_17_reg_2749_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal in_data_A_8_TDATA_int : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC;
  signal \NLW_add_ln214_17_reg_2749_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute HLUTNM : string;
  attribute HLUTNM of \add_ln214_17_reg_2749[11]_i_2\ : label is "lutpair232";
  attribute HLUTNM of \add_ln214_17_reg_2749[11]_i_3\ : label is "lutpair231";
  attribute HLUTNM of \add_ln214_17_reg_2749[11]_i_4\ : label is "lutpair230";
  attribute HLUTNM of \add_ln214_17_reg_2749[11]_i_5\ : label is "lutpair229";
  attribute HLUTNM of \add_ln214_17_reg_2749[11]_i_6\ : label is "lutpair233";
  attribute HLUTNM of \add_ln214_17_reg_2749[11]_i_7\ : label is "lutpair232";
  attribute HLUTNM of \add_ln214_17_reg_2749[11]_i_8\ : label is "lutpair231";
  attribute HLUTNM of \add_ln214_17_reg_2749[11]_i_9\ : label is "lutpair230";
  attribute HLUTNM of \add_ln214_17_reg_2749[15]_i_2\ : label is "lutpair236";
  attribute HLUTNM of \add_ln214_17_reg_2749[15]_i_3\ : label is "lutpair235";
  attribute HLUTNM of \add_ln214_17_reg_2749[15]_i_4\ : label is "lutpair234";
  attribute HLUTNM of \add_ln214_17_reg_2749[15]_i_5\ : label is "lutpair233";
  attribute HLUTNM of \add_ln214_17_reg_2749[15]_i_6\ : label is "lutpair237";
  attribute HLUTNM of \add_ln214_17_reg_2749[15]_i_7\ : label is "lutpair236";
  attribute HLUTNM of \add_ln214_17_reg_2749[15]_i_8\ : label is "lutpair235";
  attribute HLUTNM of \add_ln214_17_reg_2749[15]_i_9\ : label is "lutpair234";
  attribute HLUTNM of \add_ln214_17_reg_2749[19]_i_2\ : label is "lutpair240";
  attribute HLUTNM of \add_ln214_17_reg_2749[19]_i_3\ : label is "lutpair239";
  attribute HLUTNM of \add_ln214_17_reg_2749[19]_i_4\ : label is "lutpair238";
  attribute HLUTNM of \add_ln214_17_reg_2749[19]_i_5\ : label is "lutpair237";
  attribute HLUTNM of \add_ln214_17_reg_2749[19]_i_6\ : label is "lutpair241";
  attribute HLUTNM of \add_ln214_17_reg_2749[19]_i_7\ : label is "lutpair240";
  attribute HLUTNM of \add_ln214_17_reg_2749[19]_i_8\ : label is "lutpair239";
  attribute HLUTNM of \add_ln214_17_reg_2749[19]_i_9\ : label is "lutpair238";
  attribute HLUTNM of \add_ln214_17_reg_2749[23]_i_2\ : label is "lutpair244";
  attribute HLUTNM of \add_ln214_17_reg_2749[23]_i_3\ : label is "lutpair243";
  attribute HLUTNM of \add_ln214_17_reg_2749[23]_i_4\ : label is "lutpair242";
  attribute HLUTNM of \add_ln214_17_reg_2749[23]_i_5\ : label is "lutpair241";
  attribute HLUTNM of \add_ln214_17_reg_2749[23]_i_6\ : label is "lutpair245";
  attribute HLUTNM of \add_ln214_17_reg_2749[23]_i_7\ : label is "lutpair244";
  attribute HLUTNM of \add_ln214_17_reg_2749[23]_i_8\ : label is "lutpair243";
  attribute HLUTNM of \add_ln214_17_reg_2749[23]_i_9\ : label is "lutpair242";
  attribute HLUTNM of \add_ln214_17_reg_2749[27]_i_2\ : label is "lutpair248";
  attribute HLUTNM of \add_ln214_17_reg_2749[27]_i_3\ : label is "lutpair247";
  attribute HLUTNM of \add_ln214_17_reg_2749[27]_i_4\ : label is "lutpair246";
  attribute HLUTNM of \add_ln214_17_reg_2749[27]_i_5\ : label is "lutpair245";
  attribute HLUTNM of \add_ln214_17_reg_2749[27]_i_6\ : label is "lutpair249";
  attribute HLUTNM of \add_ln214_17_reg_2749[27]_i_7\ : label is "lutpair248";
  attribute HLUTNM of \add_ln214_17_reg_2749[27]_i_8\ : label is "lutpair247";
  attribute HLUTNM of \add_ln214_17_reg_2749[27]_i_9\ : label is "lutpair246";
  attribute HLUTNM of \add_ln214_17_reg_2749[31]_i_2\ : label is "lutpair251";
  attribute HLUTNM of \add_ln214_17_reg_2749[31]_i_3\ : label is "lutpair250";
  attribute HLUTNM of \add_ln214_17_reg_2749[31]_i_4\ : label is "lutpair249";
  attribute HLUTNM of \add_ln214_17_reg_2749[31]_i_7\ : label is "lutpair251";
  attribute HLUTNM of \add_ln214_17_reg_2749[31]_i_8\ : label is "lutpair250";
  attribute HLUTNM of \add_ln214_17_reg_2749[3]_i_2\ : label is "lutpair224";
  attribute HLUTNM of \add_ln214_17_reg_2749[3]_i_5\ : label is "lutpair225";
  attribute HLUTNM of \add_ln214_17_reg_2749[3]_i_6\ : label is "lutpair224";
  attribute HLUTNM of \add_ln214_17_reg_2749[7]_i_2\ : label is "lutpair228";
  attribute HLUTNM of \add_ln214_17_reg_2749[7]_i_3\ : label is "lutpair227";
  attribute HLUTNM of \add_ln214_17_reg_2749[7]_i_4\ : label is "lutpair226";
  attribute HLUTNM of \add_ln214_17_reg_2749[7]_i_5\ : label is "lutpair225";
  attribute HLUTNM of \add_ln214_17_reg_2749[7]_i_6\ : label is "lutpair229";
  attribute HLUTNM of \add_ln214_17_reg_2749[7]_i_7\ : label is "lutpair228";
  attribute HLUTNM of \add_ln214_17_reg_2749[7]_i_8\ : label is "lutpair227";
  attribute HLUTNM of \add_ln214_17_reg_2749[7]_i_9\ : label is "lutpair226";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[32]_i_1__7\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \ireg[32]_i_2__7\ : label is "soft_lutpair291";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
\add_ln214_17_reg_2749[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_17_reg_2749_reg[31]\(10),
      I1 => in_data_A_8_TDATA_int(10),
      I2 => \add_ln214_17_reg_2749_reg[31]_0\(10),
      O => \add_ln214_17_reg_2749[11]_i_2_n_1\
    );
\add_ln214_17_reg_2749[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_17_reg_2749_reg[31]\(9),
      I1 => in_data_A_8_TDATA_int(9),
      I2 => \add_ln214_17_reg_2749_reg[31]_0\(9),
      O => \add_ln214_17_reg_2749[11]_i_3_n_1\
    );
\add_ln214_17_reg_2749[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_17_reg_2749_reg[31]\(8),
      I1 => in_data_A_8_TDATA_int(8),
      I2 => \add_ln214_17_reg_2749_reg[31]_0\(8),
      O => \add_ln214_17_reg_2749[11]_i_4_n_1\
    );
\add_ln214_17_reg_2749[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_17_reg_2749_reg[31]\(7),
      I1 => in_data_A_8_TDATA_int(7),
      I2 => \add_ln214_17_reg_2749_reg[31]_0\(7),
      O => \add_ln214_17_reg_2749[11]_i_5_n_1\
    );
\add_ln214_17_reg_2749[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_17_reg_2749_reg[31]\(11),
      I1 => in_data_A_8_TDATA_int(11),
      I2 => \add_ln214_17_reg_2749_reg[31]_0\(11),
      I3 => \add_ln214_17_reg_2749[11]_i_2_n_1\,
      O => \add_ln214_17_reg_2749[11]_i_6_n_1\
    );
\add_ln214_17_reg_2749[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_17_reg_2749_reg[31]\(10),
      I1 => in_data_A_8_TDATA_int(10),
      I2 => \add_ln214_17_reg_2749_reg[31]_0\(10),
      I3 => \add_ln214_17_reg_2749[11]_i_3_n_1\,
      O => \add_ln214_17_reg_2749[11]_i_7_n_1\
    );
\add_ln214_17_reg_2749[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_17_reg_2749_reg[31]\(9),
      I1 => in_data_A_8_TDATA_int(9),
      I2 => \add_ln214_17_reg_2749_reg[31]_0\(9),
      I3 => \add_ln214_17_reg_2749[11]_i_4_n_1\,
      O => \add_ln214_17_reg_2749[11]_i_8_n_1\
    );
\add_ln214_17_reg_2749[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_17_reg_2749_reg[31]\(8),
      I1 => in_data_A_8_TDATA_int(8),
      I2 => \add_ln214_17_reg_2749_reg[31]_0\(8),
      I3 => \add_ln214_17_reg_2749[11]_i_5_n_1\,
      O => \add_ln214_17_reg_2749[11]_i_9_n_1\
    );
\add_ln214_17_reg_2749[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_17_reg_2749_reg[31]\(14),
      I1 => in_data_A_8_TDATA_int(14),
      I2 => \add_ln214_17_reg_2749_reg[31]_0\(14),
      O => \add_ln214_17_reg_2749[15]_i_2_n_1\
    );
\add_ln214_17_reg_2749[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_17_reg_2749_reg[31]\(13),
      I1 => in_data_A_8_TDATA_int(13),
      I2 => \add_ln214_17_reg_2749_reg[31]_0\(13),
      O => \add_ln214_17_reg_2749[15]_i_3_n_1\
    );
\add_ln214_17_reg_2749[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_17_reg_2749_reg[31]\(12),
      I1 => in_data_A_8_TDATA_int(12),
      I2 => \add_ln214_17_reg_2749_reg[31]_0\(12),
      O => \add_ln214_17_reg_2749[15]_i_4_n_1\
    );
\add_ln214_17_reg_2749[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_17_reg_2749_reg[31]\(11),
      I1 => in_data_A_8_TDATA_int(11),
      I2 => \add_ln214_17_reg_2749_reg[31]_0\(11),
      O => \add_ln214_17_reg_2749[15]_i_5_n_1\
    );
\add_ln214_17_reg_2749[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_17_reg_2749_reg[31]\(15),
      I1 => in_data_A_8_TDATA_int(15),
      I2 => \add_ln214_17_reg_2749_reg[31]_0\(15),
      I3 => \add_ln214_17_reg_2749[15]_i_2_n_1\,
      O => \add_ln214_17_reg_2749[15]_i_6_n_1\
    );
\add_ln214_17_reg_2749[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_17_reg_2749_reg[31]\(14),
      I1 => in_data_A_8_TDATA_int(14),
      I2 => \add_ln214_17_reg_2749_reg[31]_0\(14),
      I3 => \add_ln214_17_reg_2749[15]_i_3_n_1\,
      O => \add_ln214_17_reg_2749[15]_i_7_n_1\
    );
\add_ln214_17_reg_2749[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_17_reg_2749_reg[31]\(13),
      I1 => in_data_A_8_TDATA_int(13),
      I2 => \add_ln214_17_reg_2749_reg[31]_0\(13),
      I3 => \add_ln214_17_reg_2749[15]_i_4_n_1\,
      O => \add_ln214_17_reg_2749[15]_i_8_n_1\
    );
\add_ln214_17_reg_2749[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_17_reg_2749_reg[31]\(12),
      I1 => in_data_A_8_TDATA_int(12),
      I2 => \add_ln214_17_reg_2749_reg[31]_0\(12),
      I3 => \add_ln214_17_reg_2749[15]_i_5_n_1\,
      O => \add_ln214_17_reg_2749[15]_i_9_n_1\
    );
\add_ln214_17_reg_2749[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_17_reg_2749_reg[31]\(18),
      I1 => in_data_A_8_TDATA_int(18),
      I2 => \add_ln214_17_reg_2749_reg[31]_0\(18),
      O => \add_ln214_17_reg_2749[19]_i_2_n_1\
    );
\add_ln214_17_reg_2749[19]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_17_reg_2749_reg[31]\(17),
      I1 => in_data_A_8_TDATA_int(17),
      I2 => \add_ln214_17_reg_2749_reg[31]_0\(17),
      O => \add_ln214_17_reg_2749[19]_i_3_n_1\
    );
\add_ln214_17_reg_2749[19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_17_reg_2749_reg[31]\(16),
      I1 => in_data_A_8_TDATA_int(16),
      I2 => \add_ln214_17_reg_2749_reg[31]_0\(16),
      O => \add_ln214_17_reg_2749[19]_i_4_n_1\
    );
\add_ln214_17_reg_2749[19]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_17_reg_2749_reg[31]\(15),
      I1 => in_data_A_8_TDATA_int(15),
      I2 => \add_ln214_17_reg_2749_reg[31]_0\(15),
      O => \add_ln214_17_reg_2749[19]_i_5_n_1\
    );
\add_ln214_17_reg_2749[19]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_17_reg_2749_reg[31]\(19),
      I1 => in_data_A_8_TDATA_int(19),
      I2 => \add_ln214_17_reg_2749_reg[31]_0\(19),
      I3 => \add_ln214_17_reg_2749[19]_i_2_n_1\,
      O => \add_ln214_17_reg_2749[19]_i_6_n_1\
    );
\add_ln214_17_reg_2749[19]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_17_reg_2749_reg[31]\(18),
      I1 => in_data_A_8_TDATA_int(18),
      I2 => \add_ln214_17_reg_2749_reg[31]_0\(18),
      I3 => \add_ln214_17_reg_2749[19]_i_3_n_1\,
      O => \add_ln214_17_reg_2749[19]_i_7_n_1\
    );
\add_ln214_17_reg_2749[19]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_17_reg_2749_reg[31]\(17),
      I1 => in_data_A_8_TDATA_int(17),
      I2 => \add_ln214_17_reg_2749_reg[31]_0\(17),
      I3 => \add_ln214_17_reg_2749[19]_i_4_n_1\,
      O => \add_ln214_17_reg_2749[19]_i_8_n_1\
    );
\add_ln214_17_reg_2749[19]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_17_reg_2749_reg[31]\(16),
      I1 => in_data_A_8_TDATA_int(16),
      I2 => \add_ln214_17_reg_2749_reg[31]_0\(16),
      I3 => \add_ln214_17_reg_2749[19]_i_5_n_1\,
      O => \add_ln214_17_reg_2749[19]_i_9_n_1\
    );
\add_ln214_17_reg_2749[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_17_reg_2749_reg[31]\(22),
      I1 => in_data_A_8_TDATA_int(22),
      I2 => \add_ln214_17_reg_2749_reg[31]_0\(22),
      O => \add_ln214_17_reg_2749[23]_i_2_n_1\
    );
\add_ln214_17_reg_2749[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_17_reg_2749_reg[31]\(21),
      I1 => in_data_A_8_TDATA_int(21),
      I2 => \add_ln214_17_reg_2749_reg[31]_0\(21),
      O => \add_ln214_17_reg_2749[23]_i_3_n_1\
    );
\add_ln214_17_reg_2749[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_17_reg_2749_reg[31]\(20),
      I1 => in_data_A_8_TDATA_int(20),
      I2 => \add_ln214_17_reg_2749_reg[31]_0\(20),
      O => \add_ln214_17_reg_2749[23]_i_4_n_1\
    );
\add_ln214_17_reg_2749[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_17_reg_2749_reg[31]\(19),
      I1 => in_data_A_8_TDATA_int(19),
      I2 => \add_ln214_17_reg_2749_reg[31]_0\(19),
      O => \add_ln214_17_reg_2749[23]_i_5_n_1\
    );
\add_ln214_17_reg_2749[23]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_17_reg_2749_reg[31]\(23),
      I1 => in_data_A_8_TDATA_int(23),
      I2 => \add_ln214_17_reg_2749_reg[31]_0\(23),
      I3 => \add_ln214_17_reg_2749[23]_i_2_n_1\,
      O => \add_ln214_17_reg_2749[23]_i_6_n_1\
    );
\add_ln214_17_reg_2749[23]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_17_reg_2749_reg[31]\(22),
      I1 => in_data_A_8_TDATA_int(22),
      I2 => \add_ln214_17_reg_2749_reg[31]_0\(22),
      I3 => \add_ln214_17_reg_2749[23]_i_3_n_1\,
      O => \add_ln214_17_reg_2749[23]_i_7_n_1\
    );
\add_ln214_17_reg_2749[23]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_17_reg_2749_reg[31]\(21),
      I1 => in_data_A_8_TDATA_int(21),
      I2 => \add_ln214_17_reg_2749_reg[31]_0\(21),
      I3 => \add_ln214_17_reg_2749[23]_i_4_n_1\,
      O => \add_ln214_17_reg_2749[23]_i_8_n_1\
    );
\add_ln214_17_reg_2749[23]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_17_reg_2749_reg[31]\(20),
      I1 => in_data_A_8_TDATA_int(20),
      I2 => \add_ln214_17_reg_2749_reg[31]_0\(20),
      I3 => \add_ln214_17_reg_2749[23]_i_5_n_1\,
      O => \add_ln214_17_reg_2749[23]_i_9_n_1\
    );
\add_ln214_17_reg_2749[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_17_reg_2749_reg[31]\(26),
      I1 => in_data_A_8_TDATA_int(26),
      I2 => \add_ln214_17_reg_2749_reg[31]_0\(26),
      O => \add_ln214_17_reg_2749[27]_i_2_n_1\
    );
\add_ln214_17_reg_2749[27]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_17_reg_2749_reg[31]\(25),
      I1 => in_data_A_8_TDATA_int(25),
      I2 => \add_ln214_17_reg_2749_reg[31]_0\(25),
      O => \add_ln214_17_reg_2749[27]_i_3_n_1\
    );
\add_ln214_17_reg_2749[27]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_17_reg_2749_reg[31]\(24),
      I1 => in_data_A_8_TDATA_int(24),
      I2 => \add_ln214_17_reg_2749_reg[31]_0\(24),
      O => \add_ln214_17_reg_2749[27]_i_4_n_1\
    );
\add_ln214_17_reg_2749[27]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_17_reg_2749_reg[31]\(23),
      I1 => in_data_A_8_TDATA_int(23),
      I2 => \add_ln214_17_reg_2749_reg[31]_0\(23),
      O => \add_ln214_17_reg_2749[27]_i_5_n_1\
    );
\add_ln214_17_reg_2749[27]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_17_reg_2749_reg[31]\(27),
      I1 => in_data_A_8_TDATA_int(27),
      I2 => \add_ln214_17_reg_2749_reg[31]_0\(27),
      I3 => \add_ln214_17_reg_2749[27]_i_2_n_1\,
      O => \add_ln214_17_reg_2749[27]_i_6_n_1\
    );
\add_ln214_17_reg_2749[27]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_17_reg_2749_reg[31]\(26),
      I1 => in_data_A_8_TDATA_int(26),
      I2 => \add_ln214_17_reg_2749_reg[31]_0\(26),
      I3 => \add_ln214_17_reg_2749[27]_i_3_n_1\,
      O => \add_ln214_17_reg_2749[27]_i_7_n_1\
    );
\add_ln214_17_reg_2749[27]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_17_reg_2749_reg[31]\(25),
      I1 => in_data_A_8_TDATA_int(25),
      I2 => \add_ln214_17_reg_2749_reg[31]_0\(25),
      I3 => \add_ln214_17_reg_2749[27]_i_4_n_1\,
      O => \add_ln214_17_reg_2749[27]_i_8_n_1\
    );
\add_ln214_17_reg_2749[27]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_17_reg_2749_reg[31]\(24),
      I1 => in_data_A_8_TDATA_int(24),
      I2 => \add_ln214_17_reg_2749_reg[31]_0\(24),
      I3 => \add_ln214_17_reg_2749[27]_i_5_n_1\,
      O => \add_ln214_17_reg_2749[27]_i_9_n_1\
    );
\add_ln214_17_reg_2749[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_17_reg_2749_reg[31]\(29),
      I1 => in_data_A_8_TDATA_int(29),
      I2 => \add_ln214_17_reg_2749_reg[31]_0\(29),
      O => \add_ln214_17_reg_2749[31]_i_2_n_1\
    );
\add_ln214_17_reg_2749[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_17_reg_2749_reg[31]\(28),
      I1 => in_data_A_8_TDATA_int(28),
      I2 => \add_ln214_17_reg_2749_reg[31]_0\(28),
      O => \add_ln214_17_reg_2749[31]_i_3_n_1\
    );
\add_ln214_17_reg_2749[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_17_reg_2749_reg[31]\(27),
      I1 => in_data_A_8_TDATA_int(27),
      I2 => \add_ln214_17_reg_2749_reg[31]_0\(27),
      O => \add_ln214_17_reg_2749[31]_i_4_n_1\
    );
\add_ln214_17_reg_2749[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_17_reg_2749[31]_i_2_n_1\,
      I1 => \^q\(0),
      I2 => \add_ln214_17_reg_2749_reg[31]\(30),
      I3 => \add_ln214_17_reg_2749_reg[31]_0\(30),
      O => \add_ln214_17_reg_2749[31]_i_6_n_1\
    );
\add_ln214_17_reg_2749[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_17_reg_2749_reg[31]\(29),
      I1 => in_data_A_8_TDATA_int(29),
      I2 => \add_ln214_17_reg_2749_reg[31]_0\(29),
      I3 => \add_ln214_17_reg_2749[31]_i_3_n_1\,
      O => \add_ln214_17_reg_2749[31]_i_7_n_1\
    );
\add_ln214_17_reg_2749[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_17_reg_2749_reg[31]\(28),
      I1 => in_data_A_8_TDATA_int(28),
      I2 => \add_ln214_17_reg_2749_reg[31]_0\(28),
      I3 => \add_ln214_17_reg_2749[31]_i_4_n_1\,
      O => \add_ln214_17_reg_2749[31]_i_8_n_1\
    );
\add_ln214_17_reg_2749[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_17_reg_2749_reg[31]\(2),
      I1 => in_data_A_8_TDATA_int(2),
      I2 => \add_ln214_17_reg_2749_reg[31]_0\(2),
      O => \add_ln214_17_reg_2749[3]_i_2_n_1\
    );
\add_ln214_17_reg_2749[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_17_reg_2749_reg[31]\(1),
      I1 => in_data_A_8_TDATA_int(1),
      I2 => \add_ln214_17_reg_2749_reg[31]_0\(1),
      O => \add_ln214_17_reg_2749[3]_i_3_n_1\
    );
\add_ln214_17_reg_2749[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_17_reg_2749_reg[31]\(0),
      I1 => in_data_A_8_TDATA_int(0),
      I2 => \add_ln214_17_reg_2749_reg[31]_0\(0),
      O => \add_ln214_17_reg_2749[3]_i_4_n_1\
    );
\add_ln214_17_reg_2749[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_17_reg_2749_reg[31]\(3),
      I1 => in_data_A_8_TDATA_int(3),
      I2 => \add_ln214_17_reg_2749_reg[31]_0\(3),
      I3 => \add_ln214_17_reg_2749[3]_i_2_n_1\,
      O => \add_ln214_17_reg_2749[3]_i_5_n_1\
    );
\add_ln214_17_reg_2749[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_17_reg_2749_reg[31]\(2),
      I1 => in_data_A_8_TDATA_int(2),
      I2 => \add_ln214_17_reg_2749_reg[31]_0\(2),
      I3 => \add_ln214_17_reg_2749[3]_i_3_n_1\,
      O => \add_ln214_17_reg_2749[3]_i_6_n_1\
    );
\add_ln214_17_reg_2749[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_17_reg_2749_reg[31]\(1),
      I1 => in_data_A_8_TDATA_int(1),
      I2 => \add_ln214_17_reg_2749_reg[31]_0\(1),
      I3 => \add_ln214_17_reg_2749[3]_i_4_n_1\,
      O => \add_ln214_17_reg_2749[3]_i_7_n_1\
    );
\add_ln214_17_reg_2749[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \add_ln214_17_reg_2749_reg[31]\(0),
      I1 => in_data_A_8_TDATA_int(0),
      I2 => \add_ln214_17_reg_2749_reg[31]_0\(0),
      O => \add_ln214_17_reg_2749[3]_i_8_n_1\
    );
\add_ln214_17_reg_2749[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_17_reg_2749_reg[31]\(6),
      I1 => in_data_A_8_TDATA_int(6),
      I2 => \add_ln214_17_reg_2749_reg[31]_0\(6),
      O => \add_ln214_17_reg_2749[7]_i_2_n_1\
    );
\add_ln214_17_reg_2749[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_17_reg_2749_reg[31]\(5),
      I1 => in_data_A_8_TDATA_int(5),
      I2 => \add_ln214_17_reg_2749_reg[31]_0\(5),
      O => \add_ln214_17_reg_2749[7]_i_3_n_1\
    );
\add_ln214_17_reg_2749[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_17_reg_2749_reg[31]\(4),
      I1 => in_data_A_8_TDATA_int(4),
      I2 => \add_ln214_17_reg_2749_reg[31]_0\(4),
      O => \add_ln214_17_reg_2749[7]_i_4_n_1\
    );
\add_ln214_17_reg_2749[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_17_reg_2749_reg[31]\(3),
      I1 => in_data_A_8_TDATA_int(3),
      I2 => \add_ln214_17_reg_2749_reg[31]_0\(3),
      O => \add_ln214_17_reg_2749[7]_i_5_n_1\
    );
\add_ln214_17_reg_2749[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_17_reg_2749_reg[31]\(7),
      I1 => in_data_A_8_TDATA_int(7),
      I2 => \add_ln214_17_reg_2749_reg[31]_0\(7),
      I3 => \add_ln214_17_reg_2749[7]_i_2_n_1\,
      O => \add_ln214_17_reg_2749[7]_i_6_n_1\
    );
\add_ln214_17_reg_2749[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_17_reg_2749_reg[31]\(6),
      I1 => in_data_A_8_TDATA_int(6),
      I2 => \add_ln214_17_reg_2749_reg[31]_0\(6),
      I3 => \add_ln214_17_reg_2749[7]_i_3_n_1\,
      O => \add_ln214_17_reg_2749[7]_i_7_n_1\
    );
\add_ln214_17_reg_2749[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_17_reg_2749_reg[31]\(5),
      I1 => in_data_A_8_TDATA_int(5),
      I2 => \add_ln214_17_reg_2749_reg[31]_0\(5),
      I3 => \add_ln214_17_reg_2749[7]_i_4_n_1\,
      O => \add_ln214_17_reg_2749[7]_i_8_n_1\
    );
\add_ln214_17_reg_2749[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_17_reg_2749_reg[31]\(4),
      I1 => in_data_A_8_TDATA_int(4),
      I2 => \add_ln214_17_reg_2749_reg[31]_0\(4),
      I3 => \add_ln214_17_reg_2749[7]_i_5_n_1\,
      O => \add_ln214_17_reg_2749[7]_i_9_n_1\
    );
\add_ln214_17_reg_2749_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln214_17_reg_2749_reg[7]_i_1_n_1\,
      CO(3) => \add_ln214_17_reg_2749_reg[11]_i_1_n_1\,
      CO(2) => \add_ln214_17_reg_2749_reg[11]_i_1_n_2\,
      CO(1) => \add_ln214_17_reg_2749_reg[11]_i_1_n_3\,
      CO(0) => \add_ln214_17_reg_2749_reg[11]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln214_17_reg_2749[11]_i_2_n_1\,
      DI(2) => \add_ln214_17_reg_2749[11]_i_3_n_1\,
      DI(1) => \add_ln214_17_reg_2749[11]_i_4_n_1\,
      DI(0) => \add_ln214_17_reg_2749[11]_i_5_n_1\,
      O(3 downto 0) => D(11 downto 8),
      S(3) => \add_ln214_17_reg_2749[11]_i_6_n_1\,
      S(2) => \add_ln214_17_reg_2749[11]_i_7_n_1\,
      S(1) => \add_ln214_17_reg_2749[11]_i_8_n_1\,
      S(0) => \add_ln214_17_reg_2749[11]_i_9_n_1\
    );
\add_ln214_17_reg_2749_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln214_17_reg_2749_reg[11]_i_1_n_1\,
      CO(3) => \add_ln214_17_reg_2749_reg[15]_i_1_n_1\,
      CO(2) => \add_ln214_17_reg_2749_reg[15]_i_1_n_2\,
      CO(1) => \add_ln214_17_reg_2749_reg[15]_i_1_n_3\,
      CO(0) => \add_ln214_17_reg_2749_reg[15]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln214_17_reg_2749[15]_i_2_n_1\,
      DI(2) => \add_ln214_17_reg_2749[15]_i_3_n_1\,
      DI(1) => \add_ln214_17_reg_2749[15]_i_4_n_1\,
      DI(0) => \add_ln214_17_reg_2749[15]_i_5_n_1\,
      O(3 downto 0) => D(15 downto 12),
      S(3) => \add_ln214_17_reg_2749[15]_i_6_n_1\,
      S(2) => \add_ln214_17_reg_2749[15]_i_7_n_1\,
      S(1) => \add_ln214_17_reg_2749[15]_i_8_n_1\,
      S(0) => \add_ln214_17_reg_2749[15]_i_9_n_1\
    );
\add_ln214_17_reg_2749_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln214_17_reg_2749_reg[15]_i_1_n_1\,
      CO(3) => \add_ln214_17_reg_2749_reg[19]_i_1_n_1\,
      CO(2) => \add_ln214_17_reg_2749_reg[19]_i_1_n_2\,
      CO(1) => \add_ln214_17_reg_2749_reg[19]_i_1_n_3\,
      CO(0) => \add_ln214_17_reg_2749_reg[19]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln214_17_reg_2749[19]_i_2_n_1\,
      DI(2) => \add_ln214_17_reg_2749[19]_i_3_n_1\,
      DI(1) => \add_ln214_17_reg_2749[19]_i_4_n_1\,
      DI(0) => \add_ln214_17_reg_2749[19]_i_5_n_1\,
      O(3 downto 0) => D(19 downto 16),
      S(3) => \add_ln214_17_reg_2749[19]_i_6_n_1\,
      S(2) => \add_ln214_17_reg_2749[19]_i_7_n_1\,
      S(1) => \add_ln214_17_reg_2749[19]_i_8_n_1\,
      S(0) => \add_ln214_17_reg_2749[19]_i_9_n_1\
    );
\add_ln214_17_reg_2749_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln214_17_reg_2749_reg[19]_i_1_n_1\,
      CO(3) => \add_ln214_17_reg_2749_reg[23]_i_1_n_1\,
      CO(2) => \add_ln214_17_reg_2749_reg[23]_i_1_n_2\,
      CO(1) => \add_ln214_17_reg_2749_reg[23]_i_1_n_3\,
      CO(0) => \add_ln214_17_reg_2749_reg[23]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln214_17_reg_2749[23]_i_2_n_1\,
      DI(2) => \add_ln214_17_reg_2749[23]_i_3_n_1\,
      DI(1) => \add_ln214_17_reg_2749[23]_i_4_n_1\,
      DI(0) => \add_ln214_17_reg_2749[23]_i_5_n_1\,
      O(3 downto 0) => D(23 downto 20),
      S(3) => \add_ln214_17_reg_2749[23]_i_6_n_1\,
      S(2) => \add_ln214_17_reg_2749[23]_i_7_n_1\,
      S(1) => \add_ln214_17_reg_2749[23]_i_8_n_1\,
      S(0) => \add_ln214_17_reg_2749[23]_i_9_n_1\
    );
\add_ln214_17_reg_2749_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln214_17_reg_2749_reg[23]_i_1_n_1\,
      CO(3) => \add_ln214_17_reg_2749_reg[27]_i_1_n_1\,
      CO(2) => \add_ln214_17_reg_2749_reg[27]_i_1_n_2\,
      CO(1) => \add_ln214_17_reg_2749_reg[27]_i_1_n_3\,
      CO(0) => \add_ln214_17_reg_2749_reg[27]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln214_17_reg_2749[27]_i_2_n_1\,
      DI(2) => \add_ln214_17_reg_2749[27]_i_3_n_1\,
      DI(1) => \add_ln214_17_reg_2749[27]_i_4_n_1\,
      DI(0) => \add_ln214_17_reg_2749[27]_i_5_n_1\,
      O(3 downto 0) => D(27 downto 24),
      S(3) => \add_ln214_17_reg_2749[27]_i_6_n_1\,
      S(2) => \add_ln214_17_reg_2749[27]_i_7_n_1\,
      S(1) => \add_ln214_17_reg_2749[27]_i_8_n_1\,
      S(0) => \add_ln214_17_reg_2749[27]_i_9_n_1\
    );
\add_ln214_17_reg_2749_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln214_17_reg_2749_reg[27]_i_1_n_1\,
      CO(3) => \NLW_add_ln214_17_reg_2749_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \add_ln214_17_reg_2749_reg[31]_i_1_n_2\,
      CO(1) => \add_ln214_17_reg_2749_reg[31]_i_1_n_3\,
      CO(0) => \add_ln214_17_reg_2749_reg[31]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \add_ln214_17_reg_2749[31]_i_2_n_1\,
      DI(1) => \add_ln214_17_reg_2749[31]_i_3_n_1\,
      DI(0) => \add_ln214_17_reg_2749[31]_i_4_n_1\,
      O(3 downto 0) => D(31 downto 28),
      S(3) => S(0),
      S(2) => \add_ln214_17_reg_2749[31]_i_6_n_1\,
      S(1) => \add_ln214_17_reg_2749[31]_i_7_n_1\,
      S(0) => \add_ln214_17_reg_2749[31]_i_8_n_1\
    );
\add_ln214_17_reg_2749_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln214_17_reg_2749_reg[3]_i_1_n_1\,
      CO(2) => \add_ln214_17_reg_2749_reg[3]_i_1_n_2\,
      CO(1) => \add_ln214_17_reg_2749_reg[3]_i_1_n_3\,
      CO(0) => \add_ln214_17_reg_2749_reg[3]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln214_17_reg_2749[3]_i_2_n_1\,
      DI(2) => \add_ln214_17_reg_2749[3]_i_3_n_1\,
      DI(1) => \add_ln214_17_reg_2749[3]_i_4_n_1\,
      DI(0) => '0',
      O(3 downto 0) => D(3 downto 0),
      S(3) => \add_ln214_17_reg_2749[3]_i_5_n_1\,
      S(2) => \add_ln214_17_reg_2749[3]_i_6_n_1\,
      S(1) => \add_ln214_17_reg_2749[3]_i_7_n_1\,
      S(0) => \add_ln214_17_reg_2749[3]_i_8_n_1\
    );
\add_ln214_17_reg_2749_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln214_17_reg_2749_reg[3]_i_1_n_1\,
      CO(3) => \add_ln214_17_reg_2749_reg[7]_i_1_n_1\,
      CO(2) => \add_ln214_17_reg_2749_reg[7]_i_1_n_2\,
      CO(1) => \add_ln214_17_reg_2749_reg[7]_i_1_n_3\,
      CO(0) => \add_ln214_17_reg_2749_reg[7]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln214_17_reg_2749[7]_i_2_n_1\,
      DI(2) => \add_ln214_17_reg_2749[7]_i_3_n_1\,
      DI(1) => \add_ln214_17_reg_2749[7]_i_4_n_1\,
      DI(0) => \add_ln214_17_reg_2749[7]_i_5_n_1\,
      O(3 downto 0) => D(7 downto 4),
      S(3) => \add_ln214_17_reg_2749[7]_i_6_n_1\,
      S(2) => \add_ln214_17_reg_2749[7]_i_7_n_1\,
      S(1) => \add_ln214_17_reg_2749[7]_i_8_n_1\,
      S(0) => \add_ln214_17_reg_2749[7]_i_9_n_1\
    );
\ireg[32]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => in_data_A_0_TREADY_int,
      I1 => \^q\(2),
      I2 => \ireg_reg[0]\(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[32]_i_2__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^q\(2),
      I1 => in_data_A_0_TREADY_int,
      I2 => \ireg_reg[0]\(0),
      O => E(0)
    );
\odata[32]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \^q\(2),
      I1 => in_data_A_0_TREADY_int,
      O => \p_0_in__0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(0),
      Q => in_data_A_8_TDATA_int(0),
      R => ap_rst_n_inv
    );
\odata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(10),
      Q => in_data_A_8_TDATA_int(10),
      R => ap_rst_n_inv
    );
\odata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(11),
      Q => in_data_A_8_TDATA_int(11),
      R => ap_rst_n_inv
    );
\odata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(12),
      Q => in_data_A_8_TDATA_int(12),
      R => ap_rst_n_inv
    );
\odata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(13),
      Q => in_data_A_8_TDATA_int(13),
      R => ap_rst_n_inv
    );
\odata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(14),
      Q => in_data_A_8_TDATA_int(14),
      R => ap_rst_n_inv
    );
\odata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(15),
      Q => in_data_A_8_TDATA_int(15),
      R => ap_rst_n_inv
    );
\odata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(16),
      Q => in_data_A_8_TDATA_int(16),
      R => ap_rst_n_inv
    );
\odata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(17),
      Q => in_data_A_8_TDATA_int(17),
      R => ap_rst_n_inv
    );
\odata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(18),
      Q => in_data_A_8_TDATA_int(18),
      R => ap_rst_n_inv
    );
\odata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(19),
      Q => in_data_A_8_TDATA_int(19),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(1),
      Q => in_data_A_8_TDATA_int(1),
      R => ap_rst_n_inv
    );
\odata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(20),
      Q => in_data_A_8_TDATA_int(20),
      R => ap_rst_n_inv
    );
\odata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(21),
      Q => in_data_A_8_TDATA_int(21),
      R => ap_rst_n_inv
    );
\odata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(22),
      Q => in_data_A_8_TDATA_int(22),
      R => ap_rst_n_inv
    );
\odata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(23),
      Q => in_data_A_8_TDATA_int(23),
      R => ap_rst_n_inv
    );
\odata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(24),
      Q => in_data_A_8_TDATA_int(24),
      R => ap_rst_n_inv
    );
\odata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(25),
      Q => in_data_A_8_TDATA_int(25),
      R => ap_rst_n_inv
    );
\odata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(26),
      Q => in_data_A_8_TDATA_int(26),
      R => ap_rst_n_inv
    );
\odata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(27),
      Q => in_data_A_8_TDATA_int(27),
      R => ap_rst_n_inv
    );
\odata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(28),
      Q => in_data_A_8_TDATA_int(28),
      R => ap_rst_n_inv
    );
\odata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(29),
      Q => in_data_A_8_TDATA_int(29),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(2),
      Q => in_data_A_8_TDATA_int(2),
      R => ap_rst_n_inv
    );
\odata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(30),
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\odata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(31),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\odata_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(32),
      Q => \^q\(2),
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(3),
      Q => in_data_A_8_TDATA_int(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(4),
      Q => in_data_A_8_TDATA_int(4),
      R => ap_rst_n_inv
    );
\odata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(5),
      Q => in_data_A_8_TDATA_int(5),
      R => ap_rst_n_inv
    );
\odata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(6),
      Q => in_data_A_8_TDATA_int(6),
      R => ap_rst_n_inv
    );
\odata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(7),
      Q => in_data_A_8_TDATA_int(7),
      R => ap_rst_n_inv
    );
\odata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(8),
      Q => in_data_A_8_TDATA_int(8),
      R => ap_rst_n_inv
    );
\odata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(9),
      Q => in_data_A_8_TDATA_int(9),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_obuf_684 is
  port (
    \odata_reg[32]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm[3]_i_2\ : in STD_LOGIC;
    \ap_CS_fsm[3]_i_2_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm[3]_i_2_1\ : in STD_LOGIC;
    \ap_CS_fsm[3]_i_2_2\ : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln214_15_reg_2714_reg[31]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \add_ln214_15_reg_2714_reg[31]_0\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    \ireg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    \odata_reg[32]_1\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_obuf_684 : entity is "obuf";
end vector_add_1_mult_constant_0_0_obuf_684;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_obuf_684 is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \add_ln214_15_reg_2714[11]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_15_reg_2714[11]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_15_reg_2714[11]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_15_reg_2714[11]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln214_15_reg_2714[11]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_15_reg_2714[11]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_15_reg_2714[11]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_15_reg_2714[11]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln214_15_reg_2714[15]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_15_reg_2714[15]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_15_reg_2714[15]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_15_reg_2714[15]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln214_15_reg_2714[15]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_15_reg_2714[15]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_15_reg_2714[15]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_15_reg_2714[15]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln214_15_reg_2714[19]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_15_reg_2714[19]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_15_reg_2714[19]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_15_reg_2714[19]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln214_15_reg_2714[19]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_15_reg_2714[19]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_15_reg_2714[19]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_15_reg_2714[19]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln214_15_reg_2714[23]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_15_reg_2714[23]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_15_reg_2714[23]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_15_reg_2714[23]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln214_15_reg_2714[23]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_15_reg_2714[23]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_15_reg_2714[23]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_15_reg_2714[23]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln214_15_reg_2714[27]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_15_reg_2714[27]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_15_reg_2714[27]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_15_reg_2714[27]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln214_15_reg_2714[27]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_15_reg_2714[27]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_15_reg_2714[27]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_15_reg_2714[27]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln214_15_reg_2714[31]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_15_reg_2714[31]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_15_reg_2714[31]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_15_reg_2714[31]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_15_reg_2714[31]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_15_reg_2714[31]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_15_reg_2714[3]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_15_reg_2714[3]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_15_reg_2714[3]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_15_reg_2714[3]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln214_15_reg_2714[3]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_15_reg_2714[3]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_15_reg_2714[3]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_15_reg_2714[7]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_15_reg_2714[7]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_15_reg_2714[7]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_15_reg_2714[7]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln214_15_reg_2714[7]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_15_reg_2714[7]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_15_reg_2714[7]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_15_reg_2714[7]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln214_15_reg_2714_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln214_15_reg_2714_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_15_reg_2714_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_15_reg_2714_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln214_15_reg_2714_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln214_15_reg_2714_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_15_reg_2714_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_15_reg_2714_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln214_15_reg_2714_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln214_15_reg_2714_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_15_reg_2714_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_15_reg_2714_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln214_15_reg_2714_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln214_15_reg_2714_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_15_reg_2714_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_15_reg_2714_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln214_15_reg_2714_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln214_15_reg_2714_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_15_reg_2714_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_15_reg_2714_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln214_15_reg_2714_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_15_reg_2714_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_15_reg_2714_reg[31]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln214_15_reg_2714_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln214_15_reg_2714_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_15_reg_2714_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_15_reg_2714_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln214_15_reg_2714_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln214_15_reg_2714_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_15_reg_2714_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_15_reg_2714_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal in_data_A_7_TDATA_int : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC;
  signal \NLW_add_ln214_15_reg_2714_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute HLUTNM : string;
  attribute HLUTNM of \add_ln214_15_reg_2714[11]_i_2\ : label is "lutpair204";
  attribute HLUTNM of \add_ln214_15_reg_2714[11]_i_3\ : label is "lutpair203";
  attribute HLUTNM of \add_ln214_15_reg_2714[11]_i_4\ : label is "lutpair202";
  attribute HLUTNM of \add_ln214_15_reg_2714[11]_i_5\ : label is "lutpair201";
  attribute HLUTNM of \add_ln214_15_reg_2714[11]_i_6\ : label is "lutpair205";
  attribute HLUTNM of \add_ln214_15_reg_2714[11]_i_7\ : label is "lutpair204";
  attribute HLUTNM of \add_ln214_15_reg_2714[11]_i_8\ : label is "lutpair203";
  attribute HLUTNM of \add_ln214_15_reg_2714[11]_i_9\ : label is "lutpair202";
  attribute HLUTNM of \add_ln214_15_reg_2714[15]_i_2\ : label is "lutpair208";
  attribute HLUTNM of \add_ln214_15_reg_2714[15]_i_3\ : label is "lutpair207";
  attribute HLUTNM of \add_ln214_15_reg_2714[15]_i_4\ : label is "lutpair206";
  attribute HLUTNM of \add_ln214_15_reg_2714[15]_i_5\ : label is "lutpair205";
  attribute HLUTNM of \add_ln214_15_reg_2714[15]_i_6\ : label is "lutpair209";
  attribute HLUTNM of \add_ln214_15_reg_2714[15]_i_7\ : label is "lutpair208";
  attribute HLUTNM of \add_ln214_15_reg_2714[15]_i_8\ : label is "lutpair207";
  attribute HLUTNM of \add_ln214_15_reg_2714[15]_i_9\ : label is "lutpair206";
  attribute HLUTNM of \add_ln214_15_reg_2714[19]_i_2\ : label is "lutpair212";
  attribute HLUTNM of \add_ln214_15_reg_2714[19]_i_3\ : label is "lutpair211";
  attribute HLUTNM of \add_ln214_15_reg_2714[19]_i_4\ : label is "lutpair210";
  attribute HLUTNM of \add_ln214_15_reg_2714[19]_i_5\ : label is "lutpair209";
  attribute HLUTNM of \add_ln214_15_reg_2714[19]_i_6\ : label is "lutpair213";
  attribute HLUTNM of \add_ln214_15_reg_2714[19]_i_7\ : label is "lutpair212";
  attribute HLUTNM of \add_ln214_15_reg_2714[19]_i_8\ : label is "lutpair211";
  attribute HLUTNM of \add_ln214_15_reg_2714[19]_i_9\ : label is "lutpair210";
  attribute HLUTNM of \add_ln214_15_reg_2714[23]_i_2\ : label is "lutpair216";
  attribute HLUTNM of \add_ln214_15_reg_2714[23]_i_3\ : label is "lutpair215";
  attribute HLUTNM of \add_ln214_15_reg_2714[23]_i_4\ : label is "lutpair214";
  attribute HLUTNM of \add_ln214_15_reg_2714[23]_i_5\ : label is "lutpair213";
  attribute HLUTNM of \add_ln214_15_reg_2714[23]_i_6\ : label is "lutpair217";
  attribute HLUTNM of \add_ln214_15_reg_2714[23]_i_7\ : label is "lutpair216";
  attribute HLUTNM of \add_ln214_15_reg_2714[23]_i_8\ : label is "lutpair215";
  attribute HLUTNM of \add_ln214_15_reg_2714[23]_i_9\ : label is "lutpair214";
  attribute HLUTNM of \add_ln214_15_reg_2714[27]_i_2\ : label is "lutpair220";
  attribute HLUTNM of \add_ln214_15_reg_2714[27]_i_3\ : label is "lutpair219";
  attribute HLUTNM of \add_ln214_15_reg_2714[27]_i_4\ : label is "lutpair218";
  attribute HLUTNM of \add_ln214_15_reg_2714[27]_i_5\ : label is "lutpair217";
  attribute HLUTNM of \add_ln214_15_reg_2714[27]_i_6\ : label is "lutpair221";
  attribute HLUTNM of \add_ln214_15_reg_2714[27]_i_7\ : label is "lutpair220";
  attribute HLUTNM of \add_ln214_15_reg_2714[27]_i_8\ : label is "lutpair219";
  attribute HLUTNM of \add_ln214_15_reg_2714[27]_i_9\ : label is "lutpair218";
  attribute HLUTNM of \add_ln214_15_reg_2714[31]_i_2\ : label is "lutpair223";
  attribute HLUTNM of \add_ln214_15_reg_2714[31]_i_3\ : label is "lutpair222";
  attribute HLUTNM of \add_ln214_15_reg_2714[31]_i_4\ : label is "lutpair221";
  attribute HLUTNM of \add_ln214_15_reg_2714[31]_i_7\ : label is "lutpair223";
  attribute HLUTNM of \add_ln214_15_reg_2714[31]_i_8\ : label is "lutpair222";
  attribute HLUTNM of \add_ln214_15_reg_2714[3]_i_2\ : label is "lutpair196";
  attribute HLUTNM of \add_ln214_15_reg_2714[3]_i_5\ : label is "lutpair197";
  attribute HLUTNM of \add_ln214_15_reg_2714[3]_i_6\ : label is "lutpair196";
  attribute HLUTNM of \add_ln214_15_reg_2714[7]_i_2\ : label is "lutpair200";
  attribute HLUTNM of \add_ln214_15_reg_2714[7]_i_3\ : label is "lutpair199";
  attribute HLUTNM of \add_ln214_15_reg_2714[7]_i_4\ : label is "lutpair198";
  attribute HLUTNM of \add_ln214_15_reg_2714[7]_i_5\ : label is "lutpair197";
  attribute HLUTNM of \add_ln214_15_reg_2714[7]_i_6\ : label is "lutpair201";
  attribute HLUTNM of \add_ln214_15_reg_2714[7]_i_7\ : label is "lutpair200";
  attribute HLUTNM of \add_ln214_15_reg_2714[7]_i_8\ : label is "lutpair199";
  attribute HLUTNM of \add_ln214_15_reg_2714[7]_i_9\ : label is "lutpair198";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[32]_i_1__6\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \ireg[32]_i_2__6\ : label is "soft_lutpair273";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
\add_ln214_15_reg_2714[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_15_reg_2714_reg[31]\(10),
      I1 => in_data_A_7_TDATA_int(10),
      I2 => \add_ln214_15_reg_2714_reg[31]_0\(10),
      O => \add_ln214_15_reg_2714[11]_i_2_n_1\
    );
\add_ln214_15_reg_2714[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_15_reg_2714_reg[31]\(9),
      I1 => in_data_A_7_TDATA_int(9),
      I2 => \add_ln214_15_reg_2714_reg[31]_0\(9),
      O => \add_ln214_15_reg_2714[11]_i_3_n_1\
    );
\add_ln214_15_reg_2714[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_15_reg_2714_reg[31]\(8),
      I1 => in_data_A_7_TDATA_int(8),
      I2 => \add_ln214_15_reg_2714_reg[31]_0\(8),
      O => \add_ln214_15_reg_2714[11]_i_4_n_1\
    );
\add_ln214_15_reg_2714[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_15_reg_2714_reg[31]\(7),
      I1 => in_data_A_7_TDATA_int(7),
      I2 => \add_ln214_15_reg_2714_reg[31]_0\(7),
      O => \add_ln214_15_reg_2714[11]_i_5_n_1\
    );
\add_ln214_15_reg_2714[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_15_reg_2714_reg[31]\(11),
      I1 => in_data_A_7_TDATA_int(11),
      I2 => \add_ln214_15_reg_2714_reg[31]_0\(11),
      I3 => \add_ln214_15_reg_2714[11]_i_2_n_1\,
      O => \add_ln214_15_reg_2714[11]_i_6_n_1\
    );
\add_ln214_15_reg_2714[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_15_reg_2714_reg[31]\(10),
      I1 => in_data_A_7_TDATA_int(10),
      I2 => \add_ln214_15_reg_2714_reg[31]_0\(10),
      I3 => \add_ln214_15_reg_2714[11]_i_3_n_1\,
      O => \add_ln214_15_reg_2714[11]_i_7_n_1\
    );
\add_ln214_15_reg_2714[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_15_reg_2714_reg[31]\(9),
      I1 => in_data_A_7_TDATA_int(9),
      I2 => \add_ln214_15_reg_2714_reg[31]_0\(9),
      I3 => \add_ln214_15_reg_2714[11]_i_4_n_1\,
      O => \add_ln214_15_reg_2714[11]_i_8_n_1\
    );
\add_ln214_15_reg_2714[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_15_reg_2714_reg[31]\(8),
      I1 => in_data_A_7_TDATA_int(8),
      I2 => \add_ln214_15_reg_2714_reg[31]_0\(8),
      I3 => \add_ln214_15_reg_2714[11]_i_5_n_1\,
      O => \add_ln214_15_reg_2714[11]_i_9_n_1\
    );
\add_ln214_15_reg_2714[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_15_reg_2714_reg[31]\(14),
      I1 => in_data_A_7_TDATA_int(14),
      I2 => \add_ln214_15_reg_2714_reg[31]_0\(14),
      O => \add_ln214_15_reg_2714[15]_i_2_n_1\
    );
\add_ln214_15_reg_2714[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_15_reg_2714_reg[31]\(13),
      I1 => in_data_A_7_TDATA_int(13),
      I2 => \add_ln214_15_reg_2714_reg[31]_0\(13),
      O => \add_ln214_15_reg_2714[15]_i_3_n_1\
    );
\add_ln214_15_reg_2714[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_15_reg_2714_reg[31]\(12),
      I1 => in_data_A_7_TDATA_int(12),
      I2 => \add_ln214_15_reg_2714_reg[31]_0\(12),
      O => \add_ln214_15_reg_2714[15]_i_4_n_1\
    );
\add_ln214_15_reg_2714[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_15_reg_2714_reg[31]\(11),
      I1 => in_data_A_7_TDATA_int(11),
      I2 => \add_ln214_15_reg_2714_reg[31]_0\(11),
      O => \add_ln214_15_reg_2714[15]_i_5_n_1\
    );
\add_ln214_15_reg_2714[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_15_reg_2714_reg[31]\(15),
      I1 => in_data_A_7_TDATA_int(15),
      I2 => \add_ln214_15_reg_2714_reg[31]_0\(15),
      I3 => \add_ln214_15_reg_2714[15]_i_2_n_1\,
      O => \add_ln214_15_reg_2714[15]_i_6_n_1\
    );
\add_ln214_15_reg_2714[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_15_reg_2714_reg[31]\(14),
      I1 => in_data_A_7_TDATA_int(14),
      I2 => \add_ln214_15_reg_2714_reg[31]_0\(14),
      I3 => \add_ln214_15_reg_2714[15]_i_3_n_1\,
      O => \add_ln214_15_reg_2714[15]_i_7_n_1\
    );
\add_ln214_15_reg_2714[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_15_reg_2714_reg[31]\(13),
      I1 => in_data_A_7_TDATA_int(13),
      I2 => \add_ln214_15_reg_2714_reg[31]_0\(13),
      I3 => \add_ln214_15_reg_2714[15]_i_4_n_1\,
      O => \add_ln214_15_reg_2714[15]_i_8_n_1\
    );
\add_ln214_15_reg_2714[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_15_reg_2714_reg[31]\(12),
      I1 => in_data_A_7_TDATA_int(12),
      I2 => \add_ln214_15_reg_2714_reg[31]_0\(12),
      I3 => \add_ln214_15_reg_2714[15]_i_5_n_1\,
      O => \add_ln214_15_reg_2714[15]_i_9_n_1\
    );
\add_ln214_15_reg_2714[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_15_reg_2714_reg[31]\(18),
      I1 => in_data_A_7_TDATA_int(18),
      I2 => \add_ln214_15_reg_2714_reg[31]_0\(18),
      O => \add_ln214_15_reg_2714[19]_i_2_n_1\
    );
\add_ln214_15_reg_2714[19]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_15_reg_2714_reg[31]\(17),
      I1 => in_data_A_7_TDATA_int(17),
      I2 => \add_ln214_15_reg_2714_reg[31]_0\(17),
      O => \add_ln214_15_reg_2714[19]_i_3_n_1\
    );
\add_ln214_15_reg_2714[19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_15_reg_2714_reg[31]\(16),
      I1 => in_data_A_7_TDATA_int(16),
      I2 => \add_ln214_15_reg_2714_reg[31]_0\(16),
      O => \add_ln214_15_reg_2714[19]_i_4_n_1\
    );
\add_ln214_15_reg_2714[19]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_15_reg_2714_reg[31]\(15),
      I1 => in_data_A_7_TDATA_int(15),
      I2 => \add_ln214_15_reg_2714_reg[31]_0\(15),
      O => \add_ln214_15_reg_2714[19]_i_5_n_1\
    );
\add_ln214_15_reg_2714[19]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_15_reg_2714_reg[31]\(19),
      I1 => in_data_A_7_TDATA_int(19),
      I2 => \add_ln214_15_reg_2714_reg[31]_0\(19),
      I3 => \add_ln214_15_reg_2714[19]_i_2_n_1\,
      O => \add_ln214_15_reg_2714[19]_i_6_n_1\
    );
\add_ln214_15_reg_2714[19]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_15_reg_2714_reg[31]\(18),
      I1 => in_data_A_7_TDATA_int(18),
      I2 => \add_ln214_15_reg_2714_reg[31]_0\(18),
      I3 => \add_ln214_15_reg_2714[19]_i_3_n_1\,
      O => \add_ln214_15_reg_2714[19]_i_7_n_1\
    );
\add_ln214_15_reg_2714[19]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_15_reg_2714_reg[31]\(17),
      I1 => in_data_A_7_TDATA_int(17),
      I2 => \add_ln214_15_reg_2714_reg[31]_0\(17),
      I3 => \add_ln214_15_reg_2714[19]_i_4_n_1\,
      O => \add_ln214_15_reg_2714[19]_i_8_n_1\
    );
\add_ln214_15_reg_2714[19]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_15_reg_2714_reg[31]\(16),
      I1 => in_data_A_7_TDATA_int(16),
      I2 => \add_ln214_15_reg_2714_reg[31]_0\(16),
      I3 => \add_ln214_15_reg_2714[19]_i_5_n_1\,
      O => \add_ln214_15_reg_2714[19]_i_9_n_1\
    );
\add_ln214_15_reg_2714[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_15_reg_2714_reg[31]\(22),
      I1 => in_data_A_7_TDATA_int(22),
      I2 => \add_ln214_15_reg_2714_reg[31]_0\(22),
      O => \add_ln214_15_reg_2714[23]_i_2_n_1\
    );
\add_ln214_15_reg_2714[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_15_reg_2714_reg[31]\(21),
      I1 => in_data_A_7_TDATA_int(21),
      I2 => \add_ln214_15_reg_2714_reg[31]_0\(21),
      O => \add_ln214_15_reg_2714[23]_i_3_n_1\
    );
\add_ln214_15_reg_2714[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_15_reg_2714_reg[31]\(20),
      I1 => in_data_A_7_TDATA_int(20),
      I2 => \add_ln214_15_reg_2714_reg[31]_0\(20),
      O => \add_ln214_15_reg_2714[23]_i_4_n_1\
    );
\add_ln214_15_reg_2714[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_15_reg_2714_reg[31]\(19),
      I1 => in_data_A_7_TDATA_int(19),
      I2 => \add_ln214_15_reg_2714_reg[31]_0\(19),
      O => \add_ln214_15_reg_2714[23]_i_5_n_1\
    );
\add_ln214_15_reg_2714[23]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_15_reg_2714_reg[31]\(23),
      I1 => in_data_A_7_TDATA_int(23),
      I2 => \add_ln214_15_reg_2714_reg[31]_0\(23),
      I3 => \add_ln214_15_reg_2714[23]_i_2_n_1\,
      O => \add_ln214_15_reg_2714[23]_i_6_n_1\
    );
\add_ln214_15_reg_2714[23]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_15_reg_2714_reg[31]\(22),
      I1 => in_data_A_7_TDATA_int(22),
      I2 => \add_ln214_15_reg_2714_reg[31]_0\(22),
      I3 => \add_ln214_15_reg_2714[23]_i_3_n_1\,
      O => \add_ln214_15_reg_2714[23]_i_7_n_1\
    );
\add_ln214_15_reg_2714[23]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_15_reg_2714_reg[31]\(21),
      I1 => in_data_A_7_TDATA_int(21),
      I2 => \add_ln214_15_reg_2714_reg[31]_0\(21),
      I3 => \add_ln214_15_reg_2714[23]_i_4_n_1\,
      O => \add_ln214_15_reg_2714[23]_i_8_n_1\
    );
\add_ln214_15_reg_2714[23]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_15_reg_2714_reg[31]\(20),
      I1 => in_data_A_7_TDATA_int(20),
      I2 => \add_ln214_15_reg_2714_reg[31]_0\(20),
      I3 => \add_ln214_15_reg_2714[23]_i_5_n_1\,
      O => \add_ln214_15_reg_2714[23]_i_9_n_1\
    );
\add_ln214_15_reg_2714[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_15_reg_2714_reg[31]\(26),
      I1 => in_data_A_7_TDATA_int(26),
      I2 => \add_ln214_15_reg_2714_reg[31]_0\(26),
      O => \add_ln214_15_reg_2714[27]_i_2_n_1\
    );
\add_ln214_15_reg_2714[27]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_15_reg_2714_reg[31]\(25),
      I1 => in_data_A_7_TDATA_int(25),
      I2 => \add_ln214_15_reg_2714_reg[31]_0\(25),
      O => \add_ln214_15_reg_2714[27]_i_3_n_1\
    );
\add_ln214_15_reg_2714[27]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_15_reg_2714_reg[31]\(24),
      I1 => in_data_A_7_TDATA_int(24),
      I2 => \add_ln214_15_reg_2714_reg[31]_0\(24),
      O => \add_ln214_15_reg_2714[27]_i_4_n_1\
    );
\add_ln214_15_reg_2714[27]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_15_reg_2714_reg[31]\(23),
      I1 => in_data_A_7_TDATA_int(23),
      I2 => \add_ln214_15_reg_2714_reg[31]_0\(23),
      O => \add_ln214_15_reg_2714[27]_i_5_n_1\
    );
\add_ln214_15_reg_2714[27]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_15_reg_2714_reg[31]\(27),
      I1 => in_data_A_7_TDATA_int(27),
      I2 => \add_ln214_15_reg_2714_reg[31]_0\(27),
      I3 => \add_ln214_15_reg_2714[27]_i_2_n_1\,
      O => \add_ln214_15_reg_2714[27]_i_6_n_1\
    );
\add_ln214_15_reg_2714[27]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_15_reg_2714_reg[31]\(26),
      I1 => in_data_A_7_TDATA_int(26),
      I2 => \add_ln214_15_reg_2714_reg[31]_0\(26),
      I3 => \add_ln214_15_reg_2714[27]_i_3_n_1\,
      O => \add_ln214_15_reg_2714[27]_i_7_n_1\
    );
\add_ln214_15_reg_2714[27]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_15_reg_2714_reg[31]\(25),
      I1 => in_data_A_7_TDATA_int(25),
      I2 => \add_ln214_15_reg_2714_reg[31]_0\(25),
      I3 => \add_ln214_15_reg_2714[27]_i_4_n_1\,
      O => \add_ln214_15_reg_2714[27]_i_8_n_1\
    );
\add_ln214_15_reg_2714[27]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_15_reg_2714_reg[31]\(24),
      I1 => in_data_A_7_TDATA_int(24),
      I2 => \add_ln214_15_reg_2714_reg[31]_0\(24),
      I3 => \add_ln214_15_reg_2714[27]_i_5_n_1\,
      O => \add_ln214_15_reg_2714[27]_i_9_n_1\
    );
\add_ln214_15_reg_2714[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_15_reg_2714_reg[31]\(29),
      I1 => in_data_A_7_TDATA_int(29),
      I2 => \add_ln214_15_reg_2714_reg[31]_0\(29),
      O => \add_ln214_15_reg_2714[31]_i_2_n_1\
    );
\add_ln214_15_reg_2714[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_15_reg_2714_reg[31]\(28),
      I1 => in_data_A_7_TDATA_int(28),
      I2 => \add_ln214_15_reg_2714_reg[31]_0\(28),
      O => \add_ln214_15_reg_2714[31]_i_3_n_1\
    );
\add_ln214_15_reg_2714[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_15_reg_2714_reg[31]\(27),
      I1 => in_data_A_7_TDATA_int(27),
      I2 => \add_ln214_15_reg_2714_reg[31]_0\(27),
      O => \add_ln214_15_reg_2714[31]_i_4_n_1\
    );
\add_ln214_15_reg_2714[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_15_reg_2714[31]_i_2_n_1\,
      I1 => \^q\(0),
      I2 => \add_ln214_15_reg_2714_reg[31]\(30),
      I3 => \add_ln214_15_reg_2714_reg[31]_0\(30),
      O => \add_ln214_15_reg_2714[31]_i_6_n_1\
    );
\add_ln214_15_reg_2714[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_15_reg_2714_reg[31]\(29),
      I1 => in_data_A_7_TDATA_int(29),
      I2 => \add_ln214_15_reg_2714_reg[31]_0\(29),
      I3 => \add_ln214_15_reg_2714[31]_i_3_n_1\,
      O => \add_ln214_15_reg_2714[31]_i_7_n_1\
    );
\add_ln214_15_reg_2714[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_15_reg_2714_reg[31]\(28),
      I1 => in_data_A_7_TDATA_int(28),
      I2 => \add_ln214_15_reg_2714_reg[31]_0\(28),
      I3 => \add_ln214_15_reg_2714[31]_i_4_n_1\,
      O => \add_ln214_15_reg_2714[31]_i_8_n_1\
    );
\add_ln214_15_reg_2714[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_15_reg_2714_reg[31]\(2),
      I1 => in_data_A_7_TDATA_int(2),
      I2 => \add_ln214_15_reg_2714_reg[31]_0\(2),
      O => \add_ln214_15_reg_2714[3]_i_2_n_1\
    );
\add_ln214_15_reg_2714[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_15_reg_2714_reg[31]\(1),
      I1 => in_data_A_7_TDATA_int(1),
      I2 => \add_ln214_15_reg_2714_reg[31]_0\(1),
      O => \add_ln214_15_reg_2714[3]_i_3_n_1\
    );
\add_ln214_15_reg_2714[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_15_reg_2714_reg[31]\(0),
      I1 => in_data_A_7_TDATA_int(0),
      I2 => \add_ln214_15_reg_2714_reg[31]_0\(0),
      O => \add_ln214_15_reg_2714[3]_i_4_n_1\
    );
\add_ln214_15_reg_2714[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_15_reg_2714_reg[31]\(3),
      I1 => in_data_A_7_TDATA_int(3),
      I2 => \add_ln214_15_reg_2714_reg[31]_0\(3),
      I3 => \add_ln214_15_reg_2714[3]_i_2_n_1\,
      O => \add_ln214_15_reg_2714[3]_i_5_n_1\
    );
\add_ln214_15_reg_2714[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_15_reg_2714_reg[31]\(2),
      I1 => in_data_A_7_TDATA_int(2),
      I2 => \add_ln214_15_reg_2714_reg[31]_0\(2),
      I3 => \add_ln214_15_reg_2714[3]_i_3_n_1\,
      O => \add_ln214_15_reg_2714[3]_i_6_n_1\
    );
\add_ln214_15_reg_2714[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_15_reg_2714_reg[31]\(1),
      I1 => in_data_A_7_TDATA_int(1),
      I2 => \add_ln214_15_reg_2714_reg[31]_0\(1),
      I3 => \add_ln214_15_reg_2714[3]_i_4_n_1\,
      O => \add_ln214_15_reg_2714[3]_i_7_n_1\
    );
\add_ln214_15_reg_2714[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \add_ln214_15_reg_2714_reg[31]\(0),
      I1 => in_data_A_7_TDATA_int(0),
      I2 => \add_ln214_15_reg_2714_reg[31]_0\(0),
      O => \add_ln214_15_reg_2714[3]_i_8_n_1\
    );
\add_ln214_15_reg_2714[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_15_reg_2714_reg[31]\(6),
      I1 => in_data_A_7_TDATA_int(6),
      I2 => \add_ln214_15_reg_2714_reg[31]_0\(6),
      O => \add_ln214_15_reg_2714[7]_i_2_n_1\
    );
\add_ln214_15_reg_2714[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_15_reg_2714_reg[31]\(5),
      I1 => in_data_A_7_TDATA_int(5),
      I2 => \add_ln214_15_reg_2714_reg[31]_0\(5),
      O => \add_ln214_15_reg_2714[7]_i_3_n_1\
    );
\add_ln214_15_reg_2714[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_15_reg_2714_reg[31]\(4),
      I1 => in_data_A_7_TDATA_int(4),
      I2 => \add_ln214_15_reg_2714_reg[31]_0\(4),
      O => \add_ln214_15_reg_2714[7]_i_4_n_1\
    );
\add_ln214_15_reg_2714[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_15_reg_2714_reg[31]\(3),
      I1 => in_data_A_7_TDATA_int(3),
      I2 => \add_ln214_15_reg_2714_reg[31]_0\(3),
      O => \add_ln214_15_reg_2714[7]_i_5_n_1\
    );
\add_ln214_15_reg_2714[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_15_reg_2714_reg[31]\(7),
      I1 => in_data_A_7_TDATA_int(7),
      I2 => \add_ln214_15_reg_2714_reg[31]_0\(7),
      I3 => \add_ln214_15_reg_2714[7]_i_2_n_1\,
      O => \add_ln214_15_reg_2714[7]_i_6_n_1\
    );
\add_ln214_15_reg_2714[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_15_reg_2714_reg[31]\(6),
      I1 => in_data_A_7_TDATA_int(6),
      I2 => \add_ln214_15_reg_2714_reg[31]_0\(6),
      I3 => \add_ln214_15_reg_2714[7]_i_3_n_1\,
      O => \add_ln214_15_reg_2714[7]_i_7_n_1\
    );
\add_ln214_15_reg_2714[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_15_reg_2714_reg[31]\(5),
      I1 => in_data_A_7_TDATA_int(5),
      I2 => \add_ln214_15_reg_2714_reg[31]_0\(5),
      I3 => \add_ln214_15_reg_2714[7]_i_4_n_1\,
      O => \add_ln214_15_reg_2714[7]_i_8_n_1\
    );
\add_ln214_15_reg_2714[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_15_reg_2714_reg[31]\(4),
      I1 => in_data_A_7_TDATA_int(4),
      I2 => \add_ln214_15_reg_2714_reg[31]_0\(4),
      I3 => \add_ln214_15_reg_2714[7]_i_5_n_1\,
      O => \add_ln214_15_reg_2714[7]_i_9_n_1\
    );
\add_ln214_15_reg_2714_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln214_15_reg_2714_reg[7]_i_1_n_1\,
      CO(3) => \add_ln214_15_reg_2714_reg[11]_i_1_n_1\,
      CO(2) => \add_ln214_15_reg_2714_reg[11]_i_1_n_2\,
      CO(1) => \add_ln214_15_reg_2714_reg[11]_i_1_n_3\,
      CO(0) => \add_ln214_15_reg_2714_reg[11]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln214_15_reg_2714[11]_i_2_n_1\,
      DI(2) => \add_ln214_15_reg_2714[11]_i_3_n_1\,
      DI(1) => \add_ln214_15_reg_2714[11]_i_4_n_1\,
      DI(0) => \add_ln214_15_reg_2714[11]_i_5_n_1\,
      O(3 downto 0) => D(11 downto 8),
      S(3) => \add_ln214_15_reg_2714[11]_i_6_n_1\,
      S(2) => \add_ln214_15_reg_2714[11]_i_7_n_1\,
      S(1) => \add_ln214_15_reg_2714[11]_i_8_n_1\,
      S(0) => \add_ln214_15_reg_2714[11]_i_9_n_1\
    );
\add_ln214_15_reg_2714_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln214_15_reg_2714_reg[11]_i_1_n_1\,
      CO(3) => \add_ln214_15_reg_2714_reg[15]_i_1_n_1\,
      CO(2) => \add_ln214_15_reg_2714_reg[15]_i_1_n_2\,
      CO(1) => \add_ln214_15_reg_2714_reg[15]_i_1_n_3\,
      CO(0) => \add_ln214_15_reg_2714_reg[15]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln214_15_reg_2714[15]_i_2_n_1\,
      DI(2) => \add_ln214_15_reg_2714[15]_i_3_n_1\,
      DI(1) => \add_ln214_15_reg_2714[15]_i_4_n_1\,
      DI(0) => \add_ln214_15_reg_2714[15]_i_5_n_1\,
      O(3 downto 0) => D(15 downto 12),
      S(3) => \add_ln214_15_reg_2714[15]_i_6_n_1\,
      S(2) => \add_ln214_15_reg_2714[15]_i_7_n_1\,
      S(1) => \add_ln214_15_reg_2714[15]_i_8_n_1\,
      S(0) => \add_ln214_15_reg_2714[15]_i_9_n_1\
    );
\add_ln214_15_reg_2714_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln214_15_reg_2714_reg[15]_i_1_n_1\,
      CO(3) => \add_ln214_15_reg_2714_reg[19]_i_1_n_1\,
      CO(2) => \add_ln214_15_reg_2714_reg[19]_i_1_n_2\,
      CO(1) => \add_ln214_15_reg_2714_reg[19]_i_1_n_3\,
      CO(0) => \add_ln214_15_reg_2714_reg[19]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln214_15_reg_2714[19]_i_2_n_1\,
      DI(2) => \add_ln214_15_reg_2714[19]_i_3_n_1\,
      DI(1) => \add_ln214_15_reg_2714[19]_i_4_n_1\,
      DI(0) => \add_ln214_15_reg_2714[19]_i_5_n_1\,
      O(3 downto 0) => D(19 downto 16),
      S(3) => \add_ln214_15_reg_2714[19]_i_6_n_1\,
      S(2) => \add_ln214_15_reg_2714[19]_i_7_n_1\,
      S(1) => \add_ln214_15_reg_2714[19]_i_8_n_1\,
      S(0) => \add_ln214_15_reg_2714[19]_i_9_n_1\
    );
\add_ln214_15_reg_2714_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln214_15_reg_2714_reg[19]_i_1_n_1\,
      CO(3) => \add_ln214_15_reg_2714_reg[23]_i_1_n_1\,
      CO(2) => \add_ln214_15_reg_2714_reg[23]_i_1_n_2\,
      CO(1) => \add_ln214_15_reg_2714_reg[23]_i_1_n_3\,
      CO(0) => \add_ln214_15_reg_2714_reg[23]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln214_15_reg_2714[23]_i_2_n_1\,
      DI(2) => \add_ln214_15_reg_2714[23]_i_3_n_1\,
      DI(1) => \add_ln214_15_reg_2714[23]_i_4_n_1\,
      DI(0) => \add_ln214_15_reg_2714[23]_i_5_n_1\,
      O(3 downto 0) => D(23 downto 20),
      S(3) => \add_ln214_15_reg_2714[23]_i_6_n_1\,
      S(2) => \add_ln214_15_reg_2714[23]_i_7_n_1\,
      S(1) => \add_ln214_15_reg_2714[23]_i_8_n_1\,
      S(0) => \add_ln214_15_reg_2714[23]_i_9_n_1\
    );
\add_ln214_15_reg_2714_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln214_15_reg_2714_reg[23]_i_1_n_1\,
      CO(3) => \add_ln214_15_reg_2714_reg[27]_i_1_n_1\,
      CO(2) => \add_ln214_15_reg_2714_reg[27]_i_1_n_2\,
      CO(1) => \add_ln214_15_reg_2714_reg[27]_i_1_n_3\,
      CO(0) => \add_ln214_15_reg_2714_reg[27]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln214_15_reg_2714[27]_i_2_n_1\,
      DI(2) => \add_ln214_15_reg_2714[27]_i_3_n_1\,
      DI(1) => \add_ln214_15_reg_2714[27]_i_4_n_1\,
      DI(0) => \add_ln214_15_reg_2714[27]_i_5_n_1\,
      O(3 downto 0) => D(27 downto 24),
      S(3) => \add_ln214_15_reg_2714[27]_i_6_n_1\,
      S(2) => \add_ln214_15_reg_2714[27]_i_7_n_1\,
      S(1) => \add_ln214_15_reg_2714[27]_i_8_n_1\,
      S(0) => \add_ln214_15_reg_2714[27]_i_9_n_1\
    );
\add_ln214_15_reg_2714_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln214_15_reg_2714_reg[27]_i_1_n_1\,
      CO(3) => \NLW_add_ln214_15_reg_2714_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \add_ln214_15_reg_2714_reg[31]_i_1_n_2\,
      CO(1) => \add_ln214_15_reg_2714_reg[31]_i_1_n_3\,
      CO(0) => \add_ln214_15_reg_2714_reg[31]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \add_ln214_15_reg_2714[31]_i_2_n_1\,
      DI(1) => \add_ln214_15_reg_2714[31]_i_3_n_1\,
      DI(0) => \add_ln214_15_reg_2714[31]_i_4_n_1\,
      O(3 downto 0) => D(31 downto 28),
      S(3) => S(0),
      S(2) => \add_ln214_15_reg_2714[31]_i_6_n_1\,
      S(1) => \add_ln214_15_reg_2714[31]_i_7_n_1\,
      S(0) => \add_ln214_15_reg_2714[31]_i_8_n_1\
    );
\add_ln214_15_reg_2714_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln214_15_reg_2714_reg[3]_i_1_n_1\,
      CO(2) => \add_ln214_15_reg_2714_reg[3]_i_1_n_2\,
      CO(1) => \add_ln214_15_reg_2714_reg[3]_i_1_n_3\,
      CO(0) => \add_ln214_15_reg_2714_reg[3]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln214_15_reg_2714[3]_i_2_n_1\,
      DI(2) => \add_ln214_15_reg_2714[3]_i_3_n_1\,
      DI(1) => \add_ln214_15_reg_2714[3]_i_4_n_1\,
      DI(0) => '0',
      O(3 downto 0) => D(3 downto 0),
      S(3) => \add_ln214_15_reg_2714[3]_i_5_n_1\,
      S(2) => \add_ln214_15_reg_2714[3]_i_6_n_1\,
      S(1) => \add_ln214_15_reg_2714[3]_i_7_n_1\,
      S(0) => \add_ln214_15_reg_2714[3]_i_8_n_1\
    );
\add_ln214_15_reg_2714_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln214_15_reg_2714_reg[3]_i_1_n_1\,
      CO(3) => \add_ln214_15_reg_2714_reg[7]_i_1_n_1\,
      CO(2) => \add_ln214_15_reg_2714_reg[7]_i_1_n_2\,
      CO(1) => \add_ln214_15_reg_2714_reg[7]_i_1_n_3\,
      CO(0) => \add_ln214_15_reg_2714_reg[7]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln214_15_reg_2714[7]_i_2_n_1\,
      DI(2) => \add_ln214_15_reg_2714[7]_i_3_n_1\,
      DI(1) => \add_ln214_15_reg_2714[7]_i_4_n_1\,
      DI(0) => \add_ln214_15_reg_2714[7]_i_5_n_1\,
      O(3 downto 0) => D(7 downto 4),
      S(3) => \add_ln214_15_reg_2714[7]_i_6_n_1\,
      S(2) => \add_ln214_15_reg_2714[7]_i_7_n_1\,
      S(1) => \add_ln214_15_reg_2714[7]_i_8_n_1\,
      S(0) => \add_ln214_15_reg_2714[7]_i_9_n_1\
    );
\ap_CS_fsm[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => \^q\(2),
      I1 => \ap_CS_fsm[3]_i_2\,
      I2 => \ap_CS_fsm[3]_i_2_0\(0),
      I3 => \ap_CS_fsm[3]_i_2_1\,
      I4 => \ap_CS_fsm[3]_i_2_2\,
      O => \odata_reg[32]_0\
    );
\ireg[32]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => in_data_A_0_TREADY_int,
      I1 => \^q\(2),
      I2 => \ireg_reg[0]\(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[32]_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^q\(2),
      I1 => in_data_A_0_TREADY_int,
      I2 => \ireg_reg[0]\(0),
      O => E(0)
    );
\odata[32]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \^q\(2),
      I1 => in_data_A_0_TREADY_int,
      O => \p_0_in__0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(0),
      Q => in_data_A_7_TDATA_int(0),
      R => ap_rst_n_inv
    );
\odata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(10),
      Q => in_data_A_7_TDATA_int(10),
      R => ap_rst_n_inv
    );
\odata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(11),
      Q => in_data_A_7_TDATA_int(11),
      R => ap_rst_n_inv
    );
\odata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(12),
      Q => in_data_A_7_TDATA_int(12),
      R => ap_rst_n_inv
    );
\odata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(13),
      Q => in_data_A_7_TDATA_int(13),
      R => ap_rst_n_inv
    );
\odata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(14),
      Q => in_data_A_7_TDATA_int(14),
      R => ap_rst_n_inv
    );
\odata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(15),
      Q => in_data_A_7_TDATA_int(15),
      R => ap_rst_n_inv
    );
\odata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(16),
      Q => in_data_A_7_TDATA_int(16),
      R => ap_rst_n_inv
    );
\odata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(17),
      Q => in_data_A_7_TDATA_int(17),
      R => ap_rst_n_inv
    );
\odata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(18),
      Q => in_data_A_7_TDATA_int(18),
      R => ap_rst_n_inv
    );
\odata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(19),
      Q => in_data_A_7_TDATA_int(19),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(1),
      Q => in_data_A_7_TDATA_int(1),
      R => ap_rst_n_inv
    );
\odata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(20),
      Q => in_data_A_7_TDATA_int(20),
      R => ap_rst_n_inv
    );
\odata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(21),
      Q => in_data_A_7_TDATA_int(21),
      R => ap_rst_n_inv
    );
\odata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(22),
      Q => in_data_A_7_TDATA_int(22),
      R => ap_rst_n_inv
    );
\odata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(23),
      Q => in_data_A_7_TDATA_int(23),
      R => ap_rst_n_inv
    );
\odata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(24),
      Q => in_data_A_7_TDATA_int(24),
      R => ap_rst_n_inv
    );
\odata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(25),
      Q => in_data_A_7_TDATA_int(25),
      R => ap_rst_n_inv
    );
\odata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(26),
      Q => in_data_A_7_TDATA_int(26),
      R => ap_rst_n_inv
    );
\odata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(27),
      Q => in_data_A_7_TDATA_int(27),
      R => ap_rst_n_inv
    );
\odata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(28),
      Q => in_data_A_7_TDATA_int(28),
      R => ap_rst_n_inv
    );
\odata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(29),
      Q => in_data_A_7_TDATA_int(29),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(2),
      Q => in_data_A_7_TDATA_int(2),
      R => ap_rst_n_inv
    );
\odata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(30),
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\odata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(31),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\odata_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(32),
      Q => \^q\(2),
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(3),
      Q => in_data_A_7_TDATA_int(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(4),
      Q => in_data_A_7_TDATA_int(4),
      R => ap_rst_n_inv
    );
\odata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(5),
      Q => in_data_A_7_TDATA_int(5),
      R => ap_rst_n_inv
    );
\odata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(6),
      Q => in_data_A_7_TDATA_int(6),
      R => ap_rst_n_inv
    );
\odata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(7),
      Q => in_data_A_7_TDATA_int(7),
      R => ap_rst_n_inv
    );
\odata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(8),
      Q => in_data_A_7_TDATA_int(8),
      R => ap_rst_n_inv
    );
\odata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(9),
      Q => in_data_A_7_TDATA_int(9),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_obuf_686 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln214_13_reg_2679_reg[31]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \add_ln214_13_reg_2679_reg[31]_0\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    \ireg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    \odata_reg[32]_0\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_obuf_686 : entity is "obuf";
end vector_add_1_mult_constant_0_0_obuf_686;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_obuf_686 is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \add_ln214_13_reg_2679[11]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_13_reg_2679[11]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_13_reg_2679[11]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_13_reg_2679[11]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln214_13_reg_2679[11]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_13_reg_2679[11]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_13_reg_2679[11]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_13_reg_2679[11]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln214_13_reg_2679[15]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_13_reg_2679[15]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_13_reg_2679[15]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_13_reg_2679[15]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln214_13_reg_2679[15]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_13_reg_2679[15]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_13_reg_2679[15]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_13_reg_2679[15]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln214_13_reg_2679[19]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_13_reg_2679[19]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_13_reg_2679[19]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_13_reg_2679[19]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln214_13_reg_2679[19]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_13_reg_2679[19]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_13_reg_2679[19]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_13_reg_2679[19]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln214_13_reg_2679[23]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_13_reg_2679[23]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_13_reg_2679[23]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_13_reg_2679[23]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln214_13_reg_2679[23]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_13_reg_2679[23]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_13_reg_2679[23]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_13_reg_2679[23]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln214_13_reg_2679[27]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_13_reg_2679[27]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_13_reg_2679[27]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_13_reg_2679[27]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln214_13_reg_2679[27]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_13_reg_2679[27]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_13_reg_2679[27]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_13_reg_2679[27]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln214_13_reg_2679[31]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_13_reg_2679[31]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_13_reg_2679[31]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_13_reg_2679[31]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_13_reg_2679[31]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_13_reg_2679[31]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_13_reg_2679[3]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_13_reg_2679[3]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_13_reg_2679[3]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_13_reg_2679[3]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln214_13_reg_2679[3]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_13_reg_2679[3]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_13_reg_2679[3]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_13_reg_2679[7]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_13_reg_2679[7]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_13_reg_2679[7]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_13_reg_2679[7]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln214_13_reg_2679[7]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_13_reg_2679[7]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_13_reg_2679[7]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_13_reg_2679[7]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln214_13_reg_2679_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln214_13_reg_2679_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_13_reg_2679_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_13_reg_2679_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln214_13_reg_2679_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln214_13_reg_2679_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_13_reg_2679_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_13_reg_2679_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln214_13_reg_2679_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln214_13_reg_2679_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_13_reg_2679_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_13_reg_2679_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln214_13_reg_2679_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln214_13_reg_2679_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_13_reg_2679_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_13_reg_2679_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln214_13_reg_2679_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln214_13_reg_2679_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_13_reg_2679_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_13_reg_2679_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln214_13_reg_2679_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_13_reg_2679_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_13_reg_2679_reg[31]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln214_13_reg_2679_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln214_13_reg_2679_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_13_reg_2679_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_13_reg_2679_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln214_13_reg_2679_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln214_13_reg_2679_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_13_reg_2679_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_13_reg_2679_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal in_data_A_6_TDATA_int : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC;
  signal \NLW_add_ln214_13_reg_2679_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute HLUTNM : string;
  attribute HLUTNM of \add_ln214_13_reg_2679[11]_i_2\ : label is "lutpair176";
  attribute HLUTNM of \add_ln214_13_reg_2679[11]_i_3\ : label is "lutpair175";
  attribute HLUTNM of \add_ln214_13_reg_2679[11]_i_4\ : label is "lutpair174";
  attribute HLUTNM of \add_ln214_13_reg_2679[11]_i_5\ : label is "lutpair173";
  attribute HLUTNM of \add_ln214_13_reg_2679[11]_i_6\ : label is "lutpair177";
  attribute HLUTNM of \add_ln214_13_reg_2679[11]_i_7\ : label is "lutpair176";
  attribute HLUTNM of \add_ln214_13_reg_2679[11]_i_8\ : label is "lutpair175";
  attribute HLUTNM of \add_ln214_13_reg_2679[11]_i_9\ : label is "lutpair174";
  attribute HLUTNM of \add_ln214_13_reg_2679[15]_i_2\ : label is "lutpair180";
  attribute HLUTNM of \add_ln214_13_reg_2679[15]_i_3\ : label is "lutpair179";
  attribute HLUTNM of \add_ln214_13_reg_2679[15]_i_4\ : label is "lutpair178";
  attribute HLUTNM of \add_ln214_13_reg_2679[15]_i_5\ : label is "lutpair177";
  attribute HLUTNM of \add_ln214_13_reg_2679[15]_i_6\ : label is "lutpair181";
  attribute HLUTNM of \add_ln214_13_reg_2679[15]_i_7\ : label is "lutpair180";
  attribute HLUTNM of \add_ln214_13_reg_2679[15]_i_8\ : label is "lutpair179";
  attribute HLUTNM of \add_ln214_13_reg_2679[15]_i_9\ : label is "lutpair178";
  attribute HLUTNM of \add_ln214_13_reg_2679[19]_i_2\ : label is "lutpair184";
  attribute HLUTNM of \add_ln214_13_reg_2679[19]_i_3\ : label is "lutpair183";
  attribute HLUTNM of \add_ln214_13_reg_2679[19]_i_4\ : label is "lutpair182";
  attribute HLUTNM of \add_ln214_13_reg_2679[19]_i_5\ : label is "lutpair181";
  attribute HLUTNM of \add_ln214_13_reg_2679[19]_i_6\ : label is "lutpair185";
  attribute HLUTNM of \add_ln214_13_reg_2679[19]_i_7\ : label is "lutpair184";
  attribute HLUTNM of \add_ln214_13_reg_2679[19]_i_8\ : label is "lutpair183";
  attribute HLUTNM of \add_ln214_13_reg_2679[19]_i_9\ : label is "lutpair182";
  attribute HLUTNM of \add_ln214_13_reg_2679[23]_i_2\ : label is "lutpair188";
  attribute HLUTNM of \add_ln214_13_reg_2679[23]_i_3\ : label is "lutpair187";
  attribute HLUTNM of \add_ln214_13_reg_2679[23]_i_4\ : label is "lutpair186";
  attribute HLUTNM of \add_ln214_13_reg_2679[23]_i_5\ : label is "lutpair185";
  attribute HLUTNM of \add_ln214_13_reg_2679[23]_i_6\ : label is "lutpair189";
  attribute HLUTNM of \add_ln214_13_reg_2679[23]_i_7\ : label is "lutpair188";
  attribute HLUTNM of \add_ln214_13_reg_2679[23]_i_8\ : label is "lutpair187";
  attribute HLUTNM of \add_ln214_13_reg_2679[23]_i_9\ : label is "lutpair186";
  attribute HLUTNM of \add_ln214_13_reg_2679[27]_i_2\ : label is "lutpair192";
  attribute HLUTNM of \add_ln214_13_reg_2679[27]_i_3\ : label is "lutpair191";
  attribute HLUTNM of \add_ln214_13_reg_2679[27]_i_4\ : label is "lutpair190";
  attribute HLUTNM of \add_ln214_13_reg_2679[27]_i_5\ : label is "lutpair189";
  attribute HLUTNM of \add_ln214_13_reg_2679[27]_i_6\ : label is "lutpair193";
  attribute HLUTNM of \add_ln214_13_reg_2679[27]_i_7\ : label is "lutpair192";
  attribute HLUTNM of \add_ln214_13_reg_2679[27]_i_8\ : label is "lutpair191";
  attribute HLUTNM of \add_ln214_13_reg_2679[27]_i_9\ : label is "lutpair190";
  attribute HLUTNM of \add_ln214_13_reg_2679[31]_i_2\ : label is "lutpair195";
  attribute HLUTNM of \add_ln214_13_reg_2679[31]_i_3\ : label is "lutpair194";
  attribute HLUTNM of \add_ln214_13_reg_2679[31]_i_4\ : label is "lutpair193";
  attribute HLUTNM of \add_ln214_13_reg_2679[31]_i_7\ : label is "lutpair195";
  attribute HLUTNM of \add_ln214_13_reg_2679[31]_i_8\ : label is "lutpair194";
  attribute HLUTNM of \add_ln214_13_reg_2679[3]_i_2\ : label is "lutpair168";
  attribute HLUTNM of \add_ln214_13_reg_2679[3]_i_5\ : label is "lutpair169";
  attribute HLUTNM of \add_ln214_13_reg_2679[3]_i_6\ : label is "lutpair168";
  attribute HLUTNM of \add_ln214_13_reg_2679[7]_i_2\ : label is "lutpair172";
  attribute HLUTNM of \add_ln214_13_reg_2679[7]_i_3\ : label is "lutpair171";
  attribute HLUTNM of \add_ln214_13_reg_2679[7]_i_4\ : label is "lutpair170";
  attribute HLUTNM of \add_ln214_13_reg_2679[7]_i_5\ : label is "lutpair169";
  attribute HLUTNM of \add_ln214_13_reg_2679[7]_i_6\ : label is "lutpair173";
  attribute HLUTNM of \add_ln214_13_reg_2679[7]_i_7\ : label is "lutpair172";
  attribute HLUTNM of \add_ln214_13_reg_2679[7]_i_8\ : label is "lutpair171";
  attribute HLUTNM of \add_ln214_13_reg_2679[7]_i_9\ : label is "lutpair170";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[32]_i_1__5\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \ireg[32]_i_2__5\ : label is "soft_lutpair255";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
\add_ln214_13_reg_2679[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_13_reg_2679_reg[31]\(10),
      I1 => in_data_A_6_TDATA_int(10),
      I2 => \add_ln214_13_reg_2679_reg[31]_0\(10),
      O => \add_ln214_13_reg_2679[11]_i_2_n_1\
    );
\add_ln214_13_reg_2679[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_13_reg_2679_reg[31]\(9),
      I1 => in_data_A_6_TDATA_int(9),
      I2 => \add_ln214_13_reg_2679_reg[31]_0\(9),
      O => \add_ln214_13_reg_2679[11]_i_3_n_1\
    );
\add_ln214_13_reg_2679[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_13_reg_2679_reg[31]\(8),
      I1 => in_data_A_6_TDATA_int(8),
      I2 => \add_ln214_13_reg_2679_reg[31]_0\(8),
      O => \add_ln214_13_reg_2679[11]_i_4_n_1\
    );
\add_ln214_13_reg_2679[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_13_reg_2679_reg[31]\(7),
      I1 => in_data_A_6_TDATA_int(7),
      I2 => \add_ln214_13_reg_2679_reg[31]_0\(7),
      O => \add_ln214_13_reg_2679[11]_i_5_n_1\
    );
\add_ln214_13_reg_2679[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_13_reg_2679_reg[31]\(11),
      I1 => in_data_A_6_TDATA_int(11),
      I2 => \add_ln214_13_reg_2679_reg[31]_0\(11),
      I3 => \add_ln214_13_reg_2679[11]_i_2_n_1\,
      O => \add_ln214_13_reg_2679[11]_i_6_n_1\
    );
\add_ln214_13_reg_2679[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_13_reg_2679_reg[31]\(10),
      I1 => in_data_A_6_TDATA_int(10),
      I2 => \add_ln214_13_reg_2679_reg[31]_0\(10),
      I3 => \add_ln214_13_reg_2679[11]_i_3_n_1\,
      O => \add_ln214_13_reg_2679[11]_i_7_n_1\
    );
\add_ln214_13_reg_2679[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_13_reg_2679_reg[31]\(9),
      I1 => in_data_A_6_TDATA_int(9),
      I2 => \add_ln214_13_reg_2679_reg[31]_0\(9),
      I3 => \add_ln214_13_reg_2679[11]_i_4_n_1\,
      O => \add_ln214_13_reg_2679[11]_i_8_n_1\
    );
\add_ln214_13_reg_2679[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_13_reg_2679_reg[31]\(8),
      I1 => in_data_A_6_TDATA_int(8),
      I2 => \add_ln214_13_reg_2679_reg[31]_0\(8),
      I3 => \add_ln214_13_reg_2679[11]_i_5_n_1\,
      O => \add_ln214_13_reg_2679[11]_i_9_n_1\
    );
\add_ln214_13_reg_2679[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_13_reg_2679_reg[31]\(14),
      I1 => in_data_A_6_TDATA_int(14),
      I2 => \add_ln214_13_reg_2679_reg[31]_0\(14),
      O => \add_ln214_13_reg_2679[15]_i_2_n_1\
    );
\add_ln214_13_reg_2679[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_13_reg_2679_reg[31]\(13),
      I1 => in_data_A_6_TDATA_int(13),
      I2 => \add_ln214_13_reg_2679_reg[31]_0\(13),
      O => \add_ln214_13_reg_2679[15]_i_3_n_1\
    );
\add_ln214_13_reg_2679[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_13_reg_2679_reg[31]\(12),
      I1 => in_data_A_6_TDATA_int(12),
      I2 => \add_ln214_13_reg_2679_reg[31]_0\(12),
      O => \add_ln214_13_reg_2679[15]_i_4_n_1\
    );
\add_ln214_13_reg_2679[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_13_reg_2679_reg[31]\(11),
      I1 => in_data_A_6_TDATA_int(11),
      I2 => \add_ln214_13_reg_2679_reg[31]_0\(11),
      O => \add_ln214_13_reg_2679[15]_i_5_n_1\
    );
\add_ln214_13_reg_2679[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_13_reg_2679_reg[31]\(15),
      I1 => in_data_A_6_TDATA_int(15),
      I2 => \add_ln214_13_reg_2679_reg[31]_0\(15),
      I3 => \add_ln214_13_reg_2679[15]_i_2_n_1\,
      O => \add_ln214_13_reg_2679[15]_i_6_n_1\
    );
\add_ln214_13_reg_2679[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_13_reg_2679_reg[31]\(14),
      I1 => in_data_A_6_TDATA_int(14),
      I2 => \add_ln214_13_reg_2679_reg[31]_0\(14),
      I3 => \add_ln214_13_reg_2679[15]_i_3_n_1\,
      O => \add_ln214_13_reg_2679[15]_i_7_n_1\
    );
\add_ln214_13_reg_2679[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_13_reg_2679_reg[31]\(13),
      I1 => in_data_A_6_TDATA_int(13),
      I2 => \add_ln214_13_reg_2679_reg[31]_0\(13),
      I3 => \add_ln214_13_reg_2679[15]_i_4_n_1\,
      O => \add_ln214_13_reg_2679[15]_i_8_n_1\
    );
\add_ln214_13_reg_2679[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_13_reg_2679_reg[31]\(12),
      I1 => in_data_A_6_TDATA_int(12),
      I2 => \add_ln214_13_reg_2679_reg[31]_0\(12),
      I3 => \add_ln214_13_reg_2679[15]_i_5_n_1\,
      O => \add_ln214_13_reg_2679[15]_i_9_n_1\
    );
\add_ln214_13_reg_2679[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_13_reg_2679_reg[31]\(18),
      I1 => in_data_A_6_TDATA_int(18),
      I2 => \add_ln214_13_reg_2679_reg[31]_0\(18),
      O => \add_ln214_13_reg_2679[19]_i_2_n_1\
    );
\add_ln214_13_reg_2679[19]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_13_reg_2679_reg[31]\(17),
      I1 => in_data_A_6_TDATA_int(17),
      I2 => \add_ln214_13_reg_2679_reg[31]_0\(17),
      O => \add_ln214_13_reg_2679[19]_i_3_n_1\
    );
\add_ln214_13_reg_2679[19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_13_reg_2679_reg[31]\(16),
      I1 => in_data_A_6_TDATA_int(16),
      I2 => \add_ln214_13_reg_2679_reg[31]_0\(16),
      O => \add_ln214_13_reg_2679[19]_i_4_n_1\
    );
\add_ln214_13_reg_2679[19]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_13_reg_2679_reg[31]\(15),
      I1 => in_data_A_6_TDATA_int(15),
      I2 => \add_ln214_13_reg_2679_reg[31]_0\(15),
      O => \add_ln214_13_reg_2679[19]_i_5_n_1\
    );
\add_ln214_13_reg_2679[19]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_13_reg_2679_reg[31]\(19),
      I1 => in_data_A_6_TDATA_int(19),
      I2 => \add_ln214_13_reg_2679_reg[31]_0\(19),
      I3 => \add_ln214_13_reg_2679[19]_i_2_n_1\,
      O => \add_ln214_13_reg_2679[19]_i_6_n_1\
    );
\add_ln214_13_reg_2679[19]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_13_reg_2679_reg[31]\(18),
      I1 => in_data_A_6_TDATA_int(18),
      I2 => \add_ln214_13_reg_2679_reg[31]_0\(18),
      I3 => \add_ln214_13_reg_2679[19]_i_3_n_1\,
      O => \add_ln214_13_reg_2679[19]_i_7_n_1\
    );
\add_ln214_13_reg_2679[19]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_13_reg_2679_reg[31]\(17),
      I1 => in_data_A_6_TDATA_int(17),
      I2 => \add_ln214_13_reg_2679_reg[31]_0\(17),
      I3 => \add_ln214_13_reg_2679[19]_i_4_n_1\,
      O => \add_ln214_13_reg_2679[19]_i_8_n_1\
    );
\add_ln214_13_reg_2679[19]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_13_reg_2679_reg[31]\(16),
      I1 => in_data_A_6_TDATA_int(16),
      I2 => \add_ln214_13_reg_2679_reg[31]_0\(16),
      I3 => \add_ln214_13_reg_2679[19]_i_5_n_1\,
      O => \add_ln214_13_reg_2679[19]_i_9_n_1\
    );
\add_ln214_13_reg_2679[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_13_reg_2679_reg[31]\(22),
      I1 => in_data_A_6_TDATA_int(22),
      I2 => \add_ln214_13_reg_2679_reg[31]_0\(22),
      O => \add_ln214_13_reg_2679[23]_i_2_n_1\
    );
\add_ln214_13_reg_2679[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_13_reg_2679_reg[31]\(21),
      I1 => in_data_A_6_TDATA_int(21),
      I2 => \add_ln214_13_reg_2679_reg[31]_0\(21),
      O => \add_ln214_13_reg_2679[23]_i_3_n_1\
    );
\add_ln214_13_reg_2679[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_13_reg_2679_reg[31]\(20),
      I1 => in_data_A_6_TDATA_int(20),
      I2 => \add_ln214_13_reg_2679_reg[31]_0\(20),
      O => \add_ln214_13_reg_2679[23]_i_4_n_1\
    );
\add_ln214_13_reg_2679[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_13_reg_2679_reg[31]\(19),
      I1 => in_data_A_6_TDATA_int(19),
      I2 => \add_ln214_13_reg_2679_reg[31]_0\(19),
      O => \add_ln214_13_reg_2679[23]_i_5_n_1\
    );
\add_ln214_13_reg_2679[23]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_13_reg_2679_reg[31]\(23),
      I1 => in_data_A_6_TDATA_int(23),
      I2 => \add_ln214_13_reg_2679_reg[31]_0\(23),
      I3 => \add_ln214_13_reg_2679[23]_i_2_n_1\,
      O => \add_ln214_13_reg_2679[23]_i_6_n_1\
    );
\add_ln214_13_reg_2679[23]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_13_reg_2679_reg[31]\(22),
      I1 => in_data_A_6_TDATA_int(22),
      I2 => \add_ln214_13_reg_2679_reg[31]_0\(22),
      I3 => \add_ln214_13_reg_2679[23]_i_3_n_1\,
      O => \add_ln214_13_reg_2679[23]_i_7_n_1\
    );
\add_ln214_13_reg_2679[23]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_13_reg_2679_reg[31]\(21),
      I1 => in_data_A_6_TDATA_int(21),
      I2 => \add_ln214_13_reg_2679_reg[31]_0\(21),
      I3 => \add_ln214_13_reg_2679[23]_i_4_n_1\,
      O => \add_ln214_13_reg_2679[23]_i_8_n_1\
    );
\add_ln214_13_reg_2679[23]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_13_reg_2679_reg[31]\(20),
      I1 => in_data_A_6_TDATA_int(20),
      I2 => \add_ln214_13_reg_2679_reg[31]_0\(20),
      I3 => \add_ln214_13_reg_2679[23]_i_5_n_1\,
      O => \add_ln214_13_reg_2679[23]_i_9_n_1\
    );
\add_ln214_13_reg_2679[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_13_reg_2679_reg[31]\(26),
      I1 => in_data_A_6_TDATA_int(26),
      I2 => \add_ln214_13_reg_2679_reg[31]_0\(26),
      O => \add_ln214_13_reg_2679[27]_i_2_n_1\
    );
\add_ln214_13_reg_2679[27]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_13_reg_2679_reg[31]\(25),
      I1 => in_data_A_6_TDATA_int(25),
      I2 => \add_ln214_13_reg_2679_reg[31]_0\(25),
      O => \add_ln214_13_reg_2679[27]_i_3_n_1\
    );
\add_ln214_13_reg_2679[27]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_13_reg_2679_reg[31]\(24),
      I1 => in_data_A_6_TDATA_int(24),
      I2 => \add_ln214_13_reg_2679_reg[31]_0\(24),
      O => \add_ln214_13_reg_2679[27]_i_4_n_1\
    );
\add_ln214_13_reg_2679[27]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_13_reg_2679_reg[31]\(23),
      I1 => in_data_A_6_TDATA_int(23),
      I2 => \add_ln214_13_reg_2679_reg[31]_0\(23),
      O => \add_ln214_13_reg_2679[27]_i_5_n_1\
    );
\add_ln214_13_reg_2679[27]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_13_reg_2679_reg[31]\(27),
      I1 => in_data_A_6_TDATA_int(27),
      I2 => \add_ln214_13_reg_2679_reg[31]_0\(27),
      I3 => \add_ln214_13_reg_2679[27]_i_2_n_1\,
      O => \add_ln214_13_reg_2679[27]_i_6_n_1\
    );
\add_ln214_13_reg_2679[27]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_13_reg_2679_reg[31]\(26),
      I1 => in_data_A_6_TDATA_int(26),
      I2 => \add_ln214_13_reg_2679_reg[31]_0\(26),
      I3 => \add_ln214_13_reg_2679[27]_i_3_n_1\,
      O => \add_ln214_13_reg_2679[27]_i_7_n_1\
    );
\add_ln214_13_reg_2679[27]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_13_reg_2679_reg[31]\(25),
      I1 => in_data_A_6_TDATA_int(25),
      I2 => \add_ln214_13_reg_2679_reg[31]_0\(25),
      I3 => \add_ln214_13_reg_2679[27]_i_4_n_1\,
      O => \add_ln214_13_reg_2679[27]_i_8_n_1\
    );
\add_ln214_13_reg_2679[27]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_13_reg_2679_reg[31]\(24),
      I1 => in_data_A_6_TDATA_int(24),
      I2 => \add_ln214_13_reg_2679_reg[31]_0\(24),
      I3 => \add_ln214_13_reg_2679[27]_i_5_n_1\,
      O => \add_ln214_13_reg_2679[27]_i_9_n_1\
    );
\add_ln214_13_reg_2679[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_13_reg_2679_reg[31]\(29),
      I1 => in_data_A_6_TDATA_int(29),
      I2 => \add_ln214_13_reg_2679_reg[31]_0\(29),
      O => \add_ln214_13_reg_2679[31]_i_2_n_1\
    );
\add_ln214_13_reg_2679[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_13_reg_2679_reg[31]\(28),
      I1 => in_data_A_6_TDATA_int(28),
      I2 => \add_ln214_13_reg_2679_reg[31]_0\(28),
      O => \add_ln214_13_reg_2679[31]_i_3_n_1\
    );
\add_ln214_13_reg_2679[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_13_reg_2679_reg[31]\(27),
      I1 => in_data_A_6_TDATA_int(27),
      I2 => \add_ln214_13_reg_2679_reg[31]_0\(27),
      O => \add_ln214_13_reg_2679[31]_i_4_n_1\
    );
\add_ln214_13_reg_2679[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_13_reg_2679[31]_i_2_n_1\,
      I1 => \^q\(0),
      I2 => \add_ln214_13_reg_2679_reg[31]\(30),
      I3 => \add_ln214_13_reg_2679_reg[31]_0\(30),
      O => \add_ln214_13_reg_2679[31]_i_6_n_1\
    );
\add_ln214_13_reg_2679[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_13_reg_2679_reg[31]\(29),
      I1 => in_data_A_6_TDATA_int(29),
      I2 => \add_ln214_13_reg_2679_reg[31]_0\(29),
      I3 => \add_ln214_13_reg_2679[31]_i_3_n_1\,
      O => \add_ln214_13_reg_2679[31]_i_7_n_1\
    );
\add_ln214_13_reg_2679[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_13_reg_2679_reg[31]\(28),
      I1 => in_data_A_6_TDATA_int(28),
      I2 => \add_ln214_13_reg_2679_reg[31]_0\(28),
      I3 => \add_ln214_13_reg_2679[31]_i_4_n_1\,
      O => \add_ln214_13_reg_2679[31]_i_8_n_1\
    );
\add_ln214_13_reg_2679[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_13_reg_2679_reg[31]\(2),
      I1 => in_data_A_6_TDATA_int(2),
      I2 => \add_ln214_13_reg_2679_reg[31]_0\(2),
      O => \add_ln214_13_reg_2679[3]_i_2_n_1\
    );
\add_ln214_13_reg_2679[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_13_reg_2679_reg[31]\(1),
      I1 => in_data_A_6_TDATA_int(1),
      I2 => \add_ln214_13_reg_2679_reg[31]_0\(1),
      O => \add_ln214_13_reg_2679[3]_i_3_n_1\
    );
\add_ln214_13_reg_2679[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_13_reg_2679_reg[31]\(0),
      I1 => in_data_A_6_TDATA_int(0),
      I2 => \add_ln214_13_reg_2679_reg[31]_0\(0),
      O => \add_ln214_13_reg_2679[3]_i_4_n_1\
    );
\add_ln214_13_reg_2679[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_13_reg_2679_reg[31]\(3),
      I1 => in_data_A_6_TDATA_int(3),
      I2 => \add_ln214_13_reg_2679_reg[31]_0\(3),
      I3 => \add_ln214_13_reg_2679[3]_i_2_n_1\,
      O => \add_ln214_13_reg_2679[3]_i_5_n_1\
    );
\add_ln214_13_reg_2679[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_13_reg_2679_reg[31]\(2),
      I1 => in_data_A_6_TDATA_int(2),
      I2 => \add_ln214_13_reg_2679_reg[31]_0\(2),
      I3 => \add_ln214_13_reg_2679[3]_i_3_n_1\,
      O => \add_ln214_13_reg_2679[3]_i_6_n_1\
    );
\add_ln214_13_reg_2679[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_13_reg_2679_reg[31]\(1),
      I1 => in_data_A_6_TDATA_int(1),
      I2 => \add_ln214_13_reg_2679_reg[31]_0\(1),
      I3 => \add_ln214_13_reg_2679[3]_i_4_n_1\,
      O => \add_ln214_13_reg_2679[3]_i_7_n_1\
    );
\add_ln214_13_reg_2679[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \add_ln214_13_reg_2679_reg[31]\(0),
      I1 => in_data_A_6_TDATA_int(0),
      I2 => \add_ln214_13_reg_2679_reg[31]_0\(0),
      O => \add_ln214_13_reg_2679[3]_i_8_n_1\
    );
\add_ln214_13_reg_2679[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_13_reg_2679_reg[31]\(6),
      I1 => in_data_A_6_TDATA_int(6),
      I2 => \add_ln214_13_reg_2679_reg[31]_0\(6),
      O => \add_ln214_13_reg_2679[7]_i_2_n_1\
    );
\add_ln214_13_reg_2679[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_13_reg_2679_reg[31]\(5),
      I1 => in_data_A_6_TDATA_int(5),
      I2 => \add_ln214_13_reg_2679_reg[31]_0\(5),
      O => \add_ln214_13_reg_2679[7]_i_3_n_1\
    );
\add_ln214_13_reg_2679[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_13_reg_2679_reg[31]\(4),
      I1 => in_data_A_6_TDATA_int(4),
      I2 => \add_ln214_13_reg_2679_reg[31]_0\(4),
      O => \add_ln214_13_reg_2679[7]_i_4_n_1\
    );
\add_ln214_13_reg_2679[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_13_reg_2679_reg[31]\(3),
      I1 => in_data_A_6_TDATA_int(3),
      I2 => \add_ln214_13_reg_2679_reg[31]_0\(3),
      O => \add_ln214_13_reg_2679[7]_i_5_n_1\
    );
\add_ln214_13_reg_2679[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_13_reg_2679_reg[31]\(7),
      I1 => in_data_A_6_TDATA_int(7),
      I2 => \add_ln214_13_reg_2679_reg[31]_0\(7),
      I3 => \add_ln214_13_reg_2679[7]_i_2_n_1\,
      O => \add_ln214_13_reg_2679[7]_i_6_n_1\
    );
\add_ln214_13_reg_2679[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_13_reg_2679_reg[31]\(6),
      I1 => in_data_A_6_TDATA_int(6),
      I2 => \add_ln214_13_reg_2679_reg[31]_0\(6),
      I3 => \add_ln214_13_reg_2679[7]_i_3_n_1\,
      O => \add_ln214_13_reg_2679[7]_i_7_n_1\
    );
\add_ln214_13_reg_2679[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_13_reg_2679_reg[31]\(5),
      I1 => in_data_A_6_TDATA_int(5),
      I2 => \add_ln214_13_reg_2679_reg[31]_0\(5),
      I3 => \add_ln214_13_reg_2679[7]_i_4_n_1\,
      O => \add_ln214_13_reg_2679[7]_i_8_n_1\
    );
\add_ln214_13_reg_2679[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_13_reg_2679_reg[31]\(4),
      I1 => in_data_A_6_TDATA_int(4),
      I2 => \add_ln214_13_reg_2679_reg[31]_0\(4),
      I3 => \add_ln214_13_reg_2679[7]_i_5_n_1\,
      O => \add_ln214_13_reg_2679[7]_i_9_n_1\
    );
\add_ln214_13_reg_2679_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln214_13_reg_2679_reg[7]_i_1_n_1\,
      CO(3) => \add_ln214_13_reg_2679_reg[11]_i_1_n_1\,
      CO(2) => \add_ln214_13_reg_2679_reg[11]_i_1_n_2\,
      CO(1) => \add_ln214_13_reg_2679_reg[11]_i_1_n_3\,
      CO(0) => \add_ln214_13_reg_2679_reg[11]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln214_13_reg_2679[11]_i_2_n_1\,
      DI(2) => \add_ln214_13_reg_2679[11]_i_3_n_1\,
      DI(1) => \add_ln214_13_reg_2679[11]_i_4_n_1\,
      DI(0) => \add_ln214_13_reg_2679[11]_i_5_n_1\,
      O(3 downto 0) => D(11 downto 8),
      S(3) => \add_ln214_13_reg_2679[11]_i_6_n_1\,
      S(2) => \add_ln214_13_reg_2679[11]_i_7_n_1\,
      S(1) => \add_ln214_13_reg_2679[11]_i_8_n_1\,
      S(0) => \add_ln214_13_reg_2679[11]_i_9_n_1\
    );
\add_ln214_13_reg_2679_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln214_13_reg_2679_reg[11]_i_1_n_1\,
      CO(3) => \add_ln214_13_reg_2679_reg[15]_i_1_n_1\,
      CO(2) => \add_ln214_13_reg_2679_reg[15]_i_1_n_2\,
      CO(1) => \add_ln214_13_reg_2679_reg[15]_i_1_n_3\,
      CO(0) => \add_ln214_13_reg_2679_reg[15]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln214_13_reg_2679[15]_i_2_n_1\,
      DI(2) => \add_ln214_13_reg_2679[15]_i_3_n_1\,
      DI(1) => \add_ln214_13_reg_2679[15]_i_4_n_1\,
      DI(0) => \add_ln214_13_reg_2679[15]_i_5_n_1\,
      O(3 downto 0) => D(15 downto 12),
      S(3) => \add_ln214_13_reg_2679[15]_i_6_n_1\,
      S(2) => \add_ln214_13_reg_2679[15]_i_7_n_1\,
      S(1) => \add_ln214_13_reg_2679[15]_i_8_n_1\,
      S(0) => \add_ln214_13_reg_2679[15]_i_9_n_1\
    );
\add_ln214_13_reg_2679_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln214_13_reg_2679_reg[15]_i_1_n_1\,
      CO(3) => \add_ln214_13_reg_2679_reg[19]_i_1_n_1\,
      CO(2) => \add_ln214_13_reg_2679_reg[19]_i_1_n_2\,
      CO(1) => \add_ln214_13_reg_2679_reg[19]_i_1_n_3\,
      CO(0) => \add_ln214_13_reg_2679_reg[19]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln214_13_reg_2679[19]_i_2_n_1\,
      DI(2) => \add_ln214_13_reg_2679[19]_i_3_n_1\,
      DI(1) => \add_ln214_13_reg_2679[19]_i_4_n_1\,
      DI(0) => \add_ln214_13_reg_2679[19]_i_5_n_1\,
      O(3 downto 0) => D(19 downto 16),
      S(3) => \add_ln214_13_reg_2679[19]_i_6_n_1\,
      S(2) => \add_ln214_13_reg_2679[19]_i_7_n_1\,
      S(1) => \add_ln214_13_reg_2679[19]_i_8_n_1\,
      S(0) => \add_ln214_13_reg_2679[19]_i_9_n_1\
    );
\add_ln214_13_reg_2679_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln214_13_reg_2679_reg[19]_i_1_n_1\,
      CO(3) => \add_ln214_13_reg_2679_reg[23]_i_1_n_1\,
      CO(2) => \add_ln214_13_reg_2679_reg[23]_i_1_n_2\,
      CO(1) => \add_ln214_13_reg_2679_reg[23]_i_1_n_3\,
      CO(0) => \add_ln214_13_reg_2679_reg[23]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln214_13_reg_2679[23]_i_2_n_1\,
      DI(2) => \add_ln214_13_reg_2679[23]_i_3_n_1\,
      DI(1) => \add_ln214_13_reg_2679[23]_i_4_n_1\,
      DI(0) => \add_ln214_13_reg_2679[23]_i_5_n_1\,
      O(3 downto 0) => D(23 downto 20),
      S(3) => \add_ln214_13_reg_2679[23]_i_6_n_1\,
      S(2) => \add_ln214_13_reg_2679[23]_i_7_n_1\,
      S(1) => \add_ln214_13_reg_2679[23]_i_8_n_1\,
      S(0) => \add_ln214_13_reg_2679[23]_i_9_n_1\
    );
\add_ln214_13_reg_2679_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln214_13_reg_2679_reg[23]_i_1_n_1\,
      CO(3) => \add_ln214_13_reg_2679_reg[27]_i_1_n_1\,
      CO(2) => \add_ln214_13_reg_2679_reg[27]_i_1_n_2\,
      CO(1) => \add_ln214_13_reg_2679_reg[27]_i_1_n_3\,
      CO(0) => \add_ln214_13_reg_2679_reg[27]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln214_13_reg_2679[27]_i_2_n_1\,
      DI(2) => \add_ln214_13_reg_2679[27]_i_3_n_1\,
      DI(1) => \add_ln214_13_reg_2679[27]_i_4_n_1\,
      DI(0) => \add_ln214_13_reg_2679[27]_i_5_n_1\,
      O(3 downto 0) => D(27 downto 24),
      S(3) => \add_ln214_13_reg_2679[27]_i_6_n_1\,
      S(2) => \add_ln214_13_reg_2679[27]_i_7_n_1\,
      S(1) => \add_ln214_13_reg_2679[27]_i_8_n_1\,
      S(0) => \add_ln214_13_reg_2679[27]_i_9_n_1\
    );
\add_ln214_13_reg_2679_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln214_13_reg_2679_reg[27]_i_1_n_1\,
      CO(3) => \NLW_add_ln214_13_reg_2679_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \add_ln214_13_reg_2679_reg[31]_i_1_n_2\,
      CO(1) => \add_ln214_13_reg_2679_reg[31]_i_1_n_3\,
      CO(0) => \add_ln214_13_reg_2679_reg[31]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \add_ln214_13_reg_2679[31]_i_2_n_1\,
      DI(1) => \add_ln214_13_reg_2679[31]_i_3_n_1\,
      DI(0) => \add_ln214_13_reg_2679[31]_i_4_n_1\,
      O(3 downto 0) => D(31 downto 28),
      S(3) => S(0),
      S(2) => \add_ln214_13_reg_2679[31]_i_6_n_1\,
      S(1) => \add_ln214_13_reg_2679[31]_i_7_n_1\,
      S(0) => \add_ln214_13_reg_2679[31]_i_8_n_1\
    );
\add_ln214_13_reg_2679_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln214_13_reg_2679_reg[3]_i_1_n_1\,
      CO(2) => \add_ln214_13_reg_2679_reg[3]_i_1_n_2\,
      CO(1) => \add_ln214_13_reg_2679_reg[3]_i_1_n_3\,
      CO(0) => \add_ln214_13_reg_2679_reg[3]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln214_13_reg_2679[3]_i_2_n_1\,
      DI(2) => \add_ln214_13_reg_2679[3]_i_3_n_1\,
      DI(1) => \add_ln214_13_reg_2679[3]_i_4_n_1\,
      DI(0) => '0',
      O(3 downto 0) => D(3 downto 0),
      S(3) => \add_ln214_13_reg_2679[3]_i_5_n_1\,
      S(2) => \add_ln214_13_reg_2679[3]_i_6_n_1\,
      S(1) => \add_ln214_13_reg_2679[3]_i_7_n_1\,
      S(0) => \add_ln214_13_reg_2679[3]_i_8_n_1\
    );
\add_ln214_13_reg_2679_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln214_13_reg_2679_reg[3]_i_1_n_1\,
      CO(3) => \add_ln214_13_reg_2679_reg[7]_i_1_n_1\,
      CO(2) => \add_ln214_13_reg_2679_reg[7]_i_1_n_2\,
      CO(1) => \add_ln214_13_reg_2679_reg[7]_i_1_n_3\,
      CO(0) => \add_ln214_13_reg_2679_reg[7]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln214_13_reg_2679[7]_i_2_n_1\,
      DI(2) => \add_ln214_13_reg_2679[7]_i_3_n_1\,
      DI(1) => \add_ln214_13_reg_2679[7]_i_4_n_1\,
      DI(0) => \add_ln214_13_reg_2679[7]_i_5_n_1\,
      O(3 downto 0) => D(7 downto 4),
      S(3) => \add_ln214_13_reg_2679[7]_i_6_n_1\,
      S(2) => \add_ln214_13_reg_2679[7]_i_7_n_1\,
      S(1) => \add_ln214_13_reg_2679[7]_i_8_n_1\,
      S(0) => \add_ln214_13_reg_2679[7]_i_9_n_1\
    );
\ireg[32]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => in_data_A_0_TREADY_int,
      I1 => \^q\(2),
      I2 => \ireg_reg[0]\(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[32]_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^q\(2),
      I1 => in_data_A_0_TREADY_int,
      I2 => \ireg_reg[0]\(0),
      O => E(0)
    );
\odata[32]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \^q\(2),
      I1 => in_data_A_0_TREADY_int,
      O => \p_0_in__0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(0),
      Q => in_data_A_6_TDATA_int(0),
      R => ap_rst_n_inv
    );
\odata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(10),
      Q => in_data_A_6_TDATA_int(10),
      R => ap_rst_n_inv
    );
\odata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(11),
      Q => in_data_A_6_TDATA_int(11),
      R => ap_rst_n_inv
    );
\odata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(12),
      Q => in_data_A_6_TDATA_int(12),
      R => ap_rst_n_inv
    );
\odata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(13),
      Q => in_data_A_6_TDATA_int(13),
      R => ap_rst_n_inv
    );
\odata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(14),
      Q => in_data_A_6_TDATA_int(14),
      R => ap_rst_n_inv
    );
\odata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(15),
      Q => in_data_A_6_TDATA_int(15),
      R => ap_rst_n_inv
    );
\odata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(16),
      Q => in_data_A_6_TDATA_int(16),
      R => ap_rst_n_inv
    );
\odata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(17),
      Q => in_data_A_6_TDATA_int(17),
      R => ap_rst_n_inv
    );
\odata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(18),
      Q => in_data_A_6_TDATA_int(18),
      R => ap_rst_n_inv
    );
\odata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(19),
      Q => in_data_A_6_TDATA_int(19),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(1),
      Q => in_data_A_6_TDATA_int(1),
      R => ap_rst_n_inv
    );
\odata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(20),
      Q => in_data_A_6_TDATA_int(20),
      R => ap_rst_n_inv
    );
\odata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(21),
      Q => in_data_A_6_TDATA_int(21),
      R => ap_rst_n_inv
    );
\odata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(22),
      Q => in_data_A_6_TDATA_int(22),
      R => ap_rst_n_inv
    );
\odata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(23),
      Q => in_data_A_6_TDATA_int(23),
      R => ap_rst_n_inv
    );
\odata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(24),
      Q => in_data_A_6_TDATA_int(24),
      R => ap_rst_n_inv
    );
\odata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(25),
      Q => in_data_A_6_TDATA_int(25),
      R => ap_rst_n_inv
    );
\odata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(26),
      Q => in_data_A_6_TDATA_int(26),
      R => ap_rst_n_inv
    );
\odata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(27),
      Q => in_data_A_6_TDATA_int(27),
      R => ap_rst_n_inv
    );
\odata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(28),
      Q => in_data_A_6_TDATA_int(28),
      R => ap_rst_n_inv
    );
\odata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(29),
      Q => in_data_A_6_TDATA_int(29),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(2),
      Q => in_data_A_6_TDATA_int(2),
      R => ap_rst_n_inv
    );
\odata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(30),
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\odata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(31),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\odata_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(32),
      Q => \^q\(2),
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(3),
      Q => in_data_A_6_TDATA_int(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(4),
      Q => in_data_A_6_TDATA_int(4),
      R => ap_rst_n_inv
    );
\odata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(5),
      Q => in_data_A_6_TDATA_int(5),
      R => ap_rst_n_inv
    );
\odata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(6),
      Q => in_data_A_6_TDATA_int(6),
      R => ap_rst_n_inv
    );
\odata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(7),
      Q => in_data_A_6_TDATA_int(7),
      R => ap_rst_n_inv
    );
\odata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(8),
      Q => in_data_A_6_TDATA_int(8),
      R => ap_rst_n_inv
    );
\odata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(9),
      Q => in_data_A_6_TDATA_int(9),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_obuf_688 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln214_11_reg_2644_reg[31]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \add_ln214_11_reg_2644_reg[31]_0\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    \ireg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    \odata_reg[32]_0\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_obuf_688 : entity is "obuf";
end vector_add_1_mult_constant_0_0_obuf_688;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_obuf_688 is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \add_ln214_11_reg_2644[11]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_11_reg_2644[11]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_11_reg_2644[11]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_11_reg_2644[11]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln214_11_reg_2644[11]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_11_reg_2644[11]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_11_reg_2644[11]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_11_reg_2644[11]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln214_11_reg_2644[15]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_11_reg_2644[15]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_11_reg_2644[15]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_11_reg_2644[15]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln214_11_reg_2644[15]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_11_reg_2644[15]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_11_reg_2644[15]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_11_reg_2644[15]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln214_11_reg_2644[19]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_11_reg_2644[19]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_11_reg_2644[19]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_11_reg_2644[19]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln214_11_reg_2644[19]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_11_reg_2644[19]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_11_reg_2644[19]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_11_reg_2644[19]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln214_11_reg_2644[23]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_11_reg_2644[23]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_11_reg_2644[23]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_11_reg_2644[23]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln214_11_reg_2644[23]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_11_reg_2644[23]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_11_reg_2644[23]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_11_reg_2644[23]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln214_11_reg_2644[27]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_11_reg_2644[27]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_11_reg_2644[27]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_11_reg_2644[27]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln214_11_reg_2644[27]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_11_reg_2644[27]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_11_reg_2644[27]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_11_reg_2644[27]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln214_11_reg_2644[31]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_11_reg_2644[31]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_11_reg_2644[31]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_11_reg_2644[31]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_11_reg_2644[31]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_11_reg_2644[31]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_11_reg_2644[3]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_11_reg_2644[3]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_11_reg_2644[3]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_11_reg_2644[3]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln214_11_reg_2644[3]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_11_reg_2644[3]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_11_reg_2644[3]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_11_reg_2644[7]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_11_reg_2644[7]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_11_reg_2644[7]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_11_reg_2644[7]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln214_11_reg_2644[7]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_11_reg_2644[7]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_11_reg_2644[7]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_11_reg_2644[7]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln214_11_reg_2644_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln214_11_reg_2644_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_11_reg_2644_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_11_reg_2644_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln214_11_reg_2644_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln214_11_reg_2644_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_11_reg_2644_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_11_reg_2644_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln214_11_reg_2644_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln214_11_reg_2644_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_11_reg_2644_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_11_reg_2644_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln214_11_reg_2644_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln214_11_reg_2644_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_11_reg_2644_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_11_reg_2644_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln214_11_reg_2644_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln214_11_reg_2644_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_11_reg_2644_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_11_reg_2644_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln214_11_reg_2644_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_11_reg_2644_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_11_reg_2644_reg[31]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln214_11_reg_2644_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln214_11_reg_2644_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_11_reg_2644_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_11_reg_2644_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln214_11_reg_2644_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln214_11_reg_2644_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_11_reg_2644_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_11_reg_2644_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal in_data_A_5_TDATA_int : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC;
  signal \NLW_add_ln214_11_reg_2644_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute HLUTNM : string;
  attribute HLUTNM of \add_ln214_11_reg_2644[11]_i_2\ : label is "lutpair148";
  attribute HLUTNM of \add_ln214_11_reg_2644[11]_i_3\ : label is "lutpair147";
  attribute HLUTNM of \add_ln214_11_reg_2644[11]_i_4\ : label is "lutpair146";
  attribute HLUTNM of \add_ln214_11_reg_2644[11]_i_5\ : label is "lutpair145";
  attribute HLUTNM of \add_ln214_11_reg_2644[11]_i_6\ : label is "lutpair149";
  attribute HLUTNM of \add_ln214_11_reg_2644[11]_i_7\ : label is "lutpair148";
  attribute HLUTNM of \add_ln214_11_reg_2644[11]_i_8\ : label is "lutpair147";
  attribute HLUTNM of \add_ln214_11_reg_2644[11]_i_9\ : label is "lutpair146";
  attribute HLUTNM of \add_ln214_11_reg_2644[15]_i_2\ : label is "lutpair152";
  attribute HLUTNM of \add_ln214_11_reg_2644[15]_i_3\ : label is "lutpair151";
  attribute HLUTNM of \add_ln214_11_reg_2644[15]_i_4\ : label is "lutpair150";
  attribute HLUTNM of \add_ln214_11_reg_2644[15]_i_5\ : label is "lutpair149";
  attribute HLUTNM of \add_ln214_11_reg_2644[15]_i_6\ : label is "lutpair153";
  attribute HLUTNM of \add_ln214_11_reg_2644[15]_i_7\ : label is "lutpair152";
  attribute HLUTNM of \add_ln214_11_reg_2644[15]_i_8\ : label is "lutpair151";
  attribute HLUTNM of \add_ln214_11_reg_2644[15]_i_9\ : label is "lutpair150";
  attribute HLUTNM of \add_ln214_11_reg_2644[19]_i_2\ : label is "lutpair156";
  attribute HLUTNM of \add_ln214_11_reg_2644[19]_i_3\ : label is "lutpair155";
  attribute HLUTNM of \add_ln214_11_reg_2644[19]_i_4\ : label is "lutpair154";
  attribute HLUTNM of \add_ln214_11_reg_2644[19]_i_5\ : label is "lutpair153";
  attribute HLUTNM of \add_ln214_11_reg_2644[19]_i_6\ : label is "lutpair157";
  attribute HLUTNM of \add_ln214_11_reg_2644[19]_i_7\ : label is "lutpair156";
  attribute HLUTNM of \add_ln214_11_reg_2644[19]_i_8\ : label is "lutpair155";
  attribute HLUTNM of \add_ln214_11_reg_2644[19]_i_9\ : label is "lutpair154";
  attribute HLUTNM of \add_ln214_11_reg_2644[23]_i_2\ : label is "lutpair160";
  attribute HLUTNM of \add_ln214_11_reg_2644[23]_i_3\ : label is "lutpair159";
  attribute HLUTNM of \add_ln214_11_reg_2644[23]_i_4\ : label is "lutpair158";
  attribute HLUTNM of \add_ln214_11_reg_2644[23]_i_5\ : label is "lutpair157";
  attribute HLUTNM of \add_ln214_11_reg_2644[23]_i_6\ : label is "lutpair161";
  attribute HLUTNM of \add_ln214_11_reg_2644[23]_i_7\ : label is "lutpair160";
  attribute HLUTNM of \add_ln214_11_reg_2644[23]_i_8\ : label is "lutpair159";
  attribute HLUTNM of \add_ln214_11_reg_2644[23]_i_9\ : label is "lutpair158";
  attribute HLUTNM of \add_ln214_11_reg_2644[27]_i_2\ : label is "lutpair164";
  attribute HLUTNM of \add_ln214_11_reg_2644[27]_i_3\ : label is "lutpair163";
  attribute HLUTNM of \add_ln214_11_reg_2644[27]_i_4\ : label is "lutpair162";
  attribute HLUTNM of \add_ln214_11_reg_2644[27]_i_5\ : label is "lutpair161";
  attribute HLUTNM of \add_ln214_11_reg_2644[27]_i_6\ : label is "lutpair165";
  attribute HLUTNM of \add_ln214_11_reg_2644[27]_i_7\ : label is "lutpair164";
  attribute HLUTNM of \add_ln214_11_reg_2644[27]_i_8\ : label is "lutpair163";
  attribute HLUTNM of \add_ln214_11_reg_2644[27]_i_9\ : label is "lutpair162";
  attribute HLUTNM of \add_ln214_11_reg_2644[31]_i_2\ : label is "lutpair167";
  attribute HLUTNM of \add_ln214_11_reg_2644[31]_i_3\ : label is "lutpair166";
  attribute HLUTNM of \add_ln214_11_reg_2644[31]_i_4\ : label is "lutpair165";
  attribute HLUTNM of \add_ln214_11_reg_2644[31]_i_7\ : label is "lutpair167";
  attribute HLUTNM of \add_ln214_11_reg_2644[31]_i_8\ : label is "lutpair166";
  attribute HLUTNM of \add_ln214_11_reg_2644[3]_i_2\ : label is "lutpair140";
  attribute HLUTNM of \add_ln214_11_reg_2644[3]_i_5\ : label is "lutpair141";
  attribute HLUTNM of \add_ln214_11_reg_2644[3]_i_6\ : label is "lutpair140";
  attribute HLUTNM of \add_ln214_11_reg_2644[7]_i_2\ : label is "lutpair144";
  attribute HLUTNM of \add_ln214_11_reg_2644[7]_i_3\ : label is "lutpair143";
  attribute HLUTNM of \add_ln214_11_reg_2644[7]_i_4\ : label is "lutpair142";
  attribute HLUTNM of \add_ln214_11_reg_2644[7]_i_5\ : label is "lutpair141";
  attribute HLUTNM of \add_ln214_11_reg_2644[7]_i_6\ : label is "lutpair145";
  attribute HLUTNM of \add_ln214_11_reg_2644[7]_i_7\ : label is "lutpair144";
  attribute HLUTNM of \add_ln214_11_reg_2644[7]_i_8\ : label is "lutpair143";
  attribute HLUTNM of \add_ln214_11_reg_2644[7]_i_9\ : label is "lutpair142";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[32]_i_1__4\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \ireg[32]_i_2__4\ : label is "soft_lutpair237";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
\add_ln214_11_reg_2644[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_11_reg_2644_reg[31]\(10),
      I1 => in_data_A_5_TDATA_int(10),
      I2 => \add_ln214_11_reg_2644_reg[31]_0\(10),
      O => \add_ln214_11_reg_2644[11]_i_2_n_1\
    );
\add_ln214_11_reg_2644[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_11_reg_2644_reg[31]\(9),
      I1 => in_data_A_5_TDATA_int(9),
      I2 => \add_ln214_11_reg_2644_reg[31]_0\(9),
      O => \add_ln214_11_reg_2644[11]_i_3_n_1\
    );
\add_ln214_11_reg_2644[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_11_reg_2644_reg[31]\(8),
      I1 => in_data_A_5_TDATA_int(8),
      I2 => \add_ln214_11_reg_2644_reg[31]_0\(8),
      O => \add_ln214_11_reg_2644[11]_i_4_n_1\
    );
\add_ln214_11_reg_2644[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_11_reg_2644_reg[31]\(7),
      I1 => in_data_A_5_TDATA_int(7),
      I2 => \add_ln214_11_reg_2644_reg[31]_0\(7),
      O => \add_ln214_11_reg_2644[11]_i_5_n_1\
    );
\add_ln214_11_reg_2644[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_11_reg_2644_reg[31]\(11),
      I1 => in_data_A_5_TDATA_int(11),
      I2 => \add_ln214_11_reg_2644_reg[31]_0\(11),
      I3 => \add_ln214_11_reg_2644[11]_i_2_n_1\,
      O => \add_ln214_11_reg_2644[11]_i_6_n_1\
    );
\add_ln214_11_reg_2644[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_11_reg_2644_reg[31]\(10),
      I1 => in_data_A_5_TDATA_int(10),
      I2 => \add_ln214_11_reg_2644_reg[31]_0\(10),
      I3 => \add_ln214_11_reg_2644[11]_i_3_n_1\,
      O => \add_ln214_11_reg_2644[11]_i_7_n_1\
    );
\add_ln214_11_reg_2644[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_11_reg_2644_reg[31]\(9),
      I1 => in_data_A_5_TDATA_int(9),
      I2 => \add_ln214_11_reg_2644_reg[31]_0\(9),
      I3 => \add_ln214_11_reg_2644[11]_i_4_n_1\,
      O => \add_ln214_11_reg_2644[11]_i_8_n_1\
    );
\add_ln214_11_reg_2644[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_11_reg_2644_reg[31]\(8),
      I1 => in_data_A_5_TDATA_int(8),
      I2 => \add_ln214_11_reg_2644_reg[31]_0\(8),
      I3 => \add_ln214_11_reg_2644[11]_i_5_n_1\,
      O => \add_ln214_11_reg_2644[11]_i_9_n_1\
    );
\add_ln214_11_reg_2644[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_11_reg_2644_reg[31]\(14),
      I1 => in_data_A_5_TDATA_int(14),
      I2 => \add_ln214_11_reg_2644_reg[31]_0\(14),
      O => \add_ln214_11_reg_2644[15]_i_2_n_1\
    );
\add_ln214_11_reg_2644[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_11_reg_2644_reg[31]\(13),
      I1 => in_data_A_5_TDATA_int(13),
      I2 => \add_ln214_11_reg_2644_reg[31]_0\(13),
      O => \add_ln214_11_reg_2644[15]_i_3_n_1\
    );
\add_ln214_11_reg_2644[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_11_reg_2644_reg[31]\(12),
      I1 => in_data_A_5_TDATA_int(12),
      I2 => \add_ln214_11_reg_2644_reg[31]_0\(12),
      O => \add_ln214_11_reg_2644[15]_i_4_n_1\
    );
\add_ln214_11_reg_2644[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_11_reg_2644_reg[31]\(11),
      I1 => in_data_A_5_TDATA_int(11),
      I2 => \add_ln214_11_reg_2644_reg[31]_0\(11),
      O => \add_ln214_11_reg_2644[15]_i_5_n_1\
    );
\add_ln214_11_reg_2644[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_11_reg_2644_reg[31]\(15),
      I1 => in_data_A_5_TDATA_int(15),
      I2 => \add_ln214_11_reg_2644_reg[31]_0\(15),
      I3 => \add_ln214_11_reg_2644[15]_i_2_n_1\,
      O => \add_ln214_11_reg_2644[15]_i_6_n_1\
    );
\add_ln214_11_reg_2644[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_11_reg_2644_reg[31]\(14),
      I1 => in_data_A_5_TDATA_int(14),
      I2 => \add_ln214_11_reg_2644_reg[31]_0\(14),
      I3 => \add_ln214_11_reg_2644[15]_i_3_n_1\,
      O => \add_ln214_11_reg_2644[15]_i_7_n_1\
    );
\add_ln214_11_reg_2644[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_11_reg_2644_reg[31]\(13),
      I1 => in_data_A_5_TDATA_int(13),
      I2 => \add_ln214_11_reg_2644_reg[31]_0\(13),
      I3 => \add_ln214_11_reg_2644[15]_i_4_n_1\,
      O => \add_ln214_11_reg_2644[15]_i_8_n_1\
    );
\add_ln214_11_reg_2644[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_11_reg_2644_reg[31]\(12),
      I1 => in_data_A_5_TDATA_int(12),
      I2 => \add_ln214_11_reg_2644_reg[31]_0\(12),
      I3 => \add_ln214_11_reg_2644[15]_i_5_n_1\,
      O => \add_ln214_11_reg_2644[15]_i_9_n_1\
    );
\add_ln214_11_reg_2644[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_11_reg_2644_reg[31]\(18),
      I1 => in_data_A_5_TDATA_int(18),
      I2 => \add_ln214_11_reg_2644_reg[31]_0\(18),
      O => \add_ln214_11_reg_2644[19]_i_2_n_1\
    );
\add_ln214_11_reg_2644[19]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_11_reg_2644_reg[31]\(17),
      I1 => in_data_A_5_TDATA_int(17),
      I2 => \add_ln214_11_reg_2644_reg[31]_0\(17),
      O => \add_ln214_11_reg_2644[19]_i_3_n_1\
    );
\add_ln214_11_reg_2644[19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_11_reg_2644_reg[31]\(16),
      I1 => in_data_A_5_TDATA_int(16),
      I2 => \add_ln214_11_reg_2644_reg[31]_0\(16),
      O => \add_ln214_11_reg_2644[19]_i_4_n_1\
    );
\add_ln214_11_reg_2644[19]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_11_reg_2644_reg[31]\(15),
      I1 => in_data_A_5_TDATA_int(15),
      I2 => \add_ln214_11_reg_2644_reg[31]_0\(15),
      O => \add_ln214_11_reg_2644[19]_i_5_n_1\
    );
\add_ln214_11_reg_2644[19]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_11_reg_2644_reg[31]\(19),
      I1 => in_data_A_5_TDATA_int(19),
      I2 => \add_ln214_11_reg_2644_reg[31]_0\(19),
      I3 => \add_ln214_11_reg_2644[19]_i_2_n_1\,
      O => \add_ln214_11_reg_2644[19]_i_6_n_1\
    );
\add_ln214_11_reg_2644[19]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_11_reg_2644_reg[31]\(18),
      I1 => in_data_A_5_TDATA_int(18),
      I2 => \add_ln214_11_reg_2644_reg[31]_0\(18),
      I3 => \add_ln214_11_reg_2644[19]_i_3_n_1\,
      O => \add_ln214_11_reg_2644[19]_i_7_n_1\
    );
\add_ln214_11_reg_2644[19]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_11_reg_2644_reg[31]\(17),
      I1 => in_data_A_5_TDATA_int(17),
      I2 => \add_ln214_11_reg_2644_reg[31]_0\(17),
      I3 => \add_ln214_11_reg_2644[19]_i_4_n_1\,
      O => \add_ln214_11_reg_2644[19]_i_8_n_1\
    );
\add_ln214_11_reg_2644[19]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_11_reg_2644_reg[31]\(16),
      I1 => in_data_A_5_TDATA_int(16),
      I2 => \add_ln214_11_reg_2644_reg[31]_0\(16),
      I3 => \add_ln214_11_reg_2644[19]_i_5_n_1\,
      O => \add_ln214_11_reg_2644[19]_i_9_n_1\
    );
\add_ln214_11_reg_2644[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_11_reg_2644_reg[31]\(22),
      I1 => in_data_A_5_TDATA_int(22),
      I2 => \add_ln214_11_reg_2644_reg[31]_0\(22),
      O => \add_ln214_11_reg_2644[23]_i_2_n_1\
    );
\add_ln214_11_reg_2644[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_11_reg_2644_reg[31]\(21),
      I1 => in_data_A_5_TDATA_int(21),
      I2 => \add_ln214_11_reg_2644_reg[31]_0\(21),
      O => \add_ln214_11_reg_2644[23]_i_3_n_1\
    );
\add_ln214_11_reg_2644[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_11_reg_2644_reg[31]\(20),
      I1 => in_data_A_5_TDATA_int(20),
      I2 => \add_ln214_11_reg_2644_reg[31]_0\(20),
      O => \add_ln214_11_reg_2644[23]_i_4_n_1\
    );
\add_ln214_11_reg_2644[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_11_reg_2644_reg[31]\(19),
      I1 => in_data_A_5_TDATA_int(19),
      I2 => \add_ln214_11_reg_2644_reg[31]_0\(19),
      O => \add_ln214_11_reg_2644[23]_i_5_n_1\
    );
\add_ln214_11_reg_2644[23]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_11_reg_2644_reg[31]\(23),
      I1 => in_data_A_5_TDATA_int(23),
      I2 => \add_ln214_11_reg_2644_reg[31]_0\(23),
      I3 => \add_ln214_11_reg_2644[23]_i_2_n_1\,
      O => \add_ln214_11_reg_2644[23]_i_6_n_1\
    );
\add_ln214_11_reg_2644[23]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_11_reg_2644_reg[31]\(22),
      I1 => in_data_A_5_TDATA_int(22),
      I2 => \add_ln214_11_reg_2644_reg[31]_0\(22),
      I3 => \add_ln214_11_reg_2644[23]_i_3_n_1\,
      O => \add_ln214_11_reg_2644[23]_i_7_n_1\
    );
\add_ln214_11_reg_2644[23]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_11_reg_2644_reg[31]\(21),
      I1 => in_data_A_5_TDATA_int(21),
      I2 => \add_ln214_11_reg_2644_reg[31]_0\(21),
      I3 => \add_ln214_11_reg_2644[23]_i_4_n_1\,
      O => \add_ln214_11_reg_2644[23]_i_8_n_1\
    );
\add_ln214_11_reg_2644[23]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_11_reg_2644_reg[31]\(20),
      I1 => in_data_A_5_TDATA_int(20),
      I2 => \add_ln214_11_reg_2644_reg[31]_0\(20),
      I3 => \add_ln214_11_reg_2644[23]_i_5_n_1\,
      O => \add_ln214_11_reg_2644[23]_i_9_n_1\
    );
\add_ln214_11_reg_2644[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_11_reg_2644_reg[31]\(26),
      I1 => in_data_A_5_TDATA_int(26),
      I2 => \add_ln214_11_reg_2644_reg[31]_0\(26),
      O => \add_ln214_11_reg_2644[27]_i_2_n_1\
    );
\add_ln214_11_reg_2644[27]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_11_reg_2644_reg[31]\(25),
      I1 => in_data_A_5_TDATA_int(25),
      I2 => \add_ln214_11_reg_2644_reg[31]_0\(25),
      O => \add_ln214_11_reg_2644[27]_i_3_n_1\
    );
\add_ln214_11_reg_2644[27]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_11_reg_2644_reg[31]\(24),
      I1 => in_data_A_5_TDATA_int(24),
      I2 => \add_ln214_11_reg_2644_reg[31]_0\(24),
      O => \add_ln214_11_reg_2644[27]_i_4_n_1\
    );
\add_ln214_11_reg_2644[27]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_11_reg_2644_reg[31]\(23),
      I1 => in_data_A_5_TDATA_int(23),
      I2 => \add_ln214_11_reg_2644_reg[31]_0\(23),
      O => \add_ln214_11_reg_2644[27]_i_5_n_1\
    );
\add_ln214_11_reg_2644[27]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_11_reg_2644_reg[31]\(27),
      I1 => in_data_A_5_TDATA_int(27),
      I2 => \add_ln214_11_reg_2644_reg[31]_0\(27),
      I3 => \add_ln214_11_reg_2644[27]_i_2_n_1\,
      O => \add_ln214_11_reg_2644[27]_i_6_n_1\
    );
\add_ln214_11_reg_2644[27]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_11_reg_2644_reg[31]\(26),
      I1 => in_data_A_5_TDATA_int(26),
      I2 => \add_ln214_11_reg_2644_reg[31]_0\(26),
      I3 => \add_ln214_11_reg_2644[27]_i_3_n_1\,
      O => \add_ln214_11_reg_2644[27]_i_7_n_1\
    );
\add_ln214_11_reg_2644[27]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_11_reg_2644_reg[31]\(25),
      I1 => in_data_A_5_TDATA_int(25),
      I2 => \add_ln214_11_reg_2644_reg[31]_0\(25),
      I3 => \add_ln214_11_reg_2644[27]_i_4_n_1\,
      O => \add_ln214_11_reg_2644[27]_i_8_n_1\
    );
\add_ln214_11_reg_2644[27]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_11_reg_2644_reg[31]\(24),
      I1 => in_data_A_5_TDATA_int(24),
      I2 => \add_ln214_11_reg_2644_reg[31]_0\(24),
      I3 => \add_ln214_11_reg_2644[27]_i_5_n_1\,
      O => \add_ln214_11_reg_2644[27]_i_9_n_1\
    );
\add_ln214_11_reg_2644[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_11_reg_2644_reg[31]\(29),
      I1 => in_data_A_5_TDATA_int(29),
      I2 => \add_ln214_11_reg_2644_reg[31]_0\(29),
      O => \add_ln214_11_reg_2644[31]_i_2_n_1\
    );
\add_ln214_11_reg_2644[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_11_reg_2644_reg[31]\(28),
      I1 => in_data_A_5_TDATA_int(28),
      I2 => \add_ln214_11_reg_2644_reg[31]_0\(28),
      O => \add_ln214_11_reg_2644[31]_i_3_n_1\
    );
\add_ln214_11_reg_2644[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_11_reg_2644_reg[31]\(27),
      I1 => in_data_A_5_TDATA_int(27),
      I2 => \add_ln214_11_reg_2644_reg[31]_0\(27),
      O => \add_ln214_11_reg_2644[31]_i_4_n_1\
    );
\add_ln214_11_reg_2644[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_11_reg_2644[31]_i_2_n_1\,
      I1 => \^q\(0),
      I2 => \add_ln214_11_reg_2644_reg[31]\(30),
      I3 => \add_ln214_11_reg_2644_reg[31]_0\(30),
      O => \add_ln214_11_reg_2644[31]_i_6_n_1\
    );
\add_ln214_11_reg_2644[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_11_reg_2644_reg[31]\(29),
      I1 => in_data_A_5_TDATA_int(29),
      I2 => \add_ln214_11_reg_2644_reg[31]_0\(29),
      I3 => \add_ln214_11_reg_2644[31]_i_3_n_1\,
      O => \add_ln214_11_reg_2644[31]_i_7_n_1\
    );
\add_ln214_11_reg_2644[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_11_reg_2644_reg[31]\(28),
      I1 => in_data_A_5_TDATA_int(28),
      I2 => \add_ln214_11_reg_2644_reg[31]_0\(28),
      I3 => \add_ln214_11_reg_2644[31]_i_4_n_1\,
      O => \add_ln214_11_reg_2644[31]_i_8_n_1\
    );
\add_ln214_11_reg_2644[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_11_reg_2644_reg[31]\(2),
      I1 => in_data_A_5_TDATA_int(2),
      I2 => \add_ln214_11_reg_2644_reg[31]_0\(2),
      O => \add_ln214_11_reg_2644[3]_i_2_n_1\
    );
\add_ln214_11_reg_2644[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_11_reg_2644_reg[31]\(1),
      I1 => in_data_A_5_TDATA_int(1),
      I2 => \add_ln214_11_reg_2644_reg[31]_0\(1),
      O => \add_ln214_11_reg_2644[3]_i_3_n_1\
    );
\add_ln214_11_reg_2644[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_11_reg_2644_reg[31]\(0),
      I1 => in_data_A_5_TDATA_int(0),
      I2 => \add_ln214_11_reg_2644_reg[31]_0\(0),
      O => \add_ln214_11_reg_2644[3]_i_4_n_1\
    );
\add_ln214_11_reg_2644[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_11_reg_2644_reg[31]\(3),
      I1 => in_data_A_5_TDATA_int(3),
      I2 => \add_ln214_11_reg_2644_reg[31]_0\(3),
      I3 => \add_ln214_11_reg_2644[3]_i_2_n_1\,
      O => \add_ln214_11_reg_2644[3]_i_5_n_1\
    );
\add_ln214_11_reg_2644[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_11_reg_2644_reg[31]\(2),
      I1 => in_data_A_5_TDATA_int(2),
      I2 => \add_ln214_11_reg_2644_reg[31]_0\(2),
      I3 => \add_ln214_11_reg_2644[3]_i_3_n_1\,
      O => \add_ln214_11_reg_2644[3]_i_6_n_1\
    );
\add_ln214_11_reg_2644[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_11_reg_2644_reg[31]\(1),
      I1 => in_data_A_5_TDATA_int(1),
      I2 => \add_ln214_11_reg_2644_reg[31]_0\(1),
      I3 => \add_ln214_11_reg_2644[3]_i_4_n_1\,
      O => \add_ln214_11_reg_2644[3]_i_7_n_1\
    );
\add_ln214_11_reg_2644[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \add_ln214_11_reg_2644_reg[31]\(0),
      I1 => in_data_A_5_TDATA_int(0),
      I2 => \add_ln214_11_reg_2644_reg[31]_0\(0),
      O => \add_ln214_11_reg_2644[3]_i_8_n_1\
    );
\add_ln214_11_reg_2644[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_11_reg_2644_reg[31]\(6),
      I1 => in_data_A_5_TDATA_int(6),
      I2 => \add_ln214_11_reg_2644_reg[31]_0\(6),
      O => \add_ln214_11_reg_2644[7]_i_2_n_1\
    );
\add_ln214_11_reg_2644[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_11_reg_2644_reg[31]\(5),
      I1 => in_data_A_5_TDATA_int(5),
      I2 => \add_ln214_11_reg_2644_reg[31]_0\(5),
      O => \add_ln214_11_reg_2644[7]_i_3_n_1\
    );
\add_ln214_11_reg_2644[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_11_reg_2644_reg[31]\(4),
      I1 => in_data_A_5_TDATA_int(4),
      I2 => \add_ln214_11_reg_2644_reg[31]_0\(4),
      O => \add_ln214_11_reg_2644[7]_i_4_n_1\
    );
\add_ln214_11_reg_2644[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_11_reg_2644_reg[31]\(3),
      I1 => in_data_A_5_TDATA_int(3),
      I2 => \add_ln214_11_reg_2644_reg[31]_0\(3),
      O => \add_ln214_11_reg_2644[7]_i_5_n_1\
    );
\add_ln214_11_reg_2644[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_11_reg_2644_reg[31]\(7),
      I1 => in_data_A_5_TDATA_int(7),
      I2 => \add_ln214_11_reg_2644_reg[31]_0\(7),
      I3 => \add_ln214_11_reg_2644[7]_i_2_n_1\,
      O => \add_ln214_11_reg_2644[7]_i_6_n_1\
    );
\add_ln214_11_reg_2644[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_11_reg_2644_reg[31]\(6),
      I1 => in_data_A_5_TDATA_int(6),
      I2 => \add_ln214_11_reg_2644_reg[31]_0\(6),
      I3 => \add_ln214_11_reg_2644[7]_i_3_n_1\,
      O => \add_ln214_11_reg_2644[7]_i_7_n_1\
    );
\add_ln214_11_reg_2644[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_11_reg_2644_reg[31]\(5),
      I1 => in_data_A_5_TDATA_int(5),
      I2 => \add_ln214_11_reg_2644_reg[31]_0\(5),
      I3 => \add_ln214_11_reg_2644[7]_i_4_n_1\,
      O => \add_ln214_11_reg_2644[7]_i_8_n_1\
    );
\add_ln214_11_reg_2644[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_11_reg_2644_reg[31]\(4),
      I1 => in_data_A_5_TDATA_int(4),
      I2 => \add_ln214_11_reg_2644_reg[31]_0\(4),
      I3 => \add_ln214_11_reg_2644[7]_i_5_n_1\,
      O => \add_ln214_11_reg_2644[7]_i_9_n_1\
    );
\add_ln214_11_reg_2644_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln214_11_reg_2644_reg[7]_i_1_n_1\,
      CO(3) => \add_ln214_11_reg_2644_reg[11]_i_1_n_1\,
      CO(2) => \add_ln214_11_reg_2644_reg[11]_i_1_n_2\,
      CO(1) => \add_ln214_11_reg_2644_reg[11]_i_1_n_3\,
      CO(0) => \add_ln214_11_reg_2644_reg[11]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln214_11_reg_2644[11]_i_2_n_1\,
      DI(2) => \add_ln214_11_reg_2644[11]_i_3_n_1\,
      DI(1) => \add_ln214_11_reg_2644[11]_i_4_n_1\,
      DI(0) => \add_ln214_11_reg_2644[11]_i_5_n_1\,
      O(3 downto 0) => D(11 downto 8),
      S(3) => \add_ln214_11_reg_2644[11]_i_6_n_1\,
      S(2) => \add_ln214_11_reg_2644[11]_i_7_n_1\,
      S(1) => \add_ln214_11_reg_2644[11]_i_8_n_1\,
      S(0) => \add_ln214_11_reg_2644[11]_i_9_n_1\
    );
\add_ln214_11_reg_2644_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln214_11_reg_2644_reg[11]_i_1_n_1\,
      CO(3) => \add_ln214_11_reg_2644_reg[15]_i_1_n_1\,
      CO(2) => \add_ln214_11_reg_2644_reg[15]_i_1_n_2\,
      CO(1) => \add_ln214_11_reg_2644_reg[15]_i_1_n_3\,
      CO(0) => \add_ln214_11_reg_2644_reg[15]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln214_11_reg_2644[15]_i_2_n_1\,
      DI(2) => \add_ln214_11_reg_2644[15]_i_3_n_1\,
      DI(1) => \add_ln214_11_reg_2644[15]_i_4_n_1\,
      DI(0) => \add_ln214_11_reg_2644[15]_i_5_n_1\,
      O(3 downto 0) => D(15 downto 12),
      S(3) => \add_ln214_11_reg_2644[15]_i_6_n_1\,
      S(2) => \add_ln214_11_reg_2644[15]_i_7_n_1\,
      S(1) => \add_ln214_11_reg_2644[15]_i_8_n_1\,
      S(0) => \add_ln214_11_reg_2644[15]_i_9_n_1\
    );
\add_ln214_11_reg_2644_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln214_11_reg_2644_reg[15]_i_1_n_1\,
      CO(3) => \add_ln214_11_reg_2644_reg[19]_i_1_n_1\,
      CO(2) => \add_ln214_11_reg_2644_reg[19]_i_1_n_2\,
      CO(1) => \add_ln214_11_reg_2644_reg[19]_i_1_n_3\,
      CO(0) => \add_ln214_11_reg_2644_reg[19]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln214_11_reg_2644[19]_i_2_n_1\,
      DI(2) => \add_ln214_11_reg_2644[19]_i_3_n_1\,
      DI(1) => \add_ln214_11_reg_2644[19]_i_4_n_1\,
      DI(0) => \add_ln214_11_reg_2644[19]_i_5_n_1\,
      O(3 downto 0) => D(19 downto 16),
      S(3) => \add_ln214_11_reg_2644[19]_i_6_n_1\,
      S(2) => \add_ln214_11_reg_2644[19]_i_7_n_1\,
      S(1) => \add_ln214_11_reg_2644[19]_i_8_n_1\,
      S(0) => \add_ln214_11_reg_2644[19]_i_9_n_1\
    );
\add_ln214_11_reg_2644_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln214_11_reg_2644_reg[19]_i_1_n_1\,
      CO(3) => \add_ln214_11_reg_2644_reg[23]_i_1_n_1\,
      CO(2) => \add_ln214_11_reg_2644_reg[23]_i_1_n_2\,
      CO(1) => \add_ln214_11_reg_2644_reg[23]_i_1_n_3\,
      CO(0) => \add_ln214_11_reg_2644_reg[23]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln214_11_reg_2644[23]_i_2_n_1\,
      DI(2) => \add_ln214_11_reg_2644[23]_i_3_n_1\,
      DI(1) => \add_ln214_11_reg_2644[23]_i_4_n_1\,
      DI(0) => \add_ln214_11_reg_2644[23]_i_5_n_1\,
      O(3 downto 0) => D(23 downto 20),
      S(3) => \add_ln214_11_reg_2644[23]_i_6_n_1\,
      S(2) => \add_ln214_11_reg_2644[23]_i_7_n_1\,
      S(1) => \add_ln214_11_reg_2644[23]_i_8_n_1\,
      S(0) => \add_ln214_11_reg_2644[23]_i_9_n_1\
    );
\add_ln214_11_reg_2644_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln214_11_reg_2644_reg[23]_i_1_n_1\,
      CO(3) => \add_ln214_11_reg_2644_reg[27]_i_1_n_1\,
      CO(2) => \add_ln214_11_reg_2644_reg[27]_i_1_n_2\,
      CO(1) => \add_ln214_11_reg_2644_reg[27]_i_1_n_3\,
      CO(0) => \add_ln214_11_reg_2644_reg[27]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln214_11_reg_2644[27]_i_2_n_1\,
      DI(2) => \add_ln214_11_reg_2644[27]_i_3_n_1\,
      DI(1) => \add_ln214_11_reg_2644[27]_i_4_n_1\,
      DI(0) => \add_ln214_11_reg_2644[27]_i_5_n_1\,
      O(3 downto 0) => D(27 downto 24),
      S(3) => \add_ln214_11_reg_2644[27]_i_6_n_1\,
      S(2) => \add_ln214_11_reg_2644[27]_i_7_n_1\,
      S(1) => \add_ln214_11_reg_2644[27]_i_8_n_1\,
      S(0) => \add_ln214_11_reg_2644[27]_i_9_n_1\
    );
\add_ln214_11_reg_2644_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln214_11_reg_2644_reg[27]_i_1_n_1\,
      CO(3) => \NLW_add_ln214_11_reg_2644_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \add_ln214_11_reg_2644_reg[31]_i_1_n_2\,
      CO(1) => \add_ln214_11_reg_2644_reg[31]_i_1_n_3\,
      CO(0) => \add_ln214_11_reg_2644_reg[31]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \add_ln214_11_reg_2644[31]_i_2_n_1\,
      DI(1) => \add_ln214_11_reg_2644[31]_i_3_n_1\,
      DI(0) => \add_ln214_11_reg_2644[31]_i_4_n_1\,
      O(3 downto 0) => D(31 downto 28),
      S(3) => S(0),
      S(2) => \add_ln214_11_reg_2644[31]_i_6_n_1\,
      S(1) => \add_ln214_11_reg_2644[31]_i_7_n_1\,
      S(0) => \add_ln214_11_reg_2644[31]_i_8_n_1\
    );
\add_ln214_11_reg_2644_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln214_11_reg_2644_reg[3]_i_1_n_1\,
      CO(2) => \add_ln214_11_reg_2644_reg[3]_i_1_n_2\,
      CO(1) => \add_ln214_11_reg_2644_reg[3]_i_1_n_3\,
      CO(0) => \add_ln214_11_reg_2644_reg[3]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln214_11_reg_2644[3]_i_2_n_1\,
      DI(2) => \add_ln214_11_reg_2644[3]_i_3_n_1\,
      DI(1) => \add_ln214_11_reg_2644[3]_i_4_n_1\,
      DI(0) => '0',
      O(3 downto 0) => D(3 downto 0),
      S(3) => \add_ln214_11_reg_2644[3]_i_5_n_1\,
      S(2) => \add_ln214_11_reg_2644[3]_i_6_n_1\,
      S(1) => \add_ln214_11_reg_2644[3]_i_7_n_1\,
      S(0) => \add_ln214_11_reg_2644[3]_i_8_n_1\
    );
\add_ln214_11_reg_2644_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln214_11_reg_2644_reg[3]_i_1_n_1\,
      CO(3) => \add_ln214_11_reg_2644_reg[7]_i_1_n_1\,
      CO(2) => \add_ln214_11_reg_2644_reg[7]_i_1_n_2\,
      CO(1) => \add_ln214_11_reg_2644_reg[7]_i_1_n_3\,
      CO(0) => \add_ln214_11_reg_2644_reg[7]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln214_11_reg_2644[7]_i_2_n_1\,
      DI(2) => \add_ln214_11_reg_2644[7]_i_3_n_1\,
      DI(1) => \add_ln214_11_reg_2644[7]_i_4_n_1\,
      DI(0) => \add_ln214_11_reg_2644[7]_i_5_n_1\,
      O(3 downto 0) => D(7 downto 4),
      S(3) => \add_ln214_11_reg_2644[7]_i_6_n_1\,
      S(2) => \add_ln214_11_reg_2644[7]_i_7_n_1\,
      S(1) => \add_ln214_11_reg_2644[7]_i_8_n_1\,
      S(0) => \add_ln214_11_reg_2644[7]_i_9_n_1\
    );
\ireg[32]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => in_data_A_0_TREADY_int,
      I1 => \^q\(2),
      I2 => \ireg_reg[0]\(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[32]_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^q\(2),
      I1 => in_data_A_0_TREADY_int,
      I2 => \ireg_reg[0]\(0),
      O => E(0)
    );
\odata[32]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \^q\(2),
      I1 => in_data_A_0_TREADY_int,
      O => \p_0_in__0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(0),
      Q => in_data_A_5_TDATA_int(0),
      R => ap_rst_n_inv
    );
\odata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(10),
      Q => in_data_A_5_TDATA_int(10),
      R => ap_rst_n_inv
    );
\odata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(11),
      Q => in_data_A_5_TDATA_int(11),
      R => ap_rst_n_inv
    );
\odata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(12),
      Q => in_data_A_5_TDATA_int(12),
      R => ap_rst_n_inv
    );
\odata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(13),
      Q => in_data_A_5_TDATA_int(13),
      R => ap_rst_n_inv
    );
\odata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(14),
      Q => in_data_A_5_TDATA_int(14),
      R => ap_rst_n_inv
    );
\odata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(15),
      Q => in_data_A_5_TDATA_int(15),
      R => ap_rst_n_inv
    );
\odata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(16),
      Q => in_data_A_5_TDATA_int(16),
      R => ap_rst_n_inv
    );
\odata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(17),
      Q => in_data_A_5_TDATA_int(17),
      R => ap_rst_n_inv
    );
\odata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(18),
      Q => in_data_A_5_TDATA_int(18),
      R => ap_rst_n_inv
    );
\odata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(19),
      Q => in_data_A_5_TDATA_int(19),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(1),
      Q => in_data_A_5_TDATA_int(1),
      R => ap_rst_n_inv
    );
\odata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(20),
      Q => in_data_A_5_TDATA_int(20),
      R => ap_rst_n_inv
    );
\odata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(21),
      Q => in_data_A_5_TDATA_int(21),
      R => ap_rst_n_inv
    );
\odata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(22),
      Q => in_data_A_5_TDATA_int(22),
      R => ap_rst_n_inv
    );
\odata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(23),
      Q => in_data_A_5_TDATA_int(23),
      R => ap_rst_n_inv
    );
\odata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(24),
      Q => in_data_A_5_TDATA_int(24),
      R => ap_rst_n_inv
    );
\odata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(25),
      Q => in_data_A_5_TDATA_int(25),
      R => ap_rst_n_inv
    );
\odata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(26),
      Q => in_data_A_5_TDATA_int(26),
      R => ap_rst_n_inv
    );
\odata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(27),
      Q => in_data_A_5_TDATA_int(27),
      R => ap_rst_n_inv
    );
\odata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(28),
      Q => in_data_A_5_TDATA_int(28),
      R => ap_rst_n_inv
    );
\odata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(29),
      Q => in_data_A_5_TDATA_int(29),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(2),
      Q => in_data_A_5_TDATA_int(2),
      R => ap_rst_n_inv
    );
\odata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(30),
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\odata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(31),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\odata_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(32),
      Q => \^q\(2),
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(3),
      Q => in_data_A_5_TDATA_int(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(4),
      Q => in_data_A_5_TDATA_int(4),
      R => ap_rst_n_inv
    );
\odata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(5),
      Q => in_data_A_5_TDATA_int(5),
      R => ap_rst_n_inv
    );
\odata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(6),
      Q => in_data_A_5_TDATA_int(6),
      R => ap_rst_n_inv
    );
\odata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(7),
      Q => in_data_A_5_TDATA_int(7),
      R => ap_rst_n_inv
    );
\odata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(8),
      Q => in_data_A_5_TDATA_int(8),
      R => ap_rst_n_inv
    );
\odata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(9),
      Q => in_data_A_5_TDATA_int(9),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_obuf_690 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln214_9_reg_2609_reg[31]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \add_ln214_9_reg_2609_reg[31]_0\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    \ireg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    \odata_reg[32]_0\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_obuf_690 : entity is "obuf";
end vector_add_1_mult_constant_0_0_obuf_690;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_obuf_690 is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \add_ln214_9_reg_2609[11]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_9_reg_2609[11]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_9_reg_2609[11]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_9_reg_2609[11]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln214_9_reg_2609[11]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_9_reg_2609[11]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_9_reg_2609[11]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_9_reg_2609[11]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln214_9_reg_2609[15]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_9_reg_2609[15]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_9_reg_2609[15]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_9_reg_2609[15]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln214_9_reg_2609[15]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_9_reg_2609[15]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_9_reg_2609[15]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_9_reg_2609[15]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln214_9_reg_2609[19]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_9_reg_2609[19]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_9_reg_2609[19]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_9_reg_2609[19]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln214_9_reg_2609[19]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_9_reg_2609[19]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_9_reg_2609[19]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_9_reg_2609[19]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln214_9_reg_2609[23]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_9_reg_2609[23]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_9_reg_2609[23]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_9_reg_2609[23]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln214_9_reg_2609[23]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_9_reg_2609[23]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_9_reg_2609[23]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_9_reg_2609[23]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln214_9_reg_2609[27]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_9_reg_2609[27]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_9_reg_2609[27]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_9_reg_2609[27]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln214_9_reg_2609[27]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_9_reg_2609[27]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_9_reg_2609[27]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_9_reg_2609[27]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln214_9_reg_2609[31]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_9_reg_2609[31]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_9_reg_2609[31]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_9_reg_2609[31]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_9_reg_2609[31]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_9_reg_2609[31]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_9_reg_2609[3]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_9_reg_2609[3]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_9_reg_2609[3]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_9_reg_2609[3]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln214_9_reg_2609[3]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_9_reg_2609[3]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_9_reg_2609[3]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_9_reg_2609[7]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_9_reg_2609[7]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_9_reg_2609[7]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_9_reg_2609[7]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln214_9_reg_2609[7]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_9_reg_2609[7]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_9_reg_2609[7]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_9_reg_2609[7]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln214_9_reg_2609_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln214_9_reg_2609_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_9_reg_2609_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_9_reg_2609_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln214_9_reg_2609_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln214_9_reg_2609_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_9_reg_2609_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_9_reg_2609_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln214_9_reg_2609_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln214_9_reg_2609_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_9_reg_2609_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_9_reg_2609_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln214_9_reg_2609_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln214_9_reg_2609_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_9_reg_2609_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_9_reg_2609_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln214_9_reg_2609_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln214_9_reg_2609_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_9_reg_2609_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_9_reg_2609_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln214_9_reg_2609_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_9_reg_2609_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_9_reg_2609_reg[31]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln214_9_reg_2609_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln214_9_reg_2609_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_9_reg_2609_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_9_reg_2609_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln214_9_reg_2609_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln214_9_reg_2609_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_9_reg_2609_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_9_reg_2609_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal in_data_A_4_TDATA_int : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC;
  signal \NLW_add_ln214_9_reg_2609_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute HLUTNM : string;
  attribute HLUTNM of \add_ln214_9_reg_2609[11]_i_2\ : label is "lutpair120";
  attribute HLUTNM of \add_ln214_9_reg_2609[11]_i_3\ : label is "lutpair119";
  attribute HLUTNM of \add_ln214_9_reg_2609[11]_i_4\ : label is "lutpair118";
  attribute HLUTNM of \add_ln214_9_reg_2609[11]_i_5\ : label is "lutpair117";
  attribute HLUTNM of \add_ln214_9_reg_2609[11]_i_6\ : label is "lutpair121";
  attribute HLUTNM of \add_ln214_9_reg_2609[11]_i_7\ : label is "lutpair120";
  attribute HLUTNM of \add_ln214_9_reg_2609[11]_i_8\ : label is "lutpair119";
  attribute HLUTNM of \add_ln214_9_reg_2609[11]_i_9\ : label is "lutpair118";
  attribute HLUTNM of \add_ln214_9_reg_2609[15]_i_2\ : label is "lutpair124";
  attribute HLUTNM of \add_ln214_9_reg_2609[15]_i_3\ : label is "lutpair123";
  attribute HLUTNM of \add_ln214_9_reg_2609[15]_i_4\ : label is "lutpair122";
  attribute HLUTNM of \add_ln214_9_reg_2609[15]_i_5\ : label is "lutpair121";
  attribute HLUTNM of \add_ln214_9_reg_2609[15]_i_6\ : label is "lutpair125";
  attribute HLUTNM of \add_ln214_9_reg_2609[15]_i_7\ : label is "lutpair124";
  attribute HLUTNM of \add_ln214_9_reg_2609[15]_i_8\ : label is "lutpair123";
  attribute HLUTNM of \add_ln214_9_reg_2609[15]_i_9\ : label is "lutpair122";
  attribute HLUTNM of \add_ln214_9_reg_2609[19]_i_2\ : label is "lutpair128";
  attribute HLUTNM of \add_ln214_9_reg_2609[19]_i_3\ : label is "lutpair127";
  attribute HLUTNM of \add_ln214_9_reg_2609[19]_i_4\ : label is "lutpair126";
  attribute HLUTNM of \add_ln214_9_reg_2609[19]_i_5\ : label is "lutpair125";
  attribute HLUTNM of \add_ln214_9_reg_2609[19]_i_6\ : label is "lutpair129";
  attribute HLUTNM of \add_ln214_9_reg_2609[19]_i_7\ : label is "lutpair128";
  attribute HLUTNM of \add_ln214_9_reg_2609[19]_i_8\ : label is "lutpair127";
  attribute HLUTNM of \add_ln214_9_reg_2609[19]_i_9\ : label is "lutpair126";
  attribute HLUTNM of \add_ln214_9_reg_2609[23]_i_2\ : label is "lutpair132";
  attribute HLUTNM of \add_ln214_9_reg_2609[23]_i_3\ : label is "lutpair131";
  attribute HLUTNM of \add_ln214_9_reg_2609[23]_i_4\ : label is "lutpair130";
  attribute HLUTNM of \add_ln214_9_reg_2609[23]_i_5\ : label is "lutpair129";
  attribute HLUTNM of \add_ln214_9_reg_2609[23]_i_6\ : label is "lutpair133";
  attribute HLUTNM of \add_ln214_9_reg_2609[23]_i_7\ : label is "lutpair132";
  attribute HLUTNM of \add_ln214_9_reg_2609[23]_i_8\ : label is "lutpair131";
  attribute HLUTNM of \add_ln214_9_reg_2609[23]_i_9\ : label is "lutpair130";
  attribute HLUTNM of \add_ln214_9_reg_2609[27]_i_2\ : label is "lutpair136";
  attribute HLUTNM of \add_ln214_9_reg_2609[27]_i_3\ : label is "lutpair135";
  attribute HLUTNM of \add_ln214_9_reg_2609[27]_i_4\ : label is "lutpair134";
  attribute HLUTNM of \add_ln214_9_reg_2609[27]_i_5\ : label is "lutpair133";
  attribute HLUTNM of \add_ln214_9_reg_2609[27]_i_6\ : label is "lutpair137";
  attribute HLUTNM of \add_ln214_9_reg_2609[27]_i_7\ : label is "lutpair136";
  attribute HLUTNM of \add_ln214_9_reg_2609[27]_i_8\ : label is "lutpair135";
  attribute HLUTNM of \add_ln214_9_reg_2609[27]_i_9\ : label is "lutpair134";
  attribute HLUTNM of \add_ln214_9_reg_2609[31]_i_2\ : label is "lutpair139";
  attribute HLUTNM of \add_ln214_9_reg_2609[31]_i_3\ : label is "lutpair138";
  attribute HLUTNM of \add_ln214_9_reg_2609[31]_i_4\ : label is "lutpair137";
  attribute HLUTNM of \add_ln214_9_reg_2609[31]_i_7\ : label is "lutpair139";
  attribute HLUTNM of \add_ln214_9_reg_2609[31]_i_8\ : label is "lutpair138";
  attribute HLUTNM of \add_ln214_9_reg_2609[3]_i_2\ : label is "lutpair112";
  attribute HLUTNM of \add_ln214_9_reg_2609[3]_i_5\ : label is "lutpair113";
  attribute HLUTNM of \add_ln214_9_reg_2609[3]_i_6\ : label is "lutpair112";
  attribute HLUTNM of \add_ln214_9_reg_2609[7]_i_2\ : label is "lutpair116";
  attribute HLUTNM of \add_ln214_9_reg_2609[7]_i_3\ : label is "lutpair115";
  attribute HLUTNM of \add_ln214_9_reg_2609[7]_i_4\ : label is "lutpair114";
  attribute HLUTNM of \add_ln214_9_reg_2609[7]_i_5\ : label is "lutpair113";
  attribute HLUTNM of \add_ln214_9_reg_2609[7]_i_6\ : label is "lutpair117";
  attribute HLUTNM of \add_ln214_9_reg_2609[7]_i_7\ : label is "lutpair116";
  attribute HLUTNM of \add_ln214_9_reg_2609[7]_i_8\ : label is "lutpair115";
  attribute HLUTNM of \add_ln214_9_reg_2609[7]_i_9\ : label is "lutpair114";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[32]_i_1__3\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \ireg[32]_i_2__3\ : label is "soft_lutpair219";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
\add_ln214_9_reg_2609[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_9_reg_2609_reg[31]\(10),
      I1 => in_data_A_4_TDATA_int(10),
      I2 => \add_ln214_9_reg_2609_reg[31]_0\(10),
      O => \add_ln214_9_reg_2609[11]_i_2_n_1\
    );
\add_ln214_9_reg_2609[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_9_reg_2609_reg[31]\(9),
      I1 => in_data_A_4_TDATA_int(9),
      I2 => \add_ln214_9_reg_2609_reg[31]_0\(9),
      O => \add_ln214_9_reg_2609[11]_i_3_n_1\
    );
\add_ln214_9_reg_2609[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_9_reg_2609_reg[31]\(8),
      I1 => in_data_A_4_TDATA_int(8),
      I2 => \add_ln214_9_reg_2609_reg[31]_0\(8),
      O => \add_ln214_9_reg_2609[11]_i_4_n_1\
    );
\add_ln214_9_reg_2609[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_9_reg_2609_reg[31]\(7),
      I1 => in_data_A_4_TDATA_int(7),
      I2 => \add_ln214_9_reg_2609_reg[31]_0\(7),
      O => \add_ln214_9_reg_2609[11]_i_5_n_1\
    );
\add_ln214_9_reg_2609[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_9_reg_2609_reg[31]\(11),
      I1 => in_data_A_4_TDATA_int(11),
      I2 => \add_ln214_9_reg_2609_reg[31]_0\(11),
      I3 => \add_ln214_9_reg_2609[11]_i_2_n_1\,
      O => \add_ln214_9_reg_2609[11]_i_6_n_1\
    );
\add_ln214_9_reg_2609[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_9_reg_2609_reg[31]\(10),
      I1 => in_data_A_4_TDATA_int(10),
      I2 => \add_ln214_9_reg_2609_reg[31]_0\(10),
      I3 => \add_ln214_9_reg_2609[11]_i_3_n_1\,
      O => \add_ln214_9_reg_2609[11]_i_7_n_1\
    );
\add_ln214_9_reg_2609[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_9_reg_2609_reg[31]\(9),
      I1 => in_data_A_4_TDATA_int(9),
      I2 => \add_ln214_9_reg_2609_reg[31]_0\(9),
      I3 => \add_ln214_9_reg_2609[11]_i_4_n_1\,
      O => \add_ln214_9_reg_2609[11]_i_8_n_1\
    );
\add_ln214_9_reg_2609[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_9_reg_2609_reg[31]\(8),
      I1 => in_data_A_4_TDATA_int(8),
      I2 => \add_ln214_9_reg_2609_reg[31]_0\(8),
      I3 => \add_ln214_9_reg_2609[11]_i_5_n_1\,
      O => \add_ln214_9_reg_2609[11]_i_9_n_1\
    );
\add_ln214_9_reg_2609[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_9_reg_2609_reg[31]\(14),
      I1 => in_data_A_4_TDATA_int(14),
      I2 => \add_ln214_9_reg_2609_reg[31]_0\(14),
      O => \add_ln214_9_reg_2609[15]_i_2_n_1\
    );
\add_ln214_9_reg_2609[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_9_reg_2609_reg[31]\(13),
      I1 => in_data_A_4_TDATA_int(13),
      I2 => \add_ln214_9_reg_2609_reg[31]_0\(13),
      O => \add_ln214_9_reg_2609[15]_i_3_n_1\
    );
\add_ln214_9_reg_2609[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_9_reg_2609_reg[31]\(12),
      I1 => in_data_A_4_TDATA_int(12),
      I2 => \add_ln214_9_reg_2609_reg[31]_0\(12),
      O => \add_ln214_9_reg_2609[15]_i_4_n_1\
    );
\add_ln214_9_reg_2609[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_9_reg_2609_reg[31]\(11),
      I1 => in_data_A_4_TDATA_int(11),
      I2 => \add_ln214_9_reg_2609_reg[31]_0\(11),
      O => \add_ln214_9_reg_2609[15]_i_5_n_1\
    );
\add_ln214_9_reg_2609[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_9_reg_2609_reg[31]\(15),
      I1 => in_data_A_4_TDATA_int(15),
      I2 => \add_ln214_9_reg_2609_reg[31]_0\(15),
      I3 => \add_ln214_9_reg_2609[15]_i_2_n_1\,
      O => \add_ln214_9_reg_2609[15]_i_6_n_1\
    );
\add_ln214_9_reg_2609[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_9_reg_2609_reg[31]\(14),
      I1 => in_data_A_4_TDATA_int(14),
      I2 => \add_ln214_9_reg_2609_reg[31]_0\(14),
      I3 => \add_ln214_9_reg_2609[15]_i_3_n_1\,
      O => \add_ln214_9_reg_2609[15]_i_7_n_1\
    );
\add_ln214_9_reg_2609[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_9_reg_2609_reg[31]\(13),
      I1 => in_data_A_4_TDATA_int(13),
      I2 => \add_ln214_9_reg_2609_reg[31]_0\(13),
      I3 => \add_ln214_9_reg_2609[15]_i_4_n_1\,
      O => \add_ln214_9_reg_2609[15]_i_8_n_1\
    );
\add_ln214_9_reg_2609[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_9_reg_2609_reg[31]\(12),
      I1 => in_data_A_4_TDATA_int(12),
      I2 => \add_ln214_9_reg_2609_reg[31]_0\(12),
      I3 => \add_ln214_9_reg_2609[15]_i_5_n_1\,
      O => \add_ln214_9_reg_2609[15]_i_9_n_1\
    );
\add_ln214_9_reg_2609[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_9_reg_2609_reg[31]\(18),
      I1 => in_data_A_4_TDATA_int(18),
      I2 => \add_ln214_9_reg_2609_reg[31]_0\(18),
      O => \add_ln214_9_reg_2609[19]_i_2_n_1\
    );
\add_ln214_9_reg_2609[19]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_9_reg_2609_reg[31]\(17),
      I1 => in_data_A_4_TDATA_int(17),
      I2 => \add_ln214_9_reg_2609_reg[31]_0\(17),
      O => \add_ln214_9_reg_2609[19]_i_3_n_1\
    );
\add_ln214_9_reg_2609[19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_9_reg_2609_reg[31]\(16),
      I1 => in_data_A_4_TDATA_int(16),
      I2 => \add_ln214_9_reg_2609_reg[31]_0\(16),
      O => \add_ln214_9_reg_2609[19]_i_4_n_1\
    );
\add_ln214_9_reg_2609[19]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_9_reg_2609_reg[31]\(15),
      I1 => in_data_A_4_TDATA_int(15),
      I2 => \add_ln214_9_reg_2609_reg[31]_0\(15),
      O => \add_ln214_9_reg_2609[19]_i_5_n_1\
    );
\add_ln214_9_reg_2609[19]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_9_reg_2609_reg[31]\(19),
      I1 => in_data_A_4_TDATA_int(19),
      I2 => \add_ln214_9_reg_2609_reg[31]_0\(19),
      I3 => \add_ln214_9_reg_2609[19]_i_2_n_1\,
      O => \add_ln214_9_reg_2609[19]_i_6_n_1\
    );
\add_ln214_9_reg_2609[19]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_9_reg_2609_reg[31]\(18),
      I1 => in_data_A_4_TDATA_int(18),
      I2 => \add_ln214_9_reg_2609_reg[31]_0\(18),
      I3 => \add_ln214_9_reg_2609[19]_i_3_n_1\,
      O => \add_ln214_9_reg_2609[19]_i_7_n_1\
    );
\add_ln214_9_reg_2609[19]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_9_reg_2609_reg[31]\(17),
      I1 => in_data_A_4_TDATA_int(17),
      I2 => \add_ln214_9_reg_2609_reg[31]_0\(17),
      I3 => \add_ln214_9_reg_2609[19]_i_4_n_1\,
      O => \add_ln214_9_reg_2609[19]_i_8_n_1\
    );
\add_ln214_9_reg_2609[19]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_9_reg_2609_reg[31]\(16),
      I1 => in_data_A_4_TDATA_int(16),
      I2 => \add_ln214_9_reg_2609_reg[31]_0\(16),
      I3 => \add_ln214_9_reg_2609[19]_i_5_n_1\,
      O => \add_ln214_9_reg_2609[19]_i_9_n_1\
    );
\add_ln214_9_reg_2609[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_9_reg_2609_reg[31]\(22),
      I1 => in_data_A_4_TDATA_int(22),
      I2 => \add_ln214_9_reg_2609_reg[31]_0\(22),
      O => \add_ln214_9_reg_2609[23]_i_2_n_1\
    );
\add_ln214_9_reg_2609[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_9_reg_2609_reg[31]\(21),
      I1 => in_data_A_4_TDATA_int(21),
      I2 => \add_ln214_9_reg_2609_reg[31]_0\(21),
      O => \add_ln214_9_reg_2609[23]_i_3_n_1\
    );
\add_ln214_9_reg_2609[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_9_reg_2609_reg[31]\(20),
      I1 => in_data_A_4_TDATA_int(20),
      I2 => \add_ln214_9_reg_2609_reg[31]_0\(20),
      O => \add_ln214_9_reg_2609[23]_i_4_n_1\
    );
\add_ln214_9_reg_2609[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_9_reg_2609_reg[31]\(19),
      I1 => in_data_A_4_TDATA_int(19),
      I2 => \add_ln214_9_reg_2609_reg[31]_0\(19),
      O => \add_ln214_9_reg_2609[23]_i_5_n_1\
    );
\add_ln214_9_reg_2609[23]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_9_reg_2609_reg[31]\(23),
      I1 => in_data_A_4_TDATA_int(23),
      I2 => \add_ln214_9_reg_2609_reg[31]_0\(23),
      I3 => \add_ln214_9_reg_2609[23]_i_2_n_1\,
      O => \add_ln214_9_reg_2609[23]_i_6_n_1\
    );
\add_ln214_9_reg_2609[23]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_9_reg_2609_reg[31]\(22),
      I1 => in_data_A_4_TDATA_int(22),
      I2 => \add_ln214_9_reg_2609_reg[31]_0\(22),
      I3 => \add_ln214_9_reg_2609[23]_i_3_n_1\,
      O => \add_ln214_9_reg_2609[23]_i_7_n_1\
    );
\add_ln214_9_reg_2609[23]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_9_reg_2609_reg[31]\(21),
      I1 => in_data_A_4_TDATA_int(21),
      I2 => \add_ln214_9_reg_2609_reg[31]_0\(21),
      I3 => \add_ln214_9_reg_2609[23]_i_4_n_1\,
      O => \add_ln214_9_reg_2609[23]_i_8_n_1\
    );
\add_ln214_9_reg_2609[23]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_9_reg_2609_reg[31]\(20),
      I1 => in_data_A_4_TDATA_int(20),
      I2 => \add_ln214_9_reg_2609_reg[31]_0\(20),
      I3 => \add_ln214_9_reg_2609[23]_i_5_n_1\,
      O => \add_ln214_9_reg_2609[23]_i_9_n_1\
    );
\add_ln214_9_reg_2609[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_9_reg_2609_reg[31]\(26),
      I1 => in_data_A_4_TDATA_int(26),
      I2 => \add_ln214_9_reg_2609_reg[31]_0\(26),
      O => \add_ln214_9_reg_2609[27]_i_2_n_1\
    );
\add_ln214_9_reg_2609[27]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_9_reg_2609_reg[31]\(25),
      I1 => in_data_A_4_TDATA_int(25),
      I2 => \add_ln214_9_reg_2609_reg[31]_0\(25),
      O => \add_ln214_9_reg_2609[27]_i_3_n_1\
    );
\add_ln214_9_reg_2609[27]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_9_reg_2609_reg[31]\(24),
      I1 => in_data_A_4_TDATA_int(24),
      I2 => \add_ln214_9_reg_2609_reg[31]_0\(24),
      O => \add_ln214_9_reg_2609[27]_i_4_n_1\
    );
\add_ln214_9_reg_2609[27]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_9_reg_2609_reg[31]\(23),
      I1 => in_data_A_4_TDATA_int(23),
      I2 => \add_ln214_9_reg_2609_reg[31]_0\(23),
      O => \add_ln214_9_reg_2609[27]_i_5_n_1\
    );
\add_ln214_9_reg_2609[27]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_9_reg_2609_reg[31]\(27),
      I1 => in_data_A_4_TDATA_int(27),
      I2 => \add_ln214_9_reg_2609_reg[31]_0\(27),
      I3 => \add_ln214_9_reg_2609[27]_i_2_n_1\,
      O => \add_ln214_9_reg_2609[27]_i_6_n_1\
    );
\add_ln214_9_reg_2609[27]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_9_reg_2609_reg[31]\(26),
      I1 => in_data_A_4_TDATA_int(26),
      I2 => \add_ln214_9_reg_2609_reg[31]_0\(26),
      I3 => \add_ln214_9_reg_2609[27]_i_3_n_1\,
      O => \add_ln214_9_reg_2609[27]_i_7_n_1\
    );
\add_ln214_9_reg_2609[27]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_9_reg_2609_reg[31]\(25),
      I1 => in_data_A_4_TDATA_int(25),
      I2 => \add_ln214_9_reg_2609_reg[31]_0\(25),
      I3 => \add_ln214_9_reg_2609[27]_i_4_n_1\,
      O => \add_ln214_9_reg_2609[27]_i_8_n_1\
    );
\add_ln214_9_reg_2609[27]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_9_reg_2609_reg[31]\(24),
      I1 => in_data_A_4_TDATA_int(24),
      I2 => \add_ln214_9_reg_2609_reg[31]_0\(24),
      I3 => \add_ln214_9_reg_2609[27]_i_5_n_1\,
      O => \add_ln214_9_reg_2609[27]_i_9_n_1\
    );
\add_ln214_9_reg_2609[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_9_reg_2609_reg[31]\(29),
      I1 => in_data_A_4_TDATA_int(29),
      I2 => \add_ln214_9_reg_2609_reg[31]_0\(29),
      O => \add_ln214_9_reg_2609[31]_i_2_n_1\
    );
\add_ln214_9_reg_2609[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_9_reg_2609_reg[31]\(28),
      I1 => in_data_A_4_TDATA_int(28),
      I2 => \add_ln214_9_reg_2609_reg[31]_0\(28),
      O => \add_ln214_9_reg_2609[31]_i_3_n_1\
    );
\add_ln214_9_reg_2609[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_9_reg_2609_reg[31]\(27),
      I1 => in_data_A_4_TDATA_int(27),
      I2 => \add_ln214_9_reg_2609_reg[31]_0\(27),
      O => \add_ln214_9_reg_2609[31]_i_4_n_1\
    );
\add_ln214_9_reg_2609[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_9_reg_2609[31]_i_2_n_1\,
      I1 => \^q\(0),
      I2 => \add_ln214_9_reg_2609_reg[31]\(30),
      I3 => \add_ln214_9_reg_2609_reg[31]_0\(30),
      O => \add_ln214_9_reg_2609[31]_i_6_n_1\
    );
\add_ln214_9_reg_2609[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_9_reg_2609_reg[31]\(29),
      I1 => in_data_A_4_TDATA_int(29),
      I2 => \add_ln214_9_reg_2609_reg[31]_0\(29),
      I3 => \add_ln214_9_reg_2609[31]_i_3_n_1\,
      O => \add_ln214_9_reg_2609[31]_i_7_n_1\
    );
\add_ln214_9_reg_2609[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_9_reg_2609_reg[31]\(28),
      I1 => in_data_A_4_TDATA_int(28),
      I2 => \add_ln214_9_reg_2609_reg[31]_0\(28),
      I3 => \add_ln214_9_reg_2609[31]_i_4_n_1\,
      O => \add_ln214_9_reg_2609[31]_i_8_n_1\
    );
\add_ln214_9_reg_2609[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_9_reg_2609_reg[31]\(2),
      I1 => in_data_A_4_TDATA_int(2),
      I2 => \add_ln214_9_reg_2609_reg[31]_0\(2),
      O => \add_ln214_9_reg_2609[3]_i_2_n_1\
    );
\add_ln214_9_reg_2609[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_9_reg_2609_reg[31]\(1),
      I1 => in_data_A_4_TDATA_int(1),
      I2 => \add_ln214_9_reg_2609_reg[31]_0\(1),
      O => \add_ln214_9_reg_2609[3]_i_3_n_1\
    );
\add_ln214_9_reg_2609[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_9_reg_2609_reg[31]\(0),
      I1 => in_data_A_4_TDATA_int(0),
      I2 => \add_ln214_9_reg_2609_reg[31]_0\(0),
      O => \add_ln214_9_reg_2609[3]_i_4_n_1\
    );
\add_ln214_9_reg_2609[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_9_reg_2609_reg[31]\(3),
      I1 => in_data_A_4_TDATA_int(3),
      I2 => \add_ln214_9_reg_2609_reg[31]_0\(3),
      I3 => \add_ln214_9_reg_2609[3]_i_2_n_1\,
      O => \add_ln214_9_reg_2609[3]_i_5_n_1\
    );
\add_ln214_9_reg_2609[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_9_reg_2609_reg[31]\(2),
      I1 => in_data_A_4_TDATA_int(2),
      I2 => \add_ln214_9_reg_2609_reg[31]_0\(2),
      I3 => \add_ln214_9_reg_2609[3]_i_3_n_1\,
      O => \add_ln214_9_reg_2609[3]_i_6_n_1\
    );
\add_ln214_9_reg_2609[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_9_reg_2609_reg[31]\(1),
      I1 => in_data_A_4_TDATA_int(1),
      I2 => \add_ln214_9_reg_2609_reg[31]_0\(1),
      I3 => \add_ln214_9_reg_2609[3]_i_4_n_1\,
      O => \add_ln214_9_reg_2609[3]_i_7_n_1\
    );
\add_ln214_9_reg_2609[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \add_ln214_9_reg_2609_reg[31]\(0),
      I1 => in_data_A_4_TDATA_int(0),
      I2 => \add_ln214_9_reg_2609_reg[31]_0\(0),
      O => \add_ln214_9_reg_2609[3]_i_8_n_1\
    );
\add_ln214_9_reg_2609[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_9_reg_2609_reg[31]\(6),
      I1 => in_data_A_4_TDATA_int(6),
      I2 => \add_ln214_9_reg_2609_reg[31]_0\(6),
      O => \add_ln214_9_reg_2609[7]_i_2_n_1\
    );
\add_ln214_9_reg_2609[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_9_reg_2609_reg[31]\(5),
      I1 => in_data_A_4_TDATA_int(5),
      I2 => \add_ln214_9_reg_2609_reg[31]_0\(5),
      O => \add_ln214_9_reg_2609[7]_i_3_n_1\
    );
\add_ln214_9_reg_2609[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_9_reg_2609_reg[31]\(4),
      I1 => in_data_A_4_TDATA_int(4),
      I2 => \add_ln214_9_reg_2609_reg[31]_0\(4),
      O => \add_ln214_9_reg_2609[7]_i_4_n_1\
    );
\add_ln214_9_reg_2609[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_9_reg_2609_reg[31]\(3),
      I1 => in_data_A_4_TDATA_int(3),
      I2 => \add_ln214_9_reg_2609_reg[31]_0\(3),
      O => \add_ln214_9_reg_2609[7]_i_5_n_1\
    );
\add_ln214_9_reg_2609[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_9_reg_2609_reg[31]\(7),
      I1 => in_data_A_4_TDATA_int(7),
      I2 => \add_ln214_9_reg_2609_reg[31]_0\(7),
      I3 => \add_ln214_9_reg_2609[7]_i_2_n_1\,
      O => \add_ln214_9_reg_2609[7]_i_6_n_1\
    );
\add_ln214_9_reg_2609[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_9_reg_2609_reg[31]\(6),
      I1 => in_data_A_4_TDATA_int(6),
      I2 => \add_ln214_9_reg_2609_reg[31]_0\(6),
      I3 => \add_ln214_9_reg_2609[7]_i_3_n_1\,
      O => \add_ln214_9_reg_2609[7]_i_7_n_1\
    );
\add_ln214_9_reg_2609[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_9_reg_2609_reg[31]\(5),
      I1 => in_data_A_4_TDATA_int(5),
      I2 => \add_ln214_9_reg_2609_reg[31]_0\(5),
      I3 => \add_ln214_9_reg_2609[7]_i_4_n_1\,
      O => \add_ln214_9_reg_2609[7]_i_8_n_1\
    );
\add_ln214_9_reg_2609[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_9_reg_2609_reg[31]\(4),
      I1 => in_data_A_4_TDATA_int(4),
      I2 => \add_ln214_9_reg_2609_reg[31]_0\(4),
      I3 => \add_ln214_9_reg_2609[7]_i_5_n_1\,
      O => \add_ln214_9_reg_2609[7]_i_9_n_1\
    );
\add_ln214_9_reg_2609_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln214_9_reg_2609_reg[7]_i_1_n_1\,
      CO(3) => \add_ln214_9_reg_2609_reg[11]_i_1_n_1\,
      CO(2) => \add_ln214_9_reg_2609_reg[11]_i_1_n_2\,
      CO(1) => \add_ln214_9_reg_2609_reg[11]_i_1_n_3\,
      CO(0) => \add_ln214_9_reg_2609_reg[11]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln214_9_reg_2609[11]_i_2_n_1\,
      DI(2) => \add_ln214_9_reg_2609[11]_i_3_n_1\,
      DI(1) => \add_ln214_9_reg_2609[11]_i_4_n_1\,
      DI(0) => \add_ln214_9_reg_2609[11]_i_5_n_1\,
      O(3 downto 0) => D(11 downto 8),
      S(3) => \add_ln214_9_reg_2609[11]_i_6_n_1\,
      S(2) => \add_ln214_9_reg_2609[11]_i_7_n_1\,
      S(1) => \add_ln214_9_reg_2609[11]_i_8_n_1\,
      S(0) => \add_ln214_9_reg_2609[11]_i_9_n_1\
    );
\add_ln214_9_reg_2609_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln214_9_reg_2609_reg[11]_i_1_n_1\,
      CO(3) => \add_ln214_9_reg_2609_reg[15]_i_1_n_1\,
      CO(2) => \add_ln214_9_reg_2609_reg[15]_i_1_n_2\,
      CO(1) => \add_ln214_9_reg_2609_reg[15]_i_1_n_3\,
      CO(0) => \add_ln214_9_reg_2609_reg[15]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln214_9_reg_2609[15]_i_2_n_1\,
      DI(2) => \add_ln214_9_reg_2609[15]_i_3_n_1\,
      DI(1) => \add_ln214_9_reg_2609[15]_i_4_n_1\,
      DI(0) => \add_ln214_9_reg_2609[15]_i_5_n_1\,
      O(3 downto 0) => D(15 downto 12),
      S(3) => \add_ln214_9_reg_2609[15]_i_6_n_1\,
      S(2) => \add_ln214_9_reg_2609[15]_i_7_n_1\,
      S(1) => \add_ln214_9_reg_2609[15]_i_8_n_1\,
      S(0) => \add_ln214_9_reg_2609[15]_i_9_n_1\
    );
\add_ln214_9_reg_2609_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln214_9_reg_2609_reg[15]_i_1_n_1\,
      CO(3) => \add_ln214_9_reg_2609_reg[19]_i_1_n_1\,
      CO(2) => \add_ln214_9_reg_2609_reg[19]_i_1_n_2\,
      CO(1) => \add_ln214_9_reg_2609_reg[19]_i_1_n_3\,
      CO(0) => \add_ln214_9_reg_2609_reg[19]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln214_9_reg_2609[19]_i_2_n_1\,
      DI(2) => \add_ln214_9_reg_2609[19]_i_3_n_1\,
      DI(1) => \add_ln214_9_reg_2609[19]_i_4_n_1\,
      DI(0) => \add_ln214_9_reg_2609[19]_i_5_n_1\,
      O(3 downto 0) => D(19 downto 16),
      S(3) => \add_ln214_9_reg_2609[19]_i_6_n_1\,
      S(2) => \add_ln214_9_reg_2609[19]_i_7_n_1\,
      S(1) => \add_ln214_9_reg_2609[19]_i_8_n_1\,
      S(0) => \add_ln214_9_reg_2609[19]_i_9_n_1\
    );
\add_ln214_9_reg_2609_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln214_9_reg_2609_reg[19]_i_1_n_1\,
      CO(3) => \add_ln214_9_reg_2609_reg[23]_i_1_n_1\,
      CO(2) => \add_ln214_9_reg_2609_reg[23]_i_1_n_2\,
      CO(1) => \add_ln214_9_reg_2609_reg[23]_i_1_n_3\,
      CO(0) => \add_ln214_9_reg_2609_reg[23]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln214_9_reg_2609[23]_i_2_n_1\,
      DI(2) => \add_ln214_9_reg_2609[23]_i_3_n_1\,
      DI(1) => \add_ln214_9_reg_2609[23]_i_4_n_1\,
      DI(0) => \add_ln214_9_reg_2609[23]_i_5_n_1\,
      O(3 downto 0) => D(23 downto 20),
      S(3) => \add_ln214_9_reg_2609[23]_i_6_n_1\,
      S(2) => \add_ln214_9_reg_2609[23]_i_7_n_1\,
      S(1) => \add_ln214_9_reg_2609[23]_i_8_n_1\,
      S(0) => \add_ln214_9_reg_2609[23]_i_9_n_1\
    );
\add_ln214_9_reg_2609_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln214_9_reg_2609_reg[23]_i_1_n_1\,
      CO(3) => \add_ln214_9_reg_2609_reg[27]_i_1_n_1\,
      CO(2) => \add_ln214_9_reg_2609_reg[27]_i_1_n_2\,
      CO(1) => \add_ln214_9_reg_2609_reg[27]_i_1_n_3\,
      CO(0) => \add_ln214_9_reg_2609_reg[27]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln214_9_reg_2609[27]_i_2_n_1\,
      DI(2) => \add_ln214_9_reg_2609[27]_i_3_n_1\,
      DI(1) => \add_ln214_9_reg_2609[27]_i_4_n_1\,
      DI(0) => \add_ln214_9_reg_2609[27]_i_5_n_1\,
      O(3 downto 0) => D(27 downto 24),
      S(3) => \add_ln214_9_reg_2609[27]_i_6_n_1\,
      S(2) => \add_ln214_9_reg_2609[27]_i_7_n_1\,
      S(1) => \add_ln214_9_reg_2609[27]_i_8_n_1\,
      S(0) => \add_ln214_9_reg_2609[27]_i_9_n_1\
    );
\add_ln214_9_reg_2609_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln214_9_reg_2609_reg[27]_i_1_n_1\,
      CO(3) => \NLW_add_ln214_9_reg_2609_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \add_ln214_9_reg_2609_reg[31]_i_1_n_2\,
      CO(1) => \add_ln214_9_reg_2609_reg[31]_i_1_n_3\,
      CO(0) => \add_ln214_9_reg_2609_reg[31]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \add_ln214_9_reg_2609[31]_i_2_n_1\,
      DI(1) => \add_ln214_9_reg_2609[31]_i_3_n_1\,
      DI(0) => \add_ln214_9_reg_2609[31]_i_4_n_1\,
      O(3 downto 0) => D(31 downto 28),
      S(3) => S(0),
      S(2) => \add_ln214_9_reg_2609[31]_i_6_n_1\,
      S(1) => \add_ln214_9_reg_2609[31]_i_7_n_1\,
      S(0) => \add_ln214_9_reg_2609[31]_i_8_n_1\
    );
\add_ln214_9_reg_2609_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln214_9_reg_2609_reg[3]_i_1_n_1\,
      CO(2) => \add_ln214_9_reg_2609_reg[3]_i_1_n_2\,
      CO(1) => \add_ln214_9_reg_2609_reg[3]_i_1_n_3\,
      CO(0) => \add_ln214_9_reg_2609_reg[3]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln214_9_reg_2609[3]_i_2_n_1\,
      DI(2) => \add_ln214_9_reg_2609[3]_i_3_n_1\,
      DI(1) => \add_ln214_9_reg_2609[3]_i_4_n_1\,
      DI(0) => '0',
      O(3 downto 0) => D(3 downto 0),
      S(3) => \add_ln214_9_reg_2609[3]_i_5_n_1\,
      S(2) => \add_ln214_9_reg_2609[3]_i_6_n_1\,
      S(1) => \add_ln214_9_reg_2609[3]_i_7_n_1\,
      S(0) => \add_ln214_9_reg_2609[3]_i_8_n_1\
    );
\add_ln214_9_reg_2609_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln214_9_reg_2609_reg[3]_i_1_n_1\,
      CO(3) => \add_ln214_9_reg_2609_reg[7]_i_1_n_1\,
      CO(2) => \add_ln214_9_reg_2609_reg[7]_i_1_n_2\,
      CO(1) => \add_ln214_9_reg_2609_reg[7]_i_1_n_3\,
      CO(0) => \add_ln214_9_reg_2609_reg[7]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln214_9_reg_2609[7]_i_2_n_1\,
      DI(2) => \add_ln214_9_reg_2609[7]_i_3_n_1\,
      DI(1) => \add_ln214_9_reg_2609[7]_i_4_n_1\,
      DI(0) => \add_ln214_9_reg_2609[7]_i_5_n_1\,
      O(3 downto 0) => D(7 downto 4),
      S(3) => \add_ln214_9_reg_2609[7]_i_6_n_1\,
      S(2) => \add_ln214_9_reg_2609[7]_i_7_n_1\,
      S(1) => \add_ln214_9_reg_2609[7]_i_8_n_1\,
      S(0) => \add_ln214_9_reg_2609[7]_i_9_n_1\
    );
\ireg[32]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => in_data_A_0_TREADY_int,
      I1 => \^q\(2),
      I2 => \ireg_reg[0]\(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[32]_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^q\(2),
      I1 => in_data_A_0_TREADY_int,
      I2 => \ireg_reg[0]\(0),
      O => E(0)
    );
\odata[32]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \^q\(2),
      I1 => in_data_A_0_TREADY_int,
      O => \p_0_in__0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(0),
      Q => in_data_A_4_TDATA_int(0),
      R => ap_rst_n_inv
    );
\odata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(10),
      Q => in_data_A_4_TDATA_int(10),
      R => ap_rst_n_inv
    );
\odata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(11),
      Q => in_data_A_4_TDATA_int(11),
      R => ap_rst_n_inv
    );
\odata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(12),
      Q => in_data_A_4_TDATA_int(12),
      R => ap_rst_n_inv
    );
\odata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(13),
      Q => in_data_A_4_TDATA_int(13),
      R => ap_rst_n_inv
    );
\odata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(14),
      Q => in_data_A_4_TDATA_int(14),
      R => ap_rst_n_inv
    );
\odata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(15),
      Q => in_data_A_4_TDATA_int(15),
      R => ap_rst_n_inv
    );
\odata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(16),
      Q => in_data_A_4_TDATA_int(16),
      R => ap_rst_n_inv
    );
\odata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(17),
      Q => in_data_A_4_TDATA_int(17),
      R => ap_rst_n_inv
    );
\odata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(18),
      Q => in_data_A_4_TDATA_int(18),
      R => ap_rst_n_inv
    );
\odata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(19),
      Q => in_data_A_4_TDATA_int(19),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(1),
      Q => in_data_A_4_TDATA_int(1),
      R => ap_rst_n_inv
    );
\odata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(20),
      Q => in_data_A_4_TDATA_int(20),
      R => ap_rst_n_inv
    );
\odata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(21),
      Q => in_data_A_4_TDATA_int(21),
      R => ap_rst_n_inv
    );
\odata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(22),
      Q => in_data_A_4_TDATA_int(22),
      R => ap_rst_n_inv
    );
\odata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(23),
      Q => in_data_A_4_TDATA_int(23),
      R => ap_rst_n_inv
    );
\odata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(24),
      Q => in_data_A_4_TDATA_int(24),
      R => ap_rst_n_inv
    );
\odata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(25),
      Q => in_data_A_4_TDATA_int(25),
      R => ap_rst_n_inv
    );
\odata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(26),
      Q => in_data_A_4_TDATA_int(26),
      R => ap_rst_n_inv
    );
\odata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(27),
      Q => in_data_A_4_TDATA_int(27),
      R => ap_rst_n_inv
    );
\odata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(28),
      Q => in_data_A_4_TDATA_int(28),
      R => ap_rst_n_inv
    );
\odata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(29),
      Q => in_data_A_4_TDATA_int(29),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(2),
      Q => in_data_A_4_TDATA_int(2),
      R => ap_rst_n_inv
    );
\odata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(30),
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\odata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(31),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\odata_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(32),
      Q => \^q\(2),
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(3),
      Q => in_data_A_4_TDATA_int(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(4),
      Q => in_data_A_4_TDATA_int(4),
      R => ap_rst_n_inv
    );
\odata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(5),
      Q => in_data_A_4_TDATA_int(5),
      R => ap_rst_n_inv
    );
\odata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(6),
      Q => in_data_A_4_TDATA_int(6),
      R => ap_rst_n_inv
    );
\odata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(7),
      Q => in_data_A_4_TDATA_int(7),
      R => ap_rst_n_inv
    );
\odata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(8),
      Q => in_data_A_4_TDATA_int(8),
      R => ap_rst_n_inv
    );
\odata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(9),
      Q => in_data_A_4_TDATA_int(9),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_obuf_692 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln214_7_reg_2574_reg[31]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \add_ln214_7_reg_2574_reg[31]_0\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    \ireg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    \odata_reg[32]_0\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_obuf_692 : entity is "obuf";
end vector_add_1_mult_constant_0_0_obuf_692;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_obuf_692 is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \add_ln214_7_reg_2574[11]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_7_reg_2574[11]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_7_reg_2574[11]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_7_reg_2574[11]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln214_7_reg_2574[11]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_7_reg_2574[11]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_7_reg_2574[11]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_7_reg_2574[11]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln214_7_reg_2574[15]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_7_reg_2574[15]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_7_reg_2574[15]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_7_reg_2574[15]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln214_7_reg_2574[15]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_7_reg_2574[15]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_7_reg_2574[15]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_7_reg_2574[15]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln214_7_reg_2574[19]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_7_reg_2574[19]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_7_reg_2574[19]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_7_reg_2574[19]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln214_7_reg_2574[19]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_7_reg_2574[19]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_7_reg_2574[19]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_7_reg_2574[19]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln214_7_reg_2574[23]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_7_reg_2574[23]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_7_reg_2574[23]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_7_reg_2574[23]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln214_7_reg_2574[23]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_7_reg_2574[23]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_7_reg_2574[23]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_7_reg_2574[23]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln214_7_reg_2574[27]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_7_reg_2574[27]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_7_reg_2574[27]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_7_reg_2574[27]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln214_7_reg_2574[27]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_7_reg_2574[27]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_7_reg_2574[27]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_7_reg_2574[27]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln214_7_reg_2574[31]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_7_reg_2574[31]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_7_reg_2574[31]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_7_reg_2574[31]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_7_reg_2574[31]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_7_reg_2574[31]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_7_reg_2574[3]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_7_reg_2574[3]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_7_reg_2574[3]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_7_reg_2574[3]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln214_7_reg_2574[3]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_7_reg_2574[3]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_7_reg_2574[3]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_7_reg_2574[7]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_7_reg_2574[7]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_7_reg_2574[7]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_7_reg_2574[7]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln214_7_reg_2574[7]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_7_reg_2574[7]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_7_reg_2574[7]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_7_reg_2574[7]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln214_7_reg_2574_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln214_7_reg_2574_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_7_reg_2574_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_7_reg_2574_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln214_7_reg_2574_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln214_7_reg_2574_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_7_reg_2574_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_7_reg_2574_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln214_7_reg_2574_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln214_7_reg_2574_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_7_reg_2574_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_7_reg_2574_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln214_7_reg_2574_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln214_7_reg_2574_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_7_reg_2574_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_7_reg_2574_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln214_7_reg_2574_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln214_7_reg_2574_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_7_reg_2574_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_7_reg_2574_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln214_7_reg_2574_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_7_reg_2574_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_7_reg_2574_reg[31]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln214_7_reg_2574_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln214_7_reg_2574_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_7_reg_2574_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_7_reg_2574_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln214_7_reg_2574_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln214_7_reg_2574_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_7_reg_2574_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_7_reg_2574_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal in_data_A_3_TDATA_int : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC;
  signal \NLW_add_ln214_7_reg_2574_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute HLUTNM : string;
  attribute HLUTNM of \add_ln214_7_reg_2574[11]_i_2\ : label is "lutpair92";
  attribute HLUTNM of \add_ln214_7_reg_2574[11]_i_3\ : label is "lutpair91";
  attribute HLUTNM of \add_ln214_7_reg_2574[11]_i_4\ : label is "lutpair90";
  attribute HLUTNM of \add_ln214_7_reg_2574[11]_i_5\ : label is "lutpair89";
  attribute HLUTNM of \add_ln214_7_reg_2574[11]_i_6\ : label is "lutpair93";
  attribute HLUTNM of \add_ln214_7_reg_2574[11]_i_7\ : label is "lutpair92";
  attribute HLUTNM of \add_ln214_7_reg_2574[11]_i_8\ : label is "lutpair91";
  attribute HLUTNM of \add_ln214_7_reg_2574[11]_i_9\ : label is "lutpair90";
  attribute HLUTNM of \add_ln214_7_reg_2574[15]_i_2\ : label is "lutpair96";
  attribute HLUTNM of \add_ln214_7_reg_2574[15]_i_3\ : label is "lutpair95";
  attribute HLUTNM of \add_ln214_7_reg_2574[15]_i_4\ : label is "lutpair94";
  attribute HLUTNM of \add_ln214_7_reg_2574[15]_i_5\ : label is "lutpair93";
  attribute HLUTNM of \add_ln214_7_reg_2574[15]_i_6\ : label is "lutpair97";
  attribute HLUTNM of \add_ln214_7_reg_2574[15]_i_7\ : label is "lutpair96";
  attribute HLUTNM of \add_ln214_7_reg_2574[15]_i_8\ : label is "lutpair95";
  attribute HLUTNM of \add_ln214_7_reg_2574[15]_i_9\ : label is "lutpair94";
  attribute HLUTNM of \add_ln214_7_reg_2574[19]_i_2\ : label is "lutpair100";
  attribute HLUTNM of \add_ln214_7_reg_2574[19]_i_3\ : label is "lutpair99";
  attribute HLUTNM of \add_ln214_7_reg_2574[19]_i_4\ : label is "lutpair98";
  attribute HLUTNM of \add_ln214_7_reg_2574[19]_i_5\ : label is "lutpair97";
  attribute HLUTNM of \add_ln214_7_reg_2574[19]_i_6\ : label is "lutpair101";
  attribute HLUTNM of \add_ln214_7_reg_2574[19]_i_7\ : label is "lutpair100";
  attribute HLUTNM of \add_ln214_7_reg_2574[19]_i_8\ : label is "lutpair99";
  attribute HLUTNM of \add_ln214_7_reg_2574[19]_i_9\ : label is "lutpair98";
  attribute HLUTNM of \add_ln214_7_reg_2574[23]_i_2\ : label is "lutpair104";
  attribute HLUTNM of \add_ln214_7_reg_2574[23]_i_3\ : label is "lutpair103";
  attribute HLUTNM of \add_ln214_7_reg_2574[23]_i_4\ : label is "lutpair102";
  attribute HLUTNM of \add_ln214_7_reg_2574[23]_i_5\ : label is "lutpair101";
  attribute HLUTNM of \add_ln214_7_reg_2574[23]_i_6\ : label is "lutpair105";
  attribute HLUTNM of \add_ln214_7_reg_2574[23]_i_7\ : label is "lutpair104";
  attribute HLUTNM of \add_ln214_7_reg_2574[23]_i_8\ : label is "lutpair103";
  attribute HLUTNM of \add_ln214_7_reg_2574[23]_i_9\ : label is "lutpair102";
  attribute HLUTNM of \add_ln214_7_reg_2574[27]_i_2\ : label is "lutpair108";
  attribute HLUTNM of \add_ln214_7_reg_2574[27]_i_3\ : label is "lutpair107";
  attribute HLUTNM of \add_ln214_7_reg_2574[27]_i_4\ : label is "lutpair106";
  attribute HLUTNM of \add_ln214_7_reg_2574[27]_i_5\ : label is "lutpair105";
  attribute HLUTNM of \add_ln214_7_reg_2574[27]_i_6\ : label is "lutpair109";
  attribute HLUTNM of \add_ln214_7_reg_2574[27]_i_7\ : label is "lutpair108";
  attribute HLUTNM of \add_ln214_7_reg_2574[27]_i_8\ : label is "lutpair107";
  attribute HLUTNM of \add_ln214_7_reg_2574[27]_i_9\ : label is "lutpair106";
  attribute HLUTNM of \add_ln214_7_reg_2574[31]_i_2\ : label is "lutpair111";
  attribute HLUTNM of \add_ln214_7_reg_2574[31]_i_3\ : label is "lutpair110";
  attribute HLUTNM of \add_ln214_7_reg_2574[31]_i_4\ : label is "lutpair109";
  attribute HLUTNM of \add_ln214_7_reg_2574[31]_i_7\ : label is "lutpair111";
  attribute HLUTNM of \add_ln214_7_reg_2574[31]_i_8\ : label is "lutpair110";
  attribute HLUTNM of \add_ln214_7_reg_2574[3]_i_2\ : label is "lutpair84";
  attribute HLUTNM of \add_ln214_7_reg_2574[3]_i_5\ : label is "lutpair85";
  attribute HLUTNM of \add_ln214_7_reg_2574[3]_i_6\ : label is "lutpair84";
  attribute HLUTNM of \add_ln214_7_reg_2574[7]_i_2\ : label is "lutpair88";
  attribute HLUTNM of \add_ln214_7_reg_2574[7]_i_3\ : label is "lutpair87";
  attribute HLUTNM of \add_ln214_7_reg_2574[7]_i_4\ : label is "lutpair86";
  attribute HLUTNM of \add_ln214_7_reg_2574[7]_i_5\ : label is "lutpair85";
  attribute HLUTNM of \add_ln214_7_reg_2574[7]_i_6\ : label is "lutpair89";
  attribute HLUTNM of \add_ln214_7_reg_2574[7]_i_7\ : label is "lutpair88";
  attribute HLUTNM of \add_ln214_7_reg_2574[7]_i_8\ : label is "lutpair87";
  attribute HLUTNM of \add_ln214_7_reg_2574[7]_i_9\ : label is "lutpair86";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[32]_i_1__2\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \ireg[32]_i_2__2\ : label is "soft_lutpair201";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
\add_ln214_7_reg_2574[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_7_reg_2574_reg[31]\(10),
      I1 => in_data_A_3_TDATA_int(10),
      I2 => \add_ln214_7_reg_2574_reg[31]_0\(10),
      O => \add_ln214_7_reg_2574[11]_i_2_n_1\
    );
\add_ln214_7_reg_2574[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_7_reg_2574_reg[31]\(9),
      I1 => in_data_A_3_TDATA_int(9),
      I2 => \add_ln214_7_reg_2574_reg[31]_0\(9),
      O => \add_ln214_7_reg_2574[11]_i_3_n_1\
    );
\add_ln214_7_reg_2574[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_7_reg_2574_reg[31]\(8),
      I1 => in_data_A_3_TDATA_int(8),
      I2 => \add_ln214_7_reg_2574_reg[31]_0\(8),
      O => \add_ln214_7_reg_2574[11]_i_4_n_1\
    );
\add_ln214_7_reg_2574[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_7_reg_2574_reg[31]\(7),
      I1 => in_data_A_3_TDATA_int(7),
      I2 => \add_ln214_7_reg_2574_reg[31]_0\(7),
      O => \add_ln214_7_reg_2574[11]_i_5_n_1\
    );
\add_ln214_7_reg_2574[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_7_reg_2574_reg[31]\(11),
      I1 => in_data_A_3_TDATA_int(11),
      I2 => \add_ln214_7_reg_2574_reg[31]_0\(11),
      I3 => \add_ln214_7_reg_2574[11]_i_2_n_1\,
      O => \add_ln214_7_reg_2574[11]_i_6_n_1\
    );
\add_ln214_7_reg_2574[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_7_reg_2574_reg[31]\(10),
      I1 => in_data_A_3_TDATA_int(10),
      I2 => \add_ln214_7_reg_2574_reg[31]_0\(10),
      I3 => \add_ln214_7_reg_2574[11]_i_3_n_1\,
      O => \add_ln214_7_reg_2574[11]_i_7_n_1\
    );
\add_ln214_7_reg_2574[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_7_reg_2574_reg[31]\(9),
      I1 => in_data_A_3_TDATA_int(9),
      I2 => \add_ln214_7_reg_2574_reg[31]_0\(9),
      I3 => \add_ln214_7_reg_2574[11]_i_4_n_1\,
      O => \add_ln214_7_reg_2574[11]_i_8_n_1\
    );
\add_ln214_7_reg_2574[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_7_reg_2574_reg[31]\(8),
      I1 => in_data_A_3_TDATA_int(8),
      I2 => \add_ln214_7_reg_2574_reg[31]_0\(8),
      I3 => \add_ln214_7_reg_2574[11]_i_5_n_1\,
      O => \add_ln214_7_reg_2574[11]_i_9_n_1\
    );
\add_ln214_7_reg_2574[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_7_reg_2574_reg[31]\(14),
      I1 => in_data_A_3_TDATA_int(14),
      I2 => \add_ln214_7_reg_2574_reg[31]_0\(14),
      O => \add_ln214_7_reg_2574[15]_i_2_n_1\
    );
\add_ln214_7_reg_2574[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_7_reg_2574_reg[31]\(13),
      I1 => in_data_A_3_TDATA_int(13),
      I2 => \add_ln214_7_reg_2574_reg[31]_0\(13),
      O => \add_ln214_7_reg_2574[15]_i_3_n_1\
    );
\add_ln214_7_reg_2574[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_7_reg_2574_reg[31]\(12),
      I1 => in_data_A_3_TDATA_int(12),
      I2 => \add_ln214_7_reg_2574_reg[31]_0\(12),
      O => \add_ln214_7_reg_2574[15]_i_4_n_1\
    );
\add_ln214_7_reg_2574[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_7_reg_2574_reg[31]\(11),
      I1 => in_data_A_3_TDATA_int(11),
      I2 => \add_ln214_7_reg_2574_reg[31]_0\(11),
      O => \add_ln214_7_reg_2574[15]_i_5_n_1\
    );
\add_ln214_7_reg_2574[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_7_reg_2574_reg[31]\(15),
      I1 => in_data_A_3_TDATA_int(15),
      I2 => \add_ln214_7_reg_2574_reg[31]_0\(15),
      I3 => \add_ln214_7_reg_2574[15]_i_2_n_1\,
      O => \add_ln214_7_reg_2574[15]_i_6_n_1\
    );
\add_ln214_7_reg_2574[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_7_reg_2574_reg[31]\(14),
      I1 => in_data_A_3_TDATA_int(14),
      I2 => \add_ln214_7_reg_2574_reg[31]_0\(14),
      I3 => \add_ln214_7_reg_2574[15]_i_3_n_1\,
      O => \add_ln214_7_reg_2574[15]_i_7_n_1\
    );
\add_ln214_7_reg_2574[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_7_reg_2574_reg[31]\(13),
      I1 => in_data_A_3_TDATA_int(13),
      I2 => \add_ln214_7_reg_2574_reg[31]_0\(13),
      I3 => \add_ln214_7_reg_2574[15]_i_4_n_1\,
      O => \add_ln214_7_reg_2574[15]_i_8_n_1\
    );
\add_ln214_7_reg_2574[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_7_reg_2574_reg[31]\(12),
      I1 => in_data_A_3_TDATA_int(12),
      I2 => \add_ln214_7_reg_2574_reg[31]_0\(12),
      I3 => \add_ln214_7_reg_2574[15]_i_5_n_1\,
      O => \add_ln214_7_reg_2574[15]_i_9_n_1\
    );
\add_ln214_7_reg_2574[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_7_reg_2574_reg[31]\(18),
      I1 => in_data_A_3_TDATA_int(18),
      I2 => \add_ln214_7_reg_2574_reg[31]_0\(18),
      O => \add_ln214_7_reg_2574[19]_i_2_n_1\
    );
\add_ln214_7_reg_2574[19]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_7_reg_2574_reg[31]\(17),
      I1 => in_data_A_3_TDATA_int(17),
      I2 => \add_ln214_7_reg_2574_reg[31]_0\(17),
      O => \add_ln214_7_reg_2574[19]_i_3_n_1\
    );
\add_ln214_7_reg_2574[19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_7_reg_2574_reg[31]\(16),
      I1 => in_data_A_3_TDATA_int(16),
      I2 => \add_ln214_7_reg_2574_reg[31]_0\(16),
      O => \add_ln214_7_reg_2574[19]_i_4_n_1\
    );
\add_ln214_7_reg_2574[19]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_7_reg_2574_reg[31]\(15),
      I1 => in_data_A_3_TDATA_int(15),
      I2 => \add_ln214_7_reg_2574_reg[31]_0\(15),
      O => \add_ln214_7_reg_2574[19]_i_5_n_1\
    );
\add_ln214_7_reg_2574[19]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_7_reg_2574_reg[31]\(19),
      I1 => in_data_A_3_TDATA_int(19),
      I2 => \add_ln214_7_reg_2574_reg[31]_0\(19),
      I3 => \add_ln214_7_reg_2574[19]_i_2_n_1\,
      O => \add_ln214_7_reg_2574[19]_i_6_n_1\
    );
\add_ln214_7_reg_2574[19]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_7_reg_2574_reg[31]\(18),
      I1 => in_data_A_3_TDATA_int(18),
      I2 => \add_ln214_7_reg_2574_reg[31]_0\(18),
      I3 => \add_ln214_7_reg_2574[19]_i_3_n_1\,
      O => \add_ln214_7_reg_2574[19]_i_7_n_1\
    );
\add_ln214_7_reg_2574[19]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_7_reg_2574_reg[31]\(17),
      I1 => in_data_A_3_TDATA_int(17),
      I2 => \add_ln214_7_reg_2574_reg[31]_0\(17),
      I3 => \add_ln214_7_reg_2574[19]_i_4_n_1\,
      O => \add_ln214_7_reg_2574[19]_i_8_n_1\
    );
\add_ln214_7_reg_2574[19]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_7_reg_2574_reg[31]\(16),
      I1 => in_data_A_3_TDATA_int(16),
      I2 => \add_ln214_7_reg_2574_reg[31]_0\(16),
      I3 => \add_ln214_7_reg_2574[19]_i_5_n_1\,
      O => \add_ln214_7_reg_2574[19]_i_9_n_1\
    );
\add_ln214_7_reg_2574[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_7_reg_2574_reg[31]\(22),
      I1 => in_data_A_3_TDATA_int(22),
      I2 => \add_ln214_7_reg_2574_reg[31]_0\(22),
      O => \add_ln214_7_reg_2574[23]_i_2_n_1\
    );
\add_ln214_7_reg_2574[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_7_reg_2574_reg[31]\(21),
      I1 => in_data_A_3_TDATA_int(21),
      I2 => \add_ln214_7_reg_2574_reg[31]_0\(21),
      O => \add_ln214_7_reg_2574[23]_i_3_n_1\
    );
\add_ln214_7_reg_2574[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_7_reg_2574_reg[31]\(20),
      I1 => in_data_A_3_TDATA_int(20),
      I2 => \add_ln214_7_reg_2574_reg[31]_0\(20),
      O => \add_ln214_7_reg_2574[23]_i_4_n_1\
    );
\add_ln214_7_reg_2574[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_7_reg_2574_reg[31]\(19),
      I1 => in_data_A_3_TDATA_int(19),
      I2 => \add_ln214_7_reg_2574_reg[31]_0\(19),
      O => \add_ln214_7_reg_2574[23]_i_5_n_1\
    );
\add_ln214_7_reg_2574[23]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_7_reg_2574_reg[31]\(23),
      I1 => in_data_A_3_TDATA_int(23),
      I2 => \add_ln214_7_reg_2574_reg[31]_0\(23),
      I3 => \add_ln214_7_reg_2574[23]_i_2_n_1\,
      O => \add_ln214_7_reg_2574[23]_i_6_n_1\
    );
\add_ln214_7_reg_2574[23]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_7_reg_2574_reg[31]\(22),
      I1 => in_data_A_3_TDATA_int(22),
      I2 => \add_ln214_7_reg_2574_reg[31]_0\(22),
      I3 => \add_ln214_7_reg_2574[23]_i_3_n_1\,
      O => \add_ln214_7_reg_2574[23]_i_7_n_1\
    );
\add_ln214_7_reg_2574[23]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_7_reg_2574_reg[31]\(21),
      I1 => in_data_A_3_TDATA_int(21),
      I2 => \add_ln214_7_reg_2574_reg[31]_0\(21),
      I3 => \add_ln214_7_reg_2574[23]_i_4_n_1\,
      O => \add_ln214_7_reg_2574[23]_i_8_n_1\
    );
\add_ln214_7_reg_2574[23]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_7_reg_2574_reg[31]\(20),
      I1 => in_data_A_3_TDATA_int(20),
      I2 => \add_ln214_7_reg_2574_reg[31]_0\(20),
      I3 => \add_ln214_7_reg_2574[23]_i_5_n_1\,
      O => \add_ln214_7_reg_2574[23]_i_9_n_1\
    );
\add_ln214_7_reg_2574[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_7_reg_2574_reg[31]\(26),
      I1 => in_data_A_3_TDATA_int(26),
      I2 => \add_ln214_7_reg_2574_reg[31]_0\(26),
      O => \add_ln214_7_reg_2574[27]_i_2_n_1\
    );
\add_ln214_7_reg_2574[27]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_7_reg_2574_reg[31]\(25),
      I1 => in_data_A_3_TDATA_int(25),
      I2 => \add_ln214_7_reg_2574_reg[31]_0\(25),
      O => \add_ln214_7_reg_2574[27]_i_3_n_1\
    );
\add_ln214_7_reg_2574[27]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_7_reg_2574_reg[31]\(24),
      I1 => in_data_A_3_TDATA_int(24),
      I2 => \add_ln214_7_reg_2574_reg[31]_0\(24),
      O => \add_ln214_7_reg_2574[27]_i_4_n_1\
    );
\add_ln214_7_reg_2574[27]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_7_reg_2574_reg[31]\(23),
      I1 => in_data_A_3_TDATA_int(23),
      I2 => \add_ln214_7_reg_2574_reg[31]_0\(23),
      O => \add_ln214_7_reg_2574[27]_i_5_n_1\
    );
\add_ln214_7_reg_2574[27]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_7_reg_2574_reg[31]\(27),
      I1 => in_data_A_3_TDATA_int(27),
      I2 => \add_ln214_7_reg_2574_reg[31]_0\(27),
      I3 => \add_ln214_7_reg_2574[27]_i_2_n_1\,
      O => \add_ln214_7_reg_2574[27]_i_6_n_1\
    );
\add_ln214_7_reg_2574[27]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_7_reg_2574_reg[31]\(26),
      I1 => in_data_A_3_TDATA_int(26),
      I2 => \add_ln214_7_reg_2574_reg[31]_0\(26),
      I3 => \add_ln214_7_reg_2574[27]_i_3_n_1\,
      O => \add_ln214_7_reg_2574[27]_i_7_n_1\
    );
\add_ln214_7_reg_2574[27]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_7_reg_2574_reg[31]\(25),
      I1 => in_data_A_3_TDATA_int(25),
      I2 => \add_ln214_7_reg_2574_reg[31]_0\(25),
      I3 => \add_ln214_7_reg_2574[27]_i_4_n_1\,
      O => \add_ln214_7_reg_2574[27]_i_8_n_1\
    );
\add_ln214_7_reg_2574[27]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_7_reg_2574_reg[31]\(24),
      I1 => in_data_A_3_TDATA_int(24),
      I2 => \add_ln214_7_reg_2574_reg[31]_0\(24),
      I3 => \add_ln214_7_reg_2574[27]_i_5_n_1\,
      O => \add_ln214_7_reg_2574[27]_i_9_n_1\
    );
\add_ln214_7_reg_2574[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_7_reg_2574_reg[31]\(29),
      I1 => in_data_A_3_TDATA_int(29),
      I2 => \add_ln214_7_reg_2574_reg[31]_0\(29),
      O => \add_ln214_7_reg_2574[31]_i_2_n_1\
    );
\add_ln214_7_reg_2574[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_7_reg_2574_reg[31]\(28),
      I1 => in_data_A_3_TDATA_int(28),
      I2 => \add_ln214_7_reg_2574_reg[31]_0\(28),
      O => \add_ln214_7_reg_2574[31]_i_3_n_1\
    );
\add_ln214_7_reg_2574[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_7_reg_2574_reg[31]\(27),
      I1 => in_data_A_3_TDATA_int(27),
      I2 => \add_ln214_7_reg_2574_reg[31]_0\(27),
      O => \add_ln214_7_reg_2574[31]_i_4_n_1\
    );
\add_ln214_7_reg_2574[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_7_reg_2574[31]_i_2_n_1\,
      I1 => \^q\(0),
      I2 => \add_ln214_7_reg_2574_reg[31]\(30),
      I3 => \add_ln214_7_reg_2574_reg[31]_0\(30),
      O => \add_ln214_7_reg_2574[31]_i_6_n_1\
    );
\add_ln214_7_reg_2574[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_7_reg_2574_reg[31]\(29),
      I1 => in_data_A_3_TDATA_int(29),
      I2 => \add_ln214_7_reg_2574_reg[31]_0\(29),
      I3 => \add_ln214_7_reg_2574[31]_i_3_n_1\,
      O => \add_ln214_7_reg_2574[31]_i_7_n_1\
    );
\add_ln214_7_reg_2574[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_7_reg_2574_reg[31]\(28),
      I1 => in_data_A_3_TDATA_int(28),
      I2 => \add_ln214_7_reg_2574_reg[31]_0\(28),
      I3 => \add_ln214_7_reg_2574[31]_i_4_n_1\,
      O => \add_ln214_7_reg_2574[31]_i_8_n_1\
    );
\add_ln214_7_reg_2574[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_7_reg_2574_reg[31]\(2),
      I1 => in_data_A_3_TDATA_int(2),
      I2 => \add_ln214_7_reg_2574_reg[31]_0\(2),
      O => \add_ln214_7_reg_2574[3]_i_2_n_1\
    );
\add_ln214_7_reg_2574[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_7_reg_2574_reg[31]\(1),
      I1 => in_data_A_3_TDATA_int(1),
      I2 => \add_ln214_7_reg_2574_reg[31]_0\(1),
      O => \add_ln214_7_reg_2574[3]_i_3_n_1\
    );
\add_ln214_7_reg_2574[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_7_reg_2574_reg[31]\(0),
      I1 => in_data_A_3_TDATA_int(0),
      I2 => \add_ln214_7_reg_2574_reg[31]_0\(0),
      O => \add_ln214_7_reg_2574[3]_i_4_n_1\
    );
\add_ln214_7_reg_2574[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_7_reg_2574_reg[31]\(3),
      I1 => in_data_A_3_TDATA_int(3),
      I2 => \add_ln214_7_reg_2574_reg[31]_0\(3),
      I3 => \add_ln214_7_reg_2574[3]_i_2_n_1\,
      O => \add_ln214_7_reg_2574[3]_i_5_n_1\
    );
\add_ln214_7_reg_2574[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_7_reg_2574_reg[31]\(2),
      I1 => in_data_A_3_TDATA_int(2),
      I2 => \add_ln214_7_reg_2574_reg[31]_0\(2),
      I3 => \add_ln214_7_reg_2574[3]_i_3_n_1\,
      O => \add_ln214_7_reg_2574[3]_i_6_n_1\
    );
\add_ln214_7_reg_2574[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_7_reg_2574_reg[31]\(1),
      I1 => in_data_A_3_TDATA_int(1),
      I2 => \add_ln214_7_reg_2574_reg[31]_0\(1),
      I3 => \add_ln214_7_reg_2574[3]_i_4_n_1\,
      O => \add_ln214_7_reg_2574[3]_i_7_n_1\
    );
\add_ln214_7_reg_2574[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \add_ln214_7_reg_2574_reg[31]\(0),
      I1 => in_data_A_3_TDATA_int(0),
      I2 => \add_ln214_7_reg_2574_reg[31]_0\(0),
      O => \add_ln214_7_reg_2574[3]_i_8_n_1\
    );
\add_ln214_7_reg_2574[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_7_reg_2574_reg[31]\(6),
      I1 => in_data_A_3_TDATA_int(6),
      I2 => \add_ln214_7_reg_2574_reg[31]_0\(6),
      O => \add_ln214_7_reg_2574[7]_i_2_n_1\
    );
\add_ln214_7_reg_2574[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_7_reg_2574_reg[31]\(5),
      I1 => in_data_A_3_TDATA_int(5),
      I2 => \add_ln214_7_reg_2574_reg[31]_0\(5),
      O => \add_ln214_7_reg_2574[7]_i_3_n_1\
    );
\add_ln214_7_reg_2574[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_7_reg_2574_reg[31]\(4),
      I1 => in_data_A_3_TDATA_int(4),
      I2 => \add_ln214_7_reg_2574_reg[31]_0\(4),
      O => \add_ln214_7_reg_2574[7]_i_4_n_1\
    );
\add_ln214_7_reg_2574[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_7_reg_2574_reg[31]\(3),
      I1 => in_data_A_3_TDATA_int(3),
      I2 => \add_ln214_7_reg_2574_reg[31]_0\(3),
      O => \add_ln214_7_reg_2574[7]_i_5_n_1\
    );
\add_ln214_7_reg_2574[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_7_reg_2574_reg[31]\(7),
      I1 => in_data_A_3_TDATA_int(7),
      I2 => \add_ln214_7_reg_2574_reg[31]_0\(7),
      I3 => \add_ln214_7_reg_2574[7]_i_2_n_1\,
      O => \add_ln214_7_reg_2574[7]_i_6_n_1\
    );
\add_ln214_7_reg_2574[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_7_reg_2574_reg[31]\(6),
      I1 => in_data_A_3_TDATA_int(6),
      I2 => \add_ln214_7_reg_2574_reg[31]_0\(6),
      I3 => \add_ln214_7_reg_2574[7]_i_3_n_1\,
      O => \add_ln214_7_reg_2574[7]_i_7_n_1\
    );
\add_ln214_7_reg_2574[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_7_reg_2574_reg[31]\(5),
      I1 => in_data_A_3_TDATA_int(5),
      I2 => \add_ln214_7_reg_2574_reg[31]_0\(5),
      I3 => \add_ln214_7_reg_2574[7]_i_4_n_1\,
      O => \add_ln214_7_reg_2574[7]_i_8_n_1\
    );
\add_ln214_7_reg_2574[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_7_reg_2574_reg[31]\(4),
      I1 => in_data_A_3_TDATA_int(4),
      I2 => \add_ln214_7_reg_2574_reg[31]_0\(4),
      I3 => \add_ln214_7_reg_2574[7]_i_5_n_1\,
      O => \add_ln214_7_reg_2574[7]_i_9_n_1\
    );
\add_ln214_7_reg_2574_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln214_7_reg_2574_reg[7]_i_1_n_1\,
      CO(3) => \add_ln214_7_reg_2574_reg[11]_i_1_n_1\,
      CO(2) => \add_ln214_7_reg_2574_reg[11]_i_1_n_2\,
      CO(1) => \add_ln214_7_reg_2574_reg[11]_i_1_n_3\,
      CO(0) => \add_ln214_7_reg_2574_reg[11]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln214_7_reg_2574[11]_i_2_n_1\,
      DI(2) => \add_ln214_7_reg_2574[11]_i_3_n_1\,
      DI(1) => \add_ln214_7_reg_2574[11]_i_4_n_1\,
      DI(0) => \add_ln214_7_reg_2574[11]_i_5_n_1\,
      O(3 downto 0) => D(11 downto 8),
      S(3) => \add_ln214_7_reg_2574[11]_i_6_n_1\,
      S(2) => \add_ln214_7_reg_2574[11]_i_7_n_1\,
      S(1) => \add_ln214_7_reg_2574[11]_i_8_n_1\,
      S(0) => \add_ln214_7_reg_2574[11]_i_9_n_1\
    );
\add_ln214_7_reg_2574_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln214_7_reg_2574_reg[11]_i_1_n_1\,
      CO(3) => \add_ln214_7_reg_2574_reg[15]_i_1_n_1\,
      CO(2) => \add_ln214_7_reg_2574_reg[15]_i_1_n_2\,
      CO(1) => \add_ln214_7_reg_2574_reg[15]_i_1_n_3\,
      CO(0) => \add_ln214_7_reg_2574_reg[15]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln214_7_reg_2574[15]_i_2_n_1\,
      DI(2) => \add_ln214_7_reg_2574[15]_i_3_n_1\,
      DI(1) => \add_ln214_7_reg_2574[15]_i_4_n_1\,
      DI(0) => \add_ln214_7_reg_2574[15]_i_5_n_1\,
      O(3 downto 0) => D(15 downto 12),
      S(3) => \add_ln214_7_reg_2574[15]_i_6_n_1\,
      S(2) => \add_ln214_7_reg_2574[15]_i_7_n_1\,
      S(1) => \add_ln214_7_reg_2574[15]_i_8_n_1\,
      S(0) => \add_ln214_7_reg_2574[15]_i_9_n_1\
    );
\add_ln214_7_reg_2574_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln214_7_reg_2574_reg[15]_i_1_n_1\,
      CO(3) => \add_ln214_7_reg_2574_reg[19]_i_1_n_1\,
      CO(2) => \add_ln214_7_reg_2574_reg[19]_i_1_n_2\,
      CO(1) => \add_ln214_7_reg_2574_reg[19]_i_1_n_3\,
      CO(0) => \add_ln214_7_reg_2574_reg[19]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln214_7_reg_2574[19]_i_2_n_1\,
      DI(2) => \add_ln214_7_reg_2574[19]_i_3_n_1\,
      DI(1) => \add_ln214_7_reg_2574[19]_i_4_n_1\,
      DI(0) => \add_ln214_7_reg_2574[19]_i_5_n_1\,
      O(3 downto 0) => D(19 downto 16),
      S(3) => \add_ln214_7_reg_2574[19]_i_6_n_1\,
      S(2) => \add_ln214_7_reg_2574[19]_i_7_n_1\,
      S(1) => \add_ln214_7_reg_2574[19]_i_8_n_1\,
      S(0) => \add_ln214_7_reg_2574[19]_i_9_n_1\
    );
\add_ln214_7_reg_2574_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln214_7_reg_2574_reg[19]_i_1_n_1\,
      CO(3) => \add_ln214_7_reg_2574_reg[23]_i_1_n_1\,
      CO(2) => \add_ln214_7_reg_2574_reg[23]_i_1_n_2\,
      CO(1) => \add_ln214_7_reg_2574_reg[23]_i_1_n_3\,
      CO(0) => \add_ln214_7_reg_2574_reg[23]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln214_7_reg_2574[23]_i_2_n_1\,
      DI(2) => \add_ln214_7_reg_2574[23]_i_3_n_1\,
      DI(1) => \add_ln214_7_reg_2574[23]_i_4_n_1\,
      DI(0) => \add_ln214_7_reg_2574[23]_i_5_n_1\,
      O(3 downto 0) => D(23 downto 20),
      S(3) => \add_ln214_7_reg_2574[23]_i_6_n_1\,
      S(2) => \add_ln214_7_reg_2574[23]_i_7_n_1\,
      S(1) => \add_ln214_7_reg_2574[23]_i_8_n_1\,
      S(0) => \add_ln214_7_reg_2574[23]_i_9_n_1\
    );
\add_ln214_7_reg_2574_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln214_7_reg_2574_reg[23]_i_1_n_1\,
      CO(3) => \add_ln214_7_reg_2574_reg[27]_i_1_n_1\,
      CO(2) => \add_ln214_7_reg_2574_reg[27]_i_1_n_2\,
      CO(1) => \add_ln214_7_reg_2574_reg[27]_i_1_n_3\,
      CO(0) => \add_ln214_7_reg_2574_reg[27]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln214_7_reg_2574[27]_i_2_n_1\,
      DI(2) => \add_ln214_7_reg_2574[27]_i_3_n_1\,
      DI(1) => \add_ln214_7_reg_2574[27]_i_4_n_1\,
      DI(0) => \add_ln214_7_reg_2574[27]_i_5_n_1\,
      O(3 downto 0) => D(27 downto 24),
      S(3) => \add_ln214_7_reg_2574[27]_i_6_n_1\,
      S(2) => \add_ln214_7_reg_2574[27]_i_7_n_1\,
      S(1) => \add_ln214_7_reg_2574[27]_i_8_n_1\,
      S(0) => \add_ln214_7_reg_2574[27]_i_9_n_1\
    );
\add_ln214_7_reg_2574_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln214_7_reg_2574_reg[27]_i_1_n_1\,
      CO(3) => \NLW_add_ln214_7_reg_2574_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \add_ln214_7_reg_2574_reg[31]_i_1_n_2\,
      CO(1) => \add_ln214_7_reg_2574_reg[31]_i_1_n_3\,
      CO(0) => \add_ln214_7_reg_2574_reg[31]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \add_ln214_7_reg_2574[31]_i_2_n_1\,
      DI(1) => \add_ln214_7_reg_2574[31]_i_3_n_1\,
      DI(0) => \add_ln214_7_reg_2574[31]_i_4_n_1\,
      O(3 downto 0) => D(31 downto 28),
      S(3) => S(0),
      S(2) => \add_ln214_7_reg_2574[31]_i_6_n_1\,
      S(1) => \add_ln214_7_reg_2574[31]_i_7_n_1\,
      S(0) => \add_ln214_7_reg_2574[31]_i_8_n_1\
    );
\add_ln214_7_reg_2574_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln214_7_reg_2574_reg[3]_i_1_n_1\,
      CO(2) => \add_ln214_7_reg_2574_reg[3]_i_1_n_2\,
      CO(1) => \add_ln214_7_reg_2574_reg[3]_i_1_n_3\,
      CO(0) => \add_ln214_7_reg_2574_reg[3]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln214_7_reg_2574[3]_i_2_n_1\,
      DI(2) => \add_ln214_7_reg_2574[3]_i_3_n_1\,
      DI(1) => \add_ln214_7_reg_2574[3]_i_4_n_1\,
      DI(0) => '0',
      O(3 downto 0) => D(3 downto 0),
      S(3) => \add_ln214_7_reg_2574[3]_i_5_n_1\,
      S(2) => \add_ln214_7_reg_2574[3]_i_6_n_1\,
      S(1) => \add_ln214_7_reg_2574[3]_i_7_n_1\,
      S(0) => \add_ln214_7_reg_2574[3]_i_8_n_1\
    );
\add_ln214_7_reg_2574_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln214_7_reg_2574_reg[3]_i_1_n_1\,
      CO(3) => \add_ln214_7_reg_2574_reg[7]_i_1_n_1\,
      CO(2) => \add_ln214_7_reg_2574_reg[7]_i_1_n_2\,
      CO(1) => \add_ln214_7_reg_2574_reg[7]_i_1_n_3\,
      CO(0) => \add_ln214_7_reg_2574_reg[7]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln214_7_reg_2574[7]_i_2_n_1\,
      DI(2) => \add_ln214_7_reg_2574[7]_i_3_n_1\,
      DI(1) => \add_ln214_7_reg_2574[7]_i_4_n_1\,
      DI(0) => \add_ln214_7_reg_2574[7]_i_5_n_1\,
      O(3 downto 0) => D(7 downto 4),
      S(3) => \add_ln214_7_reg_2574[7]_i_6_n_1\,
      S(2) => \add_ln214_7_reg_2574[7]_i_7_n_1\,
      S(1) => \add_ln214_7_reg_2574[7]_i_8_n_1\,
      S(0) => \add_ln214_7_reg_2574[7]_i_9_n_1\
    );
\ireg[32]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => in_data_A_0_TREADY_int,
      I1 => \^q\(2),
      I2 => \ireg_reg[0]\(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[32]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^q\(2),
      I1 => in_data_A_0_TREADY_int,
      I2 => \ireg_reg[0]\(0),
      O => E(0)
    );
\odata[32]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \^q\(2),
      I1 => in_data_A_0_TREADY_int,
      O => \p_0_in__0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(0),
      Q => in_data_A_3_TDATA_int(0),
      R => ap_rst_n_inv
    );
\odata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(10),
      Q => in_data_A_3_TDATA_int(10),
      R => ap_rst_n_inv
    );
\odata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(11),
      Q => in_data_A_3_TDATA_int(11),
      R => ap_rst_n_inv
    );
\odata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(12),
      Q => in_data_A_3_TDATA_int(12),
      R => ap_rst_n_inv
    );
\odata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(13),
      Q => in_data_A_3_TDATA_int(13),
      R => ap_rst_n_inv
    );
\odata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(14),
      Q => in_data_A_3_TDATA_int(14),
      R => ap_rst_n_inv
    );
\odata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(15),
      Q => in_data_A_3_TDATA_int(15),
      R => ap_rst_n_inv
    );
\odata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(16),
      Q => in_data_A_3_TDATA_int(16),
      R => ap_rst_n_inv
    );
\odata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(17),
      Q => in_data_A_3_TDATA_int(17),
      R => ap_rst_n_inv
    );
\odata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(18),
      Q => in_data_A_3_TDATA_int(18),
      R => ap_rst_n_inv
    );
\odata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(19),
      Q => in_data_A_3_TDATA_int(19),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(1),
      Q => in_data_A_3_TDATA_int(1),
      R => ap_rst_n_inv
    );
\odata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(20),
      Q => in_data_A_3_TDATA_int(20),
      R => ap_rst_n_inv
    );
\odata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(21),
      Q => in_data_A_3_TDATA_int(21),
      R => ap_rst_n_inv
    );
\odata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(22),
      Q => in_data_A_3_TDATA_int(22),
      R => ap_rst_n_inv
    );
\odata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(23),
      Q => in_data_A_3_TDATA_int(23),
      R => ap_rst_n_inv
    );
\odata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(24),
      Q => in_data_A_3_TDATA_int(24),
      R => ap_rst_n_inv
    );
\odata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(25),
      Q => in_data_A_3_TDATA_int(25),
      R => ap_rst_n_inv
    );
\odata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(26),
      Q => in_data_A_3_TDATA_int(26),
      R => ap_rst_n_inv
    );
\odata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(27),
      Q => in_data_A_3_TDATA_int(27),
      R => ap_rst_n_inv
    );
\odata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(28),
      Q => in_data_A_3_TDATA_int(28),
      R => ap_rst_n_inv
    );
\odata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(29),
      Q => in_data_A_3_TDATA_int(29),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(2),
      Q => in_data_A_3_TDATA_int(2),
      R => ap_rst_n_inv
    );
\odata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(30),
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\odata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(31),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\odata_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(32),
      Q => \^q\(2),
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(3),
      Q => in_data_A_3_TDATA_int(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(4),
      Q => in_data_A_3_TDATA_int(4),
      R => ap_rst_n_inv
    );
\odata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(5),
      Q => in_data_A_3_TDATA_int(5),
      R => ap_rst_n_inv
    );
\odata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(6),
      Q => in_data_A_3_TDATA_int(6),
      R => ap_rst_n_inv
    );
\odata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(7),
      Q => in_data_A_3_TDATA_int(7),
      R => ap_rst_n_inv
    );
\odata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(8),
      Q => in_data_A_3_TDATA_int(8),
      R => ap_rst_n_inv
    );
\odata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(9),
      Q => in_data_A_3_TDATA_int(9),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_obuf_694 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln214_5_reg_2539_reg[31]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \add_ln214_5_reg_2539_reg[31]_0\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    \ireg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    \odata_reg[32]_0\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_obuf_694 : entity is "obuf";
end vector_add_1_mult_constant_0_0_obuf_694;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_obuf_694 is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \add_ln214_5_reg_2539[11]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_5_reg_2539[11]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_5_reg_2539[11]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_5_reg_2539[11]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln214_5_reg_2539[11]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_5_reg_2539[11]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_5_reg_2539[11]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_5_reg_2539[11]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln214_5_reg_2539[15]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_5_reg_2539[15]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_5_reg_2539[15]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_5_reg_2539[15]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln214_5_reg_2539[15]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_5_reg_2539[15]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_5_reg_2539[15]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_5_reg_2539[15]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln214_5_reg_2539[19]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_5_reg_2539[19]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_5_reg_2539[19]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_5_reg_2539[19]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln214_5_reg_2539[19]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_5_reg_2539[19]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_5_reg_2539[19]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_5_reg_2539[19]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln214_5_reg_2539[23]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_5_reg_2539[23]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_5_reg_2539[23]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_5_reg_2539[23]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln214_5_reg_2539[23]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_5_reg_2539[23]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_5_reg_2539[23]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_5_reg_2539[23]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln214_5_reg_2539[27]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_5_reg_2539[27]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_5_reg_2539[27]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_5_reg_2539[27]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln214_5_reg_2539[27]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_5_reg_2539[27]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_5_reg_2539[27]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_5_reg_2539[27]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln214_5_reg_2539[31]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_5_reg_2539[31]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_5_reg_2539[31]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_5_reg_2539[31]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_5_reg_2539[31]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_5_reg_2539[31]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_5_reg_2539[3]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_5_reg_2539[3]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_5_reg_2539[3]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_5_reg_2539[3]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln214_5_reg_2539[3]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_5_reg_2539[3]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_5_reg_2539[3]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_5_reg_2539[7]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_5_reg_2539[7]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_5_reg_2539[7]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_5_reg_2539[7]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln214_5_reg_2539[7]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_5_reg_2539[7]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_5_reg_2539[7]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_5_reg_2539[7]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln214_5_reg_2539_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln214_5_reg_2539_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_5_reg_2539_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_5_reg_2539_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln214_5_reg_2539_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln214_5_reg_2539_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_5_reg_2539_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_5_reg_2539_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln214_5_reg_2539_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln214_5_reg_2539_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_5_reg_2539_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_5_reg_2539_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln214_5_reg_2539_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln214_5_reg_2539_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_5_reg_2539_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_5_reg_2539_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln214_5_reg_2539_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln214_5_reg_2539_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_5_reg_2539_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_5_reg_2539_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln214_5_reg_2539_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_5_reg_2539_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_5_reg_2539_reg[31]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln214_5_reg_2539_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln214_5_reg_2539_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_5_reg_2539_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_5_reg_2539_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln214_5_reg_2539_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln214_5_reg_2539_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_5_reg_2539_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_5_reg_2539_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal in_data_A_2_TDATA_int : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC;
  signal \NLW_add_ln214_5_reg_2539_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute HLUTNM : string;
  attribute HLUTNM of \add_ln214_5_reg_2539[11]_i_2\ : label is "lutpair64";
  attribute HLUTNM of \add_ln214_5_reg_2539[11]_i_3\ : label is "lutpair63";
  attribute HLUTNM of \add_ln214_5_reg_2539[11]_i_4\ : label is "lutpair62";
  attribute HLUTNM of \add_ln214_5_reg_2539[11]_i_5\ : label is "lutpair61";
  attribute HLUTNM of \add_ln214_5_reg_2539[11]_i_6\ : label is "lutpair65";
  attribute HLUTNM of \add_ln214_5_reg_2539[11]_i_7\ : label is "lutpair64";
  attribute HLUTNM of \add_ln214_5_reg_2539[11]_i_8\ : label is "lutpair63";
  attribute HLUTNM of \add_ln214_5_reg_2539[11]_i_9\ : label is "lutpair62";
  attribute HLUTNM of \add_ln214_5_reg_2539[15]_i_2\ : label is "lutpair68";
  attribute HLUTNM of \add_ln214_5_reg_2539[15]_i_3\ : label is "lutpair67";
  attribute HLUTNM of \add_ln214_5_reg_2539[15]_i_4\ : label is "lutpair66";
  attribute HLUTNM of \add_ln214_5_reg_2539[15]_i_5\ : label is "lutpair65";
  attribute HLUTNM of \add_ln214_5_reg_2539[15]_i_6\ : label is "lutpair69";
  attribute HLUTNM of \add_ln214_5_reg_2539[15]_i_7\ : label is "lutpair68";
  attribute HLUTNM of \add_ln214_5_reg_2539[15]_i_8\ : label is "lutpair67";
  attribute HLUTNM of \add_ln214_5_reg_2539[15]_i_9\ : label is "lutpair66";
  attribute HLUTNM of \add_ln214_5_reg_2539[19]_i_2\ : label is "lutpair72";
  attribute HLUTNM of \add_ln214_5_reg_2539[19]_i_3\ : label is "lutpair71";
  attribute HLUTNM of \add_ln214_5_reg_2539[19]_i_4\ : label is "lutpair70";
  attribute HLUTNM of \add_ln214_5_reg_2539[19]_i_5\ : label is "lutpair69";
  attribute HLUTNM of \add_ln214_5_reg_2539[19]_i_6\ : label is "lutpair73";
  attribute HLUTNM of \add_ln214_5_reg_2539[19]_i_7\ : label is "lutpair72";
  attribute HLUTNM of \add_ln214_5_reg_2539[19]_i_8\ : label is "lutpair71";
  attribute HLUTNM of \add_ln214_5_reg_2539[19]_i_9\ : label is "lutpair70";
  attribute HLUTNM of \add_ln214_5_reg_2539[23]_i_2\ : label is "lutpair76";
  attribute HLUTNM of \add_ln214_5_reg_2539[23]_i_3\ : label is "lutpair75";
  attribute HLUTNM of \add_ln214_5_reg_2539[23]_i_4\ : label is "lutpair74";
  attribute HLUTNM of \add_ln214_5_reg_2539[23]_i_5\ : label is "lutpair73";
  attribute HLUTNM of \add_ln214_5_reg_2539[23]_i_6\ : label is "lutpair77";
  attribute HLUTNM of \add_ln214_5_reg_2539[23]_i_7\ : label is "lutpair76";
  attribute HLUTNM of \add_ln214_5_reg_2539[23]_i_8\ : label is "lutpair75";
  attribute HLUTNM of \add_ln214_5_reg_2539[23]_i_9\ : label is "lutpair74";
  attribute HLUTNM of \add_ln214_5_reg_2539[27]_i_2\ : label is "lutpair80";
  attribute HLUTNM of \add_ln214_5_reg_2539[27]_i_3\ : label is "lutpair79";
  attribute HLUTNM of \add_ln214_5_reg_2539[27]_i_4\ : label is "lutpair78";
  attribute HLUTNM of \add_ln214_5_reg_2539[27]_i_5\ : label is "lutpair77";
  attribute HLUTNM of \add_ln214_5_reg_2539[27]_i_6\ : label is "lutpair81";
  attribute HLUTNM of \add_ln214_5_reg_2539[27]_i_7\ : label is "lutpair80";
  attribute HLUTNM of \add_ln214_5_reg_2539[27]_i_8\ : label is "lutpair79";
  attribute HLUTNM of \add_ln214_5_reg_2539[27]_i_9\ : label is "lutpair78";
  attribute HLUTNM of \add_ln214_5_reg_2539[31]_i_2\ : label is "lutpair83";
  attribute HLUTNM of \add_ln214_5_reg_2539[31]_i_3\ : label is "lutpair82";
  attribute HLUTNM of \add_ln214_5_reg_2539[31]_i_4\ : label is "lutpair81";
  attribute HLUTNM of \add_ln214_5_reg_2539[31]_i_7\ : label is "lutpair83";
  attribute HLUTNM of \add_ln214_5_reg_2539[31]_i_8\ : label is "lutpair82";
  attribute HLUTNM of \add_ln214_5_reg_2539[3]_i_2\ : label is "lutpair56";
  attribute HLUTNM of \add_ln214_5_reg_2539[3]_i_5\ : label is "lutpair57";
  attribute HLUTNM of \add_ln214_5_reg_2539[3]_i_6\ : label is "lutpair56";
  attribute HLUTNM of \add_ln214_5_reg_2539[7]_i_2\ : label is "lutpair60";
  attribute HLUTNM of \add_ln214_5_reg_2539[7]_i_3\ : label is "lutpair59";
  attribute HLUTNM of \add_ln214_5_reg_2539[7]_i_4\ : label is "lutpair58";
  attribute HLUTNM of \add_ln214_5_reg_2539[7]_i_5\ : label is "lutpair57";
  attribute HLUTNM of \add_ln214_5_reg_2539[7]_i_6\ : label is "lutpair61";
  attribute HLUTNM of \add_ln214_5_reg_2539[7]_i_7\ : label is "lutpair60";
  attribute HLUTNM of \add_ln214_5_reg_2539[7]_i_8\ : label is "lutpair59";
  attribute HLUTNM of \add_ln214_5_reg_2539[7]_i_9\ : label is "lutpair58";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[32]_i_1__1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \ireg[32]_i_2__1\ : label is "soft_lutpair183";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
\add_ln214_5_reg_2539[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_5_reg_2539_reg[31]\(10),
      I1 => in_data_A_2_TDATA_int(10),
      I2 => \add_ln214_5_reg_2539_reg[31]_0\(10),
      O => \add_ln214_5_reg_2539[11]_i_2_n_1\
    );
\add_ln214_5_reg_2539[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_5_reg_2539_reg[31]\(9),
      I1 => in_data_A_2_TDATA_int(9),
      I2 => \add_ln214_5_reg_2539_reg[31]_0\(9),
      O => \add_ln214_5_reg_2539[11]_i_3_n_1\
    );
\add_ln214_5_reg_2539[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_5_reg_2539_reg[31]\(8),
      I1 => in_data_A_2_TDATA_int(8),
      I2 => \add_ln214_5_reg_2539_reg[31]_0\(8),
      O => \add_ln214_5_reg_2539[11]_i_4_n_1\
    );
\add_ln214_5_reg_2539[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_5_reg_2539_reg[31]\(7),
      I1 => in_data_A_2_TDATA_int(7),
      I2 => \add_ln214_5_reg_2539_reg[31]_0\(7),
      O => \add_ln214_5_reg_2539[11]_i_5_n_1\
    );
\add_ln214_5_reg_2539[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_5_reg_2539_reg[31]\(11),
      I1 => in_data_A_2_TDATA_int(11),
      I2 => \add_ln214_5_reg_2539_reg[31]_0\(11),
      I3 => \add_ln214_5_reg_2539[11]_i_2_n_1\,
      O => \add_ln214_5_reg_2539[11]_i_6_n_1\
    );
\add_ln214_5_reg_2539[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_5_reg_2539_reg[31]\(10),
      I1 => in_data_A_2_TDATA_int(10),
      I2 => \add_ln214_5_reg_2539_reg[31]_0\(10),
      I3 => \add_ln214_5_reg_2539[11]_i_3_n_1\,
      O => \add_ln214_5_reg_2539[11]_i_7_n_1\
    );
\add_ln214_5_reg_2539[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_5_reg_2539_reg[31]\(9),
      I1 => in_data_A_2_TDATA_int(9),
      I2 => \add_ln214_5_reg_2539_reg[31]_0\(9),
      I3 => \add_ln214_5_reg_2539[11]_i_4_n_1\,
      O => \add_ln214_5_reg_2539[11]_i_8_n_1\
    );
\add_ln214_5_reg_2539[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_5_reg_2539_reg[31]\(8),
      I1 => in_data_A_2_TDATA_int(8),
      I2 => \add_ln214_5_reg_2539_reg[31]_0\(8),
      I3 => \add_ln214_5_reg_2539[11]_i_5_n_1\,
      O => \add_ln214_5_reg_2539[11]_i_9_n_1\
    );
\add_ln214_5_reg_2539[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_5_reg_2539_reg[31]\(14),
      I1 => in_data_A_2_TDATA_int(14),
      I2 => \add_ln214_5_reg_2539_reg[31]_0\(14),
      O => \add_ln214_5_reg_2539[15]_i_2_n_1\
    );
\add_ln214_5_reg_2539[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_5_reg_2539_reg[31]\(13),
      I1 => in_data_A_2_TDATA_int(13),
      I2 => \add_ln214_5_reg_2539_reg[31]_0\(13),
      O => \add_ln214_5_reg_2539[15]_i_3_n_1\
    );
\add_ln214_5_reg_2539[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_5_reg_2539_reg[31]\(12),
      I1 => in_data_A_2_TDATA_int(12),
      I2 => \add_ln214_5_reg_2539_reg[31]_0\(12),
      O => \add_ln214_5_reg_2539[15]_i_4_n_1\
    );
\add_ln214_5_reg_2539[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_5_reg_2539_reg[31]\(11),
      I1 => in_data_A_2_TDATA_int(11),
      I2 => \add_ln214_5_reg_2539_reg[31]_0\(11),
      O => \add_ln214_5_reg_2539[15]_i_5_n_1\
    );
\add_ln214_5_reg_2539[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_5_reg_2539_reg[31]\(15),
      I1 => in_data_A_2_TDATA_int(15),
      I2 => \add_ln214_5_reg_2539_reg[31]_0\(15),
      I3 => \add_ln214_5_reg_2539[15]_i_2_n_1\,
      O => \add_ln214_5_reg_2539[15]_i_6_n_1\
    );
\add_ln214_5_reg_2539[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_5_reg_2539_reg[31]\(14),
      I1 => in_data_A_2_TDATA_int(14),
      I2 => \add_ln214_5_reg_2539_reg[31]_0\(14),
      I3 => \add_ln214_5_reg_2539[15]_i_3_n_1\,
      O => \add_ln214_5_reg_2539[15]_i_7_n_1\
    );
\add_ln214_5_reg_2539[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_5_reg_2539_reg[31]\(13),
      I1 => in_data_A_2_TDATA_int(13),
      I2 => \add_ln214_5_reg_2539_reg[31]_0\(13),
      I3 => \add_ln214_5_reg_2539[15]_i_4_n_1\,
      O => \add_ln214_5_reg_2539[15]_i_8_n_1\
    );
\add_ln214_5_reg_2539[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_5_reg_2539_reg[31]\(12),
      I1 => in_data_A_2_TDATA_int(12),
      I2 => \add_ln214_5_reg_2539_reg[31]_0\(12),
      I3 => \add_ln214_5_reg_2539[15]_i_5_n_1\,
      O => \add_ln214_5_reg_2539[15]_i_9_n_1\
    );
\add_ln214_5_reg_2539[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_5_reg_2539_reg[31]\(18),
      I1 => in_data_A_2_TDATA_int(18),
      I2 => \add_ln214_5_reg_2539_reg[31]_0\(18),
      O => \add_ln214_5_reg_2539[19]_i_2_n_1\
    );
\add_ln214_5_reg_2539[19]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_5_reg_2539_reg[31]\(17),
      I1 => in_data_A_2_TDATA_int(17),
      I2 => \add_ln214_5_reg_2539_reg[31]_0\(17),
      O => \add_ln214_5_reg_2539[19]_i_3_n_1\
    );
\add_ln214_5_reg_2539[19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_5_reg_2539_reg[31]\(16),
      I1 => in_data_A_2_TDATA_int(16),
      I2 => \add_ln214_5_reg_2539_reg[31]_0\(16),
      O => \add_ln214_5_reg_2539[19]_i_4_n_1\
    );
\add_ln214_5_reg_2539[19]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_5_reg_2539_reg[31]\(15),
      I1 => in_data_A_2_TDATA_int(15),
      I2 => \add_ln214_5_reg_2539_reg[31]_0\(15),
      O => \add_ln214_5_reg_2539[19]_i_5_n_1\
    );
\add_ln214_5_reg_2539[19]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_5_reg_2539_reg[31]\(19),
      I1 => in_data_A_2_TDATA_int(19),
      I2 => \add_ln214_5_reg_2539_reg[31]_0\(19),
      I3 => \add_ln214_5_reg_2539[19]_i_2_n_1\,
      O => \add_ln214_5_reg_2539[19]_i_6_n_1\
    );
\add_ln214_5_reg_2539[19]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_5_reg_2539_reg[31]\(18),
      I1 => in_data_A_2_TDATA_int(18),
      I2 => \add_ln214_5_reg_2539_reg[31]_0\(18),
      I3 => \add_ln214_5_reg_2539[19]_i_3_n_1\,
      O => \add_ln214_5_reg_2539[19]_i_7_n_1\
    );
\add_ln214_5_reg_2539[19]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_5_reg_2539_reg[31]\(17),
      I1 => in_data_A_2_TDATA_int(17),
      I2 => \add_ln214_5_reg_2539_reg[31]_0\(17),
      I3 => \add_ln214_5_reg_2539[19]_i_4_n_1\,
      O => \add_ln214_5_reg_2539[19]_i_8_n_1\
    );
\add_ln214_5_reg_2539[19]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_5_reg_2539_reg[31]\(16),
      I1 => in_data_A_2_TDATA_int(16),
      I2 => \add_ln214_5_reg_2539_reg[31]_0\(16),
      I3 => \add_ln214_5_reg_2539[19]_i_5_n_1\,
      O => \add_ln214_5_reg_2539[19]_i_9_n_1\
    );
\add_ln214_5_reg_2539[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_5_reg_2539_reg[31]\(22),
      I1 => in_data_A_2_TDATA_int(22),
      I2 => \add_ln214_5_reg_2539_reg[31]_0\(22),
      O => \add_ln214_5_reg_2539[23]_i_2_n_1\
    );
\add_ln214_5_reg_2539[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_5_reg_2539_reg[31]\(21),
      I1 => in_data_A_2_TDATA_int(21),
      I2 => \add_ln214_5_reg_2539_reg[31]_0\(21),
      O => \add_ln214_5_reg_2539[23]_i_3_n_1\
    );
\add_ln214_5_reg_2539[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_5_reg_2539_reg[31]\(20),
      I1 => in_data_A_2_TDATA_int(20),
      I2 => \add_ln214_5_reg_2539_reg[31]_0\(20),
      O => \add_ln214_5_reg_2539[23]_i_4_n_1\
    );
\add_ln214_5_reg_2539[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_5_reg_2539_reg[31]\(19),
      I1 => in_data_A_2_TDATA_int(19),
      I2 => \add_ln214_5_reg_2539_reg[31]_0\(19),
      O => \add_ln214_5_reg_2539[23]_i_5_n_1\
    );
\add_ln214_5_reg_2539[23]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_5_reg_2539_reg[31]\(23),
      I1 => in_data_A_2_TDATA_int(23),
      I2 => \add_ln214_5_reg_2539_reg[31]_0\(23),
      I3 => \add_ln214_5_reg_2539[23]_i_2_n_1\,
      O => \add_ln214_5_reg_2539[23]_i_6_n_1\
    );
\add_ln214_5_reg_2539[23]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_5_reg_2539_reg[31]\(22),
      I1 => in_data_A_2_TDATA_int(22),
      I2 => \add_ln214_5_reg_2539_reg[31]_0\(22),
      I3 => \add_ln214_5_reg_2539[23]_i_3_n_1\,
      O => \add_ln214_5_reg_2539[23]_i_7_n_1\
    );
\add_ln214_5_reg_2539[23]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_5_reg_2539_reg[31]\(21),
      I1 => in_data_A_2_TDATA_int(21),
      I2 => \add_ln214_5_reg_2539_reg[31]_0\(21),
      I3 => \add_ln214_5_reg_2539[23]_i_4_n_1\,
      O => \add_ln214_5_reg_2539[23]_i_8_n_1\
    );
\add_ln214_5_reg_2539[23]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_5_reg_2539_reg[31]\(20),
      I1 => in_data_A_2_TDATA_int(20),
      I2 => \add_ln214_5_reg_2539_reg[31]_0\(20),
      I3 => \add_ln214_5_reg_2539[23]_i_5_n_1\,
      O => \add_ln214_5_reg_2539[23]_i_9_n_1\
    );
\add_ln214_5_reg_2539[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_5_reg_2539_reg[31]\(26),
      I1 => in_data_A_2_TDATA_int(26),
      I2 => \add_ln214_5_reg_2539_reg[31]_0\(26),
      O => \add_ln214_5_reg_2539[27]_i_2_n_1\
    );
\add_ln214_5_reg_2539[27]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_5_reg_2539_reg[31]\(25),
      I1 => in_data_A_2_TDATA_int(25),
      I2 => \add_ln214_5_reg_2539_reg[31]_0\(25),
      O => \add_ln214_5_reg_2539[27]_i_3_n_1\
    );
\add_ln214_5_reg_2539[27]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_5_reg_2539_reg[31]\(24),
      I1 => in_data_A_2_TDATA_int(24),
      I2 => \add_ln214_5_reg_2539_reg[31]_0\(24),
      O => \add_ln214_5_reg_2539[27]_i_4_n_1\
    );
\add_ln214_5_reg_2539[27]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_5_reg_2539_reg[31]\(23),
      I1 => in_data_A_2_TDATA_int(23),
      I2 => \add_ln214_5_reg_2539_reg[31]_0\(23),
      O => \add_ln214_5_reg_2539[27]_i_5_n_1\
    );
\add_ln214_5_reg_2539[27]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_5_reg_2539_reg[31]\(27),
      I1 => in_data_A_2_TDATA_int(27),
      I2 => \add_ln214_5_reg_2539_reg[31]_0\(27),
      I3 => \add_ln214_5_reg_2539[27]_i_2_n_1\,
      O => \add_ln214_5_reg_2539[27]_i_6_n_1\
    );
\add_ln214_5_reg_2539[27]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_5_reg_2539_reg[31]\(26),
      I1 => in_data_A_2_TDATA_int(26),
      I2 => \add_ln214_5_reg_2539_reg[31]_0\(26),
      I3 => \add_ln214_5_reg_2539[27]_i_3_n_1\,
      O => \add_ln214_5_reg_2539[27]_i_7_n_1\
    );
\add_ln214_5_reg_2539[27]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_5_reg_2539_reg[31]\(25),
      I1 => in_data_A_2_TDATA_int(25),
      I2 => \add_ln214_5_reg_2539_reg[31]_0\(25),
      I3 => \add_ln214_5_reg_2539[27]_i_4_n_1\,
      O => \add_ln214_5_reg_2539[27]_i_8_n_1\
    );
\add_ln214_5_reg_2539[27]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_5_reg_2539_reg[31]\(24),
      I1 => in_data_A_2_TDATA_int(24),
      I2 => \add_ln214_5_reg_2539_reg[31]_0\(24),
      I3 => \add_ln214_5_reg_2539[27]_i_5_n_1\,
      O => \add_ln214_5_reg_2539[27]_i_9_n_1\
    );
\add_ln214_5_reg_2539[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_5_reg_2539_reg[31]\(29),
      I1 => in_data_A_2_TDATA_int(29),
      I2 => \add_ln214_5_reg_2539_reg[31]_0\(29),
      O => \add_ln214_5_reg_2539[31]_i_2_n_1\
    );
\add_ln214_5_reg_2539[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_5_reg_2539_reg[31]\(28),
      I1 => in_data_A_2_TDATA_int(28),
      I2 => \add_ln214_5_reg_2539_reg[31]_0\(28),
      O => \add_ln214_5_reg_2539[31]_i_3_n_1\
    );
\add_ln214_5_reg_2539[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_5_reg_2539_reg[31]\(27),
      I1 => in_data_A_2_TDATA_int(27),
      I2 => \add_ln214_5_reg_2539_reg[31]_0\(27),
      O => \add_ln214_5_reg_2539[31]_i_4_n_1\
    );
\add_ln214_5_reg_2539[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_5_reg_2539[31]_i_2_n_1\,
      I1 => \^q\(0),
      I2 => \add_ln214_5_reg_2539_reg[31]\(30),
      I3 => \add_ln214_5_reg_2539_reg[31]_0\(30),
      O => \add_ln214_5_reg_2539[31]_i_6_n_1\
    );
\add_ln214_5_reg_2539[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_5_reg_2539_reg[31]\(29),
      I1 => in_data_A_2_TDATA_int(29),
      I2 => \add_ln214_5_reg_2539_reg[31]_0\(29),
      I3 => \add_ln214_5_reg_2539[31]_i_3_n_1\,
      O => \add_ln214_5_reg_2539[31]_i_7_n_1\
    );
\add_ln214_5_reg_2539[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_5_reg_2539_reg[31]\(28),
      I1 => in_data_A_2_TDATA_int(28),
      I2 => \add_ln214_5_reg_2539_reg[31]_0\(28),
      I3 => \add_ln214_5_reg_2539[31]_i_4_n_1\,
      O => \add_ln214_5_reg_2539[31]_i_8_n_1\
    );
\add_ln214_5_reg_2539[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_5_reg_2539_reg[31]\(2),
      I1 => in_data_A_2_TDATA_int(2),
      I2 => \add_ln214_5_reg_2539_reg[31]_0\(2),
      O => \add_ln214_5_reg_2539[3]_i_2_n_1\
    );
\add_ln214_5_reg_2539[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_5_reg_2539_reg[31]\(1),
      I1 => in_data_A_2_TDATA_int(1),
      I2 => \add_ln214_5_reg_2539_reg[31]_0\(1),
      O => \add_ln214_5_reg_2539[3]_i_3_n_1\
    );
\add_ln214_5_reg_2539[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_5_reg_2539_reg[31]\(0),
      I1 => in_data_A_2_TDATA_int(0),
      I2 => \add_ln214_5_reg_2539_reg[31]_0\(0),
      O => \add_ln214_5_reg_2539[3]_i_4_n_1\
    );
\add_ln214_5_reg_2539[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_5_reg_2539_reg[31]\(3),
      I1 => in_data_A_2_TDATA_int(3),
      I2 => \add_ln214_5_reg_2539_reg[31]_0\(3),
      I3 => \add_ln214_5_reg_2539[3]_i_2_n_1\,
      O => \add_ln214_5_reg_2539[3]_i_5_n_1\
    );
\add_ln214_5_reg_2539[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_5_reg_2539_reg[31]\(2),
      I1 => in_data_A_2_TDATA_int(2),
      I2 => \add_ln214_5_reg_2539_reg[31]_0\(2),
      I3 => \add_ln214_5_reg_2539[3]_i_3_n_1\,
      O => \add_ln214_5_reg_2539[3]_i_6_n_1\
    );
\add_ln214_5_reg_2539[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_5_reg_2539_reg[31]\(1),
      I1 => in_data_A_2_TDATA_int(1),
      I2 => \add_ln214_5_reg_2539_reg[31]_0\(1),
      I3 => \add_ln214_5_reg_2539[3]_i_4_n_1\,
      O => \add_ln214_5_reg_2539[3]_i_7_n_1\
    );
\add_ln214_5_reg_2539[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \add_ln214_5_reg_2539_reg[31]\(0),
      I1 => in_data_A_2_TDATA_int(0),
      I2 => \add_ln214_5_reg_2539_reg[31]_0\(0),
      O => \add_ln214_5_reg_2539[3]_i_8_n_1\
    );
\add_ln214_5_reg_2539[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_5_reg_2539_reg[31]\(6),
      I1 => in_data_A_2_TDATA_int(6),
      I2 => \add_ln214_5_reg_2539_reg[31]_0\(6),
      O => \add_ln214_5_reg_2539[7]_i_2_n_1\
    );
\add_ln214_5_reg_2539[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_5_reg_2539_reg[31]\(5),
      I1 => in_data_A_2_TDATA_int(5),
      I2 => \add_ln214_5_reg_2539_reg[31]_0\(5),
      O => \add_ln214_5_reg_2539[7]_i_3_n_1\
    );
\add_ln214_5_reg_2539[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_5_reg_2539_reg[31]\(4),
      I1 => in_data_A_2_TDATA_int(4),
      I2 => \add_ln214_5_reg_2539_reg[31]_0\(4),
      O => \add_ln214_5_reg_2539[7]_i_4_n_1\
    );
\add_ln214_5_reg_2539[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_5_reg_2539_reg[31]\(3),
      I1 => in_data_A_2_TDATA_int(3),
      I2 => \add_ln214_5_reg_2539_reg[31]_0\(3),
      O => \add_ln214_5_reg_2539[7]_i_5_n_1\
    );
\add_ln214_5_reg_2539[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_5_reg_2539_reg[31]\(7),
      I1 => in_data_A_2_TDATA_int(7),
      I2 => \add_ln214_5_reg_2539_reg[31]_0\(7),
      I3 => \add_ln214_5_reg_2539[7]_i_2_n_1\,
      O => \add_ln214_5_reg_2539[7]_i_6_n_1\
    );
\add_ln214_5_reg_2539[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_5_reg_2539_reg[31]\(6),
      I1 => in_data_A_2_TDATA_int(6),
      I2 => \add_ln214_5_reg_2539_reg[31]_0\(6),
      I3 => \add_ln214_5_reg_2539[7]_i_3_n_1\,
      O => \add_ln214_5_reg_2539[7]_i_7_n_1\
    );
\add_ln214_5_reg_2539[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_5_reg_2539_reg[31]\(5),
      I1 => in_data_A_2_TDATA_int(5),
      I2 => \add_ln214_5_reg_2539_reg[31]_0\(5),
      I3 => \add_ln214_5_reg_2539[7]_i_4_n_1\,
      O => \add_ln214_5_reg_2539[7]_i_8_n_1\
    );
\add_ln214_5_reg_2539[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_5_reg_2539_reg[31]\(4),
      I1 => in_data_A_2_TDATA_int(4),
      I2 => \add_ln214_5_reg_2539_reg[31]_0\(4),
      I3 => \add_ln214_5_reg_2539[7]_i_5_n_1\,
      O => \add_ln214_5_reg_2539[7]_i_9_n_1\
    );
\add_ln214_5_reg_2539_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln214_5_reg_2539_reg[7]_i_1_n_1\,
      CO(3) => \add_ln214_5_reg_2539_reg[11]_i_1_n_1\,
      CO(2) => \add_ln214_5_reg_2539_reg[11]_i_1_n_2\,
      CO(1) => \add_ln214_5_reg_2539_reg[11]_i_1_n_3\,
      CO(0) => \add_ln214_5_reg_2539_reg[11]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln214_5_reg_2539[11]_i_2_n_1\,
      DI(2) => \add_ln214_5_reg_2539[11]_i_3_n_1\,
      DI(1) => \add_ln214_5_reg_2539[11]_i_4_n_1\,
      DI(0) => \add_ln214_5_reg_2539[11]_i_5_n_1\,
      O(3 downto 0) => D(11 downto 8),
      S(3) => \add_ln214_5_reg_2539[11]_i_6_n_1\,
      S(2) => \add_ln214_5_reg_2539[11]_i_7_n_1\,
      S(1) => \add_ln214_5_reg_2539[11]_i_8_n_1\,
      S(0) => \add_ln214_5_reg_2539[11]_i_9_n_1\
    );
\add_ln214_5_reg_2539_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln214_5_reg_2539_reg[11]_i_1_n_1\,
      CO(3) => \add_ln214_5_reg_2539_reg[15]_i_1_n_1\,
      CO(2) => \add_ln214_5_reg_2539_reg[15]_i_1_n_2\,
      CO(1) => \add_ln214_5_reg_2539_reg[15]_i_1_n_3\,
      CO(0) => \add_ln214_5_reg_2539_reg[15]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln214_5_reg_2539[15]_i_2_n_1\,
      DI(2) => \add_ln214_5_reg_2539[15]_i_3_n_1\,
      DI(1) => \add_ln214_5_reg_2539[15]_i_4_n_1\,
      DI(0) => \add_ln214_5_reg_2539[15]_i_5_n_1\,
      O(3 downto 0) => D(15 downto 12),
      S(3) => \add_ln214_5_reg_2539[15]_i_6_n_1\,
      S(2) => \add_ln214_5_reg_2539[15]_i_7_n_1\,
      S(1) => \add_ln214_5_reg_2539[15]_i_8_n_1\,
      S(0) => \add_ln214_5_reg_2539[15]_i_9_n_1\
    );
\add_ln214_5_reg_2539_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln214_5_reg_2539_reg[15]_i_1_n_1\,
      CO(3) => \add_ln214_5_reg_2539_reg[19]_i_1_n_1\,
      CO(2) => \add_ln214_5_reg_2539_reg[19]_i_1_n_2\,
      CO(1) => \add_ln214_5_reg_2539_reg[19]_i_1_n_3\,
      CO(0) => \add_ln214_5_reg_2539_reg[19]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln214_5_reg_2539[19]_i_2_n_1\,
      DI(2) => \add_ln214_5_reg_2539[19]_i_3_n_1\,
      DI(1) => \add_ln214_5_reg_2539[19]_i_4_n_1\,
      DI(0) => \add_ln214_5_reg_2539[19]_i_5_n_1\,
      O(3 downto 0) => D(19 downto 16),
      S(3) => \add_ln214_5_reg_2539[19]_i_6_n_1\,
      S(2) => \add_ln214_5_reg_2539[19]_i_7_n_1\,
      S(1) => \add_ln214_5_reg_2539[19]_i_8_n_1\,
      S(0) => \add_ln214_5_reg_2539[19]_i_9_n_1\
    );
\add_ln214_5_reg_2539_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln214_5_reg_2539_reg[19]_i_1_n_1\,
      CO(3) => \add_ln214_5_reg_2539_reg[23]_i_1_n_1\,
      CO(2) => \add_ln214_5_reg_2539_reg[23]_i_1_n_2\,
      CO(1) => \add_ln214_5_reg_2539_reg[23]_i_1_n_3\,
      CO(0) => \add_ln214_5_reg_2539_reg[23]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln214_5_reg_2539[23]_i_2_n_1\,
      DI(2) => \add_ln214_5_reg_2539[23]_i_3_n_1\,
      DI(1) => \add_ln214_5_reg_2539[23]_i_4_n_1\,
      DI(0) => \add_ln214_5_reg_2539[23]_i_5_n_1\,
      O(3 downto 0) => D(23 downto 20),
      S(3) => \add_ln214_5_reg_2539[23]_i_6_n_1\,
      S(2) => \add_ln214_5_reg_2539[23]_i_7_n_1\,
      S(1) => \add_ln214_5_reg_2539[23]_i_8_n_1\,
      S(0) => \add_ln214_5_reg_2539[23]_i_9_n_1\
    );
\add_ln214_5_reg_2539_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln214_5_reg_2539_reg[23]_i_1_n_1\,
      CO(3) => \add_ln214_5_reg_2539_reg[27]_i_1_n_1\,
      CO(2) => \add_ln214_5_reg_2539_reg[27]_i_1_n_2\,
      CO(1) => \add_ln214_5_reg_2539_reg[27]_i_1_n_3\,
      CO(0) => \add_ln214_5_reg_2539_reg[27]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln214_5_reg_2539[27]_i_2_n_1\,
      DI(2) => \add_ln214_5_reg_2539[27]_i_3_n_1\,
      DI(1) => \add_ln214_5_reg_2539[27]_i_4_n_1\,
      DI(0) => \add_ln214_5_reg_2539[27]_i_5_n_1\,
      O(3 downto 0) => D(27 downto 24),
      S(3) => \add_ln214_5_reg_2539[27]_i_6_n_1\,
      S(2) => \add_ln214_5_reg_2539[27]_i_7_n_1\,
      S(1) => \add_ln214_5_reg_2539[27]_i_8_n_1\,
      S(0) => \add_ln214_5_reg_2539[27]_i_9_n_1\
    );
\add_ln214_5_reg_2539_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln214_5_reg_2539_reg[27]_i_1_n_1\,
      CO(3) => \NLW_add_ln214_5_reg_2539_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \add_ln214_5_reg_2539_reg[31]_i_1_n_2\,
      CO(1) => \add_ln214_5_reg_2539_reg[31]_i_1_n_3\,
      CO(0) => \add_ln214_5_reg_2539_reg[31]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \add_ln214_5_reg_2539[31]_i_2_n_1\,
      DI(1) => \add_ln214_5_reg_2539[31]_i_3_n_1\,
      DI(0) => \add_ln214_5_reg_2539[31]_i_4_n_1\,
      O(3 downto 0) => D(31 downto 28),
      S(3) => S(0),
      S(2) => \add_ln214_5_reg_2539[31]_i_6_n_1\,
      S(1) => \add_ln214_5_reg_2539[31]_i_7_n_1\,
      S(0) => \add_ln214_5_reg_2539[31]_i_8_n_1\
    );
\add_ln214_5_reg_2539_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln214_5_reg_2539_reg[3]_i_1_n_1\,
      CO(2) => \add_ln214_5_reg_2539_reg[3]_i_1_n_2\,
      CO(1) => \add_ln214_5_reg_2539_reg[3]_i_1_n_3\,
      CO(0) => \add_ln214_5_reg_2539_reg[3]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln214_5_reg_2539[3]_i_2_n_1\,
      DI(2) => \add_ln214_5_reg_2539[3]_i_3_n_1\,
      DI(1) => \add_ln214_5_reg_2539[3]_i_4_n_1\,
      DI(0) => '0',
      O(3 downto 0) => D(3 downto 0),
      S(3) => \add_ln214_5_reg_2539[3]_i_5_n_1\,
      S(2) => \add_ln214_5_reg_2539[3]_i_6_n_1\,
      S(1) => \add_ln214_5_reg_2539[3]_i_7_n_1\,
      S(0) => \add_ln214_5_reg_2539[3]_i_8_n_1\
    );
\add_ln214_5_reg_2539_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln214_5_reg_2539_reg[3]_i_1_n_1\,
      CO(3) => \add_ln214_5_reg_2539_reg[7]_i_1_n_1\,
      CO(2) => \add_ln214_5_reg_2539_reg[7]_i_1_n_2\,
      CO(1) => \add_ln214_5_reg_2539_reg[7]_i_1_n_3\,
      CO(0) => \add_ln214_5_reg_2539_reg[7]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln214_5_reg_2539[7]_i_2_n_1\,
      DI(2) => \add_ln214_5_reg_2539[7]_i_3_n_1\,
      DI(1) => \add_ln214_5_reg_2539[7]_i_4_n_1\,
      DI(0) => \add_ln214_5_reg_2539[7]_i_5_n_1\,
      O(3 downto 0) => D(7 downto 4),
      S(3) => \add_ln214_5_reg_2539[7]_i_6_n_1\,
      S(2) => \add_ln214_5_reg_2539[7]_i_7_n_1\,
      S(1) => \add_ln214_5_reg_2539[7]_i_8_n_1\,
      S(0) => \add_ln214_5_reg_2539[7]_i_9_n_1\
    );
\ireg[32]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => in_data_A_0_TREADY_int,
      I1 => \^q\(2),
      I2 => \ireg_reg[0]\(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[32]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^q\(2),
      I1 => in_data_A_0_TREADY_int,
      I2 => \ireg_reg[0]\(0),
      O => E(0)
    );
\odata[32]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \^q\(2),
      I1 => in_data_A_0_TREADY_int,
      O => \p_0_in__0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(0),
      Q => in_data_A_2_TDATA_int(0),
      R => ap_rst_n_inv
    );
\odata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(10),
      Q => in_data_A_2_TDATA_int(10),
      R => ap_rst_n_inv
    );
\odata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(11),
      Q => in_data_A_2_TDATA_int(11),
      R => ap_rst_n_inv
    );
\odata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(12),
      Q => in_data_A_2_TDATA_int(12),
      R => ap_rst_n_inv
    );
\odata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(13),
      Q => in_data_A_2_TDATA_int(13),
      R => ap_rst_n_inv
    );
\odata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(14),
      Q => in_data_A_2_TDATA_int(14),
      R => ap_rst_n_inv
    );
\odata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(15),
      Q => in_data_A_2_TDATA_int(15),
      R => ap_rst_n_inv
    );
\odata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(16),
      Q => in_data_A_2_TDATA_int(16),
      R => ap_rst_n_inv
    );
\odata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(17),
      Q => in_data_A_2_TDATA_int(17),
      R => ap_rst_n_inv
    );
\odata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(18),
      Q => in_data_A_2_TDATA_int(18),
      R => ap_rst_n_inv
    );
\odata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(19),
      Q => in_data_A_2_TDATA_int(19),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(1),
      Q => in_data_A_2_TDATA_int(1),
      R => ap_rst_n_inv
    );
\odata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(20),
      Q => in_data_A_2_TDATA_int(20),
      R => ap_rst_n_inv
    );
\odata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(21),
      Q => in_data_A_2_TDATA_int(21),
      R => ap_rst_n_inv
    );
\odata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(22),
      Q => in_data_A_2_TDATA_int(22),
      R => ap_rst_n_inv
    );
\odata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(23),
      Q => in_data_A_2_TDATA_int(23),
      R => ap_rst_n_inv
    );
\odata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(24),
      Q => in_data_A_2_TDATA_int(24),
      R => ap_rst_n_inv
    );
\odata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(25),
      Q => in_data_A_2_TDATA_int(25),
      R => ap_rst_n_inv
    );
\odata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(26),
      Q => in_data_A_2_TDATA_int(26),
      R => ap_rst_n_inv
    );
\odata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(27),
      Q => in_data_A_2_TDATA_int(27),
      R => ap_rst_n_inv
    );
\odata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(28),
      Q => in_data_A_2_TDATA_int(28),
      R => ap_rst_n_inv
    );
\odata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(29),
      Q => in_data_A_2_TDATA_int(29),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(2),
      Q => in_data_A_2_TDATA_int(2),
      R => ap_rst_n_inv
    );
\odata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(30),
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\odata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(31),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\odata_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(32),
      Q => \^q\(2),
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(3),
      Q => in_data_A_2_TDATA_int(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(4),
      Q => in_data_A_2_TDATA_int(4),
      R => ap_rst_n_inv
    );
\odata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(5),
      Q => in_data_A_2_TDATA_int(5),
      R => ap_rst_n_inv
    );
\odata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(6),
      Q => in_data_A_2_TDATA_int(6),
      R => ap_rst_n_inv
    );
\odata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(7),
      Q => in_data_A_2_TDATA_int(7),
      R => ap_rst_n_inv
    );
\odata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(8),
      Q => in_data_A_2_TDATA_int(8),
      R => ap_rst_n_inv
    );
\odata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(9),
      Q => in_data_A_2_TDATA_int(9),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_obuf_696 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln214_3_reg_2504_reg[31]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \add_ln214_3_reg_2504_reg[31]_0\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    \ireg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    \odata_reg[32]_0\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_obuf_696 : entity is "obuf";
end vector_add_1_mult_constant_0_0_obuf_696;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_obuf_696 is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \add_ln214_3_reg_2504[11]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_3_reg_2504[11]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_3_reg_2504[11]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_3_reg_2504[11]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln214_3_reg_2504[11]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_3_reg_2504[11]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_3_reg_2504[11]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_3_reg_2504[11]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln214_3_reg_2504[15]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_3_reg_2504[15]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_3_reg_2504[15]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_3_reg_2504[15]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln214_3_reg_2504[15]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_3_reg_2504[15]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_3_reg_2504[15]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_3_reg_2504[15]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln214_3_reg_2504[19]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_3_reg_2504[19]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_3_reg_2504[19]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_3_reg_2504[19]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln214_3_reg_2504[19]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_3_reg_2504[19]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_3_reg_2504[19]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_3_reg_2504[19]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln214_3_reg_2504[23]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_3_reg_2504[23]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_3_reg_2504[23]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_3_reg_2504[23]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln214_3_reg_2504[23]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_3_reg_2504[23]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_3_reg_2504[23]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_3_reg_2504[23]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln214_3_reg_2504[27]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_3_reg_2504[27]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_3_reg_2504[27]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_3_reg_2504[27]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln214_3_reg_2504[27]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_3_reg_2504[27]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_3_reg_2504[27]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_3_reg_2504[27]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln214_3_reg_2504[31]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_3_reg_2504[31]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_3_reg_2504[31]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_3_reg_2504[31]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_3_reg_2504[31]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_3_reg_2504[31]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_3_reg_2504[3]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_3_reg_2504[3]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_3_reg_2504[3]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_3_reg_2504[3]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln214_3_reg_2504[3]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_3_reg_2504[3]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_3_reg_2504[3]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_3_reg_2504[7]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_3_reg_2504[7]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_3_reg_2504[7]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_3_reg_2504[7]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln214_3_reg_2504[7]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_3_reg_2504[7]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_3_reg_2504[7]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_3_reg_2504[7]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln214_3_reg_2504_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln214_3_reg_2504_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_3_reg_2504_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_3_reg_2504_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln214_3_reg_2504_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln214_3_reg_2504_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_3_reg_2504_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_3_reg_2504_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln214_3_reg_2504_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln214_3_reg_2504_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_3_reg_2504_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_3_reg_2504_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln214_3_reg_2504_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln214_3_reg_2504_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_3_reg_2504_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_3_reg_2504_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln214_3_reg_2504_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln214_3_reg_2504_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_3_reg_2504_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_3_reg_2504_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln214_3_reg_2504_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_3_reg_2504_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_3_reg_2504_reg[31]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln214_3_reg_2504_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln214_3_reg_2504_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_3_reg_2504_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_3_reg_2504_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln214_3_reg_2504_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln214_3_reg_2504_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_3_reg_2504_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_3_reg_2504_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal in_data_A_1_TDATA_int : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC;
  signal \NLW_add_ln214_3_reg_2504_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute HLUTNM : string;
  attribute HLUTNM of \add_ln214_3_reg_2504[11]_i_2\ : label is "lutpair36";
  attribute HLUTNM of \add_ln214_3_reg_2504[11]_i_3\ : label is "lutpair35";
  attribute HLUTNM of \add_ln214_3_reg_2504[11]_i_4\ : label is "lutpair34";
  attribute HLUTNM of \add_ln214_3_reg_2504[11]_i_5\ : label is "lutpair33";
  attribute HLUTNM of \add_ln214_3_reg_2504[11]_i_6\ : label is "lutpair37";
  attribute HLUTNM of \add_ln214_3_reg_2504[11]_i_7\ : label is "lutpair36";
  attribute HLUTNM of \add_ln214_3_reg_2504[11]_i_8\ : label is "lutpair35";
  attribute HLUTNM of \add_ln214_3_reg_2504[11]_i_9\ : label is "lutpair34";
  attribute HLUTNM of \add_ln214_3_reg_2504[15]_i_2\ : label is "lutpair40";
  attribute HLUTNM of \add_ln214_3_reg_2504[15]_i_3\ : label is "lutpair39";
  attribute HLUTNM of \add_ln214_3_reg_2504[15]_i_4\ : label is "lutpair38";
  attribute HLUTNM of \add_ln214_3_reg_2504[15]_i_5\ : label is "lutpair37";
  attribute HLUTNM of \add_ln214_3_reg_2504[15]_i_6\ : label is "lutpair41";
  attribute HLUTNM of \add_ln214_3_reg_2504[15]_i_7\ : label is "lutpair40";
  attribute HLUTNM of \add_ln214_3_reg_2504[15]_i_8\ : label is "lutpair39";
  attribute HLUTNM of \add_ln214_3_reg_2504[15]_i_9\ : label is "lutpair38";
  attribute HLUTNM of \add_ln214_3_reg_2504[19]_i_2\ : label is "lutpair44";
  attribute HLUTNM of \add_ln214_3_reg_2504[19]_i_3\ : label is "lutpair43";
  attribute HLUTNM of \add_ln214_3_reg_2504[19]_i_4\ : label is "lutpair42";
  attribute HLUTNM of \add_ln214_3_reg_2504[19]_i_5\ : label is "lutpair41";
  attribute HLUTNM of \add_ln214_3_reg_2504[19]_i_6\ : label is "lutpair45";
  attribute HLUTNM of \add_ln214_3_reg_2504[19]_i_7\ : label is "lutpair44";
  attribute HLUTNM of \add_ln214_3_reg_2504[19]_i_8\ : label is "lutpair43";
  attribute HLUTNM of \add_ln214_3_reg_2504[19]_i_9\ : label is "lutpair42";
  attribute HLUTNM of \add_ln214_3_reg_2504[23]_i_2\ : label is "lutpair48";
  attribute HLUTNM of \add_ln214_3_reg_2504[23]_i_3\ : label is "lutpair47";
  attribute HLUTNM of \add_ln214_3_reg_2504[23]_i_4\ : label is "lutpair46";
  attribute HLUTNM of \add_ln214_3_reg_2504[23]_i_5\ : label is "lutpair45";
  attribute HLUTNM of \add_ln214_3_reg_2504[23]_i_6\ : label is "lutpair49";
  attribute HLUTNM of \add_ln214_3_reg_2504[23]_i_7\ : label is "lutpair48";
  attribute HLUTNM of \add_ln214_3_reg_2504[23]_i_8\ : label is "lutpair47";
  attribute HLUTNM of \add_ln214_3_reg_2504[23]_i_9\ : label is "lutpair46";
  attribute HLUTNM of \add_ln214_3_reg_2504[27]_i_2\ : label is "lutpair52";
  attribute HLUTNM of \add_ln214_3_reg_2504[27]_i_3\ : label is "lutpair51";
  attribute HLUTNM of \add_ln214_3_reg_2504[27]_i_4\ : label is "lutpair50";
  attribute HLUTNM of \add_ln214_3_reg_2504[27]_i_5\ : label is "lutpair49";
  attribute HLUTNM of \add_ln214_3_reg_2504[27]_i_6\ : label is "lutpair53";
  attribute HLUTNM of \add_ln214_3_reg_2504[27]_i_7\ : label is "lutpair52";
  attribute HLUTNM of \add_ln214_3_reg_2504[27]_i_8\ : label is "lutpair51";
  attribute HLUTNM of \add_ln214_3_reg_2504[27]_i_9\ : label is "lutpair50";
  attribute HLUTNM of \add_ln214_3_reg_2504[31]_i_2\ : label is "lutpair55";
  attribute HLUTNM of \add_ln214_3_reg_2504[31]_i_3\ : label is "lutpair54";
  attribute HLUTNM of \add_ln214_3_reg_2504[31]_i_4\ : label is "lutpair53";
  attribute HLUTNM of \add_ln214_3_reg_2504[31]_i_7\ : label is "lutpair55";
  attribute HLUTNM of \add_ln214_3_reg_2504[31]_i_8\ : label is "lutpair54";
  attribute HLUTNM of \add_ln214_3_reg_2504[3]_i_2\ : label is "lutpair28";
  attribute HLUTNM of \add_ln214_3_reg_2504[3]_i_5\ : label is "lutpair29";
  attribute HLUTNM of \add_ln214_3_reg_2504[3]_i_6\ : label is "lutpair28";
  attribute HLUTNM of \add_ln214_3_reg_2504[7]_i_2\ : label is "lutpair32";
  attribute HLUTNM of \add_ln214_3_reg_2504[7]_i_3\ : label is "lutpair31";
  attribute HLUTNM of \add_ln214_3_reg_2504[7]_i_4\ : label is "lutpair30";
  attribute HLUTNM of \add_ln214_3_reg_2504[7]_i_5\ : label is "lutpair29";
  attribute HLUTNM of \add_ln214_3_reg_2504[7]_i_6\ : label is "lutpair33";
  attribute HLUTNM of \add_ln214_3_reg_2504[7]_i_7\ : label is "lutpair32";
  attribute HLUTNM of \add_ln214_3_reg_2504[7]_i_8\ : label is "lutpair31";
  attribute HLUTNM of \add_ln214_3_reg_2504[7]_i_9\ : label is "lutpair30";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[32]_i_1__0\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \ireg[32]_i_2__0\ : label is "soft_lutpair165";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
\add_ln214_3_reg_2504[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_3_reg_2504_reg[31]\(10),
      I1 => in_data_A_1_TDATA_int(10),
      I2 => \add_ln214_3_reg_2504_reg[31]_0\(10),
      O => \add_ln214_3_reg_2504[11]_i_2_n_1\
    );
\add_ln214_3_reg_2504[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_3_reg_2504_reg[31]\(9),
      I1 => in_data_A_1_TDATA_int(9),
      I2 => \add_ln214_3_reg_2504_reg[31]_0\(9),
      O => \add_ln214_3_reg_2504[11]_i_3_n_1\
    );
\add_ln214_3_reg_2504[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_3_reg_2504_reg[31]\(8),
      I1 => in_data_A_1_TDATA_int(8),
      I2 => \add_ln214_3_reg_2504_reg[31]_0\(8),
      O => \add_ln214_3_reg_2504[11]_i_4_n_1\
    );
\add_ln214_3_reg_2504[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_3_reg_2504_reg[31]\(7),
      I1 => in_data_A_1_TDATA_int(7),
      I2 => \add_ln214_3_reg_2504_reg[31]_0\(7),
      O => \add_ln214_3_reg_2504[11]_i_5_n_1\
    );
\add_ln214_3_reg_2504[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_3_reg_2504_reg[31]\(11),
      I1 => in_data_A_1_TDATA_int(11),
      I2 => \add_ln214_3_reg_2504_reg[31]_0\(11),
      I3 => \add_ln214_3_reg_2504[11]_i_2_n_1\,
      O => \add_ln214_3_reg_2504[11]_i_6_n_1\
    );
\add_ln214_3_reg_2504[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_3_reg_2504_reg[31]\(10),
      I1 => in_data_A_1_TDATA_int(10),
      I2 => \add_ln214_3_reg_2504_reg[31]_0\(10),
      I3 => \add_ln214_3_reg_2504[11]_i_3_n_1\,
      O => \add_ln214_3_reg_2504[11]_i_7_n_1\
    );
\add_ln214_3_reg_2504[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_3_reg_2504_reg[31]\(9),
      I1 => in_data_A_1_TDATA_int(9),
      I2 => \add_ln214_3_reg_2504_reg[31]_0\(9),
      I3 => \add_ln214_3_reg_2504[11]_i_4_n_1\,
      O => \add_ln214_3_reg_2504[11]_i_8_n_1\
    );
\add_ln214_3_reg_2504[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_3_reg_2504_reg[31]\(8),
      I1 => in_data_A_1_TDATA_int(8),
      I2 => \add_ln214_3_reg_2504_reg[31]_0\(8),
      I3 => \add_ln214_3_reg_2504[11]_i_5_n_1\,
      O => \add_ln214_3_reg_2504[11]_i_9_n_1\
    );
\add_ln214_3_reg_2504[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_3_reg_2504_reg[31]\(14),
      I1 => in_data_A_1_TDATA_int(14),
      I2 => \add_ln214_3_reg_2504_reg[31]_0\(14),
      O => \add_ln214_3_reg_2504[15]_i_2_n_1\
    );
\add_ln214_3_reg_2504[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_3_reg_2504_reg[31]\(13),
      I1 => in_data_A_1_TDATA_int(13),
      I2 => \add_ln214_3_reg_2504_reg[31]_0\(13),
      O => \add_ln214_3_reg_2504[15]_i_3_n_1\
    );
\add_ln214_3_reg_2504[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_3_reg_2504_reg[31]\(12),
      I1 => in_data_A_1_TDATA_int(12),
      I2 => \add_ln214_3_reg_2504_reg[31]_0\(12),
      O => \add_ln214_3_reg_2504[15]_i_4_n_1\
    );
\add_ln214_3_reg_2504[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_3_reg_2504_reg[31]\(11),
      I1 => in_data_A_1_TDATA_int(11),
      I2 => \add_ln214_3_reg_2504_reg[31]_0\(11),
      O => \add_ln214_3_reg_2504[15]_i_5_n_1\
    );
\add_ln214_3_reg_2504[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_3_reg_2504_reg[31]\(15),
      I1 => in_data_A_1_TDATA_int(15),
      I2 => \add_ln214_3_reg_2504_reg[31]_0\(15),
      I3 => \add_ln214_3_reg_2504[15]_i_2_n_1\,
      O => \add_ln214_3_reg_2504[15]_i_6_n_1\
    );
\add_ln214_3_reg_2504[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_3_reg_2504_reg[31]\(14),
      I1 => in_data_A_1_TDATA_int(14),
      I2 => \add_ln214_3_reg_2504_reg[31]_0\(14),
      I3 => \add_ln214_3_reg_2504[15]_i_3_n_1\,
      O => \add_ln214_3_reg_2504[15]_i_7_n_1\
    );
\add_ln214_3_reg_2504[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_3_reg_2504_reg[31]\(13),
      I1 => in_data_A_1_TDATA_int(13),
      I2 => \add_ln214_3_reg_2504_reg[31]_0\(13),
      I3 => \add_ln214_3_reg_2504[15]_i_4_n_1\,
      O => \add_ln214_3_reg_2504[15]_i_8_n_1\
    );
\add_ln214_3_reg_2504[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_3_reg_2504_reg[31]\(12),
      I1 => in_data_A_1_TDATA_int(12),
      I2 => \add_ln214_3_reg_2504_reg[31]_0\(12),
      I3 => \add_ln214_3_reg_2504[15]_i_5_n_1\,
      O => \add_ln214_3_reg_2504[15]_i_9_n_1\
    );
\add_ln214_3_reg_2504[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_3_reg_2504_reg[31]\(18),
      I1 => in_data_A_1_TDATA_int(18),
      I2 => \add_ln214_3_reg_2504_reg[31]_0\(18),
      O => \add_ln214_3_reg_2504[19]_i_2_n_1\
    );
\add_ln214_3_reg_2504[19]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_3_reg_2504_reg[31]\(17),
      I1 => in_data_A_1_TDATA_int(17),
      I2 => \add_ln214_3_reg_2504_reg[31]_0\(17),
      O => \add_ln214_3_reg_2504[19]_i_3_n_1\
    );
\add_ln214_3_reg_2504[19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_3_reg_2504_reg[31]\(16),
      I1 => in_data_A_1_TDATA_int(16),
      I2 => \add_ln214_3_reg_2504_reg[31]_0\(16),
      O => \add_ln214_3_reg_2504[19]_i_4_n_1\
    );
\add_ln214_3_reg_2504[19]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_3_reg_2504_reg[31]\(15),
      I1 => in_data_A_1_TDATA_int(15),
      I2 => \add_ln214_3_reg_2504_reg[31]_0\(15),
      O => \add_ln214_3_reg_2504[19]_i_5_n_1\
    );
\add_ln214_3_reg_2504[19]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_3_reg_2504_reg[31]\(19),
      I1 => in_data_A_1_TDATA_int(19),
      I2 => \add_ln214_3_reg_2504_reg[31]_0\(19),
      I3 => \add_ln214_3_reg_2504[19]_i_2_n_1\,
      O => \add_ln214_3_reg_2504[19]_i_6_n_1\
    );
\add_ln214_3_reg_2504[19]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_3_reg_2504_reg[31]\(18),
      I1 => in_data_A_1_TDATA_int(18),
      I2 => \add_ln214_3_reg_2504_reg[31]_0\(18),
      I3 => \add_ln214_3_reg_2504[19]_i_3_n_1\,
      O => \add_ln214_3_reg_2504[19]_i_7_n_1\
    );
\add_ln214_3_reg_2504[19]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_3_reg_2504_reg[31]\(17),
      I1 => in_data_A_1_TDATA_int(17),
      I2 => \add_ln214_3_reg_2504_reg[31]_0\(17),
      I3 => \add_ln214_3_reg_2504[19]_i_4_n_1\,
      O => \add_ln214_3_reg_2504[19]_i_8_n_1\
    );
\add_ln214_3_reg_2504[19]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_3_reg_2504_reg[31]\(16),
      I1 => in_data_A_1_TDATA_int(16),
      I2 => \add_ln214_3_reg_2504_reg[31]_0\(16),
      I3 => \add_ln214_3_reg_2504[19]_i_5_n_1\,
      O => \add_ln214_3_reg_2504[19]_i_9_n_1\
    );
\add_ln214_3_reg_2504[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_3_reg_2504_reg[31]\(22),
      I1 => in_data_A_1_TDATA_int(22),
      I2 => \add_ln214_3_reg_2504_reg[31]_0\(22),
      O => \add_ln214_3_reg_2504[23]_i_2_n_1\
    );
\add_ln214_3_reg_2504[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_3_reg_2504_reg[31]\(21),
      I1 => in_data_A_1_TDATA_int(21),
      I2 => \add_ln214_3_reg_2504_reg[31]_0\(21),
      O => \add_ln214_3_reg_2504[23]_i_3_n_1\
    );
\add_ln214_3_reg_2504[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_3_reg_2504_reg[31]\(20),
      I1 => in_data_A_1_TDATA_int(20),
      I2 => \add_ln214_3_reg_2504_reg[31]_0\(20),
      O => \add_ln214_3_reg_2504[23]_i_4_n_1\
    );
\add_ln214_3_reg_2504[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_3_reg_2504_reg[31]\(19),
      I1 => in_data_A_1_TDATA_int(19),
      I2 => \add_ln214_3_reg_2504_reg[31]_0\(19),
      O => \add_ln214_3_reg_2504[23]_i_5_n_1\
    );
\add_ln214_3_reg_2504[23]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_3_reg_2504_reg[31]\(23),
      I1 => in_data_A_1_TDATA_int(23),
      I2 => \add_ln214_3_reg_2504_reg[31]_0\(23),
      I3 => \add_ln214_3_reg_2504[23]_i_2_n_1\,
      O => \add_ln214_3_reg_2504[23]_i_6_n_1\
    );
\add_ln214_3_reg_2504[23]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_3_reg_2504_reg[31]\(22),
      I1 => in_data_A_1_TDATA_int(22),
      I2 => \add_ln214_3_reg_2504_reg[31]_0\(22),
      I3 => \add_ln214_3_reg_2504[23]_i_3_n_1\,
      O => \add_ln214_3_reg_2504[23]_i_7_n_1\
    );
\add_ln214_3_reg_2504[23]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_3_reg_2504_reg[31]\(21),
      I1 => in_data_A_1_TDATA_int(21),
      I2 => \add_ln214_3_reg_2504_reg[31]_0\(21),
      I3 => \add_ln214_3_reg_2504[23]_i_4_n_1\,
      O => \add_ln214_3_reg_2504[23]_i_8_n_1\
    );
\add_ln214_3_reg_2504[23]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_3_reg_2504_reg[31]\(20),
      I1 => in_data_A_1_TDATA_int(20),
      I2 => \add_ln214_3_reg_2504_reg[31]_0\(20),
      I3 => \add_ln214_3_reg_2504[23]_i_5_n_1\,
      O => \add_ln214_3_reg_2504[23]_i_9_n_1\
    );
\add_ln214_3_reg_2504[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_3_reg_2504_reg[31]\(26),
      I1 => in_data_A_1_TDATA_int(26),
      I2 => \add_ln214_3_reg_2504_reg[31]_0\(26),
      O => \add_ln214_3_reg_2504[27]_i_2_n_1\
    );
\add_ln214_3_reg_2504[27]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_3_reg_2504_reg[31]\(25),
      I1 => in_data_A_1_TDATA_int(25),
      I2 => \add_ln214_3_reg_2504_reg[31]_0\(25),
      O => \add_ln214_3_reg_2504[27]_i_3_n_1\
    );
\add_ln214_3_reg_2504[27]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_3_reg_2504_reg[31]\(24),
      I1 => in_data_A_1_TDATA_int(24),
      I2 => \add_ln214_3_reg_2504_reg[31]_0\(24),
      O => \add_ln214_3_reg_2504[27]_i_4_n_1\
    );
\add_ln214_3_reg_2504[27]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_3_reg_2504_reg[31]\(23),
      I1 => in_data_A_1_TDATA_int(23),
      I2 => \add_ln214_3_reg_2504_reg[31]_0\(23),
      O => \add_ln214_3_reg_2504[27]_i_5_n_1\
    );
\add_ln214_3_reg_2504[27]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_3_reg_2504_reg[31]\(27),
      I1 => in_data_A_1_TDATA_int(27),
      I2 => \add_ln214_3_reg_2504_reg[31]_0\(27),
      I3 => \add_ln214_3_reg_2504[27]_i_2_n_1\,
      O => \add_ln214_3_reg_2504[27]_i_6_n_1\
    );
\add_ln214_3_reg_2504[27]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_3_reg_2504_reg[31]\(26),
      I1 => in_data_A_1_TDATA_int(26),
      I2 => \add_ln214_3_reg_2504_reg[31]_0\(26),
      I3 => \add_ln214_3_reg_2504[27]_i_3_n_1\,
      O => \add_ln214_3_reg_2504[27]_i_7_n_1\
    );
\add_ln214_3_reg_2504[27]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_3_reg_2504_reg[31]\(25),
      I1 => in_data_A_1_TDATA_int(25),
      I2 => \add_ln214_3_reg_2504_reg[31]_0\(25),
      I3 => \add_ln214_3_reg_2504[27]_i_4_n_1\,
      O => \add_ln214_3_reg_2504[27]_i_8_n_1\
    );
\add_ln214_3_reg_2504[27]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_3_reg_2504_reg[31]\(24),
      I1 => in_data_A_1_TDATA_int(24),
      I2 => \add_ln214_3_reg_2504_reg[31]_0\(24),
      I3 => \add_ln214_3_reg_2504[27]_i_5_n_1\,
      O => \add_ln214_3_reg_2504[27]_i_9_n_1\
    );
\add_ln214_3_reg_2504[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_3_reg_2504_reg[31]\(29),
      I1 => in_data_A_1_TDATA_int(29),
      I2 => \add_ln214_3_reg_2504_reg[31]_0\(29),
      O => \add_ln214_3_reg_2504[31]_i_2_n_1\
    );
\add_ln214_3_reg_2504[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_3_reg_2504_reg[31]\(28),
      I1 => in_data_A_1_TDATA_int(28),
      I2 => \add_ln214_3_reg_2504_reg[31]_0\(28),
      O => \add_ln214_3_reg_2504[31]_i_3_n_1\
    );
\add_ln214_3_reg_2504[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_3_reg_2504_reg[31]\(27),
      I1 => in_data_A_1_TDATA_int(27),
      I2 => \add_ln214_3_reg_2504_reg[31]_0\(27),
      O => \add_ln214_3_reg_2504[31]_i_4_n_1\
    );
\add_ln214_3_reg_2504[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_3_reg_2504[31]_i_2_n_1\,
      I1 => \^q\(0),
      I2 => \add_ln214_3_reg_2504_reg[31]\(30),
      I3 => \add_ln214_3_reg_2504_reg[31]_0\(30),
      O => \add_ln214_3_reg_2504[31]_i_6_n_1\
    );
\add_ln214_3_reg_2504[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_3_reg_2504_reg[31]\(29),
      I1 => in_data_A_1_TDATA_int(29),
      I2 => \add_ln214_3_reg_2504_reg[31]_0\(29),
      I3 => \add_ln214_3_reg_2504[31]_i_3_n_1\,
      O => \add_ln214_3_reg_2504[31]_i_7_n_1\
    );
\add_ln214_3_reg_2504[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_3_reg_2504_reg[31]\(28),
      I1 => in_data_A_1_TDATA_int(28),
      I2 => \add_ln214_3_reg_2504_reg[31]_0\(28),
      I3 => \add_ln214_3_reg_2504[31]_i_4_n_1\,
      O => \add_ln214_3_reg_2504[31]_i_8_n_1\
    );
\add_ln214_3_reg_2504[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_3_reg_2504_reg[31]\(2),
      I1 => in_data_A_1_TDATA_int(2),
      I2 => \add_ln214_3_reg_2504_reg[31]_0\(2),
      O => \add_ln214_3_reg_2504[3]_i_2_n_1\
    );
\add_ln214_3_reg_2504[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_3_reg_2504_reg[31]\(1),
      I1 => in_data_A_1_TDATA_int(1),
      I2 => \add_ln214_3_reg_2504_reg[31]_0\(1),
      O => \add_ln214_3_reg_2504[3]_i_3_n_1\
    );
\add_ln214_3_reg_2504[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_3_reg_2504_reg[31]\(0),
      I1 => in_data_A_1_TDATA_int(0),
      I2 => \add_ln214_3_reg_2504_reg[31]_0\(0),
      O => \add_ln214_3_reg_2504[3]_i_4_n_1\
    );
\add_ln214_3_reg_2504[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_3_reg_2504_reg[31]\(3),
      I1 => in_data_A_1_TDATA_int(3),
      I2 => \add_ln214_3_reg_2504_reg[31]_0\(3),
      I3 => \add_ln214_3_reg_2504[3]_i_2_n_1\,
      O => \add_ln214_3_reg_2504[3]_i_5_n_1\
    );
\add_ln214_3_reg_2504[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_3_reg_2504_reg[31]\(2),
      I1 => in_data_A_1_TDATA_int(2),
      I2 => \add_ln214_3_reg_2504_reg[31]_0\(2),
      I3 => \add_ln214_3_reg_2504[3]_i_3_n_1\,
      O => \add_ln214_3_reg_2504[3]_i_6_n_1\
    );
\add_ln214_3_reg_2504[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_3_reg_2504_reg[31]\(1),
      I1 => in_data_A_1_TDATA_int(1),
      I2 => \add_ln214_3_reg_2504_reg[31]_0\(1),
      I3 => \add_ln214_3_reg_2504[3]_i_4_n_1\,
      O => \add_ln214_3_reg_2504[3]_i_7_n_1\
    );
\add_ln214_3_reg_2504[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \add_ln214_3_reg_2504_reg[31]\(0),
      I1 => in_data_A_1_TDATA_int(0),
      I2 => \add_ln214_3_reg_2504_reg[31]_0\(0),
      O => \add_ln214_3_reg_2504[3]_i_8_n_1\
    );
\add_ln214_3_reg_2504[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_3_reg_2504_reg[31]\(6),
      I1 => in_data_A_1_TDATA_int(6),
      I2 => \add_ln214_3_reg_2504_reg[31]_0\(6),
      O => \add_ln214_3_reg_2504[7]_i_2_n_1\
    );
\add_ln214_3_reg_2504[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_3_reg_2504_reg[31]\(5),
      I1 => in_data_A_1_TDATA_int(5),
      I2 => \add_ln214_3_reg_2504_reg[31]_0\(5),
      O => \add_ln214_3_reg_2504[7]_i_3_n_1\
    );
\add_ln214_3_reg_2504[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_3_reg_2504_reg[31]\(4),
      I1 => in_data_A_1_TDATA_int(4),
      I2 => \add_ln214_3_reg_2504_reg[31]_0\(4),
      O => \add_ln214_3_reg_2504[7]_i_4_n_1\
    );
\add_ln214_3_reg_2504[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_3_reg_2504_reg[31]\(3),
      I1 => in_data_A_1_TDATA_int(3),
      I2 => \add_ln214_3_reg_2504_reg[31]_0\(3),
      O => \add_ln214_3_reg_2504[7]_i_5_n_1\
    );
\add_ln214_3_reg_2504[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_3_reg_2504_reg[31]\(7),
      I1 => in_data_A_1_TDATA_int(7),
      I2 => \add_ln214_3_reg_2504_reg[31]_0\(7),
      I3 => \add_ln214_3_reg_2504[7]_i_2_n_1\,
      O => \add_ln214_3_reg_2504[7]_i_6_n_1\
    );
\add_ln214_3_reg_2504[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_3_reg_2504_reg[31]\(6),
      I1 => in_data_A_1_TDATA_int(6),
      I2 => \add_ln214_3_reg_2504_reg[31]_0\(6),
      I3 => \add_ln214_3_reg_2504[7]_i_3_n_1\,
      O => \add_ln214_3_reg_2504[7]_i_7_n_1\
    );
\add_ln214_3_reg_2504[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_3_reg_2504_reg[31]\(5),
      I1 => in_data_A_1_TDATA_int(5),
      I2 => \add_ln214_3_reg_2504_reg[31]_0\(5),
      I3 => \add_ln214_3_reg_2504[7]_i_4_n_1\,
      O => \add_ln214_3_reg_2504[7]_i_8_n_1\
    );
\add_ln214_3_reg_2504[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_3_reg_2504_reg[31]\(4),
      I1 => in_data_A_1_TDATA_int(4),
      I2 => \add_ln214_3_reg_2504_reg[31]_0\(4),
      I3 => \add_ln214_3_reg_2504[7]_i_5_n_1\,
      O => \add_ln214_3_reg_2504[7]_i_9_n_1\
    );
\add_ln214_3_reg_2504_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln214_3_reg_2504_reg[7]_i_1_n_1\,
      CO(3) => \add_ln214_3_reg_2504_reg[11]_i_1_n_1\,
      CO(2) => \add_ln214_3_reg_2504_reg[11]_i_1_n_2\,
      CO(1) => \add_ln214_3_reg_2504_reg[11]_i_1_n_3\,
      CO(0) => \add_ln214_3_reg_2504_reg[11]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln214_3_reg_2504[11]_i_2_n_1\,
      DI(2) => \add_ln214_3_reg_2504[11]_i_3_n_1\,
      DI(1) => \add_ln214_3_reg_2504[11]_i_4_n_1\,
      DI(0) => \add_ln214_3_reg_2504[11]_i_5_n_1\,
      O(3 downto 0) => D(11 downto 8),
      S(3) => \add_ln214_3_reg_2504[11]_i_6_n_1\,
      S(2) => \add_ln214_3_reg_2504[11]_i_7_n_1\,
      S(1) => \add_ln214_3_reg_2504[11]_i_8_n_1\,
      S(0) => \add_ln214_3_reg_2504[11]_i_9_n_1\
    );
\add_ln214_3_reg_2504_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln214_3_reg_2504_reg[11]_i_1_n_1\,
      CO(3) => \add_ln214_3_reg_2504_reg[15]_i_1_n_1\,
      CO(2) => \add_ln214_3_reg_2504_reg[15]_i_1_n_2\,
      CO(1) => \add_ln214_3_reg_2504_reg[15]_i_1_n_3\,
      CO(0) => \add_ln214_3_reg_2504_reg[15]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln214_3_reg_2504[15]_i_2_n_1\,
      DI(2) => \add_ln214_3_reg_2504[15]_i_3_n_1\,
      DI(1) => \add_ln214_3_reg_2504[15]_i_4_n_1\,
      DI(0) => \add_ln214_3_reg_2504[15]_i_5_n_1\,
      O(3 downto 0) => D(15 downto 12),
      S(3) => \add_ln214_3_reg_2504[15]_i_6_n_1\,
      S(2) => \add_ln214_3_reg_2504[15]_i_7_n_1\,
      S(1) => \add_ln214_3_reg_2504[15]_i_8_n_1\,
      S(0) => \add_ln214_3_reg_2504[15]_i_9_n_1\
    );
\add_ln214_3_reg_2504_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln214_3_reg_2504_reg[15]_i_1_n_1\,
      CO(3) => \add_ln214_3_reg_2504_reg[19]_i_1_n_1\,
      CO(2) => \add_ln214_3_reg_2504_reg[19]_i_1_n_2\,
      CO(1) => \add_ln214_3_reg_2504_reg[19]_i_1_n_3\,
      CO(0) => \add_ln214_3_reg_2504_reg[19]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln214_3_reg_2504[19]_i_2_n_1\,
      DI(2) => \add_ln214_3_reg_2504[19]_i_3_n_1\,
      DI(1) => \add_ln214_3_reg_2504[19]_i_4_n_1\,
      DI(0) => \add_ln214_3_reg_2504[19]_i_5_n_1\,
      O(3 downto 0) => D(19 downto 16),
      S(3) => \add_ln214_3_reg_2504[19]_i_6_n_1\,
      S(2) => \add_ln214_3_reg_2504[19]_i_7_n_1\,
      S(1) => \add_ln214_3_reg_2504[19]_i_8_n_1\,
      S(0) => \add_ln214_3_reg_2504[19]_i_9_n_1\
    );
\add_ln214_3_reg_2504_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln214_3_reg_2504_reg[19]_i_1_n_1\,
      CO(3) => \add_ln214_3_reg_2504_reg[23]_i_1_n_1\,
      CO(2) => \add_ln214_3_reg_2504_reg[23]_i_1_n_2\,
      CO(1) => \add_ln214_3_reg_2504_reg[23]_i_1_n_3\,
      CO(0) => \add_ln214_3_reg_2504_reg[23]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln214_3_reg_2504[23]_i_2_n_1\,
      DI(2) => \add_ln214_3_reg_2504[23]_i_3_n_1\,
      DI(1) => \add_ln214_3_reg_2504[23]_i_4_n_1\,
      DI(0) => \add_ln214_3_reg_2504[23]_i_5_n_1\,
      O(3 downto 0) => D(23 downto 20),
      S(3) => \add_ln214_3_reg_2504[23]_i_6_n_1\,
      S(2) => \add_ln214_3_reg_2504[23]_i_7_n_1\,
      S(1) => \add_ln214_3_reg_2504[23]_i_8_n_1\,
      S(0) => \add_ln214_3_reg_2504[23]_i_9_n_1\
    );
\add_ln214_3_reg_2504_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln214_3_reg_2504_reg[23]_i_1_n_1\,
      CO(3) => \add_ln214_3_reg_2504_reg[27]_i_1_n_1\,
      CO(2) => \add_ln214_3_reg_2504_reg[27]_i_1_n_2\,
      CO(1) => \add_ln214_3_reg_2504_reg[27]_i_1_n_3\,
      CO(0) => \add_ln214_3_reg_2504_reg[27]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln214_3_reg_2504[27]_i_2_n_1\,
      DI(2) => \add_ln214_3_reg_2504[27]_i_3_n_1\,
      DI(1) => \add_ln214_3_reg_2504[27]_i_4_n_1\,
      DI(0) => \add_ln214_3_reg_2504[27]_i_5_n_1\,
      O(3 downto 0) => D(27 downto 24),
      S(3) => \add_ln214_3_reg_2504[27]_i_6_n_1\,
      S(2) => \add_ln214_3_reg_2504[27]_i_7_n_1\,
      S(1) => \add_ln214_3_reg_2504[27]_i_8_n_1\,
      S(0) => \add_ln214_3_reg_2504[27]_i_9_n_1\
    );
\add_ln214_3_reg_2504_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln214_3_reg_2504_reg[27]_i_1_n_1\,
      CO(3) => \NLW_add_ln214_3_reg_2504_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \add_ln214_3_reg_2504_reg[31]_i_1_n_2\,
      CO(1) => \add_ln214_3_reg_2504_reg[31]_i_1_n_3\,
      CO(0) => \add_ln214_3_reg_2504_reg[31]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \add_ln214_3_reg_2504[31]_i_2_n_1\,
      DI(1) => \add_ln214_3_reg_2504[31]_i_3_n_1\,
      DI(0) => \add_ln214_3_reg_2504[31]_i_4_n_1\,
      O(3 downto 0) => D(31 downto 28),
      S(3) => S(0),
      S(2) => \add_ln214_3_reg_2504[31]_i_6_n_1\,
      S(1) => \add_ln214_3_reg_2504[31]_i_7_n_1\,
      S(0) => \add_ln214_3_reg_2504[31]_i_8_n_1\
    );
\add_ln214_3_reg_2504_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln214_3_reg_2504_reg[3]_i_1_n_1\,
      CO(2) => \add_ln214_3_reg_2504_reg[3]_i_1_n_2\,
      CO(1) => \add_ln214_3_reg_2504_reg[3]_i_1_n_3\,
      CO(0) => \add_ln214_3_reg_2504_reg[3]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln214_3_reg_2504[3]_i_2_n_1\,
      DI(2) => \add_ln214_3_reg_2504[3]_i_3_n_1\,
      DI(1) => \add_ln214_3_reg_2504[3]_i_4_n_1\,
      DI(0) => '0',
      O(3 downto 0) => D(3 downto 0),
      S(3) => \add_ln214_3_reg_2504[3]_i_5_n_1\,
      S(2) => \add_ln214_3_reg_2504[3]_i_6_n_1\,
      S(1) => \add_ln214_3_reg_2504[3]_i_7_n_1\,
      S(0) => \add_ln214_3_reg_2504[3]_i_8_n_1\
    );
\add_ln214_3_reg_2504_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln214_3_reg_2504_reg[3]_i_1_n_1\,
      CO(3) => \add_ln214_3_reg_2504_reg[7]_i_1_n_1\,
      CO(2) => \add_ln214_3_reg_2504_reg[7]_i_1_n_2\,
      CO(1) => \add_ln214_3_reg_2504_reg[7]_i_1_n_3\,
      CO(0) => \add_ln214_3_reg_2504_reg[7]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln214_3_reg_2504[7]_i_2_n_1\,
      DI(2) => \add_ln214_3_reg_2504[7]_i_3_n_1\,
      DI(1) => \add_ln214_3_reg_2504[7]_i_4_n_1\,
      DI(0) => \add_ln214_3_reg_2504[7]_i_5_n_1\,
      O(3 downto 0) => D(7 downto 4),
      S(3) => \add_ln214_3_reg_2504[7]_i_6_n_1\,
      S(2) => \add_ln214_3_reg_2504[7]_i_7_n_1\,
      S(1) => \add_ln214_3_reg_2504[7]_i_8_n_1\,
      S(0) => \add_ln214_3_reg_2504[7]_i_9_n_1\
    );
\ireg[32]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => in_data_A_0_TREADY_int,
      I1 => \^q\(2),
      I2 => \ireg_reg[0]\(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[32]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^q\(2),
      I1 => in_data_A_0_TREADY_int,
      I2 => \ireg_reg[0]\(0),
      O => E(0)
    );
\odata[32]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \^q\(2),
      I1 => in_data_A_0_TREADY_int,
      O => \p_0_in__0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(0),
      Q => in_data_A_1_TDATA_int(0),
      R => ap_rst_n_inv
    );
\odata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(10),
      Q => in_data_A_1_TDATA_int(10),
      R => ap_rst_n_inv
    );
\odata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(11),
      Q => in_data_A_1_TDATA_int(11),
      R => ap_rst_n_inv
    );
\odata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(12),
      Q => in_data_A_1_TDATA_int(12),
      R => ap_rst_n_inv
    );
\odata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(13),
      Q => in_data_A_1_TDATA_int(13),
      R => ap_rst_n_inv
    );
\odata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(14),
      Q => in_data_A_1_TDATA_int(14),
      R => ap_rst_n_inv
    );
\odata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(15),
      Q => in_data_A_1_TDATA_int(15),
      R => ap_rst_n_inv
    );
\odata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(16),
      Q => in_data_A_1_TDATA_int(16),
      R => ap_rst_n_inv
    );
\odata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(17),
      Q => in_data_A_1_TDATA_int(17),
      R => ap_rst_n_inv
    );
\odata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(18),
      Q => in_data_A_1_TDATA_int(18),
      R => ap_rst_n_inv
    );
\odata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(19),
      Q => in_data_A_1_TDATA_int(19),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(1),
      Q => in_data_A_1_TDATA_int(1),
      R => ap_rst_n_inv
    );
\odata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(20),
      Q => in_data_A_1_TDATA_int(20),
      R => ap_rst_n_inv
    );
\odata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(21),
      Q => in_data_A_1_TDATA_int(21),
      R => ap_rst_n_inv
    );
\odata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(22),
      Q => in_data_A_1_TDATA_int(22),
      R => ap_rst_n_inv
    );
\odata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(23),
      Q => in_data_A_1_TDATA_int(23),
      R => ap_rst_n_inv
    );
\odata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(24),
      Q => in_data_A_1_TDATA_int(24),
      R => ap_rst_n_inv
    );
\odata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(25),
      Q => in_data_A_1_TDATA_int(25),
      R => ap_rst_n_inv
    );
\odata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(26),
      Q => in_data_A_1_TDATA_int(26),
      R => ap_rst_n_inv
    );
\odata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(27),
      Q => in_data_A_1_TDATA_int(27),
      R => ap_rst_n_inv
    );
\odata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(28),
      Q => in_data_A_1_TDATA_int(28),
      R => ap_rst_n_inv
    );
\odata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(29),
      Q => in_data_A_1_TDATA_int(29),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(2),
      Q => in_data_A_1_TDATA_int(2),
      R => ap_rst_n_inv
    );
\odata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(30),
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\odata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(31),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\odata_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(32),
      Q => \^q\(2),
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(3),
      Q => in_data_A_1_TDATA_int(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(4),
      Q => in_data_A_1_TDATA_int(4),
      R => ap_rst_n_inv
    );
\odata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(5),
      Q => in_data_A_1_TDATA_int(5),
      R => ap_rst_n_inv
    );
\odata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(6),
      Q => in_data_A_1_TDATA_int(6),
      R => ap_rst_n_inv
    );
\odata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(7),
      Q => in_data_A_1_TDATA_int(7),
      R => ap_rst_n_inv
    );
\odata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(8),
      Q => in_data_A_1_TDATA_int(8),
      R => ap_rst_n_inv
    );
\odata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(9),
      Q => in_data_A_1_TDATA_int(9),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_obuf_698 is
  port (
    \odata_reg[32]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg[32]_i_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg[32]_i_7_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg[32]_i_7_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln214_31_reg_2994_reg[31]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \add_ln214_31_reg_2994_reg[31]_0\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    \ireg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    \odata_reg[32]_1\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_obuf_698 : entity is "obuf";
end vector_add_1_mult_constant_0_0_obuf_698;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_obuf_698 is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \add_ln214_31_reg_2994[11]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_31_reg_2994[11]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_31_reg_2994[11]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_31_reg_2994[11]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln214_31_reg_2994[11]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_31_reg_2994[11]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_31_reg_2994[11]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_31_reg_2994[11]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln214_31_reg_2994[15]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_31_reg_2994[15]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_31_reg_2994[15]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_31_reg_2994[15]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln214_31_reg_2994[15]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_31_reg_2994[15]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_31_reg_2994[15]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_31_reg_2994[15]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln214_31_reg_2994[19]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_31_reg_2994[19]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_31_reg_2994[19]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_31_reg_2994[19]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln214_31_reg_2994[19]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_31_reg_2994[19]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_31_reg_2994[19]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_31_reg_2994[19]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln214_31_reg_2994[23]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_31_reg_2994[23]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_31_reg_2994[23]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_31_reg_2994[23]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln214_31_reg_2994[23]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_31_reg_2994[23]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_31_reg_2994[23]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_31_reg_2994[23]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln214_31_reg_2994[27]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_31_reg_2994[27]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_31_reg_2994[27]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_31_reg_2994[27]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln214_31_reg_2994[27]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_31_reg_2994[27]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_31_reg_2994[27]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_31_reg_2994[27]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln214_31_reg_2994[31]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_31_reg_2994[31]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_31_reg_2994[31]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_31_reg_2994[31]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_31_reg_2994[31]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_31_reg_2994[31]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_31_reg_2994[3]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_31_reg_2994[3]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_31_reg_2994[3]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_31_reg_2994[3]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln214_31_reg_2994[3]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_31_reg_2994[3]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_31_reg_2994[3]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_31_reg_2994[7]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_31_reg_2994[7]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_31_reg_2994[7]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_31_reg_2994[7]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln214_31_reg_2994[7]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_31_reg_2994[7]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_31_reg_2994[7]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_31_reg_2994[7]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln214_31_reg_2994_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln214_31_reg_2994_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_31_reg_2994_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_31_reg_2994_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln214_31_reg_2994_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln214_31_reg_2994_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_31_reg_2994_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_31_reg_2994_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln214_31_reg_2994_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln214_31_reg_2994_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_31_reg_2994_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_31_reg_2994_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln214_31_reg_2994_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln214_31_reg_2994_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_31_reg_2994_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_31_reg_2994_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln214_31_reg_2994_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln214_31_reg_2994_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_31_reg_2994_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_31_reg_2994_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln214_31_reg_2994_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_31_reg_2994_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_31_reg_2994_reg[31]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln214_31_reg_2994_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln214_31_reg_2994_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_31_reg_2994_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_31_reg_2994_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln214_31_reg_2994_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln214_31_reg_2994_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_31_reg_2994_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_31_reg_2994_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal in_data_A_15_TDATA_int : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC;
  signal \NLW_add_ln214_31_reg_2994_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute HLUTNM : string;
  attribute HLUTNM of \add_ln214_31_reg_2994[11]_i_2\ : label is "lutpair428";
  attribute HLUTNM of \add_ln214_31_reg_2994[11]_i_3\ : label is "lutpair427";
  attribute HLUTNM of \add_ln214_31_reg_2994[11]_i_4\ : label is "lutpair426";
  attribute HLUTNM of \add_ln214_31_reg_2994[11]_i_5\ : label is "lutpair425";
  attribute HLUTNM of \add_ln214_31_reg_2994[11]_i_6\ : label is "lutpair429";
  attribute HLUTNM of \add_ln214_31_reg_2994[11]_i_7\ : label is "lutpair428";
  attribute HLUTNM of \add_ln214_31_reg_2994[11]_i_8\ : label is "lutpair427";
  attribute HLUTNM of \add_ln214_31_reg_2994[11]_i_9\ : label is "lutpair426";
  attribute HLUTNM of \add_ln214_31_reg_2994[15]_i_2\ : label is "lutpair432";
  attribute HLUTNM of \add_ln214_31_reg_2994[15]_i_3\ : label is "lutpair431";
  attribute HLUTNM of \add_ln214_31_reg_2994[15]_i_4\ : label is "lutpair430";
  attribute HLUTNM of \add_ln214_31_reg_2994[15]_i_5\ : label is "lutpair429";
  attribute HLUTNM of \add_ln214_31_reg_2994[15]_i_6\ : label is "lutpair433";
  attribute HLUTNM of \add_ln214_31_reg_2994[15]_i_7\ : label is "lutpair432";
  attribute HLUTNM of \add_ln214_31_reg_2994[15]_i_8\ : label is "lutpair431";
  attribute HLUTNM of \add_ln214_31_reg_2994[15]_i_9\ : label is "lutpair430";
  attribute HLUTNM of \add_ln214_31_reg_2994[19]_i_2\ : label is "lutpair436";
  attribute HLUTNM of \add_ln214_31_reg_2994[19]_i_3\ : label is "lutpair435";
  attribute HLUTNM of \add_ln214_31_reg_2994[19]_i_4\ : label is "lutpair434";
  attribute HLUTNM of \add_ln214_31_reg_2994[19]_i_5\ : label is "lutpair433";
  attribute HLUTNM of \add_ln214_31_reg_2994[19]_i_6\ : label is "lutpair437";
  attribute HLUTNM of \add_ln214_31_reg_2994[19]_i_7\ : label is "lutpair436";
  attribute HLUTNM of \add_ln214_31_reg_2994[19]_i_8\ : label is "lutpair435";
  attribute HLUTNM of \add_ln214_31_reg_2994[19]_i_9\ : label is "lutpair434";
  attribute HLUTNM of \add_ln214_31_reg_2994[23]_i_2\ : label is "lutpair440";
  attribute HLUTNM of \add_ln214_31_reg_2994[23]_i_3\ : label is "lutpair439";
  attribute HLUTNM of \add_ln214_31_reg_2994[23]_i_4\ : label is "lutpair438";
  attribute HLUTNM of \add_ln214_31_reg_2994[23]_i_5\ : label is "lutpair437";
  attribute HLUTNM of \add_ln214_31_reg_2994[23]_i_6\ : label is "lutpair441";
  attribute HLUTNM of \add_ln214_31_reg_2994[23]_i_7\ : label is "lutpair440";
  attribute HLUTNM of \add_ln214_31_reg_2994[23]_i_8\ : label is "lutpair439";
  attribute HLUTNM of \add_ln214_31_reg_2994[23]_i_9\ : label is "lutpair438";
  attribute HLUTNM of \add_ln214_31_reg_2994[27]_i_2\ : label is "lutpair444";
  attribute HLUTNM of \add_ln214_31_reg_2994[27]_i_3\ : label is "lutpair443";
  attribute HLUTNM of \add_ln214_31_reg_2994[27]_i_4\ : label is "lutpair442";
  attribute HLUTNM of \add_ln214_31_reg_2994[27]_i_5\ : label is "lutpair441";
  attribute HLUTNM of \add_ln214_31_reg_2994[27]_i_6\ : label is "lutpair445";
  attribute HLUTNM of \add_ln214_31_reg_2994[27]_i_7\ : label is "lutpair444";
  attribute HLUTNM of \add_ln214_31_reg_2994[27]_i_8\ : label is "lutpair443";
  attribute HLUTNM of \add_ln214_31_reg_2994[27]_i_9\ : label is "lutpair442";
  attribute HLUTNM of \add_ln214_31_reg_2994[31]_i_2\ : label is "lutpair447";
  attribute HLUTNM of \add_ln214_31_reg_2994[31]_i_3\ : label is "lutpair446";
  attribute HLUTNM of \add_ln214_31_reg_2994[31]_i_4\ : label is "lutpair445";
  attribute HLUTNM of \add_ln214_31_reg_2994[31]_i_7\ : label is "lutpair447";
  attribute HLUTNM of \add_ln214_31_reg_2994[31]_i_8\ : label is "lutpair446";
  attribute HLUTNM of \add_ln214_31_reg_2994[3]_i_2\ : label is "lutpair420";
  attribute HLUTNM of \add_ln214_31_reg_2994[3]_i_5\ : label is "lutpair421";
  attribute HLUTNM of \add_ln214_31_reg_2994[3]_i_6\ : label is "lutpair420";
  attribute HLUTNM of \add_ln214_31_reg_2994[7]_i_2\ : label is "lutpair424";
  attribute HLUTNM of \add_ln214_31_reg_2994[7]_i_3\ : label is "lutpair423";
  attribute HLUTNM of \add_ln214_31_reg_2994[7]_i_4\ : label is "lutpair422";
  attribute HLUTNM of \add_ln214_31_reg_2994[7]_i_5\ : label is "lutpair421";
  attribute HLUTNM of \add_ln214_31_reg_2994[7]_i_6\ : label is "lutpair425";
  attribute HLUTNM of \add_ln214_31_reg_2994[7]_i_7\ : label is "lutpair424";
  attribute HLUTNM of \add_ln214_31_reg_2994[7]_i_8\ : label is "lutpair423";
  attribute HLUTNM of \add_ln214_31_reg_2994[7]_i_9\ : label is "lutpair422";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[32]_i_1__14\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \ireg[32]_i_2__14\ : label is "soft_lutpair147";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
\add_ln214_31_reg_2994[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_31_reg_2994_reg[31]\(10),
      I1 => in_data_A_15_TDATA_int(10),
      I2 => \add_ln214_31_reg_2994_reg[31]_0\(10),
      O => \add_ln214_31_reg_2994[11]_i_2_n_1\
    );
\add_ln214_31_reg_2994[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_31_reg_2994_reg[31]\(9),
      I1 => in_data_A_15_TDATA_int(9),
      I2 => \add_ln214_31_reg_2994_reg[31]_0\(9),
      O => \add_ln214_31_reg_2994[11]_i_3_n_1\
    );
\add_ln214_31_reg_2994[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_31_reg_2994_reg[31]\(8),
      I1 => in_data_A_15_TDATA_int(8),
      I2 => \add_ln214_31_reg_2994_reg[31]_0\(8),
      O => \add_ln214_31_reg_2994[11]_i_4_n_1\
    );
\add_ln214_31_reg_2994[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_31_reg_2994_reg[31]\(7),
      I1 => in_data_A_15_TDATA_int(7),
      I2 => \add_ln214_31_reg_2994_reg[31]_0\(7),
      O => \add_ln214_31_reg_2994[11]_i_5_n_1\
    );
\add_ln214_31_reg_2994[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_31_reg_2994_reg[31]\(11),
      I1 => in_data_A_15_TDATA_int(11),
      I2 => \add_ln214_31_reg_2994_reg[31]_0\(11),
      I3 => \add_ln214_31_reg_2994[11]_i_2_n_1\,
      O => \add_ln214_31_reg_2994[11]_i_6_n_1\
    );
\add_ln214_31_reg_2994[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_31_reg_2994_reg[31]\(10),
      I1 => in_data_A_15_TDATA_int(10),
      I2 => \add_ln214_31_reg_2994_reg[31]_0\(10),
      I3 => \add_ln214_31_reg_2994[11]_i_3_n_1\,
      O => \add_ln214_31_reg_2994[11]_i_7_n_1\
    );
\add_ln214_31_reg_2994[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_31_reg_2994_reg[31]\(9),
      I1 => in_data_A_15_TDATA_int(9),
      I2 => \add_ln214_31_reg_2994_reg[31]_0\(9),
      I3 => \add_ln214_31_reg_2994[11]_i_4_n_1\,
      O => \add_ln214_31_reg_2994[11]_i_8_n_1\
    );
\add_ln214_31_reg_2994[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_31_reg_2994_reg[31]\(8),
      I1 => in_data_A_15_TDATA_int(8),
      I2 => \add_ln214_31_reg_2994_reg[31]_0\(8),
      I3 => \add_ln214_31_reg_2994[11]_i_5_n_1\,
      O => \add_ln214_31_reg_2994[11]_i_9_n_1\
    );
\add_ln214_31_reg_2994[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_31_reg_2994_reg[31]\(14),
      I1 => in_data_A_15_TDATA_int(14),
      I2 => \add_ln214_31_reg_2994_reg[31]_0\(14),
      O => \add_ln214_31_reg_2994[15]_i_2_n_1\
    );
\add_ln214_31_reg_2994[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_31_reg_2994_reg[31]\(13),
      I1 => in_data_A_15_TDATA_int(13),
      I2 => \add_ln214_31_reg_2994_reg[31]_0\(13),
      O => \add_ln214_31_reg_2994[15]_i_3_n_1\
    );
\add_ln214_31_reg_2994[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_31_reg_2994_reg[31]\(12),
      I1 => in_data_A_15_TDATA_int(12),
      I2 => \add_ln214_31_reg_2994_reg[31]_0\(12),
      O => \add_ln214_31_reg_2994[15]_i_4_n_1\
    );
\add_ln214_31_reg_2994[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_31_reg_2994_reg[31]\(11),
      I1 => in_data_A_15_TDATA_int(11),
      I2 => \add_ln214_31_reg_2994_reg[31]_0\(11),
      O => \add_ln214_31_reg_2994[15]_i_5_n_1\
    );
\add_ln214_31_reg_2994[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_31_reg_2994_reg[31]\(15),
      I1 => in_data_A_15_TDATA_int(15),
      I2 => \add_ln214_31_reg_2994_reg[31]_0\(15),
      I3 => \add_ln214_31_reg_2994[15]_i_2_n_1\,
      O => \add_ln214_31_reg_2994[15]_i_6_n_1\
    );
\add_ln214_31_reg_2994[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_31_reg_2994_reg[31]\(14),
      I1 => in_data_A_15_TDATA_int(14),
      I2 => \add_ln214_31_reg_2994_reg[31]_0\(14),
      I3 => \add_ln214_31_reg_2994[15]_i_3_n_1\,
      O => \add_ln214_31_reg_2994[15]_i_7_n_1\
    );
\add_ln214_31_reg_2994[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_31_reg_2994_reg[31]\(13),
      I1 => in_data_A_15_TDATA_int(13),
      I2 => \add_ln214_31_reg_2994_reg[31]_0\(13),
      I3 => \add_ln214_31_reg_2994[15]_i_4_n_1\,
      O => \add_ln214_31_reg_2994[15]_i_8_n_1\
    );
\add_ln214_31_reg_2994[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_31_reg_2994_reg[31]\(12),
      I1 => in_data_A_15_TDATA_int(12),
      I2 => \add_ln214_31_reg_2994_reg[31]_0\(12),
      I3 => \add_ln214_31_reg_2994[15]_i_5_n_1\,
      O => \add_ln214_31_reg_2994[15]_i_9_n_1\
    );
\add_ln214_31_reg_2994[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_31_reg_2994_reg[31]\(18),
      I1 => in_data_A_15_TDATA_int(18),
      I2 => \add_ln214_31_reg_2994_reg[31]_0\(18),
      O => \add_ln214_31_reg_2994[19]_i_2_n_1\
    );
\add_ln214_31_reg_2994[19]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_31_reg_2994_reg[31]\(17),
      I1 => in_data_A_15_TDATA_int(17),
      I2 => \add_ln214_31_reg_2994_reg[31]_0\(17),
      O => \add_ln214_31_reg_2994[19]_i_3_n_1\
    );
\add_ln214_31_reg_2994[19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_31_reg_2994_reg[31]\(16),
      I1 => in_data_A_15_TDATA_int(16),
      I2 => \add_ln214_31_reg_2994_reg[31]_0\(16),
      O => \add_ln214_31_reg_2994[19]_i_4_n_1\
    );
\add_ln214_31_reg_2994[19]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_31_reg_2994_reg[31]\(15),
      I1 => in_data_A_15_TDATA_int(15),
      I2 => \add_ln214_31_reg_2994_reg[31]_0\(15),
      O => \add_ln214_31_reg_2994[19]_i_5_n_1\
    );
\add_ln214_31_reg_2994[19]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_31_reg_2994_reg[31]\(19),
      I1 => in_data_A_15_TDATA_int(19),
      I2 => \add_ln214_31_reg_2994_reg[31]_0\(19),
      I3 => \add_ln214_31_reg_2994[19]_i_2_n_1\,
      O => \add_ln214_31_reg_2994[19]_i_6_n_1\
    );
\add_ln214_31_reg_2994[19]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_31_reg_2994_reg[31]\(18),
      I1 => in_data_A_15_TDATA_int(18),
      I2 => \add_ln214_31_reg_2994_reg[31]_0\(18),
      I3 => \add_ln214_31_reg_2994[19]_i_3_n_1\,
      O => \add_ln214_31_reg_2994[19]_i_7_n_1\
    );
\add_ln214_31_reg_2994[19]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_31_reg_2994_reg[31]\(17),
      I1 => in_data_A_15_TDATA_int(17),
      I2 => \add_ln214_31_reg_2994_reg[31]_0\(17),
      I3 => \add_ln214_31_reg_2994[19]_i_4_n_1\,
      O => \add_ln214_31_reg_2994[19]_i_8_n_1\
    );
\add_ln214_31_reg_2994[19]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_31_reg_2994_reg[31]\(16),
      I1 => in_data_A_15_TDATA_int(16),
      I2 => \add_ln214_31_reg_2994_reg[31]_0\(16),
      I3 => \add_ln214_31_reg_2994[19]_i_5_n_1\,
      O => \add_ln214_31_reg_2994[19]_i_9_n_1\
    );
\add_ln214_31_reg_2994[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_31_reg_2994_reg[31]\(22),
      I1 => in_data_A_15_TDATA_int(22),
      I2 => \add_ln214_31_reg_2994_reg[31]_0\(22),
      O => \add_ln214_31_reg_2994[23]_i_2_n_1\
    );
\add_ln214_31_reg_2994[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_31_reg_2994_reg[31]\(21),
      I1 => in_data_A_15_TDATA_int(21),
      I2 => \add_ln214_31_reg_2994_reg[31]_0\(21),
      O => \add_ln214_31_reg_2994[23]_i_3_n_1\
    );
\add_ln214_31_reg_2994[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_31_reg_2994_reg[31]\(20),
      I1 => in_data_A_15_TDATA_int(20),
      I2 => \add_ln214_31_reg_2994_reg[31]_0\(20),
      O => \add_ln214_31_reg_2994[23]_i_4_n_1\
    );
\add_ln214_31_reg_2994[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_31_reg_2994_reg[31]\(19),
      I1 => in_data_A_15_TDATA_int(19),
      I2 => \add_ln214_31_reg_2994_reg[31]_0\(19),
      O => \add_ln214_31_reg_2994[23]_i_5_n_1\
    );
\add_ln214_31_reg_2994[23]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_31_reg_2994_reg[31]\(23),
      I1 => in_data_A_15_TDATA_int(23),
      I2 => \add_ln214_31_reg_2994_reg[31]_0\(23),
      I3 => \add_ln214_31_reg_2994[23]_i_2_n_1\,
      O => \add_ln214_31_reg_2994[23]_i_6_n_1\
    );
\add_ln214_31_reg_2994[23]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_31_reg_2994_reg[31]\(22),
      I1 => in_data_A_15_TDATA_int(22),
      I2 => \add_ln214_31_reg_2994_reg[31]_0\(22),
      I3 => \add_ln214_31_reg_2994[23]_i_3_n_1\,
      O => \add_ln214_31_reg_2994[23]_i_7_n_1\
    );
\add_ln214_31_reg_2994[23]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_31_reg_2994_reg[31]\(21),
      I1 => in_data_A_15_TDATA_int(21),
      I2 => \add_ln214_31_reg_2994_reg[31]_0\(21),
      I3 => \add_ln214_31_reg_2994[23]_i_4_n_1\,
      O => \add_ln214_31_reg_2994[23]_i_8_n_1\
    );
\add_ln214_31_reg_2994[23]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_31_reg_2994_reg[31]\(20),
      I1 => in_data_A_15_TDATA_int(20),
      I2 => \add_ln214_31_reg_2994_reg[31]_0\(20),
      I3 => \add_ln214_31_reg_2994[23]_i_5_n_1\,
      O => \add_ln214_31_reg_2994[23]_i_9_n_1\
    );
\add_ln214_31_reg_2994[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_31_reg_2994_reg[31]\(26),
      I1 => in_data_A_15_TDATA_int(26),
      I2 => \add_ln214_31_reg_2994_reg[31]_0\(26),
      O => \add_ln214_31_reg_2994[27]_i_2_n_1\
    );
\add_ln214_31_reg_2994[27]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_31_reg_2994_reg[31]\(25),
      I1 => in_data_A_15_TDATA_int(25),
      I2 => \add_ln214_31_reg_2994_reg[31]_0\(25),
      O => \add_ln214_31_reg_2994[27]_i_3_n_1\
    );
\add_ln214_31_reg_2994[27]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_31_reg_2994_reg[31]\(24),
      I1 => in_data_A_15_TDATA_int(24),
      I2 => \add_ln214_31_reg_2994_reg[31]_0\(24),
      O => \add_ln214_31_reg_2994[27]_i_4_n_1\
    );
\add_ln214_31_reg_2994[27]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_31_reg_2994_reg[31]\(23),
      I1 => in_data_A_15_TDATA_int(23),
      I2 => \add_ln214_31_reg_2994_reg[31]_0\(23),
      O => \add_ln214_31_reg_2994[27]_i_5_n_1\
    );
\add_ln214_31_reg_2994[27]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_31_reg_2994_reg[31]\(27),
      I1 => in_data_A_15_TDATA_int(27),
      I2 => \add_ln214_31_reg_2994_reg[31]_0\(27),
      I3 => \add_ln214_31_reg_2994[27]_i_2_n_1\,
      O => \add_ln214_31_reg_2994[27]_i_6_n_1\
    );
\add_ln214_31_reg_2994[27]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_31_reg_2994_reg[31]\(26),
      I1 => in_data_A_15_TDATA_int(26),
      I2 => \add_ln214_31_reg_2994_reg[31]_0\(26),
      I3 => \add_ln214_31_reg_2994[27]_i_3_n_1\,
      O => \add_ln214_31_reg_2994[27]_i_7_n_1\
    );
\add_ln214_31_reg_2994[27]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_31_reg_2994_reg[31]\(25),
      I1 => in_data_A_15_TDATA_int(25),
      I2 => \add_ln214_31_reg_2994_reg[31]_0\(25),
      I3 => \add_ln214_31_reg_2994[27]_i_4_n_1\,
      O => \add_ln214_31_reg_2994[27]_i_8_n_1\
    );
\add_ln214_31_reg_2994[27]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_31_reg_2994_reg[31]\(24),
      I1 => in_data_A_15_TDATA_int(24),
      I2 => \add_ln214_31_reg_2994_reg[31]_0\(24),
      I3 => \add_ln214_31_reg_2994[27]_i_5_n_1\,
      O => \add_ln214_31_reg_2994[27]_i_9_n_1\
    );
\add_ln214_31_reg_2994[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_31_reg_2994_reg[31]\(29),
      I1 => in_data_A_15_TDATA_int(29),
      I2 => \add_ln214_31_reg_2994_reg[31]_0\(29),
      O => \add_ln214_31_reg_2994[31]_i_2_n_1\
    );
\add_ln214_31_reg_2994[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_31_reg_2994_reg[31]\(28),
      I1 => in_data_A_15_TDATA_int(28),
      I2 => \add_ln214_31_reg_2994_reg[31]_0\(28),
      O => \add_ln214_31_reg_2994[31]_i_3_n_1\
    );
\add_ln214_31_reg_2994[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_31_reg_2994_reg[31]\(27),
      I1 => in_data_A_15_TDATA_int(27),
      I2 => \add_ln214_31_reg_2994_reg[31]_0\(27),
      O => \add_ln214_31_reg_2994[31]_i_4_n_1\
    );
\add_ln214_31_reg_2994[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_31_reg_2994[31]_i_2_n_1\,
      I1 => \^q\(0),
      I2 => \add_ln214_31_reg_2994_reg[31]\(30),
      I3 => \add_ln214_31_reg_2994_reg[31]_0\(30),
      O => \add_ln214_31_reg_2994[31]_i_6_n_1\
    );
\add_ln214_31_reg_2994[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_31_reg_2994_reg[31]\(29),
      I1 => in_data_A_15_TDATA_int(29),
      I2 => \add_ln214_31_reg_2994_reg[31]_0\(29),
      I3 => \add_ln214_31_reg_2994[31]_i_3_n_1\,
      O => \add_ln214_31_reg_2994[31]_i_7_n_1\
    );
\add_ln214_31_reg_2994[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_31_reg_2994_reg[31]\(28),
      I1 => in_data_A_15_TDATA_int(28),
      I2 => \add_ln214_31_reg_2994_reg[31]_0\(28),
      I3 => \add_ln214_31_reg_2994[31]_i_4_n_1\,
      O => \add_ln214_31_reg_2994[31]_i_8_n_1\
    );
\add_ln214_31_reg_2994[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_31_reg_2994_reg[31]\(2),
      I1 => in_data_A_15_TDATA_int(2),
      I2 => \add_ln214_31_reg_2994_reg[31]_0\(2),
      O => \add_ln214_31_reg_2994[3]_i_2_n_1\
    );
\add_ln214_31_reg_2994[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_31_reg_2994_reg[31]\(1),
      I1 => in_data_A_15_TDATA_int(1),
      I2 => \add_ln214_31_reg_2994_reg[31]_0\(1),
      O => \add_ln214_31_reg_2994[3]_i_3_n_1\
    );
\add_ln214_31_reg_2994[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_31_reg_2994_reg[31]\(0),
      I1 => in_data_A_15_TDATA_int(0),
      I2 => \add_ln214_31_reg_2994_reg[31]_0\(0),
      O => \add_ln214_31_reg_2994[3]_i_4_n_1\
    );
\add_ln214_31_reg_2994[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_31_reg_2994_reg[31]\(3),
      I1 => in_data_A_15_TDATA_int(3),
      I2 => \add_ln214_31_reg_2994_reg[31]_0\(3),
      I3 => \add_ln214_31_reg_2994[3]_i_2_n_1\,
      O => \add_ln214_31_reg_2994[3]_i_5_n_1\
    );
\add_ln214_31_reg_2994[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_31_reg_2994_reg[31]\(2),
      I1 => in_data_A_15_TDATA_int(2),
      I2 => \add_ln214_31_reg_2994_reg[31]_0\(2),
      I3 => \add_ln214_31_reg_2994[3]_i_3_n_1\,
      O => \add_ln214_31_reg_2994[3]_i_6_n_1\
    );
\add_ln214_31_reg_2994[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_31_reg_2994_reg[31]\(1),
      I1 => in_data_A_15_TDATA_int(1),
      I2 => \add_ln214_31_reg_2994_reg[31]_0\(1),
      I3 => \add_ln214_31_reg_2994[3]_i_4_n_1\,
      O => \add_ln214_31_reg_2994[3]_i_7_n_1\
    );
\add_ln214_31_reg_2994[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \add_ln214_31_reg_2994_reg[31]\(0),
      I1 => in_data_A_15_TDATA_int(0),
      I2 => \add_ln214_31_reg_2994_reg[31]_0\(0),
      O => \add_ln214_31_reg_2994[3]_i_8_n_1\
    );
\add_ln214_31_reg_2994[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_31_reg_2994_reg[31]\(6),
      I1 => in_data_A_15_TDATA_int(6),
      I2 => \add_ln214_31_reg_2994_reg[31]_0\(6),
      O => \add_ln214_31_reg_2994[7]_i_2_n_1\
    );
\add_ln214_31_reg_2994[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_31_reg_2994_reg[31]\(5),
      I1 => in_data_A_15_TDATA_int(5),
      I2 => \add_ln214_31_reg_2994_reg[31]_0\(5),
      O => \add_ln214_31_reg_2994[7]_i_3_n_1\
    );
\add_ln214_31_reg_2994[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_31_reg_2994_reg[31]\(4),
      I1 => in_data_A_15_TDATA_int(4),
      I2 => \add_ln214_31_reg_2994_reg[31]_0\(4),
      O => \add_ln214_31_reg_2994[7]_i_4_n_1\
    );
\add_ln214_31_reg_2994[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_31_reg_2994_reg[31]\(3),
      I1 => in_data_A_15_TDATA_int(3),
      I2 => \add_ln214_31_reg_2994_reg[31]_0\(3),
      O => \add_ln214_31_reg_2994[7]_i_5_n_1\
    );
\add_ln214_31_reg_2994[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_31_reg_2994_reg[31]\(7),
      I1 => in_data_A_15_TDATA_int(7),
      I2 => \add_ln214_31_reg_2994_reg[31]_0\(7),
      I3 => \add_ln214_31_reg_2994[7]_i_2_n_1\,
      O => \add_ln214_31_reg_2994[7]_i_6_n_1\
    );
\add_ln214_31_reg_2994[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_31_reg_2994_reg[31]\(6),
      I1 => in_data_A_15_TDATA_int(6),
      I2 => \add_ln214_31_reg_2994_reg[31]_0\(6),
      I3 => \add_ln214_31_reg_2994[7]_i_3_n_1\,
      O => \add_ln214_31_reg_2994[7]_i_7_n_1\
    );
\add_ln214_31_reg_2994[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_31_reg_2994_reg[31]\(5),
      I1 => in_data_A_15_TDATA_int(5),
      I2 => \add_ln214_31_reg_2994_reg[31]_0\(5),
      I3 => \add_ln214_31_reg_2994[7]_i_4_n_1\,
      O => \add_ln214_31_reg_2994[7]_i_8_n_1\
    );
\add_ln214_31_reg_2994[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_31_reg_2994_reg[31]\(4),
      I1 => in_data_A_15_TDATA_int(4),
      I2 => \add_ln214_31_reg_2994_reg[31]_0\(4),
      I3 => \add_ln214_31_reg_2994[7]_i_5_n_1\,
      O => \add_ln214_31_reg_2994[7]_i_9_n_1\
    );
\add_ln214_31_reg_2994_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln214_31_reg_2994_reg[7]_i_1_n_1\,
      CO(3) => \add_ln214_31_reg_2994_reg[11]_i_1_n_1\,
      CO(2) => \add_ln214_31_reg_2994_reg[11]_i_1_n_2\,
      CO(1) => \add_ln214_31_reg_2994_reg[11]_i_1_n_3\,
      CO(0) => \add_ln214_31_reg_2994_reg[11]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln214_31_reg_2994[11]_i_2_n_1\,
      DI(2) => \add_ln214_31_reg_2994[11]_i_3_n_1\,
      DI(1) => \add_ln214_31_reg_2994[11]_i_4_n_1\,
      DI(0) => \add_ln214_31_reg_2994[11]_i_5_n_1\,
      O(3 downto 0) => D(11 downto 8),
      S(3) => \add_ln214_31_reg_2994[11]_i_6_n_1\,
      S(2) => \add_ln214_31_reg_2994[11]_i_7_n_1\,
      S(1) => \add_ln214_31_reg_2994[11]_i_8_n_1\,
      S(0) => \add_ln214_31_reg_2994[11]_i_9_n_1\
    );
\add_ln214_31_reg_2994_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln214_31_reg_2994_reg[11]_i_1_n_1\,
      CO(3) => \add_ln214_31_reg_2994_reg[15]_i_1_n_1\,
      CO(2) => \add_ln214_31_reg_2994_reg[15]_i_1_n_2\,
      CO(1) => \add_ln214_31_reg_2994_reg[15]_i_1_n_3\,
      CO(0) => \add_ln214_31_reg_2994_reg[15]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln214_31_reg_2994[15]_i_2_n_1\,
      DI(2) => \add_ln214_31_reg_2994[15]_i_3_n_1\,
      DI(1) => \add_ln214_31_reg_2994[15]_i_4_n_1\,
      DI(0) => \add_ln214_31_reg_2994[15]_i_5_n_1\,
      O(3 downto 0) => D(15 downto 12),
      S(3) => \add_ln214_31_reg_2994[15]_i_6_n_1\,
      S(2) => \add_ln214_31_reg_2994[15]_i_7_n_1\,
      S(1) => \add_ln214_31_reg_2994[15]_i_8_n_1\,
      S(0) => \add_ln214_31_reg_2994[15]_i_9_n_1\
    );
\add_ln214_31_reg_2994_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln214_31_reg_2994_reg[15]_i_1_n_1\,
      CO(3) => \add_ln214_31_reg_2994_reg[19]_i_1_n_1\,
      CO(2) => \add_ln214_31_reg_2994_reg[19]_i_1_n_2\,
      CO(1) => \add_ln214_31_reg_2994_reg[19]_i_1_n_3\,
      CO(0) => \add_ln214_31_reg_2994_reg[19]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln214_31_reg_2994[19]_i_2_n_1\,
      DI(2) => \add_ln214_31_reg_2994[19]_i_3_n_1\,
      DI(1) => \add_ln214_31_reg_2994[19]_i_4_n_1\,
      DI(0) => \add_ln214_31_reg_2994[19]_i_5_n_1\,
      O(3 downto 0) => D(19 downto 16),
      S(3) => \add_ln214_31_reg_2994[19]_i_6_n_1\,
      S(2) => \add_ln214_31_reg_2994[19]_i_7_n_1\,
      S(1) => \add_ln214_31_reg_2994[19]_i_8_n_1\,
      S(0) => \add_ln214_31_reg_2994[19]_i_9_n_1\
    );
\add_ln214_31_reg_2994_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln214_31_reg_2994_reg[19]_i_1_n_1\,
      CO(3) => \add_ln214_31_reg_2994_reg[23]_i_1_n_1\,
      CO(2) => \add_ln214_31_reg_2994_reg[23]_i_1_n_2\,
      CO(1) => \add_ln214_31_reg_2994_reg[23]_i_1_n_3\,
      CO(0) => \add_ln214_31_reg_2994_reg[23]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln214_31_reg_2994[23]_i_2_n_1\,
      DI(2) => \add_ln214_31_reg_2994[23]_i_3_n_1\,
      DI(1) => \add_ln214_31_reg_2994[23]_i_4_n_1\,
      DI(0) => \add_ln214_31_reg_2994[23]_i_5_n_1\,
      O(3 downto 0) => D(23 downto 20),
      S(3) => \add_ln214_31_reg_2994[23]_i_6_n_1\,
      S(2) => \add_ln214_31_reg_2994[23]_i_7_n_1\,
      S(1) => \add_ln214_31_reg_2994[23]_i_8_n_1\,
      S(0) => \add_ln214_31_reg_2994[23]_i_9_n_1\
    );
\add_ln214_31_reg_2994_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln214_31_reg_2994_reg[23]_i_1_n_1\,
      CO(3) => \add_ln214_31_reg_2994_reg[27]_i_1_n_1\,
      CO(2) => \add_ln214_31_reg_2994_reg[27]_i_1_n_2\,
      CO(1) => \add_ln214_31_reg_2994_reg[27]_i_1_n_3\,
      CO(0) => \add_ln214_31_reg_2994_reg[27]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln214_31_reg_2994[27]_i_2_n_1\,
      DI(2) => \add_ln214_31_reg_2994[27]_i_3_n_1\,
      DI(1) => \add_ln214_31_reg_2994[27]_i_4_n_1\,
      DI(0) => \add_ln214_31_reg_2994[27]_i_5_n_1\,
      O(3 downto 0) => D(27 downto 24),
      S(3) => \add_ln214_31_reg_2994[27]_i_6_n_1\,
      S(2) => \add_ln214_31_reg_2994[27]_i_7_n_1\,
      S(1) => \add_ln214_31_reg_2994[27]_i_8_n_1\,
      S(0) => \add_ln214_31_reg_2994[27]_i_9_n_1\
    );
\add_ln214_31_reg_2994_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln214_31_reg_2994_reg[27]_i_1_n_1\,
      CO(3) => \NLW_add_ln214_31_reg_2994_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \add_ln214_31_reg_2994_reg[31]_i_1_n_2\,
      CO(1) => \add_ln214_31_reg_2994_reg[31]_i_1_n_3\,
      CO(0) => \add_ln214_31_reg_2994_reg[31]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \add_ln214_31_reg_2994[31]_i_2_n_1\,
      DI(1) => \add_ln214_31_reg_2994[31]_i_3_n_1\,
      DI(0) => \add_ln214_31_reg_2994[31]_i_4_n_1\,
      O(3 downto 0) => D(31 downto 28),
      S(3) => S(0),
      S(2) => \add_ln214_31_reg_2994[31]_i_6_n_1\,
      S(1) => \add_ln214_31_reg_2994[31]_i_7_n_1\,
      S(0) => \add_ln214_31_reg_2994[31]_i_8_n_1\
    );
\add_ln214_31_reg_2994_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln214_31_reg_2994_reg[3]_i_1_n_1\,
      CO(2) => \add_ln214_31_reg_2994_reg[3]_i_1_n_2\,
      CO(1) => \add_ln214_31_reg_2994_reg[3]_i_1_n_3\,
      CO(0) => \add_ln214_31_reg_2994_reg[3]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln214_31_reg_2994[3]_i_2_n_1\,
      DI(2) => \add_ln214_31_reg_2994[3]_i_3_n_1\,
      DI(1) => \add_ln214_31_reg_2994[3]_i_4_n_1\,
      DI(0) => '0',
      O(3 downto 0) => D(3 downto 0),
      S(3) => \add_ln214_31_reg_2994[3]_i_5_n_1\,
      S(2) => \add_ln214_31_reg_2994[3]_i_6_n_1\,
      S(1) => \add_ln214_31_reg_2994[3]_i_7_n_1\,
      S(0) => \add_ln214_31_reg_2994[3]_i_8_n_1\
    );
\add_ln214_31_reg_2994_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln214_31_reg_2994_reg[3]_i_1_n_1\,
      CO(3) => \add_ln214_31_reg_2994_reg[7]_i_1_n_1\,
      CO(2) => \add_ln214_31_reg_2994_reg[7]_i_1_n_2\,
      CO(1) => \add_ln214_31_reg_2994_reg[7]_i_1_n_3\,
      CO(0) => \add_ln214_31_reg_2994_reg[7]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln214_31_reg_2994[7]_i_2_n_1\,
      DI(2) => \add_ln214_31_reg_2994[7]_i_3_n_1\,
      DI(1) => \add_ln214_31_reg_2994[7]_i_4_n_1\,
      DI(0) => \add_ln214_31_reg_2994[7]_i_5_n_1\,
      O(3 downto 0) => D(7 downto 4),
      S(3) => \add_ln214_31_reg_2994[7]_i_6_n_1\,
      S(2) => \add_ln214_31_reg_2994[7]_i_7_n_1\,
      S(1) => \add_ln214_31_reg_2994[7]_i_8_n_1\,
      S(0) => \add_ln214_31_reg_2994[7]_i_9_n_1\
    );
\ireg[32]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^q\(2),
      I1 => \ireg[32]_i_7\(0),
      I2 => \ireg[32]_i_7_0\(0),
      I3 => \ireg[32]_i_7_1\(0),
      O => \odata_reg[32]_0\
    );
\ireg[32]_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => in_data_A_0_TREADY_int,
      I1 => \^q\(2),
      I2 => \ireg_reg[0]\(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[32]_i_2__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^q\(2),
      I1 => in_data_A_0_TREADY_int,
      I2 => \ireg_reg[0]\(0),
      O => E(0)
    );
\odata[32]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \^q\(2),
      I1 => in_data_A_0_TREADY_int,
      O => \p_0_in__0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(0),
      Q => in_data_A_15_TDATA_int(0),
      R => ap_rst_n_inv
    );
\odata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(10),
      Q => in_data_A_15_TDATA_int(10),
      R => ap_rst_n_inv
    );
\odata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(11),
      Q => in_data_A_15_TDATA_int(11),
      R => ap_rst_n_inv
    );
\odata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(12),
      Q => in_data_A_15_TDATA_int(12),
      R => ap_rst_n_inv
    );
\odata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(13),
      Q => in_data_A_15_TDATA_int(13),
      R => ap_rst_n_inv
    );
\odata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(14),
      Q => in_data_A_15_TDATA_int(14),
      R => ap_rst_n_inv
    );
\odata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(15),
      Q => in_data_A_15_TDATA_int(15),
      R => ap_rst_n_inv
    );
\odata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(16),
      Q => in_data_A_15_TDATA_int(16),
      R => ap_rst_n_inv
    );
\odata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(17),
      Q => in_data_A_15_TDATA_int(17),
      R => ap_rst_n_inv
    );
\odata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(18),
      Q => in_data_A_15_TDATA_int(18),
      R => ap_rst_n_inv
    );
\odata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(19),
      Q => in_data_A_15_TDATA_int(19),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(1),
      Q => in_data_A_15_TDATA_int(1),
      R => ap_rst_n_inv
    );
\odata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(20),
      Q => in_data_A_15_TDATA_int(20),
      R => ap_rst_n_inv
    );
\odata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(21),
      Q => in_data_A_15_TDATA_int(21),
      R => ap_rst_n_inv
    );
\odata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(22),
      Q => in_data_A_15_TDATA_int(22),
      R => ap_rst_n_inv
    );
\odata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(23),
      Q => in_data_A_15_TDATA_int(23),
      R => ap_rst_n_inv
    );
\odata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(24),
      Q => in_data_A_15_TDATA_int(24),
      R => ap_rst_n_inv
    );
\odata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(25),
      Q => in_data_A_15_TDATA_int(25),
      R => ap_rst_n_inv
    );
\odata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(26),
      Q => in_data_A_15_TDATA_int(26),
      R => ap_rst_n_inv
    );
\odata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(27),
      Q => in_data_A_15_TDATA_int(27),
      R => ap_rst_n_inv
    );
\odata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(28),
      Q => in_data_A_15_TDATA_int(28),
      R => ap_rst_n_inv
    );
\odata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(29),
      Q => in_data_A_15_TDATA_int(29),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(2),
      Q => in_data_A_15_TDATA_int(2),
      R => ap_rst_n_inv
    );
\odata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(30),
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\odata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(31),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\odata_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(32),
      Q => \^q\(2),
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(3),
      Q => in_data_A_15_TDATA_int(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(4),
      Q => in_data_A_15_TDATA_int(4),
      R => ap_rst_n_inv
    );
\odata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(5),
      Q => in_data_A_15_TDATA_int(5),
      R => ap_rst_n_inv
    );
\odata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(6),
      Q => in_data_A_15_TDATA_int(6),
      R => ap_rst_n_inv
    );
\odata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(7),
      Q => in_data_A_15_TDATA_int(7),
      R => ap_rst_n_inv
    );
\odata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(8),
      Q => in_data_A_15_TDATA_int(8),
      R => ap_rst_n_inv
    );
\odata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(9),
      Q => in_data_A_15_TDATA_int(9),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_obuf_700 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln214_29_reg_2959_reg[31]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \add_ln214_29_reg_2959_reg[31]_0\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    \ireg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    \odata_reg[32]_0\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_obuf_700 : entity is "obuf";
end vector_add_1_mult_constant_0_0_obuf_700;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_obuf_700 is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \add_ln214_29_reg_2959[11]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_29_reg_2959[11]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_29_reg_2959[11]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_29_reg_2959[11]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln214_29_reg_2959[11]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_29_reg_2959[11]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_29_reg_2959[11]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_29_reg_2959[11]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln214_29_reg_2959[15]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_29_reg_2959[15]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_29_reg_2959[15]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_29_reg_2959[15]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln214_29_reg_2959[15]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_29_reg_2959[15]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_29_reg_2959[15]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_29_reg_2959[15]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln214_29_reg_2959[19]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_29_reg_2959[19]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_29_reg_2959[19]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_29_reg_2959[19]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln214_29_reg_2959[19]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_29_reg_2959[19]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_29_reg_2959[19]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_29_reg_2959[19]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln214_29_reg_2959[23]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_29_reg_2959[23]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_29_reg_2959[23]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_29_reg_2959[23]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln214_29_reg_2959[23]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_29_reg_2959[23]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_29_reg_2959[23]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_29_reg_2959[23]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln214_29_reg_2959[27]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_29_reg_2959[27]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_29_reg_2959[27]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_29_reg_2959[27]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln214_29_reg_2959[27]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_29_reg_2959[27]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_29_reg_2959[27]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_29_reg_2959[27]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln214_29_reg_2959[31]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_29_reg_2959[31]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_29_reg_2959[31]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_29_reg_2959[31]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_29_reg_2959[31]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_29_reg_2959[31]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_29_reg_2959[3]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_29_reg_2959[3]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_29_reg_2959[3]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_29_reg_2959[3]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln214_29_reg_2959[3]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_29_reg_2959[3]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_29_reg_2959[3]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_29_reg_2959[7]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_29_reg_2959[7]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_29_reg_2959[7]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_29_reg_2959[7]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln214_29_reg_2959[7]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_29_reg_2959[7]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_29_reg_2959[7]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_29_reg_2959[7]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln214_29_reg_2959_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln214_29_reg_2959_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_29_reg_2959_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_29_reg_2959_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln214_29_reg_2959_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln214_29_reg_2959_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_29_reg_2959_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_29_reg_2959_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln214_29_reg_2959_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln214_29_reg_2959_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_29_reg_2959_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_29_reg_2959_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln214_29_reg_2959_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln214_29_reg_2959_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_29_reg_2959_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_29_reg_2959_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln214_29_reg_2959_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln214_29_reg_2959_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_29_reg_2959_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_29_reg_2959_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln214_29_reg_2959_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_29_reg_2959_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_29_reg_2959_reg[31]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln214_29_reg_2959_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln214_29_reg_2959_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_29_reg_2959_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_29_reg_2959_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln214_29_reg_2959_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln214_29_reg_2959_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_29_reg_2959_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_29_reg_2959_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal in_data_A_14_TDATA_int : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC;
  signal \NLW_add_ln214_29_reg_2959_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute HLUTNM : string;
  attribute HLUTNM of \add_ln214_29_reg_2959[11]_i_2\ : label is "lutpair400";
  attribute HLUTNM of \add_ln214_29_reg_2959[11]_i_3\ : label is "lutpair399";
  attribute HLUTNM of \add_ln214_29_reg_2959[11]_i_4\ : label is "lutpair398";
  attribute HLUTNM of \add_ln214_29_reg_2959[11]_i_5\ : label is "lutpair397";
  attribute HLUTNM of \add_ln214_29_reg_2959[11]_i_6\ : label is "lutpair401";
  attribute HLUTNM of \add_ln214_29_reg_2959[11]_i_7\ : label is "lutpair400";
  attribute HLUTNM of \add_ln214_29_reg_2959[11]_i_8\ : label is "lutpair399";
  attribute HLUTNM of \add_ln214_29_reg_2959[11]_i_9\ : label is "lutpair398";
  attribute HLUTNM of \add_ln214_29_reg_2959[15]_i_2\ : label is "lutpair404";
  attribute HLUTNM of \add_ln214_29_reg_2959[15]_i_3\ : label is "lutpair403";
  attribute HLUTNM of \add_ln214_29_reg_2959[15]_i_4\ : label is "lutpair402";
  attribute HLUTNM of \add_ln214_29_reg_2959[15]_i_5\ : label is "lutpair401";
  attribute HLUTNM of \add_ln214_29_reg_2959[15]_i_6\ : label is "lutpair405";
  attribute HLUTNM of \add_ln214_29_reg_2959[15]_i_7\ : label is "lutpair404";
  attribute HLUTNM of \add_ln214_29_reg_2959[15]_i_8\ : label is "lutpair403";
  attribute HLUTNM of \add_ln214_29_reg_2959[15]_i_9\ : label is "lutpair402";
  attribute HLUTNM of \add_ln214_29_reg_2959[19]_i_2\ : label is "lutpair408";
  attribute HLUTNM of \add_ln214_29_reg_2959[19]_i_3\ : label is "lutpair407";
  attribute HLUTNM of \add_ln214_29_reg_2959[19]_i_4\ : label is "lutpair406";
  attribute HLUTNM of \add_ln214_29_reg_2959[19]_i_5\ : label is "lutpair405";
  attribute HLUTNM of \add_ln214_29_reg_2959[19]_i_6\ : label is "lutpair409";
  attribute HLUTNM of \add_ln214_29_reg_2959[19]_i_7\ : label is "lutpair408";
  attribute HLUTNM of \add_ln214_29_reg_2959[19]_i_8\ : label is "lutpair407";
  attribute HLUTNM of \add_ln214_29_reg_2959[19]_i_9\ : label is "lutpair406";
  attribute HLUTNM of \add_ln214_29_reg_2959[23]_i_2\ : label is "lutpair412";
  attribute HLUTNM of \add_ln214_29_reg_2959[23]_i_3\ : label is "lutpair411";
  attribute HLUTNM of \add_ln214_29_reg_2959[23]_i_4\ : label is "lutpair410";
  attribute HLUTNM of \add_ln214_29_reg_2959[23]_i_5\ : label is "lutpair409";
  attribute HLUTNM of \add_ln214_29_reg_2959[23]_i_6\ : label is "lutpair413";
  attribute HLUTNM of \add_ln214_29_reg_2959[23]_i_7\ : label is "lutpair412";
  attribute HLUTNM of \add_ln214_29_reg_2959[23]_i_8\ : label is "lutpair411";
  attribute HLUTNM of \add_ln214_29_reg_2959[23]_i_9\ : label is "lutpair410";
  attribute HLUTNM of \add_ln214_29_reg_2959[27]_i_2\ : label is "lutpair416";
  attribute HLUTNM of \add_ln214_29_reg_2959[27]_i_3\ : label is "lutpair415";
  attribute HLUTNM of \add_ln214_29_reg_2959[27]_i_4\ : label is "lutpair414";
  attribute HLUTNM of \add_ln214_29_reg_2959[27]_i_5\ : label is "lutpair413";
  attribute HLUTNM of \add_ln214_29_reg_2959[27]_i_6\ : label is "lutpair417";
  attribute HLUTNM of \add_ln214_29_reg_2959[27]_i_7\ : label is "lutpair416";
  attribute HLUTNM of \add_ln214_29_reg_2959[27]_i_8\ : label is "lutpair415";
  attribute HLUTNM of \add_ln214_29_reg_2959[27]_i_9\ : label is "lutpair414";
  attribute HLUTNM of \add_ln214_29_reg_2959[31]_i_2\ : label is "lutpair419";
  attribute HLUTNM of \add_ln214_29_reg_2959[31]_i_3\ : label is "lutpair418";
  attribute HLUTNM of \add_ln214_29_reg_2959[31]_i_4\ : label is "lutpair417";
  attribute HLUTNM of \add_ln214_29_reg_2959[31]_i_7\ : label is "lutpair419";
  attribute HLUTNM of \add_ln214_29_reg_2959[31]_i_8\ : label is "lutpair418";
  attribute HLUTNM of \add_ln214_29_reg_2959[3]_i_2\ : label is "lutpair392";
  attribute HLUTNM of \add_ln214_29_reg_2959[3]_i_5\ : label is "lutpair393";
  attribute HLUTNM of \add_ln214_29_reg_2959[3]_i_6\ : label is "lutpair392";
  attribute HLUTNM of \add_ln214_29_reg_2959[7]_i_2\ : label is "lutpair396";
  attribute HLUTNM of \add_ln214_29_reg_2959[7]_i_3\ : label is "lutpair395";
  attribute HLUTNM of \add_ln214_29_reg_2959[7]_i_4\ : label is "lutpair394";
  attribute HLUTNM of \add_ln214_29_reg_2959[7]_i_5\ : label is "lutpair393";
  attribute HLUTNM of \add_ln214_29_reg_2959[7]_i_6\ : label is "lutpair397";
  attribute HLUTNM of \add_ln214_29_reg_2959[7]_i_7\ : label is "lutpair396";
  attribute HLUTNM of \add_ln214_29_reg_2959[7]_i_8\ : label is "lutpair395";
  attribute HLUTNM of \add_ln214_29_reg_2959[7]_i_9\ : label is "lutpair394";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[32]_i_1__13\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \ireg[32]_i_2__13\ : label is "soft_lutpair129";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
\add_ln214_29_reg_2959[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_29_reg_2959_reg[31]\(10),
      I1 => in_data_A_14_TDATA_int(10),
      I2 => \add_ln214_29_reg_2959_reg[31]_0\(10),
      O => \add_ln214_29_reg_2959[11]_i_2_n_1\
    );
\add_ln214_29_reg_2959[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_29_reg_2959_reg[31]\(9),
      I1 => in_data_A_14_TDATA_int(9),
      I2 => \add_ln214_29_reg_2959_reg[31]_0\(9),
      O => \add_ln214_29_reg_2959[11]_i_3_n_1\
    );
\add_ln214_29_reg_2959[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_29_reg_2959_reg[31]\(8),
      I1 => in_data_A_14_TDATA_int(8),
      I2 => \add_ln214_29_reg_2959_reg[31]_0\(8),
      O => \add_ln214_29_reg_2959[11]_i_4_n_1\
    );
\add_ln214_29_reg_2959[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_29_reg_2959_reg[31]\(7),
      I1 => in_data_A_14_TDATA_int(7),
      I2 => \add_ln214_29_reg_2959_reg[31]_0\(7),
      O => \add_ln214_29_reg_2959[11]_i_5_n_1\
    );
\add_ln214_29_reg_2959[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_29_reg_2959_reg[31]\(11),
      I1 => in_data_A_14_TDATA_int(11),
      I2 => \add_ln214_29_reg_2959_reg[31]_0\(11),
      I3 => \add_ln214_29_reg_2959[11]_i_2_n_1\,
      O => \add_ln214_29_reg_2959[11]_i_6_n_1\
    );
\add_ln214_29_reg_2959[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_29_reg_2959_reg[31]\(10),
      I1 => in_data_A_14_TDATA_int(10),
      I2 => \add_ln214_29_reg_2959_reg[31]_0\(10),
      I3 => \add_ln214_29_reg_2959[11]_i_3_n_1\,
      O => \add_ln214_29_reg_2959[11]_i_7_n_1\
    );
\add_ln214_29_reg_2959[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_29_reg_2959_reg[31]\(9),
      I1 => in_data_A_14_TDATA_int(9),
      I2 => \add_ln214_29_reg_2959_reg[31]_0\(9),
      I3 => \add_ln214_29_reg_2959[11]_i_4_n_1\,
      O => \add_ln214_29_reg_2959[11]_i_8_n_1\
    );
\add_ln214_29_reg_2959[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_29_reg_2959_reg[31]\(8),
      I1 => in_data_A_14_TDATA_int(8),
      I2 => \add_ln214_29_reg_2959_reg[31]_0\(8),
      I3 => \add_ln214_29_reg_2959[11]_i_5_n_1\,
      O => \add_ln214_29_reg_2959[11]_i_9_n_1\
    );
\add_ln214_29_reg_2959[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_29_reg_2959_reg[31]\(14),
      I1 => in_data_A_14_TDATA_int(14),
      I2 => \add_ln214_29_reg_2959_reg[31]_0\(14),
      O => \add_ln214_29_reg_2959[15]_i_2_n_1\
    );
\add_ln214_29_reg_2959[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_29_reg_2959_reg[31]\(13),
      I1 => in_data_A_14_TDATA_int(13),
      I2 => \add_ln214_29_reg_2959_reg[31]_0\(13),
      O => \add_ln214_29_reg_2959[15]_i_3_n_1\
    );
\add_ln214_29_reg_2959[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_29_reg_2959_reg[31]\(12),
      I1 => in_data_A_14_TDATA_int(12),
      I2 => \add_ln214_29_reg_2959_reg[31]_0\(12),
      O => \add_ln214_29_reg_2959[15]_i_4_n_1\
    );
\add_ln214_29_reg_2959[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_29_reg_2959_reg[31]\(11),
      I1 => in_data_A_14_TDATA_int(11),
      I2 => \add_ln214_29_reg_2959_reg[31]_0\(11),
      O => \add_ln214_29_reg_2959[15]_i_5_n_1\
    );
\add_ln214_29_reg_2959[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_29_reg_2959_reg[31]\(15),
      I1 => in_data_A_14_TDATA_int(15),
      I2 => \add_ln214_29_reg_2959_reg[31]_0\(15),
      I3 => \add_ln214_29_reg_2959[15]_i_2_n_1\,
      O => \add_ln214_29_reg_2959[15]_i_6_n_1\
    );
\add_ln214_29_reg_2959[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_29_reg_2959_reg[31]\(14),
      I1 => in_data_A_14_TDATA_int(14),
      I2 => \add_ln214_29_reg_2959_reg[31]_0\(14),
      I3 => \add_ln214_29_reg_2959[15]_i_3_n_1\,
      O => \add_ln214_29_reg_2959[15]_i_7_n_1\
    );
\add_ln214_29_reg_2959[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_29_reg_2959_reg[31]\(13),
      I1 => in_data_A_14_TDATA_int(13),
      I2 => \add_ln214_29_reg_2959_reg[31]_0\(13),
      I3 => \add_ln214_29_reg_2959[15]_i_4_n_1\,
      O => \add_ln214_29_reg_2959[15]_i_8_n_1\
    );
\add_ln214_29_reg_2959[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_29_reg_2959_reg[31]\(12),
      I1 => in_data_A_14_TDATA_int(12),
      I2 => \add_ln214_29_reg_2959_reg[31]_0\(12),
      I3 => \add_ln214_29_reg_2959[15]_i_5_n_1\,
      O => \add_ln214_29_reg_2959[15]_i_9_n_1\
    );
\add_ln214_29_reg_2959[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_29_reg_2959_reg[31]\(18),
      I1 => in_data_A_14_TDATA_int(18),
      I2 => \add_ln214_29_reg_2959_reg[31]_0\(18),
      O => \add_ln214_29_reg_2959[19]_i_2_n_1\
    );
\add_ln214_29_reg_2959[19]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_29_reg_2959_reg[31]\(17),
      I1 => in_data_A_14_TDATA_int(17),
      I2 => \add_ln214_29_reg_2959_reg[31]_0\(17),
      O => \add_ln214_29_reg_2959[19]_i_3_n_1\
    );
\add_ln214_29_reg_2959[19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_29_reg_2959_reg[31]\(16),
      I1 => in_data_A_14_TDATA_int(16),
      I2 => \add_ln214_29_reg_2959_reg[31]_0\(16),
      O => \add_ln214_29_reg_2959[19]_i_4_n_1\
    );
\add_ln214_29_reg_2959[19]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_29_reg_2959_reg[31]\(15),
      I1 => in_data_A_14_TDATA_int(15),
      I2 => \add_ln214_29_reg_2959_reg[31]_0\(15),
      O => \add_ln214_29_reg_2959[19]_i_5_n_1\
    );
\add_ln214_29_reg_2959[19]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_29_reg_2959_reg[31]\(19),
      I1 => in_data_A_14_TDATA_int(19),
      I2 => \add_ln214_29_reg_2959_reg[31]_0\(19),
      I3 => \add_ln214_29_reg_2959[19]_i_2_n_1\,
      O => \add_ln214_29_reg_2959[19]_i_6_n_1\
    );
\add_ln214_29_reg_2959[19]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_29_reg_2959_reg[31]\(18),
      I1 => in_data_A_14_TDATA_int(18),
      I2 => \add_ln214_29_reg_2959_reg[31]_0\(18),
      I3 => \add_ln214_29_reg_2959[19]_i_3_n_1\,
      O => \add_ln214_29_reg_2959[19]_i_7_n_1\
    );
\add_ln214_29_reg_2959[19]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_29_reg_2959_reg[31]\(17),
      I1 => in_data_A_14_TDATA_int(17),
      I2 => \add_ln214_29_reg_2959_reg[31]_0\(17),
      I3 => \add_ln214_29_reg_2959[19]_i_4_n_1\,
      O => \add_ln214_29_reg_2959[19]_i_8_n_1\
    );
\add_ln214_29_reg_2959[19]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_29_reg_2959_reg[31]\(16),
      I1 => in_data_A_14_TDATA_int(16),
      I2 => \add_ln214_29_reg_2959_reg[31]_0\(16),
      I3 => \add_ln214_29_reg_2959[19]_i_5_n_1\,
      O => \add_ln214_29_reg_2959[19]_i_9_n_1\
    );
\add_ln214_29_reg_2959[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_29_reg_2959_reg[31]\(22),
      I1 => in_data_A_14_TDATA_int(22),
      I2 => \add_ln214_29_reg_2959_reg[31]_0\(22),
      O => \add_ln214_29_reg_2959[23]_i_2_n_1\
    );
\add_ln214_29_reg_2959[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_29_reg_2959_reg[31]\(21),
      I1 => in_data_A_14_TDATA_int(21),
      I2 => \add_ln214_29_reg_2959_reg[31]_0\(21),
      O => \add_ln214_29_reg_2959[23]_i_3_n_1\
    );
\add_ln214_29_reg_2959[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_29_reg_2959_reg[31]\(20),
      I1 => in_data_A_14_TDATA_int(20),
      I2 => \add_ln214_29_reg_2959_reg[31]_0\(20),
      O => \add_ln214_29_reg_2959[23]_i_4_n_1\
    );
\add_ln214_29_reg_2959[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_29_reg_2959_reg[31]\(19),
      I1 => in_data_A_14_TDATA_int(19),
      I2 => \add_ln214_29_reg_2959_reg[31]_0\(19),
      O => \add_ln214_29_reg_2959[23]_i_5_n_1\
    );
\add_ln214_29_reg_2959[23]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_29_reg_2959_reg[31]\(23),
      I1 => in_data_A_14_TDATA_int(23),
      I2 => \add_ln214_29_reg_2959_reg[31]_0\(23),
      I3 => \add_ln214_29_reg_2959[23]_i_2_n_1\,
      O => \add_ln214_29_reg_2959[23]_i_6_n_1\
    );
\add_ln214_29_reg_2959[23]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_29_reg_2959_reg[31]\(22),
      I1 => in_data_A_14_TDATA_int(22),
      I2 => \add_ln214_29_reg_2959_reg[31]_0\(22),
      I3 => \add_ln214_29_reg_2959[23]_i_3_n_1\,
      O => \add_ln214_29_reg_2959[23]_i_7_n_1\
    );
\add_ln214_29_reg_2959[23]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_29_reg_2959_reg[31]\(21),
      I1 => in_data_A_14_TDATA_int(21),
      I2 => \add_ln214_29_reg_2959_reg[31]_0\(21),
      I3 => \add_ln214_29_reg_2959[23]_i_4_n_1\,
      O => \add_ln214_29_reg_2959[23]_i_8_n_1\
    );
\add_ln214_29_reg_2959[23]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_29_reg_2959_reg[31]\(20),
      I1 => in_data_A_14_TDATA_int(20),
      I2 => \add_ln214_29_reg_2959_reg[31]_0\(20),
      I3 => \add_ln214_29_reg_2959[23]_i_5_n_1\,
      O => \add_ln214_29_reg_2959[23]_i_9_n_1\
    );
\add_ln214_29_reg_2959[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_29_reg_2959_reg[31]\(26),
      I1 => in_data_A_14_TDATA_int(26),
      I2 => \add_ln214_29_reg_2959_reg[31]_0\(26),
      O => \add_ln214_29_reg_2959[27]_i_2_n_1\
    );
\add_ln214_29_reg_2959[27]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_29_reg_2959_reg[31]\(25),
      I1 => in_data_A_14_TDATA_int(25),
      I2 => \add_ln214_29_reg_2959_reg[31]_0\(25),
      O => \add_ln214_29_reg_2959[27]_i_3_n_1\
    );
\add_ln214_29_reg_2959[27]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_29_reg_2959_reg[31]\(24),
      I1 => in_data_A_14_TDATA_int(24),
      I2 => \add_ln214_29_reg_2959_reg[31]_0\(24),
      O => \add_ln214_29_reg_2959[27]_i_4_n_1\
    );
\add_ln214_29_reg_2959[27]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_29_reg_2959_reg[31]\(23),
      I1 => in_data_A_14_TDATA_int(23),
      I2 => \add_ln214_29_reg_2959_reg[31]_0\(23),
      O => \add_ln214_29_reg_2959[27]_i_5_n_1\
    );
\add_ln214_29_reg_2959[27]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_29_reg_2959_reg[31]\(27),
      I1 => in_data_A_14_TDATA_int(27),
      I2 => \add_ln214_29_reg_2959_reg[31]_0\(27),
      I3 => \add_ln214_29_reg_2959[27]_i_2_n_1\,
      O => \add_ln214_29_reg_2959[27]_i_6_n_1\
    );
\add_ln214_29_reg_2959[27]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_29_reg_2959_reg[31]\(26),
      I1 => in_data_A_14_TDATA_int(26),
      I2 => \add_ln214_29_reg_2959_reg[31]_0\(26),
      I3 => \add_ln214_29_reg_2959[27]_i_3_n_1\,
      O => \add_ln214_29_reg_2959[27]_i_7_n_1\
    );
\add_ln214_29_reg_2959[27]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_29_reg_2959_reg[31]\(25),
      I1 => in_data_A_14_TDATA_int(25),
      I2 => \add_ln214_29_reg_2959_reg[31]_0\(25),
      I3 => \add_ln214_29_reg_2959[27]_i_4_n_1\,
      O => \add_ln214_29_reg_2959[27]_i_8_n_1\
    );
\add_ln214_29_reg_2959[27]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_29_reg_2959_reg[31]\(24),
      I1 => in_data_A_14_TDATA_int(24),
      I2 => \add_ln214_29_reg_2959_reg[31]_0\(24),
      I3 => \add_ln214_29_reg_2959[27]_i_5_n_1\,
      O => \add_ln214_29_reg_2959[27]_i_9_n_1\
    );
\add_ln214_29_reg_2959[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_29_reg_2959_reg[31]\(29),
      I1 => in_data_A_14_TDATA_int(29),
      I2 => \add_ln214_29_reg_2959_reg[31]_0\(29),
      O => \add_ln214_29_reg_2959[31]_i_2_n_1\
    );
\add_ln214_29_reg_2959[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_29_reg_2959_reg[31]\(28),
      I1 => in_data_A_14_TDATA_int(28),
      I2 => \add_ln214_29_reg_2959_reg[31]_0\(28),
      O => \add_ln214_29_reg_2959[31]_i_3_n_1\
    );
\add_ln214_29_reg_2959[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_29_reg_2959_reg[31]\(27),
      I1 => in_data_A_14_TDATA_int(27),
      I2 => \add_ln214_29_reg_2959_reg[31]_0\(27),
      O => \add_ln214_29_reg_2959[31]_i_4_n_1\
    );
\add_ln214_29_reg_2959[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_29_reg_2959[31]_i_2_n_1\,
      I1 => \^q\(0),
      I2 => \add_ln214_29_reg_2959_reg[31]\(30),
      I3 => \add_ln214_29_reg_2959_reg[31]_0\(30),
      O => \add_ln214_29_reg_2959[31]_i_6_n_1\
    );
\add_ln214_29_reg_2959[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_29_reg_2959_reg[31]\(29),
      I1 => in_data_A_14_TDATA_int(29),
      I2 => \add_ln214_29_reg_2959_reg[31]_0\(29),
      I3 => \add_ln214_29_reg_2959[31]_i_3_n_1\,
      O => \add_ln214_29_reg_2959[31]_i_7_n_1\
    );
\add_ln214_29_reg_2959[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_29_reg_2959_reg[31]\(28),
      I1 => in_data_A_14_TDATA_int(28),
      I2 => \add_ln214_29_reg_2959_reg[31]_0\(28),
      I3 => \add_ln214_29_reg_2959[31]_i_4_n_1\,
      O => \add_ln214_29_reg_2959[31]_i_8_n_1\
    );
\add_ln214_29_reg_2959[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_29_reg_2959_reg[31]\(2),
      I1 => in_data_A_14_TDATA_int(2),
      I2 => \add_ln214_29_reg_2959_reg[31]_0\(2),
      O => \add_ln214_29_reg_2959[3]_i_2_n_1\
    );
\add_ln214_29_reg_2959[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_29_reg_2959_reg[31]\(1),
      I1 => in_data_A_14_TDATA_int(1),
      I2 => \add_ln214_29_reg_2959_reg[31]_0\(1),
      O => \add_ln214_29_reg_2959[3]_i_3_n_1\
    );
\add_ln214_29_reg_2959[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_29_reg_2959_reg[31]\(0),
      I1 => in_data_A_14_TDATA_int(0),
      I2 => \add_ln214_29_reg_2959_reg[31]_0\(0),
      O => \add_ln214_29_reg_2959[3]_i_4_n_1\
    );
\add_ln214_29_reg_2959[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_29_reg_2959_reg[31]\(3),
      I1 => in_data_A_14_TDATA_int(3),
      I2 => \add_ln214_29_reg_2959_reg[31]_0\(3),
      I3 => \add_ln214_29_reg_2959[3]_i_2_n_1\,
      O => \add_ln214_29_reg_2959[3]_i_5_n_1\
    );
\add_ln214_29_reg_2959[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_29_reg_2959_reg[31]\(2),
      I1 => in_data_A_14_TDATA_int(2),
      I2 => \add_ln214_29_reg_2959_reg[31]_0\(2),
      I3 => \add_ln214_29_reg_2959[3]_i_3_n_1\,
      O => \add_ln214_29_reg_2959[3]_i_6_n_1\
    );
\add_ln214_29_reg_2959[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_29_reg_2959_reg[31]\(1),
      I1 => in_data_A_14_TDATA_int(1),
      I2 => \add_ln214_29_reg_2959_reg[31]_0\(1),
      I3 => \add_ln214_29_reg_2959[3]_i_4_n_1\,
      O => \add_ln214_29_reg_2959[3]_i_7_n_1\
    );
\add_ln214_29_reg_2959[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \add_ln214_29_reg_2959_reg[31]\(0),
      I1 => in_data_A_14_TDATA_int(0),
      I2 => \add_ln214_29_reg_2959_reg[31]_0\(0),
      O => \add_ln214_29_reg_2959[3]_i_8_n_1\
    );
\add_ln214_29_reg_2959[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_29_reg_2959_reg[31]\(6),
      I1 => in_data_A_14_TDATA_int(6),
      I2 => \add_ln214_29_reg_2959_reg[31]_0\(6),
      O => \add_ln214_29_reg_2959[7]_i_2_n_1\
    );
\add_ln214_29_reg_2959[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_29_reg_2959_reg[31]\(5),
      I1 => in_data_A_14_TDATA_int(5),
      I2 => \add_ln214_29_reg_2959_reg[31]_0\(5),
      O => \add_ln214_29_reg_2959[7]_i_3_n_1\
    );
\add_ln214_29_reg_2959[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_29_reg_2959_reg[31]\(4),
      I1 => in_data_A_14_TDATA_int(4),
      I2 => \add_ln214_29_reg_2959_reg[31]_0\(4),
      O => \add_ln214_29_reg_2959[7]_i_4_n_1\
    );
\add_ln214_29_reg_2959[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_29_reg_2959_reg[31]\(3),
      I1 => in_data_A_14_TDATA_int(3),
      I2 => \add_ln214_29_reg_2959_reg[31]_0\(3),
      O => \add_ln214_29_reg_2959[7]_i_5_n_1\
    );
\add_ln214_29_reg_2959[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_29_reg_2959_reg[31]\(7),
      I1 => in_data_A_14_TDATA_int(7),
      I2 => \add_ln214_29_reg_2959_reg[31]_0\(7),
      I3 => \add_ln214_29_reg_2959[7]_i_2_n_1\,
      O => \add_ln214_29_reg_2959[7]_i_6_n_1\
    );
\add_ln214_29_reg_2959[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_29_reg_2959_reg[31]\(6),
      I1 => in_data_A_14_TDATA_int(6),
      I2 => \add_ln214_29_reg_2959_reg[31]_0\(6),
      I3 => \add_ln214_29_reg_2959[7]_i_3_n_1\,
      O => \add_ln214_29_reg_2959[7]_i_7_n_1\
    );
\add_ln214_29_reg_2959[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_29_reg_2959_reg[31]\(5),
      I1 => in_data_A_14_TDATA_int(5),
      I2 => \add_ln214_29_reg_2959_reg[31]_0\(5),
      I3 => \add_ln214_29_reg_2959[7]_i_4_n_1\,
      O => \add_ln214_29_reg_2959[7]_i_8_n_1\
    );
\add_ln214_29_reg_2959[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_29_reg_2959_reg[31]\(4),
      I1 => in_data_A_14_TDATA_int(4),
      I2 => \add_ln214_29_reg_2959_reg[31]_0\(4),
      I3 => \add_ln214_29_reg_2959[7]_i_5_n_1\,
      O => \add_ln214_29_reg_2959[7]_i_9_n_1\
    );
\add_ln214_29_reg_2959_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln214_29_reg_2959_reg[7]_i_1_n_1\,
      CO(3) => \add_ln214_29_reg_2959_reg[11]_i_1_n_1\,
      CO(2) => \add_ln214_29_reg_2959_reg[11]_i_1_n_2\,
      CO(1) => \add_ln214_29_reg_2959_reg[11]_i_1_n_3\,
      CO(0) => \add_ln214_29_reg_2959_reg[11]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln214_29_reg_2959[11]_i_2_n_1\,
      DI(2) => \add_ln214_29_reg_2959[11]_i_3_n_1\,
      DI(1) => \add_ln214_29_reg_2959[11]_i_4_n_1\,
      DI(0) => \add_ln214_29_reg_2959[11]_i_5_n_1\,
      O(3 downto 0) => D(11 downto 8),
      S(3) => \add_ln214_29_reg_2959[11]_i_6_n_1\,
      S(2) => \add_ln214_29_reg_2959[11]_i_7_n_1\,
      S(1) => \add_ln214_29_reg_2959[11]_i_8_n_1\,
      S(0) => \add_ln214_29_reg_2959[11]_i_9_n_1\
    );
\add_ln214_29_reg_2959_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln214_29_reg_2959_reg[11]_i_1_n_1\,
      CO(3) => \add_ln214_29_reg_2959_reg[15]_i_1_n_1\,
      CO(2) => \add_ln214_29_reg_2959_reg[15]_i_1_n_2\,
      CO(1) => \add_ln214_29_reg_2959_reg[15]_i_1_n_3\,
      CO(0) => \add_ln214_29_reg_2959_reg[15]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln214_29_reg_2959[15]_i_2_n_1\,
      DI(2) => \add_ln214_29_reg_2959[15]_i_3_n_1\,
      DI(1) => \add_ln214_29_reg_2959[15]_i_4_n_1\,
      DI(0) => \add_ln214_29_reg_2959[15]_i_5_n_1\,
      O(3 downto 0) => D(15 downto 12),
      S(3) => \add_ln214_29_reg_2959[15]_i_6_n_1\,
      S(2) => \add_ln214_29_reg_2959[15]_i_7_n_1\,
      S(1) => \add_ln214_29_reg_2959[15]_i_8_n_1\,
      S(0) => \add_ln214_29_reg_2959[15]_i_9_n_1\
    );
\add_ln214_29_reg_2959_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln214_29_reg_2959_reg[15]_i_1_n_1\,
      CO(3) => \add_ln214_29_reg_2959_reg[19]_i_1_n_1\,
      CO(2) => \add_ln214_29_reg_2959_reg[19]_i_1_n_2\,
      CO(1) => \add_ln214_29_reg_2959_reg[19]_i_1_n_3\,
      CO(0) => \add_ln214_29_reg_2959_reg[19]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln214_29_reg_2959[19]_i_2_n_1\,
      DI(2) => \add_ln214_29_reg_2959[19]_i_3_n_1\,
      DI(1) => \add_ln214_29_reg_2959[19]_i_4_n_1\,
      DI(0) => \add_ln214_29_reg_2959[19]_i_5_n_1\,
      O(3 downto 0) => D(19 downto 16),
      S(3) => \add_ln214_29_reg_2959[19]_i_6_n_1\,
      S(2) => \add_ln214_29_reg_2959[19]_i_7_n_1\,
      S(1) => \add_ln214_29_reg_2959[19]_i_8_n_1\,
      S(0) => \add_ln214_29_reg_2959[19]_i_9_n_1\
    );
\add_ln214_29_reg_2959_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln214_29_reg_2959_reg[19]_i_1_n_1\,
      CO(3) => \add_ln214_29_reg_2959_reg[23]_i_1_n_1\,
      CO(2) => \add_ln214_29_reg_2959_reg[23]_i_1_n_2\,
      CO(1) => \add_ln214_29_reg_2959_reg[23]_i_1_n_3\,
      CO(0) => \add_ln214_29_reg_2959_reg[23]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln214_29_reg_2959[23]_i_2_n_1\,
      DI(2) => \add_ln214_29_reg_2959[23]_i_3_n_1\,
      DI(1) => \add_ln214_29_reg_2959[23]_i_4_n_1\,
      DI(0) => \add_ln214_29_reg_2959[23]_i_5_n_1\,
      O(3 downto 0) => D(23 downto 20),
      S(3) => \add_ln214_29_reg_2959[23]_i_6_n_1\,
      S(2) => \add_ln214_29_reg_2959[23]_i_7_n_1\,
      S(1) => \add_ln214_29_reg_2959[23]_i_8_n_1\,
      S(0) => \add_ln214_29_reg_2959[23]_i_9_n_1\
    );
\add_ln214_29_reg_2959_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln214_29_reg_2959_reg[23]_i_1_n_1\,
      CO(3) => \add_ln214_29_reg_2959_reg[27]_i_1_n_1\,
      CO(2) => \add_ln214_29_reg_2959_reg[27]_i_1_n_2\,
      CO(1) => \add_ln214_29_reg_2959_reg[27]_i_1_n_3\,
      CO(0) => \add_ln214_29_reg_2959_reg[27]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln214_29_reg_2959[27]_i_2_n_1\,
      DI(2) => \add_ln214_29_reg_2959[27]_i_3_n_1\,
      DI(1) => \add_ln214_29_reg_2959[27]_i_4_n_1\,
      DI(0) => \add_ln214_29_reg_2959[27]_i_5_n_1\,
      O(3 downto 0) => D(27 downto 24),
      S(3) => \add_ln214_29_reg_2959[27]_i_6_n_1\,
      S(2) => \add_ln214_29_reg_2959[27]_i_7_n_1\,
      S(1) => \add_ln214_29_reg_2959[27]_i_8_n_1\,
      S(0) => \add_ln214_29_reg_2959[27]_i_9_n_1\
    );
\add_ln214_29_reg_2959_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln214_29_reg_2959_reg[27]_i_1_n_1\,
      CO(3) => \NLW_add_ln214_29_reg_2959_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \add_ln214_29_reg_2959_reg[31]_i_1_n_2\,
      CO(1) => \add_ln214_29_reg_2959_reg[31]_i_1_n_3\,
      CO(0) => \add_ln214_29_reg_2959_reg[31]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \add_ln214_29_reg_2959[31]_i_2_n_1\,
      DI(1) => \add_ln214_29_reg_2959[31]_i_3_n_1\,
      DI(0) => \add_ln214_29_reg_2959[31]_i_4_n_1\,
      O(3 downto 0) => D(31 downto 28),
      S(3) => S(0),
      S(2) => \add_ln214_29_reg_2959[31]_i_6_n_1\,
      S(1) => \add_ln214_29_reg_2959[31]_i_7_n_1\,
      S(0) => \add_ln214_29_reg_2959[31]_i_8_n_1\
    );
\add_ln214_29_reg_2959_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln214_29_reg_2959_reg[3]_i_1_n_1\,
      CO(2) => \add_ln214_29_reg_2959_reg[3]_i_1_n_2\,
      CO(1) => \add_ln214_29_reg_2959_reg[3]_i_1_n_3\,
      CO(0) => \add_ln214_29_reg_2959_reg[3]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln214_29_reg_2959[3]_i_2_n_1\,
      DI(2) => \add_ln214_29_reg_2959[3]_i_3_n_1\,
      DI(1) => \add_ln214_29_reg_2959[3]_i_4_n_1\,
      DI(0) => '0',
      O(3 downto 0) => D(3 downto 0),
      S(3) => \add_ln214_29_reg_2959[3]_i_5_n_1\,
      S(2) => \add_ln214_29_reg_2959[3]_i_6_n_1\,
      S(1) => \add_ln214_29_reg_2959[3]_i_7_n_1\,
      S(0) => \add_ln214_29_reg_2959[3]_i_8_n_1\
    );
\add_ln214_29_reg_2959_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln214_29_reg_2959_reg[3]_i_1_n_1\,
      CO(3) => \add_ln214_29_reg_2959_reg[7]_i_1_n_1\,
      CO(2) => \add_ln214_29_reg_2959_reg[7]_i_1_n_2\,
      CO(1) => \add_ln214_29_reg_2959_reg[7]_i_1_n_3\,
      CO(0) => \add_ln214_29_reg_2959_reg[7]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln214_29_reg_2959[7]_i_2_n_1\,
      DI(2) => \add_ln214_29_reg_2959[7]_i_3_n_1\,
      DI(1) => \add_ln214_29_reg_2959[7]_i_4_n_1\,
      DI(0) => \add_ln214_29_reg_2959[7]_i_5_n_1\,
      O(3 downto 0) => D(7 downto 4),
      S(3) => \add_ln214_29_reg_2959[7]_i_6_n_1\,
      S(2) => \add_ln214_29_reg_2959[7]_i_7_n_1\,
      S(1) => \add_ln214_29_reg_2959[7]_i_8_n_1\,
      S(0) => \add_ln214_29_reg_2959[7]_i_9_n_1\
    );
\ireg[32]_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => in_data_A_0_TREADY_int,
      I1 => \^q\(2),
      I2 => \ireg_reg[0]\(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[32]_i_2__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^q\(2),
      I1 => in_data_A_0_TREADY_int,
      I2 => \ireg_reg[0]\(0),
      O => E(0)
    );
\odata[32]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \^q\(2),
      I1 => in_data_A_0_TREADY_int,
      O => \p_0_in__0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(0),
      Q => in_data_A_14_TDATA_int(0),
      R => ap_rst_n_inv
    );
\odata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(10),
      Q => in_data_A_14_TDATA_int(10),
      R => ap_rst_n_inv
    );
\odata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(11),
      Q => in_data_A_14_TDATA_int(11),
      R => ap_rst_n_inv
    );
\odata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(12),
      Q => in_data_A_14_TDATA_int(12),
      R => ap_rst_n_inv
    );
\odata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(13),
      Q => in_data_A_14_TDATA_int(13),
      R => ap_rst_n_inv
    );
\odata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(14),
      Q => in_data_A_14_TDATA_int(14),
      R => ap_rst_n_inv
    );
\odata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(15),
      Q => in_data_A_14_TDATA_int(15),
      R => ap_rst_n_inv
    );
\odata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(16),
      Q => in_data_A_14_TDATA_int(16),
      R => ap_rst_n_inv
    );
\odata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(17),
      Q => in_data_A_14_TDATA_int(17),
      R => ap_rst_n_inv
    );
\odata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(18),
      Q => in_data_A_14_TDATA_int(18),
      R => ap_rst_n_inv
    );
\odata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(19),
      Q => in_data_A_14_TDATA_int(19),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(1),
      Q => in_data_A_14_TDATA_int(1),
      R => ap_rst_n_inv
    );
\odata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(20),
      Q => in_data_A_14_TDATA_int(20),
      R => ap_rst_n_inv
    );
\odata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(21),
      Q => in_data_A_14_TDATA_int(21),
      R => ap_rst_n_inv
    );
\odata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(22),
      Q => in_data_A_14_TDATA_int(22),
      R => ap_rst_n_inv
    );
\odata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(23),
      Q => in_data_A_14_TDATA_int(23),
      R => ap_rst_n_inv
    );
\odata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(24),
      Q => in_data_A_14_TDATA_int(24),
      R => ap_rst_n_inv
    );
\odata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(25),
      Q => in_data_A_14_TDATA_int(25),
      R => ap_rst_n_inv
    );
\odata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(26),
      Q => in_data_A_14_TDATA_int(26),
      R => ap_rst_n_inv
    );
\odata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(27),
      Q => in_data_A_14_TDATA_int(27),
      R => ap_rst_n_inv
    );
\odata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(28),
      Q => in_data_A_14_TDATA_int(28),
      R => ap_rst_n_inv
    );
\odata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(29),
      Q => in_data_A_14_TDATA_int(29),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(2),
      Q => in_data_A_14_TDATA_int(2),
      R => ap_rst_n_inv
    );
\odata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(30),
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\odata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(31),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\odata_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(32),
      Q => \^q\(2),
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(3),
      Q => in_data_A_14_TDATA_int(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(4),
      Q => in_data_A_14_TDATA_int(4),
      R => ap_rst_n_inv
    );
\odata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(5),
      Q => in_data_A_14_TDATA_int(5),
      R => ap_rst_n_inv
    );
\odata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(6),
      Q => in_data_A_14_TDATA_int(6),
      R => ap_rst_n_inv
    );
\odata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(7),
      Q => in_data_A_14_TDATA_int(7),
      R => ap_rst_n_inv
    );
\odata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(8),
      Q => in_data_A_14_TDATA_int(8),
      R => ap_rst_n_inv
    );
\odata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(9),
      Q => in_data_A_14_TDATA_int(9),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_obuf_702 is
  port (
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[32]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \constant_V_read_reg_2415_reg[29]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \odata_reg[32]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln17_reg_2435_reg[0]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_1\ : out STD_LOGIC;
    \odata_reg[32]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp0_iter2_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    icmp_ln17_fu_1715_p2 : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    \i_0_0_reg_1704_reg[4]\ : in STD_LOGIC;
    \i_0_0_reg_1704_reg[4]_0\ : in STD_LOGIC;
    \i_0_0_reg_1704_reg[4]_1\ : in STD_LOGIC;
    \i_0_0_reg_1704_reg[4]_2\ : in STD_LOGIC;
    \ap_CS_fsm_reg[2]_2\ : in STD_LOGIC;
    \ap_CS_fsm_reg[2]_3\ : in STD_LOGIC;
    \ap_CS_fsm_reg[2]_4\ : in STD_LOGIC;
    \i_0_0_reg_1704_reg[4]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \i_0_0_reg_1704_reg[4]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \i_0_0_reg_1704_reg[4]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \i_0_0_reg_1704_reg[4]_6\ : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln214_27_reg_2924_reg[31]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \add_ln214_27_reg_2924_reg[31]_0\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \ireg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln17_reg_2435_reg[0]_0\ : in STD_LOGIC;
    \icmp_ln17_reg_2435_pp0_iter1_reg_reg[0]\ : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    \odata_reg[32]_3\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_obuf_702 : entity is "obuf";
end vector_add_1_mult_constant_0_0_obuf_702;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_obuf_702 is
  signal \add_ln214_27_reg_2924[11]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_27_reg_2924[11]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_27_reg_2924[11]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_27_reg_2924[11]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln214_27_reg_2924[11]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_27_reg_2924[11]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_27_reg_2924[11]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_27_reg_2924[11]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln214_27_reg_2924[15]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_27_reg_2924[15]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_27_reg_2924[15]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_27_reg_2924[15]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln214_27_reg_2924[15]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_27_reg_2924[15]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_27_reg_2924[15]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_27_reg_2924[15]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln214_27_reg_2924[19]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_27_reg_2924[19]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_27_reg_2924[19]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_27_reg_2924[19]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln214_27_reg_2924[19]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_27_reg_2924[19]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_27_reg_2924[19]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_27_reg_2924[19]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln214_27_reg_2924[23]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_27_reg_2924[23]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_27_reg_2924[23]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_27_reg_2924[23]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln214_27_reg_2924[23]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_27_reg_2924[23]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_27_reg_2924[23]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_27_reg_2924[23]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln214_27_reg_2924[27]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_27_reg_2924[27]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_27_reg_2924[27]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_27_reg_2924[27]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln214_27_reg_2924[27]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_27_reg_2924[27]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_27_reg_2924[27]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_27_reg_2924[27]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln214_27_reg_2924[31]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_27_reg_2924[31]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_27_reg_2924[31]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_27_reg_2924[31]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_27_reg_2924[31]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_27_reg_2924[31]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_27_reg_2924[3]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_27_reg_2924[3]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_27_reg_2924[3]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_27_reg_2924[3]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln214_27_reg_2924[3]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_27_reg_2924[3]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_27_reg_2924[3]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_27_reg_2924[7]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_27_reg_2924[7]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_27_reg_2924[7]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_27_reg_2924[7]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln214_27_reg_2924[7]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_27_reg_2924[7]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_27_reg_2924[7]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_27_reg_2924[7]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln214_27_reg_2924_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln214_27_reg_2924_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_27_reg_2924_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_27_reg_2924_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln214_27_reg_2924_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln214_27_reg_2924_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_27_reg_2924_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_27_reg_2924_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln214_27_reg_2924_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln214_27_reg_2924_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_27_reg_2924_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_27_reg_2924_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln214_27_reg_2924_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln214_27_reg_2924_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_27_reg_2924_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_27_reg_2924_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln214_27_reg_2924_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln214_27_reg_2924_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_27_reg_2924_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_27_reg_2924_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln214_27_reg_2924_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_27_reg_2924_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_27_reg_2924_reg[31]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln214_27_reg_2924_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln214_27_reg_2924_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_27_reg_2924_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_27_reg_2924_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln214_27_reg_2924_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln214_27_reg_2924_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_27_reg_2924_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_27_reg_2924_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[2]_0\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter0_reg\ : STD_LOGIC;
  signal \i_0_0_reg_1704[9]_i_4_n_1\ : STD_LOGIC;
  signal in_data_A_13_TDATA_int : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \^odata_reg[32]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC;
  signal \NLW_add_ln214_27_reg_2924_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln214_1_reg_2469[31]_i_1\ : label is "soft_lutpair110";
  attribute HLUTNM : string;
  attribute HLUTNM of \add_ln214_27_reg_2924[11]_i_2\ : label is "lutpair372";
  attribute HLUTNM of \add_ln214_27_reg_2924[11]_i_3\ : label is "lutpair371";
  attribute HLUTNM of \add_ln214_27_reg_2924[11]_i_4\ : label is "lutpair370";
  attribute HLUTNM of \add_ln214_27_reg_2924[11]_i_5\ : label is "lutpair369";
  attribute HLUTNM of \add_ln214_27_reg_2924[11]_i_6\ : label is "lutpair373";
  attribute HLUTNM of \add_ln214_27_reg_2924[11]_i_7\ : label is "lutpair372";
  attribute HLUTNM of \add_ln214_27_reg_2924[11]_i_8\ : label is "lutpair371";
  attribute HLUTNM of \add_ln214_27_reg_2924[11]_i_9\ : label is "lutpair370";
  attribute HLUTNM of \add_ln214_27_reg_2924[15]_i_2\ : label is "lutpair376";
  attribute HLUTNM of \add_ln214_27_reg_2924[15]_i_3\ : label is "lutpair375";
  attribute HLUTNM of \add_ln214_27_reg_2924[15]_i_4\ : label is "lutpair374";
  attribute HLUTNM of \add_ln214_27_reg_2924[15]_i_5\ : label is "lutpair373";
  attribute HLUTNM of \add_ln214_27_reg_2924[15]_i_6\ : label is "lutpair377";
  attribute HLUTNM of \add_ln214_27_reg_2924[15]_i_7\ : label is "lutpair376";
  attribute HLUTNM of \add_ln214_27_reg_2924[15]_i_8\ : label is "lutpair375";
  attribute HLUTNM of \add_ln214_27_reg_2924[15]_i_9\ : label is "lutpair374";
  attribute HLUTNM of \add_ln214_27_reg_2924[19]_i_2\ : label is "lutpair380";
  attribute HLUTNM of \add_ln214_27_reg_2924[19]_i_3\ : label is "lutpair379";
  attribute HLUTNM of \add_ln214_27_reg_2924[19]_i_4\ : label is "lutpair378";
  attribute HLUTNM of \add_ln214_27_reg_2924[19]_i_5\ : label is "lutpair377";
  attribute HLUTNM of \add_ln214_27_reg_2924[19]_i_6\ : label is "lutpair381";
  attribute HLUTNM of \add_ln214_27_reg_2924[19]_i_7\ : label is "lutpair380";
  attribute HLUTNM of \add_ln214_27_reg_2924[19]_i_8\ : label is "lutpair379";
  attribute HLUTNM of \add_ln214_27_reg_2924[19]_i_9\ : label is "lutpair378";
  attribute HLUTNM of \add_ln214_27_reg_2924[23]_i_2\ : label is "lutpair384";
  attribute HLUTNM of \add_ln214_27_reg_2924[23]_i_3\ : label is "lutpair383";
  attribute HLUTNM of \add_ln214_27_reg_2924[23]_i_4\ : label is "lutpair382";
  attribute HLUTNM of \add_ln214_27_reg_2924[23]_i_5\ : label is "lutpair381";
  attribute HLUTNM of \add_ln214_27_reg_2924[23]_i_6\ : label is "lutpair385";
  attribute HLUTNM of \add_ln214_27_reg_2924[23]_i_7\ : label is "lutpair384";
  attribute HLUTNM of \add_ln214_27_reg_2924[23]_i_8\ : label is "lutpair383";
  attribute HLUTNM of \add_ln214_27_reg_2924[23]_i_9\ : label is "lutpair382";
  attribute HLUTNM of \add_ln214_27_reg_2924[27]_i_2\ : label is "lutpair388";
  attribute HLUTNM of \add_ln214_27_reg_2924[27]_i_3\ : label is "lutpair387";
  attribute HLUTNM of \add_ln214_27_reg_2924[27]_i_4\ : label is "lutpair386";
  attribute HLUTNM of \add_ln214_27_reg_2924[27]_i_5\ : label is "lutpair385";
  attribute HLUTNM of \add_ln214_27_reg_2924[27]_i_6\ : label is "lutpair389";
  attribute HLUTNM of \add_ln214_27_reg_2924[27]_i_7\ : label is "lutpair388";
  attribute HLUTNM of \add_ln214_27_reg_2924[27]_i_8\ : label is "lutpair387";
  attribute HLUTNM of \add_ln214_27_reg_2924[27]_i_9\ : label is "lutpair386";
  attribute HLUTNM of \add_ln214_27_reg_2924[31]_i_2\ : label is "lutpair391";
  attribute HLUTNM of \add_ln214_27_reg_2924[31]_i_3\ : label is "lutpair390";
  attribute HLUTNM of \add_ln214_27_reg_2924[31]_i_4\ : label is "lutpair389";
  attribute HLUTNM of \add_ln214_27_reg_2924[31]_i_7\ : label is "lutpair391";
  attribute HLUTNM of \add_ln214_27_reg_2924[31]_i_8\ : label is "lutpair390";
  attribute HLUTNM of \add_ln214_27_reg_2924[3]_i_2\ : label is "lutpair364";
  attribute HLUTNM of \add_ln214_27_reg_2924[3]_i_5\ : label is "lutpair365";
  attribute HLUTNM of \add_ln214_27_reg_2924[3]_i_6\ : label is "lutpair364";
  attribute HLUTNM of \add_ln214_27_reg_2924[7]_i_2\ : label is "lutpair368";
  attribute HLUTNM of \add_ln214_27_reg_2924[7]_i_3\ : label is "lutpair367";
  attribute HLUTNM of \add_ln214_27_reg_2924[7]_i_4\ : label is "lutpair366";
  attribute HLUTNM of \add_ln214_27_reg_2924[7]_i_5\ : label is "lutpair365";
  attribute HLUTNM of \add_ln214_27_reg_2924[7]_i_6\ : label is "lutpair369";
  attribute HLUTNM of \add_ln214_27_reg_2924[7]_i_7\ : label is "lutpair368";
  attribute HLUTNM of \add_ln214_27_reg_2924[7]_i_8\ : label is "lutpair367";
  attribute HLUTNM of \add_ln214_27_reg_2924[7]_i_9\ : label is "lutpair366";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \icmp_ln17_reg_2435[0]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \icmp_ln17_reg_2435_pp0_iter1_reg[0]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \ireg[32]_i_1__12\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \ireg[32]_i_2__12\ : label is "soft_lutpair109";
begin
  \ap_CS_fsm_reg[2]_0\ <= \^ap_cs_fsm_reg[2]_0\;
  ap_enable_reg_pp0_iter0_reg <= \^ap_enable_reg_pp0_iter0_reg\;
  \odata_reg[32]_0\(2 downto 0) <= \^odata_reg[32]_0\(2 downto 0);
\add_ln214_1_reg_2469[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => icmp_ln17_fu_1715_p2,
      I1 => \^ap_enable_reg_pp0_iter0_reg\,
      I2 => Q(1),
      O => E(0)
    );
\add_ln214_27_reg_2924[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_27_reg_2924_reg[31]\(10),
      I1 => in_data_A_13_TDATA_int(10),
      I2 => \add_ln214_27_reg_2924_reg[31]_0\(10),
      O => \add_ln214_27_reg_2924[11]_i_2_n_1\
    );
\add_ln214_27_reg_2924[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_27_reg_2924_reg[31]\(9),
      I1 => in_data_A_13_TDATA_int(9),
      I2 => \add_ln214_27_reg_2924_reg[31]_0\(9),
      O => \add_ln214_27_reg_2924[11]_i_3_n_1\
    );
\add_ln214_27_reg_2924[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_27_reg_2924_reg[31]\(8),
      I1 => in_data_A_13_TDATA_int(8),
      I2 => \add_ln214_27_reg_2924_reg[31]_0\(8),
      O => \add_ln214_27_reg_2924[11]_i_4_n_1\
    );
\add_ln214_27_reg_2924[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_27_reg_2924_reg[31]\(7),
      I1 => in_data_A_13_TDATA_int(7),
      I2 => \add_ln214_27_reg_2924_reg[31]_0\(7),
      O => \add_ln214_27_reg_2924[11]_i_5_n_1\
    );
\add_ln214_27_reg_2924[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_27_reg_2924_reg[31]\(11),
      I1 => in_data_A_13_TDATA_int(11),
      I2 => \add_ln214_27_reg_2924_reg[31]_0\(11),
      I3 => \add_ln214_27_reg_2924[11]_i_2_n_1\,
      O => \add_ln214_27_reg_2924[11]_i_6_n_1\
    );
\add_ln214_27_reg_2924[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_27_reg_2924_reg[31]\(10),
      I1 => in_data_A_13_TDATA_int(10),
      I2 => \add_ln214_27_reg_2924_reg[31]_0\(10),
      I3 => \add_ln214_27_reg_2924[11]_i_3_n_1\,
      O => \add_ln214_27_reg_2924[11]_i_7_n_1\
    );
\add_ln214_27_reg_2924[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_27_reg_2924_reg[31]\(9),
      I1 => in_data_A_13_TDATA_int(9),
      I2 => \add_ln214_27_reg_2924_reg[31]_0\(9),
      I3 => \add_ln214_27_reg_2924[11]_i_4_n_1\,
      O => \add_ln214_27_reg_2924[11]_i_8_n_1\
    );
\add_ln214_27_reg_2924[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_27_reg_2924_reg[31]\(8),
      I1 => in_data_A_13_TDATA_int(8),
      I2 => \add_ln214_27_reg_2924_reg[31]_0\(8),
      I3 => \add_ln214_27_reg_2924[11]_i_5_n_1\,
      O => \add_ln214_27_reg_2924[11]_i_9_n_1\
    );
\add_ln214_27_reg_2924[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_27_reg_2924_reg[31]\(14),
      I1 => in_data_A_13_TDATA_int(14),
      I2 => \add_ln214_27_reg_2924_reg[31]_0\(14),
      O => \add_ln214_27_reg_2924[15]_i_2_n_1\
    );
\add_ln214_27_reg_2924[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_27_reg_2924_reg[31]\(13),
      I1 => in_data_A_13_TDATA_int(13),
      I2 => \add_ln214_27_reg_2924_reg[31]_0\(13),
      O => \add_ln214_27_reg_2924[15]_i_3_n_1\
    );
\add_ln214_27_reg_2924[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_27_reg_2924_reg[31]\(12),
      I1 => in_data_A_13_TDATA_int(12),
      I2 => \add_ln214_27_reg_2924_reg[31]_0\(12),
      O => \add_ln214_27_reg_2924[15]_i_4_n_1\
    );
\add_ln214_27_reg_2924[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_27_reg_2924_reg[31]\(11),
      I1 => in_data_A_13_TDATA_int(11),
      I2 => \add_ln214_27_reg_2924_reg[31]_0\(11),
      O => \add_ln214_27_reg_2924[15]_i_5_n_1\
    );
\add_ln214_27_reg_2924[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_27_reg_2924_reg[31]\(15),
      I1 => in_data_A_13_TDATA_int(15),
      I2 => \add_ln214_27_reg_2924_reg[31]_0\(15),
      I3 => \add_ln214_27_reg_2924[15]_i_2_n_1\,
      O => \add_ln214_27_reg_2924[15]_i_6_n_1\
    );
\add_ln214_27_reg_2924[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_27_reg_2924_reg[31]\(14),
      I1 => in_data_A_13_TDATA_int(14),
      I2 => \add_ln214_27_reg_2924_reg[31]_0\(14),
      I3 => \add_ln214_27_reg_2924[15]_i_3_n_1\,
      O => \add_ln214_27_reg_2924[15]_i_7_n_1\
    );
\add_ln214_27_reg_2924[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_27_reg_2924_reg[31]\(13),
      I1 => in_data_A_13_TDATA_int(13),
      I2 => \add_ln214_27_reg_2924_reg[31]_0\(13),
      I3 => \add_ln214_27_reg_2924[15]_i_4_n_1\,
      O => \add_ln214_27_reg_2924[15]_i_8_n_1\
    );
\add_ln214_27_reg_2924[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_27_reg_2924_reg[31]\(12),
      I1 => in_data_A_13_TDATA_int(12),
      I2 => \add_ln214_27_reg_2924_reg[31]_0\(12),
      I3 => \add_ln214_27_reg_2924[15]_i_5_n_1\,
      O => \add_ln214_27_reg_2924[15]_i_9_n_1\
    );
\add_ln214_27_reg_2924[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_27_reg_2924_reg[31]\(18),
      I1 => in_data_A_13_TDATA_int(18),
      I2 => \add_ln214_27_reg_2924_reg[31]_0\(18),
      O => \add_ln214_27_reg_2924[19]_i_2_n_1\
    );
\add_ln214_27_reg_2924[19]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_27_reg_2924_reg[31]\(17),
      I1 => in_data_A_13_TDATA_int(17),
      I2 => \add_ln214_27_reg_2924_reg[31]_0\(17),
      O => \add_ln214_27_reg_2924[19]_i_3_n_1\
    );
\add_ln214_27_reg_2924[19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_27_reg_2924_reg[31]\(16),
      I1 => in_data_A_13_TDATA_int(16),
      I2 => \add_ln214_27_reg_2924_reg[31]_0\(16),
      O => \add_ln214_27_reg_2924[19]_i_4_n_1\
    );
\add_ln214_27_reg_2924[19]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_27_reg_2924_reg[31]\(15),
      I1 => in_data_A_13_TDATA_int(15),
      I2 => \add_ln214_27_reg_2924_reg[31]_0\(15),
      O => \add_ln214_27_reg_2924[19]_i_5_n_1\
    );
\add_ln214_27_reg_2924[19]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_27_reg_2924_reg[31]\(19),
      I1 => in_data_A_13_TDATA_int(19),
      I2 => \add_ln214_27_reg_2924_reg[31]_0\(19),
      I3 => \add_ln214_27_reg_2924[19]_i_2_n_1\,
      O => \add_ln214_27_reg_2924[19]_i_6_n_1\
    );
\add_ln214_27_reg_2924[19]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_27_reg_2924_reg[31]\(18),
      I1 => in_data_A_13_TDATA_int(18),
      I2 => \add_ln214_27_reg_2924_reg[31]_0\(18),
      I3 => \add_ln214_27_reg_2924[19]_i_3_n_1\,
      O => \add_ln214_27_reg_2924[19]_i_7_n_1\
    );
\add_ln214_27_reg_2924[19]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_27_reg_2924_reg[31]\(17),
      I1 => in_data_A_13_TDATA_int(17),
      I2 => \add_ln214_27_reg_2924_reg[31]_0\(17),
      I3 => \add_ln214_27_reg_2924[19]_i_4_n_1\,
      O => \add_ln214_27_reg_2924[19]_i_8_n_1\
    );
\add_ln214_27_reg_2924[19]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_27_reg_2924_reg[31]\(16),
      I1 => in_data_A_13_TDATA_int(16),
      I2 => \add_ln214_27_reg_2924_reg[31]_0\(16),
      I3 => \add_ln214_27_reg_2924[19]_i_5_n_1\,
      O => \add_ln214_27_reg_2924[19]_i_9_n_1\
    );
\add_ln214_27_reg_2924[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_27_reg_2924_reg[31]\(22),
      I1 => in_data_A_13_TDATA_int(22),
      I2 => \add_ln214_27_reg_2924_reg[31]_0\(22),
      O => \add_ln214_27_reg_2924[23]_i_2_n_1\
    );
\add_ln214_27_reg_2924[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_27_reg_2924_reg[31]\(21),
      I1 => in_data_A_13_TDATA_int(21),
      I2 => \add_ln214_27_reg_2924_reg[31]_0\(21),
      O => \add_ln214_27_reg_2924[23]_i_3_n_1\
    );
\add_ln214_27_reg_2924[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_27_reg_2924_reg[31]\(20),
      I1 => in_data_A_13_TDATA_int(20),
      I2 => \add_ln214_27_reg_2924_reg[31]_0\(20),
      O => \add_ln214_27_reg_2924[23]_i_4_n_1\
    );
\add_ln214_27_reg_2924[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_27_reg_2924_reg[31]\(19),
      I1 => in_data_A_13_TDATA_int(19),
      I2 => \add_ln214_27_reg_2924_reg[31]_0\(19),
      O => \add_ln214_27_reg_2924[23]_i_5_n_1\
    );
\add_ln214_27_reg_2924[23]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_27_reg_2924_reg[31]\(23),
      I1 => in_data_A_13_TDATA_int(23),
      I2 => \add_ln214_27_reg_2924_reg[31]_0\(23),
      I3 => \add_ln214_27_reg_2924[23]_i_2_n_1\,
      O => \add_ln214_27_reg_2924[23]_i_6_n_1\
    );
\add_ln214_27_reg_2924[23]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_27_reg_2924_reg[31]\(22),
      I1 => in_data_A_13_TDATA_int(22),
      I2 => \add_ln214_27_reg_2924_reg[31]_0\(22),
      I3 => \add_ln214_27_reg_2924[23]_i_3_n_1\,
      O => \add_ln214_27_reg_2924[23]_i_7_n_1\
    );
\add_ln214_27_reg_2924[23]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_27_reg_2924_reg[31]\(21),
      I1 => in_data_A_13_TDATA_int(21),
      I2 => \add_ln214_27_reg_2924_reg[31]_0\(21),
      I3 => \add_ln214_27_reg_2924[23]_i_4_n_1\,
      O => \add_ln214_27_reg_2924[23]_i_8_n_1\
    );
\add_ln214_27_reg_2924[23]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_27_reg_2924_reg[31]\(20),
      I1 => in_data_A_13_TDATA_int(20),
      I2 => \add_ln214_27_reg_2924_reg[31]_0\(20),
      I3 => \add_ln214_27_reg_2924[23]_i_5_n_1\,
      O => \add_ln214_27_reg_2924[23]_i_9_n_1\
    );
\add_ln214_27_reg_2924[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_27_reg_2924_reg[31]\(26),
      I1 => in_data_A_13_TDATA_int(26),
      I2 => \add_ln214_27_reg_2924_reg[31]_0\(26),
      O => \add_ln214_27_reg_2924[27]_i_2_n_1\
    );
\add_ln214_27_reg_2924[27]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_27_reg_2924_reg[31]\(25),
      I1 => in_data_A_13_TDATA_int(25),
      I2 => \add_ln214_27_reg_2924_reg[31]_0\(25),
      O => \add_ln214_27_reg_2924[27]_i_3_n_1\
    );
\add_ln214_27_reg_2924[27]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_27_reg_2924_reg[31]\(24),
      I1 => in_data_A_13_TDATA_int(24),
      I2 => \add_ln214_27_reg_2924_reg[31]_0\(24),
      O => \add_ln214_27_reg_2924[27]_i_4_n_1\
    );
\add_ln214_27_reg_2924[27]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_27_reg_2924_reg[31]\(23),
      I1 => in_data_A_13_TDATA_int(23),
      I2 => \add_ln214_27_reg_2924_reg[31]_0\(23),
      O => \add_ln214_27_reg_2924[27]_i_5_n_1\
    );
\add_ln214_27_reg_2924[27]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_27_reg_2924_reg[31]\(27),
      I1 => in_data_A_13_TDATA_int(27),
      I2 => \add_ln214_27_reg_2924_reg[31]_0\(27),
      I3 => \add_ln214_27_reg_2924[27]_i_2_n_1\,
      O => \add_ln214_27_reg_2924[27]_i_6_n_1\
    );
\add_ln214_27_reg_2924[27]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_27_reg_2924_reg[31]\(26),
      I1 => in_data_A_13_TDATA_int(26),
      I2 => \add_ln214_27_reg_2924_reg[31]_0\(26),
      I3 => \add_ln214_27_reg_2924[27]_i_3_n_1\,
      O => \add_ln214_27_reg_2924[27]_i_7_n_1\
    );
\add_ln214_27_reg_2924[27]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_27_reg_2924_reg[31]\(25),
      I1 => in_data_A_13_TDATA_int(25),
      I2 => \add_ln214_27_reg_2924_reg[31]_0\(25),
      I3 => \add_ln214_27_reg_2924[27]_i_4_n_1\,
      O => \add_ln214_27_reg_2924[27]_i_8_n_1\
    );
\add_ln214_27_reg_2924[27]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_27_reg_2924_reg[31]\(24),
      I1 => in_data_A_13_TDATA_int(24),
      I2 => \add_ln214_27_reg_2924_reg[31]_0\(24),
      I3 => \add_ln214_27_reg_2924[27]_i_5_n_1\,
      O => \add_ln214_27_reg_2924[27]_i_9_n_1\
    );
\add_ln214_27_reg_2924[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_27_reg_2924_reg[31]\(29),
      I1 => in_data_A_13_TDATA_int(29),
      I2 => \add_ln214_27_reg_2924_reg[31]_0\(29),
      O => \add_ln214_27_reg_2924[31]_i_2_n_1\
    );
\add_ln214_27_reg_2924[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_27_reg_2924_reg[31]\(28),
      I1 => in_data_A_13_TDATA_int(28),
      I2 => \add_ln214_27_reg_2924_reg[31]_0\(28),
      O => \add_ln214_27_reg_2924[31]_i_3_n_1\
    );
\add_ln214_27_reg_2924[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_27_reg_2924_reg[31]\(27),
      I1 => in_data_A_13_TDATA_int(27),
      I2 => \add_ln214_27_reg_2924_reg[31]_0\(27),
      O => \add_ln214_27_reg_2924[31]_i_4_n_1\
    );
\add_ln214_27_reg_2924[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_27_reg_2924[31]_i_2_n_1\,
      I1 => \^odata_reg[32]_0\(0),
      I2 => \add_ln214_27_reg_2924_reg[31]\(30),
      I3 => \add_ln214_27_reg_2924_reg[31]_0\(30),
      O => \add_ln214_27_reg_2924[31]_i_6_n_1\
    );
\add_ln214_27_reg_2924[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_27_reg_2924_reg[31]\(29),
      I1 => in_data_A_13_TDATA_int(29),
      I2 => \add_ln214_27_reg_2924_reg[31]_0\(29),
      I3 => \add_ln214_27_reg_2924[31]_i_3_n_1\,
      O => \add_ln214_27_reg_2924[31]_i_7_n_1\
    );
\add_ln214_27_reg_2924[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_27_reg_2924_reg[31]\(28),
      I1 => in_data_A_13_TDATA_int(28),
      I2 => \add_ln214_27_reg_2924_reg[31]_0\(28),
      I3 => \add_ln214_27_reg_2924[31]_i_4_n_1\,
      O => \add_ln214_27_reg_2924[31]_i_8_n_1\
    );
\add_ln214_27_reg_2924[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_27_reg_2924_reg[31]\(2),
      I1 => in_data_A_13_TDATA_int(2),
      I2 => \add_ln214_27_reg_2924_reg[31]_0\(2),
      O => \add_ln214_27_reg_2924[3]_i_2_n_1\
    );
\add_ln214_27_reg_2924[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_27_reg_2924_reg[31]\(1),
      I1 => in_data_A_13_TDATA_int(1),
      I2 => \add_ln214_27_reg_2924_reg[31]_0\(1),
      O => \add_ln214_27_reg_2924[3]_i_3_n_1\
    );
\add_ln214_27_reg_2924[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_27_reg_2924_reg[31]\(0),
      I1 => in_data_A_13_TDATA_int(0),
      I2 => \add_ln214_27_reg_2924_reg[31]_0\(0),
      O => \add_ln214_27_reg_2924[3]_i_4_n_1\
    );
\add_ln214_27_reg_2924[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_27_reg_2924_reg[31]\(3),
      I1 => in_data_A_13_TDATA_int(3),
      I2 => \add_ln214_27_reg_2924_reg[31]_0\(3),
      I3 => \add_ln214_27_reg_2924[3]_i_2_n_1\,
      O => \add_ln214_27_reg_2924[3]_i_5_n_1\
    );
\add_ln214_27_reg_2924[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_27_reg_2924_reg[31]\(2),
      I1 => in_data_A_13_TDATA_int(2),
      I2 => \add_ln214_27_reg_2924_reg[31]_0\(2),
      I3 => \add_ln214_27_reg_2924[3]_i_3_n_1\,
      O => \add_ln214_27_reg_2924[3]_i_6_n_1\
    );
\add_ln214_27_reg_2924[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_27_reg_2924_reg[31]\(1),
      I1 => in_data_A_13_TDATA_int(1),
      I2 => \add_ln214_27_reg_2924_reg[31]_0\(1),
      I3 => \add_ln214_27_reg_2924[3]_i_4_n_1\,
      O => \add_ln214_27_reg_2924[3]_i_7_n_1\
    );
\add_ln214_27_reg_2924[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \add_ln214_27_reg_2924_reg[31]\(0),
      I1 => in_data_A_13_TDATA_int(0),
      I2 => \add_ln214_27_reg_2924_reg[31]_0\(0),
      O => \add_ln214_27_reg_2924[3]_i_8_n_1\
    );
\add_ln214_27_reg_2924[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_27_reg_2924_reg[31]\(6),
      I1 => in_data_A_13_TDATA_int(6),
      I2 => \add_ln214_27_reg_2924_reg[31]_0\(6),
      O => \add_ln214_27_reg_2924[7]_i_2_n_1\
    );
\add_ln214_27_reg_2924[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_27_reg_2924_reg[31]\(5),
      I1 => in_data_A_13_TDATA_int(5),
      I2 => \add_ln214_27_reg_2924_reg[31]_0\(5),
      O => \add_ln214_27_reg_2924[7]_i_3_n_1\
    );
\add_ln214_27_reg_2924[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_27_reg_2924_reg[31]\(4),
      I1 => in_data_A_13_TDATA_int(4),
      I2 => \add_ln214_27_reg_2924_reg[31]_0\(4),
      O => \add_ln214_27_reg_2924[7]_i_4_n_1\
    );
\add_ln214_27_reg_2924[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_27_reg_2924_reg[31]\(3),
      I1 => in_data_A_13_TDATA_int(3),
      I2 => \add_ln214_27_reg_2924_reg[31]_0\(3),
      O => \add_ln214_27_reg_2924[7]_i_5_n_1\
    );
\add_ln214_27_reg_2924[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_27_reg_2924_reg[31]\(7),
      I1 => in_data_A_13_TDATA_int(7),
      I2 => \add_ln214_27_reg_2924_reg[31]_0\(7),
      I3 => \add_ln214_27_reg_2924[7]_i_2_n_1\,
      O => \add_ln214_27_reg_2924[7]_i_6_n_1\
    );
\add_ln214_27_reg_2924[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_27_reg_2924_reg[31]\(6),
      I1 => in_data_A_13_TDATA_int(6),
      I2 => \add_ln214_27_reg_2924_reg[31]_0\(6),
      I3 => \add_ln214_27_reg_2924[7]_i_3_n_1\,
      O => \add_ln214_27_reg_2924[7]_i_7_n_1\
    );
\add_ln214_27_reg_2924[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_27_reg_2924_reg[31]\(5),
      I1 => in_data_A_13_TDATA_int(5),
      I2 => \add_ln214_27_reg_2924_reg[31]_0\(5),
      I3 => \add_ln214_27_reg_2924[7]_i_4_n_1\,
      O => \add_ln214_27_reg_2924[7]_i_8_n_1\
    );
\add_ln214_27_reg_2924[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_27_reg_2924_reg[31]\(4),
      I1 => in_data_A_13_TDATA_int(4),
      I2 => \add_ln214_27_reg_2924_reg[31]_0\(4),
      I3 => \add_ln214_27_reg_2924[7]_i_5_n_1\,
      O => \add_ln214_27_reg_2924[7]_i_9_n_1\
    );
\add_ln214_27_reg_2924_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln214_27_reg_2924_reg[7]_i_1_n_1\,
      CO(3) => \add_ln214_27_reg_2924_reg[11]_i_1_n_1\,
      CO(2) => \add_ln214_27_reg_2924_reg[11]_i_1_n_2\,
      CO(1) => \add_ln214_27_reg_2924_reg[11]_i_1_n_3\,
      CO(0) => \add_ln214_27_reg_2924_reg[11]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln214_27_reg_2924[11]_i_2_n_1\,
      DI(2) => \add_ln214_27_reg_2924[11]_i_3_n_1\,
      DI(1) => \add_ln214_27_reg_2924[11]_i_4_n_1\,
      DI(0) => \add_ln214_27_reg_2924[11]_i_5_n_1\,
      O(3 downto 0) => \constant_V_read_reg_2415_reg[29]\(11 downto 8),
      S(3) => \add_ln214_27_reg_2924[11]_i_6_n_1\,
      S(2) => \add_ln214_27_reg_2924[11]_i_7_n_1\,
      S(1) => \add_ln214_27_reg_2924[11]_i_8_n_1\,
      S(0) => \add_ln214_27_reg_2924[11]_i_9_n_1\
    );
\add_ln214_27_reg_2924_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln214_27_reg_2924_reg[11]_i_1_n_1\,
      CO(3) => \add_ln214_27_reg_2924_reg[15]_i_1_n_1\,
      CO(2) => \add_ln214_27_reg_2924_reg[15]_i_1_n_2\,
      CO(1) => \add_ln214_27_reg_2924_reg[15]_i_1_n_3\,
      CO(0) => \add_ln214_27_reg_2924_reg[15]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln214_27_reg_2924[15]_i_2_n_1\,
      DI(2) => \add_ln214_27_reg_2924[15]_i_3_n_1\,
      DI(1) => \add_ln214_27_reg_2924[15]_i_4_n_1\,
      DI(0) => \add_ln214_27_reg_2924[15]_i_5_n_1\,
      O(3 downto 0) => \constant_V_read_reg_2415_reg[29]\(15 downto 12),
      S(3) => \add_ln214_27_reg_2924[15]_i_6_n_1\,
      S(2) => \add_ln214_27_reg_2924[15]_i_7_n_1\,
      S(1) => \add_ln214_27_reg_2924[15]_i_8_n_1\,
      S(0) => \add_ln214_27_reg_2924[15]_i_9_n_1\
    );
\add_ln214_27_reg_2924_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln214_27_reg_2924_reg[15]_i_1_n_1\,
      CO(3) => \add_ln214_27_reg_2924_reg[19]_i_1_n_1\,
      CO(2) => \add_ln214_27_reg_2924_reg[19]_i_1_n_2\,
      CO(1) => \add_ln214_27_reg_2924_reg[19]_i_1_n_3\,
      CO(0) => \add_ln214_27_reg_2924_reg[19]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln214_27_reg_2924[19]_i_2_n_1\,
      DI(2) => \add_ln214_27_reg_2924[19]_i_3_n_1\,
      DI(1) => \add_ln214_27_reg_2924[19]_i_4_n_1\,
      DI(0) => \add_ln214_27_reg_2924[19]_i_5_n_1\,
      O(3 downto 0) => \constant_V_read_reg_2415_reg[29]\(19 downto 16),
      S(3) => \add_ln214_27_reg_2924[19]_i_6_n_1\,
      S(2) => \add_ln214_27_reg_2924[19]_i_7_n_1\,
      S(1) => \add_ln214_27_reg_2924[19]_i_8_n_1\,
      S(0) => \add_ln214_27_reg_2924[19]_i_9_n_1\
    );
\add_ln214_27_reg_2924_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln214_27_reg_2924_reg[19]_i_1_n_1\,
      CO(3) => \add_ln214_27_reg_2924_reg[23]_i_1_n_1\,
      CO(2) => \add_ln214_27_reg_2924_reg[23]_i_1_n_2\,
      CO(1) => \add_ln214_27_reg_2924_reg[23]_i_1_n_3\,
      CO(0) => \add_ln214_27_reg_2924_reg[23]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln214_27_reg_2924[23]_i_2_n_1\,
      DI(2) => \add_ln214_27_reg_2924[23]_i_3_n_1\,
      DI(1) => \add_ln214_27_reg_2924[23]_i_4_n_1\,
      DI(0) => \add_ln214_27_reg_2924[23]_i_5_n_1\,
      O(3 downto 0) => \constant_V_read_reg_2415_reg[29]\(23 downto 20),
      S(3) => \add_ln214_27_reg_2924[23]_i_6_n_1\,
      S(2) => \add_ln214_27_reg_2924[23]_i_7_n_1\,
      S(1) => \add_ln214_27_reg_2924[23]_i_8_n_1\,
      S(0) => \add_ln214_27_reg_2924[23]_i_9_n_1\
    );
\add_ln214_27_reg_2924_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln214_27_reg_2924_reg[23]_i_1_n_1\,
      CO(3) => \add_ln214_27_reg_2924_reg[27]_i_1_n_1\,
      CO(2) => \add_ln214_27_reg_2924_reg[27]_i_1_n_2\,
      CO(1) => \add_ln214_27_reg_2924_reg[27]_i_1_n_3\,
      CO(0) => \add_ln214_27_reg_2924_reg[27]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln214_27_reg_2924[27]_i_2_n_1\,
      DI(2) => \add_ln214_27_reg_2924[27]_i_3_n_1\,
      DI(1) => \add_ln214_27_reg_2924[27]_i_4_n_1\,
      DI(0) => \add_ln214_27_reg_2924[27]_i_5_n_1\,
      O(3 downto 0) => \constant_V_read_reg_2415_reg[29]\(27 downto 24),
      S(3) => \add_ln214_27_reg_2924[27]_i_6_n_1\,
      S(2) => \add_ln214_27_reg_2924[27]_i_7_n_1\,
      S(1) => \add_ln214_27_reg_2924[27]_i_8_n_1\,
      S(0) => \add_ln214_27_reg_2924[27]_i_9_n_1\
    );
\add_ln214_27_reg_2924_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln214_27_reg_2924_reg[27]_i_1_n_1\,
      CO(3) => \NLW_add_ln214_27_reg_2924_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \add_ln214_27_reg_2924_reg[31]_i_1_n_2\,
      CO(1) => \add_ln214_27_reg_2924_reg[31]_i_1_n_3\,
      CO(0) => \add_ln214_27_reg_2924_reg[31]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \add_ln214_27_reg_2924[31]_i_2_n_1\,
      DI(1) => \add_ln214_27_reg_2924[31]_i_3_n_1\,
      DI(0) => \add_ln214_27_reg_2924[31]_i_4_n_1\,
      O(3 downto 0) => \constant_V_read_reg_2415_reg[29]\(31 downto 28),
      S(3) => S(0),
      S(2) => \add_ln214_27_reg_2924[31]_i_6_n_1\,
      S(1) => \add_ln214_27_reg_2924[31]_i_7_n_1\,
      S(0) => \add_ln214_27_reg_2924[31]_i_8_n_1\
    );
\add_ln214_27_reg_2924_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln214_27_reg_2924_reg[3]_i_1_n_1\,
      CO(2) => \add_ln214_27_reg_2924_reg[3]_i_1_n_2\,
      CO(1) => \add_ln214_27_reg_2924_reg[3]_i_1_n_3\,
      CO(0) => \add_ln214_27_reg_2924_reg[3]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln214_27_reg_2924[3]_i_2_n_1\,
      DI(2) => \add_ln214_27_reg_2924[3]_i_3_n_1\,
      DI(1) => \add_ln214_27_reg_2924[3]_i_4_n_1\,
      DI(0) => '0',
      O(3 downto 0) => \constant_V_read_reg_2415_reg[29]\(3 downto 0),
      S(3) => \add_ln214_27_reg_2924[3]_i_5_n_1\,
      S(2) => \add_ln214_27_reg_2924[3]_i_6_n_1\,
      S(1) => \add_ln214_27_reg_2924[3]_i_7_n_1\,
      S(0) => \add_ln214_27_reg_2924[3]_i_8_n_1\
    );
\add_ln214_27_reg_2924_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln214_27_reg_2924_reg[3]_i_1_n_1\,
      CO(3) => \add_ln214_27_reg_2924_reg[7]_i_1_n_1\,
      CO(2) => \add_ln214_27_reg_2924_reg[7]_i_1_n_2\,
      CO(1) => \add_ln214_27_reg_2924_reg[7]_i_1_n_3\,
      CO(0) => \add_ln214_27_reg_2924_reg[7]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln214_27_reg_2924[7]_i_2_n_1\,
      DI(2) => \add_ln214_27_reg_2924[7]_i_3_n_1\,
      DI(1) => \add_ln214_27_reg_2924[7]_i_4_n_1\,
      DI(0) => \add_ln214_27_reg_2924[7]_i_5_n_1\,
      O(3 downto 0) => \constant_V_read_reg_2415_reg[29]\(7 downto 4),
      S(3) => \add_ln214_27_reg_2924[7]_i_6_n_1\,
      S(2) => \add_ln214_27_reg_2924[7]_i_7_n_1\,
      S(1) => \add_ln214_27_reg_2924[7]_i_8_n_1\,
      S(0) => \add_ln214_27_reg_2924[7]_i_9_n_1\
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBAA"
    )
        port map (
      I0 => Q(0),
      I1 => \^ap_enable_reg_pp0_iter0_reg\,
      I2 => \ap_CS_fsm_reg[2]_2\,
      I3 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055555575"
    )
        port map (
      I0 => \i_0_0_reg_1704_reg[4]\,
      I1 => \i_0_0_reg_1704[9]_i_4_n_1\,
      I2 => \i_0_0_reg_1704_reg[4]_0\,
      I3 => \ap_CS_fsm_reg[2]_3\,
      I4 => \ap_CS_fsm_reg[2]_4\,
      I5 => \i_0_0_reg_1704_reg[4]_2\,
      O => \^ap_enable_reg_pp0_iter0_reg\
    );
ap_enable_reg_pp0_iter0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F7F0000000000"
    )
        port map (
      I0 => icmp_ln17_fu_1715_p2,
      I1 => Q(1),
      I2 => \^ap_enable_reg_pp0_iter0_reg\,
      I3 => Q(0),
      I4 => ap_enable_reg_pp0_iter0,
      I5 => ap_rst_n,
      O => \ap_CS_fsm_reg[2]\
    );
ap_enable_reg_pp0_iter2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C5C00000"
    )
        port map (
      I0 => Q(0),
      I1 => ap_enable_reg_pp0_iter2_reg,
      I2 => \^ap_enable_reg_pp0_iter0_reg\,
      I3 => ap_enable_reg_pp0_iter2_reg_0,
      I4 => ap_rst_n,
      O => \ap_CS_fsm_reg[1]\
    );
\i_0_0_reg_1704[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => \^ap_cs_fsm_reg[2]_0\,
      O => SR(0)
    );
\i_0_0_reg_1704[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \i_0_0_reg_1704_reg[4]\,
      I1 => \i_0_0_reg_1704[9]_i_4_n_1\,
      I2 => \i_0_0_reg_1704_reg[4]_0\,
      I3 => \i_0_0_reg_1704_reg[4]_1\,
      I4 => \i_0_0_reg_1704_reg[4]_2\,
      I5 => Q(1),
      O => \^ap_cs_fsm_reg[2]_0\
    );
\i_0_0_reg_1704[9]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => \^odata_reg[32]_0\(2),
      I1 => \i_0_0_reg_1704_reg[4]_3\(0),
      I2 => \i_0_0_reg_1704_reg[4]_4\(0),
      I3 => \i_0_0_reg_1704_reg[4]_5\(0),
      I4 => \i_0_0_reg_1704_reg[4]_6\,
      O => \i_0_0_reg_1704[9]_i_4_n_1\
    );
\icmp_ln17_reg_2435[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => icmp_ln17_fu_1715_p2,
      I1 => \^ap_enable_reg_pp0_iter0_reg\,
      I2 => Q(1),
      I3 => \icmp_ln17_reg_2435_reg[0]_0\,
      O => \ap_CS_fsm_reg[2]_1\
    );
\icmp_ln17_reg_2435_pp0_iter1_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \icmp_ln17_reg_2435_reg[0]_0\,
      I1 => \^ap_enable_reg_pp0_iter0_reg\,
      I2 => Q(1),
      I3 => \icmp_ln17_reg_2435_pp0_iter1_reg_reg[0]\,
      O => \icmp_ln17_reg_2435_reg[0]\
    );
\ireg[32]_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[2]_0\,
      I1 => \^odata_reg[32]_0\(2),
      I2 => \ireg_reg[0]\(0),
      I3 => ap_rst_n,
      O => \odata_reg[32]_1\(0)
    );
\ireg[32]_i_2__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^odata_reg[32]_0\(2),
      I1 => \^ap_cs_fsm_reg[2]_0\,
      I2 => \ireg_reg[0]\(0),
      O => \odata_reg[32]_2\(0)
    );
\odata[32]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \^odata_reg[32]_0\(2),
      I1 => \^ap_cs_fsm_reg[2]_0\,
      O => \p_0_in__0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_3\(0),
      Q => in_data_A_13_TDATA_int(0),
      R => ap_rst_n_inv
    );
\odata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_3\(10),
      Q => in_data_A_13_TDATA_int(10),
      R => ap_rst_n_inv
    );
\odata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_3\(11),
      Q => in_data_A_13_TDATA_int(11),
      R => ap_rst_n_inv
    );
\odata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_3\(12),
      Q => in_data_A_13_TDATA_int(12),
      R => ap_rst_n_inv
    );
\odata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_3\(13),
      Q => in_data_A_13_TDATA_int(13),
      R => ap_rst_n_inv
    );
\odata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_3\(14),
      Q => in_data_A_13_TDATA_int(14),
      R => ap_rst_n_inv
    );
\odata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_3\(15),
      Q => in_data_A_13_TDATA_int(15),
      R => ap_rst_n_inv
    );
\odata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_3\(16),
      Q => in_data_A_13_TDATA_int(16),
      R => ap_rst_n_inv
    );
\odata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_3\(17),
      Q => in_data_A_13_TDATA_int(17),
      R => ap_rst_n_inv
    );
\odata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_3\(18),
      Q => in_data_A_13_TDATA_int(18),
      R => ap_rst_n_inv
    );
\odata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_3\(19),
      Q => in_data_A_13_TDATA_int(19),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_3\(1),
      Q => in_data_A_13_TDATA_int(1),
      R => ap_rst_n_inv
    );
\odata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_3\(20),
      Q => in_data_A_13_TDATA_int(20),
      R => ap_rst_n_inv
    );
\odata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_3\(21),
      Q => in_data_A_13_TDATA_int(21),
      R => ap_rst_n_inv
    );
\odata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_3\(22),
      Q => in_data_A_13_TDATA_int(22),
      R => ap_rst_n_inv
    );
\odata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_3\(23),
      Q => in_data_A_13_TDATA_int(23),
      R => ap_rst_n_inv
    );
\odata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_3\(24),
      Q => in_data_A_13_TDATA_int(24),
      R => ap_rst_n_inv
    );
\odata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_3\(25),
      Q => in_data_A_13_TDATA_int(25),
      R => ap_rst_n_inv
    );
\odata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_3\(26),
      Q => in_data_A_13_TDATA_int(26),
      R => ap_rst_n_inv
    );
\odata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_3\(27),
      Q => in_data_A_13_TDATA_int(27),
      R => ap_rst_n_inv
    );
\odata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_3\(28),
      Q => in_data_A_13_TDATA_int(28),
      R => ap_rst_n_inv
    );
\odata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_3\(29),
      Q => in_data_A_13_TDATA_int(29),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_3\(2),
      Q => in_data_A_13_TDATA_int(2),
      R => ap_rst_n_inv
    );
\odata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_3\(30),
      Q => \^odata_reg[32]_0\(0),
      R => ap_rst_n_inv
    );
\odata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_3\(31),
      Q => \^odata_reg[32]_0\(1),
      R => ap_rst_n_inv
    );
\odata_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_3\(32),
      Q => \^odata_reg[32]_0\(2),
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_3\(3),
      Q => in_data_A_13_TDATA_int(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_3\(4),
      Q => in_data_A_13_TDATA_int(4),
      R => ap_rst_n_inv
    );
\odata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_3\(5),
      Q => in_data_A_13_TDATA_int(5),
      R => ap_rst_n_inv
    );
\odata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_3\(6),
      Q => in_data_A_13_TDATA_int(6),
      R => ap_rst_n_inv
    );
\odata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_3\(7),
      Q => in_data_A_13_TDATA_int(7),
      R => ap_rst_n_inv
    );
\odata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_3\(8),
      Q => in_data_A_13_TDATA_int(8),
      R => ap_rst_n_inv
    );
\odata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_3\(9),
      Q => in_data_A_13_TDATA_int(9),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_obuf_704 is
  port (
    \odata_reg[32]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm[3]_i_2\ : in STD_LOGIC;
    \ap_CS_fsm[3]_i_2_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm[3]_i_2_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm[3]_i_2_2\ : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln214_25_reg_2889_reg[31]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \add_ln214_25_reg_2889_reg[31]_0\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    \ireg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    \odata_reg[32]_1\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_obuf_704 : entity is "obuf";
end vector_add_1_mult_constant_0_0_obuf_704;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_obuf_704 is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \add_ln214_25_reg_2889[11]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_25_reg_2889[11]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_25_reg_2889[11]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_25_reg_2889[11]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln214_25_reg_2889[11]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_25_reg_2889[11]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_25_reg_2889[11]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_25_reg_2889[11]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln214_25_reg_2889[15]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_25_reg_2889[15]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_25_reg_2889[15]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_25_reg_2889[15]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln214_25_reg_2889[15]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_25_reg_2889[15]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_25_reg_2889[15]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_25_reg_2889[15]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln214_25_reg_2889[19]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_25_reg_2889[19]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_25_reg_2889[19]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_25_reg_2889[19]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln214_25_reg_2889[19]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_25_reg_2889[19]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_25_reg_2889[19]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_25_reg_2889[19]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln214_25_reg_2889[23]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_25_reg_2889[23]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_25_reg_2889[23]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_25_reg_2889[23]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln214_25_reg_2889[23]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_25_reg_2889[23]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_25_reg_2889[23]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_25_reg_2889[23]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln214_25_reg_2889[27]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_25_reg_2889[27]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_25_reg_2889[27]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_25_reg_2889[27]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln214_25_reg_2889[27]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_25_reg_2889[27]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_25_reg_2889[27]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_25_reg_2889[27]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln214_25_reg_2889[31]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_25_reg_2889[31]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_25_reg_2889[31]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_25_reg_2889[31]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_25_reg_2889[31]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_25_reg_2889[31]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_25_reg_2889[3]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_25_reg_2889[3]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_25_reg_2889[3]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_25_reg_2889[3]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln214_25_reg_2889[3]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_25_reg_2889[3]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_25_reg_2889[3]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_25_reg_2889[7]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_25_reg_2889[7]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_25_reg_2889[7]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_25_reg_2889[7]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln214_25_reg_2889[7]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_25_reg_2889[7]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_25_reg_2889[7]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_25_reg_2889[7]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln214_25_reg_2889_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln214_25_reg_2889_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_25_reg_2889_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_25_reg_2889_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln214_25_reg_2889_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln214_25_reg_2889_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_25_reg_2889_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_25_reg_2889_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln214_25_reg_2889_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln214_25_reg_2889_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_25_reg_2889_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_25_reg_2889_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln214_25_reg_2889_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln214_25_reg_2889_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_25_reg_2889_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_25_reg_2889_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln214_25_reg_2889_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln214_25_reg_2889_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_25_reg_2889_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_25_reg_2889_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln214_25_reg_2889_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_25_reg_2889_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_25_reg_2889_reg[31]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln214_25_reg_2889_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln214_25_reg_2889_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_25_reg_2889_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_25_reg_2889_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln214_25_reg_2889_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln214_25_reg_2889_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_25_reg_2889_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_25_reg_2889_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal in_data_A_12_TDATA_int : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC;
  signal \NLW_add_ln214_25_reg_2889_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute HLUTNM : string;
  attribute HLUTNM of \add_ln214_25_reg_2889[11]_i_2\ : label is "lutpair344";
  attribute HLUTNM of \add_ln214_25_reg_2889[11]_i_3\ : label is "lutpair343";
  attribute HLUTNM of \add_ln214_25_reg_2889[11]_i_4\ : label is "lutpair342";
  attribute HLUTNM of \add_ln214_25_reg_2889[11]_i_5\ : label is "lutpair341";
  attribute HLUTNM of \add_ln214_25_reg_2889[11]_i_6\ : label is "lutpair345";
  attribute HLUTNM of \add_ln214_25_reg_2889[11]_i_7\ : label is "lutpair344";
  attribute HLUTNM of \add_ln214_25_reg_2889[11]_i_8\ : label is "lutpair343";
  attribute HLUTNM of \add_ln214_25_reg_2889[11]_i_9\ : label is "lutpair342";
  attribute HLUTNM of \add_ln214_25_reg_2889[15]_i_2\ : label is "lutpair348";
  attribute HLUTNM of \add_ln214_25_reg_2889[15]_i_3\ : label is "lutpair347";
  attribute HLUTNM of \add_ln214_25_reg_2889[15]_i_4\ : label is "lutpair346";
  attribute HLUTNM of \add_ln214_25_reg_2889[15]_i_5\ : label is "lutpair345";
  attribute HLUTNM of \add_ln214_25_reg_2889[15]_i_6\ : label is "lutpair349";
  attribute HLUTNM of \add_ln214_25_reg_2889[15]_i_7\ : label is "lutpair348";
  attribute HLUTNM of \add_ln214_25_reg_2889[15]_i_8\ : label is "lutpair347";
  attribute HLUTNM of \add_ln214_25_reg_2889[15]_i_9\ : label is "lutpair346";
  attribute HLUTNM of \add_ln214_25_reg_2889[19]_i_2\ : label is "lutpair352";
  attribute HLUTNM of \add_ln214_25_reg_2889[19]_i_3\ : label is "lutpair351";
  attribute HLUTNM of \add_ln214_25_reg_2889[19]_i_4\ : label is "lutpair350";
  attribute HLUTNM of \add_ln214_25_reg_2889[19]_i_5\ : label is "lutpair349";
  attribute HLUTNM of \add_ln214_25_reg_2889[19]_i_6\ : label is "lutpair353";
  attribute HLUTNM of \add_ln214_25_reg_2889[19]_i_7\ : label is "lutpair352";
  attribute HLUTNM of \add_ln214_25_reg_2889[19]_i_8\ : label is "lutpair351";
  attribute HLUTNM of \add_ln214_25_reg_2889[19]_i_9\ : label is "lutpair350";
  attribute HLUTNM of \add_ln214_25_reg_2889[23]_i_2\ : label is "lutpair356";
  attribute HLUTNM of \add_ln214_25_reg_2889[23]_i_3\ : label is "lutpair355";
  attribute HLUTNM of \add_ln214_25_reg_2889[23]_i_4\ : label is "lutpair354";
  attribute HLUTNM of \add_ln214_25_reg_2889[23]_i_5\ : label is "lutpair353";
  attribute HLUTNM of \add_ln214_25_reg_2889[23]_i_6\ : label is "lutpair357";
  attribute HLUTNM of \add_ln214_25_reg_2889[23]_i_7\ : label is "lutpair356";
  attribute HLUTNM of \add_ln214_25_reg_2889[23]_i_8\ : label is "lutpair355";
  attribute HLUTNM of \add_ln214_25_reg_2889[23]_i_9\ : label is "lutpair354";
  attribute HLUTNM of \add_ln214_25_reg_2889[27]_i_2\ : label is "lutpair360";
  attribute HLUTNM of \add_ln214_25_reg_2889[27]_i_3\ : label is "lutpair359";
  attribute HLUTNM of \add_ln214_25_reg_2889[27]_i_4\ : label is "lutpair358";
  attribute HLUTNM of \add_ln214_25_reg_2889[27]_i_5\ : label is "lutpair357";
  attribute HLUTNM of \add_ln214_25_reg_2889[27]_i_6\ : label is "lutpair361";
  attribute HLUTNM of \add_ln214_25_reg_2889[27]_i_7\ : label is "lutpair360";
  attribute HLUTNM of \add_ln214_25_reg_2889[27]_i_8\ : label is "lutpair359";
  attribute HLUTNM of \add_ln214_25_reg_2889[27]_i_9\ : label is "lutpair358";
  attribute HLUTNM of \add_ln214_25_reg_2889[31]_i_2\ : label is "lutpair363";
  attribute HLUTNM of \add_ln214_25_reg_2889[31]_i_3\ : label is "lutpair362";
  attribute HLUTNM of \add_ln214_25_reg_2889[31]_i_4\ : label is "lutpair361";
  attribute HLUTNM of \add_ln214_25_reg_2889[31]_i_7\ : label is "lutpair363";
  attribute HLUTNM of \add_ln214_25_reg_2889[31]_i_8\ : label is "lutpair362";
  attribute HLUTNM of \add_ln214_25_reg_2889[3]_i_2\ : label is "lutpair336";
  attribute HLUTNM of \add_ln214_25_reg_2889[3]_i_5\ : label is "lutpair337";
  attribute HLUTNM of \add_ln214_25_reg_2889[3]_i_6\ : label is "lutpair336";
  attribute HLUTNM of \add_ln214_25_reg_2889[7]_i_2\ : label is "lutpair340";
  attribute HLUTNM of \add_ln214_25_reg_2889[7]_i_3\ : label is "lutpair339";
  attribute HLUTNM of \add_ln214_25_reg_2889[7]_i_4\ : label is "lutpair338";
  attribute HLUTNM of \add_ln214_25_reg_2889[7]_i_5\ : label is "lutpair337";
  attribute HLUTNM of \add_ln214_25_reg_2889[7]_i_6\ : label is "lutpair341";
  attribute HLUTNM of \add_ln214_25_reg_2889[7]_i_7\ : label is "lutpair340";
  attribute HLUTNM of \add_ln214_25_reg_2889[7]_i_8\ : label is "lutpair339";
  attribute HLUTNM of \add_ln214_25_reg_2889[7]_i_9\ : label is "lutpair338";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[32]_i_1__11\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \ireg[32]_i_2__11\ : label is "soft_lutpair91";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
\add_ln214_25_reg_2889[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_25_reg_2889_reg[31]\(10),
      I1 => in_data_A_12_TDATA_int(10),
      I2 => \add_ln214_25_reg_2889_reg[31]_0\(10),
      O => \add_ln214_25_reg_2889[11]_i_2_n_1\
    );
\add_ln214_25_reg_2889[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_25_reg_2889_reg[31]\(9),
      I1 => in_data_A_12_TDATA_int(9),
      I2 => \add_ln214_25_reg_2889_reg[31]_0\(9),
      O => \add_ln214_25_reg_2889[11]_i_3_n_1\
    );
\add_ln214_25_reg_2889[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_25_reg_2889_reg[31]\(8),
      I1 => in_data_A_12_TDATA_int(8),
      I2 => \add_ln214_25_reg_2889_reg[31]_0\(8),
      O => \add_ln214_25_reg_2889[11]_i_4_n_1\
    );
\add_ln214_25_reg_2889[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_25_reg_2889_reg[31]\(7),
      I1 => in_data_A_12_TDATA_int(7),
      I2 => \add_ln214_25_reg_2889_reg[31]_0\(7),
      O => \add_ln214_25_reg_2889[11]_i_5_n_1\
    );
\add_ln214_25_reg_2889[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_25_reg_2889_reg[31]\(11),
      I1 => in_data_A_12_TDATA_int(11),
      I2 => \add_ln214_25_reg_2889_reg[31]_0\(11),
      I3 => \add_ln214_25_reg_2889[11]_i_2_n_1\,
      O => \add_ln214_25_reg_2889[11]_i_6_n_1\
    );
\add_ln214_25_reg_2889[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_25_reg_2889_reg[31]\(10),
      I1 => in_data_A_12_TDATA_int(10),
      I2 => \add_ln214_25_reg_2889_reg[31]_0\(10),
      I3 => \add_ln214_25_reg_2889[11]_i_3_n_1\,
      O => \add_ln214_25_reg_2889[11]_i_7_n_1\
    );
\add_ln214_25_reg_2889[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_25_reg_2889_reg[31]\(9),
      I1 => in_data_A_12_TDATA_int(9),
      I2 => \add_ln214_25_reg_2889_reg[31]_0\(9),
      I3 => \add_ln214_25_reg_2889[11]_i_4_n_1\,
      O => \add_ln214_25_reg_2889[11]_i_8_n_1\
    );
\add_ln214_25_reg_2889[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_25_reg_2889_reg[31]\(8),
      I1 => in_data_A_12_TDATA_int(8),
      I2 => \add_ln214_25_reg_2889_reg[31]_0\(8),
      I3 => \add_ln214_25_reg_2889[11]_i_5_n_1\,
      O => \add_ln214_25_reg_2889[11]_i_9_n_1\
    );
\add_ln214_25_reg_2889[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_25_reg_2889_reg[31]\(14),
      I1 => in_data_A_12_TDATA_int(14),
      I2 => \add_ln214_25_reg_2889_reg[31]_0\(14),
      O => \add_ln214_25_reg_2889[15]_i_2_n_1\
    );
\add_ln214_25_reg_2889[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_25_reg_2889_reg[31]\(13),
      I1 => in_data_A_12_TDATA_int(13),
      I2 => \add_ln214_25_reg_2889_reg[31]_0\(13),
      O => \add_ln214_25_reg_2889[15]_i_3_n_1\
    );
\add_ln214_25_reg_2889[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_25_reg_2889_reg[31]\(12),
      I1 => in_data_A_12_TDATA_int(12),
      I2 => \add_ln214_25_reg_2889_reg[31]_0\(12),
      O => \add_ln214_25_reg_2889[15]_i_4_n_1\
    );
\add_ln214_25_reg_2889[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_25_reg_2889_reg[31]\(11),
      I1 => in_data_A_12_TDATA_int(11),
      I2 => \add_ln214_25_reg_2889_reg[31]_0\(11),
      O => \add_ln214_25_reg_2889[15]_i_5_n_1\
    );
\add_ln214_25_reg_2889[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_25_reg_2889_reg[31]\(15),
      I1 => in_data_A_12_TDATA_int(15),
      I2 => \add_ln214_25_reg_2889_reg[31]_0\(15),
      I3 => \add_ln214_25_reg_2889[15]_i_2_n_1\,
      O => \add_ln214_25_reg_2889[15]_i_6_n_1\
    );
\add_ln214_25_reg_2889[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_25_reg_2889_reg[31]\(14),
      I1 => in_data_A_12_TDATA_int(14),
      I2 => \add_ln214_25_reg_2889_reg[31]_0\(14),
      I3 => \add_ln214_25_reg_2889[15]_i_3_n_1\,
      O => \add_ln214_25_reg_2889[15]_i_7_n_1\
    );
\add_ln214_25_reg_2889[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_25_reg_2889_reg[31]\(13),
      I1 => in_data_A_12_TDATA_int(13),
      I2 => \add_ln214_25_reg_2889_reg[31]_0\(13),
      I3 => \add_ln214_25_reg_2889[15]_i_4_n_1\,
      O => \add_ln214_25_reg_2889[15]_i_8_n_1\
    );
\add_ln214_25_reg_2889[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_25_reg_2889_reg[31]\(12),
      I1 => in_data_A_12_TDATA_int(12),
      I2 => \add_ln214_25_reg_2889_reg[31]_0\(12),
      I3 => \add_ln214_25_reg_2889[15]_i_5_n_1\,
      O => \add_ln214_25_reg_2889[15]_i_9_n_1\
    );
\add_ln214_25_reg_2889[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_25_reg_2889_reg[31]\(18),
      I1 => in_data_A_12_TDATA_int(18),
      I2 => \add_ln214_25_reg_2889_reg[31]_0\(18),
      O => \add_ln214_25_reg_2889[19]_i_2_n_1\
    );
\add_ln214_25_reg_2889[19]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_25_reg_2889_reg[31]\(17),
      I1 => in_data_A_12_TDATA_int(17),
      I2 => \add_ln214_25_reg_2889_reg[31]_0\(17),
      O => \add_ln214_25_reg_2889[19]_i_3_n_1\
    );
\add_ln214_25_reg_2889[19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_25_reg_2889_reg[31]\(16),
      I1 => in_data_A_12_TDATA_int(16),
      I2 => \add_ln214_25_reg_2889_reg[31]_0\(16),
      O => \add_ln214_25_reg_2889[19]_i_4_n_1\
    );
\add_ln214_25_reg_2889[19]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_25_reg_2889_reg[31]\(15),
      I1 => in_data_A_12_TDATA_int(15),
      I2 => \add_ln214_25_reg_2889_reg[31]_0\(15),
      O => \add_ln214_25_reg_2889[19]_i_5_n_1\
    );
\add_ln214_25_reg_2889[19]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_25_reg_2889_reg[31]\(19),
      I1 => in_data_A_12_TDATA_int(19),
      I2 => \add_ln214_25_reg_2889_reg[31]_0\(19),
      I3 => \add_ln214_25_reg_2889[19]_i_2_n_1\,
      O => \add_ln214_25_reg_2889[19]_i_6_n_1\
    );
\add_ln214_25_reg_2889[19]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_25_reg_2889_reg[31]\(18),
      I1 => in_data_A_12_TDATA_int(18),
      I2 => \add_ln214_25_reg_2889_reg[31]_0\(18),
      I3 => \add_ln214_25_reg_2889[19]_i_3_n_1\,
      O => \add_ln214_25_reg_2889[19]_i_7_n_1\
    );
\add_ln214_25_reg_2889[19]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_25_reg_2889_reg[31]\(17),
      I1 => in_data_A_12_TDATA_int(17),
      I2 => \add_ln214_25_reg_2889_reg[31]_0\(17),
      I3 => \add_ln214_25_reg_2889[19]_i_4_n_1\,
      O => \add_ln214_25_reg_2889[19]_i_8_n_1\
    );
\add_ln214_25_reg_2889[19]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_25_reg_2889_reg[31]\(16),
      I1 => in_data_A_12_TDATA_int(16),
      I2 => \add_ln214_25_reg_2889_reg[31]_0\(16),
      I3 => \add_ln214_25_reg_2889[19]_i_5_n_1\,
      O => \add_ln214_25_reg_2889[19]_i_9_n_1\
    );
\add_ln214_25_reg_2889[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_25_reg_2889_reg[31]\(22),
      I1 => in_data_A_12_TDATA_int(22),
      I2 => \add_ln214_25_reg_2889_reg[31]_0\(22),
      O => \add_ln214_25_reg_2889[23]_i_2_n_1\
    );
\add_ln214_25_reg_2889[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_25_reg_2889_reg[31]\(21),
      I1 => in_data_A_12_TDATA_int(21),
      I2 => \add_ln214_25_reg_2889_reg[31]_0\(21),
      O => \add_ln214_25_reg_2889[23]_i_3_n_1\
    );
\add_ln214_25_reg_2889[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_25_reg_2889_reg[31]\(20),
      I1 => in_data_A_12_TDATA_int(20),
      I2 => \add_ln214_25_reg_2889_reg[31]_0\(20),
      O => \add_ln214_25_reg_2889[23]_i_4_n_1\
    );
\add_ln214_25_reg_2889[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_25_reg_2889_reg[31]\(19),
      I1 => in_data_A_12_TDATA_int(19),
      I2 => \add_ln214_25_reg_2889_reg[31]_0\(19),
      O => \add_ln214_25_reg_2889[23]_i_5_n_1\
    );
\add_ln214_25_reg_2889[23]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_25_reg_2889_reg[31]\(23),
      I1 => in_data_A_12_TDATA_int(23),
      I2 => \add_ln214_25_reg_2889_reg[31]_0\(23),
      I3 => \add_ln214_25_reg_2889[23]_i_2_n_1\,
      O => \add_ln214_25_reg_2889[23]_i_6_n_1\
    );
\add_ln214_25_reg_2889[23]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_25_reg_2889_reg[31]\(22),
      I1 => in_data_A_12_TDATA_int(22),
      I2 => \add_ln214_25_reg_2889_reg[31]_0\(22),
      I3 => \add_ln214_25_reg_2889[23]_i_3_n_1\,
      O => \add_ln214_25_reg_2889[23]_i_7_n_1\
    );
\add_ln214_25_reg_2889[23]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_25_reg_2889_reg[31]\(21),
      I1 => in_data_A_12_TDATA_int(21),
      I2 => \add_ln214_25_reg_2889_reg[31]_0\(21),
      I3 => \add_ln214_25_reg_2889[23]_i_4_n_1\,
      O => \add_ln214_25_reg_2889[23]_i_8_n_1\
    );
\add_ln214_25_reg_2889[23]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_25_reg_2889_reg[31]\(20),
      I1 => in_data_A_12_TDATA_int(20),
      I2 => \add_ln214_25_reg_2889_reg[31]_0\(20),
      I3 => \add_ln214_25_reg_2889[23]_i_5_n_1\,
      O => \add_ln214_25_reg_2889[23]_i_9_n_1\
    );
\add_ln214_25_reg_2889[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_25_reg_2889_reg[31]\(26),
      I1 => in_data_A_12_TDATA_int(26),
      I2 => \add_ln214_25_reg_2889_reg[31]_0\(26),
      O => \add_ln214_25_reg_2889[27]_i_2_n_1\
    );
\add_ln214_25_reg_2889[27]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_25_reg_2889_reg[31]\(25),
      I1 => in_data_A_12_TDATA_int(25),
      I2 => \add_ln214_25_reg_2889_reg[31]_0\(25),
      O => \add_ln214_25_reg_2889[27]_i_3_n_1\
    );
\add_ln214_25_reg_2889[27]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_25_reg_2889_reg[31]\(24),
      I1 => in_data_A_12_TDATA_int(24),
      I2 => \add_ln214_25_reg_2889_reg[31]_0\(24),
      O => \add_ln214_25_reg_2889[27]_i_4_n_1\
    );
\add_ln214_25_reg_2889[27]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_25_reg_2889_reg[31]\(23),
      I1 => in_data_A_12_TDATA_int(23),
      I2 => \add_ln214_25_reg_2889_reg[31]_0\(23),
      O => \add_ln214_25_reg_2889[27]_i_5_n_1\
    );
\add_ln214_25_reg_2889[27]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_25_reg_2889_reg[31]\(27),
      I1 => in_data_A_12_TDATA_int(27),
      I2 => \add_ln214_25_reg_2889_reg[31]_0\(27),
      I3 => \add_ln214_25_reg_2889[27]_i_2_n_1\,
      O => \add_ln214_25_reg_2889[27]_i_6_n_1\
    );
\add_ln214_25_reg_2889[27]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_25_reg_2889_reg[31]\(26),
      I1 => in_data_A_12_TDATA_int(26),
      I2 => \add_ln214_25_reg_2889_reg[31]_0\(26),
      I3 => \add_ln214_25_reg_2889[27]_i_3_n_1\,
      O => \add_ln214_25_reg_2889[27]_i_7_n_1\
    );
\add_ln214_25_reg_2889[27]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_25_reg_2889_reg[31]\(25),
      I1 => in_data_A_12_TDATA_int(25),
      I2 => \add_ln214_25_reg_2889_reg[31]_0\(25),
      I3 => \add_ln214_25_reg_2889[27]_i_4_n_1\,
      O => \add_ln214_25_reg_2889[27]_i_8_n_1\
    );
\add_ln214_25_reg_2889[27]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_25_reg_2889_reg[31]\(24),
      I1 => in_data_A_12_TDATA_int(24),
      I2 => \add_ln214_25_reg_2889_reg[31]_0\(24),
      I3 => \add_ln214_25_reg_2889[27]_i_5_n_1\,
      O => \add_ln214_25_reg_2889[27]_i_9_n_1\
    );
\add_ln214_25_reg_2889[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_25_reg_2889_reg[31]\(29),
      I1 => in_data_A_12_TDATA_int(29),
      I2 => \add_ln214_25_reg_2889_reg[31]_0\(29),
      O => \add_ln214_25_reg_2889[31]_i_2_n_1\
    );
\add_ln214_25_reg_2889[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_25_reg_2889_reg[31]\(28),
      I1 => in_data_A_12_TDATA_int(28),
      I2 => \add_ln214_25_reg_2889_reg[31]_0\(28),
      O => \add_ln214_25_reg_2889[31]_i_3_n_1\
    );
\add_ln214_25_reg_2889[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_25_reg_2889_reg[31]\(27),
      I1 => in_data_A_12_TDATA_int(27),
      I2 => \add_ln214_25_reg_2889_reg[31]_0\(27),
      O => \add_ln214_25_reg_2889[31]_i_4_n_1\
    );
\add_ln214_25_reg_2889[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_25_reg_2889[31]_i_2_n_1\,
      I1 => \^q\(0),
      I2 => \add_ln214_25_reg_2889_reg[31]\(30),
      I3 => \add_ln214_25_reg_2889_reg[31]_0\(30),
      O => \add_ln214_25_reg_2889[31]_i_6_n_1\
    );
\add_ln214_25_reg_2889[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_25_reg_2889_reg[31]\(29),
      I1 => in_data_A_12_TDATA_int(29),
      I2 => \add_ln214_25_reg_2889_reg[31]_0\(29),
      I3 => \add_ln214_25_reg_2889[31]_i_3_n_1\,
      O => \add_ln214_25_reg_2889[31]_i_7_n_1\
    );
\add_ln214_25_reg_2889[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_25_reg_2889_reg[31]\(28),
      I1 => in_data_A_12_TDATA_int(28),
      I2 => \add_ln214_25_reg_2889_reg[31]_0\(28),
      I3 => \add_ln214_25_reg_2889[31]_i_4_n_1\,
      O => \add_ln214_25_reg_2889[31]_i_8_n_1\
    );
\add_ln214_25_reg_2889[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_25_reg_2889_reg[31]\(2),
      I1 => in_data_A_12_TDATA_int(2),
      I2 => \add_ln214_25_reg_2889_reg[31]_0\(2),
      O => \add_ln214_25_reg_2889[3]_i_2_n_1\
    );
\add_ln214_25_reg_2889[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_25_reg_2889_reg[31]\(1),
      I1 => in_data_A_12_TDATA_int(1),
      I2 => \add_ln214_25_reg_2889_reg[31]_0\(1),
      O => \add_ln214_25_reg_2889[3]_i_3_n_1\
    );
\add_ln214_25_reg_2889[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_25_reg_2889_reg[31]\(0),
      I1 => in_data_A_12_TDATA_int(0),
      I2 => \add_ln214_25_reg_2889_reg[31]_0\(0),
      O => \add_ln214_25_reg_2889[3]_i_4_n_1\
    );
\add_ln214_25_reg_2889[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_25_reg_2889_reg[31]\(3),
      I1 => in_data_A_12_TDATA_int(3),
      I2 => \add_ln214_25_reg_2889_reg[31]_0\(3),
      I3 => \add_ln214_25_reg_2889[3]_i_2_n_1\,
      O => \add_ln214_25_reg_2889[3]_i_5_n_1\
    );
\add_ln214_25_reg_2889[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_25_reg_2889_reg[31]\(2),
      I1 => in_data_A_12_TDATA_int(2),
      I2 => \add_ln214_25_reg_2889_reg[31]_0\(2),
      I3 => \add_ln214_25_reg_2889[3]_i_3_n_1\,
      O => \add_ln214_25_reg_2889[3]_i_6_n_1\
    );
\add_ln214_25_reg_2889[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_25_reg_2889_reg[31]\(1),
      I1 => in_data_A_12_TDATA_int(1),
      I2 => \add_ln214_25_reg_2889_reg[31]_0\(1),
      I3 => \add_ln214_25_reg_2889[3]_i_4_n_1\,
      O => \add_ln214_25_reg_2889[3]_i_7_n_1\
    );
\add_ln214_25_reg_2889[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \add_ln214_25_reg_2889_reg[31]\(0),
      I1 => in_data_A_12_TDATA_int(0),
      I2 => \add_ln214_25_reg_2889_reg[31]_0\(0),
      O => \add_ln214_25_reg_2889[3]_i_8_n_1\
    );
\add_ln214_25_reg_2889[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_25_reg_2889_reg[31]\(6),
      I1 => in_data_A_12_TDATA_int(6),
      I2 => \add_ln214_25_reg_2889_reg[31]_0\(6),
      O => \add_ln214_25_reg_2889[7]_i_2_n_1\
    );
\add_ln214_25_reg_2889[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_25_reg_2889_reg[31]\(5),
      I1 => in_data_A_12_TDATA_int(5),
      I2 => \add_ln214_25_reg_2889_reg[31]_0\(5),
      O => \add_ln214_25_reg_2889[7]_i_3_n_1\
    );
\add_ln214_25_reg_2889[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_25_reg_2889_reg[31]\(4),
      I1 => in_data_A_12_TDATA_int(4),
      I2 => \add_ln214_25_reg_2889_reg[31]_0\(4),
      O => \add_ln214_25_reg_2889[7]_i_4_n_1\
    );
\add_ln214_25_reg_2889[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_25_reg_2889_reg[31]\(3),
      I1 => in_data_A_12_TDATA_int(3),
      I2 => \add_ln214_25_reg_2889_reg[31]_0\(3),
      O => \add_ln214_25_reg_2889[7]_i_5_n_1\
    );
\add_ln214_25_reg_2889[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_25_reg_2889_reg[31]\(7),
      I1 => in_data_A_12_TDATA_int(7),
      I2 => \add_ln214_25_reg_2889_reg[31]_0\(7),
      I3 => \add_ln214_25_reg_2889[7]_i_2_n_1\,
      O => \add_ln214_25_reg_2889[7]_i_6_n_1\
    );
\add_ln214_25_reg_2889[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_25_reg_2889_reg[31]\(6),
      I1 => in_data_A_12_TDATA_int(6),
      I2 => \add_ln214_25_reg_2889_reg[31]_0\(6),
      I3 => \add_ln214_25_reg_2889[7]_i_3_n_1\,
      O => \add_ln214_25_reg_2889[7]_i_7_n_1\
    );
\add_ln214_25_reg_2889[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_25_reg_2889_reg[31]\(5),
      I1 => in_data_A_12_TDATA_int(5),
      I2 => \add_ln214_25_reg_2889_reg[31]_0\(5),
      I3 => \add_ln214_25_reg_2889[7]_i_4_n_1\,
      O => \add_ln214_25_reg_2889[7]_i_8_n_1\
    );
\add_ln214_25_reg_2889[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_25_reg_2889_reg[31]\(4),
      I1 => in_data_A_12_TDATA_int(4),
      I2 => \add_ln214_25_reg_2889_reg[31]_0\(4),
      I3 => \add_ln214_25_reg_2889[7]_i_5_n_1\,
      O => \add_ln214_25_reg_2889[7]_i_9_n_1\
    );
\add_ln214_25_reg_2889_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln214_25_reg_2889_reg[7]_i_1_n_1\,
      CO(3) => \add_ln214_25_reg_2889_reg[11]_i_1_n_1\,
      CO(2) => \add_ln214_25_reg_2889_reg[11]_i_1_n_2\,
      CO(1) => \add_ln214_25_reg_2889_reg[11]_i_1_n_3\,
      CO(0) => \add_ln214_25_reg_2889_reg[11]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln214_25_reg_2889[11]_i_2_n_1\,
      DI(2) => \add_ln214_25_reg_2889[11]_i_3_n_1\,
      DI(1) => \add_ln214_25_reg_2889[11]_i_4_n_1\,
      DI(0) => \add_ln214_25_reg_2889[11]_i_5_n_1\,
      O(3 downto 0) => D(11 downto 8),
      S(3) => \add_ln214_25_reg_2889[11]_i_6_n_1\,
      S(2) => \add_ln214_25_reg_2889[11]_i_7_n_1\,
      S(1) => \add_ln214_25_reg_2889[11]_i_8_n_1\,
      S(0) => \add_ln214_25_reg_2889[11]_i_9_n_1\
    );
\add_ln214_25_reg_2889_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln214_25_reg_2889_reg[11]_i_1_n_1\,
      CO(3) => \add_ln214_25_reg_2889_reg[15]_i_1_n_1\,
      CO(2) => \add_ln214_25_reg_2889_reg[15]_i_1_n_2\,
      CO(1) => \add_ln214_25_reg_2889_reg[15]_i_1_n_3\,
      CO(0) => \add_ln214_25_reg_2889_reg[15]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln214_25_reg_2889[15]_i_2_n_1\,
      DI(2) => \add_ln214_25_reg_2889[15]_i_3_n_1\,
      DI(1) => \add_ln214_25_reg_2889[15]_i_4_n_1\,
      DI(0) => \add_ln214_25_reg_2889[15]_i_5_n_1\,
      O(3 downto 0) => D(15 downto 12),
      S(3) => \add_ln214_25_reg_2889[15]_i_6_n_1\,
      S(2) => \add_ln214_25_reg_2889[15]_i_7_n_1\,
      S(1) => \add_ln214_25_reg_2889[15]_i_8_n_1\,
      S(0) => \add_ln214_25_reg_2889[15]_i_9_n_1\
    );
\add_ln214_25_reg_2889_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln214_25_reg_2889_reg[15]_i_1_n_1\,
      CO(3) => \add_ln214_25_reg_2889_reg[19]_i_1_n_1\,
      CO(2) => \add_ln214_25_reg_2889_reg[19]_i_1_n_2\,
      CO(1) => \add_ln214_25_reg_2889_reg[19]_i_1_n_3\,
      CO(0) => \add_ln214_25_reg_2889_reg[19]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln214_25_reg_2889[19]_i_2_n_1\,
      DI(2) => \add_ln214_25_reg_2889[19]_i_3_n_1\,
      DI(1) => \add_ln214_25_reg_2889[19]_i_4_n_1\,
      DI(0) => \add_ln214_25_reg_2889[19]_i_5_n_1\,
      O(3 downto 0) => D(19 downto 16),
      S(3) => \add_ln214_25_reg_2889[19]_i_6_n_1\,
      S(2) => \add_ln214_25_reg_2889[19]_i_7_n_1\,
      S(1) => \add_ln214_25_reg_2889[19]_i_8_n_1\,
      S(0) => \add_ln214_25_reg_2889[19]_i_9_n_1\
    );
\add_ln214_25_reg_2889_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln214_25_reg_2889_reg[19]_i_1_n_1\,
      CO(3) => \add_ln214_25_reg_2889_reg[23]_i_1_n_1\,
      CO(2) => \add_ln214_25_reg_2889_reg[23]_i_1_n_2\,
      CO(1) => \add_ln214_25_reg_2889_reg[23]_i_1_n_3\,
      CO(0) => \add_ln214_25_reg_2889_reg[23]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln214_25_reg_2889[23]_i_2_n_1\,
      DI(2) => \add_ln214_25_reg_2889[23]_i_3_n_1\,
      DI(1) => \add_ln214_25_reg_2889[23]_i_4_n_1\,
      DI(0) => \add_ln214_25_reg_2889[23]_i_5_n_1\,
      O(3 downto 0) => D(23 downto 20),
      S(3) => \add_ln214_25_reg_2889[23]_i_6_n_1\,
      S(2) => \add_ln214_25_reg_2889[23]_i_7_n_1\,
      S(1) => \add_ln214_25_reg_2889[23]_i_8_n_1\,
      S(0) => \add_ln214_25_reg_2889[23]_i_9_n_1\
    );
\add_ln214_25_reg_2889_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln214_25_reg_2889_reg[23]_i_1_n_1\,
      CO(3) => \add_ln214_25_reg_2889_reg[27]_i_1_n_1\,
      CO(2) => \add_ln214_25_reg_2889_reg[27]_i_1_n_2\,
      CO(1) => \add_ln214_25_reg_2889_reg[27]_i_1_n_3\,
      CO(0) => \add_ln214_25_reg_2889_reg[27]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln214_25_reg_2889[27]_i_2_n_1\,
      DI(2) => \add_ln214_25_reg_2889[27]_i_3_n_1\,
      DI(1) => \add_ln214_25_reg_2889[27]_i_4_n_1\,
      DI(0) => \add_ln214_25_reg_2889[27]_i_5_n_1\,
      O(3 downto 0) => D(27 downto 24),
      S(3) => \add_ln214_25_reg_2889[27]_i_6_n_1\,
      S(2) => \add_ln214_25_reg_2889[27]_i_7_n_1\,
      S(1) => \add_ln214_25_reg_2889[27]_i_8_n_1\,
      S(0) => \add_ln214_25_reg_2889[27]_i_9_n_1\
    );
\add_ln214_25_reg_2889_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln214_25_reg_2889_reg[27]_i_1_n_1\,
      CO(3) => \NLW_add_ln214_25_reg_2889_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \add_ln214_25_reg_2889_reg[31]_i_1_n_2\,
      CO(1) => \add_ln214_25_reg_2889_reg[31]_i_1_n_3\,
      CO(0) => \add_ln214_25_reg_2889_reg[31]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \add_ln214_25_reg_2889[31]_i_2_n_1\,
      DI(1) => \add_ln214_25_reg_2889[31]_i_3_n_1\,
      DI(0) => \add_ln214_25_reg_2889[31]_i_4_n_1\,
      O(3 downto 0) => D(31 downto 28),
      S(3) => S(0),
      S(2) => \add_ln214_25_reg_2889[31]_i_6_n_1\,
      S(1) => \add_ln214_25_reg_2889[31]_i_7_n_1\,
      S(0) => \add_ln214_25_reg_2889[31]_i_8_n_1\
    );
\add_ln214_25_reg_2889_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln214_25_reg_2889_reg[3]_i_1_n_1\,
      CO(2) => \add_ln214_25_reg_2889_reg[3]_i_1_n_2\,
      CO(1) => \add_ln214_25_reg_2889_reg[3]_i_1_n_3\,
      CO(0) => \add_ln214_25_reg_2889_reg[3]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln214_25_reg_2889[3]_i_2_n_1\,
      DI(2) => \add_ln214_25_reg_2889[3]_i_3_n_1\,
      DI(1) => \add_ln214_25_reg_2889[3]_i_4_n_1\,
      DI(0) => '0',
      O(3 downto 0) => D(3 downto 0),
      S(3) => \add_ln214_25_reg_2889[3]_i_5_n_1\,
      S(2) => \add_ln214_25_reg_2889[3]_i_6_n_1\,
      S(1) => \add_ln214_25_reg_2889[3]_i_7_n_1\,
      S(0) => \add_ln214_25_reg_2889[3]_i_8_n_1\
    );
\add_ln214_25_reg_2889_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln214_25_reg_2889_reg[3]_i_1_n_1\,
      CO(3) => \add_ln214_25_reg_2889_reg[7]_i_1_n_1\,
      CO(2) => \add_ln214_25_reg_2889_reg[7]_i_1_n_2\,
      CO(1) => \add_ln214_25_reg_2889_reg[7]_i_1_n_3\,
      CO(0) => \add_ln214_25_reg_2889_reg[7]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln214_25_reg_2889[7]_i_2_n_1\,
      DI(2) => \add_ln214_25_reg_2889[7]_i_3_n_1\,
      DI(1) => \add_ln214_25_reg_2889[7]_i_4_n_1\,
      DI(0) => \add_ln214_25_reg_2889[7]_i_5_n_1\,
      O(3 downto 0) => D(7 downto 4),
      S(3) => \add_ln214_25_reg_2889[7]_i_6_n_1\,
      S(2) => \add_ln214_25_reg_2889[7]_i_7_n_1\,
      S(1) => \add_ln214_25_reg_2889[7]_i_8_n_1\,
      S(0) => \add_ln214_25_reg_2889[7]_i_9_n_1\
    );
\ap_CS_fsm[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => \^q\(2),
      I1 => \ap_CS_fsm[3]_i_2\,
      I2 => \ap_CS_fsm[3]_i_2_0\(0),
      I3 => \ap_CS_fsm[3]_i_2_1\(0),
      I4 => \ap_CS_fsm[3]_i_2_2\,
      O => \odata_reg[32]_0\
    );
\ireg[32]_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => in_data_A_0_TREADY_int,
      I1 => \^q\(2),
      I2 => \ireg_reg[0]\(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[32]_i_2__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^q\(2),
      I1 => in_data_A_0_TREADY_int,
      I2 => \ireg_reg[0]\(0),
      O => E(0)
    );
\odata[32]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \^q\(2),
      I1 => in_data_A_0_TREADY_int,
      O => \p_0_in__0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(0),
      Q => in_data_A_12_TDATA_int(0),
      R => ap_rst_n_inv
    );
\odata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(10),
      Q => in_data_A_12_TDATA_int(10),
      R => ap_rst_n_inv
    );
\odata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(11),
      Q => in_data_A_12_TDATA_int(11),
      R => ap_rst_n_inv
    );
\odata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(12),
      Q => in_data_A_12_TDATA_int(12),
      R => ap_rst_n_inv
    );
\odata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(13),
      Q => in_data_A_12_TDATA_int(13),
      R => ap_rst_n_inv
    );
\odata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(14),
      Q => in_data_A_12_TDATA_int(14),
      R => ap_rst_n_inv
    );
\odata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(15),
      Q => in_data_A_12_TDATA_int(15),
      R => ap_rst_n_inv
    );
\odata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(16),
      Q => in_data_A_12_TDATA_int(16),
      R => ap_rst_n_inv
    );
\odata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(17),
      Q => in_data_A_12_TDATA_int(17),
      R => ap_rst_n_inv
    );
\odata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(18),
      Q => in_data_A_12_TDATA_int(18),
      R => ap_rst_n_inv
    );
\odata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(19),
      Q => in_data_A_12_TDATA_int(19),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(1),
      Q => in_data_A_12_TDATA_int(1),
      R => ap_rst_n_inv
    );
\odata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(20),
      Q => in_data_A_12_TDATA_int(20),
      R => ap_rst_n_inv
    );
\odata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(21),
      Q => in_data_A_12_TDATA_int(21),
      R => ap_rst_n_inv
    );
\odata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(22),
      Q => in_data_A_12_TDATA_int(22),
      R => ap_rst_n_inv
    );
\odata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(23),
      Q => in_data_A_12_TDATA_int(23),
      R => ap_rst_n_inv
    );
\odata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(24),
      Q => in_data_A_12_TDATA_int(24),
      R => ap_rst_n_inv
    );
\odata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(25),
      Q => in_data_A_12_TDATA_int(25),
      R => ap_rst_n_inv
    );
\odata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(26),
      Q => in_data_A_12_TDATA_int(26),
      R => ap_rst_n_inv
    );
\odata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(27),
      Q => in_data_A_12_TDATA_int(27),
      R => ap_rst_n_inv
    );
\odata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(28),
      Q => in_data_A_12_TDATA_int(28),
      R => ap_rst_n_inv
    );
\odata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(29),
      Q => in_data_A_12_TDATA_int(29),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(2),
      Q => in_data_A_12_TDATA_int(2),
      R => ap_rst_n_inv
    );
\odata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(30),
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\odata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(31),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\odata_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(32),
      Q => \^q\(2),
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(3),
      Q => in_data_A_12_TDATA_int(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(4),
      Q => in_data_A_12_TDATA_int(4),
      R => ap_rst_n_inv
    );
\odata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(5),
      Q => in_data_A_12_TDATA_int(5),
      R => ap_rst_n_inv
    );
\odata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(6),
      Q => in_data_A_12_TDATA_int(6),
      R => ap_rst_n_inv
    );
\odata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(7),
      Q => in_data_A_12_TDATA_int(7),
      R => ap_rst_n_inv
    );
\odata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(8),
      Q => in_data_A_12_TDATA_int(8),
      R => ap_rst_n_inv
    );
\odata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(9),
      Q => in_data_A_12_TDATA_int(9),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_obuf_706 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln214_23_reg_2854_reg[31]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \add_ln214_23_reg_2854_reg[31]_0\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    \ireg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    \odata_reg[32]_0\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_obuf_706 : entity is "obuf";
end vector_add_1_mult_constant_0_0_obuf_706;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_obuf_706 is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \add_ln214_23_reg_2854[11]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_23_reg_2854[11]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_23_reg_2854[11]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_23_reg_2854[11]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln214_23_reg_2854[11]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_23_reg_2854[11]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_23_reg_2854[11]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_23_reg_2854[11]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln214_23_reg_2854[15]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_23_reg_2854[15]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_23_reg_2854[15]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_23_reg_2854[15]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln214_23_reg_2854[15]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_23_reg_2854[15]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_23_reg_2854[15]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_23_reg_2854[15]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln214_23_reg_2854[19]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_23_reg_2854[19]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_23_reg_2854[19]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_23_reg_2854[19]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln214_23_reg_2854[19]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_23_reg_2854[19]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_23_reg_2854[19]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_23_reg_2854[19]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln214_23_reg_2854[23]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_23_reg_2854[23]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_23_reg_2854[23]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_23_reg_2854[23]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln214_23_reg_2854[23]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_23_reg_2854[23]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_23_reg_2854[23]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_23_reg_2854[23]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln214_23_reg_2854[27]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_23_reg_2854[27]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_23_reg_2854[27]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_23_reg_2854[27]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln214_23_reg_2854[27]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_23_reg_2854[27]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_23_reg_2854[27]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_23_reg_2854[27]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln214_23_reg_2854[31]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_23_reg_2854[31]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_23_reg_2854[31]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_23_reg_2854[31]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_23_reg_2854[31]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_23_reg_2854[31]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_23_reg_2854[3]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_23_reg_2854[3]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_23_reg_2854[3]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_23_reg_2854[3]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln214_23_reg_2854[3]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_23_reg_2854[3]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_23_reg_2854[3]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_23_reg_2854[7]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_23_reg_2854[7]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_23_reg_2854[7]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_23_reg_2854[7]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln214_23_reg_2854[7]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_23_reg_2854[7]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_23_reg_2854[7]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_23_reg_2854[7]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln214_23_reg_2854_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln214_23_reg_2854_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_23_reg_2854_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_23_reg_2854_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln214_23_reg_2854_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln214_23_reg_2854_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_23_reg_2854_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_23_reg_2854_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln214_23_reg_2854_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln214_23_reg_2854_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_23_reg_2854_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_23_reg_2854_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln214_23_reg_2854_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln214_23_reg_2854_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_23_reg_2854_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_23_reg_2854_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln214_23_reg_2854_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln214_23_reg_2854_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_23_reg_2854_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_23_reg_2854_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln214_23_reg_2854_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_23_reg_2854_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_23_reg_2854_reg[31]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln214_23_reg_2854_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln214_23_reg_2854_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_23_reg_2854_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_23_reg_2854_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln214_23_reg_2854_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln214_23_reg_2854_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_23_reg_2854_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_23_reg_2854_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal in_data_A_11_TDATA_int : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC;
  signal \NLW_add_ln214_23_reg_2854_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute HLUTNM : string;
  attribute HLUTNM of \add_ln214_23_reg_2854[11]_i_2\ : label is "lutpair316";
  attribute HLUTNM of \add_ln214_23_reg_2854[11]_i_3\ : label is "lutpair315";
  attribute HLUTNM of \add_ln214_23_reg_2854[11]_i_4\ : label is "lutpair314";
  attribute HLUTNM of \add_ln214_23_reg_2854[11]_i_5\ : label is "lutpair313";
  attribute HLUTNM of \add_ln214_23_reg_2854[11]_i_6\ : label is "lutpair317";
  attribute HLUTNM of \add_ln214_23_reg_2854[11]_i_7\ : label is "lutpair316";
  attribute HLUTNM of \add_ln214_23_reg_2854[11]_i_8\ : label is "lutpair315";
  attribute HLUTNM of \add_ln214_23_reg_2854[11]_i_9\ : label is "lutpair314";
  attribute HLUTNM of \add_ln214_23_reg_2854[15]_i_2\ : label is "lutpair320";
  attribute HLUTNM of \add_ln214_23_reg_2854[15]_i_3\ : label is "lutpair319";
  attribute HLUTNM of \add_ln214_23_reg_2854[15]_i_4\ : label is "lutpair318";
  attribute HLUTNM of \add_ln214_23_reg_2854[15]_i_5\ : label is "lutpair317";
  attribute HLUTNM of \add_ln214_23_reg_2854[15]_i_6\ : label is "lutpair321";
  attribute HLUTNM of \add_ln214_23_reg_2854[15]_i_7\ : label is "lutpair320";
  attribute HLUTNM of \add_ln214_23_reg_2854[15]_i_8\ : label is "lutpair319";
  attribute HLUTNM of \add_ln214_23_reg_2854[15]_i_9\ : label is "lutpair318";
  attribute HLUTNM of \add_ln214_23_reg_2854[19]_i_2\ : label is "lutpair324";
  attribute HLUTNM of \add_ln214_23_reg_2854[19]_i_3\ : label is "lutpair323";
  attribute HLUTNM of \add_ln214_23_reg_2854[19]_i_4\ : label is "lutpair322";
  attribute HLUTNM of \add_ln214_23_reg_2854[19]_i_5\ : label is "lutpair321";
  attribute HLUTNM of \add_ln214_23_reg_2854[19]_i_6\ : label is "lutpair325";
  attribute HLUTNM of \add_ln214_23_reg_2854[19]_i_7\ : label is "lutpair324";
  attribute HLUTNM of \add_ln214_23_reg_2854[19]_i_8\ : label is "lutpair323";
  attribute HLUTNM of \add_ln214_23_reg_2854[19]_i_9\ : label is "lutpair322";
  attribute HLUTNM of \add_ln214_23_reg_2854[23]_i_2\ : label is "lutpair328";
  attribute HLUTNM of \add_ln214_23_reg_2854[23]_i_3\ : label is "lutpair327";
  attribute HLUTNM of \add_ln214_23_reg_2854[23]_i_4\ : label is "lutpair326";
  attribute HLUTNM of \add_ln214_23_reg_2854[23]_i_5\ : label is "lutpair325";
  attribute HLUTNM of \add_ln214_23_reg_2854[23]_i_6\ : label is "lutpair329";
  attribute HLUTNM of \add_ln214_23_reg_2854[23]_i_7\ : label is "lutpair328";
  attribute HLUTNM of \add_ln214_23_reg_2854[23]_i_8\ : label is "lutpair327";
  attribute HLUTNM of \add_ln214_23_reg_2854[23]_i_9\ : label is "lutpair326";
  attribute HLUTNM of \add_ln214_23_reg_2854[27]_i_2\ : label is "lutpair332";
  attribute HLUTNM of \add_ln214_23_reg_2854[27]_i_3\ : label is "lutpair331";
  attribute HLUTNM of \add_ln214_23_reg_2854[27]_i_4\ : label is "lutpair330";
  attribute HLUTNM of \add_ln214_23_reg_2854[27]_i_5\ : label is "lutpair329";
  attribute HLUTNM of \add_ln214_23_reg_2854[27]_i_6\ : label is "lutpair333";
  attribute HLUTNM of \add_ln214_23_reg_2854[27]_i_7\ : label is "lutpair332";
  attribute HLUTNM of \add_ln214_23_reg_2854[27]_i_8\ : label is "lutpair331";
  attribute HLUTNM of \add_ln214_23_reg_2854[27]_i_9\ : label is "lutpair330";
  attribute HLUTNM of \add_ln214_23_reg_2854[31]_i_2\ : label is "lutpair335";
  attribute HLUTNM of \add_ln214_23_reg_2854[31]_i_3\ : label is "lutpair334";
  attribute HLUTNM of \add_ln214_23_reg_2854[31]_i_4\ : label is "lutpair333";
  attribute HLUTNM of \add_ln214_23_reg_2854[31]_i_7\ : label is "lutpair335";
  attribute HLUTNM of \add_ln214_23_reg_2854[31]_i_8\ : label is "lutpair334";
  attribute HLUTNM of \add_ln214_23_reg_2854[3]_i_2\ : label is "lutpair308";
  attribute HLUTNM of \add_ln214_23_reg_2854[3]_i_5\ : label is "lutpair309";
  attribute HLUTNM of \add_ln214_23_reg_2854[3]_i_6\ : label is "lutpair308";
  attribute HLUTNM of \add_ln214_23_reg_2854[7]_i_2\ : label is "lutpair312";
  attribute HLUTNM of \add_ln214_23_reg_2854[7]_i_3\ : label is "lutpair311";
  attribute HLUTNM of \add_ln214_23_reg_2854[7]_i_4\ : label is "lutpair310";
  attribute HLUTNM of \add_ln214_23_reg_2854[7]_i_5\ : label is "lutpair309";
  attribute HLUTNM of \add_ln214_23_reg_2854[7]_i_6\ : label is "lutpair313";
  attribute HLUTNM of \add_ln214_23_reg_2854[7]_i_7\ : label is "lutpair312";
  attribute HLUTNM of \add_ln214_23_reg_2854[7]_i_8\ : label is "lutpair311";
  attribute HLUTNM of \add_ln214_23_reg_2854[7]_i_9\ : label is "lutpair310";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[32]_i_1__10\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \ireg[32]_i_2__10\ : label is "soft_lutpair73";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
\add_ln214_23_reg_2854[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_23_reg_2854_reg[31]\(10),
      I1 => in_data_A_11_TDATA_int(10),
      I2 => \add_ln214_23_reg_2854_reg[31]_0\(10),
      O => \add_ln214_23_reg_2854[11]_i_2_n_1\
    );
\add_ln214_23_reg_2854[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_23_reg_2854_reg[31]\(9),
      I1 => in_data_A_11_TDATA_int(9),
      I2 => \add_ln214_23_reg_2854_reg[31]_0\(9),
      O => \add_ln214_23_reg_2854[11]_i_3_n_1\
    );
\add_ln214_23_reg_2854[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_23_reg_2854_reg[31]\(8),
      I1 => in_data_A_11_TDATA_int(8),
      I2 => \add_ln214_23_reg_2854_reg[31]_0\(8),
      O => \add_ln214_23_reg_2854[11]_i_4_n_1\
    );
\add_ln214_23_reg_2854[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_23_reg_2854_reg[31]\(7),
      I1 => in_data_A_11_TDATA_int(7),
      I2 => \add_ln214_23_reg_2854_reg[31]_0\(7),
      O => \add_ln214_23_reg_2854[11]_i_5_n_1\
    );
\add_ln214_23_reg_2854[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_23_reg_2854_reg[31]\(11),
      I1 => in_data_A_11_TDATA_int(11),
      I2 => \add_ln214_23_reg_2854_reg[31]_0\(11),
      I3 => \add_ln214_23_reg_2854[11]_i_2_n_1\,
      O => \add_ln214_23_reg_2854[11]_i_6_n_1\
    );
\add_ln214_23_reg_2854[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_23_reg_2854_reg[31]\(10),
      I1 => in_data_A_11_TDATA_int(10),
      I2 => \add_ln214_23_reg_2854_reg[31]_0\(10),
      I3 => \add_ln214_23_reg_2854[11]_i_3_n_1\,
      O => \add_ln214_23_reg_2854[11]_i_7_n_1\
    );
\add_ln214_23_reg_2854[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_23_reg_2854_reg[31]\(9),
      I1 => in_data_A_11_TDATA_int(9),
      I2 => \add_ln214_23_reg_2854_reg[31]_0\(9),
      I3 => \add_ln214_23_reg_2854[11]_i_4_n_1\,
      O => \add_ln214_23_reg_2854[11]_i_8_n_1\
    );
\add_ln214_23_reg_2854[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_23_reg_2854_reg[31]\(8),
      I1 => in_data_A_11_TDATA_int(8),
      I2 => \add_ln214_23_reg_2854_reg[31]_0\(8),
      I3 => \add_ln214_23_reg_2854[11]_i_5_n_1\,
      O => \add_ln214_23_reg_2854[11]_i_9_n_1\
    );
\add_ln214_23_reg_2854[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_23_reg_2854_reg[31]\(14),
      I1 => in_data_A_11_TDATA_int(14),
      I2 => \add_ln214_23_reg_2854_reg[31]_0\(14),
      O => \add_ln214_23_reg_2854[15]_i_2_n_1\
    );
\add_ln214_23_reg_2854[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_23_reg_2854_reg[31]\(13),
      I1 => in_data_A_11_TDATA_int(13),
      I2 => \add_ln214_23_reg_2854_reg[31]_0\(13),
      O => \add_ln214_23_reg_2854[15]_i_3_n_1\
    );
\add_ln214_23_reg_2854[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_23_reg_2854_reg[31]\(12),
      I1 => in_data_A_11_TDATA_int(12),
      I2 => \add_ln214_23_reg_2854_reg[31]_0\(12),
      O => \add_ln214_23_reg_2854[15]_i_4_n_1\
    );
\add_ln214_23_reg_2854[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_23_reg_2854_reg[31]\(11),
      I1 => in_data_A_11_TDATA_int(11),
      I2 => \add_ln214_23_reg_2854_reg[31]_0\(11),
      O => \add_ln214_23_reg_2854[15]_i_5_n_1\
    );
\add_ln214_23_reg_2854[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_23_reg_2854_reg[31]\(15),
      I1 => in_data_A_11_TDATA_int(15),
      I2 => \add_ln214_23_reg_2854_reg[31]_0\(15),
      I3 => \add_ln214_23_reg_2854[15]_i_2_n_1\,
      O => \add_ln214_23_reg_2854[15]_i_6_n_1\
    );
\add_ln214_23_reg_2854[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_23_reg_2854_reg[31]\(14),
      I1 => in_data_A_11_TDATA_int(14),
      I2 => \add_ln214_23_reg_2854_reg[31]_0\(14),
      I3 => \add_ln214_23_reg_2854[15]_i_3_n_1\,
      O => \add_ln214_23_reg_2854[15]_i_7_n_1\
    );
\add_ln214_23_reg_2854[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_23_reg_2854_reg[31]\(13),
      I1 => in_data_A_11_TDATA_int(13),
      I2 => \add_ln214_23_reg_2854_reg[31]_0\(13),
      I3 => \add_ln214_23_reg_2854[15]_i_4_n_1\,
      O => \add_ln214_23_reg_2854[15]_i_8_n_1\
    );
\add_ln214_23_reg_2854[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_23_reg_2854_reg[31]\(12),
      I1 => in_data_A_11_TDATA_int(12),
      I2 => \add_ln214_23_reg_2854_reg[31]_0\(12),
      I3 => \add_ln214_23_reg_2854[15]_i_5_n_1\,
      O => \add_ln214_23_reg_2854[15]_i_9_n_1\
    );
\add_ln214_23_reg_2854[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_23_reg_2854_reg[31]\(18),
      I1 => in_data_A_11_TDATA_int(18),
      I2 => \add_ln214_23_reg_2854_reg[31]_0\(18),
      O => \add_ln214_23_reg_2854[19]_i_2_n_1\
    );
\add_ln214_23_reg_2854[19]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_23_reg_2854_reg[31]\(17),
      I1 => in_data_A_11_TDATA_int(17),
      I2 => \add_ln214_23_reg_2854_reg[31]_0\(17),
      O => \add_ln214_23_reg_2854[19]_i_3_n_1\
    );
\add_ln214_23_reg_2854[19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_23_reg_2854_reg[31]\(16),
      I1 => in_data_A_11_TDATA_int(16),
      I2 => \add_ln214_23_reg_2854_reg[31]_0\(16),
      O => \add_ln214_23_reg_2854[19]_i_4_n_1\
    );
\add_ln214_23_reg_2854[19]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_23_reg_2854_reg[31]\(15),
      I1 => in_data_A_11_TDATA_int(15),
      I2 => \add_ln214_23_reg_2854_reg[31]_0\(15),
      O => \add_ln214_23_reg_2854[19]_i_5_n_1\
    );
\add_ln214_23_reg_2854[19]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_23_reg_2854_reg[31]\(19),
      I1 => in_data_A_11_TDATA_int(19),
      I2 => \add_ln214_23_reg_2854_reg[31]_0\(19),
      I3 => \add_ln214_23_reg_2854[19]_i_2_n_1\,
      O => \add_ln214_23_reg_2854[19]_i_6_n_1\
    );
\add_ln214_23_reg_2854[19]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_23_reg_2854_reg[31]\(18),
      I1 => in_data_A_11_TDATA_int(18),
      I2 => \add_ln214_23_reg_2854_reg[31]_0\(18),
      I3 => \add_ln214_23_reg_2854[19]_i_3_n_1\,
      O => \add_ln214_23_reg_2854[19]_i_7_n_1\
    );
\add_ln214_23_reg_2854[19]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_23_reg_2854_reg[31]\(17),
      I1 => in_data_A_11_TDATA_int(17),
      I2 => \add_ln214_23_reg_2854_reg[31]_0\(17),
      I3 => \add_ln214_23_reg_2854[19]_i_4_n_1\,
      O => \add_ln214_23_reg_2854[19]_i_8_n_1\
    );
\add_ln214_23_reg_2854[19]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_23_reg_2854_reg[31]\(16),
      I1 => in_data_A_11_TDATA_int(16),
      I2 => \add_ln214_23_reg_2854_reg[31]_0\(16),
      I3 => \add_ln214_23_reg_2854[19]_i_5_n_1\,
      O => \add_ln214_23_reg_2854[19]_i_9_n_1\
    );
\add_ln214_23_reg_2854[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_23_reg_2854_reg[31]\(22),
      I1 => in_data_A_11_TDATA_int(22),
      I2 => \add_ln214_23_reg_2854_reg[31]_0\(22),
      O => \add_ln214_23_reg_2854[23]_i_2_n_1\
    );
\add_ln214_23_reg_2854[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_23_reg_2854_reg[31]\(21),
      I1 => in_data_A_11_TDATA_int(21),
      I2 => \add_ln214_23_reg_2854_reg[31]_0\(21),
      O => \add_ln214_23_reg_2854[23]_i_3_n_1\
    );
\add_ln214_23_reg_2854[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_23_reg_2854_reg[31]\(20),
      I1 => in_data_A_11_TDATA_int(20),
      I2 => \add_ln214_23_reg_2854_reg[31]_0\(20),
      O => \add_ln214_23_reg_2854[23]_i_4_n_1\
    );
\add_ln214_23_reg_2854[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_23_reg_2854_reg[31]\(19),
      I1 => in_data_A_11_TDATA_int(19),
      I2 => \add_ln214_23_reg_2854_reg[31]_0\(19),
      O => \add_ln214_23_reg_2854[23]_i_5_n_1\
    );
\add_ln214_23_reg_2854[23]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_23_reg_2854_reg[31]\(23),
      I1 => in_data_A_11_TDATA_int(23),
      I2 => \add_ln214_23_reg_2854_reg[31]_0\(23),
      I3 => \add_ln214_23_reg_2854[23]_i_2_n_1\,
      O => \add_ln214_23_reg_2854[23]_i_6_n_1\
    );
\add_ln214_23_reg_2854[23]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_23_reg_2854_reg[31]\(22),
      I1 => in_data_A_11_TDATA_int(22),
      I2 => \add_ln214_23_reg_2854_reg[31]_0\(22),
      I3 => \add_ln214_23_reg_2854[23]_i_3_n_1\,
      O => \add_ln214_23_reg_2854[23]_i_7_n_1\
    );
\add_ln214_23_reg_2854[23]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_23_reg_2854_reg[31]\(21),
      I1 => in_data_A_11_TDATA_int(21),
      I2 => \add_ln214_23_reg_2854_reg[31]_0\(21),
      I3 => \add_ln214_23_reg_2854[23]_i_4_n_1\,
      O => \add_ln214_23_reg_2854[23]_i_8_n_1\
    );
\add_ln214_23_reg_2854[23]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_23_reg_2854_reg[31]\(20),
      I1 => in_data_A_11_TDATA_int(20),
      I2 => \add_ln214_23_reg_2854_reg[31]_0\(20),
      I3 => \add_ln214_23_reg_2854[23]_i_5_n_1\,
      O => \add_ln214_23_reg_2854[23]_i_9_n_1\
    );
\add_ln214_23_reg_2854[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_23_reg_2854_reg[31]\(26),
      I1 => in_data_A_11_TDATA_int(26),
      I2 => \add_ln214_23_reg_2854_reg[31]_0\(26),
      O => \add_ln214_23_reg_2854[27]_i_2_n_1\
    );
\add_ln214_23_reg_2854[27]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_23_reg_2854_reg[31]\(25),
      I1 => in_data_A_11_TDATA_int(25),
      I2 => \add_ln214_23_reg_2854_reg[31]_0\(25),
      O => \add_ln214_23_reg_2854[27]_i_3_n_1\
    );
\add_ln214_23_reg_2854[27]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_23_reg_2854_reg[31]\(24),
      I1 => in_data_A_11_TDATA_int(24),
      I2 => \add_ln214_23_reg_2854_reg[31]_0\(24),
      O => \add_ln214_23_reg_2854[27]_i_4_n_1\
    );
\add_ln214_23_reg_2854[27]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_23_reg_2854_reg[31]\(23),
      I1 => in_data_A_11_TDATA_int(23),
      I2 => \add_ln214_23_reg_2854_reg[31]_0\(23),
      O => \add_ln214_23_reg_2854[27]_i_5_n_1\
    );
\add_ln214_23_reg_2854[27]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_23_reg_2854_reg[31]\(27),
      I1 => in_data_A_11_TDATA_int(27),
      I2 => \add_ln214_23_reg_2854_reg[31]_0\(27),
      I3 => \add_ln214_23_reg_2854[27]_i_2_n_1\,
      O => \add_ln214_23_reg_2854[27]_i_6_n_1\
    );
\add_ln214_23_reg_2854[27]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_23_reg_2854_reg[31]\(26),
      I1 => in_data_A_11_TDATA_int(26),
      I2 => \add_ln214_23_reg_2854_reg[31]_0\(26),
      I3 => \add_ln214_23_reg_2854[27]_i_3_n_1\,
      O => \add_ln214_23_reg_2854[27]_i_7_n_1\
    );
\add_ln214_23_reg_2854[27]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_23_reg_2854_reg[31]\(25),
      I1 => in_data_A_11_TDATA_int(25),
      I2 => \add_ln214_23_reg_2854_reg[31]_0\(25),
      I3 => \add_ln214_23_reg_2854[27]_i_4_n_1\,
      O => \add_ln214_23_reg_2854[27]_i_8_n_1\
    );
\add_ln214_23_reg_2854[27]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_23_reg_2854_reg[31]\(24),
      I1 => in_data_A_11_TDATA_int(24),
      I2 => \add_ln214_23_reg_2854_reg[31]_0\(24),
      I3 => \add_ln214_23_reg_2854[27]_i_5_n_1\,
      O => \add_ln214_23_reg_2854[27]_i_9_n_1\
    );
\add_ln214_23_reg_2854[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_23_reg_2854_reg[31]\(29),
      I1 => in_data_A_11_TDATA_int(29),
      I2 => \add_ln214_23_reg_2854_reg[31]_0\(29),
      O => \add_ln214_23_reg_2854[31]_i_2_n_1\
    );
\add_ln214_23_reg_2854[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_23_reg_2854_reg[31]\(28),
      I1 => in_data_A_11_TDATA_int(28),
      I2 => \add_ln214_23_reg_2854_reg[31]_0\(28),
      O => \add_ln214_23_reg_2854[31]_i_3_n_1\
    );
\add_ln214_23_reg_2854[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_23_reg_2854_reg[31]\(27),
      I1 => in_data_A_11_TDATA_int(27),
      I2 => \add_ln214_23_reg_2854_reg[31]_0\(27),
      O => \add_ln214_23_reg_2854[31]_i_4_n_1\
    );
\add_ln214_23_reg_2854[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_23_reg_2854[31]_i_2_n_1\,
      I1 => \^q\(0),
      I2 => \add_ln214_23_reg_2854_reg[31]\(30),
      I3 => \add_ln214_23_reg_2854_reg[31]_0\(30),
      O => \add_ln214_23_reg_2854[31]_i_6_n_1\
    );
\add_ln214_23_reg_2854[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_23_reg_2854_reg[31]\(29),
      I1 => in_data_A_11_TDATA_int(29),
      I2 => \add_ln214_23_reg_2854_reg[31]_0\(29),
      I3 => \add_ln214_23_reg_2854[31]_i_3_n_1\,
      O => \add_ln214_23_reg_2854[31]_i_7_n_1\
    );
\add_ln214_23_reg_2854[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_23_reg_2854_reg[31]\(28),
      I1 => in_data_A_11_TDATA_int(28),
      I2 => \add_ln214_23_reg_2854_reg[31]_0\(28),
      I3 => \add_ln214_23_reg_2854[31]_i_4_n_1\,
      O => \add_ln214_23_reg_2854[31]_i_8_n_1\
    );
\add_ln214_23_reg_2854[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_23_reg_2854_reg[31]\(2),
      I1 => in_data_A_11_TDATA_int(2),
      I2 => \add_ln214_23_reg_2854_reg[31]_0\(2),
      O => \add_ln214_23_reg_2854[3]_i_2_n_1\
    );
\add_ln214_23_reg_2854[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_23_reg_2854_reg[31]\(1),
      I1 => in_data_A_11_TDATA_int(1),
      I2 => \add_ln214_23_reg_2854_reg[31]_0\(1),
      O => \add_ln214_23_reg_2854[3]_i_3_n_1\
    );
\add_ln214_23_reg_2854[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_23_reg_2854_reg[31]\(0),
      I1 => in_data_A_11_TDATA_int(0),
      I2 => \add_ln214_23_reg_2854_reg[31]_0\(0),
      O => \add_ln214_23_reg_2854[3]_i_4_n_1\
    );
\add_ln214_23_reg_2854[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_23_reg_2854_reg[31]\(3),
      I1 => in_data_A_11_TDATA_int(3),
      I2 => \add_ln214_23_reg_2854_reg[31]_0\(3),
      I3 => \add_ln214_23_reg_2854[3]_i_2_n_1\,
      O => \add_ln214_23_reg_2854[3]_i_5_n_1\
    );
\add_ln214_23_reg_2854[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_23_reg_2854_reg[31]\(2),
      I1 => in_data_A_11_TDATA_int(2),
      I2 => \add_ln214_23_reg_2854_reg[31]_0\(2),
      I3 => \add_ln214_23_reg_2854[3]_i_3_n_1\,
      O => \add_ln214_23_reg_2854[3]_i_6_n_1\
    );
\add_ln214_23_reg_2854[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_23_reg_2854_reg[31]\(1),
      I1 => in_data_A_11_TDATA_int(1),
      I2 => \add_ln214_23_reg_2854_reg[31]_0\(1),
      I3 => \add_ln214_23_reg_2854[3]_i_4_n_1\,
      O => \add_ln214_23_reg_2854[3]_i_7_n_1\
    );
\add_ln214_23_reg_2854[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \add_ln214_23_reg_2854_reg[31]\(0),
      I1 => in_data_A_11_TDATA_int(0),
      I2 => \add_ln214_23_reg_2854_reg[31]_0\(0),
      O => \add_ln214_23_reg_2854[3]_i_8_n_1\
    );
\add_ln214_23_reg_2854[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_23_reg_2854_reg[31]\(6),
      I1 => in_data_A_11_TDATA_int(6),
      I2 => \add_ln214_23_reg_2854_reg[31]_0\(6),
      O => \add_ln214_23_reg_2854[7]_i_2_n_1\
    );
\add_ln214_23_reg_2854[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_23_reg_2854_reg[31]\(5),
      I1 => in_data_A_11_TDATA_int(5),
      I2 => \add_ln214_23_reg_2854_reg[31]_0\(5),
      O => \add_ln214_23_reg_2854[7]_i_3_n_1\
    );
\add_ln214_23_reg_2854[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_23_reg_2854_reg[31]\(4),
      I1 => in_data_A_11_TDATA_int(4),
      I2 => \add_ln214_23_reg_2854_reg[31]_0\(4),
      O => \add_ln214_23_reg_2854[7]_i_4_n_1\
    );
\add_ln214_23_reg_2854[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_23_reg_2854_reg[31]\(3),
      I1 => in_data_A_11_TDATA_int(3),
      I2 => \add_ln214_23_reg_2854_reg[31]_0\(3),
      O => \add_ln214_23_reg_2854[7]_i_5_n_1\
    );
\add_ln214_23_reg_2854[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_23_reg_2854_reg[31]\(7),
      I1 => in_data_A_11_TDATA_int(7),
      I2 => \add_ln214_23_reg_2854_reg[31]_0\(7),
      I3 => \add_ln214_23_reg_2854[7]_i_2_n_1\,
      O => \add_ln214_23_reg_2854[7]_i_6_n_1\
    );
\add_ln214_23_reg_2854[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_23_reg_2854_reg[31]\(6),
      I1 => in_data_A_11_TDATA_int(6),
      I2 => \add_ln214_23_reg_2854_reg[31]_0\(6),
      I3 => \add_ln214_23_reg_2854[7]_i_3_n_1\,
      O => \add_ln214_23_reg_2854[7]_i_7_n_1\
    );
\add_ln214_23_reg_2854[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_23_reg_2854_reg[31]\(5),
      I1 => in_data_A_11_TDATA_int(5),
      I2 => \add_ln214_23_reg_2854_reg[31]_0\(5),
      I3 => \add_ln214_23_reg_2854[7]_i_4_n_1\,
      O => \add_ln214_23_reg_2854[7]_i_8_n_1\
    );
\add_ln214_23_reg_2854[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_23_reg_2854_reg[31]\(4),
      I1 => in_data_A_11_TDATA_int(4),
      I2 => \add_ln214_23_reg_2854_reg[31]_0\(4),
      I3 => \add_ln214_23_reg_2854[7]_i_5_n_1\,
      O => \add_ln214_23_reg_2854[7]_i_9_n_1\
    );
\add_ln214_23_reg_2854_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln214_23_reg_2854_reg[7]_i_1_n_1\,
      CO(3) => \add_ln214_23_reg_2854_reg[11]_i_1_n_1\,
      CO(2) => \add_ln214_23_reg_2854_reg[11]_i_1_n_2\,
      CO(1) => \add_ln214_23_reg_2854_reg[11]_i_1_n_3\,
      CO(0) => \add_ln214_23_reg_2854_reg[11]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln214_23_reg_2854[11]_i_2_n_1\,
      DI(2) => \add_ln214_23_reg_2854[11]_i_3_n_1\,
      DI(1) => \add_ln214_23_reg_2854[11]_i_4_n_1\,
      DI(0) => \add_ln214_23_reg_2854[11]_i_5_n_1\,
      O(3 downto 0) => D(11 downto 8),
      S(3) => \add_ln214_23_reg_2854[11]_i_6_n_1\,
      S(2) => \add_ln214_23_reg_2854[11]_i_7_n_1\,
      S(1) => \add_ln214_23_reg_2854[11]_i_8_n_1\,
      S(0) => \add_ln214_23_reg_2854[11]_i_9_n_1\
    );
\add_ln214_23_reg_2854_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln214_23_reg_2854_reg[11]_i_1_n_1\,
      CO(3) => \add_ln214_23_reg_2854_reg[15]_i_1_n_1\,
      CO(2) => \add_ln214_23_reg_2854_reg[15]_i_1_n_2\,
      CO(1) => \add_ln214_23_reg_2854_reg[15]_i_1_n_3\,
      CO(0) => \add_ln214_23_reg_2854_reg[15]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln214_23_reg_2854[15]_i_2_n_1\,
      DI(2) => \add_ln214_23_reg_2854[15]_i_3_n_1\,
      DI(1) => \add_ln214_23_reg_2854[15]_i_4_n_1\,
      DI(0) => \add_ln214_23_reg_2854[15]_i_5_n_1\,
      O(3 downto 0) => D(15 downto 12),
      S(3) => \add_ln214_23_reg_2854[15]_i_6_n_1\,
      S(2) => \add_ln214_23_reg_2854[15]_i_7_n_1\,
      S(1) => \add_ln214_23_reg_2854[15]_i_8_n_1\,
      S(0) => \add_ln214_23_reg_2854[15]_i_9_n_1\
    );
\add_ln214_23_reg_2854_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln214_23_reg_2854_reg[15]_i_1_n_1\,
      CO(3) => \add_ln214_23_reg_2854_reg[19]_i_1_n_1\,
      CO(2) => \add_ln214_23_reg_2854_reg[19]_i_1_n_2\,
      CO(1) => \add_ln214_23_reg_2854_reg[19]_i_1_n_3\,
      CO(0) => \add_ln214_23_reg_2854_reg[19]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln214_23_reg_2854[19]_i_2_n_1\,
      DI(2) => \add_ln214_23_reg_2854[19]_i_3_n_1\,
      DI(1) => \add_ln214_23_reg_2854[19]_i_4_n_1\,
      DI(0) => \add_ln214_23_reg_2854[19]_i_5_n_1\,
      O(3 downto 0) => D(19 downto 16),
      S(3) => \add_ln214_23_reg_2854[19]_i_6_n_1\,
      S(2) => \add_ln214_23_reg_2854[19]_i_7_n_1\,
      S(1) => \add_ln214_23_reg_2854[19]_i_8_n_1\,
      S(0) => \add_ln214_23_reg_2854[19]_i_9_n_1\
    );
\add_ln214_23_reg_2854_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln214_23_reg_2854_reg[19]_i_1_n_1\,
      CO(3) => \add_ln214_23_reg_2854_reg[23]_i_1_n_1\,
      CO(2) => \add_ln214_23_reg_2854_reg[23]_i_1_n_2\,
      CO(1) => \add_ln214_23_reg_2854_reg[23]_i_1_n_3\,
      CO(0) => \add_ln214_23_reg_2854_reg[23]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln214_23_reg_2854[23]_i_2_n_1\,
      DI(2) => \add_ln214_23_reg_2854[23]_i_3_n_1\,
      DI(1) => \add_ln214_23_reg_2854[23]_i_4_n_1\,
      DI(0) => \add_ln214_23_reg_2854[23]_i_5_n_1\,
      O(3 downto 0) => D(23 downto 20),
      S(3) => \add_ln214_23_reg_2854[23]_i_6_n_1\,
      S(2) => \add_ln214_23_reg_2854[23]_i_7_n_1\,
      S(1) => \add_ln214_23_reg_2854[23]_i_8_n_1\,
      S(0) => \add_ln214_23_reg_2854[23]_i_9_n_1\
    );
\add_ln214_23_reg_2854_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln214_23_reg_2854_reg[23]_i_1_n_1\,
      CO(3) => \add_ln214_23_reg_2854_reg[27]_i_1_n_1\,
      CO(2) => \add_ln214_23_reg_2854_reg[27]_i_1_n_2\,
      CO(1) => \add_ln214_23_reg_2854_reg[27]_i_1_n_3\,
      CO(0) => \add_ln214_23_reg_2854_reg[27]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln214_23_reg_2854[27]_i_2_n_1\,
      DI(2) => \add_ln214_23_reg_2854[27]_i_3_n_1\,
      DI(1) => \add_ln214_23_reg_2854[27]_i_4_n_1\,
      DI(0) => \add_ln214_23_reg_2854[27]_i_5_n_1\,
      O(3 downto 0) => D(27 downto 24),
      S(3) => \add_ln214_23_reg_2854[27]_i_6_n_1\,
      S(2) => \add_ln214_23_reg_2854[27]_i_7_n_1\,
      S(1) => \add_ln214_23_reg_2854[27]_i_8_n_1\,
      S(0) => \add_ln214_23_reg_2854[27]_i_9_n_1\
    );
\add_ln214_23_reg_2854_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln214_23_reg_2854_reg[27]_i_1_n_1\,
      CO(3) => \NLW_add_ln214_23_reg_2854_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \add_ln214_23_reg_2854_reg[31]_i_1_n_2\,
      CO(1) => \add_ln214_23_reg_2854_reg[31]_i_1_n_3\,
      CO(0) => \add_ln214_23_reg_2854_reg[31]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \add_ln214_23_reg_2854[31]_i_2_n_1\,
      DI(1) => \add_ln214_23_reg_2854[31]_i_3_n_1\,
      DI(0) => \add_ln214_23_reg_2854[31]_i_4_n_1\,
      O(3 downto 0) => D(31 downto 28),
      S(3) => S(0),
      S(2) => \add_ln214_23_reg_2854[31]_i_6_n_1\,
      S(1) => \add_ln214_23_reg_2854[31]_i_7_n_1\,
      S(0) => \add_ln214_23_reg_2854[31]_i_8_n_1\
    );
\add_ln214_23_reg_2854_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln214_23_reg_2854_reg[3]_i_1_n_1\,
      CO(2) => \add_ln214_23_reg_2854_reg[3]_i_1_n_2\,
      CO(1) => \add_ln214_23_reg_2854_reg[3]_i_1_n_3\,
      CO(0) => \add_ln214_23_reg_2854_reg[3]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln214_23_reg_2854[3]_i_2_n_1\,
      DI(2) => \add_ln214_23_reg_2854[3]_i_3_n_1\,
      DI(1) => \add_ln214_23_reg_2854[3]_i_4_n_1\,
      DI(0) => '0',
      O(3 downto 0) => D(3 downto 0),
      S(3) => \add_ln214_23_reg_2854[3]_i_5_n_1\,
      S(2) => \add_ln214_23_reg_2854[3]_i_6_n_1\,
      S(1) => \add_ln214_23_reg_2854[3]_i_7_n_1\,
      S(0) => \add_ln214_23_reg_2854[3]_i_8_n_1\
    );
\add_ln214_23_reg_2854_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln214_23_reg_2854_reg[3]_i_1_n_1\,
      CO(3) => \add_ln214_23_reg_2854_reg[7]_i_1_n_1\,
      CO(2) => \add_ln214_23_reg_2854_reg[7]_i_1_n_2\,
      CO(1) => \add_ln214_23_reg_2854_reg[7]_i_1_n_3\,
      CO(0) => \add_ln214_23_reg_2854_reg[7]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln214_23_reg_2854[7]_i_2_n_1\,
      DI(2) => \add_ln214_23_reg_2854[7]_i_3_n_1\,
      DI(1) => \add_ln214_23_reg_2854[7]_i_4_n_1\,
      DI(0) => \add_ln214_23_reg_2854[7]_i_5_n_1\,
      O(3 downto 0) => D(7 downto 4),
      S(3) => \add_ln214_23_reg_2854[7]_i_6_n_1\,
      S(2) => \add_ln214_23_reg_2854[7]_i_7_n_1\,
      S(1) => \add_ln214_23_reg_2854[7]_i_8_n_1\,
      S(0) => \add_ln214_23_reg_2854[7]_i_9_n_1\
    );
\ireg[32]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => in_data_A_0_TREADY_int,
      I1 => \^q\(2),
      I2 => \ireg_reg[0]\(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[32]_i_2__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^q\(2),
      I1 => in_data_A_0_TREADY_int,
      I2 => \ireg_reg[0]\(0),
      O => E(0)
    );
\odata[32]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \^q\(2),
      I1 => in_data_A_0_TREADY_int,
      O => \p_0_in__0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(0),
      Q => in_data_A_11_TDATA_int(0),
      R => ap_rst_n_inv
    );
\odata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(10),
      Q => in_data_A_11_TDATA_int(10),
      R => ap_rst_n_inv
    );
\odata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(11),
      Q => in_data_A_11_TDATA_int(11),
      R => ap_rst_n_inv
    );
\odata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(12),
      Q => in_data_A_11_TDATA_int(12),
      R => ap_rst_n_inv
    );
\odata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(13),
      Q => in_data_A_11_TDATA_int(13),
      R => ap_rst_n_inv
    );
\odata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(14),
      Q => in_data_A_11_TDATA_int(14),
      R => ap_rst_n_inv
    );
\odata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(15),
      Q => in_data_A_11_TDATA_int(15),
      R => ap_rst_n_inv
    );
\odata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(16),
      Q => in_data_A_11_TDATA_int(16),
      R => ap_rst_n_inv
    );
\odata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(17),
      Q => in_data_A_11_TDATA_int(17),
      R => ap_rst_n_inv
    );
\odata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(18),
      Q => in_data_A_11_TDATA_int(18),
      R => ap_rst_n_inv
    );
\odata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(19),
      Q => in_data_A_11_TDATA_int(19),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(1),
      Q => in_data_A_11_TDATA_int(1),
      R => ap_rst_n_inv
    );
\odata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(20),
      Q => in_data_A_11_TDATA_int(20),
      R => ap_rst_n_inv
    );
\odata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(21),
      Q => in_data_A_11_TDATA_int(21),
      R => ap_rst_n_inv
    );
\odata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(22),
      Q => in_data_A_11_TDATA_int(22),
      R => ap_rst_n_inv
    );
\odata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(23),
      Q => in_data_A_11_TDATA_int(23),
      R => ap_rst_n_inv
    );
\odata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(24),
      Q => in_data_A_11_TDATA_int(24),
      R => ap_rst_n_inv
    );
\odata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(25),
      Q => in_data_A_11_TDATA_int(25),
      R => ap_rst_n_inv
    );
\odata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(26),
      Q => in_data_A_11_TDATA_int(26),
      R => ap_rst_n_inv
    );
\odata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(27),
      Q => in_data_A_11_TDATA_int(27),
      R => ap_rst_n_inv
    );
\odata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(28),
      Q => in_data_A_11_TDATA_int(28),
      R => ap_rst_n_inv
    );
\odata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(29),
      Q => in_data_A_11_TDATA_int(29),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(2),
      Q => in_data_A_11_TDATA_int(2),
      R => ap_rst_n_inv
    );
\odata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(30),
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\odata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(31),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\odata_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(32),
      Q => \^q\(2),
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(3),
      Q => in_data_A_11_TDATA_int(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(4),
      Q => in_data_A_11_TDATA_int(4),
      R => ap_rst_n_inv
    );
\odata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(5),
      Q => in_data_A_11_TDATA_int(5),
      R => ap_rst_n_inv
    );
\odata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(6),
      Q => in_data_A_11_TDATA_int(6),
      R => ap_rst_n_inv
    );
\odata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(7),
      Q => in_data_A_11_TDATA_int(7),
      R => ap_rst_n_inv
    );
\odata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(8),
      Q => in_data_A_11_TDATA_int(8),
      R => ap_rst_n_inv
    );
\odata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(9),
      Q => in_data_A_11_TDATA_int(9),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_obuf_708 is
  port (
    \odata_reg[32]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \i_0_0_reg_1704_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \i_0_0_reg_1704_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \i_0_0_reg_1704_reg[4]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \i_0_0_reg_1704_reg[4]_2\ : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln214_21_reg_2819_reg[31]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \add_ln214_21_reg_2819_reg[31]_0\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    \ireg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    \odata_reg[32]_1\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_obuf_708 : entity is "obuf";
end vector_add_1_mult_constant_0_0_obuf_708;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_obuf_708 is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \add_ln214_21_reg_2819[11]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_21_reg_2819[11]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_21_reg_2819[11]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_21_reg_2819[11]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln214_21_reg_2819[11]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_21_reg_2819[11]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_21_reg_2819[11]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_21_reg_2819[11]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln214_21_reg_2819[15]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_21_reg_2819[15]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_21_reg_2819[15]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_21_reg_2819[15]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln214_21_reg_2819[15]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_21_reg_2819[15]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_21_reg_2819[15]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_21_reg_2819[15]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln214_21_reg_2819[19]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_21_reg_2819[19]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_21_reg_2819[19]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_21_reg_2819[19]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln214_21_reg_2819[19]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_21_reg_2819[19]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_21_reg_2819[19]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_21_reg_2819[19]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln214_21_reg_2819[23]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_21_reg_2819[23]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_21_reg_2819[23]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_21_reg_2819[23]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln214_21_reg_2819[23]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_21_reg_2819[23]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_21_reg_2819[23]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_21_reg_2819[23]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln214_21_reg_2819[27]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_21_reg_2819[27]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_21_reg_2819[27]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_21_reg_2819[27]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln214_21_reg_2819[27]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_21_reg_2819[27]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_21_reg_2819[27]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_21_reg_2819[27]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln214_21_reg_2819[31]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_21_reg_2819[31]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_21_reg_2819[31]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_21_reg_2819[31]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_21_reg_2819[31]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_21_reg_2819[31]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_21_reg_2819[3]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_21_reg_2819[3]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_21_reg_2819[3]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_21_reg_2819[3]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln214_21_reg_2819[3]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_21_reg_2819[3]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_21_reg_2819[3]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_21_reg_2819[7]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_21_reg_2819[7]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_21_reg_2819[7]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_21_reg_2819[7]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln214_21_reg_2819[7]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_21_reg_2819[7]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_21_reg_2819[7]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_21_reg_2819[7]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln214_21_reg_2819_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln214_21_reg_2819_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_21_reg_2819_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_21_reg_2819_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln214_21_reg_2819_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln214_21_reg_2819_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_21_reg_2819_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_21_reg_2819_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln214_21_reg_2819_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln214_21_reg_2819_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_21_reg_2819_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_21_reg_2819_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln214_21_reg_2819_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln214_21_reg_2819_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_21_reg_2819_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_21_reg_2819_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln214_21_reg_2819_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln214_21_reg_2819_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_21_reg_2819_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_21_reg_2819_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln214_21_reg_2819_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_21_reg_2819_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_21_reg_2819_reg[31]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln214_21_reg_2819_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln214_21_reg_2819_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_21_reg_2819_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_21_reg_2819_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln214_21_reg_2819_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln214_21_reg_2819_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_21_reg_2819_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_21_reg_2819_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal in_data_A_10_TDATA_int : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC;
  signal \NLW_add_ln214_21_reg_2819_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute HLUTNM : string;
  attribute HLUTNM of \add_ln214_21_reg_2819[11]_i_2\ : label is "lutpair288";
  attribute HLUTNM of \add_ln214_21_reg_2819[11]_i_3\ : label is "lutpair287";
  attribute HLUTNM of \add_ln214_21_reg_2819[11]_i_4\ : label is "lutpair286";
  attribute HLUTNM of \add_ln214_21_reg_2819[11]_i_5\ : label is "lutpair285";
  attribute HLUTNM of \add_ln214_21_reg_2819[11]_i_6\ : label is "lutpair289";
  attribute HLUTNM of \add_ln214_21_reg_2819[11]_i_7\ : label is "lutpair288";
  attribute HLUTNM of \add_ln214_21_reg_2819[11]_i_8\ : label is "lutpair287";
  attribute HLUTNM of \add_ln214_21_reg_2819[11]_i_9\ : label is "lutpair286";
  attribute HLUTNM of \add_ln214_21_reg_2819[15]_i_2\ : label is "lutpair292";
  attribute HLUTNM of \add_ln214_21_reg_2819[15]_i_3\ : label is "lutpair291";
  attribute HLUTNM of \add_ln214_21_reg_2819[15]_i_4\ : label is "lutpair290";
  attribute HLUTNM of \add_ln214_21_reg_2819[15]_i_5\ : label is "lutpair289";
  attribute HLUTNM of \add_ln214_21_reg_2819[15]_i_6\ : label is "lutpair293";
  attribute HLUTNM of \add_ln214_21_reg_2819[15]_i_7\ : label is "lutpair292";
  attribute HLUTNM of \add_ln214_21_reg_2819[15]_i_8\ : label is "lutpair291";
  attribute HLUTNM of \add_ln214_21_reg_2819[15]_i_9\ : label is "lutpair290";
  attribute HLUTNM of \add_ln214_21_reg_2819[19]_i_2\ : label is "lutpair296";
  attribute HLUTNM of \add_ln214_21_reg_2819[19]_i_3\ : label is "lutpair295";
  attribute HLUTNM of \add_ln214_21_reg_2819[19]_i_4\ : label is "lutpair294";
  attribute HLUTNM of \add_ln214_21_reg_2819[19]_i_5\ : label is "lutpair293";
  attribute HLUTNM of \add_ln214_21_reg_2819[19]_i_6\ : label is "lutpair297";
  attribute HLUTNM of \add_ln214_21_reg_2819[19]_i_7\ : label is "lutpair296";
  attribute HLUTNM of \add_ln214_21_reg_2819[19]_i_8\ : label is "lutpair295";
  attribute HLUTNM of \add_ln214_21_reg_2819[19]_i_9\ : label is "lutpair294";
  attribute HLUTNM of \add_ln214_21_reg_2819[23]_i_2\ : label is "lutpair300";
  attribute HLUTNM of \add_ln214_21_reg_2819[23]_i_3\ : label is "lutpair299";
  attribute HLUTNM of \add_ln214_21_reg_2819[23]_i_4\ : label is "lutpair298";
  attribute HLUTNM of \add_ln214_21_reg_2819[23]_i_5\ : label is "lutpair297";
  attribute HLUTNM of \add_ln214_21_reg_2819[23]_i_6\ : label is "lutpair301";
  attribute HLUTNM of \add_ln214_21_reg_2819[23]_i_7\ : label is "lutpair300";
  attribute HLUTNM of \add_ln214_21_reg_2819[23]_i_8\ : label is "lutpair299";
  attribute HLUTNM of \add_ln214_21_reg_2819[23]_i_9\ : label is "lutpair298";
  attribute HLUTNM of \add_ln214_21_reg_2819[27]_i_2\ : label is "lutpair304";
  attribute HLUTNM of \add_ln214_21_reg_2819[27]_i_3\ : label is "lutpair303";
  attribute HLUTNM of \add_ln214_21_reg_2819[27]_i_4\ : label is "lutpair302";
  attribute HLUTNM of \add_ln214_21_reg_2819[27]_i_5\ : label is "lutpair301";
  attribute HLUTNM of \add_ln214_21_reg_2819[27]_i_6\ : label is "lutpair305";
  attribute HLUTNM of \add_ln214_21_reg_2819[27]_i_7\ : label is "lutpair304";
  attribute HLUTNM of \add_ln214_21_reg_2819[27]_i_8\ : label is "lutpair303";
  attribute HLUTNM of \add_ln214_21_reg_2819[27]_i_9\ : label is "lutpair302";
  attribute HLUTNM of \add_ln214_21_reg_2819[31]_i_2\ : label is "lutpair307";
  attribute HLUTNM of \add_ln214_21_reg_2819[31]_i_3\ : label is "lutpair306";
  attribute HLUTNM of \add_ln214_21_reg_2819[31]_i_4\ : label is "lutpair305";
  attribute HLUTNM of \add_ln214_21_reg_2819[31]_i_7\ : label is "lutpair307";
  attribute HLUTNM of \add_ln214_21_reg_2819[31]_i_8\ : label is "lutpair306";
  attribute HLUTNM of \add_ln214_21_reg_2819[3]_i_2\ : label is "lutpair280";
  attribute HLUTNM of \add_ln214_21_reg_2819[3]_i_5\ : label is "lutpair281";
  attribute HLUTNM of \add_ln214_21_reg_2819[3]_i_6\ : label is "lutpair280";
  attribute HLUTNM of \add_ln214_21_reg_2819[7]_i_2\ : label is "lutpair284";
  attribute HLUTNM of \add_ln214_21_reg_2819[7]_i_3\ : label is "lutpair283";
  attribute HLUTNM of \add_ln214_21_reg_2819[7]_i_4\ : label is "lutpair282";
  attribute HLUTNM of \add_ln214_21_reg_2819[7]_i_5\ : label is "lutpair281";
  attribute HLUTNM of \add_ln214_21_reg_2819[7]_i_6\ : label is "lutpair285";
  attribute HLUTNM of \add_ln214_21_reg_2819[7]_i_7\ : label is "lutpair284";
  attribute HLUTNM of \add_ln214_21_reg_2819[7]_i_8\ : label is "lutpair283";
  attribute HLUTNM of \add_ln214_21_reg_2819[7]_i_9\ : label is "lutpair282";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[32]_i_1__9\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \ireg[32]_i_2__9\ : label is "soft_lutpair55";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
\add_ln214_21_reg_2819[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_21_reg_2819_reg[31]\(10),
      I1 => in_data_A_10_TDATA_int(10),
      I2 => \add_ln214_21_reg_2819_reg[31]_0\(10),
      O => \add_ln214_21_reg_2819[11]_i_2_n_1\
    );
\add_ln214_21_reg_2819[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_21_reg_2819_reg[31]\(9),
      I1 => in_data_A_10_TDATA_int(9),
      I2 => \add_ln214_21_reg_2819_reg[31]_0\(9),
      O => \add_ln214_21_reg_2819[11]_i_3_n_1\
    );
\add_ln214_21_reg_2819[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_21_reg_2819_reg[31]\(8),
      I1 => in_data_A_10_TDATA_int(8),
      I2 => \add_ln214_21_reg_2819_reg[31]_0\(8),
      O => \add_ln214_21_reg_2819[11]_i_4_n_1\
    );
\add_ln214_21_reg_2819[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_21_reg_2819_reg[31]\(7),
      I1 => in_data_A_10_TDATA_int(7),
      I2 => \add_ln214_21_reg_2819_reg[31]_0\(7),
      O => \add_ln214_21_reg_2819[11]_i_5_n_1\
    );
\add_ln214_21_reg_2819[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_21_reg_2819_reg[31]\(11),
      I1 => in_data_A_10_TDATA_int(11),
      I2 => \add_ln214_21_reg_2819_reg[31]_0\(11),
      I3 => \add_ln214_21_reg_2819[11]_i_2_n_1\,
      O => \add_ln214_21_reg_2819[11]_i_6_n_1\
    );
\add_ln214_21_reg_2819[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_21_reg_2819_reg[31]\(10),
      I1 => in_data_A_10_TDATA_int(10),
      I2 => \add_ln214_21_reg_2819_reg[31]_0\(10),
      I3 => \add_ln214_21_reg_2819[11]_i_3_n_1\,
      O => \add_ln214_21_reg_2819[11]_i_7_n_1\
    );
\add_ln214_21_reg_2819[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_21_reg_2819_reg[31]\(9),
      I1 => in_data_A_10_TDATA_int(9),
      I2 => \add_ln214_21_reg_2819_reg[31]_0\(9),
      I3 => \add_ln214_21_reg_2819[11]_i_4_n_1\,
      O => \add_ln214_21_reg_2819[11]_i_8_n_1\
    );
\add_ln214_21_reg_2819[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_21_reg_2819_reg[31]\(8),
      I1 => in_data_A_10_TDATA_int(8),
      I2 => \add_ln214_21_reg_2819_reg[31]_0\(8),
      I3 => \add_ln214_21_reg_2819[11]_i_5_n_1\,
      O => \add_ln214_21_reg_2819[11]_i_9_n_1\
    );
\add_ln214_21_reg_2819[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_21_reg_2819_reg[31]\(14),
      I1 => in_data_A_10_TDATA_int(14),
      I2 => \add_ln214_21_reg_2819_reg[31]_0\(14),
      O => \add_ln214_21_reg_2819[15]_i_2_n_1\
    );
\add_ln214_21_reg_2819[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_21_reg_2819_reg[31]\(13),
      I1 => in_data_A_10_TDATA_int(13),
      I2 => \add_ln214_21_reg_2819_reg[31]_0\(13),
      O => \add_ln214_21_reg_2819[15]_i_3_n_1\
    );
\add_ln214_21_reg_2819[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_21_reg_2819_reg[31]\(12),
      I1 => in_data_A_10_TDATA_int(12),
      I2 => \add_ln214_21_reg_2819_reg[31]_0\(12),
      O => \add_ln214_21_reg_2819[15]_i_4_n_1\
    );
\add_ln214_21_reg_2819[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_21_reg_2819_reg[31]\(11),
      I1 => in_data_A_10_TDATA_int(11),
      I2 => \add_ln214_21_reg_2819_reg[31]_0\(11),
      O => \add_ln214_21_reg_2819[15]_i_5_n_1\
    );
\add_ln214_21_reg_2819[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_21_reg_2819_reg[31]\(15),
      I1 => in_data_A_10_TDATA_int(15),
      I2 => \add_ln214_21_reg_2819_reg[31]_0\(15),
      I3 => \add_ln214_21_reg_2819[15]_i_2_n_1\,
      O => \add_ln214_21_reg_2819[15]_i_6_n_1\
    );
\add_ln214_21_reg_2819[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_21_reg_2819_reg[31]\(14),
      I1 => in_data_A_10_TDATA_int(14),
      I2 => \add_ln214_21_reg_2819_reg[31]_0\(14),
      I3 => \add_ln214_21_reg_2819[15]_i_3_n_1\,
      O => \add_ln214_21_reg_2819[15]_i_7_n_1\
    );
\add_ln214_21_reg_2819[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_21_reg_2819_reg[31]\(13),
      I1 => in_data_A_10_TDATA_int(13),
      I2 => \add_ln214_21_reg_2819_reg[31]_0\(13),
      I3 => \add_ln214_21_reg_2819[15]_i_4_n_1\,
      O => \add_ln214_21_reg_2819[15]_i_8_n_1\
    );
\add_ln214_21_reg_2819[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_21_reg_2819_reg[31]\(12),
      I1 => in_data_A_10_TDATA_int(12),
      I2 => \add_ln214_21_reg_2819_reg[31]_0\(12),
      I3 => \add_ln214_21_reg_2819[15]_i_5_n_1\,
      O => \add_ln214_21_reg_2819[15]_i_9_n_1\
    );
\add_ln214_21_reg_2819[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_21_reg_2819_reg[31]\(18),
      I1 => in_data_A_10_TDATA_int(18),
      I2 => \add_ln214_21_reg_2819_reg[31]_0\(18),
      O => \add_ln214_21_reg_2819[19]_i_2_n_1\
    );
\add_ln214_21_reg_2819[19]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_21_reg_2819_reg[31]\(17),
      I1 => in_data_A_10_TDATA_int(17),
      I2 => \add_ln214_21_reg_2819_reg[31]_0\(17),
      O => \add_ln214_21_reg_2819[19]_i_3_n_1\
    );
\add_ln214_21_reg_2819[19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_21_reg_2819_reg[31]\(16),
      I1 => in_data_A_10_TDATA_int(16),
      I2 => \add_ln214_21_reg_2819_reg[31]_0\(16),
      O => \add_ln214_21_reg_2819[19]_i_4_n_1\
    );
\add_ln214_21_reg_2819[19]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_21_reg_2819_reg[31]\(15),
      I1 => in_data_A_10_TDATA_int(15),
      I2 => \add_ln214_21_reg_2819_reg[31]_0\(15),
      O => \add_ln214_21_reg_2819[19]_i_5_n_1\
    );
\add_ln214_21_reg_2819[19]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_21_reg_2819_reg[31]\(19),
      I1 => in_data_A_10_TDATA_int(19),
      I2 => \add_ln214_21_reg_2819_reg[31]_0\(19),
      I3 => \add_ln214_21_reg_2819[19]_i_2_n_1\,
      O => \add_ln214_21_reg_2819[19]_i_6_n_1\
    );
\add_ln214_21_reg_2819[19]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_21_reg_2819_reg[31]\(18),
      I1 => in_data_A_10_TDATA_int(18),
      I2 => \add_ln214_21_reg_2819_reg[31]_0\(18),
      I3 => \add_ln214_21_reg_2819[19]_i_3_n_1\,
      O => \add_ln214_21_reg_2819[19]_i_7_n_1\
    );
\add_ln214_21_reg_2819[19]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_21_reg_2819_reg[31]\(17),
      I1 => in_data_A_10_TDATA_int(17),
      I2 => \add_ln214_21_reg_2819_reg[31]_0\(17),
      I3 => \add_ln214_21_reg_2819[19]_i_4_n_1\,
      O => \add_ln214_21_reg_2819[19]_i_8_n_1\
    );
\add_ln214_21_reg_2819[19]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_21_reg_2819_reg[31]\(16),
      I1 => in_data_A_10_TDATA_int(16),
      I2 => \add_ln214_21_reg_2819_reg[31]_0\(16),
      I3 => \add_ln214_21_reg_2819[19]_i_5_n_1\,
      O => \add_ln214_21_reg_2819[19]_i_9_n_1\
    );
\add_ln214_21_reg_2819[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_21_reg_2819_reg[31]\(22),
      I1 => in_data_A_10_TDATA_int(22),
      I2 => \add_ln214_21_reg_2819_reg[31]_0\(22),
      O => \add_ln214_21_reg_2819[23]_i_2_n_1\
    );
\add_ln214_21_reg_2819[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_21_reg_2819_reg[31]\(21),
      I1 => in_data_A_10_TDATA_int(21),
      I2 => \add_ln214_21_reg_2819_reg[31]_0\(21),
      O => \add_ln214_21_reg_2819[23]_i_3_n_1\
    );
\add_ln214_21_reg_2819[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_21_reg_2819_reg[31]\(20),
      I1 => in_data_A_10_TDATA_int(20),
      I2 => \add_ln214_21_reg_2819_reg[31]_0\(20),
      O => \add_ln214_21_reg_2819[23]_i_4_n_1\
    );
\add_ln214_21_reg_2819[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_21_reg_2819_reg[31]\(19),
      I1 => in_data_A_10_TDATA_int(19),
      I2 => \add_ln214_21_reg_2819_reg[31]_0\(19),
      O => \add_ln214_21_reg_2819[23]_i_5_n_1\
    );
\add_ln214_21_reg_2819[23]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_21_reg_2819_reg[31]\(23),
      I1 => in_data_A_10_TDATA_int(23),
      I2 => \add_ln214_21_reg_2819_reg[31]_0\(23),
      I3 => \add_ln214_21_reg_2819[23]_i_2_n_1\,
      O => \add_ln214_21_reg_2819[23]_i_6_n_1\
    );
\add_ln214_21_reg_2819[23]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_21_reg_2819_reg[31]\(22),
      I1 => in_data_A_10_TDATA_int(22),
      I2 => \add_ln214_21_reg_2819_reg[31]_0\(22),
      I3 => \add_ln214_21_reg_2819[23]_i_3_n_1\,
      O => \add_ln214_21_reg_2819[23]_i_7_n_1\
    );
\add_ln214_21_reg_2819[23]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_21_reg_2819_reg[31]\(21),
      I1 => in_data_A_10_TDATA_int(21),
      I2 => \add_ln214_21_reg_2819_reg[31]_0\(21),
      I3 => \add_ln214_21_reg_2819[23]_i_4_n_1\,
      O => \add_ln214_21_reg_2819[23]_i_8_n_1\
    );
\add_ln214_21_reg_2819[23]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_21_reg_2819_reg[31]\(20),
      I1 => in_data_A_10_TDATA_int(20),
      I2 => \add_ln214_21_reg_2819_reg[31]_0\(20),
      I3 => \add_ln214_21_reg_2819[23]_i_5_n_1\,
      O => \add_ln214_21_reg_2819[23]_i_9_n_1\
    );
\add_ln214_21_reg_2819[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_21_reg_2819_reg[31]\(26),
      I1 => in_data_A_10_TDATA_int(26),
      I2 => \add_ln214_21_reg_2819_reg[31]_0\(26),
      O => \add_ln214_21_reg_2819[27]_i_2_n_1\
    );
\add_ln214_21_reg_2819[27]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_21_reg_2819_reg[31]\(25),
      I1 => in_data_A_10_TDATA_int(25),
      I2 => \add_ln214_21_reg_2819_reg[31]_0\(25),
      O => \add_ln214_21_reg_2819[27]_i_3_n_1\
    );
\add_ln214_21_reg_2819[27]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_21_reg_2819_reg[31]\(24),
      I1 => in_data_A_10_TDATA_int(24),
      I2 => \add_ln214_21_reg_2819_reg[31]_0\(24),
      O => \add_ln214_21_reg_2819[27]_i_4_n_1\
    );
\add_ln214_21_reg_2819[27]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_21_reg_2819_reg[31]\(23),
      I1 => in_data_A_10_TDATA_int(23),
      I2 => \add_ln214_21_reg_2819_reg[31]_0\(23),
      O => \add_ln214_21_reg_2819[27]_i_5_n_1\
    );
\add_ln214_21_reg_2819[27]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_21_reg_2819_reg[31]\(27),
      I1 => in_data_A_10_TDATA_int(27),
      I2 => \add_ln214_21_reg_2819_reg[31]_0\(27),
      I3 => \add_ln214_21_reg_2819[27]_i_2_n_1\,
      O => \add_ln214_21_reg_2819[27]_i_6_n_1\
    );
\add_ln214_21_reg_2819[27]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_21_reg_2819_reg[31]\(26),
      I1 => in_data_A_10_TDATA_int(26),
      I2 => \add_ln214_21_reg_2819_reg[31]_0\(26),
      I3 => \add_ln214_21_reg_2819[27]_i_3_n_1\,
      O => \add_ln214_21_reg_2819[27]_i_7_n_1\
    );
\add_ln214_21_reg_2819[27]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_21_reg_2819_reg[31]\(25),
      I1 => in_data_A_10_TDATA_int(25),
      I2 => \add_ln214_21_reg_2819_reg[31]_0\(25),
      I3 => \add_ln214_21_reg_2819[27]_i_4_n_1\,
      O => \add_ln214_21_reg_2819[27]_i_8_n_1\
    );
\add_ln214_21_reg_2819[27]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_21_reg_2819_reg[31]\(24),
      I1 => in_data_A_10_TDATA_int(24),
      I2 => \add_ln214_21_reg_2819_reg[31]_0\(24),
      I3 => \add_ln214_21_reg_2819[27]_i_5_n_1\,
      O => \add_ln214_21_reg_2819[27]_i_9_n_1\
    );
\add_ln214_21_reg_2819[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_21_reg_2819_reg[31]\(29),
      I1 => in_data_A_10_TDATA_int(29),
      I2 => \add_ln214_21_reg_2819_reg[31]_0\(29),
      O => \add_ln214_21_reg_2819[31]_i_2_n_1\
    );
\add_ln214_21_reg_2819[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_21_reg_2819_reg[31]\(28),
      I1 => in_data_A_10_TDATA_int(28),
      I2 => \add_ln214_21_reg_2819_reg[31]_0\(28),
      O => \add_ln214_21_reg_2819[31]_i_3_n_1\
    );
\add_ln214_21_reg_2819[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_21_reg_2819_reg[31]\(27),
      I1 => in_data_A_10_TDATA_int(27),
      I2 => \add_ln214_21_reg_2819_reg[31]_0\(27),
      O => \add_ln214_21_reg_2819[31]_i_4_n_1\
    );
\add_ln214_21_reg_2819[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_21_reg_2819[31]_i_2_n_1\,
      I1 => \^q\(0),
      I2 => \add_ln214_21_reg_2819_reg[31]\(30),
      I3 => \add_ln214_21_reg_2819_reg[31]_0\(30),
      O => \add_ln214_21_reg_2819[31]_i_6_n_1\
    );
\add_ln214_21_reg_2819[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_21_reg_2819_reg[31]\(29),
      I1 => in_data_A_10_TDATA_int(29),
      I2 => \add_ln214_21_reg_2819_reg[31]_0\(29),
      I3 => \add_ln214_21_reg_2819[31]_i_3_n_1\,
      O => \add_ln214_21_reg_2819[31]_i_7_n_1\
    );
\add_ln214_21_reg_2819[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_21_reg_2819_reg[31]\(28),
      I1 => in_data_A_10_TDATA_int(28),
      I2 => \add_ln214_21_reg_2819_reg[31]_0\(28),
      I3 => \add_ln214_21_reg_2819[31]_i_4_n_1\,
      O => \add_ln214_21_reg_2819[31]_i_8_n_1\
    );
\add_ln214_21_reg_2819[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_21_reg_2819_reg[31]\(2),
      I1 => in_data_A_10_TDATA_int(2),
      I2 => \add_ln214_21_reg_2819_reg[31]_0\(2),
      O => \add_ln214_21_reg_2819[3]_i_2_n_1\
    );
\add_ln214_21_reg_2819[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_21_reg_2819_reg[31]\(1),
      I1 => in_data_A_10_TDATA_int(1),
      I2 => \add_ln214_21_reg_2819_reg[31]_0\(1),
      O => \add_ln214_21_reg_2819[3]_i_3_n_1\
    );
\add_ln214_21_reg_2819[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_21_reg_2819_reg[31]\(0),
      I1 => in_data_A_10_TDATA_int(0),
      I2 => \add_ln214_21_reg_2819_reg[31]_0\(0),
      O => \add_ln214_21_reg_2819[3]_i_4_n_1\
    );
\add_ln214_21_reg_2819[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_21_reg_2819_reg[31]\(3),
      I1 => in_data_A_10_TDATA_int(3),
      I2 => \add_ln214_21_reg_2819_reg[31]_0\(3),
      I3 => \add_ln214_21_reg_2819[3]_i_2_n_1\,
      O => \add_ln214_21_reg_2819[3]_i_5_n_1\
    );
\add_ln214_21_reg_2819[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_21_reg_2819_reg[31]\(2),
      I1 => in_data_A_10_TDATA_int(2),
      I2 => \add_ln214_21_reg_2819_reg[31]_0\(2),
      I3 => \add_ln214_21_reg_2819[3]_i_3_n_1\,
      O => \add_ln214_21_reg_2819[3]_i_6_n_1\
    );
\add_ln214_21_reg_2819[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_21_reg_2819_reg[31]\(1),
      I1 => in_data_A_10_TDATA_int(1),
      I2 => \add_ln214_21_reg_2819_reg[31]_0\(1),
      I3 => \add_ln214_21_reg_2819[3]_i_4_n_1\,
      O => \add_ln214_21_reg_2819[3]_i_7_n_1\
    );
\add_ln214_21_reg_2819[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \add_ln214_21_reg_2819_reg[31]\(0),
      I1 => in_data_A_10_TDATA_int(0),
      I2 => \add_ln214_21_reg_2819_reg[31]_0\(0),
      O => \add_ln214_21_reg_2819[3]_i_8_n_1\
    );
\add_ln214_21_reg_2819[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_21_reg_2819_reg[31]\(6),
      I1 => in_data_A_10_TDATA_int(6),
      I2 => \add_ln214_21_reg_2819_reg[31]_0\(6),
      O => \add_ln214_21_reg_2819[7]_i_2_n_1\
    );
\add_ln214_21_reg_2819[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_21_reg_2819_reg[31]\(5),
      I1 => in_data_A_10_TDATA_int(5),
      I2 => \add_ln214_21_reg_2819_reg[31]_0\(5),
      O => \add_ln214_21_reg_2819[7]_i_3_n_1\
    );
\add_ln214_21_reg_2819[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_21_reg_2819_reg[31]\(4),
      I1 => in_data_A_10_TDATA_int(4),
      I2 => \add_ln214_21_reg_2819_reg[31]_0\(4),
      O => \add_ln214_21_reg_2819[7]_i_4_n_1\
    );
\add_ln214_21_reg_2819[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_21_reg_2819_reg[31]\(3),
      I1 => in_data_A_10_TDATA_int(3),
      I2 => \add_ln214_21_reg_2819_reg[31]_0\(3),
      O => \add_ln214_21_reg_2819[7]_i_5_n_1\
    );
\add_ln214_21_reg_2819[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_21_reg_2819_reg[31]\(7),
      I1 => in_data_A_10_TDATA_int(7),
      I2 => \add_ln214_21_reg_2819_reg[31]_0\(7),
      I3 => \add_ln214_21_reg_2819[7]_i_2_n_1\,
      O => \add_ln214_21_reg_2819[7]_i_6_n_1\
    );
\add_ln214_21_reg_2819[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_21_reg_2819_reg[31]\(6),
      I1 => in_data_A_10_TDATA_int(6),
      I2 => \add_ln214_21_reg_2819_reg[31]_0\(6),
      I3 => \add_ln214_21_reg_2819[7]_i_3_n_1\,
      O => \add_ln214_21_reg_2819[7]_i_7_n_1\
    );
\add_ln214_21_reg_2819[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_21_reg_2819_reg[31]\(5),
      I1 => in_data_A_10_TDATA_int(5),
      I2 => \add_ln214_21_reg_2819_reg[31]_0\(5),
      I3 => \add_ln214_21_reg_2819[7]_i_4_n_1\,
      O => \add_ln214_21_reg_2819[7]_i_8_n_1\
    );
\add_ln214_21_reg_2819[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_21_reg_2819_reg[31]\(4),
      I1 => in_data_A_10_TDATA_int(4),
      I2 => \add_ln214_21_reg_2819_reg[31]_0\(4),
      I3 => \add_ln214_21_reg_2819[7]_i_5_n_1\,
      O => \add_ln214_21_reg_2819[7]_i_9_n_1\
    );
\add_ln214_21_reg_2819_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln214_21_reg_2819_reg[7]_i_1_n_1\,
      CO(3) => \add_ln214_21_reg_2819_reg[11]_i_1_n_1\,
      CO(2) => \add_ln214_21_reg_2819_reg[11]_i_1_n_2\,
      CO(1) => \add_ln214_21_reg_2819_reg[11]_i_1_n_3\,
      CO(0) => \add_ln214_21_reg_2819_reg[11]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln214_21_reg_2819[11]_i_2_n_1\,
      DI(2) => \add_ln214_21_reg_2819[11]_i_3_n_1\,
      DI(1) => \add_ln214_21_reg_2819[11]_i_4_n_1\,
      DI(0) => \add_ln214_21_reg_2819[11]_i_5_n_1\,
      O(3 downto 0) => D(11 downto 8),
      S(3) => \add_ln214_21_reg_2819[11]_i_6_n_1\,
      S(2) => \add_ln214_21_reg_2819[11]_i_7_n_1\,
      S(1) => \add_ln214_21_reg_2819[11]_i_8_n_1\,
      S(0) => \add_ln214_21_reg_2819[11]_i_9_n_1\
    );
\add_ln214_21_reg_2819_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln214_21_reg_2819_reg[11]_i_1_n_1\,
      CO(3) => \add_ln214_21_reg_2819_reg[15]_i_1_n_1\,
      CO(2) => \add_ln214_21_reg_2819_reg[15]_i_1_n_2\,
      CO(1) => \add_ln214_21_reg_2819_reg[15]_i_1_n_3\,
      CO(0) => \add_ln214_21_reg_2819_reg[15]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln214_21_reg_2819[15]_i_2_n_1\,
      DI(2) => \add_ln214_21_reg_2819[15]_i_3_n_1\,
      DI(1) => \add_ln214_21_reg_2819[15]_i_4_n_1\,
      DI(0) => \add_ln214_21_reg_2819[15]_i_5_n_1\,
      O(3 downto 0) => D(15 downto 12),
      S(3) => \add_ln214_21_reg_2819[15]_i_6_n_1\,
      S(2) => \add_ln214_21_reg_2819[15]_i_7_n_1\,
      S(1) => \add_ln214_21_reg_2819[15]_i_8_n_1\,
      S(0) => \add_ln214_21_reg_2819[15]_i_9_n_1\
    );
\add_ln214_21_reg_2819_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln214_21_reg_2819_reg[15]_i_1_n_1\,
      CO(3) => \add_ln214_21_reg_2819_reg[19]_i_1_n_1\,
      CO(2) => \add_ln214_21_reg_2819_reg[19]_i_1_n_2\,
      CO(1) => \add_ln214_21_reg_2819_reg[19]_i_1_n_3\,
      CO(0) => \add_ln214_21_reg_2819_reg[19]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln214_21_reg_2819[19]_i_2_n_1\,
      DI(2) => \add_ln214_21_reg_2819[19]_i_3_n_1\,
      DI(1) => \add_ln214_21_reg_2819[19]_i_4_n_1\,
      DI(0) => \add_ln214_21_reg_2819[19]_i_5_n_1\,
      O(3 downto 0) => D(19 downto 16),
      S(3) => \add_ln214_21_reg_2819[19]_i_6_n_1\,
      S(2) => \add_ln214_21_reg_2819[19]_i_7_n_1\,
      S(1) => \add_ln214_21_reg_2819[19]_i_8_n_1\,
      S(0) => \add_ln214_21_reg_2819[19]_i_9_n_1\
    );
\add_ln214_21_reg_2819_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln214_21_reg_2819_reg[19]_i_1_n_1\,
      CO(3) => \add_ln214_21_reg_2819_reg[23]_i_1_n_1\,
      CO(2) => \add_ln214_21_reg_2819_reg[23]_i_1_n_2\,
      CO(1) => \add_ln214_21_reg_2819_reg[23]_i_1_n_3\,
      CO(0) => \add_ln214_21_reg_2819_reg[23]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln214_21_reg_2819[23]_i_2_n_1\,
      DI(2) => \add_ln214_21_reg_2819[23]_i_3_n_1\,
      DI(1) => \add_ln214_21_reg_2819[23]_i_4_n_1\,
      DI(0) => \add_ln214_21_reg_2819[23]_i_5_n_1\,
      O(3 downto 0) => D(23 downto 20),
      S(3) => \add_ln214_21_reg_2819[23]_i_6_n_1\,
      S(2) => \add_ln214_21_reg_2819[23]_i_7_n_1\,
      S(1) => \add_ln214_21_reg_2819[23]_i_8_n_1\,
      S(0) => \add_ln214_21_reg_2819[23]_i_9_n_1\
    );
\add_ln214_21_reg_2819_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln214_21_reg_2819_reg[23]_i_1_n_1\,
      CO(3) => \add_ln214_21_reg_2819_reg[27]_i_1_n_1\,
      CO(2) => \add_ln214_21_reg_2819_reg[27]_i_1_n_2\,
      CO(1) => \add_ln214_21_reg_2819_reg[27]_i_1_n_3\,
      CO(0) => \add_ln214_21_reg_2819_reg[27]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln214_21_reg_2819[27]_i_2_n_1\,
      DI(2) => \add_ln214_21_reg_2819[27]_i_3_n_1\,
      DI(1) => \add_ln214_21_reg_2819[27]_i_4_n_1\,
      DI(0) => \add_ln214_21_reg_2819[27]_i_5_n_1\,
      O(3 downto 0) => D(27 downto 24),
      S(3) => \add_ln214_21_reg_2819[27]_i_6_n_1\,
      S(2) => \add_ln214_21_reg_2819[27]_i_7_n_1\,
      S(1) => \add_ln214_21_reg_2819[27]_i_8_n_1\,
      S(0) => \add_ln214_21_reg_2819[27]_i_9_n_1\
    );
\add_ln214_21_reg_2819_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln214_21_reg_2819_reg[27]_i_1_n_1\,
      CO(3) => \NLW_add_ln214_21_reg_2819_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \add_ln214_21_reg_2819_reg[31]_i_1_n_2\,
      CO(1) => \add_ln214_21_reg_2819_reg[31]_i_1_n_3\,
      CO(0) => \add_ln214_21_reg_2819_reg[31]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \add_ln214_21_reg_2819[31]_i_2_n_1\,
      DI(1) => \add_ln214_21_reg_2819[31]_i_3_n_1\,
      DI(0) => \add_ln214_21_reg_2819[31]_i_4_n_1\,
      O(3 downto 0) => D(31 downto 28),
      S(3) => S(0),
      S(2) => \add_ln214_21_reg_2819[31]_i_6_n_1\,
      S(1) => \add_ln214_21_reg_2819[31]_i_7_n_1\,
      S(0) => \add_ln214_21_reg_2819[31]_i_8_n_1\
    );
\add_ln214_21_reg_2819_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln214_21_reg_2819_reg[3]_i_1_n_1\,
      CO(2) => \add_ln214_21_reg_2819_reg[3]_i_1_n_2\,
      CO(1) => \add_ln214_21_reg_2819_reg[3]_i_1_n_3\,
      CO(0) => \add_ln214_21_reg_2819_reg[3]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln214_21_reg_2819[3]_i_2_n_1\,
      DI(2) => \add_ln214_21_reg_2819[3]_i_3_n_1\,
      DI(1) => \add_ln214_21_reg_2819[3]_i_4_n_1\,
      DI(0) => '0',
      O(3 downto 0) => D(3 downto 0),
      S(3) => \add_ln214_21_reg_2819[3]_i_5_n_1\,
      S(2) => \add_ln214_21_reg_2819[3]_i_6_n_1\,
      S(1) => \add_ln214_21_reg_2819[3]_i_7_n_1\,
      S(0) => \add_ln214_21_reg_2819[3]_i_8_n_1\
    );
\add_ln214_21_reg_2819_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln214_21_reg_2819_reg[3]_i_1_n_1\,
      CO(3) => \add_ln214_21_reg_2819_reg[7]_i_1_n_1\,
      CO(2) => \add_ln214_21_reg_2819_reg[7]_i_1_n_2\,
      CO(1) => \add_ln214_21_reg_2819_reg[7]_i_1_n_3\,
      CO(0) => \add_ln214_21_reg_2819_reg[7]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln214_21_reg_2819[7]_i_2_n_1\,
      DI(2) => \add_ln214_21_reg_2819[7]_i_3_n_1\,
      DI(1) => \add_ln214_21_reg_2819[7]_i_4_n_1\,
      DI(0) => \add_ln214_21_reg_2819[7]_i_5_n_1\,
      O(3 downto 0) => D(7 downto 4),
      S(3) => \add_ln214_21_reg_2819[7]_i_6_n_1\,
      S(2) => \add_ln214_21_reg_2819[7]_i_7_n_1\,
      S(1) => \add_ln214_21_reg_2819[7]_i_8_n_1\,
      S(0) => \add_ln214_21_reg_2819[7]_i_9_n_1\
    );
\i_0_0_reg_1704[9]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \i_0_0_reg_1704_reg[4]\(0),
      I2 => \i_0_0_reg_1704_reg[4]_0\(0),
      I3 => \i_0_0_reg_1704_reg[4]_1\(0),
      I4 => \i_0_0_reg_1704_reg[4]_2\,
      O => \odata_reg[32]_0\
    );
\ireg[32]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => in_data_A_0_TREADY_int,
      I1 => \^q\(2),
      I2 => \ireg_reg[0]\(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[32]_i_2__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^q\(2),
      I1 => in_data_A_0_TREADY_int,
      I2 => \ireg_reg[0]\(0),
      O => E(0)
    );
\odata[32]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \^q\(2),
      I1 => in_data_A_0_TREADY_int,
      O => \p_0_in__0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(0),
      Q => in_data_A_10_TDATA_int(0),
      R => ap_rst_n_inv
    );
\odata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(10),
      Q => in_data_A_10_TDATA_int(10),
      R => ap_rst_n_inv
    );
\odata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(11),
      Q => in_data_A_10_TDATA_int(11),
      R => ap_rst_n_inv
    );
\odata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(12),
      Q => in_data_A_10_TDATA_int(12),
      R => ap_rst_n_inv
    );
\odata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(13),
      Q => in_data_A_10_TDATA_int(13),
      R => ap_rst_n_inv
    );
\odata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(14),
      Q => in_data_A_10_TDATA_int(14),
      R => ap_rst_n_inv
    );
\odata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(15),
      Q => in_data_A_10_TDATA_int(15),
      R => ap_rst_n_inv
    );
\odata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(16),
      Q => in_data_A_10_TDATA_int(16),
      R => ap_rst_n_inv
    );
\odata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(17),
      Q => in_data_A_10_TDATA_int(17),
      R => ap_rst_n_inv
    );
\odata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(18),
      Q => in_data_A_10_TDATA_int(18),
      R => ap_rst_n_inv
    );
\odata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(19),
      Q => in_data_A_10_TDATA_int(19),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(1),
      Q => in_data_A_10_TDATA_int(1),
      R => ap_rst_n_inv
    );
\odata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(20),
      Q => in_data_A_10_TDATA_int(20),
      R => ap_rst_n_inv
    );
\odata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(21),
      Q => in_data_A_10_TDATA_int(21),
      R => ap_rst_n_inv
    );
\odata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(22),
      Q => in_data_A_10_TDATA_int(22),
      R => ap_rst_n_inv
    );
\odata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(23),
      Q => in_data_A_10_TDATA_int(23),
      R => ap_rst_n_inv
    );
\odata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(24),
      Q => in_data_A_10_TDATA_int(24),
      R => ap_rst_n_inv
    );
\odata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(25),
      Q => in_data_A_10_TDATA_int(25),
      R => ap_rst_n_inv
    );
\odata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(26),
      Q => in_data_A_10_TDATA_int(26),
      R => ap_rst_n_inv
    );
\odata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(27),
      Q => in_data_A_10_TDATA_int(27),
      R => ap_rst_n_inv
    );
\odata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(28),
      Q => in_data_A_10_TDATA_int(28),
      R => ap_rst_n_inv
    );
\odata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(29),
      Q => in_data_A_10_TDATA_int(29),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(2),
      Q => in_data_A_10_TDATA_int(2),
      R => ap_rst_n_inv
    );
\odata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(30),
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\odata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(31),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\odata_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(32),
      Q => \^q\(2),
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(3),
      Q => in_data_A_10_TDATA_int(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(4),
      Q => in_data_A_10_TDATA_int(4),
      R => ap_rst_n_inv
    );
\odata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(5),
      Q => in_data_A_10_TDATA_int(5),
      R => ap_rst_n_inv
    );
\odata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(6),
      Q => in_data_A_10_TDATA_int(6),
      R => ap_rst_n_inv
    );
\odata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(7),
      Q => in_data_A_10_TDATA_int(7),
      R => ap_rst_n_inv
    );
\odata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(8),
      Q => in_data_A_10_TDATA_int(8),
      R => ap_rst_n_inv
    );
\odata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_1\(9),
      Q => in_data_A_10_TDATA_int(9),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_obuf_710 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln214_1_reg_2469_reg[31]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \add_ln214_1_reg_2469_reg[31]_0\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    \ireg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    \odata_reg[32]_0\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_obuf_710 : entity is "obuf";
end vector_add_1_mult_constant_0_0_obuf_710;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_obuf_710 is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \add_ln214_1_reg_2469[11]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_1_reg_2469[11]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_1_reg_2469[11]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_1_reg_2469[11]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln214_1_reg_2469[11]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_1_reg_2469[11]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_1_reg_2469[11]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_1_reg_2469[11]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln214_1_reg_2469[15]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_1_reg_2469[15]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_1_reg_2469[15]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_1_reg_2469[15]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln214_1_reg_2469[15]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_1_reg_2469[15]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_1_reg_2469[15]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_1_reg_2469[15]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln214_1_reg_2469[19]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_1_reg_2469[19]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_1_reg_2469[19]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_1_reg_2469[19]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln214_1_reg_2469[19]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_1_reg_2469[19]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_1_reg_2469[19]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_1_reg_2469[19]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln214_1_reg_2469[23]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_1_reg_2469[23]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_1_reg_2469[23]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_1_reg_2469[23]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln214_1_reg_2469[23]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_1_reg_2469[23]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_1_reg_2469[23]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_1_reg_2469[23]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln214_1_reg_2469[27]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_1_reg_2469[27]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_1_reg_2469[27]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_1_reg_2469[27]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln214_1_reg_2469[27]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_1_reg_2469[27]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_1_reg_2469[27]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_1_reg_2469[27]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln214_1_reg_2469[31]_i_10_n_1\ : STD_LOGIC;
  signal \add_ln214_1_reg_2469[31]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_1_reg_2469[31]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln214_1_reg_2469[31]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_1_reg_2469[31]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_1_reg_2469[31]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln214_1_reg_2469[3]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_1_reg_2469[3]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_1_reg_2469[3]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_1_reg_2469[3]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln214_1_reg_2469[3]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_1_reg_2469[3]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_1_reg_2469[3]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_1_reg_2469[7]_i_2_n_1\ : STD_LOGIC;
  signal \add_ln214_1_reg_2469[7]_i_3_n_1\ : STD_LOGIC;
  signal \add_ln214_1_reg_2469[7]_i_4_n_1\ : STD_LOGIC;
  signal \add_ln214_1_reg_2469[7]_i_5_n_1\ : STD_LOGIC;
  signal \add_ln214_1_reg_2469[7]_i_6_n_1\ : STD_LOGIC;
  signal \add_ln214_1_reg_2469[7]_i_7_n_1\ : STD_LOGIC;
  signal \add_ln214_1_reg_2469[7]_i_8_n_1\ : STD_LOGIC;
  signal \add_ln214_1_reg_2469[7]_i_9_n_1\ : STD_LOGIC;
  signal \add_ln214_1_reg_2469_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln214_1_reg_2469_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_1_reg_2469_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_1_reg_2469_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln214_1_reg_2469_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln214_1_reg_2469_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_1_reg_2469_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_1_reg_2469_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln214_1_reg_2469_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln214_1_reg_2469_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_1_reg_2469_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_1_reg_2469_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln214_1_reg_2469_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln214_1_reg_2469_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_1_reg_2469_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_1_reg_2469_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln214_1_reg_2469_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln214_1_reg_2469_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_1_reg_2469_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_1_reg_2469_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln214_1_reg_2469_reg[31]_i_2_n_2\ : STD_LOGIC;
  signal \add_ln214_1_reg_2469_reg[31]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln214_1_reg_2469_reg[31]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln214_1_reg_2469_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln214_1_reg_2469_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_1_reg_2469_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_1_reg_2469_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln214_1_reg_2469_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln214_1_reg_2469_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln214_1_reg_2469_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln214_1_reg_2469_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal in_data_A_0_TDATA_int : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC;
  signal \NLW_add_ln214_1_reg_2469_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute HLUTNM : string;
  attribute HLUTNM of \add_ln214_1_reg_2469[11]_i_2\ : label is "lutpair8";
  attribute HLUTNM of \add_ln214_1_reg_2469[11]_i_3\ : label is "lutpair7";
  attribute HLUTNM of \add_ln214_1_reg_2469[11]_i_4\ : label is "lutpair6";
  attribute HLUTNM of \add_ln214_1_reg_2469[11]_i_5\ : label is "lutpair5";
  attribute HLUTNM of \add_ln214_1_reg_2469[11]_i_6\ : label is "lutpair9";
  attribute HLUTNM of \add_ln214_1_reg_2469[11]_i_7\ : label is "lutpair8";
  attribute HLUTNM of \add_ln214_1_reg_2469[11]_i_8\ : label is "lutpair7";
  attribute HLUTNM of \add_ln214_1_reg_2469[11]_i_9\ : label is "lutpair6";
  attribute HLUTNM of \add_ln214_1_reg_2469[15]_i_2\ : label is "lutpair12";
  attribute HLUTNM of \add_ln214_1_reg_2469[15]_i_3\ : label is "lutpair11";
  attribute HLUTNM of \add_ln214_1_reg_2469[15]_i_4\ : label is "lutpair10";
  attribute HLUTNM of \add_ln214_1_reg_2469[15]_i_5\ : label is "lutpair9";
  attribute HLUTNM of \add_ln214_1_reg_2469[15]_i_6\ : label is "lutpair13";
  attribute HLUTNM of \add_ln214_1_reg_2469[15]_i_7\ : label is "lutpair12";
  attribute HLUTNM of \add_ln214_1_reg_2469[15]_i_8\ : label is "lutpair11";
  attribute HLUTNM of \add_ln214_1_reg_2469[15]_i_9\ : label is "lutpair10";
  attribute HLUTNM of \add_ln214_1_reg_2469[19]_i_2\ : label is "lutpair16";
  attribute HLUTNM of \add_ln214_1_reg_2469[19]_i_3\ : label is "lutpair15";
  attribute HLUTNM of \add_ln214_1_reg_2469[19]_i_4\ : label is "lutpair14";
  attribute HLUTNM of \add_ln214_1_reg_2469[19]_i_5\ : label is "lutpair13";
  attribute HLUTNM of \add_ln214_1_reg_2469[19]_i_6\ : label is "lutpair17";
  attribute HLUTNM of \add_ln214_1_reg_2469[19]_i_7\ : label is "lutpair16";
  attribute HLUTNM of \add_ln214_1_reg_2469[19]_i_8\ : label is "lutpair15";
  attribute HLUTNM of \add_ln214_1_reg_2469[19]_i_9\ : label is "lutpair14";
  attribute HLUTNM of \add_ln214_1_reg_2469[23]_i_2\ : label is "lutpair20";
  attribute HLUTNM of \add_ln214_1_reg_2469[23]_i_3\ : label is "lutpair19";
  attribute HLUTNM of \add_ln214_1_reg_2469[23]_i_4\ : label is "lutpair18";
  attribute HLUTNM of \add_ln214_1_reg_2469[23]_i_5\ : label is "lutpair17";
  attribute HLUTNM of \add_ln214_1_reg_2469[23]_i_6\ : label is "lutpair21";
  attribute HLUTNM of \add_ln214_1_reg_2469[23]_i_7\ : label is "lutpair20";
  attribute HLUTNM of \add_ln214_1_reg_2469[23]_i_8\ : label is "lutpair19";
  attribute HLUTNM of \add_ln214_1_reg_2469[23]_i_9\ : label is "lutpair18";
  attribute HLUTNM of \add_ln214_1_reg_2469[27]_i_2\ : label is "lutpair24";
  attribute HLUTNM of \add_ln214_1_reg_2469[27]_i_3\ : label is "lutpair23";
  attribute HLUTNM of \add_ln214_1_reg_2469[27]_i_4\ : label is "lutpair22";
  attribute HLUTNM of \add_ln214_1_reg_2469[27]_i_5\ : label is "lutpair21";
  attribute HLUTNM of \add_ln214_1_reg_2469[27]_i_6\ : label is "lutpair25";
  attribute HLUTNM of \add_ln214_1_reg_2469[27]_i_7\ : label is "lutpair24";
  attribute HLUTNM of \add_ln214_1_reg_2469[27]_i_8\ : label is "lutpair23";
  attribute HLUTNM of \add_ln214_1_reg_2469[27]_i_9\ : label is "lutpair22";
  attribute HLUTNM of \add_ln214_1_reg_2469[31]_i_10\ : label is "lutpair26";
  attribute HLUTNM of \add_ln214_1_reg_2469[31]_i_4\ : label is "lutpair27";
  attribute HLUTNM of \add_ln214_1_reg_2469[31]_i_5\ : label is "lutpair26";
  attribute HLUTNM of \add_ln214_1_reg_2469[31]_i_6\ : label is "lutpair25";
  attribute HLUTNM of \add_ln214_1_reg_2469[31]_i_9\ : label is "lutpair27";
  attribute HLUTNM of \add_ln214_1_reg_2469[3]_i_2\ : label is "lutpair0";
  attribute HLUTNM of \add_ln214_1_reg_2469[3]_i_5\ : label is "lutpair1";
  attribute HLUTNM of \add_ln214_1_reg_2469[3]_i_6\ : label is "lutpair0";
  attribute HLUTNM of \add_ln214_1_reg_2469[7]_i_2\ : label is "lutpair4";
  attribute HLUTNM of \add_ln214_1_reg_2469[7]_i_3\ : label is "lutpair3";
  attribute HLUTNM of \add_ln214_1_reg_2469[7]_i_4\ : label is "lutpair2";
  attribute HLUTNM of \add_ln214_1_reg_2469[7]_i_5\ : label is "lutpair1";
  attribute HLUTNM of \add_ln214_1_reg_2469[7]_i_6\ : label is "lutpair5";
  attribute HLUTNM of \add_ln214_1_reg_2469[7]_i_7\ : label is "lutpair4";
  attribute HLUTNM of \add_ln214_1_reg_2469[7]_i_8\ : label is "lutpair3";
  attribute HLUTNM of \add_ln214_1_reg_2469[7]_i_9\ : label is "lutpair2";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[32]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \ireg[32]_i_2\ : label is "soft_lutpair37";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
\add_ln214_1_reg_2469[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_1_reg_2469_reg[31]\(10),
      I1 => in_data_A_0_TDATA_int(10),
      I2 => \add_ln214_1_reg_2469_reg[31]_0\(10),
      O => \add_ln214_1_reg_2469[11]_i_2_n_1\
    );
\add_ln214_1_reg_2469[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_1_reg_2469_reg[31]\(9),
      I1 => in_data_A_0_TDATA_int(9),
      I2 => \add_ln214_1_reg_2469_reg[31]_0\(9),
      O => \add_ln214_1_reg_2469[11]_i_3_n_1\
    );
\add_ln214_1_reg_2469[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_1_reg_2469_reg[31]\(8),
      I1 => in_data_A_0_TDATA_int(8),
      I2 => \add_ln214_1_reg_2469_reg[31]_0\(8),
      O => \add_ln214_1_reg_2469[11]_i_4_n_1\
    );
\add_ln214_1_reg_2469[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_1_reg_2469_reg[31]\(7),
      I1 => in_data_A_0_TDATA_int(7),
      I2 => \add_ln214_1_reg_2469_reg[31]_0\(7),
      O => \add_ln214_1_reg_2469[11]_i_5_n_1\
    );
\add_ln214_1_reg_2469[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_1_reg_2469_reg[31]\(11),
      I1 => in_data_A_0_TDATA_int(11),
      I2 => \add_ln214_1_reg_2469_reg[31]_0\(11),
      I3 => \add_ln214_1_reg_2469[11]_i_2_n_1\,
      O => \add_ln214_1_reg_2469[11]_i_6_n_1\
    );
\add_ln214_1_reg_2469[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_1_reg_2469_reg[31]\(10),
      I1 => in_data_A_0_TDATA_int(10),
      I2 => \add_ln214_1_reg_2469_reg[31]_0\(10),
      I3 => \add_ln214_1_reg_2469[11]_i_3_n_1\,
      O => \add_ln214_1_reg_2469[11]_i_7_n_1\
    );
\add_ln214_1_reg_2469[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_1_reg_2469_reg[31]\(9),
      I1 => in_data_A_0_TDATA_int(9),
      I2 => \add_ln214_1_reg_2469_reg[31]_0\(9),
      I3 => \add_ln214_1_reg_2469[11]_i_4_n_1\,
      O => \add_ln214_1_reg_2469[11]_i_8_n_1\
    );
\add_ln214_1_reg_2469[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_1_reg_2469_reg[31]\(8),
      I1 => in_data_A_0_TDATA_int(8),
      I2 => \add_ln214_1_reg_2469_reg[31]_0\(8),
      I3 => \add_ln214_1_reg_2469[11]_i_5_n_1\,
      O => \add_ln214_1_reg_2469[11]_i_9_n_1\
    );
\add_ln214_1_reg_2469[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_1_reg_2469_reg[31]\(14),
      I1 => in_data_A_0_TDATA_int(14),
      I2 => \add_ln214_1_reg_2469_reg[31]_0\(14),
      O => \add_ln214_1_reg_2469[15]_i_2_n_1\
    );
\add_ln214_1_reg_2469[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_1_reg_2469_reg[31]\(13),
      I1 => in_data_A_0_TDATA_int(13),
      I2 => \add_ln214_1_reg_2469_reg[31]_0\(13),
      O => \add_ln214_1_reg_2469[15]_i_3_n_1\
    );
\add_ln214_1_reg_2469[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_1_reg_2469_reg[31]\(12),
      I1 => in_data_A_0_TDATA_int(12),
      I2 => \add_ln214_1_reg_2469_reg[31]_0\(12),
      O => \add_ln214_1_reg_2469[15]_i_4_n_1\
    );
\add_ln214_1_reg_2469[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_1_reg_2469_reg[31]\(11),
      I1 => in_data_A_0_TDATA_int(11),
      I2 => \add_ln214_1_reg_2469_reg[31]_0\(11),
      O => \add_ln214_1_reg_2469[15]_i_5_n_1\
    );
\add_ln214_1_reg_2469[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_1_reg_2469_reg[31]\(15),
      I1 => in_data_A_0_TDATA_int(15),
      I2 => \add_ln214_1_reg_2469_reg[31]_0\(15),
      I3 => \add_ln214_1_reg_2469[15]_i_2_n_1\,
      O => \add_ln214_1_reg_2469[15]_i_6_n_1\
    );
\add_ln214_1_reg_2469[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_1_reg_2469_reg[31]\(14),
      I1 => in_data_A_0_TDATA_int(14),
      I2 => \add_ln214_1_reg_2469_reg[31]_0\(14),
      I3 => \add_ln214_1_reg_2469[15]_i_3_n_1\,
      O => \add_ln214_1_reg_2469[15]_i_7_n_1\
    );
\add_ln214_1_reg_2469[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_1_reg_2469_reg[31]\(13),
      I1 => in_data_A_0_TDATA_int(13),
      I2 => \add_ln214_1_reg_2469_reg[31]_0\(13),
      I3 => \add_ln214_1_reg_2469[15]_i_4_n_1\,
      O => \add_ln214_1_reg_2469[15]_i_8_n_1\
    );
\add_ln214_1_reg_2469[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_1_reg_2469_reg[31]\(12),
      I1 => in_data_A_0_TDATA_int(12),
      I2 => \add_ln214_1_reg_2469_reg[31]_0\(12),
      I3 => \add_ln214_1_reg_2469[15]_i_5_n_1\,
      O => \add_ln214_1_reg_2469[15]_i_9_n_1\
    );
\add_ln214_1_reg_2469[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_1_reg_2469_reg[31]\(18),
      I1 => in_data_A_0_TDATA_int(18),
      I2 => \add_ln214_1_reg_2469_reg[31]_0\(18),
      O => \add_ln214_1_reg_2469[19]_i_2_n_1\
    );
\add_ln214_1_reg_2469[19]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_1_reg_2469_reg[31]\(17),
      I1 => in_data_A_0_TDATA_int(17),
      I2 => \add_ln214_1_reg_2469_reg[31]_0\(17),
      O => \add_ln214_1_reg_2469[19]_i_3_n_1\
    );
\add_ln214_1_reg_2469[19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_1_reg_2469_reg[31]\(16),
      I1 => in_data_A_0_TDATA_int(16),
      I2 => \add_ln214_1_reg_2469_reg[31]_0\(16),
      O => \add_ln214_1_reg_2469[19]_i_4_n_1\
    );
\add_ln214_1_reg_2469[19]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_1_reg_2469_reg[31]\(15),
      I1 => in_data_A_0_TDATA_int(15),
      I2 => \add_ln214_1_reg_2469_reg[31]_0\(15),
      O => \add_ln214_1_reg_2469[19]_i_5_n_1\
    );
\add_ln214_1_reg_2469[19]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_1_reg_2469_reg[31]\(19),
      I1 => in_data_A_0_TDATA_int(19),
      I2 => \add_ln214_1_reg_2469_reg[31]_0\(19),
      I3 => \add_ln214_1_reg_2469[19]_i_2_n_1\,
      O => \add_ln214_1_reg_2469[19]_i_6_n_1\
    );
\add_ln214_1_reg_2469[19]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_1_reg_2469_reg[31]\(18),
      I1 => in_data_A_0_TDATA_int(18),
      I2 => \add_ln214_1_reg_2469_reg[31]_0\(18),
      I3 => \add_ln214_1_reg_2469[19]_i_3_n_1\,
      O => \add_ln214_1_reg_2469[19]_i_7_n_1\
    );
\add_ln214_1_reg_2469[19]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_1_reg_2469_reg[31]\(17),
      I1 => in_data_A_0_TDATA_int(17),
      I2 => \add_ln214_1_reg_2469_reg[31]_0\(17),
      I3 => \add_ln214_1_reg_2469[19]_i_4_n_1\,
      O => \add_ln214_1_reg_2469[19]_i_8_n_1\
    );
\add_ln214_1_reg_2469[19]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_1_reg_2469_reg[31]\(16),
      I1 => in_data_A_0_TDATA_int(16),
      I2 => \add_ln214_1_reg_2469_reg[31]_0\(16),
      I3 => \add_ln214_1_reg_2469[19]_i_5_n_1\,
      O => \add_ln214_1_reg_2469[19]_i_9_n_1\
    );
\add_ln214_1_reg_2469[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_1_reg_2469_reg[31]\(22),
      I1 => in_data_A_0_TDATA_int(22),
      I2 => \add_ln214_1_reg_2469_reg[31]_0\(22),
      O => \add_ln214_1_reg_2469[23]_i_2_n_1\
    );
\add_ln214_1_reg_2469[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_1_reg_2469_reg[31]\(21),
      I1 => in_data_A_0_TDATA_int(21),
      I2 => \add_ln214_1_reg_2469_reg[31]_0\(21),
      O => \add_ln214_1_reg_2469[23]_i_3_n_1\
    );
\add_ln214_1_reg_2469[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_1_reg_2469_reg[31]\(20),
      I1 => in_data_A_0_TDATA_int(20),
      I2 => \add_ln214_1_reg_2469_reg[31]_0\(20),
      O => \add_ln214_1_reg_2469[23]_i_4_n_1\
    );
\add_ln214_1_reg_2469[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_1_reg_2469_reg[31]\(19),
      I1 => in_data_A_0_TDATA_int(19),
      I2 => \add_ln214_1_reg_2469_reg[31]_0\(19),
      O => \add_ln214_1_reg_2469[23]_i_5_n_1\
    );
\add_ln214_1_reg_2469[23]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_1_reg_2469_reg[31]\(23),
      I1 => in_data_A_0_TDATA_int(23),
      I2 => \add_ln214_1_reg_2469_reg[31]_0\(23),
      I3 => \add_ln214_1_reg_2469[23]_i_2_n_1\,
      O => \add_ln214_1_reg_2469[23]_i_6_n_1\
    );
\add_ln214_1_reg_2469[23]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_1_reg_2469_reg[31]\(22),
      I1 => in_data_A_0_TDATA_int(22),
      I2 => \add_ln214_1_reg_2469_reg[31]_0\(22),
      I3 => \add_ln214_1_reg_2469[23]_i_3_n_1\,
      O => \add_ln214_1_reg_2469[23]_i_7_n_1\
    );
\add_ln214_1_reg_2469[23]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_1_reg_2469_reg[31]\(21),
      I1 => in_data_A_0_TDATA_int(21),
      I2 => \add_ln214_1_reg_2469_reg[31]_0\(21),
      I3 => \add_ln214_1_reg_2469[23]_i_4_n_1\,
      O => \add_ln214_1_reg_2469[23]_i_8_n_1\
    );
\add_ln214_1_reg_2469[23]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_1_reg_2469_reg[31]\(20),
      I1 => in_data_A_0_TDATA_int(20),
      I2 => \add_ln214_1_reg_2469_reg[31]_0\(20),
      I3 => \add_ln214_1_reg_2469[23]_i_5_n_1\,
      O => \add_ln214_1_reg_2469[23]_i_9_n_1\
    );
\add_ln214_1_reg_2469[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_1_reg_2469_reg[31]\(26),
      I1 => in_data_A_0_TDATA_int(26),
      I2 => \add_ln214_1_reg_2469_reg[31]_0\(26),
      O => \add_ln214_1_reg_2469[27]_i_2_n_1\
    );
\add_ln214_1_reg_2469[27]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_1_reg_2469_reg[31]\(25),
      I1 => in_data_A_0_TDATA_int(25),
      I2 => \add_ln214_1_reg_2469_reg[31]_0\(25),
      O => \add_ln214_1_reg_2469[27]_i_3_n_1\
    );
\add_ln214_1_reg_2469[27]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_1_reg_2469_reg[31]\(24),
      I1 => in_data_A_0_TDATA_int(24),
      I2 => \add_ln214_1_reg_2469_reg[31]_0\(24),
      O => \add_ln214_1_reg_2469[27]_i_4_n_1\
    );
\add_ln214_1_reg_2469[27]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_1_reg_2469_reg[31]\(23),
      I1 => in_data_A_0_TDATA_int(23),
      I2 => \add_ln214_1_reg_2469_reg[31]_0\(23),
      O => \add_ln214_1_reg_2469[27]_i_5_n_1\
    );
\add_ln214_1_reg_2469[27]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_1_reg_2469_reg[31]\(27),
      I1 => in_data_A_0_TDATA_int(27),
      I2 => \add_ln214_1_reg_2469_reg[31]_0\(27),
      I3 => \add_ln214_1_reg_2469[27]_i_2_n_1\,
      O => \add_ln214_1_reg_2469[27]_i_6_n_1\
    );
\add_ln214_1_reg_2469[27]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_1_reg_2469_reg[31]\(26),
      I1 => in_data_A_0_TDATA_int(26),
      I2 => \add_ln214_1_reg_2469_reg[31]_0\(26),
      I3 => \add_ln214_1_reg_2469[27]_i_3_n_1\,
      O => \add_ln214_1_reg_2469[27]_i_7_n_1\
    );
\add_ln214_1_reg_2469[27]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_1_reg_2469_reg[31]\(25),
      I1 => in_data_A_0_TDATA_int(25),
      I2 => \add_ln214_1_reg_2469_reg[31]_0\(25),
      I3 => \add_ln214_1_reg_2469[27]_i_4_n_1\,
      O => \add_ln214_1_reg_2469[27]_i_8_n_1\
    );
\add_ln214_1_reg_2469[27]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_1_reg_2469_reg[31]\(24),
      I1 => in_data_A_0_TDATA_int(24),
      I2 => \add_ln214_1_reg_2469_reg[31]_0\(24),
      I3 => \add_ln214_1_reg_2469[27]_i_5_n_1\,
      O => \add_ln214_1_reg_2469[27]_i_9_n_1\
    );
\add_ln214_1_reg_2469[31]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_1_reg_2469_reg[31]\(28),
      I1 => in_data_A_0_TDATA_int(28),
      I2 => \add_ln214_1_reg_2469_reg[31]_0\(28),
      I3 => \add_ln214_1_reg_2469[31]_i_6_n_1\,
      O => \add_ln214_1_reg_2469[31]_i_10_n_1\
    );
\add_ln214_1_reg_2469[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_1_reg_2469_reg[31]\(29),
      I1 => in_data_A_0_TDATA_int(29),
      I2 => \add_ln214_1_reg_2469_reg[31]_0\(29),
      O => \add_ln214_1_reg_2469[31]_i_4_n_1\
    );
\add_ln214_1_reg_2469[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_1_reg_2469_reg[31]\(28),
      I1 => in_data_A_0_TDATA_int(28),
      I2 => \add_ln214_1_reg_2469_reg[31]_0\(28),
      O => \add_ln214_1_reg_2469[31]_i_5_n_1\
    );
\add_ln214_1_reg_2469[31]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_1_reg_2469_reg[31]\(27),
      I1 => in_data_A_0_TDATA_int(27),
      I2 => \add_ln214_1_reg_2469_reg[31]_0\(27),
      O => \add_ln214_1_reg_2469[31]_i_6_n_1\
    );
\add_ln214_1_reg_2469[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_1_reg_2469[31]_i_4_n_1\,
      I1 => \^q\(0),
      I2 => \add_ln214_1_reg_2469_reg[31]\(30),
      I3 => \add_ln214_1_reg_2469_reg[31]_0\(30),
      O => \add_ln214_1_reg_2469[31]_i_8_n_1\
    );
\add_ln214_1_reg_2469[31]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_1_reg_2469_reg[31]\(29),
      I1 => in_data_A_0_TDATA_int(29),
      I2 => \add_ln214_1_reg_2469_reg[31]_0\(29),
      I3 => \add_ln214_1_reg_2469[31]_i_5_n_1\,
      O => \add_ln214_1_reg_2469[31]_i_9_n_1\
    );
\add_ln214_1_reg_2469[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_1_reg_2469_reg[31]\(2),
      I1 => in_data_A_0_TDATA_int(2),
      I2 => \add_ln214_1_reg_2469_reg[31]_0\(2),
      O => \add_ln214_1_reg_2469[3]_i_2_n_1\
    );
\add_ln214_1_reg_2469[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_1_reg_2469_reg[31]\(1),
      I1 => in_data_A_0_TDATA_int(1),
      I2 => \add_ln214_1_reg_2469_reg[31]_0\(1),
      O => \add_ln214_1_reg_2469[3]_i_3_n_1\
    );
\add_ln214_1_reg_2469[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_1_reg_2469_reg[31]\(0),
      I1 => in_data_A_0_TDATA_int(0),
      I2 => \add_ln214_1_reg_2469_reg[31]_0\(0),
      O => \add_ln214_1_reg_2469[3]_i_4_n_1\
    );
\add_ln214_1_reg_2469[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_1_reg_2469_reg[31]\(3),
      I1 => in_data_A_0_TDATA_int(3),
      I2 => \add_ln214_1_reg_2469_reg[31]_0\(3),
      I3 => \add_ln214_1_reg_2469[3]_i_2_n_1\,
      O => \add_ln214_1_reg_2469[3]_i_5_n_1\
    );
\add_ln214_1_reg_2469[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_1_reg_2469_reg[31]\(2),
      I1 => in_data_A_0_TDATA_int(2),
      I2 => \add_ln214_1_reg_2469_reg[31]_0\(2),
      I3 => \add_ln214_1_reg_2469[3]_i_3_n_1\,
      O => \add_ln214_1_reg_2469[3]_i_6_n_1\
    );
\add_ln214_1_reg_2469[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_1_reg_2469_reg[31]\(1),
      I1 => in_data_A_0_TDATA_int(1),
      I2 => \add_ln214_1_reg_2469_reg[31]_0\(1),
      I3 => \add_ln214_1_reg_2469[3]_i_4_n_1\,
      O => \add_ln214_1_reg_2469[3]_i_7_n_1\
    );
\add_ln214_1_reg_2469[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \add_ln214_1_reg_2469_reg[31]\(0),
      I1 => in_data_A_0_TDATA_int(0),
      I2 => \add_ln214_1_reg_2469_reg[31]_0\(0),
      O => \add_ln214_1_reg_2469[3]_i_8_n_1\
    );
\add_ln214_1_reg_2469[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_1_reg_2469_reg[31]\(6),
      I1 => in_data_A_0_TDATA_int(6),
      I2 => \add_ln214_1_reg_2469_reg[31]_0\(6),
      O => \add_ln214_1_reg_2469[7]_i_2_n_1\
    );
\add_ln214_1_reg_2469[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_1_reg_2469_reg[31]\(5),
      I1 => in_data_A_0_TDATA_int(5),
      I2 => \add_ln214_1_reg_2469_reg[31]_0\(5),
      O => \add_ln214_1_reg_2469[7]_i_3_n_1\
    );
\add_ln214_1_reg_2469[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_1_reg_2469_reg[31]\(4),
      I1 => in_data_A_0_TDATA_int(4),
      I2 => \add_ln214_1_reg_2469_reg[31]_0\(4),
      O => \add_ln214_1_reg_2469[7]_i_4_n_1\
    );
\add_ln214_1_reg_2469[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln214_1_reg_2469_reg[31]\(3),
      I1 => in_data_A_0_TDATA_int(3),
      I2 => \add_ln214_1_reg_2469_reg[31]_0\(3),
      O => \add_ln214_1_reg_2469[7]_i_5_n_1\
    );
\add_ln214_1_reg_2469[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_1_reg_2469_reg[31]\(7),
      I1 => in_data_A_0_TDATA_int(7),
      I2 => \add_ln214_1_reg_2469_reg[31]_0\(7),
      I3 => \add_ln214_1_reg_2469[7]_i_2_n_1\,
      O => \add_ln214_1_reg_2469[7]_i_6_n_1\
    );
\add_ln214_1_reg_2469[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_1_reg_2469_reg[31]\(6),
      I1 => in_data_A_0_TDATA_int(6),
      I2 => \add_ln214_1_reg_2469_reg[31]_0\(6),
      I3 => \add_ln214_1_reg_2469[7]_i_3_n_1\,
      O => \add_ln214_1_reg_2469[7]_i_7_n_1\
    );
\add_ln214_1_reg_2469[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_1_reg_2469_reg[31]\(5),
      I1 => in_data_A_0_TDATA_int(5),
      I2 => \add_ln214_1_reg_2469_reg[31]_0\(5),
      I3 => \add_ln214_1_reg_2469[7]_i_4_n_1\,
      O => \add_ln214_1_reg_2469[7]_i_8_n_1\
    );
\add_ln214_1_reg_2469[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln214_1_reg_2469_reg[31]\(4),
      I1 => in_data_A_0_TDATA_int(4),
      I2 => \add_ln214_1_reg_2469_reg[31]_0\(4),
      I3 => \add_ln214_1_reg_2469[7]_i_5_n_1\,
      O => \add_ln214_1_reg_2469[7]_i_9_n_1\
    );
\add_ln214_1_reg_2469_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln214_1_reg_2469_reg[7]_i_1_n_1\,
      CO(3) => \add_ln214_1_reg_2469_reg[11]_i_1_n_1\,
      CO(2) => \add_ln214_1_reg_2469_reg[11]_i_1_n_2\,
      CO(1) => \add_ln214_1_reg_2469_reg[11]_i_1_n_3\,
      CO(0) => \add_ln214_1_reg_2469_reg[11]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln214_1_reg_2469[11]_i_2_n_1\,
      DI(2) => \add_ln214_1_reg_2469[11]_i_3_n_1\,
      DI(1) => \add_ln214_1_reg_2469[11]_i_4_n_1\,
      DI(0) => \add_ln214_1_reg_2469[11]_i_5_n_1\,
      O(3 downto 0) => D(11 downto 8),
      S(3) => \add_ln214_1_reg_2469[11]_i_6_n_1\,
      S(2) => \add_ln214_1_reg_2469[11]_i_7_n_1\,
      S(1) => \add_ln214_1_reg_2469[11]_i_8_n_1\,
      S(0) => \add_ln214_1_reg_2469[11]_i_9_n_1\
    );
\add_ln214_1_reg_2469_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln214_1_reg_2469_reg[11]_i_1_n_1\,
      CO(3) => \add_ln214_1_reg_2469_reg[15]_i_1_n_1\,
      CO(2) => \add_ln214_1_reg_2469_reg[15]_i_1_n_2\,
      CO(1) => \add_ln214_1_reg_2469_reg[15]_i_1_n_3\,
      CO(0) => \add_ln214_1_reg_2469_reg[15]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln214_1_reg_2469[15]_i_2_n_1\,
      DI(2) => \add_ln214_1_reg_2469[15]_i_3_n_1\,
      DI(1) => \add_ln214_1_reg_2469[15]_i_4_n_1\,
      DI(0) => \add_ln214_1_reg_2469[15]_i_5_n_1\,
      O(3 downto 0) => D(15 downto 12),
      S(3) => \add_ln214_1_reg_2469[15]_i_6_n_1\,
      S(2) => \add_ln214_1_reg_2469[15]_i_7_n_1\,
      S(1) => \add_ln214_1_reg_2469[15]_i_8_n_1\,
      S(0) => \add_ln214_1_reg_2469[15]_i_9_n_1\
    );
\add_ln214_1_reg_2469_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln214_1_reg_2469_reg[15]_i_1_n_1\,
      CO(3) => \add_ln214_1_reg_2469_reg[19]_i_1_n_1\,
      CO(2) => \add_ln214_1_reg_2469_reg[19]_i_1_n_2\,
      CO(1) => \add_ln214_1_reg_2469_reg[19]_i_1_n_3\,
      CO(0) => \add_ln214_1_reg_2469_reg[19]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln214_1_reg_2469[19]_i_2_n_1\,
      DI(2) => \add_ln214_1_reg_2469[19]_i_3_n_1\,
      DI(1) => \add_ln214_1_reg_2469[19]_i_4_n_1\,
      DI(0) => \add_ln214_1_reg_2469[19]_i_5_n_1\,
      O(3 downto 0) => D(19 downto 16),
      S(3) => \add_ln214_1_reg_2469[19]_i_6_n_1\,
      S(2) => \add_ln214_1_reg_2469[19]_i_7_n_1\,
      S(1) => \add_ln214_1_reg_2469[19]_i_8_n_1\,
      S(0) => \add_ln214_1_reg_2469[19]_i_9_n_1\
    );
\add_ln214_1_reg_2469_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln214_1_reg_2469_reg[19]_i_1_n_1\,
      CO(3) => \add_ln214_1_reg_2469_reg[23]_i_1_n_1\,
      CO(2) => \add_ln214_1_reg_2469_reg[23]_i_1_n_2\,
      CO(1) => \add_ln214_1_reg_2469_reg[23]_i_1_n_3\,
      CO(0) => \add_ln214_1_reg_2469_reg[23]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln214_1_reg_2469[23]_i_2_n_1\,
      DI(2) => \add_ln214_1_reg_2469[23]_i_3_n_1\,
      DI(1) => \add_ln214_1_reg_2469[23]_i_4_n_1\,
      DI(0) => \add_ln214_1_reg_2469[23]_i_5_n_1\,
      O(3 downto 0) => D(23 downto 20),
      S(3) => \add_ln214_1_reg_2469[23]_i_6_n_1\,
      S(2) => \add_ln214_1_reg_2469[23]_i_7_n_1\,
      S(1) => \add_ln214_1_reg_2469[23]_i_8_n_1\,
      S(0) => \add_ln214_1_reg_2469[23]_i_9_n_1\
    );
\add_ln214_1_reg_2469_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln214_1_reg_2469_reg[23]_i_1_n_1\,
      CO(3) => \add_ln214_1_reg_2469_reg[27]_i_1_n_1\,
      CO(2) => \add_ln214_1_reg_2469_reg[27]_i_1_n_2\,
      CO(1) => \add_ln214_1_reg_2469_reg[27]_i_1_n_3\,
      CO(0) => \add_ln214_1_reg_2469_reg[27]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln214_1_reg_2469[27]_i_2_n_1\,
      DI(2) => \add_ln214_1_reg_2469[27]_i_3_n_1\,
      DI(1) => \add_ln214_1_reg_2469[27]_i_4_n_1\,
      DI(0) => \add_ln214_1_reg_2469[27]_i_5_n_1\,
      O(3 downto 0) => D(27 downto 24),
      S(3) => \add_ln214_1_reg_2469[27]_i_6_n_1\,
      S(2) => \add_ln214_1_reg_2469[27]_i_7_n_1\,
      S(1) => \add_ln214_1_reg_2469[27]_i_8_n_1\,
      S(0) => \add_ln214_1_reg_2469[27]_i_9_n_1\
    );
\add_ln214_1_reg_2469_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln214_1_reg_2469_reg[27]_i_1_n_1\,
      CO(3) => \NLW_add_ln214_1_reg_2469_reg[31]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \add_ln214_1_reg_2469_reg[31]_i_2_n_2\,
      CO(1) => \add_ln214_1_reg_2469_reg[31]_i_2_n_3\,
      CO(0) => \add_ln214_1_reg_2469_reg[31]_i_2_n_4\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \add_ln214_1_reg_2469[31]_i_4_n_1\,
      DI(1) => \add_ln214_1_reg_2469[31]_i_5_n_1\,
      DI(0) => \add_ln214_1_reg_2469[31]_i_6_n_1\,
      O(3 downto 0) => D(31 downto 28),
      S(3) => S(0),
      S(2) => \add_ln214_1_reg_2469[31]_i_8_n_1\,
      S(1) => \add_ln214_1_reg_2469[31]_i_9_n_1\,
      S(0) => \add_ln214_1_reg_2469[31]_i_10_n_1\
    );
\add_ln214_1_reg_2469_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln214_1_reg_2469_reg[3]_i_1_n_1\,
      CO(2) => \add_ln214_1_reg_2469_reg[3]_i_1_n_2\,
      CO(1) => \add_ln214_1_reg_2469_reg[3]_i_1_n_3\,
      CO(0) => \add_ln214_1_reg_2469_reg[3]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln214_1_reg_2469[3]_i_2_n_1\,
      DI(2) => \add_ln214_1_reg_2469[3]_i_3_n_1\,
      DI(1) => \add_ln214_1_reg_2469[3]_i_4_n_1\,
      DI(0) => '0',
      O(3 downto 0) => D(3 downto 0),
      S(3) => \add_ln214_1_reg_2469[3]_i_5_n_1\,
      S(2) => \add_ln214_1_reg_2469[3]_i_6_n_1\,
      S(1) => \add_ln214_1_reg_2469[3]_i_7_n_1\,
      S(0) => \add_ln214_1_reg_2469[3]_i_8_n_1\
    );
\add_ln214_1_reg_2469_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln214_1_reg_2469_reg[3]_i_1_n_1\,
      CO(3) => \add_ln214_1_reg_2469_reg[7]_i_1_n_1\,
      CO(2) => \add_ln214_1_reg_2469_reg[7]_i_1_n_2\,
      CO(1) => \add_ln214_1_reg_2469_reg[7]_i_1_n_3\,
      CO(0) => \add_ln214_1_reg_2469_reg[7]_i_1_n_4\,
      CYINIT => '0',
      DI(3) => \add_ln214_1_reg_2469[7]_i_2_n_1\,
      DI(2) => \add_ln214_1_reg_2469[7]_i_3_n_1\,
      DI(1) => \add_ln214_1_reg_2469[7]_i_4_n_1\,
      DI(0) => \add_ln214_1_reg_2469[7]_i_5_n_1\,
      O(3 downto 0) => D(7 downto 4),
      S(3) => \add_ln214_1_reg_2469[7]_i_6_n_1\,
      S(2) => \add_ln214_1_reg_2469[7]_i_7_n_1\,
      S(1) => \add_ln214_1_reg_2469[7]_i_8_n_1\,
      S(0) => \add_ln214_1_reg_2469[7]_i_9_n_1\
    );
\ireg[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => in_data_A_0_TREADY_int,
      I1 => \^q\(2),
      I2 => \ireg_reg[0]\(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[32]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^q\(2),
      I1 => in_data_A_0_TREADY_int,
      I2 => \ireg_reg[0]\(0),
      O => E(0)
    );
\odata[32]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \^q\(2),
      I1 => in_data_A_0_TREADY_int,
      O => \p_0_in__0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(0),
      Q => in_data_A_0_TDATA_int(0),
      R => ap_rst_n_inv
    );
\odata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(10),
      Q => in_data_A_0_TDATA_int(10),
      R => ap_rst_n_inv
    );
\odata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(11),
      Q => in_data_A_0_TDATA_int(11),
      R => ap_rst_n_inv
    );
\odata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(12),
      Q => in_data_A_0_TDATA_int(12),
      R => ap_rst_n_inv
    );
\odata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(13),
      Q => in_data_A_0_TDATA_int(13),
      R => ap_rst_n_inv
    );
\odata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(14),
      Q => in_data_A_0_TDATA_int(14),
      R => ap_rst_n_inv
    );
\odata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(15),
      Q => in_data_A_0_TDATA_int(15),
      R => ap_rst_n_inv
    );
\odata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(16),
      Q => in_data_A_0_TDATA_int(16),
      R => ap_rst_n_inv
    );
\odata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(17),
      Q => in_data_A_0_TDATA_int(17),
      R => ap_rst_n_inv
    );
\odata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(18),
      Q => in_data_A_0_TDATA_int(18),
      R => ap_rst_n_inv
    );
\odata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(19),
      Q => in_data_A_0_TDATA_int(19),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(1),
      Q => in_data_A_0_TDATA_int(1),
      R => ap_rst_n_inv
    );
\odata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(20),
      Q => in_data_A_0_TDATA_int(20),
      R => ap_rst_n_inv
    );
\odata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(21),
      Q => in_data_A_0_TDATA_int(21),
      R => ap_rst_n_inv
    );
\odata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(22),
      Q => in_data_A_0_TDATA_int(22),
      R => ap_rst_n_inv
    );
\odata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(23),
      Q => in_data_A_0_TDATA_int(23),
      R => ap_rst_n_inv
    );
\odata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(24),
      Q => in_data_A_0_TDATA_int(24),
      R => ap_rst_n_inv
    );
\odata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(25),
      Q => in_data_A_0_TDATA_int(25),
      R => ap_rst_n_inv
    );
\odata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(26),
      Q => in_data_A_0_TDATA_int(26),
      R => ap_rst_n_inv
    );
\odata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(27),
      Q => in_data_A_0_TDATA_int(27),
      R => ap_rst_n_inv
    );
\odata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(28),
      Q => in_data_A_0_TDATA_int(28),
      R => ap_rst_n_inv
    );
\odata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(29),
      Q => in_data_A_0_TDATA_int(29),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(2),
      Q => in_data_A_0_TDATA_int(2),
      R => ap_rst_n_inv
    );
\odata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(30),
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\odata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(31),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\odata_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(32),
      Q => \^q\(2),
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(3),
      Q => in_data_A_0_TDATA_int(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(4),
      Q => in_data_A_0_TDATA_int(4),
      R => ap_rst_n_inv
    );
\odata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(5),
      Q => in_data_A_0_TDATA_int(5),
      R => ap_rst_n_inv
    );
\odata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(6),
      Q => in_data_A_0_TDATA_int(6),
      R => ap_rst_n_inv
    );
\odata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(7),
      Q => in_data_A_0_TDATA_int(7),
      R => ap_rst_n_inv
    );
\odata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(8),
      Q => in_data_A_0_TDATA_int(8),
      R => ap_rst_n_inv
    );
\odata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => \odata_reg[32]_0\(9),
      Q => in_data_A_0_TDATA_int(9),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized0\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_9_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_9_TREADY : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized0\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized0\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized0\ is
  signal \odata_reg_n_1_[4]\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[4]_i_1__56\ : label is "soft_lutpair1136";
  attribute SOFT_HLUTNM of \ireg[4]_i_2__56\ : label is "soft_lutpair1136";
begin
\ireg[4]_i_1__56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => out_data_9_TREADY,
      I1 => \odata_reg_n_1_[4]\,
      I2 => Q(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[4]_i_2__56\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => out_data_9_TREADY,
      I2 => Q(0),
      O => E(0)
    );
\odata[3]_i_1__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => out_data_9_TREADY,
      O => \p_0_in__0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(0),
      Q => out_data_9_TSTRB(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(1),
      Q => out_data_9_TSTRB(1),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(2),
      Q => out_data_9_TSTRB(2),
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(3),
      Q => out_data_9_TSTRB(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(4),
      Q => \odata_reg_n_1_[4]\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized0_240\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_9_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_9_TREADY : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized0_240\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized0_240\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized0_240\ is
  signal \odata_reg_n_1_[4]\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[4]_i_1__40\ : label is "soft_lutpair1132";
  attribute SOFT_HLUTNM of \ireg[4]_i_2__40\ : label is "soft_lutpair1132";
begin
\ireg[4]_i_1__40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => out_data_9_TREADY,
      I1 => \odata_reg_n_1_[4]\,
      I2 => Q(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[4]_i_2__40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => out_data_9_TREADY,
      I2 => Q(0),
      O => E(0)
    );
\odata[3]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => out_data_9_TREADY,
      O => \p_0_in__0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(0),
      Q => out_data_9_TKEEP(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(1),
      Q => out_data_9_TKEEP(1),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(2),
      Q => out_data_9_TKEEP(2),
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(3),
      Q => out_data_9_TKEEP(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(4),
      Q => \odata_reg_n_1_[4]\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized0_248\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_8_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_8_TREADY : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized0_248\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized0_248\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized0_248\ is
  signal \odata_reg_n_1_[4]\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[4]_i_1__55\ : label is "soft_lutpair1109";
  attribute SOFT_HLUTNM of \ireg[4]_i_2__55\ : label is "soft_lutpair1109";
begin
\ireg[4]_i_1__55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => out_data_8_TREADY,
      I1 => \odata_reg_n_1_[4]\,
      I2 => Q(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[4]_i_2__55\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => out_data_8_TREADY,
      I2 => Q(0),
      O => E(0)
    );
\odata[3]_i_1__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => out_data_8_TREADY,
      O => \p_0_in__0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(0),
      Q => out_data_8_TSTRB(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(1),
      Q => out_data_8_TSTRB(1),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(2),
      Q => out_data_8_TSTRB(2),
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(3),
      Q => out_data_8_TSTRB(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(4),
      Q => \odata_reg_n_1_[4]\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized0_252\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_8_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_8_TREADY : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized0_252\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized0_252\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized0_252\ is
  signal \odata_reg_n_1_[4]\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[4]_i_1__39\ : label is "soft_lutpair1105";
  attribute SOFT_HLUTNM of \ireg[4]_i_2__39\ : label is "soft_lutpair1105";
begin
\ireg[4]_i_1__39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => out_data_8_TREADY,
      I1 => \odata_reg_n_1_[4]\,
      I2 => Q(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[4]_i_2__39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => out_data_8_TREADY,
      I2 => Q(0),
      O => E(0)
    );
\odata[3]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => out_data_8_TREADY,
      O => \p_0_in__0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(0),
      Q => out_data_8_TKEEP(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(1),
      Q => out_data_8_TKEEP(1),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(2),
      Q => out_data_8_TKEEP(2),
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(3),
      Q => out_data_8_TKEEP(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(4),
      Q => \odata_reg_n_1_[4]\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized0_262\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_7_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_7_TREADY : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized0_262\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized0_262\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized0_262\ is
  signal \odata_reg_n_1_[4]\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[4]_i_1__54\ : label is "soft_lutpair1082";
  attribute SOFT_HLUTNM of \ireg[4]_i_2__54\ : label is "soft_lutpair1082";
begin
\ireg[4]_i_1__54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => out_data_7_TREADY,
      I1 => \odata_reg_n_1_[4]\,
      I2 => Q(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[4]_i_2__54\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => out_data_7_TREADY,
      I2 => Q(0),
      O => E(0)
    );
\odata[3]_i_1__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => out_data_7_TREADY,
      O => \p_0_in__0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(0),
      Q => out_data_7_TSTRB(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(1),
      Q => out_data_7_TSTRB(1),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(2),
      Q => out_data_7_TSTRB(2),
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(3),
      Q => out_data_7_TSTRB(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(4),
      Q => \odata_reg_n_1_[4]\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized0_266\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_7_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_7_TREADY : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized0_266\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized0_266\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized0_266\ is
  signal \odata_reg_n_1_[4]\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[4]_i_1__38\ : label is "soft_lutpair1078";
  attribute SOFT_HLUTNM of \ireg[4]_i_2__38\ : label is "soft_lutpair1078";
begin
\ireg[4]_i_1__38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => out_data_7_TREADY,
      I1 => \odata_reg_n_1_[4]\,
      I2 => Q(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[4]_i_2__38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => out_data_7_TREADY,
      I2 => Q(0),
      O => E(0)
    );
\odata[3]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => out_data_7_TREADY,
      O => \p_0_in__0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(0),
      Q => out_data_7_TKEEP(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(1),
      Q => out_data_7_TKEEP(1),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(2),
      Q => out_data_7_TKEEP(2),
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(3),
      Q => out_data_7_TKEEP(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(4),
      Q => \odata_reg_n_1_[4]\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized0_276\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_6_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_6_TREADY : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized0_276\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized0_276\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized0_276\ is
  signal \odata_reg_n_1_[4]\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[4]_i_1__53\ : label is "soft_lutpair1055";
  attribute SOFT_HLUTNM of \ireg[4]_i_2__53\ : label is "soft_lutpair1055";
begin
\ireg[4]_i_1__53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => out_data_6_TREADY,
      I1 => \odata_reg_n_1_[4]\,
      I2 => Q(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[4]_i_2__53\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => out_data_6_TREADY,
      I2 => Q(0),
      O => E(0)
    );
\odata[3]_i_1__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => out_data_6_TREADY,
      O => \p_0_in__0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(0),
      Q => out_data_6_TSTRB(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(1),
      Q => out_data_6_TSTRB(1),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(2),
      Q => out_data_6_TSTRB(2),
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(3),
      Q => out_data_6_TSTRB(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(4),
      Q => \odata_reg_n_1_[4]\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized0_280\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_6_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_6_TREADY : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized0_280\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized0_280\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized0_280\ is
  signal \odata_reg_n_1_[4]\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[4]_i_1__37\ : label is "soft_lutpair1051";
  attribute SOFT_HLUTNM of \ireg[4]_i_2__37\ : label is "soft_lutpair1051";
begin
\ireg[4]_i_1__37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => out_data_6_TREADY,
      I1 => \odata_reg_n_1_[4]\,
      I2 => Q(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[4]_i_2__37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => out_data_6_TREADY,
      I2 => Q(0),
      O => E(0)
    );
\odata[3]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => out_data_6_TREADY,
      O => \p_0_in__0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(0),
      Q => out_data_6_TKEEP(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(1),
      Q => out_data_6_TKEEP(1),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(2),
      Q => out_data_6_TKEEP(2),
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(3),
      Q => out_data_6_TKEEP(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(4),
      Q => \odata_reg_n_1_[4]\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized0_290\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_5_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_5_TREADY : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized0_290\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized0_290\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized0_290\ is
  signal \odata_reg_n_1_[4]\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[4]_i_1__52\ : label is "soft_lutpair1028";
  attribute SOFT_HLUTNM of \ireg[4]_i_2__52\ : label is "soft_lutpair1028";
begin
\ireg[4]_i_1__52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => out_data_5_TREADY,
      I1 => \odata_reg_n_1_[4]\,
      I2 => Q(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[4]_i_2__52\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => out_data_5_TREADY,
      I2 => Q(0),
      O => E(0)
    );
\odata[3]_i_1__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => out_data_5_TREADY,
      O => \p_0_in__0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(0),
      Q => out_data_5_TSTRB(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(1),
      Q => out_data_5_TSTRB(1),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(2),
      Q => out_data_5_TSTRB(2),
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(3),
      Q => out_data_5_TSTRB(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(4),
      Q => \odata_reg_n_1_[4]\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized0_294\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_5_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_5_TREADY : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized0_294\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized0_294\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized0_294\ is
  signal \odata_reg_n_1_[4]\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[4]_i_1__36\ : label is "soft_lutpair1024";
  attribute SOFT_HLUTNM of \ireg[4]_i_2__36\ : label is "soft_lutpair1024";
begin
\ireg[4]_i_1__36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => out_data_5_TREADY,
      I1 => \odata_reg_n_1_[4]\,
      I2 => Q(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[4]_i_2__36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => out_data_5_TREADY,
      I2 => Q(0),
      O => E(0)
    );
\odata[3]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => out_data_5_TREADY,
      O => \p_0_in__0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(0),
      Q => out_data_5_TKEEP(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(1),
      Q => out_data_5_TKEEP(1),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(2),
      Q => out_data_5_TKEEP(2),
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(3),
      Q => out_data_5_TKEEP(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(4),
      Q => \odata_reg_n_1_[4]\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized0_304\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_4_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_4_TREADY : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized0_304\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized0_304\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized0_304\ is
  signal \odata_reg_n_1_[4]\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[4]_i_1__51\ : label is "soft_lutpair1001";
  attribute SOFT_HLUTNM of \ireg[4]_i_2__51\ : label is "soft_lutpair1001";
begin
\ireg[4]_i_1__51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => out_data_4_TREADY,
      I1 => \odata_reg_n_1_[4]\,
      I2 => Q(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[4]_i_2__51\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => out_data_4_TREADY,
      I2 => Q(0),
      O => E(0)
    );
\odata[3]_i_1__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => out_data_4_TREADY,
      O => \p_0_in__0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(0),
      Q => out_data_4_TSTRB(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(1),
      Q => out_data_4_TSTRB(1),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(2),
      Q => out_data_4_TSTRB(2),
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(3),
      Q => out_data_4_TSTRB(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(4),
      Q => \odata_reg_n_1_[4]\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized0_308\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_4_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_4_TREADY : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized0_308\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized0_308\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized0_308\ is
  signal \odata_reg_n_1_[4]\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[4]_i_1__35\ : label is "soft_lutpair997";
  attribute SOFT_HLUTNM of \ireg[4]_i_2__35\ : label is "soft_lutpair997";
begin
\ireg[4]_i_1__35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => out_data_4_TREADY,
      I1 => \odata_reg_n_1_[4]\,
      I2 => Q(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[4]_i_2__35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => out_data_4_TREADY,
      I2 => Q(0),
      O => E(0)
    );
\odata[3]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => out_data_4_TREADY,
      O => \p_0_in__0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(0),
      Q => out_data_4_TKEEP(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(1),
      Q => out_data_4_TKEEP(1),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(2),
      Q => out_data_4_TKEEP(2),
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(3),
      Q => out_data_4_TKEEP(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(4),
      Q => \odata_reg_n_1_[4]\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized0_318\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_3_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_3_TREADY : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized0_318\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized0_318\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized0_318\ is
  signal \odata_reg_n_1_[4]\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[4]_i_1__50\ : label is "soft_lutpair974";
  attribute SOFT_HLUTNM of \ireg[4]_i_2__50\ : label is "soft_lutpair974";
begin
\ireg[4]_i_1__50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => out_data_3_TREADY,
      I1 => \odata_reg_n_1_[4]\,
      I2 => Q(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[4]_i_2__50\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => out_data_3_TREADY,
      I2 => Q(0),
      O => E(0)
    );
\odata[3]_i_1__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => out_data_3_TREADY,
      O => \p_0_in__0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(0),
      Q => out_data_3_TSTRB(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(1),
      Q => out_data_3_TSTRB(1),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(2),
      Q => out_data_3_TSTRB(2),
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(3),
      Q => out_data_3_TSTRB(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(4),
      Q => \odata_reg_n_1_[4]\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized0_322\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_3_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_3_TREADY : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized0_322\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized0_322\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized0_322\ is
  signal \odata_reg_n_1_[4]\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[4]_i_1__34\ : label is "soft_lutpair970";
  attribute SOFT_HLUTNM of \ireg[4]_i_2__34\ : label is "soft_lutpair970";
begin
\ireg[4]_i_1__34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => out_data_3_TREADY,
      I1 => \odata_reg_n_1_[4]\,
      I2 => Q(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[4]_i_2__34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => out_data_3_TREADY,
      I2 => Q(0),
      O => E(0)
    );
\odata[3]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => out_data_3_TREADY,
      O => \p_0_in__0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(0),
      Q => out_data_3_TKEEP(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(1),
      Q => out_data_3_TKEEP(1),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(2),
      Q => out_data_3_TKEEP(2),
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(3),
      Q => out_data_3_TKEEP(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(4),
      Q => \odata_reg_n_1_[4]\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized0_332\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_2_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_2_TREADY : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized0_332\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized0_332\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized0_332\ is
  signal \odata_reg_n_1_[4]\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[4]_i_1__49\ : label is "soft_lutpair947";
  attribute SOFT_HLUTNM of \ireg[4]_i_2__49\ : label is "soft_lutpair947";
begin
\ireg[4]_i_1__49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => out_data_2_TREADY,
      I1 => \odata_reg_n_1_[4]\,
      I2 => Q(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[4]_i_2__49\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => out_data_2_TREADY,
      I2 => Q(0),
      O => E(0)
    );
\odata[3]_i_1__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => out_data_2_TREADY,
      O => \p_0_in__0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(0),
      Q => out_data_2_TSTRB(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(1),
      Q => out_data_2_TSTRB(1),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(2),
      Q => out_data_2_TSTRB(2),
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(3),
      Q => out_data_2_TSTRB(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(4),
      Q => \odata_reg_n_1_[4]\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized0_336\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_2_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_2_TREADY : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized0_336\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized0_336\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized0_336\ is
  signal \odata_reg_n_1_[4]\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[4]_i_1__33\ : label is "soft_lutpair943";
  attribute SOFT_HLUTNM of \ireg[4]_i_2__33\ : label is "soft_lutpair943";
begin
\ireg[4]_i_1__33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => out_data_2_TREADY,
      I1 => \odata_reg_n_1_[4]\,
      I2 => Q(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[4]_i_2__33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => out_data_2_TREADY,
      I2 => Q(0),
      O => E(0)
    );
\odata[3]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => out_data_2_TREADY,
      O => \p_0_in__0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(0),
      Q => out_data_2_TKEEP(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(1),
      Q => out_data_2_TKEEP(1),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(2),
      Q => out_data_2_TKEEP(2),
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(3),
      Q => out_data_2_TKEEP(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(4),
      Q => \odata_reg_n_1_[4]\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized0_346\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_1_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_1_TREADY : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized0_346\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized0_346\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized0_346\ is
  signal \odata_reg_n_1_[4]\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[4]_i_1__48\ : label is "soft_lutpair920";
  attribute SOFT_HLUTNM of \ireg[4]_i_2__48\ : label is "soft_lutpair920";
begin
\ireg[4]_i_1__48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => out_data_1_TREADY,
      I1 => \odata_reg_n_1_[4]\,
      I2 => Q(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[4]_i_2__48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => out_data_1_TREADY,
      I2 => Q(0),
      O => E(0)
    );
\odata[3]_i_1__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => out_data_1_TREADY,
      O => \p_0_in__0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(0),
      Q => out_data_1_TSTRB(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(1),
      Q => out_data_1_TSTRB(1),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(2),
      Q => out_data_1_TSTRB(2),
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(3),
      Q => out_data_1_TSTRB(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(4),
      Q => \odata_reg_n_1_[4]\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized0_350\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_1_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_1_TREADY : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized0_350\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized0_350\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized0_350\ is
  signal \odata_reg_n_1_[4]\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[4]_i_1__32\ : label is "soft_lutpair916";
  attribute SOFT_HLUTNM of \ireg[4]_i_2__32\ : label is "soft_lutpair916";
begin
\ireg[4]_i_1__32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => out_data_1_TREADY,
      I1 => \odata_reg_n_1_[4]\,
      I2 => Q(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[4]_i_2__32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => out_data_1_TREADY,
      I2 => Q(0),
      O => E(0)
    );
\odata[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => out_data_1_TREADY,
      O => \p_0_in__0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(0),
      Q => out_data_1_TKEEP(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(1),
      Q => out_data_1_TKEEP(1),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(2),
      Q => out_data_1_TKEEP(2),
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(3),
      Q => out_data_1_TKEEP(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(4),
      Q => \odata_reg_n_1_[4]\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized0_360\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_15_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_15_TREADY : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized0_360\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized0_360\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized0_360\ is
  signal \odata_reg_n_1_[4]\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[4]_i_1__62\ : label is "soft_lutpair893";
  attribute SOFT_HLUTNM of \ireg[4]_i_2__62\ : label is "soft_lutpair893";
begin
\ireg[4]_i_1__62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => out_data_15_TREADY,
      I1 => \odata_reg_n_1_[4]\,
      I2 => Q(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[4]_i_2__62\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => out_data_15_TREADY,
      I2 => Q(0),
      O => E(0)
    );
\odata[3]_i_1__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => out_data_15_TREADY,
      O => \p_0_in__0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(0),
      Q => out_data_15_TSTRB(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(1),
      Q => out_data_15_TSTRB(1),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(2),
      Q => out_data_15_TSTRB(2),
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(3),
      Q => out_data_15_TSTRB(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(4),
      Q => \odata_reg_n_1_[4]\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized0_364\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_15_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_15_TREADY : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized0_364\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized0_364\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized0_364\ is
  signal \odata_reg_n_1_[4]\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[4]_i_1__46\ : label is "soft_lutpair889";
  attribute SOFT_HLUTNM of \ireg[4]_i_2__46\ : label is "soft_lutpair889";
begin
\ireg[4]_i_1__46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => out_data_15_TREADY,
      I1 => \odata_reg_n_1_[4]\,
      I2 => Q(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[4]_i_2__46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => out_data_15_TREADY,
      I2 => Q(0),
      O => E(0)
    );
\odata[3]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => out_data_15_TREADY,
      O => \p_0_in__0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(0),
      Q => out_data_15_TKEEP(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(1),
      Q => out_data_15_TKEEP(1),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(2),
      Q => out_data_15_TKEEP(2),
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(3),
      Q => out_data_15_TKEEP(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(4),
      Q => \odata_reg_n_1_[4]\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized0_374\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_14_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_14_TREADY : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized0_374\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized0_374\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized0_374\ is
  signal \odata_reg_n_1_[4]\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[4]_i_1__61\ : label is "soft_lutpair866";
  attribute SOFT_HLUTNM of \ireg[4]_i_2__61\ : label is "soft_lutpair866";
begin
\ireg[4]_i_1__61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => out_data_14_TREADY,
      I1 => \odata_reg_n_1_[4]\,
      I2 => Q(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[4]_i_2__61\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => out_data_14_TREADY,
      I2 => Q(0),
      O => E(0)
    );
\odata[3]_i_1__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => out_data_14_TREADY,
      O => \p_0_in__0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(0),
      Q => out_data_14_TSTRB(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(1),
      Q => out_data_14_TSTRB(1),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(2),
      Q => out_data_14_TSTRB(2),
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(3),
      Q => out_data_14_TSTRB(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(4),
      Q => \odata_reg_n_1_[4]\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized0_378\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_14_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_14_TREADY : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized0_378\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized0_378\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized0_378\ is
  signal \odata_reg_n_1_[4]\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[4]_i_1__45\ : label is "soft_lutpair862";
  attribute SOFT_HLUTNM of \ireg[4]_i_2__45\ : label is "soft_lutpair862";
begin
\ireg[4]_i_1__45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => out_data_14_TREADY,
      I1 => \odata_reg_n_1_[4]\,
      I2 => Q(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[4]_i_2__45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => out_data_14_TREADY,
      I2 => Q(0),
      O => E(0)
    );
\odata[3]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => out_data_14_TREADY,
      O => \p_0_in__0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(0),
      Q => out_data_14_TKEEP(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(1),
      Q => out_data_14_TKEEP(1),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(2),
      Q => out_data_14_TKEEP(2),
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(3),
      Q => out_data_14_TKEEP(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(4),
      Q => \odata_reg_n_1_[4]\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized0_388\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_13_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_13_TREADY : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized0_388\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized0_388\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized0_388\ is
  signal \odata_reg_n_1_[4]\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[4]_i_1__60\ : label is "soft_lutpair839";
  attribute SOFT_HLUTNM of \ireg[4]_i_2__60\ : label is "soft_lutpair839";
begin
\ireg[4]_i_1__60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => out_data_13_TREADY,
      I1 => \odata_reg_n_1_[4]\,
      I2 => Q(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[4]_i_2__60\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => out_data_13_TREADY,
      I2 => Q(0),
      O => E(0)
    );
\odata[3]_i_1__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => out_data_13_TREADY,
      O => \p_0_in__0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(0),
      Q => out_data_13_TSTRB(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(1),
      Q => out_data_13_TSTRB(1),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(2),
      Q => out_data_13_TSTRB(2),
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(3),
      Q => out_data_13_TSTRB(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(4),
      Q => \odata_reg_n_1_[4]\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized0_392\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_13_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_13_TREADY : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized0_392\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized0_392\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized0_392\ is
  signal \odata_reg_n_1_[4]\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[4]_i_1__44\ : label is "soft_lutpair835";
  attribute SOFT_HLUTNM of \ireg[4]_i_2__44\ : label is "soft_lutpair835";
begin
\ireg[4]_i_1__44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => out_data_13_TREADY,
      I1 => \odata_reg_n_1_[4]\,
      I2 => Q(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[4]_i_2__44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => out_data_13_TREADY,
      I2 => Q(0),
      O => E(0)
    );
\odata[3]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => out_data_13_TREADY,
      O => \p_0_in__0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(0),
      Q => out_data_13_TKEEP(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(1),
      Q => out_data_13_TKEEP(1),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(2),
      Q => out_data_13_TKEEP(2),
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(3),
      Q => out_data_13_TKEEP(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(4),
      Q => \odata_reg_n_1_[4]\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized0_402\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_12_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_12_TREADY : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized0_402\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized0_402\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized0_402\ is
  signal \odata_reg_n_1_[4]\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[4]_i_1__59\ : label is "soft_lutpair812";
  attribute SOFT_HLUTNM of \ireg[4]_i_2__59\ : label is "soft_lutpair812";
begin
\ireg[4]_i_1__59\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => out_data_12_TREADY,
      I1 => \odata_reg_n_1_[4]\,
      I2 => Q(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[4]_i_2__59\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => out_data_12_TREADY,
      I2 => Q(0),
      O => E(0)
    );
\odata[3]_i_1__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => out_data_12_TREADY,
      O => \p_0_in__0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(0),
      Q => out_data_12_TSTRB(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(1),
      Q => out_data_12_TSTRB(1),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(2),
      Q => out_data_12_TSTRB(2),
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(3),
      Q => out_data_12_TSTRB(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(4),
      Q => \odata_reg_n_1_[4]\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized0_406\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_12_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_12_TREADY : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized0_406\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized0_406\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized0_406\ is
  signal \odata_reg_n_1_[4]\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[4]_i_1__43\ : label is "soft_lutpair808";
  attribute SOFT_HLUTNM of \ireg[4]_i_2__43\ : label is "soft_lutpair808";
begin
\ireg[4]_i_1__43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => out_data_12_TREADY,
      I1 => \odata_reg_n_1_[4]\,
      I2 => Q(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[4]_i_2__43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => out_data_12_TREADY,
      I2 => Q(0),
      O => E(0)
    );
\odata[3]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => out_data_12_TREADY,
      O => \p_0_in__0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(0),
      Q => out_data_12_TKEEP(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(1),
      Q => out_data_12_TKEEP(1),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(2),
      Q => out_data_12_TKEEP(2),
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(3),
      Q => out_data_12_TKEEP(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(4),
      Q => \odata_reg_n_1_[4]\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized0_416\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_11_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_11_TREADY : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized0_416\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized0_416\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized0_416\ is
  signal \odata_reg_n_1_[4]\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[4]_i_1__58\ : label is "soft_lutpair785";
  attribute SOFT_HLUTNM of \ireg[4]_i_2__58\ : label is "soft_lutpair785";
begin
\ireg[4]_i_1__58\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => out_data_11_TREADY,
      I1 => \odata_reg_n_1_[4]\,
      I2 => Q(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[4]_i_2__58\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => out_data_11_TREADY,
      I2 => Q(0),
      O => E(0)
    );
\odata[3]_i_1__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => out_data_11_TREADY,
      O => \p_0_in__0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(0),
      Q => out_data_11_TSTRB(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(1),
      Q => out_data_11_TSTRB(1),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(2),
      Q => out_data_11_TSTRB(2),
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(3),
      Q => out_data_11_TSTRB(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(4),
      Q => \odata_reg_n_1_[4]\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized0_420\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_11_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_11_TREADY : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized0_420\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized0_420\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized0_420\ is
  signal \odata_reg_n_1_[4]\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[4]_i_1__42\ : label is "soft_lutpair781";
  attribute SOFT_HLUTNM of \ireg[4]_i_2__42\ : label is "soft_lutpair781";
begin
\ireg[4]_i_1__42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => out_data_11_TREADY,
      I1 => \odata_reg_n_1_[4]\,
      I2 => Q(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[4]_i_2__42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => out_data_11_TREADY,
      I2 => Q(0),
      O => E(0)
    );
\odata[3]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => out_data_11_TREADY,
      O => \p_0_in__0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(0),
      Q => out_data_11_TKEEP(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(1),
      Q => out_data_11_TKEEP(1),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(2),
      Q => out_data_11_TKEEP(2),
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(3),
      Q => out_data_11_TKEEP(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(4),
      Q => \odata_reg_n_1_[4]\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized0_430\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_10_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_10_TREADY : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized0_430\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized0_430\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized0_430\ is
  signal \odata_reg_n_1_[4]\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[4]_i_1__57\ : label is "soft_lutpair756";
  attribute SOFT_HLUTNM of \ireg[4]_i_2__57\ : label is "soft_lutpair756";
begin
\ireg[4]_i_1__57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => out_data_10_TREADY,
      I1 => \odata_reg_n_1_[4]\,
      I2 => Q(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[4]_i_2__57\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => out_data_10_TREADY,
      I2 => Q(0),
      O => E(0)
    );
\odata[3]_i_1__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => out_data_10_TREADY,
      O => \p_0_in__0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(0),
      Q => out_data_10_TSTRB(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(1),
      Q => out_data_10_TSTRB(1),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(2),
      Q => out_data_10_TSTRB(2),
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(3),
      Q => out_data_10_TSTRB(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(4),
      Q => \odata_reg_n_1_[4]\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized0_434\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_10_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_10_TREADY : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized0_434\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized0_434\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized0_434\ is
  signal \odata_reg_n_1_[4]\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[4]_i_1__41\ : label is "soft_lutpair752";
  attribute SOFT_HLUTNM of \ireg[4]_i_2__41\ : label is "soft_lutpair752";
begin
\ireg[4]_i_1__41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => out_data_10_TREADY,
      I1 => \odata_reg_n_1_[4]\,
      I2 => Q(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[4]_i_2__41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => out_data_10_TREADY,
      I2 => Q(0),
      O => E(0)
    );
\odata[3]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => out_data_10_TREADY,
      O => \p_0_in__0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(0),
      Q => out_data_10_TKEEP(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(1),
      Q => out_data_10_TKEEP(1),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(2),
      Q => out_data_10_TKEEP(2),
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(3),
      Q => out_data_10_TKEEP(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(4),
      Q => \odata_reg_n_1_[4]\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized0_444\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_0_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_0_TREADY : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized0_444\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized0_444\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized0_444\ is
  signal \odata_reg_n_1_[4]\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[4]_i_1__47\ : label is "soft_lutpair727";
  attribute SOFT_HLUTNM of \ireg[4]_i_2__47\ : label is "soft_lutpair727";
begin
\ireg[4]_i_1__47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => out_data_0_TREADY,
      I1 => \odata_reg_n_1_[4]\,
      I2 => Q(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[4]_i_2__47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => out_data_0_TREADY,
      I2 => Q(0),
      O => E(0)
    );
\odata[3]_i_1__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => out_data_0_TREADY,
      O => \p_0_in__0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(0),
      Q => out_data_0_TSTRB(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(1),
      Q => out_data_0_TSTRB(1),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(2),
      Q => out_data_0_TSTRB(2),
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(3),
      Q => out_data_0_TSTRB(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(4),
      Q => \odata_reg_n_1_[4]\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized0_448\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_0_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_0_TREADY : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized0_448\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized0_448\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized0_448\ is
  signal \odata_reg_n_1_[4]\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[4]_i_1__31\ : label is "soft_lutpair723";
  attribute SOFT_HLUTNM of \ireg[4]_i_2__31\ : label is "soft_lutpair723";
begin
\ireg[4]_i_1__31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => out_data_0_TREADY,
      I1 => \odata_reg_n_1_[4]\,
      I2 => Q(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[4]_i_2__31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => out_data_0_TREADY,
      I2 => Q(0),
      O => E(0)
    );
\odata[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => out_data_0_TREADY,
      O => \p_0_in__0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(0),
      Q => out_data_0_TKEEP(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(1),
      Q => out_data_0_TKEEP(1),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(2),
      Q => out_data_0_TKEEP(2),
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(3),
      Q => out_data_0_TKEEP(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(4),
      Q => \odata_reg_n_1_[4]\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized0_458\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized0_458\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized0_458\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized0_458\ is
  signal \odata_reg_n_1_[4]\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[4]_i_1__24\ : label is "soft_lutpair701";
  attribute SOFT_HLUTNM of \ireg[4]_i_2__24\ : label is "soft_lutpair701";
begin
\ireg[4]_i_1__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => in_data_A_0_TREADY_int,
      I1 => \odata_reg_n_1_[4]\,
      I2 => Q(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[4]_i_2__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => in_data_A_0_TREADY_int,
      I2 => Q(0),
      O => E(0)
    );
\odata[4]_i_1__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => in_data_A_0_TREADY_int,
      O => \p_0_in__0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(0),
      Q => data_out(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(1),
      Q => data_out(1),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(2),
      Q => data_out(2),
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(3),
      Q => data_out(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(4),
      Q => \odata_reg_n_1_[4]\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized0_462\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized0_462\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized0_462\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized0_462\ is
  signal \odata_reg_n_1_[4]\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[4]_i_1__8\ : label is "soft_lutpair698";
  attribute SOFT_HLUTNM of \ireg[4]_i_2__8\ : label is "soft_lutpair698";
begin
\ireg[4]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => in_data_A_0_TREADY_int,
      I1 => \odata_reg_n_1_[4]\,
      I2 => Q(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[4]_i_2__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => in_data_A_0_TREADY_int,
      I2 => Q(0),
      O => E(0)
    );
\odata[4]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => in_data_A_0_TREADY_int,
      O => \p_0_in__0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(0),
      Q => data_out(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(1),
      Q => data_out(1),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(2),
      Q => data_out(2),
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(3),
      Q => data_out(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(4),
      Q => \odata_reg_n_1_[4]\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized0_472\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized0_472\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized0_472\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized0_472\ is
  signal \odata_reg_n_1_[4]\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[4]_i_1__23\ : label is "soft_lutpair677";
  attribute SOFT_HLUTNM of \ireg[4]_i_2__23\ : label is "soft_lutpair677";
begin
\ireg[4]_i_1__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => in_data_A_0_TREADY_int,
      I1 => \odata_reg_n_1_[4]\,
      I2 => Q(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[4]_i_2__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => in_data_A_0_TREADY_int,
      I2 => Q(0),
      O => E(0)
    );
\odata[4]_i_1__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => in_data_A_0_TREADY_int,
      O => \p_0_in__0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(0),
      Q => data_out(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(1),
      Q => data_out(1),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(2),
      Q => data_out(2),
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(3),
      Q => data_out(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(4),
      Q => \odata_reg_n_1_[4]\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized0_476\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized0_476\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized0_476\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized0_476\ is
  signal \odata_reg_n_1_[4]\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[4]_i_1__7\ : label is "soft_lutpair674";
  attribute SOFT_HLUTNM of \ireg[4]_i_2__7\ : label is "soft_lutpair674";
begin
\ireg[4]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => in_data_A_0_TREADY_int,
      I1 => \odata_reg_n_1_[4]\,
      I2 => Q(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[4]_i_2__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => in_data_A_0_TREADY_int,
      I2 => Q(0),
      O => E(0)
    );
\odata[4]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => in_data_A_0_TREADY_int,
      O => \p_0_in__0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(0),
      Q => data_out(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(1),
      Q => data_out(1),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(2),
      Q => data_out(2),
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(3),
      Q => data_out(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(4),
      Q => \odata_reg_n_1_[4]\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized0_486\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized0_486\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized0_486\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized0_486\ is
  signal \odata_reg_n_1_[4]\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[4]_i_1__22\ : label is "soft_lutpair653";
  attribute SOFT_HLUTNM of \ireg[4]_i_2__22\ : label is "soft_lutpair653";
begin
\ireg[4]_i_1__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => in_data_A_0_TREADY_int,
      I1 => \odata_reg_n_1_[4]\,
      I2 => Q(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[4]_i_2__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => in_data_A_0_TREADY_int,
      I2 => Q(0),
      O => E(0)
    );
\odata[4]_i_1__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => in_data_A_0_TREADY_int,
      O => \p_0_in__0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(0),
      Q => data_out(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(1),
      Q => data_out(1),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(2),
      Q => data_out(2),
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(3),
      Q => data_out(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(4),
      Q => \odata_reg_n_1_[4]\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized0_490\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized0_490\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized0_490\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized0_490\ is
  signal \odata_reg_n_1_[4]\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[4]_i_1__6\ : label is "soft_lutpair650";
  attribute SOFT_HLUTNM of \ireg[4]_i_2__6\ : label is "soft_lutpair650";
begin
\ireg[4]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => in_data_A_0_TREADY_int,
      I1 => \odata_reg_n_1_[4]\,
      I2 => Q(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[4]_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => in_data_A_0_TREADY_int,
      I2 => Q(0),
      O => E(0)
    );
\odata[4]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => in_data_A_0_TREADY_int,
      O => \p_0_in__0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(0),
      Q => data_out(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(1),
      Q => data_out(1),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(2),
      Q => data_out(2),
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(3),
      Q => data_out(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(4),
      Q => \odata_reg_n_1_[4]\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized0_500\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized0_500\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized0_500\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized0_500\ is
  signal \odata_reg_n_1_[4]\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[4]_i_1__21\ : label is "soft_lutpair629";
  attribute SOFT_HLUTNM of \ireg[4]_i_2__21\ : label is "soft_lutpair629";
begin
\ireg[4]_i_1__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => in_data_A_0_TREADY_int,
      I1 => \odata_reg_n_1_[4]\,
      I2 => Q(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[4]_i_2__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => in_data_A_0_TREADY_int,
      I2 => Q(0),
      O => E(0)
    );
\odata[4]_i_1__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => in_data_A_0_TREADY_int,
      O => \p_0_in__0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(0),
      Q => data_out(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(1),
      Q => data_out(1),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(2),
      Q => data_out(2),
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(3),
      Q => data_out(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(4),
      Q => \odata_reg_n_1_[4]\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized0_504\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized0_504\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized0_504\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized0_504\ is
  signal \odata_reg_n_1_[4]\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[4]_i_1__5\ : label is "soft_lutpair626";
  attribute SOFT_HLUTNM of \ireg[4]_i_2__5\ : label is "soft_lutpair626";
begin
\ireg[4]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => in_data_A_0_TREADY_int,
      I1 => \odata_reg_n_1_[4]\,
      I2 => Q(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[4]_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => in_data_A_0_TREADY_int,
      I2 => Q(0),
      O => E(0)
    );
\odata[4]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => in_data_A_0_TREADY_int,
      O => \p_0_in__0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(0),
      Q => data_out(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(1),
      Q => data_out(1),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(2),
      Q => data_out(2),
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(3),
      Q => data_out(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(4),
      Q => \odata_reg_n_1_[4]\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized0_514\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized0_514\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized0_514\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized0_514\ is
  signal \odata_reg_n_1_[4]\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[4]_i_1__20\ : label is "soft_lutpair597";
  attribute SOFT_HLUTNM of \ireg[4]_i_2__20\ : label is "soft_lutpair597";
begin
\ireg[4]_i_1__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => in_data_A_0_TREADY_int,
      I1 => \odata_reg_n_1_[4]\,
      I2 => Q(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[4]_i_2__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => in_data_A_0_TREADY_int,
      I2 => Q(0),
      O => E(0)
    );
\odata[4]_i_1__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => in_data_A_0_TREADY_int,
      O => \p_0_in__0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(0),
      Q => data_out(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(1),
      Q => data_out(1),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(2),
      Q => data_out(2),
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(3),
      Q => data_out(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(4),
      Q => \odata_reg_n_1_[4]\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized0_518\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized0_518\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized0_518\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized0_518\ is
  signal \odata_reg_n_1_[4]\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[4]_i_1__4\ : label is "soft_lutpair594";
  attribute SOFT_HLUTNM of \ireg[4]_i_2__4\ : label is "soft_lutpair594";
begin
\ireg[4]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => in_data_A_0_TREADY_int,
      I1 => \odata_reg_n_1_[4]\,
      I2 => Q(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[4]_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => in_data_A_0_TREADY_int,
      I2 => Q(0),
      O => E(0)
    );
\odata[4]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => in_data_A_0_TREADY_int,
      O => \p_0_in__0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(0),
      Q => data_out(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(1),
      Q => data_out(1),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(2),
      Q => data_out(2),
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(3),
      Q => data_out(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(4),
      Q => \odata_reg_n_1_[4]\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized0_528\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized0_528\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized0_528\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized0_528\ is
  signal \odata_reg_n_1_[4]\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[4]_i_1__19\ : label is "soft_lutpair573";
  attribute SOFT_HLUTNM of \ireg[4]_i_2__19\ : label is "soft_lutpair573";
begin
\ireg[4]_i_1__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => in_data_A_0_TREADY_int,
      I1 => \odata_reg_n_1_[4]\,
      I2 => Q(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[4]_i_2__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => in_data_A_0_TREADY_int,
      I2 => Q(0),
      O => E(0)
    );
\odata[4]_i_1__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => in_data_A_0_TREADY_int,
      O => \p_0_in__0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(0),
      Q => data_out(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(1),
      Q => data_out(1),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(2),
      Q => data_out(2),
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(3),
      Q => data_out(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(4),
      Q => \odata_reg_n_1_[4]\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized0_532\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized0_532\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized0_532\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized0_532\ is
  signal \odata_reg_n_1_[4]\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[4]_i_1__3\ : label is "soft_lutpair570";
  attribute SOFT_HLUTNM of \ireg[4]_i_2__3\ : label is "soft_lutpair570";
begin
\ireg[4]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => in_data_A_0_TREADY_int,
      I1 => \odata_reg_n_1_[4]\,
      I2 => Q(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[4]_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => in_data_A_0_TREADY_int,
      I2 => Q(0),
      O => E(0)
    );
\odata[4]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => in_data_A_0_TREADY_int,
      O => \p_0_in__0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(0),
      Q => data_out(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(1),
      Q => data_out(1),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(2),
      Q => data_out(2),
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(3),
      Q => data_out(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(4),
      Q => \odata_reg_n_1_[4]\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized0_542\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized0_542\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized0_542\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized0_542\ is
  signal \odata_reg_n_1_[4]\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[4]_i_1__18\ : label is "soft_lutpair549";
  attribute SOFT_HLUTNM of \ireg[4]_i_2__18\ : label is "soft_lutpair549";
begin
\ireg[4]_i_1__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => in_data_A_0_TREADY_int,
      I1 => \odata_reg_n_1_[4]\,
      I2 => Q(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[4]_i_2__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => in_data_A_0_TREADY_int,
      I2 => Q(0),
      O => E(0)
    );
\odata[4]_i_1__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => in_data_A_0_TREADY_int,
      O => \p_0_in__0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(0),
      Q => data_out(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(1),
      Q => data_out(1),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(2),
      Q => data_out(2),
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(3),
      Q => data_out(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(4),
      Q => \odata_reg_n_1_[4]\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized0_546\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized0_546\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized0_546\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized0_546\ is
  signal \odata_reg_n_1_[4]\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[4]_i_1__2\ : label is "soft_lutpair546";
  attribute SOFT_HLUTNM of \ireg[4]_i_2__2\ : label is "soft_lutpair546";
begin
\ireg[4]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => in_data_A_0_TREADY_int,
      I1 => \odata_reg_n_1_[4]\,
      I2 => Q(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[4]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => in_data_A_0_TREADY_int,
      I2 => Q(0),
      O => E(0)
    );
\odata[4]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => in_data_A_0_TREADY_int,
      O => \p_0_in__0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(0),
      Q => data_out(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(1),
      Q => data_out(1),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(2),
      Q => data_out(2),
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(3),
      Q => data_out(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(4),
      Q => \odata_reg_n_1_[4]\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized0_556\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized0_556\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized0_556\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized0_556\ is
  signal \odata_reg_n_1_[4]\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[4]_i_1__17\ : label is "soft_lutpair525";
  attribute SOFT_HLUTNM of \ireg[4]_i_2__17\ : label is "soft_lutpair525";
begin
\ireg[4]_i_1__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => in_data_A_0_TREADY_int,
      I1 => \odata_reg_n_1_[4]\,
      I2 => Q(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[4]_i_2__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => in_data_A_0_TREADY_int,
      I2 => Q(0),
      O => E(0)
    );
\odata[4]_i_1__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => in_data_A_0_TREADY_int,
      O => \p_0_in__0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(0),
      Q => data_out(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(1),
      Q => data_out(1),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(2),
      Q => data_out(2),
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(3),
      Q => data_out(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(4),
      Q => \odata_reg_n_1_[4]\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized0_560\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized0_560\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized0_560\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized0_560\ is
  signal \odata_reg_n_1_[4]\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[4]_i_1__1\ : label is "soft_lutpair522";
  attribute SOFT_HLUTNM of \ireg[4]_i_2__1\ : label is "soft_lutpair522";
begin
\ireg[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => in_data_A_0_TREADY_int,
      I1 => \odata_reg_n_1_[4]\,
      I2 => Q(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[4]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => in_data_A_0_TREADY_int,
      I2 => Q(0),
      O => E(0)
    );
\odata[4]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => in_data_A_0_TREADY_int,
      O => \p_0_in__0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(0),
      Q => data_out(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(1),
      Q => data_out(1),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(2),
      Q => data_out(2),
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(3),
      Q => data_out(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(4),
      Q => \odata_reg_n_1_[4]\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized0_570\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized0_570\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized0_570\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized0_570\ is
  signal \odata_reg_n_1_[4]\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[4]_i_1__16\ : label is "soft_lutpair501";
  attribute SOFT_HLUTNM of \ireg[4]_i_2__16\ : label is "soft_lutpair501";
begin
\ireg[4]_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => in_data_A_0_TREADY_int,
      I1 => \odata_reg_n_1_[4]\,
      I2 => Q(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[4]_i_2__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => in_data_A_0_TREADY_int,
      I2 => Q(0),
      O => E(0)
    );
\odata[4]_i_1__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => in_data_A_0_TREADY_int,
      O => \p_0_in__0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(0),
      Q => data_out(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(1),
      Q => data_out(1),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(2),
      Q => data_out(2),
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(3),
      Q => data_out(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(4),
      Q => \odata_reg_n_1_[4]\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized0_574\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized0_574\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized0_574\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized0_574\ is
  signal \odata_reg_n_1_[4]\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[4]_i_1__0\ : label is "soft_lutpair498";
  attribute SOFT_HLUTNM of \ireg[4]_i_2__0\ : label is "soft_lutpair498";
begin
\ireg[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => in_data_A_0_TREADY_int,
      I1 => \odata_reg_n_1_[4]\,
      I2 => Q(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[4]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => in_data_A_0_TREADY_int,
      I2 => Q(0),
      O => E(0)
    );
\odata[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => in_data_A_0_TREADY_int,
      O => \p_0_in__0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(0),
      Q => data_out(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(1),
      Q => data_out(1),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(2),
      Q => data_out(2),
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(3),
      Q => data_out(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(4),
      Q => \odata_reg_n_1_[4]\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized0_584\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized0_584\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized0_584\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized0_584\ is
  signal \odata_reg_n_1_[4]\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[4]_i_1__30\ : label is "soft_lutpair477";
  attribute SOFT_HLUTNM of \ireg[4]_i_2__30\ : label is "soft_lutpair477";
begin
\ireg[4]_i_1__30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => in_data_A_0_TREADY_int,
      I1 => \odata_reg_n_1_[4]\,
      I2 => Q(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[4]_i_2__30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => in_data_A_0_TREADY_int,
      I2 => Q(0),
      O => E(0)
    );
\odata[4]_i_1__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => in_data_A_0_TREADY_int,
      O => \p_0_in__0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(0),
      Q => data_out(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(1),
      Q => data_out(1),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(2),
      Q => data_out(2),
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(3),
      Q => data_out(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(4),
      Q => \odata_reg_n_1_[4]\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized0_588\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized0_588\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized0_588\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized0_588\ is
  signal \odata_reg_n_1_[4]\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[4]_i_1__14\ : label is "soft_lutpair474";
  attribute SOFT_HLUTNM of \ireg[4]_i_2__14\ : label is "soft_lutpair474";
begin
\ireg[4]_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => in_data_A_0_TREADY_int,
      I1 => \odata_reg_n_1_[4]\,
      I2 => Q(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[4]_i_2__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => in_data_A_0_TREADY_int,
      I2 => Q(0),
      O => E(0)
    );
\odata[4]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => in_data_A_0_TREADY_int,
      O => \p_0_in__0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(0),
      Q => data_out(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(1),
      Q => data_out(1),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(2),
      Q => data_out(2),
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(3),
      Q => data_out(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(4),
      Q => \odata_reg_n_1_[4]\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized0_598\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized0_598\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized0_598\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized0_598\ is
  signal \odata_reg_n_1_[4]\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[4]_i_1__29\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \ireg[4]_i_2__29\ : label is "soft_lutpair453";
begin
\ireg[4]_i_1__29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => in_data_A_0_TREADY_int,
      I1 => \odata_reg_n_1_[4]\,
      I2 => Q(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[4]_i_2__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => in_data_A_0_TREADY_int,
      I2 => Q(0),
      O => E(0)
    );
\odata[4]_i_1__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => in_data_A_0_TREADY_int,
      O => \p_0_in__0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(0),
      Q => data_out(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(1),
      Q => data_out(1),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(2),
      Q => data_out(2),
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(3),
      Q => data_out(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(4),
      Q => \odata_reg_n_1_[4]\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized0_602\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized0_602\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized0_602\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized0_602\ is
  signal \odata_reg_n_1_[4]\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[4]_i_1__13\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \ireg[4]_i_2__13\ : label is "soft_lutpair450";
begin
\ireg[4]_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => in_data_A_0_TREADY_int,
      I1 => \odata_reg_n_1_[4]\,
      I2 => Q(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[4]_i_2__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => in_data_A_0_TREADY_int,
      I2 => Q(0),
      O => E(0)
    );
\odata[4]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => in_data_A_0_TREADY_int,
      O => \p_0_in__0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(0),
      Q => data_out(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(1),
      Q => data_out(1),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(2),
      Q => data_out(2),
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(3),
      Q => data_out(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(4),
      Q => \odata_reg_n_1_[4]\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized0_612\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized0_612\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized0_612\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized0_612\ is
  signal \odata_reg_n_1_[4]\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[4]_i_1__28\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \ireg[4]_i_2__28\ : label is "soft_lutpair429";
begin
\ireg[4]_i_1__28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => in_data_A_0_TREADY_int,
      I1 => \odata_reg_n_1_[4]\,
      I2 => Q(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[4]_i_2__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => in_data_A_0_TREADY_int,
      I2 => Q(0),
      O => E(0)
    );
\odata[4]_i_1__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => in_data_A_0_TREADY_int,
      O => \p_0_in__0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(0),
      Q => data_out(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(1),
      Q => data_out(1),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(2),
      Q => data_out(2),
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(3),
      Q => data_out(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(4),
      Q => \odata_reg_n_1_[4]\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized0_616\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized0_616\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized0_616\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized0_616\ is
  signal \odata_reg_n_1_[4]\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[4]_i_1__12\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \ireg[4]_i_2__12\ : label is "soft_lutpair426";
begin
\ireg[4]_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => in_data_A_0_TREADY_int,
      I1 => \odata_reg_n_1_[4]\,
      I2 => Q(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[4]_i_2__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => in_data_A_0_TREADY_int,
      I2 => Q(0),
      O => E(0)
    );
\odata[4]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => in_data_A_0_TREADY_int,
      O => \p_0_in__0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(0),
      Q => data_out(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(1),
      Q => data_out(1),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(2),
      Q => data_out(2),
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(3),
      Q => data_out(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(4),
      Q => \odata_reg_n_1_[4]\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized0_626\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized0_626\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized0_626\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized0_626\ is
  signal \odata_reg_n_1_[4]\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[4]_i_1__27\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \ireg[4]_i_2__27\ : label is "soft_lutpair405";
begin
\ireg[4]_i_1__27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => in_data_A_0_TREADY_int,
      I1 => \odata_reg_n_1_[4]\,
      I2 => Q(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[4]_i_2__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => in_data_A_0_TREADY_int,
      I2 => Q(0),
      O => E(0)
    );
\odata[4]_i_1__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => in_data_A_0_TREADY_int,
      O => \p_0_in__0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(0),
      Q => data_out(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(1),
      Q => data_out(1),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(2),
      Q => data_out(2),
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(3),
      Q => data_out(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(4),
      Q => \odata_reg_n_1_[4]\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized0_630\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized0_630\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized0_630\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized0_630\ is
  signal \odata_reg_n_1_[4]\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[4]_i_1__11\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \ireg[4]_i_2__11\ : label is "soft_lutpair402";
begin
\ireg[4]_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => in_data_A_0_TREADY_int,
      I1 => \odata_reg_n_1_[4]\,
      I2 => Q(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[4]_i_2__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => in_data_A_0_TREADY_int,
      I2 => Q(0),
      O => E(0)
    );
\odata[4]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => in_data_A_0_TREADY_int,
      O => \p_0_in__0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(0),
      Q => data_out(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(1),
      Q => data_out(1),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(2),
      Q => data_out(2),
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(3),
      Q => data_out(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(4),
      Q => \odata_reg_n_1_[4]\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized0_640\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized0_640\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized0_640\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized0_640\ is
  signal \odata_reg_n_1_[4]\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[4]_i_1__26\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \ireg[4]_i_2__26\ : label is "soft_lutpair381";
begin
\ireg[4]_i_1__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => in_data_A_0_TREADY_int,
      I1 => \odata_reg_n_1_[4]\,
      I2 => Q(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[4]_i_2__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => in_data_A_0_TREADY_int,
      I2 => Q(0),
      O => E(0)
    );
\odata[4]_i_1__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => in_data_A_0_TREADY_int,
      O => \p_0_in__0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(0),
      Q => data_out(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(1),
      Q => data_out(1),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(2),
      Q => data_out(2),
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(3),
      Q => data_out(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(4),
      Q => \odata_reg_n_1_[4]\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized0_644\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized0_644\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized0_644\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized0_644\ is
  signal \odata_reg_n_1_[4]\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[4]_i_1__10\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \ireg[4]_i_2__10\ : label is "soft_lutpair378";
begin
\ireg[4]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => in_data_A_0_TREADY_int,
      I1 => \odata_reg_n_1_[4]\,
      I2 => Q(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[4]_i_2__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => in_data_A_0_TREADY_int,
      I2 => Q(0),
      O => E(0)
    );
\odata[4]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => in_data_A_0_TREADY_int,
      O => \p_0_in__0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(0),
      Q => data_out(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(1),
      Q => data_out(1),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(2),
      Q => data_out(2),
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(3),
      Q => data_out(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(4),
      Q => \odata_reg_n_1_[4]\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized0_654\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized0_654\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized0_654\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized0_654\ is
  signal \odata_reg_n_1_[4]\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[4]_i_1__25\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \ireg[4]_i_2__25\ : label is "soft_lutpair357";
begin
\ireg[4]_i_1__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => in_data_A_0_TREADY_int,
      I1 => \odata_reg_n_1_[4]\,
      I2 => Q(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[4]_i_2__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => in_data_A_0_TREADY_int,
      I2 => Q(0),
      O => E(0)
    );
\odata[4]_i_1__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => in_data_A_0_TREADY_int,
      O => \p_0_in__0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(0),
      Q => data_out(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(1),
      Q => data_out(1),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(2),
      Q => data_out(2),
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(3),
      Q => data_out(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(4),
      Q => \odata_reg_n_1_[4]\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized0_658\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized0_658\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized0_658\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized0_658\ is
  signal \odata_reg_n_1_[4]\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[4]_i_1__9\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \ireg[4]_i_2__9\ : label is "soft_lutpair354";
begin
\ireg[4]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => in_data_A_0_TREADY_int,
      I1 => \odata_reg_n_1_[4]\,
      I2 => Q(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[4]_i_2__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => in_data_A_0_TREADY_int,
      I2 => Q(0),
      O => E(0)
    );
\odata[4]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => in_data_A_0_TREADY_int,
      O => \p_0_in__0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(0),
      Q => data_out(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(1),
      Q => data_out(1),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(2),
      Q => data_out(2),
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(3),
      Q => data_out(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(4),
      Q => \odata_reg_n_1_[4]\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized0_668\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized0_668\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized0_668\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized0_668\ is
  signal \odata_reg_n_1_[4]\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[4]_i_1__15\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \ireg[4]_i_2__15\ : label is "soft_lutpair333";
begin
\ireg[4]_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => in_data_A_0_TREADY_int,
      I1 => \odata_reg_n_1_[4]\,
      I2 => Q(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[4]_i_2__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => in_data_A_0_TREADY_int,
      I2 => Q(0),
      O => E(0)
    );
\odata[4]_i_1__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => in_data_A_0_TREADY_int,
      O => \p_0_in__0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(0),
      Q => data_out(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(1),
      Q => data_out(1),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(2),
      Q => data_out(2),
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(3),
      Q => data_out(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(4),
      Q => \odata_reg_n_1_[4]\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized0_672\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized0_672\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized0_672\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized0_672\ is
  signal \odata_reg_n_1_[4]\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ireg[4]_i_1\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \ireg[4]_i_2\ : label is "soft_lutpair330";
begin
\ireg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B0FF"
    )
        port map (
      I0 => in_data_A_0_TREADY_int,
      I1 => \odata_reg_n_1_[4]\,
      I2 => Q(0),
      I3 => ap_rst_n,
      O => SR(0)
    );
\ireg[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => in_data_A_0_TREADY_int,
      I2 => Q(0),
      O => E(0)
    );
\odata[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \odata_reg_n_1_[4]\,
      I1 => in_data_A_0_TREADY_int,
      O => \p_0_in__0\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(0),
      Q => data_out(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(1),
      Q => data_out(1),
      R => ap_rst_n_inv
    );
\odata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(2),
      Q => data_out(2),
      R => ap_rst_n_inv
    );
\odata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(3),
      Q => data_out(3),
      R => ap_rst_n_inv
    );
\odata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => D(4),
      Q => \odata_reg_n_1_[4]\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    out_data_9_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_9_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    \odata_reg[0]_0\ : in STD_LOGIC;
    in_data_B_9_user_V_s_reg_2764 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1\ is
  signal \odata[0]_i_1__72_n_1\ : STD_LOGIC;
  signal \odata[0]_i_2__37_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__72_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
  signal \^out_data_9_tuser\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[0]_i_2__37\ : label is "soft_lutpair1137";
  attribute SOFT_HLUTNM of \odata[1]_i_1__72\ : label is "soft_lutpair1137";
begin
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
  out_data_9_TUSER(0) <= \^out_data_9_tuser\(0);
\odata[0]_i_1__72\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => \odata_reg[0]_0\,
      I1 => p_0_in,
      I2 => in_data_B_9_user_V_s_reg_2764,
      I3 => \odata[0]_i_2__37_n_1\,
      I4 => \^out_data_9_tuser\(0),
      O => \odata[0]_i_1__72_n_1\
    );
\odata[0]_i_2__37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => out_data_9_TREADY,
      I1 => \^odata_reg[1]_0\,
      I2 => ap_rst_n,
      O => \odata[0]_i_2__37_n_1\
    );
\odata[1]_i_1__72\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => out_data_0_TVALID_int,
      I2 => \^odata_reg[1]_0\,
      I3 => out_data_9_TREADY,
      O => \odata[1]_i_1__72_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__72_n_1\,
      Q => \^out_data_9_tuser\(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__72_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_238\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    out_data_9_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_9_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    \odata_reg[0]_0\ : in STD_LOGIC;
    in_data_B_9_last_V_s_reg_2769 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_238\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_238\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_238\ is
  signal \odata[0]_i_1__88_n_1\ : STD_LOGIC;
  signal \odata[0]_i_2__35_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__88_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
  signal \^out_data_9_tlast\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[0]_i_2__35\ : label is "soft_lutpair1133";
  attribute SOFT_HLUTNM of \odata[1]_i_1__88\ : label is "soft_lutpair1133";
begin
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
  out_data_9_TLAST(0) <= \^out_data_9_tlast\(0);
\odata[0]_i_1__88\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => \odata_reg[0]_0\,
      I1 => p_0_in,
      I2 => in_data_B_9_last_V_s_reg_2769,
      I3 => \odata[0]_i_2__35_n_1\,
      I4 => \^out_data_9_tlast\(0),
      O => \odata[0]_i_1__88_n_1\
    );
\odata[0]_i_2__35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => out_data_9_TREADY,
      I1 => \^odata_reg[1]_0\,
      I2 => ap_rst_n,
      O => \odata[0]_i_2__35_n_1\
    );
\odata[1]_i_1__88\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => out_data_0_TVALID_int,
      I2 => \^odata_reg[1]_0\,
      I3 => out_data_9_TREADY,
      O => \odata[1]_i_1__88_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__88_n_1\,
      Q => \^out_data_9_tlast\(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__88_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_242\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    out_data_9_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_9_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    \odata_reg[0]_0\ : in STD_LOGIC;
    in_data_B_9_id_V_tm_reg_2774 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_242\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_242\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_242\ is
  signal \odata[0]_i_1__104_n_1\ : STD_LOGIC;
  signal \odata[0]_i_2__36_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__104_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
  signal \^out_data_9_tid\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[0]_i_2__36\ : label is "soft_lutpair1129";
  attribute SOFT_HLUTNM of \odata[1]_i_1__104\ : label is "soft_lutpair1129";
begin
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
  out_data_9_TID(0) <= \^out_data_9_tid\(0);
\odata[0]_i_1__104\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => \odata_reg[0]_0\,
      I1 => p_0_in,
      I2 => in_data_B_9_id_V_tm_reg_2774,
      I3 => \odata[0]_i_2__36_n_1\,
      I4 => \^out_data_9_tid\(0),
      O => \odata[0]_i_1__104_n_1\
    );
\odata[0]_i_2__36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => out_data_9_TREADY,
      I1 => \^odata_reg[1]_0\,
      I2 => ap_rst_n,
      O => \odata[0]_i_2__36_n_1\
    );
\odata[1]_i_1__104\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => out_data_0_TVALID_int,
      I2 => \^odata_reg[1]_0\,
      I3 => out_data_9_TREADY,
      O => \odata[1]_i_1__104_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__104_n_1\,
      Q => \^out_data_9_tid\(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__104_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_244\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    out_data_9_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_9_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    \odata_reg[0]_0\ : in STD_LOGIC;
    in_data_B_9_dest_V_s_reg_2779 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_244\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_244\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_244\ is
  signal \odata[0]_i_1__120_n_1\ : STD_LOGIC;
  signal \odata[0]_i_2__38_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__120_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
  signal \^out_data_9_tdest\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[0]_i_2__38\ : label is "soft_lutpair1128";
  attribute SOFT_HLUTNM of \odata[1]_i_1__120\ : label is "soft_lutpair1128";
begin
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
  out_data_9_TDEST(0) <= \^out_data_9_tdest\(0);
\odata[0]_i_1__120\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => \odata_reg[0]_0\,
      I1 => p_0_in,
      I2 => in_data_B_9_dest_V_s_reg_2779,
      I3 => \odata[0]_i_2__38_n_1\,
      I4 => \^out_data_9_tdest\(0),
      O => \odata[0]_i_1__120_n_1\
    );
\odata[0]_i_2__38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => out_data_9_TREADY,
      I1 => \^odata_reg[1]_0\,
      I2 => ap_rst_n,
      O => \odata[0]_i_2__38_n_1\
    );
\odata[1]_i_1__120\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => out_data_0_TVALID_int,
      I2 => \^odata_reg[1]_0\,
      I3 => out_data_9_TREADY,
      O => \odata[1]_i_1__120_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__120_n_1\,
      Q => \^out_data_9_tdest\(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__120_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_246\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    out_data_8_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_8_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    \odata_reg[0]_0\ : in STD_LOGIC;
    in_data_B_8_user_V_s_reg_2729 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_246\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_246\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_246\ is
  signal \odata[0]_i_1__71_n_1\ : STD_LOGIC;
  signal \odata[0]_i_2__33_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__71_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
  signal \^out_data_8_tuser\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[0]_i_2__33\ : label is "soft_lutpair1110";
  attribute SOFT_HLUTNM of \odata[1]_i_1__71\ : label is "soft_lutpair1110";
begin
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
  out_data_8_TUSER(0) <= \^out_data_8_tuser\(0);
\odata[0]_i_1__71\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => \odata_reg[0]_0\,
      I1 => p_0_in,
      I2 => in_data_B_8_user_V_s_reg_2729,
      I3 => \odata[0]_i_2__33_n_1\,
      I4 => \^out_data_8_tuser\(0),
      O => \odata[0]_i_1__71_n_1\
    );
\odata[0]_i_2__33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => out_data_8_TREADY,
      I1 => \^odata_reg[1]_0\,
      I2 => ap_rst_n,
      O => \odata[0]_i_2__33_n_1\
    );
\odata[1]_i_1__71\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => out_data_0_TVALID_int,
      I2 => \^odata_reg[1]_0\,
      I3 => out_data_8_TREADY,
      O => \odata[1]_i_1__71_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__71_n_1\,
      Q => \^out_data_8_tuser\(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__71_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_250\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    out_data_8_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_8_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    \odata_reg[0]_0\ : in STD_LOGIC;
    in_data_B_8_last_V_s_reg_2734 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_250\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_250\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_250\ is
  signal \odata[0]_i_1__87_n_1\ : STD_LOGIC;
  signal \odata[0]_i_2__31_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__87_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
  signal \^out_data_8_tlast\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[0]_i_2__31\ : label is "soft_lutpair1106";
  attribute SOFT_HLUTNM of \odata[1]_i_1__87\ : label is "soft_lutpair1106";
begin
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
  out_data_8_TLAST(0) <= \^out_data_8_tlast\(0);
\odata[0]_i_1__87\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => \odata_reg[0]_0\,
      I1 => p_0_in,
      I2 => in_data_B_8_last_V_s_reg_2734,
      I3 => \odata[0]_i_2__31_n_1\,
      I4 => \^out_data_8_tlast\(0),
      O => \odata[0]_i_1__87_n_1\
    );
\odata[0]_i_2__31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => out_data_8_TREADY,
      I1 => \^odata_reg[1]_0\,
      I2 => ap_rst_n,
      O => \odata[0]_i_2__31_n_1\
    );
\odata[1]_i_1__87\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => out_data_0_TVALID_int,
      I2 => \^odata_reg[1]_0\,
      I3 => out_data_8_TREADY,
      O => \odata[1]_i_1__87_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__87_n_1\,
      Q => \^out_data_8_tlast\(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__87_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_254\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    out_data_8_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_8_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    \odata_reg[0]_0\ : in STD_LOGIC;
    in_data_B_8_id_V_tm_reg_2739 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_254\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_254\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_254\ is
  signal \odata[0]_i_1__103_n_1\ : STD_LOGIC;
  signal \odata[0]_i_2__32_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__103_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
  signal \^out_data_8_tid\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[0]_i_2__32\ : label is "soft_lutpair1102";
  attribute SOFT_HLUTNM of \odata[1]_i_1__103\ : label is "soft_lutpair1102";
begin
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
  out_data_8_TID(0) <= \^out_data_8_tid\(0);
\odata[0]_i_1__103\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => \odata_reg[0]_0\,
      I1 => p_0_in,
      I2 => in_data_B_8_id_V_tm_reg_2739,
      I3 => \odata[0]_i_2__32_n_1\,
      I4 => \^out_data_8_tid\(0),
      O => \odata[0]_i_1__103_n_1\
    );
\odata[0]_i_2__32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => out_data_8_TREADY,
      I1 => \^odata_reg[1]_0\,
      I2 => ap_rst_n,
      O => \odata[0]_i_2__32_n_1\
    );
\odata[1]_i_1__103\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => out_data_0_TVALID_int,
      I2 => \^odata_reg[1]_0\,
      I3 => out_data_8_TREADY,
      O => \odata[1]_i_1__103_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__103_n_1\,
      Q => \^out_data_8_tid\(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__103_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_256\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    out_data_8_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_8_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    \odata_reg[0]_0\ : in STD_LOGIC;
    in_data_B_8_dest_V_s_reg_2744 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_256\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_256\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_256\ is
  signal \odata[0]_i_1__119_n_1\ : STD_LOGIC;
  signal \odata[0]_i_2__34_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__119_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
  signal \^out_data_8_tdest\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[0]_i_2__34\ : label is "soft_lutpair1101";
  attribute SOFT_HLUTNM of \odata[1]_i_1__119\ : label is "soft_lutpair1101";
begin
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
  out_data_8_TDEST(0) <= \^out_data_8_tdest\(0);
\odata[0]_i_1__119\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => \odata_reg[0]_0\,
      I1 => p_0_in,
      I2 => in_data_B_8_dest_V_s_reg_2744,
      I3 => \odata[0]_i_2__34_n_1\,
      I4 => \^out_data_8_tdest\(0),
      O => \odata[0]_i_1__119_n_1\
    );
\odata[0]_i_2__34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => out_data_8_TREADY,
      I1 => \^odata_reg[1]_0\,
      I2 => ap_rst_n,
      O => \odata[0]_i_2__34_n_1\
    );
\odata[1]_i_1__119\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => out_data_0_TVALID_int,
      I2 => \^odata_reg[1]_0\,
      I3 => out_data_8_TREADY,
      O => \odata[1]_i_1__119_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__119_n_1\,
      Q => \^out_data_8_tdest\(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__119_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_260\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    out_data_7_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_7_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    \odata_reg[0]_0\ : in STD_LOGIC;
    in_data_B_7_user_V_s_reg_2694 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_260\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_260\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_260\ is
  signal \odata[0]_i_1__70_n_1\ : STD_LOGIC;
  signal \odata[0]_i_2__29_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__70_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
  signal \^out_data_7_tuser\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[0]_i_2__29\ : label is "soft_lutpair1083";
  attribute SOFT_HLUTNM of \odata[1]_i_1__70\ : label is "soft_lutpair1083";
begin
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
  out_data_7_TUSER(0) <= \^out_data_7_tuser\(0);
\odata[0]_i_1__70\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => \odata_reg[0]_0\,
      I1 => p_0_in,
      I2 => in_data_B_7_user_V_s_reg_2694,
      I3 => \odata[0]_i_2__29_n_1\,
      I4 => \^out_data_7_tuser\(0),
      O => \odata[0]_i_1__70_n_1\
    );
\odata[0]_i_2__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => out_data_7_TREADY,
      I1 => \^odata_reg[1]_0\,
      I2 => ap_rst_n,
      O => \odata[0]_i_2__29_n_1\
    );
\odata[1]_i_1__70\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => out_data_0_TVALID_int,
      I2 => \^odata_reg[1]_0\,
      I3 => out_data_7_TREADY,
      O => \odata[1]_i_1__70_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__70_n_1\,
      Q => \^out_data_7_tuser\(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__70_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_264\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    out_data_7_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_7_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    \odata_reg[0]_0\ : in STD_LOGIC;
    in_data_B_7_last_V_s_reg_2699 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_264\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_264\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_264\ is
  signal \odata[0]_i_1__86_n_1\ : STD_LOGIC;
  signal \odata[0]_i_2__27_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__86_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
  signal \^out_data_7_tlast\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[0]_i_2__27\ : label is "soft_lutpair1079";
  attribute SOFT_HLUTNM of \odata[1]_i_1__86\ : label is "soft_lutpair1079";
begin
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
  out_data_7_TLAST(0) <= \^out_data_7_tlast\(0);
\odata[0]_i_1__86\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => \odata_reg[0]_0\,
      I1 => p_0_in,
      I2 => in_data_B_7_last_V_s_reg_2699,
      I3 => \odata[0]_i_2__27_n_1\,
      I4 => \^out_data_7_tlast\(0),
      O => \odata[0]_i_1__86_n_1\
    );
\odata[0]_i_2__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => out_data_7_TREADY,
      I1 => \^odata_reg[1]_0\,
      I2 => ap_rst_n,
      O => \odata[0]_i_2__27_n_1\
    );
\odata[1]_i_1__86\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => out_data_0_TVALID_int,
      I2 => \^odata_reg[1]_0\,
      I3 => out_data_7_TREADY,
      O => \odata[1]_i_1__86_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__86_n_1\,
      Q => \^out_data_7_tlast\(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__86_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_268\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    out_data_7_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_7_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    \odata_reg[0]_0\ : in STD_LOGIC;
    in_data_B_7_id_V_tm_reg_2704 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_268\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_268\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_268\ is
  signal \odata[0]_i_1__102_n_1\ : STD_LOGIC;
  signal \odata[0]_i_2__28_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__102_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
  signal \^out_data_7_tid\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[0]_i_2__28\ : label is "soft_lutpair1075";
  attribute SOFT_HLUTNM of \odata[1]_i_1__102\ : label is "soft_lutpair1075";
begin
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
  out_data_7_TID(0) <= \^out_data_7_tid\(0);
\odata[0]_i_1__102\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => \odata_reg[0]_0\,
      I1 => p_0_in,
      I2 => in_data_B_7_id_V_tm_reg_2704,
      I3 => \odata[0]_i_2__28_n_1\,
      I4 => \^out_data_7_tid\(0),
      O => \odata[0]_i_1__102_n_1\
    );
\odata[0]_i_2__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => out_data_7_TREADY,
      I1 => \^odata_reg[1]_0\,
      I2 => ap_rst_n,
      O => \odata[0]_i_2__28_n_1\
    );
\odata[1]_i_1__102\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => out_data_0_TVALID_int,
      I2 => \^odata_reg[1]_0\,
      I3 => out_data_7_TREADY,
      O => \odata[1]_i_1__102_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__102_n_1\,
      Q => \^out_data_7_tid\(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__102_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_270\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    out_data_7_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_7_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    \odata_reg[0]_0\ : in STD_LOGIC;
    in_data_B_7_dest_V_s_reg_2709 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_270\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_270\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_270\ is
  signal \odata[0]_i_1__118_n_1\ : STD_LOGIC;
  signal \odata[0]_i_2__30_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__118_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
  signal \^out_data_7_tdest\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[0]_i_2__30\ : label is "soft_lutpair1074";
  attribute SOFT_HLUTNM of \odata[1]_i_1__118\ : label is "soft_lutpair1074";
begin
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
  out_data_7_TDEST(0) <= \^out_data_7_tdest\(0);
\odata[0]_i_1__118\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => \odata_reg[0]_0\,
      I1 => p_0_in,
      I2 => in_data_B_7_dest_V_s_reg_2709,
      I3 => \odata[0]_i_2__30_n_1\,
      I4 => \^out_data_7_tdest\(0),
      O => \odata[0]_i_1__118_n_1\
    );
\odata[0]_i_2__30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => out_data_7_TREADY,
      I1 => \^odata_reg[1]_0\,
      I2 => ap_rst_n,
      O => \odata[0]_i_2__30_n_1\
    );
\odata[1]_i_1__118\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => out_data_0_TVALID_int,
      I2 => \^odata_reg[1]_0\,
      I3 => out_data_7_TREADY,
      O => \odata[1]_i_1__118_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__118_n_1\,
      Q => \^out_data_7_tdest\(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__118_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_274\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    out_data_6_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_6_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    \odata_reg[0]_0\ : in STD_LOGIC;
    in_data_B_6_user_V_s_reg_2659 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_274\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_274\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_274\ is
  signal \odata[0]_i_1__69_n_1\ : STD_LOGIC;
  signal \odata[0]_i_2__25_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__69_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
  signal \^out_data_6_tuser\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[0]_i_2__25\ : label is "soft_lutpair1056";
  attribute SOFT_HLUTNM of \odata[1]_i_1__69\ : label is "soft_lutpair1056";
begin
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
  out_data_6_TUSER(0) <= \^out_data_6_tuser\(0);
\odata[0]_i_1__69\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => \odata_reg[0]_0\,
      I1 => p_0_in,
      I2 => in_data_B_6_user_V_s_reg_2659,
      I3 => \odata[0]_i_2__25_n_1\,
      I4 => \^out_data_6_tuser\(0),
      O => \odata[0]_i_1__69_n_1\
    );
\odata[0]_i_2__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => out_data_6_TREADY,
      I1 => \^odata_reg[1]_0\,
      I2 => ap_rst_n,
      O => \odata[0]_i_2__25_n_1\
    );
\odata[1]_i_1__69\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => out_data_0_TVALID_int,
      I2 => \^odata_reg[1]_0\,
      I3 => out_data_6_TREADY,
      O => \odata[1]_i_1__69_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__69_n_1\,
      Q => \^out_data_6_tuser\(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__69_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_278\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    out_data_6_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_6_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    \odata_reg[0]_0\ : in STD_LOGIC;
    in_data_B_6_last_V_s_reg_2664 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_278\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_278\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_278\ is
  signal \odata[0]_i_1__85_n_1\ : STD_LOGIC;
  signal \odata[0]_i_2__23_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__85_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
  signal \^out_data_6_tlast\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[0]_i_2__23\ : label is "soft_lutpair1052";
  attribute SOFT_HLUTNM of \odata[1]_i_1__85\ : label is "soft_lutpair1052";
begin
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
  out_data_6_TLAST(0) <= \^out_data_6_tlast\(0);
\odata[0]_i_1__85\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => \odata_reg[0]_0\,
      I1 => p_0_in,
      I2 => in_data_B_6_last_V_s_reg_2664,
      I3 => \odata[0]_i_2__23_n_1\,
      I4 => \^out_data_6_tlast\(0),
      O => \odata[0]_i_1__85_n_1\
    );
\odata[0]_i_2__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => out_data_6_TREADY,
      I1 => \^odata_reg[1]_0\,
      I2 => ap_rst_n,
      O => \odata[0]_i_2__23_n_1\
    );
\odata[1]_i_1__85\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => out_data_0_TVALID_int,
      I2 => \^odata_reg[1]_0\,
      I3 => out_data_6_TREADY,
      O => \odata[1]_i_1__85_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__85_n_1\,
      Q => \^out_data_6_tlast\(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__85_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_282\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    out_data_6_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_6_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    \odata_reg[0]_0\ : in STD_LOGIC;
    in_data_B_6_id_V_tm_reg_2669 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_282\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_282\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_282\ is
  signal \odata[0]_i_1__101_n_1\ : STD_LOGIC;
  signal \odata[0]_i_2__24_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__101_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
  signal \^out_data_6_tid\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[0]_i_2__24\ : label is "soft_lutpair1048";
  attribute SOFT_HLUTNM of \odata[1]_i_1__101\ : label is "soft_lutpair1048";
begin
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
  out_data_6_TID(0) <= \^out_data_6_tid\(0);
\odata[0]_i_1__101\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => \odata_reg[0]_0\,
      I1 => p_0_in,
      I2 => in_data_B_6_id_V_tm_reg_2669,
      I3 => \odata[0]_i_2__24_n_1\,
      I4 => \^out_data_6_tid\(0),
      O => \odata[0]_i_1__101_n_1\
    );
\odata[0]_i_2__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => out_data_6_TREADY,
      I1 => \^odata_reg[1]_0\,
      I2 => ap_rst_n,
      O => \odata[0]_i_2__24_n_1\
    );
\odata[1]_i_1__101\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => out_data_0_TVALID_int,
      I2 => \^odata_reg[1]_0\,
      I3 => out_data_6_TREADY,
      O => \odata[1]_i_1__101_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__101_n_1\,
      Q => \^out_data_6_tid\(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__101_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_284\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    out_data_6_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_6_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    \odata_reg[0]_0\ : in STD_LOGIC;
    in_data_B_6_dest_V_s_reg_2674 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_284\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_284\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_284\ is
  signal \odata[0]_i_1__117_n_1\ : STD_LOGIC;
  signal \odata[0]_i_2__26_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__117_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
  signal \^out_data_6_tdest\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[0]_i_2__26\ : label is "soft_lutpair1047";
  attribute SOFT_HLUTNM of \odata[1]_i_1__117\ : label is "soft_lutpair1047";
begin
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
  out_data_6_TDEST(0) <= \^out_data_6_tdest\(0);
\odata[0]_i_1__117\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => \odata_reg[0]_0\,
      I1 => p_0_in,
      I2 => in_data_B_6_dest_V_s_reg_2674,
      I3 => \odata[0]_i_2__26_n_1\,
      I4 => \^out_data_6_tdest\(0),
      O => \odata[0]_i_1__117_n_1\
    );
\odata[0]_i_2__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => out_data_6_TREADY,
      I1 => \^odata_reg[1]_0\,
      I2 => ap_rst_n,
      O => \odata[0]_i_2__26_n_1\
    );
\odata[1]_i_1__117\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => out_data_0_TVALID_int,
      I2 => \^odata_reg[1]_0\,
      I3 => out_data_6_TREADY,
      O => \odata[1]_i_1__117_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__117_n_1\,
      Q => \^out_data_6_tdest\(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__117_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_288\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    out_data_5_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_5_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    \odata_reg[0]_0\ : in STD_LOGIC;
    in_data_B_5_user_V_s_reg_2624 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_288\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_288\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_288\ is
  signal \odata[0]_i_1__68_n_1\ : STD_LOGIC;
  signal \odata[0]_i_2__21_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__68_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
  signal \^out_data_5_tuser\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[0]_i_2__21\ : label is "soft_lutpair1029";
  attribute SOFT_HLUTNM of \odata[1]_i_1__68\ : label is "soft_lutpair1029";
begin
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
  out_data_5_TUSER(0) <= \^out_data_5_tuser\(0);
\odata[0]_i_1__68\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => \odata_reg[0]_0\,
      I1 => p_0_in,
      I2 => in_data_B_5_user_V_s_reg_2624,
      I3 => \odata[0]_i_2__21_n_1\,
      I4 => \^out_data_5_tuser\(0),
      O => \odata[0]_i_1__68_n_1\
    );
\odata[0]_i_2__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => out_data_5_TREADY,
      I1 => \^odata_reg[1]_0\,
      I2 => ap_rst_n,
      O => \odata[0]_i_2__21_n_1\
    );
\odata[1]_i_1__68\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => out_data_0_TVALID_int,
      I2 => \^odata_reg[1]_0\,
      I3 => out_data_5_TREADY,
      O => \odata[1]_i_1__68_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__68_n_1\,
      Q => \^out_data_5_tuser\(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__68_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_292\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    out_data_5_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_5_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    \odata_reg[0]_0\ : in STD_LOGIC;
    in_data_B_5_last_V_s_reg_2629 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_292\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_292\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_292\ is
  signal \odata[0]_i_1__84_n_1\ : STD_LOGIC;
  signal \odata[0]_i_2__19_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__84_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
  signal \^out_data_5_tlast\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[0]_i_2__19\ : label is "soft_lutpair1025";
  attribute SOFT_HLUTNM of \odata[1]_i_1__84\ : label is "soft_lutpair1025";
begin
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
  out_data_5_TLAST(0) <= \^out_data_5_tlast\(0);
\odata[0]_i_1__84\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => \odata_reg[0]_0\,
      I1 => p_0_in,
      I2 => in_data_B_5_last_V_s_reg_2629,
      I3 => \odata[0]_i_2__19_n_1\,
      I4 => \^out_data_5_tlast\(0),
      O => \odata[0]_i_1__84_n_1\
    );
\odata[0]_i_2__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => out_data_5_TREADY,
      I1 => \^odata_reg[1]_0\,
      I2 => ap_rst_n,
      O => \odata[0]_i_2__19_n_1\
    );
\odata[1]_i_1__84\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => out_data_0_TVALID_int,
      I2 => \^odata_reg[1]_0\,
      I3 => out_data_5_TREADY,
      O => \odata[1]_i_1__84_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__84_n_1\,
      Q => \^out_data_5_tlast\(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__84_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_296\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    out_data_5_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_5_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    \odata_reg[0]_0\ : in STD_LOGIC;
    in_data_B_5_id_V_tm_reg_2634 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_296\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_296\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_296\ is
  signal \odata[0]_i_1__100_n_1\ : STD_LOGIC;
  signal \odata[0]_i_2__20_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__100_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
  signal \^out_data_5_tid\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[0]_i_2__20\ : label is "soft_lutpair1021";
  attribute SOFT_HLUTNM of \odata[1]_i_1__100\ : label is "soft_lutpair1021";
begin
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
  out_data_5_TID(0) <= \^out_data_5_tid\(0);
\odata[0]_i_1__100\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => \odata_reg[0]_0\,
      I1 => p_0_in,
      I2 => in_data_B_5_id_V_tm_reg_2634,
      I3 => \odata[0]_i_2__20_n_1\,
      I4 => \^out_data_5_tid\(0),
      O => \odata[0]_i_1__100_n_1\
    );
\odata[0]_i_2__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => out_data_5_TREADY,
      I1 => \^odata_reg[1]_0\,
      I2 => ap_rst_n,
      O => \odata[0]_i_2__20_n_1\
    );
\odata[1]_i_1__100\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => out_data_0_TVALID_int,
      I2 => \^odata_reg[1]_0\,
      I3 => out_data_5_TREADY,
      O => \odata[1]_i_1__100_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__100_n_1\,
      Q => \^out_data_5_tid\(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__100_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_298\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    out_data_5_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_5_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    \odata_reg[0]_0\ : in STD_LOGIC;
    in_data_B_5_dest_V_s_reg_2639 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_298\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_298\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_298\ is
  signal \odata[0]_i_1__116_n_1\ : STD_LOGIC;
  signal \odata[0]_i_2__22_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__116_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
  signal \^out_data_5_tdest\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[0]_i_2__22\ : label is "soft_lutpair1020";
  attribute SOFT_HLUTNM of \odata[1]_i_1__116\ : label is "soft_lutpair1020";
begin
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
  out_data_5_TDEST(0) <= \^out_data_5_tdest\(0);
\odata[0]_i_1__116\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => \odata_reg[0]_0\,
      I1 => p_0_in,
      I2 => in_data_B_5_dest_V_s_reg_2639,
      I3 => \odata[0]_i_2__22_n_1\,
      I4 => \^out_data_5_tdest\(0),
      O => \odata[0]_i_1__116_n_1\
    );
\odata[0]_i_2__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => out_data_5_TREADY,
      I1 => \^odata_reg[1]_0\,
      I2 => ap_rst_n,
      O => \odata[0]_i_2__22_n_1\
    );
\odata[1]_i_1__116\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => out_data_0_TVALID_int,
      I2 => \^odata_reg[1]_0\,
      I3 => out_data_5_TREADY,
      O => \odata[1]_i_1__116_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__116_n_1\,
      Q => \^out_data_5_tdest\(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__116_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_302\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    out_data_4_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_4_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    \odata_reg[0]_0\ : in STD_LOGIC;
    in_data_B_4_user_V_s_reg_2589 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_302\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_302\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_302\ is
  signal \odata[0]_i_1__67_n_1\ : STD_LOGIC;
  signal \odata[0]_i_2__17_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__67_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
  signal \^out_data_4_tuser\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[0]_i_2__17\ : label is "soft_lutpair1002";
  attribute SOFT_HLUTNM of \odata[1]_i_1__67\ : label is "soft_lutpair1002";
begin
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
  out_data_4_TUSER(0) <= \^out_data_4_tuser\(0);
\odata[0]_i_1__67\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => \odata_reg[0]_0\,
      I1 => p_0_in,
      I2 => in_data_B_4_user_V_s_reg_2589,
      I3 => \odata[0]_i_2__17_n_1\,
      I4 => \^out_data_4_tuser\(0),
      O => \odata[0]_i_1__67_n_1\
    );
\odata[0]_i_2__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => out_data_4_TREADY,
      I1 => \^odata_reg[1]_0\,
      I2 => ap_rst_n,
      O => \odata[0]_i_2__17_n_1\
    );
\odata[1]_i_1__67\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => out_data_0_TVALID_int,
      I2 => \^odata_reg[1]_0\,
      I3 => out_data_4_TREADY,
      O => \odata[1]_i_1__67_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__67_n_1\,
      Q => \^out_data_4_tuser\(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__67_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_306\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    out_data_4_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_4_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    \odata_reg[0]_0\ : in STD_LOGIC;
    in_data_B_4_last_V_s_reg_2594 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_306\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_306\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_306\ is
  signal \odata[0]_i_1__83_n_1\ : STD_LOGIC;
  signal \odata[0]_i_2__15_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__83_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
  signal \^out_data_4_tlast\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[0]_i_2__15\ : label is "soft_lutpair998";
  attribute SOFT_HLUTNM of \odata[1]_i_1__83\ : label is "soft_lutpair998";
begin
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
  out_data_4_TLAST(0) <= \^out_data_4_tlast\(0);
\odata[0]_i_1__83\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => \odata_reg[0]_0\,
      I1 => p_0_in,
      I2 => in_data_B_4_last_V_s_reg_2594,
      I3 => \odata[0]_i_2__15_n_1\,
      I4 => \^out_data_4_tlast\(0),
      O => \odata[0]_i_1__83_n_1\
    );
\odata[0]_i_2__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => out_data_4_TREADY,
      I1 => \^odata_reg[1]_0\,
      I2 => ap_rst_n,
      O => \odata[0]_i_2__15_n_1\
    );
\odata[1]_i_1__83\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => out_data_0_TVALID_int,
      I2 => \^odata_reg[1]_0\,
      I3 => out_data_4_TREADY,
      O => \odata[1]_i_1__83_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__83_n_1\,
      Q => \^out_data_4_tlast\(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__83_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_310\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    out_data_4_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_4_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    \odata_reg[0]_0\ : in STD_LOGIC;
    in_data_B_4_id_V_tm_reg_2599 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_310\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_310\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_310\ is
  signal \odata[0]_i_1__99_n_1\ : STD_LOGIC;
  signal \odata[0]_i_2__16_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__99_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
  signal \^out_data_4_tid\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[0]_i_2__16\ : label is "soft_lutpair994";
  attribute SOFT_HLUTNM of \odata[1]_i_1__99\ : label is "soft_lutpair994";
begin
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
  out_data_4_TID(0) <= \^out_data_4_tid\(0);
\odata[0]_i_1__99\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => \odata_reg[0]_0\,
      I1 => p_0_in,
      I2 => in_data_B_4_id_V_tm_reg_2599,
      I3 => \odata[0]_i_2__16_n_1\,
      I4 => \^out_data_4_tid\(0),
      O => \odata[0]_i_1__99_n_1\
    );
\odata[0]_i_2__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => out_data_4_TREADY,
      I1 => \^odata_reg[1]_0\,
      I2 => ap_rst_n,
      O => \odata[0]_i_2__16_n_1\
    );
\odata[1]_i_1__99\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => out_data_0_TVALID_int,
      I2 => \^odata_reg[1]_0\,
      I3 => out_data_4_TREADY,
      O => \odata[1]_i_1__99_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__99_n_1\,
      Q => \^out_data_4_tid\(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__99_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_312\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    out_data_4_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_4_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    \odata_reg[0]_0\ : in STD_LOGIC;
    in_data_B_4_dest_V_s_reg_2604 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_312\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_312\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_312\ is
  signal \odata[0]_i_1__115_n_1\ : STD_LOGIC;
  signal \odata[0]_i_2__18_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__115_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
  signal \^out_data_4_tdest\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[0]_i_2__18\ : label is "soft_lutpair993";
  attribute SOFT_HLUTNM of \odata[1]_i_1__115\ : label is "soft_lutpair993";
begin
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
  out_data_4_TDEST(0) <= \^out_data_4_tdest\(0);
\odata[0]_i_1__115\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => \odata_reg[0]_0\,
      I1 => p_0_in,
      I2 => in_data_B_4_dest_V_s_reg_2604,
      I3 => \odata[0]_i_2__18_n_1\,
      I4 => \^out_data_4_tdest\(0),
      O => \odata[0]_i_1__115_n_1\
    );
\odata[0]_i_2__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => out_data_4_TREADY,
      I1 => \^odata_reg[1]_0\,
      I2 => ap_rst_n,
      O => \odata[0]_i_2__18_n_1\
    );
\odata[1]_i_1__115\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => out_data_0_TVALID_int,
      I2 => \^odata_reg[1]_0\,
      I3 => out_data_4_TREADY,
      O => \odata[1]_i_1__115_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__115_n_1\,
      Q => \^out_data_4_tdest\(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__115_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_316\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    out_data_3_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_3_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    \odata_reg[0]_0\ : in STD_LOGIC;
    in_data_B_3_user_V_s_reg_2554 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_316\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_316\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_316\ is
  signal \odata[0]_i_1__66_n_1\ : STD_LOGIC;
  signal \odata[0]_i_2__13_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__66_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
  signal \^out_data_3_tuser\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[0]_i_2__13\ : label is "soft_lutpair975";
  attribute SOFT_HLUTNM of \odata[1]_i_1__66\ : label is "soft_lutpair975";
begin
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
  out_data_3_TUSER(0) <= \^out_data_3_tuser\(0);
\odata[0]_i_1__66\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => \odata_reg[0]_0\,
      I1 => p_0_in,
      I2 => in_data_B_3_user_V_s_reg_2554,
      I3 => \odata[0]_i_2__13_n_1\,
      I4 => \^out_data_3_tuser\(0),
      O => \odata[0]_i_1__66_n_1\
    );
\odata[0]_i_2__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => out_data_3_TREADY,
      I1 => \^odata_reg[1]_0\,
      I2 => ap_rst_n,
      O => \odata[0]_i_2__13_n_1\
    );
\odata[1]_i_1__66\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => out_data_0_TVALID_int,
      I2 => \^odata_reg[1]_0\,
      I3 => out_data_3_TREADY,
      O => \odata[1]_i_1__66_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__66_n_1\,
      Q => \^out_data_3_tuser\(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__66_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_320\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    out_data_3_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_3_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    \odata_reg[0]_0\ : in STD_LOGIC;
    in_data_B_3_last_V_s_reg_2559 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_320\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_320\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_320\ is
  signal \odata[0]_i_1__82_n_1\ : STD_LOGIC;
  signal \odata[0]_i_2__11_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__82_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
  signal \^out_data_3_tlast\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[0]_i_2__11\ : label is "soft_lutpair971";
  attribute SOFT_HLUTNM of \odata[1]_i_1__82\ : label is "soft_lutpair971";
begin
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
  out_data_3_TLAST(0) <= \^out_data_3_tlast\(0);
\odata[0]_i_1__82\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => \odata_reg[0]_0\,
      I1 => p_0_in,
      I2 => in_data_B_3_last_V_s_reg_2559,
      I3 => \odata[0]_i_2__11_n_1\,
      I4 => \^out_data_3_tlast\(0),
      O => \odata[0]_i_1__82_n_1\
    );
\odata[0]_i_2__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => out_data_3_TREADY,
      I1 => \^odata_reg[1]_0\,
      I2 => ap_rst_n,
      O => \odata[0]_i_2__11_n_1\
    );
\odata[1]_i_1__82\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => out_data_0_TVALID_int,
      I2 => \^odata_reg[1]_0\,
      I3 => out_data_3_TREADY,
      O => \odata[1]_i_1__82_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__82_n_1\,
      Q => \^out_data_3_tlast\(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__82_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_324\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    out_data_3_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_3_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    \odata_reg[0]_0\ : in STD_LOGIC;
    in_data_B_3_id_V_tm_reg_2564 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_324\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_324\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_324\ is
  signal \odata[0]_i_1__98_n_1\ : STD_LOGIC;
  signal \odata[0]_i_2__12_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__98_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
  signal \^out_data_3_tid\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[0]_i_2__12\ : label is "soft_lutpair967";
  attribute SOFT_HLUTNM of \odata[1]_i_1__98\ : label is "soft_lutpair967";
begin
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
  out_data_3_TID(0) <= \^out_data_3_tid\(0);
\odata[0]_i_1__98\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => \odata_reg[0]_0\,
      I1 => p_0_in,
      I2 => in_data_B_3_id_V_tm_reg_2564,
      I3 => \odata[0]_i_2__12_n_1\,
      I4 => \^out_data_3_tid\(0),
      O => \odata[0]_i_1__98_n_1\
    );
\odata[0]_i_2__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => out_data_3_TREADY,
      I1 => \^odata_reg[1]_0\,
      I2 => ap_rst_n,
      O => \odata[0]_i_2__12_n_1\
    );
\odata[1]_i_1__98\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => out_data_0_TVALID_int,
      I2 => \^odata_reg[1]_0\,
      I3 => out_data_3_TREADY,
      O => \odata[1]_i_1__98_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__98_n_1\,
      Q => \^out_data_3_tid\(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__98_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_326\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    out_data_3_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_3_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    \odata_reg[0]_0\ : in STD_LOGIC;
    in_data_B_3_dest_V_s_reg_2569 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_326\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_326\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_326\ is
  signal \odata[0]_i_1__114_n_1\ : STD_LOGIC;
  signal \odata[0]_i_2__14_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__114_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
  signal \^out_data_3_tdest\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[0]_i_2__14\ : label is "soft_lutpair966";
  attribute SOFT_HLUTNM of \odata[1]_i_1__114\ : label is "soft_lutpair966";
begin
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
  out_data_3_TDEST(0) <= \^out_data_3_tdest\(0);
\odata[0]_i_1__114\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => \odata_reg[0]_0\,
      I1 => p_0_in,
      I2 => in_data_B_3_dest_V_s_reg_2569,
      I3 => \odata[0]_i_2__14_n_1\,
      I4 => \^out_data_3_tdest\(0),
      O => \odata[0]_i_1__114_n_1\
    );
\odata[0]_i_2__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => out_data_3_TREADY,
      I1 => \^odata_reg[1]_0\,
      I2 => ap_rst_n,
      O => \odata[0]_i_2__14_n_1\
    );
\odata[1]_i_1__114\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => out_data_0_TVALID_int,
      I2 => \^odata_reg[1]_0\,
      I3 => out_data_3_TREADY,
      O => \odata[1]_i_1__114_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__114_n_1\,
      Q => \^out_data_3_tdest\(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__114_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_330\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    out_data_2_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_2_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    \odata_reg[0]_0\ : in STD_LOGIC;
    in_data_B_2_user_V_s_reg_2519 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_330\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_330\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_330\ is
  signal \odata[0]_i_1__65_n_1\ : STD_LOGIC;
  signal \odata[0]_i_2__9_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__65_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
  signal \^out_data_2_tuser\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[0]_i_2__9\ : label is "soft_lutpair948";
  attribute SOFT_HLUTNM of \odata[1]_i_1__65\ : label is "soft_lutpair948";
begin
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
  out_data_2_TUSER(0) <= \^out_data_2_tuser\(0);
\odata[0]_i_1__65\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => \odata_reg[0]_0\,
      I1 => p_0_in,
      I2 => in_data_B_2_user_V_s_reg_2519,
      I3 => \odata[0]_i_2__9_n_1\,
      I4 => \^out_data_2_tuser\(0),
      O => \odata[0]_i_1__65_n_1\
    );
\odata[0]_i_2__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => out_data_2_TREADY,
      I1 => \^odata_reg[1]_0\,
      I2 => ap_rst_n,
      O => \odata[0]_i_2__9_n_1\
    );
\odata[1]_i_1__65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => out_data_0_TVALID_int,
      I2 => \^odata_reg[1]_0\,
      I3 => out_data_2_TREADY,
      O => \odata[1]_i_1__65_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__65_n_1\,
      Q => \^out_data_2_tuser\(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__65_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_334\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    out_data_2_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_2_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    \odata_reg[0]_0\ : in STD_LOGIC;
    in_data_B_2_last_V_s_reg_2524 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_334\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_334\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_334\ is
  signal \odata[0]_i_1__81_n_1\ : STD_LOGIC;
  signal \odata[0]_i_2__7_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__81_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
  signal \^out_data_2_tlast\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[0]_i_2__7\ : label is "soft_lutpair944";
  attribute SOFT_HLUTNM of \odata[1]_i_1__81\ : label is "soft_lutpair944";
begin
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
  out_data_2_TLAST(0) <= \^out_data_2_tlast\(0);
\odata[0]_i_1__81\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => \odata_reg[0]_0\,
      I1 => p_0_in,
      I2 => in_data_B_2_last_V_s_reg_2524,
      I3 => \odata[0]_i_2__7_n_1\,
      I4 => \^out_data_2_tlast\(0),
      O => \odata[0]_i_1__81_n_1\
    );
\odata[0]_i_2__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => out_data_2_TREADY,
      I1 => \^odata_reg[1]_0\,
      I2 => ap_rst_n,
      O => \odata[0]_i_2__7_n_1\
    );
\odata[1]_i_1__81\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => out_data_0_TVALID_int,
      I2 => \^odata_reg[1]_0\,
      I3 => out_data_2_TREADY,
      O => \odata[1]_i_1__81_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__81_n_1\,
      Q => \^out_data_2_tlast\(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__81_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_338\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    out_data_2_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_2_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    \odata_reg[0]_0\ : in STD_LOGIC;
    in_data_B_2_id_V_tm_reg_2529 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_338\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_338\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_338\ is
  signal \odata[0]_i_1__97_n_1\ : STD_LOGIC;
  signal \odata[0]_i_2__8_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__97_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
  signal \^out_data_2_tid\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[0]_i_2__8\ : label is "soft_lutpair940";
  attribute SOFT_HLUTNM of \odata[1]_i_1__97\ : label is "soft_lutpair940";
begin
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
  out_data_2_TID(0) <= \^out_data_2_tid\(0);
\odata[0]_i_1__97\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => \odata_reg[0]_0\,
      I1 => p_0_in,
      I2 => in_data_B_2_id_V_tm_reg_2529,
      I3 => \odata[0]_i_2__8_n_1\,
      I4 => \^out_data_2_tid\(0),
      O => \odata[0]_i_1__97_n_1\
    );
\odata[0]_i_2__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => out_data_2_TREADY,
      I1 => \^odata_reg[1]_0\,
      I2 => ap_rst_n,
      O => \odata[0]_i_2__8_n_1\
    );
\odata[1]_i_1__97\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => out_data_0_TVALID_int,
      I2 => \^odata_reg[1]_0\,
      I3 => out_data_2_TREADY,
      O => \odata[1]_i_1__97_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__97_n_1\,
      Q => \^out_data_2_tid\(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__97_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_340\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    out_data_2_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_2_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    \odata_reg[0]_0\ : in STD_LOGIC;
    in_data_B_2_dest_V_s_reg_2534 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_340\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_340\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_340\ is
  signal \odata[0]_i_1__113_n_1\ : STD_LOGIC;
  signal \odata[0]_i_2__10_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__113_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
  signal \^out_data_2_tdest\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[0]_i_2__10\ : label is "soft_lutpair939";
  attribute SOFT_HLUTNM of \odata[1]_i_1__113\ : label is "soft_lutpair939";
begin
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
  out_data_2_TDEST(0) <= \^out_data_2_tdest\(0);
\odata[0]_i_1__113\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => \odata_reg[0]_0\,
      I1 => p_0_in,
      I2 => in_data_B_2_dest_V_s_reg_2534,
      I3 => \odata[0]_i_2__10_n_1\,
      I4 => \^out_data_2_tdest\(0),
      O => \odata[0]_i_1__113_n_1\
    );
\odata[0]_i_2__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => out_data_2_TREADY,
      I1 => \^odata_reg[1]_0\,
      I2 => ap_rst_n,
      O => \odata[0]_i_2__10_n_1\
    );
\odata[1]_i_1__113\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => out_data_0_TVALID_int,
      I2 => \^odata_reg[1]_0\,
      I3 => out_data_2_TREADY,
      O => \odata[1]_i_1__113_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__113_n_1\,
      Q => \^out_data_2_tdest\(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__113_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_344\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    out_data_1_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_1_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    \odata_reg[0]_0\ : in STD_LOGIC;
    in_data_B_1_user_V_s_reg_2484 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_344\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_344\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_344\ is
  signal \odata[0]_i_1__64_n_1\ : STD_LOGIC;
  signal \odata[0]_i_2__5_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__64_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
  signal \^out_data_1_tuser\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[0]_i_2__5\ : label is "soft_lutpair921";
  attribute SOFT_HLUTNM of \odata[1]_i_1__64\ : label is "soft_lutpair921";
begin
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
  out_data_1_TUSER(0) <= \^out_data_1_tuser\(0);
\odata[0]_i_1__64\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => \odata_reg[0]_0\,
      I1 => p_0_in,
      I2 => in_data_B_1_user_V_s_reg_2484,
      I3 => \odata[0]_i_2__5_n_1\,
      I4 => \^out_data_1_tuser\(0),
      O => \odata[0]_i_1__64_n_1\
    );
\odata[0]_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => out_data_1_TREADY,
      I1 => \^odata_reg[1]_0\,
      I2 => ap_rst_n,
      O => \odata[0]_i_2__5_n_1\
    );
\odata[1]_i_1__64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => out_data_0_TVALID_int,
      I2 => \^odata_reg[1]_0\,
      I3 => out_data_1_TREADY,
      O => \odata[1]_i_1__64_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__64_n_1\,
      Q => \^out_data_1_tuser\(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__64_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_348\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    out_data_1_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_1_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    \odata_reg[0]_0\ : in STD_LOGIC;
    in_data_B_1_last_V_s_reg_2489 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_348\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_348\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_348\ is
  signal \odata[0]_i_1__80_n_1\ : STD_LOGIC;
  signal \odata[0]_i_2__3_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__80_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
  signal \^out_data_1_tlast\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[0]_i_2__3\ : label is "soft_lutpair917";
  attribute SOFT_HLUTNM of \odata[1]_i_1__80\ : label is "soft_lutpair917";
begin
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
  out_data_1_TLAST(0) <= \^out_data_1_tlast\(0);
\odata[0]_i_1__80\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => \odata_reg[0]_0\,
      I1 => p_0_in,
      I2 => in_data_B_1_last_V_s_reg_2489,
      I3 => \odata[0]_i_2__3_n_1\,
      I4 => \^out_data_1_tlast\(0),
      O => \odata[0]_i_1__80_n_1\
    );
\odata[0]_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => out_data_1_TREADY,
      I1 => \^odata_reg[1]_0\,
      I2 => ap_rst_n,
      O => \odata[0]_i_2__3_n_1\
    );
\odata[1]_i_1__80\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => out_data_0_TVALID_int,
      I2 => \^odata_reg[1]_0\,
      I3 => out_data_1_TREADY,
      O => \odata[1]_i_1__80_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__80_n_1\,
      Q => \^out_data_1_tlast\(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__80_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_352\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    out_data_1_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_1_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    \odata_reg[0]_0\ : in STD_LOGIC;
    in_data_B_1_id_V_tm_reg_2494 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_352\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_352\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_352\ is
  signal \odata[0]_i_1__96_n_1\ : STD_LOGIC;
  signal \odata[0]_i_2__4_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__96_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
  signal \^out_data_1_tid\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[0]_i_2__4\ : label is "soft_lutpair913";
  attribute SOFT_HLUTNM of \odata[1]_i_1__96\ : label is "soft_lutpair913";
begin
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
  out_data_1_TID(0) <= \^out_data_1_tid\(0);
\odata[0]_i_1__96\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => \odata_reg[0]_0\,
      I1 => p_0_in,
      I2 => in_data_B_1_id_V_tm_reg_2494,
      I3 => \odata[0]_i_2__4_n_1\,
      I4 => \^out_data_1_tid\(0),
      O => \odata[0]_i_1__96_n_1\
    );
\odata[0]_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => out_data_1_TREADY,
      I1 => \^odata_reg[1]_0\,
      I2 => ap_rst_n,
      O => \odata[0]_i_2__4_n_1\
    );
\odata[1]_i_1__96\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => out_data_0_TVALID_int,
      I2 => \^odata_reg[1]_0\,
      I3 => out_data_1_TREADY,
      O => \odata[1]_i_1__96_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__96_n_1\,
      Q => \^out_data_1_tid\(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__96_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_354\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    out_data_1_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_1_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    \odata_reg[0]_0\ : in STD_LOGIC;
    in_data_B_1_dest_V_s_reg_2499 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_354\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_354\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_354\ is
  signal \odata[0]_i_1__112_n_1\ : STD_LOGIC;
  signal \odata[0]_i_2__6_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__112_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
  signal \^out_data_1_tdest\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[0]_i_2__6\ : label is "soft_lutpair912";
  attribute SOFT_HLUTNM of \odata[1]_i_1__112\ : label is "soft_lutpair912";
begin
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
  out_data_1_TDEST(0) <= \^out_data_1_tdest\(0);
\odata[0]_i_1__112\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => \odata_reg[0]_0\,
      I1 => p_0_in,
      I2 => in_data_B_1_dest_V_s_reg_2499,
      I3 => \odata[0]_i_2__6_n_1\,
      I4 => \^out_data_1_tdest\(0),
      O => \odata[0]_i_1__112_n_1\
    );
\odata[0]_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => out_data_1_TREADY,
      I1 => \^odata_reg[1]_0\,
      I2 => ap_rst_n,
      O => \odata[0]_i_2__6_n_1\
    );
\odata[1]_i_1__112\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => out_data_0_TVALID_int,
      I2 => \^odata_reg[1]_0\,
      I3 => out_data_1_TREADY,
      O => \odata[1]_i_1__112_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__112_n_1\,
      Q => \^out_data_1_tdest\(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__112_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_358\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    out_data_15_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_15_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    \odata_reg[0]_0\ : in STD_LOGIC;
    in_data_B_15_user_V_1_reg_2974 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_358\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_358\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_358\ is
  signal \odata[0]_i_1__78_n_1\ : STD_LOGIC;
  signal \odata[0]_i_2__61_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__78_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
  signal \^out_data_15_tuser\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[0]_i_2__61\ : label is "soft_lutpair894";
  attribute SOFT_HLUTNM of \odata[1]_i_1__78\ : label is "soft_lutpair894";
begin
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
  out_data_15_TUSER(0) <= \^out_data_15_tuser\(0);
\odata[0]_i_1__78\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => \odata_reg[0]_0\,
      I1 => p_0_in,
      I2 => in_data_B_15_user_V_1_reg_2974,
      I3 => \odata[0]_i_2__61_n_1\,
      I4 => \^out_data_15_tuser\(0),
      O => \odata[0]_i_1__78_n_1\
    );
\odata[0]_i_2__61\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => out_data_15_TREADY,
      I1 => \^odata_reg[1]_0\,
      I2 => ap_rst_n,
      O => \odata[0]_i_2__61_n_1\
    );
\odata[1]_i_1__78\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => out_data_0_TVALID_int,
      I2 => \^odata_reg[1]_0\,
      I3 => out_data_15_TREADY,
      O => \odata[1]_i_1__78_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__78_n_1\,
      Q => \^out_data_15_tuser\(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__78_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_362\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    out_data_15_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_15_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    \odata_reg[0]_0\ : in STD_LOGIC;
    in_data_B_15_last_V_1_reg_2979 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_362\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_362\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_362\ is
  signal \odata[0]_i_1__94_n_1\ : STD_LOGIC;
  signal \odata[0]_i_2__59_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__94_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
  signal \^out_data_15_tlast\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[0]_i_2__59\ : label is "soft_lutpair890";
  attribute SOFT_HLUTNM of \odata[1]_i_1__94\ : label is "soft_lutpair890";
begin
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
  out_data_15_TLAST(0) <= \^out_data_15_tlast\(0);
\odata[0]_i_1__94\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => \odata_reg[0]_0\,
      I1 => p_0_in,
      I2 => in_data_B_15_last_V_1_reg_2979,
      I3 => \odata[0]_i_2__59_n_1\,
      I4 => \^out_data_15_tlast\(0),
      O => \odata[0]_i_1__94_n_1\
    );
\odata[0]_i_2__59\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => out_data_15_TREADY,
      I1 => \^odata_reg[1]_0\,
      I2 => ap_rst_n,
      O => \odata[0]_i_2__59_n_1\
    );
\odata[1]_i_1__94\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => out_data_0_TVALID_int,
      I2 => \^odata_reg[1]_0\,
      I3 => out_data_15_TREADY,
      O => \odata[1]_i_1__94_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__94_n_1\,
      Q => \^out_data_15_tlast\(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__94_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_366\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    out_data_15_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_15_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    \odata_reg[0]_0\ : in STD_LOGIC;
    in_data_B_15_id_V_t_reg_2984 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_366\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_366\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_366\ is
  signal \odata[0]_i_1__110_n_1\ : STD_LOGIC;
  signal \odata[0]_i_2__60_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__110_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
  signal \^out_data_15_tid\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[0]_i_2__60\ : label is "soft_lutpair886";
  attribute SOFT_HLUTNM of \odata[1]_i_1__110\ : label is "soft_lutpair886";
begin
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
  out_data_15_TID(0) <= \^out_data_15_tid\(0);
\odata[0]_i_1__110\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => \odata_reg[0]_0\,
      I1 => p_0_in,
      I2 => in_data_B_15_id_V_t_reg_2984,
      I3 => \odata[0]_i_2__60_n_1\,
      I4 => \^out_data_15_tid\(0),
      O => \odata[0]_i_1__110_n_1\
    );
\odata[0]_i_2__60\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => out_data_15_TREADY,
      I1 => \^odata_reg[1]_0\,
      I2 => ap_rst_n,
      O => \odata[0]_i_2__60_n_1\
    );
\odata[1]_i_1__110\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => out_data_0_TVALID_int,
      I2 => \^odata_reg[1]_0\,
      I3 => out_data_15_TREADY,
      O => \odata[1]_i_1__110_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__110_n_1\,
      Q => \^out_data_15_tid\(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__110_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_368\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    out_data_15_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_15_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    \odata_reg[0]_0\ : in STD_LOGIC;
    in_data_B_15_dest_V_1_reg_2989 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_368\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_368\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_368\ is
  signal \odata[0]_i_1__126_n_1\ : STD_LOGIC;
  signal \odata[0]_i_2__62_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__126_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
  signal \^out_data_15_tdest\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[0]_i_2__62\ : label is "soft_lutpair885";
  attribute SOFT_HLUTNM of \odata[1]_i_1__126\ : label is "soft_lutpair885";
begin
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
  out_data_15_TDEST(0) <= \^out_data_15_tdest\(0);
\odata[0]_i_1__126\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => \odata_reg[0]_0\,
      I1 => p_0_in,
      I2 => in_data_B_15_dest_V_1_reg_2989,
      I3 => \odata[0]_i_2__62_n_1\,
      I4 => \^out_data_15_tdest\(0),
      O => \odata[0]_i_1__126_n_1\
    );
\odata[0]_i_2__62\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => out_data_15_TREADY,
      I1 => \^odata_reg[1]_0\,
      I2 => ap_rst_n,
      O => \odata[0]_i_2__62_n_1\
    );
\odata[1]_i_1__126\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => out_data_0_TVALID_int,
      I2 => \^odata_reg[1]_0\,
      I3 => out_data_15_TREADY,
      O => \odata[1]_i_1__126_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__126_n_1\,
      Q => \^out_data_15_tdest\(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__126_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_372\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    out_data_14_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_14_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    \odata_reg[0]_0\ : in STD_LOGIC;
    in_data_B_14_user_V_1_reg_2939 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_372\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_372\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_372\ is
  signal \odata[0]_i_1__77_n_1\ : STD_LOGIC;
  signal \odata[0]_i_2__57_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__77_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
  signal \^out_data_14_tuser\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[0]_i_2__57\ : label is "soft_lutpair867";
  attribute SOFT_HLUTNM of \odata[1]_i_1__77\ : label is "soft_lutpair867";
begin
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
  out_data_14_TUSER(0) <= \^out_data_14_tuser\(0);
\odata[0]_i_1__77\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => \odata_reg[0]_0\,
      I1 => p_0_in,
      I2 => in_data_B_14_user_V_1_reg_2939,
      I3 => \odata[0]_i_2__57_n_1\,
      I4 => \^out_data_14_tuser\(0),
      O => \odata[0]_i_1__77_n_1\
    );
\odata[0]_i_2__57\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => out_data_14_TREADY,
      I1 => \^odata_reg[1]_0\,
      I2 => ap_rst_n,
      O => \odata[0]_i_2__57_n_1\
    );
\odata[1]_i_1__77\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => out_data_0_TVALID_int,
      I2 => \^odata_reg[1]_0\,
      I3 => out_data_14_TREADY,
      O => \odata[1]_i_1__77_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__77_n_1\,
      Q => \^out_data_14_tuser\(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__77_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_376\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    out_data_14_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_14_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    \odata_reg[0]_0\ : in STD_LOGIC;
    in_data_B_14_last_V_1_reg_2944 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_376\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_376\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_376\ is
  signal \odata[0]_i_1__93_n_1\ : STD_LOGIC;
  signal \odata[0]_i_2__55_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__93_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
  signal \^out_data_14_tlast\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[0]_i_2__55\ : label is "soft_lutpair863";
  attribute SOFT_HLUTNM of \odata[1]_i_1__93\ : label is "soft_lutpair863";
begin
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
  out_data_14_TLAST(0) <= \^out_data_14_tlast\(0);
\odata[0]_i_1__93\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => \odata_reg[0]_0\,
      I1 => p_0_in,
      I2 => in_data_B_14_last_V_1_reg_2944,
      I3 => \odata[0]_i_2__55_n_1\,
      I4 => \^out_data_14_tlast\(0),
      O => \odata[0]_i_1__93_n_1\
    );
\odata[0]_i_2__55\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => out_data_14_TREADY,
      I1 => \^odata_reg[1]_0\,
      I2 => ap_rst_n,
      O => \odata[0]_i_2__55_n_1\
    );
\odata[1]_i_1__93\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => out_data_0_TVALID_int,
      I2 => \^odata_reg[1]_0\,
      I3 => out_data_14_TREADY,
      O => \odata[1]_i_1__93_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__93_n_1\,
      Q => \^out_data_14_tlast\(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__93_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_380\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    out_data_14_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_14_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    \odata_reg[0]_0\ : in STD_LOGIC;
    in_data_B_14_id_V_t_reg_2949 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_380\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_380\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_380\ is
  signal \odata[0]_i_1__109_n_1\ : STD_LOGIC;
  signal \odata[0]_i_2__56_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__109_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
  signal \^out_data_14_tid\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[0]_i_2__56\ : label is "soft_lutpair859";
  attribute SOFT_HLUTNM of \odata[1]_i_1__109\ : label is "soft_lutpair859";
begin
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
  out_data_14_TID(0) <= \^out_data_14_tid\(0);
\odata[0]_i_1__109\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => \odata_reg[0]_0\,
      I1 => p_0_in,
      I2 => in_data_B_14_id_V_t_reg_2949,
      I3 => \odata[0]_i_2__56_n_1\,
      I4 => \^out_data_14_tid\(0),
      O => \odata[0]_i_1__109_n_1\
    );
\odata[0]_i_2__56\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => out_data_14_TREADY,
      I1 => \^odata_reg[1]_0\,
      I2 => ap_rst_n,
      O => \odata[0]_i_2__56_n_1\
    );
\odata[1]_i_1__109\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => out_data_0_TVALID_int,
      I2 => \^odata_reg[1]_0\,
      I3 => out_data_14_TREADY,
      O => \odata[1]_i_1__109_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__109_n_1\,
      Q => \^out_data_14_tid\(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__109_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_382\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    out_data_14_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_14_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    \odata_reg[0]_0\ : in STD_LOGIC;
    in_data_B_14_dest_V_1_reg_2954 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_382\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_382\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_382\ is
  signal \odata[0]_i_1__125_n_1\ : STD_LOGIC;
  signal \odata[0]_i_2__58_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__125_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
  signal \^out_data_14_tdest\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[0]_i_2__58\ : label is "soft_lutpair858";
  attribute SOFT_HLUTNM of \odata[1]_i_1__125\ : label is "soft_lutpair858";
begin
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
  out_data_14_TDEST(0) <= \^out_data_14_tdest\(0);
\odata[0]_i_1__125\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => \odata_reg[0]_0\,
      I1 => p_0_in,
      I2 => in_data_B_14_dest_V_1_reg_2954,
      I3 => \odata[0]_i_2__58_n_1\,
      I4 => \^out_data_14_tdest\(0),
      O => \odata[0]_i_1__125_n_1\
    );
\odata[0]_i_2__58\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => out_data_14_TREADY,
      I1 => \^odata_reg[1]_0\,
      I2 => ap_rst_n,
      O => \odata[0]_i_2__58_n_1\
    );
\odata[1]_i_1__125\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => out_data_0_TVALID_int,
      I2 => \^odata_reg[1]_0\,
      I3 => out_data_14_TREADY,
      O => \odata[1]_i_1__125_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__125_n_1\,
      Q => \^out_data_14_tdest\(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__125_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_386\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    out_data_13_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_13_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    \odata_reg[0]_0\ : in STD_LOGIC;
    in_data_B_13_user_V_1_reg_2904 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_386\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_386\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_386\ is
  signal \odata[0]_i_1__76_n_1\ : STD_LOGIC;
  signal \odata[0]_i_2__53_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__76_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
  signal \^out_data_13_tuser\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[0]_i_2__53\ : label is "soft_lutpair840";
  attribute SOFT_HLUTNM of \odata[1]_i_1__76\ : label is "soft_lutpair840";
begin
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
  out_data_13_TUSER(0) <= \^out_data_13_tuser\(0);
\odata[0]_i_1__76\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => \odata_reg[0]_0\,
      I1 => p_0_in,
      I2 => in_data_B_13_user_V_1_reg_2904,
      I3 => \odata[0]_i_2__53_n_1\,
      I4 => \^out_data_13_tuser\(0),
      O => \odata[0]_i_1__76_n_1\
    );
\odata[0]_i_2__53\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => out_data_13_TREADY,
      I1 => \^odata_reg[1]_0\,
      I2 => ap_rst_n,
      O => \odata[0]_i_2__53_n_1\
    );
\odata[1]_i_1__76\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => out_data_0_TVALID_int,
      I2 => \^odata_reg[1]_0\,
      I3 => out_data_13_TREADY,
      O => \odata[1]_i_1__76_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__76_n_1\,
      Q => \^out_data_13_tuser\(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__76_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_390\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    out_data_13_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_13_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    \odata_reg[0]_0\ : in STD_LOGIC;
    in_data_B_13_last_V_1_reg_2909 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_390\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_390\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_390\ is
  signal \odata[0]_i_1__92_n_1\ : STD_LOGIC;
  signal \odata[0]_i_2__51_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__92_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
  signal \^out_data_13_tlast\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[0]_i_2__51\ : label is "soft_lutpair836";
  attribute SOFT_HLUTNM of \odata[1]_i_1__92\ : label is "soft_lutpair836";
begin
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
  out_data_13_TLAST(0) <= \^out_data_13_tlast\(0);
\odata[0]_i_1__92\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => \odata_reg[0]_0\,
      I1 => p_0_in,
      I2 => in_data_B_13_last_V_1_reg_2909,
      I3 => \odata[0]_i_2__51_n_1\,
      I4 => \^out_data_13_tlast\(0),
      O => \odata[0]_i_1__92_n_1\
    );
\odata[0]_i_2__51\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => out_data_13_TREADY,
      I1 => \^odata_reg[1]_0\,
      I2 => ap_rst_n,
      O => \odata[0]_i_2__51_n_1\
    );
\odata[1]_i_1__92\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => out_data_0_TVALID_int,
      I2 => \^odata_reg[1]_0\,
      I3 => out_data_13_TREADY,
      O => \odata[1]_i_1__92_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__92_n_1\,
      Q => \^out_data_13_tlast\(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__92_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_394\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    out_data_13_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_13_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    \odata_reg[0]_0\ : in STD_LOGIC;
    in_data_B_13_id_V_t_reg_2914 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_394\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_394\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_394\ is
  signal \odata[0]_i_1__108_n_1\ : STD_LOGIC;
  signal \odata[0]_i_2__52_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__108_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
  signal \^out_data_13_tid\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[0]_i_2__52\ : label is "soft_lutpair832";
  attribute SOFT_HLUTNM of \odata[1]_i_1__108\ : label is "soft_lutpair832";
begin
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
  out_data_13_TID(0) <= \^out_data_13_tid\(0);
\odata[0]_i_1__108\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => \odata_reg[0]_0\,
      I1 => p_0_in,
      I2 => in_data_B_13_id_V_t_reg_2914,
      I3 => \odata[0]_i_2__52_n_1\,
      I4 => \^out_data_13_tid\(0),
      O => \odata[0]_i_1__108_n_1\
    );
\odata[0]_i_2__52\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => out_data_13_TREADY,
      I1 => \^odata_reg[1]_0\,
      I2 => ap_rst_n,
      O => \odata[0]_i_2__52_n_1\
    );
\odata[1]_i_1__108\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => out_data_0_TVALID_int,
      I2 => \^odata_reg[1]_0\,
      I3 => out_data_13_TREADY,
      O => \odata[1]_i_1__108_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__108_n_1\,
      Q => \^out_data_13_tid\(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__108_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_396\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    out_data_13_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_13_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    \odata_reg[0]_0\ : in STD_LOGIC;
    in_data_B_13_dest_V_1_reg_2919 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_396\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_396\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_396\ is
  signal \odata[0]_i_1__124_n_1\ : STD_LOGIC;
  signal \odata[0]_i_2__54_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__124_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
  signal \^out_data_13_tdest\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[0]_i_2__54\ : label is "soft_lutpair831";
  attribute SOFT_HLUTNM of \odata[1]_i_1__124\ : label is "soft_lutpair831";
begin
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
  out_data_13_TDEST(0) <= \^out_data_13_tdest\(0);
\odata[0]_i_1__124\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => \odata_reg[0]_0\,
      I1 => p_0_in,
      I2 => in_data_B_13_dest_V_1_reg_2919,
      I3 => \odata[0]_i_2__54_n_1\,
      I4 => \^out_data_13_tdest\(0),
      O => \odata[0]_i_1__124_n_1\
    );
\odata[0]_i_2__54\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => out_data_13_TREADY,
      I1 => \^odata_reg[1]_0\,
      I2 => ap_rst_n,
      O => \odata[0]_i_2__54_n_1\
    );
\odata[1]_i_1__124\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => out_data_0_TVALID_int,
      I2 => \^odata_reg[1]_0\,
      I3 => out_data_13_TREADY,
      O => \odata[1]_i_1__124_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__124_n_1\,
      Q => \^out_data_13_tdest\(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__124_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_400\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    out_data_12_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_12_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    \odata_reg[0]_0\ : in STD_LOGIC;
    in_data_B_12_user_V_1_reg_2869 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_400\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_400\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_400\ is
  signal \odata[0]_i_1__75_n_1\ : STD_LOGIC;
  signal \odata[0]_i_2__49_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__75_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
  signal \^out_data_12_tuser\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[0]_i_2__49\ : label is "soft_lutpair813";
  attribute SOFT_HLUTNM of \odata[1]_i_1__75\ : label is "soft_lutpair813";
begin
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
  out_data_12_TUSER(0) <= \^out_data_12_tuser\(0);
\odata[0]_i_1__75\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => \odata_reg[0]_0\,
      I1 => p_0_in,
      I2 => in_data_B_12_user_V_1_reg_2869,
      I3 => \odata[0]_i_2__49_n_1\,
      I4 => \^out_data_12_tuser\(0),
      O => \odata[0]_i_1__75_n_1\
    );
\odata[0]_i_2__49\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => out_data_12_TREADY,
      I1 => \^odata_reg[1]_0\,
      I2 => ap_rst_n,
      O => \odata[0]_i_2__49_n_1\
    );
\odata[1]_i_1__75\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => out_data_0_TVALID_int,
      I2 => \^odata_reg[1]_0\,
      I3 => out_data_12_TREADY,
      O => \odata[1]_i_1__75_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__75_n_1\,
      Q => \^out_data_12_tuser\(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__75_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_404\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    out_data_12_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_12_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    \odata_reg[0]_0\ : in STD_LOGIC;
    in_data_B_12_last_V_1_reg_2874 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_404\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_404\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_404\ is
  signal \odata[0]_i_1__91_n_1\ : STD_LOGIC;
  signal \odata[0]_i_2__47_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__91_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
  signal \^out_data_12_tlast\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[0]_i_2__47\ : label is "soft_lutpair809";
  attribute SOFT_HLUTNM of \odata[1]_i_1__91\ : label is "soft_lutpair809";
begin
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
  out_data_12_TLAST(0) <= \^out_data_12_tlast\(0);
\odata[0]_i_1__91\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => \odata_reg[0]_0\,
      I1 => p_0_in,
      I2 => in_data_B_12_last_V_1_reg_2874,
      I3 => \odata[0]_i_2__47_n_1\,
      I4 => \^out_data_12_tlast\(0),
      O => \odata[0]_i_1__91_n_1\
    );
\odata[0]_i_2__47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => out_data_12_TREADY,
      I1 => \^odata_reg[1]_0\,
      I2 => ap_rst_n,
      O => \odata[0]_i_2__47_n_1\
    );
\odata[1]_i_1__91\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => out_data_0_TVALID_int,
      I2 => \^odata_reg[1]_0\,
      I3 => out_data_12_TREADY,
      O => \odata[1]_i_1__91_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__91_n_1\,
      Q => \^out_data_12_tlast\(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__91_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_408\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    out_data_12_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_12_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    \odata_reg[0]_0\ : in STD_LOGIC;
    in_data_B_12_id_V_t_reg_2879 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_408\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_408\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_408\ is
  signal \odata[0]_i_1__107_n_1\ : STD_LOGIC;
  signal \odata[0]_i_2__48_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__107_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
  signal \^out_data_12_tid\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[0]_i_2__48\ : label is "soft_lutpair805";
  attribute SOFT_HLUTNM of \odata[1]_i_1__107\ : label is "soft_lutpair805";
begin
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
  out_data_12_TID(0) <= \^out_data_12_tid\(0);
\odata[0]_i_1__107\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => \odata_reg[0]_0\,
      I1 => p_0_in,
      I2 => in_data_B_12_id_V_t_reg_2879,
      I3 => \odata[0]_i_2__48_n_1\,
      I4 => \^out_data_12_tid\(0),
      O => \odata[0]_i_1__107_n_1\
    );
\odata[0]_i_2__48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => out_data_12_TREADY,
      I1 => \^odata_reg[1]_0\,
      I2 => ap_rst_n,
      O => \odata[0]_i_2__48_n_1\
    );
\odata[1]_i_1__107\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => out_data_0_TVALID_int,
      I2 => \^odata_reg[1]_0\,
      I3 => out_data_12_TREADY,
      O => \odata[1]_i_1__107_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__107_n_1\,
      Q => \^out_data_12_tid\(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__107_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_410\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    out_data_12_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_12_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    \odata_reg[0]_0\ : in STD_LOGIC;
    in_data_B_12_dest_V_1_reg_2884 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_410\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_410\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_410\ is
  signal \odata[0]_i_1__123_n_1\ : STD_LOGIC;
  signal \odata[0]_i_2__50_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__123_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
  signal \^out_data_12_tdest\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[0]_i_2__50\ : label is "soft_lutpair804";
  attribute SOFT_HLUTNM of \odata[1]_i_1__123\ : label is "soft_lutpair804";
begin
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
  out_data_12_TDEST(0) <= \^out_data_12_tdest\(0);
\odata[0]_i_1__123\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => \odata_reg[0]_0\,
      I1 => p_0_in,
      I2 => in_data_B_12_dest_V_1_reg_2884,
      I3 => \odata[0]_i_2__50_n_1\,
      I4 => \^out_data_12_tdest\(0),
      O => \odata[0]_i_1__123_n_1\
    );
\odata[0]_i_2__50\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => out_data_12_TREADY,
      I1 => \^odata_reg[1]_0\,
      I2 => ap_rst_n,
      O => \odata[0]_i_2__50_n_1\
    );
\odata[1]_i_1__123\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => out_data_0_TVALID_int,
      I2 => \^odata_reg[1]_0\,
      I3 => out_data_12_TREADY,
      O => \odata[1]_i_1__123_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__123_n_1\,
      Q => \^out_data_12_tdest\(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__123_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_414\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    out_data_11_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_11_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    \odata_reg[0]_0\ : in STD_LOGIC;
    in_data_B_11_user_V_1_reg_2834 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_414\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_414\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_414\ is
  signal \odata[0]_i_1__74_n_1\ : STD_LOGIC;
  signal \odata[0]_i_2__45_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__74_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
  signal \^out_data_11_tuser\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[0]_i_2__45\ : label is "soft_lutpair786";
  attribute SOFT_HLUTNM of \odata[1]_i_1__74\ : label is "soft_lutpair786";
begin
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
  out_data_11_TUSER(0) <= \^out_data_11_tuser\(0);
\odata[0]_i_1__74\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => \odata_reg[0]_0\,
      I1 => p_0_in,
      I2 => in_data_B_11_user_V_1_reg_2834,
      I3 => \odata[0]_i_2__45_n_1\,
      I4 => \^out_data_11_tuser\(0),
      O => \odata[0]_i_1__74_n_1\
    );
\odata[0]_i_2__45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => out_data_11_TREADY,
      I1 => \^odata_reg[1]_0\,
      I2 => ap_rst_n,
      O => \odata[0]_i_2__45_n_1\
    );
\odata[1]_i_1__74\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => out_data_0_TVALID_int,
      I2 => \^odata_reg[1]_0\,
      I3 => out_data_11_TREADY,
      O => \odata[1]_i_1__74_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__74_n_1\,
      Q => \^out_data_11_tuser\(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__74_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_418\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    out_data_11_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_11_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    \odata_reg[0]_0\ : in STD_LOGIC;
    in_data_B_11_last_V_1_reg_2839 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_418\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_418\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_418\ is
  signal \odata[0]_i_1__90_n_1\ : STD_LOGIC;
  signal \odata[0]_i_2__43_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__90_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
  signal \^out_data_11_tlast\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[0]_i_2__43\ : label is "soft_lutpair782";
  attribute SOFT_HLUTNM of \odata[1]_i_1__90\ : label is "soft_lutpair782";
begin
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
  out_data_11_TLAST(0) <= \^out_data_11_tlast\(0);
\odata[0]_i_1__90\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => \odata_reg[0]_0\,
      I1 => p_0_in,
      I2 => in_data_B_11_last_V_1_reg_2839,
      I3 => \odata[0]_i_2__43_n_1\,
      I4 => \^out_data_11_tlast\(0),
      O => \odata[0]_i_1__90_n_1\
    );
\odata[0]_i_2__43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => out_data_11_TREADY,
      I1 => \^odata_reg[1]_0\,
      I2 => ap_rst_n,
      O => \odata[0]_i_2__43_n_1\
    );
\odata[1]_i_1__90\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => out_data_0_TVALID_int,
      I2 => \^odata_reg[1]_0\,
      I3 => out_data_11_TREADY,
      O => \odata[1]_i_1__90_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__90_n_1\,
      Q => \^out_data_11_tlast\(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__90_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_422\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    out_data_11_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_11_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    \odata_reg[0]_0\ : in STD_LOGIC;
    in_data_B_11_id_V_t_reg_2844 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_422\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_422\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_422\ is
  signal \odata[0]_i_1__106_n_1\ : STD_LOGIC;
  signal \odata[0]_i_2__44_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__106_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
  signal \^out_data_11_tid\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[0]_i_2__44\ : label is "soft_lutpair778";
  attribute SOFT_HLUTNM of \odata[1]_i_1__106\ : label is "soft_lutpair778";
begin
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
  out_data_11_TID(0) <= \^out_data_11_tid\(0);
\odata[0]_i_1__106\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => \odata_reg[0]_0\,
      I1 => p_0_in,
      I2 => in_data_B_11_id_V_t_reg_2844,
      I3 => \odata[0]_i_2__44_n_1\,
      I4 => \^out_data_11_tid\(0),
      O => \odata[0]_i_1__106_n_1\
    );
\odata[0]_i_2__44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => out_data_11_TREADY,
      I1 => \^odata_reg[1]_0\,
      I2 => ap_rst_n,
      O => \odata[0]_i_2__44_n_1\
    );
\odata[1]_i_1__106\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => out_data_0_TVALID_int,
      I2 => \^odata_reg[1]_0\,
      I3 => out_data_11_TREADY,
      O => \odata[1]_i_1__106_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__106_n_1\,
      Q => \^out_data_11_tid\(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__106_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_424\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    out_data_11_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_11_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    \odata_reg[0]_0\ : in STD_LOGIC;
    in_data_B_11_dest_V_1_reg_2849 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_424\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_424\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_424\ is
  signal \odata[0]_i_1__122_n_1\ : STD_LOGIC;
  signal \odata[0]_i_2__46_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__122_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
  signal \^out_data_11_tdest\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[0]_i_2__46\ : label is "soft_lutpair777";
  attribute SOFT_HLUTNM of \odata[1]_i_1__122\ : label is "soft_lutpair777";
begin
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
  out_data_11_TDEST(0) <= \^out_data_11_tdest\(0);
\odata[0]_i_1__122\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => \odata_reg[0]_0\,
      I1 => p_0_in,
      I2 => in_data_B_11_dest_V_1_reg_2849,
      I3 => \odata[0]_i_2__46_n_1\,
      I4 => \^out_data_11_tdest\(0),
      O => \odata[0]_i_1__122_n_1\
    );
\odata[0]_i_2__46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => out_data_11_TREADY,
      I1 => \^odata_reg[1]_0\,
      I2 => ap_rst_n,
      O => \odata[0]_i_2__46_n_1\
    );
\odata[1]_i_1__122\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => out_data_0_TVALID_int,
      I2 => \^odata_reg[1]_0\,
      I3 => out_data_11_TREADY,
      O => \odata[1]_i_1__122_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__122_n_1\,
      Q => \^out_data_11_tdest\(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__122_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_428\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    out_data_10_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_10_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    \odata_reg[0]_0\ : in STD_LOGIC;
    in_data_B_10_user_V_1_reg_2799 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_428\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_428\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_428\ is
  signal \odata[0]_i_1__73_n_1\ : STD_LOGIC;
  signal \odata[0]_i_2__41_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__73_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
  signal \^out_data_10_tuser\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[0]_i_2__41\ : label is "soft_lutpair757";
  attribute SOFT_HLUTNM of \odata[1]_i_1__73\ : label is "soft_lutpair757";
begin
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
  out_data_10_TUSER(0) <= \^out_data_10_tuser\(0);
\odata[0]_i_1__73\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => \odata_reg[0]_0\,
      I1 => p_0_in,
      I2 => in_data_B_10_user_V_1_reg_2799,
      I3 => \odata[0]_i_2__41_n_1\,
      I4 => \^out_data_10_tuser\(0),
      O => \odata[0]_i_1__73_n_1\
    );
\odata[0]_i_2__41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => out_data_10_TREADY,
      I1 => \^odata_reg[1]_0\,
      I2 => ap_rst_n,
      O => \odata[0]_i_2__41_n_1\
    );
\odata[1]_i_1__73\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => out_data_0_TVALID_int,
      I2 => \^odata_reg[1]_0\,
      I3 => out_data_10_TREADY,
      O => \odata[1]_i_1__73_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__73_n_1\,
      Q => \^out_data_10_tuser\(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__73_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_432\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    out_data_10_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_10_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    \odata_reg[0]_0\ : in STD_LOGIC;
    in_data_B_10_last_V_1_reg_2804 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_432\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_432\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_432\ is
  signal \odata[0]_i_1__89_n_1\ : STD_LOGIC;
  signal \odata[0]_i_2__39_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__89_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
  signal \^out_data_10_tlast\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[0]_i_2__39\ : label is "soft_lutpair753";
  attribute SOFT_HLUTNM of \odata[1]_i_1__89\ : label is "soft_lutpair753";
begin
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
  out_data_10_TLAST(0) <= \^out_data_10_tlast\(0);
\odata[0]_i_1__89\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => \odata_reg[0]_0\,
      I1 => p_0_in,
      I2 => in_data_B_10_last_V_1_reg_2804,
      I3 => \odata[0]_i_2__39_n_1\,
      I4 => \^out_data_10_tlast\(0),
      O => \odata[0]_i_1__89_n_1\
    );
\odata[0]_i_2__39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => out_data_10_TREADY,
      I1 => \^odata_reg[1]_0\,
      I2 => ap_rst_n,
      O => \odata[0]_i_2__39_n_1\
    );
\odata[1]_i_1__89\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => out_data_0_TVALID_int,
      I2 => \^odata_reg[1]_0\,
      I3 => out_data_10_TREADY,
      O => \odata[1]_i_1__89_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__89_n_1\,
      Q => \^out_data_10_tlast\(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__89_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_436\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    out_data_10_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_10_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    \odata_reg[0]_0\ : in STD_LOGIC;
    in_data_B_10_id_V_t_reg_2809 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_436\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_436\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_436\ is
  signal \odata[0]_i_1__105_n_1\ : STD_LOGIC;
  signal \odata[0]_i_2__40_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__105_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
  signal \^out_data_10_tid\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[0]_i_2__40\ : label is "soft_lutpair749";
  attribute SOFT_HLUTNM of \odata[1]_i_1__105\ : label is "soft_lutpair749";
begin
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
  out_data_10_TID(0) <= \^out_data_10_tid\(0);
\odata[0]_i_1__105\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => \odata_reg[0]_0\,
      I1 => p_0_in,
      I2 => in_data_B_10_id_V_t_reg_2809,
      I3 => \odata[0]_i_2__40_n_1\,
      I4 => \^out_data_10_tid\(0),
      O => \odata[0]_i_1__105_n_1\
    );
\odata[0]_i_2__40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => out_data_10_TREADY,
      I1 => \^odata_reg[1]_0\,
      I2 => ap_rst_n,
      O => \odata[0]_i_2__40_n_1\
    );
\odata[1]_i_1__105\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => out_data_0_TVALID_int,
      I2 => \^odata_reg[1]_0\,
      I3 => out_data_10_TREADY,
      O => \odata[1]_i_1__105_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__105_n_1\,
      Q => \^out_data_10_tid\(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__105_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_438\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    out_data_10_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_10_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    \odata_reg[0]_0\ : in STD_LOGIC;
    in_data_B_10_dest_V_1_reg_2814 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_438\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_438\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_438\ is
  signal \odata[0]_i_1__121_n_1\ : STD_LOGIC;
  signal \odata[0]_i_2__42_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__121_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
  signal \^out_data_10_tdest\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[0]_i_2__42\ : label is "soft_lutpair748";
  attribute SOFT_HLUTNM of \odata[1]_i_1__121\ : label is "soft_lutpair748";
begin
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
  out_data_10_TDEST(0) <= \^out_data_10_tdest\(0);
\odata[0]_i_1__121\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => \odata_reg[0]_0\,
      I1 => p_0_in,
      I2 => in_data_B_10_dest_V_1_reg_2814,
      I3 => \odata[0]_i_2__42_n_1\,
      I4 => \^out_data_10_tdest\(0),
      O => \odata[0]_i_1__121_n_1\
    );
\odata[0]_i_2__42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => out_data_10_TREADY,
      I1 => \^odata_reg[1]_0\,
      I2 => ap_rst_n,
      O => \odata[0]_i_2__42_n_1\
    );
\odata[1]_i_1__121\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => out_data_0_TVALID_int,
      I2 => \^odata_reg[1]_0\,
      I3 => out_data_10_TREADY,
      O => \odata[1]_i_1__121_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__121_n_1\,
      Q => \^out_data_10_tdest\(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__121_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_442\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    out_data_0_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_0_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    \odata_reg[0]_0\ : in STD_LOGIC;
    in_data_B_0_user_V_s_reg_2449 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_442\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_442\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_442\ is
  signal \odata[0]_i_1__63_n_1\ : STD_LOGIC;
  signal \odata[0]_i_2__1_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__63_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
  signal \^out_data_0_tuser\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[0]_i_2__1\ : label is "soft_lutpair728";
  attribute SOFT_HLUTNM of \odata[1]_i_1__63\ : label is "soft_lutpair728";
begin
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
  out_data_0_TUSER(0) <= \^out_data_0_tuser\(0);
\odata[0]_i_1__63\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => \odata_reg[0]_0\,
      I1 => p_0_in,
      I2 => in_data_B_0_user_V_s_reg_2449,
      I3 => \odata[0]_i_2__1_n_1\,
      I4 => \^out_data_0_tuser\(0),
      O => \odata[0]_i_1__63_n_1\
    );
\odata[0]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => out_data_0_TREADY,
      I1 => \^odata_reg[1]_0\,
      I2 => ap_rst_n,
      O => \odata[0]_i_2__1_n_1\
    );
\odata[1]_i_1__63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => out_data_0_TVALID_int,
      I2 => \^odata_reg[1]_0\,
      I3 => out_data_0_TREADY,
      O => \odata[1]_i_1__63_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__63_n_1\,
      Q => \^out_data_0_tuser\(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__63_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_446\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    out_data_0_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_0_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    \odata_reg[0]_0\ : in STD_LOGIC;
    in_data_B_0_last_V_s_reg_2454 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_446\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_446\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_446\ is
  signal \odata[0]_i_1__79_n_1\ : STD_LOGIC;
  signal \odata[0]_i_2_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__79_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
  signal \^out_data_0_tlast\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[0]_i_2\ : label is "soft_lutpair724";
  attribute SOFT_HLUTNM of \odata[1]_i_1__79\ : label is "soft_lutpair724";
begin
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
  out_data_0_TLAST(0) <= \^out_data_0_tlast\(0);
\odata[0]_i_1__79\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => \odata_reg[0]_0\,
      I1 => p_0_in,
      I2 => in_data_B_0_last_V_s_reg_2454,
      I3 => \odata[0]_i_2_n_1\,
      I4 => \^out_data_0_tlast\(0),
      O => \odata[0]_i_1__79_n_1\
    );
\odata[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => out_data_0_TREADY,
      I1 => \^odata_reg[1]_0\,
      I2 => ap_rst_n,
      O => \odata[0]_i_2_n_1\
    );
\odata[1]_i_1__79\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => out_data_0_TVALID_int,
      I2 => \^odata_reg[1]_0\,
      I3 => out_data_0_TREADY,
      O => \odata[1]_i_1__79_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__79_n_1\,
      Q => \^out_data_0_tlast\(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__79_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_450\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    out_data_0_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_0_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    \odata_reg[0]_0\ : in STD_LOGIC;
    in_data_B_0_id_V_tm_reg_2459 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_450\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_450\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_450\ is
  signal \odata[0]_i_1__95_n_1\ : STD_LOGIC;
  signal \odata[0]_i_2__0_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__95_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
  signal \^out_data_0_tid\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[0]_i_2__0\ : label is "soft_lutpair720";
  attribute SOFT_HLUTNM of \odata[1]_i_1__95\ : label is "soft_lutpair720";
begin
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
  out_data_0_TID(0) <= \^out_data_0_tid\(0);
\odata[0]_i_1__95\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => \odata_reg[0]_0\,
      I1 => p_0_in,
      I2 => in_data_B_0_id_V_tm_reg_2459,
      I3 => \odata[0]_i_2__0_n_1\,
      I4 => \^out_data_0_tid\(0),
      O => \odata[0]_i_1__95_n_1\
    );
\odata[0]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => out_data_0_TREADY,
      I1 => \^odata_reg[1]_0\,
      I2 => ap_rst_n,
      O => \odata[0]_i_2__0_n_1\
    );
\odata[1]_i_1__95\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => out_data_0_TVALID_int,
      I2 => \^odata_reg[1]_0\,
      I3 => out_data_0_TREADY,
      O => \odata[1]_i_1__95_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__95_n_1\,
      Q => \^out_data_0_tid\(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__95_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_452\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    out_data_0_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_0_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    \odata_reg[0]_0\ : in STD_LOGIC;
    in_data_B_0_dest_V_s_reg_2464 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_452\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_452\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_452\ is
  signal \odata[0]_i_1__111_n_1\ : STD_LOGIC;
  signal \odata[0]_i_2__2_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__111_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
  signal \^out_data_0_tdest\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \odata[0]_i_2__2\ : label is "soft_lutpair719";
  attribute SOFT_HLUTNM of \odata[1]_i_1__111\ : label is "soft_lutpair719";
begin
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
  out_data_0_TDEST(0) <= \^out_data_0_tdest\(0);
\odata[0]_i_1__111\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB800B8"
    )
        port map (
      I0 => \odata_reg[0]_0\,
      I1 => p_0_in,
      I2 => in_data_B_0_dest_V_s_reg_2464,
      I3 => \odata[0]_i_2__2_n_1\,
      I4 => \^out_data_0_tdest\(0),
      O => \odata[0]_i_1__111_n_1\
    );
\odata[0]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => out_data_0_TREADY,
      I1 => \^odata_reg[1]_0\,
      I2 => ap_rst_n,
      O => \odata[0]_i_2__2_n_1\
    );
\odata[1]_i_1__111\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => out_data_0_TVALID_int,
      I2 => \^odata_reg[1]_0\,
      I3 => out_data_0_TREADY,
      O => \odata[1]_i_1__111_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__111_n_1\,
      Q => \^out_data_0_tdest\(0),
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__111_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_456\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    in_data_B_9_TUSER_int : out STD_LOGIC;
    p_0_in : in STD_LOGIC;
    in_data_B_9_TVALID : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    cdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_456\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_456\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_456\ is
  signal \^in_data_b_9_tuser_int\ : STD_LOGIC;
  signal \odata[0]_i_1__8_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__8_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
begin
  in_data_B_9_TUSER_int <= \^in_data_b_9_tuser_int\;
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
\odata[0]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEA2"
    )
        port map (
      I0 => cdata(0),
      I1 => \^odata_reg[1]_0\,
      I2 => in_data_A_0_TREADY_int,
      I3 => \^in_data_b_9_tuser_int\,
      O => \odata[0]_i_1__8_n_1\
    );
\odata[1]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => in_data_B_9_TVALID,
      I2 => \^odata_reg[1]_0\,
      I3 => in_data_A_0_TREADY_int,
      O => \odata[1]_i_1__8_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__8_n_1\,
      Q => \^in_data_b_9_tuser_int\,
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__8_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_460\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    in_data_B_9_TLAST_int : out STD_LOGIC;
    p_0_in : in STD_LOGIC;
    in_data_B_9_TVALID : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    cdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_460\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_460\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_460\ is
  signal \^in_data_b_9_tlast_int\ : STD_LOGIC;
  signal \odata[0]_i_1__24_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__24_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
begin
  in_data_B_9_TLAST_int <= \^in_data_b_9_tlast_int\;
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
\odata[0]_i_1__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEA2"
    )
        port map (
      I0 => cdata(0),
      I1 => \^odata_reg[1]_0\,
      I2 => in_data_A_0_TREADY_int,
      I3 => \^in_data_b_9_tlast_int\,
      O => \odata[0]_i_1__24_n_1\
    );
\odata[1]_i_1__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => in_data_B_9_TVALID,
      I2 => \^odata_reg[1]_0\,
      I3 => in_data_A_0_TREADY_int,
      O => \odata[1]_i_1__24_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__24_n_1\,
      Q => \^in_data_b_9_tlast_int\,
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__24_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_464\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    in_data_B_9_TID_int : out STD_LOGIC;
    p_0_in : in STD_LOGIC;
    in_data_B_9_TVALID : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    cdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_464\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_464\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_464\ is
  signal \^in_data_b_9_tid_int\ : STD_LOGIC;
  signal \odata[0]_i_1__40_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__40_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
begin
  in_data_B_9_TID_int <= \^in_data_b_9_tid_int\;
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
\odata[0]_i_1__40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEA2"
    )
        port map (
      I0 => cdata(0),
      I1 => \^odata_reg[1]_0\,
      I2 => in_data_A_0_TREADY_int,
      I3 => \^in_data_b_9_tid_int\,
      O => \odata[0]_i_1__40_n_1\
    );
\odata[1]_i_1__40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => in_data_B_9_TVALID,
      I2 => \^odata_reg[1]_0\,
      I3 => in_data_A_0_TREADY_int,
      O => \odata[1]_i_1__40_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__40_n_1\,
      Q => \^in_data_b_9_tid_int\,
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__40_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_466\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    in_data_B_9_TDEST_int : out STD_LOGIC;
    p_0_in : in STD_LOGIC;
    in_data_B_9_TVALID : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    cdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_466\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_466\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_466\ is
  signal \^in_data_b_9_tdest_int\ : STD_LOGIC;
  signal \odata[0]_i_1__56_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__56_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
begin
  in_data_B_9_TDEST_int <= \^in_data_b_9_tdest_int\;
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
\odata[0]_i_1__56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEA2"
    )
        port map (
      I0 => cdata(0),
      I1 => \^odata_reg[1]_0\,
      I2 => in_data_A_0_TREADY_int,
      I3 => \^in_data_b_9_tdest_int\,
      O => \odata[0]_i_1__56_n_1\
    );
\odata[1]_i_1__56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => in_data_B_9_TVALID,
      I2 => \^odata_reg[1]_0\,
      I3 => in_data_A_0_TREADY_int,
      O => \odata[1]_i_1__56_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__56_n_1\,
      Q => \^in_data_b_9_tdest_int\,
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__56_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_470\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    in_data_B_8_TUSER_int : out STD_LOGIC;
    p_0_in : in STD_LOGIC;
    in_data_B_8_TVALID : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    cdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_470\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_470\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_470\ is
  signal \^in_data_b_8_tuser_int\ : STD_LOGIC;
  signal \odata[0]_i_1__7_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__7_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
begin
  in_data_B_8_TUSER_int <= \^in_data_b_8_tuser_int\;
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
\odata[0]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEA2"
    )
        port map (
      I0 => cdata(0),
      I1 => \^odata_reg[1]_0\,
      I2 => in_data_A_0_TREADY_int,
      I3 => \^in_data_b_8_tuser_int\,
      O => \odata[0]_i_1__7_n_1\
    );
\odata[1]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => in_data_B_8_TVALID,
      I2 => \^odata_reg[1]_0\,
      I3 => in_data_A_0_TREADY_int,
      O => \odata[1]_i_1__7_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__7_n_1\,
      Q => \^in_data_b_8_tuser_int\,
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__7_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_474\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    in_data_B_8_TLAST_int : out STD_LOGIC;
    p_0_in : in STD_LOGIC;
    in_data_B_8_TVALID : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    cdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_474\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_474\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_474\ is
  signal \^in_data_b_8_tlast_int\ : STD_LOGIC;
  signal \odata[0]_i_1__23_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__23_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
begin
  in_data_B_8_TLAST_int <= \^in_data_b_8_tlast_int\;
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
\odata[0]_i_1__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEA2"
    )
        port map (
      I0 => cdata(0),
      I1 => \^odata_reg[1]_0\,
      I2 => in_data_A_0_TREADY_int,
      I3 => \^in_data_b_8_tlast_int\,
      O => \odata[0]_i_1__23_n_1\
    );
\odata[1]_i_1__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => in_data_B_8_TVALID,
      I2 => \^odata_reg[1]_0\,
      I3 => in_data_A_0_TREADY_int,
      O => \odata[1]_i_1__23_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__23_n_1\,
      Q => \^in_data_b_8_tlast_int\,
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__23_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_478\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    in_data_B_8_TID_int : out STD_LOGIC;
    p_0_in : in STD_LOGIC;
    in_data_B_8_TVALID : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    cdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_478\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_478\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_478\ is
  signal \^in_data_b_8_tid_int\ : STD_LOGIC;
  signal \odata[0]_i_1__39_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__39_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
begin
  in_data_B_8_TID_int <= \^in_data_b_8_tid_int\;
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
\odata[0]_i_1__39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEA2"
    )
        port map (
      I0 => cdata(0),
      I1 => \^odata_reg[1]_0\,
      I2 => in_data_A_0_TREADY_int,
      I3 => \^in_data_b_8_tid_int\,
      O => \odata[0]_i_1__39_n_1\
    );
\odata[1]_i_1__39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => in_data_B_8_TVALID,
      I2 => \^odata_reg[1]_0\,
      I3 => in_data_A_0_TREADY_int,
      O => \odata[1]_i_1__39_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__39_n_1\,
      Q => \^in_data_b_8_tid_int\,
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__39_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_480\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    in_data_B_8_TDEST_int : out STD_LOGIC;
    p_0_in : in STD_LOGIC;
    in_data_B_8_TVALID : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    cdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_480\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_480\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_480\ is
  signal \^in_data_b_8_tdest_int\ : STD_LOGIC;
  signal \odata[0]_i_1__55_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__55_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
begin
  in_data_B_8_TDEST_int <= \^in_data_b_8_tdest_int\;
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
\odata[0]_i_1__55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEA2"
    )
        port map (
      I0 => cdata(0),
      I1 => \^odata_reg[1]_0\,
      I2 => in_data_A_0_TREADY_int,
      I3 => \^in_data_b_8_tdest_int\,
      O => \odata[0]_i_1__55_n_1\
    );
\odata[1]_i_1__55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => in_data_B_8_TVALID,
      I2 => \^odata_reg[1]_0\,
      I3 => in_data_A_0_TREADY_int,
      O => \odata[1]_i_1__55_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__55_n_1\,
      Q => \^in_data_b_8_tdest_int\,
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__55_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_484\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    in_data_B_7_TUSER_int : out STD_LOGIC;
    p_0_in : in STD_LOGIC;
    in_data_B_7_TVALID : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    cdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_484\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_484\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_484\ is
  signal \^in_data_b_7_tuser_int\ : STD_LOGIC;
  signal \odata[0]_i_1__6_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__6_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
begin
  in_data_B_7_TUSER_int <= \^in_data_b_7_tuser_int\;
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
\odata[0]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEA2"
    )
        port map (
      I0 => cdata(0),
      I1 => \^odata_reg[1]_0\,
      I2 => in_data_A_0_TREADY_int,
      I3 => \^in_data_b_7_tuser_int\,
      O => \odata[0]_i_1__6_n_1\
    );
\odata[1]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => in_data_B_7_TVALID,
      I2 => \^odata_reg[1]_0\,
      I3 => in_data_A_0_TREADY_int,
      O => \odata[1]_i_1__6_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__6_n_1\,
      Q => \^in_data_b_7_tuser_int\,
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__6_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_488\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    in_data_B_7_TLAST_int : out STD_LOGIC;
    p_0_in : in STD_LOGIC;
    in_data_B_7_TVALID : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    cdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_488\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_488\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_488\ is
  signal \^in_data_b_7_tlast_int\ : STD_LOGIC;
  signal \odata[0]_i_1__22_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__22_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
begin
  in_data_B_7_TLAST_int <= \^in_data_b_7_tlast_int\;
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
\odata[0]_i_1__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEA2"
    )
        port map (
      I0 => cdata(0),
      I1 => \^odata_reg[1]_0\,
      I2 => in_data_A_0_TREADY_int,
      I3 => \^in_data_b_7_tlast_int\,
      O => \odata[0]_i_1__22_n_1\
    );
\odata[1]_i_1__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => in_data_B_7_TVALID,
      I2 => \^odata_reg[1]_0\,
      I3 => in_data_A_0_TREADY_int,
      O => \odata[1]_i_1__22_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__22_n_1\,
      Q => \^in_data_b_7_tlast_int\,
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__22_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_492\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    in_data_B_7_TID_int : out STD_LOGIC;
    p_0_in : in STD_LOGIC;
    in_data_B_7_TVALID : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    cdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_492\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_492\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_492\ is
  signal \^in_data_b_7_tid_int\ : STD_LOGIC;
  signal \odata[0]_i_1__38_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__38_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
begin
  in_data_B_7_TID_int <= \^in_data_b_7_tid_int\;
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
\odata[0]_i_1__38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEA2"
    )
        port map (
      I0 => cdata(0),
      I1 => \^odata_reg[1]_0\,
      I2 => in_data_A_0_TREADY_int,
      I3 => \^in_data_b_7_tid_int\,
      O => \odata[0]_i_1__38_n_1\
    );
\odata[1]_i_1__38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => in_data_B_7_TVALID,
      I2 => \^odata_reg[1]_0\,
      I3 => in_data_A_0_TREADY_int,
      O => \odata[1]_i_1__38_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__38_n_1\,
      Q => \^in_data_b_7_tid_int\,
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__38_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_494\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    in_data_B_7_TDEST_int : out STD_LOGIC;
    p_0_in : in STD_LOGIC;
    in_data_B_7_TVALID : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    cdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_494\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_494\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_494\ is
  signal \^in_data_b_7_tdest_int\ : STD_LOGIC;
  signal \odata[0]_i_1__54_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__54_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
begin
  in_data_B_7_TDEST_int <= \^in_data_b_7_tdest_int\;
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
\odata[0]_i_1__54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEA2"
    )
        port map (
      I0 => cdata(0),
      I1 => \^odata_reg[1]_0\,
      I2 => in_data_A_0_TREADY_int,
      I3 => \^in_data_b_7_tdest_int\,
      O => \odata[0]_i_1__54_n_1\
    );
\odata[1]_i_1__54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => in_data_B_7_TVALID,
      I2 => \^odata_reg[1]_0\,
      I3 => in_data_A_0_TREADY_int,
      O => \odata[1]_i_1__54_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__54_n_1\,
      Q => \^in_data_b_7_tdest_int\,
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__54_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_498\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    in_data_B_6_TUSER_int : out STD_LOGIC;
    p_0_in : in STD_LOGIC;
    in_data_B_6_TVALID : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    cdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_498\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_498\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_498\ is
  signal \^in_data_b_6_tuser_int\ : STD_LOGIC;
  signal \odata[0]_i_1__5_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__5_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
begin
  in_data_B_6_TUSER_int <= \^in_data_b_6_tuser_int\;
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
\odata[0]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEA2"
    )
        port map (
      I0 => cdata(0),
      I1 => \^odata_reg[1]_0\,
      I2 => in_data_A_0_TREADY_int,
      I3 => \^in_data_b_6_tuser_int\,
      O => \odata[0]_i_1__5_n_1\
    );
\odata[1]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => in_data_B_6_TVALID,
      I2 => \^odata_reg[1]_0\,
      I3 => in_data_A_0_TREADY_int,
      O => \odata[1]_i_1__5_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__5_n_1\,
      Q => \^in_data_b_6_tuser_int\,
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__5_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_502\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    in_data_B_6_TLAST_int : out STD_LOGIC;
    p_0_in : in STD_LOGIC;
    in_data_B_6_TVALID : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    cdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_502\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_502\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_502\ is
  signal \^in_data_b_6_tlast_int\ : STD_LOGIC;
  signal \odata[0]_i_1__21_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__21_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
begin
  in_data_B_6_TLAST_int <= \^in_data_b_6_tlast_int\;
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
\odata[0]_i_1__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEA2"
    )
        port map (
      I0 => cdata(0),
      I1 => \^odata_reg[1]_0\,
      I2 => in_data_A_0_TREADY_int,
      I3 => \^in_data_b_6_tlast_int\,
      O => \odata[0]_i_1__21_n_1\
    );
\odata[1]_i_1__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => in_data_B_6_TVALID,
      I2 => \^odata_reg[1]_0\,
      I3 => in_data_A_0_TREADY_int,
      O => \odata[1]_i_1__21_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__21_n_1\,
      Q => \^in_data_b_6_tlast_int\,
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__21_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_506\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    in_data_B_6_TID_int : out STD_LOGIC;
    p_0_in : in STD_LOGIC;
    in_data_B_6_TVALID : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    cdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_506\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_506\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_506\ is
  signal \^in_data_b_6_tid_int\ : STD_LOGIC;
  signal \odata[0]_i_1__37_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__37_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
begin
  in_data_B_6_TID_int <= \^in_data_b_6_tid_int\;
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
\odata[0]_i_1__37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEA2"
    )
        port map (
      I0 => cdata(0),
      I1 => \^odata_reg[1]_0\,
      I2 => in_data_A_0_TREADY_int,
      I3 => \^in_data_b_6_tid_int\,
      O => \odata[0]_i_1__37_n_1\
    );
\odata[1]_i_1__37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => in_data_B_6_TVALID,
      I2 => \^odata_reg[1]_0\,
      I3 => in_data_A_0_TREADY_int,
      O => \odata[1]_i_1__37_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__37_n_1\,
      Q => \^in_data_b_6_tid_int\,
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__37_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_508\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    in_data_B_6_TDEST_int : out STD_LOGIC;
    p_0_in : in STD_LOGIC;
    in_data_B_6_TVALID : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    cdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_508\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_508\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_508\ is
  signal \^in_data_b_6_tdest_int\ : STD_LOGIC;
  signal \odata[0]_i_1__53_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__53_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
begin
  in_data_B_6_TDEST_int <= \^in_data_b_6_tdest_int\;
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
\odata[0]_i_1__53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEA2"
    )
        port map (
      I0 => cdata(0),
      I1 => \^odata_reg[1]_0\,
      I2 => in_data_A_0_TREADY_int,
      I3 => \^in_data_b_6_tdest_int\,
      O => \odata[0]_i_1__53_n_1\
    );
\odata[1]_i_1__53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => in_data_B_6_TVALID,
      I2 => \^odata_reg[1]_0\,
      I3 => in_data_A_0_TREADY_int,
      O => \odata[1]_i_1__53_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__53_n_1\,
      Q => \^in_data_b_6_tdest_int\,
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__53_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_512\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    in_data_B_5_TUSER_int : out STD_LOGIC;
    p_0_in : in STD_LOGIC;
    in_data_B_5_TVALID : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    cdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_512\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_512\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_512\ is
  signal \^in_data_b_5_tuser_int\ : STD_LOGIC;
  signal \odata[0]_i_1__4_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__4_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
begin
  in_data_B_5_TUSER_int <= \^in_data_b_5_tuser_int\;
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
\odata[0]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEA2"
    )
        port map (
      I0 => cdata(0),
      I1 => \^odata_reg[1]_0\,
      I2 => in_data_A_0_TREADY_int,
      I3 => \^in_data_b_5_tuser_int\,
      O => \odata[0]_i_1__4_n_1\
    );
\odata[1]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => in_data_B_5_TVALID,
      I2 => \^odata_reg[1]_0\,
      I3 => in_data_A_0_TREADY_int,
      O => \odata[1]_i_1__4_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__4_n_1\,
      Q => \^in_data_b_5_tuser_int\,
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__4_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_516\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    in_data_B_5_TLAST_int : out STD_LOGIC;
    p_0_in : in STD_LOGIC;
    in_data_B_5_TVALID : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    cdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_516\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_516\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_516\ is
  signal \^in_data_b_5_tlast_int\ : STD_LOGIC;
  signal \odata[0]_i_1__20_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__20_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
begin
  in_data_B_5_TLAST_int <= \^in_data_b_5_tlast_int\;
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
\odata[0]_i_1__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEA2"
    )
        port map (
      I0 => cdata(0),
      I1 => \^odata_reg[1]_0\,
      I2 => in_data_A_0_TREADY_int,
      I3 => \^in_data_b_5_tlast_int\,
      O => \odata[0]_i_1__20_n_1\
    );
\odata[1]_i_1__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => in_data_B_5_TVALID,
      I2 => \^odata_reg[1]_0\,
      I3 => in_data_A_0_TREADY_int,
      O => \odata[1]_i_1__20_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__20_n_1\,
      Q => \^in_data_b_5_tlast_int\,
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__20_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_520\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    in_data_B_5_TID_int : out STD_LOGIC;
    p_0_in : in STD_LOGIC;
    in_data_B_5_TVALID : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    cdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_520\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_520\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_520\ is
  signal \^in_data_b_5_tid_int\ : STD_LOGIC;
  signal \odata[0]_i_1__36_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__36_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
begin
  in_data_B_5_TID_int <= \^in_data_b_5_tid_int\;
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
\odata[0]_i_1__36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEA2"
    )
        port map (
      I0 => cdata(0),
      I1 => \^odata_reg[1]_0\,
      I2 => in_data_A_0_TREADY_int,
      I3 => \^in_data_b_5_tid_int\,
      O => \odata[0]_i_1__36_n_1\
    );
\odata[1]_i_1__36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => in_data_B_5_TVALID,
      I2 => \^odata_reg[1]_0\,
      I3 => in_data_A_0_TREADY_int,
      O => \odata[1]_i_1__36_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__36_n_1\,
      Q => \^in_data_b_5_tid_int\,
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__36_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_522\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    in_data_B_5_TDEST_int : out STD_LOGIC;
    p_0_in : in STD_LOGIC;
    in_data_B_5_TVALID : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    cdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_522\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_522\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_522\ is
  signal \^in_data_b_5_tdest_int\ : STD_LOGIC;
  signal \odata[0]_i_1__52_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__52_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
begin
  in_data_B_5_TDEST_int <= \^in_data_b_5_tdest_int\;
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
\odata[0]_i_1__52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEA2"
    )
        port map (
      I0 => cdata(0),
      I1 => \^odata_reg[1]_0\,
      I2 => in_data_A_0_TREADY_int,
      I3 => \^in_data_b_5_tdest_int\,
      O => \odata[0]_i_1__52_n_1\
    );
\odata[1]_i_1__52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => in_data_B_5_TVALID,
      I2 => \^odata_reg[1]_0\,
      I3 => in_data_A_0_TREADY_int,
      O => \odata[1]_i_1__52_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__52_n_1\,
      Q => \^in_data_b_5_tdest_int\,
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__52_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_526\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    in_data_B_4_TUSER_int : out STD_LOGIC;
    p_0_in : in STD_LOGIC;
    in_data_B_4_TVALID : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    cdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_526\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_526\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_526\ is
  signal \^in_data_b_4_tuser_int\ : STD_LOGIC;
  signal \odata[0]_i_1__3_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__3_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
begin
  in_data_B_4_TUSER_int <= \^in_data_b_4_tuser_int\;
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
\odata[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEA2"
    )
        port map (
      I0 => cdata(0),
      I1 => \^odata_reg[1]_0\,
      I2 => in_data_A_0_TREADY_int,
      I3 => \^in_data_b_4_tuser_int\,
      O => \odata[0]_i_1__3_n_1\
    );
\odata[1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => in_data_B_4_TVALID,
      I2 => \^odata_reg[1]_0\,
      I3 => in_data_A_0_TREADY_int,
      O => \odata[1]_i_1__3_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__3_n_1\,
      Q => \^in_data_b_4_tuser_int\,
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__3_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_530\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    in_data_B_4_TLAST_int : out STD_LOGIC;
    p_0_in : in STD_LOGIC;
    in_data_B_4_TVALID : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    cdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_530\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_530\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_530\ is
  signal \^in_data_b_4_tlast_int\ : STD_LOGIC;
  signal \odata[0]_i_1__19_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__19_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
begin
  in_data_B_4_TLAST_int <= \^in_data_b_4_tlast_int\;
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
\odata[0]_i_1__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEA2"
    )
        port map (
      I0 => cdata(0),
      I1 => \^odata_reg[1]_0\,
      I2 => in_data_A_0_TREADY_int,
      I3 => \^in_data_b_4_tlast_int\,
      O => \odata[0]_i_1__19_n_1\
    );
\odata[1]_i_1__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => in_data_B_4_TVALID,
      I2 => \^odata_reg[1]_0\,
      I3 => in_data_A_0_TREADY_int,
      O => \odata[1]_i_1__19_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__19_n_1\,
      Q => \^in_data_b_4_tlast_int\,
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__19_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_534\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    in_data_B_4_TID_int : out STD_LOGIC;
    p_0_in : in STD_LOGIC;
    in_data_B_4_TVALID : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    cdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_534\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_534\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_534\ is
  signal \^in_data_b_4_tid_int\ : STD_LOGIC;
  signal \odata[0]_i_1__35_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__35_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
begin
  in_data_B_4_TID_int <= \^in_data_b_4_tid_int\;
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
\odata[0]_i_1__35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEA2"
    )
        port map (
      I0 => cdata(0),
      I1 => \^odata_reg[1]_0\,
      I2 => in_data_A_0_TREADY_int,
      I3 => \^in_data_b_4_tid_int\,
      O => \odata[0]_i_1__35_n_1\
    );
\odata[1]_i_1__35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => in_data_B_4_TVALID,
      I2 => \^odata_reg[1]_0\,
      I3 => in_data_A_0_TREADY_int,
      O => \odata[1]_i_1__35_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__35_n_1\,
      Q => \^in_data_b_4_tid_int\,
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__35_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_536\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    in_data_B_4_TDEST_int : out STD_LOGIC;
    p_0_in : in STD_LOGIC;
    in_data_B_4_TVALID : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    cdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_536\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_536\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_536\ is
  signal \^in_data_b_4_tdest_int\ : STD_LOGIC;
  signal \odata[0]_i_1__51_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__51_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
begin
  in_data_B_4_TDEST_int <= \^in_data_b_4_tdest_int\;
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
\odata[0]_i_1__51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEA2"
    )
        port map (
      I0 => cdata(0),
      I1 => \^odata_reg[1]_0\,
      I2 => in_data_A_0_TREADY_int,
      I3 => \^in_data_b_4_tdest_int\,
      O => \odata[0]_i_1__51_n_1\
    );
\odata[1]_i_1__51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => in_data_B_4_TVALID,
      I2 => \^odata_reg[1]_0\,
      I3 => in_data_A_0_TREADY_int,
      O => \odata[1]_i_1__51_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__51_n_1\,
      Q => \^in_data_b_4_tdest_int\,
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__51_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_540\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    in_data_B_3_TUSER_int : out STD_LOGIC;
    p_0_in : in STD_LOGIC;
    in_data_B_3_TVALID : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    cdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_540\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_540\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_540\ is
  signal \^in_data_b_3_tuser_int\ : STD_LOGIC;
  signal \odata[0]_i_1__2_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__2_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
begin
  in_data_B_3_TUSER_int <= \^in_data_b_3_tuser_int\;
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
\odata[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEA2"
    )
        port map (
      I0 => cdata(0),
      I1 => \^odata_reg[1]_0\,
      I2 => in_data_A_0_TREADY_int,
      I3 => \^in_data_b_3_tuser_int\,
      O => \odata[0]_i_1__2_n_1\
    );
\odata[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => in_data_B_3_TVALID,
      I2 => \^odata_reg[1]_0\,
      I3 => in_data_A_0_TREADY_int,
      O => \odata[1]_i_1__2_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__2_n_1\,
      Q => \^in_data_b_3_tuser_int\,
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__2_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_544\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    in_data_B_3_TLAST_int : out STD_LOGIC;
    p_0_in : in STD_LOGIC;
    in_data_B_3_TVALID : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    cdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_544\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_544\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_544\ is
  signal \^in_data_b_3_tlast_int\ : STD_LOGIC;
  signal \odata[0]_i_1__18_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__18_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
begin
  in_data_B_3_TLAST_int <= \^in_data_b_3_tlast_int\;
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
\odata[0]_i_1__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEA2"
    )
        port map (
      I0 => cdata(0),
      I1 => \^odata_reg[1]_0\,
      I2 => in_data_A_0_TREADY_int,
      I3 => \^in_data_b_3_tlast_int\,
      O => \odata[0]_i_1__18_n_1\
    );
\odata[1]_i_1__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => in_data_B_3_TVALID,
      I2 => \^odata_reg[1]_0\,
      I3 => in_data_A_0_TREADY_int,
      O => \odata[1]_i_1__18_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__18_n_1\,
      Q => \^in_data_b_3_tlast_int\,
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__18_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_548\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    in_data_B_3_TID_int : out STD_LOGIC;
    p_0_in : in STD_LOGIC;
    in_data_B_3_TVALID : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    cdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_548\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_548\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_548\ is
  signal \^in_data_b_3_tid_int\ : STD_LOGIC;
  signal \odata[0]_i_1__34_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__34_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
begin
  in_data_B_3_TID_int <= \^in_data_b_3_tid_int\;
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
\odata[0]_i_1__34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEA2"
    )
        port map (
      I0 => cdata(0),
      I1 => \^odata_reg[1]_0\,
      I2 => in_data_A_0_TREADY_int,
      I3 => \^in_data_b_3_tid_int\,
      O => \odata[0]_i_1__34_n_1\
    );
\odata[1]_i_1__34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => in_data_B_3_TVALID,
      I2 => \^odata_reg[1]_0\,
      I3 => in_data_A_0_TREADY_int,
      O => \odata[1]_i_1__34_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__34_n_1\,
      Q => \^in_data_b_3_tid_int\,
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__34_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_550\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    in_data_B_3_TDEST_int : out STD_LOGIC;
    p_0_in : in STD_LOGIC;
    in_data_B_3_TVALID : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    cdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_550\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_550\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_550\ is
  signal \^in_data_b_3_tdest_int\ : STD_LOGIC;
  signal \odata[0]_i_1__50_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__50_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
begin
  in_data_B_3_TDEST_int <= \^in_data_b_3_tdest_int\;
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
\odata[0]_i_1__50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEA2"
    )
        port map (
      I0 => cdata(0),
      I1 => \^odata_reg[1]_0\,
      I2 => in_data_A_0_TREADY_int,
      I3 => \^in_data_b_3_tdest_int\,
      O => \odata[0]_i_1__50_n_1\
    );
\odata[1]_i_1__50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => in_data_B_3_TVALID,
      I2 => \^odata_reg[1]_0\,
      I3 => in_data_A_0_TREADY_int,
      O => \odata[1]_i_1__50_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__50_n_1\,
      Q => \^in_data_b_3_tdest_int\,
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__50_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_554\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    in_data_B_2_TUSER_int : out STD_LOGIC;
    p_0_in : in STD_LOGIC;
    in_data_B_2_TVALID : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    cdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_554\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_554\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_554\ is
  signal \^in_data_b_2_tuser_int\ : STD_LOGIC;
  signal \odata[0]_i_1__1_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__1_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
begin
  in_data_B_2_TUSER_int <= \^in_data_b_2_tuser_int\;
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
\odata[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEA2"
    )
        port map (
      I0 => cdata(0),
      I1 => \^odata_reg[1]_0\,
      I2 => in_data_A_0_TREADY_int,
      I3 => \^in_data_b_2_tuser_int\,
      O => \odata[0]_i_1__1_n_1\
    );
\odata[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => in_data_B_2_TVALID,
      I2 => \^odata_reg[1]_0\,
      I3 => in_data_A_0_TREADY_int,
      O => \odata[1]_i_1__1_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__1_n_1\,
      Q => \^in_data_b_2_tuser_int\,
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__1_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_558\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    in_data_B_2_TLAST_int : out STD_LOGIC;
    p_0_in : in STD_LOGIC;
    in_data_B_2_TVALID : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    cdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_558\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_558\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_558\ is
  signal \^in_data_b_2_tlast_int\ : STD_LOGIC;
  signal \odata[0]_i_1__17_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__17_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
begin
  in_data_B_2_TLAST_int <= \^in_data_b_2_tlast_int\;
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
\odata[0]_i_1__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEA2"
    )
        port map (
      I0 => cdata(0),
      I1 => \^odata_reg[1]_0\,
      I2 => in_data_A_0_TREADY_int,
      I3 => \^in_data_b_2_tlast_int\,
      O => \odata[0]_i_1__17_n_1\
    );
\odata[1]_i_1__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => in_data_B_2_TVALID,
      I2 => \^odata_reg[1]_0\,
      I3 => in_data_A_0_TREADY_int,
      O => \odata[1]_i_1__17_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__17_n_1\,
      Q => \^in_data_b_2_tlast_int\,
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__17_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_562\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    in_data_B_2_TID_int : out STD_LOGIC;
    p_0_in : in STD_LOGIC;
    in_data_B_2_TVALID : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    cdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_562\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_562\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_562\ is
  signal \^in_data_b_2_tid_int\ : STD_LOGIC;
  signal \odata[0]_i_1__33_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__33_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
begin
  in_data_B_2_TID_int <= \^in_data_b_2_tid_int\;
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
\odata[0]_i_1__33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEA2"
    )
        port map (
      I0 => cdata(0),
      I1 => \^odata_reg[1]_0\,
      I2 => in_data_A_0_TREADY_int,
      I3 => \^in_data_b_2_tid_int\,
      O => \odata[0]_i_1__33_n_1\
    );
\odata[1]_i_1__33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => in_data_B_2_TVALID,
      I2 => \^odata_reg[1]_0\,
      I3 => in_data_A_0_TREADY_int,
      O => \odata[1]_i_1__33_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__33_n_1\,
      Q => \^in_data_b_2_tid_int\,
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__33_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_564\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    in_data_B_2_TDEST_int : out STD_LOGIC;
    p_0_in : in STD_LOGIC;
    in_data_B_2_TVALID : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    cdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_564\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_564\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_564\ is
  signal \^in_data_b_2_tdest_int\ : STD_LOGIC;
  signal \odata[0]_i_1__49_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__49_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
begin
  in_data_B_2_TDEST_int <= \^in_data_b_2_tdest_int\;
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
\odata[0]_i_1__49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEA2"
    )
        port map (
      I0 => cdata(0),
      I1 => \^odata_reg[1]_0\,
      I2 => in_data_A_0_TREADY_int,
      I3 => \^in_data_b_2_tdest_int\,
      O => \odata[0]_i_1__49_n_1\
    );
\odata[1]_i_1__49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => in_data_B_2_TVALID,
      I2 => \^odata_reg[1]_0\,
      I3 => in_data_A_0_TREADY_int,
      O => \odata[1]_i_1__49_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__49_n_1\,
      Q => \^in_data_b_2_tdest_int\,
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__49_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_568\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    in_data_B_1_TUSER_int : out STD_LOGIC;
    p_0_in : in STD_LOGIC;
    in_data_B_1_TVALID : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    cdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_568\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_568\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_568\ is
  signal \^in_data_b_1_tuser_int\ : STD_LOGIC;
  signal \odata[0]_i_1__0_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__0_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
begin
  in_data_B_1_TUSER_int <= \^in_data_b_1_tuser_int\;
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
\odata[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEA2"
    )
        port map (
      I0 => cdata(0),
      I1 => \^odata_reg[1]_0\,
      I2 => in_data_A_0_TREADY_int,
      I3 => \^in_data_b_1_tuser_int\,
      O => \odata[0]_i_1__0_n_1\
    );
\odata[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => in_data_B_1_TVALID,
      I2 => \^odata_reg[1]_0\,
      I3 => in_data_A_0_TREADY_int,
      O => \odata[1]_i_1__0_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__0_n_1\,
      Q => \^in_data_b_1_tuser_int\,
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__0_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_572\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    in_data_B_1_TLAST_int : out STD_LOGIC;
    p_0_in : in STD_LOGIC;
    in_data_B_1_TVALID : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    cdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_572\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_572\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_572\ is
  signal \^in_data_b_1_tlast_int\ : STD_LOGIC;
  signal \odata[0]_i_1__16_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__16_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
begin
  in_data_B_1_TLAST_int <= \^in_data_b_1_tlast_int\;
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
\odata[0]_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEA2"
    )
        port map (
      I0 => cdata(0),
      I1 => \^odata_reg[1]_0\,
      I2 => in_data_A_0_TREADY_int,
      I3 => \^in_data_b_1_tlast_int\,
      O => \odata[0]_i_1__16_n_1\
    );
\odata[1]_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => in_data_B_1_TVALID,
      I2 => \^odata_reg[1]_0\,
      I3 => in_data_A_0_TREADY_int,
      O => \odata[1]_i_1__16_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__16_n_1\,
      Q => \^in_data_b_1_tlast_int\,
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__16_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_576\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    in_data_B_1_TID_int : out STD_LOGIC;
    p_0_in : in STD_LOGIC;
    in_data_B_1_TVALID : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    cdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_576\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_576\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_576\ is
  signal \^in_data_b_1_tid_int\ : STD_LOGIC;
  signal \odata[0]_i_1__32_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__32_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
begin
  in_data_B_1_TID_int <= \^in_data_b_1_tid_int\;
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
\odata[0]_i_1__32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEA2"
    )
        port map (
      I0 => cdata(0),
      I1 => \^odata_reg[1]_0\,
      I2 => in_data_A_0_TREADY_int,
      I3 => \^in_data_b_1_tid_int\,
      O => \odata[0]_i_1__32_n_1\
    );
\odata[1]_i_1__32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => in_data_B_1_TVALID,
      I2 => \^odata_reg[1]_0\,
      I3 => in_data_A_0_TREADY_int,
      O => \odata[1]_i_1__32_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__32_n_1\,
      Q => \^in_data_b_1_tid_int\,
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__32_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_578\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    in_data_B_1_TDEST_int : out STD_LOGIC;
    p_0_in : in STD_LOGIC;
    in_data_B_1_TVALID : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    cdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_578\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_578\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_578\ is
  signal \^in_data_b_1_tdest_int\ : STD_LOGIC;
  signal \odata[0]_i_1__48_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__48_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
begin
  in_data_B_1_TDEST_int <= \^in_data_b_1_tdest_int\;
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
\odata[0]_i_1__48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEA2"
    )
        port map (
      I0 => cdata(0),
      I1 => \^odata_reg[1]_0\,
      I2 => in_data_A_0_TREADY_int,
      I3 => \^in_data_b_1_tdest_int\,
      O => \odata[0]_i_1__48_n_1\
    );
\odata[1]_i_1__48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => in_data_B_1_TVALID,
      I2 => \^odata_reg[1]_0\,
      I3 => in_data_A_0_TREADY_int,
      O => \odata[1]_i_1__48_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__48_n_1\,
      Q => \^in_data_b_1_tdest_int\,
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__48_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_582\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    in_data_B_15_TUSER_int : out STD_LOGIC;
    p_0_in : in STD_LOGIC;
    in_data_B_15_TVALID : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    cdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_582\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_582\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_582\ is
  signal \^in_data_b_15_tuser_int\ : STD_LOGIC;
  signal \odata[0]_i_1__14_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__14_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
begin
  in_data_B_15_TUSER_int <= \^in_data_b_15_tuser_int\;
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
\odata[0]_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEA2"
    )
        port map (
      I0 => cdata(0),
      I1 => \^odata_reg[1]_0\,
      I2 => in_data_A_0_TREADY_int,
      I3 => \^in_data_b_15_tuser_int\,
      O => \odata[0]_i_1__14_n_1\
    );
\odata[1]_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => in_data_B_15_TVALID,
      I2 => \^odata_reg[1]_0\,
      I3 => in_data_A_0_TREADY_int,
      O => \odata[1]_i_1__14_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__14_n_1\,
      Q => \^in_data_b_15_tuser_int\,
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__14_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_586\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    in_data_B_15_TLAST_int : out STD_LOGIC;
    p_0_in : in STD_LOGIC;
    in_data_B_15_TVALID : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    cdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_586\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_586\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_586\ is
  signal \^in_data_b_15_tlast_int\ : STD_LOGIC;
  signal \odata[0]_i_1__30_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__30_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
begin
  in_data_B_15_TLAST_int <= \^in_data_b_15_tlast_int\;
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
\odata[0]_i_1__30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEA2"
    )
        port map (
      I0 => cdata(0),
      I1 => \^odata_reg[1]_0\,
      I2 => in_data_A_0_TREADY_int,
      I3 => \^in_data_b_15_tlast_int\,
      O => \odata[0]_i_1__30_n_1\
    );
\odata[1]_i_1__30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => in_data_B_15_TVALID,
      I2 => \^odata_reg[1]_0\,
      I3 => in_data_A_0_TREADY_int,
      O => \odata[1]_i_1__30_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__30_n_1\,
      Q => \^in_data_b_15_tlast_int\,
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__30_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_590\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    in_data_B_15_TID_int : out STD_LOGIC;
    p_0_in : in STD_LOGIC;
    in_data_B_15_TVALID : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    cdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_590\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_590\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_590\ is
  signal \^in_data_b_15_tid_int\ : STD_LOGIC;
  signal \odata[0]_i_1__46_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__46_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
begin
  in_data_B_15_TID_int <= \^in_data_b_15_tid_int\;
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
\odata[0]_i_1__46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEA2"
    )
        port map (
      I0 => cdata(0),
      I1 => \^odata_reg[1]_0\,
      I2 => in_data_A_0_TREADY_int,
      I3 => \^in_data_b_15_tid_int\,
      O => \odata[0]_i_1__46_n_1\
    );
\odata[1]_i_1__46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => in_data_B_15_TVALID,
      I2 => \^odata_reg[1]_0\,
      I3 => in_data_A_0_TREADY_int,
      O => \odata[1]_i_1__46_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__46_n_1\,
      Q => \^in_data_b_15_tid_int\,
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__46_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_592\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    in_data_B_15_TDEST_int : out STD_LOGIC;
    p_0_in : in STD_LOGIC;
    in_data_B_15_TVALID : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    cdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_592\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_592\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_592\ is
  signal \^in_data_b_15_tdest_int\ : STD_LOGIC;
  signal \odata[0]_i_1__62_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__62_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
begin
  in_data_B_15_TDEST_int <= \^in_data_b_15_tdest_int\;
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
\odata[0]_i_1__62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEA2"
    )
        port map (
      I0 => cdata(0),
      I1 => \^odata_reg[1]_0\,
      I2 => in_data_A_0_TREADY_int,
      I3 => \^in_data_b_15_tdest_int\,
      O => \odata[0]_i_1__62_n_1\
    );
\odata[1]_i_1__62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => in_data_B_15_TVALID,
      I2 => \^odata_reg[1]_0\,
      I3 => in_data_A_0_TREADY_int,
      O => \odata[1]_i_1__62_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__62_n_1\,
      Q => \^in_data_b_15_tdest_int\,
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__62_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_596\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    in_data_B_14_TUSER_int : out STD_LOGIC;
    p_0_in : in STD_LOGIC;
    in_data_B_14_TVALID : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    cdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_596\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_596\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_596\ is
  signal \^in_data_b_14_tuser_int\ : STD_LOGIC;
  signal \odata[0]_i_1__13_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__13_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
begin
  in_data_B_14_TUSER_int <= \^in_data_b_14_tuser_int\;
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
\odata[0]_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEA2"
    )
        port map (
      I0 => cdata(0),
      I1 => \^odata_reg[1]_0\,
      I2 => in_data_A_0_TREADY_int,
      I3 => \^in_data_b_14_tuser_int\,
      O => \odata[0]_i_1__13_n_1\
    );
\odata[1]_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => in_data_B_14_TVALID,
      I2 => \^odata_reg[1]_0\,
      I3 => in_data_A_0_TREADY_int,
      O => \odata[1]_i_1__13_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__13_n_1\,
      Q => \^in_data_b_14_tuser_int\,
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__13_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_600\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    in_data_B_14_TLAST_int : out STD_LOGIC;
    p_0_in : in STD_LOGIC;
    in_data_B_14_TVALID : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    cdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_600\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_600\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_600\ is
  signal \^in_data_b_14_tlast_int\ : STD_LOGIC;
  signal \odata[0]_i_1__29_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__29_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
begin
  in_data_B_14_TLAST_int <= \^in_data_b_14_tlast_int\;
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
\odata[0]_i_1__29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEA2"
    )
        port map (
      I0 => cdata(0),
      I1 => \^odata_reg[1]_0\,
      I2 => in_data_A_0_TREADY_int,
      I3 => \^in_data_b_14_tlast_int\,
      O => \odata[0]_i_1__29_n_1\
    );
\odata[1]_i_1__29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => in_data_B_14_TVALID,
      I2 => \^odata_reg[1]_0\,
      I3 => in_data_A_0_TREADY_int,
      O => \odata[1]_i_1__29_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__29_n_1\,
      Q => \^in_data_b_14_tlast_int\,
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__29_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_604\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    in_data_B_14_TID_int : out STD_LOGIC;
    p_0_in : in STD_LOGIC;
    in_data_B_14_TVALID : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    cdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_604\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_604\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_604\ is
  signal \^in_data_b_14_tid_int\ : STD_LOGIC;
  signal \odata[0]_i_1__45_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__45_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
begin
  in_data_B_14_TID_int <= \^in_data_b_14_tid_int\;
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
\odata[0]_i_1__45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEA2"
    )
        port map (
      I0 => cdata(0),
      I1 => \^odata_reg[1]_0\,
      I2 => in_data_A_0_TREADY_int,
      I3 => \^in_data_b_14_tid_int\,
      O => \odata[0]_i_1__45_n_1\
    );
\odata[1]_i_1__45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => in_data_B_14_TVALID,
      I2 => \^odata_reg[1]_0\,
      I3 => in_data_A_0_TREADY_int,
      O => \odata[1]_i_1__45_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__45_n_1\,
      Q => \^in_data_b_14_tid_int\,
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__45_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_606\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    in_data_B_14_TDEST_int : out STD_LOGIC;
    p_0_in : in STD_LOGIC;
    in_data_B_14_TVALID : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    cdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_606\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_606\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_606\ is
  signal \^in_data_b_14_tdest_int\ : STD_LOGIC;
  signal \odata[0]_i_1__61_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__61_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
begin
  in_data_B_14_TDEST_int <= \^in_data_b_14_tdest_int\;
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
\odata[0]_i_1__61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEA2"
    )
        port map (
      I0 => cdata(0),
      I1 => \^odata_reg[1]_0\,
      I2 => in_data_A_0_TREADY_int,
      I3 => \^in_data_b_14_tdest_int\,
      O => \odata[0]_i_1__61_n_1\
    );
\odata[1]_i_1__61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => in_data_B_14_TVALID,
      I2 => \^odata_reg[1]_0\,
      I3 => in_data_A_0_TREADY_int,
      O => \odata[1]_i_1__61_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__61_n_1\,
      Q => \^in_data_b_14_tdest_int\,
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__61_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_610\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    in_data_B_13_TUSER_int : out STD_LOGIC;
    p_0_in : in STD_LOGIC;
    in_data_B_13_TVALID : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    cdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_610\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_610\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_610\ is
  signal \^in_data_b_13_tuser_int\ : STD_LOGIC;
  signal \odata[0]_i_1__12_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__12_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
begin
  in_data_B_13_TUSER_int <= \^in_data_b_13_tuser_int\;
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
\odata[0]_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEA2"
    )
        port map (
      I0 => cdata(0),
      I1 => \^odata_reg[1]_0\,
      I2 => in_data_A_0_TREADY_int,
      I3 => \^in_data_b_13_tuser_int\,
      O => \odata[0]_i_1__12_n_1\
    );
\odata[1]_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => in_data_B_13_TVALID,
      I2 => \^odata_reg[1]_0\,
      I3 => in_data_A_0_TREADY_int,
      O => \odata[1]_i_1__12_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__12_n_1\,
      Q => \^in_data_b_13_tuser_int\,
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__12_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_614\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    in_data_B_13_TLAST_int : out STD_LOGIC;
    p_0_in : in STD_LOGIC;
    in_data_B_13_TVALID : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    cdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_614\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_614\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_614\ is
  signal \^in_data_b_13_tlast_int\ : STD_LOGIC;
  signal \odata[0]_i_1__28_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__28_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
begin
  in_data_B_13_TLAST_int <= \^in_data_b_13_tlast_int\;
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
\odata[0]_i_1__28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEA2"
    )
        port map (
      I0 => cdata(0),
      I1 => \^odata_reg[1]_0\,
      I2 => in_data_A_0_TREADY_int,
      I3 => \^in_data_b_13_tlast_int\,
      O => \odata[0]_i_1__28_n_1\
    );
\odata[1]_i_1__28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => in_data_B_13_TVALID,
      I2 => \^odata_reg[1]_0\,
      I3 => in_data_A_0_TREADY_int,
      O => \odata[1]_i_1__28_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__28_n_1\,
      Q => \^in_data_b_13_tlast_int\,
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__28_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_618\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    in_data_B_13_TID_int : out STD_LOGIC;
    p_0_in : in STD_LOGIC;
    in_data_B_13_TVALID : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    cdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_618\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_618\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_618\ is
  signal \^in_data_b_13_tid_int\ : STD_LOGIC;
  signal \odata[0]_i_1__44_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__44_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
begin
  in_data_B_13_TID_int <= \^in_data_b_13_tid_int\;
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
\odata[0]_i_1__44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEA2"
    )
        port map (
      I0 => cdata(0),
      I1 => \^odata_reg[1]_0\,
      I2 => in_data_A_0_TREADY_int,
      I3 => \^in_data_b_13_tid_int\,
      O => \odata[0]_i_1__44_n_1\
    );
\odata[1]_i_1__44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => in_data_B_13_TVALID,
      I2 => \^odata_reg[1]_0\,
      I3 => in_data_A_0_TREADY_int,
      O => \odata[1]_i_1__44_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__44_n_1\,
      Q => \^in_data_b_13_tid_int\,
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__44_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_620\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    in_data_B_13_TDEST_int : out STD_LOGIC;
    p_0_in : in STD_LOGIC;
    in_data_B_13_TVALID : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    cdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_620\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_620\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_620\ is
  signal \^in_data_b_13_tdest_int\ : STD_LOGIC;
  signal \odata[0]_i_1__60_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__60_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
begin
  in_data_B_13_TDEST_int <= \^in_data_b_13_tdest_int\;
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
\odata[0]_i_1__60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEA2"
    )
        port map (
      I0 => cdata(0),
      I1 => \^odata_reg[1]_0\,
      I2 => in_data_A_0_TREADY_int,
      I3 => \^in_data_b_13_tdest_int\,
      O => \odata[0]_i_1__60_n_1\
    );
\odata[1]_i_1__60\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => in_data_B_13_TVALID,
      I2 => \^odata_reg[1]_0\,
      I3 => in_data_A_0_TREADY_int,
      O => \odata[1]_i_1__60_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__60_n_1\,
      Q => \^in_data_b_13_tdest_int\,
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__60_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_624\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    in_data_B_12_TUSER_int : out STD_LOGIC;
    p_0_in : in STD_LOGIC;
    in_data_B_12_TVALID : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    cdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_624\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_624\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_624\ is
  signal \^in_data_b_12_tuser_int\ : STD_LOGIC;
  signal \odata[0]_i_1__11_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__11_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
begin
  in_data_B_12_TUSER_int <= \^in_data_b_12_tuser_int\;
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
\odata[0]_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEA2"
    )
        port map (
      I0 => cdata(0),
      I1 => \^odata_reg[1]_0\,
      I2 => in_data_A_0_TREADY_int,
      I3 => \^in_data_b_12_tuser_int\,
      O => \odata[0]_i_1__11_n_1\
    );
\odata[1]_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => in_data_B_12_TVALID,
      I2 => \^odata_reg[1]_0\,
      I3 => in_data_A_0_TREADY_int,
      O => \odata[1]_i_1__11_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__11_n_1\,
      Q => \^in_data_b_12_tuser_int\,
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__11_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_628\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    in_data_B_12_TLAST_int : out STD_LOGIC;
    p_0_in : in STD_LOGIC;
    in_data_B_12_TVALID : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    cdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_628\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_628\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_628\ is
  signal \^in_data_b_12_tlast_int\ : STD_LOGIC;
  signal \odata[0]_i_1__27_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__27_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
begin
  in_data_B_12_TLAST_int <= \^in_data_b_12_tlast_int\;
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
\odata[0]_i_1__27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEA2"
    )
        port map (
      I0 => cdata(0),
      I1 => \^odata_reg[1]_0\,
      I2 => in_data_A_0_TREADY_int,
      I3 => \^in_data_b_12_tlast_int\,
      O => \odata[0]_i_1__27_n_1\
    );
\odata[1]_i_1__27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => in_data_B_12_TVALID,
      I2 => \^odata_reg[1]_0\,
      I3 => in_data_A_0_TREADY_int,
      O => \odata[1]_i_1__27_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__27_n_1\,
      Q => \^in_data_b_12_tlast_int\,
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__27_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_632\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    in_data_B_12_TID_int : out STD_LOGIC;
    p_0_in : in STD_LOGIC;
    in_data_B_12_TVALID : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    cdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_632\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_632\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_632\ is
  signal \^in_data_b_12_tid_int\ : STD_LOGIC;
  signal \odata[0]_i_1__43_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__43_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
begin
  in_data_B_12_TID_int <= \^in_data_b_12_tid_int\;
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
\odata[0]_i_1__43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEA2"
    )
        port map (
      I0 => cdata(0),
      I1 => \^odata_reg[1]_0\,
      I2 => in_data_A_0_TREADY_int,
      I3 => \^in_data_b_12_tid_int\,
      O => \odata[0]_i_1__43_n_1\
    );
\odata[1]_i_1__43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => in_data_B_12_TVALID,
      I2 => \^odata_reg[1]_0\,
      I3 => in_data_A_0_TREADY_int,
      O => \odata[1]_i_1__43_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__43_n_1\,
      Q => \^in_data_b_12_tid_int\,
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__43_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_634\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    in_data_B_12_TDEST_int : out STD_LOGIC;
    p_0_in : in STD_LOGIC;
    in_data_B_12_TVALID : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    cdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_634\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_634\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_634\ is
  signal \^in_data_b_12_tdest_int\ : STD_LOGIC;
  signal \odata[0]_i_1__59_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__59_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
begin
  in_data_B_12_TDEST_int <= \^in_data_b_12_tdest_int\;
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
\odata[0]_i_1__59\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEA2"
    )
        port map (
      I0 => cdata(0),
      I1 => \^odata_reg[1]_0\,
      I2 => in_data_A_0_TREADY_int,
      I3 => \^in_data_b_12_tdest_int\,
      O => \odata[0]_i_1__59_n_1\
    );
\odata[1]_i_1__59\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => in_data_B_12_TVALID,
      I2 => \^odata_reg[1]_0\,
      I3 => in_data_A_0_TREADY_int,
      O => \odata[1]_i_1__59_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__59_n_1\,
      Q => \^in_data_b_12_tdest_int\,
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__59_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_638\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    in_data_B_11_TUSER_int : out STD_LOGIC;
    p_0_in : in STD_LOGIC;
    in_data_B_11_TVALID : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    cdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_638\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_638\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_638\ is
  signal \^in_data_b_11_tuser_int\ : STD_LOGIC;
  signal \odata[0]_i_1__10_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__10_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
begin
  in_data_B_11_TUSER_int <= \^in_data_b_11_tuser_int\;
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
\odata[0]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEA2"
    )
        port map (
      I0 => cdata(0),
      I1 => \^odata_reg[1]_0\,
      I2 => in_data_A_0_TREADY_int,
      I3 => \^in_data_b_11_tuser_int\,
      O => \odata[0]_i_1__10_n_1\
    );
\odata[1]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => in_data_B_11_TVALID,
      I2 => \^odata_reg[1]_0\,
      I3 => in_data_A_0_TREADY_int,
      O => \odata[1]_i_1__10_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__10_n_1\,
      Q => \^in_data_b_11_tuser_int\,
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__10_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_642\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    in_data_B_11_TLAST_int : out STD_LOGIC;
    p_0_in : in STD_LOGIC;
    in_data_B_11_TVALID : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    cdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_642\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_642\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_642\ is
  signal \^in_data_b_11_tlast_int\ : STD_LOGIC;
  signal \odata[0]_i_1__26_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__26_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
begin
  in_data_B_11_TLAST_int <= \^in_data_b_11_tlast_int\;
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
\odata[0]_i_1__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEA2"
    )
        port map (
      I0 => cdata(0),
      I1 => \^odata_reg[1]_0\,
      I2 => in_data_A_0_TREADY_int,
      I3 => \^in_data_b_11_tlast_int\,
      O => \odata[0]_i_1__26_n_1\
    );
\odata[1]_i_1__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => in_data_B_11_TVALID,
      I2 => \^odata_reg[1]_0\,
      I3 => in_data_A_0_TREADY_int,
      O => \odata[1]_i_1__26_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__26_n_1\,
      Q => \^in_data_b_11_tlast_int\,
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__26_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_646\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    in_data_B_11_TID_int : out STD_LOGIC;
    p_0_in : in STD_LOGIC;
    in_data_B_11_TVALID : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    cdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_646\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_646\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_646\ is
  signal \^in_data_b_11_tid_int\ : STD_LOGIC;
  signal \odata[0]_i_1__42_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__42_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
begin
  in_data_B_11_TID_int <= \^in_data_b_11_tid_int\;
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
\odata[0]_i_1__42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEA2"
    )
        port map (
      I0 => cdata(0),
      I1 => \^odata_reg[1]_0\,
      I2 => in_data_A_0_TREADY_int,
      I3 => \^in_data_b_11_tid_int\,
      O => \odata[0]_i_1__42_n_1\
    );
\odata[1]_i_1__42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => in_data_B_11_TVALID,
      I2 => \^odata_reg[1]_0\,
      I3 => in_data_A_0_TREADY_int,
      O => \odata[1]_i_1__42_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__42_n_1\,
      Q => \^in_data_b_11_tid_int\,
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__42_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_648\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    in_data_B_11_TDEST_int : out STD_LOGIC;
    p_0_in : in STD_LOGIC;
    in_data_B_11_TVALID : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    cdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_648\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_648\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_648\ is
  signal \^in_data_b_11_tdest_int\ : STD_LOGIC;
  signal \odata[0]_i_1__58_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__58_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
begin
  in_data_B_11_TDEST_int <= \^in_data_b_11_tdest_int\;
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
\odata[0]_i_1__58\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEA2"
    )
        port map (
      I0 => cdata(0),
      I1 => \^odata_reg[1]_0\,
      I2 => in_data_A_0_TREADY_int,
      I3 => \^in_data_b_11_tdest_int\,
      O => \odata[0]_i_1__58_n_1\
    );
\odata[1]_i_1__58\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => in_data_B_11_TVALID,
      I2 => \^odata_reg[1]_0\,
      I3 => in_data_A_0_TREADY_int,
      O => \odata[1]_i_1__58_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__58_n_1\,
      Q => \^in_data_b_11_tdest_int\,
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__58_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_652\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    in_data_B_10_TUSER_int : out STD_LOGIC;
    p_0_in : in STD_LOGIC;
    in_data_B_10_TVALID : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    cdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_652\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_652\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_652\ is
  signal \^in_data_b_10_tuser_int\ : STD_LOGIC;
  signal \odata[0]_i_1__9_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__9_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
begin
  in_data_B_10_TUSER_int <= \^in_data_b_10_tuser_int\;
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
\odata[0]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEA2"
    )
        port map (
      I0 => cdata(0),
      I1 => \^odata_reg[1]_0\,
      I2 => in_data_A_0_TREADY_int,
      I3 => \^in_data_b_10_tuser_int\,
      O => \odata[0]_i_1__9_n_1\
    );
\odata[1]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => in_data_B_10_TVALID,
      I2 => \^odata_reg[1]_0\,
      I3 => in_data_A_0_TREADY_int,
      O => \odata[1]_i_1__9_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__9_n_1\,
      Q => \^in_data_b_10_tuser_int\,
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__9_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_656\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    in_data_B_10_TLAST_int : out STD_LOGIC;
    p_0_in : in STD_LOGIC;
    in_data_B_10_TVALID : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    cdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_656\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_656\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_656\ is
  signal \^in_data_b_10_tlast_int\ : STD_LOGIC;
  signal \odata[0]_i_1__25_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__25_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
begin
  in_data_B_10_TLAST_int <= \^in_data_b_10_tlast_int\;
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
\odata[0]_i_1__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEA2"
    )
        port map (
      I0 => cdata(0),
      I1 => \^odata_reg[1]_0\,
      I2 => in_data_A_0_TREADY_int,
      I3 => \^in_data_b_10_tlast_int\,
      O => \odata[0]_i_1__25_n_1\
    );
\odata[1]_i_1__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => in_data_B_10_TVALID,
      I2 => \^odata_reg[1]_0\,
      I3 => in_data_A_0_TREADY_int,
      O => \odata[1]_i_1__25_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__25_n_1\,
      Q => \^in_data_b_10_tlast_int\,
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__25_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_660\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    in_data_B_10_TID_int : out STD_LOGIC;
    p_0_in : in STD_LOGIC;
    in_data_B_10_TVALID : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    cdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_660\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_660\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_660\ is
  signal \^in_data_b_10_tid_int\ : STD_LOGIC;
  signal \odata[0]_i_1__41_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__41_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
begin
  in_data_B_10_TID_int <= \^in_data_b_10_tid_int\;
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
\odata[0]_i_1__41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEA2"
    )
        port map (
      I0 => cdata(0),
      I1 => \^odata_reg[1]_0\,
      I2 => in_data_A_0_TREADY_int,
      I3 => \^in_data_b_10_tid_int\,
      O => \odata[0]_i_1__41_n_1\
    );
\odata[1]_i_1__41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => in_data_B_10_TVALID,
      I2 => \^odata_reg[1]_0\,
      I3 => in_data_A_0_TREADY_int,
      O => \odata[1]_i_1__41_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__41_n_1\,
      Q => \^in_data_b_10_tid_int\,
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__41_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_662\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    in_data_B_10_TDEST_int : out STD_LOGIC;
    p_0_in : in STD_LOGIC;
    in_data_B_10_TVALID : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    cdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_662\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_662\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_662\ is
  signal \^in_data_b_10_tdest_int\ : STD_LOGIC;
  signal \odata[0]_i_1__57_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__57_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
begin
  in_data_B_10_TDEST_int <= \^in_data_b_10_tdest_int\;
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
\odata[0]_i_1__57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEA2"
    )
        port map (
      I0 => cdata(0),
      I1 => \^odata_reg[1]_0\,
      I2 => in_data_A_0_TREADY_int,
      I3 => \^in_data_b_10_tdest_int\,
      O => \odata[0]_i_1__57_n_1\
    );
\odata[1]_i_1__57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => in_data_B_10_TVALID,
      I2 => \^odata_reg[1]_0\,
      I3 => in_data_A_0_TREADY_int,
      O => \odata[1]_i_1__57_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__57_n_1\,
      Q => \^in_data_b_10_tdest_int\,
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__57_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_666\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    in_data_B_0_TUSER_int : out STD_LOGIC;
    p_0_in : in STD_LOGIC;
    in_data_B_0_TVALID : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    cdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_666\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_666\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_666\ is
  signal \^in_data_b_0_tuser_int\ : STD_LOGIC;
  signal \odata[0]_i_1_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
begin
  in_data_B_0_TUSER_int <= \^in_data_b_0_tuser_int\;
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
\odata[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEA2"
    )
        port map (
      I0 => cdata(0),
      I1 => \^odata_reg[1]_0\,
      I2 => in_data_A_0_TREADY_int,
      I3 => \^in_data_b_0_tuser_int\,
      O => \odata[0]_i_1_n_1\
    );
\odata[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => in_data_B_0_TVALID,
      I2 => \^odata_reg[1]_0\,
      I3 => in_data_A_0_TREADY_int,
      O => \odata[1]_i_1_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1_n_1\,
      Q => \^in_data_b_0_tuser_int\,
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_670\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    in_data_B_0_TLAST_int : out STD_LOGIC;
    p_0_in : in STD_LOGIC;
    in_data_B_0_TVALID : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    cdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_670\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_670\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_670\ is
  signal \^in_data_b_0_tlast_int\ : STD_LOGIC;
  signal \odata[0]_i_1__15_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__15_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
begin
  in_data_B_0_TLAST_int <= \^in_data_b_0_tlast_int\;
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
\odata[0]_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEA2"
    )
        port map (
      I0 => cdata(0),
      I1 => \^odata_reg[1]_0\,
      I2 => in_data_A_0_TREADY_int,
      I3 => \^in_data_b_0_tlast_int\,
      O => \odata[0]_i_1__15_n_1\
    );
\odata[1]_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => in_data_B_0_TVALID,
      I2 => \^odata_reg[1]_0\,
      I3 => in_data_A_0_TREADY_int,
      O => \odata[1]_i_1__15_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__15_n_1\,
      Q => \^in_data_b_0_tlast_int\,
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__15_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_674\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    in_data_B_0_TID_int : out STD_LOGIC;
    p_0_in : in STD_LOGIC;
    in_data_B_0_TVALID : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    cdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_674\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_674\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_674\ is
  signal \^in_data_b_0_tid_int\ : STD_LOGIC;
  signal \odata[0]_i_1__31_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__31_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
begin
  in_data_B_0_TID_int <= \^in_data_b_0_tid_int\;
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
\odata[0]_i_1__31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEA2"
    )
        port map (
      I0 => cdata(0),
      I1 => \^odata_reg[1]_0\,
      I2 => in_data_A_0_TREADY_int,
      I3 => \^in_data_b_0_tid_int\,
      O => \odata[0]_i_1__31_n_1\
    );
\odata[1]_i_1__31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => in_data_B_0_TVALID,
      I2 => \^odata_reg[1]_0\,
      I3 => in_data_A_0_TREADY_int,
      O => \odata[1]_i_1__31_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__31_n_1\,
      Q => \^in_data_b_0_tid_int\,
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__31_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_obuf__parameterized1_676\ is
  port (
    \odata_reg[1]_0\ : out STD_LOGIC;
    in_data_B_0_TDEST_int : out STD_LOGIC;
    p_0_in : in STD_LOGIC;
    in_data_B_0_TVALID : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    cdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_obuf__parameterized1_676\ : entity is "obuf";
end \vector_add_1_mult_constant_0_0_obuf__parameterized1_676\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_obuf__parameterized1_676\ is
  signal \^in_data_b_0_tdest_int\ : STD_LOGIC;
  signal \odata[0]_i_1__47_n_1\ : STD_LOGIC;
  signal \odata[1]_i_1__47_n_1\ : STD_LOGIC;
  signal \^odata_reg[1]_0\ : STD_LOGIC;
begin
  in_data_B_0_TDEST_int <= \^in_data_b_0_tdest_int\;
  \odata_reg[1]_0\ <= \^odata_reg[1]_0\;
\odata[0]_i_1__47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEA2"
    )
        port map (
      I0 => cdata(0),
      I1 => \^odata_reg[1]_0\,
      I2 => in_data_A_0_TREADY_int,
      I3 => \^in_data_b_0_tdest_int\,
      O => \odata[0]_i_1__47_n_1\
    );
\odata[1]_i_1__47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => p_0_in,
      I1 => in_data_B_0_TVALID,
      I2 => \^odata_reg[1]_0\,
      I3 => in_data_A_0_TREADY_int,
      O => \odata[1]_i_1__47_n_1\
    );
\odata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[0]_i_1__47_n_1\,
      Q => \^in_data_b_0_tdest_int\,
      R => ap_rst_n_inv
    );
\odata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \odata[1]_i_1__47_n_1\,
      Q => \^odata_reg[1]_0\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_regslice_both is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    data_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    vld_out : out STD_LOGIC;
    in_data_A_0_TREADY : out STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \add_ln214_1_reg_2469_reg[31]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ireg_reg[32]\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_regslice_both : entity is "regslice_both";
end vector_add_1_mult_constant_0_0_regslice_both;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_regslice_both is
  signal cdata : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal ireg01_out : STD_LOGIC;
  signal obuf_inst_n_36 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.vector_add_1_mult_constant_0_0_ibuf_709
     port map (
      D(32 downto 0) => cdata(32 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_36,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in_data_A_0_TREADY => in_data_A_0_TREADY,
      \ireg_reg[32]_0\(32 downto 0) => \ireg_reg[32]\(32 downto 0)
    );
obuf_inst: entity work.vector_add_1_mult_constant_0_0_obuf_710
     port map (
      D(31 downto 0) => D(31 downto 0),
      E(0) => ireg01_out,
      Q(2) => vld_out,
      Q(1 downto 0) => data_out(1 downto 0),
      S(0) => S(0),
      SR(0) => obuf_inst_n_36,
      \add_ln214_1_reg_2469_reg[31]\(30 downto 0) => Q(30 downto 0),
      \add_ln214_1_reg_2469_reg[31]_0\(30 downto 0) => \add_ln214_1_reg_2469_reg[31]\(30 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      \ireg_reg[0]\(0) => p_0_in,
      \odata_reg[32]_0\(32 downto 0) => cdata(32 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_regslice_both_0 is
  port (
    \odata_reg[32]\ : out STD_LOGIC;
    vld_out : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    data_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    in_data_A_10_TREADY : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \i_0_0_reg_1704_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \i_0_0_reg_1704_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \i_0_0_reg_1704_reg[4]_1\ : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln214_21_reg_2819_reg[31]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \add_ln214_21_reg_2819_reg[31]_0\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ireg_reg[32]\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_regslice_both_0 : entity is "regslice_both";
end vector_add_1_mult_constant_0_0_regslice_both_0;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_regslice_both_0 is
  signal cdata : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal ireg01_out : STD_LOGIC;
  signal obuf_inst_n_37 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.vector_add_1_mult_constant_0_0_ibuf_707
     port map (
      D(32 downto 0) => cdata(32 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_37,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in_data_A_10_TREADY => in_data_A_10_TREADY,
      \ireg_reg[32]_0\(32 downto 0) => \ireg_reg[32]\(32 downto 0)
    );
obuf_inst: entity work.vector_add_1_mult_constant_0_0_obuf_708
     port map (
      D(31 downto 0) => D(31 downto 0),
      E(0) => ireg01_out,
      Q(2) => vld_out,
      Q(1 downto 0) => data_out(1 downto 0),
      S(0) => S(0),
      SR(0) => obuf_inst_n_37,
      \add_ln214_21_reg_2819_reg[31]\(30 downto 0) => \add_ln214_21_reg_2819_reg[31]\(30 downto 0),
      \add_ln214_21_reg_2819_reg[31]_0\(30 downto 0) => \add_ln214_21_reg_2819_reg[31]_0\(30 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \i_0_0_reg_1704_reg[4]\(0) => Q(0),
      \i_0_0_reg_1704_reg[4]_0\(0) => \i_0_0_reg_1704_reg[4]\(0),
      \i_0_0_reg_1704_reg[4]_1\(0) => \i_0_0_reg_1704_reg[4]_0\(0),
      \i_0_0_reg_1704_reg[4]_2\ => \i_0_0_reg_1704_reg[4]_1\,
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      \ireg_reg[0]\(0) => p_0_in,
      \odata_reg[32]_0\ => \odata_reg[32]\,
      \odata_reg[32]_1\(32 downto 0) => cdata(32 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_regslice_both_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    data_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    vld_out : out STD_LOGIC;
    in_data_A_11_TREADY : out STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \add_ln214_23_reg_2854_reg[31]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ireg_reg[32]\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_regslice_both_1 : entity is "regslice_both";
end vector_add_1_mult_constant_0_0_regslice_both_1;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_regslice_both_1 is
  signal cdata : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal ireg01_out : STD_LOGIC;
  signal obuf_inst_n_36 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.vector_add_1_mult_constant_0_0_ibuf_705
     port map (
      D(32 downto 0) => cdata(32 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_36,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in_data_A_11_TREADY => in_data_A_11_TREADY,
      \ireg_reg[32]_0\(32 downto 0) => \ireg_reg[32]\(32 downto 0)
    );
obuf_inst: entity work.vector_add_1_mult_constant_0_0_obuf_706
     port map (
      D(31 downto 0) => D(31 downto 0),
      E(0) => ireg01_out,
      Q(2) => vld_out,
      Q(1 downto 0) => data_out(1 downto 0),
      S(0) => S(0),
      SR(0) => obuf_inst_n_36,
      \add_ln214_23_reg_2854_reg[31]\(30 downto 0) => Q(30 downto 0),
      \add_ln214_23_reg_2854_reg[31]_0\(30 downto 0) => \add_ln214_23_reg_2854_reg[31]\(30 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      \ireg_reg[0]\(0) => p_0_in,
      \odata_reg[32]_0\(32 downto 0) => cdata(32 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_regslice_both_10 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    data_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    vld_out : out STD_LOGIC;
    in_data_A_5_TREADY : out STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \add_ln214_11_reg_2644_reg[31]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ireg_reg[32]\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_regslice_both_10 : entity is "regslice_both";
end vector_add_1_mult_constant_0_0_regslice_both_10;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_regslice_both_10 is
  signal cdata : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal ireg01_out : STD_LOGIC;
  signal obuf_inst_n_36 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.vector_add_1_mult_constant_0_0_ibuf_687
     port map (
      D(32 downto 0) => cdata(32 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_36,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in_data_A_5_TREADY => in_data_A_5_TREADY,
      \ireg_reg[32]_0\(32 downto 0) => \ireg_reg[32]\(32 downto 0)
    );
obuf_inst: entity work.vector_add_1_mult_constant_0_0_obuf_688
     port map (
      D(31 downto 0) => D(31 downto 0),
      E(0) => ireg01_out,
      Q(2) => vld_out,
      Q(1 downto 0) => data_out(1 downto 0),
      S(0) => S(0),
      SR(0) => obuf_inst_n_36,
      \add_ln214_11_reg_2644_reg[31]\(30 downto 0) => Q(30 downto 0),
      \add_ln214_11_reg_2644_reg[31]_0\(30 downto 0) => \add_ln214_11_reg_2644_reg[31]\(30 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      \ireg_reg[0]\(0) => p_0_in,
      \odata_reg[32]_0\(32 downto 0) => cdata(32 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_regslice_both_104 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC_VECTOR ( 30 downto 0 );
    vld_out : out STD_LOGIC;
    in_data_B_7_TREADY : out STD_LOGIC;
    \add_ln214_15_reg_2714_reg[31]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_B_7_TVALID : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    in_data_B_7_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_regslice_both_104 : entity is "regslice_both";
end vector_add_1_mult_constant_0_0_regslice_both_104;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_regslice_both_104 is
  signal cdata : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal ireg01_out : STD_LOGIC;
  signal obuf_inst_n_34 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.vector_add_1_mult_constant_0_0_ibuf_495
     port map (
      D(32) => in_data_B_7_TVALID,
      D(31 downto 0) => in_data_B_7_TDATA(31 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_34,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in_data_B_7_TREADY => in_data_B_7_TREADY,
      in_data_B_7_TVALID(32 downto 0) => cdata(32 downto 0)
    );
obuf_inst: entity work.vector_add_1_mult_constant_0_0_obuf_496
     port map (
      D(32 downto 0) => cdata(32 downto 0),
      E(0) => ireg01_out,
      Q(31) => vld_out,
      Q(30 downto 0) => data_out(30 downto 0),
      S(0) => S(0),
      SR(0) => obuf_inst_n_34,
      \add_ln214_15_reg_2714_reg[31]\(1 downto 0) => \add_ln214_15_reg_2714_reg[31]\(1 downto 0),
      \add_ln214_15_reg_2714_reg[31]_0\(1 downto 0) => Q(1 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      \ireg_reg[0]\(0) => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_regslice_both_11 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    data_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    vld_out : out STD_LOGIC;
    in_data_A_6_TREADY : out STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \add_ln214_13_reg_2679_reg[31]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ireg_reg[32]\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_regslice_both_11 : entity is "regslice_both";
end vector_add_1_mult_constant_0_0_regslice_both_11;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_regslice_both_11 is
  signal cdata : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal ireg01_out : STD_LOGIC;
  signal obuf_inst_n_36 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.vector_add_1_mult_constant_0_0_ibuf_685
     port map (
      D(32 downto 0) => cdata(32 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_36,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in_data_A_6_TREADY => in_data_A_6_TREADY,
      \ireg_reg[32]_0\(32 downto 0) => \ireg_reg[32]\(32 downto 0)
    );
obuf_inst: entity work.vector_add_1_mult_constant_0_0_obuf_686
     port map (
      D(31 downto 0) => D(31 downto 0),
      E(0) => ireg01_out,
      Q(2) => vld_out,
      Q(1 downto 0) => data_out(1 downto 0),
      S(0) => S(0),
      SR(0) => obuf_inst_n_36,
      \add_ln214_13_reg_2679_reg[31]\(30 downto 0) => Q(30 downto 0),
      \add_ln214_13_reg_2679_reg[31]_0\(30 downto 0) => \add_ln214_13_reg_2679_reg[31]\(30 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      \ireg_reg[0]\(0) => p_0_in,
      \odata_reg[32]_0\(32 downto 0) => cdata(32 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_regslice_both_111 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC_VECTOR ( 30 downto 0 );
    vld_out : out STD_LOGIC;
    in_data_B_8_TREADY : out STD_LOGIC;
    \add_ln214_17_reg_2749_reg[31]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_B_8_TVALID : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    in_data_B_8_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_regslice_both_111 : entity is "regslice_both";
end vector_add_1_mult_constant_0_0_regslice_both_111;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_regslice_both_111 is
  signal cdata : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal ireg01_out : STD_LOGIC;
  signal obuf_inst_n_34 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.vector_add_1_mult_constant_0_0_ibuf_481
     port map (
      D(32) => in_data_B_8_TVALID,
      D(31 downto 0) => in_data_B_8_TDATA(31 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_34,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in_data_B_8_TREADY => in_data_B_8_TREADY,
      in_data_B_8_TVALID(32 downto 0) => cdata(32 downto 0)
    );
obuf_inst: entity work.vector_add_1_mult_constant_0_0_obuf_482
     port map (
      D(32 downto 0) => cdata(32 downto 0),
      E(0) => ireg01_out,
      Q(31) => vld_out,
      Q(30 downto 0) => data_out(30 downto 0),
      S(0) => S(0),
      SR(0) => obuf_inst_n_34,
      \add_ln214_17_reg_2749_reg[31]\(1 downto 0) => \add_ln214_17_reg_2749_reg[31]\(1 downto 0),
      \add_ln214_17_reg_2749_reg[31]_0\(1 downto 0) => Q(1 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      \ireg_reg[0]\(0) => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_regslice_both_118 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC_VECTOR ( 30 downto 0 );
    vld_out : out STD_LOGIC;
    in_data_B_9_TREADY : out STD_LOGIC;
    \add_ln214_19_reg_2784_reg[31]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_B_9_TVALID : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    in_data_B_9_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_regslice_both_118 : entity is "regslice_both";
end vector_add_1_mult_constant_0_0_regslice_both_118;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_regslice_both_118 is
  signal cdata : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal ireg01_out : STD_LOGIC;
  signal obuf_inst_n_34 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.vector_add_1_mult_constant_0_0_ibuf_467
     port map (
      D(32) => in_data_B_9_TVALID,
      D(31 downto 0) => in_data_B_9_TDATA(31 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_34,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in_data_B_9_TREADY => in_data_B_9_TREADY,
      in_data_B_9_TVALID(32 downto 0) => cdata(32 downto 0)
    );
obuf_inst: entity work.vector_add_1_mult_constant_0_0_obuf_468
     port map (
      D(32 downto 0) => cdata(32 downto 0),
      E(0) => ireg01_out,
      Q(31) => vld_out,
      Q(30 downto 0) => data_out(30 downto 0),
      S(0) => S(0),
      SR(0) => obuf_inst_n_34,
      \add_ln214_19_reg_2784_reg[31]\(1 downto 0) => \add_ln214_19_reg_2784_reg[31]\(1 downto 0),
      \add_ln214_19_reg_2784_reg[31]_0\(1 downto 0) => Q(1 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      \ireg_reg[0]\(0) => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_regslice_both_12 is
  port (
    \odata_reg[32]\ : out STD_LOGIC;
    vld_out : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    data_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    in_data_A_7_TREADY : out STD_LOGIC;
    \ap_CS_fsm[3]_i_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm[3]_i_2_0\ : in STD_LOGIC;
    \ap_CS_fsm[3]_i_2_1\ : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln214_15_reg_2714_reg[31]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \add_ln214_15_reg_2714_reg[31]_0\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ireg_reg[32]\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_regslice_both_12 : entity is "regslice_both";
end vector_add_1_mult_constant_0_0_regslice_both_12;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_regslice_both_12 is
  signal cdata : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal ireg01_out : STD_LOGIC;
  signal obuf_inst_n_37 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.vector_add_1_mult_constant_0_0_ibuf_683
     port map (
      D(32 downto 0) => cdata(32 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_37,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in_data_A_7_TREADY => in_data_A_7_TREADY,
      \ireg_reg[32]_0\(32 downto 0) => \ireg_reg[32]\(32 downto 0)
    );
obuf_inst: entity work.vector_add_1_mult_constant_0_0_obuf_684
     port map (
      D(31 downto 0) => D(31 downto 0),
      E(0) => ireg01_out,
      Q(2) => vld_out,
      Q(1 downto 0) => data_out(1 downto 0),
      S(0) => S(0),
      SR(0) => obuf_inst_n_37,
      \add_ln214_15_reg_2714_reg[31]\(30 downto 0) => \add_ln214_15_reg_2714_reg[31]\(30 downto 0),
      \add_ln214_15_reg_2714_reg[31]_0\(30 downto 0) => \add_ln214_15_reg_2714_reg[31]_0\(30 downto 0),
      \ap_CS_fsm[3]_i_2\ => \ap_CS_fsm[3]_i_2\,
      \ap_CS_fsm[3]_i_2_0\(0) => Q(0),
      \ap_CS_fsm[3]_i_2_1\ => \ap_CS_fsm[3]_i_2_0\,
      \ap_CS_fsm[3]_i_2_2\ => \ap_CS_fsm[3]_i_2_1\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      \ireg_reg[0]\(0) => p_0_in,
      \odata_reg[32]_0\ => \odata_reg[32]\,
      \odata_reg[32]_1\(32 downto 0) => cdata(32 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_regslice_both_125 is
  port (
    Q : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \ireg_reg[32]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_reg[0]_0\ : out STD_LOGIC;
    \ireg_reg[32]_0\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_data_0_TREADY : in STD_LOGIC;
    \ireg_reg[32]_1\ : in STD_LOGIC;
    int_ap_ready_i_5 : in STD_LOGIC;
    int_ap_ready_i_5_0 : in STD_LOGIC;
    out_data_15_TREADY : in STD_LOGIC;
    \ireg[32]_i_8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg[32]_i_8_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg[32]_i_8_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_regslice_both_125 : entity is "regslice_both";
end vector_add_1_mult_constant_0_0_regslice_both_125;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_regslice_both_125 is
  signal cdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \count[0]_i_1_n_1\ : STD_LOGIC;
  signal \count[1]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg_n_1_[0]\ : STD_LOGIC;
  signal \count_reg_n_1_[1]\ : STD_LOGIC;
  signal ireg01_out : STD_LOGIC;
  signal \^ireg_reg[32]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal obuf_inst_n_35 : STD_LOGIC;
begin
  \ireg_reg[32]\(0) <= \^ireg_reg[32]\(0);
\count[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A80888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \count_reg_n_1_[0]\,
      I2 => \count_reg_n_1_[1]\,
      I3 => out_data_0_TREADY,
      I4 => \ireg_reg[32]_1\,
      O => \count[0]_i_1_n_1\
    );
\count[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => out_data_0_TREADY,
      I1 => \count_reg_n_1_[0]\,
      I2 => \count_reg_n_1_[1]\,
      I3 => \ireg_reg[32]_1\,
      O => \count[1]_i_1_n_1\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \count[0]_i_1_n_1\,
      Q => \count_reg_n_1_[0]\,
      R => '0'
    );
\count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \count[1]_i_1_n_1\,
      Q => \count_reg_n_1_[1]\,
      R => ap_rst_n_inv
    );
ibuf_inst: entity work.vector_add_1_mult_constant_0_0_ibuf_453
     port map (
      D(31 downto 0) => cdata(31 downto 0),
      E(0) => ireg01_out,
      Q(0) => \^ireg_reg[32]\(0),
      SR(0) => obuf_inst_n_35,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \ireg[32]_i_8\(0) => \ireg[32]_i_8\(0),
      \ireg[32]_i_8_0\(0) => \ireg[32]_i_8_0\(0),
      \ireg[32]_i_8_1\(0) => \ireg[32]_i_8_1\(0),
      \ireg_reg[32]_0\ => \ireg_reg[32]_0\,
      \ireg_reg[32]_1\(32) => \ireg_reg[32]_1\,
      \ireg_reg[32]_1\(31 downto 0) => \ireg_reg[31]\(31 downto 0)
    );
int_ap_ready_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2AFF2AFF2AFF2A"
    )
        port map (
      I0 => \count_reg_n_1_[0]\,
      I1 => \count_reg_n_1_[1]\,
      I2 => out_data_0_TREADY,
      I3 => int_ap_ready_i_5,
      I4 => int_ap_ready_i_5_0,
      I5 => out_data_15_TREADY,
      O => \count_reg[0]_0\
    );
obuf_inst: entity work.vector_add_1_mult_constant_0_0_obuf_454
     port map (
      D(32) => D(0),
      D(31 downto 0) => cdata(31 downto 0),
      E(0) => ireg01_out,
      Q(32 downto 0) => Q(32 downto 0),
      SR(0) => obuf_inst_n_35,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \ireg_reg[32]\(0) => \^ireg_reg[32]\(0),
      out_data_0_TREADY => out_data_0_TREADY
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_regslice_both_13 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    data_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    vld_out : out STD_LOGIC;
    in_data_A_8_TREADY : out STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \add_ln214_17_reg_2749_reg[31]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ireg_reg[32]\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_regslice_both_13 : entity is "regslice_both";
end vector_add_1_mult_constant_0_0_regslice_both_13;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_regslice_both_13 is
  signal cdata : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal ireg01_out : STD_LOGIC;
  signal obuf_inst_n_36 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.vector_add_1_mult_constant_0_0_ibuf_681
     port map (
      D(32 downto 0) => cdata(32 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_36,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in_data_A_8_TREADY => in_data_A_8_TREADY,
      \ireg_reg[32]_0\(32 downto 0) => \ireg_reg[32]\(32 downto 0)
    );
obuf_inst: entity work.vector_add_1_mult_constant_0_0_obuf_682
     port map (
      D(31 downto 0) => D(31 downto 0),
      E(0) => ireg01_out,
      Q(2) => vld_out,
      Q(1 downto 0) => data_out(1 downto 0),
      S(0) => S(0),
      SR(0) => obuf_inst_n_36,
      \add_ln214_17_reg_2749_reg[31]\(30 downto 0) => Q(30 downto 0),
      \add_ln214_17_reg_2749_reg[31]_0\(30 downto 0) => \add_ln214_17_reg_2749_reg[31]\(30 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      \ireg_reg[0]\(0) => p_0_in,
      \odata_reg[32]_0\(32 downto 0) => cdata(32 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_regslice_both_132 is
  port (
    Q : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \ireg_reg[32]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[3]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_data_10_TREADY : in STD_LOGIC;
    \ireg_reg[32]_0\ : in STD_LOGIC;
    int_ap_ready_reg : in STD_LOGIC;
    int_ap_ready_reg_0 : in STD_LOGIC;
    int_ap_ready_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    int_ap_ready_reg_2 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_regslice_both_132 : entity is "regslice_both";
end vector_add_1_mult_constant_0_0_regslice_both_132;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_regslice_both_132 is
  signal cdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \count[0]_i_1__9_n_1\ : STD_LOGIC;
  signal \count[1]_i_1__9_n_1\ : STD_LOGIC;
  signal \count_reg_n_1_[0]\ : STD_LOGIC;
  signal \count_reg_n_1_[1]\ : STD_LOGIC;
  signal int_ap_ready_i_10_n_1 : STD_LOGIC;
  signal int_ap_ready_i_9_n_1 : STD_LOGIC;
  signal ireg01_out : STD_LOGIC;
  signal \^ireg_reg[32]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal obuf_inst_n_35 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count[0]_i_1__9\ : label is "soft_lutpair746";
  attribute SOFT_HLUTNM of \count[1]_i_1__9\ : label is "soft_lutpair747";
  attribute SOFT_HLUTNM of int_ap_ready_i_10 : label is "soft_lutpair746";
  attribute SOFT_HLUTNM of int_ap_ready_i_9 : label is "soft_lutpair747";
begin
  \ireg_reg[32]\(0) <= \^ireg_reg[32]\(0);
\count[0]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A80888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \count_reg_n_1_[0]\,
      I2 => \count_reg_n_1_[1]\,
      I3 => out_data_10_TREADY,
      I4 => \ireg_reg[32]_0\,
      O => \count[0]_i_1__9_n_1\
    );
\count[1]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => out_data_10_TREADY,
      I1 => \count_reg_n_1_[0]\,
      I2 => \count_reg_n_1_[1]\,
      I3 => \ireg_reg[32]_0\,
      O => \count[1]_i_1__9_n_1\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \count[0]_i_1__9_n_1\,
      Q => \count_reg_n_1_[0]\,
      R => '0'
    );
\count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \count[1]_i_1__9_n_1\,
      Q => \count_reg_n_1_[1]\,
      R => ap_rst_n_inv
    );
ibuf_inst: entity work.vector_add_1_mult_constant_0_0_ibuf_439
     port map (
      D(31 downto 0) => cdata(31 downto 0),
      E(0) => ireg01_out,
      Q(0) => \^ireg_reg[32]\(0),
      SR(0) => obuf_inst_n_35,
      ap_clk => ap_clk,
      \ireg_reg[32]_0\(32) => \ireg_reg[32]_0\,
      \ireg_reg[32]_0\(31 downto 0) => \ireg_reg[31]\(31 downto 0)
    );
int_ap_ready_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \count_reg_n_1_[1]\,
      I1 => \count_reg_n_1_[0]\,
      I2 => out_data_10_TREADY,
      O => int_ap_ready_i_10_n_1
    );
int_ap_ready_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => int_ap_ready_reg,
      I1 => int_ap_ready_reg_0,
      I2 => int_ap_ready_i_9_n_1,
      I3 => int_ap_ready_i_10_n_1,
      I4 => int_ap_ready_reg_1(0),
      I5 => int_ap_ready_reg_2,
      O => \ap_CS_fsm_reg[3]\
    );
int_ap_ready_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \count_reg_n_1_[0]\,
      I1 => \count_reg_n_1_[1]\,
      O => int_ap_ready_i_9_n_1
    );
obuf_inst: entity work.vector_add_1_mult_constant_0_0_obuf_440
     port map (
      D(32) => D(0),
      D(31 downto 0) => cdata(31 downto 0),
      E(0) => ireg01_out,
      Q(32 downto 0) => Q(32 downto 0),
      SR(0) => obuf_inst_n_35,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \ireg_reg[32]\(0) => \^ireg_reg[32]\(0),
      out_data_10_TREADY => out_data_10_TREADY
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_regslice_both_139 is
  port (
    Q : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \ireg_reg[32]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_reg[0]_0\ : out STD_LOGIC;
    \icmp_ln17_reg_2435_reg[0]\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg : out STD_LOGIC;
    icmp_ln17_fu_1715_p2 : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_data_11_TREADY : in STD_LOGIC;
    \ireg_reg[32]_0\ : in STD_LOGIC;
    int_ap_ready_reg : in STD_LOGIC;
    \ireg_reg[32]_1\ : in STD_LOGIC;
    \ireg_reg[32]_2\ : in STD_LOGIC;
    \ireg[32]_i_8\ : in STD_LOGIC;
    \ireg[32]_i_8_0\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_regslice_both_139 : entity is "regslice_both";
end vector_add_1_mult_constant_0_0_regslice_both_139;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_regslice_both_139 is
  signal cdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \count[0]_i_1__10_n_1\ : STD_LOGIC;
  signal \count[1]_i_1__10_n_1\ : STD_LOGIC;
  signal \count_reg_n_1_[0]\ : STD_LOGIC;
  signal \count_reg_n_1_[1]\ : STD_LOGIC;
  signal ireg01_out : STD_LOGIC;
  signal \^ireg_reg[32]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal obuf_inst_n_39 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count[1]_i_1__10\ : label is "soft_lutpair776";
  attribute SOFT_HLUTNM of int_ap_ready_i_6 : label is "soft_lutpair776";
begin
  \ireg_reg[32]\(0) <= \^ireg_reg[32]\(0);
\count[0]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A80888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \count_reg_n_1_[0]\,
      I2 => \count_reg_n_1_[1]\,
      I3 => out_data_11_TREADY,
      I4 => \ireg_reg[32]_0\,
      O => \count[0]_i_1__10_n_1\
    );
\count[1]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => out_data_11_TREADY,
      I1 => \count_reg_n_1_[0]\,
      I2 => \count_reg_n_1_[1]\,
      I3 => \ireg_reg[32]_0\,
      O => \count[1]_i_1__10_n_1\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \count[0]_i_1__10_n_1\,
      Q => \count_reg_n_1_[0]\,
      R => '0'
    );
\count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \count[1]_i_1__10_n_1\,
      Q => \count_reg_n_1_[1]\,
      R => ap_rst_n_inv
    );
ibuf_inst: entity work.vector_add_1_mult_constant_0_0_ibuf_425
     port map (
      D(31 downto 0) => cdata(31 downto 0),
      E(0) => ireg01_out,
      Q(0) => \^ireg_reg[32]\(0),
      SR(0) => obuf_inst_n_39,
      ap_clk => ap_clk,
      \ireg_reg[32]_0\(32) => \ireg_reg[32]_0\,
      \ireg_reg[32]_0\(31 downto 0) => \ireg_reg[31]\(31 downto 0)
    );
int_ap_ready_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF2A"
    )
        port map (
      I0 => \count_reg_n_1_[0]\,
      I1 => \count_reg_n_1_[1]\,
      I2 => out_data_11_TREADY,
      I3 => int_ap_ready_reg,
      O => \count_reg[0]_0\
    );
obuf_inst: entity work.vector_add_1_mult_constant_0_0_obuf_426
     port map (
      D(32) => D(0),
      D(31 downto 0) => cdata(31 downto 0),
      E(0) => ireg01_out,
      Q(32 downto 0) => Q(32 downto 0),
      SR(0) => obuf_inst_n_39,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter0_reg => ap_enable_reg_pp0_iter0_reg,
      ap_enable_reg_pp0_iter1_reg => ap_enable_reg_pp0_iter1_reg,
      ap_enable_reg_pp0_iter1_reg_0(5 downto 0) => ap_enable_reg_pp0_iter1_reg_0(5 downto 0),
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      icmp_ln17_fu_1715_p2 => icmp_ln17_fu_1715_p2,
      \icmp_ln17_reg_2435_reg[0]\ => \icmp_ln17_reg_2435_reg[0]\,
      \ireg[32]_i_8\ => \ireg[32]_i_8\,
      \ireg[32]_i_8_0\ => \ireg[32]_i_8_0\,
      \ireg_reg[32]\(0) => \^ireg_reg[32]\(0),
      \ireg_reg[32]_0\ => \ireg_reg[32]_1\,
      \ireg_reg[32]_1\ => \ireg_reg[32]_2\,
      out_data_11_TREADY => out_data_11_TREADY
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_regslice_both_14 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    data_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    vld_out : out STD_LOGIC;
    in_data_A_9_TREADY : out STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \add_ln214_19_reg_2784_reg[31]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ireg_reg[32]\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_regslice_both_14 : entity is "regslice_both";
end vector_add_1_mult_constant_0_0_regslice_both_14;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_regslice_both_14 is
  signal cdata : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal ireg01_out : STD_LOGIC;
  signal obuf_inst_n_36 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.vector_add_1_mult_constant_0_0_ibuf_679
     port map (
      D(32 downto 0) => cdata(32 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_36,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in_data_A_9_TREADY => in_data_A_9_TREADY,
      \ireg_reg[32]_0\(32 downto 0) => \ireg_reg[32]\(32 downto 0)
    );
obuf_inst: entity work.vector_add_1_mult_constant_0_0_obuf_680
     port map (
      D(31 downto 0) => D(31 downto 0),
      E(0) => ireg01_out,
      Q(2) => vld_out,
      Q(1 downto 0) => data_out(1 downto 0),
      S(0) => S(0),
      SR(0) => obuf_inst_n_36,
      \add_ln214_19_reg_2784_reg[31]\(30 downto 0) => Q(30 downto 0),
      \add_ln214_19_reg_2784_reg[31]_0\(30 downto 0) => \add_ln214_19_reg_2784_reg[31]\(30 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      \ireg_reg[0]\(0) => p_0_in,
      \odata_reg[32]_0\(32 downto 0) => cdata(32 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_regslice_both_146 is
  port (
    Q : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \ireg_reg[32]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_reg[0]_0\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_data_12_TREADY : in STD_LOGIC;
    \ireg_reg[32]_0\ : in STD_LOGIC;
    int_ap_ready_reg : in STD_LOGIC;
    int_ap_ready_reg_0 : in STD_LOGIC;
    out_data_7_TREADY : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_regslice_both_146 : entity is "regslice_both";
end vector_add_1_mult_constant_0_0_regslice_both_146;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_regslice_both_146 is
  signal cdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \count[0]_i_1__11_n_1\ : STD_LOGIC;
  signal \count[1]_i_1__11_n_1\ : STD_LOGIC;
  signal \count_reg_n_1_[0]\ : STD_LOGIC;
  signal \count_reg_n_1_[1]\ : STD_LOGIC;
  signal ireg01_out : STD_LOGIC;
  signal \^ireg_reg[32]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal obuf_inst_n_35 : STD_LOGIC;
begin
  \ireg_reg[32]\(0) <= \^ireg_reg[32]\(0);
\count[0]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A80888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \count_reg_n_1_[0]\,
      I2 => \count_reg_n_1_[1]\,
      I3 => out_data_12_TREADY,
      I4 => \ireg_reg[32]_0\,
      O => \count[0]_i_1__11_n_1\
    );
\count[1]_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => out_data_12_TREADY,
      I1 => \count_reg_n_1_[0]\,
      I2 => \count_reg_n_1_[1]\,
      I3 => \ireg_reg[32]_0\,
      O => \count[1]_i_1__11_n_1\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \count[0]_i_1__11_n_1\,
      Q => \count_reg_n_1_[0]\,
      R => '0'
    );
\count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \count[1]_i_1__11_n_1\,
      Q => \count_reg_n_1_[1]\,
      R => ap_rst_n_inv
    );
ibuf_inst: entity work.vector_add_1_mult_constant_0_0_ibuf_411
     port map (
      D(31 downto 0) => cdata(31 downto 0),
      E(0) => ireg01_out,
      Q(0) => \^ireg_reg[32]\(0),
      SR(0) => obuf_inst_n_35,
      ap_clk => ap_clk,
      \ireg_reg[32]_0\(32) => \ireg_reg[32]_0\,
      \ireg_reg[32]_0\(31 downto 0) => \ireg_reg[31]\(31 downto 0)
    );
int_ap_ready_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5D500D500D500D5"
    )
        port map (
      I0 => \count_reg_n_1_[0]\,
      I1 => \count_reg_n_1_[1]\,
      I2 => out_data_12_TREADY,
      I3 => int_ap_ready_reg,
      I4 => int_ap_ready_reg_0,
      I5 => out_data_7_TREADY,
      O => \count_reg[0]_0\
    );
obuf_inst: entity work.vector_add_1_mult_constant_0_0_obuf_412
     port map (
      D(32) => D(0),
      D(31 downto 0) => cdata(31 downto 0),
      E(0) => ireg01_out,
      Q(32 downto 0) => Q(32 downto 0),
      SR(0) => obuf_inst_n_35,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \ireg_reg[32]\(0) => \^ireg_reg[32]\(0),
      out_data_12_TREADY => out_data_12_TREADY
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_regslice_both_15 is
  port (
    \odata_reg[32]\ : out STD_LOGIC;
    \odata_reg[32]_0\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC_VECTOR ( 30 downto 0 );
    in_data_B_0_TREADY : out STD_LOGIC;
    \ireg_reg[32]\ : in STD_LOGIC;
    \ireg_reg[32]_0\ : in STD_LOGIC;
    \ireg_reg[32]_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    vld_out : in STD_LOGIC;
    \ap_CS_fsm[3]_i_5\ : in STD_LOGIC;
    \add_ln214_1_reg_2469_reg[31]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln214_1_reg_2469_reg[31]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_B_0_TVALID : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    in_data_B_0_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_regslice_both_15 : entity is "regslice_both";
end vector_add_1_mult_constant_0_0_regslice_both_15;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_regslice_both_15 is
  signal cdata : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal ireg01_out : STD_LOGIC;
  signal obuf_inst_n_35 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.vector_add_1_mult_constant_0_0_ibuf_677
     port map (
      D(32) => in_data_B_0_TVALID,
      D(31 downto 0) => in_data_B_0_TDATA(31 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_35,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in_data_B_0_TREADY => in_data_B_0_TREADY,
      in_data_B_0_TVALID(32 downto 0) => cdata(32 downto 0)
    );
obuf_inst: entity work.vector_add_1_mult_constant_0_0_obuf_678
     port map (
      D(32 downto 0) => cdata(32 downto 0),
      E(0) => ireg01_out,
      Q(0) => Q(0),
      S(0) => S(0),
      SR(0) => obuf_inst_n_35,
      \add_ln214_1_reg_2469_reg[31]\(1 downto 0) => \add_ln214_1_reg_2469_reg[31]\(1 downto 0),
      \add_ln214_1_reg_2469_reg[31]_0\(1 downto 0) => \add_ln214_1_reg_2469_reg[31]_0\(1 downto 0),
      \ap_CS_fsm[3]_i_5\ => \ap_CS_fsm[3]_i_5\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      data_out(30 downto 0) => data_out(30 downto 0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      \ireg_reg[0]\(0) => p_0_in,
      \ireg_reg[32]\ => \ireg_reg[32]\,
      \ireg_reg[32]_0\ => \ireg_reg[32]_0\,
      \ireg_reg[32]_1\ => \ireg_reg[32]_1\,
      \odata_reg[32]_0\ => \odata_reg[32]\,
      \odata_reg[32]_1\ => \odata_reg[32]_0\,
      vld_out => vld_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_regslice_both_153 is
  port (
    Q : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \ireg_reg[32]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_reg[0]_0\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_data_13_TREADY : in STD_LOGIC;
    \ireg_reg[32]_0\ : in STD_LOGIC;
    int_ap_ready_i_6 : in STD_LOGIC;
    int_ap_ready_i_6_0 : in STD_LOGIC;
    out_data_1_TREADY : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_regslice_both_153 : entity is "regslice_both";
end vector_add_1_mult_constant_0_0_regslice_both_153;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_regslice_both_153 is
  signal cdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \count[0]_i_1__12_n_1\ : STD_LOGIC;
  signal \count[1]_i_1__12_n_1\ : STD_LOGIC;
  signal \count_reg_n_1_[0]\ : STD_LOGIC;
  signal \count_reg_n_1_[1]\ : STD_LOGIC;
  signal ireg01_out : STD_LOGIC;
  signal \^ireg_reg[32]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal obuf_inst_n_35 : STD_LOGIC;
begin
  \ireg_reg[32]\(0) <= \^ireg_reg[32]\(0);
\count[0]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A80888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \count_reg_n_1_[0]\,
      I2 => \count_reg_n_1_[1]\,
      I3 => out_data_13_TREADY,
      I4 => \ireg_reg[32]_0\,
      O => \count[0]_i_1__12_n_1\
    );
\count[1]_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => out_data_13_TREADY,
      I1 => \count_reg_n_1_[0]\,
      I2 => \count_reg_n_1_[1]\,
      I3 => \ireg_reg[32]_0\,
      O => \count[1]_i_1__12_n_1\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \count[0]_i_1__12_n_1\,
      Q => \count_reg_n_1_[0]\,
      R => '0'
    );
\count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \count[1]_i_1__12_n_1\,
      Q => \count_reg_n_1_[1]\,
      R => ap_rst_n_inv
    );
ibuf_inst: entity work.vector_add_1_mult_constant_0_0_ibuf_397
     port map (
      D(31 downto 0) => cdata(31 downto 0),
      E(0) => ireg01_out,
      Q(0) => \^ireg_reg[32]\(0),
      SR(0) => obuf_inst_n_35,
      ap_clk => ap_clk,
      \ireg_reg[32]_0\(32) => \ireg_reg[32]_0\,
      \ireg_reg[32]_0\(31 downto 0) => \ireg_reg[31]\(31 downto 0)
    );
int_ap_ready_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2AFF2AFF2AFF2A"
    )
        port map (
      I0 => \count_reg_n_1_[0]\,
      I1 => \count_reg_n_1_[1]\,
      I2 => out_data_13_TREADY,
      I3 => int_ap_ready_i_6,
      I4 => int_ap_ready_i_6_0,
      I5 => out_data_1_TREADY,
      O => \count_reg[0]_0\
    );
obuf_inst: entity work.vector_add_1_mult_constant_0_0_obuf_398
     port map (
      D(32) => D(0),
      D(31 downto 0) => cdata(31 downto 0),
      E(0) => ireg01_out,
      Q(32 downto 0) => Q(32 downto 0),
      SR(0) => obuf_inst_n_35,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \ireg_reg[32]\(0) => \^ireg_reg[32]\(0),
      out_data_13_TREADY => out_data_13_TREADY
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_regslice_both_160 is
  port (
    Q : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \ireg_reg[32]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_reg[0]_0\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_data_14_TREADY : in STD_LOGIC;
    \ireg_reg[32]_0\ : in STD_LOGIC;
    int_ap_ready_reg : in STD_LOGIC;
    int_ap_ready_reg_0 : in STD_LOGIC;
    out_data_2_TREADY : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_regslice_both_160 : entity is "regslice_both";
end vector_add_1_mult_constant_0_0_regslice_both_160;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_regslice_both_160 is
  signal cdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \count[0]_i_1__13_n_1\ : STD_LOGIC;
  signal \count[1]_i_1__13_n_1\ : STD_LOGIC;
  signal \count_reg_n_1_[0]\ : STD_LOGIC;
  signal \count_reg_n_1_[1]\ : STD_LOGIC;
  signal ireg01_out : STD_LOGIC;
  signal \^ireg_reg[32]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal obuf_inst_n_35 : STD_LOGIC;
begin
  \ireg_reg[32]\(0) <= \^ireg_reg[32]\(0);
\count[0]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A80888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \count_reg_n_1_[0]\,
      I2 => \count_reg_n_1_[1]\,
      I3 => out_data_14_TREADY,
      I4 => \ireg_reg[32]_0\,
      O => \count[0]_i_1__13_n_1\
    );
\count[1]_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => out_data_14_TREADY,
      I1 => \count_reg_n_1_[0]\,
      I2 => \count_reg_n_1_[1]\,
      I3 => \ireg_reg[32]_0\,
      O => \count[1]_i_1__13_n_1\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \count[0]_i_1__13_n_1\,
      Q => \count_reg_n_1_[0]\,
      R => '0'
    );
\count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \count[1]_i_1__13_n_1\,
      Q => \count_reg_n_1_[1]\,
      R => ap_rst_n_inv
    );
ibuf_inst: entity work.vector_add_1_mult_constant_0_0_ibuf_383
     port map (
      D(31 downto 0) => cdata(31 downto 0),
      E(0) => ireg01_out,
      Q(0) => \^ireg_reg[32]\(0),
      SR(0) => obuf_inst_n_35,
      ap_clk => ap_clk,
      \ireg_reg[32]_0\(32) => \ireg_reg[32]_0\,
      \ireg_reg[32]_0\(31 downto 0) => \ireg_reg[31]\(31 downto 0)
    );
int_ap_ready_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2AFF2AFF2AFF2A"
    )
        port map (
      I0 => \count_reg_n_1_[0]\,
      I1 => \count_reg_n_1_[1]\,
      I2 => out_data_14_TREADY,
      I3 => int_ap_ready_reg,
      I4 => int_ap_ready_reg_0,
      I5 => out_data_2_TREADY,
      O => \count_reg[0]_0\
    );
obuf_inst: entity work.vector_add_1_mult_constant_0_0_obuf_384
     port map (
      D(32) => D(0),
      D(31 downto 0) => cdata(31 downto 0),
      E(0) => ireg01_out,
      Q(32 downto 0) => Q(32 downto 0),
      SR(0) => obuf_inst_n_35,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \ireg_reg[32]\(0) => \^ireg_reg[32]\(0),
      out_data_14_TREADY => out_data_14_TREADY
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_regslice_both_167 is
  port (
    \count_reg[1]_0\ : out STD_LOGIC;
    \count_reg[0]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \ireg_reg[32]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[32]_0\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_data_15_TREADY : in STD_LOGIC;
    \ireg_reg[32]_1\ : in STD_LOGIC;
    \ireg[32]_i_8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg[32]_i_8_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg[32]_i_8_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_regslice_both_167 : entity is "regslice_both";
end vector_add_1_mult_constant_0_0_regslice_both_167;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_regslice_both_167 is
  signal cdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \count[0]_i_1__14_n_1\ : STD_LOGIC;
  signal \count[1]_i_1__14_n_1\ : STD_LOGIC;
  signal \^count_reg[0]_0\ : STD_LOGIC;
  signal \^count_reg[1]_0\ : STD_LOGIC;
  signal ireg01_out : STD_LOGIC;
  signal \^ireg_reg[32]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal obuf_inst_n_35 : STD_LOGIC;
begin
  \count_reg[0]_0\ <= \^count_reg[0]_0\;
  \count_reg[1]_0\ <= \^count_reg[1]_0\;
  \ireg_reg[32]\(0) <= \^ireg_reg[32]\(0);
\count[0]_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A80888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^count_reg[0]_0\,
      I2 => \^count_reg[1]_0\,
      I3 => out_data_15_TREADY,
      I4 => \ireg_reg[32]_1\,
      O => \count[0]_i_1__14_n_1\
    );
\count[1]_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => out_data_15_TREADY,
      I1 => \^count_reg[0]_0\,
      I2 => \^count_reg[1]_0\,
      I3 => \ireg_reg[32]_1\,
      O => \count[1]_i_1__14_n_1\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \count[0]_i_1__14_n_1\,
      Q => \^count_reg[0]_0\,
      R => '0'
    );
\count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \count[1]_i_1__14_n_1\,
      Q => \^count_reg[1]_0\,
      R => ap_rst_n_inv
    );
ibuf_inst: entity work.vector_add_1_mult_constant_0_0_ibuf_369
     port map (
      D(31 downto 0) => cdata(31 downto 0),
      E(0) => ireg01_out,
      Q(0) => \^ireg_reg[32]\(0),
      SR(0) => obuf_inst_n_35,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \ireg[32]_i_8\(0) => \ireg[32]_i_8\(0),
      \ireg[32]_i_8_0\(0) => \ireg[32]_i_8_0\(0),
      \ireg[32]_i_8_1\(0) => \ireg[32]_i_8_1\(0),
      \ireg_reg[32]_0\ => \ireg_reg[32]_0\,
      \ireg_reg[32]_1\(32) => \ireg_reg[32]_1\,
      \ireg_reg[32]_1\(31 downto 0) => \ireg_reg[31]\(31 downto 0)
    );
obuf_inst: entity work.vector_add_1_mult_constant_0_0_obuf_370
     port map (
      D(32) => D(0),
      D(31 downto 0) => cdata(31 downto 0),
      E(0) => ireg01_out,
      Q(32 downto 0) => Q(32 downto 0),
      SR(0) => obuf_inst_n_35,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \ireg_reg[32]\(0) => \^ireg_reg[32]\(0),
      out_data_15_TREADY => out_data_15_TREADY
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_regslice_both_174 is
  port (
    \count_reg[1]_0\ : out STD_LOGIC;
    \count_reg[0]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \ireg_reg[32]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter0_reg : out STD_LOGIC;
    \icmp_ln17_reg_2435_reg[0]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_data_1_TREADY : in STD_LOGIC;
    \ireg_reg[32]_0\ : in STD_LOGIC;
    icmp_ln17_fu_1715_p2 : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    ap_block_pp0_stage0_subdone1_in : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_1 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_2 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_3 : in STD_LOGIC;
    \ireg[32]_i_8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg[32]_i_8_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg[32]_i_8_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_regslice_both_174 : entity is "regslice_both";
end vector_add_1_mult_constant_0_0_regslice_both_174;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_regslice_both_174 is
  signal cdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \count[0]_i_1__0_n_1\ : STD_LOGIC;
  signal \count[1]_i_1__0_n_1\ : STD_LOGIC;
  signal \^count_reg[0]_0\ : STD_LOGIC;
  signal \^count_reg[1]_0\ : STD_LOGIC;
  signal ireg01_out : STD_LOGIC;
  signal \^ireg_reg[32]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal obuf_inst_n_35 : STD_LOGIC;
begin
  \count_reg[0]_0\ <= \^count_reg[0]_0\;
  \count_reg[1]_0\ <= \^count_reg[1]_0\;
  \ireg_reg[32]\(0) <= \^ireg_reg[32]\(0);
\count[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A80888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^count_reg[0]_0\,
      I2 => \^count_reg[1]_0\,
      I3 => out_data_1_TREADY,
      I4 => \ireg_reg[32]_0\,
      O => \count[0]_i_1__0_n_1\
    );
\count[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => out_data_1_TREADY,
      I1 => \^count_reg[0]_0\,
      I2 => \^count_reg[1]_0\,
      I3 => \ireg_reg[32]_0\,
      O => \count[1]_i_1__0_n_1\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \count[0]_i_1__0_n_1\,
      Q => \^count_reg[0]_0\,
      R => '0'
    );
\count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \count[1]_i_1__0_n_1\,
      Q => \^count_reg[1]_0\,
      R => ap_rst_n_inv
    );
ibuf_inst: entity work.vector_add_1_mult_constant_0_0_ibuf_355
     port map (
      D(31 downto 0) => cdata(31 downto 0),
      E(0) => ireg01_out,
      Q(0) => \^ireg_reg[32]\(0),
      SR(0) => obuf_inst_n_35,
      ap_block_pp0_stage0_subdone1_in => ap_block_pp0_stage0_subdone1_in,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter0_reg => ap_enable_reg_pp0_iter0_reg,
      ap_enable_reg_pp0_iter1_reg => ap_enable_reg_pp0_iter1_reg,
      ap_enable_reg_pp0_iter1_reg_0 => ap_enable_reg_pp0_iter1_reg_0,
      ap_enable_reg_pp0_iter1_reg_1 => ap_enable_reg_pp0_iter1_reg_1,
      ap_enable_reg_pp0_iter1_reg_2 => ap_enable_reg_pp0_iter1_reg_2,
      ap_enable_reg_pp0_iter1_reg_3 => ap_enable_reg_pp0_iter1_reg_3,
      ap_rst_n => ap_rst_n,
      icmp_ln17_fu_1715_p2 => icmp_ln17_fu_1715_p2,
      \icmp_ln17_reg_2435_reg[0]\ => \icmp_ln17_reg_2435_reg[0]\,
      \ireg[32]_i_8_0\(0) => \ireg[32]_i_8\(0),
      \ireg[32]_i_8_1\(0) => \ireg[32]_i_8_0\(0),
      \ireg[32]_i_8_2\(0) => \ireg[32]_i_8_1\(0),
      \ireg_reg[32]_0\(32) => \ireg_reg[32]_0\,
      \ireg_reg[32]_0\(31 downto 0) => \ireg_reg[31]\(31 downto 0)
    );
obuf_inst: entity work.vector_add_1_mult_constant_0_0_obuf_356
     port map (
      D(32) => D(0),
      D(31 downto 0) => cdata(31 downto 0),
      E(0) => ireg01_out,
      Q(32 downto 0) => Q(32 downto 0),
      SR(0) => obuf_inst_n_35,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \ireg_reg[32]\(0) => \^ireg_reg[32]\(0),
      out_data_1_TREADY => out_data_1_TREADY
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_regslice_both_181 is
  port (
    \count_reg[1]_0\ : out STD_LOGIC;
    \count_reg[0]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \ireg_reg[32]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_data_2_TREADY : in STD_LOGIC;
    \ireg_reg[32]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_regslice_both_181 : entity is "regslice_both";
end vector_add_1_mult_constant_0_0_regslice_both_181;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_regslice_both_181 is
  signal cdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \count[0]_i_1__1_n_1\ : STD_LOGIC;
  signal \count[1]_i_1__1_n_1\ : STD_LOGIC;
  signal \^count_reg[0]_0\ : STD_LOGIC;
  signal \^count_reg[1]_0\ : STD_LOGIC;
  signal ireg01_out : STD_LOGIC;
  signal \^ireg_reg[32]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal obuf_inst_n_35 : STD_LOGIC;
begin
  \count_reg[0]_0\ <= \^count_reg[0]_0\;
  \count_reg[1]_0\ <= \^count_reg[1]_0\;
  \ireg_reg[32]\(0) <= \^ireg_reg[32]\(0);
\count[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A80888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^count_reg[0]_0\,
      I2 => \^count_reg[1]_0\,
      I3 => out_data_2_TREADY,
      I4 => \ireg_reg[32]_0\,
      O => \count[0]_i_1__1_n_1\
    );
\count[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => out_data_2_TREADY,
      I1 => \^count_reg[0]_0\,
      I2 => \^count_reg[1]_0\,
      I3 => \ireg_reg[32]_0\,
      O => \count[1]_i_1__1_n_1\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \count[0]_i_1__1_n_1\,
      Q => \^count_reg[0]_0\,
      R => '0'
    );
\count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \count[1]_i_1__1_n_1\,
      Q => \^count_reg[1]_0\,
      R => ap_rst_n_inv
    );
ibuf_inst: entity work.vector_add_1_mult_constant_0_0_ibuf_341
     port map (
      D(31 downto 0) => cdata(31 downto 0),
      E(0) => ireg01_out,
      Q(0) => \^ireg_reg[32]\(0),
      SR(0) => obuf_inst_n_35,
      ap_clk => ap_clk,
      \ireg_reg[32]_0\(32) => \ireg_reg[32]_0\,
      \ireg_reg[32]_0\(31 downto 0) => \ireg_reg[31]\(31 downto 0)
    );
obuf_inst: entity work.vector_add_1_mult_constant_0_0_obuf_342
     port map (
      D(32) => D(0),
      D(31 downto 0) => cdata(31 downto 0),
      E(0) => ireg01_out,
      Q(32 downto 0) => Q(32 downto 0),
      SR(0) => obuf_inst_n_35,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \ireg_reg[32]\(0) => \^ireg_reg[32]\(0),
      out_data_2_TREADY => out_data_2_TREADY
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_regslice_both_188 is
  port (
    \count_reg[1]_0\ : out STD_LOGIC;
    \count_reg[0]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \ireg_reg[32]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_data_3_TREADY : in STD_LOGIC;
    \ireg_reg[32]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_regslice_both_188 : entity is "regslice_both";
end vector_add_1_mult_constant_0_0_regslice_both_188;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_regslice_both_188 is
  signal cdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \count[0]_i_1__2_n_1\ : STD_LOGIC;
  signal \count[1]_i_1__2_n_1\ : STD_LOGIC;
  signal \^count_reg[0]_0\ : STD_LOGIC;
  signal \^count_reg[1]_0\ : STD_LOGIC;
  signal ireg01_out : STD_LOGIC;
  signal \^ireg_reg[32]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal obuf_inst_n_35 : STD_LOGIC;
begin
  \count_reg[0]_0\ <= \^count_reg[0]_0\;
  \count_reg[1]_0\ <= \^count_reg[1]_0\;
  \ireg_reg[32]\(0) <= \^ireg_reg[32]\(0);
\count[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A80888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^count_reg[0]_0\,
      I2 => \^count_reg[1]_0\,
      I3 => out_data_3_TREADY,
      I4 => \ireg_reg[32]_0\,
      O => \count[0]_i_1__2_n_1\
    );
\count[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => out_data_3_TREADY,
      I1 => \^count_reg[0]_0\,
      I2 => \^count_reg[1]_0\,
      I3 => \ireg_reg[32]_0\,
      O => \count[1]_i_1__2_n_1\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \count[0]_i_1__2_n_1\,
      Q => \^count_reg[0]_0\,
      R => '0'
    );
\count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \count[1]_i_1__2_n_1\,
      Q => \^count_reg[1]_0\,
      R => ap_rst_n_inv
    );
ibuf_inst: entity work.vector_add_1_mult_constant_0_0_ibuf_327
     port map (
      D(31 downto 0) => cdata(31 downto 0),
      E(0) => ireg01_out,
      Q(0) => \^ireg_reg[32]\(0),
      SR(0) => obuf_inst_n_35,
      ap_clk => ap_clk,
      \ireg_reg[32]_0\(32) => \ireg_reg[32]_0\,
      \ireg_reg[32]_0\(31 downto 0) => \ireg_reg[31]\(31 downto 0)
    );
obuf_inst: entity work.vector_add_1_mult_constant_0_0_obuf_328
     port map (
      D(32) => D(0),
      D(31 downto 0) => cdata(31 downto 0),
      E(0) => ireg01_out,
      Q(32 downto 0) => Q(32 downto 0),
      SR(0) => obuf_inst_n_35,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \ireg_reg[32]\(0) => \^ireg_reg[32]\(0),
      out_data_3_TREADY => out_data_3_TREADY
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_regslice_both_195 is
  port (
    \count_reg[1]_0\ : out STD_LOGIC;
    \count_reg[0]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \ireg_reg[32]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_data_4_TREADY : in STD_LOGIC;
    \ireg_reg[32]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_regslice_both_195 : entity is "regslice_both";
end vector_add_1_mult_constant_0_0_regslice_both_195;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_regslice_both_195 is
  signal cdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \count[0]_i_1__3_n_1\ : STD_LOGIC;
  signal \count[1]_i_1__3_n_1\ : STD_LOGIC;
  signal \^count_reg[0]_0\ : STD_LOGIC;
  signal \^count_reg[1]_0\ : STD_LOGIC;
  signal ireg01_out : STD_LOGIC;
  signal \^ireg_reg[32]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal obuf_inst_n_35 : STD_LOGIC;
begin
  \count_reg[0]_0\ <= \^count_reg[0]_0\;
  \count_reg[1]_0\ <= \^count_reg[1]_0\;
  \ireg_reg[32]\(0) <= \^ireg_reg[32]\(0);
\count[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A80888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^count_reg[0]_0\,
      I2 => \^count_reg[1]_0\,
      I3 => out_data_4_TREADY,
      I4 => \ireg_reg[32]_0\,
      O => \count[0]_i_1__3_n_1\
    );
\count[1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => out_data_4_TREADY,
      I1 => \^count_reg[0]_0\,
      I2 => \^count_reg[1]_0\,
      I3 => \ireg_reg[32]_0\,
      O => \count[1]_i_1__3_n_1\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \count[0]_i_1__3_n_1\,
      Q => \^count_reg[0]_0\,
      R => '0'
    );
\count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \count[1]_i_1__3_n_1\,
      Q => \^count_reg[1]_0\,
      R => ap_rst_n_inv
    );
ibuf_inst: entity work.vector_add_1_mult_constant_0_0_ibuf_313
     port map (
      D(31 downto 0) => cdata(31 downto 0),
      E(0) => ireg01_out,
      Q(0) => \^ireg_reg[32]\(0),
      SR(0) => obuf_inst_n_35,
      ap_clk => ap_clk,
      \ireg_reg[32]_0\(32) => \ireg_reg[32]_0\,
      \ireg_reg[32]_0\(31 downto 0) => \ireg_reg[31]\(31 downto 0)
    );
obuf_inst: entity work.vector_add_1_mult_constant_0_0_obuf_314
     port map (
      D(32) => D(0),
      D(31 downto 0) => cdata(31 downto 0),
      E(0) => ireg01_out,
      Q(32 downto 0) => Q(32 downto 0),
      SR(0) => obuf_inst_n_35,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \ireg_reg[32]\(0) => \^ireg_reg[32]\(0),
      out_data_4_TREADY => out_data_4_TREADY
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_regslice_both_2 is
  port (
    \odata_reg[32]\ : out STD_LOGIC;
    vld_out : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    data_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    in_data_A_12_TREADY : out STD_LOGIC;
    \ap_CS_fsm[3]_i_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm[3]_i_2_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm[3]_i_2_1\ : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln214_25_reg_2889_reg[31]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \add_ln214_25_reg_2889_reg[31]_0\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ireg_reg[32]\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_regslice_both_2 : entity is "regslice_both";
end vector_add_1_mult_constant_0_0_regslice_both_2;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_regslice_both_2 is
  signal cdata : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal ireg01_out : STD_LOGIC;
  signal obuf_inst_n_37 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.vector_add_1_mult_constant_0_0_ibuf_703
     port map (
      D(32 downto 0) => cdata(32 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_37,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in_data_A_12_TREADY => in_data_A_12_TREADY,
      \ireg_reg[32]_0\(32 downto 0) => \ireg_reg[32]\(32 downto 0)
    );
obuf_inst: entity work.vector_add_1_mult_constant_0_0_obuf_704
     port map (
      D(31 downto 0) => D(31 downto 0),
      E(0) => ireg01_out,
      Q(2) => vld_out,
      Q(1 downto 0) => data_out(1 downto 0),
      S(0) => S(0),
      SR(0) => obuf_inst_n_37,
      \add_ln214_25_reg_2889_reg[31]\(30 downto 0) => \add_ln214_25_reg_2889_reg[31]\(30 downto 0),
      \add_ln214_25_reg_2889_reg[31]_0\(30 downto 0) => \add_ln214_25_reg_2889_reg[31]_0\(30 downto 0),
      \ap_CS_fsm[3]_i_2\ => \ap_CS_fsm[3]_i_2\,
      \ap_CS_fsm[3]_i_2_0\(0) => Q(0),
      \ap_CS_fsm[3]_i_2_1\(0) => \ap_CS_fsm[3]_i_2_0\(0),
      \ap_CS_fsm[3]_i_2_2\ => \ap_CS_fsm[3]_i_2_1\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      \ireg_reg[0]\(0) => p_0_in,
      \odata_reg[32]_0\ => \odata_reg[32]\,
      \odata_reg[32]_1\(32 downto 0) => cdata(32 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_regslice_both_20 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC_VECTOR ( 30 downto 0 );
    vld_out : out STD_LOGIC;
    in_data_B_10_TREADY : out STD_LOGIC;
    \add_ln214_21_reg_2819_reg[31]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_B_10_TVALID : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    in_data_B_10_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_regslice_both_20 : entity is "regslice_both";
end vector_add_1_mult_constant_0_0_regslice_both_20;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_regslice_both_20 is
  signal cdata : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal ireg01_out : STD_LOGIC;
  signal obuf_inst_n_34 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.vector_add_1_mult_constant_0_0_ibuf_663
     port map (
      D(32) => in_data_B_10_TVALID,
      D(31 downto 0) => in_data_B_10_TDATA(31 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_34,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in_data_B_10_TREADY => in_data_B_10_TREADY,
      in_data_B_10_TVALID(32 downto 0) => cdata(32 downto 0)
    );
obuf_inst: entity work.vector_add_1_mult_constant_0_0_obuf_664
     port map (
      D(32 downto 0) => cdata(32 downto 0),
      E(0) => ireg01_out,
      Q(31) => vld_out,
      Q(30 downto 0) => data_out(30 downto 0),
      S(0) => S(0),
      SR(0) => obuf_inst_n_34,
      \add_ln214_21_reg_2819_reg[31]\(1 downto 0) => \add_ln214_21_reg_2819_reg[31]\(1 downto 0),
      \add_ln214_21_reg_2819_reg[31]_0\(1 downto 0) => Q(1 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      \ireg_reg[0]\(0) => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_regslice_both_202 is
  port (
    \count_reg[1]_0\ : out STD_LOGIC;
    \count_reg[0]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \ireg_reg[32]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_data_5_TREADY : in STD_LOGIC;
    \ireg_reg[32]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_regslice_both_202 : entity is "regslice_both";
end vector_add_1_mult_constant_0_0_regslice_both_202;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_regslice_both_202 is
  signal cdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \count[0]_i_1__4_n_1\ : STD_LOGIC;
  signal \count[1]_i_1__4_n_1\ : STD_LOGIC;
  signal \^count_reg[0]_0\ : STD_LOGIC;
  signal \^count_reg[1]_0\ : STD_LOGIC;
  signal ireg01_out : STD_LOGIC;
  signal \^ireg_reg[32]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal obuf_inst_n_35 : STD_LOGIC;
begin
  \count_reg[0]_0\ <= \^count_reg[0]_0\;
  \count_reg[1]_0\ <= \^count_reg[1]_0\;
  \ireg_reg[32]\(0) <= \^ireg_reg[32]\(0);
\count[0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A80888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^count_reg[0]_0\,
      I2 => \^count_reg[1]_0\,
      I3 => out_data_5_TREADY,
      I4 => \ireg_reg[32]_0\,
      O => \count[0]_i_1__4_n_1\
    );
\count[1]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => out_data_5_TREADY,
      I1 => \^count_reg[0]_0\,
      I2 => \^count_reg[1]_0\,
      I3 => \ireg_reg[32]_0\,
      O => \count[1]_i_1__4_n_1\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \count[0]_i_1__4_n_1\,
      Q => \^count_reg[0]_0\,
      R => '0'
    );
\count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \count[1]_i_1__4_n_1\,
      Q => \^count_reg[1]_0\,
      R => ap_rst_n_inv
    );
ibuf_inst: entity work.vector_add_1_mult_constant_0_0_ibuf_299
     port map (
      D(31 downto 0) => cdata(31 downto 0),
      E(0) => ireg01_out,
      Q(0) => \^ireg_reg[32]\(0),
      SR(0) => obuf_inst_n_35,
      ap_clk => ap_clk,
      \ireg_reg[32]_0\(32) => \ireg_reg[32]_0\,
      \ireg_reg[32]_0\(31 downto 0) => \ireg_reg[31]\(31 downto 0)
    );
obuf_inst: entity work.vector_add_1_mult_constant_0_0_obuf_300
     port map (
      D(32) => D(0),
      D(31 downto 0) => cdata(31 downto 0),
      E(0) => ireg01_out,
      Q(32 downto 0) => Q(32 downto 0),
      SR(0) => obuf_inst_n_35,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \ireg_reg[32]\(0) => \^ireg_reg[32]\(0),
      out_data_5_TREADY => out_data_5_TREADY
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_regslice_both_209 is
  port (
    Q : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \ireg_reg[32]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_reg[0]_0\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_data_6_TREADY : in STD_LOGIC;
    \ireg_reg[32]_0\ : in STD_LOGIC;
    int_ap_ready_i_5 : in STD_LOGIC;
    int_ap_ready_i_5_0 : in STD_LOGIC;
    out_data_4_TREADY : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_regslice_both_209 : entity is "regslice_both";
end vector_add_1_mult_constant_0_0_regslice_both_209;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_regslice_both_209 is
  signal cdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \count[0]_i_1__5_n_1\ : STD_LOGIC;
  signal \count[1]_i_1__5_n_1\ : STD_LOGIC;
  signal \count_reg_n_1_[0]\ : STD_LOGIC;
  signal \count_reg_n_1_[1]\ : STD_LOGIC;
  signal ireg01_out : STD_LOGIC;
  signal \^ireg_reg[32]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal obuf_inst_n_35 : STD_LOGIC;
begin
  \ireg_reg[32]\(0) <= \^ireg_reg[32]\(0);
\count[0]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A80888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \count_reg_n_1_[0]\,
      I2 => \count_reg_n_1_[1]\,
      I3 => out_data_6_TREADY,
      I4 => \ireg_reg[32]_0\,
      O => \count[0]_i_1__5_n_1\
    );
\count[1]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => out_data_6_TREADY,
      I1 => \count_reg_n_1_[0]\,
      I2 => \count_reg_n_1_[1]\,
      I3 => \ireg_reg[32]_0\,
      O => \count[1]_i_1__5_n_1\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \count[0]_i_1__5_n_1\,
      Q => \count_reg_n_1_[0]\,
      R => '0'
    );
\count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \count[1]_i_1__5_n_1\,
      Q => \count_reg_n_1_[1]\,
      R => ap_rst_n_inv
    );
ibuf_inst: entity work.vector_add_1_mult_constant_0_0_ibuf_285
     port map (
      D(31 downto 0) => cdata(31 downto 0),
      E(0) => ireg01_out,
      Q(0) => \^ireg_reg[32]\(0),
      SR(0) => obuf_inst_n_35,
      ap_clk => ap_clk,
      \ireg_reg[32]_0\(32) => \ireg_reg[32]_0\,
      \ireg_reg[32]_0\(31 downto 0) => \ireg_reg[31]\(31 downto 0)
    );
int_ap_ready_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2AFF2AFF2AFF2A"
    )
        port map (
      I0 => \count_reg_n_1_[0]\,
      I1 => \count_reg_n_1_[1]\,
      I2 => out_data_6_TREADY,
      I3 => int_ap_ready_i_5,
      I4 => int_ap_ready_i_5_0,
      I5 => out_data_4_TREADY,
      O => \count_reg[0]_0\
    );
obuf_inst: entity work.vector_add_1_mult_constant_0_0_obuf_286
     port map (
      D(32) => D(0),
      D(31 downto 0) => cdata(31 downto 0),
      E(0) => ireg01_out,
      Q(32 downto 0) => Q(32 downto 0),
      SR(0) => obuf_inst_n_35,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \ireg_reg[32]\(0) => \^ireg_reg[32]\(0),
      out_data_6_TREADY => out_data_6_TREADY
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_regslice_both_216 is
  port (
    \count_reg[1]_0\ : out STD_LOGIC;
    \count_reg[0]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \ireg_reg[32]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[32]_0\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_data_7_TREADY : in STD_LOGIC;
    \ireg_reg[32]_1\ : in STD_LOGIC;
    \ireg[32]_i_8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg[32]_i_8_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg[32]_i_8_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_regslice_both_216 : entity is "regslice_both";
end vector_add_1_mult_constant_0_0_regslice_both_216;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_regslice_both_216 is
  signal cdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \count[0]_i_1__6_n_1\ : STD_LOGIC;
  signal \count[1]_i_1__6_n_1\ : STD_LOGIC;
  signal \^count_reg[0]_0\ : STD_LOGIC;
  signal \^count_reg[1]_0\ : STD_LOGIC;
  signal ireg01_out : STD_LOGIC;
  signal \^ireg_reg[32]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal obuf_inst_n_35 : STD_LOGIC;
begin
  \count_reg[0]_0\ <= \^count_reg[0]_0\;
  \count_reg[1]_0\ <= \^count_reg[1]_0\;
  \ireg_reg[32]\(0) <= \^ireg_reg[32]\(0);
\count[0]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A80888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^count_reg[0]_0\,
      I2 => \^count_reg[1]_0\,
      I3 => out_data_7_TREADY,
      I4 => \ireg_reg[32]_1\,
      O => \count[0]_i_1__6_n_1\
    );
\count[1]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => out_data_7_TREADY,
      I1 => \^count_reg[0]_0\,
      I2 => \^count_reg[1]_0\,
      I3 => \ireg_reg[32]_1\,
      O => \count[1]_i_1__6_n_1\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \count[0]_i_1__6_n_1\,
      Q => \^count_reg[0]_0\,
      R => '0'
    );
\count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \count[1]_i_1__6_n_1\,
      Q => \^count_reg[1]_0\,
      R => ap_rst_n_inv
    );
ibuf_inst: entity work.vector_add_1_mult_constant_0_0_ibuf_271
     port map (
      D(31 downto 0) => cdata(31 downto 0),
      E(0) => ireg01_out,
      Q(0) => \^ireg_reg[32]\(0),
      SR(0) => obuf_inst_n_35,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \ireg[32]_i_8\(0) => \ireg[32]_i_8\(0),
      \ireg[32]_i_8_0\(0) => \ireg[32]_i_8_0\(0),
      \ireg[32]_i_8_1\(0) => \ireg[32]_i_8_1\(0),
      \ireg_reg[32]_0\ => \ireg_reg[32]_0\,
      \ireg_reg[32]_1\(32) => \ireg_reg[32]_1\,
      \ireg_reg[32]_1\(31 downto 0) => \ireg_reg[31]\(31 downto 0)
    );
obuf_inst: entity work.vector_add_1_mult_constant_0_0_obuf_272
     port map (
      D(32) => D(0),
      D(31 downto 0) => cdata(31 downto 0),
      E(0) => ireg01_out,
      Q(32 downto 0) => Q(32 downto 0),
      SR(0) => obuf_inst_n_35,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \ireg_reg[32]\(0) => \^ireg_reg[32]\(0),
      out_data_7_TREADY => out_data_7_TREADY
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_regslice_both_223 is
  port (
    Q : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \ireg_reg[32]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_done : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_data_8_TREADY : in STD_LOGIC;
    \ireg_reg[32]_0\ : in STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_block_pp0_stage0_subdone1_in : in STD_LOGIC;
    \ap_CS_fsm_reg[3]_0\ : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    int_ap_ready_reg : in STD_LOGIC;
    int_ap_ready_reg_0 : in STD_LOGIC;
    int_ap_ready_reg_1 : in STD_LOGIC;
    int_ap_ready_reg_2 : in STD_LOGIC;
    int_ap_ready_reg_3 : in STD_LOGIC;
    int_ap_ready_reg_4 : in STD_LOGIC;
    out_data_3_TREADY : in STD_LOGIC;
    \odata_reg[32]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_regslice_both_223 : entity is "regslice_both";
end vector_add_1_mult_constant_0_0_regslice_both_223;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_regslice_both_223 is
  signal \^ap_done\ : STD_LOGIC;
  signal cdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \count[0]_i_1__7_n_1\ : STD_LOGIC;
  signal \count[1]_i_1__7_n_1\ : STD_LOGIC;
  signal \count_reg_n_1_[0]\ : STD_LOGIC;
  signal \count_reg_n_1_[1]\ : STD_LOGIC;
  signal int_ap_ready_i_2_n_1 : STD_LOGIC;
  signal ireg01_out : STD_LOGIC;
  signal \^ireg_reg[32]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal obuf_inst_n_35 : STD_LOGIC;
begin
  ap_done <= \^ap_done\;
  \ireg_reg[32]\(0) <= \^ireg_reg[32]\(0);
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^ap_done\,
      I1 => ap_start,
      I2 => \ap_CS_fsm_reg[3]\(0),
      O => D(0)
    );
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44F44444"
    )
        port map (
      I0 => \^ap_done\,
      I1 => \ap_CS_fsm_reg[3]\(2),
      I2 => ap_block_pp0_stage0_subdone1_in,
      I3 => \ap_CS_fsm_reg[3]_0\,
      I4 => \ap_CS_fsm_reg[3]\(1),
      O => D(1)
    );
\count[0]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A80888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \count_reg_n_1_[0]\,
      I2 => \count_reg_n_1_[1]\,
      I3 => out_data_8_TREADY,
      I4 => \ireg_reg[32]_0\,
      O => \count[0]_i_1__7_n_1\
    );
\count[1]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => out_data_8_TREADY,
      I1 => \count_reg_n_1_[0]\,
      I2 => \count_reg_n_1_[1]\,
      I3 => \ireg_reg[32]_0\,
      O => \count[1]_i_1__7_n_1\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \count[0]_i_1__7_n_1\,
      Q => \count_reg_n_1_[0]\,
      R => '0'
    );
\count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \count[1]_i_1__7_n_1\,
      Q => \count_reg_n_1_[1]\,
      R => ap_rst_n_inv
    );
ibuf_inst: entity work.vector_add_1_mult_constant_0_0_ibuf_257
     port map (
      D(31 downto 0) => cdata(31 downto 0),
      E(0) => ireg01_out,
      Q(0) => \^ireg_reg[32]\(0),
      SR(0) => obuf_inst_n_35,
      ap_clk => ap_clk,
      \ireg_reg[32]_0\(32) => \ireg_reg[32]_0\,
      \ireg_reg[32]_0\(31 downto 0) => \ireg_reg[31]\(31 downto 0)
    );
int_ap_ready_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => int_ap_ready_i_2_n_1,
      I1 => int_ap_ready_reg,
      I2 => int_ap_ready_reg_0,
      I3 => int_ap_ready_reg_1,
      I4 => int_ap_ready_reg_2,
      O => \^ap_done\
    );
int_ap_ready_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2AFF2AFF2AFF2A"
    )
        port map (
      I0 => \count_reg_n_1_[0]\,
      I1 => \count_reg_n_1_[1]\,
      I2 => out_data_8_TREADY,
      I3 => int_ap_ready_reg_3,
      I4 => int_ap_ready_reg_4,
      I5 => out_data_3_TREADY,
      O => int_ap_ready_i_2_n_1
    );
obuf_inst: entity work.vector_add_1_mult_constant_0_0_obuf_258
     port map (
      D(32) => \odata_reg[32]\(0),
      D(31 downto 0) => cdata(31 downto 0),
      E(0) => ireg01_out,
      Q(32 downto 0) => Q(32 downto 0),
      SR(0) => obuf_inst_n_35,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \ireg_reg[32]\(0) => \^ireg_reg[32]\(0),
      out_data_8_TREADY => out_data_8_TREADY
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_regslice_both_230 is
  port (
    Q : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \ireg_reg[32]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_reg[0]_0\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_data_9_TREADY : in STD_LOGIC;
    \ireg_reg[32]_0\ : in STD_LOGIC;
    int_ap_ready_i_5 : in STD_LOGIC;
    int_ap_ready_i_5_0 : in STD_LOGIC;
    out_data_5_TREADY : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_regslice_both_230 : entity is "regslice_both";
end vector_add_1_mult_constant_0_0_regslice_both_230;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_regslice_both_230 is
  signal cdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \count[0]_i_1__8_n_1\ : STD_LOGIC;
  signal \count[1]_i_1__8_n_1\ : STD_LOGIC;
  signal \count_reg_n_1_[0]\ : STD_LOGIC;
  signal \count_reg_n_1_[1]\ : STD_LOGIC;
  signal ireg01_out : STD_LOGIC;
  signal \^ireg_reg[32]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal obuf_inst_n_35 : STD_LOGIC;
begin
  \ireg_reg[32]\(0) <= \^ireg_reg[32]\(0);
\count[0]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A80888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \count_reg_n_1_[0]\,
      I2 => \count_reg_n_1_[1]\,
      I3 => out_data_9_TREADY,
      I4 => \ireg_reg[32]_0\,
      O => \count[0]_i_1__8_n_1\
    );
\count[1]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => out_data_9_TREADY,
      I1 => \count_reg_n_1_[0]\,
      I2 => \count_reg_n_1_[1]\,
      I3 => \ireg_reg[32]_0\,
      O => \count[1]_i_1__8_n_1\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \count[0]_i_1__8_n_1\,
      Q => \count_reg_n_1_[0]\,
      R => '0'
    );
\count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \count[1]_i_1__8_n_1\,
      Q => \count_reg_n_1_[1]\,
      R => ap_rst_n_inv
    );
ibuf_inst: entity work.vector_add_1_mult_constant_0_0_ibuf
     port map (
      D(31 downto 0) => cdata(31 downto 0),
      E(0) => ireg01_out,
      Q(0) => \^ireg_reg[32]\(0),
      SR(0) => obuf_inst_n_35,
      ap_clk => ap_clk,
      \ireg_reg[32]_0\(32) => \ireg_reg[32]_0\,
      \ireg_reg[32]_0\(31 downto 0) => \ireg_reg[31]\(31 downto 0)
    );
int_ap_ready_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2AFF2AFF2AFF2A"
    )
        port map (
      I0 => \count_reg_n_1_[0]\,
      I1 => \count_reg_n_1_[1]\,
      I2 => out_data_9_TREADY,
      I3 => int_ap_ready_i_5,
      I4 => int_ap_ready_i_5_0,
      I5 => out_data_5_TREADY,
      O => \count_reg[0]_0\
    );
obuf_inst: entity work.vector_add_1_mult_constant_0_0_obuf
     port map (
      D(32) => D(0),
      D(31 downto 0) => cdata(31 downto 0),
      E(0) => ireg01_out,
      Q(32 downto 0) => Q(32 downto 0),
      SR(0) => obuf_inst_n_35,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \ireg_reg[32]\(0) => \^ireg_reg[32]\(0),
      out_data_9_TREADY => out_data_9_TREADY
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_regslice_both_27 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC_VECTOR ( 30 downto 0 );
    vld_out : out STD_LOGIC;
    in_data_B_11_TREADY : out STD_LOGIC;
    \add_ln214_23_reg_2854_reg[31]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_B_11_TVALID : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    in_data_B_11_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_regslice_both_27 : entity is "regslice_both";
end vector_add_1_mult_constant_0_0_regslice_both_27;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_regslice_both_27 is
  signal cdata : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal ireg01_out : STD_LOGIC;
  signal obuf_inst_n_34 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.vector_add_1_mult_constant_0_0_ibuf_649
     port map (
      D(32) => in_data_B_11_TVALID,
      D(31 downto 0) => in_data_B_11_TDATA(31 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_34,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in_data_B_11_TREADY => in_data_B_11_TREADY,
      in_data_B_11_TVALID(32 downto 0) => cdata(32 downto 0)
    );
obuf_inst: entity work.vector_add_1_mult_constant_0_0_obuf_650
     port map (
      D(32 downto 0) => cdata(32 downto 0),
      E(0) => ireg01_out,
      Q(31) => vld_out,
      Q(30 downto 0) => data_out(30 downto 0),
      S(0) => S(0),
      SR(0) => obuf_inst_n_34,
      \add_ln214_23_reg_2854_reg[31]\(1 downto 0) => \add_ln214_23_reg_2854_reg[31]\(1 downto 0),
      \add_ln214_23_reg_2854_reg[31]_0\(1 downto 0) => Q(1 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      \ireg_reg[0]\(0) => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_regslice_both_3 is
  port (
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    ap_block_pp0_stage0_subdone1_in : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_0_TREADY_int : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    vld_out : out STD_LOGIC;
    \constant_V_read_reg_2415_reg[29]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    data_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln17_reg_2435_reg[0]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    in_data_A_13_TREADY : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp0_iter2_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    icmp_ln17_fu_1715_p2 : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    \i_0_0_reg_1704_reg[4]\ : in STD_LOGIC;
    \i_0_0_reg_1704_reg[4]_0\ : in STD_LOGIC;
    \i_0_0_reg_1704_reg[4]_1\ : in STD_LOGIC;
    \i_0_0_reg_1704_reg[4]_2\ : in STD_LOGIC;
    \ap_CS_fsm_reg[2]_1\ : in STD_LOGIC;
    \ap_CS_fsm_reg[2]_2\ : in STD_LOGIC;
    \ap_CS_fsm_reg[2]_3\ : in STD_LOGIC;
    \i_0_0_reg_1704_reg[4]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \i_0_0_reg_1704_reg[4]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \i_0_0_reg_1704_reg[4]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \i_0_0_reg_1704_reg[4]_6\ : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln214_27_reg_2924_reg[31]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \add_ln214_27_reg_2924_reg[31]_0\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \icmp_ln17_reg_2435_reg[0]_0\ : in STD_LOGIC;
    \icmp_ln17_reg_2435_pp0_iter1_reg_reg[0]\ : in STD_LOGIC;
    \ireg_reg[32]\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_regslice_both_3 : entity is "regslice_both";
end vector_add_1_mult_constant_0_0_regslice_both_3;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_regslice_both_3 is
  signal cdata : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal ireg01_out : STD_LOGIC;
  signal obuf_inst_n_42 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.vector_add_1_mult_constant_0_0_ibuf_701
     port map (
      D(32 downto 0) => cdata(32 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_42,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in_data_A_13_TREADY => in_data_A_13_TREADY,
      \ireg_reg[32]_0\(32 downto 0) => \ireg_reg[32]\(32 downto 0)
    );
obuf_inst: entity work.vector_add_1_mult_constant_0_0_obuf_702
     port map (
      D(0) => D(0),
      E(0) => E(0),
      Q(1 downto 0) => Q(1 downto 0),
      S(0) => S(0),
      SR(0) => SR(0),
      \add_ln214_27_reg_2924_reg[31]\(30 downto 0) => \add_ln214_27_reg_2924_reg[31]\(30 downto 0),
      \add_ln214_27_reg_2924_reg[31]_0\(30 downto 0) => \add_ln214_27_reg_2924_reg[31]_0\(30 downto 0),
      \ap_CS_fsm_reg[1]\ => \ap_CS_fsm_reg[1]\,
      \ap_CS_fsm_reg[2]\ => \ap_CS_fsm_reg[2]\,
      \ap_CS_fsm_reg[2]_0\ => in_data_A_0_TREADY_int,
      \ap_CS_fsm_reg[2]_1\ => \ap_CS_fsm_reg[2]_0\,
      \ap_CS_fsm_reg[2]_2\ => \ap_CS_fsm_reg[2]_1\,
      \ap_CS_fsm_reg[2]_3\ => \ap_CS_fsm_reg[2]_2\,
      \ap_CS_fsm_reg[2]_4\ => \ap_CS_fsm_reg[2]_3\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter0_reg => ap_block_pp0_stage0_subdone1_in,
      ap_enable_reg_pp0_iter2_reg => ap_enable_reg_pp0_iter2_reg,
      ap_enable_reg_pp0_iter2_reg_0 => ap_enable_reg_pp0_iter2_reg_0,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \constant_V_read_reg_2415_reg[29]\(31 downto 0) => \constant_V_read_reg_2415_reg[29]\(31 downto 0),
      \i_0_0_reg_1704_reg[4]\ => \i_0_0_reg_1704_reg[4]\,
      \i_0_0_reg_1704_reg[4]_0\ => \i_0_0_reg_1704_reg[4]_0\,
      \i_0_0_reg_1704_reg[4]_1\ => \i_0_0_reg_1704_reg[4]_1\,
      \i_0_0_reg_1704_reg[4]_2\ => \i_0_0_reg_1704_reg[4]_2\,
      \i_0_0_reg_1704_reg[4]_3\(0) => \i_0_0_reg_1704_reg[4]_3\(0),
      \i_0_0_reg_1704_reg[4]_4\(0) => \i_0_0_reg_1704_reg[4]_4\(0),
      \i_0_0_reg_1704_reg[4]_5\(0) => \i_0_0_reg_1704_reg[4]_5\(0),
      \i_0_0_reg_1704_reg[4]_6\ => \i_0_0_reg_1704_reg[4]_6\,
      icmp_ln17_fu_1715_p2 => icmp_ln17_fu_1715_p2,
      \icmp_ln17_reg_2435_pp0_iter1_reg_reg[0]\ => \icmp_ln17_reg_2435_pp0_iter1_reg_reg[0]\,
      \icmp_ln17_reg_2435_reg[0]\ => \icmp_ln17_reg_2435_reg[0]\,
      \icmp_ln17_reg_2435_reg[0]_0\ => \icmp_ln17_reg_2435_reg[0]_0\,
      \ireg_reg[0]\(0) => p_0_in,
      \odata_reg[32]_0\(2) => vld_out,
      \odata_reg[32]_0\(1 downto 0) => data_out(1 downto 0),
      \odata_reg[32]_1\(0) => obuf_inst_n_42,
      \odata_reg[32]_2\(0) => ireg01_out,
      \odata_reg[32]_3\(32 downto 0) => cdata(32 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_regslice_both_34 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC_VECTOR ( 30 downto 0 );
    vld_out : out STD_LOGIC;
    in_data_B_12_TREADY : out STD_LOGIC;
    \add_ln214_25_reg_2889_reg[31]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_B_12_TVALID : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    in_data_B_12_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_regslice_both_34 : entity is "regslice_both";
end vector_add_1_mult_constant_0_0_regslice_both_34;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_regslice_both_34 is
  signal cdata : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal ireg01_out : STD_LOGIC;
  signal obuf_inst_n_34 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.vector_add_1_mult_constant_0_0_ibuf_635
     port map (
      D(32) => in_data_B_12_TVALID,
      D(31 downto 0) => in_data_B_12_TDATA(31 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_34,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in_data_B_12_TREADY => in_data_B_12_TREADY,
      in_data_B_12_TVALID(32 downto 0) => cdata(32 downto 0)
    );
obuf_inst: entity work.vector_add_1_mult_constant_0_0_obuf_636
     port map (
      D(32 downto 0) => cdata(32 downto 0),
      E(0) => ireg01_out,
      Q(31) => vld_out,
      Q(30 downto 0) => data_out(30 downto 0),
      S(0) => S(0),
      SR(0) => obuf_inst_n_34,
      \add_ln214_25_reg_2889_reg[31]\(1 downto 0) => \add_ln214_25_reg_2889_reg[31]\(1 downto 0),
      \add_ln214_25_reg_2889_reg[31]_0\(1 downto 0) => Q(1 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      \ireg_reg[0]\(0) => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_regslice_both_4 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    data_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    vld_out : out STD_LOGIC;
    in_data_A_14_TREADY : out STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \add_ln214_29_reg_2959_reg[31]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ireg_reg[32]\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_regslice_both_4 : entity is "regslice_both";
end vector_add_1_mult_constant_0_0_regslice_both_4;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_regslice_both_4 is
  signal cdata : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal ireg01_out : STD_LOGIC;
  signal obuf_inst_n_36 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.vector_add_1_mult_constant_0_0_ibuf_699
     port map (
      D(32 downto 0) => cdata(32 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_36,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in_data_A_14_TREADY => in_data_A_14_TREADY,
      \ireg_reg[32]_0\(32 downto 0) => \ireg_reg[32]\(32 downto 0)
    );
obuf_inst: entity work.vector_add_1_mult_constant_0_0_obuf_700
     port map (
      D(31 downto 0) => D(31 downto 0),
      E(0) => ireg01_out,
      Q(2) => vld_out,
      Q(1 downto 0) => data_out(1 downto 0),
      S(0) => S(0),
      SR(0) => obuf_inst_n_36,
      \add_ln214_29_reg_2959_reg[31]\(30 downto 0) => Q(30 downto 0),
      \add_ln214_29_reg_2959_reg[31]_0\(30 downto 0) => \add_ln214_29_reg_2959_reg[31]\(30 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      \ireg_reg[0]\(0) => p_0_in,
      \odata_reg[32]_0\(32 downto 0) => cdata(32 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_regslice_both_41 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC_VECTOR ( 30 downto 0 );
    vld_out : out STD_LOGIC;
    in_data_B_13_TREADY : out STD_LOGIC;
    \add_ln214_27_reg_2924_reg[31]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_B_13_TVALID : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    in_data_B_13_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_regslice_both_41 : entity is "regslice_both";
end vector_add_1_mult_constant_0_0_regslice_both_41;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_regslice_both_41 is
  signal cdata : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal ireg01_out : STD_LOGIC;
  signal obuf_inst_n_34 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.vector_add_1_mult_constant_0_0_ibuf_621
     port map (
      D(32) => in_data_B_13_TVALID,
      D(31 downto 0) => in_data_B_13_TDATA(31 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_34,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in_data_B_13_TREADY => in_data_B_13_TREADY,
      in_data_B_13_TVALID(32 downto 0) => cdata(32 downto 0)
    );
obuf_inst: entity work.vector_add_1_mult_constant_0_0_obuf_622
     port map (
      D(32 downto 0) => cdata(32 downto 0),
      E(0) => ireg01_out,
      Q(31) => vld_out,
      Q(30 downto 0) => data_out(30 downto 0),
      S(0) => S(0),
      SR(0) => obuf_inst_n_34,
      \add_ln214_27_reg_2924_reg[31]\(1 downto 0) => \add_ln214_27_reg_2924_reg[31]\(1 downto 0),
      \add_ln214_27_reg_2924_reg[31]_0\(1 downto 0) => Q(1 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      \ireg_reg[0]\(0) => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_regslice_both_48 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC_VECTOR ( 30 downto 0 );
    vld_out : out STD_LOGIC;
    in_data_B_14_TREADY : out STD_LOGIC;
    \add_ln214_29_reg_2959_reg[31]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_B_14_TVALID : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    in_data_B_14_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_regslice_both_48 : entity is "regslice_both";
end vector_add_1_mult_constant_0_0_regslice_both_48;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_regslice_both_48 is
  signal cdata : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal ireg01_out : STD_LOGIC;
  signal obuf_inst_n_34 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.vector_add_1_mult_constant_0_0_ibuf_607
     port map (
      D(32) => in_data_B_14_TVALID,
      D(31 downto 0) => in_data_B_14_TDATA(31 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_34,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in_data_B_14_TREADY => in_data_B_14_TREADY,
      in_data_B_14_TVALID(32 downto 0) => cdata(32 downto 0)
    );
obuf_inst: entity work.vector_add_1_mult_constant_0_0_obuf_608
     port map (
      D(32 downto 0) => cdata(32 downto 0),
      E(0) => ireg01_out,
      Q(31) => vld_out,
      Q(30 downto 0) => data_out(30 downto 0),
      S(0) => S(0),
      SR(0) => obuf_inst_n_34,
      \add_ln214_29_reg_2959_reg[31]\(1 downto 0) => \add_ln214_29_reg_2959_reg[31]\(1 downto 0),
      \add_ln214_29_reg_2959_reg[31]_0\(1 downto 0) => Q(1 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      \ireg_reg[0]\(0) => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_regslice_both_5 is
  port (
    \odata_reg[32]\ : out STD_LOGIC;
    vld_out : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    data_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    in_data_A_15_TREADY : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg[32]_i_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg[32]_i_7_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln214_31_reg_2994_reg[31]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \add_ln214_31_reg_2994_reg[31]_0\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ireg_reg[32]\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_regslice_both_5 : entity is "regslice_both";
end vector_add_1_mult_constant_0_0_regslice_both_5;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_regslice_both_5 is
  signal cdata : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal ireg01_out : STD_LOGIC;
  signal obuf_inst_n_37 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.vector_add_1_mult_constant_0_0_ibuf_697
     port map (
      D(32 downto 0) => cdata(32 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_37,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in_data_A_15_TREADY => in_data_A_15_TREADY,
      \ireg_reg[32]_0\(32 downto 0) => \ireg_reg[32]\(32 downto 0)
    );
obuf_inst: entity work.vector_add_1_mult_constant_0_0_obuf_698
     port map (
      D(31 downto 0) => D(31 downto 0),
      E(0) => ireg01_out,
      Q(2) => vld_out,
      Q(1 downto 0) => data_out(1 downto 0),
      S(0) => S(0),
      SR(0) => obuf_inst_n_37,
      \add_ln214_31_reg_2994_reg[31]\(30 downto 0) => \add_ln214_31_reg_2994_reg[31]\(30 downto 0),
      \add_ln214_31_reg_2994_reg[31]_0\(30 downto 0) => \add_ln214_31_reg_2994_reg[31]_0\(30 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      \ireg[32]_i_7\(0) => Q(0),
      \ireg[32]_i_7_0\(0) => \ireg[32]_i_7\(0),
      \ireg[32]_i_7_1\(0) => \ireg[32]_i_7_0\(0),
      \ireg_reg[0]\(0) => p_0_in,
      \odata_reg[32]_0\ => \odata_reg[32]\,
      \odata_reg[32]_1\(32 downto 0) => cdata(32 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_regslice_both_55 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC_VECTOR ( 30 downto 0 );
    vld_out : out STD_LOGIC;
    in_data_B_15_TREADY : out STD_LOGIC;
    \add_ln214_31_reg_2994_reg[31]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_B_15_TVALID : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    in_data_B_15_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_regslice_both_55 : entity is "regslice_both";
end vector_add_1_mult_constant_0_0_regslice_both_55;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_regslice_both_55 is
  signal cdata : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal ireg01_out : STD_LOGIC;
  signal obuf_inst_n_34 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.vector_add_1_mult_constant_0_0_ibuf_593
     port map (
      D(32) => in_data_B_15_TVALID,
      D(31 downto 0) => in_data_B_15_TDATA(31 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_34,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in_data_B_15_TREADY => in_data_B_15_TREADY,
      in_data_B_15_TVALID(32 downto 0) => cdata(32 downto 0)
    );
obuf_inst: entity work.vector_add_1_mult_constant_0_0_obuf_594
     port map (
      D(32 downto 0) => cdata(32 downto 0),
      E(0) => ireg01_out,
      Q(31) => vld_out,
      Q(30 downto 0) => data_out(30 downto 0),
      S(0) => S(0),
      SR(0) => obuf_inst_n_34,
      \add_ln214_31_reg_2994_reg[31]\(1 downto 0) => \add_ln214_31_reg_2994_reg[31]\(1 downto 0),
      \add_ln214_31_reg_2994_reg[31]_0\(1 downto 0) => Q(1 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      \ireg_reg[0]\(0) => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_regslice_both_6 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    data_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    vld_out : out STD_LOGIC;
    in_data_A_1_TREADY : out STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \add_ln214_3_reg_2504_reg[31]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ireg_reg[32]\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_regslice_both_6 : entity is "regslice_both";
end vector_add_1_mult_constant_0_0_regslice_both_6;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_regslice_both_6 is
  signal cdata : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal ireg01_out : STD_LOGIC;
  signal obuf_inst_n_36 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.vector_add_1_mult_constant_0_0_ibuf_695
     port map (
      D(32 downto 0) => cdata(32 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_36,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in_data_A_1_TREADY => in_data_A_1_TREADY,
      \ireg_reg[32]_0\(32 downto 0) => \ireg_reg[32]\(32 downto 0)
    );
obuf_inst: entity work.vector_add_1_mult_constant_0_0_obuf_696
     port map (
      D(31 downto 0) => D(31 downto 0),
      E(0) => ireg01_out,
      Q(2) => vld_out,
      Q(1 downto 0) => data_out(1 downto 0),
      S(0) => S(0),
      SR(0) => obuf_inst_n_36,
      \add_ln214_3_reg_2504_reg[31]\(30 downto 0) => Q(30 downto 0),
      \add_ln214_3_reg_2504_reg[31]_0\(30 downto 0) => \add_ln214_3_reg_2504_reg[31]\(30 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      \ireg_reg[0]\(0) => p_0_in,
      \odata_reg[32]_0\(32 downto 0) => cdata(32 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_regslice_both_62 is
  port (
    \odata_reg[32]\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC_VECTOR ( 30 downto 0 );
    in_data_B_1_TREADY : out STD_LOGIC;
    vld_out : in STD_LOGIC;
    \i_0_0_reg_1704[9]_i_4\ : in STD_LOGIC;
    \i_0_0_reg_1704[9]_i_4_0\ : in STD_LOGIC;
    \add_ln214_3_reg_2504_reg[31]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_B_1_TVALID : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    in_data_B_1_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_regslice_both_62 : entity is "regslice_both";
end vector_add_1_mult_constant_0_0_regslice_both_62;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_regslice_both_62 is
  signal cdata : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal ireg01_out : STD_LOGIC;
  signal obuf_inst_n_34 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.vector_add_1_mult_constant_0_0_ibuf_579
     port map (
      D(32) => in_data_B_1_TVALID,
      D(31 downto 0) => in_data_B_1_TDATA(31 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_34,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in_data_B_1_TREADY => in_data_B_1_TREADY,
      in_data_B_1_TVALID(32 downto 0) => cdata(32 downto 0)
    );
obuf_inst: entity work.vector_add_1_mult_constant_0_0_obuf_580
     port map (
      D(32 downto 0) => cdata(32 downto 0),
      E(0) => ireg01_out,
      Q(1 downto 0) => Q(1 downto 0),
      S(0) => S(0),
      SR(0) => obuf_inst_n_34,
      \add_ln214_3_reg_2504_reg[31]\(1 downto 0) => \add_ln214_3_reg_2504_reg[31]\(1 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      data_out(30 downto 0) => data_out(30 downto 0),
      \i_0_0_reg_1704[9]_i_4\ => \i_0_0_reg_1704[9]_i_4\,
      \i_0_0_reg_1704[9]_i_4_0\ => \i_0_0_reg_1704[9]_i_4_0\,
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      \ireg_reg[0]\(0) => p_0_in,
      \odata_reg[32]_0\ => \odata_reg[32]\,
      vld_out => vld_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_regslice_both_69 is
  port (
    \odata_reg[32]\ : out STD_LOGIC;
    vld_out : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC_VECTOR ( 30 downto 0 );
    in_data_B_2_TREADY : out STD_LOGIC;
    \ireg[32]_i_6\ : in STD_LOGIC;
    \ireg[32]_i_6_0\ : in STD_LOGIC;
    \ireg[32]_i_6_1\ : in STD_LOGIC;
    \add_ln214_5_reg_2539_reg[31]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_B_2_TVALID : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    in_data_B_2_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_regslice_both_69 : entity is "regslice_both";
end vector_add_1_mult_constant_0_0_regslice_both_69;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_regslice_both_69 is
  signal cdata : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal ireg01_out : STD_LOGIC;
  signal obuf_inst_n_35 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.vector_add_1_mult_constant_0_0_ibuf_565
     port map (
      D(32) => in_data_B_2_TVALID,
      D(31 downto 0) => in_data_B_2_TDATA(31 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_35,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in_data_B_2_TREADY => in_data_B_2_TREADY,
      in_data_B_2_TVALID(32 downto 0) => cdata(32 downto 0)
    );
obuf_inst: entity work.vector_add_1_mult_constant_0_0_obuf_566
     port map (
      D(32 downto 0) => cdata(32 downto 0),
      E(0) => ireg01_out,
      Q(31) => vld_out,
      Q(30 downto 0) => data_out(30 downto 0),
      S(0) => S(0),
      SR(0) => obuf_inst_n_35,
      \add_ln214_5_reg_2539_reg[31]\(1 downto 0) => \add_ln214_5_reg_2539_reg[31]\(1 downto 0),
      \add_ln214_5_reg_2539_reg[31]_0\(1 downto 0) => Q(1 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      \ireg[32]_i_6\ => \ireg[32]_i_6\,
      \ireg[32]_i_6_0\ => \ireg[32]_i_6_0\,
      \ireg[32]_i_6_1\ => \ireg[32]_i_6_1\,
      \ireg_reg[0]\(0) => p_0_in,
      \odata_reg[32]_0\ => \odata_reg[32]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_regslice_both_7 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    data_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    vld_out : out STD_LOGIC;
    in_data_A_2_TREADY : out STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \add_ln214_5_reg_2539_reg[31]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ireg_reg[32]\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_regslice_both_7 : entity is "regslice_both";
end vector_add_1_mult_constant_0_0_regslice_both_7;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_regslice_both_7 is
  signal cdata : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal ireg01_out : STD_LOGIC;
  signal obuf_inst_n_36 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.vector_add_1_mult_constant_0_0_ibuf_693
     port map (
      D(32 downto 0) => cdata(32 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_36,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in_data_A_2_TREADY => in_data_A_2_TREADY,
      \ireg_reg[32]_0\(32 downto 0) => \ireg_reg[32]\(32 downto 0)
    );
obuf_inst: entity work.vector_add_1_mult_constant_0_0_obuf_694
     port map (
      D(31 downto 0) => D(31 downto 0),
      E(0) => ireg01_out,
      Q(2) => vld_out,
      Q(1 downto 0) => data_out(1 downto 0),
      S(0) => S(0),
      SR(0) => obuf_inst_n_36,
      \add_ln214_5_reg_2539_reg[31]\(30 downto 0) => Q(30 downto 0),
      \add_ln214_5_reg_2539_reg[31]_0\(30 downto 0) => \add_ln214_5_reg_2539_reg[31]\(30 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      \ireg_reg[0]\(0) => p_0_in,
      \odata_reg[32]_0\(32 downto 0) => cdata(32 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_regslice_both_76 is
  port (
    \odata_reg[32]\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC_VECTOR ( 30 downto 0 );
    in_data_B_3_TREADY : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    vld_out : in STD_LOGIC;
    \ap_CS_fsm[3]_i_4\ : in STD_LOGIC;
    \add_ln214_7_reg_2574_reg[31]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln214_7_reg_2574_reg[31]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_B_3_TVALID : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    in_data_B_3_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_regslice_both_76 : entity is "regslice_both";
end vector_add_1_mult_constant_0_0_regslice_both_76;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_regslice_both_76 is
  signal cdata : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal ireg01_out : STD_LOGIC;
  signal obuf_inst_n_34 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.vector_add_1_mult_constant_0_0_ibuf_551
     port map (
      D(32) => in_data_B_3_TVALID,
      D(31 downto 0) => in_data_B_3_TDATA(31 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_34,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in_data_B_3_TREADY => in_data_B_3_TREADY,
      in_data_B_3_TVALID(32 downto 0) => cdata(32 downto 0)
    );
obuf_inst: entity work.vector_add_1_mult_constant_0_0_obuf_552
     port map (
      D(32 downto 0) => cdata(32 downto 0),
      E(0) => ireg01_out,
      Q(0) => Q(0),
      S(0) => S(0),
      SR(0) => obuf_inst_n_34,
      \add_ln214_7_reg_2574_reg[31]\(1 downto 0) => \add_ln214_7_reg_2574_reg[31]\(1 downto 0),
      \add_ln214_7_reg_2574_reg[31]_0\(1 downto 0) => \add_ln214_7_reg_2574_reg[31]_0\(1 downto 0),
      \ap_CS_fsm[3]_i_4\ => \ap_CS_fsm[3]_i_4\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      data_out(30 downto 0) => data_out(30 downto 0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      \ireg_reg[0]\(0) => p_0_in,
      \odata_reg[32]_0\ => \odata_reg[32]\,
      vld_out => vld_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_regslice_both_8 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    data_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    vld_out : out STD_LOGIC;
    in_data_A_3_TREADY : out STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \add_ln214_7_reg_2574_reg[31]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ireg_reg[32]\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_regslice_both_8 : entity is "regslice_both";
end vector_add_1_mult_constant_0_0_regslice_both_8;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_regslice_both_8 is
  signal cdata : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal ireg01_out : STD_LOGIC;
  signal obuf_inst_n_36 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.vector_add_1_mult_constant_0_0_ibuf_691
     port map (
      D(32 downto 0) => cdata(32 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_36,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in_data_A_3_TREADY => in_data_A_3_TREADY,
      \ireg_reg[32]_0\(32 downto 0) => \ireg_reg[32]\(32 downto 0)
    );
obuf_inst: entity work.vector_add_1_mult_constant_0_0_obuf_692
     port map (
      D(31 downto 0) => D(31 downto 0),
      E(0) => ireg01_out,
      Q(2) => vld_out,
      Q(1 downto 0) => data_out(1 downto 0),
      S(0) => S(0),
      SR(0) => obuf_inst_n_36,
      \add_ln214_7_reg_2574_reg[31]\(30 downto 0) => Q(30 downto 0),
      \add_ln214_7_reg_2574_reg[31]_0\(30 downto 0) => \add_ln214_7_reg_2574_reg[31]\(30 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      \ireg_reg[0]\(0) => p_0_in,
      \odata_reg[32]_0\(32 downto 0) => cdata(32 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_regslice_both_83 is
  port (
    \odata_reg[32]\ : out STD_LOGIC;
    vld_out : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC_VECTOR ( 30 downto 0 );
    in_data_B_4_TREADY : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg[32]_i_7\ : in STD_LOGIC;
    \ireg[32]_i_7_0\ : in STD_LOGIC;
    \add_ln214_9_reg_2609_reg[31]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln214_9_reg_2609_reg[31]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_B_4_TVALID : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    in_data_B_4_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_regslice_both_83 : entity is "regslice_both";
end vector_add_1_mult_constant_0_0_regslice_both_83;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_regslice_both_83 is
  signal cdata : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal ireg01_out : STD_LOGIC;
  signal obuf_inst_n_35 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.vector_add_1_mult_constant_0_0_ibuf_537
     port map (
      D(32) => in_data_B_4_TVALID,
      D(31 downto 0) => in_data_B_4_TDATA(31 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_35,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in_data_B_4_TREADY => in_data_B_4_TREADY,
      in_data_B_4_TVALID(32 downto 0) => cdata(32 downto 0)
    );
obuf_inst: entity work.vector_add_1_mult_constant_0_0_obuf_538
     port map (
      D(32 downto 0) => cdata(32 downto 0),
      E(0) => ireg01_out,
      Q(31) => vld_out,
      Q(30 downto 0) => data_out(30 downto 0),
      S(0) => S(0),
      SR(0) => obuf_inst_n_35,
      \add_ln214_9_reg_2609_reg[31]\(1 downto 0) => \add_ln214_9_reg_2609_reg[31]\(1 downto 0),
      \add_ln214_9_reg_2609_reg[31]_0\(1 downto 0) => \add_ln214_9_reg_2609_reg[31]_0\(1 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      \ireg[32]_i_7\(0) => Q(0),
      \ireg[32]_i_7_0\ => \ireg[32]_i_7\,
      \ireg[32]_i_7_1\ => \ireg[32]_i_7_0\,
      \ireg_reg[0]\(0) => p_0_in,
      \odata_reg[32]_0\ => \odata_reg[32]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_regslice_both_9 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    data_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    vld_out : out STD_LOGIC;
    in_data_A_4_TREADY : out STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \add_ln214_9_reg_2609_reg[31]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ireg_reg[32]\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_regslice_both_9 : entity is "regslice_both";
end vector_add_1_mult_constant_0_0_regslice_both_9;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_regslice_both_9 is
  signal cdata : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal ireg01_out : STD_LOGIC;
  signal obuf_inst_n_36 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.vector_add_1_mult_constant_0_0_ibuf_689
     port map (
      D(32 downto 0) => cdata(32 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_36,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in_data_A_4_TREADY => in_data_A_4_TREADY,
      \ireg_reg[32]_0\(32 downto 0) => \ireg_reg[32]\(32 downto 0)
    );
obuf_inst: entity work.vector_add_1_mult_constant_0_0_obuf_690
     port map (
      D(31 downto 0) => D(31 downto 0),
      E(0) => ireg01_out,
      Q(2) => vld_out,
      Q(1 downto 0) => data_out(1 downto 0),
      S(0) => S(0),
      SR(0) => obuf_inst_n_36,
      \add_ln214_9_reg_2609_reg[31]\(30 downto 0) => Q(30 downto 0),
      \add_ln214_9_reg_2609_reg[31]_0\(30 downto 0) => \add_ln214_9_reg_2609_reg[31]\(30 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      \ireg_reg[0]\(0) => p_0_in,
      \odata_reg[32]_0\(32 downto 0) => cdata(32 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_regslice_both_90 is
  port (
    \odata_reg[32]\ : out STD_LOGIC;
    vld_out : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC_VECTOR ( 30 downto 0 );
    in_data_B_5_TREADY : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg[32]_i_6\ : in STD_LOGIC;
    \ireg[32]_i_6_0\ : in STD_LOGIC;
    \add_ln214_11_reg_2644_reg[31]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln214_11_reg_2644_reg[31]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_B_5_TVALID : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    in_data_B_5_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_regslice_both_90 : entity is "regslice_both";
end vector_add_1_mult_constant_0_0_regslice_both_90;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_regslice_both_90 is
  signal cdata : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal ireg01_out : STD_LOGIC;
  signal obuf_inst_n_35 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.vector_add_1_mult_constant_0_0_ibuf_523
     port map (
      D(32) => in_data_B_5_TVALID,
      D(31 downto 0) => in_data_B_5_TDATA(31 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_35,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in_data_B_5_TREADY => in_data_B_5_TREADY,
      in_data_B_5_TVALID(32 downto 0) => cdata(32 downto 0)
    );
obuf_inst: entity work.vector_add_1_mult_constant_0_0_obuf_524
     port map (
      D(32 downto 0) => cdata(32 downto 0),
      E(0) => ireg01_out,
      Q(31) => vld_out,
      Q(30 downto 0) => data_out(30 downto 0),
      S(0) => S(0),
      SR(0) => obuf_inst_n_35,
      \add_ln214_11_reg_2644_reg[31]\(1 downto 0) => \add_ln214_11_reg_2644_reg[31]\(1 downto 0),
      \add_ln214_11_reg_2644_reg[31]_0\(1 downto 0) => \add_ln214_11_reg_2644_reg[31]_0\(1 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      \ireg[32]_i_6\(0) => Q(0),
      \ireg[32]_i_6_0\ => \ireg[32]_i_6\,
      \ireg[32]_i_6_1\ => \ireg[32]_i_6_0\,
      \ireg_reg[0]\(0) => p_0_in,
      \odata_reg[32]_0\ => \odata_reg[32]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_regslice_both_97 is
  port (
    out_data_0_TVALID_int : out STD_LOGIC;
    \odata_reg[32]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC_VECTOR ( 30 downto 0 );
    in_data_B_6_TREADY : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[32]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[32]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[32]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[32]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[32]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[32]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[32]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[32]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[32]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[32]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[32]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[32]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[32]_11\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[32]_12\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[32]_13\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[32]_14\ : in STD_LOGIC;
    \ireg_reg[32]_15\ : in STD_LOGIC;
    \ireg_reg[32]_16\ : in STD_LOGIC;
    \ireg_reg[32]_17\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ireg_reg[32]_18\ : in STD_LOGIC;
    \ireg_reg[32]_19\ : in STD_LOGIC;
    \ireg_reg[32]_20\ : in STD_LOGIC;
    vld_out : in STD_LOGIC;
    \i_0_0_reg_1704[9]_i_5\ : in STD_LOGIC;
    \i_0_0_reg_1704[9]_i_5_0\ : in STD_LOGIC;
    \add_ln214_13_reg_2679_reg[31]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln214_13_reg_2679_reg[31]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_B_6_TVALID : in STD_LOGIC;
    \odata_reg[32]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[32]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[32]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[32]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[32]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[32]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[32]_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[32]_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[32]_8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[32]_9\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[32]_10\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[32]_11\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[32]_12\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[32]_13\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[32]_14\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \odata_reg[32]_15\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    in_data_B_6_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_regslice_both_97 : entity is "regslice_both";
end vector_add_1_mult_constant_0_0_regslice_both_97;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_regslice_both_97 is
  signal \^ap_cs_fsm_reg[2]\ : STD_LOGIC;
  signal cdata : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal ireg01_out : STD_LOGIC;
  signal obuf_inst_n_36 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
  \ap_CS_fsm_reg[2]\ <= \^ap_cs_fsm_reg[2]\;
ibuf_inst: entity work.vector_add_1_mult_constant_0_0_ibuf_509
     port map (
      D(0) => D(0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_36,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in_data_B_6_TREADY => in_data_B_6_TREADY,
      in_data_B_6_TVALID(32 downto 0) => cdata(32 downto 0),
      \ireg_reg[32]_0\(0) => \ireg_reg[32]\(0),
      \ireg_reg[32]_1\(0) => \ireg_reg[32]_0\(0),
      \ireg_reg[32]_10\(0) => \ireg_reg[32]_9\(0),
      \ireg_reg[32]_11\(0) => \ireg_reg[32]_10\(0),
      \ireg_reg[32]_12\(0) => \ireg_reg[32]_11\(0),
      \ireg_reg[32]_13\(0) => \ireg_reg[32]_12\(0),
      \ireg_reg[32]_14\(0) => \ireg_reg[32]_13\(0),
      \ireg_reg[32]_15\(32) => in_data_B_6_TVALID,
      \ireg_reg[32]_15\(31 downto 0) => in_data_B_6_TDATA(31 downto 0),
      \ireg_reg[32]_2\(0) => \ireg_reg[32]_1\(0),
      \ireg_reg[32]_3\(0) => \ireg_reg[32]_2\(0),
      \ireg_reg[32]_4\(0) => \ireg_reg[32]_3\(0),
      \ireg_reg[32]_5\(0) => \ireg_reg[32]_4\(0),
      \ireg_reg[32]_6\(0) => \ireg_reg[32]_5\(0),
      \ireg_reg[32]_7\(0) => \ireg_reg[32]_6\(0),
      \ireg_reg[32]_8\(0) => \ireg_reg[32]_7\(0),
      \ireg_reg[32]_9\(0) => \ireg_reg[32]_8\(0),
      \odata_reg[32]\ => \^ap_cs_fsm_reg[2]\,
      \odata_reg[32]_0\(0) => \odata_reg[32]_0\(0),
      \odata_reg[32]_1\(0) => \odata_reg[32]_1\(0),
      \odata_reg[32]_10\(0) => \odata_reg[32]_10\(0),
      \odata_reg[32]_11\(0) => \odata_reg[32]_11\(0),
      \odata_reg[32]_12\(0) => \odata_reg[32]_12\(0),
      \odata_reg[32]_13\(0) => \odata_reg[32]_13\(0),
      \odata_reg[32]_14\(0) => \odata_reg[32]_14\(0),
      \odata_reg[32]_15\(0) => \odata_reg[32]_15\(0),
      \odata_reg[32]_2\(0) => \odata_reg[32]_2\(0),
      \odata_reg[32]_3\(0) => \odata_reg[32]_3\(0),
      \odata_reg[32]_4\(0) => \odata_reg[32]_4\(0),
      \odata_reg[32]_5\(0) => \odata_reg[32]_5\(0),
      \odata_reg[32]_6\(0) => \odata_reg[32]_6\(0),
      \odata_reg[32]_7\(0) => \odata_reg[32]_7\(0),
      \odata_reg[32]_8\(0) => \odata_reg[32]_8\(0),
      \odata_reg[32]_9\(0) => \odata_reg[32]_9\(0)
    );
obuf_inst: entity work.vector_add_1_mult_constant_0_0_obuf_510
     port map (
      D(32 downto 0) => cdata(32 downto 0),
      E(0) => ireg01_out,
      Q(0) => Q(0),
      S(0) => S(0),
      SR(0) => obuf_inst_n_36,
      \add_ln214_13_reg_2679_reg[31]\(1 downto 0) => \add_ln214_13_reg_2679_reg[31]\(1 downto 0),
      \add_ln214_13_reg_2679_reg[31]_0\(1 downto 0) => \add_ln214_13_reg_2679_reg[31]_0\(1 downto 0),
      \ap_CS_fsm_reg[2]\ => \^ap_cs_fsm_reg[2]\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      data_out(30 downto 0) => data_out(30 downto 0),
      \i_0_0_reg_1704[9]_i_5\ => \i_0_0_reg_1704[9]_i_5\,
      \i_0_0_reg_1704[9]_i_5_0\ => \i_0_0_reg_1704[9]_i_5_0\,
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      \ireg_reg[0]\(0) => p_0_in,
      \ireg_reg[32]\ => \ireg_reg[32]_14\,
      \ireg_reg[32]_0\ => \ireg_reg[32]_15\,
      \ireg_reg[32]_1\ => \ireg_reg[32]_16\,
      \ireg_reg[32]_2\ => \ireg_reg[32]_17\,
      \ireg_reg[32]_3\ => \ireg_reg[32]_18\,
      \ireg_reg[32]_4\ => \ireg_reg[32]_19\,
      \ireg_reg[32]_5\ => \ireg_reg[32]_20\,
      \odata_reg[32]_0\ => \odata_reg[32]\,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      vld_out => vld_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized0\ is
  port (
    data_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_B_0_TVALID : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    in_data_B_0_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized0\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0\ is
  signal cdata : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ireg01_out : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized0_671\
     port map (
      D(4) => in_data_B_0_TVALID,
      D(3 downto 0) => in_data_B_0_TKEEP(3 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      \ireg_reg[4]_0\(4 downto 0) => cdata(4 downto 0)
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized0_672\
     port map (
      D(4 downto 0) => cdata(4 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      data_out(3 downto 0) => data_out(3 downto 0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_100\ is
  port (
    data_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_B_6_TVALID : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    in_data_B_6_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_100\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_100\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_100\ is
  signal cdata : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ireg01_out : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized0_503\
     port map (
      D(4) => in_data_B_6_TVALID,
      D(3 downto 0) => in_data_B_6_TKEEP(3 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      \ireg_reg[4]_0\(4 downto 0) => cdata(4 downto 0)
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized0_504\
     port map (
      D(4 downto 0) => cdata(4 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      data_out(3 downto 0) => data_out(3 downto 0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_102\ is
  port (
    data_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_B_6_TVALID : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    in_data_B_6_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_102\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_102\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_102\ is
  signal cdata : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ireg01_out : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized0_499\
     port map (
      D(4) => in_data_B_6_TVALID,
      D(3 downto 0) => in_data_B_6_TSTRB(3 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      \ireg_reg[4]_0\(4 downto 0) => cdata(4 downto 0)
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized0_500\
     port map (
      D(4 downto 0) => cdata(4 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      data_out(3 downto 0) => data_out(3 downto 0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_107\ is
  port (
    data_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_B_7_TVALID : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    in_data_B_7_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_107\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_107\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_107\ is
  signal cdata : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ireg01_out : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized0_489\
     port map (
      D(4) => in_data_B_7_TVALID,
      D(3 downto 0) => in_data_B_7_TKEEP(3 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      \ireg_reg[4]_0\(4 downto 0) => cdata(4 downto 0)
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized0_490\
     port map (
      D(4 downto 0) => cdata(4 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      data_out(3 downto 0) => data_out(3 downto 0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_109\ is
  port (
    data_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_B_7_TVALID : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    in_data_B_7_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_109\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_109\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_109\ is
  signal cdata : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ireg01_out : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized0_485\
     port map (
      D(4) => in_data_B_7_TVALID,
      D(3 downto 0) => in_data_B_7_TSTRB(3 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      \ireg_reg[4]_0\(4 downto 0) => cdata(4 downto 0)
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized0_486\
     port map (
      D(4 downto 0) => cdata(4 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      data_out(3 downto 0) => data_out(3 downto 0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_114\ is
  port (
    data_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_B_8_TVALID : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    in_data_B_8_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_114\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_114\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_114\ is
  signal cdata : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ireg01_out : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized0_475\
     port map (
      D(4) => in_data_B_8_TVALID,
      D(3 downto 0) => in_data_B_8_TKEEP(3 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      \ireg_reg[4]_0\(4 downto 0) => cdata(4 downto 0)
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized0_476\
     port map (
      D(4 downto 0) => cdata(4 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      data_out(3 downto 0) => data_out(3 downto 0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_116\ is
  port (
    data_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_B_8_TVALID : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    in_data_B_8_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_116\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_116\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_116\ is
  signal cdata : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ireg01_out : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized0_471\
     port map (
      D(4) => in_data_B_8_TVALID,
      D(3 downto 0) => in_data_B_8_TSTRB(3 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      \ireg_reg[4]_0\(4 downto 0) => cdata(4 downto 0)
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized0_472\
     port map (
      D(4 downto 0) => cdata(4 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      data_out(3 downto 0) => data_out(3 downto 0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_121\ is
  port (
    data_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_B_9_TVALID : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    in_data_B_9_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_121\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_121\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_121\ is
  signal cdata : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ireg01_out : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized0_461\
     port map (
      D(4) => in_data_B_9_TVALID,
      D(3 downto 0) => in_data_B_9_TKEEP(3 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      \ireg_reg[4]_0\(4 downto 0) => cdata(4 downto 0)
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized0_462\
     port map (
      D(4 downto 0) => cdata(4 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      data_out(3 downto 0) => data_out(3 downto 0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_123\ is
  port (
    data_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_B_9_TVALID : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    in_data_B_9_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_123\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_123\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_123\ is
  signal cdata : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ireg01_out : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized0_457\
     port map (
      D(4) => in_data_B_9_TVALID,
      D(3 downto 0) => in_data_B_9_TSTRB(3 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      \ireg_reg[4]_0\(4 downto 0) => cdata(4 downto 0)
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized0_458\
     port map (
      D(4 downto 0) => cdata(4 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      data_out(3 downto 0) => data_out(3 downto 0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_128\ is
  port (
    out_data_0_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_0_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_128\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_128\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_128\ is
  signal cdata : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ireg01_out : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized0_447\
     port map (
      D(4) => out_data_0_TVALID_int,
      D(3 downto 0) => Q(3 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      \ireg_reg[4]_0\(4 downto 0) => cdata(4 downto 0)
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized0_448\
     port map (
      D(4 downto 0) => cdata(4 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      out_data_0_TKEEP(3 downto 0) => out_data_0_TKEEP(3 downto 0),
      out_data_0_TREADY => out_data_0_TREADY
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_130\ is
  port (
    out_data_0_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_0_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_130\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_130\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_130\ is
  signal cdata : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ireg01_out : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized0_443\
     port map (
      D(4) => out_data_0_TVALID_int,
      D(3 downto 0) => Q(3 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      \ireg_reg[4]_0\(4 downto 0) => cdata(4 downto 0)
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized0_444\
     port map (
      D(4 downto 0) => cdata(4 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      out_data_0_TREADY => out_data_0_TREADY,
      out_data_0_TSTRB(3 downto 0) => out_data_0_TSTRB(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_135\ is
  port (
    out_data_10_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_10_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_135\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_135\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_135\ is
  signal cdata : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ireg01_out : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized0_433\
     port map (
      D(4) => out_data_0_TVALID_int,
      D(3 downto 0) => Q(3 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      \ireg_reg[4]_0\(4 downto 0) => cdata(4 downto 0)
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized0_434\
     port map (
      D(4 downto 0) => cdata(4 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      out_data_10_TKEEP(3 downto 0) => out_data_10_TKEEP(3 downto 0),
      out_data_10_TREADY => out_data_10_TREADY
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_137\ is
  port (
    out_data_10_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_10_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_137\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_137\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_137\ is
  signal cdata : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ireg01_out : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized0_429\
     port map (
      D(4) => out_data_0_TVALID_int,
      D(3 downto 0) => Q(3 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      \ireg_reg[4]_0\(4 downto 0) => cdata(4 downto 0)
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized0_430\
     port map (
      D(4 downto 0) => cdata(4 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      out_data_10_TREADY => out_data_10_TREADY,
      out_data_10_TSTRB(3 downto 0) => out_data_10_TSTRB(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_142\ is
  port (
    out_data_11_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_11_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_142\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_142\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_142\ is
  signal cdata : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ireg01_out : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized0_419\
     port map (
      D(4) => out_data_0_TVALID_int,
      D(3 downto 0) => Q(3 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      \ireg_reg[4]_0\(4 downto 0) => cdata(4 downto 0)
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized0_420\
     port map (
      D(4 downto 0) => cdata(4 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      out_data_11_TKEEP(3 downto 0) => out_data_11_TKEEP(3 downto 0),
      out_data_11_TREADY => out_data_11_TREADY
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_144\ is
  port (
    out_data_11_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_11_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_144\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_144\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_144\ is
  signal cdata : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ireg01_out : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized0_415\
     port map (
      D(4) => out_data_0_TVALID_int,
      D(3 downto 0) => Q(3 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      \ireg_reg[4]_0\(4 downto 0) => cdata(4 downto 0)
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized0_416\
     port map (
      D(4 downto 0) => cdata(4 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      out_data_11_TREADY => out_data_11_TREADY,
      out_data_11_TSTRB(3 downto 0) => out_data_11_TSTRB(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_149\ is
  port (
    out_data_12_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_12_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_149\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_149\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_149\ is
  signal cdata : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ireg01_out : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized0_405\
     port map (
      D(4) => out_data_0_TVALID_int,
      D(3 downto 0) => Q(3 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      \ireg_reg[4]_0\(4 downto 0) => cdata(4 downto 0)
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized0_406\
     port map (
      D(4 downto 0) => cdata(4 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      out_data_12_TKEEP(3 downto 0) => out_data_12_TKEEP(3 downto 0),
      out_data_12_TREADY => out_data_12_TREADY
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_151\ is
  port (
    out_data_12_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_12_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_151\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_151\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_151\ is
  signal cdata : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ireg01_out : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized0_401\
     port map (
      D(4) => out_data_0_TVALID_int,
      D(3 downto 0) => Q(3 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      \ireg_reg[4]_0\(4 downto 0) => cdata(4 downto 0)
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized0_402\
     port map (
      D(4 downto 0) => cdata(4 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      out_data_12_TREADY => out_data_12_TREADY,
      out_data_12_TSTRB(3 downto 0) => out_data_12_TSTRB(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_156\ is
  port (
    out_data_13_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_13_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_156\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_156\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_156\ is
  signal cdata : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ireg01_out : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized0_391\
     port map (
      D(4) => out_data_0_TVALID_int,
      D(3 downto 0) => Q(3 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      \ireg_reg[4]_0\(4 downto 0) => cdata(4 downto 0)
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized0_392\
     port map (
      D(4 downto 0) => cdata(4 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      out_data_13_TKEEP(3 downto 0) => out_data_13_TKEEP(3 downto 0),
      out_data_13_TREADY => out_data_13_TREADY
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_158\ is
  port (
    out_data_13_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_13_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_158\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_158\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_158\ is
  signal cdata : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ireg01_out : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized0_387\
     port map (
      D(4) => out_data_0_TVALID_int,
      D(3 downto 0) => Q(3 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      \ireg_reg[4]_0\(4 downto 0) => cdata(4 downto 0)
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized0_388\
     port map (
      D(4 downto 0) => cdata(4 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      out_data_13_TREADY => out_data_13_TREADY,
      out_data_13_TSTRB(3 downto 0) => out_data_13_TSTRB(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_163\ is
  port (
    out_data_14_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_14_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_163\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_163\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_163\ is
  signal cdata : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ireg01_out : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized0_377\
     port map (
      D(4) => out_data_0_TVALID_int,
      D(3 downto 0) => Q(3 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      \ireg_reg[4]_0\(4 downto 0) => cdata(4 downto 0)
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized0_378\
     port map (
      D(4 downto 0) => cdata(4 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      out_data_14_TKEEP(3 downto 0) => out_data_14_TKEEP(3 downto 0),
      out_data_14_TREADY => out_data_14_TREADY
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_165\ is
  port (
    out_data_14_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_14_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_165\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_165\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_165\ is
  signal cdata : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ireg01_out : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized0_373\
     port map (
      D(4) => out_data_0_TVALID_int,
      D(3 downto 0) => Q(3 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      \ireg_reg[4]_0\(4 downto 0) => cdata(4 downto 0)
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized0_374\
     port map (
      D(4 downto 0) => cdata(4 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      out_data_14_TREADY => out_data_14_TREADY,
      out_data_14_TSTRB(3 downto 0) => out_data_14_TSTRB(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_170\ is
  port (
    out_data_15_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_15_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_170\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_170\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_170\ is
  signal cdata : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ireg01_out : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized0_363\
     port map (
      D(4) => out_data_0_TVALID_int,
      D(3 downto 0) => Q(3 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      \ireg_reg[4]_0\(4 downto 0) => cdata(4 downto 0)
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized0_364\
     port map (
      D(4 downto 0) => cdata(4 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      out_data_15_TKEEP(3 downto 0) => out_data_15_TKEEP(3 downto 0),
      out_data_15_TREADY => out_data_15_TREADY
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_172\ is
  port (
    out_data_15_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_15_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_172\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_172\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_172\ is
  signal cdata : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ireg01_out : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized0_359\
     port map (
      D(4) => out_data_0_TVALID_int,
      D(3 downto 0) => Q(3 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      \ireg_reg[4]_0\(4 downto 0) => cdata(4 downto 0)
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized0_360\
     port map (
      D(4 downto 0) => cdata(4 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      out_data_15_TREADY => out_data_15_TREADY,
      out_data_15_TSTRB(3 downto 0) => out_data_15_TSTRB(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_177\ is
  port (
    out_data_1_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_1_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_177\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_177\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_177\ is
  signal cdata : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ireg01_out : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized0_349\
     port map (
      D(4) => out_data_0_TVALID_int,
      D(3 downto 0) => Q(3 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      \ireg_reg[4]_0\(4 downto 0) => cdata(4 downto 0)
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized0_350\
     port map (
      D(4 downto 0) => cdata(4 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      out_data_1_TKEEP(3 downto 0) => out_data_1_TKEEP(3 downto 0),
      out_data_1_TREADY => out_data_1_TREADY
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_179\ is
  port (
    out_data_1_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_1_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_179\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_179\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_179\ is
  signal cdata : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ireg01_out : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized0_345\
     port map (
      D(4) => out_data_0_TVALID_int,
      D(3 downto 0) => Q(3 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      \ireg_reg[4]_0\(4 downto 0) => cdata(4 downto 0)
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized0_346\
     port map (
      D(4 downto 0) => cdata(4 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      out_data_1_TREADY => out_data_1_TREADY,
      out_data_1_TSTRB(3 downto 0) => out_data_1_TSTRB(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_18\ is
  port (
    data_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_B_0_TVALID : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    in_data_B_0_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_18\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_18\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_18\ is
  signal cdata : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ireg01_out : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized0_667\
     port map (
      D(4) => in_data_B_0_TVALID,
      D(3 downto 0) => in_data_B_0_TSTRB(3 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      \ireg_reg[4]_0\(4 downto 0) => cdata(4 downto 0)
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized0_668\
     port map (
      D(4 downto 0) => cdata(4 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      data_out(3 downto 0) => data_out(3 downto 0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_184\ is
  port (
    out_data_2_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_2_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_184\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_184\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_184\ is
  signal cdata : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ireg01_out : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized0_335\
     port map (
      D(4) => out_data_0_TVALID_int,
      D(3 downto 0) => Q(3 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      \ireg_reg[4]_0\(4 downto 0) => cdata(4 downto 0)
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized0_336\
     port map (
      D(4 downto 0) => cdata(4 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      out_data_2_TKEEP(3 downto 0) => out_data_2_TKEEP(3 downto 0),
      out_data_2_TREADY => out_data_2_TREADY
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_186\ is
  port (
    out_data_2_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_2_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_186\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_186\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_186\ is
  signal cdata : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ireg01_out : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized0_331\
     port map (
      D(4) => out_data_0_TVALID_int,
      D(3 downto 0) => Q(3 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      \ireg_reg[4]_0\(4 downto 0) => cdata(4 downto 0)
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized0_332\
     port map (
      D(4 downto 0) => cdata(4 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      out_data_2_TREADY => out_data_2_TREADY,
      out_data_2_TSTRB(3 downto 0) => out_data_2_TSTRB(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_191\ is
  port (
    out_data_3_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_3_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_191\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_191\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_191\ is
  signal cdata : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ireg01_out : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized0_321\
     port map (
      D(4) => out_data_0_TVALID_int,
      D(3 downto 0) => Q(3 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      \ireg_reg[4]_0\(4 downto 0) => cdata(4 downto 0)
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized0_322\
     port map (
      D(4 downto 0) => cdata(4 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      out_data_3_TKEEP(3 downto 0) => out_data_3_TKEEP(3 downto 0),
      out_data_3_TREADY => out_data_3_TREADY
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_193\ is
  port (
    out_data_3_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_3_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_193\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_193\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_193\ is
  signal cdata : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ireg01_out : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized0_317\
     port map (
      D(4) => out_data_0_TVALID_int,
      D(3 downto 0) => Q(3 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      \ireg_reg[4]_0\(4 downto 0) => cdata(4 downto 0)
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized0_318\
     port map (
      D(4 downto 0) => cdata(4 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      out_data_3_TREADY => out_data_3_TREADY,
      out_data_3_TSTRB(3 downto 0) => out_data_3_TSTRB(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_198\ is
  port (
    out_data_4_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_4_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_198\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_198\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_198\ is
  signal cdata : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ireg01_out : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized0_307\
     port map (
      D(4) => out_data_0_TVALID_int,
      D(3 downto 0) => Q(3 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      \ireg_reg[4]_0\(4 downto 0) => cdata(4 downto 0)
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized0_308\
     port map (
      D(4 downto 0) => cdata(4 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      out_data_4_TKEEP(3 downto 0) => out_data_4_TKEEP(3 downto 0),
      out_data_4_TREADY => out_data_4_TREADY
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_200\ is
  port (
    out_data_4_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_4_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_200\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_200\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_200\ is
  signal cdata : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ireg01_out : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized0_303\
     port map (
      D(4) => out_data_0_TVALID_int,
      D(3 downto 0) => Q(3 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      \ireg_reg[4]_0\(4 downto 0) => cdata(4 downto 0)
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized0_304\
     port map (
      D(4 downto 0) => cdata(4 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      out_data_4_TREADY => out_data_4_TREADY,
      out_data_4_TSTRB(3 downto 0) => out_data_4_TSTRB(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_205\ is
  port (
    out_data_5_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_5_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_205\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_205\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_205\ is
  signal cdata : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ireg01_out : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized0_293\
     port map (
      D(4) => out_data_0_TVALID_int,
      D(3 downto 0) => Q(3 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      \ireg_reg[4]_0\(4 downto 0) => cdata(4 downto 0)
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized0_294\
     port map (
      D(4 downto 0) => cdata(4 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      out_data_5_TKEEP(3 downto 0) => out_data_5_TKEEP(3 downto 0),
      out_data_5_TREADY => out_data_5_TREADY
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_207\ is
  port (
    out_data_5_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_5_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_207\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_207\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_207\ is
  signal cdata : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ireg01_out : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized0_289\
     port map (
      D(4) => out_data_0_TVALID_int,
      D(3 downto 0) => Q(3 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      \ireg_reg[4]_0\(4 downto 0) => cdata(4 downto 0)
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized0_290\
     port map (
      D(4 downto 0) => cdata(4 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      out_data_5_TREADY => out_data_5_TREADY,
      out_data_5_TSTRB(3 downto 0) => out_data_5_TSTRB(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_212\ is
  port (
    out_data_6_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_6_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_212\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_212\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_212\ is
  signal cdata : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ireg01_out : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized0_279\
     port map (
      D(4) => out_data_0_TVALID_int,
      D(3 downto 0) => Q(3 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      \ireg_reg[4]_0\(4 downto 0) => cdata(4 downto 0)
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized0_280\
     port map (
      D(4 downto 0) => cdata(4 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      out_data_6_TKEEP(3 downto 0) => out_data_6_TKEEP(3 downto 0),
      out_data_6_TREADY => out_data_6_TREADY
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_214\ is
  port (
    out_data_6_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_6_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_214\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_214\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_214\ is
  signal cdata : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ireg01_out : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized0_275\
     port map (
      D(4) => out_data_0_TVALID_int,
      D(3 downto 0) => Q(3 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      \ireg_reg[4]_0\(4 downto 0) => cdata(4 downto 0)
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized0_276\
     port map (
      D(4 downto 0) => cdata(4 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      out_data_6_TREADY => out_data_6_TREADY,
      out_data_6_TSTRB(3 downto 0) => out_data_6_TSTRB(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_219\ is
  port (
    out_data_7_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_7_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_219\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_219\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_219\ is
  signal cdata : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ireg01_out : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized0_265\
     port map (
      D(4) => out_data_0_TVALID_int,
      D(3 downto 0) => Q(3 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      \ireg_reg[4]_0\(4 downto 0) => cdata(4 downto 0)
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized0_266\
     port map (
      D(4 downto 0) => cdata(4 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      out_data_7_TKEEP(3 downto 0) => out_data_7_TKEEP(3 downto 0),
      out_data_7_TREADY => out_data_7_TREADY
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_221\ is
  port (
    out_data_7_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_7_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_221\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_221\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_221\ is
  signal cdata : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ireg01_out : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized0_261\
     port map (
      D(4) => out_data_0_TVALID_int,
      D(3 downto 0) => Q(3 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      \ireg_reg[4]_0\(4 downto 0) => cdata(4 downto 0)
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized0_262\
     port map (
      D(4 downto 0) => cdata(4 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      out_data_7_TREADY => out_data_7_TREADY,
      out_data_7_TSTRB(3 downto 0) => out_data_7_TSTRB(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_226\ is
  port (
    out_data_8_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_8_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_226\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_226\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_226\ is
  signal cdata : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ireg01_out : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized0_251\
     port map (
      D(4) => out_data_0_TVALID_int,
      D(3 downto 0) => Q(3 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      \ireg_reg[4]_0\(4 downto 0) => cdata(4 downto 0)
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized0_252\
     port map (
      D(4 downto 0) => cdata(4 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      out_data_8_TKEEP(3 downto 0) => out_data_8_TKEEP(3 downto 0),
      out_data_8_TREADY => out_data_8_TREADY
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_228\ is
  port (
    out_data_8_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_8_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_228\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_228\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_228\ is
  signal cdata : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ireg01_out : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized0_247\
     port map (
      D(4) => out_data_0_TVALID_int,
      D(3 downto 0) => Q(3 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      \ireg_reg[4]_0\(4 downto 0) => cdata(4 downto 0)
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized0_248\
     port map (
      D(4 downto 0) => cdata(4 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      out_data_8_TREADY => out_data_8_TREADY,
      out_data_8_TSTRB(3 downto 0) => out_data_8_TSTRB(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_23\ is
  port (
    data_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_B_10_TVALID : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    in_data_B_10_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_23\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_23\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_23\ is
  signal cdata : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ireg01_out : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized0_657\
     port map (
      D(4) => in_data_B_10_TVALID,
      D(3 downto 0) => in_data_B_10_TKEEP(3 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      \ireg_reg[4]_0\(4 downto 0) => cdata(4 downto 0)
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized0_658\
     port map (
      D(4 downto 0) => cdata(4 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      data_out(3 downto 0) => data_out(3 downto 0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_233\ is
  port (
    out_data_9_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_9_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_233\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_233\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_233\ is
  signal cdata : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ireg01_out : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized0_239\
     port map (
      D(4) => out_data_0_TVALID_int,
      D(3 downto 0) => Q(3 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      \ireg_reg[4]_0\(4 downto 0) => cdata(4 downto 0)
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized0_240\
     port map (
      D(4 downto 0) => cdata(4 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      out_data_9_TKEEP(3 downto 0) => out_data_9_TKEEP(3 downto 0),
      out_data_9_TREADY => out_data_9_TREADY
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_235\ is
  port (
    out_data_9_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_9_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_235\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_235\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_235\ is
  signal cdata : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ireg01_out : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized0\
     port map (
      D(4) => out_data_0_TVALID_int,
      D(3 downto 0) => Q(3 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      \ireg_reg[4]_0\(4 downto 0) => cdata(4 downto 0)
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized0\
     port map (
      D(4 downto 0) => cdata(4 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      out_data_9_TREADY => out_data_9_TREADY,
      out_data_9_TSTRB(3 downto 0) => out_data_9_TSTRB(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_25\ is
  port (
    data_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_B_10_TVALID : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    in_data_B_10_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_25\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_25\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_25\ is
  signal cdata : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ireg01_out : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized0_653\
     port map (
      D(4) => in_data_B_10_TVALID,
      D(3 downto 0) => in_data_B_10_TSTRB(3 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      \ireg_reg[4]_0\(4 downto 0) => cdata(4 downto 0)
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized0_654\
     port map (
      D(4 downto 0) => cdata(4 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      data_out(3 downto 0) => data_out(3 downto 0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_30\ is
  port (
    data_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_B_11_TVALID : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    in_data_B_11_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_30\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_30\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_30\ is
  signal cdata : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ireg01_out : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized0_643\
     port map (
      D(4) => in_data_B_11_TVALID,
      D(3 downto 0) => in_data_B_11_TKEEP(3 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      \ireg_reg[4]_0\(4 downto 0) => cdata(4 downto 0)
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized0_644\
     port map (
      D(4 downto 0) => cdata(4 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      data_out(3 downto 0) => data_out(3 downto 0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_32\ is
  port (
    data_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_B_11_TVALID : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    in_data_B_11_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_32\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_32\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_32\ is
  signal cdata : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ireg01_out : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized0_639\
     port map (
      D(4) => in_data_B_11_TVALID,
      D(3 downto 0) => in_data_B_11_TSTRB(3 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      \ireg_reg[4]_0\(4 downto 0) => cdata(4 downto 0)
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized0_640\
     port map (
      D(4 downto 0) => cdata(4 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      data_out(3 downto 0) => data_out(3 downto 0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_37\ is
  port (
    data_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_B_12_TVALID : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    in_data_B_12_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_37\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_37\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_37\ is
  signal cdata : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ireg01_out : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized0_629\
     port map (
      D(4) => in_data_B_12_TVALID,
      D(3 downto 0) => in_data_B_12_TKEEP(3 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      \ireg_reg[4]_0\(4 downto 0) => cdata(4 downto 0)
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized0_630\
     port map (
      D(4 downto 0) => cdata(4 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      data_out(3 downto 0) => data_out(3 downto 0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_39\ is
  port (
    data_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_B_12_TVALID : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    in_data_B_12_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_39\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_39\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_39\ is
  signal cdata : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ireg01_out : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized0_625\
     port map (
      D(4) => in_data_B_12_TVALID,
      D(3 downto 0) => in_data_B_12_TSTRB(3 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      \ireg_reg[4]_0\(4 downto 0) => cdata(4 downto 0)
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized0_626\
     port map (
      D(4 downto 0) => cdata(4 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      data_out(3 downto 0) => data_out(3 downto 0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_44\ is
  port (
    data_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_B_13_TVALID : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    in_data_B_13_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_44\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_44\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_44\ is
  signal cdata : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ireg01_out : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized0_615\
     port map (
      D(4) => in_data_B_13_TVALID,
      D(3 downto 0) => in_data_B_13_TKEEP(3 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      \ireg_reg[4]_0\(4 downto 0) => cdata(4 downto 0)
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized0_616\
     port map (
      D(4 downto 0) => cdata(4 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      data_out(3 downto 0) => data_out(3 downto 0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_46\ is
  port (
    data_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_B_13_TVALID : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    in_data_B_13_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_46\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_46\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_46\ is
  signal cdata : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ireg01_out : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized0_611\
     port map (
      D(4) => in_data_B_13_TVALID,
      D(3 downto 0) => in_data_B_13_TSTRB(3 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      \ireg_reg[4]_0\(4 downto 0) => cdata(4 downto 0)
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized0_612\
     port map (
      D(4 downto 0) => cdata(4 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      data_out(3 downto 0) => data_out(3 downto 0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_51\ is
  port (
    data_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_B_14_TVALID : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    in_data_B_14_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_51\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_51\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_51\ is
  signal cdata : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ireg01_out : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized0_601\
     port map (
      D(4) => in_data_B_14_TVALID,
      D(3 downto 0) => in_data_B_14_TKEEP(3 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      \ireg_reg[4]_0\(4 downto 0) => cdata(4 downto 0)
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized0_602\
     port map (
      D(4 downto 0) => cdata(4 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      data_out(3 downto 0) => data_out(3 downto 0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_53\ is
  port (
    data_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_B_14_TVALID : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    in_data_B_14_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_53\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_53\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_53\ is
  signal cdata : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ireg01_out : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized0_597\
     port map (
      D(4) => in_data_B_14_TVALID,
      D(3 downto 0) => in_data_B_14_TSTRB(3 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      \ireg_reg[4]_0\(4 downto 0) => cdata(4 downto 0)
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized0_598\
     port map (
      D(4 downto 0) => cdata(4 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      data_out(3 downto 0) => data_out(3 downto 0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_58\ is
  port (
    data_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_B_15_TVALID : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    in_data_B_15_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_58\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_58\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_58\ is
  signal cdata : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ireg01_out : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized0_587\
     port map (
      D(4) => in_data_B_15_TVALID,
      D(3 downto 0) => in_data_B_15_TKEEP(3 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      \ireg_reg[4]_0\(4 downto 0) => cdata(4 downto 0)
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized0_588\
     port map (
      D(4 downto 0) => cdata(4 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      data_out(3 downto 0) => data_out(3 downto 0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_60\ is
  port (
    data_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_B_15_TVALID : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    in_data_B_15_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_60\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_60\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_60\ is
  signal cdata : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ireg01_out : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized0_583\
     port map (
      D(4) => in_data_B_15_TVALID,
      D(3 downto 0) => in_data_B_15_TSTRB(3 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      \ireg_reg[4]_0\(4 downto 0) => cdata(4 downto 0)
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized0_584\
     port map (
      D(4 downto 0) => cdata(4 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      data_out(3 downto 0) => data_out(3 downto 0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_65\ is
  port (
    data_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_B_1_TVALID : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    in_data_B_1_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_65\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_65\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_65\ is
  signal cdata : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ireg01_out : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized0_573\
     port map (
      D(4) => in_data_B_1_TVALID,
      D(3 downto 0) => in_data_B_1_TKEEP(3 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      \ireg_reg[4]_0\(4 downto 0) => cdata(4 downto 0)
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized0_574\
     port map (
      D(4 downto 0) => cdata(4 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      data_out(3 downto 0) => data_out(3 downto 0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_67\ is
  port (
    data_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_B_1_TVALID : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    in_data_B_1_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_67\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_67\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_67\ is
  signal cdata : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ireg01_out : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized0_569\
     port map (
      D(4) => in_data_B_1_TVALID,
      D(3 downto 0) => in_data_B_1_TSTRB(3 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      \ireg_reg[4]_0\(4 downto 0) => cdata(4 downto 0)
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized0_570\
     port map (
      D(4 downto 0) => cdata(4 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      data_out(3 downto 0) => data_out(3 downto 0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_72\ is
  port (
    data_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_B_2_TVALID : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    in_data_B_2_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_72\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_72\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_72\ is
  signal cdata : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ireg01_out : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized0_559\
     port map (
      D(4) => in_data_B_2_TVALID,
      D(3 downto 0) => in_data_B_2_TKEEP(3 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      \ireg_reg[4]_0\(4 downto 0) => cdata(4 downto 0)
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized0_560\
     port map (
      D(4 downto 0) => cdata(4 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      data_out(3 downto 0) => data_out(3 downto 0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_74\ is
  port (
    data_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_B_2_TVALID : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    in_data_B_2_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_74\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_74\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_74\ is
  signal cdata : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ireg01_out : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized0_555\
     port map (
      D(4) => in_data_B_2_TVALID,
      D(3 downto 0) => in_data_B_2_TSTRB(3 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      \ireg_reg[4]_0\(4 downto 0) => cdata(4 downto 0)
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized0_556\
     port map (
      D(4 downto 0) => cdata(4 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      data_out(3 downto 0) => data_out(3 downto 0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_79\ is
  port (
    data_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_B_3_TVALID : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    in_data_B_3_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_79\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_79\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_79\ is
  signal cdata : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ireg01_out : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized0_545\
     port map (
      D(4) => in_data_B_3_TVALID,
      D(3 downto 0) => in_data_B_3_TKEEP(3 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      \ireg_reg[4]_0\(4 downto 0) => cdata(4 downto 0)
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized0_546\
     port map (
      D(4 downto 0) => cdata(4 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      data_out(3 downto 0) => data_out(3 downto 0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_81\ is
  port (
    data_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_B_3_TVALID : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    in_data_B_3_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_81\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_81\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_81\ is
  signal cdata : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ireg01_out : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized0_541\
     port map (
      D(4) => in_data_B_3_TVALID,
      D(3 downto 0) => in_data_B_3_TSTRB(3 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      \ireg_reg[4]_0\(4 downto 0) => cdata(4 downto 0)
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized0_542\
     port map (
      D(4 downto 0) => cdata(4 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      data_out(3 downto 0) => data_out(3 downto 0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_86\ is
  port (
    data_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_B_4_TVALID : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    in_data_B_4_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_86\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_86\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_86\ is
  signal cdata : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ireg01_out : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized0_531\
     port map (
      D(4) => in_data_B_4_TVALID,
      D(3 downto 0) => in_data_B_4_TKEEP(3 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      \ireg_reg[4]_0\(4 downto 0) => cdata(4 downto 0)
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized0_532\
     port map (
      D(4 downto 0) => cdata(4 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      data_out(3 downto 0) => data_out(3 downto 0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_88\ is
  port (
    data_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_B_4_TVALID : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    in_data_B_4_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_88\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_88\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_88\ is
  signal cdata : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ireg01_out : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized0_527\
     port map (
      D(4) => in_data_B_4_TVALID,
      D(3 downto 0) => in_data_B_4_TSTRB(3 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      \ireg_reg[4]_0\(4 downto 0) => cdata(4 downto 0)
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized0_528\
     port map (
      D(4 downto 0) => cdata(4 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      data_out(3 downto 0) => data_out(3 downto 0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_93\ is
  port (
    data_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_B_5_TVALID : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    in_data_B_5_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_93\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_93\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_93\ is
  signal cdata : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ireg01_out : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized0_517\
     port map (
      D(4) => in_data_B_5_TVALID,
      D(3 downto 0) => in_data_B_5_TKEEP(3 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      \ireg_reg[4]_0\(4 downto 0) => cdata(4 downto 0)
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized0_518\
     port map (
      D(4 downto 0) => cdata(4 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      data_out(3 downto 0) => data_out(3 downto 0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_95\ is
  port (
    data_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_0_TREADY_int : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_B_5_TVALID : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    in_data_B_5_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_95\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_95\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized0_95\ is
  signal cdata : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ireg01_out : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized0_513\
     port map (
      D(4) => in_data_B_5_TVALID,
      D(3 downto 0) => in_data_B_5_TSTRB(3 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      \ireg_reg[4]_0\(4 downto 0) => cdata(4 downto 0)
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized0_514\
     port map (
      D(4 downto 0) => cdata(4 downto 0),
      E(0) => ireg01_out,
      Q(0) => p_0_in,
      SR(0) => obuf_inst_n_1,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      data_out(3 downto 0) => data_out(3 downto 0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1\ is
  port (
    in_data_B_0_TDEST_int : out STD_LOGIC;
    in_data_B_0_TVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    in_data_B_0_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1\ is
  signal cdata : STD_LOGIC_VECTOR ( 0 to 0 );
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_675\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_0_TDEST(0) => in_data_B_0_TDEST(0),
      in_data_B_0_TVALID => in_data_B_0_TVALID,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_676\
     port map (
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_0_TDEST_int => in_data_B_0_TDEST_int,
      in_data_B_0_TVALID => in_data_B_0_TVALID,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_101\ is
  port (
    in_data_B_6_TLAST_int : out STD_LOGIC;
    in_data_B_6_TVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    in_data_B_6_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_101\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_101\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_101\ is
  signal cdata : STD_LOGIC_VECTOR ( 0 to 0 );
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_501\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_6_TLAST(0) => in_data_B_6_TLAST(0),
      in_data_B_6_TVALID => in_data_B_6_TVALID,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_502\
     port map (
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_6_TLAST_int => in_data_B_6_TLAST_int,
      in_data_B_6_TVALID => in_data_B_6_TVALID,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_103\ is
  port (
    in_data_B_6_TUSER_int : out STD_LOGIC;
    in_data_B_6_TVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    in_data_B_6_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_103\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_103\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_103\ is
  signal cdata : STD_LOGIC_VECTOR ( 0 to 0 );
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_497\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_6_TUSER(0) => in_data_B_6_TUSER(0),
      in_data_B_6_TVALID => in_data_B_6_TVALID,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_498\
     port map (
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_6_TUSER_int => in_data_B_6_TUSER_int,
      in_data_B_6_TVALID => in_data_B_6_TVALID,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_105\ is
  port (
    in_data_B_7_TDEST_int : out STD_LOGIC;
    in_data_B_7_TVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    in_data_B_7_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_105\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_105\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_105\ is
  signal cdata : STD_LOGIC_VECTOR ( 0 to 0 );
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_493\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_7_TDEST(0) => in_data_B_7_TDEST(0),
      in_data_B_7_TVALID => in_data_B_7_TVALID,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_494\
     port map (
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_7_TDEST_int => in_data_B_7_TDEST_int,
      in_data_B_7_TVALID => in_data_B_7_TVALID,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_106\ is
  port (
    in_data_B_7_TID_int : out STD_LOGIC;
    in_data_B_7_TVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    in_data_B_7_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_106\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_106\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_106\ is
  signal cdata : STD_LOGIC_VECTOR ( 0 to 0 );
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_491\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_7_TID(0) => in_data_B_7_TID(0),
      in_data_B_7_TVALID => in_data_B_7_TVALID,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_492\
     port map (
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_7_TID_int => in_data_B_7_TID_int,
      in_data_B_7_TVALID => in_data_B_7_TVALID,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_108\ is
  port (
    in_data_B_7_TLAST_int : out STD_LOGIC;
    in_data_B_7_TVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    in_data_B_7_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_108\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_108\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_108\ is
  signal cdata : STD_LOGIC_VECTOR ( 0 to 0 );
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_487\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_7_TLAST(0) => in_data_B_7_TLAST(0),
      in_data_B_7_TVALID => in_data_B_7_TVALID,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_488\
     port map (
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_7_TLAST_int => in_data_B_7_TLAST_int,
      in_data_B_7_TVALID => in_data_B_7_TVALID,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_110\ is
  port (
    in_data_B_7_TUSER_int : out STD_LOGIC;
    in_data_B_7_TVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    in_data_B_7_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_110\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_110\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_110\ is
  signal cdata : STD_LOGIC_VECTOR ( 0 to 0 );
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_483\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_7_TUSER(0) => in_data_B_7_TUSER(0),
      in_data_B_7_TVALID => in_data_B_7_TVALID,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_484\
     port map (
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_7_TUSER_int => in_data_B_7_TUSER_int,
      in_data_B_7_TVALID => in_data_B_7_TVALID,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_112\ is
  port (
    in_data_B_8_TDEST_int : out STD_LOGIC;
    in_data_B_8_TVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    in_data_B_8_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_112\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_112\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_112\ is
  signal cdata : STD_LOGIC_VECTOR ( 0 to 0 );
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_479\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_8_TDEST(0) => in_data_B_8_TDEST(0),
      in_data_B_8_TVALID => in_data_B_8_TVALID,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_480\
     port map (
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_8_TDEST_int => in_data_B_8_TDEST_int,
      in_data_B_8_TVALID => in_data_B_8_TVALID,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_113\ is
  port (
    in_data_B_8_TID_int : out STD_LOGIC;
    in_data_B_8_TVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    in_data_B_8_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_113\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_113\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_113\ is
  signal cdata : STD_LOGIC_VECTOR ( 0 to 0 );
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_477\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_8_TID(0) => in_data_B_8_TID(0),
      in_data_B_8_TVALID => in_data_B_8_TVALID,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_478\
     port map (
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_8_TID_int => in_data_B_8_TID_int,
      in_data_B_8_TVALID => in_data_B_8_TVALID,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_115\ is
  port (
    in_data_B_8_TLAST_int : out STD_LOGIC;
    in_data_B_8_TVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    in_data_B_8_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_115\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_115\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_115\ is
  signal cdata : STD_LOGIC_VECTOR ( 0 to 0 );
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_473\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_8_TLAST(0) => in_data_B_8_TLAST(0),
      in_data_B_8_TVALID => in_data_B_8_TVALID,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_474\
     port map (
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_8_TLAST_int => in_data_B_8_TLAST_int,
      in_data_B_8_TVALID => in_data_B_8_TVALID,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_117\ is
  port (
    in_data_B_8_TUSER_int : out STD_LOGIC;
    in_data_B_8_TVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    in_data_B_8_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_117\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_117\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_117\ is
  signal cdata : STD_LOGIC_VECTOR ( 0 to 0 );
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_469\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_8_TUSER(0) => in_data_B_8_TUSER(0),
      in_data_B_8_TVALID => in_data_B_8_TVALID,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_470\
     port map (
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_8_TUSER_int => in_data_B_8_TUSER_int,
      in_data_B_8_TVALID => in_data_B_8_TVALID,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_119\ is
  port (
    in_data_B_9_TDEST_int : out STD_LOGIC;
    in_data_B_9_TVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    in_data_B_9_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_119\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_119\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_119\ is
  signal cdata : STD_LOGIC_VECTOR ( 0 to 0 );
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_465\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_9_TDEST(0) => in_data_B_9_TDEST(0),
      in_data_B_9_TVALID => in_data_B_9_TVALID,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_466\
     port map (
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_9_TDEST_int => in_data_B_9_TDEST_int,
      in_data_B_9_TVALID => in_data_B_9_TVALID,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_120\ is
  port (
    in_data_B_9_TID_int : out STD_LOGIC;
    in_data_B_9_TVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    in_data_B_9_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_120\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_120\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_120\ is
  signal cdata : STD_LOGIC_VECTOR ( 0 to 0 );
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_463\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_9_TID(0) => in_data_B_9_TID(0),
      in_data_B_9_TVALID => in_data_B_9_TVALID,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_464\
     port map (
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_9_TID_int => in_data_B_9_TID_int,
      in_data_B_9_TVALID => in_data_B_9_TVALID,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_122\ is
  port (
    in_data_B_9_TLAST_int : out STD_LOGIC;
    in_data_B_9_TVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    in_data_B_9_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_122\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_122\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_122\ is
  signal cdata : STD_LOGIC_VECTOR ( 0 to 0 );
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_459\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_9_TLAST(0) => in_data_B_9_TLAST(0),
      in_data_B_9_TVALID => in_data_B_9_TVALID,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_460\
     port map (
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_9_TLAST_int => in_data_B_9_TLAST_int,
      in_data_B_9_TVALID => in_data_B_9_TVALID,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_124\ is
  port (
    in_data_B_9_TUSER_int : out STD_LOGIC;
    in_data_B_9_TVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    in_data_B_9_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_124\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_124\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_124\ is
  signal cdata : STD_LOGIC_VECTOR ( 0 to 0 );
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_455\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_9_TUSER(0) => in_data_B_9_TUSER(0),
      in_data_B_9_TVALID => in_data_B_9_TVALID,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_456\
     port map (
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_9_TUSER_int => in_data_B_9_TUSER_int,
      in_data_B_9_TVALID => in_data_B_9_TVALID,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_126\ is
  port (
    out_data_0_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_0_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    in_data_B_0_dest_V_s_reg_2464 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_126\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_126\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_126\ is
  signal ibuf_inst_n_2 : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_451\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in_data_B_0_dest_V_s_reg_2464 => in_data_B_0_dest_V_s_reg_2464,
      \ireg_reg[0]_0\ => ibuf_inst_n_2,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TREADY => out_data_0_TREADY,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_452\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_0_dest_V_s_reg_2464 => in_data_B_0_dest_V_s_reg_2464,
      \odata_reg[0]_0\ => ibuf_inst_n_2,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TDEST(0) => out_data_0_TDEST(0),
      out_data_0_TREADY => out_data_0_TREADY,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_127\ is
  port (
    out_data_0_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_0_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    in_data_B_0_id_V_tm_reg_2459 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_127\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_127\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_127\ is
  signal ibuf_inst_n_2 : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_449\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in_data_B_0_id_V_tm_reg_2459 => in_data_B_0_id_V_tm_reg_2459,
      \ireg_reg[0]_0\ => ibuf_inst_n_2,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TREADY => out_data_0_TREADY,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_450\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_0_id_V_tm_reg_2459 => in_data_B_0_id_V_tm_reg_2459,
      \odata_reg[0]_0\ => ibuf_inst_n_2,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TID(0) => out_data_0_TID(0),
      out_data_0_TREADY => out_data_0_TREADY,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_129\ is
  port (
    out_data_0_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_0_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    in_data_B_0_last_V_s_reg_2454 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_129\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_129\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_129\ is
  signal ibuf_inst_n_2 : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_445\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in_data_B_0_last_V_s_reg_2454 => in_data_B_0_last_V_s_reg_2454,
      \ireg_reg[0]_0\ => ibuf_inst_n_2,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TREADY => out_data_0_TREADY,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_446\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_0_last_V_s_reg_2454 => in_data_B_0_last_V_s_reg_2454,
      \odata_reg[0]_0\ => ibuf_inst_n_2,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TLAST(0) => out_data_0_TLAST(0),
      out_data_0_TREADY => out_data_0_TREADY,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_131\ is
  port (
    out_data_0_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_0_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    in_data_B_0_user_V_s_reg_2449 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_131\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_131\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_131\ is
  signal ibuf_inst_n_2 : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_441\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in_data_B_0_user_V_s_reg_2449 => in_data_B_0_user_V_s_reg_2449,
      \ireg_reg[0]_0\ => ibuf_inst_n_2,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TREADY => out_data_0_TREADY,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_442\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_0_user_V_s_reg_2449 => in_data_B_0_user_V_s_reg_2449,
      \odata_reg[0]_0\ => ibuf_inst_n_2,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TREADY => out_data_0_TREADY,
      out_data_0_TUSER(0) => out_data_0_TUSER(0),
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_133\ is
  port (
    out_data_10_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_10_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    in_data_B_10_dest_V_1_reg_2814 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_133\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_133\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_133\ is
  signal ibuf_inst_n_2 : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_437\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in_data_B_10_dest_V_1_reg_2814 => in_data_B_10_dest_V_1_reg_2814,
      \ireg_reg[0]_0\ => ibuf_inst_n_2,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_10_TREADY => out_data_10_TREADY,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_438\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_10_dest_V_1_reg_2814 => in_data_B_10_dest_V_1_reg_2814,
      \odata_reg[0]_0\ => ibuf_inst_n_2,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_10_TDEST(0) => out_data_10_TDEST(0),
      out_data_10_TREADY => out_data_10_TREADY,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_134\ is
  port (
    out_data_10_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_10_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    in_data_B_10_id_V_t_reg_2809 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_134\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_134\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_134\ is
  signal ibuf_inst_n_2 : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_435\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in_data_B_10_id_V_t_reg_2809 => in_data_B_10_id_V_t_reg_2809,
      \ireg_reg[0]_0\ => ibuf_inst_n_2,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_10_TREADY => out_data_10_TREADY,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_436\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_10_id_V_t_reg_2809 => in_data_B_10_id_V_t_reg_2809,
      \odata_reg[0]_0\ => ibuf_inst_n_2,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_10_TID(0) => out_data_10_TID(0),
      out_data_10_TREADY => out_data_10_TREADY,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_136\ is
  port (
    out_data_10_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_10_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    in_data_B_10_last_V_1_reg_2804 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_136\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_136\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_136\ is
  signal ibuf_inst_n_2 : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_431\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in_data_B_10_last_V_1_reg_2804 => in_data_B_10_last_V_1_reg_2804,
      \ireg_reg[0]_0\ => ibuf_inst_n_2,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_10_TREADY => out_data_10_TREADY,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_432\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_10_last_V_1_reg_2804 => in_data_B_10_last_V_1_reg_2804,
      \odata_reg[0]_0\ => ibuf_inst_n_2,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_10_TLAST(0) => out_data_10_TLAST(0),
      out_data_10_TREADY => out_data_10_TREADY,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_138\ is
  port (
    out_data_10_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_10_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    in_data_B_10_user_V_1_reg_2799 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_138\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_138\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_138\ is
  signal ibuf_inst_n_2 : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_427\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in_data_B_10_user_V_1_reg_2799 => in_data_B_10_user_V_1_reg_2799,
      \ireg_reg[0]_0\ => ibuf_inst_n_2,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_10_TREADY => out_data_10_TREADY,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_428\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_10_user_V_1_reg_2799 => in_data_B_10_user_V_1_reg_2799,
      \odata_reg[0]_0\ => ibuf_inst_n_2,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_10_TREADY => out_data_10_TREADY,
      out_data_10_TUSER(0) => out_data_10_TUSER(0),
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_140\ is
  port (
    out_data_11_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_11_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    in_data_B_11_dest_V_1_reg_2849 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_140\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_140\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_140\ is
  signal ibuf_inst_n_2 : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_423\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in_data_B_11_dest_V_1_reg_2849 => in_data_B_11_dest_V_1_reg_2849,
      \ireg_reg[0]_0\ => ibuf_inst_n_2,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_11_TREADY => out_data_11_TREADY,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_424\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_11_dest_V_1_reg_2849 => in_data_B_11_dest_V_1_reg_2849,
      \odata_reg[0]_0\ => ibuf_inst_n_2,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_11_TDEST(0) => out_data_11_TDEST(0),
      out_data_11_TREADY => out_data_11_TREADY,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_141\ is
  port (
    out_data_11_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_11_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    in_data_B_11_id_V_t_reg_2844 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_141\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_141\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_141\ is
  signal ibuf_inst_n_2 : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_421\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in_data_B_11_id_V_t_reg_2844 => in_data_B_11_id_V_t_reg_2844,
      \ireg_reg[0]_0\ => ibuf_inst_n_2,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_11_TREADY => out_data_11_TREADY,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_422\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_11_id_V_t_reg_2844 => in_data_B_11_id_V_t_reg_2844,
      \odata_reg[0]_0\ => ibuf_inst_n_2,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_11_TID(0) => out_data_11_TID(0),
      out_data_11_TREADY => out_data_11_TREADY,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_143\ is
  port (
    out_data_11_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_11_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    in_data_B_11_last_V_1_reg_2839 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_143\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_143\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_143\ is
  signal ibuf_inst_n_2 : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_417\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in_data_B_11_last_V_1_reg_2839 => in_data_B_11_last_V_1_reg_2839,
      \ireg_reg[0]_0\ => ibuf_inst_n_2,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_11_TREADY => out_data_11_TREADY,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_418\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_11_last_V_1_reg_2839 => in_data_B_11_last_V_1_reg_2839,
      \odata_reg[0]_0\ => ibuf_inst_n_2,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_11_TLAST(0) => out_data_11_TLAST(0),
      out_data_11_TREADY => out_data_11_TREADY,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_145\ is
  port (
    out_data_11_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_11_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    in_data_B_11_user_V_1_reg_2834 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_145\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_145\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_145\ is
  signal ibuf_inst_n_2 : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_413\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in_data_B_11_user_V_1_reg_2834 => in_data_B_11_user_V_1_reg_2834,
      \ireg_reg[0]_0\ => ibuf_inst_n_2,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_11_TREADY => out_data_11_TREADY,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_414\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_11_user_V_1_reg_2834 => in_data_B_11_user_V_1_reg_2834,
      \odata_reg[0]_0\ => ibuf_inst_n_2,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_11_TREADY => out_data_11_TREADY,
      out_data_11_TUSER(0) => out_data_11_TUSER(0),
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_147\ is
  port (
    out_data_12_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_12_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    in_data_B_12_dest_V_1_reg_2884 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_147\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_147\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_147\ is
  signal ibuf_inst_n_2 : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_409\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in_data_B_12_dest_V_1_reg_2884 => in_data_B_12_dest_V_1_reg_2884,
      \ireg_reg[0]_0\ => ibuf_inst_n_2,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_12_TREADY => out_data_12_TREADY,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_410\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_12_dest_V_1_reg_2884 => in_data_B_12_dest_V_1_reg_2884,
      \odata_reg[0]_0\ => ibuf_inst_n_2,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_12_TDEST(0) => out_data_12_TDEST(0),
      out_data_12_TREADY => out_data_12_TREADY,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_148\ is
  port (
    out_data_12_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_12_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    in_data_B_12_id_V_t_reg_2879 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_148\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_148\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_148\ is
  signal ibuf_inst_n_2 : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_407\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in_data_B_12_id_V_t_reg_2879 => in_data_B_12_id_V_t_reg_2879,
      \ireg_reg[0]_0\ => ibuf_inst_n_2,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_12_TREADY => out_data_12_TREADY,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_408\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_12_id_V_t_reg_2879 => in_data_B_12_id_V_t_reg_2879,
      \odata_reg[0]_0\ => ibuf_inst_n_2,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_12_TID(0) => out_data_12_TID(0),
      out_data_12_TREADY => out_data_12_TREADY,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_150\ is
  port (
    out_data_12_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_12_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    in_data_B_12_last_V_1_reg_2874 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_150\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_150\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_150\ is
  signal ibuf_inst_n_2 : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_403\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in_data_B_12_last_V_1_reg_2874 => in_data_B_12_last_V_1_reg_2874,
      \ireg_reg[0]_0\ => ibuf_inst_n_2,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_12_TREADY => out_data_12_TREADY,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_404\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_12_last_V_1_reg_2874 => in_data_B_12_last_V_1_reg_2874,
      \odata_reg[0]_0\ => ibuf_inst_n_2,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_12_TLAST(0) => out_data_12_TLAST(0),
      out_data_12_TREADY => out_data_12_TREADY,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_152\ is
  port (
    out_data_12_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_12_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    in_data_B_12_user_V_1_reg_2869 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_152\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_152\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_152\ is
  signal ibuf_inst_n_2 : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_399\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in_data_B_12_user_V_1_reg_2869 => in_data_B_12_user_V_1_reg_2869,
      \ireg_reg[0]_0\ => ibuf_inst_n_2,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_12_TREADY => out_data_12_TREADY,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_400\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_12_user_V_1_reg_2869 => in_data_B_12_user_V_1_reg_2869,
      \odata_reg[0]_0\ => ibuf_inst_n_2,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_12_TREADY => out_data_12_TREADY,
      out_data_12_TUSER(0) => out_data_12_TUSER(0),
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_154\ is
  port (
    out_data_13_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_13_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    in_data_B_13_dest_V_1_reg_2919 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_154\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_154\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_154\ is
  signal ibuf_inst_n_2 : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_395\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in_data_B_13_dest_V_1_reg_2919 => in_data_B_13_dest_V_1_reg_2919,
      \ireg_reg[0]_0\ => ibuf_inst_n_2,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_13_TREADY => out_data_13_TREADY,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_396\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_13_dest_V_1_reg_2919 => in_data_B_13_dest_V_1_reg_2919,
      \odata_reg[0]_0\ => ibuf_inst_n_2,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_13_TDEST(0) => out_data_13_TDEST(0),
      out_data_13_TREADY => out_data_13_TREADY,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_155\ is
  port (
    out_data_13_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_13_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    in_data_B_13_id_V_t_reg_2914 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_155\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_155\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_155\ is
  signal ibuf_inst_n_2 : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_393\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in_data_B_13_id_V_t_reg_2914 => in_data_B_13_id_V_t_reg_2914,
      \ireg_reg[0]_0\ => ibuf_inst_n_2,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_13_TREADY => out_data_13_TREADY,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_394\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_13_id_V_t_reg_2914 => in_data_B_13_id_V_t_reg_2914,
      \odata_reg[0]_0\ => ibuf_inst_n_2,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_13_TID(0) => out_data_13_TID(0),
      out_data_13_TREADY => out_data_13_TREADY,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_157\ is
  port (
    out_data_13_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_13_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    in_data_B_13_last_V_1_reg_2909 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_157\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_157\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_157\ is
  signal ibuf_inst_n_2 : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_389\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in_data_B_13_last_V_1_reg_2909 => in_data_B_13_last_V_1_reg_2909,
      \ireg_reg[0]_0\ => ibuf_inst_n_2,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_13_TREADY => out_data_13_TREADY,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_390\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_13_last_V_1_reg_2909 => in_data_B_13_last_V_1_reg_2909,
      \odata_reg[0]_0\ => ibuf_inst_n_2,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_13_TLAST(0) => out_data_13_TLAST(0),
      out_data_13_TREADY => out_data_13_TREADY,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_159\ is
  port (
    out_data_13_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_13_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    in_data_B_13_user_V_1_reg_2904 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_159\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_159\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_159\ is
  signal ibuf_inst_n_2 : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_385\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in_data_B_13_user_V_1_reg_2904 => in_data_B_13_user_V_1_reg_2904,
      \ireg_reg[0]_0\ => ibuf_inst_n_2,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_13_TREADY => out_data_13_TREADY,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_386\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_13_user_V_1_reg_2904 => in_data_B_13_user_V_1_reg_2904,
      \odata_reg[0]_0\ => ibuf_inst_n_2,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_13_TREADY => out_data_13_TREADY,
      out_data_13_TUSER(0) => out_data_13_TUSER(0),
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_16\ is
  port (
    in_data_B_0_TID_int : out STD_LOGIC;
    in_data_B_0_TVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    in_data_B_0_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_16\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_16\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_16\ is
  signal cdata : STD_LOGIC_VECTOR ( 0 to 0 );
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_673\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_0_TID(0) => in_data_B_0_TID(0),
      in_data_B_0_TVALID => in_data_B_0_TVALID,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_674\
     port map (
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_0_TID_int => in_data_B_0_TID_int,
      in_data_B_0_TVALID => in_data_B_0_TVALID,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_161\ is
  port (
    out_data_14_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_14_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    in_data_B_14_dest_V_1_reg_2954 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_161\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_161\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_161\ is
  signal ibuf_inst_n_2 : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_381\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in_data_B_14_dest_V_1_reg_2954 => in_data_B_14_dest_V_1_reg_2954,
      \ireg_reg[0]_0\ => ibuf_inst_n_2,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_14_TREADY => out_data_14_TREADY,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_382\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_14_dest_V_1_reg_2954 => in_data_B_14_dest_V_1_reg_2954,
      \odata_reg[0]_0\ => ibuf_inst_n_2,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_14_TDEST(0) => out_data_14_TDEST(0),
      out_data_14_TREADY => out_data_14_TREADY,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_162\ is
  port (
    out_data_14_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_14_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    in_data_B_14_id_V_t_reg_2949 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_162\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_162\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_162\ is
  signal ibuf_inst_n_2 : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_379\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in_data_B_14_id_V_t_reg_2949 => in_data_B_14_id_V_t_reg_2949,
      \ireg_reg[0]_0\ => ibuf_inst_n_2,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_14_TREADY => out_data_14_TREADY,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_380\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_14_id_V_t_reg_2949 => in_data_B_14_id_V_t_reg_2949,
      \odata_reg[0]_0\ => ibuf_inst_n_2,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_14_TID(0) => out_data_14_TID(0),
      out_data_14_TREADY => out_data_14_TREADY,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_164\ is
  port (
    out_data_14_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_14_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    in_data_B_14_last_V_1_reg_2944 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_164\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_164\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_164\ is
  signal ibuf_inst_n_2 : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_375\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in_data_B_14_last_V_1_reg_2944 => in_data_B_14_last_V_1_reg_2944,
      \ireg_reg[0]_0\ => ibuf_inst_n_2,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_14_TREADY => out_data_14_TREADY,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_376\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_14_last_V_1_reg_2944 => in_data_B_14_last_V_1_reg_2944,
      \odata_reg[0]_0\ => ibuf_inst_n_2,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_14_TLAST(0) => out_data_14_TLAST(0),
      out_data_14_TREADY => out_data_14_TREADY,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_166\ is
  port (
    out_data_14_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_14_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    in_data_B_14_user_V_1_reg_2939 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_166\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_166\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_166\ is
  signal ibuf_inst_n_2 : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_371\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in_data_B_14_user_V_1_reg_2939 => in_data_B_14_user_V_1_reg_2939,
      \ireg_reg[0]_0\ => ibuf_inst_n_2,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_14_TREADY => out_data_14_TREADY,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_372\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_14_user_V_1_reg_2939 => in_data_B_14_user_V_1_reg_2939,
      \odata_reg[0]_0\ => ibuf_inst_n_2,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_14_TREADY => out_data_14_TREADY,
      out_data_14_TUSER(0) => out_data_14_TUSER(0),
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_168\ is
  port (
    out_data_15_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_15_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    in_data_B_15_dest_V_1_reg_2989 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_168\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_168\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_168\ is
  signal ibuf_inst_n_2 : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_367\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in_data_B_15_dest_V_1_reg_2989 => in_data_B_15_dest_V_1_reg_2989,
      \ireg_reg[0]_0\ => ibuf_inst_n_2,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_15_TREADY => out_data_15_TREADY,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_368\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_15_dest_V_1_reg_2989 => in_data_B_15_dest_V_1_reg_2989,
      \odata_reg[0]_0\ => ibuf_inst_n_2,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_15_TDEST(0) => out_data_15_TDEST(0),
      out_data_15_TREADY => out_data_15_TREADY,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_169\ is
  port (
    out_data_15_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_15_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    in_data_B_15_id_V_t_reg_2984 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_169\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_169\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_169\ is
  signal ibuf_inst_n_2 : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_365\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in_data_B_15_id_V_t_reg_2984 => in_data_B_15_id_V_t_reg_2984,
      \ireg_reg[0]_0\ => ibuf_inst_n_2,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_15_TREADY => out_data_15_TREADY,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_366\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_15_id_V_t_reg_2984 => in_data_B_15_id_V_t_reg_2984,
      \odata_reg[0]_0\ => ibuf_inst_n_2,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_15_TID(0) => out_data_15_TID(0),
      out_data_15_TREADY => out_data_15_TREADY,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_17\ is
  port (
    in_data_B_0_TLAST_int : out STD_LOGIC;
    in_data_B_0_TVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    in_data_B_0_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_17\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_17\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_17\ is
  signal cdata : STD_LOGIC_VECTOR ( 0 to 0 );
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_669\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_0_TLAST(0) => in_data_B_0_TLAST(0),
      in_data_B_0_TVALID => in_data_B_0_TVALID,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_670\
     port map (
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_0_TLAST_int => in_data_B_0_TLAST_int,
      in_data_B_0_TVALID => in_data_B_0_TVALID,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_171\ is
  port (
    out_data_15_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_15_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    in_data_B_15_last_V_1_reg_2979 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_171\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_171\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_171\ is
  signal ibuf_inst_n_2 : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_361\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in_data_B_15_last_V_1_reg_2979 => in_data_B_15_last_V_1_reg_2979,
      \ireg_reg[0]_0\ => ibuf_inst_n_2,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_15_TREADY => out_data_15_TREADY,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_362\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_15_last_V_1_reg_2979 => in_data_B_15_last_V_1_reg_2979,
      \odata_reg[0]_0\ => ibuf_inst_n_2,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_15_TLAST(0) => out_data_15_TLAST(0),
      out_data_15_TREADY => out_data_15_TREADY,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_173\ is
  port (
    out_data_15_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_15_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    in_data_B_15_user_V_1_reg_2974 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_173\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_173\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_173\ is
  signal ibuf_inst_n_2 : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_357\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in_data_B_15_user_V_1_reg_2974 => in_data_B_15_user_V_1_reg_2974,
      \ireg_reg[0]_0\ => ibuf_inst_n_2,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_15_TREADY => out_data_15_TREADY,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_358\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_15_user_V_1_reg_2974 => in_data_B_15_user_V_1_reg_2974,
      \odata_reg[0]_0\ => ibuf_inst_n_2,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_15_TREADY => out_data_15_TREADY,
      out_data_15_TUSER(0) => out_data_15_TUSER(0),
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_175\ is
  port (
    out_data_1_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_1_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    in_data_B_1_dest_V_s_reg_2499 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_175\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_175\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_175\ is
  signal ibuf_inst_n_2 : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_353\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in_data_B_1_dest_V_s_reg_2499 => in_data_B_1_dest_V_s_reg_2499,
      \ireg_reg[0]_0\ => ibuf_inst_n_2,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_1_TREADY => out_data_1_TREADY,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_354\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_1_dest_V_s_reg_2499 => in_data_B_1_dest_V_s_reg_2499,
      \odata_reg[0]_0\ => ibuf_inst_n_2,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_1_TDEST(0) => out_data_1_TDEST(0),
      out_data_1_TREADY => out_data_1_TREADY,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_176\ is
  port (
    out_data_1_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_1_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    in_data_B_1_id_V_tm_reg_2494 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_176\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_176\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_176\ is
  signal ibuf_inst_n_2 : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_351\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in_data_B_1_id_V_tm_reg_2494 => in_data_B_1_id_V_tm_reg_2494,
      \ireg_reg[0]_0\ => ibuf_inst_n_2,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_1_TREADY => out_data_1_TREADY,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_352\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_1_id_V_tm_reg_2494 => in_data_B_1_id_V_tm_reg_2494,
      \odata_reg[0]_0\ => ibuf_inst_n_2,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_1_TID(0) => out_data_1_TID(0),
      out_data_1_TREADY => out_data_1_TREADY,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_178\ is
  port (
    out_data_1_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_1_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    in_data_B_1_last_V_s_reg_2489 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_178\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_178\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_178\ is
  signal ibuf_inst_n_2 : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_347\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in_data_B_1_last_V_s_reg_2489 => in_data_B_1_last_V_s_reg_2489,
      \ireg_reg[0]_0\ => ibuf_inst_n_2,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_1_TREADY => out_data_1_TREADY,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_348\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_1_last_V_s_reg_2489 => in_data_B_1_last_V_s_reg_2489,
      \odata_reg[0]_0\ => ibuf_inst_n_2,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_1_TLAST(0) => out_data_1_TLAST(0),
      out_data_1_TREADY => out_data_1_TREADY,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_180\ is
  port (
    out_data_1_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_1_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    in_data_B_1_user_V_s_reg_2484 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_180\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_180\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_180\ is
  signal ibuf_inst_n_2 : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_343\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in_data_B_1_user_V_s_reg_2484 => in_data_B_1_user_V_s_reg_2484,
      \ireg_reg[0]_0\ => ibuf_inst_n_2,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_1_TREADY => out_data_1_TREADY,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_344\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_1_user_V_s_reg_2484 => in_data_B_1_user_V_s_reg_2484,
      \odata_reg[0]_0\ => ibuf_inst_n_2,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_1_TREADY => out_data_1_TREADY,
      out_data_1_TUSER(0) => out_data_1_TUSER(0),
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_182\ is
  port (
    out_data_2_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_2_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    in_data_B_2_dest_V_s_reg_2534 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_182\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_182\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_182\ is
  signal ibuf_inst_n_2 : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_339\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in_data_B_2_dest_V_s_reg_2534 => in_data_B_2_dest_V_s_reg_2534,
      \ireg_reg[0]_0\ => ibuf_inst_n_2,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_2_TREADY => out_data_2_TREADY,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_340\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_2_dest_V_s_reg_2534 => in_data_B_2_dest_V_s_reg_2534,
      \odata_reg[0]_0\ => ibuf_inst_n_2,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_2_TDEST(0) => out_data_2_TDEST(0),
      out_data_2_TREADY => out_data_2_TREADY,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_183\ is
  port (
    out_data_2_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_2_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    in_data_B_2_id_V_tm_reg_2529 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_183\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_183\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_183\ is
  signal ibuf_inst_n_2 : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_337\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in_data_B_2_id_V_tm_reg_2529 => in_data_B_2_id_V_tm_reg_2529,
      \ireg_reg[0]_0\ => ibuf_inst_n_2,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_2_TREADY => out_data_2_TREADY,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_338\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_2_id_V_tm_reg_2529 => in_data_B_2_id_V_tm_reg_2529,
      \odata_reg[0]_0\ => ibuf_inst_n_2,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_2_TID(0) => out_data_2_TID(0),
      out_data_2_TREADY => out_data_2_TREADY,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_185\ is
  port (
    out_data_2_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_2_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    in_data_B_2_last_V_s_reg_2524 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_185\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_185\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_185\ is
  signal ibuf_inst_n_2 : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_333\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in_data_B_2_last_V_s_reg_2524 => in_data_B_2_last_V_s_reg_2524,
      \ireg_reg[0]_0\ => ibuf_inst_n_2,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_2_TREADY => out_data_2_TREADY,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_334\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_2_last_V_s_reg_2524 => in_data_B_2_last_V_s_reg_2524,
      \odata_reg[0]_0\ => ibuf_inst_n_2,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_2_TLAST(0) => out_data_2_TLAST(0),
      out_data_2_TREADY => out_data_2_TREADY,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_187\ is
  port (
    out_data_2_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_2_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    in_data_B_2_user_V_s_reg_2519 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_187\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_187\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_187\ is
  signal ibuf_inst_n_2 : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_329\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in_data_B_2_user_V_s_reg_2519 => in_data_B_2_user_V_s_reg_2519,
      \ireg_reg[0]_0\ => ibuf_inst_n_2,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_2_TREADY => out_data_2_TREADY,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_330\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_2_user_V_s_reg_2519 => in_data_B_2_user_V_s_reg_2519,
      \odata_reg[0]_0\ => ibuf_inst_n_2,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_2_TREADY => out_data_2_TREADY,
      out_data_2_TUSER(0) => out_data_2_TUSER(0),
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_189\ is
  port (
    out_data_3_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_3_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    in_data_B_3_dest_V_s_reg_2569 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_189\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_189\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_189\ is
  signal ibuf_inst_n_2 : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_325\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in_data_B_3_dest_V_s_reg_2569 => in_data_B_3_dest_V_s_reg_2569,
      \ireg_reg[0]_0\ => ibuf_inst_n_2,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_3_TREADY => out_data_3_TREADY,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_326\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_3_dest_V_s_reg_2569 => in_data_B_3_dest_V_s_reg_2569,
      \odata_reg[0]_0\ => ibuf_inst_n_2,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_3_TDEST(0) => out_data_3_TDEST(0),
      out_data_3_TREADY => out_data_3_TREADY,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_19\ is
  port (
    in_data_B_0_TUSER_int : out STD_LOGIC;
    in_data_B_0_TVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    in_data_B_0_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_19\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_19\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_19\ is
  signal cdata : STD_LOGIC_VECTOR ( 0 to 0 );
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_665\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_0_TUSER(0) => in_data_B_0_TUSER(0),
      in_data_B_0_TVALID => in_data_B_0_TVALID,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_666\
     port map (
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_0_TUSER_int => in_data_B_0_TUSER_int,
      in_data_B_0_TVALID => in_data_B_0_TVALID,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_190\ is
  port (
    out_data_3_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_3_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    in_data_B_3_id_V_tm_reg_2564 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_190\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_190\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_190\ is
  signal ibuf_inst_n_2 : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_323\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in_data_B_3_id_V_tm_reg_2564 => in_data_B_3_id_V_tm_reg_2564,
      \ireg_reg[0]_0\ => ibuf_inst_n_2,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_3_TREADY => out_data_3_TREADY,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_324\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_3_id_V_tm_reg_2564 => in_data_B_3_id_V_tm_reg_2564,
      \odata_reg[0]_0\ => ibuf_inst_n_2,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_3_TID(0) => out_data_3_TID(0),
      out_data_3_TREADY => out_data_3_TREADY,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_192\ is
  port (
    out_data_3_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_3_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    in_data_B_3_last_V_s_reg_2559 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_192\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_192\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_192\ is
  signal ibuf_inst_n_2 : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_319\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in_data_B_3_last_V_s_reg_2559 => in_data_B_3_last_V_s_reg_2559,
      \ireg_reg[0]_0\ => ibuf_inst_n_2,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_3_TREADY => out_data_3_TREADY,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_320\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_3_last_V_s_reg_2559 => in_data_B_3_last_V_s_reg_2559,
      \odata_reg[0]_0\ => ibuf_inst_n_2,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_3_TLAST(0) => out_data_3_TLAST(0),
      out_data_3_TREADY => out_data_3_TREADY,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_194\ is
  port (
    out_data_3_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_3_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    in_data_B_3_user_V_s_reg_2554 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_194\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_194\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_194\ is
  signal ibuf_inst_n_2 : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_315\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in_data_B_3_user_V_s_reg_2554 => in_data_B_3_user_V_s_reg_2554,
      \ireg_reg[0]_0\ => ibuf_inst_n_2,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_3_TREADY => out_data_3_TREADY,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_316\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_3_user_V_s_reg_2554 => in_data_B_3_user_V_s_reg_2554,
      \odata_reg[0]_0\ => ibuf_inst_n_2,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_3_TREADY => out_data_3_TREADY,
      out_data_3_TUSER(0) => out_data_3_TUSER(0),
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_196\ is
  port (
    out_data_4_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_4_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    in_data_B_4_dest_V_s_reg_2604 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_196\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_196\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_196\ is
  signal ibuf_inst_n_2 : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_311\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in_data_B_4_dest_V_s_reg_2604 => in_data_B_4_dest_V_s_reg_2604,
      \ireg_reg[0]_0\ => ibuf_inst_n_2,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_4_TREADY => out_data_4_TREADY,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_312\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_4_dest_V_s_reg_2604 => in_data_B_4_dest_V_s_reg_2604,
      \odata_reg[0]_0\ => ibuf_inst_n_2,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_4_TDEST(0) => out_data_4_TDEST(0),
      out_data_4_TREADY => out_data_4_TREADY,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_197\ is
  port (
    out_data_4_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_4_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    in_data_B_4_id_V_tm_reg_2599 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_197\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_197\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_197\ is
  signal ibuf_inst_n_2 : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_309\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in_data_B_4_id_V_tm_reg_2599 => in_data_B_4_id_V_tm_reg_2599,
      \ireg_reg[0]_0\ => ibuf_inst_n_2,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_4_TREADY => out_data_4_TREADY,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_310\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_4_id_V_tm_reg_2599 => in_data_B_4_id_V_tm_reg_2599,
      \odata_reg[0]_0\ => ibuf_inst_n_2,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_4_TID(0) => out_data_4_TID(0),
      out_data_4_TREADY => out_data_4_TREADY,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_199\ is
  port (
    out_data_4_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_4_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    in_data_B_4_last_V_s_reg_2594 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_199\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_199\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_199\ is
  signal ibuf_inst_n_2 : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_305\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in_data_B_4_last_V_s_reg_2594 => in_data_B_4_last_V_s_reg_2594,
      \ireg_reg[0]_0\ => ibuf_inst_n_2,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_4_TREADY => out_data_4_TREADY,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_306\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_4_last_V_s_reg_2594 => in_data_B_4_last_V_s_reg_2594,
      \odata_reg[0]_0\ => ibuf_inst_n_2,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_4_TLAST(0) => out_data_4_TLAST(0),
      out_data_4_TREADY => out_data_4_TREADY,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_201\ is
  port (
    out_data_4_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_4_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    in_data_B_4_user_V_s_reg_2589 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_201\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_201\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_201\ is
  signal ibuf_inst_n_2 : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_301\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in_data_B_4_user_V_s_reg_2589 => in_data_B_4_user_V_s_reg_2589,
      \ireg_reg[0]_0\ => ibuf_inst_n_2,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_4_TREADY => out_data_4_TREADY,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_302\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_4_user_V_s_reg_2589 => in_data_B_4_user_V_s_reg_2589,
      \odata_reg[0]_0\ => ibuf_inst_n_2,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_4_TREADY => out_data_4_TREADY,
      out_data_4_TUSER(0) => out_data_4_TUSER(0),
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_203\ is
  port (
    out_data_5_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_5_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    in_data_B_5_dest_V_s_reg_2639 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_203\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_203\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_203\ is
  signal ibuf_inst_n_2 : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_297\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in_data_B_5_dest_V_s_reg_2639 => in_data_B_5_dest_V_s_reg_2639,
      \ireg_reg[0]_0\ => ibuf_inst_n_2,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_5_TREADY => out_data_5_TREADY,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_298\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_5_dest_V_s_reg_2639 => in_data_B_5_dest_V_s_reg_2639,
      \odata_reg[0]_0\ => ibuf_inst_n_2,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_5_TDEST(0) => out_data_5_TDEST(0),
      out_data_5_TREADY => out_data_5_TREADY,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_204\ is
  port (
    out_data_5_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_5_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    in_data_B_5_id_V_tm_reg_2634 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_204\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_204\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_204\ is
  signal ibuf_inst_n_2 : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_295\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in_data_B_5_id_V_tm_reg_2634 => in_data_B_5_id_V_tm_reg_2634,
      \ireg_reg[0]_0\ => ibuf_inst_n_2,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_5_TREADY => out_data_5_TREADY,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_296\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_5_id_V_tm_reg_2634 => in_data_B_5_id_V_tm_reg_2634,
      \odata_reg[0]_0\ => ibuf_inst_n_2,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_5_TID(0) => out_data_5_TID(0),
      out_data_5_TREADY => out_data_5_TREADY,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_206\ is
  port (
    out_data_5_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_5_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    in_data_B_5_last_V_s_reg_2629 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_206\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_206\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_206\ is
  signal ibuf_inst_n_2 : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_291\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in_data_B_5_last_V_s_reg_2629 => in_data_B_5_last_V_s_reg_2629,
      \ireg_reg[0]_0\ => ibuf_inst_n_2,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_5_TREADY => out_data_5_TREADY,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_292\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_5_last_V_s_reg_2629 => in_data_B_5_last_V_s_reg_2629,
      \odata_reg[0]_0\ => ibuf_inst_n_2,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_5_TLAST(0) => out_data_5_TLAST(0),
      out_data_5_TREADY => out_data_5_TREADY,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_208\ is
  port (
    out_data_5_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_5_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    in_data_B_5_user_V_s_reg_2624 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_208\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_208\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_208\ is
  signal ibuf_inst_n_2 : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_287\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in_data_B_5_user_V_s_reg_2624 => in_data_B_5_user_V_s_reg_2624,
      \ireg_reg[0]_0\ => ibuf_inst_n_2,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_5_TREADY => out_data_5_TREADY,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_288\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_5_user_V_s_reg_2624 => in_data_B_5_user_V_s_reg_2624,
      \odata_reg[0]_0\ => ibuf_inst_n_2,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_5_TREADY => out_data_5_TREADY,
      out_data_5_TUSER(0) => out_data_5_TUSER(0),
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_21\ is
  port (
    in_data_B_10_TDEST_int : out STD_LOGIC;
    in_data_B_10_TVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    in_data_B_10_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_21\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_21\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_21\ is
  signal cdata : STD_LOGIC_VECTOR ( 0 to 0 );
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_661\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_10_TDEST(0) => in_data_B_10_TDEST(0),
      in_data_B_10_TVALID => in_data_B_10_TVALID,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_662\
     port map (
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_10_TDEST_int => in_data_B_10_TDEST_int,
      in_data_B_10_TVALID => in_data_B_10_TVALID,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_210\ is
  port (
    out_data_6_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_6_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    in_data_B_6_dest_V_s_reg_2674 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_210\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_210\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_210\ is
  signal ibuf_inst_n_2 : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_283\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in_data_B_6_dest_V_s_reg_2674 => in_data_B_6_dest_V_s_reg_2674,
      \ireg_reg[0]_0\ => ibuf_inst_n_2,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_6_TREADY => out_data_6_TREADY,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_284\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_6_dest_V_s_reg_2674 => in_data_B_6_dest_V_s_reg_2674,
      \odata_reg[0]_0\ => ibuf_inst_n_2,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_6_TDEST(0) => out_data_6_TDEST(0),
      out_data_6_TREADY => out_data_6_TREADY,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_211\ is
  port (
    out_data_6_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_6_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    in_data_B_6_id_V_tm_reg_2669 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_211\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_211\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_211\ is
  signal ibuf_inst_n_2 : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_281\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in_data_B_6_id_V_tm_reg_2669 => in_data_B_6_id_V_tm_reg_2669,
      \ireg_reg[0]_0\ => ibuf_inst_n_2,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_6_TREADY => out_data_6_TREADY,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_282\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_6_id_V_tm_reg_2669 => in_data_B_6_id_V_tm_reg_2669,
      \odata_reg[0]_0\ => ibuf_inst_n_2,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_6_TID(0) => out_data_6_TID(0),
      out_data_6_TREADY => out_data_6_TREADY,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_213\ is
  port (
    out_data_6_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_6_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    in_data_B_6_last_V_s_reg_2664 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_213\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_213\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_213\ is
  signal ibuf_inst_n_2 : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_277\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in_data_B_6_last_V_s_reg_2664 => in_data_B_6_last_V_s_reg_2664,
      \ireg_reg[0]_0\ => ibuf_inst_n_2,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_6_TREADY => out_data_6_TREADY,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_278\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_6_last_V_s_reg_2664 => in_data_B_6_last_V_s_reg_2664,
      \odata_reg[0]_0\ => ibuf_inst_n_2,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_6_TLAST(0) => out_data_6_TLAST(0),
      out_data_6_TREADY => out_data_6_TREADY,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_215\ is
  port (
    out_data_6_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_6_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    in_data_B_6_user_V_s_reg_2659 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_215\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_215\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_215\ is
  signal ibuf_inst_n_2 : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_273\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in_data_B_6_user_V_s_reg_2659 => in_data_B_6_user_V_s_reg_2659,
      \ireg_reg[0]_0\ => ibuf_inst_n_2,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_6_TREADY => out_data_6_TREADY,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_274\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_6_user_V_s_reg_2659 => in_data_B_6_user_V_s_reg_2659,
      \odata_reg[0]_0\ => ibuf_inst_n_2,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_6_TREADY => out_data_6_TREADY,
      out_data_6_TUSER(0) => out_data_6_TUSER(0),
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_217\ is
  port (
    out_data_7_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_7_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    in_data_B_7_dest_V_s_reg_2709 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_217\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_217\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_217\ is
  signal ibuf_inst_n_2 : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_269\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in_data_B_7_dest_V_s_reg_2709 => in_data_B_7_dest_V_s_reg_2709,
      \ireg_reg[0]_0\ => ibuf_inst_n_2,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_7_TREADY => out_data_7_TREADY,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_270\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_7_dest_V_s_reg_2709 => in_data_B_7_dest_V_s_reg_2709,
      \odata_reg[0]_0\ => ibuf_inst_n_2,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_7_TDEST(0) => out_data_7_TDEST(0),
      out_data_7_TREADY => out_data_7_TREADY,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_218\ is
  port (
    out_data_7_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_7_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    in_data_B_7_id_V_tm_reg_2704 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_218\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_218\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_218\ is
  signal ibuf_inst_n_2 : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_267\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in_data_B_7_id_V_tm_reg_2704 => in_data_B_7_id_V_tm_reg_2704,
      \ireg_reg[0]_0\ => ibuf_inst_n_2,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_7_TREADY => out_data_7_TREADY,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_268\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_7_id_V_tm_reg_2704 => in_data_B_7_id_V_tm_reg_2704,
      \odata_reg[0]_0\ => ibuf_inst_n_2,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_7_TID(0) => out_data_7_TID(0),
      out_data_7_TREADY => out_data_7_TREADY,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_22\ is
  port (
    in_data_B_10_TID_int : out STD_LOGIC;
    in_data_B_10_TVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    in_data_B_10_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_22\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_22\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_22\ is
  signal cdata : STD_LOGIC_VECTOR ( 0 to 0 );
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_659\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_10_TID(0) => in_data_B_10_TID(0),
      in_data_B_10_TVALID => in_data_B_10_TVALID,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_660\
     port map (
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_10_TID_int => in_data_B_10_TID_int,
      in_data_B_10_TVALID => in_data_B_10_TVALID,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_220\ is
  port (
    out_data_7_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_7_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    in_data_B_7_last_V_s_reg_2699 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_220\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_220\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_220\ is
  signal ibuf_inst_n_2 : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_263\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in_data_B_7_last_V_s_reg_2699 => in_data_B_7_last_V_s_reg_2699,
      \ireg_reg[0]_0\ => ibuf_inst_n_2,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_7_TREADY => out_data_7_TREADY,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_264\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_7_last_V_s_reg_2699 => in_data_B_7_last_V_s_reg_2699,
      \odata_reg[0]_0\ => ibuf_inst_n_2,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_7_TLAST(0) => out_data_7_TLAST(0),
      out_data_7_TREADY => out_data_7_TREADY,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_222\ is
  port (
    out_data_7_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_7_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    in_data_B_7_user_V_s_reg_2694 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_222\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_222\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_222\ is
  signal ibuf_inst_n_2 : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_259\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in_data_B_7_user_V_s_reg_2694 => in_data_B_7_user_V_s_reg_2694,
      \ireg_reg[0]_0\ => ibuf_inst_n_2,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_7_TREADY => out_data_7_TREADY,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_260\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_7_user_V_s_reg_2694 => in_data_B_7_user_V_s_reg_2694,
      \odata_reg[0]_0\ => ibuf_inst_n_2,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_7_TREADY => out_data_7_TREADY,
      out_data_7_TUSER(0) => out_data_7_TUSER(0),
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_224\ is
  port (
    out_data_8_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_8_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    in_data_B_8_dest_V_s_reg_2744 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_224\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_224\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_224\ is
  signal ibuf_inst_n_2 : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_255\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in_data_B_8_dest_V_s_reg_2744 => in_data_B_8_dest_V_s_reg_2744,
      \ireg_reg[0]_0\ => ibuf_inst_n_2,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_8_TREADY => out_data_8_TREADY,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_256\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_8_dest_V_s_reg_2744 => in_data_B_8_dest_V_s_reg_2744,
      \odata_reg[0]_0\ => ibuf_inst_n_2,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_8_TDEST(0) => out_data_8_TDEST(0),
      out_data_8_TREADY => out_data_8_TREADY,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_225\ is
  port (
    out_data_8_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_8_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    in_data_B_8_id_V_tm_reg_2739 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_225\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_225\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_225\ is
  signal ibuf_inst_n_2 : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_253\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in_data_B_8_id_V_tm_reg_2739 => in_data_B_8_id_V_tm_reg_2739,
      \ireg_reg[0]_0\ => ibuf_inst_n_2,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_8_TREADY => out_data_8_TREADY,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_254\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_8_id_V_tm_reg_2739 => in_data_B_8_id_V_tm_reg_2739,
      \odata_reg[0]_0\ => ibuf_inst_n_2,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_8_TID(0) => out_data_8_TID(0),
      out_data_8_TREADY => out_data_8_TREADY,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_227\ is
  port (
    out_data_8_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_8_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    in_data_B_8_last_V_s_reg_2734 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_227\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_227\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_227\ is
  signal ibuf_inst_n_2 : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_249\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in_data_B_8_last_V_s_reg_2734 => in_data_B_8_last_V_s_reg_2734,
      \ireg_reg[0]_0\ => ibuf_inst_n_2,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_8_TREADY => out_data_8_TREADY,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_250\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_8_last_V_s_reg_2734 => in_data_B_8_last_V_s_reg_2734,
      \odata_reg[0]_0\ => ibuf_inst_n_2,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_8_TLAST(0) => out_data_8_TLAST(0),
      out_data_8_TREADY => out_data_8_TREADY,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_229\ is
  port (
    out_data_8_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_8_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    in_data_B_8_user_V_s_reg_2729 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_229\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_229\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_229\ is
  signal ibuf_inst_n_2 : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_245\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in_data_B_8_user_V_s_reg_2729 => in_data_B_8_user_V_s_reg_2729,
      \ireg_reg[0]_0\ => ibuf_inst_n_2,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_8_TREADY => out_data_8_TREADY,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_246\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_8_user_V_s_reg_2729 => in_data_B_8_user_V_s_reg_2729,
      \odata_reg[0]_0\ => ibuf_inst_n_2,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_8_TREADY => out_data_8_TREADY,
      out_data_8_TUSER(0) => out_data_8_TUSER(0),
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_231\ is
  port (
    out_data_9_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_9_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    in_data_B_9_dest_V_s_reg_2779 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_231\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_231\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_231\ is
  signal ibuf_inst_n_2 : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_243\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in_data_B_9_dest_V_s_reg_2779 => in_data_B_9_dest_V_s_reg_2779,
      \ireg_reg[0]_0\ => ibuf_inst_n_2,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_9_TREADY => out_data_9_TREADY,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_244\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_9_dest_V_s_reg_2779 => in_data_B_9_dest_V_s_reg_2779,
      \odata_reg[0]_0\ => ibuf_inst_n_2,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_9_TDEST(0) => out_data_9_TDEST(0),
      out_data_9_TREADY => out_data_9_TREADY,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_232\ is
  port (
    out_data_9_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_9_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    in_data_B_9_id_V_tm_reg_2774 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_232\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_232\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_232\ is
  signal ibuf_inst_n_2 : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_241\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in_data_B_9_id_V_tm_reg_2774 => in_data_B_9_id_V_tm_reg_2774,
      \ireg_reg[0]_0\ => ibuf_inst_n_2,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_9_TREADY => out_data_9_TREADY,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_242\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_9_id_V_tm_reg_2774 => in_data_B_9_id_V_tm_reg_2774,
      \odata_reg[0]_0\ => ibuf_inst_n_2,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_9_TID(0) => out_data_9_TID(0),
      out_data_9_TREADY => out_data_9_TREADY,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_234\ is
  port (
    out_data_9_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_9_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    in_data_B_9_last_V_s_reg_2769 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_234\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_234\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_234\ is
  signal ibuf_inst_n_2 : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_237\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in_data_B_9_last_V_s_reg_2769 => in_data_B_9_last_V_s_reg_2769,
      \ireg_reg[0]_0\ => ibuf_inst_n_2,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_9_TREADY => out_data_9_TREADY,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_238\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_9_last_V_s_reg_2769 => in_data_B_9_last_V_s_reg_2769,
      \odata_reg[0]_0\ => ibuf_inst_n_2,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_9_TLAST(0) => out_data_9_TLAST(0),
      out_data_9_TREADY => out_data_9_TREADY,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_236\ is
  port (
    out_data_9_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_9_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_data_0_TVALID_int : in STD_LOGIC;
    in_data_B_9_user_V_s_reg_2764 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_236\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_236\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_236\ is
  signal ibuf_inst_n_2 : STD_LOGIC;
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in_data_B_9_user_V_s_reg_2764 => in_data_B_9_user_V_s_reg_2764,
      \ireg_reg[0]_0\ => ibuf_inst_n_2,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_9_TREADY => out_data_9_TREADY,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_9_user_V_s_reg_2764 => in_data_B_9_user_V_s_reg_2764,
      \odata_reg[0]_0\ => ibuf_inst_n_2,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_9_TREADY => out_data_9_TREADY,
      out_data_9_TUSER(0) => out_data_9_TUSER(0),
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_24\ is
  port (
    in_data_B_10_TLAST_int : out STD_LOGIC;
    in_data_B_10_TVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    in_data_B_10_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_24\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_24\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_24\ is
  signal cdata : STD_LOGIC_VECTOR ( 0 to 0 );
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_655\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_10_TLAST(0) => in_data_B_10_TLAST(0),
      in_data_B_10_TVALID => in_data_B_10_TVALID,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_656\
     port map (
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_10_TLAST_int => in_data_B_10_TLAST_int,
      in_data_B_10_TVALID => in_data_B_10_TVALID,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_26\ is
  port (
    in_data_B_10_TUSER_int : out STD_LOGIC;
    in_data_B_10_TVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    in_data_B_10_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_26\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_26\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_26\ is
  signal cdata : STD_LOGIC_VECTOR ( 0 to 0 );
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_651\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_10_TUSER(0) => in_data_B_10_TUSER(0),
      in_data_B_10_TVALID => in_data_B_10_TVALID,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_652\
     port map (
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_10_TUSER_int => in_data_B_10_TUSER_int,
      in_data_B_10_TVALID => in_data_B_10_TVALID,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_28\ is
  port (
    in_data_B_11_TDEST_int : out STD_LOGIC;
    in_data_B_11_TVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    in_data_B_11_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_28\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_28\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_28\ is
  signal cdata : STD_LOGIC_VECTOR ( 0 to 0 );
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_647\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_11_TDEST(0) => in_data_B_11_TDEST(0),
      in_data_B_11_TVALID => in_data_B_11_TVALID,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_648\
     port map (
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_11_TDEST_int => in_data_B_11_TDEST_int,
      in_data_B_11_TVALID => in_data_B_11_TVALID,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_29\ is
  port (
    in_data_B_11_TID_int : out STD_LOGIC;
    in_data_B_11_TVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    in_data_B_11_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_29\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_29\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_29\ is
  signal cdata : STD_LOGIC_VECTOR ( 0 to 0 );
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_645\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_11_TID(0) => in_data_B_11_TID(0),
      in_data_B_11_TVALID => in_data_B_11_TVALID,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_646\
     port map (
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_11_TID_int => in_data_B_11_TID_int,
      in_data_B_11_TVALID => in_data_B_11_TVALID,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_31\ is
  port (
    in_data_B_11_TLAST_int : out STD_LOGIC;
    in_data_B_11_TVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    in_data_B_11_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_31\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_31\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_31\ is
  signal cdata : STD_LOGIC_VECTOR ( 0 to 0 );
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_641\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_11_TLAST(0) => in_data_B_11_TLAST(0),
      in_data_B_11_TVALID => in_data_B_11_TVALID,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_642\
     port map (
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_11_TLAST_int => in_data_B_11_TLAST_int,
      in_data_B_11_TVALID => in_data_B_11_TVALID,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_33\ is
  port (
    in_data_B_11_TUSER_int : out STD_LOGIC;
    in_data_B_11_TVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    in_data_B_11_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_33\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_33\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_33\ is
  signal cdata : STD_LOGIC_VECTOR ( 0 to 0 );
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_637\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_11_TUSER(0) => in_data_B_11_TUSER(0),
      in_data_B_11_TVALID => in_data_B_11_TVALID,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_638\
     port map (
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_11_TUSER_int => in_data_B_11_TUSER_int,
      in_data_B_11_TVALID => in_data_B_11_TVALID,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_35\ is
  port (
    in_data_B_12_TDEST_int : out STD_LOGIC;
    in_data_B_12_TVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    in_data_B_12_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_35\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_35\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_35\ is
  signal cdata : STD_LOGIC_VECTOR ( 0 to 0 );
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_633\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_12_TDEST(0) => in_data_B_12_TDEST(0),
      in_data_B_12_TVALID => in_data_B_12_TVALID,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_634\
     port map (
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_12_TDEST_int => in_data_B_12_TDEST_int,
      in_data_B_12_TVALID => in_data_B_12_TVALID,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_36\ is
  port (
    in_data_B_12_TID_int : out STD_LOGIC;
    in_data_B_12_TVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    in_data_B_12_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_36\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_36\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_36\ is
  signal cdata : STD_LOGIC_VECTOR ( 0 to 0 );
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_631\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_12_TID(0) => in_data_B_12_TID(0),
      in_data_B_12_TVALID => in_data_B_12_TVALID,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_632\
     port map (
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_12_TID_int => in_data_B_12_TID_int,
      in_data_B_12_TVALID => in_data_B_12_TVALID,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_38\ is
  port (
    in_data_B_12_TLAST_int : out STD_LOGIC;
    in_data_B_12_TVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    in_data_B_12_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_38\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_38\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_38\ is
  signal cdata : STD_LOGIC_VECTOR ( 0 to 0 );
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_627\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_12_TLAST(0) => in_data_B_12_TLAST(0),
      in_data_B_12_TVALID => in_data_B_12_TVALID,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_628\
     port map (
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_12_TLAST_int => in_data_B_12_TLAST_int,
      in_data_B_12_TVALID => in_data_B_12_TVALID,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_40\ is
  port (
    in_data_B_12_TUSER_int : out STD_LOGIC;
    in_data_B_12_TVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    in_data_B_12_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_40\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_40\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_40\ is
  signal cdata : STD_LOGIC_VECTOR ( 0 to 0 );
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_623\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_12_TUSER(0) => in_data_B_12_TUSER(0),
      in_data_B_12_TVALID => in_data_B_12_TVALID,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_624\
     port map (
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_12_TUSER_int => in_data_B_12_TUSER_int,
      in_data_B_12_TVALID => in_data_B_12_TVALID,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_42\ is
  port (
    in_data_B_13_TDEST_int : out STD_LOGIC;
    in_data_B_13_TVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    in_data_B_13_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_42\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_42\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_42\ is
  signal cdata : STD_LOGIC_VECTOR ( 0 to 0 );
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_619\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_13_TDEST(0) => in_data_B_13_TDEST(0),
      in_data_B_13_TVALID => in_data_B_13_TVALID,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_620\
     port map (
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_13_TDEST_int => in_data_B_13_TDEST_int,
      in_data_B_13_TVALID => in_data_B_13_TVALID,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_43\ is
  port (
    in_data_B_13_TID_int : out STD_LOGIC;
    in_data_B_13_TVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    in_data_B_13_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_43\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_43\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_43\ is
  signal cdata : STD_LOGIC_VECTOR ( 0 to 0 );
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_617\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_13_TID(0) => in_data_B_13_TID(0),
      in_data_B_13_TVALID => in_data_B_13_TVALID,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_618\
     port map (
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_13_TID_int => in_data_B_13_TID_int,
      in_data_B_13_TVALID => in_data_B_13_TVALID,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_45\ is
  port (
    in_data_B_13_TLAST_int : out STD_LOGIC;
    in_data_B_13_TVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    in_data_B_13_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_45\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_45\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_45\ is
  signal cdata : STD_LOGIC_VECTOR ( 0 to 0 );
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_613\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_13_TLAST(0) => in_data_B_13_TLAST(0),
      in_data_B_13_TVALID => in_data_B_13_TVALID,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_614\
     port map (
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_13_TLAST_int => in_data_B_13_TLAST_int,
      in_data_B_13_TVALID => in_data_B_13_TVALID,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_47\ is
  port (
    in_data_B_13_TUSER_int : out STD_LOGIC;
    in_data_B_13_TVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    in_data_B_13_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_47\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_47\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_47\ is
  signal cdata : STD_LOGIC_VECTOR ( 0 to 0 );
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_609\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_13_TUSER(0) => in_data_B_13_TUSER(0),
      in_data_B_13_TVALID => in_data_B_13_TVALID,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_610\
     port map (
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_13_TUSER_int => in_data_B_13_TUSER_int,
      in_data_B_13_TVALID => in_data_B_13_TVALID,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_49\ is
  port (
    in_data_B_14_TDEST_int : out STD_LOGIC;
    in_data_B_14_TVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    in_data_B_14_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_49\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_49\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_49\ is
  signal cdata : STD_LOGIC_VECTOR ( 0 to 0 );
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_605\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_14_TDEST(0) => in_data_B_14_TDEST(0),
      in_data_B_14_TVALID => in_data_B_14_TVALID,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_606\
     port map (
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_14_TDEST_int => in_data_B_14_TDEST_int,
      in_data_B_14_TVALID => in_data_B_14_TVALID,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_50\ is
  port (
    in_data_B_14_TID_int : out STD_LOGIC;
    in_data_B_14_TVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    in_data_B_14_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_50\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_50\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_50\ is
  signal cdata : STD_LOGIC_VECTOR ( 0 to 0 );
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_603\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_14_TID(0) => in_data_B_14_TID(0),
      in_data_B_14_TVALID => in_data_B_14_TVALID,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_604\
     port map (
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_14_TID_int => in_data_B_14_TID_int,
      in_data_B_14_TVALID => in_data_B_14_TVALID,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_52\ is
  port (
    in_data_B_14_TLAST_int : out STD_LOGIC;
    in_data_B_14_TVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    in_data_B_14_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_52\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_52\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_52\ is
  signal cdata : STD_LOGIC_VECTOR ( 0 to 0 );
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_599\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_14_TLAST(0) => in_data_B_14_TLAST(0),
      in_data_B_14_TVALID => in_data_B_14_TVALID,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_600\
     port map (
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_14_TLAST_int => in_data_B_14_TLAST_int,
      in_data_B_14_TVALID => in_data_B_14_TVALID,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_54\ is
  port (
    in_data_B_14_TUSER_int : out STD_LOGIC;
    in_data_B_14_TVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    in_data_B_14_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_54\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_54\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_54\ is
  signal cdata : STD_LOGIC_VECTOR ( 0 to 0 );
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_595\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_14_TUSER(0) => in_data_B_14_TUSER(0),
      in_data_B_14_TVALID => in_data_B_14_TVALID,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_596\
     port map (
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_14_TUSER_int => in_data_B_14_TUSER_int,
      in_data_B_14_TVALID => in_data_B_14_TVALID,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_56\ is
  port (
    in_data_B_15_TDEST_int : out STD_LOGIC;
    in_data_B_15_TVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    in_data_B_15_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_56\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_56\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_56\ is
  signal cdata : STD_LOGIC_VECTOR ( 0 to 0 );
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_591\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_15_TDEST(0) => in_data_B_15_TDEST(0),
      in_data_B_15_TVALID => in_data_B_15_TVALID,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_592\
     port map (
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_15_TDEST_int => in_data_B_15_TDEST_int,
      in_data_B_15_TVALID => in_data_B_15_TVALID,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_57\ is
  port (
    in_data_B_15_TID_int : out STD_LOGIC;
    in_data_B_15_TVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    in_data_B_15_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_57\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_57\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_57\ is
  signal cdata : STD_LOGIC_VECTOR ( 0 to 0 );
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_589\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_15_TID(0) => in_data_B_15_TID(0),
      in_data_B_15_TVALID => in_data_B_15_TVALID,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_590\
     port map (
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_15_TID_int => in_data_B_15_TID_int,
      in_data_B_15_TVALID => in_data_B_15_TVALID,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_59\ is
  port (
    in_data_B_15_TLAST_int : out STD_LOGIC;
    in_data_B_15_TVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    in_data_B_15_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_59\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_59\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_59\ is
  signal cdata : STD_LOGIC_VECTOR ( 0 to 0 );
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_585\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_15_TLAST(0) => in_data_B_15_TLAST(0),
      in_data_B_15_TVALID => in_data_B_15_TVALID,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_586\
     port map (
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_15_TLAST_int => in_data_B_15_TLAST_int,
      in_data_B_15_TVALID => in_data_B_15_TVALID,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_61\ is
  port (
    in_data_B_15_TUSER_int : out STD_LOGIC;
    in_data_B_15_TVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    in_data_B_15_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_61\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_61\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_61\ is
  signal cdata : STD_LOGIC_VECTOR ( 0 to 0 );
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_581\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_15_TUSER(0) => in_data_B_15_TUSER(0),
      in_data_B_15_TVALID => in_data_B_15_TVALID,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_582\
     port map (
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_15_TUSER_int => in_data_B_15_TUSER_int,
      in_data_B_15_TVALID => in_data_B_15_TVALID,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_63\ is
  port (
    in_data_B_1_TDEST_int : out STD_LOGIC;
    in_data_B_1_TVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    in_data_B_1_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_63\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_63\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_63\ is
  signal cdata : STD_LOGIC_VECTOR ( 0 to 0 );
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_577\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_1_TDEST(0) => in_data_B_1_TDEST(0),
      in_data_B_1_TVALID => in_data_B_1_TVALID,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_578\
     port map (
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_1_TDEST_int => in_data_B_1_TDEST_int,
      in_data_B_1_TVALID => in_data_B_1_TVALID,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_64\ is
  port (
    in_data_B_1_TID_int : out STD_LOGIC;
    in_data_B_1_TVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    in_data_B_1_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_64\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_64\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_64\ is
  signal cdata : STD_LOGIC_VECTOR ( 0 to 0 );
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_575\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_1_TID(0) => in_data_B_1_TID(0),
      in_data_B_1_TVALID => in_data_B_1_TVALID,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_576\
     port map (
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_1_TID_int => in_data_B_1_TID_int,
      in_data_B_1_TVALID => in_data_B_1_TVALID,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_66\ is
  port (
    in_data_B_1_TLAST_int : out STD_LOGIC;
    in_data_B_1_TVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    in_data_B_1_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_66\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_66\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_66\ is
  signal cdata : STD_LOGIC_VECTOR ( 0 to 0 );
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_571\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_1_TLAST(0) => in_data_B_1_TLAST(0),
      in_data_B_1_TVALID => in_data_B_1_TVALID,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_572\
     port map (
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_1_TLAST_int => in_data_B_1_TLAST_int,
      in_data_B_1_TVALID => in_data_B_1_TVALID,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_68\ is
  port (
    in_data_B_1_TUSER_int : out STD_LOGIC;
    in_data_B_1_TVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    in_data_B_1_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_68\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_68\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_68\ is
  signal cdata : STD_LOGIC_VECTOR ( 0 to 0 );
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_567\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_1_TUSER(0) => in_data_B_1_TUSER(0),
      in_data_B_1_TVALID => in_data_B_1_TVALID,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_568\
     port map (
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_1_TUSER_int => in_data_B_1_TUSER_int,
      in_data_B_1_TVALID => in_data_B_1_TVALID,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_70\ is
  port (
    in_data_B_2_TDEST_int : out STD_LOGIC;
    in_data_B_2_TVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    in_data_B_2_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_70\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_70\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_70\ is
  signal cdata : STD_LOGIC_VECTOR ( 0 to 0 );
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_563\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_2_TDEST(0) => in_data_B_2_TDEST(0),
      in_data_B_2_TVALID => in_data_B_2_TVALID,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_564\
     port map (
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_2_TDEST_int => in_data_B_2_TDEST_int,
      in_data_B_2_TVALID => in_data_B_2_TVALID,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_71\ is
  port (
    in_data_B_2_TID_int : out STD_LOGIC;
    in_data_B_2_TVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    in_data_B_2_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_71\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_71\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_71\ is
  signal cdata : STD_LOGIC_VECTOR ( 0 to 0 );
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_561\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_2_TID(0) => in_data_B_2_TID(0),
      in_data_B_2_TVALID => in_data_B_2_TVALID,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_562\
     port map (
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_2_TID_int => in_data_B_2_TID_int,
      in_data_B_2_TVALID => in_data_B_2_TVALID,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_73\ is
  port (
    in_data_B_2_TLAST_int : out STD_LOGIC;
    in_data_B_2_TVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    in_data_B_2_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_73\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_73\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_73\ is
  signal cdata : STD_LOGIC_VECTOR ( 0 to 0 );
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_557\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_2_TLAST(0) => in_data_B_2_TLAST(0),
      in_data_B_2_TVALID => in_data_B_2_TVALID,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_558\
     port map (
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_2_TLAST_int => in_data_B_2_TLAST_int,
      in_data_B_2_TVALID => in_data_B_2_TVALID,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_75\ is
  port (
    in_data_B_2_TUSER_int : out STD_LOGIC;
    in_data_B_2_TVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    in_data_B_2_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_75\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_75\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_75\ is
  signal cdata : STD_LOGIC_VECTOR ( 0 to 0 );
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_553\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_2_TUSER(0) => in_data_B_2_TUSER(0),
      in_data_B_2_TVALID => in_data_B_2_TVALID,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_554\
     port map (
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_2_TUSER_int => in_data_B_2_TUSER_int,
      in_data_B_2_TVALID => in_data_B_2_TVALID,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_77\ is
  port (
    in_data_B_3_TDEST_int : out STD_LOGIC;
    in_data_B_3_TVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    in_data_B_3_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_77\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_77\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_77\ is
  signal cdata : STD_LOGIC_VECTOR ( 0 to 0 );
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_549\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_3_TDEST(0) => in_data_B_3_TDEST(0),
      in_data_B_3_TVALID => in_data_B_3_TVALID,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_550\
     port map (
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_3_TDEST_int => in_data_B_3_TDEST_int,
      in_data_B_3_TVALID => in_data_B_3_TVALID,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_78\ is
  port (
    in_data_B_3_TID_int : out STD_LOGIC;
    in_data_B_3_TVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    in_data_B_3_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_78\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_78\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_78\ is
  signal cdata : STD_LOGIC_VECTOR ( 0 to 0 );
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_547\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_3_TID(0) => in_data_B_3_TID(0),
      in_data_B_3_TVALID => in_data_B_3_TVALID,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_548\
     port map (
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_3_TID_int => in_data_B_3_TID_int,
      in_data_B_3_TVALID => in_data_B_3_TVALID,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_80\ is
  port (
    in_data_B_3_TLAST_int : out STD_LOGIC;
    in_data_B_3_TVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    in_data_B_3_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_80\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_80\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_80\ is
  signal cdata : STD_LOGIC_VECTOR ( 0 to 0 );
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_543\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_3_TLAST(0) => in_data_B_3_TLAST(0),
      in_data_B_3_TVALID => in_data_B_3_TVALID,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_544\
     port map (
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_3_TLAST_int => in_data_B_3_TLAST_int,
      in_data_B_3_TVALID => in_data_B_3_TVALID,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_82\ is
  port (
    in_data_B_3_TUSER_int : out STD_LOGIC;
    in_data_B_3_TVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    in_data_B_3_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_82\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_82\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_82\ is
  signal cdata : STD_LOGIC_VECTOR ( 0 to 0 );
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_539\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_3_TUSER(0) => in_data_B_3_TUSER(0),
      in_data_B_3_TVALID => in_data_B_3_TVALID,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_540\
     port map (
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_3_TUSER_int => in_data_B_3_TUSER_int,
      in_data_B_3_TVALID => in_data_B_3_TVALID,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_84\ is
  port (
    in_data_B_4_TDEST_int : out STD_LOGIC;
    in_data_B_4_TVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    in_data_B_4_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_84\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_84\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_84\ is
  signal cdata : STD_LOGIC_VECTOR ( 0 to 0 );
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_535\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_4_TDEST(0) => in_data_B_4_TDEST(0),
      in_data_B_4_TVALID => in_data_B_4_TVALID,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_536\
     port map (
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_4_TDEST_int => in_data_B_4_TDEST_int,
      in_data_B_4_TVALID => in_data_B_4_TVALID,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_85\ is
  port (
    in_data_B_4_TID_int : out STD_LOGIC;
    in_data_B_4_TVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    in_data_B_4_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_85\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_85\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_85\ is
  signal cdata : STD_LOGIC_VECTOR ( 0 to 0 );
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_533\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_4_TID(0) => in_data_B_4_TID(0),
      in_data_B_4_TVALID => in_data_B_4_TVALID,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_534\
     port map (
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_4_TID_int => in_data_B_4_TID_int,
      in_data_B_4_TVALID => in_data_B_4_TVALID,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_87\ is
  port (
    in_data_B_4_TLAST_int : out STD_LOGIC;
    in_data_B_4_TVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    in_data_B_4_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_87\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_87\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_87\ is
  signal cdata : STD_LOGIC_VECTOR ( 0 to 0 );
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_529\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_4_TLAST(0) => in_data_B_4_TLAST(0),
      in_data_B_4_TVALID => in_data_B_4_TVALID,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_530\
     port map (
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_4_TLAST_int => in_data_B_4_TLAST_int,
      in_data_B_4_TVALID => in_data_B_4_TVALID,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_89\ is
  port (
    in_data_B_4_TUSER_int : out STD_LOGIC;
    in_data_B_4_TVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    in_data_B_4_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_89\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_89\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_89\ is
  signal cdata : STD_LOGIC_VECTOR ( 0 to 0 );
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_525\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_4_TUSER(0) => in_data_B_4_TUSER(0),
      in_data_B_4_TVALID => in_data_B_4_TVALID,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_526\
     port map (
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_4_TUSER_int => in_data_B_4_TUSER_int,
      in_data_B_4_TVALID => in_data_B_4_TVALID,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_91\ is
  port (
    in_data_B_5_TDEST_int : out STD_LOGIC;
    in_data_B_5_TVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    in_data_B_5_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_91\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_91\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_91\ is
  signal cdata : STD_LOGIC_VECTOR ( 0 to 0 );
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_521\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_5_TDEST(0) => in_data_B_5_TDEST(0),
      in_data_B_5_TVALID => in_data_B_5_TVALID,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_522\
     port map (
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_5_TDEST_int => in_data_B_5_TDEST_int,
      in_data_B_5_TVALID => in_data_B_5_TVALID,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_92\ is
  port (
    in_data_B_5_TID_int : out STD_LOGIC;
    in_data_B_5_TVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    in_data_B_5_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_92\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_92\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_92\ is
  signal cdata : STD_LOGIC_VECTOR ( 0 to 0 );
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_519\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_5_TID(0) => in_data_B_5_TID(0),
      in_data_B_5_TVALID => in_data_B_5_TVALID,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_520\
     port map (
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_5_TID_int => in_data_B_5_TID_int,
      in_data_B_5_TVALID => in_data_B_5_TVALID,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_94\ is
  port (
    in_data_B_5_TLAST_int : out STD_LOGIC;
    in_data_B_5_TVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    in_data_B_5_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_94\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_94\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_94\ is
  signal cdata : STD_LOGIC_VECTOR ( 0 to 0 );
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_515\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_5_TLAST(0) => in_data_B_5_TLAST(0),
      in_data_B_5_TVALID => in_data_B_5_TVALID,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_516\
     port map (
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_5_TLAST_int => in_data_B_5_TLAST_int,
      in_data_B_5_TVALID => in_data_B_5_TVALID,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_96\ is
  port (
    in_data_B_5_TUSER_int : out STD_LOGIC;
    in_data_B_5_TVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    in_data_B_5_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_96\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_96\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_96\ is
  signal cdata : STD_LOGIC_VECTOR ( 0 to 0 );
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_511\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_5_TUSER(0) => in_data_B_5_TUSER(0),
      in_data_B_5_TVALID => in_data_B_5_TVALID,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_512\
     port map (
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_5_TUSER_int => in_data_B_5_TUSER_int,
      in_data_B_5_TVALID => in_data_B_5_TVALID,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_98\ is
  port (
    in_data_B_6_TDEST_int : out STD_LOGIC;
    in_data_B_6_TVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    in_data_B_6_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_98\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_98\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_98\ is
  signal cdata : STD_LOGIC_VECTOR ( 0 to 0 );
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_507\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_6_TDEST(0) => in_data_B_6_TDEST(0),
      in_data_B_6_TVALID => in_data_B_6_TVALID,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_508\
     port map (
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_6_TDEST_int => in_data_B_6_TDEST_int,
      in_data_B_6_TVALID => in_data_B_6_TVALID,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_99\ is
  port (
    in_data_B_6_TID_int : out STD_LOGIC;
    in_data_B_6_TVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_A_0_TREADY_int : in STD_LOGIC;
    in_data_B_6_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_99\ : entity is "regslice_both";
end \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_99\;

architecture STRUCTURE of \vector_add_1_mult_constant_0_0_regslice_both__parameterized1_99\ is
  signal cdata : STD_LOGIC_VECTOR ( 0 to 0 );
  signal obuf_inst_n_1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
ibuf_inst: entity work.\vector_add_1_mult_constant_0_0_ibuf__parameterized1_505\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_6_TID(0) => in_data_B_6_TID(0),
      in_data_B_6_TVALID => in_data_B_6_TVALID,
      \ireg_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
obuf_inst: entity work.\vector_add_1_mult_constant_0_0_obuf__parameterized1_506\
     port map (
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      cdata(0) => cdata(0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_6_TID_int => in_data_B_6_TID_int,
      in_data_B_6_TVALID => in_data_B_6_TVALID,
      \odata_reg[1]_0\ => obuf_inst_n_1,
      p_0_in => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0_mult_constant is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in_data_A_0_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    in_data_A_0_TVALID : in STD_LOGIC;
    in_data_A_0_TREADY : out STD_LOGIC;
    in_data_A_1_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    in_data_A_1_TVALID : in STD_LOGIC;
    in_data_A_1_TREADY : out STD_LOGIC;
    in_data_A_2_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    in_data_A_2_TVALID : in STD_LOGIC;
    in_data_A_2_TREADY : out STD_LOGIC;
    in_data_A_3_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    in_data_A_3_TVALID : in STD_LOGIC;
    in_data_A_3_TREADY : out STD_LOGIC;
    in_data_A_4_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    in_data_A_4_TVALID : in STD_LOGIC;
    in_data_A_4_TREADY : out STD_LOGIC;
    in_data_A_5_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    in_data_A_5_TVALID : in STD_LOGIC;
    in_data_A_5_TREADY : out STD_LOGIC;
    in_data_A_6_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    in_data_A_6_TVALID : in STD_LOGIC;
    in_data_A_6_TREADY : out STD_LOGIC;
    in_data_A_7_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    in_data_A_7_TVALID : in STD_LOGIC;
    in_data_A_7_TREADY : out STD_LOGIC;
    in_data_A_8_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    in_data_A_8_TVALID : in STD_LOGIC;
    in_data_A_8_TREADY : out STD_LOGIC;
    in_data_A_9_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    in_data_A_9_TVALID : in STD_LOGIC;
    in_data_A_9_TREADY : out STD_LOGIC;
    in_data_A_10_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    in_data_A_10_TVALID : in STD_LOGIC;
    in_data_A_10_TREADY : out STD_LOGIC;
    in_data_A_11_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    in_data_A_11_TVALID : in STD_LOGIC;
    in_data_A_11_TREADY : out STD_LOGIC;
    in_data_A_12_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    in_data_A_12_TVALID : in STD_LOGIC;
    in_data_A_12_TREADY : out STD_LOGIC;
    in_data_A_13_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    in_data_A_13_TVALID : in STD_LOGIC;
    in_data_A_13_TREADY : out STD_LOGIC;
    in_data_A_14_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    in_data_A_14_TVALID : in STD_LOGIC;
    in_data_A_14_TREADY : out STD_LOGIC;
    in_data_A_15_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    in_data_A_15_TVALID : in STD_LOGIC;
    in_data_A_15_TREADY : out STD_LOGIC;
    in_data_A_0_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_1_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_2_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_3_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_4_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_5_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_6_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_7_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_8_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_9_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_10_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_11_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_12_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_13_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_14_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_15_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_0_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_1_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_2_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_3_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_4_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_5_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_6_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_7_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_8_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_9_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_10_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_11_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_12_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_13_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_14_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_15_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_0_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_1_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_2_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_3_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_4_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_5_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_6_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_7_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_8_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_9_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_10_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_11_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_12_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_13_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_14_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_15_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_0_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_1_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_2_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_3_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_4_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_5_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_6_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_7_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_8_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_9_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_10_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_11_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_12_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_13_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_14_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_15_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_0_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_1_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_2_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_3_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_4_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_5_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_6_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_7_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_8_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_9_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_10_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_11_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_12_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_13_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_14_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_15_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_0_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_1_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_2_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_3_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_4_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_5_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_6_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_7_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_8_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_9_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_10_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_11_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_12_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_13_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_14_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_15_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_0_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    in_data_B_0_TVALID : in STD_LOGIC;
    in_data_B_0_TREADY : out STD_LOGIC;
    in_data_B_1_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    in_data_B_1_TVALID : in STD_LOGIC;
    in_data_B_1_TREADY : out STD_LOGIC;
    in_data_B_2_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    in_data_B_2_TVALID : in STD_LOGIC;
    in_data_B_2_TREADY : out STD_LOGIC;
    in_data_B_3_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    in_data_B_3_TVALID : in STD_LOGIC;
    in_data_B_3_TREADY : out STD_LOGIC;
    in_data_B_4_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    in_data_B_4_TVALID : in STD_LOGIC;
    in_data_B_4_TREADY : out STD_LOGIC;
    in_data_B_5_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    in_data_B_5_TVALID : in STD_LOGIC;
    in_data_B_5_TREADY : out STD_LOGIC;
    in_data_B_6_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    in_data_B_6_TVALID : in STD_LOGIC;
    in_data_B_6_TREADY : out STD_LOGIC;
    in_data_B_7_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    in_data_B_7_TVALID : in STD_LOGIC;
    in_data_B_7_TREADY : out STD_LOGIC;
    in_data_B_8_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    in_data_B_8_TVALID : in STD_LOGIC;
    in_data_B_8_TREADY : out STD_LOGIC;
    in_data_B_9_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    in_data_B_9_TVALID : in STD_LOGIC;
    in_data_B_9_TREADY : out STD_LOGIC;
    in_data_B_10_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    in_data_B_10_TVALID : in STD_LOGIC;
    in_data_B_10_TREADY : out STD_LOGIC;
    in_data_B_11_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    in_data_B_11_TVALID : in STD_LOGIC;
    in_data_B_11_TREADY : out STD_LOGIC;
    in_data_B_12_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    in_data_B_12_TVALID : in STD_LOGIC;
    in_data_B_12_TREADY : out STD_LOGIC;
    in_data_B_13_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    in_data_B_13_TVALID : in STD_LOGIC;
    in_data_B_13_TREADY : out STD_LOGIC;
    in_data_B_14_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    in_data_B_14_TVALID : in STD_LOGIC;
    in_data_B_14_TREADY : out STD_LOGIC;
    in_data_B_15_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    in_data_B_15_TVALID : in STD_LOGIC;
    in_data_B_15_TREADY : out STD_LOGIC;
    in_data_B_0_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_B_1_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_B_2_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_B_3_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_B_4_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_B_5_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_B_6_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_B_7_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_B_8_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_B_9_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_B_10_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_B_11_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_B_12_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_B_13_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_B_14_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_B_15_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_B_0_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_B_1_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_B_2_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_B_3_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_B_4_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_B_5_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_B_6_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_B_7_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_B_8_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_B_9_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_B_10_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_B_11_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_B_12_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_B_13_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_B_14_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_B_15_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_B_0_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_1_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_2_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_3_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_4_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_5_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_6_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_7_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_8_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_9_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_10_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_11_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_12_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_13_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_14_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_15_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_0_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_1_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_2_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_3_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_4_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_5_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_6_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_7_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_8_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_9_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_10_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_11_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_12_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_13_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_14_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_15_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_0_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_1_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_2_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_3_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_4_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_5_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_6_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_7_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_8_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_9_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_10_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_11_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_12_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_13_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_14_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_15_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_0_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_1_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_2_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_3_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_4_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_5_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_6_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_7_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_8_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_9_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_10_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_11_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_12_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_13_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_14_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_15_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_0_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    out_data_0_TVALID : out STD_LOGIC;
    out_data_0_TREADY : in STD_LOGIC;
    out_data_1_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    out_data_1_TVALID : out STD_LOGIC;
    out_data_1_TREADY : in STD_LOGIC;
    out_data_2_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    out_data_2_TVALID : out STD_LOGIC;
    out_data_2_TREADY : in STD_LOGIC;
    out_data_3_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    out_data_3_TVALID : out STD_LOGIC;
    out_data_3_TREADY : in STD_LOGIC;
    out_data_4_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    out_data_4_TVALID : out STD_LOGIC;
    out_data_4_TREADY : in STD_LOGIC;
    out_data_5_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    out_data_5_TVALID : out STD_LOGIC;
    out_data_5_TREADY : in STD_LOGIC;
    out_data_6_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    out_data_6_TVALID : out STD_LOGIC;
    out_data_6_TREADY : in STD_LOGIC;
    out_data_7_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    out_data_7_TVALID : out STD_LOGIC;
    out_data_7_TREADY : in STD_LOGIC;
    out_data_8_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    out_data_8_TVALID : out STD_LOGIC;
    out_data_8_TREADY : in STD_LOGIC;
    out_data_9_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    out_data_9_TVALID : out STD_LOGIC;
    out_data_9_TREADY : in STD_LOGIC;
    out_data_10_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    out_data_10_TVALID : out STD_LOGIC;
    out_data_10_TREADY : in STD_LOGIC;
    out_data_11_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    out_data_11_TVALID : out STD_LOGIC;
    out_data_11_TREADY : in STD_LOGIC;
    out_data_12_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    out_data_12_TVALID : out STD_LOGIC;
    out_data_12_TREADY : in STD_LOGIC;
    out_data_13_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    out_data_13_TVALID : out STD_LOGIC;
    out_data_13_TREADY : in STD_LOGIC;
    out_data_14_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    out_data_14_TVALID : out STD_LOGIC;
    out_data_14_TREADY : in STD_LOGIC;
    out_data_15_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    out_data_15_TVALID : out STD_LOGIC;
    out_data_15_TREADY : in STD_LOGIC;
    out_data_0_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_1_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_2_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_3_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_4_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_5_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_6_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_7_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_8_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_9_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_10_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_11_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_12_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_13_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_14_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_15_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_0_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_1_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_2_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_3_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_4_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_5_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_6_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_7_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_8_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_9_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_10_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_11_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_12_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_13_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_14_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_15_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_0_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_1_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_2_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_3_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_4_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_5_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_6_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_7_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_8_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_9_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_10_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_11_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_12_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_13_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_14_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_15_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_0_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_1_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_2_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_3_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_4_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_5_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_6_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_7_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_8_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_9_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_10_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_11_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_12_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_13_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_14_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_15_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_0_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_1_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_2_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_3_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_4_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_5_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_6_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_7_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_8_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_9_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_10_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_11_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_12_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_13_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_14_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_15_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_0_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_1_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_2_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_3_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_4_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_5_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_6_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_7_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_8_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_9_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_10_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_11_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_12_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_13_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_14_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_15_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_AXILiteS_AWVALID : in STD_LOGIC;
    s_axi_AXILiteS_AWREADY : out STD_LOGIC;
    s_axi_AXILiteS_AWADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_AXILiteS_WVALID : in STD_LOGIC;
    s_axi_AXILiteS_WREADY : out STD_LOGIC;
    s_axi_AXILiteS_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_AXILiteS_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_AXILiteS_ARVALID : in STD_LOGIC;
    s_axi_AXILiteS_ARREADY : out STD_LOGIC;
    s_axi_AXILiteS_ARADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_AXILiteS_RVALID : out STD_LOGIC;
    s_axi_AXILiteS_RREADY : in STD_LOGIC;
    s_axi_AXILiteS_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_AXILiteS_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_AXILiteS_BVALID : out STD_LOGIC;
    s_axi_AXILiteS_BREADY : in STD_LOGIC;
    s_axi_AXILiteS_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    interrupt : out STD_LOGIC
  );
  attribute C_S_AXI_AXILITES_ADDR_WIDTH : integer;
  attribute C_S_AXI_AXILITES_ADDR_WIDTH of vector_add_1_mult_constant_0_0_mult_constant : entity is 5;
  attribute C_S_AXI_AXILITES_DATA_WIDTH : integer;
  attribute C_S_AXI_AXILITES_DATA_WIDTH of vector_add_1_mult_constant_0_0_mult_constant : entity is 32;
  attribute C_S_AXI_AXILITES_WSTRB_WIDTH : integer;
  attribute C_S_AXI_AXILITES_WSTRB_WIDTH of vector_add_1_mult_constant_0_0_mult_constant : entity is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of vector_add_1_mult_constant_0_0_mult_constant : entity is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of vector_add_1_mult_constant_0_0_mult_constant : entity is 4;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of vector_add_1_mult_constant_0_0_mult_constant : entity is "mult_constant";
  attribute ap_ST_fsm_pp0_stage0 : string;
  attribute ap_ST_fsm_pp0_stage0 of vector_add_1_mult_constant_0_0_mult_constant : entity is "4'b0100";
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of vector_add_1_mult_constant_0_0_mult_constant : entity is "4'b0001";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of vector_add_1_mult_constant_0_0_mult_constant : entity is "4'b0010";
  attribute ap_ST_fsm_state6 : string;
  attribute ap_ST_fsm_state6 of vector_add_1_mult_constant_0_0_mult_constant : entity is "4'b1000";
  attribute hls_module : string;
  attribute hls_module of vector_add_1_mult_constant_0_0_mult_constant : entity is "yes";
end vector_add_1_mult_constant_0_0_mult_constant;

architecture STRUCTURE of vector_add_1_mult_constant_0_0_mult_constant is
  signal \<const0>\ : STD_LOGIC;
  signal add_ln17_fu_2409_p2 : STD_LOGIC_VECTOR ( 9 downto 4 );
  signal add_ln214_11_fu_1973_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal add_ln214_11_reg_2644 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal add_ln214_13_fu_2016_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal add_ln214_13_reg_2679 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal add_ln214_15_fu_2059_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal add_ln214_15_reg_2714 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal add_ln214_17_fu_2102_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal add_ln214_17_reg_2749 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal add_ln214_19_fu_2145_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal add_ln214_19_reg_2784 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal add_ln214_1_fu_1758_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal add_ln214_1_reg_2469 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal add_ln214_21_fu_2188_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal add_ln214_21_reg_2819 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal add_ln214_23_fu_2231_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal add_ln214_23_reg_2854 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal add_ln214_25_fu_2274_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal add_ln214_25_reg_2889 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal add_ln214_27_fu_2317_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal add_ln214_27_reg_2924 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal add_ln214_29_fu_2360_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal add_ln214_29_reg_2959 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal add_ln214_31_fu_2403_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal add_ln214_31_reg_2994 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal add_ln214_3_fu_1801_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal add_ln214_3_reg_2504 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal add_ln214_5_fu_1844_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal add_ln214_5_reg_2539 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal add_ln214_7_fu_1887_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal add_ln214_7_reg_2574 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal add_ln214_9_fu_1930_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal add_ln214_9_reg_2609 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \ap_CS_fsm[3]_i_3_n_1\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_1_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_block_pp0_stage0_subdone1_in : STD_LOGIC;
  signal ap_done : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_reg_n_1 : STD_LOGIC;
  signal ap_rst_n_inv : STD_LOGIC;
  signal ap_start : STD_LOGIC;
  signal cdata : STD_LOGIC_VECTOR ( 32 to 32 );
  signal cdata_0 : STD_LOGIC_VECTOR ( 32 to 32 );
  signal cdata_1 : STD_LOGIC_VECTOR ( 32 to 32 );
  signal cdata_10 : STD_LOGIC_VECTOR ( 32 to 32 );
  signal cdata_11 : STD_LOGIC_VECTOR ( 32 to 32 );
  signal cdata_12 : STD_LOGIC_VECTOR ( 32 to 32 );
  signal cdata_13 : STD_LOGIC_VECTOR ( 32 to 32 );
  signal cdata_14 : STD_LOGIC_VECTOR ( 32 to 32 );
  signal cdata_2 : STD_LOGIC_VECTOR ( 32 to 32 );
  signal cdata_3 : STD_LOGIC_VECTOR ( 32 to 32 );
  signal cdata_4 : STD_LOGIC_VECTOR ( 32 to 32 );
  signal cdata_5 : STD_LOGIC_VECTOR ( 32 to 32 );
  signal cdata_6 : STD_LOGIC_VECTOR ( 32 to 32 );
  signal cdata_7 : STD_LOGIC_VECTOR ( 32 to 32 );
  signal cdata_8 : STD_LOGIC_VECTOR ( 32 to 32 );
  signal cdata_9 : STD_LOGIC_VECTOR ( 32 to 32 );
  signal constant_V : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal constant_V_0_data_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal constant_V_read_reg_2415 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i_0_0_reg_1704 : STD_LOGIC;
  signal i_0_0_reg_1704_reg : STD_LOGIC_VECTOR ( 9 downto 4 );
  signal \ibuf_inst/p_0_in\ : STD_LOGIC;
  signal \ibuf_inst/p_0_in_15\ : STD_LOGIC;
  signal \ibuf_inst/p_0_in_16\ : STD_LOGIC;
  signal \ibuf_inst/p_0_in_17\ : STD_LOGIC;
  signal \ibuf_inst/p_0_in_18\ : STD_LOGIC;
  signal \ibuf_inst/p_0_in_19\ : STD_LOGIC;
  signal \ibuf_inst/p_0_in_20\ : STD_LOGIC;
  signal \ibuf_inst/p_0_in_21\ : STD_LOGIC;
  signal \ibuf_inst/p_0_in_22\ : STD_LOGIC;
  signal \ibuf_inst/p_0_in_23\ : STD_LOGIC;
  signal \ibuf_inst/p_0_in_24\ : STD_LOGIC;
  signal \ibuf_inst/p_0_in_25\ : STD_LOGIC;
  signal \ibuf_inst/p_0_in_26\ : STD_LOGIC;
  signal \ibuf_inst/p_0_in_27\ : STD_LOGIC;
  signal \ibuf_inst/p_0_in_28\ : STD_LOGIC;
  signal \ibuf_inst/p_0_in_29\ : STD_LOGIC;
  signal icmp_ln17_fu_1715_p2 : STD_LOGIC;
  signal \icmp_ln17_reg_2435_pp0_iter1_reg_reg_n_1_[0]\ : STD_LOGIC;
  signal \icmp_ln17_reg_2435_reg_n_1_[0]\ : STD_LOGIC;
  signal in_data_A_0_TDATA_int : STD_LOGIC_VECTOR ( 31 downto 30 );
  signal in_data_A_0_TREADY_int : STD_LOGIC;
  signal in_data_A_0_TVALID_int : STD_LOGIC;
  signal in_data_A_10_TDATA_int : STD_LOGIC_VECTOR ( 31 downto 30 );
  signal in_data_A_10_TVALID_int : STD_LOGIC;
  signal in_data_A_11_TDATA_int : STD_LOGIC_VECTOR ( 31 downto 30 );
  signal in_data_A_11_TVALID_int : STD_LOGIC;
  signal in_data_A_12_TDATA_int : STD_LOGIC_VECTOR ( 31 downto 30 );
  signal in_data_A_12_TVALID_int : STD_LOGIC;
  signal in_data_A_13_TDATA_int : STD_LOGIC_VECTOR ( 31 downto 30 );
  signal in_data_A_13_TVALID_int : STD_LOGIC;
  signal in_data_A_14_TDATA_int : STD_LOGIC_VECTOR ( 31 downto 30 );
  signal in_data_A_14_TVALID_int : STD_LOGIC;
  signal in_data_A_15_TDATA_int : STD_LOGIC_VECTOR ( 31 downto 30 );
  signal in_data_A_15_TVALID_int : STD_LOGIC;
  signal in_data_A_1_TDATA_int : STD_LOGIC_VECTOR ( 31 downto 30 );
  signal in_data_A_1_TVALID_int : STD_LOGIC;
  signal in_data_A_2_TDATA_int : STD_LOGIC_VECTOR ( 31 downto 30 );
  signal in_data_A_2_TVALID_int : STD_LOGIC;
  signal in_data_A_3_TDATA_int : STD_LOGIC_VECTOR ( 31 downto 30 );
  signal in_data_A_3_TVALID_int : STD_LOGIC;
  signal in_data_A_4_TDATA_int : STD_LOGIC_VECTOR ( 31 downto 30 );
  signal in_data_A_4_TVALID_int : STD_LOGIC;
  signal in_data_A_5_TDATA_int : STD_LOGIC_VECTOR ( 31 downto 30 );
  signal in_data_A_5_TVALID_int : STD_LOGIC;
  signal in_data_A_6_TDATA_int : STD_LOGIC_VECTOR ( 31 downto 30 );
  signal in_data_A_6_TVALID_int : STD_LOGIC;
  signal in_data_A_7_TDATA_int : STD_LOGIC_VECTOR ( 31 downto 30 );
  signal in_data_A_7_TVALID_int : STD_LOGIC;
  signal in_data_A_8_TDATA_int : STD_LOGIC_VECTOR ( 31 downto 30 );
  signal in_data_A_8_TVALID_int : STD_LOGIC;
  signal in_data_A_9_TDATA_int : STD_LOGIC_VECTOR ( 31 downto 30 );
  signal in_data_A_9_TVALID_int : STD_LOGIC;
  signal in_data_B_0_TDATA_int : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal in_data_B_0_TDEST_int : STD_LOGIC;
  signal in_data_B_0_TID_int : STD_LOGIC;
  signal in_data_B_0_TKEEP_int : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal in_data_B_0_TLAST_int : STD_LOGIC;
  signal in_data_B_0_TSTRB_int : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal in_data_B_0_TUSER_int : STD_LOGIC;
  signal in_data_B_0_dest_V_s_reg_2464 : STD_LOGIC;
  signal in_data_B_0_id_V_tm_reg_2459 : STD_LOGIC;
  signal in_data_B_0_keep_V_s_reg_2439 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal in_data_B_0_last_V_s_reg_2454 : STD_LOGIC;
  signal in_data_B_0_strb_V_s_reg_2444 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal in_data_B_0_user_V_s_reg_2449 : STD_LOGIC;
  signal in_data_B_10_TDATA_int : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal in_data_B_10_TDEST_int : STD_LOGIC;
  signal in_data_B_10_TID_int : STD_LOGIC;
  signal in_data_B_10_TKEEP_int : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal in_data_B_10_TLAST_int : STD_LOGIC;
  signal in_data_B_10_TSTRB_int : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal in_data_B_10_TUSER_int : STD_LOGIC;
  signal in_data_B_10_TVALID_int : STD_LOGIC;
  signal in_data_B_10_dest_V_1_reg_2814 : STD_LOGIC;
  signal in_data_B_10_id_V_t_reg_2809 : STD_LOGIC;
  signal in_data_B_10_keep_V_1_reg_2789 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal in_data_B_10_last_V_1_reg_2804 : STD_LOGIC;
  signal in_data_B_10_strb_V_1_reg_2794 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal in_data_B_10_user_V_1_reg_2799 : STD_LOGIC;
  signal in_data_B_11_TDATA_int : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal in_data_B_11_TDEST_int : STD_LOGIC;
  signal in_data_B_11_TID_int : STD_LOGIC;
  signal in_data_B_11_TKEEP_int : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal in_data_B_11_TLAST_int : STD_LOGIC;
  signal in_data_B_11_TSTRB_int : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal in_data_B_11_TUSER_int : STD_LOGIC;
  signal in_data_B_11_TVALID_int : STD_LOGIC;
  signal in_data_B_11_dest_V_1_reg_2849 : STD_LOGIC;
  signal in_data_B_11_id_V_t_reg_2844 : STD_LOGIC;
  signal in_data_B_11_keep_V_1_reg_2824 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal in_data_B_11_last_V_1_reg_2839 : STD_LOGIC;
  signal in_data_B_11_strb_V_1_reg_2829 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal in_data_B_11_user_V_1_reg_2834 : STD_LOGIC;
  signal in_data_B_12_TDATA_int : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal in_data_B_12_TDEST_int : STD_LOGIC;
  signal in_data_B_12_TID_int : STD_LOGIC;
  signal in_data_B_12_TKEEP_int : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal in_data_B_12_TLAST_int : STD_LOGIC;
  signal in_data_B_12_TSTRB_int : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal in_data_B_12_TUSER_int : STD_LOGIC;
  signal in_data_B_12_TVALID_int : STD_LOGIC;
  signal in_data_B_12_dest_V_1_reg_2884 : STD_LOGIC;
  signal in_data_B_12_id_V_t_reg_2879 : STD_LOGIC;
  signal in_data_B_12_keep_V_1_reg_2859 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal in_data_B_12_last_V_1_reg_2874 : STD_LOGIC;
  signal in_data_B_12_strb_V_1_reg_2864 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal in_data_B_12_user_V_1_reg_2869 : STD_LOGIC;
  signal in_data_B_13_TDATA_int : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal in_data_B_13_TDEST_int : STD_LOGIC;
  signal in_data_B_13_TID_int : STD_LOGIC;
  signal in_data_B_13_TKEEP_int : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal in_data_B_13_TLAST_int : STD_LOGIC;
  signal in_data_B_13_TSTRB_int : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal in_data_B_13_TUSER_int : STD_LOGIC;
  signal in_data_B_13_TVALID_int : STD_LOGIC;
  signal in_data_B_13_dest_V_1_reg_2919 : STD_LOGIC;
  signal in_data_B_13_id_V_t_reg_2914 : STD_LOGIC;
  signal in_data_B_13_keep_V_1_reg_2894 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal in_data_B_13_last_V_1_reg_2909 : STD_LOGIC;
  signal in_data_B_13_strb_V_1_reg_2899 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal in_data_B_13_user_V_1_reg_2904 : STD_LOGIC;
  signal in_data_B_14_TDATA_int : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal in_data_B_14_TDEST_int : STD_LOGIC;
  signal in_data_B_14_TID_int : STD_LOGIC;
  signal in_data_B_14_TKEEP_int : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal in_data_B_14_TLAST_int : STD_LOGIC;
  signal in_data_B_14_TSTRB_int : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal in_data_B_14_TUSER_int : STD_LOGIC;
  signal in_data_B_14_TVALID_int : STD_LOGIC;
  signal in_data_B_14_dest_V_1_reg_2954 : STD_LOGIC;
  signal in_data_B_14_id_V_t_reg_2949 : STD_LOGIC;
  signal in_data_B_14_keep_V_1_reg_2929 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal in_data_B_14_last_V_1_reg_2944 : STD_LOGIC;
  signal in_data_B_14_strb_V_1_reg_2934 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal in_data_B_14_user_V_1_reg_2939 : STD_LOGIC;
  signal in_data_B_15_TDATA_int : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal in_data_B_15_TDEST_int : STD_LOGIC;
  signal in_data_B_15_TID_int : STD_LOGIC;
  signal in_data_B_15_TKEEP_int : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal in_data_B_15_TLAST_int : STD_LOGIC;
  signal in_data_B_15_TSTRB_int : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal in_data_B_15_TUSER_int : STD_LOGIC;
  signal in_data_B_15_TVALID_int : STD_LOGIC;
  signal in_data_B_15_dest_V_1_reg_2989 : STD_LOGIC;
  signal in_data_B_15_id_V_t_reg_2984 : STD_LOGIC;
  signal in_data_B_15_keep_V_1_reg_2964 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal in_data_B_15_last_V_1_reg_2979 : STD_LOGIC;
  signal in_data_B_15_strb_V_1_reg_2969 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal in_data_B_15_user_V_1_reg_2974 : STD_LOGIC;
  signal in_data_B_1_TDATA_int : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal in_data_B_1_TDEST_int : STD_LOGIC;
  signal in_data_B_1_TID_int : STD_LOGIC;
  signal in_data_B_1_TKEEP_int : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal in_data_B_1_TLAST_int : STD_LOGIC;
  signal in_data_B_1_TSTRB_int : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal in_data_B_1_TUSER_int : STD_LOGIC;
  signal in_data_B_1_dest_V_s_reg_2499 : STD_LOGIC;
  signal in_data_B_1_id_V_tm_reg_2494 : STD_LOGIC;
  signal in_data_B_1_keep_V_s_reg_2474 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal in_data_B_1_last_V_s_reg_2489 : STD_LOGIC;
  signal in_data_B_1_strb_V_s_reg_2479 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal in_data_B_1_user_V_s_reg_2484 : STD_LOGIC;
  signal in_data_B_2_TDATA_int : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal in_data_B_2_TDEST_int : STD_LOGIC;
  signal in_data_B_2_TID_int : STD_LOGIC;
  signal in_data_B_2_TKEEP_int : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal in_data_B_2_TLAST_int : STD_LOGIC;
  signal in_data_B_2_TSTRB_int : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal in_data_B_2_TUSER_int : STD_LOGIC;
  signal in_data_B_2_TVALID_int : STD_LOGIC;
  signal in_data_B_2_dest_V_s_reg_2534 : STD_LOGIC;
  signal in_data_B_2_id_V_tm_reg_2529 : STD_LOGIC;
  signal in_data_B_2_keep_V_s_reg_2509 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal in_data_B_2_last_V_s_reg_2524 : STD_LOGIC;
  signal in_data_B_2_strb_V_s_reg_2514 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal in_data_B_2_user_V_s_reg_2519 : STD_LOGIC;
  signal in_data_B_3_TDATA_int : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal in_data_B_3_TDEST_int : STD_LOGIC;
  signal in_data_B_3_TID_int : STD_LOGIC;
  signal in_data_B_3_TKEEP_int : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal in_data_B_3_TLAST_int : STD_LOGIC;
  signal in_data_B_3_TSTRB_int : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal in_data_B_3_TUSER_int : STD_LOGIC;
  signal in_data_B_3_dest_V_s_reg_2569 : STD_LOGIC;
  signal in_data_B_3_id_V_tm_reg_2564 : STD_LOGIC;
  signal in_data_B_3_keep_V_s_reg_2544 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal in_data_B_3_last_V_s_reg_2559 : STD_LOGIC;
  signal in_data_B_3_strb_V_s_reg_2549 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal in_data_B_3_user_V_s_reg_2554 : STD_LOGIC;
  signal in_data_B_4_TDATA_int : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal in_data_B_4_TDEST_int : STD_LOGIC;
  signal in_data_B_4_TID_int : STD_LOGIC;
  signal in_data_B_4_TKEEP_int : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal in_data_B_4_TLAST_int : STD_LOGIC;
  signal in_data_B_4_TSTRB_int : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal in_data_B_4_TUSER_int : STD_LOGIC;
  signal in_data_B_4_TVALID_int : STD_LOGIC;
  signal in_data_B_4_dest_V_s_reg_2604 : STD_LOGIC;
  signal in_data_B_4_id_V_tm_reg_2599 : STD_LOGIC;
  signal in_data_B_4_keep_V_s_reg_2579 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal in_data_B_4_last_V_s_reg_2594 : STD_LOGIC;
  signal in_data_B_4_strb_V_s_reg_2584 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal in_data_B_4_user_V_s_reg_2589 : STD_LOGIC;
  signal in_data_B_5_TDATA_int : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal in_data_B_5_TDEST_int : STD_LOGIC;
  signal in_data_B_5_TID_int : STD_LOGIC;
  signal in_data_B_5_TKEEP_int : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal in_data_B_5_TLAST_int : STD_LOGIC;
  signal in_data_B_5_TSTRB_int : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal in_data_B_5_TUSER_int : STD_LOGIC;
  signal in_data_B_5_TVALID_int : STD_LOGIC;
  signal in_data_B_5_dest_V_s_reg_2639 : STD_LOGIC;
  signal in_data_B_5_id_V_tm_reg_2634 : STD_LOGIC;
  signal in_data_B_5_keep_V_s_reg_2614 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal in_data_B_5_last_V_s_reg_2629 : STD_LOGIC;
  signal in_data_B_5_strb_V_s_reg_2619 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal in_data_B_5_user_V_s_reg_2624 : STD_LOGIC;
  signal in_data_B_6_TDATA_int : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal in_data_B_6_TDEST_int : STD_LOGIC;
  signal in_data_B_6_TID_int : STD_LOGIC;
  signal in_data_B_6_TKEEP_int : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal in_data_B_6_TLAST_int : STD_LOGIC;
  signal in_data_B_6_TSTRB_int : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal in_data_B_6_TUSER_int : STD_LOGIC;
  signal in_data_B_6_dest_V_s_reg_2674 : STD_LOGIC;
  signal in_data_B_6_id_V_tm_reg_2669 : STD_LOGIC;
  signal in_data_B_6_keep_V_s_reg_2649 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal in_data_B_6_last_V_s_reg_2664 : STD_LOGIC;
  signal in_data_B_6_strb_V_s_reg_2654 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal in_data_B_6_user_V_s_reg_2659 : STD_LOGIC;
  signal in_data_B_7_TDATA_int : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal in_data_B_7_TDEST_int : STD_LOGIC;
  signal in_data_B_7_TID_int : STD_LOGIC;
  signal in_data_B_7_TKEEP_int : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal in_data_B_7_TLAST_int : STD_LOGIC;
  signal in_data_B_7_TSTRB_int : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal in_data_B_7_TUSER_int : STD_LOGIC;
  signal in_data_B_7_TVALID_int : STD_LOGIC;
  signal in_data_B_7_dest_V_s_reg_2709 : STD_LOGIC;
  signal in_data_B_7_id_V_tm_reg_2704 : STD_LOGIC;
  signal in_data_B_7_keep_V_s_reg_2684 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal in_data_B_7_last_V_s_reg_2699 : STD_LOGIC;
  signal in_data_B_7_strb_V_s_reg_2689 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal in_data_B_7_user_V_s_reg_2694 : STD_LOGIC;
  signal in_data_B_8_TDATA_int : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal in_data_B_8_TDEST_int : STD_LOGIC;
  signal in_data_B_8_TID_int : STD_LOGIC;
  signal in_data_B_8_TKEEP_int : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal in_data_B_8_TLAST_int : STD_LOGIC;
  signal in_data_B_8_TSTRB_int : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal in_data_B_8_TUSER_int : STD_LOGIC;
  signal in_data_B_8_TVALID_int : STD_LOGIC;
  signal in_data_B_8_dest_V_s_reg_2744 : STD_LOGIC;
  signal in_data_B_8_id_V_tm_reg_2739 : STD_LOGIC;
  signal in_data_B_8_keep_V_s_reg_2719 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal in_data_B_8_last_V_s_reg_2734 : STD_LOGIC;
  signal in_data_B_8_strb_V_s_reg_2724 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal in_data_B_8_user_V_s_reg_2729 : STD_LOGIC;
  signal in_data_B_9_TDATA_int : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal in_data_B_9_TDEST_int : STD_LOGIC;
  signal in_data_B_9_TID_int : STD_LOGIC;
  signal in_data_B_9_TKEEP_int : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal in_data_B_9_TLAST_int : STD_LOGIC;
  signal in_data_B_9_TSTRB_int : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal in_data_B_9_TUSER_int : STD_LOGIC;
  signal in_data_B_9_TVALID_int : STD_LOGIC;
  signal in_data_B_9_dest_V_s_reg_2779 : STD_LOGIC;
  signal in_data_B_9_id_V_tm_reg_2774 : STD_LOGIC;
  signal in_data_B_9_keep_V_s_reg_2754 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal in_data_B_9_last_V_s_reg_2769 : STD_LOGIC;
  signal in_data_B_9_strb_V_s_reg_2759 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal in_data_B_9_user_V_s_reg_2764 : STD_LOGIC;
  signal mult_constant_AXILiteS_s_axi_U_n_2 : STD_LOGIC;
  signal out_data_0_TVALID_int : STD_LOGIC;
  signal regslice_both_in_data_A_10_data_V_U_n_1 : STD_LOGIC;
  signal regslice_both_in_data_A_12_data_V_U_n_1 : STD_LOGIC;
  signal regslice_both_in_data_A_13_data_V_U_n_1 : STD_LOGIC;
  signal regslice_both_in_data_A_13_data_V_U_n_3 : STD_LOGIC;
  signal regslice_both_in_data_A_13_data_V_U_n_42 : STD_LOGIC;
  signal regslice_both_in_data_A_13_data_V_U_n_43 : STD_LOGIC;
  signal regslice_both_in_data_A_13_data_V_U_n_44 : STD_LOGIC;
  signal regslice_both_in_data_A_15_data_V_U_n_1 : STD_LOGIC;
  signal regslice_both_in_data_A_7_data_V_U_n_1 : STD_LOGIC;
  signal regslice_both_in_data_B_0_data_V_U_n_1 : STD_LOGIC;
  signal regslice_both_in_data_B_0_data_V_U_n_2 : STD_LOGIC;
  signal regslice_both_in_data_B_0_data_V_U_n_3 : STD_LOGIC;
  signal regslice_both_in_data_B_10_data_V_U_n_1 : STD_LOGIC;
  signal regslice_both_in_data_B_11_data_V_U_n_1 : STD_LOGIC;
  signal regslice_both_in_data_B_12_data_V_U_n_1 : STD_LOGIC;
  signal regslice_both_in_data_B_13_data_V_U_n_1 : STD_LOGIC;
  signal regslice_both_in_data_B_14_data_V_U_n_1 : STD_LOGIC;
  signal regslice_both_in_data_B_15_data_V_U_n_1 : STD_LOGIC;
  signal regslice_both_in_data_B_1_data_V_U_n_1 : STD_LOGIC;
  signal regslice_both_in_data_B_1_data_V_U_n_2 : STD_LOGIC;
  signal regslice_both_in_data_B_2_data_V_U_n_1 : STD_LOGIC;
  signal regslice_both_in_data_B_2_data_V_U_n_3 : STD_LOGIC;
  signal regslice_both_in_data_B_3_data_V_U_n_1 : STD_LOGIC;
  signal regslice_both_in_data_B_3_data_V_U_n_2 : STD_LOGIC;
  signal regslice_both_in_data_B_4_data_V_U_n_1 : STD_LOGIC;
  signal regslice_both_in_data_B_4_data_V_U_n_3 : STD_LOGIC;
  signal regslice_both_in_data_B_5_data_V_U_n_1 : STD_LOGIC;
  signal regslice_both_in_data_B_5_data_V_U_n_3 : STD_LOGIC;
  signal regslice_both_in_data_B_6_data_V_U_n_2 : STD_LOGIC;
  signal regslice_both_in_data_B_6_data_V_U_n_3 : STD_LOGIC;
  signal regslice_both_in_data_B_6_data_V_U_n_4 : STD_LOGIC;
  signal regslice_both_in_data_B_7_data_V_U_n_1 : STD_LOGIC;
  signal regslice_both_in_data_B_8_data_V_U_n_1 : STD_LOGIC;
  signal regslice_both_in_data_B_9_data_V_U_n_1 : STD_LOGIC;
  signal regslice_both_out_data_0_data_V_U_n_35 : STD_LOGIC;
  signal regslice_both_out_data_0_data_V_U_n_36 : STD_LOGIC;
  signal regslice_both_out_data_10_data_V_U_n_35 : STD_LOGIC;
  signal regslice_both_out_data_11_data_V_U_n_35 : STD_LOGIC;
  signal regslice_both_out_data_11_data_V_U_n_36 : STD_LOGIC;
  signal regslice_both_out_data_11_data_V_U_n_37 : STD_LOGIC;
  signal regslice_both_out_data_11_data_V_U_n_38 : STD_LOGIC;
  signal regslice_both_out_data_12_data_V_U_n_35 : STD_LOGIC;
  signal regslice_both_out_data_13_data_V_U_n_35 : STD_LOGIC;
  signal regslice_both_out_data_14_data_V_U_n_35 : STD_LOGIC;
  signal regslice_both_out_data_15_data_V_U_n_1 : STD_LOGIC;
  signal regslice_both_out_data_15_data_V_U_n_2 : STD_LOGIC;
  signal regslice_both_out_data_15_data_V_U_n_37 : STD_LOGIC;
  signal regslice_both_out_data_1_data_V_U_n_1 : STD_LOGIC;
  signal regslice_both_out_data_1_data_V_U_n_2 : STD_LOGIC;
  signal regslice_both_out_data_1_data_V_U_n_37 : STD_LOGIC;
  signal regslice_both_out_data_1_data_V_U_n_38 : STD_LOGIC;
  signal regslice_both_out_data_2_data_V_U_n_1 : STD_LOGIC;
  signal regslice_both_out_data_2_data_V_U_n_2 : STD_LOGIC;
  signal regslice_both_out_data_3_data_V_U_n_1 : STD_LOGIC;
  signal regslice_both_out_data_3_data_V_U_n_2 : STD_LOGIC;
  signal regslice_both_out_data_4_data_V_U_n_1 : STD_LOGIC;
  signal regslice_both_out_data_4_data_V_U_n_2 : STD_LOGIC;
  signal regslice_both_out_data_5_data_V_U_n_1 : STD_LOGIC;
  signal regslice_both_out_data_5_data_V_U_n_2 : STD_LOGIC;
  signal regslice_both_out_data_6_data_V_U_n_35 : STD_LOGIC;
  signal regslice_both_out_data_7_data_V_U_n_1 : STD_LOGIC;
  signal regslice_both_out_data_7_data_V_U_n_2 : STD_LOGIC;
  signal regslice_both_out_data_7_data_V_U_n_37 : STD_LOGIC;
  signal regslice_both_out_data_9_data_V_U_n_35 : STD_LOGIC;
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \i_0_0_reg_1704[5]_i_1\ : label is "soft_lutpair1139";
  attribute SOFT_HLUTNM of \i_0_0_reg_1704[6]_i_1\ : label is "soft_lutpair1139";
  attribute SOFT_HLUTNM of \i_0_0_reg_1704[7]_i_1\ : label is "soft_lutpair1138";
  attribute SOFT_HLUTNM of \i_0_0_reg_1704[8]_i_1\ : label is "soft_lutpair1138";
begin
  s_axi_AXILiteS_BRESP(1) <= \<const0>\;
  s_axi_AXILiteS_BRESP(0) <= \<const0>\;
  s_axi_AXILiteS_RRESP(1) <= \<const0>\;
  s_axi_AXILiteS_RRESP(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\add_ln214_11_reg_2644_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_11_fu_1973_p2(0),
      Q => add_ln214_11_reg_2644(0),
      R => '0'
    );
\add_ln214_11_reg_2644_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_11_fu_1973_p2(10),
      Q => add_ln214_11_reg_2644(10),
      R => '0'
    );
\add_ln214_11_reg_2644_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_11_fu_1973_p2(11),
      Q => add_ln214_11_reg_2644(11),
      R => '0'
    );
\add_ln214_11_reg_2644_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_11_fu_1973_p2(12),
      Q => add_ln214_11_reg_2644(12),
      R => '0'
    );
\add_ln214_11_reg_2644_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_11_fu_1973_p2(13),
      Q => add_ln214_11_reg_2644(13),
      R => '0'
    );
\add_ln214_11_reg_2644_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_11_fu_1973_p2(14),
      Q => add_ln214_11_reg_2644(14),
      R => '0'
    );
\add_ln214_11_reg_2644_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_11_fu_1973_p2(15),
      Q => add_ln214_11_reg_2644(15),
      R => '0'
    );
\add_ln214_11_reg_2644_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_11_fu_1973_p2(16),
      Q => add_ln214_11_reg_2644(16),
      R => '0'
    );
\add_ln214_11_reg_2644_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_11_fu_1973_p2(17),
      Q => add_ln214_11_reg_2644(17),
      R => '0'
    );
\add_ln214_11_reg_2644_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_11_fu_1973_p2(18),
      Q => add_ln214_11_reg_2644(18),
      R => '0'
    );
\add_ln214_11_reg_2644_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_11_fu_1973_p2(19),
      Q => add_ln214_11_reg_2644(19),
      R => '0'
    );
\add_ln214_11_reg_2644_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_11_fu_1973_p2(1),
      Q => add_ln214_11_reg_2644(1),
      R => '0'
    );
\add_ln214_11_reg_2644_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_11_fu_1973_p2(20),
      Q => add_ln214_11_reg_2644(20),
      R => '0'
    );
\add_ln214_11_reg_2644_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_11_fu_1973_p2(21),
      Q => add_ln214_11_reg_2644(21),
      R => '0'
    );
\add_ln214_11_reg_2644_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_11_fu_1973_p2(22),
      Q => add_ln214_11_reg_2644(22),
      R => '0'
    );
\add_ln214_11_reg_2644_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_11_fu_1973_p2(23),
      Q => add_ln214_11_reg_2644(23),
      R => '0'
    );
\add_ln214_11_reg_2644_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_11_fu_1973_p2(24),
      Q => add_ln214_11_reg_2644(24),
      R => '0'
    );
\add_ln214_11_reg_2644_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_11_fu_1973_p2(25),
      Q => add_ln214_11_reg_2644(25),
      R => '0'
    );
\add_ln214_11_reg_2644_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_11_fu_1973_p2(26),
      Q => add_ln214_11_reg_2644(26),
      R => '0'
    );
\add_ln214_11_reg_2644_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_11_fu_1973_p2(27),
      Q => add_ln214_11_reg_2644(27),
      R => '0'
    );
\add_ln214_11_reg_2644_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_11_fu_1973_p2(28),
      Q => add_ln214_11_reg_2644(28),
      R => '0'
    );
\add_ln214_11_reg_2644_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_11_fu_1973_p2(29),
      Q => add_ln214_11_reg_2644(29),
      R => '0'
    );
\add_ln214_11_reg_2644_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_11_fu_1973_p2(2),
      Q => add_ln214_11_reg_2644(2),
      R => '0'
    );
\add_ln214_11_reg_2644_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_11_fu_1973_p2(30),
      Q => add_ln214_11_reg_2644(30),
      R => '0'
    );
\add_ln214_11_reg_2644_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_11_fu_1973_p2(31),
      Q => add_ln214_11_reg_2644(31),
      R => '0'
    );
\add_ln214_11_reg_2644_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_11_fu_1973_p2(3),
      Q => add_ln214_11_reg_2644(3),
      R => '0'
    );
\add_ln214_11_reg_2644_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_11_fu_1973_p2(4),
      Q => add_ln214_11_reg_2644(4),
      R => '0'
    );
\add_ln214_11_reg_2644_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_11_fu_1973_p2(5),
      Q => add_ln214_11_reg_2644(5),
      R => '0'
    );
\add_ln214_11_reg_2644_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_11_fu_1973_p2(6),
      Q => add_ln214_11_reg_2644(6),
      R => '0'
    );
\add_ln214_11_reg_2644_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_11_fu_1973_p2(7),
      Q => add_ln214_11_reg_2644(7),
      R => '0'
    );
\add_ln214_11_reg_2644_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_11_fu_1973_p2(8),
      Q => add_ln214_11_reg_2644(8),
      R => '0'
    );
\add_ln214_11_reg_2644_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_11_fu_1973_p2(9),
      Q => add_ln214_11_reg_2644(9),
      R => '0'
    );
\add_ln214_13_reg_2679_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_13_fu_2016_p2(0),
      Q => add_ln214_13_reg_2679(0),
      R => '0'
    );
\add_ln214_13_reg_2679_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_13_fu_2016_p2(10),
      Q => add_ln214_13_reg_2679(10),
      R => '0'
    );
\add_ln214_13_reg_2679_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_13_fu_2016_p2(11),
      Q => add_ln214_13_reg_2679(11),
      R => '0'
    );
\add_ln214_13_reg_2679_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_13_fu_2016_p2(12),
      Q => add_ln214_13_reg_2679(12),
      R => '0'
    );
\add_ln214_13_reg_2679_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_13_fu_2016_p2(13),
      Q => add_ln214_13_reg_2679(13),
      R => '0'
    );
\add_ln214_13_reg_2679_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_13_fu_2016_p2(14),
      Q => add_ln214_13_reg_2679(14),
      R => '0'
    );
\add_ln214_13_reg_2679_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_13_fu_2016_p2(15),
      Q => add_ln214_13_reg_2679(15),
      R => '0'
    );
\add_ln214_13_reg_2679_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_13_fu_2016_p2(16),
      Q => add_ln214_13_reg_2679(16),
      R => '0'
    );
\add_ln214_13_reg_2679_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_13_fu_2016_p2(17),
      Q => add_ln214_13_reg_2679(17),
      R => '0'
    );
\add_ln214_13_reg_2679_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_13_fu_2016_p2(18),
      Q => add_ln214_13_reg_2679(18),
      R => '0'
    );
\add_ln214_13_reg_2679_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_13_fu_2016_p2(19),
      Q => add_ln214_13_reg_2679(19),
      R => '0'
    );
\add_ln214_13_reg_2679_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_13_fu_2016_p2(1),
      Q => add_ln214_13_reg_2679(1),
      R => '0'
    );
\add_ln214_13_reg_2679_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_13_fu_2016_p2(20),
      Q => add_ln214_13_reg_2679(20),
      R => '0'
    );
\add_ln214_13_reg_2679_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_13_fu_2016_p2(21),
      Q => add_ln214_13_reg_2679(21),
      R => '0'
    );
\add_ln214_13_reg_2679_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_13_fu_2016_p2(22),
      Q => add_ln214_13_reg_2679(22),
      R => '0'
    );
\add_ln214_13_reg_2679_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_13_fu_2016_p2(23),
      Q => add_ln214_13_reg_2679(23),
      R => '0'
    );
\add_ln214_13_reg_2679_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_13_fu_2016_p2(24),
      Q => add_ln214_13_reg_2679(24),
      R => '0'
    );
\add_ln214_13_reg_2679_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_13_fu_2016_p2(25),
      Q => add_ln214_13_reg_2679(25),
      R => '0'
    );
\add_ln214_13_reg_2679_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_13_fu_2016_p2(26),
      Q => add_ln214_13_reg_2679(26),
      R => '0'
    );
\add_ln214_13_reg_2679_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_13_fu_2016_p2(27),
      Q => add_ln214_13_reg_2679(27),
      R => '0'
    );
\add_ln214_13_reg_2679_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_13_fu_2016_p2(28),
      Q => add_ln214_13_reg_2679(28),
      R => '0'
    );
\add_ln214_13_reg_2679_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_13_fu_2016_p2(29),
      Q => add_ln214_13_reg_2679(29),
      R => '0'
    );
\add_ln214_13_reg_2679_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_13_fu_2016_p2(2),
      Q => add_ln214_13_reg_2679(2),
      R => '0'
    );
\add_ln214_13_reg_2679_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_13_fu_2016_p2(30),
      Q => add_ln214_13_reg_2679(30),
      R => '0'
    );
\add_ln214_13_reg_2679_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_13_fu_2016_p2(31),
      Q => add_ln214_13_reg_2679(31),
      R => '0'
    );
\add_ln214_13_reg_2679_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_13_fu_2016_p2(3),
      Q => add_ln214_13_reg_2679(3),
      R => '0'
    );
\add_ln214_13_reg_2679_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_13_fu_2016_p2(4),
      Q => add_ln214_13_reg_2679(4),
      R => '0'
    );
\add_ln214_13_reg_2679_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_13_fu_2016_p2(5),
      Q => add_ln214_13_reg_2679(5),
      R => '0'
    );
\add_ln214_13_reg_2679_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_13_fu_2016_p2(6),
      Q => add_ln214_13_reg_2679(6),
      R => '0'
    );
\add_ln214_13_reg_2679_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_13_fu_2016_p2(7),
      Q => add_ln214_13_reg_2679(7),
      R => '0'
    );
\add_ln214_13_reg_2679_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_13_fu_2016_p2(8),
      Q => add_ln214_13_reg_2679(8),
      R => '0'
    );
\add_ln214_13_reg_2679_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_13_fu_2016_p2(9),
      Q => add_ln214_13_reg_2679(9),
      R => '0'
    );
\add_ln214_15_reg_2714_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_15_fu_2059_p2(0),
      Q => add_ln214_15_reg_2714(0),
      R => '0'
    );
\add_ln214_15_reg_2714_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_15_fu_2059_p2(10),
      Q => add_ln214_15_reg_2714(10),
      R => '0'
    );
\add_ln214_15_reg_2714_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_15_fu_2059_p2(11),
      Q => add_ln214_15_reg_2714(11),
      R => '0'
    );
\add_ln214_15_reg_2714_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_15_fu_2059_p2(12),
      Q => add_ln214_15_reg_2714(12),
      R => '0'
    );
\add_ln214_15_reg_2714_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_15_fu_2059_p2(13),
      Q => add_ln214_15_reg_2714(13),
      R => '0'
    );
\add_ln214_15_reg_2714_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_15_fu_2059_p2(14),
      Q => add_ln214_15_reg_2714(14),
      R => '0'
    );
\add_ln214_15_reg_2714_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_15_fu_2059_p2(15),
      Q => add_ln214_15_reg_2714(15),
      R => '0'
    );
\add_ln214_15_reg_2714_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_15_fu_2059_p2(16),
      Q => add_ln214_15_reg_2714(16),
      R => '0'
    );
\add_ln214_15_reg_2714_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_15_fu_2059_p2(17),
      Q => add_ln214_15_reg_2714(17),
      R => '0'
    );
\add_ln214_15_reg_2714_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_15_fu_2059_p2(18),
      Q => add_ln214_15_reg_2714(18),
      R => '0'
    );
\add_ln214_15_reg_2714_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_15_fu_2059_p2(19),
      Q => add_ln214_15_reg_2714(19),
      R => '0'
    );
\add_ln214_15_reg_2714_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_15_fu_2059_p2(1),
      Q => add_ln214_15_reg_2714(1),
      R => '0'
    );
\add_ln214_15_reg_2714_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_15_fu_2059_p2(20),
      Q => add_ln214_15_reg_2714(20),
      R => '0'
    );
\add_ln214_15_reg_2714_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_15_fu_2059_p2(21),
      Q => add_ln214_15_reg_2714(21),
      R => '0'
    );
\add_ln214_15_reg_2714_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_15_fu_2059_p2(22),
      Q => add_ln214_15_reg_2714(22),
      R => '0'
    );
\add_ln214_15_reg_2714_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_15_fu_2059_p2(23),
      Q => add_ln214_15_reg_2714(23),
      R => '0'
    );
\add_ln214_15_reg_2714_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_15_fu_2059_p2(24),
      Q => add_ln214_15_reg_2714(24),
      R => '0'
    );
\add_ln214_15_reg_2714_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_15_fu_2059_p2(25),
      Q => add_ln214_15_reg_2714(25),
      R => '0'
    );
\add_ln214_15_reg_2714_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_15_fu_2059_p2(26),
      Q => add_ln214_15_reg_2714(26),
      R => '0'
    );
\add_ln214_15_reg_2714_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_15_fu_2059_p2(27),
      Q => add_ln214_15_reg_2714(27),
      R => '0'
    );
\add_ln214_15_reg_2714_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_15_fu_2059_p2(28),
      Q => add_ln214_15_reg_2714(28),
      R => '0'
    );
\add_ln214_15_reg_2714_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_15_fu_2059_p2(29),
      Q => add_ln214_15_reg_2714(29),
      R => '0'
    );
\add_ln214_15_reg_2714_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_15_fu_2059_p2(2),
      Q => add_ln214_15_reg_2714(2),
      R => '0'
    );
\add_ln214_15_reg_2714_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_15_fu_2059_p2(30),
      Q => add_ln214_15_reg_2714(30),
      R => '0'
    );
\add_ln214_15_reg_2714_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_15_fu_2059_p2(31),
      Q => add_ln214_15_reg_2714(31),
      R => '0'
    );
\add_ln214_15_reg_2714_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_15_fu_2059_p2(3),
      Q => add_ln214_15_reg_2714(3),
      R => '0'
    );
\add_ln214_15_reg_2714_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_15_fu_2059_p2(4),
      Q => add_ln214_15_reg_2714(4),
      R => '0'
    );
\add_ln214_15_reg_2714_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_15_fu_2059_p2(5),
      Q => add_ln214_15_reg_2714(5),
      R => '0'
    );
\add_ln214_15_reg_2714_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_15_fu_2059_p2(6),
      Q => add_ln214_15_reg_2714(6),
      R => '0'
    );
\add_ln214_15_reg_2714_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_15_fu_2059_p2(7),
      Q => add_ln214_15_reg_2714(7),
      R => '0'
    );
\add_ln214_15_reg_2714_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_15_fu_2059_p2(8),
      Q => add_ln214_15_reg_2714(8),
      R => '0'
    );
\add_ln214_15_reg_2714_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_15_fu_2059_p2(9),
      Q => add_ln214_15_reg_2714(9),
      R => '0'
    );
\add_ln214_17_reg_2749_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_17_fu_2102_p2(0),
      Q => add_ln214_17_reg_2749(0),
      R => '0'
    );
\add_ln214_17_reg_2749_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_17_fu_2102_p2(10),
      Q => add_ln214_17_reg_2749(10),
      R => '0'
    );
\add_ln214_17_reg_2749_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_17_fu_2102_p2(11),
      Q => add_ln214_17_reg_2749(11),
      R => '0'
    );
\add_ln214_17_reg_2749_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_17_fu_2102_p2(12),
      Q => add_ln214_17_reg_2749(12),
      R => '0'
    );
\add_ln214_17_reg_2749_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_17_fu_2102_p2(13),
      Q => add_ln214_17_reg_2749(13),
      R => '0'
    );
\add_ln214_17_reg_2749_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_17_fu_2102_p2(14),
      Q => add_ln214_17_reg_2749(14),
      R => '0'
    );
\add_ln214_17_reg_2749_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_17_fu_2102_p2(15),
      Q => add_ln214_17_reg_2749(15),
      R => '0'
    );
\add_ln214_17_reg_2749_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_17_fu_2102_p2(16),
      Q => add_ln214_17_reg_2749(16),
      R => '0'
    );
\add_ln214_17_reg_2749_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_17_fu_2102_p2(17),
      Q => add_ln214_17_reg_2749(17),
      R => '0'
    );
\add_ln214_17_reg_2749_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_17_fu_2102_p2(18),
      Q => add_ln214_17_reg_2749(18),
      R => '0'
    );
\add_ln214_17_reg_2749_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_17_fu_2102_p2(19),
      Q => add_ln214_17_reg_2749(19),
      R => '0'
    );
\add_ln214_17_reg_2749_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_17_fu_2102_p2(1),
      Q => add_ln214_17_reg_2749(1),
      R => '0'
    );
\add_ln214_17_reg_2749_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_17_fu_2102_p2(20),
      Q => add_ln214_17_reg_2749(20),
      R => '0'
    );
\add_ln214_17_reg_2749_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_17_fu_2102_p2(21),
      Q => add_ln214_17_reg_2749(21),
      R => '0'
    );
\add_ln214_17_reg_2749_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_17_fu_2102_p2(22),
      Q => add_ln214_17_reg_2749(22),
      R => '0'
    );
\add_ln214_17_reg_2749_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_17_fu_2102_p2(23),
      Q => add_ln214_17_reg_2749(23),
      R => '0'
    );
\add_ln214_17_reg_2749_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_17_fu_2102_p2(24),
      Q => add_ln214_17_reg_2749(24),
      R => '0'
    );
\add_ln214_17_reg_2749_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_17_fu_2102_p2(25),
      Q => add_ln214_17_reg_2749(25),
      R => '0'
    );
\add_ln214_17_reg_2749_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_17_fu_2102_p2(26),
      Q => add_ln214_17_reg_2749(26),
      R => '0'
    );
\add_ln214_17_reg_2749_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_17_fu_2102_p2(27),
      Q => add_ln214_17_reg_2749(27),
      R => '0'
    );
\add_ln214_17_reg_2749_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_17_fu_2102_p2(28),
      Q => add_ln214_17_reg_2749(28),
      R => '0'
    );
\add_ln214_17_reg_2749_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_17_fu_2102_p2(29),
      Q => add_ln214_17_reg_2749(29),
      R => '0'
    );
\add_ln214_17_reg_2749_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_17_fu_2102_p2(2),
      Q => add_ln214_17_reg_2749(2),
      R => '0'
    );
\add_ln214_17_reg_2749_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_17_fu_2102_p2(30),
      Q => add_ln214_17_reg_2749(30),
      R => '0'
    );
\add_ln214_17_reg_2749_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_17_fu_2102_p2(31),
      Q => add_ln214_17_reg_2749(31),
      R => '0'
    );
\add_ln214_17_reg_2749_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_17_fu_2102_p2(3),
      Q => add_ln214_17_reg_2749(3),
      R => '0'
    );
\add_ln214_17_reg_2749_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_17_fu_2102_p2(4),
      Q => add_ln214_17_reg_2749(4),
      R => '0'
    );
\add_ln214_17_reg_2749_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_17_fu_2102_p2(5),
      Q => add_ln214_17_reg_2749(5),
      R => '0'
    );
\add_ln214_17_reg_2749_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_17_fu_2102_p2(6),
      Q => add_ln214_17_reg_2749(6),
      R => '0'
    );
\add_ln214_17_reg_2749_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_17_fu_2102_p2(7),
      Q => add_ln214_17_reg_2749(7),
      R => '0'
    );
\add_ln214_17_reg_2749_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_17_fu_2102_p2(8),
      Q => add_ln214_17_reg_2749(8),
      R => '0'
    );
\add_ln214_17_reg_2749_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_17_fu_2102_p2(9),
      Q => add_ln214_17_reg_2749(9),
      R => '0'
    );
\add_ln214_19_reg_2784_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_19_fu_2145_p2(0),
      Q => add_ln214_19_reg_2784(0),
      R => '0'
    );
\add_ln214_19_reg_2784_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_19_fu_2145_p2(10),
      Q => add_ln214_19_reg_2784(10),
      R => '0'
    );
\add_ln214_19_reg_2784_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_19_fu_2145_p2(11),
      Q => add_ln214_19_reg_2784(11),
      R => '0'
    );
\add_ln214_19_reg_2784_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_19_fu_2145_p2(12),
      Q => add_ln214_19_reg_2784(12),
      R => '0'
    );
\add_ln214_19_reg_2784_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_19_fu_2145_p2(13),
      Q => add_ln214_19_reg_2784(13),
      R => '0'
    );
\add_ln214_19_reg_2784_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_19_fu_2145_p2(14),
      Q => add_ln214_19_reg_2784(14),
      R => '0'
    );
\add_ln214_19_reg_2784_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_19_fu_2145_p2(15),
      Q => add_ln214_19_reg_2784(15),
      R => '0'
    );
\add_ln214_19_reg_2784_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_19_fu_2145_p2(16),
      Q => add_ln214_19_reg_2784(16),
      R => '0'
    );
\add_ln214_19_reg_2784_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_19_fu_2145_p2(17),
      Q => add_ln214_19_reg_2784(17),
      R => '0'
    );
\add_ln214_19_reg_2784_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_19_fu_2145_p2(18),
      Q => add_ln214_19_reg_2784(18),
      R => '0'
    );
\add_ln214_19_reg_2784_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_19_fu_2145_p2(19),
      Q => add_ln214_19_reg_2784(19),
      R => '0'
    );
\add_ln214_19_reg_2784_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_19_fu_2145_p2(1),
      Q => add_ln214_19_reg_2784(1),
      R => '0'
    );
\add_ln214_19_reg_2784_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_19_fu_2145_p2(20),
      Q => add_ln214_19_reg_2784(20),
      R => '0'
    );
\add_ln214_19_reg_2784_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_19_fu_2145_p2(21),
      Q => add_ln214_19_reg_2784(21),
      R => '0'
    );
\add_ln214_19_reg_2784_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_19_fu_2145_p2(22),
      Q => add_ln214_19_reg_2784(22),
      R => '0'
    );
\add_ln214_19_reg_2784_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_19_fu_2145_p2(23),
      Q => add_ln214_19_reg_2784(23),
      R => '0'
    );
\add_ln214_19_reg_2784_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_19_fu_2145_p2(24),
      Q => add_ln214_19_reg_2784(24),
      R => '0'
    );
\add_ln214_19_reg_2784_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_19_fu_2145_p2(25),
      Q => add_ln214_19_reg_2784(25),
      R => '0'
    );
\add_ln214_19_reg_2784_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_19_fu_2145_p2(26),
      Q => add_ln214_19_reg_2784(26),
      R => '0'
    );
\add_ln214_19_reg_2784_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_19_fu_2145_p2(27),
      Q => add_ln214_19_reg_2784(27),
      R => '0'
    );
\add_ln214_19_reg_2784_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_19_fu_2145_p2(28),
      Q => add_ln214_19_reg_2784(28),
      R => '0'
    );
\add_ln214_19_reg_2784_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_19_fu_2145_p2(29),
      Q => add_ln214_19_reg_2784(29),
      R => '0'
    );
\add_ln214_19_reg_2784_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_19_fu_2145_p2(2),
      Q => add_ln214_19_reg_2784(2),
      R => '0'
    );
\add_ln214_19_reg_2784_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_19_fu_2145_p2(30),
      Q => add_ln214_19_reg_2784(30),
      R => '0'
    );
\add_ln214_19_reg_2784_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_19_fu_2145_p2(31),
      Q => add_ln214_19_reg_2784(31),
      R => '0'
    );
\add_ln214_19_reg_2784_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_19_fu_2145_p2(3),
      Q => add_ln214_19_reg_2784(3),
      R => '0'
    );
\add_ln214_19_reg_2784_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_19_fu_2145_p2(4),
      Q => add_ln214_19_reg_2784(4),
      R => '0'
    );
\add_ln214_19_reg_2784_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_19_fu_2145_p2(5),
      Q => add_ln214_19_reg_2784(5),
      R => '0'
    );
\add_ln214_19_reg_2784_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_19_fu_2145_p2(6),
      Q => add_ln214_19_reg_2784(6),
      R => '0'
    );
\add_ln214_19_reg_2784_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_19_fu_2145_p2(7),
      Q => add_ln214_19_reg_2784(7),
      R => '0'
    );
\add_ln214_19_reg_2784_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_19_fu_2145_p2(8),
      Q => add_ln214_19_reg_2784(8),
      R => '0'
    );
\add_ln214_19_reg_2784_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_19_fu_2145_p2(9),
      Q => add_ln214_19_reg_2784(9),
      R => '0'
    );
\add_ln214_1_reg_2469_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_1_fu_1758_p2(0),
      Q => add_ln214_1_reg_2469(0),
      R => '0'
    );
\add_ln214_1_reg_2469_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_1_fu_1758_p2(10),
      Q => add_ln214_1_reg_2469(10),
      R => '0'
    );
\add_ln214_1_reg_2469_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_1_fu_1758_p2(11),
      Q => add_ln214_1_reg_2469(11),
      R => '0'
    );
\add_ln214_1_reg_2469_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_1_fu_1758_p2(12),
      Q => add_ln214_1_reg_2469(12),
      R => '0'
    );
\add_ln214_1_reg_2469_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_1_fu_1758_p2(13),
      Q => add_ln214_1_reg_2469(13),
      R => '0'
    );
\add_ln214_1_reg_2469_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_1_fu_1758_p2(14),
      Q => add_ln214_1_reg_2469(14),
      R => '0'
    );
\add_ln214_1_reg_2469_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_1_fu_1758_p2(15),
      Q => add_ln214_1_reg_2469(15),
      R => '0'
    );
\add_ln214_1_reg_2469_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_1_fu_1758_p2(16),
      Q => add_ln214_1_reg_2469(16),
      R => '0'
    );
\add_ln214_1_reg_2469_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_1_fu_1758_p2(17),
      Q => add_ln214_1_reg_2469(17),
      R => '0'
    );
\add_ln214_1_reg_2469_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_1_fu_1758_p2(18),
      Q => add_ln214_1_reg_2469(18),
      R => '0'
    );
\add_ln214_1_reg_2469_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_1_fu_1758_p2(19),
      Q => add_ln214_1_reg_2469(19),
      R => '0'
    );
\add_ln214_1_reg_2469_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_1_fu_1758_p2(1),
      Q => add_ln214_1_reg_2469(1),
      R => '0'
    );
\add_ln214_1_reg_2469_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_1_fu_1758_p2(20),
      Q => add_ln214_1_reg_2469(20),
      R => '0'
    );
\add_ln214_1_reg_2469_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_1_fu_1758_p2(21),
      Q => add_ln214_1_reg_2469(21),
      R => '0'
    );
\add_ln214_1_reg_2469_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_1_fu_1758_p2(22),
      Q => add_ln214_1_reg_2469(22),
      R => '0'
    );
\add_ln214_1_reg_2469_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_1_fu_1758_p2(23),
      Q => add_ln214_1_reg_2469(23),
      R => '0'
    );
\add_ln214_1_reg_2469_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_1_fu_1758_p2(24),
      Q => add_ln214_1_reg_2469(24),
      R => '0'
    );
\add_ln214_1_reg_2469_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_1_fu_1758_p2(25),
      Q => add_ln214_1_reg_2469(25),
      R => '0'
    );
\add_ln214_1_reg_2469_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_1_fu_1758_p2(26),
      Q => add_ln214_1_reg_2469(26),
      R => '0'
    );
\add_ln214_1_reg_2469_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_1_fu_1758_p2(27),
      Q => add_ln214_1_reg_2469(27),
      R => '0'
    );
\add_ln214_1_reg_2469_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_1_fu_1758_p2(28),
      Q => add_ln214_1_reg_2469(28),
      R => '0'
    );
\add_ln214_1_reg_2469_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_1_fu_1758_p2(29),
      Q => add_ln214_1_reg_2469(29),
      R => '0'
    );
\add_ln214_1_reg_2469_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_1_fu_1758_p2(2),
      Q => add_ln214_1_reg_2469(2),
      R => '0'
    );
\add_ln214_1_reg_2469_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_1_fu_1758_p2(30),
      Q => add_ln214_1_reg_2469(30),
      R => '0'
    );
\add_ln214_1_reg_2469_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_1_fu_1758_p2(31),
      Q => add_ln214_1_reg_2469(31),
      R => '0'
    );
\add_ln214_1_reg_2469_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_1_fu_1758_p2(3),
      Q => add_ln214_1_reg_2469(3),
      R => '0'
    );
\add_ln214_1_reg_2469_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_1_fu_1758_p2(4),
      Q => add_ln214_1_reg_2469(4),
      R => '0'
    );
\add_ln214_1_reg_2469_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_1_fu_1758_p2(5),
      Q => add_ln214_1_reg_2469(5),
      R => '0'
    );
\add_ln214_1_reg_2469_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_1_fu_1758_p2(6),
      Q => add_ln214_1_reg_2469(6),
      R => '0'
    );
\add_ln214_1_reg_2469_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_1_fu_1758_p2(7),
      Q => add_ln214_1_reg_2469(7),
      R => '0'
    );
\add_ln214_1_reg_2469_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_1_fu_1758_p2(8),
      Q => add_ln214_1_reg_2469(8),
      R => '0'
    );
\add_ln214_1_reg_2469_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_1_fu_1758_p2(9),
      Q => add_ln214_1_reg_2469(9),
      R => '0'
    );
\add_ln214_21_reg_2819_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_21_fu_2188_p2(0),
      Q => add_ln214_21_reg_2819(0),
      R => '0'
    );
\add_ln214_21_reg_2819_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_21_fu_2188_p2(10),
      Q => add_ln214_21_reg_2819(10),
      R => '0'
    );
\add_ln214_21_reg_2819_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_21_fu_2188_p2(11),
      Q => add_ln214_21_reg_2819(11),
      R => '0'
    );
\add_ln214_21_reg_2819_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_21_fu_2188_p2(12),
      Q => add_ln214_21_reg_2819(12),
      R => '0'
    );
\add_ln214_21_reg_2819_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_21_fu_2188_p2(13),
      Q => add_ln214_21_reg_2819(13),
      R => '0'
    );
\add_ln214_21_reg_2819_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_21_fu_2188_p2(14),
      Q => add_ln214_21_reg_2819(14),
      R => '0'
    );
\add_ln214_21_reg_2819_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_21_fu_2188_p2(15),
      Q => add_ln214_21_reg_2819(15),
      R => '0'
    );
\add_ln214_21_reg_2819_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_21_fu_2188_p2(16),
      Q => add_ln214_21_reg_2819(16),
      R => '0'
    );
\add_ln214_21_reg_2819_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_21_fu_2188_p2(17),
      Q => add_ln214_21_reg_2819(17),
      R => '0'
    );
\add_ln214_21_reg_2819_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_21_fu_2188_p2(18),
      Q => add_ln214_21_reg_2819(18),
      R => '0'
    );
\add_ln214_21_reg_2819_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_21_fu_2188_p2(19),
      Q => add_ln214_21_reg_2819(19),
      R => '0'
    );
\add_ln214_21_reg_2819_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_21_fu_2188_p2(1),
      Q => add_ln214_21_reg_2819(1),
      R => '0'
    );
\add_ln214_21_reg_2819_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_21_fu_2188_p2(20),
      Q => add_ln214_21_reg_2819(20),
      R => '0'
    );
\add_ln214_21_reg_2819_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_21_fu_2188_p2(21),
      Q => add_ln214_21_reg_2819(21),
      R => '0'
    );
\add_ln214_21_reg_2819_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_21_fu_2188_p2(22),
      Q => add_ln214_21_reg_2819(22),
      R => '0'
    );
\add_ln214_21_reg_2819_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_21_fu_2188_p2(23),
      Q => add_ln214_21_reg_2819(23),
      R => '0'
    );
\add_ln214_21_reg_2819_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_21_fu_2188_p2(24),
      Q => add_ln214_21_reg_2819(24),
      R => '0'
    );
\add_ln214_21_reg_2819_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_21_fu_2188_p2(25),
      Q => add_ln214_21_reg_2819(25),
      R => '0'
    );
\add_ln214_21_reg_2819_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_21_fu_2188_p2(26),
      Q => add_ln214_21_reg_2819(26),
      R => '0'
    );
\add_ln214_21_reg_2819_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_21_fu_2188_p2(27),
      Q => add_ln214_21_reg_2819(27),
      R => '0'
    );
\add_ln214_21_reg_2819_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_21_fu_2188_p2(28),
      Q => add_ln214_21_reg_2819(28),
      R => '0'
    );
\add_ln214_21_reg_2819_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_21_fu_2188_p2(29),
      Q => add_ln214_21_reg_2819(29),
      R => '0'
    );
\add_ln214_21_reg_2819_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_21_fu_2188_p2(2),
      Q => add_ln214_21_reg_2819(2),
      R => '0'
    );
\add_ln214_21_reg_2819_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_21_fu_2188_p2(30),
      Q => add_ln214_21_reg_2819(30),
      R => '0'
    );
\add_ln214_21_reg_2819_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_21_fu_2188_p2(31),
      Q => add_ln214_21_reg_2819(31),
      R => '0'
    );
\add_ln214_21_reg_2819_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_21_fu_2188_p2(3),
      Q => add_ln214_21_reg_2819(3),
      R => '0'
    );
\add_ln214_21_reg_2819_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_21_fu_2188_p2(4),
      Q => add_ln214_21_reg_2819(4),
      R => '0'
    );
\add_ln214_21_reg_2819_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_21_fu_2188_p2(5),
      Q => add_ln214_21_reg_2819(5),
      R => '0'
    );
\add_ln214_21_reg_2819_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_21_fu_2188_p2(6),
      Q => add_ln214_21_reg_2819(6),
      R => '0'
    );
\add_ln214_21_reg_2819_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_21_fu_2188_p2(7),
      Q => add_ln214_21_reg_2819(7),
      R => '0'
    );
\add_ln214_21_reg_2819_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_21_fu_2188_p2(8),
      Q => add_ln214_21_reg_2819(8),
      R => '0'
    );
\add_ln214_21_reg_2819_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_21_fu_2188_p2(9),
      Q => add_ln214_21_reg_2819(9),
      R => '0'
    );
\add_ln214_23_reg_2854_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_23_fu_2231_p2(0),
      Q => add_ln214_23_reg_2854(0),
      R => '0'
    );
\add_ln214_23_reg_2854_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_23_fu_2231_p2(10),
      Q => add_ln214_23_reg_2854(10),
      R => '0'
    );
\add_ln214_23_reg_2854_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_23_fu_2231_p2(11),
      Q => add_ln214_23_reg_2854(11),
      R => '0'
    );
\add_ln214_23_reg_2854_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_23_fu_2231_p2(12),
      Q => add_ln214_23_reg_2854(12),
      R => '0'
    );
\add_ln214_23_reg_2854_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_23_fu_2231_p2(13),
      Q => add_ln214_23_reg_2854(13),
      R => '0'
    );
\add_ln214_23_reg_2854_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_23_fu_2231_p2(14),
      Q => add_ln214_23_reg_2854(14),
      R => '0'
    );
\add_ln214_23_reg_2854_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_23_fu_2231_p2(15),
      Q => add_ln214_23_reg_2854(15),
      R => '0'
    );
\add_ln214_23_reg_2854_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_23_fu_2231_p2(16),
      Q => add_ln214_23_reg_2854(16),
      R => '0'
    );
\add_ln214_23_reg_2854_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_23_fu_2231_p2(17),
      Q => add_ln214_23_reg_2854(17),
      R => '0'
    );
\add_ln214_23_reg_2854_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_23_fu_2231_p2(18),
      Q => add_ln214_23_reg_2854(18),
      R => '0'
    );
\add_ln214_23_reg_2854_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_23_fu_2231_p2(19),
      Q => add_ln214_23_reg_2854(19),
      R => '0'
    );
\add_ln214_23_reg_2854_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_23_fu_2231_p2(1),
      Q => add_ln214_23_reg_2854(1),
      R => '0'
    );
\add_ln214_23_reg_2854_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_23_fu_2231_p2(20),
      Q => add_ln214_23_reg_2854(20),
      R => '0'
    );
\add_ln214_23_reg_2854_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_23_fu_2231_p2(21),
      Q => add_ln214_23_reg_2854(21),
      R => '0'
    );
\add_ln214_23_reg_2854_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_23_fu_2231_p2(22),
      Q => add_ln214_23_reg_2854(22),
      R => '0'
    );
\add_ln214_23_reg_2854_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_23_fu_2231_p2(23),
      Q => add_ln214_23_reg_2854(23),
      R => '0'
    );
\add_ln214_23_reg_2854_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_23_fu_2231_p2(24),
      Q => add_ln214_23_reg_2854(24),
      R => '0'
    );
\add_ln214_23_reg_2854_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_23_fu_2231_p2(25),
      Q => add_ln214_23_reg_2854(25),
      R => '0'
    );
\add_ln214_23_reg_2854_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_23_fu_2231_p2(26),
      Q => add_ln214_23_reg_2854(26),
      R => '0'
    );
\add_ln214_23_reg_2854_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_23_fu_2231_p2(27),
      Q => add_ln214_23_reg_2854(27),
      R => '0'
    );
\add_ln214_23_reg_2854_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_23_fu_2231_p2(28),
      Q => add_ln214_23_reg_2854(28),
      R => '0'
    );
\add_ln214_23_reg_2854_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_23_fu_2231_p2(29),
      Q => add_ln214_23_reg_2854(29),
      R => '0'
    );
\add_ln214_23_reg_2854_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_23_fu_2231_p2(2),
      Q => add_ln214_23_reg_2854(2),
      R => '0'
    );
\add_ln214_23_reg_2854_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_23_fu_2231_p2(30),
      Q => add_ln214_23_reg_2854(30),
      R => '0'
    );
\add_ln214_23_reg_2854_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_23_fu_2231_p2(31),
      Q => add_ln214_23_reg_2854(31),
      R => '0'
    );
\add_ln214_23_reg_2854_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_23_fu_2231_p2(3),
      Q => add_ln214_23_reg_2854(3),
      R => '0'
    );
\add_ln214_23_reg_2854_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_23_fu_2231_p2(4),
      Q => add_ln214_23_reg_2854(4),
      R => '0'
    );
\add_ln214_23_reg_2854_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_23_fu_2231_p2(5),
      Q => add_ln214_23_reg_2854(5),
      R => '0'
    );
\add_ln214_23_reg_2854_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_23_fu_2231_p2(6),
      Q => add_ln214_23_reg_2854(6),
      R => '0'
    );
\add_ln214_23_reg_2854_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_23_fu_2231_p2(7),
      Q => add_ln214_23_reg_2854(7),
      R => '0'
    );
\add_ln214_23_reg_2854_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_23_fu_2231_p2(8),
      Q => add_ln214_23_reg_2854(8),
      R => '0'
    );
\add_ln214_23_reg_2854_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_23_fu_2231_p2(9),
      Q => add_ln214_23_reg_2854(9),
      R => '0'
    );
\add_ln214_25_reg_2889_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_25_fu_2274_p2(0),
      Q => add_ln214_25_reg_2889(0),
      R => '0'
    );
\add_ln214_25_reg_2889_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_25_fu_2274_p2(10),
      Q => add_ln214_25_reg_2889(10),
      R => '0'
    );
\add_ln214_25_reg_2889_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_25_fu_2274_p2(11),
      Q => add_ln214_25_reg_2889(11),
      R => '0'
    );
\add_ln214_25_reg_2889_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_25_fu_2274_p2(12),
      Q => add_ln214_25_reg_2889(12),
      R => '0'
    );
\add_ln214_25_reg_2889_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_25_fu_2274_p2(13),
      Q => add_ln214_25_reg_2889(13),
      R => '0'
    );
\add_ln214_25_reg_2889_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_25_fu_2274_p2(14),
      Q => add_ln214_25_reg_2889(14),
      R => '0'
    );
\add_ln214_25_reg_2889_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_25_fu_2274_p2(15),
      Q => add_ln214_25_reg_2889(15),
      R => '0'
    );
\add_ln214_25_reg_2889_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_25_fu_2274_p2(16),
      Q => add_ln214_25_reg_2889(16),
      R => '0'
    );
\add_ln214_25_reg_2889_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_25_fu_2274_p2(17),
      Q => add_ln214_25_reg_2889(17),
      R => '0'
    );
\add_ln214_25_reg_2889_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_25_fu_2274_p2(18),
      Q => add_ln214_25_reg_2889(18),
      R => '0'
    );
\add_ln214_25_reg_2889_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_25_fu_2274_p2(19),
      Q => add_ln214_25_reg_2889(19),
      R => '0'
    );
\add_ln214_25_reg_2889_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_25_fu_2274_p2(1),
      Q => add_ln214_25_reg_2889(1),
      R => '0'
    );
\add_ln214_25_reg_2889_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_25_fu_2274_p2(20),
      Q => add_ln214_25_reg_2889(20),
      R => '0'
    );
\add_ln214_25_reg_2889_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_25_fu_2274_p2(21),
      Q => add_ln214_25_reg_2889(21),
      R => '0'
    );
\add_ln214_25_reg_2889_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_25_fu_2274_p2(22),
      Q => add_ln214_25_reg_2889(22),
      R => '0'
    );
\add_ln214_25_reg_2889_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_25_fu_2274_p2(23),
      Q => add_ln214_25_reg_2889(23),
      R => '0'
    );
\add_ln214_25_reg_2889_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_25_fu_2274_p2(24),
      Q => add_ln214_25_reg_2889(24),
      R => '0'
    );
\add_ln214_25_reg_2889_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_25_fu_2274_p2(25),
      Q => add_ln214_25_reg_2889(25),
      R => '0'
    );
\add_ln214_25_reg_2889_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_25_fu_2274_p2(26),
      Q => add_ln214_25_reg_2889(26),
      R => '0'
    );
\add_ln214_25_reg_2889_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_25_fu_2274_p2(27),
      Q => add_ln214_25_reg_2889(27),
      R => '0'
    );
\add_ln214_25_reg_2889_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_25_fu_2274_p2(28),
      Q => add_ln214_25_reg_2889(28),
      R => '0'
    );
\add_ln214_25_reg_2889_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_25_fu_2274_p2(29),
      Q => add_ln214_25_reg_2889(29),
      R => '0'
    );
\add_ln214_25_reg_2889_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_25_fu_2274_p2(2),
      Q => add_ln214_25_reg_2889(2),
      R => '0'
    );
\add_ln214_25_reg_2889_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_25_fu_2274_p2(30),
      Q => add_ln214_25_reg_2889(30),
      R => '0'
    );
\add_ln214_25_reg_2889_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_25_fu_2274_p2(31),
      Q => add_ln214_25_reg_2889(31),
      R => '0'
    );
\add_ln214_25_reg_2889_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_25_fu_2274_p2(3),
      Q => add_ln214_25_reg_2889(3),
      R => '0'
    );
\add_ln214_25_reg_2889_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_25_fu_2274_p2(4),
      Q => add_ln214_25_reg_2889(4),
      R => '0'
    );
\add_ln214_25_reg_2889_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_25_fu_2274_p2(5),
      Q => add_ln214_25_reg_2889(5),
      R => '0'
    );
\add_ln214_25_reg_2889_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_25_fu_2274_p2(6),
      Q => add_ln214_25_reg_2889(6),
      R => '0'
    );
\add_ln214_25_reg_2889_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_25_fu_2274_p2(7),
      Q => add_ln214_25_reg_2889(7),
      R => '0'
    );
\add_ln214_25_reg_2889_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_25_fu_2274_p2(8),
      Q => add_ln214_25_reg_2889(8),
      R => '0'
    );
\add_ln214_25_reg_2889_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_25_fu_2274_p2(9),
      Q => add_ln214_25_reg_2889(9),
      R => '0'
    );
\add_ln214_27_reg_2924_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_27_fu_2317_p2(0),
      Q => add_ln214_27_reg_2924(0),
      R => '0'
    );
\add_ln214_27_reg_2924_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_27_fu_2317_p2(10),
      Q => add_ln214_27_reg_2924(10),
      R => '0'
    );
\add_ln214_27_reg_2924_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_27_fu_2317_p2(11),
      Q => add_ln214_27_reg_2924(11),
      R => '0'
    );
\add_ln214_27_reg_2924_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_27_fu_2317_p2(12),
      Q => add_ln214_27_reg_2924(12),
      R => '0'
    );
\add_ln214_27_reg_2924_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_27_fu_2317_p2(13),
      Q => add_ln214_27_reg_2924(13),
      R => '0'
    );
\add_ln214_27_reg_2924_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_27_fu_2317_p2(14),
      Q => add_ln214_27_reg_2924(14),
      R => '0'
    );
\add_ln214_27_reg_2924_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_27_fu_2317_p2(15),
      Q => add_ln214_27_reg_2924(15),
      R => '0'
    );
\add_ln214_27_reg_2924_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_27_fu_2317_p2(16),
      Q => add_ln214_27_reg_2924(16),
      R => '0'
    );
\add_ln214_27_reg_2924_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_27_fu_2317_p2(17),
      Q => add_ln214_27_reg_2924(17),
      R => '0'
    );
\add_ln214_27_reg_2924_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_27_fu_2317_p2(18),
      Q => add_ln214_27_reg_2924(18),
      R => '0'
    );
\add_ln214_27_reg_2924_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_27_fu_2317_p2(19),
      Q => add_ln214_27_reg_2924(19),
      R => '0'
    );
\add_ln214_27_reg_2924_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_27_fu_2317_p2(1),
      Q => add_ln214_27_reg_2924(1),
      R => '0'
    );
\add_ln214_27_reg_2924_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_27_fu_2317_p2(20),
      Q => add_ln214_27_reg_2924(20),
      R => '0'
    );
\add_ln214_27_reg_2924_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_27_fu_2317_p2(21),
      Q => add_ln214_27_reg_2924(21),
      R => '0'
    );
\add_ln214_27_reg_2924_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_27_fu_2317_p2(22),
      Q => add_ln214_27_reg_2924(22),
      R => '0'
    );
\add_ln214_27_reg_2924_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_27_fu_2317_p2(23),
      Q => add_ln214_27_reg_2924(23),
      R => '0'
    );
\add_ln214_27_reg_2924_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_27_fu_2317_p2(24),
      Q => add_ln214_27_reg_2924(24),
      R => '0'
    );
\add_ln214_27_reg_2924_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_27_fu_2317_p2(25),
      Q => add_ln214_27_reg_2924(25),
      R => '0'
    );
\add_ln214_27_reg_2924_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_27_fu_2317_p2(26),
      Q => add_ln214_27_reg_2924(26),
      R => '0'
    );
\add_ln214_27_reg_2924_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_27_fu_2317_p2(27),
      Q => add_ln214_27_reg_2924(27),
      R => '0'
    );
\add_ln214_27_reg_2924_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_27_fu_2317_p2(28),
      Q => add_ln214_27_reg_2924(28),
      R => '0'
    );
\add_ln214_27_reg_2924_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_27_fu_2317_p2(29),
      Q => add_ln214_27_reg_2924(29),
      R => '0'
    );
\add_ln214_27_reg_2924_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_27_fu_2317_p2(2),
      Q => add_ln214_27_reg_2924(2),
      R => '0'
    );
\add_ln214_27_reg_2924_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_27_fu_2317_p2(30),
      Q => add_ln214_27_reg_2924(30),
      R => '0'
    );
\add_ln214_27_reg_2924_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_27_fu_2317_p2(31),
      Q => add_ln214_27_reg_2924(31),
      R => '0'
    );
\add_ln214_27_reg_2924_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_27_fu_2317_p2(3),
      Q => add_ln214_27_reg_2924(3),
      R => '0'
    );
\add_ln214_27_reg_2924_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_27_fu_2317_p2(4),
      Q => add_ln214_27_reg_2924(4),
      R => '0'
    );
\add_ln214_27_reg_2924_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_27_fu_2317_p2(5),
      Q => add_ln214_27_reg_2924(5),
      R => '0'
    );
\add_ln214_27_reg_2924_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_27_fu_2317_p2(6),
      Q => add_ln214_27_reg_2924(6),
      R => '0'
    );
\add_ln214_27_reg_2924_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_27_fu_2317_p2(7),
      Q => add_ln214_27_reg_2924(7),
      R => '0'
    );
\add_ln214_27_reg_2924_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_27_fu_2317_p2(8),
      Q => add_ln214_27_reg_2924(8),
      R => '0'
    );
\add_ln214_27_reg_2924_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_27_fu_2317_p2(9),
      Q => add_ln214_27_reg_2924(9),
      R => '0'
    );
\add_ln214_29_reg_2959_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_29_fu_2360_p2(0),
      Q => add_ln214_29_reg_2959(0),
      R => '0'
    );
\add_ln214_29_reg_2959_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_29_fu_2360_p2(10),
      Q => add_ln214_29_reg_2959(10),
      R => '0'
    );
\add_ln214_29_reg_2959_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_29_fu_2360_p2(11),
      Q => add_ln214_29_reg_2959(11),
      R => '0'
    );
\add_ln214_29_reg_2959_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_29_fu_2360_p2(12),
      Q => add_ln214_29_reg_2959(12),
      R => '0'
    );
\add_ln214_29_reg_2959_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_29_fu_2360_p2(13),
      Q => add_ln214_29_reg_2959(13),
      R => '0'
    );
\add_ln214_29_reg_2959_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_29_fu_2360_p2(14),
      Q => add_ln214_29_reg_2959(14),
      R => '0'
    );
\add_ln214_29_reg_2959_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_29_fu_2360_p2(15),
      Q => add_ln214_29_reg_2959(15),
      R => '0'
    );
\add_ln214_29_reg_2959_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_29_fu_2360_p2(16),
      Q => add_ln214_29_reg_2959(16),
      R => '0'
    );
\add_ln214_29_reg_2959_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_29_fu_2360_p2(17),
      Q => add_ln214_29_reg_2959(17),
      R => '0'
    );
\add_ln214_29_reg_2959_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_29_fu_2360_p2(18),
      Q => add_ln214_29_reg_2959(18),
      R => '0'
    );
\add_ln214_29_reg_2959_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_29_fu_2360_p2(19),
      Q => add_ln214_29_reg_2959(19),
      R => '0'
    );
\add_ln214_29_reg_2959_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_29_fu_2360_p2(1),
      Q => add_ln214_29_reg_2959(1),
      R => '0'
    );
\add_ln214_29_reg_2959_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_29_fu_2360_p2(20),
      Q => add_ln214_29_reg_2959(20),
      R => '0'
    );
\add_ln214_29_reg_2959_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_29_fu_2360_p2(21),
      Q => add_ln214_29_reg_2959(21),
      R => '0'
    );
\add_ln214_29_reg_2959_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_29_fu_2360_p2(22),
      Q => add_ln214_29_reg_2959(22),
      R => '0'
    );
\add_ln214_29_reg_2959_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_29_fu_2360_p2(23),
      Q => add_ln214_29_reg_2959(23),
      R => '0'
    );
\add_ln214_29_reg_2959_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_29_fu_2360_p2(24),
      Q => add_ln214_29_reg_2959(24),
      R => '0'
    );
\add_ln214_29_reg_2959_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_29_fu_2360_p2(25),
      Q => add_ln214_29_reg_2959(25),
      R => '0'
    );
\add_ln214_29_reg_2959_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_29_fu_2360_p2(26),
      Q => add_ln214_29_reg_2959(26),
      R => '0'
    );
\add_ln214_29_reg_2959_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_29_fu_2360_p2(27),
      Q => add_ln214_29_reg_2959(27),
      R => '0'
    );
\add_ln214_29_reg_2959_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_29_fu_2360_p2(28),
      Q => add_ln214_29_reg_2959(28),
      R => '0'
    );
\add_ln214_29_reg_2959_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_29_fu_2360_p2(29),
      Q => add_ln214_29_reg_2959(29),
      R => '0'
    );
\add_ln214_29_reg_2959_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_29_fu_2360_p2(2),
      Q => add_ln214_29_reg_2959(2),
      R => '0'
    );
\add_ln214_29_reg_2959_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_29_fu_2360_p2(30),
      Q => add_ln214_29_reg_2959(30),
      R => '0'
    );
\add_ln214_29_reg_2959_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_29_fu_2360_p2(31),
      Q => add_ln214_29_reg_2959(31),
      R => '0'
    );
\add_ln214_29_reg_2959_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_29_fu_2360_p2(3),
      Q => add_ln214_29_reg_2959(3),
      R => '0'
    );
\add_ln214_29_reg_2959_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_29_fu_2360_p2(4),
      Q => add_ln214_29_reg_2959(4),
      R => '0'
    );
\add_ln214_29_reg_2959_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_29_fu_2360_p2(5),
      Q => add_ln214_29_reg_2959(5),
      R => '0'
    );
\add_ln214_29_reg_2959_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_29_fu_2360_p2(6),
      Q => add_ln214_29_reg_2959(6),
      R => '0'
    );
\add_ln214_29_reg_2959_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_29_fu_2360_p2(7),
      Q => add_ln214_29_reg_2959(7),
      R => '0'
    );
\add_ln214_29_reg_2959_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_29_fu_2360_p2(8),
      Q => add_ln214_29_reg_2959(8),
      R => '0'
    );
\add_ln214_29_reg_2959_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_29_fu_2360_p2(9),
      Q => add_ln214_29_reg_2959(9),
      R => '0'
    );
\add_ln214_31_reg_2994_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_31_fu_2403_p2(0),
      Q => add_ln214_31_reg_2994(0),
      R => '0'
    );
\add_ln214_31_reg_2994_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_31_fu_2403_p2(10),
      Q => add_ln214_31_reg_2994(10),
      R => '0'
    );
\add_ln214_31_reg_2994_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_31_fu_2403_p2(11),
      Q => add_ln214_31_reg_2994(11),
      R => '0'
    );
\add_ln214_31_reg_2994_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_31_fu_2403_p2(12),
      Q => add_ln214_31_reg_2994(12),
      R => '0'
    );
\add_ln214_31_reg_2994_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_31_fu_2403_p2(13),
      Q => add_ln214_31_reg_2994(13),
      R => '0'
    );
\add_ln214_31_reg_2994_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_31_fu_2403_p2(14),
      Q => add_ln214_31_reg_2994(14),
      R => '0'
    );
\add_ln214_31_reg_2994_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_31_fu_2403_p2(15),
      Q => add_ln214_31_reg_2994(15),
      R => '0'
    );
\add_ln214_31_reg_2994_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_31_fu_2403_p2(16),
      Q => add_ln214_31_reg_2994(16),
      R => '0'
    );
\add_ln214_31_reg_2994_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_31_fu_2403_p2(17),
      Q => add_ln214_31_reg_2994(17),
      R => '0'
    );
\add_ln214_31_reg_2994_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_31_fu_2403_p2(18),
      Q => add_ln214_31_reg_2994(18),
      R => '0'
    );
\add_ln214_31_reg_2994_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_31_fu_2403_p2(19),
      Q => add_ln214_31_reg_2994(19),
      R => '0'
    );
\add_ln214_31_reg_2994_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_31_fu_2403_p2(1),
      Q => add_ln214_31_reg_2994(1),
      R => '0'
    );
\add_ln214_31_reg_2994_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_31_fu_2403_p2(20),
      Q => add_ln214_31_reg_2994(20),
      R => '0'
    );
\add_ln214_31_reg_2994_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_31_fu_2403_p2(21),
      Q => add_ln214_31_reg_2994(21),
      R => '0'
    );
\add_ln214_31_reg_2994_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_31_fu_2403_p2(22),
      Q => add_ln214_31_reg_2994(22),
      R => '0'
    );
\add_ln214_31_reg_2994_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_31_fu_2403_p2(23),
      Q => add_ln214_31_reg_2994(23),
      R => '0'
    );
\add_ln214_31_reg_2994_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_31_fu_2403_p2(24),
      Q => add_ln214_31_reg_2994(24),
      R => '0'
    );
\add_ln214_31_reg_2994_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_31_fu_2403_p2(25),
      Q => add_ln214_31_reg_2994(25),
      R => '0'
    );
\add_ln214_31_reg_2994_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_31_fu_2403_p2(26),
      Q => add_ln214_31_reg_2994(26),
      R => '0'
    );
\add_ln214_31_reg_2994_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_31_fu_2403_p2(27),
      Q => add_ln214_31_reg_2994(27),
      R => '0'
    );
\add_ln214_31_reg_2994_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_31_fu_2403_p2(28),
      Q => add_ln214_31_reg_2994(28),
      R => '0'
    );
\add_ln214_31_reg_2994_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_31_fu_2403_p2(29),
      Q => add_ln214_31_reg_2994(29),
      R => '0'
    );
\add_ln214_31_reg_2994_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_31_fu_2403_p2(2),
      Q => add_ln214_31_reg_2994(2),
      R => '0'
    );
\add_ln214_31_reg_2994_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_31_fu_2403_p2(30),
      Q => add_ln214_31_reg_2994(30),
      R => '0'
    );
\add_ln214_31_reg_2994_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_31_fu_2403_p2(31),
      Q => add_ln214_31_reg_2994(31),
      R => '0'
    );
\add_ln214_31_reg_2994_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_31_fu_2403_p2(3),
      Q => add_ln214_31_reg_2994(3),
      R => '0'
    );
\add_ln214_31_reg_2994_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_31_fu_2403_p2(4),
      Q => add_ln214_31_reg_2994(4),
      R => '0'
    );
\add_ln214_31_reg_2994_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_31_fu_2403_p2(5),
      Q => add_ln214_31_reg_2994(5),
      R => '0'
    );
\add_ln214_31_reg_2994_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_31_fu_2403_p2(6),
      Q => add_ln214_31_reg_2994(6),
      R => '0'
    );
\add_ln214_31_reg_2994_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_31_fu_2403_p2(7),
      Q => add_ln214_31_reg_2994(7),
      R => '0'
    );
\add_ln214_31_reg_2994_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_31_fu_2403_p2(8),
      Q => add_ln214_31_reg_2994(8),
      R => '0'
    );
\add_ln214_31_reg_2994_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_31_fu_2403_p2(9),
      Q => add_ln214_31_reg_2994(9),
      R => '0'
    );
\add_ln214_3_reg_2504_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_3_fu_1801_p2(0),
      Q => add_ln214_3_reg_2504(0),
      R => '0'
    );
\add_ln214_3_reg_2504_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_3_fu_1801_p2(10),
      Q => add_ln214_3_reg_2504(10),
      R => '0'
    );
\add_ln214_3_reg_2504_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_3_fu_1801_p2(11),
      Q => add_ln214_3_reg_2504(11),
      R => '0'
    );
\add_ln214_3_reg_2504_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_3_fu_1801_p2(12),
      Q => add_ln214_3_reg_2504(12),
      R => '0'
    );
\add_ln214_3_reg_2504_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_3_fu_1801_p2(13),
      Q => add_ln214_3_reg_2504(13),
      R => '0'
    );
\add_ln214_3_reg_2504_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_3_fu_1801_p2(14),
      Q => add_ln214_3_reg_2504(14),
      R => '0'
    );
\add_ln214_3_reg_2504_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_3_fu_1801_p2(15),
      Q => add_ln214_3_reg_2504(15),
      R => '0'
    );
\add_ln214_3_reg_2504_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_3_fu_1801_p2(16),
      Q => add_ln214_3_reg_2504(16),
      R => '0'
    );
\add_ln214_3_reg_2504_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_3_fu_1801_p2(17),
      Q => add_ln214_3_reg_2504(17),
      R => '0'
    );
\add_ln214_3_reg_2504_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_3_fu_1801_p2(18),
      Q => add_ln214_3_reg_2504(18),
      R => '0'
    );
\add_ln214_3_reg_2504_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_3_fu_1801_p2(19),
      Q => add_ln214_3_reg_2504(19),
      R => '0'
    );
\add_ln214_3_reg_2504_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_3_fu_1801_p2(1),
      Q => add_ln214_3_reg_2504(1),
      R => '0'
    );
\add_ln214_3_reg_2504_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_3_fu_1801_p2(20),
      Q => add_ln214_3_reg_2504(20),
      R => '0'
    );
\add_ln214_3_reg_2504_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_3_fu_1801_p2(21),
      Q => add_ln214_3_reg_2504(21),
      R => '0'
    );
\add_ln214_3_reg_2504_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_3_fu_1801_p2(22),
      Q => add_ln214_3_reg_2504(22),
      R => '0'
    );
\add_ln214_3_reg_2504_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_3_fu_1801_p2(23),
      Q => add_ln214_3_reg_2504(23),
      R => '0'
    );
\add_ln214_3_reg_2504_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_3_fu_1801_p2(24),
      Q => add_ln214_3_reg_2504(24),
      R => '0'
    );
\add_ln214_3_reg_2504_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_3_fu_1801_p2(25),
      Q => add_ln214_3_reg_2504(25),
      R => '0'
    );
\add_ln214_3_reg_2504_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_3_fu_1801_p2(26),
      Q => add_ln214_3_reg_2504(26),
      R => '0'
    );
\add_ln214_3_reg_2504_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_3_fu_1801_p2(27),
      Q => add_ln214_3_reg_2504(27),
      R => '0'
    );
\add_ln214_3_reg_2504_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_3_fu_1801_p2(28),
      Q => add_ln214_3_reg_2504(28),
      R => '0'
    );
\add_ln214_3_reg_2504_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_3_fu_1801_p2(29),
      Q => add_ln214_3_reg_2504(29),
      R => '0'
    );
\add_ln214_3_reg_2504_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_3_fu_1801_p2(2),
      Q => add_ln214_3_reg_2504(2),
      R => '0'
    );
\add_ln214_3_reg_2504_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_3_fu_1801_p2(30),
      Q => add_ln214_3_reg_2504(30),
      R => '0'
    );
\add_ln214_3_reg_2504_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_3_fu_1801_p2(31),
      Q => add_ln214_3_reg_2504(31),
      R => '0'
    );
\add_ln214_3_reg_2504_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_3_fu_1801_p2(3),
      Q => add_ln214_3_reg_2504(3),
      R => '0'
    );
\add_ln214_3_reg_2504_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_3_fu_1801_p2(4),
      Q => add_ln214_3_reg_2504(4),
      R => '0'
    );
\add_ln214_3_reg_2504_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_3_fu_1801_p2(5),
      Q => add_ln214_3_reg_2504(5),
      R => '0'
    );
\add_ln214_3_reg_2504_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_3_fu_1801_p2(6),
      Q => add_ln214_3_reg_2504(6),
      R => '0'
    );
\add_ln214_3_reg_2504_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_3_fu_1801_p2(7),
      Q => add_ln214_3_reg_2504(7),
      R => '0'
    );
\add_ln214_3_reg_2504_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_3_fu_1801_p2(8),
      Q => add_ln214_3_reg_2504(8),
      R => '0'
    );
\add_ln214_3_reg_2504_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_3_fu_1801_p2(9),
      Q => add_ln214_3_reg_2504(9),
      R => '0'
    );
\add_ln214_5_reg_2539_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_5_fu_1844_p2(0),
      Q => add_ln214_5_reg_2539(0),
      R => '0'
    );
\add_ln214_5_reg_2539_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_5_fu_1844_p2(10),
      Q => add_ln214_5_reg_2539(10),
      R => '0'
    );
\add_ln214_5_reg_2539_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_5_fu_1844_p2(11),
      Q => add_ln214_5_reg_2539(11),
      R => '0'
    );
\add_ln214_5_reg_2539_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_5_fu_1844_p2(12),
      Q => add_ln214_5_reg_2539(12),
      R => '0'
    );
\add_ln214_5_reg_2539_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_5_fu_1844_p2(13),
      Q => add_ln214_5_reg_2539(13),
      R => '0'
    );
\add_ln214_5_reg_2539_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_5_fu_1844_p2(14),
      Q => add_ln214_5_reg_2539(14),
      R => '0'
    );
\add_ln214_5_reg_2539_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_5_fu_1844_p2(15),
      Q => add_ln214_5_reg_2539(15),
      R => '0'
    );
\add_ln214_5_reg_2539_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_5_fu_1844_p2(16),
      Q => add_ln214_5_reg_2539(16),
      R => '0'
    );
\add_ln214_5_reg_2539_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_5_fu_1844_p2(17),
      Q => add_ln214_5_reg_2539(17),
      R => '0'
    );
\add_ln214_5_reg_2539_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_5_fu_1844_p2(18),
      Q => add_ln214_5_reg_2539(18),
      R => '0'
    );
\add_ln214_5_reg_2539_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_5_fu_1844_p2(19),
      Q => add_ln214_5_reg_2539(19),
      R => '0'
    );
\add_ln214_5_reg_2539_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_5_fu_1844_p2(1),
      Q => add_ln214_5_reg_2539(1),
      R => '0'
    );
\add_ln214_5_reg_2539_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_5_fu_1844_p2(20),
      Q => add_ln214_5_reg_2539(20),
      R => '0'
    );
\add_ln214_5_reg_2539_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_5_fu_1844_p2(21),
      Q => add_ln214_5_reg_2539(21),
      R => '0'
    );
\add_ln214_5_reg_2539_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_5_fu_1844_p2(22),
      Q => add_ln214_5_reg_2539(22),
      R => '0'
    );
\add_ln214_5_reg_2539_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_5_fu_1844_p2(23),
      Q => add_ln214_5_reg_2539(23),
      R => '0'
    );
\add_ln214_5_reg_2539_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_5_fu_1844_p2(24),
      Q => add_ln214_5_reg_2539(24),
      R => '0'
    );
\add_ln214_5_reg_2539_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_5_fu_1844_p2(25),
      Q => add_ln214_5_reg_2539(25),
      R => '0'
    );
\add_ln214_5_reg_2539_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_5_fu_1844_p2(26),
      Q => add_ln214_5_reg_2539(26),
      R => '0'
    );
\add_ln214_5_reg_2539_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_5_fu_1844_p2(27),
      Q => add_ln214_5_reg_2539(27),
      R => '0'
    );
\add_ln214_5_reg_2539_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_5_fu_1844_p2(28),
      Q => add_ln214_5_reg_2539(28),
      R => '0'
    );
\add_ln214_5_reg_2539_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_5_fu_1844_p2(29),
      Q => add_ln214_5_reg_2539(29),
      R => '0'
    );
\add_ln214_5_reg_2539_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_5_fu_1844_p2(2),
      Q => add_ln214_5_reg_2539(2),
      R => '0'
    );
\add_ln214_5_reg_2539_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_5_fu_1844_p2(30),
      Q => add_ln214_5_reg_2539(30),
      R => '0'
    );
\add_ln214_5_reg_2539_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_5_fu_1844_p2(31),
      Q => add_ln214_5_reg_2539(31),
      R => '0'
    );
\add_ln214_5_reg_2539_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_5_fu_1844_p2(3),
      Q => add_ln214_5_reg_2539(3),
      R => '0'
    );
\add_ln214_5_reg_2539_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_5_fu_1844_p2(4),
      Q => add_ln214_5_reg_2539(4),
      R => '0'
    );
\add_ln214_5_reg_2539_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_5_fu_1844_p2(5),
      Q => add_ln214_5_reg_2539(5),
      R => '0'
    );
\add_ln214_5_reg_2539_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_5_fu_1844_p2(6),
      Q => add_ln214_5_reg_2539(6),
      R => '0'
    );
\add_ln214_5_reg_2539_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_5_fu_1844_p2(7),
      Q => add_ln214_5_reg_2539(7),
      R => '0'
    );
\add_ln214_5_reg_2539_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_5_fu_1844_p2(8),
      Q => add_ln214_5_reg_2539(8),
      R => '0'
    );
\add_ln214_5_reg_2539_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_5_fu_1844_p2(9),
      Q => add_ln214_5_reg_2539(9),
      R => '0'
    );
\add_ln214_7_reg_2574_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_7_fu_1887_p2(0),
      Q => add_ln214_7_reg_2574(0),
      R => '0'
    );
\add_ln214_7_reg_2574_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_7_fu_1887_p2(10),
      Q => add_ln214_7_reg_2574(10),
      R => '0'
    );
\add_ln214_7_reg_2574_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_7_fu_1887_p2(11),
      Q => add_ln214_7_reg_2574(11),
      R => '0'
    );
\add_ln214_7_reg_2574_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_7_fu_1887_p2(12),
      Q => add_ln214_7_reg_2574(12),
      R => '0'
    );
\add_ln214_7_reg_2574_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_7_fu_1887_p2(13),
      Q => add_ln214_7_reg_2574(13),
      R => '0'
    );
\add_ln214_7_reg_2574_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_7_fu_1887_p2(14),
      Q => add_ln214_7_reg_2574(14),
      R => '0'
    );
\add_ln214_7_reg_2574_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_7_fu_1887_p2(15),
      Q => add_ln214_7_reg_2574(15),
      R => '0'
    );
\add_ln214_7_reg_2574_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_7_fu_1887_p2(16),
      Q => add_ln214_7_reg_2574(16),
      R => '0'
    );
\add_ln214_7_reg_2574_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_7_fu_1887_p2(17),
      Q => add_ln214_7_reg_2574(17),
      R => '0'
    );
\add_ln214_7_reg_2574_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_7_fu_1887_p2(18),
      Q => add_ln214_7_reg_2574(18),
      R => '0'
    );
\add_ln214_7_reg_2574_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_7_fu_1887_p2(19),
      Q => add_ln214_7_reg_2574(19),
      R => '0'
    );
\add_ln214_7_reg_2574_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_7_fu_1887_p2(1),
      Q => add_ln214_7_reg_2574(1),
      R => '0'
    );
\add_ln214_7_reg_2574_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_7_fu_1887_p2(20),
      Q => add_ln214_7_reg_2574(20),
      R => '0'
    );
\add_ln214_7_reg_2574_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_7_fu_1887_p2(21),
      Q => add_ln214_7_reg_2574(21),
      R => '0'
    );
\add_ln214_7_reg_2574_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_7_fu_1887_p2(22),
      Q => add_ln214_7_reg_2574(22),
      R => '0'
    );
\add_ln214_7_reg_2574_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_7_fu_1887_p2(23),
      Q => add_ln214_7_reg_2574(23),
      R => '0'
    );
\add_ln214_7_reg_2574_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_7_fu_1887_p2(24),
      Q => add_ln214_7_reg_2574(24),
      R => '0'
    );
\add_ln214_7_reg_2574_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_7_fu_1887_p2(25),
      Q => add_ln214_7_reg_2574(25),
      R => '0'
    );
\add_ln214_7_reg_2574_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_7_fu_1887_p2(26),
      Q => add_ln214_7_reg_2574(26),
      R => '0'
    );
\add_ln214_7_reg_2574_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_7_fu_1887_p2(27),
      Q => add_ln214_7_reg_2574(27),
      R => '0'
    );
\add_ln214_7_reg_2574_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_7_fu_1887_p2(28),
      Q => add_ln214_7_reg_2574(28),
      R => '0'
    );
\add_ln214_7_reg_2574_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_7_fu_1887_p2(29),
      Q => add_ln214_7_reg_2574(29),
      R => '0'
    );
\add_ln214_7_reg_2574_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_7_fu_1887_p2(2),
      Q => add_ln214_7_reg_2574(2),
      R => '0'
    );
\add_ln214_7_reg_2574_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_7_fu_1887_p2(30),
      Q => add_ln214_7_reg_2574(30),
      R => '0'
    );
\add_ln214_7_reg_2574_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_7_fu_1887_p2(31),
      Q => add_ln214_7_reg_2574(31),
      R => '0'
    );
\add_ln214_7_reg_2574_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_7_fu_1887_p2(3),
      Q => add_ln214_7_reg_2574(3),
      R => '0'
    );
\add_ln214_7_reg_2574_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_7_fu_1887_p2(4),
      Q => add_ln214_7_reg_2574(4),
      R => '0'
    );
\add_ln214_7_reg_2574_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_7_fu_1887_p2(5),
      Q => add_ln214_7_reg_2574(5),
      R => '0'
    );
\add_ln214_7_reg_2574_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_7_fu_1887_p2(6),
      Q => add_ln214_7_reg_2574(6),
      R => '0'
    );
\add_ln214_7_reg_2574_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_7_fu_1887_p2(7),
      Q => add_ln214_7_reg_2574(7),
      R => '0'
    );
\add_ln214_7_reg_2574_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_7_fu_1887_p2(8),
      Q => add_ln214_7_reg_2574(8),
      R => '0'
    );
\add_ln214_7_reg_2574_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_7_fu_1887_p2(9),
      Q => add_ln214_7_reg_2574(9),
      R => '0'
    );
\add_ln214_9_reg_2609_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_9_fu_1930_p2(0),
      Q => add_ln214_9_reg_2609(0),
      R => '0'
    );
\add_ln214_9_reg_2609_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_9_fu_1930_p2(10),
      Q => add_ln214_9_reg_2609(10),
      R => '0'
    );
\add_ln214_9_reg_2609_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_9_fu_1930_p2(11),
      Q => add_ln214_9_reg_2609(11),
      R => '0'
    );
\add_ln214_9_reg_2609_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_9_fu_1930_p2(12),
      Q => add_ln214_9_reg_2609(12),
      R => '0'
    );
\add_ln214_9_reg_2609_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_9_fu_1930_p2(13),
      Q => add_ln214_9_reg_2609(13),
      R => '0'
    );
\add_ln214_9_reg_2609_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_9_fu_1930_p2(14),
      Q => add_ln214_9_reg_2609(14),
      R => '0'
    );
\add_ln214_9_reg_2609_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_9_fu_1930_p2(15),
      Q => add_ln214_9_reg_2609(15),
      R => '0'
    );
\add_ln214_9_reg_2609_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_9_fu_1930_p2(16),
      Q => add_ln214_9_reg_2609(16),
      R => '0'
    );
\add_ln214_9_reg_2609_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_9_fu_1930_p2(17),
      Q => add_ln214_9_reg_2609(17),
      R => '0'
    );
\add_ln214_9_reg_2609_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_9_fu_1930_p2(18),
      Q => add_ln214_9_reg_2609(18),
      R => '0'
    );
\add_ln214_9_reg_2609_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_9_fu_1930_p2(19),
      Q => add_ln214_9_reg_2609(19),
      R => '0'
    );
\add_ln214_9_reg_2609_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_9_fu_1930_p2(1),
      Q => add_ln214_9_reg_2609(1),
      R => '0'
    );
\add_ln214_9_reg_2609_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_9_fu_1930_p2(20),
      Q => add_ln214_9_reg_2609(20),
      R => '0'
    );
\add_ln214_9_reg_2609_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_9_fu_1930_p2(21),
      Q => add_ln214_9_reg_2609(21),
      R => '0'
    );
\add_ln214_9_reg_2609_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_9_fu_1930_p2(22),
      Q => add_ln214_9_reg_2609(22),
      R => '0'
    );
\add_ln214_9_reg_2609_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_9_fu_1930_p2(23),
      Q => add_ln214_9_reg_2609(23),
      R => '0'
    );
\add_ln214_9_reg_2609_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_9_fu_1930_p2(24),
      Q => add_ln214_9_reg_2609(24),
      R => '0'
    );
\add_ln214_9_reg_2609_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_9_fu_1930_p2(25),
      Q => add_ln214_9_reg_2609(25),
      R => '0'
    );
\add_ln214_9_reg_2609_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_9_fu_1930_p2(26),
      Q => add_ln214_9_reg_2609(26),
      R => '0'
    );
\add_ln214_9_reg_2609_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_9_fu_1930_p2(27),
      Q => add_ln214_9_reg_2609(27),
      R => '0'
    );
\add_ln214_9_reg_2609_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_9_fu_1930_p2(28),
      Q => add_ln214_9_reg_2609(28),
      R => '0'
    );
\add_ln214_9_reg_2609_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_9_fu_1930_p2(29),
      Q => add_ln214_9_reg_2609(29),
      R => '0'
    );
\add_ln214_9_reg_2609_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_9_fu_1930_p2(2),
      Q => add_ln214_9_reg_2609(2),
      R => '0'
    );
\add_ln214_9_reg_2609_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_9_fu_1930_p2(30),
      Q => add_ln214_9_reg_2609(30),
      R => '0'
    );
\add_ln214_9_reg_2609_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_9_fu_1930_p2(31),
      Q => add_ln214_9_reg_2609(31),
      R => '0'
    );
\add_ln214_9_reg_2609_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_9_fu_1930_p2(3),
      Q => add_ln214_9_reg_2609(3),
      R => '0'
    );
\add_ln214_9_reg_2609_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_9_fu_1930_p2(4),
      Q => add_ln214_9_reg_2609(4),
      R => '0'
    );
\add_ln214_9_reg_2609_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_9_fu_1930_p2(5),
      Q => add_ln214_9_reg_2609(5),
      R => '0'
    );
\add_ln214_9_reg_2609_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_9_fu_1930_p2(6),
      Q => add_ln214_9_reg_2609(6),
      R => '0'
    );
\add_ln214_9_reg_2609_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_9_fu_1930_p2(7),
      Q => add_ln214_9_reg_2609(7),
      R => '0'
    );
\add_ln214_9_reg_2609_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_9_fu_1930_p2(8),
      Q => add_ln214_9_reg_2609(8),
      R => '0'
    );
\add_ln214_9_reg_2609_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => add_ln214_9_fu_1930_p2(9),
      Q => add_ln214_9_reg_2609(9),
      R => '0'
    );
\ap_CS_fsm[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABBB"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_1,
      I1 => ap_enable_reg_pp0_iter2_reg_n_1,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => icmp_ln17_fu_1715_p2,
      O => \ap_CS_fsm[3]_i_3_n_1\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_1_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_pp0_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state6,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_in_data_A_13_data_V_U_n_3,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_out_data_1_data_V_U_n_37,
      Q => ap_enable_reg_pp0_iter1_reg_n_1,
      R => '0'
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_in_data_A_13_data_V_U_n_1,
      Q => ap_enable_reg_pp0_iter2_reg_n_1,
      R => '0'
    );
\constant_V_0_data_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => mult_constant_AXILiteS_s_axi_U_n_2,
      D => constant_V(0),
      Q => constant_V_0_data_reg(0),
      R => '0'
    );
\constant_V_0_data_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => mult_constant_AXILiteS_s_axi_U_n_2,
      D => constant_V(10),
      Q => constant_V_0_data_reg(10),
      R => '0'
    );
\constant_V_0_data_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => mult_constant_AXILiteS_s_axi_U_n_2,
      D => constant_V(11),
      Q => constant_V_0_data_reg(11),
      R => '0'
    );
\constant_V_0_data_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => mult_constant_AXILiteS_s_axi_U_n_2,
      D => constant_V(12),
      Q => constant_V_0_data_reg(12),
      R => '0'
    );
\constant_V_0_data_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => mult_constant_AXILiteS_s_axi_U_n_2,
      D => constant_V(13),
      Q => constant_V_0_data_reg(13),
      R => '0'
    );
\constant_V_0_data_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => mult_constant_AXILiteS_s_axi_U_n_2,
      D => constant_V(14),
      Q => constant_V_0_data_reg(14),
      R => '0'
    );
\constant_V_0_data_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => mult_constant_AXILiteS_s_axi_U_n_2,
      D => constant_V(15),
      Q => constant_V_0_data_reg(15),
      R => '0'
    );
\constant_V_0_data_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => mult_constant_AXILiteS_s_axi_U_n_2,
      D => constant_V(16),
      Q => constant_V_0_data_reg(16),
      R => '0'
    );
\constant_V_0_data_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => mult_constant_AXILiteS_s_axi_U_n_2,
      D => constant_V(17),
      Q => constant_V_0_data_reg(17),
      R => '0'
    );
\constant_V_0_data_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => mult_constant_AXILiteS_s_axi_U_n_2,
      D => constant_V(18),
      Q => constant_V_0_data_reg(18),
      R => '0'
    );
\constant_V_0_data_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => mult_constant_AXILiteS_s_axi_U_n_2,
      D => constant_V(19),
      Q => constant_V_0_data_reg(19),
      R => '0'
    );
\constant_V_0_data_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => mult_constant_AXILiteS_s_axi_U_n_2,
      D => constant_V(1),
      Q => constant_V_0_data_reg(1),
      R => '0'
    );
\constant_V_0_data_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => mult_constant_AXILiteS_s_axi_U_n_2,
      D => constant_V(20),
      Q => constant_V_0_data_reg(20),
      R => '0'
    );
\constant_V_0_data_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => mult_constant_AXILiteS_s_axi_U_n_2,
      D => constant_V(21),
      Q => constant_V_0_data_reg(21),
      R => '0'
    );
\constant_V_0_data_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => mult_constant_AXILiteS_s_axi_U_n_2,
      D => constant_V(22),
      Q => constant_V_0_data_reg(22),
      R => '0'
    );
\constant_V_0_data_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => mult_constant_AXILiteS_s_axi_U_n_2,
      D => constant_V(23),
      Q => constant_V_0_data_reg(23),
      R => '0'
    );
\constant_V_0_data_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => mult_constant_AXILiteS_s_axi_U_n_2,
      D => constant_V(24),
      Q => constant_V_0_data_reg(24),
      R => '0'
    );
\constant_V_0_data_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => mult_constant_AXILiteS_s_axi_U_n_2,
      D => constant_V(25),
      Q => constant_V_0_data_reg(25),
      R => '0'
    );
\constant_V_0_data_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => mult_constant_AXILiteS_s_axi_U_n_2,
      D => constant_V(26),
      Q => constant_V_0_data_reg(26),
      R => '0'
    );
\constant_V_0_data_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => mult_constant_AXILiteS_s_axi_U_n_2,
      D => constant_V(27),
      Q => constant_V_0_data_reg(27),
      R => '0'
    );
\constant_V_0_data_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => mult_constant_AXILiteS_s_axi_U_n_2,
      D => constant_V(28),
      Q => constant_V_0_data_reg(28),
      R => '0'
    );
\constant_V_0_data_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => mult_constant_AXILiteS_s_axi_U_n_2,
      D => constant_V(29),
      Q => constant_V_0_data_reg(29),
      R => '0'
    );
\constant_V_0_data_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => mult_constant_AXILiteS_s_axi_U_n_2,
      D => constant_V(2),
      Q => constant_V_0_data_reg(2),
      R => '0'
    );
\constant_V_0_data_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => mult_constant_AXILiteS_s_axi_U_n_2,
      D => constant_V(30),
      Q => constant_V_0_data_reg(30),
      R => '0'
    );
\constant_V_0_data_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => mult_constant_AXILiteS_s_axi_U_n_2,
      D => constant_V(31),
      Q => constant_V_0_data_reg(31),
      R => '0'
    );
\constant_V_0_data_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => mult_constant_AXILiteS_s_axi_U_n_2,
      D => constant_V(3),
      Q => constant_V_0_data_reg(3),
      R => '0'
    );
\constant_V_0_data_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => mult_constant_AXILiteS_s_axi_U_n_2,
      D => constant_V(4),
      Q => constant_V_0_data_reg(4),
      R => '0'
    );
\constant_V_0_data_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => mult_constant_AXILiteS_s_axi_U_n_2,
      D => constant_V(5),
      Q => constant_V_0_data_reg(5),
      R => '0'
    );
\constant_V_0_data_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => mult_constant_AXILiteS_s_axi_U_n_2,
      D => constant_V(6),
      Q => constant_V_0_data_reg(6),
      R => '0'
    );
\constant_V_0_data_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => mult_constant_AXILiteS_s_axi_U_n_2,
      D => constant_V(7),
      Q => constant_V_0_data_reg(7),
      R => '0'
    );
\constant_V_0_data_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => mult_constant_AXILiteS_s_axi_U_n_2,
      D => constant_V(8),
      Q => constant_V_0_data_reg(8),
      R => '0'
    );
\constant_V_0_data_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => mult_constant_AXILiteS_s_axi_U_n_2,
      D => constant_V(9),
      Q => constant_V_0_data_reg(9),
      R => '0'
    );
\constant_V_read_reg_2415_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => constant_V_0_data_reg(0),
      Q => constant_V_read_reg_2415(0),
      R => '0'
    );
\constant_V_read_reg_2415_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => constant_V_0_data_reg(10),
      Q => constant_V_read_reg_2415(10),
      R => '0'
    );
\constant_V_read_reg_2415_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => constant_V_0_data_reg(11),
      Q => constant_V_read_reg_2415(11),
      R => '0'
    );
\constant_V_read_reg_2415_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => constant_V_0_data_reg(12),
      Q => constant_V_read_reg_2415(12),
      R => '0'
    );
\constant_V_read_reg_2415_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => constant_V_0_data_reg(13),
      Q => constant_V_read_reg_2415(13),
      R => '0'
    );
\constant_V_read_reg_2415_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => constant_V_0_data_reg(14),
      Q => constant_V_read_reg_2415(14),
      R => '0'
    );
\constant_V_read_reg_2415_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => constant_V_0_data_reg(15),
      Q => constant_V_read_reg_2415(15),
      R => '0'
    );
\constant_V_read_reg_2415_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => constant_V_0_data_reg(16),
      Q => constant_V_read_reg_2415(16),
      R => '0'
    );
\constant_V_read_reg_2415_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => constant_V_0_data_reg(17),
      Q => constant_V_read_reg_2415(17),
      R => '0'
    );
\constant_V_read_reg_2415_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => constant_V_0_data_reg(18),
      Q => constant_V_read_reg_2415(18),
      R => '0'
    );
\constant_V_read_reg_2415_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => constant_V_0_data_reg(19),
      Q => constant_V_read_reg_2415(19),
      R => '0'
    );
\constant_V_read_reg_2415_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => constant_V_0_data_reg(1),
      Q => constant_V_read_reg_2415(1),
      R => '0'
    );
\constant_V_read_reg_2415_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => constant_V_0_data_reg(20),
      Q => constant_V_read_reg_2415(20),
      R => '0'
    );
\constant_V_read_reg_2415_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => constant_V_0_data_reg(21),
      Q => constant_V_read_reg_2415(21),
      R => '0'
    );
\constant_V_read_reg_2415_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => constant_V_0_data_reg(22),
      Q => constant_V_read_reg_2415(22),
      R => '0'
    );
\constant_V_read_reg_2415_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => constant_V_0_data_reg(23),
      Q => constant_V_read_reg_2415(23),
      R => '0'
    );
\constant_V_read_reg_2415_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => constant_V_0_data_reg(24),
      Q => constant_V_read_reg_2415(24),
      R => '0'
    );
\constant_V_read_reg_2415_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => constant_V_0_data_reg(25),
      Q => constant_V_read_reg_2415(25),
      R => '0'
    );
\constant_V_read_reg_2415_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => constant_V_0_data_reg(26),
      Q => constant_V_read_reg_2415(26),
      R => '0'
    );
\constant_V_read_reg_2415_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => constant_V_0_data_reg(27),
      Q => constant_V_read_reg_2415(27),
      R => '0'
    );
\constant_V_read_reg_2415_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => constant_V_0_data_reg(28),
      Q => constant_V_read_reg_2415(28),
      R => '0'
    );
\constant_V_read_reg_2415_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => constant_V_0_data_reg(29),
      Q => constant_V_read_reg_2415(29),
      R => '0'
    );
\constant_V_read_reg_2415_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => constant_V_0_data_reg(2),
      Q => constant_V_read_reg_2415(2),
      R => '0'
    );
\constant_V_read_reg_2415_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => constant_V_0_data_reg(30),
      Q => constant_V_read_reg_2415(30),
      R => '0'
    );
\constant_V_read_reg_2415_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => constant_V_0_data_reg(31),
      Q => constant_V_read_reg_2415(31),
      R => '0'
    );
\constant_V_read_reg_2415_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => constant_V_0_data_reg(3),
      Q => constant_V_read_reg_2415(3),
      R => '0'
    );
\constant_V_read_reg_2415_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => constant_V_0_data_reg(4),
      Q => constant_V_read_reg_2415(4),
      R => '0'
    );
\constant_V_read_reg_2415_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => constant_V_0_data_reg(5),
      Q => constant_V_read_reg_2415(5),
      R => '0'
    );
\constant_V_read_reg_2415_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => constant_V_0_data_reg(6),
      Q => constant_V_read_reg_2415(6),
      R => '0'
    );
\constant_V_read_reg_2415_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => constant_V_0_data_reg(7),
      Q => constant_V_read_reg_2415(7),
      R => '0'
    );
\constant_V_read_reg_2415_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => constant_V_0_data_reg(8),
      Q => constant_V_read_reg_2415(8),
      R => '0'
    );
\constant_V_read_reg_2415_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => constant_V_0_data_reg(9),
      Q => constant_V_read_reg_2415(9),
      R => '0'
    );
\i_0_0_reg_1704[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_0_0_reg_1704_reg(4),
      O => add_ln17_fu_2409_p2(4)
    );
\i_0_0_reg_1704[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_0_0_reg_1704_reg(4),
      I1 => i_0_0_reg_1704_reg(5),
      O => add_ln17_fu_2409_p2(5)
    );
\i_0_0_reg_1704[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => i_0_0_reg_1704_reg(6),
      I1 => i_0_0_reg_1704_reg(5),
      I2 => i_0_0_reg_1704_reg(4),
      O => add_ln17_fu_2409_p2(6)
    );
\i_0_0_reg_1704[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => i_0_0_reg_1704_reg(7),
      I1 => i_0_0_reg_1704_reg(4),
      I2 => i_0_0_reg_1704_reg(5),
      I3 => i_0_0_reg_1704_reg(6),
      O => add_ln17_fu_2409_p2(7)
    );
\i_0_0_reg_1704[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => i_0_0_reg_1704_reg(8),
      I1 => i_0_0_reg_1704_reg(6),
      I2 => i_0_0_reg_1704_reg(5),
      I3 => i_0_0_reg_1704_reg(4),
      I4 => i_0_0_reg_1704_reg(7),
      O => add_ln17_fu_2409_p2(8)
    );
\i_0_0_reg_1704[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => i_0_0_reg_1704_reg(9),
      I1 => i_0_0_reg_1704_reg(7),
      I2 => i_0_0_reg_1704_reg(4),
      I3 => i_0_0_reg_1704_reg(5),
      I4 => i_0_0_reg_1704_reg(6),
      I5 => i_0_0_reg_1704_reg(8),
      O => add_ln17_fu_2409_p2(9)
    );
\i_0_0_reg_1704_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_data_A_0_TREADY_int,
      D => add_ln17_fu_2409_p2(4),
      Q => i_0_0_reg_1704_reg(4),
      R => i_0_0_reg_1704
    );
\i_0_0_reg_1704_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_data_A_0_TREADY_int,
      D => add_ln17_fu_2409_p2(5),
      Q => i_0_0_reg_1704_reg(5),
      R => i_0_0_reg_1704
    );
\i_0_0_reg_1704_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_data_A_0_TREADY_int,
      D => add_ln17_fu_2409_p2(6),
      Q => i_0_0_reg_1704_reg(6),
      R => i_0_0_reg_1704
    );
\i_0_0_reg_1704_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_data_A_0_TREADY_int,
      D => add_ln17_fu_2409_p2(7),
      Q => i_0_0_reg_1704_reg(7),
      R => i_0_0_reg_1704
    );
\i_0_0_reg_1704_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_data_A_0_TREADY_int,
      D => add_ln17_fu_2409_p2(8),
      Q => i_0_0_reg_1704_reg(8),
      R => i_0_0_reg_1704
    );
\i_0_0_reg_1704_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_data_A_0_TREADY_int,
      D => add_ln17_fu_2409_p2(9),
      Q => i_0_0_reg_1704_reg(9),
      R => i_0_0_reg_1704
    );
\icmp_ln17_reg_2435_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_in_data_A_13_data_V_U_n_43,
      Q => \icmp_ln17_reg_2435_pp0_iter1_reg_reg_n_1_[0]\,
      R => '0'
    );
\icmp_ln17_reg_2435_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_in_data_A_13_data_V_U_n_44,
      Q => \icmp_ln17_reg_2435_reg_n_1_[0]\,
      R => '0'
    );
\in_data_B_0_dest_V_s_reg_2464_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_0_TDEST_int,
      Q => in_data_B_0_dest_V_s_reg_2464,
      R => '0'
    );
\in_data_B_0_id_V_tm_reg_2459_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_0_TID_int,
      Q => in_data_B_0_id_V_tm_reg_2459,
      R => '0'
    );
\in_data_B_0_keep_V_s_reg_2439_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_0_TKEEP_int(0),
      Q => in_data_B_0_keep_V_s_reg_2439(0),
      R => '0'
    );
\in_data_B_0_keep_V_s_reg_2439_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_0_TKEEP_int(1),
      Q => in_data_B_0_keep_V_s_reg_2439(1),
      R => '0'
    );
\in_data_B_0_keep_V_s_reg_2439_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_0_TKEEP_int(2),
      Q => in_data_B_0_keep_V_s_reg_2439(2),
      R => '0'
    );
\in_data_B_0_keep_V_s_reg_2439_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_0_TKEEP_int(3),
      Q => in_data_B_0_keep_V_s_reg_2439(3),
      R => '0'
    );
\in_data_B_0_last_V_s_reg_2454_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_0_TLAST_int,
      Q => in_data_B_0_last_V_s_reg_2454,
      R => '0'
    );
\in_data_B_0_strb_V_s_reg_2444_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_0_TSTRB_int(0),
      Q => in_data_B_0_strb_V_s_reg_2444(0),
      R => '0'
    );
\in_data_B_0_strb_V_s_reg_2444_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_0_TSTRB_int(1),
      Q => in_data_B_0_strb_V_s_reg_2444(1),
      R => '0'
    );
\in_data_B_0_strb_V_s_reg_2444_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_0_TSTRB_int(2),
      Q => in_data_B_0_strb_V_s_reg_2444(2),
      R => '0'
    );
\in_data_B_0_strb_V_s_reg_2444_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_0_TSTRB_int(3),
      Q => in_data_B_0_strb_V_s_reg_2444(3),
      R => '0'
    );
\in_data_B_0_user_V_s_reg_2449_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_0_TUSER_int,
      Q => in_data_B_0_user_V_s_reg_2449,
      R => '0'
    );
\in_data_B_10_dest_V_1_reg_2814_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_10_TDEST_int,
      Q => in_data_B_10_dest_V_1_reg_2814,
      R => '0'
    );
\in_data_B_10_id_V_t_reg_2809_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_10_TID_int,
      Q => in_data_B_10_id_V_t_reg_2809,
      R => '0'
    );
\in_data_B_10_keep_V_1_reg_2789_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_10_TKEEP_int(0),
      Q => in_data_B_10_keep_V_1_reg_2789(0),
      R => '0'
    );
\in_data_B_10_keep_V_1_reg_2789_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_10_TKEEP_int(1),
      Q => in_data_B_10_keep_V_1_reg_2789(1),
      R => '0'
    );
\in_data_B_10_keep_V_1_reg_2789_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_10_TKEEP_int(2),
      Q => in_data_B_10_keep_V_1_reg_2789(2),
      R => '0'
    );
\in_data_B_10_keep_V_1_reg_2789_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_10_TKEEP_int(3),
      Q => in_data_B_10_keep_V_1_reg_2789(3),
      R => '0'
    );
\in_data_B_10_last_V_1_reg_2804_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_10_TLAST_int,
      Q => in_data_B_10_last_V_1_reg_2804,
      R => '0'
    );
\in_data_B_10_strb_V_1_reg_2794_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_10_TSTRB_int(0),
      Q => in_data_B_10_strb_V_1_reg_2794(0),
      R => '0'
    );
\in_data_B_10_strb_V_1_reg_2794_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_10_TSTRB_int(1),
      Q => in_data_B_10_strb_V_1_reg_2794(1),
      R => '0'
    );
\in_data_B_10_strb_V_1_reg_2794_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_10_TSTRB_int(2),
      Q => in_data_B_10_strb_V_1_reg_2794(2),
      R => '0'
    );
\in_data_B_10_strb_V_1_reg_2794_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_10_TSTRB_int(3),
      Q => in_data_B_10_strb_V_1_reg_2794(3),
      R => '0'
    );
\in_data_B_10_user_V_1_reg_2799_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_10_TUSER_int,
      Q => in_data_B_10_user_V_1_reg_2799,
      R => '0'
    );
\in_data_B_11_dest_V_1_reg_2849_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_11_TDEST_int,
      Q => in_data_B_11_dest_V_1_reg_2849,
      R => '0'
    );
\in_data_B_11_id_V_t_reg_2844_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_11_TID_int,
      Q => in_data_B_11_id_V_t_reg_2844,
      R => '0'
    );
\in_data_B_11_keep_V_1_reg_2824_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_11_TKEEP_int(0),
      Q => in_data_B_11_keep_V_1_reg_2824(0),
      R => '0'
    );
\in_data_B_11_keep_V_1_reg_2824_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_11_TKEEP_int(1),
      Q => in_data_B_11_keep_V_1_reg_2824(1),
      R => '0'
    );
\in_data_B_11_keep_V_1_reg_2824_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_11_TKEEP_int(2),
      Q => in_data_B_11_keep_V_1_reg_2824(2),
      R => '0'
    );
\in_data_B_11_keep_V_1_reg_2824_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_11_TKEEP_int(3),
      Q => in_data_B_11_keep_V_1_reg_2824(3),
      R => '0'
    );
\in_data_B_11_last_V_1_reg_2839_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_11_TLAST_int,
      Q => in_data_B_11_last_V_1_reg_2839,
      R => '0'
    );
\in_data_B_11_strb_V_1_reg_2829_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_11_TSTRB_int(0),
      Q => in_data_B_11_strb_V_1_reg_2829(0),
      R => '0'
    );
\in_data_B_11_strb_V_1_reg_2829_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_11_TSTRB_int(1),
      Q => in_data_B_11_strb_V_1_reg_2829(1),
      R => '0'
    );
\in_data_B_11_strb_V_1_reg_2829_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_11_TSTRB_int(2),
      Q => in_data_B_11_strb_V_1_reg_2829(2),
      R => '0'
    );
\in_data_B_11_strb_V_1_reg_2829_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_11_TSTRB_int(3),
      Q => in_data_B_11_strb_V_1_reg_2829(3),
      R => '0'
    );
\in_data_B_11_user_V_1_reg_2834_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_11_TUSER_int,
      Q => in_data_B_11_user_V_1_reg_2834,
      R => '0'
    );
\in_data_B_12_dest_V_1_reg_2884_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_12_TDEST_int,
      Q => in_data_B_12_dest_V_1_reg_2884,
      R => '0'
    );
\in_data_B_12_id_V_t_reg_2879_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_12_TID_int,
      Q => in_data_B_12_id_V_t_reg_2879,
      R => '0'
    );
\in_data_B_12_keep_V_1_reg_2859_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_12_TKEEP_int(0),
      Q => in_data_B_12_keep_V_1_reg_2859(0),
      R => '0'
    );
\in_data_B_12_keep_V_1_reg_2859_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_12_TKEEP_int(1),
      Q => in_data_B_12_keep_V_1_reg_2859(1),
      R => '0'
    );
\in_data_B_12_keep_V_1_reg_2859_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_12_TKEEP_int(2),
      Q => in_data_B_12_keep_V_1_reg_2859(2),
      R => '0'
    );
\in_data_B_12_keep_V_1_reg_2859_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_12_TKEEP_int(3),
      Q => in_data_B_12_keep_V_1_reg_2859(3),
      R => '0'
    );
\in_data_B_12_last_V_1_reg_2874_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_12_TLAST_int,
      Q => in_data_B_12_last_V_1_reg_2874,
      R => '0'
    );
\in_data_B_12_strb_V_1_reg_2864_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_12_TSTRB_int(0),
      Q => in_data_B_12_strb_V_1_reg_2864(0),
      R => '0'
    );
\in_data_B_12_strb_V_1_reg_2864_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_12_TSTRB_int(1),
      Q => in_data_B_12_strb_V_1_reg_2864(1),
      R => '0'
    );
\in_data_B_12_strb_V_1_reg_2864_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_12_TSTRB_int(2),
      Q => in_data_B_12_strb_V_1_reg_2864(2),
      R => '0'
    );
\in_data_B_12_strb_V_1_reg_2864_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_12_TSTRB_int(3),
      Q => in_data_B_12_strb_V_1_reg_2864(3),
      R => '0'
    );
\in_data_B_12_user_V_1_reg_2869_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_12_TUSER_int,
      Q => in_data_B_12_user_V_1_reg_2869,
      R => '0'
    );
\in_data_B_13_dest_V_1_reg_2919_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_13_TDEST_int,
      Q => in_data_B_13_dest_V_1_reg_2919,
      R => '0'
    );
\in_data_B_13_id_V_t_reg_2914_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_13_TID_int,
      Q => in_data_B_13_id_V_t_reg_2914,
      R => '0'
    );
\in_data_B_13_keep_V_1_reg_2894_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_13_TKEEP_int(0),
      Q => in_data_B_13_keep_V_1_reg_2894(0),
      R => '0'
    );
\in_data_B_13_keep_V_1_reg_2894_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_13_TKEEP_int(1),
      Q => in_data_B_13_keep_V_1_reg_2894(1),
      R => '0'
    );
\in_data_B_13_keep_V_1_reg_2894_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_13_TKEEP_int(2),
      Q => in_data_B_13_keep_V_1_reg_2894(2),
      R => '0'
    );
\in_data_B_13_keep_V_1_reg_2894_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_13_TKEEP_int(3),
      Q => in_data_B_13_keep_V_1_reg_2894(3),
      R => '0'
    );
\in_data_B_13_last_V_1_reg_2909_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_13_TLAST_int,
      Q => in_data_B_13_last_V_1_reg_2909,
      R => '0'
    );
\in_data_B_13_strb_V_1_reg_2899_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_13_TSTRB_int(0),
      Q => in_data_B_13_strb_V_1_reg_2899(0),
      R => '0'
    );
\in_data_B_13_strb_V_1_reg_2899_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_13_TSTRB_int(1),
      Q => in_data_B_13_strb_V_1_reg_2899(1),
      R => '0'
    );
\in_data_B_13_strb_V_1_reg_2899_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_13_TSTRB_int(2),
      Q => in_data_B_13_strb_V_1_reg_2899(2),
      R => '0'
    );
\in_data_B_13_strb_V_1_reg_2899_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_13_TSTRB_int(3),
      Q => in_data_B_13_strb_V_1_reg_2899(3),
      R => '0'
    );
\in_data_B_13_user_V_1_reg_2904_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_13_TUSER_int,
      Q => in_data_B_13_user_V_1_reg_2904,
      R => '0'
    );
\in_data_B_14_dest_V_1_reg_2954_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_14_TDEST_int,
      Q => in_data_B_14_dest_V_1_reg_2954,
      R => '0'
    );
\in_data_B_14_id_V_t_reg_2949_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_14_TID_int,
      Q => in_data_B_14_id_V_t_reg_2949,
      R => '0'
    );
\in_data_B_14_keep_V_1_reg_2929_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_14_TKEEP_int(0),
      Q => in_data_B_14_keep_V_1_reg_2929(0),
      R => '0'
    );
\in_data_B_14_keep_V_1_reg_2929_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_14_TKEEP_int(1),
      Q => in_data_B_14_keep_V_1_reg_2929(1),
      R => '0'
    );
\in_data_B_14_keep_V_1_reg_2929_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_14_TKEEP_int(2),
      Q => in_data_B_14_keep_V_1_reg_2929(2),
      R => '0'
    );
\in_data_B_14_keep_V_1_reg_2929_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_14_TKEEP_int(3),
      Q => in_data_B_14_keep_V_1_reg_2929(3),
      R => '0'
    );
\in_data_B_14_last_V_1_reg_2944_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_14_TLAST_int,
      Q => in_data_B_14_last_V_1_reg_2944,
      R => '0'
    );
\in_data_B_14_strb_V_1_reg_2934_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_14_TSTRB_int(0),
      Q => in_data_B_14_strb_V_1_reg_2934(0),
      R => '0'
    );
\in_data_B_14_strb_V_1_reg_2934_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_14_TSTRB_int(1),
      Q => in_data_B_14_strb_V_1_reg_2934(1),
      R => '0'
    );
\in_data_B_14_strb_V_1_reg_2934_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_14_TSTRB_int(2),
      Q => in_data_B_14_strb_V_1_reg_2934(2),
      R => '0'
    );
\in_data_B_14_strb_V_1_reg_2934_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_14_TSTRB_int(3),
      Q => in_data_B_14_strb_V_1_reg_2934(3),
      R => '0'
    );
\in_data_B_14_user_V_1_reg_2939_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_14_TUSER_int,
      Q => in_data_B_14_user_V_1_reg_2939,
      R => '0'
    );
\in_data_B_15_dest_V_1_reg_2989_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_15_TDEST_int,
      Q => in_data_B_15_dest_V_1_reg_2989,
      R => '0'
    );
\in_data_B_15_id_V_t_reg_2984_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_15_TID_int,
      Q => in_data_B_15_id_V_t_reg_2984,
      R => '0'
    );
\in_data_B_15_keep_V_1_reg_2964_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_15_TKEEP_int(0),
      Q => in_data_B_15_keep_V_1_reg_2964(0),
      R => '0'
    );
\in_data_B_15_keep_V_1_reg_2964_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_15_TKEEP_int(1),
      Q => in_data_B_15_keep_V_1_reg_2964(1),
      R => '0'
    );
\in_data_B_15_keep_V_1_reg_2964_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_15_TKEEP_int(2),
      Q => in_data_B_15_keep_V_1_reg_2964(2),
      R => '0'
    );
\in_data_B_15_keep_V_1_reg_2964_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_15_TKEEP_int(3),
      Q => in_data_B_15_keep_V_1_reg_2964(3),
      R => '0'
    );
\in_data_B_15_last_V_1_reg_2979_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_15_TLAST_int,
      Q => in_data_B_15_last_V_1_reg_2979,
      R => '0'
    );
\in_data_B_15_strb_V_1_reg_2969_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_15_TSTRB_int(0),
      Q => in_data_B_15_strb_V_1_reg_2969(0),
      R => '0'
    );
\in_data_B_15_strb_V_1_reg_2969_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_15_TSTRB_int(1),
      Q => in_data_B_15_strb_V_1_reg_2969(1),
      R => '0'
    );
\in_data_B_15_strb_V_1_reg_2969_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_15_TSTRB_int(2),
      Q => in_data_B_15_strb_V_1_reg_2969(2),
      R => '0'
    );
\in_data_B_15_strb_V_1_reg_2969_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_15_TSTRB_int(3),
      Q => in_data_B_15_strb_V_1_reg_2969(3),
      R => '0'
    );
\in_data_B_15_user_V_1_reg_2974_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_15_TUSER_int,
      Q => in_data_B_15_user_V_1_reg_2974,
      R => '0'
    );
\in_data_B_1_dest_V_s_reg_2499_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_1_TDEST_int,
      Q => in_data_B_1_dest_V_s_reg_2499,
      R => '0'
    );
\in_data_B_1_id_V_tm_reg_2494_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_1_TID_int,
      Q => in_data_B_1_id_V_tm_reg_2494,
      R => '0'
    );
\in_data_B_1_keep_V_s_reg_2474_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_1_TKEEP_int(0),
      Q => in_data_B_1_keep_V_s_reg_2474(0),
      R => '0'
    );
\in_data_B_1_keep_V_s_reg_2474_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_1_TKEEP_int(1),
      Q => in_data_B_1_keep_V_s_reg_2474(1),
      R => '0'
    );
\in_data_B_1_keep_V_s_reg_2474_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_1_TKEEP_int(2),
      Q => in_data_B_1_keep_V_s_reg_2474(2),
      R => '0'
    );
\in_data_B_1_keep_V_s_reg_2474_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_1_TKEEP_int(3),
      Q => in_data_B_1_keep_V_s_reg_2474(3),
      R => '0'
    );
\in_data_B_1_last_V_s_reg_2489_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_1_TLAST_int,
      Q => in_data_B_1_last_V_s_reg_2489,
      R => '0'
    );
\in_data_B_1_strb_V_s_reg_2479_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_1_TSTRB_int(0),
      Q => in_data_B_1_strb_V_s_reg_2479(0),
      R => '0'
    );
\in_data_B_1_strb_V_s_reg_2479_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_1_TSTRB_int(1),
      Q => in_data_B_1_strb_V_s_reg_2479(1),
      R => '0'
    );
\in_data_B_1_strb_V_s_reg_2479_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_1_TSTRB_int(2),
      Q => in_data_B_1_strb_V_s_reg_2479(2),
      R => '0'
    );
\in_data_B_1_strb_V_s_reg_2479_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_1_TSTRB_int(3),
      Q => in_data_B_1_strb_V_s_reg_2479(3),
      R => '0'
    );
\in_data_B_1_user_V_s_reg_2484_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_1_TUSER_int,
      Q => in_data_B_1_user_V_s_reg_2484,
      R => '0'
    );
\in_data_B_2_dest_V_s_reg_2534_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_2_TDEST_int,
      Q => in_data_B_2_dest_V_s_reg_2534,
      R => '0'
    );
\in_data_B_2_id_V_tm_reg_2529_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_2_TID_int,
      Q => in_data_B_2_id_V_tm_reg_2529,
      R => '0'
    );
\in_data_B_2_keep_V_s_reg_2509_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_2_TKEEP_int(0),
      Q => in_data_B_2_keep_V_s_reg_2509(0),
      R => '0'
    );
\in_data_B_2_keep_V_s_reg_2509_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_2_TKEEP_int(1),
      Q => in_data_B_2_keep_V_s_reg_2509(1),
      R => '0'
    );
\in_data_B_2_keep_V_s_reg_2509_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_2_TKEEP_int(2),
      Q => in_data_B_2_keep_V_s_reg_2509(2),
      R => '0'
    );
\in_data_B_2_keep_V_s_reg_2509_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_2_TKEEP_int(3),
      Q => in_data_B_2_keep_V_s_reg_2509(3),
      R => '0'
    );
\in_data_B_2_last_V_s_reg_2524_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_2_TLAST_int,
      Q => in_data_B_2_last_V_s_reg_2524,
      R => '0'
    );
\in_data_B_2_strb_V_s_reg_2514_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_2_TSTRB_int(0),
      Q => in_data_B_2_strb_V_s_reg_2514(0),
      R => '0'
    );
\in_data_B_2_strb_V_s_reg_2514_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_2_TSTRB_int(1),
      Q => in_data_B_2_strb_V_s_reg_2514(1),
      R => '0'
    );
\in_data_B_2_strb_V_s_reg_2514_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_2_TSTRB_int(2),
      Q => in_data_B_2_strb_V_s_reg_2514(2),
      R => '0'
    );
\in_data_B_2_strb_V_s_reg_2514_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_2_TSTRB_int(3),
      Q => in_data_B_2_strb_V_s_reg_2514(3),
      R => '0'
    );
\in_data_B_2_user_V_s_reg_2519_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_2_TUSER_int,
      Q => in_data_B_2_user_V_s_reg_2519,
      R => '0'
    );
\in_data_B_3_dest_V_s_reg_2569_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_3_TDEST_int,
      Q => in_data_B_3_dest_V_s_reg_2569,
      R => '0'
    );
\in_data_B_3_id_V_tm_reg_2564_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_3_TID_int,
      Q => in_data_B_3_id_V_tm_reg_2564,
      R => '0'
    );
\in_data_B_3_keep_V_s_reg_2544_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_3_TKEEP_int(0),
      Q => in_data_B_3_keep_V_s_reg_2544(0),
      R => '0'
    );
\in_data_B_3_keep_V_s_reg_2544_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_3_TKEEP_int(1),
      Q => in_data_B_3_keep_V_s_reg_2544(1),
      R => '0'
    );
\in_data_B_3_keep_V_s_reg_2544_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_3_TKEEP_int(2),
      Q => in_data_B_3_keep_V_s_reg_2544(2),
      R => '0'
    );
\in_data_B_3_keep_V_s_reg_2544_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_3_TKEEP_int(3),
      Q => in_data_B_3_keep_V_s_reg_2544(3),
      R => '0'
    );
\in_data_B_3_last_V_s_reg_2559_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_3_TLAST_int,
      Q => in_data_B_3_last_V_s_reg_2559,
      R => '0'
    );
\in_data_B_3_strb_V_s_reg_2549_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_3_TSTRB_int(0),
      Q => in_data_B_3_strb_V_s_reg_2549(0),
      R => '0'
    );
\in_data_B_3_strb_V_s_reg_2549_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_3_TSTRB_int(1),
      Q => in_data_B_3_strb_V_s_reg_2549(1),
      R => '0'
    );
\in_data_B_3_strb_V_s_reg_2549_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_3_TSTRB_int(2),
      Q => in_data_B_3_strb_V_s_reg_2549(2),
      R => '0'
    );
\in_data_B_3_strb_V_s_reg_2549_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_3_TSTRB_int(3),
      Q => in_data_B_3_strb_V_s_reg_2549(3),
      R => '0'
    );
\in_data_B_3_user_V_s_reg_2554_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_3_TUSER_int,
      Q => in_data_B_3_user_V_s_reg_2554,
      R => '0'
    );
\in_data_B_4_dest_V_s_reg_2604_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_4_TDEST_int,
      Q => in_data_B_4_dest_V_s_reg_2604,
      R => '0'
    );
\in_data_B_4_id_V_tm_reg_2599_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_4_TID_int,
      Q => in_data_B_4_id_V_tm_reg_2599,
      R => '0'
    );
\in_data_B_4_keep_V_s_reg_2579_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_4_TKEEP_int(0),
      Q => in_data_B_4_keep_V_s_reg_2579(0),
      R => '0'
    );
\in_data_B_4_keep_V_s_reg_2579_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_4_TKEEP_int(1),
      Q => in_data_B_4_keep_V_s_reg_2579(1),
      R => '0'
    );
\in_data_B_4_keep_V_s_reg_2579_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_4_TKEEP_int(2),
      Q => in_data_B_4_keep_V_s_reg_2579(2),
      R => '0'
    );
\in_data_B_4_keep_V_s_reg_2579_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_4_TKEEP_int(3),
      Q => in_data_B_4_keep_V_s_reg_2579(3),
      R => '0'
    );
\in_data_B_4_last_V_s_reg_2594_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_4_TLAST_int,
      Q => in_data_B_4_last_V_s_reg_2594,
      R => '0'
    );
\in_data_B_4_strb_V_s_reg_2584_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_4_TSTRB_int(0),
      Q => in_data_B_4_strb_V_s_reg_2584(0),
      R => '0'
    );
\in_data_B_4_strb_V_s_reg_2584_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_4_TSTRB_int(1),
      Q => in_data_B_4_strb_V_s_reg_2584(1),
      R => '0'
    );
\in_data_B_4_strb_V_s_reg_2584_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_4_TSTRB_int(2),
      Q => in_data_B_4_strb_V_s_reg_2584(2),
      R => '0'
    );
\in_data_B_4_strb_V_s_reg_2584_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_4_TSTRB_int(3),
      Q => in_data_B_4_strb_V_s_reg_2584(3),
      R => '0'
    );
\in_data_B_4_user_V_s_reg_2589_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_4_TUSER_int,
      Q => in_data_B_4_user_V_s_reg_2589,
      R => '0'
    );
\in_data_B_5_dest_V_s_reg_2639_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_5_TDEST_int,
      Q => in_data_B_5_dest_V_s_reg_2639,
      R => '0'
    );
\in_data_B_5_id_V_tm_reg_2634_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_5_TID_int,
      Q => in_data_B_5_id_V_tm_reg_2634,
      R => '0'
    );
\in_data_B_5_keep_V_s_reg_2614_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_5_TKEEP_int(0),
      Q => in_data_B_5_keep_V_s_reg_2614(0),
      R => '0'
    );
\in_data_B_5_keep_V_s_reg_2614_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_5_TKEEP_int(1),
      Q => in_data_B_5_keep_V_s_reg_2614(1),
      R => '0'
    );
\in_data_B_5_keep_V_s_reg_2614_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_5_TKEEP_int(2),
      Q => in_data_B_5_keep_V_s_reg_2614(2),
      R => '0'
    );
\in_data_B_5_keep_V_s_reg_2614_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_5_TKEEP_int(3),
      Q => in_data_B_5_keep_V_s_reg_2614(3),
      R => '0'
    );
\in_data_B_5_last_V_s_reg_2629_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_5_TLAST_int,
      Q => in_data_B_5_last_V_s_reg_2629,
      R => '0'
    );
\in_data_B_5_strb_V_s_reg_2619_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_5_TSTRB_int(0),
      Q => in_data_B_5_strb_V_s_reg_2619(0),
      R => '0'
    );
\in_data_B_5_strb_V_s_reg_2619_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_5_TSTRB_int(1),
      Q => in_data_B_5_strb_V_s_reg_2619(1),
      R => '0'
    );
\in_data_B_5_strb_V_s_reg_2619_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_5_TSTRB_int(2),
      Q => in_data_B_5_strb_V_s_reg_2619(2),
      R => '0'
    );
\in_data_B_5_strb_V_s_reg_2619_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_5_TSTRB_int(3),
      Q => in_data_B_5_strb_V_s_reg_2619(3),
      R => '0'
    );
\in_data_B_5_user_V_s_reg_2624_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_5_TUSER_int,
      Q => in_data_B_5_user_V_s_reg_2624,
      R => '0'
    );
\in_data_B_6_dest_V_s_reg_2674_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_6_TDEST_int,
      Q => in_data_B_6_dest_V_s_reg_2674,
      R => '0'
    );
\in_data_B_6_id_V_tm_reg_2669_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_6_TID_int,
      Q => in_data_B_6_id_V_tm_reg_2669,
      R => '0'
    );
\in_data_B_6_keep_V_s_reg_2649_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_6_TKEEP_int(0),
      Q => in_data_B_6_keep_V_s_reg_2649(0),
      R => '0'
    );
\in_data_B_6_keep_V_s_reg_2649_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_6_TKEEP_int(1),
      Q => in_data_B_6_keep_V_s_reg_2649(1),
      R => '0'
    );
\in_data_B_6_keep_V_s_reg_2649_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_6_TKEEP_int(2),
      Q => in_data_B_6_keep_V_s_reg_2649(2),
      R => '0'
    );
\in_data_B_6_keep_V_s_reg_2649_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_6_TKEEP_int(3),
      Q => in_data_B_6_keep_V_s_reg_2649(3),
      R => '0'
    );
\in_data_B_6_last_V_s_reg_2664_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_6_TLAST_int,
      Q => in_data_B_6_last_V_s_reg_2664,
      R => '0'
    );
\in_data_B_6_strb_V_s_reg_2654_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_6_TSTRB_int(0),
      Q => in_data_B_6_strb_V_s_reg_2654(0),
      R => '0'
    );
\in_data_B_6_strb_V_s_reg_2654_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_6_TSTRB_int(1),
      Q => in_data_B_6_strb_V_s_reg_2654(1),
      R => '0'
    );
\in_data_B_6_strb_V_s_reg_2654_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_6_TSTRB_int(2),
      Q => in_data_B_6_strb_V_s_reg_2654(2),
      R => '0'
    );
\in_data_B_6_strb_V_s_reg_2654_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_6_TSTRB_int(3),
      Q => in_data_B_6_strb_V_s_reg_2654(3),
      R => '0'
    );
\in_data_B_6_user_V_s_reg_2659_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_6_TUSER_int,
      Q => in_data_B_6_user_V_s_reg_2659,
      R => '0'
    );
\in_data_B_7_dest_V_s_reg_2709_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_7_TDEST_int,
      Q => in_data_B_7_dest_V_s_reg_2709,
      R => '0'
    );
\in_data_B_7_id_V_tm_reg_2704_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_7_TID_int,
      Q => in_data_B_7_id_V_tm_reg_2704,
      R => '0'
    );
\in_data_B_7_keep_V_s_reg_2684_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_7_TKEEP_int(0),
      Q => in_data_B_7_keep_V_s_reg_2684(0),
      R => '0'
    );
\in_data_B_7_keep_V_s_reg_2684_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_7_TKEEP_int(1),
      Q => in_data_B_7_keep_V_s_reg_2684(1),
      R => '0'
    );
\in_data_B_7_keep_V_s_reg_2684_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_7_TKEEP_int(2),
      Q => in_data_B_7_keep_V_s_reg_2684(2),
      R => '0'
    );
\in_data_B_7_keep_V_s_reg_2684_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_7_TKEEP_int(3),
      Q => in_data_B_7_keep_V_s_reg_2684(3),
      R => '0'
    );
\in_data_B_7_last_V_s_reg_2699_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_7_TLAST_int,
      Q => in_data_B_7_last_V_s_reg_2699,
      R => '0'
    );
\in_data_B_7_strb_V_s_reg_2689_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_7_TSTRB_int(0),
      Q => in_data_B_7_strb_V_s_reg_2689(0),
      R => '0'
    );
\in_data_B_7_strb_V_s_reg_2689_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_7_TSTRB_int(1),
      Q => in_data_B_7_strb_V_s_reg_2689(1),
      R => '0'
    );
\in_data_B_7_strb_V_s_reg_2689_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_7_TSTRB_int(2),
      Q => in_data_B_7_strb_V_s_reg_2689(2),
      R => '0'
    );
\in_data_B_7_strb_V_s_reg_2689_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_7_TSTRB_int(3),
      Q => in_data_B_7_strb_V_s_reg_2689(3),
      R => '0'
    );
\in_data_B_7_user_V_s_reg_2694_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_7_TUSER_int,
      Q => in_data_B_7_user_V_s_reg_2694,
      R => '0'
    );
\in_data_B_8_dest_V_s_reg_2744_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_8_TDEST_int,
      Q => in_data_B_8_dest_V_s_reg_2744,
      R => '0'
    );
\in_data_B_8_id_V_tm_reg_2739_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_8_TID_int,
      Q => in_data_B_8_id_V_tm_reg_2739,
      R => '0'
    );
\in_data_B_8_keep_V_s_reg_2719_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_8_TKEEP_int(0),
      Q => in_data_B_8_keep_V_s_reg_2719(0),
      R => '0'
    );
\in_data_B_8_keep_V_s_reg_2719_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_8_TKEEP_int(1),
      Q => in_data_B_8_keep_V_s_reg_2719(1),
      R => '0'
    );
\in_data_B_8_keep_V_s_reg_2719_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_8_TKEEP_int(2),
      Q => in_data_B_8_keep_V_s_reg_2719(2),
      R => '0'
    );
\in_data_B_8_keep_V_s_reg_2719_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_8_TKEEP_int(3),
      Q => in_data_B_8_keep_V_s_reg_2719(3),
      R => '0'
    );
\in_data_B_8_last_V_s_reg_2734_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_8_TLAST_int,
      Q => in_data_B_8_last_V_s_reg_2734,
      R => '0'
    );
\in_data_B_8_strb_V_s_reg_2724_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_8_TSTRB_int(0),
      Q => in_data_B_8_strb_V_s_reg_2724(0),
      R => '0'
    );
\in_data_B_8_strb_V_s_reg_2724_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_8_TSTRB_int(1),
      Q => in_data_B_8_strb_V_s_reg_2724(1),
      R => '0'
    );
\in_data_B_8_strb_V_s_reg_2724_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_8_TSTRB_int(2),
      Q => in_data_B_8_strb_V_s_reg_2724(2),
      R => '0'
    );
\in_data_B_8_strb_V_s_reg_2724_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_8_TSTRB_int(3),
      Q => in_data_B_8_strb_V_s_reg_2724(3),
      R => '0'
    );
\in_data_B_8_user_V_s_reg_2729_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_8_TUSER_int,
      Q => in_data_B_8_user_V_s_reg_2729,
      R => '0'
    );
\in_data_B_9_dest_V_s_reg_2779_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_9_TDEST_int,
      Q => in_data_B_9_dest_V_s_reg_2779,
      R => '0'
    );
\in_data_B_9_id_V_tm_reg_2774_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_9_TID_int,
      Q => in_data_B_9_id_V_tm_reg_2774,
      R => '0'
    );
\in_data_B_9_keep_V_s_reg_2754_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_9_TKEEP_int(0),
      Q => in_data_B_9_keep_V_s_reg_2754(0),
      R => '0'
    );
\in_data_B_9_keep_V_s_reg_2754_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_9_TKEEP_int(1),
      Q => in_data_B_9_keep_V_s_reg_2754(1),
      R => '0'
    );
\in_data_B_9_keep_V_s_reg_2754_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_9_TKEEP_int(2),
      Q => in_data_B_9_keep_V_s_reg_2754(2),
      R => '0'
    );
\in_data_B_9_keep_V_s_reg_2754_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_9_TKEEP_int(3),
      Q => in_data_B_9_keep_V_s_reg_2754(3),
      R => '0'
    );
\in_data_B_9_last_V_s_reg_2769_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_9_TLAST_int,
      Q => in_data_B_9_last_V_s_reg_2769,
      R => '0'
    );
\in_data_B_9_strb_V_s_reg_2759_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_9_TSTRB_int(0),
      Q => in_data_B_9_strb_V_s_reg_2759(0),
      R => '0'
    );
\in_data_B_9_strb_V_s_reg_2759_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_9_TSTRB_int(1),
      Q => in_data_B_9_strb_V_s_reg_2759(1),
      R => '0'
    );
\in_data_B_9_strb_V_s_reg_2759_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_9_TSTRB_int(2),
      Q => in_data_B_9_strb_V_s_reg_2759(2),
      R => '0'
    );
\in_data_B_9_strb_V_s_reg_2759_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_9_TSTRB_int(3),
      Q => in_data_B_9_strb_V_s_reg_2759(3),
      R => '0'
    );
\in_data_B_9_user_V_s_reg_2764_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_in_data_A_13_data_V_U_n_42,
      D => in_data_B_9_TUSER_int,
      Q => in_data_B_9_user_V_s_reg_2764,
      R => '0'
    );
mult_constant_AXILiteS_s_axi_U: entity work.vector_add_1_mult_constant_0_0_mult_constant_AXILiteS_s_axi
     port map (
      D(0) => ap_NS_fsm(1),
      E(0) => mult_constant_AXILiteS_s_axi_U_n_2,
      \FSM_onehot_rstate_reg[1]_0\ => s_axi_AXILiteS_ARREADY,
      \FSM_onehot_wstate_reg[1]_0\ => s_axi_AXILiteS_AWREADY,
      \FSM_onehot_wstate_reg[2]_0\ => s_axi_AXILiteS_WREADY,
      Q(0) => \ap_CS_fsm_reg_n_1_[0]\,
      ap_clk => ap_clk,
      ap_done => ap_done,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      constant_V(31 downto 0) => constant_V(31 downto 0),
      interrupt => interrupt,
      s_axi_AXILiteS_ARADDR(4 downto 0) => s_axi_AXILiteS_ARADDR(4 downto 0),
      s_axi_AXILiteS_ARVALID => s_axi_AXILiteS_ARVALID,
      s_axi_AXILiteS_AWADDR(4 downto 0) => s_axi_AXILiteS_AWADDR(4 downto 0),
      s_axi_AXILiteS_AWVALID => s_axi_AXILiteS_AWVALID,
      s_axi_AXILiteS_BREADY => s_axi_AXILiteS_BREADY,
      s_axi_AXILiteS_BVALID => s_axi_AXILiteS_BVALID,
      s_axi_AXILiteS_RDATA(31 downto 0) => s_axi_AXILiteS_RDATA(31 downto 0),
      s_axi_AXILiteS_RREADY => s_axi_AXILiteS_RREADY,
      s_axi_AXILiteS_RVALID => s_axi_AXILiteS_RVALID,
      s_axi_AXILiteS_WDATA(31 downto 0) => s_axi_AXILiteS_WDATA(31 downto 0),
      s_axi_AXILiteS_WSTRB(3 downto 0) => s_axi_AXILiteS_WSTRB(3 downto 0),
      s_axi_AXILiteS_WVALID => s_axi_AXILiteS_WVALID
    );
regslice_both_in_data_A_0_data_V_U: entity work.vector_add_1_mult_constant_0_0_regslice_both
     port map (
      D(31 downto 0) => add_ln214_1_fu_1758_p2(31 downto 0),
      Q(30 downto 0) => constant_V_read_reg_2415(30 downto 0),
      S(0) => regslice_both_in_data_B_0_data_V_U_n_3,
      \add_ln214_1_reg_2469_reg[31]\(30 downto 0) => in_data_B_0_TDATA_int(30 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      data_out(1 downto 0) => in_data_A_0_TDATA_int(31 downto 30),
      in_data_A_0_TREADY => in_data_A_0_TREADY,
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      \ireg_reg[32]\(32) => in_data_A_0_TVALID,
      \ireg_reg[32]\(31 downto 0) => in_data_A_0_TDATA(31 downto 0),
      vld_out => in_data_A_0_TVALID_int
    );
regslice_both_in_data_A_10_data_V_U: entity work.vector_add_1_mult_constant_0_0_regslice_both_0
     port map (
      D(31 downto 0) => add_ln214_21_fu_2188_p2(31 downto 0),
      Q(0) => in_data_A_6_TVALID_int,
      S(0) => regslice_both_in_data_B_10_data_V_U_n_1,
      \add_ln214_21_reg_2819_reg[31]\(30 downto 0) => constant_V_read_reg_2415(30 downto 0),
      \add_ln214_21_reg_2819_reg[31]_0\(30 downto 0) => in_data_B_10_TDATA_int(30 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      data_out(1 downto 0) => in_data_A_10_TDATA_int(31 downto 30),
      \i_0_0_reg_1704_reg[4]\(0) => in_data_B_14_TVALID_int,
      \i_0_0_reg_1704_reg[4]_0\(0) => in_data_B_2_TVALID_int,
      \i_0_0_reg_1704_reg[4]_1\ => regslice_both_in_data_B_6_data_V_U_n_2,
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_A_10_TREADY => in_data_A_10_TREADY,
      \ireg_reg[32]\(32) => in_data_A_10_TVALID,
      \ireg_reg[32]\(31 downto 0) => in_data_A_10_TDATA(31 downto 0),
      \odata_reg[32]\ => regslice_both_in_data_A_10_data_V_U_n_1,
      vld_out => in_data_A_10_TVALID_int
    );
regslice_both_in_data_A_11_data_V_U: entity work.vector_add_1_mult_constant_0_0_regslice_both_1
     port map (
      D(31 downto 0) => add_ln214_23_fu_2231_p2(31 downto 0),
      Q(30 downto 0) => constant_V_read_reg_2415(30 downto 0),
      S(0) => regslice_both_in_data_B_11_data_V_U_n_1,
      \add_ln214_23_reg_2854_reg[31]\(30 downto 0) => in_data_B_11_TDATA_int(30 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      data_out(1 downto 0) => in_data_A_11_TDATA_int(31 downto 30),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_A_11_TREADY => in_data_A_11_TREADY,
      \ireg_reg[32]\(32) => in_data_A_11_TVALID,
      \ireg_reg[32]\(31 downto 0) => in_data_A_11_TDATA(31 downto 0),
      vld_out => in_data_A_11_TVALID_int
    );
regslice_both_in_data_A_12_data_V_U: entity work.vector_add_1_mult_constant_0_0_regslice_both_2
     port map (
      D(31 downto 0) => add_ln214_25_fu_2274_p2(31 downto 0),
      Q(0) => in_data_B_8_TVALID_int,
      S(0) => regslice_both_in_data_B_12_data_V_U_n_1,
      \add_ln214_25_reg_2889_reg[31]\(30 downto 0) => constant_V_read_reg_2415(30 downto 0),
      \add_ln214_25_reg_2889_reg[31]_0\(30 downto 0) => in_data_B_12_TDATA_int(30 downto 0),
      \ap_CS_fsm[3]_i_2\ => in_data_A_0_TVALID_int,
      \ap_CS_fsm[3]_i_2_0\(0) => in_data_B_4_TVALID_int,
      \ap_CS_fsm[3]_i_2_1\ => regslice_both_in_data_B_0_data_V_U_n_2,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      data_out(1 downto 0) => in_data_A_12_TDATA_int(31 downto 30),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_A_12_TREADY => in_data_A_12_TREADY,
      \ireg_reg[32]\(32) => in_data_A_12_TVALID,
      \ireg_reg[32]\(31 downto 0) => in_data_A_12_TDATA(31 downto 0),
      \odata_reg[32]\ => regslice_both_in_data_A_12_data_V_U_n_1,
      vld_out => in_data_A_12_TVALID_int
    );
regslice_both_in_data_A_13_data_V_U: entity work.vector_add_1_mult_constant_0_0_regslice_both_3
     port map (
      D(0) => ap_NS_fsm(2),
      E(0) => regslice_both_in_data_A_13_data_V_U_n_42,
      Q(1) => ap_CS_fsm_pp0_stage0,
      Q(0) => ap_CS_fsm_state2,
      S(0) => regslice_both_in_data_B_13_data_V_U_n_1,
      SR(0) => i_0_0_reg_1704,
      \add_ln214_27_reg_2924_reg[31]\(30 downto 0) => constant_V_read_reg_2415(30 downto 0),
      \add_ln214_27_reg_2924_reg[31]_0\(30 downto 0) => in_data_B_13_TDATA_int(30 downto 0),
      \ap_CS_fsm_reg[1]\ => regslice_both_in_data_A_13_data_V_U_n_1,
      \ap_CS_fsm_reg[2]\ => regslice_both_in_data_A_13_data_V_U_n_3,
      \ap_CS_fsm_reg[2]_0\ => regslice_both_in_data_A_13_data_V_U_n_44,
      \ap_CS_fsm_reg[2]_1\ => \ap_CS_fsm[3]_i_3_n_1\,
      \ap_CS_fsm_reg[2]_2\ => regslice_both_in_data_A_7_data_V_U_n_1,
      \ap_CS_fsm_reg[2]_3\ => regslice_both_in_data_A_12_data_V_U_n_1,
      ap_block_pp0_stage0_subdone1_in => ap_block_pp0_stage0_subdone1_in,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter2_reg => ap_enable_reg_pp0_iter1_reg_n_1,
      ap_enable_reg_pp0_iter2_reg_0 => ap_enable_reg_pp0_iter2_reg_n_1,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \constant_V_read_reg_2415_reg[29]\(31 downto 0) => add_ln214_27_fu_2317_p2(31 downto 0),
      data_out(1 downto 0) => in_data_A_13_TDATA_int(31 downto 30),
      \i_0_0_reg_1704_reg[4]\ => regslice_both_out_data_11_data_V_U_n_38,
      \i_0_0_reg_1704_reg[4]_0\ => regslice_both_in_data_A_10_data_V_U_n_1,
      \i_0_0_reg_1704_reg[4]_1\ => regslice_both_in_data_B_0_data_V_U_n_1,
      \i_0_0_reg_1704_reg[4]_2\ => regslice_both_out_data_1_data_V_U_n_38,
      \i_0_0_reg_1704_reg[4]_3\(0) => in_data_A_1_TVALID_int,
      \i_0_0_reg_1704_reg[4]_4\(0) => in_data_B_9_TVALID_int,
      \i_0_0_reg_1704_reg[4]_5\(0) => in_data_B_5_TVALID_int,
      \i_0_0_reg_1704_reg[4]_6\ => regslice_both_in_data_B_1_data_V_U_n_1,
      icmp_ln17_fu_1715_p2 => icmp_ln17_fu_1715_p2,
      \icmp_ln17_reg_2435_pp0_iter1_reg_reg[0]\ => \icmp_ln17_reg_2435_pp0_iter1_reg_reg_n_1_[0]\,
      \icmp_ln17_reg_2435_reg[0]\ => regslice_both_in_data_A_13_data_V_U_n_43,
      \icmp_ln17_reg_2435_reg[0]_0\ => \icmp_ln17_reg_2435_reg_n_1_[0]\,
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_A_13_TREADY => in_data_A_13_TREADY,
      \ireg_reg[32]\(32) => in_data_A_13_TVALID,
      \ireg_reg[32]\(31 downto 0) => in_data_A_13_TDATA(31 downto 0),
      vld_out => in_data_A_13_TVALID_int
    );
regslice_both_in_data_A_14_data_V_U: entity work.vector_add_1_mult_constant_0_0_regslice_both_4
     port map (
      D(31 downto 0) => add_ln214_29_fu_2360_p2(31 downto 0),
      Q(30 downto 0) => constant_V_read_reg_2415(30 downto 0),
      S(0) => regslice_both_in_data_B_14_data_V_U_n_1,
      \add_ln214_29_reg_2959_reg[31]\(30 downto 0) => in_data_B_14_TDATA_int(30 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      data_out(1 downto 0) => in_data_A_14_TDATA_int(31 downto 30),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_A_14_TREADY => in_data_A_14_TREADY,
      \ireg_reg[32]\(32) => in_data_A_14_TVALID,
      \ireg_reg[32]\(31 downto 0) => in_data_A_14_TDATA(31 downto 0),
      vld_out => in_data_A_14_TVALID_int
    );
regslice_both_in_data_A_15_data_V_U: entity work.vector_add_1_mult_constant_0_0_regslice_both_5
     port map (
      D(31 downto 0) => add_ln214_31_fu_2403_p2(31 downto 0),
      Q(0) => in_data_B_11_TVALID_int,
      S(0) => regslice_both_in_data_B_15_data_V_U_n_1,
      \add_ln214_31_reg_2994_reg[31]\(30 downto 0) => constant_V_read_reg_2415(30 downto 0),
      \add_ln214_31_reg_2994_reg[31]_0\(30 downto 0) => in_data_B_15_TDATA_int(30 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      data_out(1 downto 0) => in_data_A_15_TDATA_int(31 downto 30),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_A_15_TREADY => in_data_A_15_TREADY,
      \ireg[32]_i_7\(0) => in_data_A_3_TVALID_int,
      \ireg[32]_i_7_0\(0) => in_data_A_7_TVALID_int,
      \ireg_reg[32]\(32) => in_data_A_15_TVALID,
      \ireg_reg[32]\(31 downto 0) => in_data_A_15_TDATA(31 downto 0),
      \odata_reg[32]\ => regslice_both_in_data_A_15_data_V_U_n_1,
      vld_out => in_data_A_15_TVALID_int
    );
regslice_both_in_data_A_1_data_V_U: entity work.vector_add_1_mult_constant_0_0_regslice_both_6
     port map (
      D(31 downto 0) => add_ln214_3_fu_1801_p2(31 downto 0),
      Q(30 downto 0) => constant_V_read_reg_2415(30 downto 0),
      S(0) => regslice_both_in_data_B_1_data_V_U_n_2,
      \add_ln214_3_reg_2504_reg[31]\(30 downto 0) => in_data_B_1_TDATA_int(30 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      data_out(1 downto 0) => in_data_A_1_TDATA_int(31 downto 30),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_A_1_TREADY => in_data_A_1_TREADY,
      \ireg_reg[32]\(32) => in_data_A_1_TVALID,
      \ireg_reg[32]\(31 downto 0) => in_data_A_1_TDATA(31 downto 0),
      vld_out => in_data_A_1_TVALID_int
    );
regslice_both_in_data_A_2_data_V_U: entity work.vector_add_1_mult_constant_0_0_regslice_both_7
     port map (
      D(31 downto 0) => add_ln214_5_fu_1844_p2(31 downto 0),
      Q(30 downto 0) => constant_V_read_reg_2415(30 downto 0),
      S(0) => regslice_both_in_data_B_2_data_V_U_n_3,
      \add_ln214_5_reg_2539_reg[31]\(30 downto 0) => in_data_B_2_TDATA_int(30 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      data_out(1 downto 0) => in_data_A_2_TDATA_int(31 downto 30),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_A_2_TREADY => in_data_A_2_TREADY,
      \ireg_reg[32]\(32) => in_data_A_2_TVALID,
      \ireg_reg[32]\(31 downto 0) => in_data_A_2_TDATA(31 downto 0),
      vld_out => in_data_A_2_TVALID_int
    );
regslice_both_in_data_A_3_data_V_U: entity work.vector_add_1_mult_constant_0_0_regslice_both_8
     port map (
      D(31 downto 0) => add_ln214_7_fu_1887_p2(31 downto 0),
      Q(30 downto 0) => constant_V_read_reg_2415(30 downto 0),
      S(0) => regslice_both_in_data_B_3_data_V_U_n_2,
      \add_ln214_7_reg_2574_reg[31]\(30 downto 0) => in_data_B_3_TDATA_int(30 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      data_out(1 downto 0) => in_data_A_3_TDATA_int(31 downto 30),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_A_3_TREADY => in_data_A_3_TREADY,
      \ireg_reg[32]\(32) => in_data_A_3_TVALID,
      \ireg_reg[32]\(31 downto 0) => in_data_A_3_TDATA(31 downto 0),
      vld_out => in_data_A_3_TVALID_int
    );
regslice_both_in_data_A_4_data_V_U: entity work.vector_add_1_mult_constant_0_0_regslice_both_9
     port map (
      D(31 downto 0) => add_ln214_9_fu_1930_p2(31 downto 0),
      Q(30 downto 0) => constant_V_read_reg_2415(30 downto 0),
      S(0) => regslice_both_in_data_B_4_data_V_U_n_3,
      \add_ln214_9_reg_2609_reg[31]\(30 downto 0) => in_data_B_4_TDATA_int(30 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      data_out(1 downto 0) => in_data_A_4_TDATA_int(31 downto 30),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_A_4_TREADY => in_data_A_4_TREADY,
      \ireg_reg[32]\(32) => in_data_A_4_TVALID,
      \ireg_reg[32]\(31 downto 0) => in_data_A_4_TDATA(31 downto 0),
      vld_out => in_data_A_4_TVALID_int
    );
regslice_both_in_data_A_5_data_V_U: entity work.vector_add_1_mult_constant_0_0_regslice_both_10
     port map (
      D(31 downto 0) => add_ln214_11_fu_1973_p2(31 downto 0),
      Q(30 downto 0) => constant_V_read_reg_2415(30 downto 0),
      S(0) => regslice_both_in_data_B_5_data_V_U_n_3,
      \add_ln214_11_reg_2644_reg[31]\(30 downto 0) => in_data_B_5_TDATA_int(30 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      data_out(1 downto 0) => in_data_A_5_TDATA_int(31 downto 30),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_A_5_TREADY => in_data_A_5_TREADY,
      \ireg_reg[32]\(32) => in_data_A_5_TVALID,
      \ireg_reg[32]\(31 downto 0) => in_data_A_5_TDATA(31 downto 0),
      vld_out => in_data_A_5_TVALID_int
    );
regslice_both_in_data_A_6_data_V_U: entity work.vector_add_1_mult_constant_0_0_regslice_both_11
     port map (
      D(31 downto 0) => add_ln214_13_fu_2016_p2(31 downto 0),
      Q(30 downto 0) => constant_V_read_reg_2415(30 downto 0),
      S(0) => regslice_both_in_data_B_6_data_V_U_n_4,
      \add_ln214_13_reg_2679_reg[31]\(30 downto 0) => in_data_B_6_TDATA_int(30 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      data_out(1 downto 0) => in_data_A_6_TDATA_int(31 downto 30),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_A_6_TREADY => in_data_A_6_TREADY,
      \ireg_reg[32]\(32) => in_data_A_6_TVALID,
      \ireg_reg[32]\(31 downto 0) => in_data_A_6_TDATA(31 downto 0),
      vld_out => in_data_A_6_TVALID_int
    );
regslice_both_in_data_A_7_data_V_U: entity work.vector_add_1_mult_constant_0_0_regslice_both_12
     port map (
      D(31 downto 0) => add_ln214_15_fu_2059_p2(31 downto 0),
      Q(0) => in_data_B_11_TVALID_int,
      S(0) => regslice_both_in_data_B_7_data_V_U_n_1,
      \add_ln214_15_reg_2714_reg[31]\(30 downto 0) => constant_V_read_reg_2415(30 downto 0),
      \add_ln214_15_reg_2714_reg[31]_0\(30 downto 0) => in_data_B_7_TDATA_int(30 downto 0),
      \ap_CS_fsm[3]_i_2\ => in_data_A_3_TVALID_int,
      \ap_CS_fsm[3]_i_2_0\ => in_data_A_15_TVALID_int,
      \ap_CS_fsm[3]_i_2_1\ => regslice_both_in_data_B_3_data_V_U_n_1,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      data_out(1 downto 0) => in_data_A_7_TDATA_int(31 downto 30),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_A_7_TREADY => in_data_A_7_TREADY,
      \ireg_reg[32]\(32) => in_data_A_7_TVALID,
      \ireg_reg[32]\(31 downto 0) => in_data_A_7_TDATA(31 downto 0),
      \odata_reg[32]\ => regslice_both_in_data_A_7_data_V_U_n_1,
      vld_out => in_data_A_7_TVALID_int
    );
regslice_both_in_data_A_8_data_V_U: entity work.vector_add_1_mult_constant_0_0_regslice_both_13
     port map (
      D(31 downto 0) => add_ln214_17_fu_2102_p2(31 downto 0),
      Q(30 downto 0) => constant_V_read_reg_2415(30 downto 0),
      S(0) => regslice_both_in_data_B_8_data_V_U_n_1,
      \add_ln214_17_reg_2749_reg[31]\(30 downto 0) => in_data_B_8_TDATA_int(30 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      data_out(1 downto 0) => in_data_A_8_TDATA_int(31 downto 30),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_A_8_TREADY => in_data_A_8_TREADY,
      \ireg_reg[32]\(32) => in_data_A_8_TVALID,
      \ireg_reg[32]\(31 downto 0) => in_data_A_8_TDATA(31 downto 0),
      vld_out => in_data_A_8_TVALID_int
    );
regslice_both_in_data_A_9_data_V_U: entity work.vector_add_1_mult_constant_0_0_regslice_both_14
     port map (
      D(31 downto 0) => add_ln214_19_fu_2145_p2(31 downto 0),
      Q(30 downto 0) => constant_V_read_reg_2415(30 downto 0),
      S(0) => regslice_both_in_data_B_9_data_V_U_n_1,
      \add_ln214_19_reg_2784_reg[31]\(30 downto 0) => in_data_B_9_TDATA_int(30 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      data_out(1 downto 0) => in_data_A_9_TDATA_int(31 downto 30),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_A_9_TREADY => in_data_A_9_TREADY,
      \ireg_reg[32]\(32) => in_data_A_9_TVALID,
      \ireg_reg[32]\(31 downto 0) => in_data_A_9_TDATA(31 downto 0),
      vld_out => in_data_A_9_TVALID_int
    );
regslice_both_in_data_B_0_data_V_U: entity work.vector_add_1_mult_constant_0_0_regslice_both_15
     port map (
      Q(0) => in_data_B_12_TVALID_int,
      S(0) => regslice_both_in_data_B_0_data_V_U_n_3,
      \add_ln214_1_reg_2469_reg[31]\(1 downto 0) => in_data_A_0_TDATA_int(31 downto 30),
      \add_ln214_1_reg_2469_reg[31]_0\(1 downto 0) => constant_V_read_reg_2415(31 downto 30),
      \ap_CS_fsm[3]_i_5\ => in_data_A_8_TVALID_int,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      data_out(30 downto 0) => in_data_B_0_TDATA_int(30 downto 0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_0_TDATA(31 downto 0) => in_data_B_0_TDATA(31 downto 0),
      in_data_B_0_TREADY => in_data_B_0_TREADY,
      in_data_B_0_TVALID => in_data_B_0_TVALID,
      \ireg_reg[32]\ => regslice_both_in_data_B_4_data_V_U_n_1,
      \ireg_reg[32]_0\ => regslice_both_in_data_B_3_data_V_U_n_1,
      \ireg_reg[32]_1\ => regslice_both_in_data_A_15_data_V_U_n_1,
      \odata_reg[32]\ => regslice_both_in_data_B_0_data_V_U_n_1,
      \odata_reg[32]_0\ => regslice_both_in_data_B_0_data_V_U_n_2,
      vld_out => in_data_A_4_TVALID_int
    );
regslice_both_in_data_B_0_dest_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_0_TDEST(0) => in_data_B_0_TDEST(0),
      in_data_B_0_TDEST_int => in_data_B_0_TDEST_int,
      in_data_B_0_TVALID => in_data_B_0_TVALID
    );
regslice_both_in_data_B_0_id_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_16\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_0_TID(0) => in_data_B_0_TID(0),
      in_data_B_0_TID_int => in_data_B_0_TID_int,
      in_data_B_0_TVALID => in_data_B_0_TVALID
    );
regslice_both_in_data_B_0_keep_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized0\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      data_out(3 downto 0) => in_data_B_0_TKEEP_int(3 downto 0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_0_TKEEP(3 downto 0) => in_data_B_0_TKEEP(3 downto 0),
      in_data_B_0_TVALID => in_data_B_0_TVALID
    );
regslice_both_in_data_B_0_last_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_17\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_0_TLAST(0) => in_data_B_0_TLAST(0),
      in_data_B_0_TLAST_int => in_data_B_0_TLAST_int,
      in_data_B_0_TVALID => in_data_B_0_TVALID
    );
regslice_both_in_data_B_0_strb_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized0_18\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      data_out(3 downto 0) => in_data_B_0_TSTRB_int(3 downto 0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_0_TSTRB(3 downto 0) => in_data_B_0_TSTRB(3 downto 0),
      in_data_B_0_TVALID => in_data_B_0_TVALID
    );
regslice_both_in_data_B_0_user_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_19\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_0_TUSER(0) => in_data_B_0_TUSER(0),
      in_data_B_0_TUSER_int => in_data_B_0_TUSER_int,
      in_data_B_0_TVALID => in_data_B_0_TVALID
    );
regslice_both_in_data_B_10_data_V_U: entity work.vector_add_1_mult_constant_0_0_regslice_both_20
     port map (
      Q(1 downto 0) => constant_V_read_reg_2415(31 downto 30),
      S(0) => regslice_both_in_data_B_10_data_V_U_n_1,
      \add_ln214_21_reg_2819_reg[31]\(1 downto 0) => in_data_A_10_TDATA_int(31 downto 30),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      data_out(30 downto 0) => in_data_B_10_TDATA_int(30 downto 0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_10_TDATA(31 downto 0) => in_data_B_10_TDATA(31 downto 0),
      in_data_B_10_TREADY => in_data_B_10_TREADY,
      in_data_B_10_TVALID => in_data_B_10_TVALID,
      vld_out => in_data_B_10_TVALID_int
    );
regslice_both_in_data_B_10_dest_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_21\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_10_TDEST(0) => in_data_B_10_TDEST(0),
      in_data_B_10_TDEST_int => in_data_B_10_TDEST_int,
      in_data_B_10_TVALID => in_data_B_10_TVALID
    );
regslice_both_in_data_B_10_id_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_22\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_10_TID(0) => in_data_B_10_TID(0),
      in_data_B_10_TID_int => in_data_B_10_TID_int,
      in_data_B_10_TVALID => in_data_B_10_TVALID
    );
regslice_both_in_data_B_10_keep_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized0_23\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      data_out(3 downto 0) => in_data_B_10_TKEEP_int(3 downto 0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_10_TKEEP(3 downto 0) => in_data_B_10_TKEEP(3 downto 0),
      in_data_B_10_TVALID => in_data_B_10_TVALID
    );
regslice_both_in_data_B_10_last_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_24\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_10_TLAST(0) => in_data_B_10_TLAST(0),
      in_data_B_10_TLAST_int => in_data_B_10_TLAST_int,
      in_data_B_10_TVALID => in_data_B_10_TVALID
    );
regslice_both_in_data_B_10_strb_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized0_25\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      data_out(3 downto 0) => in_data_B_10_TSTRB_int(3 downto 0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_10_TSTRB(3 downto 0) => in_data_B_10_TSTRB(3 downto 0),
      in_data_B_10_TVALID => in_data_B_10_TVALID
    );
regslice_both_in_data_B_10_user_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_26\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_10_TUSER(0) => in_data_B_10_TUSER(0),
      in_data_B_10_TUSER_int => in_data_B_10_TUSER_int,
      in_data_B_10_TVALID => in_data_B_10_TVALID
    );
regslice_both_in_data_B_11_data_V_U: entity work.vector_add_1_mult_constant_0_0_regslice_both_27
     port map (
      Q(1 downto 0) => constant_V_read_reg_2415(31 downto 30),
      S(0) => regslice_both_in_data_B_11_data_V_U_n_1,
      \add_ln214_23_reg_2854_reg[31]\(1 downto 0) => in_data_A_11_TDATA_int(31 downto 30),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      data_out(30 downto 0) => in_data_B_11_TDATA_int(30 downto 0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_11_TDATA(31 downto 0) => in_data_B_11_TDATA(31 downto 0),
      in_data_B_11_TREADY => in_data_B_11_TREADY,
      in_data_B_11_TVALID => in_data_B_11_TVALID,
      vld_out => in_data_B_11_TVALID_int
    );
regslice_both_in_data_B_11_dest_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_28\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_11_TDEST(0) => in_data_B_11_TDEST(0),
      in_data_B_11_TDEST_int => in_data_B_11_TDEST_int,
      in_data_B_11_TVALID => in_data_B_11_TVALID
    );
regslice_both_in_data_B_11_id_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_29\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_11_TID(0) => in_data_B_11_TID(0),
      in_data_B_11_TID_int => in_data_B_11_TID_int,
      in_data_B_11_TVALID => in_data_B_11_TVALID
    );
regslice_both_in_data_B_11_keep_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized0_30\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      data_out(3 downto 0) => in_data_B_11_TKEEP_int(3 downto 0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_11_TKEEP(3 downto 0) => in_data_B_11_TKEEP(3 downto 0),
      in_data_B_11_TVALID => in_data_B_11_TVALID
    );
regslice_both_in_data_B_11_last_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_31\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_11_TLAST(0) => in_data_B_11_TLAST(0),
      in_data_B_11_TLAST_int => in_data_B_11_TLAST_int,
      in_data_B_11_TVALID => in_data_B_11_TVALID
    );
regslice_both_in_data_B_11_strb_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized0_32\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      data_out(3 downto 0) => in_data_B_11_TSTRB_int(3 downto 0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_11_TSTRB(3 downto 0) => in_data_B_11_TSTRB(3 downto 0),
      in_data_B_11_TVALID => in_data_B_11_TVALID
    );
regslice_both_in_data_B_11_user_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_33\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_11_TUSER(0) => in_data_B_11_TUSER(0),
      in_data_B_11_TUSER_int => in_data_B_11_TUSER_int,
      in_data_B_11_TVALID => in_data_B_11_TVALID
    );
regslice_both_in_data_B_12_data_V_U: entity work.vector_add_1_mult_constant_0_0_regslice_both_34
     port map (
      Q(1 downto 0) => constant_V_read_reg_2415(31 downto 30),
      S(0) => regslice_both_in_data_B_12_data_V_U_n_1,
      \add_ln214_25_reg_2889_reg[31]\(1 downto 0) => in_data_A_12_TDATA_int(31 downto 30),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      data_out(30 downto 0) => in_data_B_12_TDATA_int(30 downto 0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_12_TDATA(31 downto 0) => in_data_B_12_TDATA(31 downto 0),
      in_data_B_12_TREADY => in_data_B_12_TREADY,
      in_data_B_12_TVALID => in_data_B_12_TVALID,
      vld_out => in_data_B_12_TVALID_int
    );
regslice_both_in_data_B_12_dest_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_35\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_12_TDEST(0) => in_data_B_12_TDEST(0),
      in_data_B_12_TDEST_int => in_data_B_12_TDEST_int,
      in_data_B_12_TVALID => in_data_B_12_TVALID
    );
regslice_both_in_data_B_12_id_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_36\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_12_TID(0) => in_data_B_12_TID(0),
      in_data_B_12_TID_int => in_data_B_12_TID_int,
      in_data_B_12_TVALID => in_data_B_12_TVALID
    );
regslice_both_in_data_B_12_keep_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized0_37\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      data_out(3 downto 0) => in_data_B_12_TKEEP_int(3 downto 0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_12_TKEEP(3 downto 0) => in_data_B_12_TKEEP(3 downto 0),
      in_data_B_12_TVALID => in_data_B_12_TVALID
    );
regslice_both_in_data_B_12_last_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_38\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_12_TLAST(0) => in_data_B_12_TLAST(0),
      in_data_B_12_TLAST_int => in_data_B_12_TLAST_int,
      in_data_B_12_TVALID => in_data_B_12_TVALID
    );
regslice_both_in_data_B_12_strb_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized0_39\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      data_out(3 downto 0) => in_data_B_12_TSTRB_int(3 downto 0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_12_TSTRB(3 downto 0) => in_data_B_12_TSTRB(3 downto 0),
      in_data_B_12_TVALID => in_data_B_12_TVALID
    );
regslice_both_in_data_B_12_user_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_40\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_12_TUSER(0) => in_data_B_12_TUSER(0),
      in_data_B_12_TUSER_int => in_data_B_12_TUSER_int,
      in_data_B_12_TVALID => in_data_B_12_TVALID
    );
regslice_both_in_data_B_13_data_V_U: entity work.vector_add_1_mult_constant_0_0_regslice_both_41
     port map (
      Q(1 downto 0) => constant_V_read_reg_2415(31 downto 30),
      S(0) => regslice_both_in_data_B_13_data_V_U_n_1,
      \add_ln214_27_reg_2924_reg[31]\(1 downto 0) => in_data_A_13_TDATA_int(31 downto 30),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      data_out(30 downto 0) => in_data_B_13_TDATA_int(30 downto 0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_13_TDATA(31 downto 0) => in_data_B_13_TDATA(31 downto 0),
      in_data_B_13_TREADY => in_data_B_13_TREADY,
      in_data_B_13_TVALID => in_data_B_13_TVALID,
      vld_out => in_data_B_13_TVALID_int
    );
regslice_both_in_data_B_13_dest_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_42\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_13_TDEST(0) => in_data_B_13_TDEST(0),
      in_data_B_13_TDEST_int => in_data_B_13_TDEST_int,
      in_data_B_13_TVALID => in_data_B_13_TVALID
    );
regslice_both_in_data_B_13_id_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_43\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_13_TID(0) => in_data_B_13_TID(0),
      in_data_B_13_TID_int => in_data_B_13_TID_int,
      in_data_B_13_TVALID => in_data_B_13_TVALID
    );
regslice_both_in_data_B_13_keep_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized0_44\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      data_out(3 downto 0) => in_data_B_13_TKEEP_int(3 downto 0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_13_TKEEP(3 downto 0) => in_data_B_13_TKEEP(3 downto 0),
      in_data_B_13_TVALID => in_data_B_13_TVALID
    );
regslice_both_in_data_B_13_last_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_45\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_13_TLAST(0) => in_data_B_13_TLAST(0),
      in_data_B_13_TLAST_int => in_data_B_13_TLAST_int,
      in_data_B_13_TVALID => in_data_B_13_TVALID
    );
regslice_both_in_data_B_13_strb_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized0_46\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      data_out(3 downto 0) => in_data_B_13_TSTRB_int(3 downto 0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_13_TSTRB(3 downto 0) => in_data_B_13_TSTRB(3 downto 0),
      in_data_B_13_TVALID => in_data_B_13_TVALID
    );
regslice_both_in_data_B_13_user_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_47\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_13_TUSER(0) => in_data_B_13_TUSER(0),
      in_data_B_13_TUSER_int => in_data_B_13_TUSER_int,
      in_data_B_13_TVALID => in_data_B_13_TVALID
    );
regslice_both_in_data_B_14_data_V_U: entity work.vector_add_1_mult_constant_0_0_regslice_both_48
     port map (
      Q(1 downto 0) => constant_V_read_reg_2415(31 downto 30),
      S(0) => regslice_both_in_data_B_14_data_V_U_n_1,
      \add_ln214_29_reg_2959_reg[31]\(1 downto 0) => in_data_A_14_TDATA_int(31 downto 30),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      data_out(30 downto 0) => in_data_B_14_TDATA_int(30 downto 0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_14_TDATA(31 downto 0) => in_data_B_14_TDATA(31 downto 0),
      in_data_B_14_TREADY => in_data_B_14_TREADY,
      in_data_B_14_TVALID => in_data_B_14_TVALID,
      vld_out => in_data_B_14_TVALID_int
    );
regslice_both_in_data_B_14_dest_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_49\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_14_TDEST(0) => in_data_B_14_TDEST(0),
      in_data_B_14_TDEST_int => in_data_B_14_TDEST_int,
      in_data_B_14_TVALID => in_data_B_14_TVALID
    );
regslice_both_in_data_B_14_id_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_50\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_14_TID(0) => in_data_B_14_TID(0),
      in_data_B_14_TID_int => in_data_B_14_TID_int,
      in_data_B_14_TVALID => in_data_B_14_TVALID
    );
regslice_both_in_data_B_14_keep_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized0_51\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      data_out(3 downto 0) => in_data_B_14_TKEEP_int(3 downto 0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_14_TKEEP(3 downto 0) => in_data_B_14_TKEEP(3 downto 0),
      in_data_B_14_TVALID => in_data_B_14_TVALID
    );
regslice_both_in_data_B_14_last_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_52\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_14_TLAST(0) => in_data_B_14_TLAST(0),
      in_data_B_14_TLAST_int => in_data_B_14_TLAST_int,
      in_data_B_14_TVALID => in_data_B_14_TVALID
    );
regslice_both_in_data_B_14_strb_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized0_53\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      data_out(3 downto 0) => in_data_B_14_TSTRB_int(3 downto 0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_14_TSTRB(3 downto 0) => in_data_B_14_TSTRB(3 downto 0),
      in_data_B_14_TVALID => in_data_B_14_TVALID
    );
regslice_both_in_data_B_14_user_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_54\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_14_TUSER(0) => in_data_B_14_TUSER(0),
      in_data_B_14_TUSER_int => in_data_B_14_TUSER_int,
      in_data_B_14_TVALID => in_data_B_14_TVALID
    );
regslice_both_in_data_B_15_data_V_U: entity work.vector_add_1_mult_constant_0_0_regslice_both_55
     port map (
      Q(1 downto 0) => constant_V_read_reg_2415(31 downto 30),
      S(0) => regslice_both_in_data_B_15_data_V_U_n_1,
      \add_ln214_31_reg_2994_reg[31]\(1 downto 0) => in_data_A_15_TDATA_int(31 downto 30),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      data_out(30 downto 0) => in_data_B_15_TDATA_int(30 downto 0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_15_TDATA(31 downto 0) => in_data_B_15_TDATA(31 downto 0),
      in_data_B_15_TREADY => in_data_B_15_TREADY,
      in_data_B_15_TVALID => in_data_B_15_TVALID,
      vld_out => in_data_B_15_TVALID_int
    );
regslice_both_in_data_B_15_dest_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_56\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_15_TDEST(0) => in_data_B_15_TDEST(0),
      in_data_B_15_TDEST_int => in_data_B_15_TDEST_int,
      in_data_B_15_TVALID => in_data_B_15_TVALID
    );
regslice_both_in_data_B_15_id_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_57\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_15_TID(0) => in_data_B_15_TID(0),
      in_data_B_15_TID_int => in_data_B_15_TID_int,
      in_data_B_15_TVALID => in_data_B_15_TVALID
    );
regslice_both_in_data_B_15_keep_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized0_58\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      data_out(3 downto 0) => in_data_B_15_TKEEP_int(3 downto 0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_15_TKEEP(3 downto 0) => in_data_B_15_TKEEP(3 downto 0),
      in_data_B_15_TVALID => in_data_B_15_TVALID
    );
regslice_both_in_data_B_15_last_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_59\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_15_TLAST(0) => in_data_B_15_TLAST(0),
      in_data_B_15_TLAST_int => in_data_B_15_TLAST_int,
      in_data_B_15_TVALID => in_data_B_15_TVALID
    );
regslice_both_in_data_B_15_strb_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized0_60\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      data_out(3 downto 0) => in_data_B_15_TSTRB_int(3 downto 0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_15_TSTRB(3 downto 0) => in_data_B_15_TSTRB(3 downto 0),
      in_data_B_15_TVALID => in_data_B_15_TVALID
    );
regslice_both_in_data_B_15_user_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_61\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_15_TUSER(0) => in_data_B_15_TUSER(0),
      in_data_B_15_TUSER_int => in_data_B_15_TUSER_int,
      in_data_B_15_TVALID => in_data_B_15_TVALID
    );
regslice_both_in_data_B_1_data_V_U: entity work.vector_add_1_mult_constant_0_0_regslice_both_62
     port map (
      Q(1 downto 0) => constant_V_read_reg_2415(31 downto 30),
      S(0) => regslice_both_in_data_B_1_data_V_U_n_2,
      \add_ln214_3_reg_2504_reg[31]\(1 downto 0) => in_data_A_1_TDATA_int(31 downto 30),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      data_out(30 downto 0) => in_data_B_1_TDATA_int(30 downto 0),
      \i_0_0_reg_1704[9]_i_4\ => in_data_A_5_TVALID_int,
      \i_0_0_reg_1704[9]_i_4_0\ => in_data_A_9_TVALID_int,
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_1_TDATA(31 downto 0) => in_data_B_1_TDATA(31 downto 0),
      in_data_B_1_TREADY => in_data_B_1_TREADY,
      in_data_B_1_TVALID => in_data_B_1_TVALID,
      \odata_reg[32]\ => regslice_both_in_data_B_1_data_V_U_n_1,
      vld_out => in_data_B_13_TVALID_int
    );
regslice_both_in_data_B_1_dest_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_63\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_1_TDEST(0) => in_data_B_1_TDEST(0),
      in_data_B_1_TDEST_int => in_data_B_1_TDEST_int,
      in_data_B_1_TVALID => in_data_B_1_TVALID
    );
regslice_both_in_data_B_1_id_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_64\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_1_TID(0) => in_data_B_1_TID(0),
      in_data_B_1_TID_int => in_data_B_1_TID_int,
      in_data_B_1_TVALID => in_data_B_1_TVALID
    );
regslice_both_in_data_B_1_keep_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized0_65\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      data_out(3 downto 0) => in_data_B_1_TKEEP_int(3 downto 0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_1_TKEEP(3 downto 0) => in_data_B_1_TKEEP(3 downto 0),
      in_data_B_1_TVALID => in_data_B_1_TVALID
    );
regslice_both_in_data_B_1_last_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_66\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_1_TLAST(0) => in_data_B_1_TLAST(0),
      in_data_B_1_TLAST_int => in_data_B_1_TLAST_int,
      in_data_B_1_TVALID => in_data_B_1_TVALID
    );
regslice_both_in_data_B_1_strb_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized0_67\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      data_out(3 downto 0) => in_data_B_1_TSTRB_int(3 downto 0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_1_TSTRB(3 downto 0) => in_data_B_1_TSTRB(3 downto 0),
      in_data_B_1_TVALID => in_data_B_1_TVALID
    );
regslice_both_in_data_B_1_user_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_68\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_1_TUSER(0) => in_data_B_1_TUSER(0),
      in_data_B_1_TUSER_int => in_data_B_1_TUSER_int,
      in_data_B_1_TVALID => in_data_B_1_TVALID
    );
regslice_both_in_data_B_2_data_V_U: entity work.vector_add_1_mult_constant_0_0_regslice_both_69
     port map (
      Q(1 downto 0) => constant_V_read_reg_2415(31 downto 30),
      S(0) => regslice_both_in_data_B_2_data_V_U_n_3,
      \add_ln214_5_reg_2539_reg[31]\(1 downto 0) => in_data_A_2_TDATA_int(31 downto 30),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      data_out(30 downto 0) => in_data_B_2_TDATA_int(30 downto 0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_2_TDATA(31 downto 0) => in_data_B_2_TDATA(31 downto 0),
      in_data_B_2_TREADY => in_data_B_2_TREADY,
      in_data_B_2_TVALID => in_data_B_2_TVALID,
      \ireg[32]_i_6\ => in_data_B_14_TVALID_int,
      \ireg[32]_i_6_0\ => in_data_A_6_TVALID_int,
      \ireg[32]_i_6_1\ => in_data_A_10_TVALID_int,
      \odata_reg[32]\ => regslice_both_in_data_B_2_data_V_U_n_1,
      vld_out => in_data_B_2_TVALID_int
    );
regslice_both_in_data_B_2_dest_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_70\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_2_TDEST(0) => in_data_B_2_TDEST(0),
      in_data_B_2_TDEST_int => in_data_B_2_TDEST_int,
      in_data_B_2_TVALID => in_data_B_2_TVALID
    );
regslice_both_in_data_B_2_id_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_71\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_2_TID(0) => in_data_B_2_TID(0),
      in_data_B_2_TID_int => in_data_B_2_TID_int,
      in_data_B_2_TVALID => in_data_B_2_TVALID
    );
regslice_both_in_data_B_2_keep_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized0_72\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      data_out(3 downto 0) => in_data_B_2_TKEEP_int(3 downto 0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_2_TKEEP(3 downto 0) => in_data_B_2_TKEEP(3 downto 0),
      in_data_B_2_TVALID => in_data_B_2_TVALID
    );
regslice_both_in_data_B_2_last_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_73\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_2_TLAST(0) => in_data_B_2_TLAST(0),
      in_data_B_2_TLAST_int => in_data_B_2_TLAST_int,
      in_data_B_2_TVALID => in_data_B_2_TVALID
    );
regslice_both_in_data_B_2_strb_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized0_74\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      data_out(3 downto 0) => in_data_B_2_TSTRB_int(3 downto 0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_2_TSTRB(3 downto 0) => in_data_B_2_TSTRB(3 downto 0),
      in_data_B_2_TVALID => in_data_B_2_TVALID
    );
regslice_both_in_data_B_2_user_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_75\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_2_TUSER(0) => in_data_B_2_TUSER(0),
      in_data_B_2_TUSER_int => in_data_B_2_TUSER_int,
      in_data_B_2_TVALID => in_data_B_2_TVALID
    );
regslice_both_in_data_B_3_data_V_U: entity work.vector_add_1_mult_constant_0_0_regslice_both_76
     port map (
      Q(0) => in_data_B_7_TVALID_int,
      S(0) => regslice_both_in_data_B_3_data_V_U_n_2,
      \add_ln214_7_reg_2574_reg[31]\(1 downto 0) => in_data_A_3_TDATA_int(31 downto 30),
      \add_ln214_7_reg_2574_reg[31]_0\(1 downto 0) => constant_V_read_reg_2415(31 downto 30),
      \ap_CS_fsm[3]_i_4\ => in_data_A_11_TVALID_int,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      data_out(30 downto 0) => in_data_B_3_TDATA_int(30 downto 0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_3_TDATA(31 downto 0) => in_data_B_3_TDATA(31 downto 0),
      in_data_B_3_TREADY => in_data_B_3_TREADY,
      in_data_B_3_TVALID => in_data_B_3_TVALID,
      \odata_reg[32]\ => regslice_both_in_data_B_3_data_V_U_n_1,
      vld_out => in_data_B_15_TVALID_int
    );
regslice_both_in_data_B_3_dest_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_77\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_3_TDEST(0) => in_data_B_3_TDEST(0),
      in_data_B_3_TDEST_int => in_data_B_3_TDEST_int,
      in_data_B_3_TVALID => in_data_B_3_TVALID
    );
regslice_both_in_data_B_3_id_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_78\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_3_TID(0) => in_data_B_3_TID(0),
      in_data_B_3_TID_int => in_data_B_3_TID_int,
      in_data_B_3_TVALID => in_data_B_3_TVALID
    );
regslice_both_in_data_B_3_keep_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized0_79\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      data_out(3 downto 0) => in_data_B_3_TKEEP_int(3 downto 0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_3_TKEEP(3 downto 0) => in_data_B_3_TKEEP(3 downto 0),
      in_data_B_3_TVALID => in_data_B_3_TVALID
    );
regslice_both_in_data_B_3_last_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_80\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_3_TLAST(0) => in_data_B_3_TLAST(0),
      in_data_B_3_TLAST_int => in_data_B_3_TLAST_int,
      in_data_B_3_TVALID => in_data_B_3_TVALID
    );
regslice_both_in_data_B_3_strb_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized0_81\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      data_out(3 downto 0) => in_data_B_3_TSTRB_int(3 downto 0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_3_TSTRB(3 downto 0) => in_data_B_3_TSTRB(3 downto 0),
      in_data_B_3_TVALID => in_data_B_3_TVALID
    );
regslice_both_in_data_B_3_user_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_82\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_3_TUSER(0) => in_data_B_3_TUSER(0),
      in_data_B_3_TUSER_int => in_data_B_3_TUSER_int,
      in_data_B_3_TVALID => in_data_B_3_TVALID
    );
regslice_both_in_data_B_4_data_V_U: entity work.vector_add_1_mult_constant_0_0_regslice_both_83
     port map (
      Q(0) => in_data_B_8_TVALID_int,
      S(0) => regslice_both_in_data_B_4_data_V_U_n_3,
      \add_ln214_9_reg_2609_reg[31]\(1 downto 0) => in_data_A_4_TDATA_int(31 downto 30),
      \add_ln214_9_reg_2609_reg[31]_0\(1 downto 0) => constant_V_read_reg_2415(31 downto 30),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      data_out(30 downto 0) => in_data_B_4_TDATA_int(30 downto 0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_4_TDATA(31 downto 0) => in_data_B_4_TDATA(31 downto 0),
      in_data_B_4_TREADY => in_data_B_4_TREADY,
      in_data_B_4_TVALID => in_data_B_4_TVALID,
      \ireg[32]_i_7\ => in_data_A_0_TVALID_int,
      \ireg[32]_i_7_0\ => in_data_A_12_TVALID_int,
      \odata_reg[32]\ => regslice_both_in_data_B_4_data_V_U_n_1,
      vld_out => in_data_B_4_TVALID_int
    );
regslice_both_in_data_B_4_dest_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_84\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_4_TDEST(0) => in_data_B_4_TDEST(0),
      in_data_B_4_TDEST_int => in_data_B_4_TDEST_int,
      in_data_B_4_TVALID => in_data_B_4_TVALID
    );
regslice_both_in_data_B_4_id_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_85\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_4_TID(0) => in_data_B_4_TID(0),
      in_data_B_4_TID_int => in_data_B_4_TID_int,
      in_data_B_4_TVALID => in_data_B_4_TVALID
    );
regslice_both_in_data_B_4_keep_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized0_86\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      data_out(3 downto 0) => in_data_B_4_TKEEP_int(3 downto 0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_4_TKEEP(3 downto 0) => in_data_B_4_TKEEP(3 downto 0),
      in_data_B_4_TVALID => in_data_B_4_TVALID
    );
regslice_both_in_data_B_4_last_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_87\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_4_TLAST(0) => in_data_B_4_TLAST(0),
      in_data_B_4_TLAST_int => in_data_B_4_TLAST_int,
      in_data_B_4_TVALID => in_data_B_4_TVALID
    );
regslice_both_in_data_B_4_strb_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized0_88\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      data_out(3 downto 0) => in_data_B_4_TSTRB_int(3 downto 0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_4_TSTRB(3 downto 0) => in_data_B_4_TSTRB(3 downto 0),
      in_data_B_4_TVALID => in_data_B_4_TVALID
    );
regslice_both_in_data_B_4_user_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_89\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_4_TUSER(0) => in_data_B_4_TUSER(0),
      in_data_B_4_TUSER_int => in_data_B_4_TUSER_int,
      in_data_B_4_TVALID => in_data_B_4_TVALID
    );
regslice_both_in_data_B_5_data_V_U: entity work.vector_add_1_mult_constant_0_0_regslice_both_90
     port map (
      Q(0) => in_data_B_9_TVALID_int,
      S(0) => regslice_both_in_data_B_5_data_V_U_n_3,
      \add_ln214_11_reg_2644_reg[31]\(1 downto 0) => in_data_A_5_TDATA_int(31 downto 30),
      \add_ln214_11_reg_2644_reg[31]_0\(1 downto 0) => constant_V_read_reg_2415(31 downto 30),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      data_out(30 downto 0) => in_data_B_5_TDATA_int(30 downto 0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_5_TDATA(31 downto 0) => in_data_B_5_TDATA(31 downto 0),
      in_data_B_5_TREADY => in_data_B_5_TREADY,
      in_data_B_5_TVALID => in_data_B_5_TVALID,
      \ireg[32]_i_6\ => in_data_A_1_TVALID_int,
      \ireg[32]_i_6_0\ => in_data_A_13_TVALID_int,
      \odata_reg[32]\ => regslice_both_in_data_B_5_data_V_U_n_1,
      vld_out => in_data_B_5_TVALID_int
    );
regslice_both_in_data_B_5_dest_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_91\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_5_TDEST(0) => in_data_B_5_TDEST(0),
      in_data_B_5_TDEST_int => in_data_B_5_TDEST_int,
      in_data_B_5_TVALID => in_data_B_5_TVALID
    );
regslice_both_in_data_B_5_id_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_92\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_5_TID(0) => in_data_B_5_TID(0),
      in_data_B_5_TID_int => in_data_B_5_TID_int,
      in_data_B_5_TVALID => in_data_B_5_TVALID
    );
regslice_both_in_data_B_5_keep_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized0_93\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      data_out(3 downto 0) => in_data_B_5_TKEEP_int(3 downto 0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_5_TKEEP(3 downto 0) => in_data_B_5_TKEEP(3 downto 0),
      in_data_B_5_TVALID => in_data_B_5_TVALID
    );
regslice_both_in_data_B_5_last_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_94\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_5_TLAST(0) => in_data_B_5_TLAST(0),
      in_data_B_5_TLAST_int => in_data_B_5_TLAST_int,
      in_data_B_5_TVALID => in_data_B_5_TVALID
    );
regslice_both_in_data_B_5_strb_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized0_95\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      data_out(3 downto 0) => in_data_B_5_TSTRB_int(3 downto 0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_5_TSTRB(3 downto 0) => in_data_B_5_TSTRB(3 downto 0),
      in_data_B_5_TVALID => in_data_B_5_TVALID
    );
regslice_both_in_data_B_5_user_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_96\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_5_TUSER(0) => in_data_B_5_TUSER(0),
      in_data_B_5_TUSER_int => in_data_B_5_TUSER_int,
      in_data_B_5_TVALID => in_data_B_5_TVALID
    );
regslice_both_in_data_B_6_data_V_U: entity work.vector_add_1_mult_constant_0_0_regslice_both_97
     port map (
      D(0) => cdata_14(32),
      Q(0) => ap_CS_fsm_pp0_stage0,
      S(0) => regslice_both_in_data_B_6_data_V_U_n_4,
      \add_ln214_13_reg_2679_reg[31]\(1 downto 0) => in_data_A_6_TDATA_int(31 downto 30),
      \add_ln214_13_reg_2679_reg[31]_0\(1 downto 0) => constant_V_read_reg_2415(31 downto 30),
      \ap_CS_fsm_reg[2]\ => regslice_both_in_data_B_6_data_V_U_n_3,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      data_out(30 downto 0) => in_data_B_6_TDATA_int(30 downto 0),
      \i_0_0_reg_1704[9]_i_5\ => in_data_A_2_TVALID_int,
      \i_0_0_reg_1704[9]_i_5_0\ => in_data_A_14_TVALID_int,
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_6_TDATA(31 downto 0) => in_data_B_6_TDATA(31 downto 0),
      in_data_B_6_TREADY => in_data_B_6_TREADY,
      in_data_B_6_TVALID => in_data_B_6_TVALID,
      \ireg_reg[32]\(0) => cdata_13(32),
      \ireg_reg[32]_0\(0) => cdata_12(32),
      \ireg_reg[32]_1\(0) => cdata_11(32),
      \ireg_reg[32]_10\(0) => cdata_2(32),
      \ireg_reg[32]_11\(0) => cdata_1(32),
      \ireg_reg[32]_12\(0) => cdata_0(32),
      \ireg_reg[32]_13\(0) => cdata(32),
      \ireg_reg[32]_14\ => regslice_both_out_data_11_data_V_U_n_37,
      \ireg_reg[32]_15\ => regslice_both_out_data_11_data_V_U_n_38,
      \ireg_reg[32]_16\ => regslice_both_in_data_B_0_data_V_U_n_1,
      \ireg_reg[32]_17\ => regslice_both_out_data_1_data_V_U_n_38,
      \ireg_reg[32]_18\ => regslice_both_in_data_B_2_data_V_U_n_1,
      \ireg_reg[32]_19\ => regslice_both_in_data_B_1_data_V_U_n_1,
      \ireg_reg[32]_2\(0) => cdata_10(32),
      \ireg_reg[32]_20\ => regslice_both_in_data_B_5_data_V_U_n_1,
      \ireg_reg[32]_3\(0) => cdata_9(32),
      \ireg_reg[32]_4\(0) => cdata_8(32),
      \ireg_reg[32]_5\(0) => cdata_7(32),
      \ireg_reg[32]_6\(0) => cdata_6(32),
      \ireg_reg[32]_7\(0) => cdata_5(32),
      \ireg_reg[32]_8\(0) => cdata_4(32),
      \ireg_reg[32]_9\(0) => cdata_3(32),
      \odata_reg[32]\ => regslice_both_in_data_B_6_data_V_U_n_2,
      \odata_reg[32]_0\(0) => \ibuf_inst/p_0_in\,
      \odata_reg[32]_1\(0) => \ibuf_inst/p_0_in_21\,
      \odata_reg[32]_10\(0) => \ibuf_inst/p_0_in_15\,
      \odata_reg[32]_11\(0) => \ibuf_inst/p_0_in_16\,
      \odata_reg[32]_12\(0) => \ibuf_inst/p_0_in_17\,
      \odata_reg[32]_13\(0) => \ibuf_inst/p_0_in_18\,
      \odata_reg[32]_14\(0) => \ibuf_inst/p_0_in_19\,
      \odata_reg[32]_15\(0) => \ibuf_inst/p_0_in_20\,
      \odata_reg[32]_2\(0) => \ibuf_inst/p_0_in_22\,
      \odata_reg[32]_3\(0) => \ibuf_inst/p_0_in_23\,
      \odata_reg[32]_4\(0) => \ibuf_inst/p_0_in_24\,
      \odata_reg[32]_5\(0) => \ibuf_inst/p_0_in_25\,
      \odata_reg[32]_6\(0) => \ibuf_inst/p_0_in_26\,
      \odata_reg[32]_7\(0) => \ibuf_inst/p_0_in_27\,
      \odata_reg[32]_8\(0) => \ibuf_inst/p_0_in_28\,
      \odata_reg[32]_9\(0) => \ibuf_inst/p_0_in_29\,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      vld_out => in_data_B_10_TVALID_int
    );
regslice_both_in_data_B_6_dest_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_98\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_6_TDEST(0) => in_data_B_6_TDEST(0),
      in_data_B_6_TDEST_int => in_data_B_6_TDEST_int,
      in_data_B_6_TVALID => in_data_B_6_TVALID
    );
regslice_both_in_data_B_6_id_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_99\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_6_TID(0) => in_data_B_6_TID(0),
      in_data_B_6_TID_int => in_data_B_6_TID_int,
      in_data_B_6_TVALID => in_data_B_6_TVALID
    );
regslice_both_in_data_B_6_keep_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized0_100\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      data_out(3 downto 0) => in_data_B_6_TKEEP_int(3 downto 0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_6_TKEEP(3 downto 0) => in_data_B_6_TKEEP(3 downto 0),
      in_data_B_6_TVALID => in_data_B_6_TVALID
    );
regslice_both_in_data_B_6_last_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_101\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_6_TLAST(0) => in_data_B_6_TLAST(0),
      in_data_B_6_TLAST_int => in_data_B_6_TLAST_int,
      in_data_B_6_TVALID => in_data_B_6_TVALID
    );
regslice_both_in_data_B_6_strb_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized0_102\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      data_out(3 downto 0) => in_data_B_6_TSTRB_int(3 downto 0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_6_TSTRB(3 downto 0) => in_data_B_6_TSTRB(3 downto 0),
      in_data_B_6_TVALID => in_data_B_6_TVALID
    );
regslice_both_in_data_B_6_user_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_103\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_6_TUSER(0) => in_data_B_6_TUSER(0),
      in_data_B_6_TUSER_int => in_data_B_6_TUSER_int,
      in_data_B_6_TVALID => in_data_B_6_TVALID
    );
regslice_both_in_data_B_7_data_V_U: entity work.vector_add_1_mult_constant_0_0_regslice_both_104
     port map (
      Q(1 downto 0) => constant_V_read_reg_2415(31 downto 30),
      S(0) => regslice_both_in_data_B_7_data_V_U_n_1,
      \add_ln214_15_reg_2714_reg[31]\(1 downto 0) => in_data_A_7_TDATA_int(31 downto 30),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      data_out(30 downto 0) => in_data_B_7_TDATA_int(30 downto 0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_7_TDATA(31 downto 0) => in_data_B_7_TDATA(31 downto 0),
      in_data_B_7_TREADY => in_data_B_7_TREADY,
      in_data_B_7_TVALID => in_data_B_7_TVALID,
      vld_out => in_data_B_7_TVALID_int
    );
regslice_both_in_data_B_7_dest_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_105\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_7_TDEST(0) => in_data_B_7_TDEST(0),
      in_data_B_7_TDEST_int => in_data_B_7_TDEST_int,
      in_data_B_7_TVALID => in_data_B_7_TVALID
    );
regslice_both_in_data_B_7_id_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_106\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_7_TID(0) => in_data_B_7_TID(0),
      in_data_B_7_TID_int => in_data_B_7_TID_int,
      in_data_B_7_TVALID => in_data_B_7_TVALID
    );
regslice_both_in_data_B_7_keep_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized0_107\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      data_out(3 downto 0) => in_data_B_7_TKEEP_int(3 downto 0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_7_TKEEP(3 downto 0) => in_data_B_7_TKEEP(3 downto 0),
      in_data_B_7_TVALID => in_data_B_7_TVALID
    );
regslice_both_in_data_B_7_last_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_108\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_7_TLAST(0) => in_data_B_7_TLAST(0),
      in_data_B_7_TLAST_int => in_data_B_7_TLAST_int,
      in_data_B_7_TVALID => in_data_B_7_TVALID
    );
regslice_both_in_data_B_7_strb_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized0_109\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      data_out(3 downto 0) => in_data_B_7_TSTRB_int(3 downto 0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_7_TSTRB(3 downto 0) => in_data_B_7_TSTRB(3 downto 0),
      in_data_B_7_TVALID => in_data_B_7_TVALID
    );
regslice_both_in_data_B_7_user_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_110\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_7_TUSER(0) => in_data_B_7_TUSER(0),
      in_data_B_7_TUSER_int => in_data_B_7_TUSER_int,
      in_data_B_7_TVALID => in_data_B_7_TVALID
    );
regslice_both_in_data_B_8_data_V_U: entity work.vector_add_1_mult_constant_0_0_regslice_both_111
     port map (
      Q(1 downto 0) => constant_V_read_reg_2415(31 downto 30),
      S(0) => regslice_both_in_data_B_8_data_V_U_n_1,
      \add_ln214_17_reg_2749_reg[31]\(1 downto 0) => in_data_A_8_TDATA_int(31 downto 30),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      data_out(30 downto 0) => in_data_B_8_TDATA_int(30 downto 0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_8_TDATA(31 downto 0) => in_data_B_8_TDATA(31 downto 0),
      in_data_B_8_TREADY => in_data_B_8_TREADY,
      in_data_B_8_TVALID => in_data_B_8_TVALID,
      vld_out => in_data_B_8_TVALID_int
    );
regslice_both_in_data_B_8_dest_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_112\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_8_TDEST(0) => in_data_B_8_TDEST(0),
      in_data_B_8_TDEST_int => in_data_B_8_TDEST_int,
      in_data_B_8_TVALID => in_data_B_8_TVALID
    );
regslice_both_in_data_B_8_id_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_113\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_8_TID(0) => in_data_B_8_TID(0),
      in_data_B_8_TID_int => in_data_B_8_TID_int,
      in_data_B_8_TVALID => in_data_B_8_TVALID
    );
regslice_both_in_data_B_8_keep_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized0_114\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      data_out(3 downto 0) => in_data_B_8_TKEEP_int(3 downto 0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_8_TKEEP(3 downto 0) => in_data_B_8_TKEEP(3 downto 0),
      in_data_B_8_TVALID => in_data_B_8_TVALID
    );
regslice_both_in_data_B_8_last_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_115\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_8_TLAST(0) => in_data_B_8_TLAST(0),
      in_data_B_8_TLAST_int => in_data_B_8_TLAST_int,
      in_data_B_8_TVALID => in_data_B_8_TVALID
    );
regslice_both_in_data_B_8_strb_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized0_116\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      data_out(3 downto 0) => in_data_B_8_TSTRB_int(3 downto 0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_8_TSTRB(3 downto 0) => in_data_B_8_TSTRB(3 downto 0),
      in_data_B_8_TVALID => in_data_B_8_TVALID
    );
regslice_both_in_data_B_8_user_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_117\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_8_TUSER(0) => in_data_B_8_TUSER(0),
      in_data_B_8_TUSER_int => in_data_B_8_TUSER_int,
      in_data_B_8_TVALID => in_data_B_8_TVALID
    );
regslice_both_in_data_B_9_data_V_U: entity work.vector_add_1_mult_constant_0_0_regslice_both_118
     port map (
      Q(1 downto 0) => constant_V_read_reg_2415(31 downto 30),
      S(0) => regslice_both_in_data_B_9_data_V_U_n_1,
      \add_ln214_19_reg_2784_reg[31]\(1 downto 0) => in_data_A_9_TDATA_int(31 downto 30),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      data_out(30 downto 0) => in_data_B_9_TDATA_int(30 downto 0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_9_TDATA(31 downto 0) => in_data_B_9_TDATA(31 downto 0),
      in_data_B_9_TREADY => in_data_B_9_TREADY,
      in_data_B_9_TVALID => in_data_B_9_TVALID,
      vld_out => in_data_B_9_TVALID_int
    );
regslice_both_in_data_B_9_dest_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_119\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_9_TDEST(0) => in_data_B_9_TDEST(0),
      in_data_B_9_TDEST_int => in_data_B_9_TDEST_int,
      in_data_B_9_TVALID => in_data_B_9_TVALID
    );
regslice_both_in_data_B_9_id_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_120\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_9_TID(0) => in_data_B_9_TID(0),
      in_data_B_9_TID_int => in_data_B_9_TID_int,
      in_data_B_9_TVALID => in_data_B_9_TVALID
    );
regslice_both_in_data_B_9_keep_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized0_121\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      data_out(3 downto 0) => in_data_B_9_TKEEP_int(3 downto 0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_9_TKEEP(3 downto 0) => in_data_B_9_TKEEP(3 downto 0),
      in_data_B_9_TVALID => in_data_B_9_TVALID
    );
regslice_both_in_data_B_9_last_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_122\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_9_TLAST(0) => in_data_B_9_TLAST(0),
      in_data_B_9_TLAST_int => in_data_B_9_TLAST_int,
      in_data_B_9_TVALID => in_data_B_9_TVALID
    );
regslice_both_in_data_B_9_strb_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized0_123\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      data_out(3 downto 0) => in_data_B_9_TSTRB_int(3 downto 0),
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_9_TSTRB(3 downto 0) => in_data_B_9_TSTRB(3 downto 0),
      in_data_B_9_TVALID => in_data_B_9_TVALID
    );
regslice_both_in_data_B_9_user_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_124\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_A_0_TREADY_int => in_data_A_0_TREADY_int,
      in_data_B_9_TUSER(0) => in_data_B_9_TUSER(0),
      in_data_B_9_TUSER_int => in_data_B_9_TUSER_int,
      in_data_B_9_TVALID => in_data_B_9_TVALID
    );
regslice_both_out_data_0_data_V_U: entity work.vector_add_1_mult_constant_0_0_regslice_both_125
     port map (
      D(0) => cdata_14(32),
      Q(32) => out_data_0_TVALID,
      Q(31 downto 0) => out_data_0_TDATA(31 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \count_reg[0]_0\ => regslice_both_out_data_0_data_V_U_n_35,
      int_ap_ready_i_5 => regslice_both_out_data_15_data_V_U_n_2,
      int_ap_ready_i_5_0 => regslice_both_out_data_15_data_V_U_n_1,
      \ireg[32]_i_8\(0) => \ibuf_inst/p_0_in_19\,
      \ireg[32]_i_8_0\(0) => \ibuf_inst/p_0_in_24\,
      \ireg[32]_i_8_1\(0) => \ibuf_inst/p_0_in_29\,
      \ireg_reg[31]\(31 downto 0) => add_ln214_1_reg_2469(31 downto 0),
      \ireg_reg[32]\(0) => \ibuf_inst/p_0_in\,
      \ireg_reg[32]_0\ => regslice_both_out_data_0_data_V_U_n_36,
      \ireg_reg[32]_1\ => regslice_both_in_data_B_6_data_V_U_n_3,
      out_data_0_TREADY => out_data_0_TREADY,
      out_data_15_TREADY => out_data_15_TREADY
    );
regslice_both_out_data_0_dest_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_126\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_0_dest_V_s_reg_2464 => in_data_B_0_dest_V_s_reg_2464,
      out_data_0_TDEST(0) => out_data_0_TDEST(0),
      out_data_0_TREADY => out_data_0_TREADY,
      out_data_0_TVALID_int => out_data_0_TVALID_int
    );
regslice_both_out_data_0_id_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_127\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_0_id_V_tm_reg_2459 => in_data_B_0_id_V_tm_reg_2459,
      out_data_0_TID(0) => out_data_0_TID(0),
      out_data_0_TREADY => out_data_0_TREADY,
      out_data_0_TVALID_int => out_data_0_TVALID_int
    );
regslice_both_out_data_0_keep_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized0_128\
     port map (
      Q(3 downto 0) => in_data_B_0_keep_V_s_reg_2439(3 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      out_data_0_TKEEP(3 downto 0) => out_data_0_TKEEP(3 downto 0),
      out_data_0_TREADY => out_data_0_TREADY,
      out_data_0_TVALID_int => out_data_0_TVALID_int
    );
regslice_both_out_data_0_last_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_129\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_0_last_V_s_reg_2454 => in_data_B_0_last_V_s_reg_2454,
      out_data_0_TLAST(0) => out_data_0_TLAST(0),
      out_data_0_TREADY => out_data_0_TREADY,
      out_data_0_TVALID_int => out_data_0_TVALID_int
    );
regslice_both_out_data_0_strb_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized0_130\
     port map (
      Q(3 downto 0) => in_data_B_0_strb_V_s_reg_2444(3 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      out_data_0_TREADY => out_data_0_TREADY,
      out_data_0_TSTRB(3 downto 0) => out_data_0_TSTRB(3 downto 0),
      out_data_0_TVALID_int => out_data_0_TVALID_int
    );
regslice_both_out_data_0_user_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_131\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_0_user_V_s_reg_2449 => in_data_B_0_user_V_s_reg_2449,
      out_data_0_TREADY => out_data_0_TREADY,
      out_data_0_TUSER(0) => out_data_0_TUSER(0),
      out_data_0_TVALID_int => out_data_0_TVALID_int
    );
regslice_both_out_data_10_data_V_U: entity work.vector_add_1_mult_constant_0_0_regslice_both_132
     port map (
      D(0) => cdata_4(32),
      Q(32) => out_data_10_TVALID,
      Q(31 downto 0) => out_data_10_TDATA(31 downto 0),
      \ap_CS_fsm_reg[3]\ => regslice_both_out_data_10_data_V_U_n_35,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      int_ap_ready_reg => regslice_both_out_data_9_data_V_U_n_35,
      int_ap_ready_reg_0 => regslice_both_out_data_0_data_V_U_n_35,
      int_ap_ready_reg_1(0) => ap_CS_fsm_state6,
      int_ap_ready_reg_2 => regslice_both_out_data_6_data_V_U_n_35,
      \ireg_reg[31]\(31 downto 0) => add_ln214_21_reg_2819(31 downto 0),
      \ireg_reg[32]\(0) => \ibuf_inst/p_0_in_15\,
      \ireg_reg[32]_0\ => regslice_both_in_data_B_6_data_V_U_n_3,
      out_data_10_TREADY => out_data_10_TREADY
    );
regslice_both_out_data_10_dest_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_133\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_10_dest_V_1_reg_2814 => in_data_B_10_dest_V_1_reg_2814,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_10_TDEST(0) => out_data_10_TDEST(0),
      out_data_10_TREADY => out_data_10_TREADY
    );
regslice_both_out_data_10_id_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_134\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_10_id_V_t_reg_2809 => in_data_B_10_id_V_t_reg_2809,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_10_TID(0) => out_data_10_TID(0),
      out_data_10_TREADY => out_data_10_TREADY
    );
regslice_both_out_data_10_keep_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized0_135\
     port map (
      Q(3 downto 0) => in_data_B_10_keep_V_1_reg_2789(3 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_10_TKEEP(3 downto 0) => out_data_10_TKEEP(3 downto 0),
      out_data_10_TREADY => out_data_10_TREADY
    );
regslice_both_out_data_10_last_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_136\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_10_last_V_1_reg_2804 => in_data_B_10_last_V_1_reg_2804,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_10_TLAST(0) => out_data_10_TLAST(0),
      out_data_10_TREADY => out_data_10_TREADY
    );
regslice_both_out_data_10_strb_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized0_137\
     port map (
      Q(3 downto 0) => in_data_B_10_strb_V_1_reg_2794(3 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_10_TREADY => out_data_10_TREADY,
      out_data_10_TSTRB(3 downto 0) => out_data_10_TSTRB(3 downto 0)
    );
regslice_both_out_data_10_user_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_138\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_10_user_V_1_reg_2799 => in_data_B_10_user_V_1_reg_2799,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_10_TREADY => out_data_10_TREADY,
      out_data_10_TUSER(0) => out_data_10_TUSER(0)
    );
regslice_both_out_data_11_data_V_U: entity work.vector_add_1_mult_constant_0_0_regslice_both_139
     port map (
      D(0) => cdata_3(32),
      Q(32) => out_data_11_TVALID,
      Q(31 downto 0) => out_data_11_TDATA(31 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter0_reg => regslice_both_out_data_11_data_V_U_n_38,
      ap_enable_reg_pp0_iter1_reg => regslice_both_out_data_11_data_V_U_n_37,
      ap_enable_reg_pp0_iter1_reg_0(5 downto 0) => i_0_0_reg_1704_reg(9 downto 4),
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \count_reg[0]_0\ => regslice_both_out_data_11_data_V_U_n_35,
      icmp_ln17_fu_1715_p2 => icmp_ln17_fu_1715_p2,
      \icmp_ln17_reg_2435_reg[0]\ => regslice_both_out_data_11_data_V_U_n_36,
      int_ap_ready_reg => regslice_both_out_data_13_data_V_U_n_35,
      \ireg[32]_i_8\ => \icmp_ln17_reg_2435_pp0_iter1_reg_reg_n_1_[0]\,
      \ireg[32]_i_8_0\ => ap_enable_reg_pp0_iter2_reg_n_1,
      \ireg_reg[31]\(31 downto 0) => add_ln214_23_reg_2854(31 downto 0),
      \ireg_reg[32]\(0) => \ibuf_inst/p_0_in_16\,
      \ireg_reg[32]_0\ => regslice_both_in_data_B_6_data_V_U_n_3,
      \ireg_reg[32]_1\ => \icmp_ln17_reg_2435_reg_n_1_[0]\,
      \ireg_reg[32]_2\ => ap_enable_reg_pp0_iter1_reg_n_1,
      out_data_11_TREADY => out_data_11_TREADY
    );
regslice_both_out_data_11_dest_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_140\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_11_dest_V_1_reg_2849 => in_data_B_11_dest_V_1_reg_2849,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_11_TDEST(0) => out_data_11_TDEST(0),
      out_data_11_TREADY => out_data_11_TREADY
    );
regslice_both_out_data_11_id_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_141\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_11_id_V_t_reg_2844 => in_data_B_11_id_V_t_reg_2844,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_11_TID(0) => out_data_11_TID(0),
      out_data_11_TREADY => out_data_11_TREADY
    );
regslice_both_out_data_11_keep_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized0_142\
     port map (
      Q(3 downto 0) => in_data_B_11_keep_V_1_reg_2824(3 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_11_TKEEP(3 downto 0) => out_data_11_TKEEP(3 downto 0),
      out_data_11_TREADY => out_data_11_TREADY
    );
regslice_both_out_data_11_last_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_143\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_11_last_V_1_reg_2839 => in_data_B_11_last_V_1_reg_2839,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_11_TLAST(0) => out_data_11_TLAST(0),
      out_data_11_TREADY => out_data_11_TREADY
    );
regslice_both_out_data_11_strb_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized0_144\
     port map (
      Q(3 downto 0) => in_data_B_11_strb_V_1_reg_2829(3 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_11_TREADY => out_data_11_TREADY,
      out_data_11_TSTRB(3 downto 0) => out_data_11_TSTRB(3 downto 0)
    );
regslice_both_out_data_11_user_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_145\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_11_user_V_1_reg_2834 => in_data_B_11_user_V_1_reg_2834,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_11_TREADY => out_data_11_TREADY,
      out_data_11_TUSER(0) => out_data_11_TUSER(0)
    );
regslice_both_out_data_12_data_V_U: entity work.vector_add_1_mult_constant_0_0_regslice_both_146
     port map (
      D(0) => cdata_2(32),
      Q(32) => out_data_12_TVALID,
      Q(31 downto 0) => out_data_12_TDATA(31 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \count_reg[0]_0\ => regslice_both_out_data_12_data_V_U_n_35,
      int_ap_ready_reg => regslice_both_out_data_7_data_V_U_n_2,
      int_ap_ready_reg_0 => regslice_both_out_data_7_data_V_U_n_1,
      \ireg_reg[31]\(31 downto 0) => add_ln214_25_reg_2889(31 downto 0),
      \ireg_reg[32]\(0) => \ibuf_inst/p_0_in_17\,
      \ireg_reg[32]_0\ => regslice_both_in_data_B_6_data_V_U_n_3,
      out_data_12_TREADY => out_data_12_TREADY,
      out_data_7_TREADY => out_data_7_TREADY
    );
regslice_both_out_data_12_dest_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_147\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_12_dest_V_1_reg_2884 => in_data_B_12_dest_V_1_reg_2884,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_12_TDEST(0) => out_data_12_TDEST(0),
      out_data_12_TREADY => out_data_12_TREADY
    );
regslice_both_out_data_12_id_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_148\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_12_id_V_t_reg_2879 => in_data_B_12_id_V_t_reg_2879,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_12_TID(0) => out_data_12_TID(0),
      out_data_12_TREADY => out_data_12_TREADY
    );
regslice_both_out_data_12_keep_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized0_149\
     port map (
      Q(3 downto 0) => in_data_B_12_keep_V_1_reg_2859(3 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_12_TKEEP(3 downto 0) => out_data_12_TKEEP(3 downto 0),
      out_data_12_TREADY => out_data_12_TREADY
    );
regslice_both_out_data_12_last_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_150\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_12_last_V_1_reg_2874 => in_data_B_12_last_V_1_reg_2874,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_12_TLAST(0) => out_data_12_TLAST(0),
      out_data_12_TREADY => out_data_12_TREADY
    );
regslice_both_out_data_12_strb_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized0_151\
     port map (
      Q(3 downto 0) => in_data_B_12_strb_V_1_reg_2864(3 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_12_TREADY => out_data_12_TREADY,
      out_data_12_TSTRB(3 downto 0) => out_data_12_TSTRB(3 downto 0)
    );
regslice_both_out_data_12_user_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_152\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_12_user_V_1_reg_2869 => in_data_B_12_user_V_1_reg_2869,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_12_TREADY => out_data_12_TREADY,
      out_data_12_TUSER(0) => out_data_12_TUSER(0)
    );
regslice_both_out_data_13_data_V_U: entity work.vector_add_1_mult_constant_0_0_regslice_both_153
     port map (
      D(0) => cdata_1(32),
      Q(32) => out_data_13_TVALID,
      Q(31 downto 0) => out_data_13_TDATA(31 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \count_reg[0]_0\ => regslice_both_out_data_13_data_V_U_n_35,
      int_ap_ready_i_6 => regslice_both_out_data_1_data_V_U_n_2,
      int_ap_ready_i_6_0 => regslice_both_out_data_1_data_V_U_n_1,
      \ireg_reg[31]\(31 downto 0) => add_ln214_27_reg_2924(31 downto 0),
      \ireg_reg[32]\(0) => \ibuf_inst/p_0_in_18\,
      \ireg_reg[32]_0\ => regslice_both_in_data_B_6_data_V_U_n_3,
      out_data_13_TREADY => out_data_13_TREADY,
      out_data_1_TREADY => out_data_1_TREADY
    );
regslice_both_out_data_13_dest_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_154\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_13_dest_V_1_reg_2919 => in_data_B_13_dest_V_1_reg_2919,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_13_TDEST(0) => out_data_13_TDEST(0),
      out_data_13_TREADY => out_data_13_TREADY
    );
regslice_both_out_data_13_id_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_155\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_13_id_V_t_reg_2914 => in_data_B_13_id_V_t_reg_2914,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_13_TID(0) => out_data_13_TID(0),
      out_data_13_TREADY => out_data_13_TREADY
    );
regslice_both_out_data_13_keep_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized0_156\
     port map (
      Q(3 downto 0) => in_data_B_13_keep_V_1_reg_2894(3 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_13_TKEEP(3 downto 0) => out_data_13_TKEEP(3 downto 0),
      out_data_13_TREADY => out_data_13_TREADY
    );
regslice_both_out_data_13_last_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_157\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_13_last_V_1_reg_2909 => in_data_B_13_last_V_1_reg_2909,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_13_TLAST(0) => out_data_13_TLAST(0),
      out_data_13_TREADY => out_data_13_TREADY
    );
regslice_both_out_data_13_strb_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized0_158\
     port map (
      Q(3 downto 0) => in_data_B_13_strb_V_1_reg_2899(3 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_13_TREADY => out_data_13_TREADY,
      out_data_13_TSTRB(3 downto 0) => out_data_13_TSTRB(3 downto 0)
    );
regslice_both_out_data_13_user_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_159\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_13_user_V_1_reg_2904 => in_data_B_13_user_V_1_reg_2904,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_13_TREADY => out_data_13_TREADY,
      out_data_13_TUSER(0) => out_data_13_TUSER(0)
    );
regslice_both_out_data_14_data_V_U: entity work.vector_add_1_mult_constant_0_0_regslice_both_160
     port map (
      D(0) => cdata_0(32),
      Q(32) => out_data_14_TVALID,
      Q(31 downto 0) => out_data_14_TDATA(31 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \count_reg[0]_0\ => regslice_both_out_data_14_data_V_U_n_35,
      int_ap_ready_reg => regslice_both_out_data_2_data_V_U_n_2,
      int_ap_ready_reg_0 => regslice_both_out_data_2_data_V_U_n_1,
      \ireg_reg[31]\(31 downto 0) => add_ln214_29_reg_2959(31 downto 0),
      \ireg_reg[32]\(0) => \ibuf_inst/p_0_in_19\,
      \ireg_reg[32]_0\ => regslice_both_in_data_B_6_data_V_U_n_3,
      out_data_14_TREADY => out_data_14_TREADY,
      out_data_2_TREADY => out_data_2_TREADY
    );
regslice_both_out_data_14_dest_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_161\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_14_dest_V_1_reg_2954 => in_data_B_14_dest_V_1_reg_2954,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_14_TDEST(0) => out_data_14_TDEST(0),
      out_data_14_TREADY => out_data_14_TREADY
    );
regslice_both_out_data_14_id_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_162\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_14_id_V_t_reg_2949 => in_data_B_14_id_V_t_reg_2949,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_14_TID(0) => out_data_14_TID(0),
      out_data_14_TREADY => out_data_14_TREADY
    );
regslice_both_out_data_14_keep_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized0_163\
     port map (
      Q(3 downto 0) => in_data_B_14_keep_V_1_reg_2929(3 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_14_TKEEP(3 downto 0) => out_data_14_TKEEP(3 downto 0),
      out_data_14_TREADY => out_data_14_TREADY
    );
regslice_both_out_data_14_last_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_164\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_14_last_V_1_reg_2944 => in_data_B_14_last_V_1_reg_2944,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_14_TLAST(0) => out_data_14_TLAST(0),
      out_data_14_TREADY => out_data_14_TREADY
    );
regslice_both_out_data_14_strb_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized0_165\
     port map (
      Q(3 downto 0) => in_data_B_14_strb_V_1_reg_2934(3 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_14_TREADY => out_data_14_TREADY,
      out_data_14_TSTRB(3 downto 0) => out_data_14_TSTRB(3 downto 0)
    );
regslice_both_out_data_14_user_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_166\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_14_user_V_1_reg_2939 => in_data_B_14_user_V_1_reg_2939,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_14_TREADY => out_data_14_TREADY,
      out_data_14_TUSER(0) => out_data_14_TUSER(0)
    );
regslice_both_out_data_15_data_V_U: entity work.vector_add_1_mult_constant_0_0_regslice_both_167
     port map (
      D(0) => cdata(32),
      Q(32) => out_data_15_TVALID,
      Q(31 downto 0) => out_data_15_TDATA(31 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \count_reg[0]_0\ => regslice_both_out_data_15_data_V_U_n_2,
      \count_reg[1]_0\ => regslice_both_out_data_15_data_V_U_n_1,
      \ireg[32]_i_8\(0) => \ibuf_inst/p_0_in_17\,
      \ireg[32]_i_8_0\(0) => \ibuf_inst/p_0_in_26\,
      \ireg[32]_i_8_1\(0) => \ibuf_inst/p_0_in_28\,
      \ireg_reg[31]\(31 downto 0) => add_ln214_31_reg_2994(31 downto 0),
      \ireg_reg[32]\(0) => \ibuf_inst/p_0_in_20\,
      \ireg_reg[32]_0\ => regslice_both_out_data_15_data_V_U_n_37,
      \ireg_reg[32]_1\ => regslice_both_in_data_B_6_data_V_U_n_3,
      out_data_15_TREADY => out_data_15_TREADY
    );
regslice_both_out_data_15_dest_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_168\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_15_dest_V_1_reg_2989 => in_data_B_15_dest_V_1_reg_2989,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_15_TDEST(0) => out_data_15_TDEST(0),
      out_data_15_TREADY => out_data_15_TREADY
    );
regslice_both_out_data_15_id_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_169\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_15_id_V_t_reg_2984 => in_data_B_15_id_V_t_reg_2984,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_15_TID(0) => out_data_15_TID(0),
      out_data_15_TREADY => out_data_15_TREADY
    );
regslice_both_out_data_15_keep_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized0_170\
     port map (
      Q(3 downto 0) => in_data_B_15_keep_V_1_reg_2964(3 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_15_TKEEP(3 downto 0) => out_data_15_TKEEP(3 downto 0),
      out_data_15_TREADY => out_data_15_TREADY
    );
regslice_both_out_data_15_last_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_171\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_15_last_V_1_reg_2979 => in_data_B_15_last_V_1_reg_2979,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_15_TLAST(0) => out_data_15_TLAST(0),
      out_data_15_TREADY => out_data_15_TREADY
    );
regslice_both_out_data_15_strb_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized0_172\
     port map (
      Q(3 downto 0) => in_data_B_15_strb_V_1_reg_2969(3 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_15_TREADY => out_data_15_TREADY,
      out_data_15_TSTRB(3 downto 0) => out_data_15_TSTRB(3 downto 0)
    );
regslice_both_out_data_15_user_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_173\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_15_user_V_1_reg_2974 => in_data_B_15_user_V_1_reg_2974,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_15_TREADY => out_data_15_TREADY,
      out_data_15_TUSER(0) => out_data_15_TUSER(0)
    );
regslice_both_out_data_1_data_V_U: entity work.vector_add_1_mult_constant_0_0_regslice_both_174
     port map (
      D(0) => cdata_13(32),
      Q(32) => out_data_1_TVALID,
      Q(31 downto 0) => out_data_1_TDATA(31 downto 0),
      ap_block_pp0_stage0_subdone1_in => ap_block_pp0_stage0_subdone1_in,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter0_reg => regslice_both_out_data_1_data_V_U_n_37,
      ap_enable_reg_pp0_iter1_reg => ap_enable_reg_pp0_iter1_reg_n_1,
      ap_enable_reg_pp0_iter1_reg_0 => regslice_both_out_data_11_data_V_U_n_36,
      ap_enable_reg_pp0_iter1_reg_1 => regslice_both_out_data_7_data_V_U_n_37,
      ap_enable_reg_pp0_iter1_reg_2 => regslice_both_out_data_0_data_V_U_n_36,
      ap_enable_reg_pp0_iter1_reg_3 => regslice_both_out_data_15_data_V_U_n_37,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \count_reg[0]_0\ => regslice_both_out_data_1_data_V_U_n_2,
      \count_reg[1]_0\ => regslice_both_out_data_1_data_V_U_n_1,
      icmp_ln17_fu_1715_p2 => icmp_ln17_fu_1715_p2,
      \icmp_ln17_reg_2435_reg[0]\ => regslice_both_out_data_1_data_V_U_n_38,
      \ireg[32]_i_8\(0) => \ibuf_inst/p_0_in_23\,
      \ireg[32]_i_8_0\(0) => \ibuf_inst/p_0_in_25\,
      \ireg[32]_i_8_1\(0) => \ibuf_inst/p_0_in_15\,
      \ireg_reg[31]\(31 downto 0) => add_ln214_3_reg_2504(31 downto 0),
      \ireg_reg[32]\(0) => \ibuf_inst/p_0_in_21\,
      \ireg_reg[32]_0\ => regslice_both_in_data_B_6_data_V_U_n_3,
      out_data_1_TREADY => out_data_1_TREADY
    );
regslice_both_out_data_1_dest_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_175\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_1_dest_V_s_reg_2499 => in_data_B_1_dest_V_s_reg_2499,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_1_TDEST(0) => out_data_1_TDEST(0),
      out_data_1_TREADY => out_data_1_TREADY
    );
regslice_both_out_data_1_id_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_176\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_1_id_V_tm_reg_2494 => in_data_B_1_id_V_tm_reg_2494,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_1_TID(0) => out_data_1_TID(0),
      out_data_1_TREADY => out_data_1_TREADY
    );
regslice_both_out_data_1_keep_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized0_177\
     port map (
      Q(3 downto 0) => in_data_B_1_keep_V_s_reg_2474(3 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_1_TKEEP(3 downto 0) => out_data_1_TKEEP(3 downto 0),
      out_data_1_TREADY => out_data_1_TREADY
    );
regslice_both_out_data_1_last_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_178\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_1_last_V_s_reg_2489 => in_data_B_1_last_V_s_reg_2489,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_1_TLAST(0) => out_data_1_TLAST(0),
      out_data_1_TREADY => out_data_1_TREADY
    );
regslice_both_out_data_1_strb_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized0_179\
     port map (
      Q(3 downto 0) => in_data_B_1_strb_V_s_reg_2479(3 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_1_TREADY => out_data_1_TREADY,
      out_data_1_TSTRB(3 downto 0) => out_data_1_TSTRB(3 downto 0)
    );
regslice_both_out_data_1_user_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_180\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_1_user_V_s_reg_2484 => in_data_B_1_user_V_s_reg_2484,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_1_TREADY => out_data_1_TREADY,
      out_data_1_TUSER(0) => out_data_1_TUSER(0)
    );
regslice_both_out_data_2_data_V_U: entity work.vector_add_1_mult_constant_0_0_regslice_both_181
     port map (
      D(0) => cdata_12(32),
      Q(32) => out_data_2_TVALID,
      Q(31 downto 0) => out_data_2_TDATA(31 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \count_reg[0]_0\ => regslice_both_out_data_2_data_V_U_n_2,
      \count_reg[1]_0\ => regslice_both_out_data_2_data_V_U_n_1,
      \ireg_reg[31]\(31 downto 0) => add_ln214_5_reg_2539(31 downto 0),
      \ireg_reg[32]\(0) => \ibuf_inst/p_0_in_22\,
      \ireg_reg[32]_0\ => regslice_both_in_data_B_6_data_V_U_n_3,
      out_data_2_TREADY => out_data_2_TREADY
    );
regslice_both_out_data_2_dest_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_182\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_2_dest_V_s_reg_2534 => in_data_B_2_dest_V_s_reg_2534,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_2_TDEST(0) => out_data_2_TDEST(0),
      out_data_2_TREADY => out_data_2_TREADY
    );
regslice_both_out_data_2_id_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_183\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_2_id_V_tm_reg_2529 => in_data_B_2_id_V_tm_reg_2529,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_2_TID(0) => out_data_2_TID(0),
      out_data_2_TREADY => out_data_2_TREADY
    );
regslice_both_out_data_2_keep_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized0_184\
     port map (
      Q(3 downto 0) => in_data_B_2_keep_V_s_reg_2509(3 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_2_TKEEP(3 downto 0) => out_data_2_TKEEP(3 downto 0),
      out_data_2_TREADY => out_data_2_TREADY
    );
regslice_both_out_data_2_last_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_185\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_2_last_V_s_reg_2524 => in_data_B_2_last_V_s_reg_2524,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_2_TLAST(0) => out_data_2_TLAST(0),
      out_data_2_TREADY => out_data_2_TREADY
    );
regslice_both_out_data_2_strb_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized0_186\
     port map (
      Q(3 downto 0) => in_data_B_2_strb_V_s_reg_2514(3 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_2_TREADY => out_data_2_TREADY,
      out_data_2_TSTRB(3 downto 0) => out_data_2_TSTRB(3 downto 0)
    );
regslice_both_out_data_2_user_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_187\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_2_user_V_s_reg_2519 => in_data_B_2_user_V_s_reg_2519,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_2_TREADY => out_data_2_TREADY,
      out_data_2_TUSER(0) => out_data_2_TUSER(0)
    );
regslice_both_out_data_3_data_V_U: entity work.vector_add_1_mult_constant_0_0_regslice_both_188
     port map (
      D(0) => cdata_11(32),
      Q(32) => out_data_3_TVALID,
      Q(31 downto 0) => out_data_3_TDATA(31 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \count_reg[0]_0\ => regslice_both_out_data_3_data_V_U_n_2,
      \count_reg[1]_0\ => regslice_both_out_data_3_data_V_U_n_1,
      \ireg_reg[31]\(31 downto 0) => add_ln214_7_reg_2574(31 downto 0),
      \ireg_reg[32]\(0) => \ibuf_inst/p_0_in_23\,
      \ireg_reg[32]_0\ => regslice_both_in_data_B_6_data_V_U_n_3,
      out_data_3_TREADY => out_data_3_TREADY
    );
regslice_both_out_data_3_dest_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_189\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_3_dest_V_s_reg_2569 => in_data_B_3_dest_V_s_reg_2569,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_3_TDEST(0) => out_data_3_TDEST(0),
      out_data_3_TREADY => out_data_3_TREADY
    );
regslice_both_out_data_3_id_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_190\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_3_id_V_tm_reg_2564 => in_data_B_3_id_V_tm_reg_2564,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_3_TID(0) => out_data_3_TID(0),
      out_data_3_TREADY => out_data_3_TREADY
    );
regslice_both_out_data_3_keep_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized0_191\
     port map (
      Q(3 downto 0) => in_data_B_3_keep_V_s_reg_2544(3 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_3_TKEEP(3 downto 0) => out_data_3_TKEEP(3 downto 0),
      out_data_3_TREADY => out_data_3_TREADY
    );
regslice_both_out_data_3_last_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_192\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_3_last_V_s_reg_2559 => in_data_B_3_last_V_s_reg_2559,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_3_TLAST(0) => out_data_3_TLAST(0),
      out_data_3_TREADY => out_data_3_TREADY
    );
regslice_both_out_data_3_strb_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized0_193\
     port map (
      Q(3 downto 0) => in_data_B_3_strb_V_s_reg_2549(3 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_3_TREADY => out_data_3_TREADY,
      out_data_3_TSTRB(3 downto 0) => out_data_3_TSTRB(3 downto 0)
    );
regslice_both_out_data_3_user_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_194\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_3_user_V_s_reg_2554 => in_data_B_3_user_V_s_reg_2554,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_3_TREADY => out_data_3_TREADY,
      out_data_3_TUSER(0) => out_data_3_TUSER(0)
    );
regslice_both_out_data_4_data_V_U: entity work.vector_add_1_mult_constant_0_0_regslice_both_195
     port map (
      D(0) => cdata_10(32),
      Q(32) => out_data_4_TVALID,
      Q(31 downto 0) => out_data_4_TDATA(31 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \count_reg[0]_0\ => regslice_both_out_data_4_data_V_U_n_2,
      \count_reg[1]_0\ => regslice_both_out_data_4_data_V_U_n_1,
      \ireg_reg[31]\(31 downto 0) => add_ln214_9_reg_2609(31 downto 0),
      \ireg_reg[32]\(0) => \ibuf_inst/p_0_in_24\,
      \ireg_reg[32]_0\ => regslice_both_in_data_B_6_data_V_U_n_3,
      out_data_4_TREADY => out_data_4_TREADY
    );
regslice_both_out_data_4_dest_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_196\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_4_dest_V_s_reg_2604 => in_data_B_4_dest_V_s_reg_2604,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_4_TDEST(0) => out_data_4_TDEST(0),
      out_data_4_TREADY => out_data_4_TREADY
    );
regslice_both_out_data_4_id_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_197\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_4_id_V_tm_reg_2599 => in_data_B_4_id_V_tm_reg_2599,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_4_TID(0) => out_data_4_TID(0),
      out_data_4_TREADY => out_data_4_TREADY
    );
regslice_both_out_data_4_keep_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized0_198\
     port map (
      Q(3 downto 0) => in_data_B_4_keep_V_s_reg_2579(3 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_4_TKEEP(3 downto 0) => out_data_4_TKEEP(3 downto 0),
      out_data_4_TREADY => out_data_4_TREADY
    );
regslice_both_out_data_4_last_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_199\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_4_last_V_s_reg_2594 => in_data_B_4_last_V_s_reg_2594,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_4_TLAST(0) => out_data_4_TLAST(0),
      out_data_4_TREADY => out_data_4_TREADY
    );
regslice_both_out_data_4_strb_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized0_200\
     port map (
      Q(3 downto 0) => in_data_B_4_strb_V_s_reg_2584(3 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_4_TREADY => out_data_4_TREADY,
      out_data_4_TSTRB(3 downto 0) => out_data_4_TSTRB(3 downto 0)
    );
regslice_both_out_data_4_user_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_201\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_4_user_V_s_reg_2589 => in_data_B_4_user_V_s_reg_2589,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_4_TREADY => out_data_4_TREADY,
      out_data_4_TUSER(0) => out_data_4_TUSER(0)
    );
regslice_both_out_data_5_data_V_U: entity work.vector_add_1_mult_constant_0_0_regslice_both_202
     port map (
      D(0) => cdata_9(32),
      Q(32) => out_data_5_TVALID,
      Q(31 downto 0) => out_data_5_TDATA(31 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \count_reg[0]_0\ => regslice_both_out_data_5_data_V_U_n_2,
      \count_reg[1]_0\ => regslice_both_out_data_5_data_V_U_n_1,
      \ireg_reg[31]\(31 downto 0) => add_ln214_11_reg_2644(31 downto 0),
      \ireg_reg[32]\(0) => \ibuf_inst/p_0_in_25\,
      \ireg_reg[32]_0\ => regslice_both_in_data_B_6_data_V_U_n_3,
      out_data_5_TREADY => out_data_5_TREADY
    );
regslice_both_out_data_5_dest_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_203\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_5_dest_V_s_reg_2639 => in_data_B_5_dest_V_s_reg_2639,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_5_TDEST(0) => out_data_5_TDEST(0),
      out_data_5_TREADY => out_data_5_TREADY
    );
regslice_both_out_data_5_id_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_204\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_5_id_V_tm_reg_2634 => in_data_B_5_id_V_tm_reg_2634,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_5_TID(0) => out_data_5_TID(0),
      out_data_5_TREADY => out_data_5_TREADY
    );
regslice_both_out_data_5_keep_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized0_205\
     port map (
      Q(3 downto 0) => in_data_B_5_keep_V_s_reg_2614(3 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_5_TKEEP(3 downto 0) => out_data_5_TKEEP(3 downto 0),
      out_data_5_TREADY => out_data_5_TREADY
    );
regslice_both_out_data_5_last_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_206\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_5_last_V_s_reg_2629 => in_data_B_5_last_V_s_reg_2629,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_5_TLAST(0) => out_data_5_TLAST(0),
      out_data_5_TREADY => out_data_5_TREADY
    );
regslice_both_out_data_5_strb_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized0_207\
     port map (
      Q(3 downto 0) => in_data_B_5_strb_V_s_reg_2619(3 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_5_TREADY => out_data_5_TREADY,
      out_data_5_TSTRB(3 downto 0) => out_data_5_TSTRB(3 downto 0)
    );
regslice_both_out_data_5_user_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_208\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_5_user_V_s_reg_2624 => in_data_B_5_user_V_s_reg_2624,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_5_TREADY => out_data_5_TREADY,
      out_data_5_TUSER(0) => out_data_5_TUSER(0)
    );
regslice_both_out_data_6_data_V_U: entity work.vector_add_1_mult_constant_0_0_regslice_both_209
     port map (
      D(0) => cdata_8(32),
      Q(32) => out_data_6_TVALID,
      Q(31 downto 0) => out_data_6_TDATA(31 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \count_reg[0]_0\ => regslice_both_out_data_6_data_V_U_n_35,
      int_ap_ready_i_5 => regslice_both_out_data_4_data_V_U_n_2,
      int_ap_ready_i_5_0 => regslice_both_out_data_4_data_V_U_n_1,
      \ireg_reg[31]\(31 downto 0) => add_ln214_13_reg_2679(31 downto 0),
      \ireg_reg[32]\(0) => \ibuf_inst/p_0_in_26\,
      \ireg_reg[32]_0\ => regslice_both_in_data_B_6_data_V_U_n_3,
      out_data_4_TREADY => out_data_4_TREADY,
      out_data_6_TREADY => out_data_6_TREADY
    );
regslice_both_out_data_6_dest_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_210\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_6_dest_V_s_reg_2674 => in_data_B_6_dest_V_s_reg_2674,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_6_TDEST(0) => out_data_6_TDEST(0),
      out_data_6_TREADY => out_data_6_TREADY
    );
regslice_both_out_data_6_id_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_211\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_6_id_V_tm_reg_2669 => in_data_B_6_id_V_tm_reg_2669,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_6_TID(0) => out_data_6_TID(0),
      out_data_6_TREADY => out_data_6_TREADY
    );
regslice_both_out_data_6_keep_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized0_212\
     port map (
      Q(3 downto 0) => in_data_B_6_keep_V_s_reg_2649(3 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_6_TKEEP(3 downto 0) => out_data_6_TKEEP(3 downto 0),
      out_data_6_TREADY => out_data_6_TREADY
    );
regslice_both_out_data_6_last_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_213\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_6_last_V_s_reg_2664 => in_data_B_6_last_V_s_reg_2664,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_6_TLAST(0) => out_data_6_TLAST(0),
      out_data_6_TREADY => out_data_6_TREADY
    );
regslice_both_out_data_6_strb_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized0_214\
     port map (
      Q(3 downto 0) => in_data_B_6_strb_V_s_reg_2654(3 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_6_TREADY => out_data_6_TREADY,
      out_data_6_TSTRB(3 downto 0) => out_data_6_TSTRB(3 downto 0)
    );
regslice_both_out_data_6_user_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_215\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_6_user_V_s_reg_2659 => in_data_B_6_user_V_s_reg_2659,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_6_TREADY => out_data_6_TREADY,
      out_data_6_TUSER(0) => out_data_6_TUSER(0)
    );
regslice_both_out_data_7_data_V_U: entity work.vector_add_1_mult_constant_0_0_regslice_both_216
     port map (
      D(0) => cdata_7(32),
      Q(32) => out_data_7_TVALID,
      Q(31 downto 0) => out_data_7_TDATA(31 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \count_reg[0]_0\ => regslice_both_out_data_7_data_V_U_n_2,
      \count_reg[1]_0\ => regslice_both_out_data_7_data_V_U_n_1,
      \ireg[32]_i_8\(0) => \ibuf_inst/p_0_in_18\,
      \ireg[32]_i_8_0\(0) => \ibuf_inst/p_0_in_22\,
      \ireg[32]_i_8_1\(0) => \ibuf_inst/p_0_in_16\,
      \ireg_reg[31]\(31 downto 0) => add_ln214_15_reg_2714(31 downto 0),
      \ireg_reg[32]\(0) => \ibuf_inst/p_0_in_27\,
      \ireg_reg[32]_0\ => regslice_both_out_data_7_data_V_U_n_37,
      \ireg_reg[32]_1\ => regslice_both_in_data_B_6_data_V_U_n_3,
      out_data_7_TREADY => out_data_7_TREADY
    );
regslice_both_out_data_7_dest_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_217\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_7_dest_V_s_reg_2709 => in_data_B_7_dest_V_s_reg_2709,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_7_TDEST(0) => out_data_7_TDEST(0),
      out_data_7_TREADY => out_data_7_TREADY
    );
regslice_both_out_data_7_id_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_218\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_7_id_V_tm_reg_2704 => in_data_B_7_id_V_tm_reg_2704,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_7_TID(0) => out_data_7_TID(0),
      out_data_7_TREADY => out_data_7_TREADY
    );
regslice_both_out_data_7_keep_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized0_219\
     port map (
      Q(3 downto 0) => in_data_B_7_keep_V_s_reg_2684(3 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_7_TKEEP(3 downto 0) => out_data_7_TKEEP(3 downto 0),
      out_data_7_TREADY => out_data_7_TREADY
    );
regslice_both_out_data_7_last_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_220\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_7_last_V_s_reg_2699 => in_data_B_7_last_V_s_reg_2699,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_7_TLAST(0) => out_data_7_TLAST(0),
      out_data_7_TREADY => out_data_7_TREADY
    );
regslice_both_out_data_7_strb_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized0_221\
     port map (
      Q(3 downto 0) => in_data_B_7_strb_V_s_reg_2689(3 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_7_TREADY => out_data_7_TREADY,
      out_data_7_TSTRB(3 downto 0) => out_data_7_TSTRB(3 downto 0)
    );
regslice_both_out_data_7_user_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_222\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_7_user_V_s_reg_2694 => in_data_B_7_user_V_s_reg_2694,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_7_TREADY => out_data_7_TREADY,
      out_data_7_TUSER(0) => out_data_7_TUSER(0)
    );
regslice_both_out_data_8_data_V_U: entity work.vector_add_1_mult_constant_0_0_regslice_both_223
     port map (
      D(1) => ap_NS_fsm(3),
      D(0) => ap_NS_fsm(0),
      Q(32) => out_data_8_TVALID,
      Q(31 downto 0) => out_data_8_TDATA(31 downto 0),
      \ap_CS_fsm_reg[3]\(2) => ap_CS_fsm_state6,
      \ap_CS_fsm_reg[3]\(1) => ap_CS_fsm_pp0_stage0,
      \ap_CS_fsm_reg[3]\(0) => \ap_CS_fsm_reg_n_1_[0]\,
      \ap_CS_fsm_reg[3]_0\ => \ap_CS_fsm[3]_i_3_n_1\,
      ap_block_pp0_stage0_subdone1_in => ap_block_pp0_stage0_subdone1_in,
      ap_clk => ap_clk,
      ap_done => ap_done,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      int_ap_ready_reg => regslice_both_out_data_14_data_V_U_n_35,
      int_ap_ready_reg_0 => regslice_both_out_data_12_data_V_U_n_35,
      int_ap_ready_reg_1 => regslice_both_out_data_10_data_V_U_n_35,
      int_ap_ready_reg_2 => regslice_both_out_data_11_data_V_U_n_35,
      int_ap_ready_reg_3 => regslice_both_out_data_3_data_V_U_n_2,
      int_ap_ready_reg_4 => regslice_both_out_data_3_data_V_U_n_1,
      \ireg_reg[31]\(31 downto 0) => add_ln214_17_reg_2749(31 downto 0),
      \ireg_reg[32]\(0) => \ibuf_inst/p_0_in_28\,
      \ireg_reg[32]_0\ => regslice_both_in_data_B_6_data_V_U_n_3,
      \odata_reg[32]\(0) => cdata_6(32),
      out_data_3_TREADY => out_data_3_TREADY,
      out_data_8_TREADY => out_data_8_TREADY
    );
regslice_both_out_data_8_dest_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_224\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_8_dest_V_s_reg_2744 => in_data_B_8_dest_V_s_reg_2744,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_8_TDEST(0) => out_data_8_TDEST(0),
      out_data_8_TREADY => out_data_8_TREADY
    );
regslice_both_out_data_8_id_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_225\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_8_id_V_tm_reg_2739 => in_data_B_8_id_V_tm_reg_2739,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_8_TID(0) => out_data_8_TID(0),
      out_data_8_TREADY => out_data_8_TREADY
    );
regslice_both_out_data_8_keep_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized0_226\
     port map (
      Q(3 downto 0) => in_data_B_8_keep_V_s_reg_2719(3 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_8_TKEEP(3 downto 0) => out_data_8_TKEEP(3 downto 0),
      out_data_8_TREADY => out_data_8_TREADY
    );
regslice_both_out_data_8_last_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_227\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_8_last_V_s_reg_2734 => in_data_B_8_last_V_s_reg_2734,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_8_TLAST(0) => out_data_8_TLAST(0),
      out_data_8_TREADY => out_data_8_TREADY
    );
regslice_both_out_data_8_strb_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized0_228\
     port map (
      Q(3 downto 0) => in_data_B_8_strb_V_s_reg_2724(3 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_8_TREADY => out_data_8_TREADY,
      out_data_8_TSTRB(3 downto 0) => out_data_8_TSTRB(3 downto 0)
    );
regslice_both_out_data_8_user_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_229\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_8_user_V_s_reg_2729 => in_data_B_8_user_V_s_reg_2729,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_8_TREADY => out_data_8_TREADY,
      out_data_8_TUSER(0) => out_data_8_TUSER(0)
    );
regslice_both_out_data_9_data_V_U: entity work.vector_add_1_mult_constant_0_0_regslice_both_230
     port map (
      D(0) => cdata_5(32),
      Q(32) => out_data_9_TVALID,
      Q(31 downto 0) => out_data_9_TDATA(31 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \count_reg[0]_0\ => regslice_both_out_data_9_data_V_U_n_35,
      int_ap_ready_i_5 => regslice_both_out_data_5_data_V_U_n_2,
      int_ap_ready_i_5_0 => regslice_both_out_data_5_data_V_U_n_1,
      \ireg_reg[31]\(31 downto 0) => add_ln214_19_reg_2784(31 downto 0),
      \ireg_reg[32]\(0) => \ibuf_inst/p_0_in_29\,
      \ireg_reg[32]_0\ => regslice_both_in_data_B_6_data_V_U_n_3,
      out_data_5_TREADY => out_data_5_TREADY,
      out_data_9_TREADY => out_data_9_TREADY
    );
regslice_both_out_data_9_dest_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_231\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_9_dest_V_s_reg_2779 => in_data_B_9_dest_V_s_reg_2779,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_9_TDEST(0) => out_data_9_TDEST(0),
      out_data_9_TREADY => out_data_9_TREADY
    );
regslice_both_out_data_9_id_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_232\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_9_id_V_tm_reg_2774 => in_data_B_9_id_V_tm_reg_2774,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_9_TID(0) => out_data_9_TID(0),
      out_data_9_TREADY => out_data_9_TREADY
    );
regslice_both_out_data_9_keep_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized0_233\
     port map (
      Q(3 downto 0) => in_data_B_9_keep_V_s_reg_2754(3 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_9_TKEEP(3 downto 0) => out_data_9_TKEEP(3 downto 0),
      out_data_9_TREADY => out_data_9_TREADY
    );
regslice_both_out_data_9_last_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_234\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_9_last_V_s_reg_2769 => in_data_B_9_last_V_s_reg_2769,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_9_TLAST(0) => out_data_9_TLAST(0),
      out_data_9_TREADY => out_data_9_TREADY
    );
regslice_both_out_data_9_strb_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized0_235\
     port map (
      Q(3 downto 0) => in_data_B_9_strb_V_s_reg_2759(3 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_9_TREADY => out_data_9_TREADY,
      out_data_9_TSTRB(3 downto 0) => out_data_9_TSTRB(3 downto 0)
    );
regslice_both_out_data_9_user_V_U: entity work.\vector_add_1_mult_constant_0_0_regslice_both__parameterized1_236\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_data_B_9_user_V_s_reg_2764 => in_data_B_9_user_V_s_reg_2764,
      out_data_0_TVALID_int => out_data_0_TVALID_int,
      out_data_9_TREADY => out_data_9_TREADY,
      out_data_9_TUSER(0) => out_data_9_TUSER(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity vector_add_1_mult_constant_0_0 is
  port (
    s_axi_AXILiteS_AWADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_AXILiteS_AWVALID : in STD_LOGIC;
    s_axi_AXILiteS_AWREADY : out STD_LOGIC;
    s_axi_AXILiteS_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_AXILiteS_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_AXILiteS_WVALID : in STD_LOGIC;
    s_axi_AXILiteS_WREADY : out STD_LOGIC;
    s_axi_AXILiteS_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_AXILiteS_BVALID : out STD_LOGIC;
    s_axi_AXILiteS_BREADY : in STD_LOGIC;
    s_axi_AXILiteS_ARADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_AXILiteS_ARVALID : in STD_LOGIC;
    s_axi_AXILiteS_ARREADY : out STD_LOGIC;
    s_axi_AXILiteS_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_AXILiteS_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_AXILiteS_RVALID : out STD_LOGIC;
    s_axi_AXILiteS_RREADY : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    in_data_A_0_TVALID : in STD_LOGIC;
    in_data_A_0_TREADY : out STD_LOGIC;
    in_data_A_0_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    in_data_A_0_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_0_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_0_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_0_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_0_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_0_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_1_TVALID : in STD_LOGIC;
    in_data_A_1_TREADY : out STD_LOGIC;
    in_data_A_1_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    in_data_A_1_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_1_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_1_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_1_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_1_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_1_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_2_TVALID : in STD_LOGIC;
    in_data_A_2_TREADY : out STD_LOGIC;
    in_data_A_2_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    in_data_A_2_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_2_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_2_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_2_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_2_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_2_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_3_TVALID : in STD_LOGIC;
    in_data_A_3_TREADY : out STD_LOGIC;
    in_data_A_3_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    in_data_A_3_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_3_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_3_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_3_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_3_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_3_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_4_TVALID : in STD_LOGIC;
    in_data_A_4_TREADY : out STD_LOGIC;
    in_data_A_4_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    in_data_A_4_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_4_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_4_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_4_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_4_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_4_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_5_TVALID : in STD_LOGIC;
    in_data_A_5_TREADY : out STD_LOGIC;
    in_data_A_5_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    in_data_A_5_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_5_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_5_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_5_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_5_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_5_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_6_TVALID : in STD_LOGIC;
    in_data_A_6_TREADY : out STD_LOGIC;
    in_data_A_6_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    in_data_A_6_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_6_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_6_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_6_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_6_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_6_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_7_TVALID : in STD_LOGIC;
    in_data_A_7_TREADY : out STD_LOGIC;
    in_data_A_7_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    in_data_A_7_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_7_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_7_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_7_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_7_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_7_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_8_TVALID : in STD_LOGIC;
    in_data_A_8_TREADY : out STD_LOGIC;
    in_data_A_8_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    in_data_A_8_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_8_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_8_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_8_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_8_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_8_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_9_TVALID : in STD_LOGIC;
    in_data_A_9_TREADY : out STD_LOGIC;
    in_data_A_9_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    in_data_A_9_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_9_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_9_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_9_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_9_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_9_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_10_TVALID : in STD_LOGIC;
    in_data_A_10_TREADY : out STD_LOGIC;
    in_data_A_10_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    in_data_A_10_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_10_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_10_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_10_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_10_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_10_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_11_TVALID : in STD_LOGIC;
    in_data_A_11_TREADY : out STD_LOGIC;
    in_data_A_11_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    in_data_A_11_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_11_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_11_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_11_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_11_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_11_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_12_TVALID : in STD_LOGIC;
    in_data_A_12_TREADY : out STD_LOGIC;
    in_data_A_12_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    in_data_A_12_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_12_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_12_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_12_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_12_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_12_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_13_TVALID : in STD_LOGIC;
    in_data_A_13_TREADY : out STD_LOGIC;
    in_data_A_13_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    in_data_A_13_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_13_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_13_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_13_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_13_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_13_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_14_TVALID : in STD_LOGIC;
    in_data_A_14_TREADY : out STD_LOGIC;
    in_data_A_14_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    in_data_A_14_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_14_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_14_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_14_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_14_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_14_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_15_TVALID : in STD_LOGIC;
    in_data_A_15_TREADY : out STD_LOGIC;
    in_data_A_15_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    in_data_A_15_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_15_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_15_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_A_15_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_15_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_A_15_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_0_TVALID : in STD_LOGIC;
    in_data_B_0_TREADY : out STD_LOGIC;
    in_data_B_0_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    in_data_B_0_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_0_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_B_0_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_B_0_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_0_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_0_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_1_TVALID : in STD_LOGIC;
    in_data_B_1_TREADY : out STD_LOGIC;
    in_data_B_1_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    in_data_B_1_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_1_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_B_1_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_B_1_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_1_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_1_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_2_TVALID : in STD_LOGIC;
    in_data_B_2_TREADY : out STD_LOGIC;
    in_data_B_2_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    in_data_B_2_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_2_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_B_2_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_B_2_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_2_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_2_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_3_TVALID : in STD_LOGIC;
    in_data_B_3_TREADY : out STD_LOGIC;
    in_data_B_3_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    in_data_B_3_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_3_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_B_3_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_B_3_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_3_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_3_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_4_TVALID : in STD_LOGIC;
    in_data_B_4_TREADY : out STD_LOGIC;
    in_data_B_4_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    in_data_B_4_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_4_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_B_4_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_B_4_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_4_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_4_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_5_TVALID : in STD_LOGIC;
    in_data_B_5_TREADY : out STD_LOGIC;
    in_data_B_5_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    in_data_B_5_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_5_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_B_5_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_B_5_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_5_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_5_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_6_TVALID : in STD_LOGIC;
    in_data_B_6_TREADY : out STD_LOGIC;
    in_data_B_6_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    in_data_B_6_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_6_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_B_6_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_B_6_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_6_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_6_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_7_TVALID : in STD_LOGIC;
    in_data_B_7_TREADY : out STD_LOGIC;
    in_data_B_7_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    in_data_B_7_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_7_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_B_7_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_B_7_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_7_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_7_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_8_TVALID : in STD_LOGIC;
    in_data_B_8_TREADY : out STD_LOGIC;
    in_data_B_8_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    in_data_B_8_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_8_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_B_8_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_B_8_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_8_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_8_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_9_TVALID : in STD_LOGIC;
    in_data_B_9_TREADY : out STD_LOGIC;
    in_data_B_9_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    in_data_B_9_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_9_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_B_9_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_B_9_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_9_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_9_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_10_TVALID : in STD_LOGIC;
    in_data_B_10_TREADY : out STD_LOGIC;
    in_data_B_10_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    in_data_B_10_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_10_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_B_10_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_B_10_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_10_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_10_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_11_TVALID : in STD_LOGIC;
    in_data_B_11_TREADY : out STD_LOGIC;
    in_data_B_11_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    in_data_B_11_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_11_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_B_11_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_B_11_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_11_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_11_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_12_TVALID : in STD_LOGIC;
    in_data_B_12_TREADY : out STD_LOGIC;
    in_data_B_12_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    in_data_B_12_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_12_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_B_12_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_B_12_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_12_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_12_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_13_TVALID : in STD_LOGIC;
    in_data_B_13_TREADY : out STD_LOGIC;
    in_data_B_13_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    in_data_B_13_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_13_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_B_13_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_B_13_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_13_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_13_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_14_TVALID : in STD_LOGIC;
    in_data_B_14_TREADY : out STD_LOGIC;
    in_data_B_14_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    in_data_B_14_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_14_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_B_14_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_B_14_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_14_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_14_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_15_TVALID : in STD_LOGIC;
    in_data_B_15_TREADY : out STD_LOGIC;
    in_data_B_15_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    in_data_B_15_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_15_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_B_15_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    in_data_B_15_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_15_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_data_B_15_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_0_TVALID : out STD_LOGIC;
    out_data_0_TREADY : in STD_LOGIC;
    out_data_0_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    out_data_0_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_0_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_0_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_0_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_0_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_0_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_1_TVALID : out STD_LOGIC;
    out_data_1_TREADY : in STD_LOGIC;
    out_data_1_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    out_data_1_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_1_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_1_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_1_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_1_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_1_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_2_TVALID : out STD_LOGIC;
    out_data_2_TREADY : in STD_LOGIC;
    out_data_2_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    out_data_2_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_2_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_2_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_2_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_2_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_2_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_3_TVALID : out STD_LOGIC;
    out_data_3_TREADY : in STD_LOGIC;
    out_data_3_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    out_data_3_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_3_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_3_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_3_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_3_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_3_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_4_TVALID : out STD_LOGIC;
    out_data_4_TREADY : in STD_LOGIC;
    out_data_4_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    out_data_4_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_4_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_4_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_4_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_4_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_4_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_5_TVALID : out STD_LOGIC;
    out_data_5_TREADY : in STD_LOGIC;
    out_data_5_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    out_data_5_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_5_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_5_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_5_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_5_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_5_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_6_TVALID : out STD_LOGIC;
    out_data_6_TREADY : in STD_LOGIC;
    out_data_6_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    out_data_6_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_6_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_6_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_6_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_6_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_6_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_7_TVALID : out STD_LOGIC;
    out_data_7_TREADY : in STD_LOGIC;
    out_data_7_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    out_data_7_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_7_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_7_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_7_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_7_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_7_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_8_TVALID : out STD_LOGIC;
    out_data_8_TREADY : in STD_LOGIC;
    out_data_8_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    out_data_8_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_8_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_8_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_8_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_8_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_8_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_9_TVALID : out STD_LOGIC;
    out_data_9_TREADY : in STD_LOGIC;
    out_data_9_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    out_data_9_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_9_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_9_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_9_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_9_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_9_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_10_TVALID : out STD_LOGIC;
    out_data_10_TREADY : in STD_LOGIC;
    out_data_10_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    out_data_10_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_10_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_10_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_10_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_10_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_10_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_11_TVALID : out STD_LOGIC;
    out_data_11_TREADY : in STD_LOGIC;
    out_data_11_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    out_data_11_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_11_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_11_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_11_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_11_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_11_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_12_TVALID : out STD_LOGIC;
    out_data_12_TREADY : in STD_LOGIC;
    out_data_12_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    out_data_12_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_12_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_12_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_12_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_12_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_12_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_13_TVALID : out STD_LOGIC;
    out_data_13_TREADY : in STD_LOGIC;
    out_data_13_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    out_data_13_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_13_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_13_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_13_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_13_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_13_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_14_TVALID : out STD_LOGIC;
    out_data_14_TREADY : in STD_LOGIC;
    out_data_14_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    out_data_14_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_14_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_14_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_14_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_14_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_14_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_15_TVALID : out STD_LOGIC;
    out_data_15_TREADY : in STD_LOGIC;
    out_data_15_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    out_data_15_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_15_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_15_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    out_data_15_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_15_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_data_15_TID : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of vector_add_1_mult_constant_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of vector_add_1_mult_constant_0_0 : entity is "vector_add_1_mult_constant_0_0,mult_constant,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of vector_add_1_mult_constant_0_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of vector_add_1_mult_constant_0_0 : entity is "HLS";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of vector_add_1_mult_constant_0_0 : entity is "mult_constant,Vivado 2019.2";
  attribute hls_module : string;
  attribute hls_module of vector_add_1_mult_constant_0_0 : entity is "yes";
end vector_add_1_mult_constant_0_0;

architecture STRUCTURE of vector_add_1_mult_constant_0_0 is
  attribute C_S_AXI_AXILITES_ADDR_WIDTH : integer;
  attribute C_S_AXI_AXILITES_ADDR_WIDTH of inst : label is 5;
  attribute C_S_AXI_AXILITES_DATA_WIDTH : integer;
  attribute C_S_AXI_AXILITES_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_AXILITES_WSTRB_WIDTH : integer;
  attribute C_S_AXI_AXILITES_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute ap_ST_fsm_pp0_stage0 : string;
  attribute ap_ST_fsm_pp0_stage0 of inst : label is "4'b0100";
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of inst : label is "4'b0001";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of inst : label is "4'b0010";
  attribute ap_ST_fsm_state6 : string;
  attribute ap_ST_fsm_state6 of inst : label is "4'b1000";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_AXILiteS:in_data_A_0:in_data_A_1:in_data_A_2:in_data_A_3:in_data_A_4:in_data_A_5:in_data_A_6:in_data_A_7:in_data_A_8:in_data_A_9:in_data_A_10:in_data_A_11:in_data_A_12:in_data_A_13:in_data_A_14:in_data_A_15:in_data_B_0:in_data_B_1:in_data_B_2:in_data_B_3:in_data_B_4:in_data_B_5:in_data_B_6:in_data_B_7:in_data_B_8:in_data_B_9:in_data_B_10:in_data_B_11:in_data_B_12:in_data_B_13:in_data_B_14:in_data_B_15:out_data_0:out_data_1:out_data_2:out_data_3:out_data_4:out_data_5:out_data_6:out_data_7:out_data_8:out_data_9:out_data_10:out_data_11:out_data_12:out_data_13:out_data_14:out_data_15, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN vector_add_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of in_data_A_0_TREADY : signal is "xilinx.com:interface:axis:1.0 in_data_A_0 TREADY";
  attribute X_INTERFACE_INFO of in_data_A_0_TVALID : signal is "xilinx.com:interface:axis:1.0 in_data_A_0 TVALID";
  attribute X_INTERFACE_INFO of in_data_A_10_TREADY : signal is "xilinx.com:interface:axis:1.0 in_data_A_10 TREADY";
  attribute X_INTERFACE_INFO of in_data_A_10_TVALID : signal is "xilinx.com:interface:axis:1.0 in_data_A_10 TVALID";
  attribute X_INTERFACE_INFO of in_data_A_11_TREADY : signal is "xilinx.com:interface:axis:1.0 in_data_A_11 TREADY";
  attribute X_INTERFACE_INFO of in_data_A_11_TVALID : signal is "xilinx.com:interface:axis:1.0 in_data_A_11 TVALID";
  attribute X_INTERFACE_INFO of in_data_A_12_TREADY : signal is "xilinx.com:interface:axis:1.0 in_data_A_12 TREADY";
  attribute X_INTERFACE_INFO of in_data_A_12_TVALID : signal is "xilinx.com:interface:axis:1.0 in_data_A_12 TVALID";
  attribute X_INTERFACE_INFO of in_data_A_13_TREADY : signal is "xilinx.com:interface:axis:1.0 in_data_A_13 TREADY";
  attribute X_INTERFACE_INFO of in_data_A_13_TVALID : signal is "xilinx.com:interface:axis:1.0 in_data_A_13 TVALID";
  attribute X_INTERFACE_INFO of in_data_A_14_TREADY : signal is "xilinx.com:interface:axis:1.0 in_data_A_14 TREADY";
  attribute X_INTERFACE_INFO of in_data_A_14_TVALID : signal is "xilinx.com:interface:axis:1.0 in_data_A_14 TVALID";
  attribute X_INTERFACE_INFO of in_data_A_15_TREADY : signal is "xilinx.com:interface:axis:1.0 in_data_A_15 TREADY";
  attribute X_INTERFACE_INFO of in_data_A_15_TVALID : signal is "xilinx.com:interface:axis:1.0 in_data_A_15 TVALID";
  attribute X_INTERFACE_INFO of in_data_A_1_TREADY : signal is "xilinx.com:interface:axis:1.0 in_data_A_1 TREADY";
  attribute X_INTERFACE_INFO of in_data_A_1_TVALID : signal is "xilinx.com:interface:axis:1.0 in_data_A_1 TVALID";
  attribute X_INTERFACE_INFO of in_data_A_2_TREADY : signal is "xilinx.com:interface:axis:1.0 in_data_A_2 TREADY";
  attribute X_INTERFACE_INFO of in_data_A_2_TVALID : signal is "xilinx.com:interface:axis:1.0 in_data_A_2 TVALID";
  attribute X_INTERFACE_INFO of in_data_A_3_TREADY : signal is "xilinx.com:interface:axis:1.0 in_data_A_3 TREADY";
  attribute X_INTERFACE_INFO of in_data_A_3_TVALID : signal is "xilinx.com:interface:axis:1.0 in_data_A_3 TVALID";
  attribute X_INTERFACE_INFO of in_data_A_4_TREADY : signal is "xilinx.com:interface:axis:1.0 in_data_A_4 TREADY";
  attribute X_INTERFACE_INFO of in_data_A_4_TVALID : signal is "xilinx.com:interface:axis:1.0 in_data_A_4 TVALID";
  attribute X_INTERFACE_INFO of in_data_A_5_TREADY : signal is "xilinx.com:interface:axis:1.0 in_data_A_5 TREADY";
  attribute X_INTERFACE_INFO of in_data_A_5_TVALID : signal is "xilinx.com:interface:axis:1.0 in_data_A_5 TVALID";
  attribute X_INTERFACE_INFO of in_data_A_6_TREADY : signal is "xilinx.com:interface:axis:1.0 in_data_A_6 TREADY";
  attribute X_INTERFACE_INFO of in_data_A_6_TVALID : signal is "xilinx.com:interface:axis:1.0 in_data_A_6 TVALID";
  attribute X_INTERFACE_INFO of in_data_A_7_TREADY : signal is "xilinx.com:interface:axis:1.0 in_data_A_7 TREADY";
  attribute X_INTERFACE_INFO of in_data_A_7_TVALID : signal is "xilinx.com:interface:axis:1.0 in_data_A_7 TVALID";
  attribute X_INTERFACE_INFO of in_data_A_8_TREADY : signal is "xilinx.com:interface:axis:1.0 in_data_A_8 TREADY";
  attribute X_INTERFACE_INFO of in_data_A_8_TVALID : signal is "xilinx.com:interface:axis:1.0 in_data_A_8 TVALID";
  attribute X_INTERFACE_INFO of in_data_A_9_TREADY : signal is "xilinx.com:interface:axis:1.0 in_data_A_9 TREADY";
  attribute X_INTERFACE_INFO of in_data_A_9_TVALID : signal is "xilinx.com:interface:axis:1.0 in_data_A_9 TVALID";
  attribute X_INTERFACE_INFO of in_data_B_0_TREADY : signal is "xilinx.com:interface:axis:1.0 in_data_B_0 TREADY";
  attribute X_INTERFACE_INFO of in_data_B_0_TVALID : signal is "xilinx.com:interface:axis:1.0 in_data_B_0 TVALID";
  attribute X_INTERFACE_INFO of in_data_B_10_TREADY : signal is "xilinx.com:interface:axis:1.0 in_data_B_10 TREADY";
  attribute X_INTERFACE_INFO of in_data_B_10_TVALID : signal is "xilinx.com:interface:axis:1.0 in_data_B_10 TVALID";
  attribute X_INTERFACE_INFO of in_data_B_11_TREADY : signal is "xilinx.com:interface:axis:1.0 in_data_B_11 TREADY";
  attribute X_INTERFACE_INFO of in_data_B_11_TVALID : signal is "xilinx.com:interface:axis:1.0 in_data_B_11 TVALID";
  attribute X_INTERFACE_INFO of in_data_B_12_TREADY : signal is "xilinx.com:interface:axis:1.0 in_data_B_12 TREADY";
  attribute X_INTERFACE_INFO of in_data_B_12_TVALID : signal is "xilinx.com:interface:axis:1.0 in_data_B_12 TVALID";
  attribute X_INTERFACE_INFO of in_data_B_13_TREADY : signal is "xilinx.com:interface:axis:1.0 in_data_B_13 TREADY";
  attribute X_INTERFACE_INFO of in_data_B_13_TVALID : signal is "xilinx.com:interface:axis:1.0 in_data_B_13 TVALID";
  attribute X_INTERFACE_INFO of in_data_B_14_TREADY : signal is "xilinx.com:interface:axis:1.0 in_data_B_14 TREADY";
  attribute X_INTERFACE_INFO of in_data_B_14_TVALID : signal is "xilinx.com:interface:axis:1.0 in_data_B_14 TVALID";
  attribute X_INTERFACE_INFO of in_data_B_15_TREADY : signal is "xilinx.com:interface:axis:1.0 in_data_B_15 TREADY";
  attribute X_INTERFACE_INFO of in_data_B_15_TVALID : signal is "xilinx.com:interface:axis:1.0 in_data_B_15 TVALID";
  attribute X_INTERFACE_INFO of in_data_B_1_TREADY : signal is "xilinx.com:interface:axis:1.0 in_data_B_1 TREADY";
  attribute X_INTERFACE_INFO of in_data_B_1_TVALID : signal is "xilinx.com:interface:axis:1.0 in_data_B_1 TVALID";
  attribute X_INTERFACE_INFO of in_data_B_2_TREADY : signal is "xilinx.com:interface:axis:1.0 in_data_B_2 TREADY";
  attribute X_INTERFACE_INFO of in_data_B_2_TVALID : signal is "xilinx.com:interface:axis:1.0 in_data_B_2 TVALID";
  attribute X_INTERFACE_INFO of in_data_B_3_TREADY : signal is "xilinx.com:interface:axis:1.0 in_data_B_3 TREADY";
  attribute X_INTERFACE_INFO of in_data_B_3_TVALID : signal is "xilinx.com:interface:axis:1.0 in_data_B_3 TVALID";
  attribute X_INTERFACE_INFO of in_data_B_4_TREADY : signal is "xilinx.com:interface:axis:1.0 in_data_B_4 TREADY";
  attribute X_INTERFACE_INFO of in_data_B_4_TVALID : signal is "xilinx.com:interface:axis:1.0 in_data_B_4 TVALID";
  attribute X_INTERFACE_INFO of in_data_B_5_TREADY : signal is "xilinx.com:interface:axis:1.0 in_data_B_5 TREADY";
  attribute X_INTERFACE_INFO of in_data_B_5_TVALID : signal is "xilinx.com:interface:axis:1.0 in_data_B_5 TVALID";
  attribute X_INTERFACE_INFO of in_data_B_6_TREADY : signal is "xilinx.com:interface:axis:1.0 in_data_B_6 TREADY";
  attribute X_INTERFACE_INFO of in_data_B_6_TVALID : signal is "xilinx.com:interface:axis:1.0 in_data_B_6 TVALID";
  attribute X_INTERFACE_INFO of in_data_B_7_TREADY : signal is "xilinx.com:interface:axis:1.0 in_data_B_7 TREADY";
  attribute X_INTERFACE_INFO of in_data_B_7_TVALID : signal is "xilinx.com:interface:axis:1.0 in_data_B_7 TVALID";
  attribute X_INTERFACE_INFO of in_data_B_8_TREADY : signal is "xilinx.com:interface:axis:1.0 in_data_B_8 TREADY";
  attribute X_INTERFACE_INFO of in_data_B_8_TVALID : signal is "xilinx.com:interface:axis:1.0 in_data_B_8 TVALID";
  attribute X_INTERFACE_INFO of in_data_B_9_TREADY : signal is "xilinx.com:interface:axis:1.0 in_data_B_9 TREADY";
  attribute X_INTERFACE_INFO of in_data_B_9_TVALID : signal is "xilinx.com:interface:axis:1.0 in_data_B_9 TVALID";
  attribute X_INTERFACE_INFO of interrupt : signal is "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT";
  attribute X_INTERFACE_PARAMETER of interrupt : signal is "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute X_INTERFACE_INFO of out_data_0_TREADY : signal is "xilinx.com:interface:axis:1.0 out_data_0 TREADY";
  attribute X_INTERFACE_INFO of out_data_0_TVALID : signal is "xilinx.com:interface:axis:1.0 out_data_0 TVALID";
  attribute X_INTERFACE_INFO of out_data_10_TREADY : signal is "xilinx.com:interface:axis:1.0 out_data_10 TREADY";
  attribute X_INTERFACE_INFO of out_data_10_TVALID : signal is "xilinx.com:interface:axis:1.0 out_data_10 TVALID";
  attribute X_INTERFACE_INFO of out_data_11_TREADY : signal is "xilinx.com:interface:axis:1.0 out_data_11 TREADY";
  attribute X_INTERFACE_INFO of out_data_11_TVALID : signal is "xilinx.com:interface:axis:1.0 out_data_11 TVALID";
  attribute X_INTERFACE_INFO of out_data_12_TREADY : signal is "xilinx.com:interface:axis:1.0 out_data_12 TREADY";
  attribute X_INTERFACE_INFO of out_data_12_TVALID : signal is "xilinx.com:interface:axis:1.0 out_data_12 TVALID";
  attribute X_INTERFACE_INFO of out_data_13_TREADY : signal is "xilinx.com:interface:axis:1.0 out_data_13 TREADY";
  attribute X_INTERFACE_INFO of out_data_13_TVALID : signal is "xilinx.com:interface:axis:1.0 out_data_13 TVALID";
  attribute X_INTERFACE_INFO of out_data_14_TREADY : signal is "xilinx.com:interface:axis:1.0 out_data_14 TREADY";
  attribute X_INTERFACE_INFO of out_data_14_TVALID : signal is "xilinx.com:interface:axis:1.0 out_data_14 TVALID";
  attribute X_INTERFACE_INFO of out_data_15_TREADY : signal is "xilinx.com:interface:axis:1.0 out_data_15 TREADY";
  attribute X_INTERFACE_INFO of out_data_15_TVALID : signal is "xilinx.com:interface:axis:1.0 out_data_15 TVALID";
  attribute X_INTERFACE_INFO of out_data_1_TREADY : signal is "xilinx.com:interface:axis:1.0 out_data_1 TREADY";
  attribute X_INTERFACE_INFO of out_data_1_TVALID : signal is "xilinx.com:interface:axis:1.0 out_data_1 TVALID";
  attribute X_INTERFACE_INFO of out_data_2_TREADY : signal is "xilinx.com:interface:axis:1.0 out_data_2 TREADY";
  attribute X_INTERFACE_INFO of out_data_2_TVALID : signal is "xilinx.com:interface:axis:1.0 out_data_2 TVALID";
  attribute X_INTERFACE_INFO of out_data_3_TREADY : signal is "xilinx.com:interface:axis:1.0 out_data_3 TREADY";
  attribute X_INTERFACE_INFO of out_data_3_TVALID : signal is "xilinx.com:interface:axis:1.0 out_data_3 TVALID";
  attribute X_INTERFACE_INFO of out_data_4_TREADY : signal is "xilinx.com:interface:axis:1.0 out_data_4 TREADY";
  attribute X_INTERFACE_INFO of out_data_4_TVALID : signal is "xilinx.com:interface:axis:1.0 out_data_4 TVALID";
  attribute X_INTERFACE_INFO of out_data_5_TREADY : signal is "xilinx.com:interface:axis:1.0 out_data_5 TREADY";
  attribute X_INTERFACE_INFO of out_data_5_TVALID : signal is "xilinx.com:interface:axis:1.0 out_data_5 TVALID";
  attribute X_INTERFACE_INFO of out_data_6_TREADY : signal is "xilinx.com:interface:axis:1.0 out_data_6 TREADY";
  attribute X_INTERFACE_INFO of out_data_6_TVALID : signal is "xilinx.com:interface:axis:1.0 out_data_6 TVALID";
  attribute X_INTERFACE_INFO of out_data_7_TREADY : signal is "xilinx.com:interface:axis:1.0 out_data_7 TREADY";
  attribute X_INTERFACE_INFO of out_data_7_TVALID : signal is "xilinx.com:interface:axis:1.0 out_data_7 TVALID";
  attribute X_INTERFACE_INFO of out_data_8_TREADY : signal is "xilinx.com:interface:axis:1.0 out_data_8 TREADY";
  attribute X_INTERFACE_INFO of out_data_8_TVALID : signal is "xilinx.com:interface:axis:1.0 out_data_8 TVALID";
  attribute X_INTERFACE_INFO of out_data_9_TREADY : signal is "xilinx.com:interface:axis:1.0 out_data_9 TREADY";
  attribute X_INTERFACE_INFO of out_data_9_TVALID : signal is "xilinx.com:interface:axis:1.0 out_data_9 TVALID";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_ARREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARREADY";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_ARVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARVALID";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_AWREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWREADY";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_AWVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWVALID";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_BREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BREADY";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_BVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BVALID";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_RREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_AXILiteS_RREADY : signal is "XIL_INTERFACENAME s_axi_AXILiteS, ADDR_WIDTH 5, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN vector_add_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_RVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RVALID";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_WREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WREADY";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_WVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WVALID";
  attribute X_INTERFACE_INFO of in_data_A_0_TDATA : signal is "xilinx.com:interface:axis:1.0 in_data_A_0 TDATA";
  attribute X_INTERFACE_INFO of in_data_A_0_TDEST : signal is "xilinx.com:interface:axis:1.0 in_data_A_0 TDEST";
  attribute X_INTERFACE_INFO of in_data_A_0_TID : signal is "xilinx.com:interface:axis:1.0 in_data_A_0 TID";
  attribute X_INTERFACE_PARAMETER of in_data_A_0_TID : signal is "XIL_INTERFACENAME in_data_A_0, TDATA_NUM_BYTES 4, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA undef, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN vector_add_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of in_data_A_0_TKEEP : signal is "xilinx.com:interface:axis:1.0 in_data_A_0 TKEEP";
  attribute X_INTERFACE_INFO of in_data_A_0_TLAST : signal is "xilinx.com:interface:axis:1.0 in_data_A_0 TLAST";
  attribute X_INTERFACE_INFO of in_data_A_0_TSTRB : signal is "xilinx.com:interface:axis:1.0 in_data_A_0 TSTRB";
  attribute X_INTERFACE_INFO of in_data_A_0_TUSER : signal is "xilinx.com:interface:axis:1.0 in_data_A_0 TUSER";
  attribute X_INTERFACE_INFO of in_data_A_10_TDATA : signal is "xilinx.com:interface:axis:1.0 in_data_A_10 TDATA";
  attribute X_INTERFACE_INFO of in_data_A_10_TDEST : signal is "xilinx.com:interface:axis:1.0 in_data_A_10 TDEST";
  attribute X_INTERFACE_INFO of in_data_A_10_TID : signal is "xilinx.com:interface:axis:1.0 in_data_A_10 TID";
  attribute X_INTERFACE_PARAMETER of in_data_A_10_TID : signal is "XIL_INTERFACENAME in_data_A_10, TDATA_NUM_BYTES 4, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA undef, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN vector_add_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of in_data_A_10_TKEEP : signal is "xilinx.com:interface:axis:1.0 in_data_A_10 TKEEP";
  attribute X_INTERFACE_INFO of in_data_A_10_TLAST : signal is "xilinx.com:interface:axis:1.0 in_data_A_10 TLAST";
  attribute X_INTERFACE_INFO of in_data_A_10_TSTRB : signal is "xilinx.com:interface:axis:1.0 in_data_A_10 TSTRB";
  attribute X_INTERFACE_INFO of in_data_A_10_TUSER : signal is "xilinx.com:interface:axis:1.0 in_data_A_10 TUSER";
  attribute X_INTERFACE_INFO of in_data_A_11_TDATA : signal is "xilinx.com:interface:axis:1.0 in_data_A_11 TDATA";
  attribute X_INTERFACE_INFO of in_data_A_11_TDEST : signal is "xilinx.com:interface:axis:1.0 in_data_A_11 TDEST";
  attribute X_INTERFACE_INFO of in_data_A_11_TID : signal is "xilinx.com:interface:axis:1.0 in_data_A_11 TID";
  attribute X_INTERFACE_PARAMETER of in_data_A_11_TID : signal is "XIL_INTERFACENAME in_data_A_11, TDATA_NUM_BYTES 4, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA undef, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN vector_add_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of in_data_A_11_TKEEP : signal is "xilinx.com:interface:axis:1.0 in_data_A_11 TKEEP";
  attribute X_INTERFACE_INFO of in_data_A_11_TLAST : signal is "xilinx.com:interface:axis:1.0 in_data_A_11 TLAST";
  attribute X_INTERFACE_INFO of in_data_A_11_TSTRB : signal is "xilinx.com:interface:axis:1.0 in_data_A_11 TSTRB";
  attribute X_INTERFACE_INFO of in_data_A_11_TUSER : signal is "xilinx.com:interface:axis:1.0 in_data_A_11 TUSER";
  attribute X_INTERFACE_INFO of in_data_A_12_TDATA : signal is "xilinx.com:interface:axis:1.0 in_data_A_12 TDATA";
  attribute X_INTERFACE_INFO of in_data_A_12_TDEST : signal is "xilinx.com:interface:axis:1.0 in_data_A_12 TDEST";
  attribute X_INTERFACE_INFO of in_data_A_12_TID : signal is "xilinx.com:interface:axis:1.0 in_data_A_12 TID";
  attribute X_INTERFACE_PARAMETER of in_data_A_12_TID : signal is "XIL_INTERFACENAME in_data_A_12, TDATA_NUM_BYTES 4, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA undef, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN vector_add_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of in_data_A_12_TKEEP : signal is "xilinx.com:interface:axis:1.0 in_data_A_12 TKEEP";
  attribute X_INTERFACE_INFO of in_data_A_12_TLAST : signal is "xilinx.com:interface:axis:1.0 in_data_A_12 TLAST";
  attribute X_INTERFACE_INFO of in_data_A_12_TSTRB : signal is "xilinx.com:interface:axis:1.0 in_data_A_12 TSTRB";
  attribute X_INTERFACE_INFO of in_data_A_12_TUSER : signal is "xilinx.com:interface:axis:1.0 in_data_A_12 TUSER";
  attribute X_INTERFACE_INFO of in_data_A_13_TDATA : signal is "xilinx.com:interface:axis:1.0 in_data_A_13 TDATA";
  attribute X_INTERFACE_INFO of in_data_A_13_TDEST : signal is "xilinx.com:interface:axis:1.0 in_data_A_13 TDEST";
  attribute X_INTERFACE_INFO of in_data_A_13_TID : signal is "xilinx.com:interface:axis:1.0 in_data_A_13 TID";
  attribute X_INTERFACE_PARAMETER of in_data_A_13_TID : signal is "XIL_INTERFACENAME in_data_A_13, TDATA_NUM_BYTES 4, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA undef, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN vector_add_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of in_data_A_13_TKEEP : signal is "xilinx.com:interface:axis:1.0 in_data_A_13 TKEEP";
  attribute X_INTERFACE_INFO of in_data_A_13_TLAST : signal is "xilinx.com:interface:axis:1.0 in_data_A_13 TLAST";
  attribute X_INTERFACE_INFO of in_data_A_13_TSTRB : signal is "xilinx.com:interface:axis:1.0 in_data_A_13 TSTRB";
  attribute X_INTERFACE_INFO of in_data_A_13_TUSER : signal is "xilinx.com:interface:axis:1.0 in_data_A_13 TUSER";
  attribute X_INTERFACE_INFO of in_data_A_14_TDATA : signal is "xilinx.com:interface:axis:1.0 in_data_A_14 TDATA";
  attribute X_INTERFACE_INFO of in_data_A_14_TDEST : signal is "xilinx.com:interface:axis:1.0 in_data_A_14 TDEST";
  attribute X_INTERFACE_INFO of in_data_A_14_TID : signal is "xilinx.com:interface:axis:1.0 in_data_A_14 TID";
  attribute X_INTERFACE_PARAMETER of in_data_A_14_TID : signal is "XIL_INTERFACENAME in_data_A_14, TDATA_NUM_BYTES 4, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA undef, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN vector_add_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of in_data_A_14_TKEEP : signal is "xilinx.com:interface:axis:1.0 in_data_A_14 TKEEP";
  attribute X_INTERFACE_INFO of in_data_A_14_TLAST : signal is "xilinx.com:interface:axis:1.0 in_data_A_14 TLAST";
  attribute X_INTERFACE_INFO of in_data_A_14_TSTRB : signal is "xilinx.com:interface:axis:1.0 in_data_A_14 TSTRB";
  attribute X_INTERFACE_INFO of in_data_A_14_TUSER : signal is "xilinx.com:interface:axis:1.0 in_data_A_14 TUSER";
  attribute X_INTERFACE_INFO of in_data_A_15_TDATA : signal is "xilinx.com:interface:axis:1.0 in_data_A_15 TDATA";
  attribute X_INTERFACE_INFO of in_data_A_15_TDEST : signal is "xilinx.com:interface:axis:1.0 in_data_A_15 TDEST";
  attribute X_INTERFACE_INFO of in_data_A_15_TID : signal is "xilinx.com:interface:axis:1.0 in_data_A_15 TID";
  attribute X_INTERFACE_PARAMETER of in_data_A_15_TID : signal is "XIL_INTERFACENAME in_data_A_15, TDATA_NUM_BYTES 4, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA undef, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN vector_add_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of in_data_A_15_TKEEP : signal is "xilinx.com:interface:axis:1.0 in_data_A_15 TKEEP";
  attribute X_INTERFACE_INFO of in_data_A_15_TLAST : signal is "xilinx.com:interface:axis:1.0 in_data_A_15 TLAST";
  attribute X_INTERFACE_INFO of in_data_A_15_TSTRB : signal is "xilinx.com:interface:axis:1.0 in_data_A_15 TSTRB";
  attribute X_INTERFACE_INFO of in_data_A_15_TUSER : signal is "xilinx.com:interface:axis:1.0 in_data_A_15 TUSER";
  attribute X_INTERFACE_INFO of in_data_A_1_TDATA : signal is "xilinx.com:interface:axis:1.0 in_data_A_1 TDATA";
  attribute X_INTERFACE_INFO of in_data_A_1_TDEST : signal is "xilinx.com:interface:axis:1.0 in_data_A_1 TDEST";
  attribute X_INTERFACE_INFO of in_data_A_1_TID : signal is "xilinx.com:interface:axis:1.0 in_data_A_1 TID";
  attribute X_INTERFACE_PARAMETER of in_data_A_1_TID : signal is "XIL_INTERFACENAME in_data_A_1, TDATA_NUM_BYTES 4, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA undef, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN vector_add_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of in_data_A_1_TKEEP : signal is "xilinx.com:interface:axis:1.0 in_data_A_1 TKEEP";
  attribute X_INTERFACE_INFO of in_data_A_1_TLAST : signal is "xilinx.com:interface:axis:1.0 in_data_A_1 TLAST";
  attribute X_INTERFACE_INFO of in_data_A_1_TSTRB : signal is "xilinx.com:interface:axis:1.0 in_data_A_1 TSTRB";
  attribute X_INTERFACE_INFO of in_data_A_1_TUSER : signal is "xilinx.com:interface:axis:1.0 in_data_A_1 TUSER";
  attribute X_INTERFACE_INFO of in_data_A_2_TDATA : signal is "xilinx.com:interface:axis:1.0 in_data_A_2 TDATA";
  attribute X_INTERFACE_INFO of in_data_A_2_TDEST : signal is "xilinx.com:interface:axis:1.0 in_data_A_2 TDEST";
  attribute X_INTERFACE_INFO of in_data_A_2_TID : signal is "xilinx.com:interface:axis:1.0 in_data_A_2 TID";
  attribute X_INTERFACE_PARAMETER of in_data_A_2_TID : signal is "XIL_INTERFACENAME in_data_A_2, TDATA_NUM_BYTES 4, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA undef, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN vector_add_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of in_data_A_2_TKEEP : signal is "xilinx.com:interface:axis:1.0 in_data_A_2 TKEEP";
  attribute X_INTERFACE_INFO of in_data_A_2_TLAST : signal is "xilinx.com:interface:axis:1.0 in_data_A_2 TLAST";
  attribute X_INTERFACE_INFO of in_data_A_2_TSTRB : signal is "xilinx.com:interface:axis:1.0 in_data_A_2 TSTRB";
  attribute X_INTERFACE_INFO of in_data_A_2_TUSER : signal is "xilinx.com:interface:axis:1.0 in_data_A_2 TUSER";
  attribute X_INTERFACE_INFO of in_data_A_3_TDATA : signal is "xilinx.com:interface:axis:1.0 in_data_A_3 TDATA";
  attribute X_INTERFACE_INFO of in_data_A_3_TDEST : signal is "xilinx.com:interface:axis:1.0 in_data_A_3 TDEST";
  attribute X_INTERFACE_INFO of in_data_A_3_TID : signal is "xilinx.com:interface:axis:1.0 in_data_A_3 TID";
  attribute X_INTERFACE_PARAMETER of in_data_A_3_TID : signal is "XIL_INTERFACENAME in_data_A_3, TDATA_NUM_BYTES 4, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA undef, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN vector_add_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of in_data_A_3_TKEEP : signal is "xilinx.com:interface:axis:1.0 in_data_A_3 TKEEP";
  attribute X_INTERFACE_INFO of in_data_A_3_TLAST : signal is "xilinx.com:interface:axis:1.0 in_data_A_3 TLAST";
  attribute X_INTERFACE_INFO of in_data_A_3_TSTRB : signal is "xilinx.com:interface:axis:1.0 in_data_A_3 TSTRB";
  attribute X_INTERFACE_INFO of in_data_A_3_TUSER : signal is "xilinx.com:interface:axis:1.0 in_data_A_3 TUSER";
  attribute X_INTERFACE_INFO of in_data_A_4_TDATA : signal is "xilinx.com:interface:axis:1.0 in_data_A_4 TDATA";
  attribute X_INTERFACE_INFO of in_data_A_4_TDEST : signal is "xilinx.com:interface:axis:1.0 in_data_A_4 TDEST";
  attribute X_INTERFACE_INFO of in_data_A_4_TID : signal is "xilinx.com:interface:axis:1.0 in_data_A_4 TID";
  attribute X_INTERFACE_PARAMETER of in_data_A_4_TID : signal is "XIL_INTERFACENAME in_data_A_4, TDATA_NUM_BYTES 4, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA undef, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN vector_add_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of in_data_A_4_TKEEP : signal is "xilinx.com:interface:axis:1.0 in_data_A_4 TKEEP";
  attribute X_INTERFACE_INFO of in_data_A_4_TLAST : signal is "xilinx.com:interface:axis:1.0 in_data_A_4 TLAST";
  attribute X_INTERFACE_INFO of in_data_A_4_TSTRB : signal is "xilinx.com:interface:axis:1.0 in_data_A_4 TSTRB";
  attribute X_INTERFACE_INFO of in_data_A_4_TUSER : signal is "xilinx.com:interface:axis:1.0 in_data_A_4 TUSER";
  attribute X_INTERFACE_INFO of in_data_A_5_TDATA : signal is "xilinx.com:interface:axis:1.0 in_data_A_5 TDATA";
  attribute X_INTERFACE_INFO of in_data_A_5_TDEST : signal is "xilinx.com:interface:axis:1.0 in_data_A_5 TDEST";
  attribute X_INTERFACE_INFO of in_data_A_5_TID : signal is "xilinx.com:interface:axis:1.0 in_data_A_5 TID";
  attribute X_INTERFACE_PARAMETER of in_data_A_5_TID : signal is "XIL_INTERFACENAME in_data_A_5, TDATA_NUM_BYTES 4, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA undef, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN vector_add_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of in_data_A_5_TKEEP : signal is "xilinx.com:interface:axis:1.0 in_data_A_5 TKEEP";
  attribute X_INTERFACE_INFO of in_data_A_5_TLAST : signal is "xilinx.com:interface:axis:1.0 in_data_A_5 TLAST";
  attribute X_INTERFACE_INFO of in_data_A_5_TSTRB : signal is "xilinx.com:interface:axis:1.0 in_data_A_5 TSTRB";
  attribute X_INTERFACE_INFO of in_data_A_5_TUSER : signal is "xilinx.com:interface:axis:1.0 in_data_A_5 TUSER";
  attribute X_INTERFACE_INFO of in_data_A_6_TDATA : signal is "xilinx.com:interface:axis:1.0 in_data_A_6 TDATA";
  attribute X_INTERFACE_INFO of in_data_A_6_TDEST : signal is "xilinx.com:interface:axis:1.0 in_data_A_6 TDEST";
  attribute X_INTERFACE_INFO of in_data_A_6_TID : signal is "xilinx.com:interface:axis:1.0 in_data_A_6 TID";
  attribute X_INTERFACE_PARAMETER of in_data_A_6_TID : signal is "XIL_INTERFACENAME in_data_A_6, TDATA_NUM_BYTES 4, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA undef, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN vector_add_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of in_data_A_6_TKEEP : signal is "xilinx.com:interface:axis:1.0 in_data_A_6 TKEEP";
  attribute X_INTERFACE_INFO of in_data_A_6_TLAST : signal is "xilinx.com:interface:axis:1.0 in_data_A_6 TLAST";
  attribute X_INTERFACE_INFO of in_data_A_6_TSTRB : signal is "xilinx.com:interface:axis:1.0 in_data_A_6 TSTRB";
  attribute X_INTERFACE_INFO of in_data_A_6_TUSER : signal is "xilinx.com:interface:axis:1.0 in_data_A_6 TUSER";
  attribute X_INTERFACE_INFO of in_data_A_7_TDATA : signal is "xilinx.com:interface:axis:1.0 in_data_A_7 TDATA";
  attribute X_INTERFACE_INFO of in_data_A_7_TDEST : signal is "xilinx.com:interface:axis:1.0 in_data_A_7 TDEST";
  attribute X_INTERFACE_INFO of in_data_A_7_TID : signal is "xilinx.com:interface:axis:1.0 in_data_A_7 TID";
  attribute X_INTERFACE_PARAMETER of in_data_A_7_TID : signal is "XIL_INTERFACENAME in_data_A_7, TDATA_NUM_BYTES 4, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA undef, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN vector_add_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of in_data_A_7_TKEEP : signal is "xilinx.com:interface:axis:1.0 in_data_A_7 TKEEP";
  attribute X_INTERFACE_INFO of in_data_A_7_TLAST : signal is "xilinx.com:interface:axis:1.0 in_data_A_7 TLAST";
  attribute X_INTERFACE_INFO of in_data_A_7_TSTRB : signal is "xilinx.com:interface:axis:1.0 in_data_A_7 TSTRB";
  attribute X_INTERFACE_INFO of in_data_A_7_TUSER : signal is "xilinx.com:interface:axis:1.0 in_data_A_7 TUSER";
  attribute X_INTERFACE_INFO of in_data_A_8_TDATA : signal is "xilinx.com:interface:axis:1.0 in_data_A_8 TDATA";
  attribute X_INTERFACE_INFO of in_data_A_8_TDEST : signal is "xilinx.com:interface:axis:1.0 in_data_A_8 TDEST";
  attribute X_INTERFACE_INFO of in_data_A_8_TID : signal is "xilinx.com:interface:axis:1.0 in_data_A_8 TID";
  attribute X_INTERFACE_PARAMETER of in_data_A_8_TID : signal is "XIL_INTERFACENAME in_data_A_8, TDATA_NUM_BYTES 4, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA undef, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN vector_add_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of in_data_A_8_TKEEP : signal is "xilinx.com:interface:axis:1.0 in_data_A_8 TKEEP";
  attribute X_INTERFACE_INFO of in_data_A_8_TLAST : signal is "xilinx.com:interface:axis:1.0 in_data_A_8 TLAST";
  attribute X_INTERFACE_INFO of in_data_A_8_TSTRB : signal is "xilinx.com:interface:axis:1.0 in_data_A_8 TSTRB";
  attribute X_INTERFACE_INFO of in_data_A_8_TUSER : signal is "xilinx.com:interface:axis:1.0 in_data_A_8 TUSER";
  attribute X_INTERFACE_INFO of in_data_A_9_TDATA : signal is "xilinx.com:interface:axis:1.0 in_data_A_9 TDATA";
  attribute X_INTERFACE_INFO of in_data_A_9_TDEST : signal is "xilinx.com:interface:axis:1.0 in_data_A_9 TDEST";
  attribute X_INTERFACE_INFO of in_data_A_9_TID : signal is "xilinx.com:interface:axis:1.0 in_data_A_9 TID";
  attribute X_INTERFACE_PARAMETER of in_data_A_9_TID : signal is "XIL_INTERFACENAME in_data_A_9, TDATA_NUM_BYTES 4, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA undef, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN vector_add_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of in_data_A_9_TKEEP : signal is "xilinx.com:interface:axis:1.0 in_data_A_9 TKEEP";
  attribute X_INTERFACE_INFO of in_data_A_9_TLAST : signal is "xilinx.com:interface:axis:1.0 in_data_A_9 TLAST";
  attribute X_INTERFACE_INFO of in_data_A_9_TSTRB : signal is "xilinx.com:interface:axis:1.0 in_data_A_9 TSTRB";
  attribute X_INTERFACE_INFO of in_data_A_9_TUSER : signal is "xilinx.com:interface:axis:1.0 in_data_A_9 TUSER";
  attribute X_INTERFACE_INFO of in_data_B_0_TDATA : signal is "xilinx.com:interface:axis:1.0 in_data_B_0 TDATA";
  attribute X_INTERFACE_INFO of in_data_B_0_TDEST : signal is "xilinx.com:interface:axis:1.0 in_data_B_0 TDEST";
  attribute X_INTERFACE_INFO of in_data_B_0_TID : signal is "xilinx.com:interface:axis:1.0 in_data_B_0 TID";
  attribute X_INTERFACE_PARAMETER of in_data_B_0_TID : signal is "XIL_INTERFACENAME in_data_B_0, TDATA_NUM_BYTES 4, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA undef, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN vector_add_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of in_data_B_0_TKEEP : signal is "xilinx.com:interface:axis:1.0 in_data_B_0 TKEEP";
  attribute X_INTERFACE_INFO of in_data_B_0_TLAST : signal is "xilinx.com:interface:axis:1.0 in_data_B_0 TLAST";
  attribute X_INTERFACE_INFO of in_data_B_0_TSTRB : signal is "xilinx.com:interface:axis:1.0 in_data_B_0 TSTRB";
  attribute X_INTERFACE_INFO of in_data_B_0_TUSER : signal is "xilinx.com:interface:axis:1.0 in_data_B_0 TUSER";
  attribute X_INTERFACE_INFO of in_data_B_10_TDATA : signal is "xilinx.com:interface:axis:1.0 in_data_B_10 TDATA";
  attribute X_INTERFACE_INFO of in_data_B_10_TDEST : signal is "xilinx.com:interface:axis:1.0 in_data_B_10 TDEST";
  attribute X_INTERFACE_INFO of in_data_B_10_TID : signal is "xilinx.com:interface:axis:1.0 in_data_B_10 TID";
  attribute X_INTERFACE_PARAMETER of in_data_B_10_TID : signal is "XIL_INTERFACENAME in_data_B_10, TDATA_NUM_BYTES 4, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA undef, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN vector_add_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of in_data_B_10_TKEEP : signal is "xilinx.com:interface:axis:1.0 in_data_B_10 TKEEP";
  attribute X_INTERFACE_INFO of in_data_B_10_TLAST : signal is "xilinx.com:interface:axis:1.0 in_data_B_10 TLAST";
  attribute X_INTERFACE_INFO of in_data_B_10_TSTRB : signal is "xilinx.com:interface:axis:1.0 in_data_B_10 TSTRB";
  attribute X_INTERFACE_INFO of in_data_B_10_TUSER : signal is "xilinx.com:interface:axis:1.0 in_data_B_10 TUSER";
  attribute X_INTERFACE_INFO of in_data_B_11_TDATA : signal is "xilinx.com:interface:axis:1.0 in_data_B_11 TDATA";
  attribute X_INTERFACE_INFO of in_data_B_11_TDEST : signal is "xilinx.com:interface:axis:1.0 in_data_B_11 TDEST";
  attribute X_INTERFACE_INFO of in_data_B_11_TID : signal is "xilinx.com:interface:axis:1.0 in_data_B_11 TID";
  attribute X_INTERFACE_PARAMETER of in_data_B_11_TID : signal is "XIL_INTERFACENAME in_data_B_11, TDATA_NUM_BYTES 4, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA undef, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN vector_add_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of in_data_B_11_TKEEP : signal is "xilinx.com:interface:axis:1.0 in_data_B_11 TKEEP";
  attribute X_INTERFACE_INFO of in_data_B_11_TLAST : signal is "xilinx.com:interface:axis:1.0 in_data_B_11 TLAST";
  attribute X_INTERFACE_INFO of in_data_B_11_TSTRB : signal is "xilinx.com:interface:axis:1.0 in_data_B_11 TSTRB";
  attribute X_INTERFACE_INFO of in_data_B_11_TUSER : signal is "xilinx.com:interface:axis:1.0 in_data_B_11 TUSER";
  attribute X_INTERFACE_INFO of in_data_B_12_TDATA : signal is "xilinx.com:interface:axis:1.0 in_data_B_12 TDATA";
  attribute X_INTERFACE_INFO of in_data_B_12_TDEST : signal is "xilinx.com:interface:axis:1.0 in_data_B_12 TDEST";
  attribute X_INTERFACE_INFO of in_data_B_12_TID : signal is "xilinx.com:interface:axis:1.0 in_data_B_12 TID";
  attribute X_INTERFACE_PARAMETER of in_data_B_12_TID : signal is "XIL_INTERFACENAME in_data_B_12, TDATA_NUM_BYTES 4, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA undef, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN vector_add_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of in_data_B_12_TKEEP : signal is "xilinx.com:interface:axis:1.0 in_data_B_12 TKEEP";
  attribute X_INTERFACE_INFO of in_data_B_12_TLAST : signal is "xilinx.com:interface:axis:1.0 in_data_B_12 TLAST";
  attribute X_INTERFACE_INFO of in_data_B_12_TSTRB : signal is "xilinx.com:interface:axis:1.0 in_data_B_12 TSTRB";
  attribute X_INTERFACE_INFO of in_data_B_12_TUSER : signal is "xilinx.com:interface:axis:1.0 in_data_B_12 TUSER";
  attribute X_INTERFACE_INFO of in_data_B_13_TDATA : signal is "xilinx.com:interface:axis:1.0 in_data_B_13 TDATA";
  attribute X_INTERFACE_INFO of in_data_B_13_TDEST : signal is "xilinx.com:interface:axis:1.0 in_data_B_13 TDEST";
  attribute X_INTERFACE_INFO of in_data_B_13_TID : signal is "xilinx.com:interface:axis:1.0 in_data_B_13 TID";
  attribute X_INTERFACE_PARAMETER of in_data_B_13_TID : signal is "XIL_INTERFACENAME in_data_B_13, TDATA_NUM_BYTES 4, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA undef, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN vector_add_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of in_data_B_13_TKEEP : signal is "xilinx.com:interface:axis:1.0 in_data_B_13 TKEEP";
  attribute X_INTERFACE_INFO of in_data_B_13_TLAST : signal is "xilinx.com:interface:axis:1.0 in_data_B_13 TLAST";
  attribute X_INTERFACE_INFO of in_data_B_13_TSTRB : signal is "xilinx.com:interface:axis:1.0 in_data_B_13 TSTRB";
  attribute X_INTERFACE_INFO of in_data_B_13_TUSER : signal is "xilinx.com:interface:axis:1.0 in_data_B_13 TUSER";
  attribute X_INTERFACE_INFO of in_data_B_14_TDATA : signal is "xilinx.com:interface:axis:1.0 in_data_B_14 TDATA";
  attribute X_INTERFACE_INFO of in_data_B_14_TDEST : signal is "xilinx.com:interface:axis:1.0 in_data_B_14 TDEST";
  attribute X_INTERFACE_INFO of in_data_B_14_TID : signal is "xilinx.com:interface:axis:1.0 in_data_B_14 TID";
  attribute X_INTERFACE_PARAMETER of in_data_B_14_TID : signal is "XIL_INTERFACENAME in_data_B_14, TDATA_NUM_BYTES 4, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA undef, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN vector_add_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of in_data_B_14_TKEEP : signal is "xilinx.com:interface:axis:1.0 in_data_B_14 TKEEP";
  attribute X_INTERFACE_INFO of in_data_B_14_TLAST : signal is "xilinx.com:interface:axis:1.0 in_data_B_14 TLAST";
  attribute X_INTERFACE_INFO of in_data_B_14_TSTRB : signal is "xilinx.com:interface:axis:1.0 in_data_B_14 TSTRB";
  attribute X_INTERFACE_INFO of in_data_B_14_TUSER : signal is "xilinx.com:interface:axis:1.0 in_data_B_14 TUSER";
  attribute X_INTERFACE_INFO of in_data_B_15_TDATA : signal is "xilinx.com:interface:axis:1.0 in_data_B_15 TDATA";
  attribute X_INTERFACE_INFO of in_data_B_15_TDEST : signal is "xilinx.com:interface:axis:1.0 in_data_B_15 TDEST";
  attribute X_INTERFACE_INFO of in_data_B_15_TID : signal is "xilinx.com:interface:axis:1.0 in_data_B_15 TID";
  attribute X_INTERFACE_PARAMETER of in_data_B_15_TID : signal is "XIL_INTERFACENAME in_data_B_15, TDATA_NUM_BYTES 4, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA undef, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN vector_add_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of in_data_B_15_TKEEP : signal is "xilinx.com:interface:axis:1.0 in_data_B_15 TKEEP";
  attribute X_INTERFACE_INFO of in_data_B_15_TLAST : signal is "xilinx.com:interface:axis:1.0 in_data_B_15 TLAST";
  attribute X_INTERFACE_INFO of in_data_B_15_TSTRB : signal is "xilinx.com:interface:axis:1.0 in_data_B_15 TSTRB";
  attribute X_INTERFACE_INFO of in_data_B_15_TUSER : signal is "xilinx.com:interface:axis:1.0 in_data_B_15 TUSER";
  attribute X_INTERFACE_INFO of in_data_B_1_TDATA : signal is "xilinx.com:interface:axis:1.0 in_data_B_1 TDATA";
  attribute X_INTERFACE_INFO of in_data_B_1_TDEST : signal is "xilinx.com:interface:axis:1.0 in_data_B_1 TDEST";
  attribute X_INTERFACE_INFO of in_data_B_1_TID : signal is "xilinx.com:interface:axis:1.0 in_data_B_1 TID";
  attribute X_INTERFACE_PARAMETER of in_data_B_1_TID : signal is "XIL_INTERFACENAME in_data_B_1, TDATA_NUM_BYTES 4, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA undef, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN vector_add_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of in_data_B_1_TKEEP : signal is "xilinx.com:interface:axis:1.0 in_data_B_1 TKEEP";
  attribute X_INTERFACE_INFO of in_data_B_1_TLAST : signal is "xilinx.com:interface:axis:1.0 in_data_B_1 TLAST";
  attribute X_INTERFACE_INFO of in_data_B_1_TSTRB : signal is "xilinx.com:interface:axis:1.0 in_data_B_1 TSTRB";
  attribute X_INTERFACE_INFO of in_data_B_1_TUSER : signal is "xilinx.com:interface:axis:1.0 in_data_B_1 TUSER";
  attribute X_INTERFACE_INFO of in_data_B_2_TDATA : signal is "xilinx.com:interface:axis:1.0 in_data_B_2 TDATA";
  attribute X_INTERFACE_INFO of in_data_B_2_TDEST : signal is "xilinx.com:interface:axis:1.0 in_data_B_2 TDEST";
  attribute X_INTERFACE_INFO of in_data_B_2_TID : signal is "xilinx.com:interface:axis:1.0 in_data_B_2 TID";
  attribute X_INTERFACE_PARAMETER of in_data_B_2_TID : signal is "XIL_INTERFACENAME in_data_B_2, TDATA_NUM_BYTES 4, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA undef, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN vector_add_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of in_data_B_2_TKEEP : signal is "xilinx.com:interface:axis:1.0 in_data_B_2 TKEEP";
  attribute X_INTERFACE_INFO of in_data_B_2_TLAST : signal is "xilinx.com:interface:axis:1.0 in_data_B_2 TLAST";
  attribute X_INTERFACE_INFO of in_data_B_2_TSTRB : signal is "xilinx.com:interface:axis:1.0 in_data_B_2 TSTRB";
  attribute X_INTERFACE_INFO of in_data_B_2_TUSER : signal is "xilinx.com:interface:axis:1.0 in_data_B_2 TUSER";
  attribute X_INTERFACE_INFO of in_data_B_3_TDATA : signal is "xilinx.com:interface:axis:1.0 in_data_B_3 TDATA";
  attribute X_INTERFACE_INFO of in_data_B_3_TDEST : signal is "xilinx.com:interface:axis:1.0 in_data_B_3 TDEST";
  attribute X_INTERFACE_INFO of in_data_B_3_TID : signal is "xilinx.com:interface:axis:1.0 in_data_B_3 TID";
  attribute X_INTERFACE_PARAMETER of in_data_B_3_TID : signal is "XIL_INTERFACENAME in_data_B_3, TDATA_NUM_BYTES 4, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA undef, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN vector_add_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of in_data_B_3_TKEEP : signal is "xilinx.com:interface:axis:1.0 in_data_B_3 TKEEP";
  attribute X_INTERFACE_INFO of in_data_B_3_TLAST : signal is "xilinx.com:interface:axis:1.0 in_data_B_3 TLAST";
  attribute X_INTERFACE_INFO of in_data_B_3_TSTRB : signal is "xilinx.com:interface:axis:1.0 in_data_B_3 TSTRB";
  attribute X_INTERFACE_INFO of in_data_B_3_TUSER : signal is "xilinx.com:interface:axis:1.0 in_data_B_3 TUSER";
  attribute X_INTERFACE_INFO of in_data_B_4_TDATA : signal is "xilinx.com:interface:axis:1.0 in_data_B_4 TDATA";
  attribute X_INTERFACE_INFO of in_data_B_4_TDEST : signal is "xilinx.com:interface:axis:1.0 in_data_B_4 TDEST";
  attribute X_INTERFACE_INFO of in_data_B_4_TID : signal is "xilinx.com:interface:axis:1.0 in_data_B_4 TID";
  attribute X_INTERFACE_PARAMETER of in_data_B_4_TID : signal is "XIL_INTERFACENAME in_data_B_4, TDATA_NUM_BYTES 4, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA undef, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN vector_add_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of in_data_B_4_TKEEP : signal is "xilinx.com:interface:axis:1.0 in_data_B_4 TKEEP";
  attribute X_INTERFACE_INFO of in_data_B_4_TLAST : signal is "xilinx.com:interface:axis:1.0 in_data_B_4 TLAST";
  attribute X_INTERFACE_INFO of in_data_B_4_TSTRB : signal is "xilinx.com:interface:axis:1.0 in_data_B_4 TSTRB";
  attribute X_INTERFACE_INFO of in_data_B_4_TUSER : signal is "xilinx.com:interface:axis:1.0 in_data_B_4 TUSER";
  attribute X_INTERFACE_INFO of in_data_B_5_TDATA : signal is "xilinx.com:interface:axis:1.0 in_data_B_5 TDATA";
  attribute X_INTERFACE_INFO of in_data_B_5_TDEST : signal is "xilinx.com:interface:axis:1.0 in_data_B_5 TDEST";
  attribute X_INTERFACE_INFO of in_data_B_5_TID : signal is "xilinx.com:interface:axis:1.0 in_data_B_5 TID";
  attribute X_INTERFACE_PARAMETER of in_data_B_5_TID : signal is "XIL_INTERFACENAME in_data_B_5, TDATA_NUM_BYTES 4, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA undef, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN vector_add_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of in_data_B_5_TKEEP : signal is "xilinx.com:interface:axis:1.0 in_data_B_5 TKEEP";
  attribute X_INTERFACE_INFO of in_data_B_5_TLAST : signal is "xilinx.com:interface:axis:1.0 in_data_B_5 TLAST";
  attribute X_INTERFACE_INFO of in_data_B_5_TSTRB : signal is "xilinx.com:interface:axis:1.0 in_data_B_5 TSTRB";
  attribute X_INTERFACE_INFO of in_data_B_5_TUSER : signal is "xilinx.com:interface:axis:1.0 in_data_B_5 TUSER";
  attribute X_INTERFACE_INFO of in_data_B_6_TDATA : signal is "xilinx.com:interface:axis:1.0 in_data_B_6 TDATA";
  attribute X_INTERFACE_INFO of in_data_B_6_TDEST : signal is "xilinx.com:interface:axis:1.0 in_data_B_6 TDEST";
  attribute X_INTERFACE_INFO of in_data_B_6_TID : signal is "xilinx.com:interface:axis:1.0 in_data_B_6 TID";
  attribute X_INTERFACE_PARAMETER of in_data_B_6_TID : signal is "XIL_INTERFACENAME in_data_B_6, TDATA_NUM_BYTES 4, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA undef, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN vector_add_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of in_data_B_6_TKEEP : signal is "xilinx.com:interface:axis:1.0 in_data_B_6 TKEEP";
  attribute X_INTERFACE_INFO of in_data_B_6_TLAST : signal is "xilinx.com:interface:axis:1.0 in_data_B_6 TLAST";
  attribute X_INTERFACE_INFO of in_data_B_6_TSTRB : signal is "xilinx.com:interface:axis:1.0 in_data_B_6 TSTRB";
  attribute X_INTERFACE_INFO of in_data_B_6_TUSER : signal is "xilinx.com:interface:axis:1.0 in_data_B_6 TUSER";
  attribute X_INTERFACE_INFO of in_data_B_7_TDATA : signal is "xilinx.com:interface:axis:1.0 in_data_B_7 TDATA";
  attribute X_INTERFACE_INFO of in_data_B_7_TDEST : signal is "xilinx.com:interface:axis:1.0 in_data_B_7 TDEST";
  attribute X_INTERFACE_INFO of in_data_B_7_TID : signal is "xilinx.com:interface:axis:1.0 in_data_B_7 TID";
  attribute X_INTERFACE_PARAMETER of in_data_B_7_TID : signal is "XIL_INTERFACENAME in_data_B_7, TDATA_NUM_BYTES 4, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA undef, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN vector_add_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of in_data_B_7_TKEEP : signal is "xilinx.com:interface:axis:1.0 in_data_B_7 TKEEP";
  attribute X_INTERFACE_INFO of in_data_B_7_TLAST : signal is "xilinx.com:interface:axis:1.0 in_data_B_7 TLAST";
  attribute X_INTERFACE_INFO of in_data_B_7_TSTRB : signal is "xilinx.com:interface:axis:1.0 in_data_B_7 TSTRB";
  attribute X_INTERFACE_INFO of in_data_B_7_TUSER : signal is "xilinx.com:interface:axis:1.0 in_data_B_7 TUSER";
  attribute X_INTERFACE_INFO of in_data_B_8_TDATA : signal is "xilinx.com:interface:axis:1.0 in_data_B_8 TDATA";
  attribute X_INTERFACE_INFO of in_data_B_8_TDEST : signal is "xilinx.com:interface:axis:1.0 in_data_B_8 TDEST";
  attribute X_INTERFACE_INFO of in_data_B_8_TID : signal is "xilinx.com:interface:axis:1.0 in_data_B_8 TID";
  attribute X_INTERFACE_PARAMETER of in_data_B_8_TID : signal is "XIL_INTERFACENAME in_data_B_8, TDATA_NUM_BYTES 4, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA undef, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN vector_add_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of in_data_B_8_TKEEP : signal is "xilinx.com:interface:axis:1.0 in_data_B_8 TKEEP";
  attribute X_INTERFACE_INFO of in_data_B_8_TLAST : signal is "xilinx.com:interface:axis:1.0 in_data_B_8 TLAST";
  attribute X_INTERFACE_INFO of in_data_B_8_TSTRB : signal is "xilinx.com:interface:axis:1.0 in_data_B_8 TSTRB";
  attribute X_INTERFACE_INFO of in_data_B_8_TUSER : signal is "xilinx.com:interface:axis:1.0 in_data_B_8 TUSER";
  attribute X_INTERFACE_INFO of in_data_B_9_TDATA : signal is "xilinx.com:interface:axis:1.0 in_data_B_9 TDATA";
  attribute X_INTERFACE_INFO of in_data_B_9_TDEST : signal is "xilinx.com:interface:axis:1.0 in_data_B_9 TDEST";
  attribute X_INTERFACE_INFO of in_data_B_9_TID : signal is "xilinx.com:interface:axis:1.0 in_data_B_9 TID";
  attribute X_INTERFACE_PARAMETER of in_data_B_9_TID : signal is "XIL_INTERFACENAME in_data_B_9, TDATA_NUM_BYTES 4, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA undef, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN vector_add_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of in_data_B_9_TKEEP : signal is "xilinx.com:interface:axis:1.0 in_data_B_9 TKEEP";
  attribute X_INTERFACE_INFO of in_data_B_9_TLAST : signal is "xilinx.com:interface:axis:1.0 in_data_B_9 TLAST";
  attribute X_INTERFACE_INFO of in_data_B_9_TSTRB : signal is "xilinx.com:interface:axis:1.0 in_data_B_9 TSTRB";
  attribute X_INTERFACE_INFO of in_data_B_9_TUSER : signal is "xilinx.com:interface:axis:1.0 in_data_B_9 TUSER";
  attribute X_INTERFACE_INFO of out_data_0_TDATA : signal is "xilinx.com:interface:axis:1.0 out_data_0 TDATA";
  attribute X_INTERFACE_INFO of out_data_0_TDEST : signal is "xilinx.com:interface:axis:1.0 out_data_0 TDEST";
  attribute X_INTERFACE_INFO of out_data_0_TID : signal is "xilinx.com:interface:axis:1.0 out_data_0 TID";
  attribute X_INTERFACE_PARAMETER of out_data_0_TID : signal is "XIL_INTERFACENAME out_data_0, TDATA_NUM_BYTES 4, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN vector_add_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of out_data_0_TKEEP : signal is "xilinx.com:interface:axis:1.0 out_data_0 TKEEP";
  attribute X_INTERFACE_INFO of out_data_0_TLAST : signal is "xilinx.com:interface:axis:1.0 out_data_0 TLAST";
  attribute X_INTERFACE_INFO of out_data_0_TSTRB : signal is "xilinx.com:interface:axis:1.0 out_data_0 TSTRB";
  attribute X_INTERFACE_INFO of out_data_0_TUSER : signal is "xilinx.com:interface:axis:1.0 out_data_0 TUSER";
  attribute X_INTERFACE_INFO of out_data_10_TDATA : signal is "xilinx.com:interface:axis:1.0 out_data_10 TDATA";
  attribute X_INTERFACE_INFO of out_data_10_TDEST : signal is "xilinx.com:interface:axis:1.0 out_data_10 TDEST";
  attribute X_INTERFACE_INFO of out_data_10_TID : signal is "xilinx.com:interface:axis:1.0 out_data_10 TID";
  attribute X_INTERFACE_PARAMETER of out_data_10_TID : signal is "XIL_INTERFACENAME out_data_10, TDATA_NUM_BYTES 4, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN vector_add_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of out_data_10_TKEEP : signal is "xilinx.com:interface:axis:1.0 out_data_10 TKEEP";
  attribute X_INTERFACE_INFO of out_data_10_TLAST : signal is "xilinx.com:interface:axis:1.0 out_data_10 TLAST";
  attribute X_INTERFACE_INFO of out_data_10_TSTRB : signal is "xilinx.com:interface:axis:1.0 out_data_10 TSTRB";
  attribute X_INTERFACE_INFO of out_data_10_TUSER : signal is "xilinx.com:interface:axis:1.0 out_data_10 TUSER";
  attribute X_INTERFACE_INFO of out_data_11_TDATA : signal is "xilinx.com:interface:axis:1.0 out_data_11 TDATA";
  attribute X_INTERFACE_INFO of out_data_11_TDEST : signal is "xilinx.com:interface:axis:1.0 out_data_11 TDEST";
  attribute X_INTERFACE_INFO of out_data_11_TID : signal is "xilinx.com:interface:axis:1.0 out_data_11 TID";
  attribute X_INTERFACE_PARAMETER of out_data_11_TID : signal is "XIL_INTERFACENAME out_data_11, TDATA_NUM_BYTES 4, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN vector_add_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of out_data_11_TKEEP : signal is "xilinx.com:interface:axis:1.0 out_data_11 TKEEP";
  attribute X_INTERFACE_INFO of out_data_11_TLAST : signal is "xilinx.com:interface:axis:1.0 out_data_11 TLAST";
  attribute X_INTERFACE_INFO of out_data_11_TSTRB : signal is "xilinx.com:interface:axis:1.0 out_data_11 TSTRB";
  attribute X_INTERFACE_INFO of out_data_11_TUSER : signal is "xilinx.com:interface:axis:1.0 out_data_11 TUSER";
  attribute X_INTERFACE_INFO of out_data_12_TDATA : signal is "xilinx.com:interface:axis:1.0 out_data_12 TDATA";
  attribute X_INTERFACE_INFO of out_data_12_TDEST : signal is "xilinx.com:interface:axis:1.0 out_data_12 TDEST";
  attribute X_INTERFACE_INFO of out_data_12_TID : signal is "xilinx.com:interface:axis:1.0 out_data_12 TID";
  attribute X_INTERFACE_PARAMETER of out_data_12_TID : signal is "XIL_INTERFACENAME out_data_12, TDATA_NUM_BYTES 4, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN vector_add_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of out_data_12_TKEEP : signal is "xilinx.com:interface:axis:1.0 out_data_12 TKEEP";
  attribute X_INTERFACE_INFO of out_data_12_TLAST : signal is "xilinx.com:interface:axis:1.0 out_data_12 TLAST";
  attribute X_INTERFACE_INFO of out_data_12_TSTRB : signal is "xilinx.com:interface:axis:1.0 out_data_12 TSTRB";
  attribute X_INTERFACE_INFO of out_data_12_TUSER : signal is "xilinx.com:interface:axis:1.0 out_data_12 TUSER";
  attribute X_INTERFACE_INFO of out_data_13_TDATA : signal is "xilinx.com:interface:axis:1.0 out_data_13 TDATA";
  attribute X_INTERFACE_INFO of out_data_13_TDEST : signal is "xilinx.com:interface:axis:1.0 out_data_13 TDEST";
  attribute X_INTERFACE_INFO of out_data_13_TID : signal is "xilinx.com:interface:axis:1.0 out_data_13 TID";
  attribute X_INTERFACE_PARAMETER of out_data_13_TID : signal is "XIL_INTERFACENAME out_data_13, TDATA_NUM_BYTES 4, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN vector_add_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of out_data_13_TKEEP : signal is "xilinx.com:interface:axis:1.0 out_data_13 TKEEP";
  attribute X_INTERFACE_INFO of out_data_13_TLAST : signal is "xilinx.com:interface:axis:1.0 out_data_13 TLAST";
  attribute X_INTERFACE_INFO of out_data_13_TSTRB : signal is "xilinx.com:interface:axis:1.0 out_data_13 TSTRB";
  attribute X_INTERFACE_INFO of out_data_13_TUSER : signal is "xilinx.com:interface:axis:1.0 out_data_13 TUSER";
  attribute X_INTERFACE_INFO of out_data_14_TDATA : signal is "xilinx.com:interface:axis:1.0 out_data_14 TDATA";
  attribute X_INTERFACE_INFO of out_data_14_TDEST : signal is "xilinx.com:interface:axis:1.0 out_data_14 TDEST";
  attribute X_INTERFACE_INFO of out_data_14_TID : signal is "xilinx.com:interface:axis:1.0 out_data_14 TID";
  attribute X_INTERFACE_PARAMETER of out_data_14_TID : signal is "XIL_INTERFACENAME out_data_14, TDATA_NUM_BYTES 4, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN vector_add_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of out_data_14_TKEEP : signal is "xilinx.com:interface:axis:1.0 out_data_14 TKEEP";
  attribute X_INTERFACE_INFO of out_data_14_TLAST : signal is "xilinx.com:interface:axis:1.0 out_data_14 TLAST";
  attribute X_INTERFACE_INFO of out_data_14_TSTRB : signal is "xilinx.com:interface:axis:1.0 out_data_14 TSTRB";
  attribute X_INTERFACE_INFO of out_data_14_TUSER : signal is "xilinx.com:interface:axis:1.0 out_data_14 TUSER";
  attribute X_INTERFACE_INFO of out_data_15_TDATA : signal is "xilinx.com:interface:axis:1.0 out_data_15 TDATA";
  attribute X_INTERFACE_INFO of out_data_15_TDEST : signal is "xilinx.com:interface:axis:1.0 out_data_15 TDEST";
  attribute X_INTERFACE_INFO of out_data_15_TID : signal is "xilinx.com:interface:axis:1.0 out_data_15 TID";
  attribute X_INTERFACE_PARAMETER of out_data_15_TID : signal is "XIL_INTERFACENAME out_data_15, TDATA_NUM_BYTES 4, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN vector_add_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of out_data_15_TKEEP : signal is "xilinx.com:interface:axis:1.0 out_data_15 TKEEP";
  attribute X_INTERFACE_INFO of out_data_15_TLAST : signal is "xilinx.com:interface:axis:1.0 out_data_15 TLAST";
  attribute X_INTERFACE_INFO of out_data_15_TSTRB : signal is "xilinx.com:interface:axis:1.0 out_data_15 TSTRB";
  attribute X_INTERFACE_INFO of out_data_15_TUSER : signal is "xilinx.com:interface:axis:1.0 out_data_15 TUSER";
  attribute X_INTERFACE_INFO of out_data_1_TDATA : signal is "xilinx.com:interface:axis:1.0 out_data_1 TDATA";
  attribute X_INTERFACE_INFO of out_data_1_TDEST : signal is "xilinx.com:interface:axis:1.0 out_data_1 TDEST";
  attribute X_INTERFACE_INFO of out_data_1_TID : signal is "xilinx.com:interface:axis:1.0 out_data_1 TID";
  attribute X_INTERFACE_PARAMETER of out_data_1_TID : signal is "XIL_INTERFACENAME out_data_1, TDATA_NUM_BYTES 4, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN vector_add_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of out_data_1_TKEEP : signal is "xilinx.com:interface:axis:1.0 out_data_1 TKEEP";
  attribute X_INTERFACE_INFO of out_data_1_TLAST : signal is "xilinx.com:interface:axis:1.0 out_data_1 TLAST";
  attribute X_INTERFACE_INFO of out_data_1_TSTRB : signal is "xilinx.com:interface:axis:1.0 out_data_1 TSTRB";
  attribute X_INTERFACE_INFO of out_data_1_TUSER : signal is "xilinx.com:interface:axis:1.0 out_data_1 TUSER";
  attribute X_INTERFACE_INFO of out_data_2_TDATA : signal is "xilinx.com:interface:axis:1.0 out_data_2 TDATA";
  attribute X_INTERFACE_INFO of out_data_2_TDEST : signal is "xilinx.com:interface:axis:1.0 out_data_2 TDEST";
  attribute X_INTERFACE_INFO of out_data_2_TID : signal is "xilinx.com:interface:axis:1.0 out_data_2 TID";
  attribute X_INTERFACE_PARAMETER of out_data_2_TID : signal is "XIL_INTERFACENAME out_data_2, TDATA_NUM_BYTES 4, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN vector_add_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of out_data_2_TKEEP : signal is "xilinx.com:interface:axis:1.0 out_data_2 TKEEP";
  attribute X_INTERFACE_INFO of out_data_2_TLAST : signal is "xilinx.com:interface:axis:1.0 out_data_2 TLAST";
  attribute X_INTERFACE_INFO of out_data_2_TSTRB : signal is "xilinx.com:interface:axis:1.0 out_data_2 TSTRB";
  attribute X_INTERFACE_INFO of out_data_2_TUSER : signal is "xilinx.com:interface:axis:1.0 out_data_2 TUSER";
  attribute X_INTERFACE_INFO of out_data_3_TDATA : signal is "xilinx.com:interface:axis:1.0 out_data_3 TDATA";
  attribute X_INTERFACE_INFO of out_data_3_TDEST : signal is "xilinx.com:interface:axis:1.0 out_data_3 TDEST";
  attribute X_INTERFACE_INFO of out_data_3_TID : signal is "xilinx.com:interface:axis:1.0 out_data_3 TID";
  attribute X_INTERFACE_PARAMETER of out_data_3_TID : signal is "XIL_INTERFACENAME out_data_3, TDATA_NUM_BYTES 4, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN vector_add_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of out_data_3_TKEEP : signal is "xilinx.com:interface:axis:1.0 out_data_3 TKEEP";
  attribute X_INTERFACE_INFO of out_data_3_TLAST : signal is "xilinx.com:interface:axis:1.0 out_data_3 TLAST";
  attribute X_INTERFACE_INFO of out_data_3_TSTRB : signal is "xilinx.com:interface:axis:1.0 out_data_3 TSTRB";
  attribute X_INTERFACE_INFO of out_data_3_TUSER : signal is "xilinx.com:interface:axis:1.0 out_data_3 TUSER";
  attribute X_INTERFACE_INFO of out_data_4_TDATA : signal is "xilinx.com:interface:axis:1.0 out_data_4 TDATA";
  attribute X_INTERFACE_INFO of out_data_4_TDEST : signal is "xilinx.com:interface:axis:1.0 out_data_4 TDEST";
  attribute X_INTERFACE_INFO of out_data_4_TID : signal is "xilinx.com:interface:axis:1.0 out_data_4 TID";
  attribute X_INTERFACE_PARAMETER of out_data_4_TID : signal is "XIL_INTERFACENAME out_data_4, TDATA_NUM_BYTES 4, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN vector_add_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of out_data_4_TKEEP : signal is "xilinx.com:interface:axis:1.0 out_data_4 TKEEP";
  attribute X_INTERFACE_INFO of out_data_4_TLAST : signal is "xilinx.com:interface:axis:1.0 out_data_4 TLAST";
  attribute X_INTERFACE_INFO of out_data_4_TSTRB : signal is "xilinx.com:interface:axis:1.0 out_data_4 TSTRB";
  attribute X_INTERFACE_INFO of out_data_4_TUSER : signal is "xilinx.com:interface:axis:1.0 out_data_4 TUSER";
  attribute X_INTERFACE_INFO of out_data_5_TDATA : signal is "xilinx.com:interface:axis:1.0 out_data_5 TDATA";
  attribute X_INTERFACE_INFO of out_data_5_TDEST : signal is "xilinx.com:interface:axis:1.0 out_data_5 TDEST";
  attribute X_INTERFACE_INFO of out_data_5_TID : signal is "xilinx.com:interface:axis:1.0 out_data_5 TID";
  attribute X_INTERFACE_PARAMETER of out_data_5_TID : signal is "XIL_INTERFACENAME out_data_5, TDATA_NUM_BYTES 4, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN vector_add_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of out_data_5_TKEEP : signal is "xilinx.com:interface:axis:1.0 out_data_5 TKEEP";
  attribute X_INTERFACE_INFO of out_data_5_TLAST : signal is "xilinx.com:interface:axis:1.0 out_data_5 TLAST";
  attribute X_INTERFACE_INFO of out_data_5_TSTRB : signal is "xilinx.com:interface:axis:1.0 out_data_5 TSTRB";
  attribute X_INTERFACE_INFO of out_data_5_TUSER : signal is "xilinx.com:interface:axis:1.0 out_data_5 TUSER";
  attribute X_INTERFACE_INFO of out_data_6_TDATA : signal is "xilinx.com:interface:axis:1.0 out_data_6 TDATA";
  attribute X_INTERFACE_INFO of out_data_6_TDEST : signal is "xilinx.com:interface:axis:1.0 out_data_6 TDEST";
  attribute X_INTERFACE_INFO of out_data_6_TID : signal is "xilinx.com:interface:axis:1.0 out_data_6 TID";
  attribute X_INTERFACE_PARAMETER of out_data_6_TID : signal is "XIL_INTERFACENAME out_data_6, TDATA_NUM_BYTES 4, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN vector_add_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of out_data_6_TKEEP : signal is "xilinx.com:interface:axis:1.0 out_data_6 TKEEP";
  attribute X_INTERFACE_INFO of out_data_6_TLAST : signal is "xilinx.com:interface:axis:1.0 out_data_6 TLAST";
  attribute X_INTERFACE_INFO of out_data_6_TSTRB : signal is "xilinx.com:interface:axis:1.0 out_data_6 TSTRB";
  attribute X_INTERFACE_INFO of out_data_6_TUSER : signal is "xilinx.com:interface:axis:1.0 out_data_6 TUSER";
  attribute X_INTERFACE_INFO of out_data_7_TDATA : signal is "xilinx.com:interface:axis:1.0 out_data_7 TDATA";
  attribute X_INTERFACE_INFO of out_data_7_TDEST : signal is "xilinx.com:interface:axis:1.0 out_data_7 TDEST";
  attribute X_INTERFACE_INFO of out_data_7_TID : signal is "xilinx.com:interface:axis:1.0 out_data_7 TID";
  attribute X_INTERFACE_PARAMETER of out_data_7_TID : signal is "XIL_INTERFACENAME out_data_7, TDATA_NUM_BYTES 4, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN vector_add_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of out_data_7_TKEEP : signal is "xilinx.com:interface:axis:1.0 out_data_7 TKEEP";
  attribute X_INTERFACE_INFO of out_data_7_TLAST : signal is "xilinx.com:interface:axis:1.0 out_data_7 TLAST";
  attribute X_INTERFACE_INFO of out_data_7_TSTRB : signal is "xilinx.com:interface:axis:1.0 out_data_7 TSTRB";
  attribute X_INTERFACE_INFO of out_data_7_TUSER : signal is "xilinx.com:interface:axis:1.0 out_data_7 TUSER";
  attribute X_INTERFACE_INFO of out_data_8_TDATA : signal is "xilinx.com:interface:axis:1.0 out_data_8 TDATA";
  attribute X_INTERFACE_INFO of out_data_8_TDEST : signal is "xilinx.com:interface:axis:1.0 out_data_8 TDEST";
  attribute X_INTERFACE_INFO of out_data_8_TID : signal is "xilinx.com:interface:axis:1.0 out_data_8 TID";
  attribute X_INTERFACE_PARAMETER of out_data_8_TID : signal is "XIL_INTERFACENAME out_data_8, TDATA_NUM_BYTES 4, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN vector_add_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of out_data_8_TKEEP : signal is "xilinx.com:interface:axis:1.0 out_data_8 TKEEP";
  attribute X_INTERFACE_INFO of out_data_8_TLAST : signal is "xilinx.com:interface:axis:1.0 out_data_8 TLAST";
  attribute X_INTERFACE_INFO of out_data_8_TSTRB : signal is "xilinx.com:interface:axis:1.0 out_data_8 TSTRB";
  attribute X_INTERFACE_INFO of out_data_8_TUSER : signal is "xilinx.com:interface:axis:1.0 out_data_8 TUSER";
  attribute X_INTERFACE_INFO of out_data_9_TDATA : signal is "xilinx.com:interface:axis:1.0 out_data_9 TDATA";
  attribute X_INTERFACE_INFO of out_data_9_TDEST : signal is "xilinx.com:interface:axis:1.0 out_data_9 TDEST";
  attribute X_INTERFACE_INFO of out_data_9_TID : signal is "xilinx.com:interface:axis:1.0 out_data_9 TID";
  attribute X_INTERFACE_PARAMETER of out_data_9_TID : signal is "XIL_INTERFACENAME out_data_9, TDATA_NUM_BYTES 4, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN vector_add_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of out_data_9_TKEEP : signal is "xilinx.com:interface:axis:1.0 out_data_9 TKEEP";
  attribute X_INTERFACE_INFO of out_data_9_TLAST : signal is "xilinx.com:interface:axis:1.0 out_data_9 TLAST";
  attribute X_INTERFACE_INFO of out_data_9_TSTRB : signal is "xilinx.com:interface:axis:1.0 out_data_9 TSTRB";
  attribute X_INTERFACE_INFO of out_data_9_TUSER : signal is "xilinx.com:interface:axis:1.0 out_data_9 TUSER";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_ARADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARADDR";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_AWADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWADDR";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_BRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BRESP";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_RDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RDATA";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_RRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RRESP";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_WDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WDATA";
  attribute X_INTERFACE_INFO of s_axi_AXILiteS_WSTRB : signal is "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WSTRB";
begin
inst: entity work.vector_add_1_mult_constant_0_0_mult_constant
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in_data_A_0_TDATA(31 downto 0) => in_data_A_0_TDATA(31 downto 0),
      in_data_A_0_TDEST(0) => in_data_A_0_TDEST(0),
      in_data_A_0_TID(0) => in_data_A_0_TID(0),
      in_data_A_0_TKEEP(3 downto 0) => in_data_A_0_TKEEP(3 downto 0),
      in_data_A_0_TLAST(0) => in_data_A_0_TLAST(0),
      in_data_A_0_TREADY => in_data_A_0_TREADY,
      in_data_A_0_TSTRB(3 downto 0) => in_data_A_0_TSTRB(3 downto 0),
      in_data_A_0_TUSER(0) => in_data_A_0_TUSER(0),
      in_data_A_0_TVALID => in_data_A_0_TVALID,
      in_data_A_10_TDATA(31 downto 0) => in_data_A_10_TDATA(31 downto 0),
      in_data_A_10_TDEST(0) => in_data_A_10_TDEST(0),
      in_data_A_10_TID(0) => in_data_A_10_TID(0),
      in_data_A_10_TKEEP(3 downto 0) => in_data_A_10_TKEEP(3 downto 0),
      in_data_A_10_TLAST(0) => in_data_A_10_TLAST(0),
      in_data_A_10_TREADY => in_data_A_10_TREADY,
      in_data_A_10_TSTRB(3 downto 0) => in_data_A_10_TSTRB(3 downto 0),
      in_data_A_10_TUSER(0) => in_data_A_10_TUSER(0),
      in_data_A_10_TVALID => in_data_A_10_TVALID,
      in_data_A_11_TDATA(31 downto 0) => in_data_A_11_TDATA(31 downto 0),
      in_data_A_11_TDEST(0) => in_data_A_11_TDEST(0),
      in_data_A_11_TID(0) => in_data_A_11_TID(0),
      in_data_A_11_TKEEP(3 downto 0) => in_data_A_11_TKEEP(3 downto 0),
      in_data_A_11_TLAST(0) => in_data_A_11_TLAST(0),
      in_data_A_11_TREADY => in_data_A_11_TREADY,
      in_data_A_11_TSTRB(3 downto 0) => in_data_A_11_TSTRB(3 downto 0),
      in_data_A_11_TUSER(0) => in_data_A_11_TUSER(0),
      in_data_A_11_TVALID => in_data_A_11_TVALID,
      in_data_A_12_TDATA(31 downto 0) => in_data_A_12_TDATA(31 downto 0),
      in_data_A_12_TDEST(0) => in_data_A_12_TDEST(0),
      in_data_A_12_TID(0) => in_data_A_12_TID(0),
      in_data_A_12_TKEEP(3 downto 0) => in_data_A_12_TKEEP(3 downto 0),
      in_data_A_12_TLAST(0) => in_data_A_12_TLAST(0),
      in_data_A_12_TREADY => in_data_A_12_TREADY,
      in_data_A_12_TSTRB(3 downto 0) => in_data_A_12_TSTRB(3 downto 0),
      in_data_A_12_TUSER(0) => in_data_A_12_TUSER(0),
      in_data_A_12_TVALID => in_data_A_12_TVALID,
      in_data_A_13_TDATA(31 downto 0) => in_data_A_13_TDATA(31 downto 0),
      in_data_A_13_TDEST(0) => in_data_A_13_TDEST(0),
      in_data_A_13_TID(0) => in_data_A_13_TID(0),
      in_data_A_13_TKEEP(3 downto 0) => in_data_A_13_TKEEP(3 downto 0),
      in_data_A_13_TLAST(0) => in_data_A_13_TLAST(0),
      in_data_A_13_TREADY => in_data_A_13_TREADY,
      in_data_A_13_TSTRB(3 downto 0) => in_data_A_13_TSTRB(3 downto 0),
      in_data_A_13_TUSER(0) => in_data_A_13_TUSER(0),
      in_data_A_13_TVALID => in_data_A_13_TVALID,
      in_data_A_14_TDATA(31 downto 0) => in_data_A_14_TDATA(31 downto 0),
      in_data_A_14_TDEST(0) => in_data_A_14_TDEST(0),
      in_data_A_14_TID(0) => in_data_A_14_TID(0),
      in_data_A_14_TKEEP(3 downto 0) => in_data_A_14_TKEEP(3 downto 0),
      in_data_A_14_TLAST(0) => in_data_A_14_TLAST(0),
      in_data_A_14_TREADY => in_data_A_14_TREADY,
      in_data_A_14_TSTRB(3 downto 0) => in_data_A_14_TSTRB(3 downto 0),
      in_data_A_14_TUSER(0) => in_data_A_14_TUSER(0),
      in_data_A_14_TVALID => in_data_A_14_TVALID,
      in_data_A_15_TDATA(31 downto 0) => in_data_A_15_TDATA(31 downto 0),
      in_data_A_15_TDEST(0) => in_data_A_15_TDEST(0),
      in_data_A_15_TID(0) => in_data_A_15_TID(0),
      in_data_A_15_TKEEP(3 downto 0) => in_data_A_15_TKEEP(3 downto 0),
      in_data_A_15_TLAST(0) => in_data_A_15_TLAST(0),
      in_data_A_15_TREADY => in_data_A_15_TREADY,
      in_data_A_15_TSTRB(3 downto 0) => in_data_A_15_TSTRB(3 downto 0),
      in_data_A_15_TUSER(0) => in_data_A_15_TUSER(0),
      in_data_A_15_TVALID => in_data_A_15_TVALID,
      in_data_A_1_TDATA(31 downto 0) => in_data_A_1_TDATA(31 downto 0),
      in_data_A_1_TDEST(0) => in_data_A_1_TDEST(0),
      in_data_A_1_TID(0) => in_data_A_1_TID(0),
      in_data_A_1_TKEEP(3 downto 0) => in_data_A_1_TKEEP(3 downto 0),
      in_data_A_1_TLAST(0) => in_data_A_1_TLAST(0),
      in_data_A_1_TREADY => in_data_A_1_TREADY,
      in_data_A_1_TSTRB(3 downto 0) => in_data_A_1_TSTRB(3 downto 0),
      in_data_A_1_TUSER(0) => in_data_A_1_TUSER(0),
      in_data_A_1_TVALID => in_data_A_1_TVALID,
      in_data_A_2_TDATA(31 downto 0) => in_data_A_2_TDATA(31 downto 0),
      in_data_A_2_TDEST(0) => in_data_A_2_TDEST(0),
      in_data_A_2_TID(0) => in_data_A_2_TID(0),
      in_data_A_2_TKEEP(3 downto 0) => in_data_A_2_TKEEP(3 downto 0),
      in_data_A_2_TLAST(0) => in_data_A_2_TLAST(0),
      in_data_A_2_TREADY => in_data_A_2_TREADY,
      in_data_A_2_TSTRB(3 downto 0) => in_data_A_2_TSTRB(3 downto 0),
      in_data_A_2_TUSER(0) => in_data_A_2_TUSER(0),
      in_data_A_2_TVALID => in_data_A_2_TVALID,
      in_data_A_3_TDATA(31 downto 0) => in_data_A_3_TDATA(31 downto 0),
      in_data_A_3_TDEST(0) => in_data_A_3_TDEST(0),
      in_data_A_3_TID(0) => in_data_A_3_TID(0),
      in_data_A_3_TKEEP(3 downto 0) => in_data_A_3_TKEEP(3 downto 0),
      in_data_A_3_TLAST(0) => in_data_A_3_TLAST(0),
      in_data_A_3_TREADY => in_data_A_3_TREADY,
      in_data_A_3_TSTRB(3 downto 0) => in_data_A_3_TSTRB(3 downto 0),
      in_data_A_3_TUSER(0) => in_data_A_3_TUSER(0),
      in_data_A_3_TVALID => in_data_A_3_TVALID,
      in_data_A_4_TDATA(31 downto 0) => in_data_A_4_TDATA(31 downto 0),
      in_data_A_4_TDEST(0) => in_data_A_4_TDEST(0),
      in_data_A_4_TID(0) => in_data_A_4_TID(0),
      in_data_A_4_TKEEP(3 downto 0) => in_data_A_4_TKEEP(3 downto 0),
      in_data_A_4_TLAST(0) => in_data_A_4_TLAST(0),
      in_data_A_4_TREADY => in_data_A_4_TREADY,
      in_data_A_4_TSTRB(3 downto 0) => in_data_A_4_TSTRB(3 downto 0),
      in_data_A_4_TUSER(0) => in_data_A_4_TUSER(0),
      in_data_A_4_TVALID => in_data_A_4_TVALID,
      in_data_A_5_TDATA(31 downto 0) => in_data_A_5_TDATA(31 downto 0),
      in_data_A_5_TDEST(0) => in_data_A_5_TDEST(0),
      in_data_A_5_TID(0) => in_data_A_5_TID(0),
      in_data_A_5_TKEEP(3 downto 0) => in_data_A_5_TKEEP(3 downto 0),
      in_data_A_5_TLAST(0) => in_data_A_5_TLAST(0),
      in_data_A_5_TREADY => in_data_A_5_TREADY,
      in_data_A_5_TSTRB(3 downto 0) => in_data_A_5_TSTRB(3 downto 0),
      in_data_A_5_TUSER(0) => in_data_A_5_TUSER(0),
      in_data_A_5_TVALID => in_data_A_5_TVALID,
      in_data_A_6_TDATA(31 downto 0) => in_data_A_6_TDATA(31 downto 0),
      in_data_A_6_TDEST(0) => in_data_A_6_TDEST(0),
      in_data_A_6_TID(0) => in_data_A_6_TID(0),
      in_data_A_6_TKEEP(3 downto 0) => in_data_A_6_TKEEP(3 downto 0),
      in_data_A_6_TLAST(0) => in_data_A_6_TLAST(0),
      in_data_A_6_TREADY => in_data_A_6_TREADY,
      in_data_A_6_TSTRB(3 downto 0) => in_data_A_6_TSTRB(3 downto 0),
      in_data_A_6_TUSER(0) => in_data_A_6_TUSER(0),
      in_data_A_6_TVALID => in_data_A_6_TVALID,
      in_data_A_7_TDATA(31 downto 0) => in_data_A_7_TDATA(31 downto 0),
      in_data_A_7_TDEST(0) => in_data_A_7_TDEST(0),
      in_data_A_7_TID(0) => in_data_A_7_TID(0),
      in_data_A_7_TKEEP(3 downto 0) => in_data_A_7_TKEEP(3 downto 0),
      in_data_A_7_TLAST(0) => in_data_A_7_TLAST(0),
      in_data_A_7_TREADY => in_data_A_7_TREADY,
      in_data_A_7_TSTRB(3 downto 0) => in_data_A_7_TSTRB(3 downto 0),
      in_data_A_7_TUSER(0) => in_data_A_7_TUSER(0),
      in_data_A_7_TVALID => in_data_A_7_TVALID,
      in_data_A_8_TDATA(31 downto 0) => in_data_A_8_TDATA(31 downto 0),
      in_data_A_8_TDEST(0) => in_data_A_8_TDEST(0),
      in_data_A_8_TID(0) => in_data_A_8_TID(0),
      in_data_A_8_TKEEP(3 downto 0) => in_data_A_8_TKEEP(3 downto 0),
      in_data_A_8_TLAST(0) => in_data_A_8_TLAST(0),
      in_data_A_8_TREADY => in_data_A_8_TREADY,
      in_data_A_8_TSTRB(3 downto 0) => in_data_A_8_TSTRB(3 downto 0),
      in_data_A_8_TUSER(0) => in_data_A_8_TUSER(0),
      in_data_A_8_TVALID => in_data_A_8_TVALID,
      in_data_A_9_TDATA(31 downto 0) => in_data_A_9_TDATA(31 downto 0),
      in_data_A_9_TDEST(0) => in_data_A_9_TDEST(0),
      in_data_A_9_TID(0) => in_data_A_9_TID(0),
      in_data_A_9_TKEEP(3 downto 0) => in_data_A_9_TKEEP(3 downto 0),
      in_data_A_9_TLAST(0) => in_data_A_9_TLAST(0),
      in_data_A_9_TREADY => in_data_A_9_TREADY,
      in_data_A_9_TSTRB(3 downto 0) => in_data_A_9_TSTRB(3 downto 0),
      in_data_A_9_TUSER(0) => in_data_A_9_TUSER(0),
      in_data_A_9_TVALID => in_data_A_9_TVALID,
      in_data_B_0_TDATA(31 downto 0) => in_data_B_0_TDATA(31 downto 0),
      in_data_B_0_TDEST(0) => in_data_B_0_TDEST(0),
      in_data_B_0_TID(0) => in_data_B_0_TID(0),
      in_data_B_0_TKEEP(3 downto 0) => in_data_B_0_TKEEP(3 downto 0),
      in_data_B_0_TLAST(0) => in_data_B_0_TLAST(0),
      in_data_B_0_TREADY => in_data_B_0_TREADY,
      in_data_B_0_TSTRB(3 downto 0) => in_data_B_0_TSTRB(3 downto 0),
      in_data_B_0_TUSER(0) => in_data_B_0_TUSER(0),
      in_data_B_0_TVALID => in_data_B_0_TVALID,
      in_data_B_10_TDATA(31 downto 0) => in_data_B_10_TDATA(31 downto 0),
      in_data_B_10_TDEST(0) => in_data_B_10_TDEST(0),
      in_data_B_10_TID(0) => in_data_B_10_TID(0),
      in_data_B_10_TKEEP(3 downto 0) => in_data_B_10_TKEEP(3 downto 0),
      in_data_B_10_TLAST(0) => in_data_B_10_TLAST(0),
      in_data_B_10_TREADY => in_data_B_10_TREADY,
      in_data_B_10_TSTRB(3 downto 0) => in_data_B_10_TSTRB(3 downto 0),
      in_data_B_10_TUSER(0) => in_data_B_10_TUSER(0),
      in_data_B_10_TVALID => in_data_B_10_TVALID,
      in_data_B_11_TDATA(31 downto 0) => in_data_B_11_TDATA(31 downto 0),
      in_data_B_11_TDEST(0) => in_data_B_11_TDEST(0),
      in_data_B_11_TID(0) => in_data_B_11_TID(0),
      in_data_B_11_TKEEP(3 downto 0) => in_data_B_11_TKEEP(3 downto 0),
      in_data_B_11_TLAST(0) => in_data_B_11_TLAST(0),
      in_data_B_11_TREADY => in_data_B_11_TREADY,
      in_data_B_11_TSTRB(3 downto 0) => in_data_B_11_TSTRB(3 downto 0),
      in_data_B_11_TUSER(0) => in_data_B_11_TUSER(0),
      in_data_B_11_TVALID => in_data_B_11_TVALID,
      in_data_B_12_TDATA(31 downto 0) => in_data_B_12_TDATA(31 downto 0),
      in_data_B_12_TDEST(0) => in_data_B_12_TDEST(0),
      in_data_B_12_TID(0) => in_data_B_12_TID(0),
      in_data_B_12_TKEEP(3 downto 0) => in_data_B_12_TKEEP(3 downto 0),
      in_data_B_12_TLAST(0) => in_data_B_12_TLAST(0),
      in_data_B_12_TREADY => in_data_B_12_TREADY,
      in_data_B_12_TSTRB(3 downto 0) => in_data_B_12_TSTRB(3 downto 0),
      in_data_B_12_TUSER(0) => in_data_B_12_TUSER(0),
      in_data_B_12_TVALID => in_data_B_12_TVALID,
      in_data_B_13_TDATA(31 downto 0) => in_data_B_13_TDATA(31 downto 0),
      in_data_B_13_TDEST(0) => in_data_B_13_TDEST(0),
      in_data_B_13_TID(0) => in_data_B_13_TID(0),
      in_data_B_13_TKEEP(3 downto 0) => in_data_B_13_TKEEP(3 downto 0),
      in_data_B_13_TLAST(0) => in_data_B_13_TLAST(0),
      in_data_B_13_TREADY => in_data_B_13_TREADY,
      in_data_B_13_TSTRB(3 downto 0) => in_data_B_13_TSTRB(3 downto 0),
      in_data_B_13_TUSER(0) => in_data_B_13_TUSER(0),
      in_data_B_13_TVALID => in_data_B_13_TVALID,
      in_data_B_14_TDATA(31 downto 0) => in_data_B_14_TDATA(31 downto 0),
      in_data_B_14_TDEST(0) => in_data_B_14_TDEST(0),
      in_data_B_14_TID(0) => in_data_B_14_TID(0),
      in_data_B_14_TKEEP(3 downto 0) => in_data_B_14_TKEEP(3 downto 0),
      in_data_B_14_TLAST(0) => in_data_B_14_TLAST(0),
      in_data_B_14_TREADY => in_data_B_14_TREADY,
      in_data_B_14_TSTRB(3 downto 0) => in_data_B_14_TSTRB(3 downto 0),
      in_data_B_14_TUSER(0) => in_data_B_14_TUSER(0),
      in_data_B_14_TVALID => in_data_B_14_TVALID,
      in_data_B_15_TDATA(31 downto 0) => in_data_B_15_TDATA(31 downto 0),
      in_data_B_15_TDEST(0) => in_data_B_15_TDEST(0),
      in_data_B_15_TID(0) => in_data_B_15_TID(0),
      in_data_B_15_TKEEP(3 downto 0) => in_data_B_15_TKEEP(3 downto 0),
      in_data_B_15_TLAST(0) => in_data_B_15_TLAST(0),
      in_data_B_15_TREADY => in_data_B_15_TREADY,
      in_data_B_15_TSTRB(3 downto 0) => in_data_B_15_TSTRB(3 downto 0),
      in_data_B_15_TUSER(0) => in_data_B_15_TUSER(0),
      in_data_B_15_TVALID => in_data_B_15_TVALID,
      in_data_B_1_TDATA(31 downto 0) => in_data_B_1_TDATA(31 downto 0),
      in_data_B_1_TDEST(0) => in_data_B_1_TDEST(0),
      in_data_B_1_TID(0) => in_data_B_1_TID(0),
      in_data_B_1_TKEEP(3 downto 0) => in_data_B_1_TKEEP(3 downto 0),
      in_data_B_1_TLAST(0) => in_data_B_1_TLAST(0),
      in_data_B_1_TREADY => in_data_B_1_TREADY,
      in_data_B_1_TSTRB(3 downto 0) => in_data_B_1_TSTRB(3 downto 0),
      in_data_B_1_TUSER(0) => in_data_B_1_TUSER(0),
      in_data_B_1_TVALID => in_data_B_1_TVALID,
      in_data_B_2_TDATA(31 downto 0) => in_data_B_2_TDATA(31 downto 0),
      in_data_B_2_TDEST(0) => in_data_B_2_TDEST(0),
      in_data_B_2_TID(0) => in_data_B_2_TID(0),
      in_data_B_2_TKEEP(3 downto 0) => in_data_B_2_TKEEP(3 downto 0),
      in_data_B_2_TLAST(0) => in_data_B_2_TLAST(0),
      in_data_B_2_TREADY => in_data_B_2_TREADY,
      in_data_B_2_TSTRB(3 downto 0) => in_data_B_2_TSTRB(3 downto 0),
      in_data_B_2_TUSER(0) => in_data_B_2_TUSER(0),
      in_data_B_2_TVALID => in_data_B_2_TVALID,
      in_data_B_3_TDATA(31 downto 0) => in_data_B_3_TDATA(31 downto 0),
      in_data_B_3_TDEST(0) => in_data_B_3_TDEST(0),
      in_data_B_3_TID(0) => in_data_B_3_TID(0),
      in_data_B_3_TKEEP(3 downto 0) => in_data_B_3_TKEEP(3 downto 0),
      in_data_B_3_TLAST(0) => in_data_B_3_TLAST(0),
      in_data_B_3_TREADY => in_data_B_3_TREADY,
      in_data_B_3_TSTRB(3 downto 0) => in_data_B_3_TSTRB(3 downto 0),
      in_data_B_3_TUSER(0) => in_data_B_3_TUSER(0),
      in_data_B_3_TVALID => in_data_B_3_TVALID,
      in_data_B_4_TDATA(31 downto 0) => in_data_B_4_TDATA(31 downto 0),
      in_data_B_4_TDEST(0) => in_data_B_4_TDEST(0),
      in_data_B_4_TID(0) => in_data_B_4_TID(0),
      in_data_B_4_TKEEP(3 downto 0) => in_data_B_4_TKEEP(3 downto 0),
      in_data_B_4_TLAST(0) => in_data_B_4_TLAST(0),
      in_data_B_4_TREADY => in_data_B_4_TREADY,
      in_data_B_4_TSTRB(3 downto 0) => in_data_B_4_TSTRB(3 downto 0),
      in_data_B_4_TUSER(0) => in_data_B_4_TUSER(0),
      in_data_B_4_TVALID => in_data_B_4_TVALID,
      in_data_B_5_TDATA(31 downto 0) => in_data_B_5_TDATA(31 downto 0),
      in_data_B_5_TDEST(0) => in_data_B_5_TDEST(0),
      in_data_B_5_TID(0) => in_data_B_5_TID(0),
      in_data_B_5_TKEEP(3 downto 0) => in_data_B_5_TKEEP(3 downto 0),
      in_data_B_5_TLAST(0) => in_data_B_5_TLAST(0),
      in_data_B_5_TREADY => in_data_B_5_TREADY,
      in_data_B_5_TSTRB(3 downto 0) => in_data_B_5_TSTRB(3 downto 0),
      in_data_B_5_TUSER(0) => in_data_B_5_TUSER(0),
      in_data_B_5_TVALID => in_data_B_5_TVALID,
      in_data_B_6_TDATA(31 downto 0) => in_data_B_6_TDATA(31 downto 0),
      in_data_B_6_TDEST(0) => in_data_B_6_TDEST(0),
      in_data_B_6_TID(0) => in_data_B_6_TID(0),
      in_data_B_6_TKEEP(3 downto 0) => in_data_B_6_TKEEP(3 downto 0),
      in_data_B_6_TLAST(0) => in_data_B_6_TLAST(0),
      in_data_B_6_TREADY => in_data_B_6_TREADY,
      in_data_B_6_TSTRB(3 downto 0) => in_data_B_6_TSTRB(3 downto 0),
      in_data_B_6_TUSER(0) => in_data_B_6_TUSER(0),
      in_data_B_6_TVALID => in_data_B_6_TVALID,
      in_data_B_7_TDATA(31 downto 0) => in_data_B_7_TDATA(31 downto 0),
      in_data_B_7_TDEST(0) => in_data_B_7_TDEST(0),
      in_data_B_7_TID(0) => in_data_B_7_TID(0),
      in_data_B_7_TKEEP(3 downto 0) => in_data_B_7_TKEEP(3 downto 0),
      in_data_B_7_TLAST(0) => in_data_B_7_TLAST(0),
      in_data_B_7_TREADY => in_data_B_7_TREADY,
      in_data_B_7_TSTRB(3 downto 0) => in_data_B_7_TSTRB(3 downto 0),
      in_data_B_7_TUSER(0) => in_data_B_7_TUSER(0),
      in_data_B_7_TVALID => in_data_B_7_TVALID,
      in_data_B_8_TDATA(31 downto 0) => in_data_B_8_TDATA(31 downto 0),
      in_data_B_8_TDEST(0) => in_data_B_8_TDEST(0),
      in_data_B_8_TID(0) => in_data_B_8_TID(0),
      in_data_B_8_TKEEP(3 downto 0) => in_data_B_8_TKEEP(3 downto 0),
      in_data_B_8_TLAST(0) => in_data_B_8_TLAST(0),
      in_data_B_8_TREADY => in_data_B_8_TREADY,
      in_data_B_8_TSTRB(3 downto 0) => in_data_B_8_TSTRB(3 downto 0),
      in_data_B_8_TUSER(0) => in_data_B_8_TUSER(0),
      in_data_B_8_TVALID => in_data_B_8_TVALID,
      in_data_B_9_TDATA(31 downto 0) => in_data_B_9_TDATA(31 downto 0),
      in_data_B_9_TDEST(0) => in_data_B_9_TDEST(0),
      in_data_B_9_TID(0) => in_data_B_9_TID(0),
      in_data_B_9_TKEEP(3 downto 0) => in_data_B_9_TKEEP(3 downto 0),
      in_data_B_9_TLAST(0) => in_data_B_9_TLAST(0),
      in_data_B_9_TREADY => in_data_B_9_TREADY,
      in_data_B_9_TSTRB(3 downto 0) => in_data_B_9_TSTRB(3 downto 0),
      in_data_B_9_TUSER(0) => in_data_B_9_TUSER(0),
      in_data_B_9_TVALID => in_data_B_9_TVALID,
      interrupt => interrupt,
      out_data_0_TDATA(31 downto 0) => out_data_0_TDATA(31 downto 0),
      out_data_0_TDEST(0) => out_data_0_TDEST(0),
      out_data_0_TID(0) => out_data_0_TID(0),
      out_data_0_TKEEP(3 downto 0) => out_data_0_TKEEP(3 downto 0),
      out_data_0_TLAST(0) => out_data_0_TLAST(0),
      out_data_0_TREADY => out_data_0_TREADY,
      out_data_0_TSTRB(3 downto 0) => out_data_0_TSTRB(3 downto 0),
      out_data_0_TUSER(0) => out_data_0_TUSER(0),
      out_data_0_TVALID => out_data_0_TVALID,
      out_data_10_TDATA(31 downto 0) => out_data_10_TDATA(31 downto 0),
      out_data_10_TDEST(0) => out_data_10_TDEST(0),
      out_data_10_TID(0) => out_data_10_TID(0),
      out_data_10_TKEEP(3 downto 0) => out_data_10_TKEEP(3 downto 0),
      out_data_10_TLAST(0) => out_data_10_TLAST(0),
      out_data_10_TREADY => out_data_10_TREADY,
      out_data_10_TSTRB(3 downto 0) => out_data_10_TSTRB(3 downto 0),
      out_data_10_TUSER(0) => out_data_10_TUSER(0),
      out_data_10_TVALID => out_data_10_TVALID,
      out_data_11_TDATA(31 downto 0) => out_data_11_TDATA(31 downto 0),
      out_data_11_TDEST(0) => out_data_11_TDEST(0),
      out_data_11_TID(0) => out_data_11_TID(0),
      out_data_11_TKEEP(3 downto 0) => out_data_11_TKEEP(3 downto 0),
      out_data_11_TLAST(0) => out_data_11_TLAST(0),
      out_data_11_TREADY => out_data_11_TREADY,
      out_data_11_TSTRB(3 downto 0) => out_data_11_TSTRB(3 downto 0),
      out_data_11_TUSER(0) => out_data_11_TUSER(0),
      out_data_11_TVALID => out_data_11_TVALID,
      out_data_12_TDATA(31 downto 0) => out_data_12_TDATA(31 downto 0),
      out_data_12_TDEST(0) => out_data_12_TDEST(0),
      out_data_12_TID(0) => out_data_12_TID(0),
      out_data_12_TKEEP(3 downto 0) => out_data_12_TKEEP(3 downto 0),
      out_data_12_TLAST(0) => out_data_12_TLAST(0),
      out_data_12_TREADY => out_data_12_TREADY,
      out_data_12_TSTRB(3 downto 0) => out_data_12_TSTRB(3 downto 0),
      out_data_12_TUSER(0) => out_data_12_TUSER(0),
      out_data_12_TVALID => out_data_12_TVALID,
      out_data_13_TDATA(31 downto 0) => out_data_13_TDATA(31 downto 0),
      out_data_13_TDEST(0) => out_data_13_TDEST(0),
      out_data_13_TID(0) => out_data_13_TID(0),
      out_data_13_TKEEP(3 downto 0) => out_data_13_TKEEP(3 downto 0),
      out_data_13_TLAST(0) => out_data_13_TLAST(0),
      out_data_13_TREADY => out_data_13_TREADY,
      out_data_13_TSTRB(3 downto 0) => out_data_13_TSTRB(3 downto 0),
      out_data_13_TUSER(0) => out_data_13_TUSER(0),
      out_data_13_TVALID => out_data_13_TVALID,
      out_data_14_TDATA(31 downto 0) => out_data_14_TDATA(31 downto 0),
      out_data_14_TDEST(0) => out_data_14_TDEST(0),
      out_data_14_TID(0) => out_data_14_TID(0),
      out_data_14_TKEEP(3 downto 0) => out_data_14_TKEEP(3 downto 0),
      out_data_14_TLAST(0) => out_data_14_TLAST(0),
      out_data_14_TREADY => out_data_14_TREADY,
      out_data_14_TSTRB(3 downto 0) => out_data_14_TSTRB(3 downto 0),
      out_data_14_TUSER(0) => out_data_14_TUSER(0),
      out_data_14_TVALID => out_data_14_TVALID,
      out_data_15_TDATA(31 downto 0) => out_data_15_TDATA(31 downto 0),
      out_data_15_TDEST(0) => out_data_15_TDEST(0),
      out_data_15_TID(0) => out_data_15_TID(0),
      out_data_15_TKEEP(3 downto 0) => out_data_15_TKEEP(3 downto 0),
      out_data_15_TLAST(0) => out_data_15_TLAST(0),
      out_data_15_TREADY => out_data_15_TREADY,
      out_data_15_TSTRB(3 downto 0) => out_data_15_TSTRB(3 downto 0),
      out_data_15_TUSER(0) => out_data_15_TUSER(0),
      out_data_15_TVALID => out_data_15_TVALID,
      out_data_1_TDATA(31 downto 0) => out_data_1_TDATA(31 downto 0),
      out_data_1_TDEST(0) => out_data_1_TDEST(0),
      out_data_1_TID(0) => out_data_1_TID(0),
      out_data_1_TKEEP(3 downto 0) => out_data_1_TKEEP(3 downto 0),
      out_data_1_TLAST(0) => out_data_1_TLAST(0),
      out_data_1_TREADY => out_data_1_TREADY,
      out_data_1_TSTRB(3 downto 0) => out_data_1_TSTRB(3 downto 0),
      out_data_1_TUSER(0) => out_data_1_TUSER(0),
      out_data_1_TVALID => out_data_1_TVALID,
      out_data_2_TDATA(31 downto 0) => out_data_2_TDATA(31 downto 0),
      out_data_2_TDEST(0) => out_data_2_TDEST(0),
      out_data_2_TID(0) => out_data_2_TID(0),
      out_data_2_TKEEP(3 downto 0) => out_data_2_TKEEP(3 downto 0),
      out_data_2_TLAST(0) => out_data_2_TLAST(0),
      out_data_2_TREADY => out_data_2_TREADY,
      out_data_2_TSTRB(3 downto 0) => out_data_2_TSTRB(3 downto 0),
      out_data_2_TUSER(0) => out_data_2_TUSER(0),
      out_data_2_TVALID => out_data_2_TVALID,
      out_data_3_TDATA(31 downto 0) => out_data_3_TDATA(31 downto 0),
      out_data_3_TDEST(0) => out_data_3_TDEST(0),
      out_data_3_TID(0) => out_data_3_TID(0),
      out_data_3_TKEEP(3 downto 0) => out_data_3_TKEEP(3 downto 0),
      out_data_3_TLAST(0) => out_data_3_TLAST(0),
      out_data_3_TREADY => out_data_3_TREADY,
      out_data_3_TSTRB(3 downto 0) => out_data_3_TSTRB(3 downto 0),
      out_data_3_TUSER(0) => out_data_3_TUSER(0),
      out_data_3_TVALID => out_data_3_TVALID,
      out_data_4_TDATA(31 downto 0) => out_data_4_TDATA(31 downto 0),
      out_data_4_TDEST(0) => out_data_4_TDEST(0),
      out_data_4_TID(0) => out_data_4_TID(0),
      out_data_4_TKEEP(3 downto 0) => out_data_4_TKEEP(3 downto 0),
      out_data_4_TLAST(0) => out_data_4_TLAST(0),
      out_data_4_TREADY => out_data_4_TREADY,
      out_data_4_TSTRB(3 downto 0) => out_data_4_TSTRB(3 downto 0),
      out_data_4_TUSER(0) => out_data_4_TUSER(0),
      out_data_4_TVALID => out_data_4_TVALID,
      out_data_5_TDATA(31 downto 0) => out_data_5_TDATA(31 downto 0),
      out_data_5_TDEST(0) => out_data_5_TDEST(0),
      out_data_5_TID(0) => out_data_5_TID(0),
      out_data_5_TKEEP(3 downto 0) => out_data_5_TKEEP(3 downto 0),
      out_data_5_TLAST(0) => out_data_5_TLAST(0),
      out_data_5_TREADY => out_data_5_TREADY,
      out_data_5_TSTRB(3 downto 0) => out_data_5_TSTRB(3 downto 0),
      out_data_5_TUSER(0) => out_data_5_TUSER(0),
      out_data_5_TVALID => out_data_5_TVALID,
      out_data_6_TDATA(31 downto 0) => out_data_6_TDATA(31 downto 0),
      out_data_6_TDEST(0) => out_data_6_TDEST(0),
      out_data_6_TID(0) => out_data_6_TID(0),
      out_data_6_TKEEP(3 downto 0) => out_data_6_TKEEP(3 downto 0),
      out_data_6_TLAST(0) => out_data_6_TLAST(0),
      out_data_6_TREADY => out_data_6_TREADY,
      out_data_6_TSTRB(3 downto 0) => out_data_6_TSTRB(3 downto 0),
      out_data_6_TUSER(0) => out_data_6_TUSER(0),
      out_data_6_TVALID => out_data_6_TVALID,
      out_data_7_TDATA(31 downto 0) => out_data_7_TDATA(31 downto 0),
      out_data_7_TDEST(0) => out_data_7_TDEST(0),
      out_data_7_TID(0) => out_data_7_TID(0),
      out_data_7_TKEEP(3 downto 0) => out_data_7_TKEEP(3 downto 0),
      out_data_7_TLAST(0) => out_data_7_TLAST(0),
      out_data_7_TREADY => out_data_7_TREADY,
      out_data_7_TSTRB(3 downto 0) => out_data_7_TSTRB(3 downto 0),
      out_data_7_TUSER(0) => out_data_7_TUSER(0),
      out_data_7_TVALID => out_data_7_TVALID,
      out_data_8_TDATA(31 downto 0) => out_data_8_TDATA(31 downto 0),
      out_data_8_TDEST(0) => out_data_8_TDEST(0),
      out_data_8_TID(0) => out_data_8_TID(0),
      out_data_8_TKEEP(3 downto 0) => out_data_8_TKEEP(3 downto 0),
      out_data_8_TLAST(0) => out_data_8_TLAST(0),
      out_data_8_TREADY => out_data_8_TREADY,
      out_data_8_TSTRB(3 downto 0) => out_data_8_TSTRB(3 downto 0),
      out_data_8_TUSER(0) => out_data_8_TUSER(0),
      out_data_8_TVALID => out_data_8_TVALID,
      out_data_9_TDATA(31 downto 0) => out_data_9_TDATA(31 downto 0),
      out_data_9_TDEST(0) => out_data_9_TDEST(0),
      out_data_9_TID(0) => out_data_9_TID(0),
      out_data_9_TKEEP(3 downto 0) => out_data_9_TKEEP(3 downto 0),
      out_data_9_TLAST(0) => out_data_9_TLAST(0),
      out_data_9_TREADY => out_data_9_TREADY,
      out_data_9_TSTRB(3 downto 0) => out_data_9_TSTRB(3 downto 0),
      out_data_9_TUSER(0) => out_data_9_TUSER(0),
      out_data_9_TVALID => out_data_9_TVALID,
      s_axi_AXILiteS_ARADDR(4 downto 0) => s_axi_AXILiteS_ARADDR(4 downto 0),
      s_axi_AXILiteS_ARREADY => s_axi_AXILiteS_ARREADY,
      s_axi_AXILiteS_ARVALID => s_axi_AXILiteS_ARVALID,
      s_axi_AXILiteS_AWADDR(4 downto 0) => s_axi_AXILiteS_AWADDR(4 downto 0),
      s_axi_AXILiteS_AWREADY => s_axi_AXILiteS_AWREADY,
      s_axi_AXILiteS_AWVALID => s_axi_AXILiteS_AWVALID,
      s_axi_AXILiteS_BREADY => s_axi_AXILiteS_BREADY,
      s_axi_AXILiteS_BRESP(1 downto 0) => s_axi_AXILiteS_BRESP(1 downto 0),
      s_axi_AXILiteS_BVALID => s_axi_AXILiteS_BVALID,
      s_axi_AXILiteS_RDATA(31 downto 0) => s_axi_AXILiteS_RDATA(31 downto 0),
      s_axi_AXILiteS_RREADY => s_axi_AXILiteS_RREADY,
      s_axi_AXILiteS_RRESP(1 downto 0) => s_axi_AXILiteS_RRESP(1 downto 0),
      s_axi_AXILiteS_RVALID => s_axi_AXILiteS_RVALID,
      s_axi_AXILiteS_WDATA(31 downto 0) => s_axi_AXILiteS_WDATA(31 downto 0),
      s_axi_AXILiteS_WREADY => s_axi_AXILiteS_WREADY,
      s_axi_AXILiteS_WSTRB(3 downto 0) => s_axi_AXILiteS_WSTRB(3 downto 0),
      s_axi_AXILiteS_WVALID => s_axi_AXILiteS_WVALID
    );
end STRUCTURE;
