\hypertarget{union__hw__i2c__f}{}\section{\+\_\+hw\+\_\+i2c\+\_\+f Union Reference}
\label{union__hw__i2c__f}\index{\+\_\+hw\+\_\+i2c\+\_\+f@{\+\_\+hw\+\_\+i2c\+\_\+f}}


H\+W\+\_\+\+I2\+C\+\_\+F -\/ I2C Frequency Divider register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+i2c.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__i2c__f_1_1__hw__i2c__f__bitfields}{\+\_\+hw\+\_\+i2c\+\_\+f\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t {\bfseries U}\hypertarget{union__hw__i2c__f_a35b5219a5e1baf8225bb388e52a8a46c}{}\label{union__hw__i2c__f_a35b5219a5e1baf8225bb388e52a8a46c}

\item 
struct \hyperlink{struct__hw__i2c__f_1_1__hw__i2c__f__bitfields}{\+\_\+hw\+\_\+i2c\+\_\+f\+::\+\_\+hw\+\_\+i2c\+\_\+f\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__i2c__f_a1fcb9de12cde670075cc4938134d81e7}{}\label{union__hw__i2c__f_a1fcb9de12cde670075cc4938134d81e7}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+I2\+C\+\_\+F -\/ I2C Frequency Divider register (RW) 

Reset value\+: 0x00U 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+i2c.\+h\end{DoxyCompactItemize}
