---
layout: default
title: Manasa Kaniselvan
---

# Curriculum Vitae

[CV as of July 2023 (PDF)](/media/cv.pdf)

[LinkedIn profile](https://www.linkedin.com/in/manasa-kaniselvan)

ORCID: 0000-0002-5331-8878

<!-- blank line -->
----
<!-- blank line -->

## Education

PhD Candidate - _Electrical Engineering and Information Technology_ - ETH Zürich, Zürich, Switzerland

MASc - _Electrical and Computer Engineering_ - University of Waterloo, Waterloo, Canada

BASc - _Nanotechnology Engineering_ - University of Waterloo, Waterloo, Canada

<!-- blank line -->
----
<!-- blank line -->

## Journal Articles ("+" = equally contributed)

**M. Kaniselvan**, M. Luisier, and M. Mladenovic, "An Atomistic Model of Field-Induced Resistive Switching in Valence Change Memory", _ACS Nano_, February 2023. doi:10.1021/acsnano.2c12575 _**Journal Cover**_ [Link to Article](https://pubs.acs.org/doi/10.1021/acsnano.2c12575?ref=pdf)

H. Park+, A. Sen+, **M. Kaniselvan**, A.AlMutairi, A. Bal, L. Lee, Y.Yoon, and S. Kim, "Wafer-scale Nanoporous 2D Active Pixel Image Sensor Matrix with Highly Uniformity, High Sensitivity, and Rapid Switching", _Advanced Materials_, February 2023. doi:10.1002/adma.202210715 _**Journal Cover**_ [Link to Article](https://onlinelibrary.wiley.com/doi/10.1002/adma.202210715) 

**M. Kaniselvan**, M.Luisier, and M.Mladenovic, "An Atomistic Modelling Framework for Valence Change Memory Cells", _Solid State Electronics: LETTERS from the International Conference on Simulation of Semiconductor Processes and Devices 2022_, October 2022. doi:10.1063%2F5.0053789 [Link to Article](https://www.sciencedirect.com/science/article/pii/S0038110122002775)

**M. Kaniselvan**, M. Sritharan, and Y. Yoon, “Mitigating Tunneling Leakage in Ultrascaled HfS<sub>2</sub> pMOS Devices with Uniaxial Strain,” _IEEE Electron Device Letters_, June. 2022. doi:10.1109/LED.2022.3179228 _**Editors' Pick**_ [Link to Article](https://ieeexplore.ieee.org/document/9785648) 

**M. Kaniselvan** and Y. Yoon, “Strain-tuning PtSe<sub>2</sub> for high ON-current lateral tunnel field-effect transistors,” _Applied Physics
Letters_, vol. 119, no. 7, p. 073102, Aug. 2021. doi:10.1063%2F5.0053789 [Link to Article](https://aip.scitation.org/doi/abs/10.1063/5.0053789)

G. Han, **M. Kaniselvan**, and Y. Yoon, “Photoresponse of MoSe<sub>2</sub> Transistors: A Fully Numerical Quantum Transport Simulation Study,” _ACS Applied Electronic Materials_, vol. 2, no. 11, pp. 3765–3772, Nov. 2020. doi:10.1021/acsaelm.0c00795 [Link to Article](https://pubs.acs.org/doi/10.1021/acsaelm.0c00795)

M. Naqi+, **M. Kaniselvan**+, S. Choo+, G. Han, S. Kang, J. Kim, Y. Yoon, and S. Kim, “Ultrasensitive Multilayer MoS<sub>2</sub>‐Based Photodetector with Permanently Grounded Gate Effect,” _Advanced Electronic Materials_, vol. 6, no. 4, p. 1901256, Feb. 2020.
doi: 10.1002/aelm.201901256 [Link to Article](https://onlinelibrary.wiley.com/doi/10.1002/aelm.201901256)


<!-- blank line -->
----
<!-- blank line -->

## Selected Conference Talks & Posters

**Manasa Kaniselvan**, Mathieu Luisier, Marko Mladenovic. "An Atomistic Model for Valence Change Memory". International Conference on Simulation of Semiconductor Processes and Devices (SISPAD), Granada, Spain. September 2022. Contributed Talk in Session 8A: Memories. [PDF of Slides](/media/SISPAD_2022_slides_8A.pdf)

**Manasa Kaniselvan**, Marko Mladenovic, Patrik Gjini, Mathieu Luisier. "Modelling transport in valence change memory cells". Psi-k Conference, Lausanne, Switzerland. August 2022. **Recieved commendation for being in the top 10% of 700+ Posters** [Poster PDF](/media/PsiK.pdf)

**UW Nano Robotics Group**. "Solenoid Actuated Microbot (SAM)". 2018 IEEE International Conference on Robotics and Automation (ICRA). Brisbane, Australia [Poster PDF](/media/ICRA2018.pdf)

<!-- blank line -->
----
<!-- blank line -->

## Teaching

Supervision of 2 Masters-level semester projects, 1 Bachelor thesis, and 1 Masters thesis at ETH Zurich.

Taught a subset of the exercise sessions for *Semiconductor Devices: Quantum Transport at the Nanoscale*, ETH Zürich

Taught Tutorials sessions for *NE140 - Linear Circuits*, University of Waterloo

Held office hours for *NE471 - Nanoelectronics*, University of Waterloo

Taught Tutorials sessions for *NE344 - Electronic Circuits*, University of Waterloo

<!-- blank line -->
----
<!-- blank line -->

## Funding

2021: Natural Sciences and Engineering Research Council of Canada (NSERC) PGSD (Doctoral-level funding for three years)

2017: Natural Sciences and Engineering Research Council of Canada (NSERC) USRA (Co-op research funding for eight months)

2016: National Institute of Materials Science (Japanese) Internship Program Fellowship

See CV pdf for full list.
