5 18 101 4 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (initial1.vcd) 2 -o (initial1.cdd) 2 -v (initial1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 initial1.v 1 20 1
2 1 3d 5 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 a 1 3 1070004 1 0 0 0 1 17 0 1 0 1 0 0
4 1 5 8 1 0 0 1
3 1 main.$u0 "main.$u0" 0 initial1.v 0 9 1
2 2 0 6 50008 1 21004 0 0 1 16 0 0
2 3 1 6 10001 0 1410 0 0 1 1 a
2 4 37 6 10008 1 16 2 3
2 5 0 7 20003 1 1008 0 0 32 48 a 0
2 6 2c 7 10003 2 900a 5 0 32 18 0 ffffffff 0 0 0 0
2 7 0 8 50008 1 21008 0 0 1 16 1 0
2 8 1 8 10001 0 1410 0 0 1 1 a
2 9 37 8 10008 1 1a 7 8
4 4 6 1 11 6 6 4
4 6 7 1 0 9 0 4
4 9 8 1 0 0 0 4
3 1 main.$u1 "main.$u1" 0 initial1.v 0 18 1
