{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 14 21:25:12 2010 " "Info: Processing started: Wed Jul 14 21:25:12 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off recorder -c recorder " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off recorder -c recorder" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Info: Found entity 1: pll" {  } { { "pll.v" "" { Text "/home/lucaspeng/dclab/exp3/pll.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "recorder.v(57) " "Warning (10275): Verilog HDL Module Instantiation warning at recorder.v(57): ignored dangling comma in List of Port Connections" {  } { { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 57 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "recorder.v 1 1 " "Warning: Using design file recorder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 recorder " "Info: Found entity 1: recorder" {  } { { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "recorder " "Info: Elaborating entity \"recorder\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VERI_UNNAMED_PORT_NOT_CONNECTED" "0 pll1 recorder.v(57) " "Info (10266): Verilog HDL Module Instantiation information at recorder.v(57): instance \"pll1\" connects port 0 to an empty expression" {  } { { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 57 0 0 } }  } 0 10266 "Verilog HDL Module Instantiation information at %3!s!: instance \"%2!s!\" connects port %1!d! to an empty expression" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll1 " "Info: Elaborating entity \"pll\" for hierarchy \"pll:pll1\"" {  } { { "recorder.v" "pll1" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 57 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll1\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"pll:pll1\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "/home/lucaspeng/dclab/exp3/pll.v" 101 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll1\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"pll:pll1\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "/home/lucaspeng/dclab/exp3/pll.v" 101 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll1\|altpll:altpll_component " "Info: Instantiated megafunction \"pll:pll1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 25 " "Info: Parameter \"clk0_divide_by\" = \"25\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 6 " "Info: Parameter \"clk0_multiply_by\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Info: Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info: Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Info: Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Info: Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Info: Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Info: Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Info: Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Info: Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Info: Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "pll.v" "" { Text "/home/lucaspeng/dclab/exp3/pll.v" 101 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "i2c.v 1 1 " "Warning: Using design file i2c.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 i2c " "Info: Found entity 1: i2c" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c i2c:i2c1 " "Info: Elaborating entity \"i2c\" for hierarchy \"i2c:i2c1\"" {  } { { "recorder.v" "i2c1" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 69 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start_ready i2c.v(42) " "Warning (10036): Verilog HDL or VHDL warning at i2c.v(42): object \"start_ready\" assigned a value but never read" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "send_ready i2c.v(42) " "Warning (10036): Verilog HDL or VHDL warning at i2c.v(42): object \"send_ready\" assigned a value but never read" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "send_counter i2c.v(44) " "Warning (10036): Verilog HDL or VHDL warning at i2c.v(44): object \"send_counter\" assigned a value but never read" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 i2c.v(92) " "Warning (10230): Verilog HDL assignment warning at i2c.v(92): truncated value with size 32 to match size of target (4)" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 i2c.v(96) " "Warning (10230): Verilog HDL assignment warning at i2c.v(96): truncated value with size 32 to match size of target (7)" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[0\]\[0\] 0 i2c.v(37) " "Warning (10030): Net \"i2c_reset\[0\]\[0\]\" at i2c.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[0\]\[1\] 0 i2c.v(37) " "Warning (10030): Net \"i2c_reset\[0\]\[1\]\" at i2c.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[0\]\[2\] 0 i2c.v(37) " "Warning (10030): Net \"i2c_reset\[0\]\[2\]\" at i2c.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[0\]\[3\] 0 i2c.v(37) " "Warning (10030): Net \"i2c_reset\[0\]\[3\]\" at i2c.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[0\]\[4\] 0 i2c.v(37) " "Warning (10030): Net \"i2c_reset\[0\]\[4\]\" at i2c.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[0\]\[5\] 0 i2c.v(37) " "Warning (10030): Net \"i2c_reset\[0\]\[5\]\" at i2c.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[0\]\[6\] 0 i2c.v(37) " "Warning (10030): Net \"i2c_reset\[0\]\[6\]\" at i2c.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[0\]\[7\] 0 i2c.v(37) " "Warning (10030): Net \"i2c_reset\[0\]\[7\]\" at i2c.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[0\]\[8\] 0 i2c.v(37) " "Warning (10030): Net \"i2c_reset\[0\]\[8\]\" at i2c.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[0\]\[9\] 0 i2c.v(37) " "Warning (10030): Net \"i2c_reset\[0\]\[9\]\" at i2c.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[0\]\[10\] 0 i2c.v(37) " "Warning (10030): Net \"i2c_reset\[0\]\[10\]\" at i2c.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[0\]\[11\] 0 i2c.v(37) " "Warning (10030): Net \"i2c_reset\[0\]\[11\]\" at i2c.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[0\]\[12\] 0 i2c.v(37) " "Warning (10030): Net \"i2c_reset\[0\]\[12\]\" at i2c.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[0\]\[13\] 0 i2c.v(37) " "Warning (10030): Net \"i2c_reset\[0\]\[13\]\" at i2c.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[0\]\[14\] 0 i2c.v(37) " "Warning (10030): Net \"i2c_reset\[0\]\[14\]\" at i2c.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[0\]\[15\] 0 i2c.v(37) " "Warning (10030): Net \"i2c_reset\[0\]\[15\]\" at i2c.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[0\]\[16\] 0 i2c.v(37) " "Warning (10030): Net \"i2c_reset\[0\]\[16\]\" at i2c.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[0\]\[17\] 0 i2c.v(37) " "Warning (10030): Net \"i2c_reset\[0\]\[17\]\" at i2c.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[0\]\[18\] 0 i2c.v(37) " "Warning (10030): Net \"i2c_reset\[0\]\[18\]\" at i2c.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[0\]\[19\] 0 i2c.v(37) " "Warning (10030): Net \"i2c_reset\[0\]\[19\]\" at i2c.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[0\]\[20\] 0 i2c.v(37) " "Warning (10030): Net \"i2c_reset\[0\]\[20\]\" at i2c.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[0\]\[21\] 0 i2c.v(37) " "Warning (10030): Net \"i2c_reset\[0\]\[21\]\" at i2c.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[0\]\[22\] 0 i2c.v(37) " "Warning (10030): Net \"i2c_reset\[0\]\[22\]\" at i2c.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[0\]\[23\] 0 i2c.v(37) " "Warning (10030): Net \"i2c_reset\[0\]\[23\]\" at i2c.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[0\]\[24\] 0 i2c.v(37) " "Warning (10030): Net \"i2c_reset\[0\]\[24\]\" at i2c.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[0\]\[25\] 0 i2c.v(37) " "Warning (10030): Net \"i2c_reset\[0\]\[25\]\" at i2c.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[0\]\[26\] 0 i2c.v(37) " "Warning (10030): Net \"i2c_reset\[0\]\[26\]\" at i2c.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[9\]\[0\] 0 i2c.v(37) " "Warning (10030): Net \"i2c_reset\[9\]\[0\]\" at i2c.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[9\]\[1\] 0 i2c.v(37) " "Warning (10030): Net \"i2c_reset\[9\]\[1\]\" at i2c.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[9\]\[2\] 0 i2c.v(37) " "Warning (10030): Net \"i2c_reset\[9\]\[2\]\" at i2c.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[9\]\[3\] 0 i2c.v(37) " "Warning (10030): Net \"i2c_reset\[9\]\[3\]\" at i2c.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[9\]\[4\] 0 i2c.v(37) " "Warning (10030): Net \"i2c_reset\[9\]\[4\]\" at i2c.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[9\]\[5\] 0 i2c.v(37) " "Warning (10030): Net \"i2c_reset\[9\]\[5\]\" at i2c.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[9\]\[6\] 0 i2c.v(37) " "Warning (10030): Net \"i2c_reset\[9\]\[6\]\" at i2c.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[9\]\[7\] 0 i2c.v(37) " "Warning (10030): Net \"i2c_reset\[9\]\[7\]\" at i2c.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[9\]\[8\] 0 i2c.v(37) " "Warning (10030): Net \"i2c_reset\[9\]\[8\]\" at i2c.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[9\]\[9\] 0 i2c.v(37) " "Warning (10030): Net \"i2c_reset\[9\]\[9\]\" at i2c.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[9\]\[10\] 0 i2c.v(37) " "Warning (10030): Net \"i2c_reset\[9\]\[10\]\" at i2c.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[9\]\[11\] 0 i2c.v(37) " "Warning (10030): Net \"i2c_reset\[9\]\[11\]\" at i2c.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[9\]\[12\] 0 i2c.v(37) " "Warning (10030): Net \"i2c_reset\[9\]\[12\]\" at i2c.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[9\]\[13\] 0 i2c.v(37) " "Warning (10030): Net \"i2c_reset\[9\]\[13\]\" at i2c.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[9\]\[14\] 0 i2c.v(37) " "Warning (10030): Net \"i2c_reset\[9\]\[14\]\" at i2c.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[9\]\[15\] 0 i2c.v(37) " "Warning (10030): Net \"i2c_reset\[9\]\[15\]\" at i2c.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[9\]\[16\] 0 i2c.v(37) " "Warning (10030): Net \"i2c_reset\[9\]\[16\]\" at i2c.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[9\]\[17\] 0 i2c.v(37) " "Warning (10030): Net \"i2c_reset\[9\]\[17\]\" at i2c.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[9\]\[18\] 0 i2c.v(37) " "Warning (10030): Net \"i2c_reset\[9\]\[18\]\" at i2c.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[9\]\[19\] 0 i2c.v(37) " "Warning (10030): Net \"i2c_reset\[9\]\[19\]\" at i2c.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[9\]\[20\] 0 i2c.v(37) " "Warning (10030): Net \"i2c_reset\[9\]\[20\]\" at i2c.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[9\]\[21\] 0 i2c.v(37) " "Warning (10030): Net \"i2c_reset\[9\]\[21\]\" at i2c.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[9\]\[22\] 0 i2c.v(37) " "Warning (10030): Net \"i2c_reset\[9\]\[22\]\" at i2c.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[9\]\[23\] 0 i2c.v(37) " "Warning (10030): Net \"i2c_reset\[9\]\[23\]\" at i2c.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[9\]\[24\] 0 i2c.v(37) " "Warning (10030): Net \"i2c_reset\[9\]\[24\]\" at i2c.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[9\]\[25\] 0 i2c.v(37) " "Warning (10030): Net \"i2c_reset\[9\]\[25\]\" at i2c.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[9\]\[26\] 0 i2c.v(37) " "Warning (10030): Net \"i2c_reset\[9\]\[26\]\" at i2c.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[10\]\[0\] 0 i2c.v(37) " "Warning (10030): Net \"i2c_reset\[10\]\[0\]\" at i2c.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[10\]\[1\] 0 i2c.v(37) " "Warning (10030): Net \"i2c_reset\[10\]\[1\]\" at i2c.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[10\]\[2\] 0 i2c.v(37) " "Warning (10030): Net \"i2c_reset\[10\]\[2\]\" at i2c.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[10\]\[3\] 0 i2c.v(37) " "Warning (10030): Net \"i2c_reset\[10\]\[3\]\" at i2c.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[10\]\[4\] 0 i2c.v(37) " "Warning (10030): Net \"i2c_reset\[10\]\[4\]\" at i2c.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[10\]\[5\] 0 i2c.v(37) " "Warning (10030): Net \"i2c_reset\[10\]\[5\]\" at i2c.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[10\]\[6\] 0 i2c.v(37) " "Warning (10030): Net \"i2c_reset\[10\]\[6\]\" at i2c.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[10\]\[7\] 0 i2c.v(37) " "Warning (10030): Net \"i2c_reset\[10\]\[7\]\" at i2c.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[10\]\[8\] 0 i2c.v(37) " "Warning (10030): Net \"i2c_reset\[10\]\[8\]\" at i2c.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[10\]\[9\] 0 i2c.v(37) " "Warning (10030): Net \"i2c_reset\[10\]\[9\]\" at i2c.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[10\]\[10\] 0 i2c.v(37) " "Warning (10030): Net \"i2c_reset\[10\]\[10\]\" at i2c.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[10\]\[11\] 0 i2c.v(37) " "Warning (10030): Net \"i2c_reset\[10\]\[11\]\" at i2c.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[10\]\[12\] 0 i2c.v(37) " "Warning (10030): Net \"i2c_reset\[10\]\[12\]\" at i2c.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[10\]\[13\] 0 i2c.v(37) " "Warning (10030): Net \"i2c_reset\[10\]\[13\]\" at i2c.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[10\]\[14\] 0 i2c.v(37) " "Warning (10030): Net \"i2c_reset\[10\]\[14\]\" at i2c.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[10\]\[15\] 0 i2c.v(37) " "Warning (10030): Net \"i2c_reset\[10\]\[15\]\" at i2c.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[10\]\[16\] 0 i2c.v(37) " "Warning (10030): Net \"i2c_reset\[10\]\[16\]\" at i2c.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[10\]\[17\] 0 i2c.v(37) " "Warning (10030): Net \"i2c_reset\[10\]\[17\]\" at i2c.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[10\]\[18\] 0 i2c.v(37) " "Warning (10030): Net \"i2c_reset\[10\]\[18\]\" at i2c.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[10\]\[19\] 0 i2c.v(37) " "Warning (10030): Net \"i2c_reset\[10\]\[19\]\" at i2c.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[10\]\[20\] 0 i2c.v(37) " "Warning (10030): Net \"i2c_reset\[10\]\[20\]\" at i2c.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[10\]\[21\] 0 i2c.v(37) " "Warning (10030): Net \"i2c_reset\[10\]\[21\]\" at i2c.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[10\]\[22\] 0 i2c.v(37) " "Warning (10030): Net \"i2c_reset\[10\]\[22\]\" at i2c.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[10\]\[23\] 0 i2c.v(37) " "Warning (10030): Net \"i2c_reset\[10\]\[23\]\" at i2c.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[10\]\[24\] 0 i2c.v(37) " "Warning (10030): Net \"i2c_reset\[10\]\[24\]\" at i2c.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[10\]\[25\] 0 i2c.v(37) " "Warning (10030): Net \"i2c_reset\[10\]\[25\]\" at i2c.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i2c_reset\[10\]\[26\] 0 i2c.v(37) " "Warning (10030): Net \"i2c_reset\[10\]\[26\]\" at i2c.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "sram.v 1 1 " "Warning: Using design file sram.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sram " "Info: Found entity 1: sram" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram sram:sram1 " "Info: Elaborating entity \"sram\" for hierarchy \"sram:sram1\"" {  } { { "recorder.v" "sram1" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 87 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "we sram.v(48) " "Warning (10240): Verilog HDL Always Construct warning at sram.v(48): inferring latch(es) for variable \"we\", which holds its previous value in one or more paths through the always construct" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe sram.v(48) " "Warning (10240): Verilog HDL Always Construct warning at sram.v(48): inferring latch(es) for variable \"oe\", which holds its previous value in one or more paths through the always construct" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_buffer sram.v(48) " "Warning (10240): Verilog HDL Always Construct warning at sram.v(48): inferring latch(es) for variable \"data_buffer\", which holds its previous value in one or more paths through the always construct" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "io_buffer sram.v(48) " "Warning (10240): Verilog HDL Always Construct warning at sram.v(48): inferring latch(es) for variable \"io_buffer\", which holds its previous value in one or more paths through the always construct" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_buffer\[0\] sram.v(56) " "Info (10041): Inferred latch for \"io_buffer\[0\]\" at sram.v(56)" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_buffer\[1\] sram.v(56) " "Info (10041): Inferred latch for \"io_buffer\[1\]\" at sram.v(56)" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_buffer\[2\] sram.v(56) " "Info (10041): Inferred latch for \"io_buffer\[2\]\" at sram.v(56)" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_buffer\[3\] sram.v(56) " "Info (10041): Inferred latch for \"io_buffer\[3\]\" at sram.v(56)" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_buffer\[4\] sram.v(56) " "Info (10041): Inferred latch for \"io_buffer\[4\]\" at sram.v(56)" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_buffer\[5\] sram.v(56) " "Info (10041): Inferred latch for \"io_buffer\[5\]\" at sram.v(56)" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_buffer\[6\] sram.v(56) " "Info (10041): Inferred latch for \"io_buffer\[6\]\" at sram.v(56)" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_buffer\[7\] sram.v(56) " "Info (10041): Inferred latch for \"io_buffer\[7\]\" at sram.v(56)" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_buffer\[8\] sram.v(56) " "Info (10041): Inferred latch for \"io_buffer\[8\]\" at sram.v(56)" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_buffer\[9\] sram.v(56) " "Info (10041): Inferred latch for \"io_buffer\[9\]\" at sram.v(56)" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_buffer\[10\] sram.v(56) " "Info (10041): Inferred latch for \"io_buffer\[10\]\" at sram.v(56)" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_buffer\[11\] sram.v(56) " "Info (10041): Inferred latch for \"io_buffer\[11\]\" at sram.v(56)" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_buffer\[12\] sram.v(56) " "Info (10041): Inferred latch for \"io_buffer\[12\]\" at sram.v(56)" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_buffer\[13\] sram.v(56) " "Info (10041): Inferred latch for \"io_buffer\[13\]\" at sram.v(56)" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_buffer\[14\] sram.v(56) " "Info (10041): Inferred latch for \"io_buffer\[14\]\" at sram.v(56)" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "io_buffer\[15\] sram.v(56) " "Info (10041): Inferred latch for \"io_buffer\[15\]\" at sram.v(56)" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_buffer\[0\] sram.v(56) " "Info (10041): Inferred latch for \"data_buffer\[0\]\" at sram.v(56)" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_buffer\[1\] sram.v(56) " "Info (10041): Inferred latch for \"data_buffer\[1\]\" at sram.v(56)" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_buffer\[2\] sram.v(56) " "Info (10041): Inferred latch for \"data_buffer\[2\]\" at sram.v(56)" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_buffer\[3\] sram.v(56) " "Info (10041): Inferred latch for \"data_buffer\[3\]\" at sram.v(56)" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_buffer\[4\] sram.v(56) " "Info (10041): Inferred latch for \"data_buffer\[4\]\" at sram.v(56)" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_buffer\[5\] sram.v(56) " "Info (10041): Inferred latch for \"data_buffer\[5\]\" at sram.v(56)" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_buffer\[6\] sram.v(56) " "Info (10041): Inferred latch for \"data_buffer\[6\]\" at sram.v(56)" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_buffer\[7\] sram.v(56) " "Info (10041): Inferred latch for \"data_buffer\[7\]\" at sram.v(56)" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_buffer\[8\] sram.v(56) " "Info (10041): Inferred latch for \"data_buffer\[8\]\" at sram.v(56)" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_buffer\[9\] sram.v(56) " "Info (10041): Inferred latch for \"data_buffer\[9\]\" at sram.v(56)" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_buffer\[10\] sram.v(56) " "Info (10041): Inferred latch for \"data_buffer\[10\]\" at sram.v(56)" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_buffer\[11\] sram.v(56) " "Info (10041): Inferred latch for \"data_buffer\[11\]\" at sram.v(56)" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_buffer\[12\] sram.v(56) " "Info (10041): Inferred latch for \"data_buffer\[12\]\" at sram.v(56)" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_buffer\[13\] sram.v(56) " "Info (10041): Inferred latch for \"data_buffer\[13\]\" at sram.v(56)" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_buffer\[14\] sram.v(56) " "Info (10041): Inferred latch for \"data_buffer\[14\]\" at sram.v(56)" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_buffer\[15\] sram.v(56) " "Info (10041): Inferred latch for \"data_buffer\[15\]\" at sram.v(56)" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oe sram.v(56) " "Info (10041): Inferred latch for \"oe\" at sram.v(56)" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "we sram.v(56) " "Info (10041): Inferred latch for \"we\" at sram.v(56)" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 adc.v(30) " "Warning (10229): Verilog HDL Expression warning at adc.v(30): truncated literal to match 2 bits" {  } { { "adc.v" "" { Text "/home/lucaspeng/dclab/exp3/adc.v" 30 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 adc.v(40) " "Warning (10229): Verilog HDL Expression warning at adc.v(40): truncated literal to match 2 bits" {  } { { "adc.v" "" { Text "/home/lucaspeng/dclab/exp3/adc.v" 40 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "adc.v 1 1 " "Warning: Using design file adc.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 adc " "Info: Found entity 1: adc" {  } { { "adc.v" "" { Text "/home/lucaspeng/dclab/exp3/adc.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc adc:adc1 " "Info: Elaborating entity \"adc\" for hierarchy \"adc:adc1\"" {  } { { "recorder.v" "adc1" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 97 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_tmp adc.v(15) " "Warning (10036): Verilog HDL or VHDL warning at adc.v(15): object \"data_tmp\" assigned a value but never read" {  } { { "adc.v" "" { Text "/home/lucaspeng/dclab/exp3/adc.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 adc.v(35) " "Warning (10230): Verilog HDL assignment warning at adc.v(35): truncated value with size 32 to match size of target (5)" {  } { { "adc.v" "" { Text "/home/lucaspeng/dclab/exp3/adc.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 adc.v(37) " "Warning (10230): Verilog HDL assignment warning at adc.v(37): truncated value with size 32 to match size of target (18)" {  } { { "adc.v" "" { Text "/home/lucaspeng/dclab/exp3/adc.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 dac.v(26) " "Warning (10229): Verilog HDL Expression warning at dac.v(26): truncated literal to match 4 bits" {  } { { "dac.v" "" { Text "/home/lucaspeng/dclab/exp3/dac.v" 26 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 dac.v(31) " "Warning (10229): Verilog HDL Expression warning at dac.v(31): truncated literal to match 4 bits" {  } { { "dac.v" "" { Text "/home/lucaspeng/dclab/exp3/dac.v" 31 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "dac.v 1 1 " "Warning: Using design file dac.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 dac " "Info: Found entity 1: dac" {  } { { "dac.v" "" { Text "/home/lucaspeng/dclab/exp3/dac.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dac dac:dac1 " "Info: Elaborating entity \"dac\" for hierarchy \"dac:dac1\"" {  } { { "recorder.v" "dac1" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 107 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 dac.v(27) " "Warning (10230): Verilog HDL assignment warning at dac.v(27): truncated value with size 32 to match size of target (5)" {  } { { "dac.v" "" { Text "/home/lucaspeng/dclab/exp3/dac.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 dac.v(33) " "Warning (10230): Verilog HDL assignment warning at dac.v(33): truncated value with size 32 to match size of target (18)" {  } { { "dac.v" "" { Text "/home/lucaspeng/dclab/exp3/dac.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "debounce.v 1 1 " "Warning: Using design file debounce.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Info: Found entity 1: debounce" {  } { { "debounce.v" "" { Text "/home/lucaspeng/dclab/exp3/debounce.v" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:debounce1 " "Info: Elaborating entity \"debounce\" for hierarchy \"debounce:debounce1\"" {  } { { "recorder.v" "debounce1" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 114 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 debounce.v(26) " "Warning (10230): Verilog HDL assignment warning at debounce.v(26): truncated value with size 32 to match size of target (20)" {  } { { "debounce.v" "" { Text "/home/lucaspeng/dclab/exp3/debounce.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "sram:sram1\|data\[10\] dac:dac1\|Mux0 " "Warning: Converted the fan-out from the tri-state buffer \"sram:sram1\|data\[10\]\" to the node \"dac:dac1\|Mux0\" into an OR gate" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 18 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "sram:sram1\|data\[9\] dac:dac1\|Mux0 " "Warning: Converted the fan-out from the tri-state buffer \"sram:sram1\|data\[9\]\" to the node \"dac:dac1\|Mux0\" into an OR gate" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 18 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "sram:sram1\|data\[8\] dac:dac1\|Mux0 " "Warning: Converted the fan-out from the tri-state buffer \"sram:sram1\|data\[8\]\" to the node \"dac:dac1\|Mux0\" into an OR gate" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 18 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "sram:sram1\|data\[11\] dac:dac1\|Mux0 " "Warning: Converted the fan-out from the tri-state buffer \"sram:sram1\|data\[11\]\" to the node \"dac:dac1\|Mux0\" into an OR gate" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 18 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "sram:sram1\|data\[5\] dac:dac1\|Mux0 " "Warning: Converted the fan-out from the tri-state buffer \"sram:sram1\|data\[5\]\" to the node \"dac:dac1\|Mux0\" into an OR gate" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 18 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "sram:sram1\|data\[6\] dac:dac1\|Mux0 " "Warning: Converted the fan-out from the tri-state buffer \"sram:sram1\|data\[6\]\" to the node \"dac:dac1\|Mux0\" into an OR gate" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 18 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "sram:sram1\|data\[4\] dac:dac1\|Mux0 " "Warning: Converted the fan-out from the tri-state buffer \"sram:sram1\|data\[4\]\" to the node \"dac:dac1\|Mux0\" into an OR gate" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 18 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "sram:sram1\|data\[7\] dac:dac1\|Mux0 " "Warning: Converted the fan-out from the tri-state buffer \"sram:sram1\|data\[7\]\" to the node \"dac:dac1\|Mux0\" into an OR gate" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 18 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "sram:sram1\|data\[2\] dac:dac1\|Mux0 " "Warning: Converted the fan-out from the tri-state buffer \"sram:sram1\|data\[2\]\" to the node \"dac:dac1\|Mux0\" into an OR gate" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 18 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "adc:adc1\|data\[1\] dac:dac1\|Mux0 " "Warning: Converted the fan-out from the tri-state buffer \"adc:adc1\|data\[1\]\" to the node \"dac:dac1\|Mux0\" into an OR gate" {  } { { "adc.v" "" { Text "/home/lucaspeng/dclab/exp3/adc.v" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "adc:adc1\|data\[0\] dac:dac1\|Mux0 " "Warning: Converted the fan-out from the tri-state buffer \"adc:adc1\|data\[0\]\" to the node \"dac:dac1\|Mux0\" into an OR gate" {  } { { "adc.v" "" { Text "/home/lucaspeng/dclab/exp3/adc.v" 10 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "sram:sram1\|data\[3\] dac:dac1\|Mux0 " "Warning: Converted the fan-out from the tri-state buffer \"sram:sram1\|data\[3\]\" to the node \"dac:dac1\|Mux0\" into an OR gate" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 18 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "sram:sram1\|data\[13\] dac:dac1\|Mux0 " "Warning: Converted the fan-out from the tri-state buffer \"sram:sram1\|data\[13\]\" to the node \"dac:dac1\|Mux0\" into an OR gate" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 18 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "sram:sram1\|data\[14\] dac:dac1\|Mux0 " "Warning: Converted the fan-out from the tri-state buffer \"sram:sram1\|data\[14\]\" to the node \"dac:dac1\|Mux0\" into an OR gate" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 18 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "sram:sram1\|data\[12\] dac:dac1\|Mux0 " "Warning: Converted the fan-out from the tri-state buffer \"sram:sram1\|data\[12\]\" to the node \"dac:dac1\|Mux0\" into an OR gate" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 18 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "sram:sram1\|data\[15\] dac:dac1\|Mux0 " "Warning: Converted the fan-out from the tri-state buffer \"sram:sram1\|data\[15\]\" to the node \"dac:dac1\|Mux0\" into an OR gate" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 18 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "ub GND " "Warning (13410): Pin \"ub\" is stuck at GND" {  } { { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "lb GND " "Warning (13410): Pin \"lb\" is stuck at GND" {  } { { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adcdat " "Warning (15610): No output dependent on input pin \"adcdat\"" {  } { { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 18 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "467 " "Info: Implemented 467 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Info: Implemented 8 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Info: Implemented 43 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Info: Implemented 16 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "399 " "Info: Implemented 399 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 ClockLock PLLs" {  } {  } 0 0 "Implemented %1!d! ClockLock PLLs" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 130 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 130 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "195 " "Info: Peak virtual memory: 195 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 14 21:25:15 2010 " "Info: Processing ended: Wed Jul 14 21:25:15 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 14 21:25:17 2010 " "Info: Processing started: Wed Jul 14 21:25:17 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off recorder -c recorder " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off recorder -c recorder" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "recorder EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"recorder\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:pll1\|altpll:altpll_component\|pll Cyclone II PLL " "Info: Implemented PLL \"pll:pll1\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll1\|altpll:altpll_component\|_clk0 6 25 0 0 " "Info: Implementing clock multiplication of 6, clock division of 25, and phase shift of 0 degrees (0 ps) for pll:pll1\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "/home/lucaspeng/altera9.0/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "/home/lucaspeng/altera9.0/quartus/libraries/megafunctions/altpll.tdf" 524 3 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/lucaspeng/altera9.0/quartus/linux/pin_planner.ppl" { ~ASDO~ } } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/lucaspeng/altera9.0/quartus/linux/pin_planner.ppl" { ~nCSO~ } } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/lucaspeng/altera9.0/quartus/linux/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clkfast (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clkfast (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/lucaspeng/altera9.0/quartus/linux/pin_planner.ppl" { clkfast } } } { "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "clkfast" } } } } { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 12 -1 0 } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clkfast } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll1\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1) " "Info: Automatically promoted node pll:pll1\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "/home/lucaspeng/altera9.0/quartus/libraries/megafunctions/altpll.tdf" 524 3 0 } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { pll:pll1|altpll:altpll_component|_clk0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i2c:i2c1\|clk_slow\[3\]  " "Info: Automatically promoted node i2c:i2c1\|clk_slow\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c:i2c1\|clk_slow\[3\]~8 " "Info: Destination node i2c:i2c1\|clk_slow\[3\]~8" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 76 -1 0 } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { i2c:i2c1|clk_slow[3]~8 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 76 -1 0 } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { i2c:i2c1|clk_slow[3] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sram:sram1\|comb~34  " "Info: Automatically promoted node sram:sram1\|comb~34 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sram:sram1\|oe " "Info: Destination node sram:sram1\|oe" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 21 -1 0 } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram:sram1|oe } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sram:sram1\|we " "Info: Destination node sram:sram1\|we" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 21 -1 0 } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram:sram1|we } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram:sram1|comb~34 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sram:sram1\|comb~35  " "Info: Automatically promoted node sram:sram1\|comb~35 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sram:sram1\|oe " "Info: Destination node sram:sram1\|oe" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 21 -1 0 } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram:sram1|oe } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sram:sram1\|we " "Info: Destination node sram:sram1\|we" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 21 -1 0 } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram:sram1|we } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram:sram1|comb~35 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Info: Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "1.419 ns register register " "Info: Estimated most critical path is register to register delay of 1.419 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns debounce:debounce1\|clean 1 REG LAB_X62_Y21 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X62_Y21; Fanout = 3; REG Node = 'debounce:debounce1\|clean'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debounce:debounce1|clean } "NODE_NAME" } } { "debounce.v" "" { Text "/home/lucaspeng/dclab/exp3/debounce.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.335 ns) + CELL(0.084 ns) 1.419 ns i2c:i2c1\|reset_tmp\[0\] 2 REG LAB_X64_Y20 4 " "Info: 2: + IC(1.335 ns) + CELL(0.084 ns) = 1.419 ns; Loc. = LAB_X64_Y20; Fanout = 4; REG Node = 'i2c:i2c1\|reset_tmp\[0\]'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.419 ns" { debounce:debounce1|clean i2c:i2c1|reset_tmp[0] } "NODE_NAME" } } { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.084 ns ( 5.92 % ) " "Info: Total cell delay = 0.084 ns ( 5.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.335 ns ( 94.08 % ) " "Info: Total interconnect delay = 1.335 ns ( 94.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.419 ns" { debounce:debounce1|clean i2c:i2c1|reset_tmp[0] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X0_Y12 X10_Y23 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y12 to location X10_Y23" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "59 " "Warning: Found 59 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_o\[0\] 0 " "Info: Pin \"addr_o\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_o\[1\] 0 " "Info: Pin \"addr_o\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_o\[2\] 0 " "Info: Pin \"addr_o\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_o\[3\] 0 " "Info: Pin \"addr_o\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_o\[4\] 0 " "Info: Pin \"addr_o\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_o\[5\] 0 " "Info: Pin \"addr_o\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_o\[6\] 0 " "Info: Pin \"addr_o\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_o\[7\] 0 " "Info: Pin \"addr_o\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_o\[8\] 0 " "Info: Pin \"addr_o\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_o\[9\] 0 " "Info: Pin \"addr_o\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_o\[10\] 0 " "Info: Pin \"addr_o\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_o\[11\] 0 " "Info: Pin \"addr_o\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_o\[12\] 0 " "Info: Pin \"addr_o\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_o\[13\] 0 " "Info: Pin \"addr_o\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_o\[14\] 0 " "Info: Pin \"addr_o\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_o\[15\] 0 " "Info: Pin \"addr_o\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_o\[16\] 0 " "Info: Pin \"addr_o\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "addr_o\[17\] 0 " "Info: Pin \"addr_o\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io\[0\] 0 " "Info: Pin \"io\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io\[1\] 0 " "Info: Pin \"io\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io\[2\] 0 " "Info: Pin \"io\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io\[3\] 0 " "Info: Pin \"io\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io\[4\] 0 " "Info: Pin \"io\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io\[5\] 0 " "Info: Pin \"io\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io\[6\] 0 " "Info: Pin \"io\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io\[7\] 0 " "Info: Pin \"io\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io\[8\] 0 " "Info: Pin \"io\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io\[9\] 0 " "Info: Pin \"io\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io\[10\] 0 " "Info: Pin \"io\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io\[11\] 0 " "Info: Pin \"io\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io\[12\] 0 " "Info: Pin \"io\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io\[13\] 0 " "Info: Pin \"io\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io\[14\] 0 " "Info: Pin \"io\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io\[15\] 0 " "Info: Pin \"io\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ce 0 " "Info: Pin \"ce\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oe 0 " "Info: Pin \"oe\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "we 0 " "Info: Pin \"we\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ub 0 " "Info: Pin \"ub\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "lb 0 " "Info: Pin \"lb\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dacdat 0 " "Info: Pin \"dacdat\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "i2c_clk 0 " "Info: Pin \"i2c_clk\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "i2c_dat 0 " "Info: Pin \"i2c_dat\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sclk 0 " "Info: Pin \"sclk\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdat 0 " "Info: Pin \"sdat\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reset_out 0 " "Info: Pin \"reset_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "send_o 0 " "Info: Pin \"send_o\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reset_tmp_o\[0\] 0 " "Info: Pin \"reset_tmp_o\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reset_tmp_o\[1\] 0 " "Info: Pin \"reset_tmp_o\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reset_counter_o\[0\] 0 " "Info: Pin \"reset_counter_o\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reset_counter_o\[1\] 0 " "Info: Pin \"reset_counter_o\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reset_counter_o\[2\] 0 " "Info: Pin \"reset_counter_o\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reset_counter_o\[3\] 0 " "Info: Pin \"reset_counter_o\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reset_counter_o\[4\] 0 " "Info: Pin \"reset_counter_o\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reset_counter_o\[5\] 0 " "Info: Pin \"reset_counter_o\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reset_counter_o\[6\] 0 " "Info: Pin \"reset_counter_o\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reset_state_o\[0\] 0 " "Info: Pin \"reset_state_o\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reset_state_o\[1\] 0 " "Info: Pin \"reset_state_o\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reset_state_o\[2\] 0 " "Info: Pin \"reset_state_o\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reset_state_o\[3\] 0 " "Info: Pin \"reset_state_o\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "2 " "Warning: Following 2 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ub GND " "Info: Pin ub has GND driving its datain port" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/lucaspeng/altera9.0/quartus/linux/pin_planner.ppl" { ub } } } { "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "ub" } } } } { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 15 -1 0 } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ub } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "lb GND " "Info: Pin lb has GND driving its datain port" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/lucaspeng/altera9.0/quartus/linux/pin_planner.ppl" { lb } } } { "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "lb" } } } } { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 15 -1 0 } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { lb } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "sram:sram1\|we (inverted) " "Info: Following pins have the same output enable: sram:sram1\|we (inverted)" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional io\[1\] 3.3-V LVTTL " "Info: Type bi-directional pin io\[1\] uses the 3.3-V LVTTL I/O standard" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/lucaspeng/altera9.0/quartus/linux/pin_planner.ppl" { io[1] } } } { "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "io\[1\]" } } } } { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 16 -1 0 } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { io[1] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional io\[3\] 3.3-V LVTTL " "Info: Type bi-directional pin io\[3\] uses the 3.3-V LVTTL I/O standard" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/lucaspeng/altera9.0/quartus/linux/pin_planner.ppl" { io[3] } } } { "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "io\[3\]" } } } } { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 16 -1 0 } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { io[3] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional io\[5\] 3.3-V LVTTL " "Info: Type bi-directional pin io\[5\] uses the 3.3-V LVTTL I/O standard" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/lucaspeng/altera9.0/quartus/linux/pin_planner.ppl" { io[5] } } } { "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "io\[5\]" } } } } { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 16 -1 0 } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { io[5] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional io\[7\] 3.3-V LVTTL " "Info: Type bi-directional pin io\[7\] uses the 3.3-V LVTTL I/O standard" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/lucaspeng/altera9.0/quartus/linux/pin_planner.ppl" { io[7] } } } { "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "io\[7\]" } } } } { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 16 -1 0 } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { io[7] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional io\[9\] 3.3-V LVTTL " "Info: Type bi-directional pin io\[9\] uses the 3.3-V LVTTL I/O standard" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/lucaspeng/altera9.0/quartus/linux/pin_planner.ppl" { io[9] } } } { "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "io\[9\]" } } } } { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 16 -1 0 } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { io[9] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional io\[11\] 3.3-V LVTTL " "Info: Type bi-directional pin io\[11\] uses the 3.3-V LVTTL I/O standard" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/lucaspeng/altera9.0/quartus/linux/pin_planner.ppl" { io[11] } } } { "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "io\[11\]" } } } } { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 16 -1 0 } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { io[11] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional io\[13\] 3.3-V LVTTL " "Info: Type bi-directional pin io\[13\] uses the 3.3-V LVTTL I/O standard" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/lucaspeng/altera9.0/quartus/linux/pin_planner.ppl" { io[13] } } } { "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "io\[13\]" } } } } { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 16 -1 0 } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { io[13] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional io\[15\] 3.3-V LVTTL " "Info: Type bi-directional pin io\[15\] uses the 3.3-V LVTTL I/O standard" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/lucaspeng/altera9.0/quartus/linux/pin_planner.ppl" { io[15] } } } { "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "io\[15\]" } } } } { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 16 -1 0 } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { io[15] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional io\[0\] 3.3-V LVTTL " "Info: Type bi-directional pin io\[0\] uses the 3.3-V LVTTL I/O standard" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/lucaspeng/altera9.0/quartus/linux/pin_planner.ppl" { io[0] } } } { "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "io\[0\]" } } } } { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 16 -1 0 } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { io[0] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional io\[2\] 3.3-V LVTTL " "Info: Type bi-directional pin io\[2\] uses the 3.3-V LVTTL I/O standard" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/lucaspeng/altera9.0/quartus/linux/pin_planner.ppl" { io[2] } } } { "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "io\[2\]" } } } } { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 16 -1 0 } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { io[2] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional io\[4\] 3.3-V LVTTL " "Info: Type bi-directional pin io\[4\] uses the 3.3-V LVTTL I/O standard" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/lucaspeng/altera9.0/quartus/linux/pin_planner.ppl" { io[4] } } } { "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "io\[4\]" } } } } { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 16 -1 0 } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { io[4] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional io\[6\] 3.3-V LVTTL " "Info: Type bi-directional pin io\[6\] uses the 3.3-V LVTTL I/O standard" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/lucaspeng/altera9.0/quartus/linux/pin_planner.ppl" { io[6] } } } { "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "io\[6\]" } } } } { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 16 -1 0 } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { io[6] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional io\[8\] 3.3-V LVTTL " "Info: Type bi-directional pin io\[8\] uses the 3.3-V LVTTL I/O standard" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/lucaspeng/altera9.0/quartus/linux/pin_planner.ppl" { io[8] } } } { "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "io\[8\]" } } } } { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 16 -1 0 } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { io[8] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional io\[10\] 3.3-V LVTTL " "Info: Type bi-directional pin io\[10\] uses the 3.3-V LVTTL I/O standard" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/lucaspeng/altera9.0/quartus/linux/pin_planner.ppl" { io[10] } } } { "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "io\[10\]" } } } } { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 16 -1 0 } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { io[10] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional io\[12\] 3.3-V LVTTL " "Info: Type bi-directional pin io\[12\] uses the 3.3-V LVTTL I/O standard" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/lucaspeng/altera9.0/quartus/linux/pin_planner.ppl" { io[12] } } } { "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "io\[12\]" } } } } { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 16 -1 0 } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { io[12] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional io\[14\] 3.3-V LVTTL " "Info: Type bi-directional pin io\[14\] uses the 3.3-V LVTTL I/O standard" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/home/lucaspeng/altera9.0/quartus/linux/pin_planner.ppl" { io[14] } } } { "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "io\[14\]" } } } } { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 16 -1 0 } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { io[14] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0 -1}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/lucaspeng/dclab/exp3/compile/recorder.fit.smsg " "Info: Generated suppressed messages file /home/lucaspeng/dclab/exp3/compile/recorder.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "287 " "Info: Peak virtual memory: 287 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 14 21:25:27 2010 " "Info: Processing ended: Wed Jul 14 21:25:27 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Info: Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Info: Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 14 21:25:28 2010 " "Info: Processing started: Wed Jul 14 21:25:28 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off recorder -c recorder " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off recorder -c recorder" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IPGMIO_CONDONE_ERROR_CHECKS_DISABLED" "" "Info: The Active Serial/Parallel mode CONF_DONE pin error check is disabled" {  } {  } 0 0 "The Active Serial/Parallel mode CONF_DONE pin error check is disabled" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "237 " "Info: Peak virtual memory: 237 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 14 21:25:31 2010 " "Info: Processing ended: Wed Jul 14 21:25:31 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 14 21:25:32 2010 " "Info: Processing started: Wed Jul 14 21:25:32 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off recorder -c recorder --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off recorder -c recorder --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "sram:sram1\|data_buffer\[11\] " "Warning: Node \"sram:sram1\|data_buffer\[11\]\" is a latch" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram:sram1\|data_buffer\[10\] " "Warning: Node \"sram:sram1\|data_buffer\[10\]\" is a latch" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram:sram1\|data_buffer\[13\] " "Warning: Node \"sram:sram1\|data_buffer\[13\]\" is a latch" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram:sram1\|data_buffer\[15\] " "Warning: Node \"sram:sram1\|data_buffer\[15\]\" is a latch" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram:sram1\|data_buffer\[2\] " "Warning: Node \"sram:sram1\|data_buffer\[2\]\" is a latch" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram:sram1\|data_buffer\[3\] " "Warning: Node \"sram:sram1\|data_buffer\[3\]\" is a latch" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram:sram1\|data_buffer\[5\] " "Warning: Node \"sram:sram1\|data_buffer\[5\]\" is a latch" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram:sram1\|data_buffer\[7\] " "Warning: Node \"sram:sram1\|data_buffer\[7\]\" is a latch" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram:sram1\|data_buffer\[9\] " "Warning: Node \"sram:sram1\|data_buffer\[9\]\" is a latch" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram:sram1\|data_buffer\[8\] " "Warning: Node \"sram:sram1\|data_buffer\[8\]\" is a latch" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram:sram1\|data_buffer\[14\] " "Warning: Node \"sram:sram1\|data_buffer\[14\]\" is a latch" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram:sram1\|data_buffer\[12\] " "Warning: Node \"sram:sram1\|data_buffer\[12\]\" is a latch" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram:sram1\|data_buffer\[0\] " "Warning: Node \"sram:sram1\|data_buffer\[0\]\" is a latch" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram:sram1\|data_buffer\[1\] " "Warning: Node \"sram:sram1\|data_buffer\[1\]\" is a latch" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram:sram1\|data_buffer\[4\] " "Warning: Node \"sram:sram1\|data_buffer\[4\]\" is a latch" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram:sram1\|data_buffer\[6\] " "Warning: Node \"sram:sram1\|data_buffer\[6\]\" is a latch" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram:sram1\|we " "Warning: Node \"sram:sram1\|we\" is a latch" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram:sram1\|io_buffer\[11\] " "Warning: Node \"sram:sram1\|io_buffer\[11\]\" is a latch" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram:sram1\|io_buffer\[10\] " "Warning: Node \"sram:sram1\|io_buffer\[10\]\" is a latch" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram:sram1\|io_buffer\[13\] " "Warning: Node \"sram:sram1\|io_buffer\[13\]\" is a latch" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram:sram1\|io_buffer\[15\] " "Warning: Node \"sram:sram1\|io_buffer\[15\]\" is a latch" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram:sram1\|io_buffer\[2\] " "Warning: Node \"sram:sram1\|io_buffer\[2\]\" is a latch" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram:sram1\|io_buffer\[3\] " "Warning: Node \"sram:sram1\|io_buffer\[3\]\" is a latch" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram:sram1\|io_buffer\[5\] " "Warning: Node \"sram:sram1\|io_buffer\[5\]\" is a latch" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram:sram1\|io_buffer\[7\] " "Warning: Node \"sram:sram1\|io_buffer\[7\]\" is a latch" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram:sram1\|io_buffer\[9\] " "Warning: Node \"sram:sram1\|io_buffer\[9\]\" is a latch" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram:sram1\|io_buffer\[8\] " "Warning: Node \"sram:sram1\|io_buffer\[8\]\" is a latch" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram:sram1\|io_buffer\[14\] " "Warning: Node \"sram:sram1\|io_buffer\[14\]\" is a latch" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram:sram1\|io_buffer\[12\] " "Warning: Node \"sram:sram1\|io_buffer\[12\]\" is a latch" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram:sram1\|io_buffer\[0\] " "Warning: Node \"sram:sram1\|io_buffer\[0\]\" is a latch" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram:sram1\|io_buffer\[1\] " "Warning: Node \"sram:sram1\|io_buffer\[1\]\" is a latch" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram:sram1\|io_buffer\[4\] " "Warning: Node \"sram:sram1\|io_buffer\[4\]\" is a latch" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram:sram1\|io_buffer\[6\] " "Warning: Node \"sram:sram1\|io_buffer\[6\]\" is a latch" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 56 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sram:sram1\|oe " "Warning: Node \"sram:sram1\|oe\" is a latch" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "bclk " "Info: Assuming node \"bclk\" is an undefined clock" {  } { { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 18 -1 0 } } { "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "bclk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "5 " "Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "sram:sram1\|comb~35 " "Info: Detected gated clock \"sram:sram1\|comb~35\" as buffer" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram:sram1\|comb~35" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "sram:sram1\|comb~34 " "Info: Detected gated clock \"sram:sram1\|comb~34\" as buffer" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram:sram1\|comb~34" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dac:dac1\|read " "Info: Detected ripple clock \"dac:dac1\|read\" as buffer" {  } { { "dac.v" "" { Text "/home/lucaspeng/dclab/exp3/dac.v" 7 -1 0 } } { "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "dac:dac1\|read" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "i2c:i2c1\|clk_slow\[3\] " "Info: Detected ripple clock \"i2c:i2c1\|clk_slow\[3\]\" as buffer" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 76 -1 0 } } { "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "i2c:i2c1\|clk_slow\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "adc:adc1\|write " "Info: Detected ripple clock \"adc:adc1\|write\" as buffer" {  } { { "adc.v" "" { Text "/home/lucaspeng/dclab/exp3/adc.v" 11 -1 0 } } { "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/home/lucaspeng/altera9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "adc:adc1\|write" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "pll:pll1\|altpll:altpll_component\|_clk0 register debounce:debounce1\|clean register i2c:i2c1\|reset_tmp\[0\] 1.932 ns " "Info: Slack time is 1.932 ns for clock \"pll:pll1\|altpll:altpll_component\|_clk0\" between source register \"debounce:debounce1\|clean\" and destination register \"i2c:i2c1\|reset_tmp\[0\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "3.302 ns + Largest register register " "Info: + Largest register to register requirement is 3.302 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "0.975 ns + " "Info: + Setup relationship between source and destination is 0.975 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.975 ns " "Info: + Latch edge is 0.975 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll:pll1\|altpll:altpll_component\|_clk0 83.333 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"pll:pll1\|altpll:altpll_component\|_clk0\" is 83.333 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clkfast 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"clkfast\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.541 ns + Largest " "Info: + Largest clock skew is 2.541 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll1\|altpll:altpll_component\|_clk0 destination 5.227 ns + Shortest register " "Info: + Shortest clock path from clock \"pll:pll1\|altpll:altpll_component\|_clk0\" to destination register is 5.227 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll:pll1\|altpll:altpll_component\|_clk0'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { pll:pll1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/home/lucaspeng/altera9.0/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns pll:pll1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 5 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'pll:pll1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.091 ns" { pll:pll1|altpll:altpll_component|_clk0 pll:pll1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "/home/lucaspeng/altera9.0/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.044 ns) + CELL(0.787 ns) 2.922 ns i2c:i2c1\|clk_slow\[3\] 3 REG LCFF_X31_Y35_N17 3 " "Info: 3: + IC(1.044 ns) + CELL(0.787 ns) = 2.922 ns; Loc. = LCFF_X31_Y35_N17; Fanout = 3; REG Node = 'i2c:i2c1\|clk_slow\[3\]'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.831 ns" { pll:pll1|altpll:altpll_component|_clk0~clkctrl i2c:i2c1|clk_slow[3] } "NODE_NAME" } } { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.743 ns) + CELL(0.000 ns) 3.665 ns i2c:i2c1\|clk_slow\[3\]~clkctrl 4 COMB CLKCTRL_G10 80 " "Info: 4: + IC(0.743 ns) + CELL(0.000 ns) = 3.665 ns; Loc. = CLKCTRL_G10; Fanout = 80; COMB Node = 'i2c:i2c1\|clk_slow\[3\]~clkctrl'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.743 ns" { i2c:i2c1|clk_slow[3] i2c:i2c1|clk_slow[3]~clkctrl } "NODE_NAME" } } { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.537 ns) 5.227 ns i2c:i2c1\|reset_tmp\[0\] 5 REG LCFF_X64_Y20_N27 4 " "Info: 5: + IC(1.025 ns) + CELL(0.537 ns) = 5.227 ns; Loc. = LCFF_X64_Y20_N27; Fanout = 4; REG Node = 'i2c:i2c1\|reset_tmp\[0\]'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.562 ns" { i2c:i2c1|clk_slow[3]~clkctrl i2c:i2c1|reset_tmp[0] } "NODE_NAME" } } { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 25.33 % ) " "Info: Total cell delay = 1.324 ns ( 25.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.903 ns ( 74.67 % ) " "Info: Total interconnect delay = 3.903 ns ( 74.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.227 ns" { pll:pll1|altpll:altpll_component|_clk0 pll:pll1|altpll:altpll_component|_clk0~clkctrl i2c:i2c1|clk_slow[3] i2c:i2c1|clk_slow[3]~clkctrl i2c:i2c1|reset_tmp[0] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "5.227 ns" { pll:pll1|altpll:altpll_component|_clk0 {} pll:pll1|altpll:altpll_component|_clk0~clkctrl {} i2c:i2c1|clk_slow[3] {} i2c:i2c1|clk_slow[3]~clkctrl {} i2c:i2c1|reset_tmp[0] {} } { 0.000ns 1.091ns 1.044ns 0.743ns 1.025ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkfast source 2.686 ns - Longest register " "Info: - Longest clock path from clock \"clkfast\" to source register is 2.686 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clkfast 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clkfast'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clkfast } "NODE_NAME" } } { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clkfast~clkctrl 2 COMB CLKCTRL_G2 66 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 66; COMB Node = 'clkfast~clkctrl'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.118 ns" { clkfast clkfast~clkctrl } "NODE_NAME" } } { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.537 ns) 2.686 ns debounce:debounce1\|clean 3 REG LCFF_X62_Y21_N1 3 " "Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.686 ns; Loc. = LCFF_X62_Y21_N1; Fanout = 3; REG Node = 'debounce:debounce1\|clean'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.569 ns" { clkfast~clkctrl debounce:debounce1|clean } "NODE_NAME" } } { "debounce.v" "" { Text "/home/lucaspeng/dclab/exp3/debounce.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.19 % ) " "Info: Total cell delay = 1.536 ns ( 57.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.150 ns ( 42.81 % ) " "Info: Total interconnect delay = 1.150 ns ( 42.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.686 ns" { clkfast clkfast~clkctrl debounce:debounce1|clean } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "2.686 ns" { clkfast {} clkfast~combout {} clkfast~clkctrl {} debounce:debounce1|clean {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.227 ns" { pll:pll1|altpll:altpll_component|_clk0 pll:pll1|altpll:altpll_component|_clk0~clkctrl i2c:i2c1|clk_slow[3] i2c:i2c1|clk_slow[3]~clkctrl i2c:i2c1|reset_tmp[0] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "5.227 ns" { pll:pll1|altpll:altpll_component|_clk0 {} pll:pll1|altpll:altpll_component|_clk0~clkctrl {} i2c:i2c1|clk_slow[3] {} i2c:i2c1|clk_slow[3]~clkctrl {} i2c:i2c1|reset_tmp[0] {} } { 0.000ns 1.091ns 1.044ns 0.743ns 1.025ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.686 ns" { clkfast clkfast~clkctrl debounce:debounce1|clean } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "2.686 ns" { clkfast {} clkfast~combout {} clkfast~clkctrl {} debounce:debounce1|clean {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "debounce.v" "" { Text "/home/lucaspeng/dclab/exp3/debounce.v" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 82 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.227 ns" { pll:pll1|altpll:altpll_component|_clk0 pll:pll1|altpll:altpll_component|_clk0~clkctrl i2c:i2c1|clk_slow[3] i2c:i2c1|clk_slow[3]~clkctrl i2c:i2c1|reset_tmp[0] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "5.227 ns" { pll:pll1|altpll:altpll_component|_clk0 {} pll:pll1|altpll:altpll_component|_clk0~clkctrl {} i2c:i2c1|clk_slow[3] {} i2c:i2c1|clk_slow[3]~clkctrl {} i2c:i2c1|reset_tmp[0] {} } { 0.000ns 1.091ns 1.044ns 0.743ns 1.025ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.686 ns" { clkfast clkfast~clkctrl debounce:debounce1|clean } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "2.686 ns" { clkfast {} clkfast~combout {} clkfast~clkctrl {} debounce:debounce1|clean {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.370 ns - Longest register register " "Info: - Longest register to register delay is 1.370 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns debounce:debounce1\|clean 1 REG LCFF_X62_Y21_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X62_Y21_N1; Fanout = 3; REG Node = 'debounce:debounce1\|clean'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debounce:debounce1|clean } "NODE_NAME" } } { "debounce.v" "" { Text "/home/lucaspeng/dclab/exp3/debounce.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.366 ns) 1.370 ns i2c:i2c1\|reset_tmp\[0\] 2 REG LCFF_X64_Y20_N27 4 " "Info: 2: + IC(1.004 ns) + CELL(0.366 ns) = 1.370 ns; Loc. = LCFF_X64_Y20_N27; Fanout = 4; REG Node = 'i2c:i2c1\|reset_tmp\[0\]'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.370 ns" { debounce:debounce1|clean i2c:i2c1|reset_tmp[0] } "NODE_NAME" } } { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.366 ns ( 26.72 % ) " "Info: Total cell delay = 0.366 ns ( 26.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.004 ns ( 73.28 % ) " "Info: Total interconnect delay = 1.004 ns ( 73.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.370 ns" { debounce:debounce1|clean i2c:i2c1|reset_tmp[0] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "1.370 ns" { debounce:debounce1|clean {} i2c:i2c1|reset_tmp[0] {} } { 0.000ns 1.004ns } { 0.000ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.227 ns" { pll:pll1|altpll:altpll_component|_clk0 pll:pll1|altpll:altpll_component|_clk0~clkctrl i2c:i2c1|clk_slow[3] i2c:i2c1|clk_slow[3]~clkctrl i2c:i2c1|reset_tmp[0] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "5.227 ns" { pll:pll1|altpll:altpll_component|_clk0 {} pll:pll1|altpll:altpll_component|_clk0~clkctrl {} i2c:i2c1|clk_slow[3] {} i2c:i2c1|clk_slow[3]~clkctrl {} i2c:i2c1|reset_tmp[0] {} } { 0.000ns 1.091ns 1.044ns 0.743ns 1.025ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.686 ns" { clkfast clkfast~clkctrl debounce:debounce1|clean } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "2.686 ns" { clkfast {} clkfast~combout {} clkfast~clkctrl {} debounce:debounce1|clean {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.370 ns" { debounce:debounce1|clean i2c:i2c1|reset_tmp[0] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "1.370 ns" { debounce:debounce1|clean {} i2c:i2c1|reset_tmp[0] {} } { 0.000ns 1.004ns } { 0.000ns 0.366ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "clkfast register debounce:debounce1\|count\[7\] register debounce:debounce1\|count\[19\] 14.173 ns " "Info: Slack time is 14.173 ns for clock \"clkfast\" between source register \"debounce:debounce1\|count\[7\]\" and destination register \"debounce:debounce1\|count\[19\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "171.61 MHz 5.827 ns " "Info: Fmax is 171.61 MHz (period= 5.827 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "19.788 ns + Largest register register " "Info: + Largest register to register requirement is 19.788 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.000 ns + " "Info: + Setup relationship between source and destination is 20.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.000 ns " "Info: + Latch edge is 20.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clkfast 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"clkfast\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clkfast 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"clkfast\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.002 ns + Largest " "Info: + Largest clock skew is 0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkfast destination 2.688 ns + Shortest register " "Info: + Shortest clock path from clock \"clkfast\" to destination register is 2.688 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clkfast 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clkfast'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clkfast } "NODE_NAME" } } { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clkfast~clkctrl 2 COMB CLKCTRL_G2 66 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 66; COMB Node = 'clkfast~clkctrl'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.118 ns" { clkfast clkfast~clkctrl } "NODE_NAME" } } { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.537 ns) 2.688 ns debounce:debounce1\|count\[19\] 3 REG LCFF_X62_Y20_N19 2 " "Info: 3: + IC(1.034 ns) + CELL(0.537 ns) = 2.688 ns; Loc. = LCFF_X62_Y20_N19; Fanout = 2; REG Node = 'debounce:debounce1\|count\[19\]'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.571 ns" { clkfast~clkctrl debounce:debounce1|count[19] } "NODE_NAME" } } { "debounce.v" "" { Text "/home/lucaspeng/dclab/exp3/debounce.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.14 % ) " "Info: Total cell delay = 1.536 ns ( 57.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.152 ns ( 42.86 % ) " "Info: Total interconnect delay = 1.152 ns ( 42.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.688 ns" { clkfast clkfast~clkctrl debounce:debounce1|count[19] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "2.688 ns" { clkfast {} clkfast~combout {} clkfast~clkctrl {} debounce:debounce1|count[19] {} } { 0.000ns 0.000ns 0.118ns 1.034ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkfast source 2.686 ns - Longest register " "Info: - Longest clock path from clock \"clkfast\" to source register is 2.686 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clkfast 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clkfast'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clkfast } "NODE_NAME" } } { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clkfast~clkctrl 2 COMB CLKCTRL_G2 66 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 66; COMB Node = 'clkfast~clkctrl'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.118 ns" { clkfast clkfast~clkctrl } "NODE_NAME" } } { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.537 ns) 2.686 ns debounce:debounce1\|count\[7\] 3 REG LCFF_X62_Y21_N27 3 " "Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.686 ns; Loc. = LCFF_X62_Y21_N27; Fanout = 3; REG Node = 'debounce:debounce1\|count\[7\]'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.569 ns" { clkfast~clkctrl debounce:debounce1|count[7] } "NODE_NAME" } } { "debounce.v" "" { Text "/home/lucaspeng/dclab/exp3/debounce.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.19 % ) " "Info: Total cell delay = 1.536 ns ( 57.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.150 ns ( 42.81 % ) " "Info: Total interconnect delay = 1.150 ns ( 42.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.686 ns" { clkfast clkfast~clkctrl debounce:debounce1|count[7] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "2.686 ns" { clkfast {} clkfast~combout {} clkfast~clkctrl {} debounce:debounce1|count[7] {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.688 ns" { clkfast clkfast~clkctrl debounce:debounce1|count[19] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "2.688 ns" { clkfast {} clkfast~combout {} clkfast~clkctrl {} debounce:debounce1|count[19] {} } { 0.000ns 0.000ns 0.118ns 1.034ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.686 ns" { clkfast clkfast~clkctrl debounce:debounce1|count[7] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "2.686 ns" { clkfast {} clkfast~combout {} clkfast~clkctrl {} debounce:debounce1|count[7] {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "debounce.v" "" { Text "/home/lucaspeng/dclab/exp3/debounce.v" 22 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "debounce.v" "" { Text "/home/lucaspeng/dclab/exp3/debounce.v" 22 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.688 ns" { clkfast clkfast~clkctrl debounce:debounce1|count[19] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "2.688 ns" { clkfast {} clkfast~combout {} clkfast~clkctrl {} debounce:debounce1|count[19] {} } { 0.000ns 0.000ns 0.118ns 1.034ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.686 ns" { clkfast clkfast~clkctrl debounce:debounce1|count[7] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "2.686 ns" { clkfast {} clkfast~combout {} clkfast~clkctrl {} debounce:debounce1|count[7] {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.615 ns - Longest register register " "Info: - Longest register to register delay is 5.615 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns debounce:debounce1\|count\[7\] 1 REG LCFF_X62_Y21_N27 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X62_Y21_N27; Fanout = 3; REG Node = 'debounce:debounce1\|count\[7\]'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debounce:debounce1|count[7] } "NODE_NAME" } } { "debounce.v" "" { Text "/home/lucaspeng/dclab/exp3/debounce.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.800 ns) + CELL(0.398 ns) 1.198 ns debounce:debounce1\|Equal0~1 2 COMB LCCOMB_X62_Y20_N28 1 " "Info: 2: + IC(0.800 ns) + CELL(0.398 ns) = 1.198 ns; Loc. = LCCOMB_X62_Y20_N28; Fanout = 1; COMB Node = 'debounce:debounce1\|Equal0~1'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.198 ns" { debounce:debounce1|count[7] debounce:debounce1|Equal0~1 } "NODE_NAME" } } { "debounce.v" "" { Text "/home/lucaspeng/dclab/exp3/debounce.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.420 ns) 1.871 ns debounce:debounce1\|Equal0~2 3 COMB LCCOMB_X62_Y20_N30 1 " "Info: 3: + IC(0.253 ns) + CELL(0.420 ns) = 1.871 ns; Loc. = LCCOMB_X62_Y20_N30; Fanout = 1; COMB Node = 'debounce:debounce1\|Equal0~2'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.673 ns" { debounce:debounce1|Equal0~1 debounce:debounce1|Equal0~2 } "NODE_NAME" } } { "debounce.v" "" { Text "/home/lucaspeng/dclab/exp3/debounce.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 2.269 ns debounce:debounce1\|Equal0~6 4 COMB LCCOMB_X62_Y20_N22 3 " "Info: 4: + IC(0.248 ns) + CELL(0.150 ns) = 2.269 ns; Loc. = LCCOMB_X62_Y20_N22; Fanout = 3; COMB Node = 'debounce:debounce1\|Equal0~6'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.398 ns" { debounce:debounce1|Equal0~2 debounce:debounce1|Equal0~6 } "NODE_NAME" } } { "debounce.v" "" { Text "/home/lucaspeng/dclab/exp3/debounce.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.930 ns) + CELL(0.393 ns) 3.592 ns debounce:debounce1\|count\[0\]~81 5 COMB LCCOMB_X62_Y21_N12 2 " "Info: 5: + IC(0.930 ns) + CELL(0.393 ns) = 3.592 ns; Loc. = LCCOMB_X62_Y21_N12; Fanout = 2; COMB Node = 'debounce:debounce1\|count\[0\]~81'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.323 ns" { debounce:debounce1|Equal0~6 debounce:debounce1|count[0]~81 } "NODE_NAME" } } { "debounce.v" "" { Text "/home/lucaspeng/dclab/exp3/debounce.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 3.751 ns debounce:debounce1\|count\[1\]~84 6 COMB LCCOMB_X62_Y21_N14 2 " "Info: 6: + IC(0.000 ns) + CELL(0.159 ns) = 3.751 ns; Loc. = LCCOMB_X62_Y21_N14; Fanout = 2; COMB Node = 'debounce:debounce1\|count\[1\]~84'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.159 ns" { debounce:debounce1|count[0]~81 debounce:debounce1|count[1]~84 } "NODE_NAME" } } { "debounce.v" "" { Text "/home/lucaspeng/dclab/exp3/debounce.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.822 ns debounce:debounce1\|count\[2\]~86 7 COMB LCCOMB_X62_Y21_N16 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 3.822 ns; Loc. = LCCOMB_X62_Y21_N16; Fanout = 2; COMB Node = 'debounce:debounce1\|count\[2\]~86'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { debounce:debounce1|count[1]~84 debounce:debounce1|count[2]~86 } "NODE_NAME" } } { "debounce.v" "" { Text "/home/lucaspeng/dclab/exp3/debounce.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.893 ns debounce:debounce1\|count\[3\]~88 8 COMB LCCOMB_X62_Y21_N18 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 3.893 ns; Loc. = LCCOMB_X62_Y21_N18; Fanout = 2; COMB Node = 'debounce:debounce1\|count\[3\]~88'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { debounce:debounce1|count[2]~86 debounce:debounce1|count[3]~88 } "NODE_NAME" } } { "debounce.v" "" { Text "/home/lucaspeng/dclab/exp3/debounce.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.964 ns debounce:debounce1\|count\[4\]~90 9 COMB LCCOMB_X62_Y21_N20 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 3.964 ns; Loc. = LCCOMB_X62_Y21_N20; Fanout = 2; COMB Node = 'debounce:debounce1\|count\[4\]~90'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { debounce:debounce1|count[3]~88 debounce:debounce1|count[4]~90 } "NODE_NAME" } } { "debounce.v" "" { Text "/home/lucaspeng/dclab/exp3/debounce.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.035 ns debounce:debounce1\|count\[5\]~92 10 COMB LCCOMB_X62_Y21_N22 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 4.035 ns; Loc. = LCCOMB_X62_Y21_N22; Fanout = 2; COMB Node = 'debounce:debounce1\|count\[5\]~92'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { debounce:debounce1|count[4]~90 debounce:debounce1|count[5]~92 } "NODE_NAME" } } { "debounce.v" "" { Text "/home/lucaspeng/dclab/exp3/debounce.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.106 ns debounce:debounce1\|count\[6\]~94 11 COMB LCCOMB_X62_Y21_N24 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 4.106 ns; Loc. = LCCOMB_X62_Y21_N24; Fanout = 2; COMB Node = 'debounce:debounce1\|count\[6\]~94'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { debounce:debounce1|count[5]~92 debounce:debounce1|count[6]~94 } "NODE_NAME" } } { "debounce.v" "" { Text "/home/lucaspeng/dclab/exp3/debounce.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.177 ns debounce:debounce1\|count\[7\]~96 12 COMB LCCOMB_X62_Y21_N26 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 4.177 ns; Loc. = LCCOMB_X62_Y21_N26; Fanout = 2; COMB Node = 'debounce:debounce1\|count\[7\]~96'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { debounce:debounce1|count[6]~94 debounce:debounce1|count[7]~96 } "NODE_NAME" } } { "debounce.v" "" { Text "/home/lucaspeng/dclab/exp3/debounce.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.248 ns debounce:debounce1\|count\[8\]~98 13 COMB LCCOMB_X62_Y21_N28 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 4.248 ns; Loc. = LCCOMB_X62_Y21_N28; Fanout = 2; COMB Node = 'debounce:debounce1\|count\[8\]~98'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { debounce:debounce1|count[7]~96 debounce:debounce1|count[8]~98 } "NODE_NAME" } } { "debounce.v" "" { Text "/home/lucaspeng/dclab/exp3/debounce.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 4.394 ns debounce:debounce1\|count\[9\]~100 14 COMB LCCOMB_X62_Y21_N30 2 " "Info: 14: + IC(0.000 ns) + CELL(0.146 ns) = 4.394 ns; Loc. = LCCOMB_X62_Y21_N30; Fanout = 2; COMB Node = 'debounce:debounce1\|count\[9\]~100'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.146 ns" { debounce:debounce1|count[8]~98 debounce:debounce1|count[9]~100 } "NODE_NAME" } } { "debounce.v" "" { Text "/home/lucaspeng/dclab/exp3/debounce.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.465 ns debounce:debounce1\|count\[10\]~102 15 COMB LCCOMB_X62_Y20_N0 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 4.465 ns; Loc. = LCCOMB_X62_Y20_N0; Fanout = 2; COMB Node = 'debounce:debounce1\|count\[10\]~102'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { debounce:debounce1|count[9]~100 debounce:debounce1|count[10]~102 } "NODE_NAME" } } { "debounce.v" "" { Text "/home/lucaspeng/dclab/exp3/debounce.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.536 ns debounce:debounce1\|count\[11\]~104 16 COMB LCCOMB_X62_Y20_N2 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 4.536 ns; Loc. = LCCOMB_X62_Y20_N2; Fanout = 2; COMB Node = 'debounce:debounce1\|count\[11\]~104'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { debounce:debounce1|count[10]~102 debounce:debounce1|count[11]~104 } "NODE_NAME" } } { "debounce.v" "" { Text "/home/lucaspeng/dclab/exp3/debounce.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.607 ns debounce:debounce1\|count\[12\]~106 17 COMB LCCOMB_X62_Y20_N4 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 4.607 ns; Loc. = LCCOMB_X62_Y20_N4; Fanout = 2; COMB Node = 'debounce:debounce1\|count\[12\]~106'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { debounce:debounce1|count[11]~104 debounce:debounce1|count[12]~106 } "NODE_NAME" } } { "debounce.v" "" { Text "/home/lucaspeng/dclab/exp3/debounce.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.678 ns debounce:debounce1\|count\[13\]~108 18 COMB LCCOMB_X62_Y20_N6 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 4.678 ns; Loc. = LCCOMB_X62_Y20_N6; Fanout = 2; COMB Node = 'debounce:debounce1\|count\[13\]~108'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { debounce:debounce1|count[12]~106 debounce:debounce1|count[13]~108 } "NODE_NAME" } } { "debounce.v" "" { Text "/home/lucaspeng/dclab/exp3/debounce.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.749 ns debounce:debounce1\|count\[14\]~110 19 COMB LCCOMB_X62_Y20_N8 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 4.749 ns; Loc. = LCCOMB_X62_Y20_N8; Fanout = 2; COMB Node = 'debounce:debounce1\|count\[14\]~110'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { debounce:debounce1|count[13]~108 debounce:debounce1|count[14]~110 } "NODE_NAME" } } { "debounce.v" "" { Text "/home/lucaspeng/dclab/exp3/debounce.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.820 ns debounce:debounce1\|count\[15\]~112 20 COMB LCCOMB_X62_Y20_N10 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 4.820 ns; Loc. = LCCOMB_X62_Y20_N10; Fanout = 2; COMB Node = 'debounce:debounce1\|count\[15\]~112'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { debounce:debounce1|count[14]~110 debounce:debounce1|count[15]~112 } "NODE_NAME" } } { "debounce.v" "" { Text "/home/lucaspeng/dclab/exp3/debounce.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.891 ns debounce:debounce1\|count\[16\]~114 21 COMB LCCOMB_X62_Y20_N12 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 4.891 ns; Loc. = LCCOMB_X62_Y20_N12; Fanout = 2; COMB Node = 'debounce:debounce1\|count\[16\]~114'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { debounce:debounce1|count[15]~112 debounce:debounce1|count[16]~114 } "NODE_NAME" } } { "debounce.v" "" { Text "/home/lucaspeng/dclab/exp3/debounce.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 5.050 ns debounce:debounce1\|count\[17\]~116 22 COMB LCCOMB_X62_Y20_N14 2 " "Info: 22: + IC(0.000 ns) + CELL(0.159 ns) = 5.050 ns; Loc. = LCCOMB_X62_Y20_N14; Fanout = 2; COMB Node = 'debounce:debounce1\|count\[17\]~116'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.159 ns" { debounce:debounce1|count[16]~114 debounce:debounce1|count[17]~116 } "NODE_NAME" } } { "debounce.v" "" { Text "/home/lucaspeng/dclab/exp3/debounce.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.121 ns debounce:debounce1\|count\[18\]~118 23 COMB LCCOMB_X62_Y20_N16 1 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 5.121 ns; Loc. = LCCOMB_X62_Y20_N16; Fanout = 1; COMB Node = 'debounce:debounce1\|count\[18\]~118'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { debounce:debounce1|count[17]~116 debounce:debounce1|count[18]~118 } "NODE_NAME" } } { "debounce.v" "" { Text "/home/lucaspeng/dclab/exp3/debounce.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 5.531 ns debounce:debounce1\|count\[19\]~119 24 COMB LCCOMB_X62_Y20_N18 1 " "Info: 24: + IC(0.000 ns) + CELL(0.410 ns) = 5.531 ns; Loc. = LCCOMB_X62_Y20_N18; Fanout = 1; COMB Node = 'debounce:debounce1\|count\[19\]~119'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.410 ns" { debounce:debounce1|count[18]~118 debounce:debounce1|count[19]~119 } "NODE_NAME" } } { "debounce.v" "" { Text "/home/lucaspeng/dclab/exp3/debounce.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.615 ns debounce:debounce1\|count\[19\] 25 REG LCFF_X62_Y20_N19 2 " "Info: 25: + IC(0.000 ns) + CELL(0.084 ns) = 5.615 ns; Loc. = LCFF_X62_Y20_N19; Fanout = 2; REG Node = 'debounce:debounce1\|count\[19\]'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { debounce:debounce1|count[19]~119 debounce:debounce1|count[19] } "NODE_NAME" } } { "debounce.v" "" { Text "/home/lucaspeng/dclab/exp3/debounce.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.384 ns ( 60.27 % ) " "Info: Total cell delay = 3.384 ns ( 60.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.231 ns ( 39.73 % ) " "Info: Total interconnect delay = 2.231 ns ( 39.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.615 ns" { debounce:debounce1|count[7] debounce:debounce1|Equal0~1 debounce:debounce1|Equal0~2 debounce:debounce1|Equal0~6 debounce:debounce1|count[0]~81 debounce:debounce1|count[1]~84 debounce:debounce1|count[2]~86 debounce:debounce1|count[3]~88 debounce:debounce1|count[4]~90 debounce:debounce1|count[5]~92 debounce:debounce1|count[6]~94 debounce:debounce1|count[7]~96 debounce:debounce1|count[8]~98 debounce:debounce1|count[9]~100 debounce:debounce1|count[10]~102 debounce:debounce1|count[11]~104 debounce:debounce1|count[12]~106 debounce:debounce1|count[13]~108 debounce:debounce1|count[14]~110 debounce:debounce1|count[15]~112 debounce:debounce1|count[16]~114 debounce:debounce1|count[17]~116 debounce:debounce1|count[18]~118 debounce:debounce1|count[19]~119 debounce:debounce1|count[19] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "5.615 ns" { debounce:debounce1|count[7] {} debounce:debounce1|Equal0~1 {} debounce:debounce1|Equal0~2 {} debounce:debounce1|Equal0~6 {} debounce:debounce1|count[0]~81 {} debounce:debounce1|count[1]~84 {} debounce:debounce1|count[2]~86 {} debounce:debounce1|count[3]~88 {} debounce:debounce1|count[4]~90 {} debounce:debounce1|count[5]~92 {} debounce:debounce1|count[6]~94 {} debounce:debounce1|count[7]~96 {} debounce:debounce1|count[8]~98 {} debounce:debounce1|count[9]~100 {} debounce:debounce1|count[10]~102 {} debounce:debounce1|count[11]~104 {} debounce:debounce1|count[12]~106 {} debounce:debounce1|count[13]~108 {} debounce:debounce1|count[14]~110 {} debounce:debounce1|count[15]~112 {} debounce:debounce1|count[16]~114 {} debounce:debounce1|count[17]~116 {} debounce:debounce1|count[18]~118 {} debounce:debounce1|count[19]~119 {} debounce:debounce1|count[19] {} } { 0.000ns 0.800ns 0.253ns 0.248ns 0.930ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.398ns 0.420ns 0.150ns 0.393ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.688 ns" { clkfast clkfast~clkctrl debounce:debounce1|count[19] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "2.688 ns" { clkfast {} clkfast~combout {} clkfast~clkctrl {} debounce:debounce1|count[19] {} } { 0.000ns 0.000ns 0.118ns 1.034ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.686 ns" { clkfast clkfast~clkctrl debounce:debounce1|count[7] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "2.686 ns" { clkfast {} clkfast~combout {} clkfast~clkctrl {} debounce:debounce1|count[7] {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.615 ns" { debounce:debounce1|count[7] debounce:debounce1|Equal0~1 debounce:debounce1|Equal0~2 debounce:debounce1|Equal0~6 debounce:debounce1|count[0]~81 debounce:debounce1|count[1]~84 debounce:debounce1|count[2]~86 debounce:debounce1|count[3]~88 debounce:debounce1|count[4]~90 debounce:debounce1|count[5]~92 debounce:debounce1|count[6]~94 debounce:debounce1|count[7]~96 debounce:debounce1|count[8]~98 debounce:debounce1|count[9]~100 debounce:debounce1|count[10]~102 debounce:debounce1|count[11]~104 debounce:debounce1|count[12]~106 debounce:debounce1|count[13]~108 debounce:debounce1|count[14]~110 debounce:debounce1|count[15]~112 debounce:debounce1|count[16]~114 debounce:debounce1|count[17]~116 debounce:debounce1|count[18]~118 debounce:debounce1|count[19]~119 debounce:debounce1|count[19] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "5.615 ns" { debounce:debounce1|count[7] {} debounce:debounce1|Equal0~1 {} debounce:debounce1|Equal0~2 {} debounce:debounce1|Equal0~6 {} debounce:debounce1|count[0]~81 {} debounce:debounce1|count[1]~84 {} debounce:debounce1|count[2]~86 {} debounce:debounce1|count[3]~88 {} debounce:debounce1|count[4]~90 {} debounce:debounce1|count[5]~92 {} debounce:debounce1|count[6]~94 {} debounce:debounce1|count[7]~96 {} debounce:debounce1|count[8]~98 {} debounce:debounce1|count[9]~100 {} debounce:debounce1|count[10]~102 {} debounce:debounce1|count[11]~104 {} debounce:debounce1|count[12]~106 {} debounce:debounce1|count[13]~108 {} debounce:debounce1|count[14]~110 {} debounce:debounce1|count[15]~112 {} debounce:debounce1|count[16]~114 {} debounce:debounce1|count[17]~116 {} debounce:debounce1|count[18]~118 {} debounce:debounce1|count[19]~119 {} debounce:debounce1|count[19] {} } { 0.000ns 0.800ns 0.253ns 0.248ns 0.930ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.398ns 0.420ns 0.150ns 0.393ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "bclk register sram:sram1\|data_buffer\[0\] register dac:dac1\|dacdat 86.83 MHz 11.517 ns Internal " "Info: Clock \"bclk\" has Internal fmax of 86.83 MHz between source register \"sram:sram1\|data_buffer\[0\]\" and destination register \"dac:dac1\|dacdat\" (period= 11.517 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.828 ns + Longest register register " "Info: + Longest register to register delay is 10.828 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sram:sram1\|data_buffer\[0\] 1 REG LCCOMB_X12_Y1_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X12_Y1_N2; Fanout = 1; REG Node = 'sram:sram1\|data_buffer\[0\]'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram:sram1|data_buffer[0] } "NODE_NAME" } } { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.444 ns) + CELL(0.245 ns) 0.689 ns sram:sram1\|data\[0\]~58 2 COMB LCCOMB_X12_Y1_N30 2 " "Info: 2: + IC(0.444 ns) + CELL(0.245 ns) = 0.689 ns; Loc. = LCCOMB_X12_Y1_N30; Fanout = 2; COMB Node = 'sram:sram1\|data\[0\]~58'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.689 ns" { sram:sram1|data_buffer[0] sram:sram1|data[0]~58 } "NODE_NAME" } } { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.438 ns) 1.808 ns dac:dac1\|Mux0~4 3 COMB LCCOMB_X11_Y1_N20 1 " "Info: 3: + IC(0.681 ns) + CELL(0.438 ns) = 1.808 ns; Loc. = LCCOMB_X11_Y1_N20; Fanout = 1; COMB Node = 'dac:dac1\|Mux0~4'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.119 ns" { sram:sram1|data[0]~58 dac:dac1|Mux0~4 } "NODE_NAME" } } { "dac.v" "" { Text "/home/lucaspeng/dclab/exp3/dac.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.438 ns) 2.516 ns dac:dac1\|Mux0~5 4 COMB LCCOMB_X11_Y1_N22 1 " "Info: 4: + IC(0.270 ns) + CELL(0.438 ns) = 2.516 ns; Loc. = LCCOMB_X11_Y1_N22; Fanout = 1; COMB Node = 'dac:dac1\|Mux0~5'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.708 ns" { dac:dac1|Mux0~4 dac:dac1|Mux0~5 } "NODE_NAME" } } { "dac.v" "" { Text "/home/lucaspeng/dclab/exp3/dac.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.194 ns) + CELL(0.419 ns) 5.129 ns dac:dac1\|Mux0~6 5 COMB LCCOMB_X7_Y21_N12 1 " "Info: 5: + IC(2.194 ns) + CELL(0.419 ns) = 5.129 ns; Loc. = LCCOMB_X7_Y21_N12; Fanout = 1; COMB Node = 'dac:dac1\|Mux0~6'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.613 ns" { dac:dac1|Mux0~5 dac:dac1|Mux0~6 } "NODE_NAME" } } { "dac.v" "" { Text "/home/lucaspeng/dclab/exp3/dac.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.528 ns) + CELL(0.438 ns) 8.095 ns dac:dac1\|Mux0~9 6 COMB LCCOMB_X11_Y1_N6 1 " "Info: 6: + IC(2.528 ns) + CELL(0.438 ns) = 8.095 ns; Loc. = LCCOMB_X11_Y1_N6; Fanout = 1; COMB Node = 'dac:dac1\|Mux0~9'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.966 ns" { dac:dac1|Mux0~6 dac:dac1|Mux0~9 } "NODE_NAME" } } { "dac.v" "" { Text "/home/lucaspeng/dclab/exp3/dac.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.499 ns) + CELL(0.150 ns) 10.744 ns dac:dac1\|dacdat~3 7 COMB LCCOMB_X7_Y22_N10 1 " "Info: 7: + IC(2.499 ns) + CELL(0.150 ns) = 10.744 ns; Loc. = LCCOMB_X7_Y22_N10; Fanout = 1; COMB Node = 'dac:dac1\|dacdat~3'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.649 ns" { dac:dac1|Mux0~9 dac:dac1|dacdat~3 } "NODE_NAME" } } { "dac.v" "" { Text "/home/lucaspeng/dclab/exp3/dac.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 10.828 ns dac:dac1\|dacdat 8 REG LCFF_X7_Y22_N11 1 " "Info: 8: + IC(0.000 ns) + CELL(0.084 ns) = 10.828 ns; Loc. = LCFF_X7_Y22_N11; Fanout = 1; REG Node = 'dac:dac1\|dacdat'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { dac:dac1|dacdat~3 dac:dac1|dacdat } "NODE_NAME" } } { "dac.v" "" { Text "/home/lucaspeng/dclab/exp3/dac.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.212 ns ( 20.43 % ) " "Info: Total cell delay = 2.212 ns ( 20.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.616 ns ( 79.57 % ) " "Info: Total interconnect delay = 8.616 ns ( 79.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "10.828 ns" { sram:sram1|data_buffer[0] sram:sram1|data[0]~58 dac:dac1|Mux0~4 dac:dac1|Mux0~5 dac:dac1|Mux0~6 dac:dac1|Mux0~9 dac:dac1|dacdat~3 dac:dac1|dacdat } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "10.828 ns" { sram:sram1|data_buffer[0] {} sram:sram1|data[0]~58 {} dac:dac1|Mux0~4 {} dac:dac1|Mux0~5 {} dac:dac1|Mux0~6 {} dac:dac1|Mux0~9 {} dac:dac1|dacdat~3 {} dac:dac1|dacdat {} } { 0.000ns 0.444ns 0.681ns 0.270ns 2.194ns 2.528ns 2.499ns 0.000ns } { 0.000ns 0.245ns 0.438ns 0.438ns 0.419ns 0.438ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.725 ns - Smallest " "Info: - Smallest clock skew is -0.725 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "bclk destination 6.503 ns + Shortest register " "Info: + Shortest clock path from clock \"bclk\" to destination register is 6.503 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.870 ns) 0.870 ns bclk 1 CLK PIN_B4 49 " "Info: 1: + IC(0.000 ns) + CELL(0.870 ns) = 0.870 ns; Loc. = PIN_B4; Fanout = 49; CLK Node = 'bclk'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { bclk } "NODE_NAME" } } { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.096 ns) + CELL(0.537 ns) 6.503 ns dac:dac1\|dacdat 2 REG LCFF_X7_Y22_N11 1 " "Info: 2: + IC(5.096 ns) + CELL(0.537 ns) = 6.503 ns; Loc. = LCFF_X7_Y22_N11; Fanout = 1; REG Node = 'dac:dac1\|dacdat'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.633 ns" { bclk dac:dac1|dacdat } "NODE_NAME" } } { "dac.v" "" { Text "/home/lucaspeng/dclab/exp3/dac.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.407 ns ( 21.64 % ) " "Info: Total cell delay = 1.407 ns ( 21.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.096 ns ( 78.36 % ) " "Info: Total interconnect delay = 5.096 ns ( 78.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.503 ns" { bclk dac:dac1|dacdat } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "6.503 ns" { bclk {} bclk~combout {} dac:dac1|dacdat {} } { 0.000ns 0.000ns 5.096ns } { 0.000ns 0.870ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "bclk source 7.228 ns - Longest register " "Info: - Longest clock path from clock \"bclk\" to source register is 7.228 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.870 ns) 0.870 ns bclk 1 CLK PIN_B4 49 " "Info: 1: + IC(0.000 ns) + CELL(0.870 ns) = 0.870 ns; Loc. = PIN_B4; Fanout = 49; CLK Node = 'bclk'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { bclk } "NODE_NAME" } } { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.920 ns) + CELL(0.787 ns) 3.577 ns adc:adc1\|write 2 REG LCFF_X8_Y22_N19 4 " "Info: 2: + IC(1.920 ns) + CELL(0.787 ns) = 3.577 ns; Loc. = LCFF_X8_Y22_N19; Fanout = 4; REG Node = 'adc:adc1\|write'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.707 ns" { bclk adc:adc1|write } "NODE_NAME" } } { "adc.v" "" { Text "/home/lucaspeng/dclab/exp3/adc.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.496 ns) + CELL(0.149 ns) 4.222 ns sram:sram1\|comb~34 3 COMB LCCOMB_X7_Y22_N2 3 " "Info: 3: + IC(0.496 ns) + CELL(0.149 ns) = 4.222 ns; Loc. = LCCOMB_X7_Y22_N2; Fanout = 3; COMB Node = 'sram:sram1\|comb~34'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.645 ns" { adc:adc1|write sram:sram1|comb~34 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.345 ns) + CELL(0.000 ns) 5.567 ns sram:sram1\|comb~34clkctrl 4 COMB CLKCTRL_G0 16 " "Info: 4: + IC(1.345 ns) + CELL(0.000 ns) = 5.567 ns; Loc. = CLKCTRL_G0; Fanout = 16; COMB Node = 'sram:sram1\|comb~34clkctrl'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.345 ns" { sram:sram1|comb~34 sram:sram1|comb~34clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.390 ns) + CELL(0.271 ns) 7.228 ns sram:sram1\|data_buffer\[0\] 5 REG LCCOMB_X12_Y1_N2 1 " "Info: 5: + IC(1.390 ns) + CELL(0.271 ns) = 7.228 ns; Loc. = LCCOMB_X12_Y1_N2; Fanout = 1; REG Node = 'sram:sram1\|data_buffer\[0\]'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.661 ns" { sram:sram1|comb~34clkctrl sram:sram1|data_buffer[0] } "NODE_NAME" } } { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.077 ns ( 28.74 % ) " "Info: Total cell delay = 2.077 ns ( 28.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.151 ns ( 71.26 % ) " "Info: Total interconnect delay = 5.151 ns ( 71.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "7.228 ns" { bclk adc:adc1|write sram:sram1|comb~34 sram:sram1|comb~34clkctrl sram:sram1|data_buffer[0] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "7.228 ns" { bclk {} bclk~combout {} adc:adc1|write {} sram:sram1|comb~34 {} sram:sram1|comb~34clkctrl {} sram:sram1|data_buffer[0] {} } { 0.000ns 0.000ns 1.920ns 0.496ns 1.345ns 1.390ns } { 0.000ns 0.870ns 0.787ns 0.149ns 0.000ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.503 ns" { bclk dac:dac1|dacdat } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "6.503 ns" { bclk {} bclk~combout {} dac:dac1|dacdat {} } { 0.000ns 0.000ns 5.096ns } { 0.000ns 0.870ns 0.537ns } "" } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "7.228 ns" { bclk adc:adc1|write sram:sram1|comb~34 sram:sram1|comb~34clkctrl sram:sram1|data_buffer[0] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "7.228 ns" { bclk {} bclk~combout {} adc:adc1|write {} sram:sram1|comb~34 {} sram:sram1|comb~34clkctrl {} sram:sram1|data_buffer[0] {} } { 0.000ns 0.000ns 1.920ns 0.496ns 1.345ns 1.390ns } { 0.000ns 0.870ns 0.787ns 0.149ns 0.000ns 0.271ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 56 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "dac.v" "" { Text "/home/lucaspeng/dclab/exp3/dac.v" 8 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "10.828 ns" { sram:sram1|data_buffer[0] sram:sram1|data[0]~58 dac:dac1|Mux0~4 dac:dac1|Mux0~5 dac:dac1|Mux0~6 dac:dac1|Mux0~9 dac:dac1|dacdat~3 dac:dac1|dacdat } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "10.828 ns" { sram:sram1|data_buffer[0] {} sram:sram1|data[0]~58 {} dac:dac1|Mux0~4 {} dac:dac1|Mux0~5 {} dac:dac1|Mux0~6 {} dac:dac1|Mux0~9 {} dac:dac1|dacdat~3 {} dac:dac1|dacdat {} } { 0.000ns 0.444ns 0.681ns 0.270ns 2.194ns 2.528ns 2.499ns 0.000ns } { 0.000ns 0.245ns 0.438ns 0.438ns 0.419ns 0.438ns 0.150ns 0.084ns } "" } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.503 ns" { bclk dac:dac1|dacdat } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "6.503 ns" { bclk {} bclk~combout {} dac:dac1|dacdat {} } { 0.000ns 0.000ns 5.096ns } { 0.000ns 0.870ns 0.537ns } "" } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "7.228 ns" { bclk adc:adc1|write sram:sram1|comb~34 sram:sram1|comb~34clkctrl sram:sram1|data_buffer[0] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "7.228 ns" { bclk {} bclk~combout {} adc:adc1|write {} sram:sram1|comb~34 {} sram:sram1|comb~34clkctrl {} sram:sram1|data_buffer[0] {} } { 0.000ns 0.000ns 1.920ns 0.496ns 1.345ns 1.390ns } { 0.000ns 0.870ns 0.787ns 0.149ns 0.000ns 0.271ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "pll:pll1\|altpll:altpll_component\|_clk0 register i2c:i2c1\|ready_2 register i2c:i2c1\|ready_2 391 ps " "Info: Minimum slack time is 391 ps for clock \"pll:pll1\|altpll:altpll_component\|_clk0\" between source register \"i2c:i2c1\|ready_2\" and destination register \"i2c:i2c1\|ready_2\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns i2c:i2c1\|ready_2 1 REG LCFF_X54_Y16_N9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X54_Y16_N9; Fanout = 2; REG Node = 'i2c:i2c1\|ready_2'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { i2c:i2c1|ready_2 } "NODE_NAME" } } { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns i2c:i2c1\|ready_2~2 2 COMB LCCOMB_X54_Y16_N8 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X54_Y16_N8; Fanout = 1; COMB Node = 'i2c:i2c1\|ready_2~2'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.323 ns" { i2c:i2c1|ready_2 i2c:i2c1|ready_2~2 } "NODE_NAME" } } { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns i2c:i2c1\|ready_2 3 REG LCFF_X54_Y16_N9 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X54_Y16_N9; Fanout = 2; REG Node = 'i2c:i2c1\|ready_2'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { i2c:i2c1|ready_2~2 i2c:i2c1|ready_2 } "NODE_NAME" } } { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.407 ns" { i2c:i2c1|ready_2 i2c:i2c1|ready_2~2 i2c:i2c1|ready_2 } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "0.407 ns" { i2c:i2c1|ready_2 {} i2c:i2c1|ready_2~2 {} i2c:i2c1|ready_2 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.358 ns " "Info: + Latch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll:pll1\|altpll:altpll_component\|_clk0 83.333 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"pll:pll1\|altpll:altpll_component\|_clk0\" is 83.333 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.358 ns " "Info: - Launch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll:pll1\|altpll:altpll_component\|_clk0 83.333 ns -2.358 ns  50 " "Info: Clock period of Source clock \"pll:pll1\|altpll:altpll_component\|_clk0\" is 83.333 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll1\|altpll:altpll_component\|_clk0 destination 5.220 ns + Longest register " "Info: + Longest clock path from clock \"pll:pll1\|altpll:altpll_component\|_clk0\" to destination register is 5.220 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll:pll1\|altpll:altpll_component\|_clk0'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { pll:pll1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/home/lucaspeng/altera9.0/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns pll:pll1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 5 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'pll:pll1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.091 ns" { pll:pll1|altpll:altpll_component|_clk0 pll:pll1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "/home/lucaspeng/altera9.0/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.044 ns) + CELL(0.787 ns) 2.922 ns i2c:i2c1\|clk_slow\[3\] 3 REG LCFF_X31_Y35_N17 3 " "Info: 3: + IC(1.044 ns) + CELL(0.787 ns) = 2.922 ns; Loc. = LCFF_X31_Y35_N17; Fanout = 3; REG Node = 'i2c:i2c1\|clk_slow\[3\]'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.831 ns" { pll:pll1|altpll:altpll_component|_clk0~clkctrl i2c:i2c1|clk_slow[3] } "NODE_NAME" } } { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.743 ns) + CELL(0.000 ns) 3.665 ns i2c:i2c1\|clk_slow\[3\]~clkctrl 4 COMB CLKCTRL_G10 80 " "Info: 4: + IC(0.743 ns) + CELL(0.000 ns) = 3.665 ns; Loc. = CLKCTRL_G10; Fanout = 80; COMB Node = 'i2c:i2c1\|clk_slow\[3\]~clkctrl'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.743 ns" { i2c:i2c1|clk_slow[3] i2c:i2c1|clk_slow[3]~clkctrl } "NODE_NAME" } } { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.018 ns) + CELL(0.537 ns) 5.220 ns i2c:i2c1\|ready_2 5 REG LCFF_X54_Y16_N9 2 " "Info: 5: + IC(1.018 ns) + CELL(0.537 ns) = 5.220 ns; Loc. = LCFF_X54_Y16_N9; Fanout = 2; REG Node = 'i2c:i2c1\|ready_2'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.555 ns" { i2c:i2c1|clk_slow[3]~clkctrl i2c:i2c1|ready_2 } "NODE_NAME" } } { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 25.36 % ) " "Info: Total cell delay = 1.324 ns ( 25.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.896 ns ( 74.64 % ) " "Info: Total interconnect delay = 3.896 ns ( 74.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.220 ns" { pll:pll1|altpll:altpll_component|_clk0 pll:pll1|altpll:altpll_component|_clk0~clkctrl i2c:i2c1|clk_slow[3] i2c:i2c1|clk_slow[3]~clkctrl i2c:i2c1|ready_2 } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "5.220 ns" { pll:pll1|altpll:altpll_component|_clk0 {} pll:pll1|altpll:altpll_component|_clk0~clkctrl {} i2c:i2c1|clk_slow[3] {} i2c:i2c1|clk_slow[3]~clkctrl {} i2c:i2c1|ready_2 {} } { 0.000ns 1.091ns 1.044ns 0.743ns 1.018ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll1\|altpll:altpll_component\|_clk0 source 5.220 ns - Shortest register " "Info: - Shortest clock path from clock \"pll:pll1\|altpll:altpll_component\|_clk0\" to source register is 5.220 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll:pll1\|altpll:altpll_component\|_clk0'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { pll:pll1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/home/lucaspeng/altera9.0/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns pll:pll1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 5 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'pll:pll1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.091 ns" { pll:pll1|altpll:altpll_component|_clk0 pll:pll1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "/home/lucaspeng/altera9.0/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.044 ns) + CELL(0.787 ns) 2.922 ns i2c:i2c1\|clk_slow\[3\] 3 REG LCFF_X31_Y35_N17 3 " "Info: 3: + IC(1.044 ns) + CELL(0.787 ns) = 2.922 ns; Loc. = LCFF_X31_Y35_N17; Fanout = 3; REG Node = 'i2c:i2c1\|clk_slow\[3\]'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.831 ns" { pll:pll1|altpll:altpll_component|_clk0~clkctrl i2c:i2c1|clk_slow[3] } "NODE_NAME" } } { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.743 ns) + CELL(0.000 ns) 3.665 ns i2c:i2c1\|clk_slow\[3\]~clkctrl 4 COMB CLKCTRL_G10 80 " "Info: 4: + IC(0.743 ns) + CELL(0.000 ns) = 3.665 ns; Loc. = CLKCTRL_G10; Fanout = 80; COMB Node = 'i2c:i2c1\|clk_slow\[3\]~clkctrl'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.743 ns" { i2c:i2c1|clk_slow[3] i2c:i2c1|clk_slow[3]~clkctrl } "NODE_NAME" } } { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.018 ns) + CELL(0.537 ns) 5.220 ns i2c:i2c1\|ready_2 5 REG LCFF_X54_Y16_N9 2 " "Info: 5: + IC(1.018 ns) + CELL(0.537 ns) = 5.220 ns; Loc. = LCFF_X54_Y16_N9; Fanout = 2; REG Node = 'i2c:i2c1\|ready_2'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.555 ns" { i2c:i2c1|clk_slow[3]~clkctrl i2c:i2c1|ready_2 } "NODE_NAME" } } { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 25.36 % ) " "Info: Total cell delay = 1.324 ns ( 25.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.896 ns ( 74.64 % ) " "Info: Total interconnect delay = 3.896 ns ( 74.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.220 ns" { pll:pll1|altpll:altpll_component|_clk0 pll:pll1|altpll:altpll_component|_clk0~clkctrl i2c:i2c1|clk_slow[3] i2c:i2c1|clk_slow[3]~clkctrl i2c:i2c1|ready_2 } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "5.220 ns" { pll:pll1|altpll:altpll_component|_clk0 {} pll:pll1|altpll:altpll_component|_clk0~clkctrl {} i2c:i2c1|clk_slow[3] {} i2c:i2c1|clk_slow[3]~clkctrl {} i2c:i2c1|ready_2 {} } { 0.000ns 1.091ns 1.044ns 0.743ns 1.018ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.220 ns" { pll:pll1|altpll:altpll_component|_clk0 pll:pll1|altpll:altpll_component|_clk0~clkctrl i2c:i2c1|clk_slow[3] i2c:i2c1|clk_slow[3]~clkctrl i2c:i2c1|ready_2 } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "5.220 ns" { pll:pll1|altpll:altpll_component|_clk0 {} pll:pll1|altpll:altpll_component|_clk0~clkctrl {} i2c:i2c1|clk_slow[3] {} i2c:i2c1|clk_slow[3]~clkctrl {} i2c:i2c1|ready_2 {} } { 0.000ns 1.091ns 1.044ns 0.743ns 1.018ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 48 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "i2c.v" "" { Text "/home/lucaspeng/dclab/exp3/i2c.v" 48 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.220 ns" { pll:pll1|altpll:altpll_component|_clk0 pll:pll1|altpll:altpll_component|_clk0~clkctrl i2c:i2c1|clk_slow[3] i2c:i2c1|clk_slow[3]~clkctrl i2c:i2c1|ready_2 } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "5.220 ns" { pll:pll1|altpll:altpll_component|_clk0 {} pll:pll1|altpll:altpll_component|_clk0~clkctrl {} i2c:i2c1|clk_slow[3] {} i2c:i2c1|clk_slow[3]~clkctrl {} i2c:i2c1|ready_2 {} } { 0.000ns 1.091ns 1.044ns 0.743ns 1.018ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.407 ns" { i2c:i2c1|ready_2 i2c:i2c1|ready_2~2 i2c:i2c1|ready_2 } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "0.407 ns" { i2c:i2c1|ready_2 {} i2c:i2c1|ready_2~2 {} i2c:i2c1|ready_2 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.220 ns" { pll:pll1|altpll:altpll_component|_clk0 pll:pll1|altpll:altpll_component|_clk0~clkctrl i2c:i2c1|clk_slow[3] i2c:i2c1|clk_slow[3]~clkctrl i2c:i2c1|ready_2 } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "5.220 ns" { pll:pll1|altpll:altpll_component|_clk0 {} pll:pll1|altpll:altpll_component|_clk0~clkctrl {} i2c:i2c1|clk_slow[3] {} i2c:i2c1|clk_slow[3]~clkctrl {} i2c:i2c1|ready_2 {} } { 0.000ns 1.091ns 1.044ns 0.743ns 1.018ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "clkfast register debounce:debounce2\|clean register debounce:debounce2\|clean 391 ps " "Info: Minimum slack time is 391 ps for clock \"clkfast\" between source register \"debounce:debounce2\|clean\" and destination register \"debounce:debounce2\|clean\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns debounce:debounce2\|clean 1 REG LCFF_X32_Y17_N1 29 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y17_N1; Fanout = 29; REG Node = 'debounce:debounce2\|clean'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { debounce:debounce2|clean } "NODE_NAME" } } { "debounce.v" "" { Text "/home/lucaspeng/dclab/exp3/debounce.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns debounce:debounce2\|clean~3 2 COMB LCCOMB_X32_Y17_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X32_Y17_N0; Fanout = 1; COMB Node = 'debounce:debounce2\|clean~3'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.323 ns" { debounce:debounce2|clean debounce:debounce2|clean~3 } "NODE_NAME" } } { "debounce.v" "" { Text "/home/lucaspeng/dclab/exp3/debounce.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns debounce:debounce2\|clean 3 REG LCFF_X32_Y17_N1 29 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X32_Y17_N1; Fanout = 29; REG Node = 'debounce:debounce2\|clean'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { debounce:debounce2|clean~3 debounce:debounce2|clean } "NODE_NAME" } } { "debounce.v" "" { Text "/home/lucaspeng/dclab/exp3/debounce.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.407 ns" { debounce:debounce2|clean debounce:debounce2|clean~3 debounce:debounce2|clean } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "0.407 ns" { debounce:debounce2|clean {} debounce:debounce2|clean~3 {} debounce:debounce2|clean {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clkfast 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"clkfast\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clkfast 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"clkfast\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkfast destination 2.696 ns + Longest register " "Info: + Longest clock path from clock \"clkfast\" to destination register is 2.696 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clkfast 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clkfast'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clkfast } "NODE_NAME" } } { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clkfast~clkctrl 2 COMB CLKCTRL_G2 66 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 66; COMB Node = 'clkfast~clkctrl'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.118 ns" { clkfast clkfast~clkctrl } "NODE_NAME" } } { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.042 ns) + CELL(0.537 ns) 2.696 ns debounce:debounce2\|clean 3 REG LCFF_X32_Y17_N1 29 " "Info: 3: + IC(1.042 ns) + CELL(0.537 ns) = 2.696 ns; Loc. = LCFF_X32_Y17_N1; Fanout = 29; REG Node = 'debounce:debounce2\|clean'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.579 ns" { clkfast~clkctrl debounce:debounce2|clean } "NODE_NAME" } } { "debounce.v" "" { Text "/home/lucaspeng/dclab/exp3/debounce.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.97 % ) " "Info: Total cell delay = 1.536 ns ( 56.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.160 ns ( 43.03 % ) " "Info: Total interconnect delay = 1.160 ns ( 43.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.696 ns" { clkfast clkfast~clkctrl debounce:debounce2|clean } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "2.696 ns" { clkfast {} clkfast~combout {} clkfast~clkctrl {} debounce:debounce2|clean {} } { 0.000ns 0.000ns 0.118ns 1.042ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkfast source 2.696 ns - Shortest register " "Info: - Shortest clock path from clock \"clkfast\" to source register is 2.696 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clkfast 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clkfast'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clkfast } "NODE_NAME" } } { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clkfast~clkctrl 2 COMB CLKCTRL_G2 66 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 66; COMB Node = 'clkfast~clkctrl'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.118 ns" { clkfast clkfast~clkctrl } "NODE_NAME" } } { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.042 ns) + CELL(0.537 ns) 2.696 ns debounce:debounce2\|clean 3 REG LCFF_X32_Y17_N1 29 " "Info: 3: + IC(1.042 ns) + CELL(0.537 ns) = 2.696 ns; Loc. = LCFF_X32_Y17_N1; Fanout = 29; REG Node = 'debounce:debounce2\|clean'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.579 ns" { clkfast~clkctrl debounce:debounce2|clean } "NODE_NAME" } } { "debounce.v" "" { Text "/home/lucaspeng/dclab/exp3/debounce.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.97 % ) " "Info: Total cell delay = 1.536 ns ( 56.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.160 ns ( 43.03 % ) " "Info: Total interconnect delay = 1.160 ns ( 43.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.696 ns" { clkfast clkfast~clkctrl debounce:debounce2|clean } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "2.696 ns" { clkfast {} clkfast~combout {} clkfast~clkctrl {} debounce:debounce2|clean {} } { 0.000ns 0.000ns 0.118ns 1.042ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.696 ns" { clkfast clkfast~clkctrl debounce:debounce2|clean } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "2.696 ns" { clkfast {} clkfast~combout {} clkfast~clkctrl {} debounce:debounce2|clean {} } { 0.000ns 0.000ns 0.118ns 1.042ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "debounce.v" "" { Text "/home/lucaspeng/dclab/exp3/debounce.v" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "debounce.v" "" { Text "/home/lucaspeng/dclab/exp3/debounce.v" 14 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.696 ns" { clkfast clkfast~clkctrl debounce:debounce2|clean } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "2.696 ns" { clkfast {} clkfast~combout {} clkfast~clkctrl {} debounce:debounce2|clean {} } { 0.000ns 0.000ns 0.118ns 1.042ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.407 ns" { debounce:debounce2|clean debounce:debounce2|clean~3 debounce:debounce2|clean } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "0.407 ns" { debounce:debounce2|clean {} debounce:debounce2|clean~3 {} debounce:debounce2|clean {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.696 ns" { clkfast clkfast~clkctrl debounce:debounce2|clean } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "2.696 ns" { clkfast {} clkfast~combout {} clkfast~clkctrl {} debounce:debounce2|clean {} } { 0.000ns 0.000ns 0.118ns 1.042ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "bclk 66 " "Warning: Circuit may not operate. Detected 66 non-operational path(s) clocked by clock \"bclk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "dac:dac1\|counter\[4\] dac:dac1\|dacdat bclk 1.541 ns " "Info: Found hold time violation between source  pin or register \"dac:dac1\|counter\[4\]\" and destination pin or register \"dac:dac1\|dacdat\" for clock \"bclk\" (Hold time is 1.541 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.150 ns + Largest " "Info: + Largest clock skew is 3.150 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "bclk destination 6.503 ns + Longest register " "Info: + Longest clock path from clock \"bclk\" to destination register is 6.503 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.870 ns) 0.870 ns bclk 1 CLK PIN_B4 49 " "Info: 1: + IC(0.000 ns) + CELL(0.870 ns) = 0.870 ns; Loc. = PIN_B4; Fanout = 49; CLK Node = 'bclk'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { bclk } "NODE_NAME" } } { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.096 ns) + CELL(0.537 ns) 6.503 ns dac:dac1\|dacdat 2 REG LCFF_X7_Y22_N11 1 " "Info: 2: + IC(5.096 ns) + CELL(0.537 ns) = 6.503 ns; Loc. = LCFF_X7_Y22_N11; Fanout = 1; REG Node = 'dac:dac1\|dacdat'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.633 ns" { bclk dac:dac1|dacdat } "NODE_NAME" } } { "dac.v" "" { Text "/home/lucaspeng/dclab/exp3/dac.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.407 ns ( 21.64 % ) " "Info: Total cell delay = 1.407 ns ( 21.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.096 ns ( 78.36 % ) " "Info: Total interconnect delay = 5.096 ns ( 78.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.503 ns" { bclk dac:dac1|dacdat } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "6.503 ns" { bclk {} bclk~combout {} dac:dac1|dacdat {} } { 0.000ns 0.000ns 5.096ns } { 0.000ns 0.870ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "bclk source 3.353 ns - Shortest register " "Info: - Shortest clock path from clock \"bclk\" to source register is 3.353 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.870 ns) 0.870 ns bclk 1 CLK PIN_B4 49 " "Info: 1: + IC(0.000 ns) + CELL(0.870 ns) = 0.870 ns; Loc. = PIN_B4; Fanout = 49; CLK Node = 'bclk'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { bclk } "NODE_NAME" } } { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.946 ns) + CELL(0.537 ns) 3.353 ns dac:dac1\|counter\[4\] 2 REG LCFF_X7_Y21_N9 5 " "Info: 2: + IC(1.946 ns) + CELL(0.537 ns) = 3.353 ns; Loc. = LCFF_X7_Y21_N9; Fanout = 5; REG Node = 'dac:dac1\|counter\[4\]'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.483 ns" { bclk dac:dac1|counter[4] } "NODE_NAME" } } { "dac.v" "" { Text "/home/lucaspeng/dclab/exp3/dac.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.407 ns ( 41.96 % ) " "Info: Total cell delay = 1.407 ns ( 41.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.946 ns ( 58.04 % ) " "Info: Total interconnect delay = 1.946 ns ( 58.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.353 ns" { bclk dac:dac1|counter[4] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "3.353 ns" { bclk {} bclk~combout {} dac:dac1|counter[4] {} } { 0.000ns 0.000ns 1.946ns } { 0.000ns 0.870ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.503 ns" { bclk dac:dac1|dacdat } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "6.503 ns" { bclk {} bclk~combout {} dac:dac1|dacdat {} } { 0.000ns 0.000ns 5.096ns } { 0.000ns 0.870ns 0.537ns } "" } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.353 ns" { bclk dac:dac1|counter[4] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "3.353 ns" { bclk {} bclk~combout {} dac:dac1|counter[4] {} } { 0.000ns 0.000ns 1.946ns } { 0.000ns 0.870ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "dac.v" "" { Text "/home/lucaspeng/dclab/exp3/dac.v" 21 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.625 ns - Shortest register register " "Info: - Shortest register to register delay is 1.625 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dac:dac1\|counter\[4\] 1 REG LCFF_X7_Y21_N9 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y21_N9; Fanout = 5; REG Node = 'dac:dac1\|counter\[4\]'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { dac:dac1|counter[4] } "NODE_NAME" } } { "dac.v" "" { Text "/home/lucaspeng/dclab/exp3/dac.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.266 ns) + CELL(0.275 ns) 1.541 ns dac:dac1\|dacdat~3 2 COMB LCCOMB_X7_Y22_N10 1 " "Info: 2: + IC(1.266 ns) + CELL(0.275 ns) = 1.541 ns; Loc. = LCCOMB_X7_Y22_N10; Fanout = 1; COMB Node = 'dac:dac1\|dacdat~3'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.541 ns" { dac:dac1|counter[4] dac:dac1|dacdat~3 } "NODE_NAME" } } { "dac.v" "" { Text "/home/lucaspeng/dclab/exp3/dac.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.625 ns dac:dac1\|dacdat 3 REG LCFF_X7_Y22_N11 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.625 ns; Loc. = LCFF_X7_Y22_N11; Fanout = 1; REG Node = 'dac:dac1\|dacdat'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { dac:dac1|dacdat~3 dac:dac1|dacdat } "NODE_NAME" } } { "dac.v" "" { Text "/home/lucaspeng/dclab/exp3/dac.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.359 ns ( 22.09 % ) " "Info: Total cell delay = 0.359 ns ( 22.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.266 ns ( 77.91 % ) " "Info: Total interconnect delay = 1.266 ns ( 77.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.625 ns" { dac:dac1|counter[4] dac:dac1|dacdat~3 dac:dac1|dacdat } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "1.625 ns" { dac:dac1|counter[4] {} dac:dac1|dacdat~3 {} dac:dac1|dacdat {} } { 0.000ns 1.266ns 0.000ns } { 0.000ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "dac.v" "" { Text "/home/lucaspeng/dclab/exp3/dac.v" 8 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.503 ns" { bclk dac:dac1|dacdat } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "6.503 ns" { bclk {} bclk~combout {} dac:dac1|dacdat {} } { 0.000ns 0.000ns 5.096ns } { 0.000ns 0.870ns 0.537ns } "" } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.353 ns" { bclk dac:dac1|counter[4] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "3.353 ns" { bclk {} bclk~combout {} dac:dac1|counter[4] {} } { 0.000ns 0.000ns 1.946ns } { 0.000ns 0.870ns 0.537ns } "" } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.625 ns" { dac:dac1|counter[4] dac:dac1|dacdat~3 dac:dac1|dacdat } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "1.625 ns" { dac:dac1|counter[4] {} dac:dac1|dacdat~3 {} dac:dac1|dacdat {} } { 0.000ns 1.266ns 0.000ns } { 0.000ns 0.275ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "dac:dac1\|counter\[4\] daclrc bclk 5.769 ns register " "Info: tsu for register \"dac:dac1\|counter\[4\]\" (data pin = \"daclrc\", clock pin = \"bclk\") is 5.769 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.158 ns + Longest pin register " "Info: + Longest pin to register delay is 9.158 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.860 ns) 0.860 ns daclrc 1 PIN PIN_C6 2 " "Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_C6; Fanout = 2; PIN Node = 'daclrc'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { daclrc } "NODE_NAME" } } { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.209 ns) + CELL(0.245 ns) 7.314 ns dac:dac1\|always0~0 2 COMB LCCOMB_X7_Y20_N20 2 " "Info: 2: + IC(6.209 ns) + CELL(0.245 ns) = 7.314 ns; Loc. = LCCOMB_X7_Y20_N20; Fanout = 2; COMB Node = 'dac:dac1\|always0~0'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.454 ns" { daclrc dac:dac1|always0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.723 ns) + CELL(0.414 ns) 8.451 ns dac:dac1\|counter\[0\]~16 3 COMB LCCOMB_X7_Y21_N0 2 " "Info: 3: + IC(0.723 ns) + CELL(0.414 ns) = 8.451 ns; Loc. = LCCOMB_X7_Y21_N0; Fanout = 2; COMB Node = 'dac:dac1\|counter\[0\]~16'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.137 ns" { dac:dac1|always0~0 dac:dac1|counter[0]~16 } "NODE_NAME" } } { "dac.v" "" { Text "/home/lucaspeng/dclab/exp3/dac.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.522 ns dac:dac1\|counter\[1\]~18 4 COMB LCCOMB_X7_Y21_N2 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 8.522 ns; Loc. = LCCOMB_X7_Y21_N2; Fanout = 2; COMB Node = 'dac:dac1\|counter\[1\]~18'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { dac:dac1|counter[0]~16 dac:dac1|counter[1]~18 } "NODE_NAME" } } { "dac.v" "" { Text "/home/lucaspeng/dclab/exp3/dac.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.593 ns dac:dac1\|counter\[2\]~20 5 COMB LCCOMB_X7_Y21_N4 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 8.593 ns; Loc. = LCCOMB_X7_Y21_N4; Fanout = 2; COMB Node = 'dac:dac1\|counter\[2\]~20'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { dac:dac1|counter[1]~18 dac:dac1|counter[2]~20 } "NODE_NAME" } } { "dac.v" "" { Text "/home/lucaspeng/dclab/exp3/dac.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.664 ns dac:dac1\|counter\[3\]~22 6 COMB LCCOMB_X7_Y21_N6 1 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 8.664 ns; Loc. = LCCOMB_X7_Y21_N6; Fanout = 1; COMB Node = 'dac:dac1\|counter\[3\]~22'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { dac:dac1|counter[2]~20 dac:dac1|counter[3]~22 } "NODE_NAME" } } { "dac.v" "" { Text "/home/lucaspeng/dclab/exp3/dac.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 9.074 ns dac:dac1\|counter\[4\]~23 7 COMB LCCOMB_X7_Y21_N8 1 " "Info: 7: + IC(0.000 ns) + CELL(0.410 ns) = 9.074 ns; Loc. = LCCOMB_X7_Y21_N8; Fanout = 1; COMB Node = 'dac:dac1\|counter\[4\]~23'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.410 ns" { dac:dac1|counter[3]~22 dac:dac1|counter[4]~23 } "NODE_NAME" } } { "dac.v" "" { Text "/home/lucaspeng/dclab/exp3/dac.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 9.158 ns dac:dac1\|counter\[4\] 8 REG LCFF_X7_Y21_N9 5 " "Info: 8: + IC(0.000 ns) + CELL(0.084 ns) = 9.158 ns; Loc. = LCFF_X7_Y21_N9; Fanout = 5; REG Node = 'dac:dac1\|counter\[4\]'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { dac:dac1|counter[4]~23 dac:dac1|counter[4] } "NODE_NAME" } } { "dac.v" "" { Text "/home/lucaspeng/dclab/exp3/dac.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.226 ns ( 24.31 % ) " "Info: Total cell delay = 2.226 ns ( 24.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.932 ns ( 75.69 % ) " "Info: Total interconnect delay = 6.932 ns ( 75.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "9.158 ns" { daclrc dac:dac1|always0~0 dac:dac1|counter[0]~16 dac:dac1|counter[1]~18 dac:dac1|counter[2]~20 dac:dac1|counter[3]~22 dac:dac1|counter[4]~23 dac:dac1|counter[4] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "9.158 ns" { daclrc {} daclrc~combout {} dac:dac1|always0~0 {} dac:dac1|counter[0]~16 {} dac:dac1|counter[1]~18 {} dac:dac1|counter[2]~20 {} dac:dac1|counter[3]~22 {} dac:dac1|counter[4]~23 {} dac:dac1|counter[4] {} } { 0.000ns 0.000ns 6.209ns 0.723ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.860ns 0.245ns 0.414ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "dac.v" "" { Text "/home/lucaspeng/dclab/exp3/dac.v" 21 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "bclk destination 3.353 ns - Shortest register " "Info: - Shortest clock path from clock \"bclk\" to destination register is 3.353 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.870 ns) 0.870 ns bclk 1 CLK PIN_B4 49 " "Info: 1: + IC(0.000 ns) + CELL(0.870 ns) = 0.870 ns; Loc. = PIN_B4; Fanout = 49; CLK Node = 'bclk'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { bclk } "NODE_NAME" } } { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.946 ns) + CELL(0.537 ns) 3.353 ns dac:dac1\|counter\[4\] 2 REG LCFF_X7_Y21_N9 5 " "Info: 2: + IC(1.946 ns) + CELL(0.537 ns) = 3.353 ns; Loc. = LCFF_X7_Y21_N9; Fanout = 5; REG Node = 'dac:dac1\|counter\[4\]'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.483 ns" { bclk dac:dac1|counter[4] } "NODE_NAME" } } { "dac.v" "" { Text "/home/lucaspeng/dclab/exp3/dac.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.407 ns ( 41.96 % ) " "Info: Total cell delay = 1.407 ns ( 41.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.946 ns ( 58.04 % ) " "Info: Total interconnect delay = 1.946 ns ( 58.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.353 ns" { bclk dac:dac1|counter[4] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "3.353 ns" { bclk {} bclk~combout {} dac:dac1|counter[4] {} } { 0.000ns 0.000ns 1.946ns } { 0.000ns 0.870ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "9.158 ns" { daclrc dac:dac1|always0~0 dac:dac1|counter[0]~16 dac:dac1|counter[1]~18 dac:dac1|counter[2]~20 dac:dac1|counter[3]~22 dac:dac1|counter[4]~23 dac:dac1|counter[4] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "9.158 ns" { daclrc {} daclrc~combout {} dac:dac1|always0~0 {} dac:dac1|counter[0]~16 {} dac:dac1|counter[1]~18 {} dac:dac1|counter[2]~20 {} dac:dac1|counter[3]~22 {} dac:dac1|counter[4]~23 {} dac:dac1|counter[4] {} } { 0.000ns 0.000ns 6.209ns 0.723ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.860ns 0.245ns 0.414ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.353 ns" { bclk dac:dac1|counter[4] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "3.353 ns" { bclk {} bclk~combout {} dac:dac1|counter[4] {} } { 0.000ns 0.000ns 1.946ns } { 0.000ns 0.870ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "bclk addr_o\[17\] dac:dac1\|addr_buffer\[17\] 13.394 ns register " "Info: tco from clock \"bclk\" to destination pin \"addr_o\[17\]\" through register \"dac:dac1\|addr_buffer\[17\]\" is 13.394 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "bclk source 6.522 ns + Longest register " "Info: + Longest clock path from clock \"bclk\" to source register is 6.522 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.870 ns) 0.870 ns bclk 1 CLK PIN_B4 49 " "Info: 1: + IC(0.000 ns) + CELL(0.870 ns) = 0.870 ns; Loc. = PIN_B4; Fanout = 49; CLK Node = 'bclk'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { bclk } "NODE_NAME" } } { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.115 ns) + CELL(0.537 ns) 6.522 ns dac:dac1\|addr_buffer\[17\] 2 REG LCFF_X8_Y20_N17 2 " "Info: 2: + IC(5.115 ns) + CELL(0.537 ns) = 6.522 ns; Loc. = LCFF_X8_Y20_N17; Fanout = 2; REG Node = 'dac:dac1\|addr_buffer\[17\]'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.652 ns" { bclk dac:dac1|addr_buffer[17] } "NODE_NAME" } } { "dac.v" "" { Text "/home/lucaspeng/dclab/exp3/dac.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.407 ns ( 21.57 % ) " "Info: Total cell delay = 1.407 ns ( 21.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.115 ns ( 78.43 % ) " "Info: Total interconnect delay = 5.115 ns ( 78.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.522 ns" { bclk dac:dac1|addr_buffer[17] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "6.522 ns" { bclk {} bclk~combout {} dac:dac1|addr_buffer[17] {} } { 0.000ns 0.000ns 5.115ns } { 0.000ns 0.870ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "dac.v" "" { Text "/home/lucaspeng/dclab/exp3/dac.v" 21 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.622 ns + Longest register pin " "Info: + Longest register to pin delay is 6.622 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dac:dac1\|addr_buffer\[17\] 1 REG LCFF_X8_Y20_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X8_Y20_N17; Fanout = 2; REG Node = 'dac:dac1\|addr_buffer\[17\]'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { dac:dac1|addr_buffer[17] } "NODE_NAME" } } { "dac.v" "" { Text "/home/lucaspeng/dclab/exp3/dac.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.420 ns) 1.450 ns dac:dac1\|addr\[17\]~54 2 COMB LCCOMB_X8_Y22_N12 1 " "Info: 2: + IC(1.030 ns) + CELL(0.420 ns) = 1.450 ns; Loc. = LCCOMB_X8_Y22_N12; Fanout = 1; COMB Node = 'dac:dac1\|addr\[17\]~54'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.450 ns" { dac:dac1|addr_buffer[17] dac:dac1|addr[17]~54 } "NODE_NAME" } } { "dac.v" "" { Text "/home/lucaspeng/dclab/exp3/dac.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.384 ns) + CELL(2.788 ns) 6.622 ns addr_o\[17\] 3 PIN PIN_AC8 0 " "Info: 3: + IC(2.384 ns) + CELL(2.788 ns) = 6.622 ns; Loc. = PIN_AC8; Fanout = 0; PIN Node = 'addr_o\[17\]'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.172 ns" { dac:dac1|addr[17]~54 addr_o[17] } "NODE_NAME" } } { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.208 ns ( 48.44 % ) " "Info: Total cell delay = 3.208 ns ( 48.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.414 ns ( 51.56 % ) " "Info: Total interconnect delay = 3.414 ns ( 51.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.622 ns" { dac:dac1|addr_buffer[17] dac:dac1|addr[17]~54 addr_o[17] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "6.622 ns" { dac:dac1|addr_buffer[17] {} dac:dac1|addr[17]~54 {} addr_o[17] {} } { 0.000ns 1.030ns 2.384ns } { 0.000ns 0.420ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.522 ns" { bclk dac:dac1|addr_buffer[17] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "6.522 ns" { bclk {} bclk~combout {} dac:dac1|addr_buffer[17] {} } { 0.000ns 0.000ns 5.115ns } { 0.000ns 0.870ns 0.537ns } "" } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.622 ns" { dac:dac1|addr_buffer[17] dac:dac1|addr[17]~54 addr_o[17] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "6.622 ns" { dac:dac1|addr_buffer[17] {} dac:dac1|addr[17]~54 {} addr_o[17] {} } { 0.000ns 1.030ns 2.384ns } { 0.000ns 0.420ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "sram:sram1\|data_buffer\[5\] io\[5\] bclk 1.219 ns register " "Info: th for register \"sram:sram1\|data_buffer\[5\]\" (data pin = \"io\[5\]\", clock pin = \"bclk\") is 1.219 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "bclk destination 7.250 ns + Longest register " "Info: + Longest clock path from clock \"bclk\" to destination register is 7.250 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.870 ns) 0.870 ns bclk 1 CLK PIN_B4 49 " "Info: 1: + IC(0.000 ns) + CELL(0.870 ns) = 0.870 ns; Loc. = PIN_B4; Fanout = 49; CLK Node = 'bclk'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { bclk } "NODE_NAME" } } { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.920 ns) + CELL(0.787 ns) 3.577 ns adc:adc1\|write 2 REG LCFF_X8_Y22_N19 4 " "Info: 2: + IC(1.920 ns) + CELL(0.787 ns) = 3.577 ns; Loc. = LCFF_X8_Y22_N19; Fanout = 4; REG Node = 'adc:adc1\|write'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.707 ns" { bclk adc:adc1|write } "NODE_NAME" } } { "adc.v" "" { Text "/home/lucaspeng/dclab/exp3/adc.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.496 ns) + CELL(0.149 ns) 4.222 ns sram:sram1\|comb~34 3 COMB LCCOMB_X7_Y22_N2 3 " "Info: 3: + IC(0.496 ns) + CELL(0.149 ns) = 4.222 ns; Loc. = LCCOMB_X7_Y22_N2; Fanout = 3; COMB Node = 'sram:sram1\|comb~34'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.645 ns" { adc:adc1|write sram:sram1|comb~34 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.345 ns) + CELL(0.000 ns) 5.567 ns sram:sram1\|comb~34clkctrl 4 COMB CLKCTRL_G0 16 " "Info: 4: + IC(1.345 ns) + CELL(0.000 ns) = 5.567 ns; Loc. = CLKCTRL_G0; Fanout = 16; COMB Node = 'sram:sram1\|comb~34clkctrl'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.345 ns" { sram:sram1|comb~34 sram:sram1|comb~34clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.412 ns) + CELL(0.271 ns) 7.250 ns sram:sram1\|data_buffer\[5\] 5 REG LCCOMB_X15_Y1_N0 1 " "Info: 5: + IC(1.412 ns) + CELL(0.271 ns) = 7.250 ns; Loc. = LCCOMB_X15_Y1_N0; Fanout = 1; REG Node = 'sram:sram1\|data_buffer\[5\]'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.683 ns" { sram:sram1|comb~34clkctrl sram:sram1|data_buffer[5] } "NODE_NAME" } } { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.077 ns ( 28.65 % ) " "Info: Total cell delay = 2.077 ns ( 28.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.173 ns ( 71.35 % ) " "Info: Total interconnect delay = 5.173 ns ( 71.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "7.250 ns" { bclk adc:adc1|write sram:sram1|comb~34 sram:sram1|comb~34clkctrl sram:sram1|data_buffer[5] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "7.250 ns" { bclk {} bclk~combout {} adc:adc1|write {} sram:sram1|comb~34 {} sram:sram1|comb~34clkctrl {} sram:sram1|data_buffer[5] {} } { 0.000ns 0.000ns 1.920ns 0.496ns 1.345ns 1.412ns } { 0.000ns 0.870ns 0.787ns 0.149ns 0.000ns 0.271ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 56 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.031 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.031 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns io\[5\] 1 PIN PIN_AB10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_AB10; Fanout = 1; PIN Node = 'io\[5\]'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { io[5] } "NODE_NAME" } } { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns io\[5\]~10 2 COMB IOC_X14_Y0_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = IOC_X14_Y0_N1; Fanout = 1; COMB Node = 'io\[5\]~10'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.820 ns" { io[5] io[5]~10 } "NODE_NAME" } } { "recorder.v" "" { Text "/home/lucaspeng/dclab/exp3/recorder.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.791 ns) + CELL(0.420 ns) 6.031 ns sram:sram1\|data_buffer\[5\] 3 REG LCCOMB_X15_Y1_N0 1 " "Info: 3: + IC(4.791 ns) + CELL(0.420 ns) = 6.031 ns; Loc. = LCCOMB_X15_Y1_N0; Fanout = 1; REG Node = 'sram:sram1\|data_buffer\[5\]'" {  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.211 ns" { io[5]~10 sram:sram1|data_buffer[5] } "NODE_NAME" } } { "sram.v" "" { Text "/home/lucaspeng/dclab/exp3/sram.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.240 ns ( 20.56 % ) " "Info: Total cell delay = 1.240 ns ( 20.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.791 ns ( 79.44 % ) " "Info: Total interconnect delay = 4.791 ns ( 79.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.031 ns" { io[5] io[5]~10 sram:sram1|data_buffer[5] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "6.031 ns" { io[5] {} io[5]~10 {} sram:sram1|data_buffer[5] {} } { 0.000ns 0.000ns 4.791ns } { 0.000ns 0.820ns 0.420ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "7.250 ns" { bclk adc:adc1|write sram:sram1|comb~34 sram:sram1|comb~34clkctrl sram:sram1|data_buffer[5] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "7.250 ns" { bclk {} bclk~combout {} adc:adc1|write {} sram:sram1|comb~34 {} sram:sram1|comb~34clkctrl {} sram:sram1|data_buffer[5] {} } { 0.000ns 0.000ns 1.920ns 0.496ns 1.345ns 1.412ns } { 0.000ns 0.870ns 0.787ns 0.149ns 0.000ns 0.271ns } "" } } { "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/home/lucaspeng/altera9.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.031 ns" { io[5] io[5]~10 sram:sram1|data_buffer[5] } "NODE_NAME" } } { "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/home/lucaspeng/altera9.0/quartus/linux/Technology_Viewer.qrui" "6.031 ns" { io[5] {} io[5]~10 {} sram:sram1|data_buffer[5] {} } { 0.000ns 0.000ns 4.791ns } { 0.000ns 0.820ns 0.420ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 40 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "149 " "Info: Peak virtual memory: 149 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 14 21:25:33 2010 " "Info: Processing ended: Wed Jul 14 21:25:33 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 172 s " "Info: Quartus II Full Compilation was successful. 0 errors, 172 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
