<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › media › video › s5p-g2d › g2d-regs.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>g2d-regs.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Samsung S5P G2D - 2D Graphics Accelerator Driver</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2011 Samsung Electronics Co., Ltd.</span>
<span class="cm"> * Kamil Debski, &lt;k.debski@samsung.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by the</span>
<span class="cm"> * Free Software Foundation; either version 2 of the</span>
<span class="cm"> * License, or (at your option) any later version</span>
<span class="cm"> */</span>

<span class="cm">/* General Registers */</span>
<span class="cp">#define SOFT_RESET_REG		0x0000	</span><span class="cm">/* Software reset reg */</span><span class="cp"></span>
<span class="cp">#define INTEN_REG		0x0004	</span><span class="cm">/* Interrupt Enable reg */</span><span class="cp"></span>
<span class="cp">#define INTC_PEND_REG		0x000C	</span><span class="cm">/* Interrupt Control Pending reg */</span><span class="cp"></span>
<span class="cp">#define FIFO_STAT_REG		0x0010	</span><span class="cm">/* Command FIFO Status reg */</span><span class="cp"></span>
<span class="cp">#define AXI_ID_MODE_REG		0x0014	</span><span class="cm">/* AXI Read ID Mode reg */</span><span class="cp"></span>
<span class="cp">#define CACHECTL_REG		0x0018	</span><span class="cm">/* Cache &amp; Buffer clear reg */</span><span class="cp"></span>
<span class="cp">#define AXI_MODE_REG		0x001C	</span><span class="cm">/* AXI Mode reg */</span><span class="cp"></span>

<span class="cm">/* Command Registers */</span>
<span class="cp">#define BITBLT_START_REG	0x0100	</span><span class="cm">/* BitBLT Start reg */</span><span class="cp"></span>
<span class="cp">#define BITBLT_COMMAND_REG	0x0104	</span><span class="cm">/* Command reg for BitBLT */</span><span class="cp"></span>

<span class="cm">/* Parameter Setting Registers (Rotate &amp; Direction) */</span>
<span class="cp">#define ROTATE_REG		0x0200	</span><span class="cm">/* Rotation reg */</span><span class="cp"></span>
<span class="cp">#define SRC_MSK_DIRECT_REG	0x0204	</span><span class="cm">/* Src and Mask Direction reg */</span><span class="cp"></span>
<span class="cp">#define DST_PAT_DIRECT_REG	0x0208	</span><span class="cm">/* Dest and Pattern Direction reg */</span><span class="cp"></span>

<span class="cm">/* Parameter Setting Registers (Src) */</span>
<span class="cp">#define SRC_SELECT_REG		0x0300	</span><span class="cm">/* Src Image Selection reg */</span><span class="cp"></span>
<span class="cp">#define SRC_BASE_ADDR_REG	0x0304	</span><span class="cm">/* Src Image Base Address reg */</span><span class="cp"></span>
<span class="cp">#define SRC_STRIDE_REG		0x0308	</span><span class="cm">/* Src Stride reg */</span><span class="cp"></span>
<span class="cp">#define SRC_COLOR_MODE_REG	0x030C	</span><span class="cm">/* Src Image Color Mode reg */</span><span class="cp"></span>
<span class="cp">#define SRC_LEFT_TOP_REG	0x0310	</span><span class="cm">/* Src Left Top Coordinate reg */</span><span class="cp"></span>
<span class="cp">#define SRC_RIGHT_BOTTOM_REG	0x0314	</span><span class="cm">/* Src Right Bottom Coordinate reg */</span><span class="cp"></span>

<span class="cm">/* Parameter Setting Registers (Dest) */</span>
<span class="cp">#define DST_SELECT_REG		0x0400	</span><span class="cm">/* Dest Image Selection reg */</span><span class="cp"></span>
<span class="cp">#define DST_BASE_ADDR_REG	0x0404	</span><span class="cm">/* Dest Image Base Address reg */</span><span class="cp"></span>
<span class="cp">#define DST_STRIDE_REG		0x0408	</span><span class="cm">/* Dest Stride reg */</span><span class="cp"></span>
<span class="cp">#define DST_COLOR_MODE_REG	0x040C	</span><span class="cm">/* Dest Image Color Mode reg */</span><span class="cp"></span>
<span class="cp">#define DST_LEFT_TOP_REG	0x0410	</span><span class="cm">/* Dest Left Top Coordinate reg */</span><span class="cp"></span>
<span class="cp">#define DST_RIGHT_BOTTOM_REG	0x0414	</span><span class="cm">/* Dest Right Bottom Coordinate reg */</span><span class="cp"></span>

<span class="cm">/* Parameter Setting Registers (Pattern) */</span>
<span class="cp">#define PAT_BASE_ADDR_REG	0x0500	</span><span class="cm">/* Pattern Image Base Address reg */</span><span class="cp"></span>
<span class="cp">#define PAT_SIZE_REG		0x0504	</span><span class="cm">/* Pattern Image Size reg */</span><span class="cp"></span>
<span class="cp">#define PAT_COLOR_MODE_REG	0x0508	</span><span class="cm">/* Pattern Image Color Mode reg */</span><span class="cp"></span>
<span class="cp">#define PAT_OFFSET_REG		0x050C	</span><span class="cm">/* Pattern Left Top Coordinate reg */</span><span class="cp"></span>
<span class="cp">#define PAT_STRIDE_REG		0x0510	</span><span class="cm">/* Pattern Stride reg */</span><span class="cp"></span>

<span class="cm">/* Parameter Setting Registers (Mask) */</span>
<span class="cp">#define MASK_BASE_ADDR_REG	0x0520	</span><span class="cm">/* Mask Base Address reg */</span><span class="cp"></span>
<span class="cp">#define MASK_STRIDE_REG		0x0524	</span><span class="cm">/* Mask Stride reg */</span><span class="cp"></span>

<span class="cm">/* Parameter Setting Registers (Clipping Window) */</span>
<span class="cp">#define CW_LT_REG		0x0600	</span><span class="cm">/* LeftTop coordinates of Clip Window */</span><span class="cp"></span>
<span class="cp">#define CW_RB_REG		0x0604	</span><span class="cm">/* RightBottom coordinates of Clip</span>
<span class="cm">								Window */</span><span class="cp"></span>

<span class="cm">/* Parameter Setting Registers (ROP &amp; Alpha Setting) */</span>
<span class="cp">#define THIRD_OPERAND_REG	0x0610	</span><span class="cm">/* Third Operand Selection reg */</span><span class="cp"></span>
<span class="cp">#define ROP4_REG		0x0614	</span><span class="cm">/* Raster Operation reg */</span><span class="cp"></span>
<span class="cp">#define ALPHA_REG		0x0618	</span><span class="cm">/* Alpha value, Fading offset value */</span><span class="cp"></span>

<span class="cm">/* Parameter Setting Registers (Color) */</span>
<span class="cp">#define FG_COLOR_REG		0x0700	</span><span class="cm">/* Foreground Color reg */</span><span class="cp"></span>
<span class="cp">#define BG_COLOR_REG		0x0704	</span><span class="cm">/* Background Color reg */</span><span class="cp"></span>
<span class="cp">#define BS_COLOR_REG		0x0708	</span><span class="cm">/* Blue Screen Color reg */</span><span class="cp"></span>

<span class="cm">/* Parameter Setting Registers (Color Key) */</span>
<span class="cp">#define SRC_COLORKEY_CTRL_REG	0x0710	</span><span class="cm">/* Src Colorkey control reg */</span><span class="cp"></span>
<span class="cp">#define SRC_COLORKEY_DR_MIN_REG	0x0714	</span><span class="cm">/* Src Colorkey Decision Reference</span>
<span class="cm">								Min reg */</span><span class="cp"></span>
<span class="cp">#define SRC_COLORKEY_DR_MAX_REG	0x0718	</span><span class="cm">/* Src Colorkey Decision Reference</span>
<span class="cm">								Max reg */</span><span class="cp"></span>
<span class="cp">#define DST_COLORKEY_CTRL_REG	0x071C	</span><span class="cm">/* Dest Colorkey control reg */</span><span class="cp"></span>
<span class="cp">#define DST_COLORKEY_DR_MIN_REG	0x0720	</span><span class="cm">/* Dest Colorkey Decision Reference</span>
<span class="cm">								Min reg */</span><span class="cp"></span>
<span class="cp">#define DST_COLORKEY_DR_MAX_REG	0x0724	</span><span class="cm">/* Dest Colorkey Decision Reference</span>
<span class="cm">								Max reg */</span><span class="cp"></span>

<span class="cm">/* Color mode values */</span>

<span class="cp">#define ORDER_XRGB		0</span>
<span class="cp">#define ORDER_RGBX		1</span>
<span class="cp">#define ORDER_XBGR		2</span>
<span class="cp">#define ORDER_BGRX		3</span>

<span class="cp">#define MODE_XRGB_8888		0</span>
<span class="cp">#define MODE_ARGB_8888		1</span>
<span class="cp">#define MODE_RGB_565		2</span>
<span class="cp">#define MODE_XRGB_1555		3</span>
<span class="cp">#define MODE_ARGB_1555		4</span>
<span class="cp">#define MODE_XRGB_4444		5</span>
<span class="cp">#define MODE_ARGB_4444		6</span>
<span class="cp">#define MODE_PACKED_RGB_888	7</span>

<span class="cp">#define COLOR_MODE(o, m)	(((o) &lt;&lt; 4) | (m))</span>

<span class="cm">/* ROP4 operation values */</span>
<span class="cp">#define ROP4_COPY		0xCCCC</span>
<span class="cp">#define ROP4_INVERT		0x3333</span>

<span class="cm">/* Hardware limits */</span>
<span class="cp">#define MAX_WIDTH		8000</span>
<span class="cp">#define MAX_HEIGHT		8000</span>

<span class="cp">#define G2D_TIMEOUT		500</span>

<span class="cp">#define DEFAULT_WIDTH		100</span>
<span class="cp">#define DEFAULT_HEIGHT		100</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
