// Seed: 4220438281
module module_0;
  logic id_1;
  assign module_2.id_1 = 0;
endmodule
module module_1 (
    output tri id_0,
    input wor id_1,
    input wand id_2,
    output uwire id_3,
    output supply0 id_4,
    output supply0 id_5
);
  parameter id_7 = 1;
  module_0 modCall_1 ();
  assign id_4 = id_2 / 1;
endmodule
module module_2 (
    input tri1 id_0,
    input wire id_1,
    input supply1 id_2,
    input supply1 id_3,
    output wor id_4,
    output uwire id_5,
    input tri id_6,
    input tri0 id_7,
    input wor id_8,
    input wor id_9,
    input supply1 id_10,
    output tri0 id_11
);
  wire id_13;
  module_0 modCall_1 ();
  wire id_14;
endmodule
