

================================================================
== Vivado HLS Report for 'conv1d'
================================================================
* Date:           Thu Mar 31 15:01:54 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Conv1d
* Solution:       solution1_base
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.750 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- memcpy.bias_buff.V.addr.1.bias.V  |        ?|        ?|         3|          1|          1|     ?|    yes   |
        |- LOOP2                             |        0|        0|      5562|          -|          -|     0|    no    |
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 12 10 
10 --> 11 
11 --> 9 
12 --> 13 
13 --> 14 
14 --> 15 17 
15 --> 16 
16 --> 14 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 18 [1/1] (1.00ns)   --->   "%pool_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %pool)"   --->   Operation 18 'read' 'pool_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 19 [1/1] (1.00ns)   --->   "%size_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %size)"   --->   Operation 19 'read' 'size_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 20 [1/1] (1.00ns)   --->   "%ch_out_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %ch_out)"   --->   Operation 20 'read' 'ch_out_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 21 [1/1] (1.00ns)   --->   "%ch_in_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %ch_in)"   --->   Operation 21 'read' 'ch_in_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 22 [1/1] (1.00ns)   --->   "%out_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %out_V)"   --->   Operation 22 'read' 'out_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 23 [1/1] (1.00ns)   --->   "%bias_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %bias_V)"   --->   Operation 23 'read' 'bias_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 24 [1/1] (1.00ns)   --->   "%weight_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %weight_V)"   --->   Operation 24 'read' 'weight_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 25 [1/1] (1.00ns)   --->   "%in_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %in_V)"   --->   Operation 25 'read' 'in_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%out_V7 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %out_V_read, i32 1, i32 31)"   --->   Operation 26 'partselect' 'out_V7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%bias_V5 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %bias_V_read, i32 1, i32 31)"   --->   Operation 27 'partselect' 'bias_V5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%empty = zext i31 %bias_V5 to i64"   --->   Operation 28 'zext' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%B_addr = getelementptr i16* %B, i64 %empty"   --->   Operation 29 'getelementptr' 'B_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%weight_V3 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %weight_V_read, i32 1, i32 31)"   --->   Operation 30 'partselect' 'weight_V3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%in_V1 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %in_V_read, i32 1, i32 31)"   --->   Operation 31 'partselect' 'in_V1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%buff_out1_0_V = alloca [150 x i16], align 2" [Conv1d/conv1d.cpp:149]   --->   Operation 32 'alloca' 'buff_out1_0_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%buff_out1_1_V = alloca [150 x i16], align 2" [Conv1d/conv1d.cpp:149]   --->   Operation 33 'alloca' 'buff_out1_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%buff_out1_2_V = alloca [150 x i16], align 2" [Conv1d/conv1d.cpp:149]   --->   Operation 34 'alloca' 'buff_out1_2_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%buff_out1_3_V = alloca [150 x i16], align 2" [Conv1d/conv1d.cpp:149]   --->   Operation 35 'alloca' 'buff_out1_3_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%buff_out1_4_V = alloca [150 x i16], align 2" [Conv1d/conv1d.cpp:149]   --->   Operation 36 'alloca' 'buff_out1_4_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%buff_out1_5_V = alloca [150 x i16], align 2" [Conv1d/conv1d.cpp:149]   --->   Operation 37 'alloca' 'buff_out1_5_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%buff_out1_6_V = alloca [150 x i16], align 2" [Conv1d/conv1d.cpp:149]   --->   Operation 38 'alloca' 'buff_out1_6_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%buff_out1_7_V = alloca [150 x i16], align 2" [Conv1d/conv1d.cpp:149]   --->   Operation 39 'alloca' 'buff_out1_7_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%buff_out1_8_V = alloca [150 x i16], align 2" [Conv1d/conv1d.cpp:149]   --->   Operation 40 'alloca' 'buff_out1_8_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%buff_out1_9_V = alloca [150 x i16], align 2" [Conv1d/conv1d.cpp:149]   --->   Operation 41 'alloca' 'buff_out1_9_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%buff_out1_10_V = alloca [150 x i16], align 2" [Conv1d/conv1d.cpp:149]   --->   Operation 42 'alloca' 'buff_out1_10_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%buff_out1_11_V = alloca [150 x i16], align 2" [Conv1d/conv1d.cpp:149]   --->   Operation 43 'alloca' 'buff_out1_11_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%buff_out1_12_V = alloca [150 x i16], align 2" [Conv1d/conv1d.cpp:149]   --->   Operation 44 'alloca' 'buff_out1_12_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%buff_out1_13_V = alloca [150 x i16], align 2" [Conv1d/conv1d.cpp:149]   --->   Operation 45 'alloca' 'buff_out1_13_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%buff_out1_14_V = alloca [150 x i16], align 2" [Conv1d/conv1d.cpp:149]   --->   Operation 46 'alloca' 'buff_out1_14_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%buff_out1_15_V = alloca [150 x i16], align 2" [Conv1d/conv1d.cpp:149]   --->   Operation 47 'alloca' 'buff_out1_15_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%buff_out2_0_V = alloca [150 x i16], align 2" [Conv1d/conv1d.cpp:151]   --->   Operation 48 'alloca' 'buff_out2_0_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%buff_out2_1_V = alloca [150 x i16], align 2" [Conv1d/conv1d.cpp:151]   --->   Operation 49 'alloca' 'buff_out2_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%buff_out2_2_V = alloca [150 x i16], align 2" [Conv1d/conv1d.cpp:151]   --->   Operation 50 'alloca' 'buff_out2_2_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%buff_out2_3_V = alloca [150 x i16], align 2" [Conv1d/conv1d.cpp:151]   --->   Operation 51 'alloca' 'buff_out2_3_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%buff_out2_4_V = alloca [150 x i16], align 2" [Conv1d/conv1d.cpp:151]   --->   Operation 52 'alloca' 'buff_out2_4_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%buff_out2_5_V = alloca [150 x i16], align 2" [Conv1d/conv1d.cpp:151]   --->   Operation 53 'alloca' 'buff_out2_5_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%buff_out2_6_V = alloca [150 x i16], align 2" [Conv1d/conv1d.cpp:151]   --->   Operation 54 'alloca' 'buff_out2_6_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%buff_out2_7_V = alloca [150 x i16], align 2" [Conv1d/conv1d.cpp:151]   --->   Operation 55 'alloca' 'buff_out2_7_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%buff_out2_8_V = alloca [150 x i16], align 2" [Conv1d/conv1d.cpp:151]   --->   Operation 56 'alloca' 'buff_out2_8_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%buff_out2_9_V = alloca [150 x i16], align 2" [Conv1d/conv1d.cpp:151]   --->   Operation 57 'alloca' 'buff_out2_9_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%buff_out2_10_V = alloca [150 x i16], align 2" [Conv1d/conv1d.cpp:151]   --->   Operation 58 'alloca' 'buff_out2_10_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%buff_out2_11_V = alloca [150 x i16], align 2" [Conv1d/conv1d.cpp:151]   --->   Operation 59 'alloca' 'buff_out2_11_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%buff_out2_12_V = alloca [150 x i16], align 2" [Conv1d/conv1d.cpp:151]   --->   Operation 60 'alloca' 'buff_out2_12_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%buff_out2_13_V = alloca [150 x i16], align 2" [Conv1d/conv1d.cpp:151]   --->   Operation 61 'alloca' 'buff_out2_13_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%buff_out2_14_V = alloca [150 x i16], align 2" [Conv1d/conv1d.cpp:151]   --->   Operation 62 'alloca' 'buff_out2_14_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%buff_out2_15_V = alloca [150 x i16], align 2" [Conv1d/conv1d.cpp:151]   --->   Operation 63 'alloca' 'buff_out2_15_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%bias_buff_0_V = alloca [64 x i16], align 2" [Conv1d/conv1d.cpp:153]   --->   Operation 64 'alloca' 'bias_buff_0_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%bias_buff_1_V = alloca [64 x i16], align 2" [Conv1d/conv1d.cpp:153]   --->   Operation 65 'alloca' 'bias_buff_1_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%bias_buff_2_V = alloca [64 x i16], align 2" [Conv1d/conv1d.cpp:153]   --->   Operation 66 'alloca' 'bias_buff_2_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%bias_buff_3_V = alloca [64 x i16], align 2" [Conv1d/conv1d.cpp:153]   --->   Operation 67 'alloca' 'bias_buff_3_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%bias_buff_4_V = alloca [64 x i16], align 2" [Conv1d/conv1d.cpp:153]   --->   Operation 68 'alloca' 'bias_buff_4_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%bias_buff_5_V = alloca [64 x i16], align 2" [Conv1d/conv1d.cpp:153]   --->   Operation 69 'alloca' 'bias_buff_5_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%bias_buff_6_V = alloca [64 x i16], align 2" [Conv1d/conv1d.cpp:153]   --->   Operation 70 'alloca' 'bias_buff_6_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%bias_buff_7_V = alloca [64 x i16], align 2" [Conv1d/conv1d.cpp:153]   --->   Operation 71 'alloca' 'bias_buff_7_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%bias_buff_8_V = alloca [64 x i16], align 2" [Conv1d/conv1d.cpp:153]   --->   Operation 72 'alloca' 'bias_buff_8_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%bias_buff_9_V = alloca [64 x i16], align 2" [Conv1d/conv1d.cpp:153]   --->   Operation 73 'alloca' 'bias_buff_9_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%bias_buff_10_V = alloca [64 x i16], align 2" [Conv1d/conv1d.cpp:153]   --->   Operation 74 'alloca' 'bias_buff_10_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%bias_buff_11_V = alloca [64 x i16], align 2" [Conv1d/conv1d.cpp:153]   --->   Operation 75 'alloca' 'bias_buff_11_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%bias_buff_12_V = alloca [64 x i16], align 2" [Conv1d/conv1d.cpp:153]   --->   Operation 76 'alloca' 'bias_buff_12_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%bias_buff_13_V = alloca [64 x i16], align 2" [Conv1d/conv1d.cpp:153]   --->   Operation 77 'alloca' 'bias_buff_13_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%bias_buff_14_V = alloca [64 x i16], align 2" [Conv1d/conv1d.cpp:153]   --->   Operation 78 'alloca' 'bias_buff_14_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%bias_buff_15_V = alloca [64 x i16], align 2" [Conv1d/conv1d.cpp:153]   --->   Operation 79 'alloca' 'bias_buff_15_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln165 = trunc i32 %ch_out_read to i31" [Conv1d/conv1d.cpp:165]   --->   Operation 80 'trunc' 'trunc_ln165' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 8.75>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln165 = zext i31 %trunc_ln165 to i32" [Conv1d/conv1d.cpp:165]   --->   Operation 81 'zext' 'zext_ln165' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [7/7] (8.75ns)   --->   "%B_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %B_addr, i32 %zext_ln165)" [Conv1d/conv1d.cpp:165]   --->   Operation 82 'readreq' 'B_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 8.75>
ST_3 : Operation 83 [6/7] (8.75ns)   --->   "%B_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %B_addr, i32 %zext_ln165)" [Conv1d/conv1d.cpp:165]   --->   Operation 83 'readreq' 'B_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 84 [5/7] (8.75ns)   --->   "%B_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %B_addr, i32 %zext_ln165)" [Conv1d/conv1d.cpp:165]   --->   Operation 84 'readreq' 'B_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 85 [4/7] (8.75ns)   --->   "%B_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %B_addr, i32 %zext_ln165)" [Conv1d/conv1d.cpp:165]   --->   Operation 85 'readreq' 'B_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 86 [3/7] (8.75ns)   --->   "%B_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %B_addr, i32 %zext_ln165)" [Conv1d/conv1d.cpp:165]   --->   Operation 86 'readreq' 'B_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 87 [2/7] (8.75ns)   --->   "%B_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %B_addr, i32 %zext_ln165)" [Conv1d/conv1d.cpp:165]   --->   Operation 87 'readreq' 'B_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %OUT_r), !map !95"   --->   Operation 88 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %B), !map !101"   --->   Operation 89 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %W), !map !105"   --->   Operation 90 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %IN_r), !map !109"   --->   Operation 91 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %ch_in), !map !113"   --->   Operation 92 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %ch_out), !map !119"   --->   Operation 93 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %size), !map !123"   --->   Operation 94 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %pool), !map !127"   --->   Operation 95 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @conv1d_str) nounwind"   --->   Operation 96 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str9, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [Conv1d/conv1d.cpp:140]   --->   Operation 97 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %pool, [10 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str9, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [Conv1d/conv1d.cpp:141]   --->   Operation 98 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %size, [10 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str9, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [Conv1d/conv1d.cpp:142]   --->   Operation 99 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %ch_out, [10 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str9, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [Conv1d/conv1d.cpp:143]   --->   Operation 100 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %ch_in, [10 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str9, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [Conv1d/conv1d.cpp:144]   --->   Operation 101 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %OUT_r, [6 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 100, [4 x i8]* @p_str11, [6 x i8]* @p_str12, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [Conv1d/conv1d.cpp:145]   --->   Operation 102 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %out_V, [10 x i8]* @mode5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 100, [1 x i8]* @bundle6, [6 x i8]* @p_str12, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [Conv1d/conv1d.cpp:145]   --->   Operation 103 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %B, [6 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 100, [2 x i8]* @p_str13, [6 x i8]* @p_str12, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [Conv1d/conv1d.cpp:146]   --->   Operation 104 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %bias_V, [10 x i8]* @mode3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 100, [1 x i8]* @bundle4, [6 x i8]* @p_str12, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [Conv1d/conv1d.cpp:146]   --->   Operation 105 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %W, [6 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 100, [2 x i8]* @p_str14, [6 x i8]* @p_str12, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [Conv1d/conv1d.cpp:147]   --->   Operation 106 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %weight_V, [10 x i8]* @mode1, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 100, [1 x i8]* @bundle2, [6 x i8]* @p_str12, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [Conv1d/conv1d.cpp:147]   --->   Operation 107 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %IN_r, [6 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 100, [3 x i8]* @p_str15, [6 x i8]* @p_str12, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [Conv1d/conv1d.cpp:148]   --->   Operation 108 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %in_V, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 100, [1 x i8]* @bundle, [6 x i8]* @p_str12, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [Conv1d/conv1d.cpp:148]   --->   Operation 109 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 110 [1/7] (8.75ns)   --->   "%B_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %B_addr, i32 %zext_ln165)" [Conv1d/conv1d.cpp:165]   --->   Operation 110 'readreq' 'B_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 111 [1/1] (0.46ns)   --->   "br label %burst.rd.header" [Conv1d/conv1d.cpp:165]   --->   Operation 111 'br' <Predicate = true> <Delay = 0.46>

State 9 <SV = 8> <Delay = 2.76>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%phi_ln165 = phi i31 [ 0, %0 ], [ %add_ln165, %burstread.region_end ]" [Conv1d/conv1d.cpp:165]   --->   Operation 112 'phi' 'phi_ln165' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 113 [1/1] (1.96ns)   --->   "%icmp_ln165 = icmp eq i31 %phi_ln165, %trunc_ln165" [Conv1d/conv1d.cpp:165]   --->   Operation 113 'icmp' 'icmp_ln165' <Predicate = true> <Delay = 1.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 114 [1/1] (1.87ns)   --->   "%add_ln165 = add i31 %phi_ln165, 1" [Conv1d/conv1d.cpp:165]   --->   Operation 114 'add' 'add_ln165' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 115 [1/1] (0.00ns)   --->   "br i1 %icmp_ln165, label %burst.rd.end, label %burstread.region_begin" [Conv1d/conv1d.cpp:165]   --->   Operation 115 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_5 = call i27 @_ssdm_op_PartSelect.i27.i31.i32.i32(i31 %phi_ln165, i32 4, i32 30)" [Conv1d/conv1d.cpp:165]   --->   Operation 116 'partselect' 'tmp_5' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_9 : Operation 117 [1/1] (0.00ns)   --->   "%trunc_ln165_1 = trunc i31 %phi_ln165 to i4" [Conv1d/conv1d.cpp:165]   --->   Operation 117 'trunc' 'trunc_ln165_1' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_9 : Operation 118 [1/1] (1.07ns)   --->   "switch i4 %trunc_ln165_1, label %branch15 [
    i4 0, label %branch0
    i4 1, label %branch1
    i4 2, label %branch2
    i4 3, label %branch3
    i4 4, label %branch4
    i4 5, label %branch5
    i4 6, label %branch6
    i4 7, label %branch7
    i4 -8, label %branch8
    i4 -7, label %branch9
    i4 -6, label %branch10
    i4 -5, label %branch11
    i4 -4, label %branch12
    i4 -3, label %branch13
    i4 -2, label %branch14
  ]" [Conv1d/conv1d.cpp:165]   --->   Operation 118 'switch' <Predicate = (!icmp_ln165)> <Delay = 1.07>

State 10 <SV = 9> <Delay = 8.75>
ST_10 : Operation 119 [1/1] (8.75ns)   --->   "%B_addr_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %B_addr)" [Conv1d/conv1d.cpp:165]   --->   Operation 119 'read' 'B_addr_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "br label %burstread.region_end" [Conv1d/conv1d.cpp:165]   --->   Operation 120 'br' <Predicate = (trunc_ln165_1 == 14)> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "br label %burstread.region_end" [Conv1d/conv1d.cpp:165]   --->   Operation 121 'br' <Predicate = (trunc_ln165_1 == 13)> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "br label %burstread.region_end" [Conv1d/conv1d.cpp:165]   --->   Operation 122 'br' <Predicate = (trunc_ln165_1 == 12)> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "br label %burstread.region_end" [Conv1d/conv1d.cpp:165]   --->   Operation 123 'br' <Predicate = (trunc_ln165_1 == 11)> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "br label %burstread.region_end" [Conv1d/conv1d.cpp:165]   --->   Operation 124 'br' <Predicate = (trunc_ln165_1 == 10)> <Delay = 0.00>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "br label %burstread.region_end" [Conv1d/conv1d.cpp:165]   --->   Operation 125 'br' <Predicate = (trunc_ln165_1 == 9)> <Delay = 0.00>
ST_10 : Operation 126 [1/1] (0.00ns)   --->   "br label %burstread.region_end" [Conv1d/conv1d.cpp:165]   --->   Operation 126 'br' <Predicate = (trunc_ln165_1 == 8)> <Delay = 0.00>
ST_10 : Operation 127 [1/1] (0.00ns)   --->   "br label %burstread.region_end" [Conv1d/conv1d.cpp:165]   --->   Operation 127 'br' <Predicate = (trunc_ln165_1 == 7)> <Delay = 0.00>
ST_10 : Operation 128 [1/1] (0.00ns)   --->   "br label %burstread.region_end" [Conv1d/conv1d.cpp:165]   --->   Operation 128 'br' <Predicate = (trunc_ln165_1 == 6)> <Delay = 0.00>
ST_10 : Operation 129 [1/1] (0.00ns)   --->   "br label %burstread.region_end" [Conv1d/conv1d.cpp:165]   --->   Operation 129 'br' <Predicate = (trunc_ln165_1 == 5)> <Delay = 0.00>
ST_10 : Operation 130 [1/1] (0.00ns)   --->   "br label %burstread.region_end" [Conv1d/conv1d.cpp:165]   --->   Operation 130 'br' <Predicate = (trunc_ln165_1 == 4)> <Delay = 0.00>
ST_10 : Operation 131 [1/1] (0.00ns)   --->   "br label %burstread.region_end" [Conv1d/conv1d.cpp:165]   --->   Operation 131 'br' <Predicate = (trunc_ln165_1 == 3)> <Delay = 0.00>
ST_10 : Operation 132 [1/1] (0.00ns)   --->   "br label %burstread.region_end" [Conv1d/conv1d.cpp:165]   --->   Operation 132 'br' <Predicate = (trunc_ln165_1 == 2)> <Delay = 0.00>
ST_10 : Operation 133 [1/1] (0.00ns)   --->   "br label %burstread.region_end" [Conv1d/conv1d.cpp:165]   --->   Operation 133 'br' <Predicate = (trunc_ln165_1 == 1)> <Delay = 0.00>
ST_10 : Operation 134 [1/1] (0.00ns)   --->   "br label %burstread.region_end" [Conv1d/conv1d.cpp:165]   --->   Operation 134 'br' <Predicate = (trunc_ln165_1 == 0)> <Delay = 0.00>
ST_10 : Operation 135 [1/1] (0.00ns)   --->   "br label %burstread.region_end" [Conv1d/conv1d.cpp:165]   --->   Operation 135 'br' <Predicate = (trunc_ln165_1 == 15)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 2.77>
ST_11 : Operation 136 [1/1] (0.00ns)   --->   "%burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s)" [Conv1d/conv1d.cpp:165]   --->   Operation 136 'specregionbegin' 'burstread_rbegin' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 137 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str37)" [Conv1d/conv1d.cpp:165]   --->   Operation 137 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 138 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([33 x i8]* @memcpy_OC_bias_buff_s)" [Conv1d/conv1d.cpp:165]   --->   Operation 138 'specloopname' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln165_1 = zext i27 %tmp_5 to i64" [Conv1d/conv1d.cpp:165]   --->   Operation 139 'zext' 'zext_ln165_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 140 [1/1] (0.00ns)   --->   "%bias_buff_0_V_addr = getelementptr [64 x i16]* %bias_buff_0_V, i64 0, i64 %zext_ln165_1" [Conv1d/conv1d.cpp:165]   --->   Operation 140 'getelementptr' 'bias_buff_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 141 [1/1] (0.00ns)   --->   "%bias_buff_1_V_addr = getelementptr [64 x i16]* %bias_buff_1_V, i64 0, i64 %zext_ln165_1" [Conv1d/conv1d.cpp:165]   --->   Operation 141 'getelementptr' 'bias_buff_1_V_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 142 [1/1] (0.00ns)   --->   "%bias_buff_2_V_addr = getelementptr [64 x i16]* %bias_buff_2_V, i64 0, i64 %zext_ln165_1" [Conv1d/conv1d.cpp:165]   --->   Operation 142 'getelementptr' 'bias_buff_2_V_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 143 [1/1] (0.00ns)   --->   "%bias_buff_3_V_addr = getelementptr [64 x i16]* %bias_buff_3_V, i64 0, i64 %zext_ln165_1" [Conv1d/conv1d.cpp:165]   --->   Operation 143 'getelementptr' 'bias_buff_3_V_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 144 [1/1] (0.00ns)   --->   "%bias_buff_4_V_addr = getelementptr [64 x i16]* %bias_buff_4_V, i64 0, i64 %zext_ln165_1" [Conv1d/conv1d.cpp:165]   --->   Operation 144 'getelementptr' 'bias_buff_4_V_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 145 [1/1] (0.00ns)   --->   "%bias_buff_5_V_addr = getelementptr [64 x i16]* %bias_buff_5_V, i64 0, i64 %zext_ln165_1" [Conv1d/conv1d.cpp:165]   --->   Operation 145 'getelementptr' 'bias_buff_5_V_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 146 [1/1] (0.00ns)   --->   "%bias_buff_6_V_addr = getelementptr [64 x i16]* %bias_buff_6_V, i64 0, i64 %zext_ln165_1" [Conv1d/conv1d.cpp:165]   --->   Operation 146 'getelementptr' 'bias_buff_6_V_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 147 [1/1] (0.00ns)   --->   "%bias_buff_7_V_addr = getelementptr [64 x i16]* %bias_buff_7_V, i64 0, i64 %zext_ln165_1" [Conv1d/conv1d.cpp:165]   --->   Operation 147 'getelementptr' 'bias_buff_7_V_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 148 [1/1] (0.00ns)   --->   "%bias_buff_8_V_addr = getelementptr [64 x i16]* %bias_buff_8_V, i64 0, i64 %zext_ln165_1" [Conv1d/conv1d.cpp:165]   --->   Operation 148 'getelementptr' 'bias_buff_8_V_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 149 [1/1] (0.00ns)   --->   "%bias_buff_9_V_addr = getelementptr [64 x i16]* %bias_buff_9_V, i64 0, i64 %zext_ln165_1" [Conv1d/conv1d.cpp:165]   --->   Operation 149 'getelementptr' 'bias_buff_9_V_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 150 [1/1] (0.00ns)   --->   "%bias_buff_10_V_addr = getelementptr [64 x i16]* %bias_buff_10_V, i64 0, i64 %zext_ln165_1" [Conv1d/conv1d.cpp:165]   --->   Operation 150 'getelementptr' 'bias_buff_10_V_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 151 [1/1] (0.00ns)   --->   "%bias_buff_11_V_addr = getelementptr [64 x i16]* %bias_buff_11_V, i64 0, i64 %zext_ln165_1" [Conv1d/conv1d.cpp:165]   --->   Operation 151 'getelementptr' 'bias_buff_11_V_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 152 [1/1] (0.00ns)   --->   "%bias_buff_12_V_addr = getelementptr [64 x i16]* %bias_buff_12_V, i64 0, i64 %zext_ln165_1" [Conv1d/conv1d.cpp:165]   --->   Operation 152 'getelementptr' 'bias_buff_12_V_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 153 [1/1] (0.00ns)   --->   "%bias_buff_13_V_addr = getelementptr [64 x i16]* %bias_buff_13_V, i64 0, i64 %zext_ln165_1" [Conv1d/conv1d.cpp:165]   --->   Operation 153 'getelementptr' 'bias_buff_13_V_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 154 [1/1] (0.00ns)   --->   "%bias_buff_14_V_addr = getelementptr [64 x i16]* %bias_buff_14_V, i64 0, i64 %zext_ln165_1" [Conv1d/conv1d.cpp:165]   --->   Operation 154 'getelementptr' 'bias_buff_14_V_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 155 [1/1] (0.00ns)   --->   "%bias_buff_15_V_addr = getelementptr [64 x i16]* %bias_buff_15_V, i64 0, i64 %zext_ln165_1" [Conv1d/conv1d.cpp:165]   --->   Operation 155 'getelementptr' 'bias_buff_15_V_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 156 [1/1] (2.77ns)   --->   "store i16 %B_addr_read, i16* %bias_buff_14_V_addr, align 2" [Conv1d/conv1d.cpp:165]   --->   Operation 156 'store' <Predicate = (trunc_ln165_1 == 14)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_11 : Operation 157 [1/1] (2.77ns)   --->   "store i16 %B_addr_read, i16* %bias_buff_13_V_addr, align 2" [Conv1d/conv1d.cpp:165]   --->   Operation 157 'store' <Predicate = (trunc_ln165_1 == 13)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_11 : Operation 158 [1/1] (2.77ns)   --->   "store i16 %B_addr_read, i16* %bias_buff_12_V_addr, align 2" [Conv1d/conv1d.cpp:165]   --->   Operation 158 'store' <Predicate = (trunc_ln165_1 == 12)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_11 : Operation 159 [1/1] (2.77ns)   --->   "store i16 %B_addr_read, i16* %bias_buff_11_V_addr, align 2" [Conv1d/conv1d.cpp:165]   --->   Operation 159 'store' <Predicate = (trunc_ln165_1 == 11)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_11 : Operation 160 [1/1] (2.77ns)   --->   "store i16 %B_addr_read, i16* %bias_buff_10_V_addr, align 2" [Conv1d/conv1d.cpp:165]   --->   Operation 160 'store' <Predicate = (trunc_ln165_1 == 10)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_11 : Operation 161 [1/1] (2.77ns)   --->   "store i16 %B_addr_read, i16* %bias_buff_9_V_addr, align 2" [Conv1d/conv1d.cpp:165]   --->   Operation 161 'store' <Predicate = (trunc_ln165_1 == 9)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_11 : Operation 162 [1/1] (2.77ns)   --->   "store i16 %B_addr_read, i16* %bias_buff_8_V_addr, align 2" [Conv1d/conv1d.cpp:165]   --->   Operation 162 'store' <Predicate = (trunc_ln165_1 == 8)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_11 : Operation 163 [1/1] (2.77ns)   --->   "store i16 %B_addr_read, i16* %bias_buff_7_V_addr, align 2" [Conv1d/conv1d.cpp:165]   --->   Operation 163 'store' <Predicate = (trunc_ln165_1 == 7)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_11 : Operation 164 [1/1] (2.77ns)   --->   "store i16 %B_addr_read, i16* %bias_buff_6_V_addr, align 2" [Conv1d/conv1d.cpp:165]   --->   Operation 164 'store' <Predicate = (trunc_ln165_1 == 6)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_11 : Operation 165 [1/1] (2.77ns)   --->   "store i16 %B_addr_read, i16* %bias_buff_5_V_addr, align 2" [Conv1d/conv1d.cpp:165]   --->   Operation 165 'store' <Predicate = (trunc_ln165_1 == 5)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_11 : Operation 166 [1/1] (2.77ns)   --->   "store i16 %B_addr_read, i16* %bias_buff_4_V_addr, align 2" [Conv1d/conv1d.cpp:165]   --->   Operation 166 'store' <Predicate = (trunc_ln165_1 == 4)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_11 : Operation 167 [1/1] (2.77ns)   --->   "store i16 %B_addr_read, i16* %bias_buff_3_V_addr, align 2" [Conv1d/conv1d.cpp:165]   --->   Operation 167 'store' <Predicate = (trunc_ln165_1 == 3)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_11 : Operation 168 [1/1] (2.77ns)   --->   "store i16 %B_addr_read, i16* %bias_buff_2_V_addr, align 2" [Conv1d/conv1d.cpp:165]   --->   Operation 168 'store' <Predicate = (trunc_ln165_1 == 2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_11 : Operation 169 [1/1] (2.77ns)   --->   "store i16 %B_addr_read, i16* %bias_buff_1_V_addr, align 2" [Conv1d/conv1d.cpp:165]   --->   Operation 169 'store' <Predicate = (trunc_ln165_1 == 1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_11 : Operation 170 [1/1] (2.77ns)   --->   "store i16 %B_addr_read, i16* %bias_buff_0_V_addr, align 2" [Conv1d/conv1d.cpp:165]   --->   Operation 170 'store' <Predicate = (trunc_ln165_1 == 0)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_11 : Operation 171 [1/1] (2.77ns)   --->   "store i16 %B_addr_read, i16* %bias_buff_15_V_addr, align 2" [Conv1d/conv1d.cpp:165]   --->   Operation 171 'store' <Predicate = (trunc_ln165_1 == 15)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_11 : Operation 172 [1/1] (0.00ns)   --->   "%burstread_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin)" [Conv1d/conv1d.cpp:165]   --->   Operation 172 'specregionend' 'burstread_rend' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_11 : Operation 173 [1/1] (0.00ns)   --->   "br label %burst.rd.header" [Conv1d/conv1d.cpp:165]   --->   Operation 173 'br' <Predicate = (!icmp_ln165)> <Delay = 0.00>

State 12 <SV = 9> <Delay = 3.55>
ST_12 : Operation 174 [2/2] (3.55ns)   --->   "call fastcc void @compute_output(i16* %IN_r, i31 %in_V1, i16* %W, i31 %weight_V3, [150 x i16]* nocapture %buff_out1_0_V, [150 x i16]* nocapture %buff_out1_1_V, [150 x i16]* nocapture %buff_out1_2_V, [150 x i16]* nocapture %buff_out1_3_V, [150 x i16]* nocapture %buff_out1_4_V, [150 x i16]* nocapture %buff_out1_5_V, [150 x i16]* nocapture %buff_out1_6_V, [150 x i16]* nocapture %buff_out1_7_V, [150 x i16]* nocapture %buff_out1_8_V, [150 x i16]* nocapture %buff_out1_9_V, [150 x i16]* nocapture %buff_out1_10_V, [150 x i16]* nocapture %buff_out1_11_V, [150 x i16]* nocapture %buff_out1_12_V, [150 x i16]* nocapture %buff_out1_13_V, [150 x i16]* nocapture %buff_out1_14_V, [150 x i16]* nocapture %buff_out1_15_V, [64 x i16]* nocapture %bias_buff_0_V, [64 x i16]* nocapture %bias_buff_1_V, [64 x i16]* nocapture %bias_buff_2_V, [64 x i16]* nocapture %bias_buff_3_V, [64 x i16]* nocapture %bias_buff_4_V, [64 x i16]* nocapture %bias_buff_5_V, [64 x i16]* nocapture %bias_buff_6_V, [64 x i16]* nocapture %bias_buff_7_V, [64 x i16]* nocapture %bias_buff_8_V, [64 x i16]* nocapture %bias_buff_9_V, [64 x i16]* nocapture %bias_buff_10_V, [64 x i16]* nocapture %bias_buff_11_V, [64 x i16]* nocapture %bias_buff_12_V, [64 x i16]* nocapture %bias_buff_13_V, [64 x i16]* nocapture %bias_buff_14_V, [64 x i16]* nocapture %bias_buff_15_V, i30 0, i32 %ch_in_read, i32 0, i32 0, i32 %size_read)" [Conv1d/conv1d.cpp:167]   --->   Operation 174 'call' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 10> <Delay = 0.46>
ST_13 : Operation 175 [1/2] (0.00ns)   --->   "call fastcc void @compute_output(i16* %IN_r, i31 %in_V1, i16* %W, i31 %weight_V3, [150 x i16]* nocapture %buff_out1_0_V, [150 x i16]* nocapture %buff_out1_1_V, [150 x i16]* nocapture %buff_out1_2_V, [150 x i16]* nocapture %buff_out1_3_V, [150 x i16]* nocapture %buff_out1_4_V, [150 x i16]* nocapture %buff_out1_5_V, [150 x i16]* nocapture %buff_out1_6_V, [150 x i16]* nocapture %buff_out1_7_V, [150 x i16]* nocapture %buff_out1_8_V, [150 x i16]* nocapture %buff_out1_9_V, [150 x i16]* nocapture %buff_out1_10_V, [150 x i16]* nocapture %buff_out1_11_V, [150 x i16]* nocapture %buff_out1_12_V, [150 x i16]* nocapture %buff_out1_13_V, [150 x i16]* nocapture %buff_out1_14_V, [150 x i16]* nocapture %buff_out1_15_V, [64 x i16]* nocapture %bias_buff_0_V, [64 x i16]* nocapture %bias_buff_1_V, [64 x i16]* nocapture %bias_buff_2_V, [64 x i16]* nocapture %bias_buff_3_V, [64 x i16]* nocapture %bias_buff_4_V, [64 x i16]* nocapture %bias_buff_5_V, [64 x i16]* nocapture %bias_buff_6_V, [64 x i16]* nocapture %bias_buff_7_V, [64 x i16]* nocapture %bias_buff_8_V, [64 x i16]* nocapture %bias_buff_9_V, [64 x i16]* nocapture %bias_buff_10_V, [64 x i16]* nocapture %bias_buff_11_V, [64 x i16]* nocapture %bias_buff_12_V, [64 x i16]* nocapture %bias_buff_13_V, [64 x i16]* nocapture %bias_buff_14_V, [64 x i16]* nocapture %bias_buff_15_V, i30 0, i32 %ch_in_read, i32 0, i32 0, i32 %size_read)" [Conv1d/conv1d.cpp:167]   --->   Operation 175 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 176 [1/1] (0.46ns)   --->   "br label %LOOP2_begin" [Conv1d/conv1d.cpp:169]   --->   Operation 176 'br' <Predicate = true> <Delay = 0.46>

State 14 <SV = 11> <Delay = 6.53>
ST_14 : Operation 177 [1/1] (0.00ns)   --->   "%p_assign = phi i32 [ 0, %burst.rd.end ], [ %p, %LOOP2_end ]"   --->   Operation 177 'phi' 'p_assign' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 178 [1/1] (0.00ns)   --->   "%m_assign = phi i32 [ 0, %burst.rd.end ], [ %m, %LOOP2_end ]"   --->   Operation 178 'phi' 'm_assign' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 179 [1/1] (0.00ns)   --->   "%pp_0 = phi i1 [ true, %burst.rd.end ], [ %pp_1, %LOOP2_end ]"   --->   Operation 179 'phi' 'pp_0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 180 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str16) nounwind" [Conv1d/conv1d.cpp:169]   --->   Operation 180 'specloopname' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 181 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str16)" [Conv1d/conv1d.cpp:169]   --->   Operation 181 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 182 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 0, i32 32, [1 x i8]* @p_str1) nounwind" [Conv1d/conv1d.cpp:170]   --->   Operation 182 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 183 [1/1] (1.89ns)   --->   "%add_ln129 = add nsw i32 %p_assign, 150" [Conv1d/conv1d.cpp:129->Conv1d/conv1d.cpp:170]   --->   Operation 183 'add' 'add_ln129' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 184 [1/1] (1.96ns)   --->   "%icmp_ln129 = icmp slt i32 %add_ln129, %size_read" [Conv1d/conv1d.cpp:129->Conv1d/conv1d.cpp:170]   --->   Operation 184 'icmp' 'icmp_ln129' <Predicate = true> <Delay = 1.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 185 [1/1] (1.89ns)   --->   "%add_ln130 = add nsw i32 %m_assign, 16" [Conv1d/conv1d.cpp:130->Conv1d/conv1d.cpp:170]   --->   Operation 185 'add' 'add_ln130' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 186 [1/1] (0.70ns)   --->   "%m = select i1 %icmp_ln129, i32 %m_assign, i32 %add_ln130" [Conv1d/conv1d.cpp:129->Conv1d/conv1d.cpp:170]   --->   Operation 186 'select' 'm' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 187 [1/1] (0.70ns)   --->   "%p = select i1 %icmp_ln129, i32 %add_ln129, i32 0" [Conv1d/conv1d.cpp:129->Conv1d/conv1d.cpp:170]   --->   Operation 187 'select' 'p' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 188 [1/1] (1.96ns)   --->   "%icmp_ln171 = icmp slt i32 %m, %ch_out_read" [Conv1d/conv1d.cpp:171]   --->   Operation 188 'icmp' 'icmp_ln171' <Predicate = true> <Delay = 1.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 189 [1/1] (0.00ns)   --->   "br i1 %icmp_ln171, label %1, label %4" [Conv1d/conv1d.cpp:171]   --->   Operation 189 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 190 [1/1] (0.00ns)   --->   "br i1 %pp_0, label %5, label %6" [Conv1d/conv1d.cpp:187]   --->   Operation 190 'br' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_14 : Operation 191 [2/2] (5.55ns)   --->   "call fastcc void @write_back(i16* %OUT_r, i31 %out_V7, [150 x i16]* nocapture %buff_out2_0_V, [150 x i16]* nocapture %buff_out2_1_V, [150 x i16]* nocapture %buff_out2_2_V, [150 x i16]* nocapture %buff_out2_3_V, [150 x i16]* nocapture %buff_out2_4_V, [150 x i16]* nocapture %buff_out2_5_V, [150 x i16]* nocapture %buff_out2_6_V, [150 x i16]* nocapture %buff_out2_7_V, [150 x i16]* nocapture %buff_out2_8_V, [150 x i16]* nocapture %buff_out2_9_V, [150 x i16]* nocapture %buff_out2_10_V, [150 x i16]* nocapture %buff_out2_11_V, [150 x i16]* nocapture %buff_out2_12_V, [150 x i16]* nocapture %buff_out2_13_V, [150 x i16]* nocapture %buff_out2_14_V, [150 x i16]* nocapture %buff_out2_15_V, i32 %m_assign, i32 %p_assign, i32 %size_read, i32 %ch_out_read, i32 %pool_read)" [Conv1d/conv1d.cpp:191]   --->   Operation 191 'call' <Predicate = (!icmp_ln171 & !pp_0)> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 192 [2/2] (5.55ns)   --->   "call fastcc void @write_back(i16* %OUT_r, i31 %out_V7, [150 x i16]* nocapture %buff_out1_0_V, [150 x i16]* nocapture %buff_out1_1_V, [150 x i16]* nocapture %buff_out1_2_V, [150 x i16]* nocapture %buff_out1_3_V, [150 x i16]* nocapture %buff_out1_4_V, [150 x i16]* nocapture %buff_out1_5_V, [150 x i16]* nocapture %buff_out1_6_V, [150 x i16]* nocapture %buff_out1_7_V, [150 x i16]* nocapture %buff_out1_8_V, [150 x i16]* nocapture %buff_out1_9_V, [150 x i16]* nocapture %buff_out1_10_V, [150 x i16]* nocapture %buff_out1_11_V, [150 x i16]* nocapture %buff_out1_12_V, [150 x i16]* nocapture %buff_out1_13_V, [150 x i16]* nocapture %buff_out1_14_V, [150 x i16]* nocapture %buff_out1_15_V, i32 %m_assign, i32 %p_assign, i32 %size_read, i32 %ch_out_read, i32 %pool_read)" [Conv1d/conv1d.cpp:188]   --->   Operation 192 'call' <Predicate = (!icmp_ln171 & pp_0)> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 12> <Delay = 7.98>
ST_15 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %m, i32 31)" [Conv1d/conv1d.cpp:175]   --->   Operation 193 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 194 [1/1] (1.89ns)   --->   "%sub_ln175 = sub i32 0, %m" [Conv1d/conv1d.cpp:175]   --->   Operation 194 'sub' 'sub_ln175' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_6 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %sub_ln175, i32 4, i32 31)" [Conv1d/conv1d.cpp:175]   --->   Operation 195 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln175 = zext i28 %tmp_6 to i29" [Conv1d/conv1d.cpp:175]   --->   Operation 196 'zext' 'zext_ln175' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 197 [1/1] (1.79ns)   --->   "%sub_ln175_1 = sub i29 0, %zext_ln175" [Conv1d/conv1d.cpp:175]   --->   Operation 197 'sub' 'sub_ln175_1' <Predicate = true> <Delay = 1.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_7 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %m, i32 4, i32 31)" [Conv1d/conv1d.cpp:175]   --->   Operation 198 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln175_1 = zext i28 %tmp_7 to i29" [Conv1d/conv1d.cpp:175]   --->   Operation 199 'zext' 'zext_ln175_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 200 [1/1] (0.73ns)   --->   "%select_ln175 = select i1 %tmp_8, i29 %sub_ln175_1, i29 %zext_ln175_1" [Conv1d/conv1d.cpp:175]   --->   Operation 200 'select' 'select_ln175' <Predicate = true> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln175 = sext i29 %select_ln175 to i30" [Conv1d/conv1d.cpp:175]   --->   Operation 201 'sext' 'sext_ln175' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 202 [1/1] (0.00ns)   --->   "br i1 %pp_0, label %2, label %3" [Conv1d/conv1d.cpp:173]   --->   Operation 202 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 203 [2/2] (3.55ns)   --->   "call fastcc void @compute_output(i16* %IN_r, i31 %in_V1, i16* %W, i31 %weight_V3, [150 x i16]* nocapture %buff_out1_0_V, [150 x i16]* nocapture %buff_out1_1_V, [150 x i16]* nocapture %buff_out1_2_V, [150 x i16]* nocapture %buff_out1_3_V, [150 x i16]* nocapture %buff_out1_4_V, [150 x i16]* nocapture %buff_out1_5_V, [150 x i16]* nocapture %buff_out1_6_V, [150 x i16]* nocapture %buff_out1_7_V, [150 x i16]* nocapture %buff_out1_8_V, [150 x i16]* nocapture %buff_out1_9_V, [150 x i16]* nocapture %buff_out1_10_V, [150 x i16]* nocapture %buff_out1_11_V, [150 x i16]* nocapture %buff_out1_12_V, [150 x i16]* nocapture %buff_out1_13_V, [150 x i16]* nocapture %buff_out1_14_V, [150 x i16]* nocapture %buff_out1_15_V, [64 x i16]* nocapture %bias_buff_0_V, [64 x i16]* nocapture %bias_buff_1_V, [64 x i16]* nocapture %bias_buff_2_V, [64 x i16]* nocapture %bias_buff_3_V, [64 x i16]* nocapture %bias_buff_4_V, [64 x i16]* nocapture %bias_buff_5_V, [64 x i16]* nocapture %bias_buff_6_V, [64 x i16]* nocapture %bias_buff_7_V, [64 x i16]* nocapture %bias_buff_8_V, [64 x i16]* nocapture %bias_buff_9_V, [64 x i16]* nocapture %bias_buff_10_V, [64 x i16]* nocapture %bias_buff_11_V, [64 x i16]* nocapture %bias_buff_12_V, [64 x i16]* nocapture %bias_buff_13_V, [64 x i16]* nocapture %bias_buff_14_V, [64 x i16]* nocapture %bias_buff_15_V, i30 %sext_ln175, i32 %ch_in_read, i32 %m, i32 %p, i32 %size_read)" [Conv1d/conv1d.cpp:180]   --->   Operation 203 'call' <Predicate = (!pp_0)> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 204 [2/2] (5.55ns)   --->   "call fastcc void @write_back(i16* %OUT_r, i31 %out_V7, [150 x i16]* nocapture %buff_out2_0_V, [150 x i16]* nocapture %buff_out2_1_V, [150 x i16]* nocapture %buff_out2_2_V, [150 x i16]* nocapture %buff_out2_3_V, [150 x i16]* nocapture %buff_out2_4_V, [150 x i16]* nocapture %buff_out2_5_V, [150 x i16]* nocapture %buff_out2_6_V, [150 x i16]* nocapture %buff_out2_7_V, [150 x i16]* nocapture %buff_out2_8_V, [150 x i16]* nocapture %buff_out2_9_V, [150 x i16]* nocapture %buff_out2_10_V, [150 x i16]* nocapture %buff_out2_11_V, [150 x i16]* nocapture %buff_out2_12_V, [150 x i16]* nocapture %buff_out2_13_V, [150 x i16]* nocapture %buff_out2_14_V, [150 x i16]* nocapture %buff_out2_15_V, i32 %m_assign, i32 %p_assign, i32 %size_read, i32 %ch_out_read, i32 %pool_read)" [Conv1d/conv1d.cpp:181]   --->   Operation 204 'call' <Predicate = (!pp_0)> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 205 [2/2] (3.55ns)   --->   "call fastcc void @compute_output(i16* %IN_r, i31 %in_V1, i16* %W, i31 %weight_V3, [150 x i16]* nocapture %buff_out2_0_V, [150 x i16]* nocapture %buff_out2_1_V, [150 x i16]* nocapture %buff_out2_2_V, [150 x i16]* nocapture %buff_out2_3_V, [150 x i16]* nocapture %buff_out2_4_V, [150 x i16]* nocapture %buff_out2_5_V, [150 x i16]* nocapture %buff_out2_6_V, [150 x i16]* nocapture %buff_out2_7_V, [150 x i16]* nocapture %buff_out2_8_V, [150 x i16]* nocapture %buff_out2_9_V, [150 x i16]* nocapture %buff_out2_10_V, [150 x i16]* nocapture %buff_out2_11_V, [150 x i16]* nocapture %buff_out2_12_V, [150 x i16]* nocapture %buff_out2_13_V, [150 x i16]* nocapture %buff_out2_14_V, [150 x i16]* nocapture %buff_out2_15_V, [64 x i16]* nocapture %bias_buff_0_V, [64 x i16]* nocapture %bias_buff_1_V, [64 x i16]* nocapture %bias_buff_2_V, [64 x i16]* nocapture %bias_buff_3_V, [64 x i16]* nocapture %bias_buff_4_V, [64 x i16]* nocapture %bias_buff_5_V, [64 x i16]* nocapture %bias_buff_6_V, [64 x i16]* nocapture %bias_buff_7_V, [64 x i16]* nocapture %bias_buff_8_V, [64 x i16]* nocapture %bias_buff_9_V, [64 x i16]* nocapture %bias_buff_10_V, [64 x i16]* nocapture %bias_buff_11_V, [64 x i16]* nocapture %bias_buff_12_V, [64 x i16]* nocapture %bias_buff_13_V, [64 x i16]* nocapture %bias_buff_14_V, [64 x i16]* nocapture %bias_buff_15_V, i30 %sext_ln175, i32 %ch_in_read, i32 %m, i32 %p, i32 %size_read)" [Conv1d/conv1d.cpp:175]   --->   Operation 205 'call' <Predicate = (pp_0)> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 206 [2/2] (5.55ns)   --->   "call fastcc void @write_back(i16* %OUT_r, i31 %out_V7, [150 x i16]* nocapture %buff_out1_0_V, [150 x i16]* nocapture %buff_out1_1_V, [150 x i16]* nocapture %buff_out1_2_V, [150 x i16]* nocapture %buff_out1_3_V, [150 x i16]* nocapture %buff_out1_4_V, [150 x i16]* nocapture %buff_out1_5_V, [150 x i16]* nocapture %buff_out1_6_V, [150 x i16]* nocapture %buff_out1_7_V, [150 x i16]* nocapture %buff_out1_8_V, [150 x i16]* nocapture %buff_out1_9_V, [150 x i16]* nocapture %buff_out1_10_V, [150 x i16]* nocapture %buff_out1_11_V, [150 x i16]* nocapture %buff_out1_12_V, [150 x i16]* nocapture %buff_out1_13_V, [150 x i16]* nocapture %buff_out1_14_V, [150 x i16]* nocapture %buff_out1_15_V, i32 %m_assign, i32 %p_assign, i32 %size_read, i32 %ch_out_read, i32 %pool_read)" [Conv1d/conv1d.cpp:176]   --->   Operation 206 'call' <Predicate = (pp_0)> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 13> <Delay = 0.46>
ST_16 : Operation 207 [1/2] (0.00ns)   --->   "call fastcc void @compute_output(i16* %IN_r, i31 %in_V1, i16* %W, i31 %weight_V3, [150 x i16]* nocapture %buff_out1_0_V, [150 x i16]* nocapture %buff_out1_1_V, [150 x i16]* nocapture %buff_out1_2_V, [150 x i16]* nocapture %buff_out1_3_V, [150 x i16]* nocapture %buff_out1_4_V, [150 x i16]* nocapture %buff_out1_5_V, [150 x i16]* nocapture %buff_out1_6_V, [150 x i16]* nocapture %buff_out1_7_V, [150 x i16]* nocapture %buff_out1_8_V, [150 x i16]* nocapture %buff_out1_9_V, [150 x i16]* nocapture %buff_out1_10_V, [150 x i16]* nocapture %buff_out1_11_V, [150 x i16]* nocapture %buff_out1_12_V, [150 x i16]* nocapture %buff_out1_13_V, [150 x i16]* nocapture %buff_out1_14_V, [150 x i16]* nocapture %buff_out1_15_V, [64 x i16]* nocapture %bias_buff_0_V, [64 x i16]* nocapture %bias_buff_1_V, [64 x i16]* nocapture %bias_buff_2_V, [64 x i16]* nocapture %bias_buff_3_V, [64 x i16]* nocapture %bias_buff_4_V, [64 x i16]* nocapture %bias_buff_5_V, [64 x i16]* nocapture %bias_buff_6_V, [64 x i16]* nocapture %bias_buff_7_V, [64 x i16]* nocapture %bias_buff_8_V, [64 x i16]* nocapture %bias_buff_9_V, [64 x i16]* nocapture %bias_buff_10_V, [64 x i16]* nocapture %bias_buff_11_V, [64 x i16]* nocapture %bias_buff_12_V, [64 x i16]* nocapture %bias_buff_13_V, [64 x i16]* nocapture %bias_buff_14_V, [64 x i16]* nocapture %bias_buff_15_V, i30 %sext_ln175, i32 %ch_in_read, i32 %m, i32 %p, i32 %size_read)" [Conv1d/conv1d.cpp:180]   --->   Operation 207 'call' <Predicate = (!pp_0)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 208 [1/2] (0.00ns)   --->   "call fastcc void @write_back(i16* %OUT_r, i31 %out_V7, [150 x i16]* nocapture %buff_out2_0_V, [150 x i16]* nocapture %buff_out2_1_V, [150 x i16]* nocapture %buff_out2_2_V, [150 x i16]* nocapture %buff_out2_3_V, [150 x i16]* nocapture %buff_out2_4_V, [150 x i16]* nocapture %buff_out2_5_V, [150 x i16]* nocapture %buff_out2_6_V, [150 x i16]* nocapture %buff_out2_7_V, [150 x i16]* nocapture %buff_out2_8_V, [150 x i16]* nocapture %buff_out2_9_V, [150 x i16]* nocapture %buff_out2_10_V, [150 x i16]* nocapture %buff_out2_11_V, [150 x i16]* nocapture %buff_out2_12_V, [150 x i16]* nocapture %buff_out2_13_V, [150 x i16]* nocapture %buff_out2_14_V, [150 x i16]* nocapture %buff_out2_15_V, i32 %m_assign, i32 %p_assign, i32 %size_read, i32 %ch_out_read, i32 %pool_read)" [Conv1d/conv1d.cpp:181]   --->   Operation 208 'call' <Predicate = (!pp_0)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 209 [1/1] (0.46ns)   --->   "br label %LOOP2_end"   --->   Operation 209 'br' <Predicate = (!pp_0)> <Delay = 0.46>
ST_16 : Operation 210 [1/2] (0.00ns)   --->   "call fastcc void @compute_output(i16* %IN_r, i31 %in_V1, i16* %W, i31 %weight_V3, [150 x i16]* nocapture %buff_out2_0_V, [150 x i16]* nocapture %buff_out2_1_V, [150 x i16]* nocapture %buff_out2_2_V, [150 x i16]* nocapture %buff_out2_3_V, [150 x i16]* nocapture %buff_out2_4_V, [150 x i16]* nocapture %buff_out2_5_V, [150 x i16]* nocapture %buff_out2_6_V, [150 x i16]* nocapture %buff_out2_7_V, [150 x i16]* nocapture %buff_out2_8_V, [150 x i16]* nocapture %buff_out2_9_V, [150 x i16]* nocapture %buff_out2_10_V, [150 x i16]* nocapture %buff_out2_11_V, [150 x i16]* nocapture %buff_out2_12_V, [150 x i16]* nocapture %buff_out2_13_V, [150 x i16]* nocapture %buff_out2_14_V, [150 x i16]* nocapture %buff_out2_15_V, [64 x i16]* nocapture %bias_buff_0_V, [64 x i16]* nocapture %bias_buff_1_V, [64 x i16]* nocapture %bias_buff_2_V, [64 x i16]* nocapture %bias_buff_3_V, [64 x i16]* nocapture %bias_buff_4_V, [64 x i16]* nocapture %bias_buff_5_V, [64 x i16]* nocapture %bias_buff_6_V, [64 x i16]* nocapture %bias_buff_7_V, [64 x i16]* nocapture %bias_buff_8_V, [64 x i16]* nocapture %bias_buff_9_V, [64 x i16]* nocapture %bias_buff_10_V, [64 x i16]* nocapture %bias_buff_11_V, [64 x i16]* nocapture %bias_buff_12_V, [64 x i16]* nocapture %bias_buff_13_V, [64 x i16]* nocapture %bias_buff_14_V, [64 x i16]* nocapture %bias_buff_15_V, i30 %sext_ln175, i32 %ch_in_read, i32 %m, i32 %p, i32 %size_read)" [Conv1d/conv1d.cpp:175]   --->   Operation 210 'call' <Predicate = (pp_0)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 211 [1/2] (0.00ns)   --->   "call fastcc void @write_back(i16* %OUT_r, i31 %out_V7, [150 x i16]* nocapture %buff_out1_0_V, [150 x i16]* nocapture %buff_out1_1_V, [150 x i16]* nocapture %buff_out1_2_V, [150 x i16]* nocapture %buff_out1_3_V, [150 x i16]* nocapture %buff_out1_4_V, [150 x i16]* nocapture %buff_out1_5_V, [150 x i16]* nocapture %buff_out1_6_V, [150 x i16]* nocapture %buff_out1_7_V, [150 x i16]* nocapture %buff_out1_8_V, [150 x i16]* nocapture %buff_out1_9_V, [150 x i16]* nocapture %buff_out1_10_V, [150 x i16]* nocapture %buff_out1_11_V, [150 x i16]* nocapture %buff_out1_12_V, [150 x i16]* nocapture %buff_out1_13_V, [150 x i16]* nocapture %buff_out1_14_V, [150 x i16]* nocapture %buff_out1_15_V, i32 %m_assign, i32 %p_assign, i32 %size_read, i32 %ch_out_read, i32 %pool_read)" [Conv1d/conv1d.cpp:176]   --->   Operation 211 'call' <Predicate = (pp_0)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 212 [1/1] (0.46ns)   --->   "br label %LOOP2_end" [Conv1d/conv1d.cpp:178]   --->   Operation 212 'br' <Predicate = (pp_0)> <Delay = 0.46>
ST_16 : Operation 213 [1/1] (0.00ns)   --->   "%pp_1 = phi i1 [ false, %2 ], [ true, %3 ]"   --->   Operation 213 'phi' 'pp_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 214 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str16, i32 %tmp)" [Conv1d/conv1d.cpp:186]   --->   Operation 214 'specregionend' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 215 [1/1] (0.00ns)   --->   "br label %LOOP2_begin" [Conv1d/conv1d.cpp:186]   --->   Operation 215 'br' <Predicate = true> <Delay = 0.00>

State 17 <SV = 12> <Delay = 0.00>
ST_17 : Operation 216 [1/2] (0.00ns)   --->   "call fastcc void @write_back(i16* %OUT_r, i31 %out_V7, [150 x i16]* nocapture %buff_out2_0_V, [150 x i16]* nocapture %buff_out2_1_V, [150 x i16]* nocapture %buff_out2_2_V, [150 x i16]* nocapture %buff_out2_3_V, [150 x i16]* nocapture %buff_out2_4_V, [150 x i16]* nocapture %buff_out2_5_V, [150 x i16]* nocapture %buff_out2_6_V, [150 x i16]* nocapture %buff_out2_7_V, [150 x i16]* nocapture %buff_out2_8_V, [150 x i16]* nocapture %buff_out2_9_V, [150 x i16]* nocapture %buff_out2_10_V, [150 x i16]* nocapture %buff_out2_11_V, [150 x i16]* nocapture %buff_out2_12_V, [150 x i16]* nocapture %buff_out2_13_V, [150 x i16]* nocapture %buff_out2_14_V, [150 x i16]* nocapture %buff_out2_15_V, i32 %m_assign, i32 %p_assign, i32 %size_read, i32 %ch_out_read, i32 %pool_read)" [Conv1d/conv1d.cpp:191]   --->   Operation 216 'call' <Predicate = (!pp_0)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 217 [1/1] (0.00ns)   --->   "br label %7"   --->   Operation 217 'br' <Predicate = (!pp_0)> <Delay = 0.00>
ST_17 : Operation 218 [1/2] (0.00ns)   --->   "call fastcc void @write_back(i16* %OUT_r, i31 %out_V7, [150 x i16]* nocapture %buff_out1_0_V, [150 x i16]* nocapture %buff_out1_1_V, [150 x i16]* nocapture %buff_out1_2_V, [150 x i16]* nocapture %buff_out1_3_V, [150 x i16]* nocapture %buff_out1_4_V, [150 x i16]* nocapture %buff_out1_5_V, [150 x i16]* nocapture %buff_out1_6_V, [150 x i16]* nocapture %buff_out1_7_V, [150 x i16]* nocapture %buff_out1_8_V, [150 x i16]* nocapture %buff_out1_9_V, [150 x i16]* nocapture %buff_out1_10_V, [150 x i16]* nocapture %buff_out1_11_V, [150 x i16]* nocapture %buff_out1_12_V, [150 x i16]* nocapture %buff_out1_13_V, [150 x i16]* nocapture %buff_out1_14_V, [150 x i16]* nocapture %buff_out1_15_V, i32 %m_assign, i32 %p_assign, i32 %size_read, i32 %ch_out_read, i32 %pool_read)" [Conv1d/conv1d.cpp:188]   --->   Operation 218 'call' <Predicate = (pp_0)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 219 [1/1] (0.00ns)   --->   "br label %7" [Conv1d/conv1d.cpp:189]   --->   Operation 219 'br' <Predicate = (pp_0)> <Delay = 0.00>
ST_17 : Operation 220 [1/1] (0.00ns)   --->   "ret void" [Conv1d/conv1d.cpp:193]   --->   Operation 220 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read on port 'pool' [13]  (1 ns)

 <State 2>: 8.75ns
The critical path consists of the following:
	bus request on port 'B' (Conv1d/conv1d.cpp:165) [99]  (8.75 ns)

 <State 3>: 8.75ns
The critical path consists of the following:
	bus request on port 'B' (Conv1d/conv1d.cpp:165) [99]  (8.75 ns)

 <State 4>: 8.75ns
The critical path consists of the following:
	bus request on port 'B' (Conv1d/conv1d.cpp:165) [99]  (8.75 ns)

 <State 5>: 8.75ns
The critical path consists of the following:
	bus request on port 'B' (Conv1d/conv1d.cpp:165) [99]  (8.75 ns)

 <State 6>: 8.75ns
The critical path consists of the following:
	bus request on port 'B' (Conv1d/conv1d.cpp:165) [99]  (8.75 ns)

 <State 7>: 8.75ns
The critical path consists of the following:
	bus request on port 'B' (Conv1d/conv1d.cpp:165) [99]  (8.75 ns)

 <State 8>: 8.75ns
The critical path consists of the following:
	bus request on port 'B' (Conv1d/conv1d.cpp:165) [99]  (8.75 ns)

 <State 9>: 2.76ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln165', Conv1d/conv1d.cpp:165) [103]  (1.96 ns)
	blocking operation 0.8 ns on control path)

 <State 10>: 8.75ns
The critical path consists of the following:
	bus read on port 'B' (Conv1d/conv1d.cpp:165) [110]  (8.75 ns)

 <State 11>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('bias_buff_14_V_addr', Conv1d/conv1d.cpp:165) [128]  (0 ns)
	'store' operation ('store_ln165', Conv1d/conv1d.cpp:165) of variable 'B_addr_read', Conv1d/conv1d.cpp:165 on array 'bias_buff[14].V', Conv1d/conv1d.cpp:153 [132]  (2.77 ns)

 <State 12>: 3.55ns
The critical path consists of the following:
	'call' operation ('call_ln167', Conv1d/conv1d.cpp:167) to 'compute_output' [183]  (3.55 ns)

 <State 13>: 0.466ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('p') with incoming values : ('next_p', Conv1d/conv1d.cpp:129->Conv1d/conv1d.cpp:170) [186]  (0.466 ns)

 <State 14>: 6.53ns
The critical path consists of the following:
	'phi' operation ('p') with incoming values : ('next_p', Conv1d/conv1d.cpp:129->Conv1d/conv1d.cpp:170) [186]  (0 ns)
	'add' operation ('add_ln129', Conv1d/conv1d.cpp:129->Conv1d/conv1d.cpp:170) [192]  (1.9 ns)
	'icmp' operation ('icmp_ln129', Conv1d/conv1d.cpp:129->Conv1d/conv1d.cpp:170) [193]  (1.97 ns)
	'select' operation ('m', Conv1d/conv1d.cpp:129->Conv1d/conv1d.cpp:170) [195]  (0.705 ns)
	'icmp' operation ('icmp_ln171', Conv1d/conv1d.cpp:171) [197]  (1.97 ns)

 <State 15>: 7.99ns
The critical path consists of the following:
	'sub' operation ('sub_ln175', Conv1d/conv1d.cpp:175) [201]  (1.9 ns)
	'sub' operation ('sub_ln175_1', Conv1d/conv1d.cpp:175) [204]  (1.8 ns)
	'select' operation ('select_ln175', Conv1d/conv1d.cpp:175) [207]  (0.738 ns)
	'call' operation ('call_ln175', Conv1d/conv1d.cpp:175) to 'compute_output' [215]  (3.55 ns)

 <State 16>: 0.466ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('pp_1') [219]  (0.466 ns)
	'phi' operation ('pp_1') [219]  (0 ns)

 <State 17>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
