

================================================================
== Vitis HLS Report for 'loop_imperfect'
================================================================
* Date:           Tue Feb 14 07:31:10 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        ImperfectLoop
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k70t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.846 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       42|       42|  0.168 us|  0.168 us|   43|   43|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.14>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%A_addr_10 = getelementptr i5 %A, i64 0, i64 11"   --->   Operation 22 'getelementptr' 'A_addr_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (1.14ns)   --->   "%A_load_10 = load i5 %A_addr_10"   --->   Operation 23 'load' 'A_load_10' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>

State 2 <SV = 1> <Delay = 1.14>
ST_2 : Operation 24 [1/2] (1.14ns)   --->   "%A_load_10 = load i5 %A_addr_10"   --->   Operation 24 'load' 'A_load_10' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%A_addr_11 = getelementptr i5 %A, i64 0, i64 12"   --->   Operation 25 'getelementptr' 'A_addr_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (1.14ns)   --->   "%A_load_11 = load i5 %A_addr_11"   --->   Operation 26 'load' 'A_load_11' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%A_addr_12 = getelementptr i5 %A, i64 0, i64 13"   --->   Operation 27 'getelementptr' 'A_addr_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [2/2] (1.14ns)   --->   "%A_load_12 = load i5 %A_addr_12"   --->   Operation 28 'load' 'A_load_12' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>

State 3 <SV = 2> <Delay = 2.16>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%A_addr_1 = getelementptr i5 %A, i64 0, i64 2"   --->   Operation 29 'getelementptr' 'A_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [2/2] (1.14ns)   --->   "%A_load_1 = load i5 %A_addr_1"   --->   Operation 30 'load' 'A_load_1' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>
ST_3 : Operation 31 [1/2] (1.14ns)   --->   "%A_load_11 = load i5 %A_addr_11"   --->   Operation 31 'load' 'A_load_11' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>
ST_3 : Operation 32 [1/2] (1.14ns)   --->   "%A_load_12 = load i5 %A_addr_12"   --->   Operation 32 'load' 'A_load_12' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln886_12 = sext i5 %A_load_12"   --->   Operation 33 'sext' 'sext_ln886_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [3/3] (1.02ns) (grouped into DSP with root node add_ln886_11)   --->   "%mul_ln886_1 = mul i10 %sext_ln886_12, i10 13"   --->   Operation 34 'mul' 'mul_ln886_1' <Predicate = true> <Delay = 1.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%A_addr_18 = getelementptr i5 %A, i64 0, i64 19"   --->   Operation 35 'getelementptr' 'A_addr_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [2/2] (1.14ns)   --->   "%A_load_18 = load i5 %A_addr_18"   --->   Operation 36 'load' 'A_load_18' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>

State 4 <SV = 3> <Delay = 1.14>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i5 %A, i64 0, i64 1"   --->   Operation 37 'getelementptr' 'A_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [2/2] (1.14ns)   --->   "%A_load = load i5 %A_addr"   --->   Operation 38 'load' 'A_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>
ST_4 : Operation 39 [1/2] (1.14ns)   --->   "%A_load_1 = load i5 %A_addr_1"   --->   Operation 39 'load' 'A_load_1' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%A_addr_3 = getelementptr i5 %A, i64 0, i64 4"   --->   Operation 40 'getelementptr' 'A_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [2/2] (1.14ns)   --->   "%A_load_3 = load i5 %A_addr_3"   --->   Operation 41 'load' 'A_load_3' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>
ST_4 : Operation 42 [2/3] (1.02ns) (grouped into DSP with root node add_ln886_11)   --->   "%mul_ln886_1 = mul i10 %sext_ln886_12, i10 13"   --->   Operation 42 'mul' 'mul_ln886_1' <Predicate = true> <Delay = 1.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 43 [1/2] (1.14ns)   --->   "%A_load_18 = load i5 %A_addr_18"   --->   Operation 43 'load' 'A_load_18' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>

State 5 <SV = 4> <Delay = 2.84>
ST_5 : Operation 44 [1/2] (1.14ns)   --->   "%A_load = load i5 %A_addr"   --->   Operation 44 'load' 'A_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%A_addr_2 = getelementptr i5 %A, i64 0, i64 3"   --->   Operation 45 'getelementptr' 'A_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [2/2] (1.14ns)   --->   "%A_load_2 = load i5 %A_addr_2"   --->   Operation 46 'load' 'A_load_2' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>
ST_5 : Operation 47 [1/2] (1.14ns)   --->   "%A_load_3 = load i5 %A_addr_3"   --->   Operation 47 'load' 'A_load_3' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%A_addr_5 = getelementptr i5 %A, i64 0, i64 6"   --->   Operation 48 'getelementptr' 'A_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [2/2] (1.14ns)   --->   "%A_load_5 = load i5 %A_addr_5"   --->   Operation 49 'load' 'A_load_5' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln886_9 = sext i5 %A_load_10"   --->   Operation 50 'sext' 'sext_ln886_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [3/3] (1.02ns) (grouped into DSP with root node add_ln886_12)   --->   "%mul_ln886 = mul i10 %sext_ln886_9, i10 11"   --->   Operation 51 'mul' 'mul_ln886' <Predicate = true> <Delay = 1.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%shl_ln886_10 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %A_load_11, i4 0"   --->   Operation 52 'bitconcatenate' 'shl_ln886_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln886_10 = sext i9 %shl_ln886_10"   --->   Operation 53 'sext' 'sext_ln886_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%shl_ln886_11 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %A_load_11, i2 0"   --->   Operation 54 'bitconcatenate' 'shl_ln886_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln886_11 = sext i7 %shl_ln886_11"   --->   Operation 55 'sext' 'sext_ln886_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (1.35ns)   --->   "%sub_ln886_3 = sub i10 %sext_ln886_10, i10 %sext_ln886_11"   --->   Operation 56 'sub' 'sub_ln886_3' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln232_11 = sext i10 %sub_ln886_3"   --->   Operation 57 'sext' 'sext_ln232_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/3] (0.00ns) (grouped into DSP with root node add_ln886_11)   --->   "%mul_ln886_1 = mul i10 %sext_ln886_12, i10 13"   --->   Operation 58 'mul' 'mul_ln886_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 59 [1/1] (0.00ns) (grouped into DSP with root node add_ln886_11)   --->   "%sext_ln232_12 = sext i10 %mul_ln886_1"   --->   Operation 59 'sext' 'sext_ln232_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [2/2] (1.49ns) (root node of the DSP)   --->   "%add_ln886_11 = add i11 %sext_ln232_11, i11 %sext_ln232_12"   --->   Operation 60 'add' 'add_ln886_11' <Predicate = true> <Delay = 1.49> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 1.49>
ST_6 : Operation 61 [1/2] (1.14ns)   --->   "%A_load_2 = load i5 %A_addr_2"   --->   Operation 61 'load' 'A_load_2' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%A_addr_4 = getelementptr i5 %A, i64 0, i64 5"   --->   Operation 62 'getelementptr' 'A_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [2/2] (1.14ns)   --->   "%A_load_4 = load i5 %A_addr_4"   --->   Operation 63 'load' 'A_load_4' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>
ST_6 : Operation 64 [1/2] (1.14ns)   --->   "%A_load_5 = load i5 %A_addr_5"   --->   Operation 64 'load' 'A_load_5' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%A_addr_7 = getelementptr i5 %A, i64 0, i64 8"   --->   Operation 65 'getelementptr' 'A_addr_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [2/2] (1.14ns)   --->   "%A_load_7 = load i5 %A_addr_7"   --->   Operation 66 'load' 'A_load_7' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>
ST_6 : Operation 67 [2/3] (1.02ns) (grouped into DSP with root node add_ln886_12)   --->   "%mul_ln886 = mul i10 %sext_ln886_9, i10 11"   --->   Operation 67 'mul' 'mul_ln886' <Predicate = true> <Delay = 1.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 68 [1/2] (1.49ns) (root node of the DSP)   --->   "%add_ln886_11 = add i11 %sext_ln232_11, i11 %sext_ln232_12"   --->   Operation 68 'add' 'add_ln886_11' <Predicate = true> <Delay = 1.49> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 1.49>
ST_7 : Operation 69 [1/2] (1.14ns)   --->   "%A_load_4 = load i5 %A_addr_4"   --->   Operation 69 'load' 'A_load_4' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%A_addr_6 = getelementptr i5 %A, i64 0, i64 7"   --->   Operation 70 'getelementptr' 'A_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [2/2] (1.14ns)   --->   "%A_load_6 = load i5 %A_addr_6"   --->   Operation 71 'load' 'A_load_6' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>
ST_7 : Operation 72 [1/2] (1.14ns)   --->   "%A_load_7 = load i5 %A_addr_7"   --->   Operation 72 'load' 'A_load_7' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%A_addr_9 = getelementptr i5 %A, i64 0, i64 10"   --->   Operation 73 'getelementptr' 'A_addr_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [2/2] (1.14ns)   --->   "%A_load_9 = load i5 %A_addr_9"   --->   Operation 74 'load' 'A_load_9' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>
ST_7 : Operation 75 [1/3] (0.00ns) (grouped into DSP with root node add_ln886_12)   --->   "%mul_ln886 = mul i10 %sext_ln886_9, i10 11"   --->   Operation 75 'mul' 'mul_ln886' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 76 [1/1] (0.00ns) (grouped into DSP with root node add_ln886_12)   --->   "%sext_ln232_10 = sext i10 %mul_ln886"   --->   Operation 76 'sext' 'sext_ln232_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [2/2] (1.49ns) (root node of the DSP)   --->   "%add_ln886_12 = add i11 %add_ln886_11, i11 %sext_ln232_10"   --->   Operation 77 'add' 'add_ln886_12' <Predicate = true> <Delay = 1.49> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 2.62>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln886 = sext i5 %A_load_2"   --->   Operation 78 'sext' 'sext_ln886' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%shl_ln886_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %A_load_2, i2 0"   --->   Operation 79 'bitconcatenate' 'shl_ln886_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln886_1 = sext i7 %shl_ln886_1"   --->   Operation 80 'sext' 'sext_ln886_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (1.27ns)   --->   "%sub_ln886 = sub i8 %sext_ln886_1, i8 %sext_ln886"   --->   Operation 81 'sub' 'sub_ln886' <Predicate = true> <Delay = 1.27> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln232_2 = sext i8 %sub_ln886"   --->   Operation 82 'sext' 'sext_ln232_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%shl_ln886_2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %A_load_3, i2 0"   --->   Operation 83 'bitconcatenate' 'shl_ln886_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln232_3 = sext i7 %shl_ln886_2"   --->   Operation 84 'sext' 'sext_ln232_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%shl_ln886_3 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %A_load_4, i2 0"   --->   Operation 85 'bitconcatenate' 'shl_ln886_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln232_4 = sext i7 %shl_ln886_3"   --->   Operation 86 'sext' 'sext_ln232_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%shl_ln886_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %A_load_5, i3 0"   --->   Operation 87 'bitconcatenate' 'shl_ln886_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln886_3 = sext i8 %shl_ln886_4"   --->   Operation 88 'sext' 'sext_ln886_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%shl_ln886_5 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %A_load_5, i1 0"   --->   Operation 89 'bitconcatenate' 'shl_ln886_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln886_4 = sext i6 %shl_ln886_5"   --->   Operation 90 'sext' 'sext_ln886_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (1.35ns)   --->   "%sub_ln886_1 = sub i9 %sext_ln886_3, i9 %sext_ln886_4"   --->   Operation 91 'sub' 'sub_ln886_1' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 92 [1/2] (1.14ns)   --->   "%A_load_6 = load i5 %A_addr_6"   --->   Operation 92 'load' 'A_load_6' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln886_5 = sext i5 %A_load_6"   --->   Operation 93 'sext' 'sext_ln886_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%shl_ln886_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %A_load_6, i3 0"   --->   Operation 94 'bitconcatenate' 'shl_ln886_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln886_6 = sext i8 %shl_ln886_6"   --->   Operation 95 'sext' 'sext_ln886_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (1.35ns)   --->   "%sub_ln886_2 = sub i9 %sext_ln886_6, i9 %sext_ln886_5"   --->   Operation 96 'sub' 'sub_ln886_2' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%A_addr_8 = getelementptr i5 %A, i64 0, i64 9"   --->   Operation 97 'getelementptr' 'A_addr_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 98 [2/2] (1.14ns)   --->   "%A_load_8 = load i5 %A_addr_8"   --->   Operation 98 'load' 'A_load_8' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>
ST_8 : Operation 99 [1/2] (1.14ns)   --->   "%A_load_9 = load i5 %A_addr_9"   --->   Operation 99 'load' 'A_load_9' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%A_addr_14 = getelementptr i5 %A, i64 0, i64 15"   --->   Operation 100 'getelementptr' 'A_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [2/2] (1.14ns)   --->   "%A_load_14 = load i5 %A_addr_14"   --->   Operation 101 'load' 'A_load_14' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln886_19 = sext i5 %A_load_18"   --->   Operation 102 'sext' 'sext_ln886_19' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 103 [3/3] (1.02ns) (grouped into DSP with root node add_ln886_16)   --->   "%mul_ln886_2 = mul i10 %sext_ln886_19, i10 19"   --->   Operation 103 'mul' 'mul_ln886_2' <Predicate = true> <Delay = 1.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 104 [1/1] (1.27ns)   --->   "%add_ln886_2 = add i8 %sext_ln232_3, i8 %sext_ln232_4"   --->   Operation 104 'add' 'add_ln886_2' <Predicate = true> <Delay = 1.27> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln886_22 = sext i8 %add_ln886_2"   --->   Operation 105 'sext' 'sext_ln886_22' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (1.35ns)   --->   "%add_ln886_3 = add i9 %sext_ln886_22, i9 %sext_ln232_2"   --->   Operation 106 'add' 'add_ln886_3' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 107 [1/2] (1.49ns) (root node of the DSP)   --->   "%add_ln886_12 = add i11 %add_ln886_11, i11 %sext_ln232_10"   --->   Operation 107 'add' 'add_ln886_12' <Predicate = true> <Delay = 1.49> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 1.96>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln232_5 = sext i9 %sub_ln886_1"   --->   Operation 108 'sext' 'sext_ln232_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln232_6 = sext i9 %sub_ln886_2"   --->   Operation 109 'sext' 'sext_ln232_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%shl_ln886_7 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %A_load_7, i3 0"   --->   Operation 110 'bitconcatenate' 'shl_ln886_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln232_7 = sext i8 %shl_ln886_7"   --->   Operation 111 'sext' 'sext_ln232_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 112 [1/2] (1.14ns)   --->   "%A_load_8 = load i5 %A_addr_8"   --->   Operation 112 'load' 'A_load_8' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>
ST_9 : Operation 113 [1/1] (0.00ns)   --->   "%shl_ln886_9 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %A_load_9, i3 0"   --->   Operation 113 'bitconcatenate' 'shl_ln886_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln886_8 = sext i8 %shl_ln886_9"   --->   Operation 114 'sext' 'sext_ln886_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 115 [1/1] (0.00ns)   --->   "%shl_ln886_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %A_load_9, i1 0"   --->   Operation 115 'bitconcatenate' 'shl_ln886_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln232_9 = sext i6 %shl_ln886_s"   --->   Operation 116 'sext' 'sext_ln232_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 117 [1/1] (0.00ns)   --->   "%A_addr_13 = getelementptr i5 %A, i64 0, i64 14"   --->   Operation 117 'getelementptr' 'A_addr_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 118 [2/2] (1.14ns)   --->   "%A_load_13 = load i5 %A_addr_13"   --->   Operation 118 'load' 'A_load_13' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>
ST_9 : Operation 119 [1/2] (1.14ns)   --->   "%A_load_14 = load i5 %A_addr_14"   --->   Operation 119 'load' 'A_load_14' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>
ST_9 : Operation 120 [1/1] (0.00ns)   --->   "%A_addr_16 = getelementptr i5 %A, i64 0, i64 17"   --->   Operation 120 'getelementptr' 'A_addr_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 121 [2/2] (1.14ns)   --->   "%A_load_16 = load i5 %A_addr_16"   --->   Operation 121 'load' 'A_load_16' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>
ST_9 : Operation 122 [2/3] (1.02ns) (grouped into DSP with root node add_ln886_16)   --->   "%mul_ln886_2 = mul i10 %sext_ln886_19, i10 19"   --->   Operation 122 'mul' 'mul_ln886_2' <Predicate = true> <Delay = 1.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 123 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln886_5 = add i10 %sext_ln232_6, i10 %sext_ln232_7"   --->   Operation 123 'add' 'add_ln886_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.99> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 124 [1/1] (1.96ns) (root node of TernaryAdder)   --->   "%add_ln886_6 = add i10 %add_ln886_5, i10 %sext_ln232_5"   --->   Operation 124 'add' 'add_ln886_6' <Predicate = true> <Delay = 1.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.99> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 125 [1/1] (1.35ns)   --->   "%add_ln886_7 = add i9 %sext_ln232_9, i9 %sext_ln886_8"   --->   Operation 125 'add' 'add_ln886_7' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.70>
ST_10 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln232 = sext i5 %A_load"   --->   Operation 126 'sext' 'sext_ln232' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 127 [1/1] (0.00ns)   --->   "%shl_ln886_8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %A_load_8, i3 0"   --->   Operation 127 'bitconcatenate' 'shl_ln886_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln232_8 = sext i8 %shl_ln886_8"   --->   Operation 128 'sext' 'sext_ln232_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 129 [1/2] (1.14ns)   --->   "%A_load_13 = load i5 %A_addr_13"   --->   Operation 129 'load' 'A_load_13' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>
ST_10 : Operation 130 [1/1] (0.00ns)   --->   "%A_addr_15 = getelementptr i5 %A, i64 0, i64 16"   --->   Operation 130 'getelementptr' 'A_addr_15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 131 [2/2] (1.14ns)   --->   "%A_load_15 = load i5 %A_addr_15"   --->   Operation 131 'load' 'A_load_15' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>
ST_10 : Operation 132 [1/2] (1.14ns)   --->   "%A_load_16 = load i5 %A_addr_16"   --->   Operation 132 'load' 'A_load_16' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>
ST_10 : Operation 133 [1/3] (0.00ns) (grouped into DSP with root node add_ln886_16)   --->   "%mul_ln886_2 = mul i10 %sext_ln886_19, i10 19"   --->   Operation 133 'mul' 'mul_ln886_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln886_25 = sext i10 %add_ln886_6"   --->   Operation 134 'sext' 'sext_ln886_25' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln886_26 = sext i9 %add_ln886_7"   --->   Operation 135 'sext' 'sext_ln886_26' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 136 [1/1] (1.35ns)   --->   "%add_ln886_8 = add i10 %sext_ln886_26, i10 %sext_ln232_8"   --->   Operation 136 'add' 'add_ln886_8' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln886_27 = sext i10 %add_ln886_8"   --->   Operation 137 'sext' 'sext_ln886_27' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 138 [1/1] (1.35ns)   --->   "%add_ln886_9 = add i11 %sext_ln886_27, i11 %sext_ln886_25"   --->   Operation 138 'add' 'add_ln886_9' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 139 [2/2] (1.49ns) (root node of the DSP)   --->   "%add_ln886_16 = add i10 %mul_ln886_2, i10 %sext_ln232"   --->   Operation 139 'add' 'add_ln886_16' <Predicate = true> <Delay = 1.49> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 2.29>
ST_11 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln886_2 = sext i5 %A_load_4"   --->   Operation 140 'sext' 'sext_ln886_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln886_7 = sext i5 %A_load_8"   --->   Operation 141 'sext' 'sext_ln886_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 142 [1/1] (0.00ns)   --->   "%shl_ln886_12 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %A_load_13, i4 0"   --->   Operation 142 'bitconcatenate' 'shl_ln886_12' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln886_13 = sext i9 %shl_ln886_12"   --->   Operation 143 'sext' 'sext_ln886_13' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 144 [1/1] (0.00ns)   --->   "%shl_ln886_13 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %A_load_13, i1 0"   --->   Operation 144 'bitconcatenate' 'shl_ln886_13' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 145 [1/1] (0.00ns)   --->   "%sext_ln886_14 = sext i6 %shl_ln886_13"   --->   Operation 145 'sext' 'sext_ln886_14' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 146 [1/1] (1.35ns)   --->   "%sub_ln886_4 = sub i10 %sext_ln886_13, i10 %sext_ln886_14"   --->   Operation 146 'sub' 'sub_ln886_4' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln886_15 = sext i5 %A_load_14"   --->   Operation 147 'sext' 'sext_ln886_15' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 148 [1/1] (0.00ns)   --->   "%shl_ln886_14 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %A_load_14, i4 0"   --->   Operation 148 'bitconcatenate' 'shl_ln886_14' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 149 [1/1] (0.00ns)   --->   "%sext_ln886_16 = sext i9 %shl_ln886_14"   --->   Operation 149 'sext' 'sext_ln886_16' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 150 [1/1] (1.35ns)   --->   "%sub_ln886_5 = sub i10 %sext_ln886_16, i10 %sext_ln886_15"   --->   Operation 150 'sub' 'sub_ln886_5' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 151 [1/2] (1.14ns)   --->   "%A_load_15 = load i5 %A_addr_15"   --->   Operation 151 'load' 'A_load_15' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>
ST_11 : Operation 152 [1/1] (0.00ns)   --->   "%sext_ln886_17 = sext i5 %A_load_16"   --->   Operation 152 'sext' 'sext_ln886_17' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 153 [1/1] (0.00ns)   --->   "%A_addr_17 = getelementptr i5 %A, i64 0, i64 18"   --->   Operation 153 'getelementptr' 'A_addr_17' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 154 [2/2] (1.14ns)   --->   "%A_load_17 = load i5 %A_addr_17"   --->   Operation 154 'load' 'A_load_17' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>
ST_11 : Operation 155 [1/2] (1.49ns) (root node of the DSP)   --->   "%add_ln886_16 = add i10 %mul_ln886_2, i10 %sext_ln232"   --->   Operation 155 'add' 'add_ln886_16' <Predicate = true> <Delay = 1.49> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 156 [1/1] (1.10ns)   --->   "%add_ln886_18 = add i6 %sext_ln886_7, i6 %sext_ln886_17"   --->   Operation 156 'add' 'add_ln886_18' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln886_32 = sext i6 %add_ln886_18"   --->   Operation 157 'sext' 'sext_ln886_32' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 158 [1/1] (1.18ns)   --->   "%add_ln886_19 = add i7 %sext_ln886_32, i7 %sext_ln886_2"   --->   Operation 158 'add' 'add_ln886_19' <Predicate = true> <Delay = 1.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.33>
ST_12 : Operation 159 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %A_load_1, i1 0"   --->   Operation 159 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln232_1 = sext i6 %shl_ln"   --->   Operation 160 'sext' 'sext_ln232_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln232_13 = sext i10 %sub_ln886_4"   --->   Operation 161 'sext' 'sext_ln232_13' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 162 [1/1] (0.00ns)   --->   "%sext_ln232_14 = sext i10 %sub_ln886_5"   --->   Operation 162 'sext' 'sext_ln232_14' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 163 [1/1] (0.00ns)   --->   "%shl_ln886_15 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %A_load_15, i4 0"   --->   Operation 163 'bitconcatenate' 'shl_ln886_15' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 164 [1/1] (0.00ns)   --->   "%sext_ln232_15 = sext i9 %shl_ln886_15"   --->   Operation 164 'sext' 'sext_ln232_15' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 165 [1/1] (0.00ns)   --->   "%shl_ln886_16 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %A_load_16, i4 0"   --->   Operation 165 'bitconcatenate' 'shl_ln886_16' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 166 [1/1] (0.00ns)   --->   "%sext_ln232_16 = sext i9 %shl_ln886_16"   --->   Operation 166 'sext' 'sext_ln232_16' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 167 [1/2] (1.14ns)   --->   "%A_load_17 = load i5 %A_addr_17"   --->   Operation 167 'load' 'A_load_17' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>
ST_12 : Operation 168 [1/1] (0.00ns)   --->   "%shl_ln886_18 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %A_load_17, i1 0"   --->   Operation 168 'bitconcatenate' 'shl_ln886_18' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 169 [1/1] (0.00ns)   --->   "%sext_ln232_17 = sext i6 %shl_ln886_18"   --->   Operation 169 'sext' 'sext_ln232_17' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 170 [1/1] (1.18ns)   --->   "%add_ln886 = add i7 %sext_ln232_17, i7 %sext_ln232_1"   --->   Operation 170 'add' 'add_ln886' <Predicate = true> <Delay = 1.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 171 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln886_13 = add i11 %sext_ln232_14, i11 %sext_ln232_15"   --->   Operation 171 'add' 'add_ln886_13' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.99> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 172 [1/1] (1.98ns) (root node of TernaryAdder)   --->   "%add_ln886_14 = add i11 %add_ln886_13, i11 %sext_ln232_13"   --->   Operation 172 'add' 'add_ln886_14' <Predicate = true> <Delay = 1.98> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.99> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln886_31 = sext i10 %add_ln886_16"   --->   Operation 173 'sext' 'sext_ln886_31' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 174 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln886_17 = add i11 %sext_ln886_31, i11 %sext_ln232_16"   --->   Operation 174 'add' 'add_ln886_17' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.99> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln886_33 = sext i7 %add_ln886_19"   --->   Operation 175 'sext' 'sext_ln886_33' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 176 [1/1] (1.98ns) (root node of TernaryAdder)   --->   "%add_ln886_20 = add i11 %sext_ln886_33, i11 %add_ln886_17"   --->   Operation 176 'add' 'add_ln886_20' <Predicate = true> <Delay = 1.98> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.99> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 12> <Delay = 2.70>
ST_13 : Operation 177 [1/1] (0.00ns)   --->   "%shl_ln886_17 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %A_load_17, i4 0"   --->   Operation 177 'bitconcatenate' 'shl_ln886_17' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 178 [1/1] (0.00ns)   --->   "%sext_ln886_18 = sext i9 %shl_ln886_17"   --->   Operation 178 'sext' 'sext_ln886_18' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 179 [1/1] (0.00ns)   --->   "%sext_ln886_20 = sext i7 %add_ln886"   --->   Operation 179 'sext' 'sext_ln886_20' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 180 [1/1] (1.35ns)   --->   "%add_ln886_1 = add i10 %sext_ln886_20, i10 %sext_ln886_18"   --->   Operation 180 'add' 'add_ln886_1' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 181 [1/1] (0.00ns)   --->   "%sext_ln886_21 = sext i10 %add_ln886_1"   --->   Operation 181 'sext' 'sext_ln886_21' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 182 [1/1] (0.00ns)   --->   "%sext_ln886_23 = sext i9 %add_ln886_3"   --->   Operation 182 'sext' 'sext_ln886_23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 183 [1/1] (1.35ns)   --->   "%add_ln886_4 = add i11 %sext_ln886_23, i11 %sext_ln886_21"   --->   Operation 183 'add' 'add_ln886_4' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 184 [1/1] (0.00ns)   --->   "%sext_ln886_29 = sext i11 %add_ln886_12"   --->   Operation 184 'sext' 'sext_ln886_29' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 185 [1/1] (0.00ns)   --->   "%sext_ln886_30 = sext i11 %add_ln886_14"   --->   Operation 185 'sext' 'sext_ln886_30' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 186 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln886_15 = add i12 %sext_ln886_30, i12 %sext_ln886_29"   --->   Operation 186 'add' 'add_ln886_15' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.99> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln886_34 = sext i11 %add_ln886_20"   --->   Operation 187 'sext' 'sext_ln886_34' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 188 [1/1] (1.99ns) (root node of TernaryAdder)   --->   "%add_ln886_21 = add i12 %sext_ln886_34, i12 %add_ln886_15"   --->   Operation 188 'add' 'add_ln886_21' <Predicate = true> <Delay = 1.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.99> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 13> <Delay = 1.99>
ST_14 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln886_24 = sext i11 %add_ln886_4"   --->   Operation 189 'sext' 'sext_ln886_24' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 190 [1/1] (0.00ns)   --->   "%sext_ln886_28 = sext i11 %add_ln886_9"   --->   Operation 190 'sext' 'sext_ln886_28' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 191 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln886_10 = add i12 %sext_ln886_28, i12 %sext_ln886_24"   --->   Operation 191 'add' 'add_ln886_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.99> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 192 [1/1] (1.99ns) (root node of TernaryAdder)   --->   "%add_ln886_22 = add i12 %add_ln886_21, i12 %add_ln886_10"   --->   Operation 192 'add' 'add_ln886_22' <Predicate = true> <Delay = 1.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.99> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 193 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln886_22, i32 11"   --->   Operation 193 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>

State 15 <SV = 14> <Delay = 1.54>
ST_15 : Operation 194 [1/1] (0.00ns)   --->   "%sext_ln1559 = sext i12 %add_ln886_22"   --->   Operation 194 'sext' 'sext_ln1559' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 195 [4/4] (1.54ns) (root node of the DSP)   --->   "%mul_ln1559 = mul i26 %sext_ln1559, i26 6554"   --->   Operation 195 'mul' 'mul_ln1559' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 16 <SV = 15> <Delay = 1.54>
ST_16 : Operation 196 [3/4] (1.54ns) (root node of the DSP)   --->   "%mul_ln1559 = mul i26 %sext_ln1559, i26 6554"   --->   Operation 196 'mul' 'mul_ln1559' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 17 <SV = 16> <Delay = 1.54>
ST_17 : Operation 197 [2/4] (1.54ns) (root node of the DSP)   --->   "%mul_ln1559 = mul i26 %sext_ln1559, i26 6554"   --->   Operation 197 'mul' 'mul_ln1559' <Predicate = true> <Delay = 1.54> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 198 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1559 = mul i26 %sext_ln1559, i26 6554"   --->   Operation 198 'mul' 'mul_ln1559' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 199 [1/1] (0.00ns)   --->   "%trunc_ln1559 = trunc i26 %mul_ln1559"   --->   Operation 199 'trunc' 'trunc_ln1559' <Predicate = (tmp)> <Delay = 0.00>
ST_18 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i6 @_ssdm_op_PartSelect.i6.i26.i32.i32, i26 %mul_ln1559, i32 17, i32 22"   --->   Operation 200 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>

State 19 <SV = 18> <Delay = 2.62>
ST_19 : Operation 201 [1/1] (1.44ns)   --->   "%sub_ln1559 = sub i25 0, i25 %trunc_ln1559"   --->   Operation 201 'sub' 'sub_ln1559' <Predicate = (tmp)> <Delay = 1.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1559_1)   --->   "%tmp_1 = partselect i6 @_ssdm_op_PartSelect.i6.i25.i32.i32, i25 %sub_ln1559, i32 17, i32 22"   --->   Operation 202 'partselect' 'tmp_1' <Predicate = (tmp)> <Delay = 0.00>
ST_19 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1559_1)   --->   "%select_ln1559 = select i1 %tmp, i6 %tmp_1, i6 %tmp_2"   --->   Operation 203 'select' 'select_ln1559' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 204 [1/1] (1.18ns) (out node of the LUT)   --->   "%sub_ln1559_1 = sub i6 0, i6 %select_ln1559"   --->   Operation 204 'sub' 'sub_ln1559_1' <Predicate = (tmp)> <Delay = 1.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.19>
ST_20 : Operation 205 [1/1] (0.52ns)   --->   "%select_ln1559_1 = select i1 %tmp, i6 %sub_ln1559_1, i6 %tmp_2"   --->   Operation 205 'select' 'select_ln1559_1' <Predicate = true> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 206 [2/2] (1.66ns)   --->   "%call_ln1559 = call void @loop_imperfect_Pipeline_LOOP_I, i6 %B, i6 %select_ln1559_1"   --->   Operation 206 'call' 'call_ln1559' <Predicate = true> <Delay = 1.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 0.00>
ST_21 : Operation 207 [1/1] (0.00ns)   --->   "%spectopmodule_ln19 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [loop_imperfect.cpp:19]   --->   Operation 207 'spectopmodule' 'spectopmodule_ln19' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 208 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i5 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 208 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 209 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %A"   --->   Operation 209 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 210 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %B, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 210 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 211 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %B"   --->   Operation 211 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 212 [1/2] (0.00ns)   --->   "%call_ln1559 = call void @loop_imperfect_Pipeline_LOOP_I, i6 %B, i6 %select_ln1559_1"   --->   Operation 212 'call' 'call_ln1559' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 213 [1/1] (0.00ns)   --->   "%ret_ln35 = ret" [loop_imperfect.cpp:35]   --->   Operation 213 'ret' 'ret_ln35' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 1.15ns
The critical path consists of the following:
	'getelementptr' operation ('A_addr_10') [61]  (0 ns)
	'load' operation ('A_load_10') on array 'A' [62]  (1.15 ns)

 <State 2>: 1.15ns
The critical path consists of the following:
	'load' operation ('A_load_10') on array 'A' [62]  (1.15 ns)

 <State 3>: 2.17ns
The critical path consists of the following:
	'load' operation ('A_load_12') on array 'A' [75]  (1.15 ns)
	'mul' operation of DSP[133] ('mul_ln886_1') [77]  (1.02 ns)

 <State 4>: 1.15ns
The critical path consists of the following:
	'getelementptr' operation ('A_addr') [8]  (0 ns)
	'load' operation ('A_load') on array 'A' [9]  (1.15 ns)

 <State 5>: 2.85ns
The critical path consists of the following:
	'sub' operation ('sub_ln886_3') [72]  (1.36 ns)
	'add' operation of DSP[133] ('add_ln886_11') [133]  (1.49 ns)

 <State 6>: 1.49ns
The critical path consists of the following:
	'add' operation of DSP[133] ('add_ln886_11') [133]  (1.49 ns)

 <State 7>: 1.49ns
The critical path consists of the following:
	'mul' operation of DSP[134] ('mul_ln886') [64]  (0 ns)
	'add' operation of DSP[134] ('add_ln886_12') [134]  (1.49 ns)

 <State 8>: 2.63ns
The critical path consists of the following:
	'sub' operation ('sub_ln886') [20]  (1.27 ns)
	'add' operation ('add_ln886_3') [119]  (1.36 ns)

 <State 9>: 1.97ns
The critical path consists of the following:
	'add' operation ('add_ln886_6') [124]  (1.97 ns)

 <State 10>: 2.71ns
The critical path consists of the following:
	'add' operation ('add_ln886_8') [128]  (1.36 ns)
	'add' operation ('add_ln886_9') [130]  (1.35 ns)

 <State 11>: 2.29ns
The critical path consists of the following:
	'add' operation ('add_ln886_18') [143]  (1.1 ns)
	'add' operation ('add_ln886_19') [145]  (1.19 ns)

 <State 12>: 2.34ns
The critical path consists of the following:
	'load' operation ('A_load_17') on array 'A' [104]  (1.15 ns)
	'add' operation ('add_ln886') [113]  (1.19 ns)

 <State 13>: 2.71ns
The critical path consists of the following:
	'add' operation ('add_ln886_1') [115]  (1.36 ns)
	'add' operation ('add_ln886_4') [121]  (1.35 ns)

 <State 14>: 1.99ns
The critical path consists of the following:
	'add' operation ('add_ln886_10') [132]  (0 ns)
	'add' operation ('add_ln886_22') [150]  (1.99 ns)

 <State 15>: 1.54ns
The critical path consists of the following:
	'mul' operation of DSP[152] ('mul_ln1559') [152]  (1.54 ns)

 <State 16>: 1.54ns
The critical path consists of the following:
	'mul' operation of DSP[152] ('mul_ln1559') [152]  (1.54 ns)

 <State 17>: 1.54ns
The critical path consists of the following:
	'mul' operation of DSP[152] ('mul_ln1559') [152]  (1.54 ns)

 <State 18>: 0ns
The critical path consists of the following:

 <State 19>: 2.63ns
The critical path consists of the following:
	'sub' operation ('sub_ln1559') [154]  (1.44 ns)
	'select' operation ('select_ln1559') [158]  (0 ns)
	'sub' operation ('sub_ln1559_1') [159]  (1.19 ns)

 <State 20>: 2.19ns
The critical path consists of the following:
	'select' operation ('select_ln1559_1') [160]  (0.521 ns)
	'call' operation ('call_ln1559') to 'loop_imperfect_Pipeline_LOOP_I' [161]  (1.67 ns)

 <State 21>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
