#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1148-gef01dd1e)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x1e80260 .scope module, "testbench" "testbench" 2 3;
 .timescale -9 -9;
v0x1fb20d0_0 .var "DATA_IN", 3 0;
v0x1fb21b0_0 .net "OUT_A", 3 0, L_0x1fd32f0;  1 drivers
v0x1fb2270_0 .net "OUT_B", 3 0, L_0x1fd9360;  1 drivers
v0x1fb2310_0 .var "SEL_A", 1 0;
v0x1fb23d0_0 .var "SEL_B", 1 0;
v0x1fb2470_0 .var "SEL_W", 1 0;
v0x1fb2540_0 .var "clk", 0 0;
S_0x1e803f0 .scope module, "reg_file_0" "reg_file" 2 12, 3 1 0, S_0x1e80260;
 .timescale -9 -9;
    .port_info 0 /INPUT 2 "SEL_A";
    .port_info 1 /INPUT 2 "SEL_B";
    .port_info 2 /INPUT 2 "SEL_W";
    .port_info 3 /INPUT 4 "DATA_IN";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 4 "OUT_A";
    .port_info 6 /OUTPUT 4 "OUT_B";
v0x1fb0b10_0 .net "DATA_IN", 3 0, v0x1fb20d0_0;  1 drivers
v0x1fb0c80_0 .net "IN0", 3 0, L_0x1fbb5b0;  1 drivers
v0x1fb0d40_0 .net "IN1", 3 0, L_0x1fb9600;  1 drivers
v0x1fb0e30_0 .net "IN2", 3 0, L_0x1fb7440;  1 drivers
v0x1fb0f40_0 .net "IN3", 3 0, L_0x1fb5280;  1 drivers
v0x1fb10a0_0 .net "OUT_A", 3 0, L_0x1fd32f0;  alias, 1 drivers
v0x1fb1160_0 .net "OUT_B", 3 0, L_0x1fd9360;  alias, 1 drivers
v0x1fb1200_0 .net "Q0", 3 0, L_0x1fcda70;  1 drivers
v0x1fb1330_0 .net "Q1", 3 0, L_0x1fc9020;  1 drivers
v0x1fb1510_0 .net "Q2", 3 0, L_0x1fc43e0;  1 drivers
v0x1fb1660_0 .net "Q3", 3 0, L_0x1fbf990;  1 drivers
v0x1fb17b0_0 .net "QB0", 3 0, L_0x1fcdb10;  1 drivers
v0x1fb1870_0 .net "QB1", 3 0, L_0x1fc90c0;  1 drivers
v0x1fb1910_0 .net "QB2", 3 0, L_0x1fc4480;  1 drivers
v0x1fb19b0_0 .net "QB3", 3 0, L_0x1fbfa30;  1 drivers
v0x1fb1a50_0 .net "SEL_A", 1 0, v0x1fb2310_0;  1 drivers
v0x1fb1b10_0 .net "SEL_B", 1 0, v0x1fb23d0_0;  1 drivers
v0x1fb1bf0_0 .net "SEL_W", 1 0, v0x1fb2470_0;  1 drivers
v0x1fb1cd0_0 .net "clk", 0 0, v0x1fb2540_0;  1 drivers
v0x1fb1d70_0 .net "s0", 0 0, L_0x1fb2930;  1 drivers
v0x1fb1e10_0 .net "s1", 0 0, L_0x1fb2ae0;  1 drivers
v0x1fb1eb0_0 .net "s2", 0 0, L_0x1fb2c70;  1 drivers
v0x1fb1f50_0 .net "s3", 0 0, L_0x1fb2dd0;  1 drivers
L_0x1fb2f40 .part v0x1fb2470_0, 1, 1;
L_0x1fb3000 .part v0x1fb2470_0, 0, 1;
L_0x1fd3390 .part v0x1fb2310_0, 1, 1;
L_0x1fd3430 .part v0x1fb2310_0, 0, 1;
L_0x1fd9400 .part v0x1fb23d0_0, 1, 1;
L_0x1fd94a0 .part v0x1fb23d0_0, 0, 1;
S_0x1e86190 .scope module, "decoder_24_1b_0" "decoder_24_1b" 3 16, 4 1 0, S_0x1e803f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "w1";
    .port_info 1 /INPUT 1 "w0";
    .port_info 2 /OUTPUT 1 "d3";
    .port_info 3 /OUTPUT 1 "d2";
    .port_info 4 /OUTPUT 1 "d1";
    .port_info 5 /OUTPUT 1 "d0";
L_0x1fb25e0/d .functor NOT 1, L_0x1fb3000, C4<0>, C4<0>, C4<0>;
L_0x1fb25e0 .delay 1 (1,1,1) L_0x1fb25e0/d;
L_0x1fb2810/d .functor NOT 1, L_0x1fb2f40, C4<0>, C4<0>, C4<0>;
L_0x1fb2810 .delay 1 (1,1,1) L_0x1fb2810/d;
L_0x1fb2930/d .functor AND 1, L_0x1fb25e0, L_0x1fb2810, C4<1>, C4<1>;
L_0x1fb2930 .delay 1 (3,3,3) L_0x1fb2930/d;
L_0x1fb2ae0/d .functor AND 1, L_0x1fb3000, L_0x1fb2810, C4<1>, C4<1>;
L_0x1fb2ae0 .delay 1 (3,3,3) L_0x1fb2ae0/d;
L_0x1fb2c70/d .functor AND 1, L_0x1fb2f40, L_0x1fb25e0, C4<1>, C4<1>;
L_0x1fb2c70 .delay 1 (3,3,3) L_0x1fb2c70/d;
L_0x1fb2dd0/d .functor AND 1, L_0x1fb2f40, L_0x1fb3000, C4<1>, C4<1>;
L_0x1fb2dd0 .delay 1 (3,3,3) L_0x1fb2dd0/d;
v0x1e86370_0 .net "d0", 0 0, L_0x1fb2930;  alias, 1 drivers
v0x1f6b2e0_0 .net "d1", 0 0, L_0x1fb2ae0;  alias, 1 drivers
v0x1f6b3a0_0 .net "d2", 0 0, L_0x1fb2c70;  alias, 1 drivers
v0x1f6b440_0 .net "d3", 0 0, L_0x1fb2dd0;  alias, 1 drivers
v0x1f6b500_0 .net "nw0", 0 0, L_0x1fb25e0;  1 drivers
v0x1f6b610_0 .net "nw1", 0 0, L_0x1fb2810;  1 drivers
v0x1f6b6d0_0 .net "w0", 0 0, L_0x1fb3000;  1 drivers
v0x1f6b790_0 .net "w1", 0 0, L_0x1fb2f40;  1 drivers
S_0x1f6b910 .scope module, "mux_21_4b_0" "mux_21_4b" 3 36, 5 2 0, S_0x1e803f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 4 "RES";
v0x1f6dd70_0 .net "A", 3 0, L_0x1fcda70;  alias, 1 drivers
v0x1f6de70_0 .net "B", 3 0, v0x1fb20d0_0;  alias, 1 drivers
v0x1f6df50_0 .net "RES", 3 0, L_0x1fbb5b0;  alias, 1 drivers
v0x1f6e010_0 .net "sel", 0 0, L_0x1fb2930;  alias, 1 drivers
L_0x1fbadf0 .part L_0x1fcda70, 0, 1;
L_0x1fbaee0 .part L_0x1fcda70, 1, 1;
L_0x1fbafd0 .part L_0x1fcda70, 2, 1;
L_0x1fbb0c0 .part L_0x1fcda70, 3, 1;
L_0x1fbb1b0 .part v0x1fb20d0_0, 0, 1;
L_0x1fbb250 .part v0x1fb20d0_0, 1, 1;
L_0x1fbb380 .part v0x1fb20d0_0, 2, 1;
L_0x1fbb470 .part v0x1fb20d0_0, 3, 1;
L_0x1fbb5b0 .concat [ 1 1 1 1], L_0x1fb9c20, L_0x1fba150, L_0x1fba680, L_0x1fbabe0;
S_0x1f6bb80 .scope module, "mux_21_1b_0[0]" "mux_21_1b" 5 7, 6 2 0, S_0x1f6b910;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1fb97e0/d .functor NOT 1, L_0x1fb2930, C4<0>, C4<0>, C4<0>;
L_0x1fb97e0 .delay 1 (1,1,1) L_0x1fb97e0/d;
L_0x1fb99b0/d .functor AND 1, L_0x1fbadf0, L_0x1fb97e0, C4<1>, C4<1>;
L_0x1fb99b0 .delay 1 (3,3,3) L_0x1fb99b0/d;
L_0x1fb9b10/d .functor AND 1, L_0x1fbb1b0, L_0x1fb2930, C4<1>, C4<1>;
L_0x1fb9b10 .delay 1 (3,3,3) L_0x1fb9b10/d;
L_0x1fb9c20/d .functor OR 1, L_0x1fb99b0, L_0x1fb9b10, C4<0>, C4<0>;
L_0x1fb9c20 .delay 1 (3,3,3) L_0x1fb9c20/d;
v0x1f6bdf0_0 .net "a", 0 0, L_0x1fbadf0;  1 drivers
v0x1f6bed0_0 .net "a_out", 0 0, L_0x1fb99b0;  1 drivers
v0x1f6bf90_0 .net "b", 0 0, L_0x1fbb1b0;  1 drivers
v0x1f6c030_0 .net "b_out", 0 0, L_0x1fb9b10;  1 drivers
v0x1f6c0f0_0 .net "not_sel", 0 0, L_0x1fb97e0;  1 drivers
v0x1f6c200_0 .net "res", 0 0, L_0x1fb9c20;  1 drivers
v0x1f6c2c0_0 .net "sel", 0 0, L_0x1fb2930;  alias, 1 drivers
S_0x1f6c3c0 .scope module, "mux_21_1b_0[1]" "mux_21_1b" 5 7, 6 2 0, S_0x1f6b910;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1fb9dd0/d .functor NOT 1, L_0x1fb2930, C4<0>, C4<0>, C4<0>;
L_0x1fb9dd0 .delay 1 (1,1,1) L_0x1fb9dd0/d;
L_0x1fb9ee0/d .functor AND 1, L_0x1fbaee0, L_0x1fb9dd0, C4<1>, C4<1>;
L_0x1fb9ee0 .delay 1 (3,3,3) L_0x1fb9ee0/d;
L_0x1fba040/d .functor AND 1, L_0x1fbb250, L_0x1fb2930, C4<1>, C4<1>;
L_0x1fba040 .delay 1 (3,3,3) L_0x1fba040/d;
L_0x1fba150/d .functor OR 1, L_0x1fb9ee0, L_0x1fba040, C4<0>, C4<0>;
L_0x1fba150 .delay 1 (3,3,3) L_0x1fba150/d;
v0x1f6c650_0 .net "a", 0 0, L_0x1fbaee0;  1 drivers
v0x1f6c710_0 .net "a_out", 0 0, L_0x1fb9ee0;  1 drivers
v0x1f6c7d0_0 .net "b", 0 0, L_0x1fbb250;  1 drivers
v0x1f6c870_0 .net "b_out", 0 0, L_0x1fba040;  1 drivers
v0x1f6c930_0 .net "not_sel", 0 0, L_0x1fb9dd0;  1 drivers
v0x1f6ca40_0 .net "res", 0 0, L_0x1fba150;  1 drivers
v0x1f6cb00_0 .net "sel", 0 0, L_0x1fb2930;  alias, 1 drivers
S_0x1f6cc70 .scope module, "mux_21_1b_0[2]" "mux_21_1b" 5 7, 6 2 0, S_0x1f6b910;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1fba300/d .functor NOT 1, L_0x1fb2930, C4<0>, C4<0>, C4<0>;
L_0x1fba300 .delay 1 (1,1,1) L_0x1fba300/d;
L_0x1fba410/d .functor AND 1, L_0x1fbafd0, L_0x1fba300, C4<1>, C4<1>;
L_0x1fba410 .delay 1 (3,3,3) L_0x1fba410/d;
L_0x1fba570/d .functor AND 1, L_0x1fbb380, L_0x1fb2930, C4<1>, C4<1>;
L_0x1fba570 .delay 1 (3,3,3) L_0x1fba570/d;
L_0x1fba680/d .functor OR 1, L_0x1fba410, L_0x1fba570, C4<0>, C4<0>;
L_0x1fba680 .delay 1 (3,3,3) L_0x1fba680/d;
v0x1f6cee0_0 .net "a", 0 0, L_0x1fbafd0;  1 drivers
v0x1f6cfa0_0 .net "a_out", 0 0, L_0x1fba410;  1 drivers
v0x1f6d060_0 .net "b", 0 0, L_0x1fbb380;  1 drivers
v0x1f6d130_0 .net "b_out", 0 0, L_0x1fba570;  1 drivers
v0x1f6d1f0_0 .net "not_sel", 0 0, L_0x1fba300;  1 drivers
v0x1f6d300_0 .net "res", 0 0, L_0x1fba680;  1 drivers
v0x1f6d3c0_0 .net "sel", 0 0, L_0x1fb2930;  alias, 1 drivers
S_0x1f6d4e0 .scope module, "mux_21_1b_0[3]" "mux_21_1b" 5 7, 6 2 0, S_0x1f6b910;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1fba830/d .functor NOT 1, L_0x1fb2930, C4<0>, C4<0>, C4<0>;
L_0x1fba830 .delay 1 (1,1,1) L_0x1fba830/d;
L_0x1fba940/d .functor AND 1, L_0x1fbb0c0, L_0x1fba830, C4<1>, C4<1>;
L_0x1fba940 .delay 1 (3,3,3) L_0x1fba940/d;
L_0x1fbaaa0/d .functor AND 1, L_0x1fbb470, L_0x1fb2930, C4<1>, C4<1>;
L_0x1fbaaa0 .delay 1 (3,3,3) L_0x1fbaaa0/d;
L_0x1fbabe0/d .functor OR 1, L_0x1fba940, L_0x1fbaaa0, C4<0>, C4<0>;
L_0x1fbabe0 .delay 1 (3,3,3) L_0x1fbabe0/d;
v0x1f6d750_0 .net "a", 0 0, L_0x1fbb0c0;  1 drivers
v0x1f6d830_0 .net "a_out", 0 0, L_0x1fba940;  1 drivers
v0x1f6d8f0_0 .net "b", 0 0, L_0x1fbb470;  1 drivers
v0x1f6d9c0_0 .net "b_out", 0 0, L_0x1fbaaa0;  1 drivers
v0x1f6da80_0 .net "not_sel", 0 0, L_0x1fba830;  1 drivers
v0x1f6db90_0 .net "res", 0 0, L_0x1fbabe0;  1 drivers
v0x1f6dc50_0 .net "sel", 0 0, L_0x1fb2930;  alias, 1 drivers
S_0x1f6e160 .scope module, "mux_21_4b_1" "mux_21_4b" 3 31, 5 2 0, S_0x1e803f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 4 "RES";
v0x1f70640_0 .net "A", 3 0, L_0x1fc9020;  alias, 1 drivers
v0x1f70740_0 .net "B", 3 0, v0x1fb20d0_0;  alias, 1 drivers
v0x1f70800_0 .net "RES", 3 0, L_0x1fb9600;  alias, 1 drivers
v0x1f708d0_0 .net "sel", 0 0, L_0x1fb2ae0;  alias, 1 drivers
L_0x1fb8dc0 .part L_0x1fc9020, 0, 1;
L_0x1fb8eb0 .part L_0x1fc9020, 1, 1;
L_0x1fb8fa0 .part L_0x1fc9020, 2, 1;
L_0x1fb9090 .part L_0x1fc9020, 3, 1;
L_0x1fb91b0 .part v0x1fb20d0_0, 0, 1;
L_0x1fb92a0 .part v0x1fb20d0_0, 1, 1;
L_0x1fb93d0 .part v0x1fb20d0_0, 2, 1;
L_0x1fb94c0 .part v0x1fb20d0_0, 3, 1;
L_0x1fb9600 .concat [ 1 1 1 1], L_0x1fb7bc0, L_0x1fb80f0, L_0x1fb8620, L_0x1fb8bb0;
S_0x1f6e390 .scope module, "mux_21_1b_0[0]" "mux_21_1b" 5 7, 6 2 0, S_0x1f6e160;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1fb7620/d .functor NOT 1, L_0x1fb2ae0, C4<0>, C4<0>, C4<0>;
L_0x1fb7620 .delay 1 (1,1,1) L_0x1fb7620/d;
L_0x1fb7950/d .functor AND 1, L_0x1fb8dc0, L_0x1fb7620, C4<1>, C4<1>;
L_0x1fb7950 .delay 1 (3,3,3) L_0x1fb7950/d;
L_0x1fb7ab0/d .functor AND 1, L_0x1fb91b0, L_0x1fb2ae0, C4<1>, C4<1>;
L_0x1fb7ab0 .delay 1 (3,3,3) L_0x1fb7ab0/d;
L_0x1fb7bc0/d .functor OR 1, L_0x1fb7950, L_0x1fb7ab0, C4<0>, C4<0>;
L_0x1fb7bc0 .delay 1 (3,3,3) L_0x1fb7bc0/d;
v0x1f6e630_0 .net "a", 0 0, L_0x1fb8dc0;  1 drivers
v0x1f6e710_0 .net "a_out", 0 0, L_0x1fb7950;  1 drivers
v0x1f6e7d0_0 .net "b", 0 0, L_0x1fb91b0;  1 drivers
v0x1f6e8a0_0 .net "b_out", 0 0, L_0x1fb7ab0;  1 drivers
v0x1f6e960_0 .net "not_sel", 0 0, L_0x1fb7620;  1 drivers
v0x1f6ea70_0 .net "res", 0 0, L_0x1fb7bc0;  1 drivers
v0x1f6eb30_0 .net "sel", 0 0, L_0x1fb2ae0;  alias, 1 drivers
S_0x1f6ec60 .scope module, "mux_21_1b_0[1]" "mux_21_1b" 5 7, 6 2 0, S_0x1f6e160;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1fb7d70/d .functor NOT 1, L_0x1fb2ae0, C4<0>, C4<0>, C4<0>;
L_0x1fb7d70 .delay 1 (1,1,1) L_0x1fb7d70/d;
L_0x1fb7e80/d .functor AND 1, L_0x1fb8eb0, L_0x1fb7d70, C4<1>, C4<1>;
L_0x1fb7e80 .delay 1 (3,3,3) L_0x1fb7e80/d;
L_0x1fb7fe0/d .functor AND 1, L_0x1fb92a0, L_0x1fb2ae0, C4<1>, C4<1>;
L_0x1fb7fe0 .delay 1 (3,3,3) L_0x1fb7fe0/d;
L_0x1fb80f0/d .functor OR 1, L_0x1fb7e80, L_0x1fb7fe0, C4<0>, C4<0>;
L_0x1fb80f0 .delay 1 (3,3,3) L_0x1fb80f0/d;
v0x1f6eef0_0 .net "a", 0 0, L_0x1fb8eb0;  1 drivers
v0x1f6efb0_0 .net "a_out", 0 0, L_0x1fb7e80;  1 drivers
v0x1f6f070_0 .net "b", 0 0, L_0x1fb92a0;  1 drivers
v0x1f6f140_0 .net "b_out", 0 0, L_0x1fb7fe0;  1 drivers
v0x1f6f200_0 .net "not_sel", 0 0, L_0x1fb7d70;  1 drivers
v0x1f6f310_0 .net "res", 0 0, L_0x1fb80f0;  1 drivers
v0x1f6f3d0_0 .net "sel", 0 0, L_0x1fb2ae0;  alias, 1 drivers
S_0x1f6f540 .scope module, "mux_21_1b_0[2]" "mux_21_1b" 5 7, 6 2 0, S_0x1f6e160;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1fb82a0/d .functor NOT 1, L_0x1fb2ae0, C4<0>, C4<0>, C4<0>;
L_0x1fb82a0 .delay 1 (1,1,1) L_0x1fb82a0/d;
L_0x1fb83b0/d .functor AND 1, L_0x1fb8fa0, L_0x1fb82a0, C4<1>, C4<1>;
L_0x1fb83b0 .delay 1 (3,3,3) L_0x1fb83b0/d;
L_0x1fb8510/d .functor AND 1, L_0x1fb93d0, L_0x1fb2ae0, C4<1>, C4<1>;
L_0x1fb8510 .delay 1 (3,3,3) L_0x1fb8510/d;
L_0x1fb8620/d .functor OR 1, L_0x1fb83b0, L_0x1fb8510, C4<0>, C4<0>;
L_0x1fb8620 .delay 1 (3,3,3) L_0x1fb8620/d;
v0x1f6f7b0_0 .net "a", 0 0, L_0x1fb8fa0;  1 drivers
v0x1f6f870_0 .net "a_out", 0 0, L_0x1fb83b0;  1 drivers
v0x1f6f930_0 .net "b", 0 0, L_0x1fb93d0;  1 drivers
v0x1f6fa00_0 .net "b_out", 0 0, L_0x1fb8510;  1 drivers
v0x1f6fac0_0 .net "not_sel", 0 0, L_0x1fb82a0;  1 drivers
v0x1f6fbd0_0 .net "res", 0 0, L_0x1fb8620;  1 drivers
v0x1f6fc90_0 .net "sel", 0 0, L_0x1fb2ae0;  alias, 1 drivers
S_0x1f6fdb0 .scope module, "mux_21_1b_0[3]" "mux_21_1b" 5 7, 6 2 0, S_0x1f6e160;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1fb8800/d .functor NOT 1, L_0x1fb2ae0, C4<0>, C4<0>, C4<0>;
L_0x1fb8800 .delay 1 (1,1,1) L_0x1fb8800/d;
L_0x1fb8910/d .functor AND 1, L_0x1fb9090, L_0x1fb8800, C4<1>, C4<1>;
L_0x1fb8910 .delay 1 (3,3,3) L_0x1fb8910/d;
L_0x1fb8a70/d .functor AND 1, L_0x1fb94c0, L_0x1fb2ae0, C4<1>, C4<1>;
L_0x1fb8a70 .delay 1 (3,3,3) L_0x1fb8a70/d;
L_0x1fb8bb0/d .functor OR 1, L_0x1fb8910, L_0x1fb8a70, C4<0>, C4<0>;
L_0x1fb8bb0 .delay 1 (3,3,3) L_0x1fb8bb0/d;
v0x1f70020_0 .net "a", 0 0, L_0x1fb9090;  1 drivers
v0x1f70100_0 .net "a_out", 0 0, L_0x1fb8910;  1 drivers
v0x1f701c0_0 .net "b", 0 0, L_0x1fb94c0;  1 drivers
v0x1f70290_0 .net "b_out", 0 0, L_0x1fb8a70;  1 drivers
v0x1f70350_0 .net "not_sel", 0 0, L_0x1fb8800;  1 drivers
v0x1f70460_0 .net "res", 0 0, L_0x1fb8bb0;  1 drivers
v0x1f70520_0 .net "sel", 0 0, L_0x1fb2ae0;  alias, 1 drivers
S_0x1f70a20 .scope module, "mux_21_4b_2" "mux_21_4b" 3 26, 5 2 0, S_0x1e803f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 4 "RES";
v0x1f72f80_0 .net "A", 3 0, L_0x1fc43e0;  alias, 1 drivers
v0x1f73080_0 .net "B", 3 0, v0x1fb20d0_0;  alias, 1 drivers
v0x1f73140_0 .net "RES", 3 0, L_0x1fb7440;  alias, 1 drivers
v0x1f73200_0 .net "sel", 0 0, L_0x1fb2c70;  alias, 1 drivers
L_0x1fb6c00 .part L_0x1fc43e0, 0, 1;
L_0x1fb6cf0 .part L_0x1fc43e0, 1, 1;
L_0x1fb6de0 .part L_0x1fc43e0, 2, 1;
L_0x1fb6ed0 .part L_0x1fc43e0, 3, 1;
L_0x1fb6ff0 .part v0x1fb20d0_0, 0, 1;
L_0x1fb70e0 .part v0x1fb20d0_0, 1, 1;
L_0x1fb7210 .part v0x1fb20d0_0, 2, 1;
L_0x1fb7300 .part v0x1fb20d0_0, 3, 1;
L_0x1fb7440 .concat [ 1 1 1 1], L_0x1fb5a00, L_0x1fb5f30, L_0x1fb6460, L_0x1fb69f0;
S_0x1f70c20 .scope module, "mux_21_1b_0[0]" "mux_21_1b" 5 7, 6 2 0, S_0x1f70a20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1fb5460/d .functor NOT 1, L_0x1fb2c70, C4<0>, C4<0>, C4<0>;
L_0x1fb5460 .delay 1 (1,1,1) L_0x1fb5460/d;
L_0x1fb5790/d .functor AND 1, L_0x1fb6c00, L_0x1fb5460, C4<1>, C4<1>;
L_0x1fb5790 .delay 1 (3,3,3) L_0x1fb5790/d;
L_0x1fb58f0/d .functor AND 1, L_0x1fb6ff0, L_0x1fb2c70, C4<1>, C4<1>;
L_0x1fb58f0 .delay 1 (3,3,3) L_0x1fb58f0/d;
L_0x1fb5a00/d .functor OR 1, L_0x1fb5790, L_0x1fb58f0, C4<0>, C4<0>;
L_0x1fb5a00 .delay 1 (3,3,3) L_0x1fb5a00/d;
v0x1f70ee0_0 .net "a", 0 0, L_0x1fb6c00;  1 drivers
v0x1f70fc0_0 .net "a_out", 0 0, L_0x1fb5790;  1 drivers
v0x1f71080_0 .net "b", 0 0, L_0x1fb6ff0;  1 drivers
v0x1f71150_0 .net "b_out", 0 0, L_0x1fb58f0;  1 drivers
v0x1f71210_0 .net "not_sel", 0 0, L_0x1fb5460;  1 drivers
v0x1f71320_0 .net "res", 0 0, L_0x1fb5a00;  1 drivers
v0x1f713e0_0 .net "sel", 0 0, L_0x1fb2c70;  alias, 1 drivers
S_0x1f71510 .scope module, "mux_21_1b_0[1]" "mux_21_1b" 5 7, 6 2 0, S_0x1f70a20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1fb5bb0/d .functor NOT 1, L_0x1fb2c70, C4<0>, C4<0>, C4<0>;
L_0x1fb5bb0 .delay 1 (1,1,1) L_0x1fb5bb0/d;
L_0x1fb5cc0/d .functor AND 1, L_0x1fb6cf0, L_0x1fb5bb0, C4<1>, C4<1>;
L_0x1fb5cc0 .delay 1 (3,3,3) L_0x1fb5cc0/d;
L_0x1fb5e20/d .functor AND 1, L_0x1fb70e0, L_0x1fb2c70, C4<1>, C4<1>;
L_0x1fb5e20 .delay 1 (3,3,3) L_0x1fb5e20/d;
L_0x1fb5f30/d .functor OR 1, L_0x1fb5cc0, L_0x1fb5e20, C4<0>, C4<0>;
L_0x1fb5f30 .delay 1 (3,3,3) L_0x1fb5f30/d;
v0x1f717a0_0 .net "a", 0 0, L_0x1fb6cf0;  1 drivers
v0x1f71860_0 .net "a_out", 0 0, L_0x1fb5cc0;  1 drivers
v0x1f71920_0 .net "b", 0 0, L_0x1fb70e0;  1 drivers
v0x1f719f0_0 .net "b_out", 0 0, L_0x1fb5e20;  1 drivers
v0x1f71ab0_0 .net "not_sel", 0 0, L_0x1fb5bb0;  1 drivers
v0x1f71bc0_0 .net "res", 0 0, L_0x1fb5f30;  1 drivers
v0x1f71c80_0 .net "sel", 0 0, L_0x1fb2c70;  alias, 1 drivers
S_0x1f71df0 .scope module, "mux_21_1b_0[2]" "mux_21_1b" 5 7, 6 2 0, S_0x1f70a20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1fb60e0/d .functor NOT 1, L_0x1fb2c70, C4<0>, C4<0>, C4<0>;
L_0x1fb60e0 .delay 1 (1,1,1) L_0x1fb60e0/d;
L_0x1fb61f0/d .functor AND 1, L_0x1fb6de0, L_0x1fb60e0, C4<1>, C4<1>;
L_0x1fb61f0 .delay 1 (3,3,3) L_0x1fb61f0/d;
L_0x1fb6350/d .functor AND 1, L_0x1fb7210, L_0x1fb2c70, C4<1>, C4<1>;
L_0x1fb6350 .delay 1 (3,3,3) L_0x1fb6350/d;
L_0x1fb6460/d .functor OR 1, L_0x1fb61f0, L_0x1fb6350, C4<0>, C4<0>;
L_0x1fb6460 .delay 1 (3,3,3) L_0x1fb6460/d;
v0x1f72060_0 .net "a", 0 0, L_0x1fb6de0;  1 drivers
v0x1f72120_0 .net "a_out", 0 0, L_0x1fb61f0;  1 drivers
v0x1f721e0_0 .net "b", 0 0, L_0x1fb7210;  1 drivers
v0x1f722b0_0 .net "b_out", 0 0, L_0x1fb6350;  1 drivers
v0x1f72370_0 .net "not_sel", 0 0, L_0x1fb60e0;  1 drivers
v0x1f72480_0 .net "res", 0 0, L_0x1fb6460;  1 drivers
v0x1f72540_0 .net "sel", 0 0, L_0x1fb2c70;  alias, 1 drivers
S_0x1f72660 .scope module, "mux_21_1b_0[3]" "mux_21_1b" 5 7, 6 2 0, S_0x1f70a20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1fb6640/d .functor NOT 1, L_0x1fb2c70, C4<0>, C4<0>, C4<0>;
L_0x1fb6640 .delay 1 (1,1,1) L_0x1fb6640/d;
L_0x1fb6750/d .functor AND 1, L_0x1fb6ed0, L_0x1fb6640, C4<1>, C4<1>;
L_0x1fb6750 .delay 1 (3,3,3) L_0x1fb6750/d;
L_0x1fb68b0/d .functor AND 1, L_0x1fb7300, L_0x1fb2c70, C4<1>, C4<1>;
L_0x1fb68b0 .delay 1 (3,3,3) L_0x1fb68b0/d;
L_0x1fb69f0/d .functor OR 1, L_0x1fb6750, L_0x1fb68b0, C4<0>, C4<0>;
L_0x1fb69f0 .delay 1 (3,3,3) L_0x1fb69f0/d;
v0x1f728d0_0 .net "a", 0 0, L_0x1fb6ed0;  1 drivers
v0x1f729b0_0 .net "a_out", 0 0, L_0x1fb6750;  1 drivers
v0x1f72a70_0 .net "b", 0 0, L_0x1fb7300;  1 drivers
v0x1f72b40_0 .net "b_out", 0 0, L_0x1fb68b0;  1 drivers
v0x1f72c00_0 .net "not_sel", 0 0, L_0x1fb6640;  1 drivers
v0x1f72d10_0 .net "res", 0 0, L_0x1fb69f0;  1 drivers
v0x1f72dd0_0 .net "sel", 0 0, L_0x1fb2c70;  alias, 1 drivers
S_0x1f73320 .scope module, "mux_21_4b_3" "mux_21_4b" 3 21, 5 2 0, S_0x1e803f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 4 "RES";
v0x1f758f0_0 .net "A", 3 0, L_0x1fbf990;  alias, 1 drivers
v0x1f759f0_0 .net "B", 3 0, v0x1fb20d0_0;  alias, 1 drivers
v0x1f75ab0_0 .net "RES", 3 0, L_0x1fb5280;  alias, 1 drivers
v0x1f75b70_0 .net "sel", 0 0, L_0x1fb2dd0;  alias, 1 drivers
L_0x1fb4930 .part L_0x1fbf990, 0, 1;
L_0x1fb4a20 .part L_0x1fbf990, 1, 1;
L_0x1fb4b10 .part L_0x1fbf990, 2, 1;
L_0x1fb4c00 .part L_0x1fbf990, 3, 1;
L_0x1fb4d20 .part v0x1fb20d0_0, 0, 1;
L_0x1fb4e10 .part v0x1fb20d0_0, 1, 1;
L_0x1fb4f40 .part v0x1fb20d0_0, 2, 1;
L_0x1fb5140 .part v0x1fb20d0_0, 3, 1;
L_0x1fb5280 .concat [ 1 1 1 1], L_0x1fb35b0, L_0x1fb3b40, L_0x1fb4130, L_0x1fb4720;
S_0x1f735c0 .scope module, "mux_21_1b_0[0]" "mux_21_1b" 5 7, 6 2 0, S_0x1f73320;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1fb3130/d .functor NOT 1, L_0x1fb2dd0, C4<0>, C4<0>, C4<0>;
L_0x1fb3130 .delay 1 (1,1,1) L_0x1fb3130/d;
L_0x1fb3320/d .functor AND 1, L_0x1fb4930, L_0x1fb3130, C4<1>, C4<1>;
L_0x1fb3320 .delay 1 (3,3,3) L_0x1fb3320/d;
L_0x1fb34a0/d .functor AND 1, L_0x1fb4d20, L_0x1fb2dd0, C4<1>, C4<1>;
L_0x1fb34a0 .delay 1 (3,3,3) L_0x1fb34a0/d;
L_0x1fb35b0/d .functor OR 1, L_0x1fb3320, L_0x1fb34a0, C4<0>, C4<0>;
L_0x1fb35b0 .delay 1 (3,3,3) L_0x1fb35b0/d;
v0x1f73850_0 .net "a", 0 0, L_0x1fb4930;  1 drivers
v0x1f73930_0 .net "a_out", 0 0, L_0x1fb3320;  1 drivers
v0x1f739f0_0 .net "b", 0 0, L_0x1fb4d20;  1 drivers
v0x1f73ac0_0 .net "b_out", 0 0, L_0x1fb34a0;  1 drivers
v0x1f73b80_0 .net "not_sel", 0 0, L_0x1fb3130;  1 drivers
v0x1f73c90_0 .net "res", 0 0, L_0x1fb35b0;  1 drivers
v0x1f73d50_0 .net "sel", 0 0, L_0x1fb2dd0;  alias, 1 drivers
S_0x1f73e80 .scope module, "mux_21_1b_0[1]" "mux_21_1b" 5 7, 6 2 0, S_0x1f73320;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1fb3790/d .functor NOT 1, L_0x1fb2dd0, C4<0>, C4<0>, C4<0>;
L_0x1fb3790 .delay 1 (1,1,1) L_0x1fb3790/d;
L_0x1fb38a0/d .functor AND 1, L_0x1fb4a20, L_0x1fb3790, C4<1>, C4<1>;
L_0x1fb38a0 .delay 1 (3,3,3) L_0x1fb38a0/d;
L_0x1fb3a00/d .functor AND 1, L_0x1fb4e10, L_0x1fb2dd0, C4<1>, C4<1>;
L_0x1fb3a00 .delay 1 (3,3,3) L_0x1fb3a00/d;
L_0x1fb3b40/d .functor OR 1, L_0x1fb38a0, L_0x1fb3a00, C4<0>, C4<0>;
L_0x1fb3b40 .delay 1 (3,3,3) L_0x1fb3b40/d;
v0x1f74110_0 .net "a", 0 0, L_0x1fb4a20;  1 drivers
v0x1f741d0_0 .net "a_out", 0 0, L_0x1fb38a0;  1 drivers
v0x1f74290_0 .net "b", 0 0, L_0x1fb4e10;  1 drivers
v0x1f74360_0 .net "b_out", 0 0, L_0x1fb3a00;  1 drivers
v0x1f74420_0 .net "not_sel", 0 0, L_0x1fb3790;  1 drivers
v0x1f74530_0 .net "res", 0 0, L_0x1fb3b40;  1 drivers
v0x1f745f0_0 .net "sel", 0 0, L_0x1fb2dd0;  alias, 1 drivers
S_0x1f74760 .scope module, "mux_21_1b_0[2]" "mux_21_1b" 5 7, 6 2 0, S_0x1f73320;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1fb3d50/d .functor NOT 1, L_0x1fb2dd0, C4<0>, C4<0>, C4<0>;
L_0x1fb3d50 .delay 1 (1,1,1) L_0x1fb3d50/d;
L_0x1fb3e60/d .functor AND 1, L_0x1fb4b10, L_0x1fb3d50, C4<1>, C4<1>;
L_0x1fb3e60 .delay 1 (3,3,3) L_0x1fb3e60/d;
L_0x1fb3ff0/d .functor AND 1, L_0x1fb4f40, L_0x1fb2dd0, C4<1>, C4<1>;
L_0x1fb3ff0 .delay 1 (3,3,3) L_0x1fb3ff0/d;
L_0x1fb4130/d .functor OR 1, L_0x1fb3e60, L_0x1fb3ff0, C4<0>, C4<0>;
L_0x1fb4130 .delay 1 (3,3,3) L_0x1fb4130/d;
v0x1f749d0_0 .net "a", 0 0, L_0x1fb4b10;  1 drivers
v0x1f74a90_0 .net "a_out", 0 0, L_0x1fb3e60;  1 drivers
v0x1f74b50_0 .net "b", 0 0, L_0x1fb4f40;  1 drivers
v0x1f74c20_0 .net "b_out", 0 0, L_0x1fb3ff0;  1 drivers
v0x1f74ce0_0 .net "not_sel", 0 0, L_0x1fb3d50;  1 drivers
v0x1f74df0_0 .net "res", 0 0, L_0x1fb4130;  1 drivers
v0x1f74eb0_0 .net "sel", 0 0, L_0x1fb2dd0;  alias, 1 drivers
S_0x1f74fd0 .scope module, "mux_21_1b_0[3]" "mux_21_1b" 5 7, 6 2 0, S_0x1f73320;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1fb4340/d .functor NOT 1, L_0x1fb2dd0, C4<0>, C4<0>, C4<0>;
L_0x1fb4340 .delay 1 (1,1,1) L_0x1fb4340/d;
L_0x1fb4450/d .functor AND 1, L_0x1fb4c00, L_0x1fb4340, C4<1>, C4<1>;
L_0x1fb4450 .delay 1 (3,3,3) L_0x1fb4450/d;
L_0x1fb45e0/d .functor AND 1, L_0x1fb5140, L_0x1fb2dd0, C4<1>, C4<1>;
L_0x1fb45e0 .delay 1 (3,3,3) L_0x1fb45e0/d;
L_0x1fb4720/d .functor OR 1, L_0x1fb4450, L_0x1fb45e0, C4<0>, C4<0>;
L_0x1fb4720 .delay 1 (3,3,3) L_0x1fb4720/d;
v0x1f75240_0 .net "a", 0 0, L_0x1fb4c00;  1 drivers
v0x1f75320_0 .net "a_out", 0 0, L_0x1fb4450;  1 drivers
v0x1f753e0_0 .net "b", 0 0, L_0x1fb5140;  1 drivers
v0x1f754b0_0 .net "b_out", 0 0, L_0x1fb45e0;  1 drivers
v0x1f75570_0 .net "not_sel", 0 0, L_0x1fb4340;  1 drivers
v0x1f75680_0 .net "res", 0 0, L_0x1fb4720;  1 drivers
v0x1f75740_0 .net "sel", 0 0, L_0x1fb2dd0;  alias, 1 drivers
S_0x1f75cc0 .scope module, "mux_41_4b_0" "mux_41_4b" 3 45, 7 2 0, S_0x1e803f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 4 "C";
    .port_info 3 /INPUT 4 "D";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 4 "RES";
v0x1f7ef20_0 .net "A", 3 0, L_0x1fcda70;  alias, 1 drivers
v0x1f7f030_0 .net "B", 3 0, L_0x1fc9020;  alias, 1 drivers
v0x1f7f100_0 .net "C", 3 0, L_0x1fc43e0;  alias, 1 drivers
v0x1f7f200_0 .net "D", 3 0, L_0x1fbf990;  alias, 1 drivers
v0x1f7f2d0_0 .net "RES", 3 0, L_0x1fd32f0;  alias, 1 drivers
v0x1f7f370_0 .net "sel0", 0 0, L_0x1fd3430;  1 drivers
v0x1f7f410_0 .net "sel1", 0 0, L_0x1fd3390;  1 drivers
L_0x1fd2680 .part L_0x1fcda70, 0, 1;
L_0x1fd2720 .part L_0x1fcda70, 1, 1;
L_0x1fd27c0 .part L_0x1fcda70, 2, 1;
L_0x1fd2860 .part L_0x1fcda70, 3, 1;
L_0x1fd2900 .part L_0x1fc9020, 0, 1;
L_0x1fd29a0 .part L_0x1fc9020, 1, 1;
L_0x1fd2a80 .part L_0x1fc9020, 2, 1;
L_0x1fd2b20 .part L_0x1fc9020, 3, 1;
L_0x1fd2c10 .part L_0x1fc43e0, 0, 1;
L_0x1fd2cb0 .part L_0x1fc43e0, 1, 1;
L_0x1fd2db0 .part L_0x1fc43e0, 2, 1;
L_0x1fd2e50 .part L_0x1fc43e0, 3, 1;
L_0x1fd2f60 .part L_0x1fbf990, 0, 1;
L_0x1fd3000 .part L_0x1fbf990, 1, 1;
L_0x1fd3120 .part L_0x1fbf990, 2, 1;
L_0x1fd31c0 .part L_0x1fbf990, 3, 1;
L_0x1fd32f0 .concat [ 1 1 1 1], L_0x1fcec70, L_0x1fcfe70, L_0x1fd1070, L_0x1fd2480;
S_0x1f75f00 .scope module, "mux_41_1b_0[0]" "mux_41_1b" 7 10, 8 2 0, S_0x1f75cc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x1f77b80_0 .net "a", 0 0, L_0x1fd2680;  1 drivers
v0x1f77c40_0 .net "ab_out", 0 0, L_0x1fcdea0;  1 drivers
v0x1f77d30_0 .net "b", 0 0, L_0x1fd2900;  1 drivers
v0x1f77e00_0 .net "c", 0 0, L_0x1fd2c10;  1 drivers
v0x1f77ed0_0 .net "cd_out", 0 0, L_0x1fce6a0;  1 drivers
v0x1f78010_0 .net "d", 0 0, L_0x1fd2f60;  1 drivers
v0x1f780b0_0 .net "res", 0 0, L_0x1fcec70;  1 drivers
v0x1f78150_0 .net "sel0", 0 0, L_0x1fd3430;  alias, 1 drivers
v0x1f78240_0 .net "sel1", 0 0, L_0x1fd3390;  alias, 1 drivers
S_0x1f761d0 .scope module, "mux_21_1b_0" "mux_21_1b" 8 11, 6 2 0, S_0x1f75f00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1fcdbf0/d .functor NOT 1, L_0x1fd3430, C4<0>, C4<0>, C4<0>;
L_0x1fcdbf0 .delay 1 (1,1,1) L_0x1fcdbf0/d;
L_0x1fcdcb0/d .functor AND 1, L_0x1fd2680, L_0x1fcdbf0, C4<1>, C4<1>;
L_0x1fcdcb0 .delay 1 (3,3,3) L_0x1fcdcb0/d;
L_0x1fcdd90/d .functor AND 1, L_0x1fd2900, L_0x1fd3430, C4<1>, C4<1>;
L_0x1fcdd90 .delay 1 (3,3,3) L_0x1fcdd90/d;
L_0x1fcdea0/d .functor OR 1, L_0x1fcdcb0, L_0x1fcdd90, C4<0>, C4<0>;
L_0x1fcdea0 .delay 1 (3,3,3) L_0x1fcdea0/d;
v0x1f76440_0 .net "a", 0 0, L_0x1fd2680;  alias, 1 drivers
v0x1f76520_0 .net "a_out", 0 0, L_0x1fcdcb0;  1 drivers
v0x1f765e0_0 .net "b", 0 0, L_0x1fd2900;  alias, 1 drivers
v0x1f766b0_0 .net "b_out", 0 0, L_0x1fcdd90;  1 drivers
v0x1f76770_0 .net "not_sel", 0 0, L_0x1fcdbf0;  1 drivers
v0x1f76880_0 .net "res", 0 0, L_0x1fcdea0;  alias, 1 drivers
v0x1f76940_0 .net "sel", 0 0, L_0x1fd3430;  alias, 1 drivers
S_0x1f76a80 .scope module, "mux_21_1b_1" "mux_21_1b" 8 13, 6 2 0, S_0x1f75f00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1fce050/d .functor NOT 1, L_0x1fd3430, C4<0>, C4<0>, C4<0>;
L_0x1fce050 .delay 1 (1,1,1) L_0x1fce050/d;
L_0x1fce160/d .functor AND 1, L_0x1fd2c10, L_0x1fce050, C4<1>, C4<1>;
L_0x1fce160 .delay 1 (3,3,3) L_0x1fce160/d;
L_0x1fce330/d .functor AND 1, L_0x1fd2f60, L_0x1fd3430, C4<1>, C4<1>;
L_0x1fce330 .delay 1 (3,3,3) L_0x1fce330/d;
L_0x1fce6a0/d .functor OR 1, L_0x1fce160, L_0x1fce330, C4<0>, C4<0>;
L_0x1fce6a0 .delay 1 (3,3,3) L_0x1fce6a0/d;
v0x1f76cf0_0 .net "a", 0 0, L_0x1fd2c10;  alias, 1 drivers
v0x1f76db0_0 .net "a_out", 0 0, L_0x1fce160;  1 drivers
v0x1f76e70_0 .net "b", 0 0, L_0x1fd2f60;  alias, 1 drivers
v0x1f76f40_0 .net "b_out", 0 0, L_0x1fce330;  1 drivers
v0x1f77000_0 .net "not_sel", 0 0, L_0x1fce050;  1 drivers
v0x1f77110_0 .net "res", 0 0, L_0x1fce6a0;  alias, 1 drivers
v0x1f771d0_0 .net "sel", 0 0, L_0x1fd3430;  alias, 1 drivers
S_0x1f77300 .scope module, "mux_21_1b_2" "mux_21_1b" 8 14, 6 2 0, S_0x1f75f00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1fce850/d .functor NOT 1, L_0x1fd3390, C4<0>, C4<0>, C4<0>;
L_0x1fce850 .delay 1 (1,1,1) L_0x1fce850/d;
L_0x1fce960/d .functor AND 1, L_0x1fcdea0, L_0x1fce850, C4<1>, C4<1>;
L_0x1fce960 .delay 1 (3,3,3) L_0x1fce960/d;
L_0x1fceb20/d .functor AND 1, L_0x1fce6a0, L_0x1fd3390, C4<1>, C4<1>;
L_0x1fceb20 .delay 1 (3,3,3) L_0x1fceb20/d;
L_0x1fcec70/d .functor OR 1, L_0x1fce960, L_0x1fceb20, C4<0>, C4<0>;
L_0x1fcec70 .delay 1 (3,3,3) L_0x1fcec70/d;
v0x1f77580_0 .net "a", 0 0, L_0x1fcdea0;  alias, 1 drivers
v0x1f77650_0 .net "a_out", 0 0, L_0x1fce960;  1 drivers
v0x1f776f0_0 .net "b", 0 0, L_0x1fce6a0;  alias, 1 drivers
v0x1f777f0_0 .net "b_out", 0 0, L_0x1fceb20;  1 drivers
v0x1f77890_0 .net "not_sel", 0 0, L_0x1fce850;  1 drivers
v0x1f77980_0 .net "res", 0 0, L_0x1fcec70;  alias, 1 drivers
v0x1f77a40_0 .net "sel", 0 0, L_0x1fd3390;  alias, 1 drivers
S_0x1f78370 .scope module, "mux_41_1b_0[1]" "mux_41_1b" 7 10, 8 2 0, S_0x1f75cc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x1f79ff0_0 .net "a", 0 0, L_0x1fd2720;  1 drivers
v0x1f7a0b0_0 .net "ab_out", 0 0, L_0x1fcf2b0;  1 drivers
v0x1f7a1a0_0 .net "b", 0 0, L_0x1fd29a0;  1 drivers
v0x1f7a240_0 .net "c", 0 0, L_0x1fd2cb0;  1 drivers
v0x1f7a310_0 .net "cd_out", 0 0, L_0x1fcf8a0;  1 drivers
v0x1f7a450_0 .net "d", 0 0, L_0x1fd3000;  1 drivers
v0x1f7a4f0_0 .net "res", 0 0, L_0x1fcfe70;  1 drivers
v0x1f7a590_0 .net "sel0", 0 0, L_0x1fd3430;  alias, 1 drivers
v0x1f7a630_0 .net "sel1", 0 0, L_0x1fd3390;  alias, 1 drivers
S_0x1f785f0 .scope module, "mux_21_1b_0" "mux_21_1b" 8 11, 6 2 0, S_0x1f78370;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1fcee70/d .functor NOT 1, L_0x1fd3430, C4<0>, C4<0>, C4<0>;
L_0x1fcee70 .delay 1 (1,1,1) L_0x1fcee70/d;
L_0x1fcef80/d .functor AND 1, L_0x1fd2720, L_0x1fcee70, C4<1>, C4<1>;
L_0x1fcef80 .delay 1 (3,3,3) L_0x1fcef80/d;
L_0x1fcf150/d .functor AND 1, L_0x1fd29a0, L_0x1fd3430, C4<1>, C4<1>;
L_0x1fcf150 .delay 1 (3,3,3) L_0x1fcf150/d;
L_0x1fcf2b0/d .functor OR 1, L_0x1fcef80, L_0x1fcf150, C4<0>, C4<0>;
L_0x1fcf2b0 .delay 1 (3,3,3) L_0x1fcf2b0/d;
v0x1f78870_0 .net "a", 0 0, L_0x1fd2720;  alias, 1 drivers
v0x1f78950_0 .net "a_out", 0 0, L_0x1fcef80;  1 drivers
v0x1f78a10_0 .net "b", 0 0, L_0x1fd29a0;  alias, 1 drivers
v0x1f78ae0_0 .net "b_out", 0 0, L_0x1fcf150;  1 drivers
v0x1f78ba0_0 .net "not_sel", 0 0, L_0x1fcee70;  1 drivers
v0x1f78cb0_0 .net "res", 0 0, L_0x1fcf2b0;  alias, 1 drivers
v0x1f78d70_0 .net "sel", 0 0, L_0x1fd3430;  alias, 1 drivers
S_0x1f78e90 .scope module, "mux_21_1b_1" "mux_21_1b" 8 13, 6 2 0, S_0x1f78370;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1fcf460/d .functor NOT 1, L_0x1fd3430, C4<0>, C4<0>, C4<0>;
L_0x1fcf460 .delay 1 (1,1,1) L_0x1fcf460/d;
L_0x1fcf570/d .functor AND 1, L_0x1fd2cb0, L_0x1fcf460, C4<1>, C4<1>;
L_0x1fcf570 .delay 1 (3,3,3) L_0x1fcf570/d;
L_0x1fcf740/d .functor AND 1, L_0x1fd3000, L_0x1fd3430, C4<1>, C4<1>;
L_0x1fcf740 .delay 1 (3,3,3) L_0x1fcf740/d;
L_0x1fcf8a0/d .functor OR 1, L_0x1fcf570, L_0x1fcf740, C4<0>, C4<0>;
L_0x1fcf8a0 .delay 1 (3,3,3) L_0x1fcf8a0/d;
v0x1f79100_0 .net "a", 0 0, L_0x1fd2cb0;  alias, 1 drivers
v0x1f791c0_0 .net "a_out", 0 0, L_0x1fcf570;  1 drivers
v0x1f79280_0 .net "b", 0 0, L_0x1fd3000;  alias, 1 drivers
v0x1f79350_0 .net "b_out", 0 0, L_0x1fcf740;  1 drivers
v0x1f79410_0 .net "not_sel", 0 0, L_0x1fcf460;  1 drivers
v0x1f79520_0 .net "res", 0 0, L_0x1fcf8a0;  alias, 1 drivers
v0x1f795e0_0 .net "sel", 0 0, L_0x1fd3430;  alias, 1 drivers
S_0x1f79790 .scope module, "mux_21_1b_2" "mux_21_1b" 8 14, 6 2 0, S_0x1f78370;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1fcfa50/d .functor NOT 1, L_0x1fd3390, C4<0>, C4<0>, C4<0>;
L_0x1fcfa50 .delay 1 (1,1,1) L_0x1fcfa50/d;
L_0x1fcfb60/d .functor AND 1, L_0x1fcf2b0, L_0x1fcfa50, C4<1>, C4<1>;
L_0x1fcfb60 .delay 1 (3,3,3) L_0x1fcfb60/d;
L_0x1fcfd20/d .functor AND 1, L_0x1fcf8a0, L_0x1fd3390, C4<1>, C4<1>;
L_0x1fcfd20 .delay 1 (3,3,3) L_0x1fcfd20/d;
L_0x1fcfe70/d .functor OR 1, L_0x1fcfb60, L_0x1fcfd20, C4<0>, C4<0>;
L_0x1fcfe70 .delay 1 (3,3,3) L_0x1fcfe70/d;
v0x1f799c0_0 .net "a", 0 0, L_0x1fcf2b0;  alias, 1 drivers
v0x1f79a90_0 .net "a_out", 0 0, L_0x1fcfb60;  1 drivers
v0x1f79b30_0 .net "b", 0 0, L_0x1fcf8a0;  alias, 1 drivers
v0x1f79c30_0 .net "b_out", 0 0, L_0x1fcfd20;  1 drivers
v0x1f79cd0_0 .net "not_sel", 0 0, L_0x1fcfa50;  1 drivers
v0x1f79dc0_0 .net "res", 0 0, L_0x1fcfe70;  alias, 1 drivers
v0x1f79e80_0 .net "sel", 0 0, L_0x1fd3390;  alias, 1 drivers
S_0x1f7a780 .scope module, "mux_41_1b_0[2]" "mux_41_1b" 7 10, 8 2 0, S_0x1f75cc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x1f7c410_0 .net "a", 0 0, L_0x1fd27c0;  1 drivers
v0x1f7c4d0_0 .net "ab_out", 0 0, L_0x1fd04b0;  1 drivers
v0x1f7c570_0 .net "b", 0 0, L_0x1fd2a80;  1 drivers
v0x1f7c640_0 .net "c", 0 0, L_0x1fd2db0;  1 drivers
v0x1f7c710_0 .net "cd_out", 0 0, L_0x1fd0aa0;  1 drivers
v0x1f7c850_0 .net "d", 0 0, L_0x1fd3120;  1 drivers
v0x1f7c8f0_0 .net "res", 0 0, L_0x1fd1070;  1 drivers
v0x1f7c990_0 .net "sel0", 0 0, L_0x1fd3430;  alias, 1 drivers
v0x1f7ca30_0 .net "sel1", 0 0, L_0x1fd3390;  alias, 1 drivers
S_0x1f7aa10 .scope module, "mux_21_1b_0" "mux_21_1b" 8 11, 6 2 0, S_0x1f7a780;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1fd0070/d .functor NOT 1, L_0x1fd3430, C4<0>, C4<0>, C4<0>;
L_0x1fd0070 .delay 1 (1,1,1) L_0x1fd0070/d;
L_0x1fd0180/d .functor AND 1, L_0x1fd27c0, L_0x1fd0070, C4<1>, C4<1>;
L_0x1fd0180 .delay 1 (3,3,3) L_0x1fd0180/d;
L_0x1fd0350/d .functor AND 1, L_0x1fd2a80, L_0x1fd3430, C4<1>, C4<1>;
L_0x1fd0350 .delay 1 (3,3,3) L_0x1fd0350/d;
L_0x1fd04b0/d .functor OR 1, L_0x1fd0180, L_0x1fd0350, C4<0>, C4<0>;
L_0x1fd04b0 .delay 1 (3,3,3) L_0x1fd04b0/d;
v0x1f7ac90_0 .net "a", 0 0, L_0x1fd27c0;  alias, 1 drivers
v0x1f7ad70_0 .net "a_out", 0 0, L_0x1fd0180;  1 drivers
v0x1f7ae30_0 .net "b", 0 0, L_0x1fd2a80;  alias, 1 drivers
v0x1f7af00_0 .net "b_out", 0 0, L_0x1fd0350;  1 drivers
v0x1f7afc0_0 .net "not_sel", 0 0, L_0x1fd0070;  1 drivers
v0x1f7b0d0_0 .net "res", 0 0, L_0x1fd04b0;  alias, 1 drivers
v0x1f7b190_0 .net "sel", 0 0, L_0x1fd3430;  alias, 1 drivers
S_0x1f7b2b0 .scope module, "mux_21_1b_1" "mux_21_1b" 8 13, 6 2 0, S_0x1f7a780;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1fd0660/d .functor NOT 1, L_0x1fd3430, C4<0>, C4<0>, C4<0>;
L_0x1fd0660 .delay 1 (1,1,1) L_0x1fd0660/d;
L_0x1fd0770/d .functor AND 1, L_0x1fd2db0, L_0x1fd0660, C4<1>, C4<1>;
L_0x1fd0770 .delay 1 (3,3,3) L_0x1fd0770/d;
L_0x1fd0940/d .functor AND 1, L_0x1fd3120, L_0x1fd3430, C4<1>, C4<1>;
L_0x1fd0940 .delay 1 (3,3,3) L_0x1fd0940/d;
L_0x1fd0aa0/d .functor OR 1, L_0x1fd0770, L_0x1fd0940, C4<0>, C4<0>;
L_0x1fd0aa0 .delay 1 (3,3,3) L_0x1fd0aa0/d;
v0x1f7b520_0 .net "a", 0 0, L_0x1fd2db0;  alias, 1 drivers
v0x1f7b5e0_0 .net "a_out", 0 0, L_0x1fd0770;  1 drivers
v0x1f7b6a0_0 .net "b", 0 0, L_0x1fd3120;  alias, 1 drivers
v0x1f7b770_0 .net "b_out", 0 0, L_0x1fd0940;  1 drivers
v0x1f7b830_0 .net "not_sel", 0 0, L_0x1fd0660;  1 drivers
v0x1f7b940_0 .net "res", 0 0, L_0x1fd0aa0;  alias, 1 drivers
v0x1f7ba00_0 .net "sel", 0 0, L_0x1fd3430;  alias, 1 drivers
S_0x1f7bb20 .scope module, "mux_21_1b_2" "mux_21_1b" 8 14, 6 2 0, S_0x1f7a780;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1fd0c50/d .functor NOT 1, L_0x1fd3390, C4<0>, C4<0>, C4<0>;
L_0x1fd0c50 .delay 1 (1,1,1) L_0x1fd0c50/d;
L_0x1fd0d60/d .functor AND 1, L_0x1fd04b0, L_0x1fd0c50, C4<1>, C4<1>;
L_0x1fd0d60 .delay 1 (3,3,3) L_0x1fd0d60/d;
L_0x1fd0f20/d .functor AND 1, L_0x1fd0aa0, L_0x1fd3390, C4<1>, C4<1>;
L_0x1fd0f20 .delay 1 (3,3,3) L_0x1fd0f20/d;
L_0x1fd1070/d .functor OR 1, L_0x1fd0d60, L_0x1fd0f20, C4<0>, C4<0>;
L_0x1fd1070 .delay 1 (3,3,3) L_0x1fd1070/d;
v0x1f7bda0_0 .net "a", 0 0, L_0x1fd04b0;  alias, 1 drivers
v0x1f7be70_0 .net "a_out", 0 0, L_0x1fd0d60;  1 drivers
v0x1f7bf10_0 .net "b", 0 0, L_0x1fd0aa0;  alias, 1 drivers
v0x1f7c010_0 .net "b_out", 0 0, L_0x1fd0f20;  1 drivers
v0x1f7c0b0_0 .net "not_sel", 0 0, L_0x1fd0c50;  1 drivers
v0x1f7c1a0_0 .net "res", 0 0, L_0x1fd1070;  alias, 1 drivers
v0x1f7c260_0 .net "sel", 0 0, L_0x1fd3390;  alias, 1 drivers
S_0x1f7cb30 .scope module, "mux_41_1b_0[3]" "mux_41_1b" 7 10, 8 2 0, S_0x1f75cc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x1f7e720_0 .net "a", 0 0, L_0x1fd2860;  1 drivers
v0x1f7e7e0_0 .net "ab_out", 0 0, L_0x1fd16b0;  1 drivers
v0x1f7e8d0_0 .net "b", 0 0, L_0x1fd2b20;  1 drivers
v0x1f7e9a0_0 .net "c", 0 0, L_0x1fd2e50;  1 drivers
v0x1f7ea70_0 .net "cd_out", 0 0, L_0x1fd1ca0;  1 drivers
v0x1f7ebb0_0 .net "d", 0 0, L_0x1fd31c0;  1 drivers
v0x1f7ec50_0 .net "res", 0 0, L_0x1fd2480;  1 drivers
v0x1f7ecf0_0 .net "sel0", 0 0, L_0x1fd3430;  alias, 1 drivers
v0x1f7ed90_0 .net "sel1", 0 0, L_0x1fd3390;  alias, 1 drivers
S_0x1f7cd90 .scope module, "mux_21_1b_0" "mux_21_1b" 8 11, 6 2 0, S_0x1f7cb30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1fd1270/d .functor NOT 1, L_0x1fd3430, C4<0>, C4<0>, C4<0>;
L_0x1fd1270 .delay 1 (1,1,1) L_0x1fd1270/d;
L_0x1fd1380/d .functor AND 1, L_0x1fd2860, L_0x1fd1270, C4<1>, C4<1>;
L_0x1fd1380 .delay 1 (3,3,3) L_0x1fd1380/d;
L_0x1fd1550/d .functor AND 1, L_0x1fd2b20, L_0x1fd3430, C4<1>, C4<1>;
L_0x1fd1550 .delay 1 (3,3,3) L_0x1fd1550/d;
L_0x1fd16b0/d .functor OR 1, L_0x1fd1380, L_0x1fd1550, C4<0>, C4<0>;
L_0x1fd16b0 .delay 1 (3,3,3) L_0x1fd16b0/d;
v0x1f7d030_0 .net "a", 0 0, L_0x1fd2860;  alias, 1 drivers
v0x1f7d110_0 .net "a_out", 0 0, L_0x1fd1380;  1 drivers
v0x1f7d1d0_0 .net "b", 0 0, L_0x1fd2b20;  alias, 1 drivers
v0x1f7d2a0_0 .net "b_out", 0 0, L_0x1fd1550;  1 drivers
v0x1f7d360_0 .net "not_sel", 0 0, L_0x1fd1270;  1 drivers
v0x1f7d470_0 .net "res", 0 0, L_0x1fd16b0;  alias, 1 drivers
v0x1f7d530_0 .net "sel", 0 0, L_0x1fd3430;  alias, 1 drivers
S_0x1f7d650 .scope module, "mux_21_1b_1" "mux_21_1b" 8 13, 6 2 0, S_0x1f7cb30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1fd1860/d .functor NOT 1, L_0x1fd3430, C4<0>, C4<0>, C4<0>;
L_0x1fd1860 .delay 1 (1,1,1) L_0x1fd1860/d;
L_0x1fd1970/d .functor AND 1, L_0x1fd2e50, L_0x1fd1860, C4<1>, C4<1>;
L_0x1fd1970 .delay 1 (3,3,3) L_0x1fd1970/d;
L_0x1fd1b40/d .functor AND 1, L_0x1fd31c0, L_0x1fd3430, C4<1>, C4<1>;
L_0x1fd1b40 .delay 1 (3,3,3) L_0x1fd1b40/d;
L_0x1fd1ca0/d .functor OR 1, L_0x1fd1970, L_0x1fd1b40, C4<0>, C4<0>;
L_0x1fd1ca0 .delay 1 (3,3,3) L_0x1fd1ca0/d;
v0x1f7d8c0_0 .net "a", 0 0, L_0x1fd2e50;  alias, 1 drivers
v0x1f7d980_0 .net "a_out", 0 0, L_0x1fd1970;  1 drivers
v0x1f7da40_0 .net "b", 0 0, L_0x1fd31c0;  alias, 1 drivers
v0x1f7db10_0 .net "b_out", 0 0, L_0x1fd1b40;  1 drivers
v0x1f7dbd0_0 .net "not_sel", 0 0, L_0x1fd1860;  1 drivers
v0x1f7dce0_0 .net "res", 0 0, L_0x1fd1ca0;  alias, 1 drivers
v0x1f7dda0_0 .net "sel", 0 0, L_0x1fd3430;  alias, 1 drivers
S_0x1f7dec0 .scope module, "mux_21_1b_2" "mux_21_1b" 8 14, 6 2 0, S_0x1f7cb30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1fd1e50/d .functor NOT 1, L_0x1fd3390, C4<0>, C4<0>, C4<0>;
L_0x1fd1e50 .delay 1 (1,1,1) L_0x1fd1e50/d;
L_0x1fd1f60/d .functor AND 1, L_0x1fd16b0, L_0x1fd1e50, C4<1>, C4<1>;
L_0x1fd1f60 .delay 1 (3,3,3) L_0x1fd1f60/d;
L_0x1fd2120/d .functor AND 1, L_0x1fd1ca0, L_0x1fd3390, C4<1>, C4<1>;
L_0x1fd2120 .delay 1 (3,3,3) L_0x1fd2120/d;
L_0x1fd2480/d .functor OR 1, L_0x1fd1f60, L_0x1fd2120, C4<0>, C4<0>;
L_0x1fd2480 .delay 1 (3,3,3) L_0x1fd2480/d;
v0x1f7e140_0 .net "a", 0 0, L_0x1fd16b0;  alias, 1 drivers
v0x1f7e210_0 .net "a_out", 0 0, L_0x1fd1f60;  1 drivers
v0x1f7e2b0_0 .net "b", 0 0, L_0x1fd1ca0;  alias, 1 drivers
v0x1f7e3b0_0 .net "b_out", 0 0, L_0x1fd2120;  1 drivers
v0x1f7e450_0 .net "not_sel", 0 0, L_0x1fd1e50;  1 drivers
v0x1f7e540_0 .net "res", 0 0, L_0x1fd2480;  alias, 1 drivers
v0x1f7e600_0 .net "sel", 0 0, L_0x1fd3390;  alias, 1 drivers
S_0x1f7f590 .scope module, "mux_41_4b_1" "mux_41_4b" 3 47, 7 2 0, S_0x1e803f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 4 "C";
    .port_info 3 /INPUT 4 "D";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 4 "RES";
v0x1f88980_0 .net "A", 3 0, L_0x1fcda70;  alias, 1 drivers
v0x1f88a60_0 .net "B", 3 0, L_0x1fc9020;  alias, 1 drivers
v0x1f88b70_0 .net "C", 3 0, L_0x1fc43e0;  alias, 1 drivers
v0x1f88c60_0 .net "D", 3 0, L_0x1fbf990;  alias, 1 drivers
v0x1f88d70_0 .net "RES", 3 0, L_0x1fd9360;  alias, 1 drivers
v0x1f88ea0_0 .net "sel0", 0 0, L_0x1fd94a0;  1 drivers
v0x1f88f40_0 .net "sel1", 0 0, L_0x1fd9400;  1 drivers
L_0x1fd8060 .part L_0x1fcda70, 0, 1;
L_0x1fd8100 .part L_0x1fcda70, 1, 1;
L_0x1fd81a0 .part L_0x1fcda70, 2, 1;
L_0x1fd8450 .part L_0x1fcda70, 3, 1;
L_0x1fd84f0 .part L_0x1fc9020, 0, 1;
L_0x1fd8590 .part L_0x1fc9020, 1, 1;
L_0x1fd8670 .part L_0x1fc9020, 2, 1;
L_0x1fd8920 .part L_0x1fc9020, 3, 1;
L_0x1fd8a10 .part L_0x1fc43e0, 0, 1;
L_0x1fd8ab0 .part L_0x1fc43e0, 1, 1;
L_0x1fd8bb0 .part L_0x1fc43e0, 2, 1;
L_0x1fb5630 .part L_0x1fc43e0, 3, 1;
L_0x1fd8e60 .part L_0x1fbf990, 0, 1;
L_0x1fd8f00 .part L_0x1fbf990, 1, 1;
L_0x1fd9020 .part L_0x1fbf990, 2, 1;
L_0x1fb3210 .part L_0x1fbf990, 3, 1;
L_0x1fd9360 .concat [ 1 1 1 1], L_0x1fd4650, L_0x1fd5850, L_0x1fd6a50, L_0x1fd7e60;
S_0x1f7f820 .scope module, "mux_41_1b_0[0]" "mux_41_1b" 7 10, 8 2 0, S_0x1f7f590;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x1f814e0_0 .net "a", 0 0, L_0x1fd8060;  1 drivers
v0x1f815a0_0 .net "ab_out", 0 0, L_0x1fd3880;  1 drivers
v0x1f81690_0 .net "b", 0 0, L_0x1fd84f0;  1 drivers
v0x1f81760_0 .net "c", 0 0, L_0x1fd8a10;  1 drivers
v0x1f81830_0 .net "cd_out", 0 0, L_0x1fd4080;  1 drivers
v0x1f81970_0 .net "d", 0 0, L_0x1fd8e60;  1 drivers
v0x1f81a10_0 .net "res", 0 0, L_0x1fd4650;  1 drivers
v0x1f81ab0_0 .net "sel0", 0 0, L_0x1fd94a0;  alias, 1 drivers
v0x1f81ba0_0 .net "sel1", 0 0, L_0x1fd9400;  alias, 1 drivers
S_0x1f7fb30 .scope module, "mux_21_1b_0" "mux_21_1b" 8 11, 6 2 0, S_0x1f7f820;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1fd2ef0/d .functor NOT 1, L_0x1fd94a0, C4<0>, C4<0>, C4<0>;
L_0x1fd2ef0 .delay 1 (1,1,1) L_0x1fd2ef0/d;
L_0x1fd3570/d .functor AND 1, L_0x1fd8060, L_0x1fd2ef0, C4<1>, C4<1>;
L_0x1fd3570 .delay 1 (3,3,3) L_0x1fd3570/d;
L_0x1fd3720/d .functor AND 1, L_0x1fd84f0, L_0x1fd94a0, C4<1>, C4<1>;
L_0x1fd3720 .delay 1 (3,3,3) L_0x1fd3720/d;
L_0x1fd3880/d .functor OR 1, L_0x1fd3570, L_0x1fd3720, C4<0>, C4<0>;
L_0x1fd3880 .delay 1 (3,3,3) L_0x1fd3880/d;
v0x1f7fda0_0 .net "a", 0 0, L_0x1fd8060;  alias, 1 drivers
v0x1f7fe80_0 .net "a_out", 0 0, L_0x1fd3570;  1 drivers
v0x1f7ff40_0 .net "b", 0 0, L_0x1fd84f0;  alias, 1 drivers
v0x1f80010_0 .net "b_out", 0 0, L_0x1fd3720;  1 drivers
v0x1f800d0_0 .net "not_sel", 0 0, L_0x1fd2ef0;  1 drivers
v0x1f801e0_0 .net "res", 0 0, L_0x1fd3880;  alias, 1 drivers
v0x1f802a0_0 .net "sel", 0 0, L_0x1fd94a0;  alias, 1 drivers
S_0x1f803e0 .scope module, "mux_21_1b_1" "mux_21_1b" 8 13, 6 2 0, S_0x1f7f820;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1fd3a30/d .functor NOT 1, L_0x1fd94a0, C4<0>, C4<0>, C4<0>;
L_0x1fd3a30 .delay 1 (1,1,1) L_0x1fd3a30/d;
L_0x1fd3b40/d .functor AND 1, L_0x1fd8a10, L_0x1fd3a30, C4<1>, C4<1>;
L_0x1fd3b40 .delay 1 (3,3,3) L_0x1fd3b40/d;
L_0x1fd3d10/d .functor AND 1, L_0x1fd8e60, L_0x1fd94a0, C4<1>, C4<1>;
L_0x1fd3d10 .delay 1 (3,3,3) L_0x1fd3d10/d;
L_0x1fd4080/d .functor OR 1, L_0x1fd3b40, L_0x1fd3d10, C4<0>, C4<0>;
L_0x1fd4080 .delay 1 (3,3,3) L_0x1fd4080/d;
v0x1f80650_0 .net "a", 0 0, L_0x1fd8a10;  alias, 1 drivers
v0x1f80710_0 .net "a_out", 0 0, L_0x1fd3b40;  1 drivers
v0x1f807d0_0 .net "b", 0 0, L_0x1fd8e60;  alias, 1 drivers
v0x1f808a0_0 .net "b_out", 0 0, L_0x1fd3d10;  1 drivers
v0x1f80960_0 .net "not_sel", 0 0, L_0x1fd3a30;  1 drivers
v0x1f80a70_0 .net "res", 0 0, L_0x1fd4080;  alias, 1 drivers
v0x1f80b30_0 .net "sel", 0 0, L_0x1fd94a0;  alias, 1 drivers
S_0x1f80c60 .scope module, "mux_21_1b_2" "mux_21_1b" 8 14, 6 2 0, S_0x1f7f820;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1fd4230/d .functor NOT 1, L_0x1fd9400, C4<0>, C4<0>, C4<0>;
L_0x1fd4230 .delay 1 (1,1,1) L_0x1fd4230/d;
L_0x1fd4340/d .functor AND 1, L_0x1fd3880, L_0x1fd4230, C4<1>, C4<1>;
L_0x1fd4340 .delay 1 (3,3,3) L_0x1fd4340/d;
L_0x1fd4500/d .functor AND 1, L_0x1fd4080, L_0x1fd9400, C4<1>, C4<1>;
L_0x1fd4500 .delay 1 (3,3,3) L_0x1fd4500/d;
L_0x1fd4650/d .functor OR 1, L_0x1fd4340, L_0x1fd4500, C4<0>, C4<0>;
L_0x1fd4650 .delay 1 (3,3,3) L_0x1fd4650/d;
v0x1f80ee0_0 .net "a", 0 0, L_0x1fd3880;  alias, 1 drivers
v0x1f80fb0_0 .net "a_out", 0 0, L_0x1fd4340;  1 drivers
v0x1f81050_0 .net "b", 0 0, L_0x1fd4080;  alias, 1 drivers
v0x1f81150_0 .net "b_out", 0 0, L_0x1fd4500;  1 drivers
v0x1f811f0_0 .net "not_sel", 0 0, L_0x1fd4230;  1 drivers
v0x1f812e0_0 .net "res", 0 0, L_0x1fd4650;  alias, 1 drivers
v0x1f813a0_0 .net "sel", 0 0, L_0x1fd9400;  alias, 1 drivers
S_0x1f81c80 .scope module, "mux_41_1b_0[1]" "mux_41_1b" 7 10, 8 2 0, S_0x1f7f590;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x1f83900_0 .net "a", 0 0, L_0x1fd8100;  1 drivers
v0x1f839c0_0 .net "ab_out", 0 0, L_0x1fd4c90;  1 drivers
v0x1f83ab0_0 .net "b", 0 0, L_0x1fd8590;  1 drivers
v0x1f83b50_0 .net "c", 0 0, L_0x1fd8ab0;  1 drivers
v0x1f83c20_0 .net "cd_out", 0 0, L_0x1fd5280;  1 drivers
v0x1f83d60_0 .net "d", 0 0, L_0x1fd8f00;  1 drivers
v0x1f83e00_0 .net "res", 0 0, L_0x1fd5850;  1 drivers
v0x1f83ea0_0 .net "sel0", 0 0, L_0x1fd94a0;  alias, 1 drivers
v0x1f83f40_0 .net "sel1", 0 0, L_0x1fd9400;  alias, 1 drivers
S_0x1f81f00 .scope module, "mux_21_1b_0" "mux_21_1b" 8 11, 6 2 0, S_0x1f81c80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1fd4850/d .functor NOT 1, L_0x1fd94a0, C4<0>, C4<0>, C4<0>;
L_0x1fd4850 .delay 1 (1,1,1) L_0x1fd4850/d;
L_0x1fd4960/d .functor AND 1, L_0x1fd8100, L_0x1fd4850, C4<1>, C4<1>;
L_0x1fd4960 .delay 1 (3,3,3) L_0x1fd4960/d;
L_0x1fd4b30/d .functor AND 1, L_0x1fd8590, L_0x1fd94a0, C4<1>, C4<1>;
L_0x1fd4b30 .delay 1 (3,3,3) L_0x1fd4b30/d;
L_0x1fd4c90/d .functor OR 1, L_0x1fd4960, L_0x1fd4b30, C4<0>, C4<0>;
L_0x1fd4c90 .delay 1 (3,3,3) L_0x1fd4c90/d;
v0x1f82180_0 .net "a", 0 0, L_0x1fd8100;  alias, 1 drivers
v0x1f82260_0 .net "a_out", 0 0, L_0x1fd4960;  1 drivers
v0x1f82320_0 .net "b", 0 0, L_0x1fd8590;  alias, 1 drivers
v0x1f823f0_0 .net "b_out", 0 0, L_0x1fd4b30;  1 drivers
v0x1f824b0_0 .net "not_sel", 0 0, L_0x1fd4850;  1 drivers
v0x1f825c0_0 .net "res", 0 0, L_0x1fd4c90;  alias, 1 drivers
v0x1f82680_0 .net "sel", 0 0, L_0x1fd94a0;  alias, 1 drivers
S_0x1f827a0 .scope module, "mux_21_1b_1" "mux_21_1b" 8 13, 6 2 0, S_0x1f81c80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1fd4e40/d .functor NOT 1, L_0x1fd94a0, C4<0>, C4<0>, C4<0>;
L_0x1fd4e40 .delay 1 (1,1,1) L_0x1fd4e40/d;
L_0x1fd4f50/d .functor AND 1, L_0x1fd8ab0, L_0x1fd4e40, C4<1>, C4<1>;
L_0x1fd4f50 .delay 1 (3,3,3) L_0x1fd4f50/d;
L_0x1fd5120/d .functor AND 1, L_0x1fd8f00, L_0x1fd94a0, C4<1>, C4<1>;
L_0x1fd5120 .delay 1 (3,3,3) L_0x1fd5120/d;
L_0x1fd5280/d .functor OR 1, L_0x1fd4f50, L_0x1fd5120, C4<0>, C4<0>;
L_0x1fd5280 .delay 1 (3,3,3) L_0x1fd5280/d;
v0x1f82a10_0 .net "a", 0 0, L_0x1fd8ab0;  alias, 1 drivers
v0x1f82ad0_0 .net "a_out", 0 0, L_0x1fd4f50;  1 drivers
v0x1f82b90_0 .net "b", 0 0, L_0x1fd8f00;  alias, 1 drivers
v0x1f82c60_0 .net "b_out", 0 0, L_0x1fd5120;  1 drivers
v0x1f82d20_0 .net "not_sel", 0 0, L_0x1fd4e40;  1 drivers
v0x1f82e30_0 .net "res", 0 0, L_0x1fd5280;  alias, 1 drivers
v0x1f82ef0_0 .net "sel", 0 0, L_0x1fd94a0;  alias, 1 drivers
S_0x1f830a0 .scope module, "mux_21_1b_2" "mux_21_1b" 8 14, 6 2 0, S_0x1f81c80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1fd5430/d .functor NOT 1, L_0x1fd9400, C4<0>, C4<0>, C4<0>;
L_0x1fd5430 .delay 1 (1,1,1) L_0x1fd5430/d;
L_0x1fd5540/d .functor AND 1, L_0x1fd4c90, L_0x1fd5430, C4<1>, C4<1>;
L_0x1fd5540 .delay 1 (3,3,3) L_0x1fd5540/d;
L_0x1fd5700/d .functor AND 1, L_0x1fd5280, L_0x1fd9400, C4<1>, C4<1>;
L_0x1fd5700 .delay 1 (3,3,3) L_0x1fd5700/d;
L_0x1fd5850/d .functor OR 1, L_0x1fd5540, L_0x1fd5700, C4<0>, C4<0>;
L_0x1fd5850 .delay 1 (3,3,3) L_0x1fd5850/d;
v0x1f832d0_0 .net "a", 0 0, L_0x1fd4c90;  alias, 1 drivers
v0x1f833a0_0 .net "a_out", 0 0, L_0x1fd5540;  1 drivers
v0x1f83440_0 .net "b", 0 0, L_0x1fd5280;  alias, 1 drivers
v0x1f83540_0 .net "b_out", 0 0, L_0x1fd5700;  1 drivers
v0x1f835e0_0 .net "not_sel", 0 0, L_0x1fd5430;  1 drivers
v0x1f836d0_0 .net "res", 0 0, L_0x1fd5850;  alias, 1 drivers
v0x1f83790_0 .net "sel", 0 0, L_0x1fd9400;  alias, 1 drivers
S_0x1f840d0 .scope module, "mux_41_1b_0[2]" "mux_41_1b" 7 10, 8 2 0, S_0x1f7f590;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x1f85d60_0 .net "a", 0 0, L_0x1fd81a0;  1 drivers
v0x1f85e20_0 .net "ab_out", 0 0, L_0x1fd5e90;  1 drivers
v0x1f85ec0_0 .net "b", 0 0, L_0x1fd8670;  1 drivers
v0x1f85f90_0 .net "c", 0 0, L_0x1fd8bb0;  1 drivers
v0x1f86060_0 .net "cd_out", 0 0, L_0x1fd6480;  1 drivers
v0x1f861a0_0 .net "d", 0 0, L_0x1fd9020;  1 drivers
v0x1f86240_0 .net "res", 0 0, L_0x1fd6a50;  1 drivers
v0x1f862e0_0 .net "sel0", 0 0, L_0x1fd94a0;  alias, 1 drivers
v0x1f86490_0 .net "sel1", 0 0, L_0x1fd9400;  alias, 1 drivers
S_0x1f84360 .scope module, "mux_21_1b_0" "mux_21_1b" 8 11, 6 2 0, S_0x1f840d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1fd5a50/d .functor NOT 1, L_0x1fd94a0, C4<0>, C4<0>, C4<0>;
L_0x1fd5a50 .delay 1 (1,1,1) L_0x1fd5a50/d;
L_0x1fd5b60/d .functor AND 1, L_0x1fd81a0, L_0x1fd5a50, C4<1>, C4<1>;
L_0x1fd5b60 .delay 1 (3,3,3) L_0x1fd5b60/d;
L_0x1fd5d30/d .functor AND 1, L_0x1fd8670, L_0x1fd94a0, C4<1>, C4<1>;
L_0x1fd5d30 .delay 1 (3,3,3) L_0x1fd5d30/d;
L_0x1fd5e90/d .functor OR 1, L_0x1fd5b60, L_0x1fd5d30, C4<0>, C4<0>;
L_0x1fd5e90 .delay 1 (3,3,3) L_0x1fd5e90/d;
v0x1f845e0_0 .net "a", 0 0, L_0x1fd81a0;  alias, 1 drivers
v0x1f846c0_0 .net "a_out", 0 0, L_0x1fd5b60;  1 drivers
v0x1f84780_0 .net "b", 0 0, L_0x1fd8670;  alias, 1 drivers
v0x1f84850_0 .net "b_out", 0 0, L_0x1fd5d30;  1 drivers
v0x1f84910_0 .net "not_sel", 0 0, L_0x1fd5a50;  1 drivers
v0x1f84a20_0 .net "res", 0 0, L_0x1fd5e90;  alias, 1 drivers
v0x1f84ae0_0 .net "sel", 0 0, L_0x1fd94a0;  alias, 1 drivers
S_0x1f84c00 .scope module, "mux_21_1b_1" "mux_21_1b" 8 13, 6 2 0, S_0x1f840d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1fd6040/d .functor NOT 1, L_0x1fd94a0, C4<0>, C4<0>, C4<0>;
L_0x1fd6040 .delay 1 (1,1,1) L_0x1fd6040/d;
L_0x1fd6150/d .functor AND 1, L_0x1fd8bb0, L_0x1fd6040, C4<1>, C4<1>;
L_0x1fd6150 .delay 1 (3,3,3) L_0x1fd6150/d;
L_0x1fd6320/d .functor AND 1, L_0x1fd9020, L_0x1fd94a0, C4<1>, C4<1>;
L_0x1fd6320 .delay 1 (3,3,3) L_0x1fd6320/d;
L_0x1fd6480/d .functor OR 1, L_0x1fd6150, L_0x1fd6320, C4<0>, C4<0>;
L_0x1fd6480 .delay 1 (3,3,3) L_0x1fd6480/d;
v0x1f84e70_0 .net "a", 0 0, L_0x1fd8bb0;  alias, 1 drivers
v0x1f84f30_0 .net "a_out", 0 0, L_0x1fd6150;  1 drivers
v0x1f84ff0_0 .net "b", 0 0, L_0x1fd9020;  alias, 1 drivers
v0x1f850c0_0 .net "b_out", 0 0, L_0x1fd6320;  1 drivers
v0x1f85180_0 .net "not_sel", 0 0, L_0x1fd6040;  1 drivers
v0x1f85290_0 .net "res", 0 0, L_0x1fd6480;  alias, 1 drivers
v0x1f85350_0 .net "sel", 0 0, L_0x1fd94a0;  alias, 1 drivers
S_0x1f85470 .scope module, "mux_21_1b_2" "mux_21_1b" 8 14, 6 2 0, S_0x1f840d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1fd6630/d .functor NOT 1, L_0x1fd9400, C4<0>, C4<0>, C4<0>;
L_0x1fd6630 .delay 1 (1,1,1) L_0x1fd6630/d;
L_0x1fd6740/d .functor AND 1, L_0x1fd5e90, L_0x1fd6630, C4<1>, C4<1>;
L_0x1fd6740 .delay 1 (3,3,3) L_0x1fd6740/d;
L_0x1fd6900/d .functor AND 1, L_0x1fd6480, L_0x1fd9400, C4<1>, C4<1>;
L_0x1fd6900 .delay 1 (3,3,3) L_0x1fd6900/d;
L_0x1fd6a50/d .functor OR 1, L_0x1fd6740, L_0x1fd6900, C4<0>, C4<0>;
L_0x1fd6a50 .delay 1 (3,3,3) L_0x1fd6a50/d;
v0x1f856f0_0 .net "a", 0 0, L_0x1fd5e90;  alias, 1 drivers
v0x1f857c0_0 .net "a_out", 0 0, L_0x1fd6740;  1 drivers
v0x1f85860_0 .net "b", 0 0, L_0x1fd6480;  alias, 1 drivers
v0x1f85960_0 .net "b_out", 0 0, L_0x1fd6900;  1 drivers
v0x1f85a00_0 .net "not_sel", 0 0, L_0x1fd6630;  1 drivers
v0x1f85af0_0 .net "res", 0 0, L_0x1fd6a50;  alias, 1 drivers
v0x1f85bb0_0 .net "sel", 0 0, L_0x1fd9400;  alias, 1 drivers
S_0x1f86590 .scope module, "mux_41_1b_0[3]" "mux_41_1b" 7 10, 8 2 0, S_0x1f7f590;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "sel1";
    .port_info 5 /INPUT 1 "sel0";
    .port_info 6 /OUTPUT 1 "res";
v0x1f88180_0 .net "a", 0 0, L_0x1fd8450;  1 drivers
v0x1f88240_0 .net "ab_out", 0 0, L_0x1fd7090;  1 drivers
v0x1f88330_0 .net "b", 0 0, L_0x1fd8920;  1 drivers
v0x1f88400_0 .net "c", 0 0, L_0x1fb5630;  1 drivers
v0x1f884d0_0 .net "cd_out", 0 0, L_0x1fd7680;  1 drivers
v0x1f88610_0 .net "d", 0 0, L_0x1fb3210;  1 drivers
v0x1f886b0_0 .net "res", 0 0, L_0x1fd7e60;  1 drivers
v0x1f88750_0 .net "sel0", 0 0, L_0x1fd94a0;  alias, 1 drivers
v0x1f887f0_0 .net "sel1", 0 0, L_0x1fd9400;  alias, 1 drivers
S_0x1f867f0 .scope module, "mux_21_1b_0" "mux_21_1b" 8 11, 6 2 0, S_0x1f86590;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1fd6c50/d .functor NOT 1, L_0x1fd94a0, C4<0>, C4<0>, C4<0>;
L_0x1fd6c50 .delay 1 (1,1,1) L_0x1fd6c50/d;
L_0x1fd6d60/d .functor AND 1, L_0x1fd8450, L_0x1fd6c50, C4<1>, C4<1>;
L_0x1fd6d60 .delay 1 (3,3,3) L_0x1fd6d60/d;
L_0x1fd6f30/d .functor AND 1, L_0x1fd8920, L_0x1fd94a0, C4<1>, C4<1>;
L_0x1fd6f30 .delay 1 (3,3,3) L_0x1fd6f30/d;
L_0x1fd7090/d .functor OR 1, L_0x1fd6d60, L_0x1fd6f30, C4<0>, C4<0>;
L_0x1fd7090 .delay 1 (3,3,3) L_0x1fd7090/d;
v0x1f86a90_0 .net "a", 0 0, L_0x1fd8450;  alias, 1 drivers
v0x1f86b70_0 .net "a_out", 0 0, L_0x1fd6d60;  1 drivers
v0x1f86c30_0 .net "b", 0 0, L_0x1fd8920;  alias, 1 drivers
v0x1f86d00_0 .net "b_out", 0 0, L_0x1fd6f30;  1 drivers
v0x1f86dc0_0 .net "not_sel", 0 0, L_0x1fd6c50;  1 drivers
v0x1f86ed0_0 .net "res", 0 0, L_0x1fd7090;  alias, 1 drivers
v0x1f86f90_0 .net "sel", 0 0, L_0x1fd94a0;  alias, 1 drivers
S_0x1f870b0 .scope module, "mux_21_1b_1" "mux_21_1b" 8 13, 6 2 0, S_0x1f86590;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1fd7240/d .functor NOT 1, L_0x1fd94a0, C4<0>, C4<0>, C4<0>;
L_0x1fd7240 .delay 1 (1,1,1) L_0x1fd7240/d;
L_0x1fd7350/d .functor AND 1, L_0x1fb5630, L_0x1fd7240, C4<1>, C4<1>;
L_0x1fd7350 .delay 1 (3,3,3) L_0x1fd7350/d;
L_0x1fd7520/d .functor AND 1, L_0x1fb3210, L_0x1fd94a0, C4<1>, C4<1>;
L_0x1fd7520 .delay 1 (3,3,3) L_0x1fd7520/d;
L_0x1fd7680/d .functor OR 1, L_0x1fd7350, L_0x1fd7520, C4<0>, C4<0>;
L_0x1fd7680 .delay 1 (3,3,3) L_0x1fd7680/d;
v0x1f87320_0 .net "a", 0 0, L_0x1fb5630;  alias, 1 drivers
v0x1f873e0_0 .net "a_out", 0 0, L_0x1fd7350;  1 drivers
v0x1f874a0_0 .net "b", 0 0, L_0x1fb3210;  alias, 1 drivers
v0x1f87570_0 .net "b_out", 0 0, L_0x1fd7520;  1 drivers
v0x1f87630_0 .net "not_sel", 0 0, L_0x1fd7240;  1 drivers
v0x1f87740_0 .net "res", 0 0, L_0x1fd7680;  alias, 1 drivers
v0x1f87800_0 .net "sel", 0 0, L_0x1fd94a0;  alias, 1 drivers
S_0x1f87920 .scope module, "mux_21_1b_2" "mux_21_1b" 8 14, 6 2 0, S_0x1f86590;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "res";
L_0x1fd7830/d .functor NOT 1, L_0x1fd9400, C4<0>, C4<0>, C4<0>;
L_0x1fd7830 .delay 1 (1,1,1) L_0x1fd7830/d;
L_0x1fd7940/d .functor AND 1, L_0x1fd7090, L_0x1fd7830, C4<1>, C4<1>;
L_0x1fd7940 .delay 1 (3,3,3) L_0x1fd7940/d;
L_0x1fd7b00/d .functor AND 1, L_0x1fd7680, L_0x1fd9400, C4<1>, C4<1>;
L_0x1fd7b00 .delay 1 (3,3,3) L_0x1fd7b00/d;
L_0x1fd7e60/d .functor OR 1, L_0x1fd7940, L_0x1fd7b00, C4<0>, C4<0>;
L_0x1fd7e60 .delay 1 (3,3,3) L_0x1fd7e60/d;
v0x1f87ba0_0 .net "a", 0 0, L_0x1fd7090;  alias, 1 drivers
v0x1f87c70_0 .net "a_out", 0 0, L_0x1fd7940;  1 drivers
v0x1f87d10_0 .net "b", 0 0, L_0x1fd7680;  alias, 1 drivers
v0x1f87e10_0 .net "b_out", 0 0, L_0x1fd7b00;  1 drivers
v0x1f87eb0_0 .net "not_sel", 0 0, L_0x1fd7830;  1 drivers
v0x1f87fa0_0 .net "res", 0 0, L_0x1fd7e60;  alias, 1 drivers
v0x1f88060_0 .net "sel", 0 0, L_0x1fd9400;  alias, 1 drivers
S_0x1f891d0 .scope module, "r0" "reg4" 3 42, 9 3 0, S_0x1e803f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 4 "Q";
    .port_info 3 /OUTPUT 4 "QB";
v0x1f92ac0_0 .net "D", 3 0, L_0x1fbb5b0;  alias, 1 drivers
v0x1f92ba0_0 .net "Q", 3 0, L_0x1fcda70;  alias, 1 drivers
v0x1f92c40_0 .net "QB", 3 0, L_0x1fcdb10;  alias, 1 drivers
v0x1f92d00_0 .net "clk", 0 0, v0x1fb2540_0;  alias, 1 drivers
L_0x1fcd500 .part L_0x1fbb5b0, 0, 1;
L_0x1fcd6e0 .part L_0x1fbb5b0, 1, 1;
L_0x1fcd810 .part L_0x1fbb5b0, 2, 1;
L_0x1fcd940 .part L_0x1fbb5b0, 3, 1;
L_0x1fcda70 .concat [ 1 1 1 1], L_0x1fc9e20, L_0x1fcaf50, L_0x1fcc080, L_0x1fcd1b0;
L_0x1fcdb10 .concat [ 1 1 1 1], L_0x1fc9f70, L_0x1fcb0a0, L_0x1fcc1d0, L_0x1fcd300;
S_0x1f89420 .scope module, "DFF[0]" "dff" 9 9, 10 2 0, S_0x1f891d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1fc91a0/d .functor NOT 1, v0x1fb2540_0, C4<0>, C4<0>, C4<0>;
L_0x1fc91a0 .delay 1 (1,1,1) L_0x1fc91a0/d;
v0x1f8b3e0_0 .net "clk", 0 0, v0x1fb2540_0;  alias, 1 drivers
v0x1f8b4a0_0 .net "d", 0 0, L_0x1fcd500;  1 drivers
v0x1f8b570_0 .net "nclk", 0 0, L_0x1fc91a0;  1 drivers
v0x1f8b670_0 .net "q", 0 0, L_0x1fc9e20;  1 drivers
v0x1f8b760_0 .net "q_tmp", 0 0, L_0x1fc96a0;  1 drivers
v0x1f8b850_0 .net "qb", 0 0, L_0x1fc9f70;  1 drivers
v0x1f8b940_0 .net "qb_tmp", 0 0, L_0x1fc9830;  1 drivers
S_0x1f896b0 .scope module, "d_latch_0" "d_latch" 10 12, 11 2 0, S_0x1f89420;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1fc9280/d .functor NOT 1, L_0x1fcd500, C4<0>, C4<0>, C4<0>;
L_0x1fc9280 .delay 1 (1,1,1) L_0x1fc9280/d;
L_0x1fc9360/d .functor AND 1, L_0x1fc9280, L_0x1fc91a0, C4<1>, C4<1>;
L_0x1fc9360 .delay 1 (3,3,3) L_0x1fc9360/d;
L_0x1fc94e0/d .functor AND 1, L_0x1fcd500, L_0x1fc91a0, C4<1>, C4<1>;
L_0x1fc94e0 .delay 1 (3,3,3) L_0x1fc94e0/d;
v0x1f89f70_0 .net "d", 0 0, L_0x1fcd500;  alias, 1 drivers
v0x1f8a050_0 .net "g", 0 0, L_0x1fc91a0;  alias, 1 drivers
v0x1f8a110_0 .net "nd", 0 0, L_0x1fc9280;  1 drivers
v0x1f8a1b0_0 .net "q", 0 0, L_0x1fc96a0;  alias, 1 drivers
v0x1f8a280_0 .net "qb", 0 0, L_0x1fc9830;  alias, 1 drivers
v0x1f8a370_0 .net "r", 0 0, L_0x1fc9360;  1 drivers
v0x1f8a440_0 .net "s", 0 0, L_0x1fc94e0;  1 drivers
S_0x1f89920 .scope module, "sr_latch_0" "sr_latch" 11 13, 12 2 0, S_0x1f896b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1fc96a0/d .functor NOR 1, L_0x1fc9360, L_0x1fc9830, C4<0>, C4<0>;
L_0x1fc96a0 .delay 1 (2,2,2) L_0x1fc96a0/d;
L_0x1fc9830/d .functor NOR 1, L_0x1fc96a0, L_0x1fc94e0, C4<0>, C4<0>;
L_0x1fc9830 .delay 1 (2,2,2) L_0x1fc9830/d;
v0x1f89b90_0 .net "q", 0 0, L_0x1fc96a0;  alias, 1 drivers
v0x1f89c70_0 .net "qb", 0 0, L_0x1fc9830;  alias, 1 drivers
v0x1f89d30_0 .net "r", 0 0, L_0x1fc9360;  alias, 1 drivers
v0x1f89e00_0 .net "s", 0 0, L_0x1fc94e0;  alias, 1 drivers
S_0x1f8a540 .scope module, "d_latch_1" "d_latch" 10 13, 11 2 0, S_0x1f89420;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1fc99a0/d .functor NOT 1, L_0x1fc96a0, C4<0>, C4<0>, C4<0>;
L_0x1fc99a0 .delay 1 (1,1,1) L_0x1fc99a0/d;
L_0x1fc9ad0/d .functor AND 1, L_0x1fc99a0, v0x1fb2540_0, C4<1>, C4<1>;
L_0x1fc9ad0 .delay 1 (3,3,3) L_0x1fc9ad0/d;
L_0x1fc9ca0/d .functor AND 1, L_0x1fc96a0, v0x1fb2540_0, C4<1>, C4<1>;
L_0x1fc9ca0 .delay 1 (3,3,3) L_0x1fc9ca0/d;
v0x1f8ae10_0 .net "d", 0 0, L_0x1fc96a0;  alias, 1 drivers
v0x1f8af20_0 .net "g", 0 0, v0x1fb2540_0;  alias, 1 drivers
v0x1f8afe0_0 .net "nd", 0 0, L_0x1fc99a0;  1 drivers
v0x1f8b080_0 .net "q", 0 0, L_0x1fc9e20;  alias, 1 drivers
v0x1f8b120_0 .net "qb", 0 0, L_0x1fc9f70;  alias, 1 drivers
v0x1f8b210_0 .net "r", 0 0, L_0x1fc9ad0;  1 drivers
v0x1f8b2e0_0 .net "s", 0 0, L_0x1fc9ca0;  1 drivers
S_0x1f8a7b0 .scope module, "sr_latch_0" "sr_latch" 11 13, 12 2 0, S_0x1f8a540;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1fc9e20/d .functor NOR 1, L_0x1fc9ad0, L_0x1fc9f70, C4<0>, C4<0>;
L_0x1fc9e20 .delay 1 (2,2,2) L_0x1fc9e20/d;
L_0x1fc9f70/d .functor NOR 1, L_0x1fc9e20, L_0x1fc9ca0, C4<0>, C4<0>;
L_0x1fc9f70 .delay 1 (2,2,2) L_0x1fc9f70/d;
v0x1f8aa30_0 .net "q", 0 0, L_0x1fc9e20;  alias, 1 drivers
v0x1f8ab10_0 .net "qb", 0 0, L_0x1fc9f70;  alias, 1 drivers
v0x1f8abd0_0 .net "r", 0 0, L_0x1fc9ad0;  alias, 1 drivers
v0x1f8aca0_0 .net "s", 0 0, L_0x1fc9ca0;  alias, 1 drivers
S_0x1f8ba30 .scope module, "DFF[1]" "dff" 9 9, 10 2 0, S_0x1f891d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1fca170/d .functor NOT 1, v0x1fb2540_0, C4<0>, C4<0>, C4<0>;
L_0x1fca170 .delay 1 (1,1,1) L_0x1fca170/d;
v0x1f8d9c0_0 .net "clk", 0 0, v0x1fb2540_0;  alias, 1 drivers
v0x1f8da60_0 .net "d", 0 0, L_0x1fcd6e0;  1 drivers
v0x1f8db20_0 .net "nclk", 0 0, L_0x1fca170;  1 drivers
v0x1f8dc20_0 .net "q", 0 0, L_0x1fcaf50;  1 drivers
v0x1f8dd10_0 .net "q_tmp", 0 0, L_0x1fca7d0;  1 drivers
v0x1f8de00_0 .net "qb", 0 0, L_0x1fcb0a0;  1 drivers
v0x1f8def0_0 .net "qb_tmp", 0 0, L_0x1fca960;  1 drivers
S_0x1f8bcc0 .scope module, "d_latch_0" "d_latch" 10 12, 11 2 0, S_0x1f8ba30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1fca2c0/d .functor NOT 1, L_0x1fcd6e0, C4<0>, C4<0>, C4<0>;
L_0x1fca2c0 .delay 1 (1,1,1) L_0x1fca2c0/d;
L_0x1fca440/d .functor AND 1, L_0x1fca2c0, L_0x1fca170, C4<1>, C4<1>;
L_0x1fca440 .delay 1 (3,3,3) L_0x1fca440/d;
L_0x1fca610/d .functor AND 1, L_0x1fcd6e0, L_0x1fca170, C4<1>, C4<1>;
L_0x1fca610 .delay 1 (3,3,3) L_0x1fca610/d;
v0x1f8c530_0 .net "d", 0 0, L_0x1fcd6e0;  alias, 1 drivers
v0x1f8c610_0 .net "g", 0 0, L_0x1fca170;  alias, 1 drivers
v0x1f8c6d0_0 .net "nd", 0 0, L_0x1fca2c0;  1 drivers
v0x1f8c770_0 .net "q", 0 0, L_0x1fca7d0;  alias, 1 drivers
v0x1f8c840_0 .net "qb", 0 0, L_0x1fca960;  alias, 1 drivers
v0x1f8c930_0 .net "r", 0 0, L_0x1fca440;  1 drivers
v0x1f8ca00_0 .net "s", 0 0, L_0x1fca610;  1 drivers
S_0x1f8bf10 .scope module, "sr_latch_0" "sr_latch" 11 13, 12 2 0, S_0x1f8bcc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1fca7d0/d .functor NOR 1, L_0x1fca440, L_0x1fca960, C4<0>, C4<0>;
L_0x1fca7d0 .delay 1 (2,2,2) L_0x1fca7d0/d;
L_0x1fca960/d .functor NOR 1, L_0x1fca7d0, L_0x1fca610, C4<0>, C4<0>;
L_0x1fca960 .delay 1 (2,2,2) L_0x1fca960/d;
v0x1f8c180_0 .net "q", 0 0, L_0x1fca7d0;  alias, 1 drivers
v0x1f8c260_0 .net "qb", 0 0, L_0x1fca960;  alias, 1 drivers
v0x1f8c320_0 .net "r", 0 0, L_0x1fca440;  alias, 1 drivers
v0x1f8c3c0_0 .net "s", 0 0, L_0x1fca610;  alias, 1 drivers
S_0x1f8cb00 .scope module, "d_latch_1" "d_latch" 10 13, 11 2 0, S_0x1f8ba30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1fcaad0/d .functor NOT 1, L_0x1fca7d0, C4<0>, C4<0>, C4<0>;
L_0x1fcaad0 .delay 1 (1,1,1) L_0x1fcaad0/d;
L_0x1fcac00/d .functor AND 1, L_0x1fcaad0, v0x1fb2540_0, C4<1>, C4<1>;
L_0x1fcac00 .delay 1 (3,3,3) L_0x1fcac00/d;
L_0x1fcadd0/d .functor AND 1, L_0x1fca7d0, v0x1fb2540_0, C4<1>, C4<1>;
L_0x1fcadd0 .delay 1 (3,3,3) L_0x1fcadd0/d;
v0x1f8d3d0_0 .net "d", 0 0, L_0x1fca7d0;  alias, 1 drivers
v0x1f8d4e0_0 .net "g", 0 0, v0x1fb2540_0;  alias, 1 drivers
v0x1f8d5f0_0 .net "nd", 0 0, L_0x1fcaad0;  1 drivers
v0x1f8d690_0 .net "q", 0 0, L_0x1fcaf50;  alias, 1 drivers
v0x1f8d730_0 .net "qb", 0 0, L_0x1fcb0a0;  alias, 1 drivers
v0x1f8d820_0 .net "r", 0 0, L_0x1fcac00;  1 drivers
v0x1f8d8c0_0 .net "s", 0 0, L_0x1fcadd0;  1 drivers
S_0x1f8cd70 .scope module, "sr_latch_0" "sr_latch" 11 13, 12 2 0, S_0x1f8cb00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1fcaf50/d .functor NOR 1, L_0x1fcac00, L_0x1fcb0a0, C4<0>, C4<0>;
L_0x1fcaf50 .delay 1 (2,2,2) L_0x1fcaf50/d;
L_0x1fcb0a0/d .functor NOR 1, L_0x1fcaf50, L_0x1fcadd0, C4<0>, C4<0>;
L_0x1fcb0a0 .delay 1 (2,2,2) L_0x1fcb0a0/d;
v0x1f8cff0_0 .net "q", 0 0, L_0x1fcaf50;  alias, 1 drivers
v0x1f8d0d0_0 .net "qb", 0 0, L_0x1fcb0a0;  alias, 1 drivers
v0x1f8d190_0 .net "r", 0 0, L_0x1fcac00;  alias, 1 drivers
v0x1f8d260_0 .net "s", 0 0, L_0x1fcadd0;  alias, 1 drivers
S_0x1f8dfe0 .scope module, "DFF[2]" "dff" 9 9, 10 2 0, S_0x1f891d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1fcb2a0/d .functor NOT 1, v0x1fb2540_0, C4<0>, C4<0>, C4<0>;
L_0x1fcb2a0 .delay 1 (1,1,1) L_0x1fcb2a0/d;
v0x1f8ff10_0 .net "clk", 0 0, v0x1fb2540_0;  alias, 1 drivers
v0x1f8ffb0_0 .net "d", 0 0, L_0x1fcd810;  1 drivers
v0x1f90070_0 .net "nclk", 0 0, L_0x1fcb2a0;  1 drivers
v0x1f90170_0 .net "q", 0 0, L_0x1fcc080;  1 drivers
v0x1f90260_0 .net "q_tmp", 0 0, L_0x1fcb900;  1 drivers
v0x1f90350_0 .net "qb", 0 0, L_0x1fcc1d0;  1 drivers
v0x1f90440_0 .net "qb_tmp", 0 0, L_0x1fcba90;  1 drivers
S_0x1f8e250 .scope module, "d_latch_0" "d_latch" 10 12, 11 2 0, S_0x1f8dfe0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1fcb3f0/d .functor NOT 1, L_0x1fcd810, C4<0>, C4<0>, C4<0>;
L_0x1fcb3f0 .delay 1 (1,1,1) L_0x1fcb3f0/d;
L_0x1fcb570/d .functor AND 1, L_0x1fcb3f0, L_0x1fcb2a0, C4<1>, C4<1>;
L_0x1fcb570 .delay 1 (3,3,3) L_0x1fcb570/d;
L_0x1fcb740/d .functor AND 1, L_0x1fcd810, L_0x1fcb2a0, C4<1>, C4<1>;
L_0x1fcb740 .delay 1 (3,3,3) L_0x1fcb740/d;
v0x1f8eaf0_0 .net "d", 0 0, L_0x1fcd810;  alias, 1 drivers
v0x1f8ebd0_0 .net "g", 0 0, L_0x1fcb2a0;  alias, 1 drivers
v0x1f8ec90_0 .net "nd", 0 0, L_0x1fcb3f0;  1 drivers
v0x1f8ed30_0 .net "q", 0 0, L_0x1fcb900;  alias, 1 drivers
v0x1f8ee00_0 .net "qb", 0 0, L_0x1fcba90;  alias, 1 drivers
v0x1f8eef0_0 .net "r", 0 0, L_0x1fcb570;  1 drivers
v0x1f8efc0_0 .net "s", 0 0, L_0x1fcb740;  1 drivers
S_0x1f8e4a0 .scope module, "sr_latch_0" "sr_latch" 11 13, 12 2 0, S_0x1f8e250;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1fcb900/d .functor NOR 1, L_0x1fcb570, L_0x1fcba90, C4<0>, C4<0>;
L_0x1fcb900 .delay 1 (2,2,2) L_0x1fcb900/d;
L_0x1fcba90/d .functor NOR 1, L_0x1fcb900, L_0x1fcb740, C4<0>, C4<0>;
L_0x1fcba90 .delay 1 (2,2,2) L_0x1fcba90/d;
v0x1f8e710_0 .net "q", 0 0, L_0x1fcb900;  alias, 1 drivers
v0x1f8e7f0_0 .net "qb", 0 0, L_0x1fcba90;  alias, 1 drivers
v0x1f8e8b0_0 .net "r", 0 0, L_0x1fcb570;  alias, 1 drivers
v0x1f8e980_0 .net "s", 0 0, L_0x1fcb740;  alias, 1 drivers
S_0x1f8f0c0 .scope module, "d_latch_1" "d_latch" 10 13, 11 2 0, S_0x1f8dfe0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1fcbc00/d .functor NOT 1, L_0x1fcb900, C4<0>, C4<0>, C4<0>;
L_0x1fcbc00 .delay 1 (1,1,1) L_0x1fcbc00/d;
L_0x1fcbd30/d .functor AND 1, L_0x1fcbc00, v0x1fb2540_0, C4<1>, C4<1>;
L_0x1fcbd30 .delay 1 (3,3,3) L_0x1fcbd30/d;
L_0x1fcbf00/d .functor AND 1, L_0x1fcb900, v0x1fb2540_0, C4<1>, C4<1>;
L_0x1fcbf00 .delay 1 (3,3,3) L_0x1fcbf00/d;
v0x1f8f990_0 .net "d", 0 0, L_0x1fcb900;  alias, 1 drivers
v0x1f8faa0_0 .net "g", 0 0, v0x1fb2540_0;  alias, 1 drivers
v0x1f8fb60_0 .net "nd", 0 0, L_0x1fcbc00;  1 drivers
v0x1f8fc00_0 .net "q", 0 0, L_0x1fcc080;  alias, 1 drivers
v0x1f8fca0_0 .net "qb", 0 0, L_0x1fcc1d0;  alias, 1 drivers
v0x1f8fd40_0 .net "r", 0 0, L_0x1fcbd30;  1 drivers
v0x1f8fe10_0 .net "s", 0 0, L_0x1fcbf00;  1 drivers
S_0x1f8f330 .scope module, "sr_latch_0" "sr_latch" 11 13, 12 2 0, S_0x1f8f0c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1fcc080/d .functor NOR 1, L_0x1fcbd30, L_0x1fcc1d0, C4<0>, C4<0>;
L_0x1fcc080 .delay 1 (2,2,2) L_0x1fcc080/d;
L_0x1fcc1d0/d .functor NOR 1, L_0x1fcc080, L_0x1fcbf00, C4<0>, C4<0>;
L_0x1fcc1d0 .delay 1 (2,2,2) L_0x1fcc1d0/d;
v0x1f8f5b0_0 .net "q", 0 0, L_0x1fcc080;  alias, 1 drivers
v0x1f8f690_0 .net "qb", 0 0, L_0x1fcc1d0;  alias, 1 drivers
v0x1f8f750_0 .net "r", 0 0, L_0x1fcbd30;  alias, 1 drivers
v0x1f8f820_0 .net "s", 0 0, L_0x1fcbf00;  alias, 1 drivers
S_0x1f90530 .scope module, "DFF[3]" "dff" 9 9, 10 2 0, S_0x1f891d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1fcc3d0/d .functor NOT 1, v0x1fb2540_0, C4<0>, C4<0>, C4<0>;
L_0x1fcc3d0 .delay 1 (1,1,1) L_0x1fcc3d0/d;
v0x1f924a0_0 .net "clk", 0 0, v0x1fb2540_0;  alias, 1 drivers
v0x1f92540_0 .net "d", 0 0, L_0x1fcd940;  1 drivers
v0x1f92600_0 .net "nclk", 0 0, L_0x1fcc3d0;  1 drivers
v0x1f92700_0 .net "q", 0 0, L_0x1fcd1b0;  1 drivers
v0x1f927f0_0 .net "q_tmp", 0 0, L_0x1fcca30;  1 drivers
v0x1f928e0_0 .net "qb", 0 0, L_0x1fcd300;  1 drivers
v0x1f929d0_0 .net "qb_tmp", 0 0, L_0x1fccbc0;  1 drivers
S_0x1f907a0 .scope module, "d_latch_0" "d_latch" 10 12, 11 2 0, S_0x1f90530;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1fcc520/d .functor NOT 1, L_0x1fcd940, C4<0>, C4<0>, C4<0>;
L_0x1fcc520 .delay 1 (1,1,1) L_0x1fcc520/d;
L_0x1fcc6a0/d .functor AND 1, L_0x1fcc520, L_0x1fcc3d0, C4<1>, C4<1>;
L_0x1fcc6a0 .delay 1 (3,3,3) L_0x1fcc6a0/d;
L_0x1fcc870/d .functor AND 1, L_0x1fcd940, L_0x1fcc3d0, C4<1>, C4<1>;
L_0x1fcc870 .delay 1 (3,3,3) L_0x1fcc870/d;
v0x1f91030_0 .net "d", 0 0, L_0x1fcd940;  alias, 1 drivers
v0x1f91110_0 .net "g", 0 0, L_0x1fcc3d0;  alias, 1 drivers
v0x1f911d0_0 .net "nd", 0 0, L_0x1fcc520;  1 drivers
v0x1f91270_0 .net "q", 0 0, L_0x1fcca30;  alias, 1 drivers
v0x1f91340_0 .net "qb", 0 0, L_0x1fccbc0;  alias, 1 drivers
v0x1f91430_0 .net "r", 0 0, L_0x1fcc6a0;  1 drivers
v0x1f91500_0 .net "s", 0 0, L_0x1fcc870;  1 drivers
S_0x1f90a10 .scope module, "sr_latch_0" "sr_latch" 11 13, 12 2 0, S_0x1f907a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1fcca30/d .functor NOR 1, L_0x1fcc6a0, L_0x1fccbc0, C4<0>, C4<0>;
L_0x1fcca30 .delay 1 (2,2,2) L_0x1fcca30/d;
L_0x1fccbc0/d .functor NOR 1, L_0x1fcca30, L_0x1fcc870, C4<0>, C4<0>;
L_0x1fccbc0 .delay 1 (2,2,2) L_0x1fccbc0/d;
v0x1f90c80_0 .net "q", 0 0, L_0x1fcca30;  alias, 1 drivers
v0x1f90d60_0 .net "qb", 0 0, L_0x1fccbc0;  alias, 1 drivers
v0x1f90e20_0 .net "r", 0 0, L_0x1fcc6a0;  alias, 1 drivers
v0x1f90ec0_0 .net "s", 0 0, L_0x1fcc870;  alias, 1 drivers
S_0x1f91600 .scope module, "d_latch_1" "d_latch" 10 13, 11 2 0, S_0x1f90530;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1fccd30/d .functor NOT 1, L_0x1fcca30, C4<0>, C4<0>, C4<0>;
L_0x1fccd30 .delay 1 (1,1,1) L_0x1fccd30/d;
L_0x1fcce60/d .functor AND 1, L_0x1fccd30, v0x1fb2540_0, C4<1>, C4<1>;
L_0x1fcce60 .delay 1 (3,3,3) L_0x1fcce60/d;
L_0x1fcd030/d .functor AND 1, L_0x1fcca30, v0x1fb2540_0, C4<1>, C4<1>;
L_0x1fcd030 .delay 1 (3,3,3) L_0x1fcd030/d;
v0x1f91ed0_0 .net "d", 0 0, L_0x1fcca30;  alias, 1 drivers
v0x1f91fe0_0 .net "g", 0 0, v0x1fb2540_0;  alias, 1 drivers
v0x1f920a0_0 .net "nd", 0 0, L_0x1fccd30;  1 drivers
v0x1f92140_0 .net "q", 0 0, L_0x1fcd1b0;  alias, 1 drivers
v0x1f921e0_0 .net "qb", 0 0, L_0x1fcd300;  alias, 1 drivers
v0x1f922d0_0 .net "r", 0 0, L_0x1fcce60;  1 drivers
v0x1f923a0_0 .net "s", 0 0, L_0x1fcd030;  1 drivers
S_0x1f91870 .scope module, "sr_latch_0" "sr_latch" 11 13, 12 2 0, S_0x1f91600;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1fcd1b0/d .functor NOR 1, L_0x1fcce60, L_0x1fcd300, C4<0>, C4<0>;
L_0x1fcd1b0 .delay 1 (2,2,2) L_0x1fcd1b0/d;
L_0x1fcd300/d .functor NOR 1, L_0x1fcd1b0, L_0x1fcd030, C4<0>, C4<0>;
L_0x1fcd300 .delay 1 (2,2,2) L_0x1fcd300/d;
v0x1f91af0_0 .net "q", 0 0, L_0x1fcd1b0;  alias, 1 drivers
v0x1f91bd0_0 .net "qb", 0 0, L_0x1fcd300;  alias, 1 drivers
v0x1f91c90_0 .net "r", 0 0, L_0x1fcce60;  alias, 1 drivers
v0x1f91d60_0 .net "s", 0 0, L_0x1fcd030;  alias, 1 drivers
S_0x1f92f30 .scope module, "r1" "reg4" 3 41, 9 3 0, S_0x1e803f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 4 "Q";
    .port_info 3 /OUTPUT 4 "QB";
v0x1f9ca40_0 .net "D", 3 0, L_0x1fb9600;  alias, 1 drivers
v0x1f9cb20_0 .net "Q", 3 0, L_0x1fc9020;  alias, 1 drivers
v0x1f9cbc0_0 .net "QB", 3 0, L_0x1fc90c0;  alias, 1 drivers
v0x1f9cc80_0 .net "clk", 0 0, v0x1fb2540_0;  alias, 1 drivers
L_0x1fc8ab0 .part L_0x1fb9600, 0, 1;
L_0x1fc8c90 .part L_0x1fb9600, 1, 1;
L_0x1fc8dc0 .part L_0x1fb9600, 2, 1;
L_0x1fc8ef0 .part L_0x1fb9600, 3, 1;
L_0x1fc9020 .concat [ 1 1 1 1], L_0x1fc5950, L_0x1fc68c0, L_0x1fc7830, L_0x1fc87a0;
L_0x1fc90c0 .concat [ 1 1 1 1], L_0x1fc5a60, L_0x1fc69d0, L_0x1fc7940, L_0x1fc88b0;
S_0x1f93180 .scope module, "DFF[0]" "dff" 9 9, 10 2 0, S_0x1f92f30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1fc4560/d .functor NOT 1, v0x1fb2540_0, C4<0>, C4<0>, C4<0>;
L_0x1fc4560 .delay 1 (1,1,1) L_0x1fc4560/d;
v0x1f95150_0 .net "clk", 0 0, v0x1fb2540_0;  alias, 1 drivers
v0x1f951f0_0 .net "d", 0 0, L_0x1fc8ab0;  1 drivers
v0x1f952b0_0 .net "nclk", 0 0, L_0x1fc4560;  1 drivers
v0x1f953b0_0 .net "q", 0 0, L_0x1fc5950;  1 drivers
v0x1f954a0_0 .net "q_tmp", 0 0, L_0x1fc4a60;  1 drivers
v0x1f95590_0 .net "qb", 0 0, L_0x1fc5a60;  1 drivers
v0x1f95680_0 .net "qb_tmp", 0 0, L_0x1fc4bf0;  1 drivers
S_0x1f933c0 .scope module, "d_latch_0" "d_latch" 10 12, 11 2 0, S_0x1f93180;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1fc4640/d .functor NOT 1, L_0x1fc8ab0, C4<0>, C4<0>, C4<0>;
L_0x1fc4640 .delay 1 (1,1,1) L_0x1fc4640/d;
L_0x1fc4720/d .functor AND 1, L_0x1fc4640, L_0x1fc4560, C4<1>, C4<1>;
L_0x1fc4720 .delay 1 (3,3,3) L_0x1fc4720/d;
L_0x1fc48a0/d .functor AND 1, L_0x1fc8ab0, L_0x1fc4560, C4<1>, C4<1>;
L_0x1fc48a0 .delay 1 (3,3,3) L_0x1fc48a0/d;
v0x1f93ce0_0 .net "d", 0 0, L_0x1fc8ab0;  alias, 1 drivers
v0x1f93dc0_0 .net "g", 0 0, L_0x1fc4560;  alias, 1 drivers
v0x1f93e80_0 .net "nd", 0 0, L_0x1fc4640;  1 drivers
v0x1f93f20_0 .net "q", 0 0, L_0x1fc4a60;  alias, 1 drivers
v0x1f93ff0_0 .net "qb", 0 0, L_0x1fc4bf0;  alias, 1 drivers
v0x1f940e0_0 .net "r", 0 0, L_0x1fc4720;  1 drivers
v0x1f941b0_0 .net "s", 0 0, L_0x1fc48a0;  1 drivers
S_0x1f93660 .scope module, "sr_latch_0" "sr_latch" 11 13, 12 2 0, S_0x1f933c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1fc4a60/d .functor NOR 1, L_0x1fc4720, L_0x1fc4bf0, C4<0>, C4<0>;
L_0x1fc4a60 .delay 1 (2,2,2) L_0x1fc4a60/d;
L_0x1fc4bf0/d .functor NOR 1, L_0x1fc4a60, L_0x1fc48a0, C4<0>, C4<0>;
L_0x1fc4bf0 .delay 1 (2,2,2) L_0x1fc4bf0/d;
v0x1f93900_0 .net "q", 0 0, L_0x1fc4a60;  alias, 1 drivers
v0x1f939e0_0 .net "qb", 0 0, L_0x1fc4bf0;  alias, 1 drivers
v0x1f93aa0_0 .net "r", 0 0, L_0x1fc4720;  alias, 1 drivers
v0x1f93b70_0 .net "s", 0 0, L_0x1fc48a0;  alias, 1 drivers
S_0x1f942b0 .scope module, "d_latch_1" "d_latch" 10 13, 11 2 0, S_0x1f93180;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1fc4d60/d .functor NOT 1, L_0x1fc4a60, C4<0>, C4<0>, C4<0>;
L_0x1fc4d60 .delay 1 (1,1,1) L_0x1fc4d60/d;
L_0x1fc4e90/d .functor AND 1, L_0x1fc4d60, v0x1fb2540_0, C4<1>, C4<1>;
L_0x1fc4e90 .delay 1 (3,3,3) L_0x1fc4e90/d;
L_0x1fc5060/d .functor AND 1, L_0x1fc4a60, v0x1fb2540_0, C4<1>, C4<1>;
L_0x1fc5060 .delay 1 (3,3,3) L_0x1fc5060/d;
v0x1f94b80_0 .net "d", 0 0, L_0x1fc4a60;  alias, 1 drivers
v0x1f94c90_0 .net "g", 0 0, v0x1fb2540_0;  alias, 1 drivers
v0x1f94d50_0 .net "nd", 0 0, L_0x1fc4d60;  1 drivers
v0x1f94df0_0 .net "q", 0 0, L_0x1fc5950;  alias, 1 drivers
v0x1f94e90_0 .net "qb", 0 0, L_0x1fc5a60;  alias, 1 drivers
v0x1f94f80_0 .net "r", 0 0, L_0x1fc4e90;  1 drivers
v0x1f95050_0 .net "s", 0 0, L_0x1fc5060;  1 drivers
S_0x1f94520 .scope module, "sr_latch_0" "sr_latch" 11 13, 12 2 0, S_0x1f942b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1fc5950/d .functor NOR 1, L_0x1fc4e90, L_0x1fc5a60, C4<0>, C4<0>;
L_0x1fc5950 .delay 1 (2,2,2) L_0x1fc5950/d;
L_0x1fc5a60/d .functor NOR 1, L_0x1fc5950, L_0x1fc5060, C4<0>, C4<0>;
L_0x1fc5a60 .delay 1 (2,2,2) L_0x1fc5a60/d;
v0x1f947a0_0 .net "q", 0 0, L_0x1fc5950;  alias, 1 drivers
v0x1f94880_0 .net "qb", 0 0, L_0x1fc5a60;  alias, 1 drivers
v0x1f94940_0 .net "r", 0 0, L_0x1fc4e90;  alias, 1 drivers
v0x1f94a10_0 .net "s", 0 0, L_0x1fc5060;  alias, 1 drivers
S_0x1f95770 .scope module, "DFF[1]" "dff" 9 9, 10 2 0, S_0x1f92f30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1fc5c40/d .functor NOT 1, v0x1fb2540_0, C4<0>, C4<0>, C4<0>;
L_0x1fc5c40 .delay 1 (1,1,1) L_0x1fc5c40/d;
v0x1f976e0_0 .net "clk", 0 0, v0x1fb2540_0;  alias, 1 drivers
v0x1f97780_0 .net "d", 0 0, L_0x1fc8c90;  1 drivers
v0x1f97840_0 .net "nclk", 0 0, L_0x1fc5c40;  1 drivers
v0x1f97940_0 .net "q", 0 0, L_0x1fc68c0;  1 drivers
v0x1f97a30_0 .net "q_tmp", 0 0, L_0x1fc6200;  1 drivers
v0x1f97b20_0 .net "qb", 0 0, L_0x1fc69d0;  1 drivers
v0x1f97c10_0 .net "qb_tmp", 0 0, L_0x1fc6350;  1 drivers
S_0x1f95a00 .scope module, "d_latch_0" "d_latch" 10 12, 11 2 0, S_0x1f95770;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1fc5d50/d .functor NOT 1, L_0x1fc8c90, C4<0>, C4<0>, C4<0>;
L_0x1fc5d50 .delay 1 (1,1,1) L_0x1fc5d50/d;
L_0x1fc5eb0/d .functor AND 1, L_0x1fc5d50, L_0x1fc5c40, C4<1>, C4<1>;
L_0x1fc5eb0 .delay 1 (3,3,3) L_0x1fc5eb0/d;
L_0x1fc6060/d .functor AND 1, L_0x1fc8c90, L_0x1fc5c40, C4<1>, C4<1>;
L_0x1fc6060 .delay 1 (3,3,3) L_0x1fc6060/d;
v0x1f96270_0 .net "d", 0 0, L_0x1fc8c90;  alias, 1 drivers
v0x1f96350_0 .net "g", 0 0, L_0x1fc5c40;  alias, 1 drivers
v0x1f96410_0 .net "nd", 0 0, L_0x1fc5d50;  1 drivers
v0x1f964b0_0 .net "q", 0 0, L_0x1fc6200;  alias, 1 drivers
v0x1f96580_0 .net "qb", 0 0, L_0x1fc6350;  alias, 1 drivers
v0x1f96670_0 .net "r", 0 0, L_0x1fc5eb0;  1 drivers
v0x1f96740_0 .net "s", 0 0, L_0x1fc6060;  1 drivers
S_0x1f95c50 .scope module, "sr_latch_0" "sr_latch" 11 13, 12 2 0, S_0x1f95a00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1fc6200/d .functor NOR 1, L_0x1fc5eb0, L_0x1fc6350, C4<0>, C4<0>;
L_0x1fc6200 .delay 1 (2,2,2) L_0x1fc6200/d;
L_0x1fc6350/d .functor NOR 1, L_0x1fc6200, L_0x1fc6060, C4<0>, C4<0>;
L_0x1fc6350 .delay 1 (2,2,2) L_0x1fc6350/d;
v0x1f95ec0_0 .net "q", 0 0, L_0x1fc6200;  alias, 1 drivers
v0x1f95fa0_0 .net "qb", 0 0, L_0x1fc6350;  alias, 1 drivers
v0x1f96060_0 .net "r", 0 0, L_0x1fc5eb0;  alias, 1 drivers
v0x1f96100_0 .net "s", 0 0, L_0x1fc6060;  alias, 1 drivers
S_0x1f96840 .scope module, "d_latch_1" "d_latch" 10 13, 11 2 0, S_0x1f95770;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1fc64a0/d .functor NOT 1, L_0x1fc6200, C4<0>, C4<0>, C4<0>;
L_0x1fc64a0 .delay 1 (1,1,1) L_0x1fc64a0/d;
L_0x1fc65b0/d .functor AND 1, L_0x1fc64a0, v0x1fb2540_0, C4<1>, C4<1>;
L_0x1fc65b0 .delay 1 (3,3,3) L_0x1fc65b0/d;
L_0x1fc6760/d .functor AND 1, L_0x1fc6200, v0x1fb2540_0, C4<1>, C4<1>;
L_0x1fc6760 .delay 1 (3,3,3) L_0x1fc6760/d;
v0x1f97110_0 .net "d", 0 0, L_0x1fc6200;  alias, 1 drivers
v0x1f97220_0 .net "g", 0 0, v0x1fb2540_0;  alias, 1 drivers
v0x1f972e0_0 .net "nd", 0 0, L_0x1fc64a0;  1 drivers
v0x1f97380_0 .net "q", 0 0, L_0x1fc68c0;  alias, 1 drivers
v0x1f97420_0 .net "qb", 0 0, L_0x1fc69d0;  alias, 1 drivers
v0x1f97510_0 .net "r", 0 0, L_0x1fc65b0;  1 drivers
v0x1f975e0_0 .net "s", 0 0, L_0x1fc6760;  1 drivers
S_0x1f96ab0 .scope module, "sr_latch_0" "sr_latch" 11 13, 12 2 0, S_0x1f96840;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1fc68c0/d .functor NOR 1, L_0x1fc65b0, L_0x1fc69d0, C4<0>, C4<0>;
L_0x1fc68c0 .delay 1 (2,2,2) L_0x1fc68c0/d;
L_0x1fc69d0/d .functor NOR 1, L_0x1fc68c0, L_0x1fc6760, C4<0>, C4<0>;
L_0x1fc69d0 .delay 1 (2,2,2) L_0x1fc69d0/d;
v0x1f96d30_0 .net "q", 0 0, L_0x1fc68c0;  alias, 1 drivers
v0x1f96e10_0 .net "qb", 0 0, L_0x1fc69d0;  alias, 1 drivers
v0x1f96ed0_0 .net "r", 0 0, L_0x1fc65b0;  alias, 1 drivers
v0x1f96fa0_0 .net "s", 0 0, L_0x1fc6760;  alias, 1 drivers
S_0x1f97d00 .scope module, "DFF[2]" "dff" 9 9, 10 2 0, S_0x1f92f30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1fc6bb0/d .functor NOT 1, v0x1fb2540_0, C4<0>, C4<0>, C4<0>;
L_0x1fc6bb0 .delay 1 (1,1,1) L_0x1fc6bb0/d;
v0x1f99c80_0 .net "clk", 0 0, v0x1fb2540_0;  alias, 1 drivers
v0x1f99d20_0 .net "d", 0 0, L_0x1fc8dc0;  1 drivers
v0x1f99de0_0 .net "nclk", 0 0, L_0x1fc6bb0;  1 drivers
v0x1f99ee0_0 .net "q", 0 0, L_0x1fc7830;  1 drivers
v0x1f99fd0_0 .net "q_tmp", 0 0, L_0x1fc7170;  1 drivers
v0x1f9a0c0_0 .net "qb", 0 0, L_0x1fc7940;  1 drivers
v0x1f9a1b0_0 .net "qb_tmp", 0 0, L_0x1fc72c0;  1 drivers
S_0x1f97f70 .scope module, "d_latch_0" "d_latch" 10 12, 11 2 0, S_0x1f97d00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1fc6cc0/d .functor NOT 1, L_0x1fc8dc0, C4<0>, C4<0>, C4<0>;
L_0x1fc6cc0 .delay 1 (1,1,1) L_0x1fc6cc0/d;
L_0x1fc6e20/d .functor AND 1, L_0x1fc6cc0, L_0x1fc6bb0, C4<1>, C4<1>;
L_0x1fc6e20 .delay 1 (3,3,3) L_0x1fc6e20/d;
L_0x1fc6fd0/d .functor AND 1, L_0x1fc8dc0, L_0x1fc6bb0, C4<1>, C4<1>;
L_0x1fc6fd0 .delay 1 (3,3,3) L_0x1fc6fd0/d;
v0x1f98810_0 .net "d", 0 0, L_0x1fc8dc0;  alias, 1 drivers
v0x1f988f0_0 .net "g", 0 0, L_0x1fc6bb0;  alias, 1 drivers
v0x1f989b0_0 .net "nd", 0 0, L_0x1fc6cc0;  1 drivers
v0x1f98a50_0 .net "q", 0 0, L_0x1fc7170;  alias, 1 drivers
v0x1f98b20_0 .net "qb", 0 0, L_0x1fc72c0;  alias, 1 drivers
v0x1f98c10_0 .net "r", 0 0, L_0x1fc6e20;  1 drivers
v0x1f98ce0_0 .net "s", 0 0, L_0x1fc6fd0;  1 drivers
S_0x1f981c0 .scope module, "sr_latch_0" "sr_latch" 11 13, 12 2 0, S_0x1f97f70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1fc7170/d .functor NOR 1, L_0x1fc6e20, L_0x1fc72c0, C4<0>, C4<0>;
L_0x1fc7170 .delay 1 (2,2,2) L_0x1fc7170/d;
L_0x1fc72c0/d .functor NOR 1, L_0x1fc7170, L_0x1fc6fd0, C4<0>, C4<0>;
L_0x1fc72c0 .delay 1 (2,2,2) L_0x1fc72c0/d;
v0x1f98430_0 .net "q", 0 0, L_0x1fc7170;  alias, 1 drivers
v0x1f98510_0 .net "qb", 0 0, L_0x1fc72c0;  alias, 1 drivers
v0x1f985d0_0 .net "r", 0 0, L_0x1fc6e20;  alias, 1 drivers
v0x1f986a0_0 .net "s", 0 0, L_0x1fc6fd0;  alias, 1 drivers
S_0x1f98de0 .scope module, "d_latch_1" "d_latch" 10 13, 11 2 0, S_0x1f97d00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1fc7410/d .functor NOT 1, L_0x1fc7170, C4<0>, C4<0>, C4<0>;
L_0x1fc7410 .delay 1 (1,1,1) L_0x1fc7410/d;
L_0x1fc7520/d .functor AND 1, L_0x1fc7410, v0x1fb2540_0, C4<1>, C4<1>;
L_0x1fc7520 .delay 1 (3,3,3) L_0x1fc7520/d;
L_0x1fc76d0/d .functor AND 1, L_0x1fc7170, v0x1fb2540_0, C4<1>, C4<1>;
L_0x1fc76d0 .delay 1 (3,3,3) L_0x1fc76d0/d;
v0x1f996b0_0 .net "d", 0 0, L_0x1fc7170;  alias, 1 drivers
v0x1f997c0_0 .net "g", 0 0, v0x1fb2540_0;  alias, 1 drivers
v0x1f99880_0 .net "nd", 0 0, L_0x1fc7410;  1 drivers
v0x1f99920_0 .net "q", 0 0, L_0x1fc7830;  alias, 1 drivers
v0x1f999c0_0 .net "qb", 0 0, L_0x1fc7940;  alias, 1 drivers
v0x1f99ab0_0 .net "r", 0 0, L_0x1fc7520;  1 drivers
v0x1f99b80_0 .net "s", 0 0, L_0x1fc76d0;  1 drivers
S_0x1f99050 .scope module, "sr_latch_0" "sr_latch" 11 13, 12 2 0, S_0x1f98de0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1fc7830/d .functor NOR 1, L_0x1fc7520, L_0x1fc7940, C4<0>, C4<0>;
L_0x1fc7830 .delay 1 (2,2,2) L_0x1fc7830/d;
L_0x1fc7940/d .functor NOR 1, L_0x1fc7830, L_0x1fc76d0, C4<0>, C4<0>;
L_0x1fc7940 .delay 1 (2,2,2) L_0x1fc7940/d;
v0x1f992d0_0 .net "q", 0 0, L_0x1fc7830;  alias, 1 drivers
v0x1f993b0_0 .net "qb", 0 0, L_0x1fc7940;  alias, 1 drivers
v0x1f99470_0 .net "r", 0 0, L_0x1fc7520;  alias, 1 drivers
v0x1f99540_0 .net "s", 0 0, L_0x1fc76d0;  alias, 1 drivers
S_0x1f9a2a0 .scope module, "DFF[3]" "dff" 9 9, 10 2 0, S_0x1f92f30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1fc7b20/d .functor NOT 1, v0x1fb2540_0, C4<0>, C4<0>, C4<0>;
L_0x1fc7b20 .delay 1 (1,1,1) L_0x1fc7b20/d;
v0x1f9c210_0 .net "clk", 0 0, v0x1fb2540_0;  alias, 1 drivers
v0x1f9c4c0_0 .net "d", 0 0, L_0x1fc8ef0;  1 drivers
v0x1f9c580_0 .net "nclk", 0 0, L_0x1fc7b20;  1 drivers
v0x1f9c680_0 .net "q", 0 0, L_0x1fc87a0;  1 drivers
v0x1f9c770_0 .net "q_tmp", 0 0, L_0x1fc80e0;  1 drivers
v0x1f9c860_0 .net "qb", 0 0, L_0x1fc88b0;  1 drivers
v0x1f9c950_0 .net "qb_tmp", 0 0, L_0x1fc8230;  1 drivers
S_0x1f9a510 .scope module, "d_latch_0" "d_latch" 10 12, 11 2 0, S_0x1f9a2a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1fc7c30/d .functor NOT 1, L_0x1fc8ef0, C4<0>, C4<0>, C4<0>;
L_0x1fc7c30 .delay 1 (1,1,1) L_0x1fc7c30/d;
L_0x1fc7d90/d .functor AND 1, L_0x1fc7c30, L_0x1fc7b20, C4<1>, C4<1>;
L_0x1fc7d90 .delay 1 (3,3,3) L_0x1fc7d90/d;
L_0x1fc7f40/d .functor AND 1, L_0x1fc8ef0, L_0x1fc7b20, C4<1>, C4<1>;
L_0x1fc7f40 .delay 1 (3,3,3) L_0x1fc7f40/d;
v0x1f9ada0_0 .net "d", 0 0, L_0x1fc8ef0;  alias, 1 drivers
v0x1f9ae80_0 .net "g", 0 0, L_0x1fc7b20;  alias, 1 drivers
v0x1f9af40_0 .net "nd", 0 0, L_0x1fc7c30;  1 drivers
v0x1f9afe0_0 .net "q", 0 0, L_0x1fc80e0;  alias, 1 drivers
v0x1f9b0b0_0 .net "qb", 0 0, L_0x1fc8230;  alias, 1 drivers
v0x1f9b1a0_0 .net "r", 0 0, L_0x1fc7d90;  1 drivers
v0x1f9b270_0 .net "s", 0 0, L_0x1fc7f40;  1 drivers
S_0x1f9a780 .scope module, "sr_latch_0" "sr_latch" 11 13, 12 2 0, S_0x1f9a510;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1fc80e0/d .functor NOR 1, L_0x1fc7d90, L_0x1fc8230, C4<0>, C4<0>;
L_0x1fc80e0 .delay 1 (2,2,2) L_0x1fc80e0/d;
L_0x1fc8230/d .functor NOR 1, L_0x1fc80e0, L_0x1fc7f40, C4<0>, C4<0>;
L_0x1fc8230 .delay 1 (2,2,2) L_0x1fc8230/d;
v0x1f9a9f0_0 .net "q", 0 0, L_0x1fc80e0;  alias, 1 drivers
v0x1f9aad0_0 .net "qb", 0 0, L_0x1fc8230;  alias, 1 drivers
v0x1f9ab90_0 .net "r", 0 0, L_0x1fc7d90;  alias, 1 drivers
v0x1f9ac30_0 .net "s", 0 0, L_0x1fc7f40;  alias, 1 drivers
S_0x1f9b370 .scope module, "d_latch_1" "d_latch" 10 13, 11 2 0, S_0x1f9a2a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1fc8380/d .functor NOT 1, L_0x1fc80e0, C4<0>, C4<0>, C4<0>;
L_0x1fc8380 .delay 1 (1,1,1) L_0x1fc8380/d;
L_0x1fc8490/d .functor AND 1, L_0x1fc8380, v0x1fb2540_0, C4<1>, C4<1>;
L_0x1fc8490 .delay 1 (3,3,3) L_0x1fc8490/d;
L_0x1fc8640/d .functor AND 1, L_0x1fc80e0, v0x1fb2540_0, C4<1>, C4<1>;
L_0x1fc8640 .delay 1 (3,3,3) L_0x1fc8640/d;
v0x1f9bc40_0 .net "d", 0 0, L_0x1fc80e0;  alias, 1 drivers
v0x1f9bd50_0 .net "g", 0 0, v0x1fb2540_0;  alias, 1 drivers
v0x1f9be10_0 .net "nd", 0 0, L_0x1fc8380;  1 drivers
v0x1f9beb0_0 .net "q", 0 0, L_0x1fc87a0;  alias, 1 drivers
v0x1f9bf50_0 .net "qb", 0 0, L_0x1fc88b0;  alias, 1 drivers
v0x1f9c040_0 .net "r", 0 0, L_0x1fc8490;  1 drivers
v0x1f9c110_0 .net "s", 0 0, L_0x1fc8640;  1 drivers
S_0x1f9b5e0 .scope module, "sr_latch_0" "sr_latch" 11 13, 12 2 0, S_0x1f9b370;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1fc87a0/d .functor NOR 1, L_0x1fc8490, L_0x1fc88b0, C4<0>, C4<0>;
L_0x1fc87a0 .delay 1 (2,2,2) L_0x1fc87a0/d;
L_0x1fc88b0/d .functor NOR 1, L_0x1fc87a0, L_0x1fc8640, C4<0>, C4<0>;
L_0x1fc88b0 .delay 1 (2,2,2) L_0x1fc88b0/d;
v0x1f9b860_0 .net "q", 0 0, L_0x1fc87a0;  alias, 1 drivers
v0x1f9b940_0 .net "qb", 0 0, L_0x1fc88b0;  alias, 1 drivers
v0x1f9ba00_0 .net "r", 0 0, L_0x1fc8490;  alias, 1 drivers
v0x1f9bad0_0 .net "s", 0 0, L_0x1fc8640;  alias, 1 drivers
S_0x1f9cda0 .scope module, "r2" "reg4" 3 40, 9 3 0, S_0x1e803f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 4 "Q";
    .port_info 3 /OUTPUT 4 "QB";
v0x1fa66f0_0 .net "D", 3 0, L_0x1fb7440;  alias, 1 drivers
v0x1fa67d0_0 .net "Q", 3 0, L_0x1fc43e0;  alias, 1 drivers
v0x1fa6870_0 .net "QB", 3 0, L_0x1fc4480;  alias, 1 drivers
v0x1fa6930_0 .net "clk", 0 0, v0x1fb2540_0;  alias, 1 drivers
L_0x1fc3e70 .part L_0x1fb7440, 0, 1;
L_0x1fc4050 .part L_0x1fb7440, 1, 1;
L_0x1fc4180 .part L_0x1fb7440, 2, 1;
L_0x1fc42b0 .part L_0x1fb7440, 3, 1;
L_0x1fc43e0 .concat [ 1 1 1 1], L_0x1fc0790, L_0x1fc18c0, L_0x1fc29f0, L_0x1fc3b20;
L_0x1fc4480 .concat [ 1 1 1 1], L_0x1fc08e0, L_0x1fc1a10, L_0x1fc2b40, L_0x1fc3c70;
S_0x1f9cff0 .scope module, "DFF[0]" "dff" 9 9, 10 2 0, S_0x1f9cda0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1fbfb10/d .functor NOT 1, v0x1fb2540_0, C4<0>, C4<0>, C4<0>;
L_0x1fbfb10 .delay 1 (1,1,1) L_0x1fbfb10/d;
v0x1f9f010_0 .net "clk", 0 0, v0x1fb2540_0;  alias, 1 drivers
v0x1f9f0b0_0 .net "d", 0 0, L_0x1fc3e70;  1 drivers
v0x1f9f170_0 .net "nclk", 0 0, L_0x1fbfb10;  1 drivers
v0x1f9f270_0 .net "q", 0 0, L_0x1fc0790;  1 drivers
v0x1f9f360_0 .net "q_tmp", 0 0, L_0x1fc0010;  1 drivers
v0x1f9f450_0 .net "qb", 0 0, L_0x1fc08e0;  1 drivers
v0x1f9f540_0 .net "qb_tmp", 0 0, L_0x1fc01a0;  1 drivers
S_0x1f9d280 .scope module, "d_latch_0" "d_latch" 10 12, 11 2 0, S_0x1f9cff0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1fbfbf0/d .functor NOT 1, L_0x1fc3e70, C4<0>, C4<0>, C4<0>;
L_0x1fbfbf0 .delay 1 (1,1,1) L_0x1fbfbf0/d;
L_0x1fbfcd0/d .functor AND 1, L_0x1fbfbf0, L_0x1fbfb10, C4<1>, C4<1>;
L_0x1fbfcd0 .delay 1 (3,3,3) L_0x1fbfcd0/d;
L_0x1fbfe50/d .functor AND 1, L_0x1fc3e70, L_0x1fbfb10, C4<1>, C4<1>;
L_0x1fbfe50 .delay 1 (3,3,3) L_0x1fbfe50/d;
v0x1f9dba0_0 .net "d", 0 0, L_0x1fc3e70;  alias, 1 drivers
v0x1f9dc80_0 .net "g", 0 0, L_0x1fbfb10;  alias, 1 drivers
v0x1f9dd40_0 .net "nd", 0 0, L_0x1fbfbf0;  1 drivers
v0x1f9dde0_0 .net "q", 0 0, L_0x1fc0010;  alias, 1 drivers
v0x1f9deb0_0 .net "qb", 0 0, L_0x1fc01a0;  alias, 1 drivers
v0x1f9dfa0_0 .net "r", 0 0, L_0x1fbfcd0;  1 drivers
v0x1f9e070_0 .net "s", 0 0, L_0x1fbfe50;  1 drivers
S_0x1f9d520 .scope module, "sr_latch_0" "sr_latch" 11 13, 12 2 0, S_0x1f9d280;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1fc0010/d .functor NOR 1, L_0x1fbfcd0, L_0x1fc01a0, C4<0>, C4<0>;
L_0x1fc0010 .delay 1 (2,2,2) L_0x1fc0010/d;
L_0x1fc01a0/d .functor NOR 1, L_0x1fc0010, L_0x1fbfe50, C4<0>, C4<0>;
L_0x1fc01a0 .delay 1 (2,2,2) L_0x1fc01a0/d;
v0x1f9d7c0_0 .net "q", 0 0, L_0x1fc0010;  alias, 1 drivers
v0x1f9d8a0_0 .net "qb", 0 0, L_0x1fc01a0;  alias, 1 drivers
v0x1f9d960_0 .net "r", 0 0, L_0x1fbfcd0;  alias, 1 drivers
v0x1f9da30_0 .net "s", 0 0, L_0x1fbfe50;  alias, 1 drivers
S_0x1f9e170 .scope module, "d_latch_1" "d_latch" 10 13, 11 2 0, S_0x1f9cff0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1fc0310/d .functor NOT 1, L_0x1fc0010, C4<0>, C4<0>, C4<0>;
L_0x1fc0310 .delay 1 (1,1,1) L_0x1fc0310/d;
L_0x1fc0440/d .functor AND 1, L_0x1fc0310, v0x1fb2540_0, C4<1>, C4<1>;
L_0x1fc0440 .delay 1 (3,3,3) L_0x1fc0440/d;
L_0x1fc0610/d .functor AND 1, L_0x1fc0010, v0x1fb2540_0, C4<1>, C4<1>;
L_0x1fc0610 .delay 1 (3,3,3) L_0x1fc0610/d;
v0x1f9ea40_0 .net "d", 0 0, L_0x1fc0010;  alias, 1 drivers
v0x1f9eb50_0 .net "g", 0 0, v0x1fb2540_0;  alias, 1 drivers
v0x1f9ec10_0 .net "nd", 0 0, L_0x1fc0310;  1 drivers
v0x1f9ecb0_0 .net "q", 0 0, L_0x1fc0790;  alias, 1 drivers
v0x1f9ed50_0 .net "qb", 0 0, L_0x1fc08e0;  alias, 1 drivers
v0x1f9ee40_0 .net "r", 0 0, L_0x1fc0440;  1 drivers
v0x1f9ef10_0 .net "s", 0 0, L_0x1fc0610;  1 drivers
S_0x1f9e3e0 .scope module, "sr_latch_0" "sr_latch" 11 13, 12 2 0, S_0x1f9e170;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1fc0790/d .functor NOR 1, L_0x1fc0440, L_0x1fc08e0, C4<0>, C4<0>;
L_0x1fc0790 .delay 1 (2,2,2) L_0x1fc0790/d;
L_0x1fc08e0/d .functor NOR 1, L_0x1fc0790, L_0x1fc0610, C4<0>, C4<0>;
L_0x1fc08e0 .delay 1 (2,2,2) L_0x1fc08e0/d;
v0x1f9e660_0 .net "q", 0 0, L_0x1fc0790;  alias, 1 drivers
v0x1f9e740_0 .net "qb", 0 0, L_0x1fc08e0;  alias, 1 drivers
v0x1f9e800_0 .net "r", 0 0, L_0x1fc0440;  alias, 1 drivers
v0x1f9e8d0_0 .net "s", 0 0, L_0x1fc0610;  alias, 1 drivers
S_0x1f9f630 .scope module, "DFF[1]" "dff" 9 9, 10 2 0, S_0x1f9cda0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1fc0ae0/d .functor NOT 1, v0x1fb2540_0, C4<0>, C4<0>, C4<0>;
L_0x1fc0ae0 .delay 1 (1,1,1) L_0x1fc0ae0/d;
v0x1fa15a0_0 .net "clk", 0 0, v0x1fb2540_0;  alias, 1 drivers
v0x1fa1640_0 .net "d", 0 0, L_0x1fc4050;  1 drivers
v0x1fa1700_0 .net "nclk", 0 0, L_0x1fc0ae0;  1 drivers
v0x1fa1800_0 .net "q", 0 0, L_0x1fc18c0;  1 drivers
v0x1fa18f0_0 .net "q_tmp", 0 0, L_0x1fc1140;  1 drivers
v0x1fa19e0_0 .net "qb", 0 0, L_0x1fc1a10;  1 drivers
v0x1fa1ad0_0 .net "qb_tmp", 0 0, L_0x1fc12d0;  1 drivers
S_0x1f9f8c0 .scope module, "d_latch_0" "d_latch" 10 12, 11 2 0, S_0x1f9f630;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1fc0c30/d .functor NOT 1, L_0x1fc4050, C4<0>, C4<0>, C4<0>;
L_0x1fc0c30 .delay 1 (1,1,1) L_0x1fc0c30/d;
L_0x1fc0db0/d .functor AND 1, L_0x1fc0c30, L_0x1fc0ae0, C4<1>, C4<1>;
L_0x1fc0db0 .delay 1 (3,3,3) L_0x1fc0db0/d;
L_0x1fc0f80/d .functor AND 1, L_0x1fc4050, L_0x1fc0ae0, C4<1>, C4<1>;
L_0x1fc0f80 .delay 1 (3,3,3) L_0x1fc0f80/d;
v0x1fa0130_0 .net "d", 0 0, L_0x1fc4050;  alias, 1 drivers
v0x1fa0210_0 .net "g", 0 0, L_0x1fc0ae0;  alias, 1 drivers
v0x1fa02d0_0 .net "nd", 0 0, L_0x1fc0c30;  1 drivers
v0x1fa0370_0 .net "q", 0 0, L_0x1fc1140;  alias, 1 drivers
v0x1fa0440_0 .net "qb", 0 0, L_0x1fc12d0;  alias, 1 drivers
v0x1fa0530_0 .net "r", 0 0, L_0x1fc0db0;  1 drivers
v0x1fa0600_0 .net "s", 0 0, L_0x1fc0f80;  1 drivers
S_0x1f9fb10 .scope module, "sr_latch_0" "sr_latch" 11 13, 12 2 0, S_0x1f9f8c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1fc1140/d .functor NOR 1, L_0x1fc0db0, L_0x1fc12d0, C4<0>, C4<0>;
L_0x1fc1140 .delay 1 (2,2,2) L_0x1fc1140/d;
L_0x1fc12d0/d .functor NOR 1, L_0x1fc1140, L_0x1fc0f80, C4<0>, C4<0>;
L_0x1fc12d0 .delay 1 (2,2,2) L_0x1fc12d0/d;
v0x1f9fd80_0 .net "q", 0 0, L_0x1fc1140;  alias, 1 drivers
v0x1f9fe60_0 .net "qb", 0 0, L_0x1fc12d0;  alias, 1 drivers
v0x1f9ff20_0 .net "r", 0 0, L_0x1fc0db0;  alias, 1 drivers
v0x1f9ffc0_0 .net "s", 0 0, L_0x1fc0f80;  alias, 1 drivers
S_0x1fa0700 .scope module, "d_latch_1" "d_latch" 10 13, 11 2 0, S_0x1f9f630;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1fc1440/d .functor NOT 1, L_0x1fc1140, C4<0>, C4<0>, C4<0>;
L_0x1fc1440 .delay 1 (1,1,1) L_0x1fc1440/d;
L_0x1fc1570/d .functor AND 1, L_0x1fc1440, v0x1fb2540_0, C4<1>, C4<1>;
L_0x1fc1570 .delay 1 (3,3,3) L_0x1fc1570/d;
L_0x1fc1740/d .functor AND 1, L_0x1fc1140, v0x1fb2540_0, C4<1>, C4<1>;
L_0x1fc1740 .delay 1 (3,3,3) L_0x1fc1740/d;
v0x1fa0fd0_0 .net "d", 0 0, L_0x1fc1140;  alias, 1 drivers
v0x1fa10e0_0 .net "g", 0 0, v0x1fb2540_0;  alias, 1 drivers
v0x1fa11a0_0 .net "nd", 0 0, L_0x1fc1440;  1 drivers
v0x1fa1240_0 .net "q", 0 0, L_0x1fc18c0;  alias, 1 drivers
v0x1fa12e0_0 .net "qb", 0 0, L_0x1fc1a10;  alias, 1 drivers
v0x1fa13d0_0 .net "r", 0 0, L_0x1fc1570;  1 drivers
v0x1fa14a0_0 .net "s", 0 0, L_0x1fc1740;  1 drivers
S_0x1fa0970 .scope module, "sr_latch_0" "sr_latch" 11 13, 12 2 0, S_0x1fa0700;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1fc18c0/d .functor NOR 1, L_0x1fc1570, L_0x1fc1a10, C4<0>, C4<0>;
L_0x1fc18c0 .delay 1 (2,2,2) L_0x1fc18c0/d;
L_0x1fc1a10/d .functor NOR 1, L_0x1fc18c0, L_0x1fc1740, C4<0>, C4<0>;
L_0x1fc1a10 .delay 1 (2,2,2) L_0x1fc1a10/d;
v0x1fa0bf0_0 .net "q", 0 0, L_0x1fc18c0;  alias, 1 drivers
v0x1fa0cd0_0 .net "qb", 0 0, L_0x1fc1a10;  alias, 1 drivers
v0x1fa0d90_0 .net "r", 0 0, L_0x1fc1570;  alias, 1 drivers
v0x1fa0e60_0 .net "s", 0 0, L_0x1fc1740;  alias, 1 drivers
S_0x1fa1bc0 .scope module, "DFF[2]" "dff" 9 9, 10 2 0, S_0x1f9cda0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1fc1c10/d .functor NOT 1, v0x1fb2540_0, C4<0>, C4<0>, C4<0>;
L_0x1fc1c10 .delay 1 (1,1,1) L_0x1fc1c10/d;
v0x1fa3b40_0 .net "clk", 0 0, v0x1fb2540_0;  alias, 1 drivers
v0x1fa3be0_0 .net "d", 0 0, L_0x1fc4180;  1 drivers
v0x1fa3ca0_0 .net "nclk", 0 0, L_0x1fc1c10;  1 drivers
v0x1fa3da0_0 .net "q", 0 0, L_0x1fc29f0;  1 drivers
v0x1fa3e90_0 .net "q_tmp", 0 0, L_0x1fc2270;  1 drivers
v0x1fa3f80_0 .net "qb", 0 0, L_0x1fc2b40;  1 drivers
v0x1fa4070_0 .net "qb_tmp", 0 0, L_0x1fc2400;  1 drivers
S_0x1fa1e30 .scope module, "d_latch_0" "d_latch" 10 12, 11 2 0, S_0x1fa1bc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1fc1d60/d .functor NOT 1, L_0x1fc4180, C4<0>, C4<0>, C4<0>;
L_0x1fc1d60 .delay 1 (1,1,1) L_0x1fc1d60/d;
L_0x1fc1ee0/d .functor AND 1, L_0x1fc1d60, L_0x1fc1c10, C4<1>, C4<1>;
L_0x1fc1ee0 .delay 1 (3,3,3) L_0x1fc1ee0/d;
L_0x1fc20b0/d .functor AND 1, L_0x1fc4180, L_0x1fc1c10, C4<1>, C4<1>;
L_0x1fc20b0 .delay 1 (3,3,3) L_0x1fc20b0/d;
v0x1fa26d0_0 .net "d", 0 0, L_0x1fc4180;  alias, 1 drivers
v0x1fa27b0_0 .net "g", 0 0, L_0x1fc1c10;  alias, 1 drivers
v0x1fa2870_0 .net "nd", 0 0, L_0x1fc1d60;  1 drivers
v0x1fa2910_0 .net "q", 0 0, L_0x1fc2270;  alias, 1 drivers
v0x1fa29e0_0 .net "qb", 0 0, L_0x1fc2400;  alias, 1 drivers
v0x1fa2ad0_0 .net "r", 0 0, L_0x1fc1ee0;  1 drivers
v0x1fa2ba0_0 .net "s", 0 0, L_0x1fc20b0;  1 drivers
S_0x1fa2080 .scope module, "sr_latch_0" "sr_latch" 11 13, 12 2 0, S_0x1fa1e30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1fc2270/d .functor NOR 1, L_0x1fc1ee0, L_0x1fc2400, C4<0>, C4<0>;
L_0x1fc2270 .delay 1 (2,2,2) L_0x1fc2270/d;
L_0x1fc2400/d .functor NOR 1, L_0x1fc2270, L_0x1fc20b0, C4<0>, C4<0>;
L_0x1fc2400 .delay 1 (2,2,2) L_0x1fc2400/d;
v0x1fa22f0_0 .net "q", 0 0, L_0x1fc2270;  alias, 1 drivers
v0x1fa23d0_0 .net "qb", 0 0, L_0x1fc2400;  alias, 1 drivers
v0x1fa2490_0 .net "r", 0 0, L_0x1fc1ee0;  alias, 1 drivers
v0x1fa2560_0 .net "s", 0 0, L_0x1fc20b0;  alias, 1 drivers
S_0x1fa2ca0 .scope module, "d_latch_1" "d_latch" 10 13, 11 2 0, S_0x1fa1bc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1fc2570/d .functor NOT 1, L_0x1fc2270, C4<0>, C4<0>, C4<0>;
L_0x1fc2570 .delay 1 (1,1,1) L_0x1fc2570/d;
L_0x1fc26a0/d .functor AND 1, L_0x1fc2570, v0x1fb2540_0, C4<1>, C4<1>;
L_0x1fc26a0 .delay 1 (3,3,3) L_0x1fc26a0/d;
L_0x1fc2870/d .functor AND 1, L_0x1fc2270, v0x1fb2540_0, C4<1>, C4<1>;
L_0x1fc2870 .delay 1 (3,3,3) L_0x1fc2870/d;
v0x1fa3570_0 .net "d", 0 0, L_0x1fc2270;  alias, 1 drivers
v0x1fa3680_0 .net "g", 0 0, v0x1fb2540_0;  alias, 1 drivers
v0x1fa3740_0 .net "nd", 0 0, L_0x1fc2570;  1 drivers
v0x1fa37e0_0 .net "q", 0 0, L_0x1fc29f0;  alias, 1 drivers
v0x1fa3880_0 .net "qb", 0 0, L_0x1fc2b40;  alias, 1 drivers
v0x1fa3970_0 .net "r", 0 0, L_0x1fc26a0;  1 drivers
v0x1fa3a40_0 .net "s", 0 0, L_0x1fc2870;  1 drivers
S_0x1fa2f10 .scope module, "sr_latch_0" "sr_latch" 11 13, 12 2 0, S_0x1fa2ca0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1fc29f0/d .functor NOR 1, L_0x1fc26a0, L_0x1fc2b40, C4<0>, C4<0>;
L_0x1fc29f0 .delay 1 (2,2,2) L_0x1fc29f0/d;
L_0x1fc2b40/d .functor NOR 1, L_0x1fc29f0, L_0x1fc2870, C4<0>, C4<0>;
L_0x1fc2b40 .delay 1 (2,2,2) L_0x1fc2b40/d;
v0x1fa3190_0 .net "q", 0 0, L_0x1fc29f0;  alias, 1 drivers
v0x1fa3270_0 .net "qb", 0 0, L_0x1fc2b40;  alias, 1 drivers
v0x1fa3330_0 .net "r", 0 0, L_0x1fc26a0;  alias, 1 drivers
v0x1fa3400_0 .net "s", 0 0, L_0x1fc2870;  alias, 1 drivers
S_0x1fa4160 .scope module, "DFF[3]" "dff" 9 9, 10 2 0, S_0x1f9cda0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1fc2d40/d .functor NOT 1, v0x1fb2540_0, C4<0>, C4<0>, C4<0>;
L_0x1fc2d40 .delay 1 (1,1,1) L_0x1fc2d40/d;
v0x1fa60d0_0 .net "clk", 0 0, v0x1fb2540_0;  alias, 1 drivers
v0x1fa6170_0 .net "d", 0 0, L_0x1fc42b0;  1 drivers
v0x1fa6230_0 .net "nclk", 0 0, L_0x1fc2d40;  1 drivers
v0x1fa6330_0 .net "q", 0 0, L_0x1fc3b20;  1 drivers
v0x1fa6420_0 .net "q_tmp", 0 0, L_0x1fc33a0;  1 drivers
v0x1fa6510_0 .net "qb", 0 0, L_0x1fc3c70;  1 drivers
v0x1fa6600_0 .net "qb_tmp", 0 0, L_0x1fc3530;  1 drivers
S_0x1fa43d0 .scope module, "d_latch_0" "d_latch" 10 12, 11 2 0, S_0x1fa4160;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1fc2e90/d .functor NOT 1, L_0x1fc42b0, C4<0>, C4<0>, C4<0>;
L_0x1fc2e90 .delay 1 (1,1,1) L_0x1fc2e90/d;
L_0x1fc3010/d .functor AND 1, L_0x1fc2e90, L_0x1fc2d40, C4<1>, C4<1>;
L_0x1fc3010 .delay 1 (3,3,3) L_0x1fc3010/d;
L_0x1fc31e0/d .functor AND 1, L_0x1fc42b0, L_0x1fc2d40, C4<1>, C4<1>;
L_0x1fc31e0 .delay 1 (3,3,3) L_0x1fc31e0/d;
v0x1fa4c60_0 .net "d", 0 0, L_0x1fc42b0;  alias, 1 drivers
v0x1fa4d40_0 .net "g", 0 0, L_0x1fc2d40;  alias, 1 drivers
v0x1fa4e00_0 .net "nd", 0 0, L_0x1fc2e90;  1 drivers
v0x1fa4ea0_0 .net "q", 0 0, L_0x1fc33a0;  alias, 1 drivers
v0x1fa4f70_0 .net "qb", 0 0, L_0x1fc3530;  alias, 1 drivers
v0x1fa5060_0 .net "r", 0 0, L_0x1fc3010;  1 drivers
v0x1fa5130_0 .net "s", 0 0, L_0x1fc31e0;  1 drivers
S_0x1fa4640 .scope module, "sr_latch_0" "sr_latch" 11 13, 12 2 0, S_0x1fa43d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1fc33a0/d .functor NOR 1, L_0x1fc3010, L_0x1fc3530, C4<0>, C4<0>;
L_0x1fc33a0 .delay 1 (2,2,2) L_0x1fc33a0/d;
L_0x1fc3530/d .functor NOR 1, L_0x1fc33a0, L_0x1fc31e0, C4<0>, C4<0>;
L_0x1fc3530 .delay 1 (2,2,2) L_0x1fc3530/d;
v0x1fa48b0_0 .net "q", 0 0, L_0x1fc33a0;  alias, 1 drivers
v0x1fa4990_0 .net "qb", 0 0, L_0x1fc3530;  alias, 1 drivers
v0x1fa4a50_0 .net "r", 0 0, L_0x1fc3010;  alias, 1 drivers
v0x1fa4af0_0 .net "s", 0 0, L_0x1fc31e0;  alias, 1 drivers
S_0x1fa5230 .scope module, "d_latch_1" "d_latch" 10 13, 11 2 0, S_0x1fa4160;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1fc36a0/d .functor NOT 1, L_0x1fc33a0, C4<0>, C4<0>, C4<0>;
L_0x1fc36a0 .delay 1 (1,1,1) L_0x1fc36a0/d;
L_0x1fc37d0/d .functor AND 1, L_0x1fc36a0, v0x1fb2540_0, C4<1>, C4<1>;
L_0x1fc37d0 .delay 1 (3,3,3) L_0x1fc37d0/d;
L_0x1fc39a0/d .functor AND 1, L_0x1fc33a0, v0x1fb2540_0, C4<1>, C4<1>;
L_0x1fc39a0 .delay 1 (3,3,3) L_0x1fc39a0/d;
v0x1fa5b00_0 .net "d", 0 0, L_0x1fc33a0;  alias, 1 drivers
v0x1fa5c10_0 .net "g", 0 0, v0x1fb2540_0;  alias, 1 drivers
v0x1fa5cd0_0 .net "nd", 0 0, L_0x1fc36a0;  1 drivers
v0x1fa5d70_0 .net "q", 0 0, L_0x1fc3b20;  alias, 1 drivers
v0x1fa5e10_0 .net "qb", 0 0, L_0x1fc3c70;  alias, 1 drivers
v0x1fa5f00_0 .net "r", 0 0, L_0x1fc37d0;  1 drivers
v0x1fa5fd0_0 .net "s", 0 0, L_0x1fc39a0;  1 drivers
S_0x1fa54a0 .scope module, "sr_latch_0" "sr_latch" 11 13, 12 2 0, S_0x1fa5230;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1fc3b20/d .functor NOR 1, L_0x1fc37d0, L_0x1fc3c70, C4<0>, C4<0>;
L_0x1fc3b20 .delay 1 (2,2,2) L_0x1fc3b20/d;
L_0x1fc3c70/d .functor NOR 1, L_0x1fc3b20, L_0x1fc39a0, C4<0>, C4<0>;
L_0x1fc3c70 .delay 1 (2,2,2) L_0x1fc3c70/d;
v0x1fa5720_0 .net "q", 0 0, L_0x1fc3b20;  alias, 1 drivers
v0x1fa5800_0 .net "qb", 0 0, L_0x1fc3c70;  alias, 1 drivers
v0x1fa58c0_0 .net "r", 0 0, L_0x1fc37d0;  alias, 1 drivers
v0x1fa5990_0 .net "s", 0 0, L_0x1fc39a0;  alias, 1 drivers
S_0x1fa6a50 .scope module, "r3" "reg4" 3 39, 9 3 0, S_0x1e803f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 4 "Q";
    .port_info 3 /OUTPUT 4 "QB";
v0x1fb07b0_0 .net "D", 3 0, L_0x1fb5280;  alias, 1 drivers
v0x1fb0890_0 .net "Q", 3 0, L_0x1fbf990;  alias, 1 drivers
v0x1fb0930_0 .net "QB", 3 0, L_0x1fbfa30;  alias, 1 drivers
v0x1fb09f0_0 .net "clk", 0 0, v0x1fb2540_0;  alias, 1 drivers
L_0x1fbf420 .part L_0x1fb5280, 0, 1;
L_0x1fbf600 .part L_0x1fb5280, 1, 1;
L_0x1fbf730 .part L_0x1fb5280, 2, 1;
L_0x1fbf860 .part L_0x1fb5280, 3, 1;
L_0x1fbf990 .concat [ 1 1 1 1], L_0x1fbc3c0, L_0x1fbd0f0, L_0x1fbe060, L_0x1fbf0d0;
L_0x1fbfa30 .concat [ 1 1 1 1], L_0x1fbc4d0, L_0x1fbd200, L_0x1fbe170, L_0x1fbf220;
S_0x1fa6ca0 .scope module, "DFF[0]" "dff" 9 9, 10 2 0, S_0x1fa6a50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1fbb790/d .functor NOT 1, v0x1fb2540_0, C4<0>, C4<0>, C4<0>;
L_0x1fbb790 .delay 1 (1,1,1) L_0x1fbb790/d;
v0x1fa8cc0_0 .net "clk", 0 0, v0x1fb2540_0;  alias, 1 drivers
v0x1fa8d60_0 .net "d", 0 0, L_0x1fbf420;  1 drivers
v0x1fa8e20_0 .net "nclk", 0 0, L_0x1fbb790;  1 drivers
v0x1fa8f20_0 .net "q", 0 0, L_0x1fbc3c0;  1 drivers
v0x1fa9010_0 .net "q_tmp", 0 0, L_0x1fbbe20;  1 drivers
v0x1fa9100_0 .net "qb", 0 0, L_0x1fbc4d0;  1 drivers
v0x1fa91f0_0 .net "qb_tmp", 0 0, L_0x1fbbee0;  1 drivers
S_0x1fa6f30 .scope module, "d_latch_0" "d_latch" 10 12, 11 2 0, S_0x1fa6ca0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1fbba00/d .functor NOT 1, L_0x1fbf420, C4<0>, C4<0>, C4<0>;
L_0x1fbba00 .delay 1 (1,1,1) L_0x1fbba00/d;
L_0x1fbbb60/d .functor AND 1, L_0x1fbba00, L_0x1fbb790, C4<1>, C4<1>;
L_0x1fbbb60 .delay 1 (3,3,3) L_0x1fbbb60/d;
L_0x1fbbd10/d .functor AND 1, L_0x1fbf420, L_0x1fbb790, C4<1>, C4<1>;
L_0x1fbbd10 .delay 1 (3,3,3) L_0x1fbbd10/d;
v0x1fa7850_0 .net "d", 0 0, L_0x1fbf420;  alias, 1 drivers
v0x1fa7930_0 .net "g", 0 0, L_0x1fbb790;  alias, 1 drivers
v0x1fa79f0_0 .net "nd", 0 0, L_0x1fbba00;  1 drivers
v0x1fa7a90_0 .net "q", 0 0, L_0x1fbbe20;  alias, 1 drivers
v0x1fa7b60_0 .net "qb", 0 0, L_0x1fbbee0;  alias, 1 drivers
v0x1fa7c50_0 .net "r", 0 0, L_0x1fbbb60;  1 drivers
v0x1fa7d20_0 .net "s", 0 0, L_0x1fbbd10;  1 drivers
S_0x1fa71d0 .scope module, "sr_latch_0" "sr_latch" 11 13, 12 2 0, S_0x1fa6f30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1fbbe20/d .functor NOR 1, L_0x1fbbb60, L_0x1fbbee0, C4<0>, C4<0>;
L_0x1fbbe20 .delay 1 (2,2,2) L_0x1fbbe20/d;
L_0x1fbbee0/d .functor NOR 1, L_0x1fbbe20, L_0x1fbbd10, C4<0>, C4<0>;
L_0x1fbbee0 .delay 1 (2,2,2) L_0x1fbbee0/d;
v0x1fa7470_0 .net "q", 0 0, L_0x1fbbe20;  alias, 1 drivers
v0x1fa7550_0 .net "qb", 0 0, L_0x1fbbee0;  alias, 1 drivers
v0x1fa7610_0 .net "r", 0 0, L_0x1fbbb60;  alias, 1 drivers
v0x1fa76e0_0 .net "s", 0 0, L_0x1fbbd10;  alias, 1 drivers
S_0x1fa7e20 .scope module, "d_latch_1" "d_latch" 10 13, 11 2 0, S_0x1fa6ca0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1fbbfa0/d .functor NOT 1, L_0x1fbbe20, C4<0>, C4<0>, C4<0>;
L_0x1fbbfa0 .delay 1 (1,1,1) L_0x1fbbfa0/d;
L_0x1fbc0b0/d .functor AND 1, L_0x1fbbfa0, v0x1fb2540_0, C4<1>, C4<1>;
L_0x1fbc0b0 .delay 1 (3,3,3) L_0x1fbc0b0/d;
L_0x1fbc260/d .functor AND 1, L_0x1fbbe20, v0x1fb2540_0, C4<1>, C4<1>;
L_0x1fbc260 .delay 1 (3,3,3) L_0x1fbc260/d;
v0x1fa86f0_0 .net "d", 0 0, L_0x1fbbe20;  alias, 1 drivers
v0x1fa8800_0 .net "g", 0 0, v0x1fb2540_0;  alias, 1 drivers
v0x1fa88c0_0 .net "nd", 0 0, L_0x1fbbfa0;  1 drivers
v0x1fa8960_0 .net "q", 0 0, L_0x1fbc3c0;  alias, 1 drivers
v0x1fa8a00_0 .net "qb", 0 0, L_0x1fbc4d0;  alias, 1 drivers
v0x1fa8af0_0 .net "r", 0 0, L_0x1fbc0b0;  1 drivers
v0x1fa8bc0_0 .net "s", 0 0, L_0x1fbc260;  1 drivers
S_0x1fa8090 .scope module, "sr_latch_0" "sr_latch" 11 13, 12 2 0, S_0x1fa7e20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1fbc3c0/d .functor NOR 1, L_0x1fbc0b0, L_0x1fbc4d0, C4<0>, C4<0>;
L_0x1fbc3c0 .delay 1 (2,2,2) L_0x1fbc3c0/d;
L_0x1fbc4d0/d .functor NOR 1, L_0x1fbc3c0, L_0x1fbc260, C4<0>, C4<0>;
L_0x1fbc4d0 .delay 1 (2,2,2) L_0x1fbc4d0/d;
v0x1fa8310_0 .net "q", 0 0, L_0x1fbc3c0;  alias, 1 drivers
v0x1fa83f0_0 .net "qb", 0 0, L_0x1fbc4d0;  alias, 1 drivers
v0x1fa84b0_0 .net "r", 0 0, L_0x1fbc0b0;  alias, 1 drivers
v0x1fa8580_0 .net "s", 0 0, L_0x1fbc260;  alias, 1 drivers
S_0x1fa92e0 .scope module, "DFF[1]" "dff" 9 9, 10 2 0, S_0x1fa6a50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1fbc590/d .functor NOT 1, v0x1fb2540_0, C4<0>, C4<0>, C4<0>;
L_0x1fbc590 .delay 1 (1,1,1) L_0x1fbc590/d;
v0x1fab250_0 .net "clk", 0 0, v0x1fb2540_0;  alias, 1 drivers
v0x1fab2f0_0 .net "d", 0 0, L_0x1fbf600;  1 drivers
v0x1fab3b0_0 .net "nclk", 0 0, L_0x1fbc590;  1 drivers
v0x1fab4b0_0 .net "q", 0 0, L_0x1fbd0f0;  1 drivers
v0x1fab5a0_0 .net "q_tmp", 0 0, L_0x1fbcac0;  1 drivers
v0x1fab690_0 .net "qb", 0 0, L_0x1fbd200;  1 drivers
v0x1fab780_0 .net "qb_tmp", 0 0, L_0x1fbcb80;  1 drivers
S_0x1fa9570 .scope module, "d_latch_0" "d_latch" 10 12, 11 2 0, S_0x1fa92e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1fbc6a0/d .functor NOT 1, L_0x1fbf600, C4<0>, C4<0>, C4<0>;
L_0x1fbc6a0 .delay 1 (1,1,1) L_0x1fbc6a0/d;
L_0x1fbc800/d .functor AND 1, L_0x1fbc6a0, L_0x1fbc590, C4<1>, C4<1>;
L_0x1fbc800 .delay 1 (3,3,3) L_0x1fbc800/d;
L_0x1fbc9b0/d .functor AND 1, L_0x1fbf600, L_0x1fbc590, C4<1>, C4<1>;
L_0x1fbc9b0 .delay 1 (3,3,3) L_0x1fbc9b0/d;
v0x1fa9de0_0 .net "d", 0 0, L_0x1fbf600;  alias, 1 drivers
v0x1fa9ec0_0 .net "g", 0 0, L_0x1fbc590;  alias, 1 drivers
v0x1fa9f80_0 .net "nd", 0 0, L_0x1fbc6a0;  1 drivers
v0x1faa020_0 .net "q", 0 0, L_0x1fbcac0;  alias, 1 drivers
v0x1faa0f0_0 .net "qb", 0 0, L_0x1fbcb80;  alias, 1 drivers
v0x1faa1e0_0 .net "r", 0 0, L_0x1fbc800;  1 drivers
v0x1faa2b0_0 .net "s", 0 0, L_0x1fbc9b0;  1 drivers
S_0x1fa97c0 .scope module, "sr_latch_0" "sr_latch" 11 13, 12 2 0, S_0x1fa9570;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1fbcac0/d .functor NOR 1, L_0x1fbc800, L_0x1fbcb80, C4<0>, C4<0>;
L_0x1fbcac0 .delay 1 (2,2,2) L_0x1fbcac0/d;
L_0x1fbcb80/d .functor NOR 1, L_0x1fbcac0, L_0x1fbc9b0, C4<0>, C4<0>;
L_0x1fbcb80 .delay 1 (2,2,2) L_0x1fbcb80/d;
v0x1fa9a30_0 .net "q", 0 0, L_0x1fbcac0;  alias, 1 drivers
v0x1fa9b10_0 .net "qb", 0 0, L_0x1fbcb80;  alias, 1 drivers
v0x1fa9bd0_0 .net "r", 0 0, L_0x1fbc800;  alias, 1 drivers
v0x1fa9c70_0 .net "s", 0 0, L_0x1fbc9b0;  alias, 1 drivers
S_0x1faa3b0 .scope module, "d_latch_1" "d_latch" 10 13, 11 2 0, S_0x1fa92e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1fbccd0/d .functor NOT 1, L_0x1fbcac0, C4<0>, C4<0>, C4<0>;
L_0x1fbccd0 .delay 1 (1,1,1) L_0x1fbccd0/d;
L_0x1fbcde0/d .functor AND 1, L_0x1fbccd0, v0x1fb2540_0, C4<1>, C4<1>;
L_0x1fbcde0 .delay 1 (3,3,3) L_0x1fbcde0/d;
L_0x1fbcf90/d .functor AND 1, L_0x1fbcac0, v0x1fb2540_0, C4<1>, C4<1>;
L_0x1fbcf90 .delay 1 (3,3,3) L_0x1fbcf90/d;
v0x1faac80_0 .net "d", 0 0, L_0x1fbcac0;  alias, 1 drivers
v0x1faad90_0 .net "g", 0 0, v0x1fb2540_0;  alias, 1 drivers
v0x1faae50_0 .net "nd", 0 0, L_0x1fbccd0;  1 drivers
v0x1faaef0_0 .net "q", 0 0, L_0x1fbd0f0;  alias, 1 drivers
v0x1faaf90_0 .net "qb", 0 0, L_0x1fbd200;  alias, 1 drivers
v0x1fab080_0 .net "r", 0 0, L_0x1fbcde0;  1 drivers
v0x1fab150_0 .net "s", 0 0, L_0x1fbcf90;  1 drivers
S_0x1faa620 .scope module, "sr_latch_0" "sr_latch" 11 13, 12 2 0, S_0x1faa3b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1fbd0f0/d .functor NOR 1, L_0x1fbcde0, L_0x1fbd200, C4<0>, C4<0>;
L_0x1fbd0f0 .delay 1 (2,2,2) L_0x1fbd0f0/d;
L_0x1fbd200/d .functor NOR 1, L_0x1fbd0f0, L_0x1fbcf90, C4<0>, C4<0>;
L_0x1fbd200 .delay 1 (2,2,2) L_0x1fbd200/d;
v0x1faa8a0_0 .net "q", 0 0, L_0x1fbd0f0;  alias, 1 drivers
v0x1faa980_0 .net "qb", 0 0, L_0x1fbd200;  alias, 1 drivers
v0x1faaa40_0 .net "r", 0 0, L_0x1fbcde0;  alias, 1 drivers
v0x1faab10_0 .net "s", 0 0, L_0x1fbcf90;  alias, 1 drivers
S_0x1fab870 .scope module, "DFF[2]" "dff" 9 9, 10 2 0, S_0x1fa6a50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1fbd3e0/d .functor NOT 1, v0x1fb2540_0, C4<0>, C4<0>, C4<0>;
L_0x1fbd3e0 .delay 1 (1,1,1) L_0x1fbd3e0/d;
v0x1fad7f0_0 .net "clk", 0 0, v0x1fb2540_0;  alias, 1 drivers
v0x1fadca0_0 .net "d", 0 0, L_0x1fbf730;  1 drivers
v0x1fadd60_0 .net "nclk", 0 0, L_0x1fbd3e0;  1 drivers
v0x1fade60_0 .net "q", 0 0, L_0x1fbe060;  1 drivers
v0x1fadf50_0 .net "q_tmp", 0 0, L_0x1fbd9a0;  1 drivers
v0x1fae040_0 .net "qb", 0 0, L_0x1fbe170;  1 drivers
v0x1fae130_0 .net "qb_tmp", 0 0, L_0x1fbdaf0;  1 drivers
S_0x1fabae0 .scope module, "d_latch_0" "d_latch" 10 12, 11 2 0, S_0x1fab870;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1fbd4f0/d .functor NOT 1, L_0x1fbf730, C4<0>, C4<0>, C4<0>;
L_0x1fbd4f0 .delay 1 (1,1,1) L_0x1fbd4f0/d;
L_0x1fbd650/d .functor AND 1, L_0x1fbd4f0, L_0x1fbd3e0, C4<1>, C4<1>;
L_0x1fbd650 .delay 1 (3,3,3) L_0x1fbd650/d;
L_0x1fbd800/d .functor AND 1, L_0x1fbf730, L_0x1fbd3e0, C4<1>, C4<1>;
L_0x1fbd800 .delay 1 (3,3,3) L_0x1fbd800/d;
v0x1fac380_0 .net "d", 0 0, L_0x1fbf730;  alias, 1 drivers
v0x1fac460_0 .net "g", 0 0, L_0x1fbd3e0;  alias, 1 drivers
v0x1fac520_0 .net "nd", 0 0, L_0x1fbd4f0;  1 drivers
v0x1fac5c0_0 .net "q", 0 0, L_0x1fbd9a0;  alias, 1 drivers
v0x1fac690_0 .net "qb", 0 0, L_0x1fbdaf0;  alias, 1 drivers
v0x1fac780_0 .net "r", 0 0, L_0x1fbd650;  1 drivers
v0x1fac850_0 .net "s", 0 0, L_0x1fbd800;  1 drivers
S_0x1fabd30 .scope module, "sr_latch_0" "sr_latch" 11 13, 12 2 0, S_0x1fabae0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1fbd9a0/d .functor NOR 1, L_0x1fbd650, L_0x1fbdaf0, C4<0>, C4<0>;
L_0x1fbd9a0 .delay 1 (2,2,2) L_0x1fbd9a0/d;
L_0x1fbdaf0/d .functor NOR 1, L_0x1fbd9a0, L_0x1fbd800, C4<0>, C4<0>;
L_0x1fbdaf0 .delay 1 (2,2,2) L_0x1fbdaf0/d;
v0x1fabfa0_0 .net "q", 0 0, L_0x1fbd9a0;  alias, 1 drivers
v0x1fac080_0 .net "qb", 0 0, L_0x1fbdaf0;  alias, 1 drivers
v0x1fac140_0 .net "r", 0 0, L_0x1fbd650;  alias, 1 drivers
v0x1fac210_0 .net "s", 0 0, L_0x1fbd800;  alias, 1 drivers
S_0x1fac950 .scope module, "d_latch_1" "d_latch" 10 13, 11 2 0, S_0x1fab870;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1fbdc40/d .functor NOT 1, L_0x1fbd9a0, C4<0>, C4<0>, C4<0>;
L_0x1fbdc40 .delay 1 (1,1,1) L_0x1fbdc40/d;
L_0x1fbdd50/d .functor AND 1, L_0x1fbdc40, v0x1fb2540_0, C4<1>, C4<1>;
L_0x1fbdd50 .delay 1 (3,3,3) L_0x1fbdd50/d;
L_0x1fbdf00/d .functor AND 1, L_0x1fbd9a0, v0x1fb2540_0, C4<1>, C4<1>;
L_0x1fbdf00 .delay 1 (3,3,3) L_0x1fbdf00/d;
v0x1fad220_0 .net "d", 0 0, L_0x1fbd9a0;  alias, 1 drivers
v0x1fad330_0 .net "g", 0 0, v0x1fb2540_0;  alias, 1 drivers
v0x1fad3f0_0 .net "nd", 0 0, L_0x1fbdc40;  1 drivers
v0x1fad490_0 .net "q", 0 0, L_0x1fbe060;  alias, 1 drivers
v0x1fad530_0 .net "qb", 0 0, L_0x1fbe170;  alias, 1 drivers
v0x1fad620_0 .net "r", 0 0, L_0x1fbdd50;  1 drivers
v0x1fad6f0_0 .net "s", 0 0, L_0x1fbdf00;  1 drivers
S_0x1facbc0 .scope module, "sr_latch_0" "sr_latch" 11 13, 12 2 0, S_0x1fac950;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1fbe060/d .functor NOR 1, L_0x1fbdd50, L_0x1fbe170, C4<0>, C4<0>;
L_0x1fbe060 .delay 1 (2,2,2) L_0x1fbe060/d;
L_0x1fbe170/d .functor NOR 1, L_0x1fbe060, L_0x1fbdf00, C4<0>, C4<0>;
L_0x1fbe170 .delay 1 (2,2,2) L_0x1fbe170/d;
v0x1face40_0 .net "q", 0 0, L_0x1fbe060;  alias, 1 drivers
v0x1facf20_0 .net "qb", 0 0, L_0x1fbe170;  alias, 1 drivers
v0x1facfe0_0 .net "r", 0 0, L_0x1fbdd50;  alias, 1 drivers
v0x1fad0b0_0 .net "s", 0 0, L_0x1fbdf00;  alias, 1 drivers
S_0x1fae220 .scope module, "DFF[3]" "dff" 9 9, 10 2 0, S_0x1fa6a50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1fbe350/d .functor NOT 1, v0x1fb2540_0, C4<0>, C4<0>, C4<0>;
L_0x1fbe350 .delay 1 (1,1,1) L_0x1fbe350/d;
v0x1fb0190_0 .net "clk", 0 0, v0x1fb2540_0;  alias, 1 drivers
v0x1fb0230_0 .net "d", 0 0, L_0x1fbf860;  1 drivers
v0x1fb02f0_0 .net "nclk", 0 0, L_0x1fbe350;  1 drivers
v0x1fb03f0_0 .net "q", 0 0, L_0x1fbf0d0;  1 drivers
v0x1fb04e0_0 .net "q_tmp", 0 0, L_0x1fbe950;  1 drivers
v0x1fb05d0_0 .net "qb", 0 0, L_0x1fbf220;  1 drivers
v0x1fb06c0_0 .net "qb_tmp", 0 0, L_0x1fbeae0;  1 drivers
S_0x1fae490 .scope module, "d_latch_0" "d_latch" 10 12, 11 2 0, S_0x1fae220;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1fbe460/d .functor NOT 1, L_0x1fbf860, C4<0>, C4<0>, C4<0>;
L_0x1fbe460 .delay 1 (1,1,1) L_0x1fbe460/d;
L_0x1fbe5c0/d .functor AND 1, L_0x1fbe460, L_0x1fbe350, C4<1>, C4<1>;
L_0x1fbe5c0 .delay 1 (3,3,3) L_0x1fbe5c0/d;
L_0x1fbe790/d .functor AND 1, L_0x1fbf860, L_0x1fbe350, C4<1>, C4<1>;
L_0x1fbe790 .delay 1 (3,3,3) L_0x1fbe790/d;
v0x1faed20_0 .net "d", 0 0, L_0x1fbf860;  alias, 1 drivers
v0x1faee00_0 .net "g", 0 0, L_0x1fbe350;  alias, 1 drivers
v0x1faeec0_0 .net "nd", 0 0, L_0x1fbe460;  1 drivers
v0x1faef60_0 .net "q", 0 0, L_0x1fbe950;  alias, 1 drivers
v0x1faf030_0 .net "qb", 0 0, L_0x1fbeae0;  alias, 1 drivers
v0x1faf120_0 .net "r", 0 0, L_0x1fbe5c0;  1 drivers
v0x1faf1f0_0 .net "s", 0 0, L_0x1fbe790;  1 drivers
S_0x1fae700 .scope module, "sr_latch_0" "sr_latch" 11 13, 12 2 0, S_0x1fae490;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1fbe950/d .functor NOR 1, L_0x1fbe5c0, L_0x1fbeae0, C4<0>, C4<0>;
L_0x1fbe950 .delay 1 (2,2,2) L_0x1fbe950/d;
L_0x1fbeae0/d .functor NOR 1, L_0x1fbe950, L_0x1fbe790, C4<0>, C4<0>;
L_0x1fbeae0 .delay 1 (2,2,2) L_0x1fbeae0/d;
v0x1fae970_0 .net "q", 0 0, L_0x1fbe950;  alias, 1 drivers
v0x1faea50_0 .net "qb", 0 0, L_0x1fbeae0;  alias, 1 drivers
v0x1faeb10_0 .net "r", 0 0, L_0x1fbe5c0;  alias, 1 drivers
v0x1faebb0_0 .net "s", 0 0, L_0x1fbe790;  alias, 1 drivers
S_0x1faf2f0 .scope module, "d_latch_1" "d_latch" 10 13, 11 2 0, S_0x1fae220;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "g";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1fbec50/d .functor NOT 1, L_0x1fbe950, C4<0>, C4<0>, C4<0>;
L_0x1fbec50 .delay 1 (1,1,1) L_0x1fbec50/d;
L_0x1fbed80/d .functor AND 1, L_0x1fbec50, v0x1fb2540_0, C4<1>, C4<1>;
L_0x1fbed80 .delay 1 (3,3,3) L_0x1fbed80/d;
L_0x1fbef50/d .functor AND 1, L_0x1fbe950, v0x1fb2540_0, C4<1>, C4<1>;
L_0x1fbef50 .delay 1 (3,3,3) L_0x1fbef50/d;
v0x1fafbc0_0 .net "d", 0 0, L_0x1fbe950;  alias, 1 drivers
v0x1fafcd0_0 .net "g", 0 0, v0x1fb2540_0;  alias, 1 drivers
v0x1fafd90_0 .net "nd", 0 0, L_0x1fbec50;  1 drivers
v0x1fafe30_0 .net "q", 0 0, L_0x1fbf0d0;  alias, 1 drivers
v0x1fafed0_0 .net "qb", 0 0, L_0x1fbf220;  alias, 1 drivers
v0x1faffc0_0 .net "r", 0 0, L_0x1fbed80;  1 drivers
v0x1fb0090_0 .net "s", 0 0, L_0x1fbef50;  1 drivers
S_0x1faf560 .scope module, "sr_latch_0" "sr_latch" 11 13, 12 2 0, S_0x1faf2f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "r";
    .port_info 1 /INPUT 1 "s";
    .port_info 2 /OUTPUT 1 "q";
    .port_info 3 /OUTPUT 1 "qb";
L_0x1fbf0d0/d .functor NOR 1, L_0x1fbed80, L_0x1fbf220, C4<0>, C4<0>;
L_0x1fbf0d0 .delay 1 (2,2,2) L_0x1fbf0d0/d;
L_0x1fbf220/d .functor NOR 1, L_0x1fbf0d0, L_0x1fbef50, C4<0>, C4<0>;
L_0x1fbf220 .delay 1 (2,2,2) L_0x1fbf220/d;
v0x1faf7e0_0 .net "q", 0 0, L_0x1fbf0d0;  alias, 1 drivers
v0x1faf8c0_0 .net "qb", 0 0, L_0x1fbf220;  alias, 1 drivers
v0x1faf980_0 .net "r", 0 0, L_0x1fbed80;  alias, 1 drivers
v0x1fafa50_0 .net "s", 0 0, L_0x1fbef50;  alias, 1 drivers
    .scope S_0x1e80260;
T_0 ;
    %vpi_call 2 16 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 17 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x1e80260 {0 0 0};
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x1fb20d0_0, 0, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1fb2470_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1fb2310_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1fb23d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fb2540_0, 0, 1;
    %delay 28, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1fb2540_0, 0, 1;
    %delay 31, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1fb20d0_0, 0, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x1fb2470_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x1fb2310_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x1fb23d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fb2540_0, 0, 1;
    %delay 28, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1fb2540_0, 0, 1;
    %delay 31, 0;
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "write_testbench.v";
    "reg_file.v";
    "../decoder_24_1b/decoder_24_1b.v";
    "../mux_21_4b/mux_21_4b.v";
    "../mux_21_1b/mux_21_1b.v";
    "../mux_41_4b/mux_41_4b.v";
    "../mux_41_1b/mux_41_1b.v";
    "../reg4/reg4.v";
    "../dff/dff.v";
    "../d_latch/d_latch.v";
    "../sr_latch/sr_latch.v";
