//rv64i-addiw

[wavedrom, ,]
....
{reg: [
  {bits: 7,  name: 'opcode',    attr: ['OP-IMM', 'OP-IMM', 'OP-IMM', 'OP-IMM-32', 'OP-IMM-32', 'OP-IMM-32'], type: 8},
  {bits: 5,  name: 'rd',        attr: ['dest', 'dest', 'dest', 'dest', 'dest', 'dest'], type: 2},
  {bits: 3,  name: 'funct3',    attr: ['SLLI', 'SRLI', 'SRAI', 'SLLIW', 'SRLIW', 'SRAIW'], type: 8},
  {bits: 5,  name: 'rs1',       attr: ['src', 'src', 'src', 'src', 'src', 'src'], type: 4},
  {bits: 5,  name: 'imm[4:0]',  attr: ['shamt[4:0]', 'shamt[4:0]', 'shamt[4:0]', 'shamt[4:0]', 'shamt[4:0]', 'shamt[4:0]'], type: 3},
  {bits: 6,  name: 'imm[5:0]',  attr: ['shamt[5], 'shamt[5]', 'shamt[5]', '0', '0', '0'], type: 3},
  {bits: 6,  name: 'imm[11:6]', attr: ['000000', '000000', '010000', '000000', '000000', '000000'], type: 8}
]}
....

//[wavedrom, ,]
//....
//{reg: [
//  {bits: 7,  name: 'opcode',    attr: 'OP-IMM-32', type: 8},
//  {bits: 5,  name: 'rd',        attr: 'dest', type: 2},
//  {bits: 3,  name: 'funct3',     attr: ['SLLIW', 'SRLIW', 'SRAIW'], type: 8},
//  {bits: 5,  name: 'rs1',       attr: 'src', type: 4},
//  {bits: 5,  name: 'imm[4:0]',  attr: 'shamt[4:0]', type: 3},
//  {bits: 1,  name: '[5]',       attr: 0},
// {bits: 6,  name: 'imm[11:6]', attr: [0, 0, 32], type: 8}
//]}
//....


