%{
#include "c.h"

#define NODEPTR_TYPE Node
#define OP_LABEL(p) ((p)->op)
#define LEFT_CHILD(p) ((p)->kids[0])
#define RIGHT_CHILD(p) ((p)->kids[1])
#define STATE_LABEL(p) ((p)->x.state)
static void address(Symbol, Symbol, long);
static void blkfetch(int, int, int, int);
static void blkloop(int, int, int, int, int, int[]);
static void blkstore(int, int, int, int);
static void defaddress(Symbol);
static void defconst(int, int, Value);
static void defstring(int, char *);
static void defsymbol(Symbol);
static void doarg(Node);
static void emit2(Node);
static void export(Symbol);
static void clobber(Node);
static void function(Symbol, Symbol [], Symbol [], int);
static void global(Symbol);
static void import(Symbol);
static void local(Symbol);
static void progbeg(int, char **);
static void progend(void);
static void segment(int);
static void space(int);
static void target(Node);
static int memop(Node, int);
static int byteswap(Node p, int cost);
static int rmw(Node, int);
extern int sametree(Node, Node);

static Symbol rmap(int opk);


extern void gen_dumptree(Node p);

extern void emitstring(const char *fmt, Node p, Node *kids, short *nts);
#define EMIT(x) emitstring(x, p, kids, nts)

#define hasargs(p) (p->syms[0] && p->syms[0]->u.c.v.i > 0 ? 0 : LBURG_MAX)
#define stackreturn(p) (LBURG_MAX)

static unsigned constValue(Node p);



// long memory model?
static int longMM = 0;
static int cseg = 0;
static int inFunction = 0;

%}
%start stmt

# ./o/ops c=1 i=2 l=4 h=4 p=4 
# ./o/ops c=1 s=2 i=2 l=4 h=8 p=4 x=10

%term CNSTF4=4113 CNSTF8=8209 CNSTF10=10257
%term CNSTI1=1045 CNSTI2=2069 CNSTI4=4117 CNSTI8=8213
%term CNSTP4=4119
%term CNSTU1=1046 CNSTU2=2070 CNSTU4=4118 CNSTU8=8214

%term ARGB=41
%term ARGF4=4129 ARGF8=8225 ARGF10=10273
%term ARGI2=2085 ARGI4=4133 ARGI8=8229
%term ARGP4=4135
%term ARGU2=2086 ARGU4=4134 ARGU8=8230

%term ASGNB=57
%term ASGNF4=4145 ASGNF8=8241 ASGNF10=10289
%term ASGNI1=1077 ASGNI2=2101 ASGNI4=4149 ASGNI8=8245
%term ASGNP4=4151
%term ASGNU1=1078 ASGNU2=2102 ASGNU4=4150 ASGNU8=8246

%term INDIRB=73
%term INDIRF4=4161 INDIRF8=8257 INDIRF10=10305
%term INDIRI1=1093 INDIRI2=2117 INDIRI4=4165 INDIRI8=8261
%term INDIRP4=4167
%term INDIRU1=1094 INDIRU2=2118 INDIRU4=4166 INDIRU8=8262

%term CVFF4=4209 CVFF8=8305 CVFF10=10353
%term CVFI2=2165 CVFI4=4213 CVFI8=8309

%term CVIF4=4225 CVIF8=8321 CVIF10=10369
%term CVII1=1157 CVII2=2181 CVII4=4229 CVII8=8325
%term CVIU1=1158 CVIU2=2182 CVIU4=4230 CVIU8=8326

%term CVPU4=4246

%term CVUI1=1205 CVUI2=2229 CVUI4=4277 CVUI8=8373
%term CVUP4=4279
%term CVUU1=1206 CVUU2=2230 CVUU4=4278 CVUU8=8374

%term NEGF4=4289 NEGF8=8385 NEGF10=10433
%term NEGI2=2245 NEGI4=4293 NEGI8=8389

%term CALLB=217
%term CALLF4=4305 CALLF8=8401 CALLF10=10449
%term CALLI2=2261 CALLI4=4309 CALLI8=8405
%term CALLP4=4311
%term CALLU2=2262 CALLU4=4310 CALLU8=8406
%term CALLV=216

%term RETF4=4337 RETF8=8433 RETF10=10481
%term RETI2=2293 RETI4=4341 RETI8=8437
%term RETP4=4343
%term RETU2=2294 RETU4=4342 RETU8=8438
%term RETV=248

%term ADDRGP4=4359

%term ADDRFP4=4375

%term ADDRLP4=4391

%term ADDF4=4401 ADDF8=8497 ADDF10=10545
%term ADDI2=2357 ADDI4=4405 ADDI8=8501
%term ADDP4=4407
%term ADDU2=2358 ADDU4=4406 ADDU8=8502

%term SUBF4=4417 SUBF8=8513 SUBF10=10561
%term SUBI2=2373 SUBI4=4421 SUBI8=8517
%term SUBP4=4423
%term SUBU2=2374 SUBU4=4422 SUBU8=8518

%term LSHI2=2389 LSHI4=4437 LSHI8=8533
%term LSHU2=2390 LSHU4=4438 LSHU8=8534

%term MODI2=2405 MODI4=4453 MODI8=8549
%term MODU2=2406 MODU4=4454 MODU8=8550

%term RSHI2=2421 RSHI4=4469 RSHI8=8565
%term RSHU2=2422 RSHU4=4470 RSHU8=8566

%term BANDI2=2437 BANDI4=4485 BANDI8=8581
%term BANDU2=2438 BANDU4=4486 BANDU8=8582

%term BCOMI2=2453 BCOMI4=4501 BCOMI8=8597
%term BCOMU2=2454 BCOMU4=4502 BCOMU8=8598

%term BORI2=2469 BORI4=4517 BORI8=8613
%term BORU2=2470 BORU4=4518 BORU8=8614

%term BXORI2=2485 BXORI4=4533 BXORI8=8629
%term BXORU2=2486 BXORU4=4534 BXORU8=8630

%term DIVF4=4545 DIVF8=8641 DIVF10=10689
%term DIVI2=2501 DIVI4=4549 DIVI8=8645
%term DIVU2=2502 DIVU4=4550 DIVU8=8646

%term MULF4=4561 MULF8=8657 MULF10=10705
%term MULI2=2517 MULI4=4565 MULI8=8661
%term MULU2=2518 MULU4=4566 MULU8=8662

%term EQF4=4577 EQF8=8673 EQF10=10721
%term EQI2=2533 EQI4=4581 EQI8=8677
%term EQU2=2534 EQU4=4582 EQU8=8678

%term GEF4=4593 GEF8=8689 GEF10=10737
%term GEI2=2549 GEI4=4597 GEI8=8693
%term GEU2=2550 GEU4=4598 GEU8=8694

%term GTF4=4609 GTF8=8705 GTF10=10753
%term GTI2=2565 GTI4=4613 GTI8=8709
%term GTU2=2566 GTU4=4614 GTU8=8710

%term LEF4=4625 LEF8=8721 LEF10=10769
%term LEI2=2581 LEI4=4629 LEI8=8725
%term LEU2=2582 LEU4=4630 LEU8=8726

%term LTF4=4641 LTF8=8737 LTF10=10785
%term LTI2=2597 LTI4=4645 LTI8=8741
%term LTU2=2598 LTU4=4646 LTU8=8742

%term NEF4=4657 NEF8=8753 NEF10=10801
%term NEI2=2613 NEI4=4661 NEI8=8757
%term NEU2=2614 NEU4=4662 NEU8=8758

%term JUMPV=584

%term LABELV=600

%term LOADB=233
%term LOADF4=4321 LOADF8=8417 LOADF10=10465
%term LOADI1=1253 LOADI2=2277 LOADI4=4325 LOADI8=8421
%term LOADP4=4327
%term LOADU1=1254 LOADU2=2278 LOADU4=4326 LOADU8=8422

%term VREGP=711

%%

stmt: LABELV "%a:\n"

address: ADDRGP4 "%a"
addressDP: ADDRLP4 "%a"
addressDP: ADDRFP4 "%a"


const_0: CNSTU1 "0" range(a, 0, 0)
const_0: CNSTU2 "0" range(a, 0, 0)
const_0: CNSTU4 "0" range(a, 0, 0)
const_0: CNSTU8 "0" range(a, 0, 0)

const_0: CNSTI1 "0" range(a, 0, 0)
const_0: CNSTI2 "0" range(a, 0, 0)
const_0: CNSTI4 "0" range(a, 0, 0)
const_0: CNSTI8 "0" range(a, 0, 0)


const_1: CNSTU1 "1" range(a, 1, 1)
const_1: CNSTU2 "1" range(a, 1, 1)
const_1: CNSTU4 "1" range(a, 1, 1)
const_1: CNSTU8 "1" range(a, 1, 1)

const_1: CNSTI1 "1" range(a, 1, 1)
const_1: CNSTI2 "1" range(a, 1, 1)
const_1: CNSTI4 "1" range(a, 1, 1)
const_1: CNSTI8 "1" range(a, 1, 1)

const_2: CNSTU1 "2" range(a, 2, 2)
const_2: CNSTU2 "2" range(a, 2, 2)
const_2: CNSTU4 "2" range(a, 2, 2)
const_2: CNSTU8 "2" range(a, 2, 2)

const_2: CNSTI1 "2" range(a, 2, 2)
const_2: CNSTI2 "2" range(a, 2, 2)
const_2: CNSTI4 "2" range(a, 2, 2)
const_2: CNSTI8 "2" range(a, 2, 2)

const_3: CNSTU1 "3" range(a, 3, 3)
const_3: CNSTU2 "3" range(a, 3, 3)
const_3: CNSTU4 "3" range(a, 3, 3)
const_3: CNSTU8 "3" range(a, 3, 3)

const_3: CNSTI1 "3" range(a, 3, 3)
const_3: CNSTI2 "3" range(a, 3, 3)
const_3: CNSTI4 "3" range(a, 3, 3)
const_3: CNSTI8 "3" range(a, 3, 3)

const_5: CNSTU1 "5" range(a, 5, 5)
const_5: CNSTU2 "5" range(a, 5, 5)
const_5: CNSTU4 "5" range(a, 5, 5)
const_5: CNSTU8 "5" range(a, 5, 5)

const_5: CNSTI1 "5" range(a, 5, 5)
const_5: CNSTI2 "5" range(a, 5, 5)
const_5: CNSTI4 "5" range(a, 5, 5)
const_5: CNSTI8 "5" range(a, 5, 5)

const_8: CNSTU1 "8" range(a, 8, 8)
const_8: CNSTU2 "8" range(a, 8, 8)
const_8: CNSTU4 "8" range(a, 8, 8)
const_8: CNSTU8 "8" range(a, 8, 8)

const_8: CNSTI1 "8" range(a, 8, 8)
const_8: CNSTI2 "8" range(a, 8, 8)
const_8: CNSTI4 "8" range(a, 8, 8)
const_8: CNSTI8 "8" range(a, 8, 8)


const_10: CNSTU1 "10" range(a, 10, 10)
const_10: CNSTU2 "10" range(a, 10, 10)
const_10: CNSTU4 "10" range(a, 10, 10)
const_10: CNSTU8 "10" range(a, 10, 10)

const_10: CNSTI1 "10" range(a, 10, 10)
const_10: CNSTI2 "10" range(a, 10, 10)
const_10: CNSTI4 "10" range(a, 10, 10)
const_10: CNSTI8 "10" range(a, 10, 10)


const_15: CNSTU1 "15" range(a, 15, 15)
const_15: CNSTU2 "15" range(a, 15, 15)
const_15: CNSTU4 "15" range(a, 15, 15)
const_15: CNSTU8 "15" range(a, 15, 15)

const_15: CNSTI1 "15" range(a, 15, 15)
const_15: CNSTI2 "15" range(a, 15, 15)
const_15: CNSTI4 "15" range(a, 15, 15)
const_15: CNSTI8 "15" range(a, 15, 15)


const_16_bit: CNSTU1 "%a" range(a, 0, 0xffff)
const_16_bit: CNSTU2 "%a" range(a, 0, 0xffff)
const_16_bit: CNSTU4 "%a" range(a, 0, 0xffff)
const_16_bit: CNSTU8 "%a" range(a, 0, 0xffff)

const_16_bit: CNSTI1 "%a" range(a, 0, 0xffff)
const_16_bit: CNSTI2 "%a" range(a, 0, 0xffff)
const_16_bit: CNSTI4 "%a" range(a, 0, 0xffff)
const_16_bit: CNSTI8 "%a" range(a, 0, 0xffff)


const_positive: CNSTU2 "%a" range(a, 0x0000, 0x7fff)
const_positive: CNSTI2 "%a" range(a, 0x0000, 0x7fff)

const_negative: CNSTU2 "%a" range(a, 0x8000, 0xffff)
const_negative: CNSTI2 "%a" range(a, 0x8000, 0xffff)

const: CNSTU1 "%a" 
const: CNSTU2 "%a" 
const: CNSTU4 "%a" 
const: CNSTU8 "%a" 

const: CNSTI1 "%a" 
const: CNSTI2 "%a" 
const: CNSTI4 "%a" 
const: CNSTI8 "%a" 

const: CNSTP4 "%a"


reg:  INDIRI1(VREGP)     "# read register\n"
reg:  INDIRU1(VREGP)     "# read register\n"

reg:  INDIRI2(VREGP)     "# read register\n"
reg:  INDIRU2(VREGP)     "# read register\n"

reg:  INDIRF4(VREGP)     "# read register\n"
reg:  INDIRI4(VREGP)     "# read register\n"
reg:  INDIRP4(VREGP)     "# read register\n"
reg:  INDIRU4(VREGP)     "# read register\n"

reg:  INDIRF8(VREGP)     "# read register\n"
reg:  INDIRI8(VREGP)     "# read register\n"
reg:  INDIRU8(VREGP)     "# read register\n"




stmt: ASGNI1(VREGP,reg)  "# write register\n"
stmt: ASGNU1(VREGP,reg)  "# write register\n"

stmt: ASGNI2(VREGP,reg)  "# write register\n"
stmt: ASGNU2(VREGP,reg)  "# write register\n"

stmt: ASGNF4(VREGP,reg)  "# write register\n"
stmt: ASGNI4(VREGP,reg)  "# write register\n"
stmt: ASGNP4(VREGP,reg)  "# write register\n"
stmt: ASGNU4(VREGP,reg)  "# write register\n"

stmt: ASGNF8(VREGP,reg)  "# write register\n"
stmt: ASGNI8(VREGP,reg)  "# write register\n"
stmt: ASGNU8(VREGP,reg)  "# write register\n"

vregp: VREGP "%a" 0
vregp: ADDRLP4 "%a" 0
vregp: ADDRFP4 "%a" 0

stmt: reg ""

stmt: ASGNU2(vregp, const) {
    lda #%1
    sta %0
} 2

stmt: ASGNI2(vregp, const) {
    lda #%1
    sta %0
} 2

stmt: ASGNU2(vregp, const_0) {
    stz %0
} 1

stmt: ASGNI2(vregp, const_0) {
    stz %0
} 1

stmt: ASGNU2(vregp, const_1) {
    stz %0
    inc %0
} 2

stmt: ASGNI2(vregp, const_1) {
    stz %0
    inc %0
} 2

stmt: ASGNU2(addressDP, reg) {
    lda %1
    sta %0
} 2

stmt: ASGNI2(addressDP, reg) {
    lda %1
    sta %0
} 2


stmt: ASGNP4(vregp, const) {
    lda #%1
    sta %0
    lda #^%1
    sta %0+2
} 4


reg: address {
    lda #%0
    sta %c
    lda #^%0
    sta %c+2
} 4

reg: addressDP {
    tdc
    clc
    adc #%0
    sta %c
    stz %c+2
} 5

rc: const  "%#%0"
rc: reg    "%0"


reg: LOADI2(reg) {
    lda %0
    sta %c
}  move(a) + 1


reg: LOADU2(reg)  {
    lda %0
    sta %c
}  move(a) + 1

reg: LOADI2(const) {
    lda #%0
    sta %c
} 2


reg: LOADU2(const)  {
    lda #%0
    sta %c
} 2

#pragma mark indirection

reg: INDIRU2(address) {
	lda |%0
	sta %c
} 2

reg: INDIRI2(address) {
    lda |%0
    sta %c
} 2


reg: INDIRU2(address) {
	lda >%0
	sta %c
} 3

reg: INDIRI2(address) {
    lda >%0
    sta %c
} 3

reg: INDIRU2(addressDP) {
    lda <%0
    sta %c
} 2

reg: INDIRI2(addressDP) {
    lda <%0
    sta %c
} 2

# *(unsigned *)0x123456

reg: INDIRU2(const) {
    lda >%0
    sta %c
} 2

reg: INDIRI2(const) {
    lda >%0
    sta %c
} 2


reg: INDIRU2(reg) {
    lda [%0]
    sta %c
} 2+2

reg: INDIRI2(reg) {
    lda [%0]
    sta %c
} 2+2

reg: INDIRU2(ADDP4(reg, const_16_bit)) {
    ldy #%1
    lda [%0],y
    sta %c
} 3+2

reg: INDIRI2(ADDP4(reg, const_16_bit)) {
    ldy #%1
    lda [%0],y
    sta %c
} 3+2



#pragma mark - add / subtract

reg: ADDU2(rc, rc) {
    lda %0
    clc
    adc %1
    sta %c
} 4+1

reg: ADDI2(rc, rc) {
    lda %0
    clc
    adc %1
    sta %c
} 4+1


reg: ADDU2(rc, const_1) {
    lda %0
    inc
    sta %c
} 3

reg: ADDI2(rc, const_1) {
    lda %0
    inc
    sta %c
} 3

reg: ADDU2(rc, const_2) {
    lda %0
    inc
    inc
    sta %c
} 4

reg: ADDI2(rc, const_2) {
    lda %0
    inc
    inc
    sta %c
} 4

# add, or, and, eor - should prefer
# lda dp
# and #constant
# vs
# lda #constant
# and dp
# since it will make peephole optimizations easier.
# simplify() moves a constant to the right child.

reg: ADDU2(reg, const_1) {
    inc %0
} rmw(a, 1)

reg: ADDI2(reg, const_1) {
    inc %0
} rmw(a, 1)

reg: ADDU2(reg, const_2) {
    inc %0
    inc %0
} rmw(a, 2)

reg: ADDI2(reg, const_2) {
    inc %0
    inc %0
} rmw(a, 2)

reg: SUBU2(reg, const_1) {
    dec %0
} rmw(a, 1)

reg: SUBI2(reg, const_1) {
    dec %0
} rmw(a, 1)

reg: SUBU2(reg, const_2) {
    dec %0
    dec %0
} rmw(a, 2)

reg: SUBI2(reg, const_2) {
    dec %0
    dec %0
} rmw(a, 2)


reg: SUBU2(rc, rc) {
    lda %0
    sec
    sbc %1
    sta %c
} 4

reg: SUBI2(rc, rc) {
    lda %0
    sec
    sbc %1
    sta %c
} 4

reg: SUBU2(rc, const_1) {
    lda %0
    dec
    sta %c
} 3

reg: SUBI2(rc, const_1) {
    lda %0
    dec
    sta %c
} 3



#pragma mark - bitops

# modify the dp directly for a = a op b

reg: BORU2(reg, rc) {
    lda %1
    tsb %0
} rmw(a, 2)

reg: BORI2(reg, rc) {
    lda %1
    tsb %0
} rmw(a, 2)


reg: BANDU2(reg, rc) {
    lda %1
    trb %0
} rmw(a, 2)

reg: BANDI2(reg, rc) {
    lda %1
    trb %0
} rmw(a, 2)


reg: BANDU2(rc, rc) {
    lda %0
    and %1
    sta %c
} 3

reg: BANDI2(rc, rc) {
    lda %0
    and %1
    sta %c
} 3


reg: BORU2(rc, rc) {
    lda %0
    ora %1
    sta %c
} 3

reg: BORI2(rc, rc) {
    lda %0
    ora %1
    sta %c
} 3


reg: BXORU2(rc, rc) {
    lda %0
    eor %1
    sta %c
} 3

reg: BXORI2(rc, rc) {
    lda %0
    eor %1
    sta %c
} 3

reg: BCOMU2(reg) {
    lda %0
    eor $#ffff
    sta %c
} 3

reg: BCOMI2(reg) {
    lda %0
    eor $#ffff
    sta %c
} 3

reg: NEGI2(reg) {
    lda %0
    eor #$ffff
    inc a
    sta %c
} 4


#pragma mark - bit shift

reg: RSHU2(reg, const_1) {
    lsr %c    
} rmw(a, 1)

reg: RSHU2(reg, const_2) {
    lsr %c
    lsr %c
} rmw(a, 2)

reg: RSHU2(reg, const) ^{

    unsigned value = constValue(kids[1]);

    if (value > 16) {
        EMIT("\tstz %c\n");
        return;
    }
    EMIT("\tlda %0\n");

    if (value >= 8) {

        EMIT("\txba\n\tand #$00ff\n");
        value -= 8;
    }

    while (value) {
        EMIT("\tlsr a\n");
        value--;
    }
    EMIT("\tsta %c\n");

} 10

reg: RSHU2(rc, reg) {
    lda %0
    ldx %1
    jsl ~rshu2
    sta %c
} 20

reg: RSHI2(rc, reg) {
    lda %0
    ldx %1
    jsl ~rshi2
    sta %c
} 20

reg: LSHU2(reg, const_1) {
    asl %c    
} rmw(a, 1)

reg: LSHI2(reg, const_1) {
    asl %c    
} rmw(a, 1)


reg: LSHU2(reg, const_2) {
    asl %c
    asl %c
} rmw(a, 2)

reg: LSHI2(reg, const_2) {
    asl %c
    asl %c
} rmw(a, 2)

reg: LSHU2(reg, const) ^{

    unsigned value = constValue(kids[1]);

    if (value > 16) {
        EMIT("\tstz %c\n");
        return;
    }
    EMIT("\tlda %0\n");

    /*
    if (value == 15) {
        // move bit 1 to bit  16.
        EMIT("\tlsr a\n\tlda #0\n\tror a\n\tsta %c\n);
        return;
    }
    */

    if (value >= 8) {

        EMIT("\txba\n\tand #$ff00\n");
        value -= 8;
    }

    while (value) {
        EMIT("\tasl a\n");
        value--;
    }
    EMIT("\tsta %c\n");

} 10

reg: LSHI2(reg, const) ^{

    unsigned value = constValue(kids[1]);

    if (value > 16) {
        EMIT("\tstz %c\n");
        return;
    }
    EMIT("\tlda %0\n");

    /*
    if (value == 15) {
        // move bit 1 to bit  16.
        EMIT("\tlsr a\n\tlda #0\n\tror a\n\tsta %c\n);
        return;
    }
    */

    if (value >= 8) {

        EMIT("\txba\n\tand #$ff00\n");
        value -= 8;
    }

    while (value) {
        EMIT("\tasl a\n");
        value--;
    }
    EMIT("\tsta %c\n");

} 10


reg: LSHU2(rc, reg) {
    lda %0
    ldx %1
    jsl ~lshu2
    sta %c
} 20

reg: LSHI2(rc, reg) {
    lda %0
    ldx %1
    jsl ~lshi2
    sta %c
} 20

#pragma mark - multiplication

reg: MULU2(rc, rc) {

    lda %0
    ldx %1
    jsl ~mulu2
    sta %c
} 20


reg: MULI2(rc, rc) {

    lda %0
    ldx %1
    jsl ~muli2
    sta %c
} 20


# x * 3 = (x * 2) + x
reg: MULU2(reg, const_3) {
    lda %0
    asl a
    clc
    adc %0
    sta %c
} 5

reg: MULU2(reg, const_5) {
    lda %0
    asl a
    asl a
    clc
    adc %0
    sta %c
} 6

reg: MULU2(reg, const_10) {
    lda %0
    asl a
    asl a
    clc
    adc %0
    asl a
    sta %c
} 7

#pragma mark - division

reg: DIVU2(rc, rc) {

    lda %0
    ldx %1
    jsl ~divu2
    sta %c
} 20

reg: DIVI2(rc, rc) {

    lda %0
    ldx %1
    jsl ~divi2
    sta %c
} 20

#pragma mark - modulo

reg: MODU2(rc, rc) {

    lda %0
    ldx %1
    jsl ~modu2
    sta %c
} 20

reg: MODI2(rc, rc) {

    lda %0
    ldx %1
    jsl ~modi2
    sta %c
} 20



#pragma mark - return

stmt: RETU2(rc) {
    lda %0
} 1

stmt: RETI2(rc) {
    lda %0
} 1

stmt: RETU2(LOADU2(const)) {
    lda #%0
} 1

stmt: RETI2(LOADI2(const)) {
    lda #%0
} 1


stmt: RETI2(INDIRI2(address)) {
    lda |%0
} 2

stmt: RETU2(INDIRU2(address)) {
    lda |%0
} 2



#pragma mark - branching



stmt: JUMPV(address) {
    ~bra %0
} 1


# placeholder for switch jump tables
# todo - fix so it generates a 16-bit jump table instead of 32-bit. 
stmt: JUMPV(INDIRP4(ADDP4(LSHI4(CVII4(reg), const_2), address))) {
    ; jump table... %0 %1 %2
    lda %0
    asl a
    asl a ; extra shift due to long table.
    tax
    jmp (%2,x)
}


#pragma mark - functions and parameters

#// todo -- will this always be correct?
#// address of reg vs pushing a ptr...
stmt: ARGP4(vregp) {
    pea 0
    tdc
    clc
    adc #%0
    pha
} 5

stmt: ARGP4(INDIRP4(vregp)) {
    pei %0
    pei %0+2
} 2



stmt: ARGU2(reg) {
    pei %0
} 1

stmt: ARGI2(reg) {
    pei %0
} 1

stmt: ARGU2(const) {
    pea %0
} 1


stmt: ARGI2(const) {
    pea %0
} 1

# see hasargs(a)
# todo -- support abi 
# %a = size of arguments.
reg: CALLI2(address) {
    jsl %0
    sta %c
} 2

reg: CALLU2(address) {
    jsl %0
    sta %c
} 2





stmt: CALLV(address) {
    jsl %0
} 1

# pascal call - returns via stack.
#reg: CALLI2(address) {
#    jsl %0
#    pla
#    sta %c
#} stackreturn(a)

#reg: CALLU2(address) {
#    jsl %0
#    pla
#    sta %c
#} stackreturn(a)

#// call a constant address
reg: CALLU2(const) {
    jsl %0
    sta %c
} 2

#// call a constant address
reg: CALLI2(const) {
    jsl %0
    sta %c
} 2

#// call a register.
reg: CALLU2(reg) ^{

    int lab = genlabel(1);

    // generate an rtl address
    EMIT("\tphk\n");
    print("\tpea L%d-1\n", lab);

    // jsl address = rtl address - 1
    // 
    EMIT("\tpei %0+1\n");
    EMIT("\tphb\n"); // 1 byte placeholder
    EMIT("\tlda %0\n");
    EMIT("\tdec a\n");
    EMIT("\tsta 1,s\n");
    EMIT("\trtl\n");
    print("L%d:\n", lab); // label for rtl.
    EMIT("\tsta %c\n");
} 10

#pragma mark - comparison

stmt: EQI2(rc, rc) {
    lda %0
    cmp %1
    ~beq %a
} 3


stmt: EQU2(rc, rc) {
    lda %0
    cmp %1
    ~beq %a
} 3

stmt: NEI2(rc, rc) {
    lda %0
    cmp %1
    ~bne %a
} 3

stmt: NEU2(rc, rc) {
    lda %0
    cmp %1
    ~bne %a
} 3


stmt: GEU2(rc, rc) {
    lda %0
    cmp %1
    ~bge %a
} 3

stmt: LEU2(rc, rc) {
    lda %0
    cmp %1
    ~ble %a
} 4

# reversed order
stmt: GTU2(rc, rc) {
    lda %0
    cmp %1
    ~bgt %a
} 3

stmt: LTU2(rc, rc) {
    lda %0
    cmp %1
    ~blt %a
} 3


# signed - {0--0x7fff} > {0x8000-0xffff}
# 

# annotate as lda.cc for optimizer?
# negative numbers are always < const positives.
stmt: LTI2(reg, const_positive) {
    lda %0
    ~bmi %a
    cmp #%1
    ~blt %a
} 4

stmt: LEI2(reg, const_positive) {
    lda %0
    ~bmi %a
    cmp #%1
    ~ble %a
} 4

stmt: GTI2(reg, const_negative) {
    lda %0
    ~bpl %a
    cmp #%1
    ~bgt %a ; macro
} 4

#todo -- incomplete.
# since the comparison is negative numbers, blt is 
# correct.
# $ffff = - 1, $8000 = -32768
# -1 >= -32768
# $ffff >= $8000 
stmt: GEI2(reg, const_negative) {
    lda %0
    ~bpl %a
    cmp #%1
    ~bge %a
} 4

# need special macro for these since 
# we dont know the sign of either.
stmt: LTI2(rc, rc) {
    lda %0
    sec
    sbc %1
    ~blts %a
} 8

stmt: LEI2(rc, rc) {
    lda %0
    sec
    sbc %1
    ~bles %a
} 8

stmt: GTI2(rc, rc) {
    lda %0
    sec
    sbc %1
    ~bgts %a
} 8

stmt: GEI2(rc, rc) {
    lda %0
    sec
    sbc %1
    ~bges %a
} 8

#pragma mark abs/abslong memops


# no stz >abslong.

stmt: ASGNU2(address, const_0) {
    stz |%0
} 1

stmt: ASGNI2(address, const_0) {
    stz |%0
} 1

stmt: ASGNU2(address, rc) {
    lda %1
    sta |%0
} 2

stmt: ASGNI2(address, rc) {
    lda %1
    sta |%0
} 2

# large memory model.
stmt: ASGNU2(address, rc) {
    lda %1
    sta >%0
} 3

stmt: ASGNI2(address, rc) {
    lda %1
    sta >%0
} 3


#pragma mark - abs memops
# only valid for |abs.

stmt: ASGNU2(address, ADDU2(INDIRU2(address), const_1)) {
    inc |%0
} memop(a, 1)

stmt: ASGNI2(address, ADDI2(INDIRI2(address), const_1)) {
    inc |%0
} memop(a, 1)

stmt: ASGNU2(address, SUBU2(INDIRU2(address), const_1)) {
    dec |%0
} memop(a, 1)

stmt: ASGNI2(address, SUBI2(INDIRI2(address), const_1)) {
    dec |%0
} memop(a, 1)


stmt: ASGNU2(address, LSHU2(INDIRU2(address), const_1)) {
    asl |%0
} memop(a, 1)

stmt: ASGNI2(address, LSHI2(INDIRI2(address), const_1)) {
    asl |%0
} memop(a, 1)


stmt: ASGNU2(address, RSHU2(INDIRU2(address), const_1)) {
    lsr |%0
} memop(a, 1)




#pragma mark - byteswap optimizations

reg: BORU2(LSHU2(reg, const_8), RSHU2(reg, const_8)) {
    lda %0
    xba
    sta %c
} byteswap(a, 3)

reg: ADDU2(LSHU2(reg, const_8), RSHU2(reg, const_8)) {
    lda %0
    xba
    sta %c
} byteswap(a, 3)


#pragma mark - rotate optimizations


# rotate right
reg: BORU2(LSHU2(reg, const_15), RSHU2(reg, const_1)) {
    lda %0
    lsr a
    bcc *+3
    ora #$8000
    sta %c
} byteswap(a, 5)

# rotate left
reg: BORU2(RSHU2(reg, const_15), LSHU2(reg, const_1)) {
    lda %0
    cmp #$8000
    rol a
    sta %c
} byteswap(a, 5)



%%
/*
 * lda @p1 / bmi neg_x
 * lda @p2 / bmi pos_neg
 * pos_pos
 * neg_x lda @p2 bmi neg_neg
 * neg_pos
 */
#define TRACE(...) if (dflag > 1) fprintf(stderr, __VA_ARGS__)

/*
 * page 410
 * freemask - registers that are currently free.
 * usedmask - registers that have been used in this routine (set, never cleared)
 * tmask - registers to use for temporary values
 * vmask - registers to use for register variables
 * unallocable registers belong in neither tmask nor vmask.
 *
 *
 * have register sets for temporaries vs parameters? (and vs floats?)
 * set 0 = parameters, set 1 = locals?
 *
 * todo -- have temp() callback which returns a register rather than
 * ralloc using wildcard stuff, so all registers are unified.
 */


unsigned constValue(Node p) {
    Symbol s = p->syms[0];

    switch (specific(p->op)) {
    case ADDRF+P:
    case ADDRL+P: return s->x.offset;
    case CNST+I:  return s->u.c.v.i;
    case CNST+U:  return s->u.c.v.u;
    //case CNST+P:  return (s->u.c.v.p;
    }
    return 0;
}

// copied from x86.md
// checks for x = x op y
static int memop(Node p, int cost)
{
    TRACE("memop\n");

    assert(p);
    assert(generic(p->op) == ASGN);
    assert(p->kids[0]);
    assert(p->kids[1]);
    if (generic(p->kids[1]->kids[0]->op) == INDIR
    && sametree(p->kids[0], p->kids[1]->kids[0]->kids[0]))
        return cost;
    else
        return LBURG_MAX;
}

static int rmw(Node p, int cost) {

    //return LBURG_MAX;
    // reg: ADDU2(reg, const_1) {
    // ASGNU2(VREGP(x), ADDU2(INDIRU2(VREGP(x)), CNSTU2(1)))

    // grrrr if destination is a wildcard!

    TRACE("rmw\n");

    Symbol dest = p->syms[2];
    Symbol src1 = p->kids[0] ? p->kids[0]->syms[2] : NULL;
    Symbol src2 = p->kids[1] ? p->kids[1]->syms[2] : NULL;

    if (dest->x.wildcard) return LBURG_MAX;

    if (dest && dest == src1) return cost;
    if (dest && dest == src2) return cost;

    return LBURG_MAX;
}

static int byteswap(Node p, int cost) {

    // where reg = INDIRU2(VREGP(x))
    // BORU2(LSHU2(reg, const_8), RSHU2(reg, const_8)) {

    Symbol src1 = p->kids[0]->kids[0]->kids[0]->syms[0];
    Symbol src2 = p->kids[1]->kids[0]->kids[0]->syms[0];

    if ((src1 == src2) && !src1->x.wildcard) return cost;

    return LBURG_MAX;
}


static void import(Symbol p)
{
    TRACE("import %s\n", p->name);
}
static void export(Symbol p)
{
    TRACE("export %s\n", p->name);
}


static void global(Symbol p)
{
    TRACE("global %s\n", p->name);
    
    print("%s:", p->x.name);
}


static void space(int n) {
    TRACE("space %d\n", n);
    
    print("\tds %d\n", n);
}

static void segment(int n)
{
    TRACE("segment\n");

    if (inFunction) return;

    if (n == LIT) n = DATA;

    if (cseg == n) return;

    if (cseg) {
        switch(cseg) {
        case LIT: 
        case DATA: print("\tENDR\n\n"); break;
        }
    }

    cseg = n;
    switch (n) {
    case LIT:
    case DATA: print("\tRECORD Data\n\n"); break;
    }

}

static unsigned localr(uint32_t x) {
    // currently uses a 32-bit mask for registers...
    // high bit is set.
    unsigned count = 0;

    if (x == 0) return 0;
    while (x) {
        ++count;
        x >>= 1;
    }

    return count * 2;
}
static void function(Symbol f, Symbol caller[], Symbol callee[], int n)
{

    int i;
    int linkSize = 0;
    int shortCall = 0;
    int databank = 0;
    int argSize = 0;
    int localSize = 0;

    Symbol locals[32] = {};

    TRACE("function\n");
    
    inFunction = 1;
    print("%s proc\n", f->x.name);

    // ugh... we don't know the true offset until after locals
    // are generated. Need to use frame-stack-relative addressing?

    // set vmask so parameters can be converted to variables.

    vmask[0] = vmask[1] = -1;
    freemask[0] = freemask[1] = -1;
    tmask[0] = tmask[1] = 0;

    // set 0 = locals, temporaries
    // set 1 = parameters.

    //assert(caller[i] == 0);
    offset = maxoffset = 0;
    for (i = 0; callee[i]; i++) {
        Symbol r = NULL;
        unsigned mask = 1;

        Symbol p = callee[i];
        Symbol q = caller[i];
        assert(q);
        p->x.offset = q->x.offset = offset;
        //p->x.name = q->x.name = stringf("%d", p->x.offset);
        p->sclass = q->sclass = REGISTER; // dp is a "register"

        // todo -- if p->ref == 0, register can
        // be used for a temporary.
        // requires updates elsewhere.

        if (q->type->size == 4) mask = 3;
        if (q->type->size == 8) mask = 7;
        r = mkreg("%%p%d", offset >> 1, mask, 1);
        askregvar(p, r);
        assert(p->x.regnode);
        q->x.name = p->x.name;

        offset += roundup(q->type->size, 2);

        locals[i] = r;

        print("\t; %s = %s\n", p->name, r->x.name);
    }
    offset = 0;

    // now swap tmask/vmask so no register variables, only register temporaries?
    tmask[0] = vmask[0];
    tmask[1] = vmask[1];

    //vmask[0] = vmask[1] = 0;

    argSize = offset;

    offset = maxoffset = 0;
    gencode(caller, callee);

    // todo
    maxoffset += localr(usedmask[0]);
    framesize = roundup(maxoffset, 2);

    // TODO -- attributes - phb, short (rts vs rtl)
    linkSize = 0;
    if (shortCall) linkSize += 2;
    else linkSize += 3;  // rtl

    if (databank)
    {
        print("\tphb\n");
        linkSize++;
    }

    if (framesize <= 8)
    {
        for (i = 0; i < framesize; i += 2)
            print("\tpha\n");

        print("\ttsc\n");
        print("\tphd\n");
        print("\ttcd\n");
    }
    else
    {
        print("\ttsc\n");
        print("\tsec\n");
        print("\tsbc #%d\n",framesize);
        print("\ttcs\n");
        print("\tphd\n");
        print("\ttcd\n");
    }
    localSize = framesize;
    framesize += linkSize;


    //
    offset = framesize;

    for (i = 0; callee[i]; i++) {
        Symbol r = locals[i];
        Symbol p = callee[i];

        // can't rename register...
        print("%s\tequ %d\n", r->name, framesize + 1 + p->x.offset);
    }

    //

    emitcode();

    /* clean up stack
       various options..
       caller cleanup, callee cleanup 
       with/without b register
       with/without pascal return convention
       rts or rtl
     */


    // todo check freturn(f->type) for return type, handle

    print("\tpld\n");

    // cdecl -- caller cleans up.
    // we only remove local arguments.
    if (localSize <= 8)
    {
        for (i = 0; i < localSize; i += 2)
            print("\tply\n");
    }
    else
    {
        print("\ttsc\n");
        print("\tclc\n");
        print("\tadc #%d\n", localSize);
        print("\ttcs\n");
    }
    if (databank)
        print("\tplb\n");


    if (shortCall)
        print("\trts\n");
    else
        print("\trtl\n");

    print("\tendp\n");
    inFunction = 0;
}


// register sizes - 16, 32, 64, 80
// need %t temporaries, %p parameters, %v variables
// and %rv return value (for pascal)

enum {
    r16 = 0,
    r32,
    r64,
    r80
};


static Symbol reg16[32+32+32];
static Symbol reg32[32+32+32];
static Symbol reg64[32+32+32];
static Symbol reg80[32+32+32];

static Symbol regA;
static Symbol regX;
static Symbol regY;
static Symbol regRV; // pascal return 


Symbol regwT[4];
Symbol regwV[4];
Symbol regwP[4];



static void progbeg(int argc, char *argv[])
{
    unsigned i;

    TRACE("progbeg\n");

    {
        union {
            char c;
            int i;
        } u;
        u.i = 0;
        u.c = 1;
        swap = ((int)(u.i == 1)) != IR->little_endian;
    }
    parseflags(argc, argv);


    // later...
    regA = mkreg("a", 0, 1, 0);
    regA = mkreg("x", 0, 1, 0);
    regA = mkreg("y", 0, 1, 0);

    memset(reg16, 0, sizeof(reg16));
    memset(reg32, 0, sizeof(reg32));
    memset(reg64, 0, sizeof(reg64));
    memset(reg80, 0, sizeof(reg80));

    // up to 32 temporary "registers" on the dp.
    for (i = 0; i < 32; ++i) {
        // put in reverse order since askreg
        // works backwards.
        reg16[31-i] = mkreg("%%t%d", i, 1, 0);
        reg16[32+31-i] = mkreg("%%v%d", i, 1, 0);
        reg16[64+31-i] = mkreg("%%p%d", i, 1, 1);
    }

    for (i = 0; i < 32 - 1; ++i) {
        reg32[31-i] = mkreg("%%t%d", i, 3, 0);
        reg32[32+31-i] = mkreg("%%v%d", i, 3, 0);
        reg32[64+31-i] = mkreg("%%p%d", i, 3, 1);
    }

    for (i = 0; i < 32 - 3; ++i) {
        reg64[31-i] = mkreg("%%t%d", i, 7, 0);
        reg64[32+31-i] = mkreg("%%v%d", i, 7, 0);
        reg64[64+31-i] = mkreg("%%p%d", i, 7, 1);
    }

    for (i = 0; i < 32 - 5; ++i) {
        reg80[31-i] = mkreg("%%t%d", i, 9, 0);
        reg80[32+31-i] = mkreg("%%v%d", i, 9, 0);
        reg80[64+31-i] = mkreg("%%p%d", i, 9, 1);
    }


    // temporaries
    regwT[r16] = mkwildcard(reg16);
    regwT[r32] = mkwildcard(reg32);
    regwT[r64] = mkwildcard(reg64);
    regwT[r80] = mkwildcard(reg80);

    // variables... address is taken.
    regwV[r16] = mkwildcard(reg16 + 32);
    regwV[r32] = mkwildcard(reg32 + 32);
    regwV[r64] = mkwildcard(reg64 + 32);
    regwV[r80] = mkwildcard(reg80 + 32);

    // parameters.
    regwP[r16] = mkwildcard(reg16 + 64);
    regwP[r32] = mkwildcard(reg32 + 64);
    regwP[r64] = mkwildcard(reg64 + 64);
    regwP[r80] = mkwildcard(reg80 + 64);



    tmask[IREG] = 0xffffffff;
    tmask[FREG] = 0;  
    vmask[IREG] = 0;
    vmask[FREG] = 0;
 
    print("\tstring ASIS\n");
    print("\tcase ON\n");
}

static void progend(void)
{
    TRACE("progend\n");

    // close any record segment.
    segment(CODE);
    print("\tend\n");
}

static void defsymbol(Symbol p)
{
    TRACE("defsymbol %s\n", p->name);


    // swap vmask/tmask ? 

    //vmask[0] = tmask[0];
    //vmask[1] = tmask[1];

    if (p->scope >= LOCAL && p->sclass == STATIC)
        p->x.name = stringf("%s$%d", p->name, genlabel(1));
        
    else if (p->generated)
        p->x.name = stringf("L%s", p->name);
        
    else if (p->scope == GLOBAL || p->sclass == EXTERN)
        p->x.name = stringf("%s", p->name);
        

    else if (p->scope == CONSTANTS
        && (isint(p->type) || isptr(p->type))
        && p->name[0] == '0' && p->name[1] == 'x')
                p->x.name = stringf("$%s", &p->name[2]);

    else
        p->x.name = p->name;    
    
}

static void address(Symbol q, Symbol p, long n)
{
    TRACE("address\n");

    // 
    
}

static void defconst(int suffix, int size, Value v)
{
    TRACE("defconst\n");

    assert(suffix != F); // not yet...

    switch(size)
    {

        case 1:
            // hmm... a struct will pad with space.
            // it would probably be easier if non-structs
            // were padded as well :/
            print("\tdc.b $%x\n", v.u & 0xff);
            break;
        case 2:
            print("\tdc.w $%x\n", v.u & 0xffff);
            break;
        case 4:
            print("\tdc.l $%x\n", v.u & 0xffffffff);
            break;
        case 8:
            print("\tdc.l $%x,$%x\n", v.u & 0xffffffff, v.u >> 8);
            break;

        default:
            assert(size && 0);
    }

}

static void defaddress(Symbol p)
{
    TRACE("defaddress\n");

    // todo -- for switch tables, use 2-bit ptrs...

    print("\tdc.l %s\n", p->x.name);

}

static void defstring(int n, char *str)
{
    int i;
    int newline = 0;
    
    TRACE("defstring\n");
    
    for (i = 0; i < n; ++i)
    {
        print("\tdc.b $%x\n", str[i]);
    }
    
}


static void clobber(Node p)
{
    TRACE("clobber\n");
}


static void emit2(Node p)
{
    TRACE("emit2\n");
}

static void target(Node p)
{
    TRACE("target\n");
    if (dflag > 1) gen_dumptree(p);

    // todo -- set A/X/Y register as target under certain circumstances?
    // d = a + b + c - > rTemp = a + b; d = rTemp + c;
    // optimize to rA = a + b; d = rA + c ???
    // could use x/y for commutative - lda <a clc adc <b tax; txa clc adc <c sta d
    // or optimize to d = a + b; d = d + c; 

    // todo -- if this is a pascal function, set the RETx target to the return
    // register.


    assert(p);
    switch (specific(p->op)) {
        case CALL+I:
        case CALL+U:
        case CALL+P:
            //if (!p->syms[RX]) 
            //    setreg(p, rmap(p->op));
            //p->sclass = REGISTER;
            //askregvar(p, rmap(p->op));
            //rtarget(p, 2, rmap(p->op));
            //setreg(p, reg16[64]);
            break; 
    }


}

static void doarg(Node p)
{
    TRACE("doarg\n");
    if (dflag > 1) gen_dumptree(p);

    // this updates argoffset.
    
    assert(p && p->syms[0]);
    mkactual(2, p->syms[0]->u.c.v.i);    
}

static Symbol rmap(int opk)
{
    TRACE("rmap\n");

    switch (opsize(opk)) {
        case 1:
        case 2:
            return regwT[r16];
        case 4:
            return regwT[r32];
        case 8:
            return regwT[r64];
        case 10:
            return regwT[r80];

        default:
            assert ("bad opsize");
    }

    return 0;
}


static Symbol vmap(int opk)
{
    TRACE("rmap\n");

    switch (opsize(opk)) {
        case 1:
        case 2:
            return regwV[r16];
        case 4:
            return regwV[r32];
        case 8:
            return regwV[r64];
        case 10:
            return regwV[r80];

        default:
            assert ("bad opsize");
    }

    return 0;
}


static void local(Symbol p)
{
    TRACE("local %s\n", p->name);


    print("\t; %s = %d\n", p->name, offset + 1);

#if 0
    p->sclass = AUTO;

    p->x.offset = offset + 1;
    p->x.name = stringd(offset + 1);



    offset = roundup(offset + p->type->size,
        p->type->align < 2 ? 2 : p->type->align);

    return;

#endif

    // todo -- if p->addressed, use a %v register.
    p->sclass = REGISTER;

    if (p->addressed) {
        askregvar(p, vmap(ttob(p->type)));
        return;
    }

    askregvar(p, rmap(ttob(p->type)));

}



static int preventCSE(Node p)
{

    TRACE("preventCSE\n");

    if (dflag > 1) gen_dumptree(p);

    /*
     called from dag.c walk -> undag -> visit
     to prevent CSE from "optimizing" direct page and constants.
    */

    //return 0;

    unsigned gop;
    gop = generic(p->op);

    // TODO - fp consts?
    if (gop == CNST)
    {
        return 1;
    }
    if (gop == INDIR)
    {
        unsigned gop;
        p = p->kids[0];

        gop = generic(p->op);
        if (gop == ADDRF || gop == ADDRL || gop == ADDRG)
            return 1;
    }

    return 0;
}


void wdc_blockbeg(Env *e) {
    TRACE("blockbeg\n");
    blockbeg(e);
}

void wdc_blockend(Env *e) {
    TRACE("blockend\n");
    blockend(e);
}



/*
 * mulops_calls is set to 0.  While it is true that mulops are calls,
 * admitting so forces multiplications into a temporary register.
 * lying about it generates better code.
 *
 */
Interface wdc65816IR = {
        1, 1, 0,  /* char */
        2, 2, 0,  /* short */
        2, 2, 0,  /* int */
        4, 2, 0,  /* long */
        8, 2, 0,  /* long long */
        4, 4, 1,  /* float */
        8, 2, 1,  /* double */
        10, 2, 1,  /* long double */
        4, 4, 0,  /* T * */
        0, 1, 0,  /* struct */
        1,        /* little_endian */
        0,        /* mulops_calls */
        1,        /* wants_callb */
        1,        /* wants_argb */
        0,        /* left_to_right */
        0,        /* wants_dag */
        0,        /* unsigned_char */
        address,
        wdc_blockbeg,
        wdc_blockend,
        defaddress,
        defconst,
        defstring,
        defsymbol,
        emit,
        export,
        function,
        gen,
        global,
        import,
        local,
        progbeg,
        progend,
        segment,
        space,
        //stabblock, stabend, 0, stabinit, stabline, stabsym, stabtype,
        0, 0, 0, 0, 0, 0, 0,
        {
            1,
            rmap,
            0, 0, 0,    /* blkfetch, blkstore, blkloop */
            _label,
            _rule,
            _nts,
            _kids,
            _string,
            _templates,
            _functions,
            _isinstruction,
            _ntname,
        
            emit2,
            doarg,
            target,
            clobber,
            preventCSE,
        }
};

