============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.14-s082_1
  Generated on:           Nov 27 2024  12:34:25 pm
  Module:                 controller1
  Operating conditions:   slow (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (7046 ps) Setup Check with Pin CA_reg[0]/CK->SE
          Group: clk
     Startpoint: (F) rst
          Clock: (R) clk
       Endpoint: (R) CA_reg[0]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     336                  
     Required Time:=    9664                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     617                  
             Slack:=    7046                  

Exceptions/Constraints:
  input_delay             2000            constraints_top.sdc_line_6 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  rst            -       -     F     (arrival)      5  7.8     0     0    2000    (-,-) 
  g4270/Y        (a)     A->Y  R     INVX1         11  1.6    21    21    2021    (-,-) 
  g4258__8428/Y  -       A->Y  F     NAND2XL        5 10.6   271   201    2222    (-,-) 
  g4189__2802/Y  -       B->Y  R     NOR2XL         4 14.8   455   395    2617    (-,-) 
  CA_reg[0]/SE   <<<     -     R     SDFFQXL        4    -     -     0    2617    (-,-) 
#---------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.

