# Register Region: Unhandled


##Info
| Name | value |
| --- | --- |
| base | NA |

##Registers

| register name | address | type | width | mask | reset |
| --- | --- | --- | --- | --- | --- |

##Unsupported defines

| define | value |
| --- | --- |
| ACIS_DMA | UNKNOWN |
| AC_HUFFTABLE_OFFSET | MACRO |
| AC_MAXCTABLE_OFFSET | MACRO |
| AC_OSETTABLE_OFFSET | MACRO |
| ADC_DMA | UNKNOWN |
| ADDRESS_EXTERNAL | MACRO |
| ALIAS_ANY_NONALLOCATING | MACRO |
| ALIAS_COHERENT | MACRO |
| ALIAS_DIRECT | MACRO |
| ALIAS_NORMAL | MACRO |
| ALIAS_STREAMING | MACRO |
| AM_DB_MEMPRI | UNKNOWN |
| AM_DB_PERPRI | UNKNOWN |
| AM_HO_MEMPRI | UNKNOWN |
| AM_HO_PERPRI | UNKNOWN |
| AM_HVSM_PRI | UNKNOWN |
| AM_VP_L2_PRI | UNKNOWN |
| AM_VP_PERPRI | UNKNOWN |
| AM_VP_UC_PRI | UNKNOWN |
| BIT_STREAM_DMA | UNKNOWN |
| BOOTROM_BASE_ADDRESS | UNKNOWN |
| BOOTROM_BRCTL | UNKNOWN |
| BOOTROM_RAM_LENGTH | UNKNOWN |
| BOOTROM_RAM_START | UNKNOWN |
| BOOTROM_ROM_LENGTH | UNKNOWN |
| BOOTROM_ROM_START | UNKNOWN |
| CAM_DMA | UNKNOWN |
| CDP_DEBUG0 | UNKNOWN |
| CDP_DEBUG1 | UNKNOWN |
| CDP_PHYC | UNKNOWN |
| CDP_PHYTSTDAT | UNKNOWN |
| CGMSAE_BOT_CONTROL | UNKNOWN |
| CGMSAE_BOT_DATA | UNKNOWN |
| CGMSAE_BOT_FORMAT | UNKNOWN |
| CGMSAE_RESET | UNKNOWN |
| CGMSAE_REVID | UNKNOWN |
| CGMSAE_TOP_CONTROL | UNKNOWN |
| CGMSAE_TOP_DATA | UNKNOWN |
| CGMSAE_TOP_FORMAT | UNKNOWN |
| CRYPTO_IP_DMA | UNKNOWN |
| CRYPTO_ISR | UNKNOWN |
| CRYPTO_ISR_RNG_INT | UNKNOWN |
| CRYPTO_OP_DMA | UNKNOWN |
| CSI2_DTOV0 | UNKNOWN |
| CSI2_DTOV1 | UNKNOWN |
| CSI2_DTOV_x | MACRO |
| CSI2_RBC0 | UNKNOWN |
| CSI2_RBC1 | UNKNOWN |
| CSI2_RBC_x | MACRO |
| CSI2_RC | UNKNOWN |
| CSI2_RC0 | UNKNOWN |
| CSI2_RC1 | UNKNOWN |
| CSI2_RC_x | MACRO |
| CSI2_RDEA0 | UNKNOWN |
| CSI2_RDEA1 | UNKNOWN |
| CSI2_RDEA_x | MACRO |
| CSI2_RDLS | UNKNOWN |
| CSI2_RDS0 | UNKNOWN |
| CSI2_RDS1 | UNKNOWN |
| CSI2_RDSA0 | UNKNOWN |
| CSI2_RDSA1 | UNKNOWN |
| CSI2_RDSA_x | MACRO |
| CSI2_RDS_x | MACRO |
| CSI2_REA0 | UNKNOWN |
| CSI2_REA1 | UNKNOWN |
| CSI2_REA_x | MACRO |
| CSI2_RGSP | UNKNOWN |
| CSI2_RLS0 | UNKNOWN |
| CSI2_RLS1 | UNKNOWN |
| CSI2_RLS_x | MACRO |
| CSI2_RPC0 | UNKNOWN |
| CSI2_RPC1 | UNKNOWN |
| CSI2_RPC_x | MACRO |
| CSI2_RS | UNKNOWN |
| CSI2_RS0 | UNKNOWN |
| CSI2_RS1 | UNKNOWN |
| CSI2_RSA0 | UNKNOWN |
| CSI2_RSA1 | UNKNOWN |
| CSI2_RSA_x | MACRO |
| CSI2_RS_x | MACRO |
| CSI2_RWP0 | UNKNOWN |
| CSI2_RWP1 | UNKNOWN |
| CSI2_RWP_x | MACRO |
| CSI2_SRST | UNKNOWN |
| CSI2_THSCKTO | UNKNOWN |
| CSI2_THSSET | UNKNOWN |
| CSI2_THSSTO | UNKNOWN |
| CSI2_TREN | UNKNOWN |
| D1CACHE_BASE | UNKNOWN |
| DC_HUFFTABLE_OFFSET | MACRO |
| DC_MAXCTABLE_OFFSET | MACRO |
| DC_OSETTABLE_OFFSET | MACRO |
| DISP_DMA | UNKNOWN |
| DSI2_DMA | UNKNOWN |
| DSI_AFEC0 | UNKNOWN |
| DSI_AFEC1 | UNKNOWN |
| DSI_CMD_DATA_FIFO | UNKNOWN |
| DSI_CMD_PKTC | UNKNOWN |
| DSI_CMD_PKTH | UNKNOWN |
| DSI_CTRL | UNKNOWN |
| DSI_DISP0_CTRL | UNKNOWN |
| DSI_DISP1_CTRL | UNKNOWN |
| DSI_DMA | UNKNOWN |
| DSI_HSTX_TO_CNT | UNKNOWN |
| DSI_HS_CLT0 | UNKNOWN |
| DSI_HS_CLT1 | UNKNOWN |
| DSI_HS_CLT2 | UNKNOWN |
| DSI_HS_DLT3 | UNKNOWN |
| DSI_HS_DLT4 | UNKNOWN |
| DSI_HS_DLT5 | UNKNOWN |
| DSI_INT_ENABLE | UNKNOWN |
| DSI_INT_STATUS | UNKNOWN |
| DSI_LPRX_TO_CNT | UNKNOWN |
| DSI_LP_DLT6 | UNKNOWN |
| DSI_LP_DLT7 | UNKNOWN |
| DSI_PHY_CONTROL | UNKNOWN |
| DSI_PIX_FIFO | UNKNOWN |
| DSI_PR_TO_CNT | UNKNOWN |
| DSI_RX1_PKTH | UNKNOWN |
| DSI_RX2_PKTH | UNKNOWN |
| DSI_STAT | UNKNOWN |
| DSI_TA_TO_CNT | UNKNOWN |
| DSI_TST_MON | UNKNOWN |
| DSI_TST_SEL | UNKNOWN |
| GROPCTR_FBC_CZ_CLRFLG_FETCHES | UNKNOWN |
| GROPCTR_FBC_CZ_EVICTIONS | UNKNOWN |
| GROPCTR_FBC_CZ_FETCHES | UNKNOWN |
| GROPCTR_FBC_CZ_FETCH_STALLS | UNKNOWN |
| GROPCTR_FBC_CZ_FE_DISCARDED | UNKNOWN |
| GROPCTR_FBC_CZ_FE_HITS | UNKNOWN |
| GROPCTR_FBC_CZ_FE_LINE_REQS | UNKNOWN |
| GROPCTR_FBC_CZ_FE_MISSES | UNKNOWN |
| GROPCTR_FBC_CZ_FE_QUAD_REQS | UNKNOWN |
| GROPCTR_FBC_CZ_FE_UNUSED | UNKNOWN |
| GROPCTR_FBC_CZ_LINE_FLUSHES | UNKNOWN |
| GROPCTR_FBC_CZ_PBE_HITS | UNKNOWN |
| GROPCTR_FBC_CZ_PBE_MISSES | UNKNOWN |
| GROPCTR_FBC_CZ_PBE_REQS | UNKNOWN |
| GROPCTR_FBC_CZ_PBE_STALLS | UNKNOWN |
| GROPCTR_FBC_CZ_UM_STALLS | UNKNOWN |
| GROPCTR_FBC_EZ_CLRFLG_FETCHES | UNKNOWN |
| GROPCTR_FBC_EZ_EVICTIONS | UNKNOWN |
| GROPCTR_FBC_EZ_FETCHES | UNKNOWN |
| GROPCTR_FBC_EZ_FETCH_STALLS | UNKNOWN |
| GROPCTR_FBC_EZ_FE_FETCHES | UNKNOWN |
| GROPCTR_FBC_EZ_FE_HITS | UNKNOWN |
| GROPCTR_FBC_EZ_FE_MISSES | UNKNOWN |
| GROPCTR_FBC_EZ_FE_REQS | UNKNOWN |
| GROPCTR_FBC_EZ_LINE_FLUSHES | UNKNOWN |
| GROPCTR_FBC_EZ_PBE_HITS | UNKNOWN |
| GROPCTR_FBC_EZ_PBE_MISSES | UNKNOWN |
| GROPCTR_FBC_EZ_PBE_REQS | UNKNOWN |
| GROPCTR_FBC_EZ_PBE_STALLS | UNKNOWN |
| GROPCTR_FBC_EZ_UM_STALLS | UNKNOWN |
| GROPCTR_FEINVALIDPIXELS | UNKNOWN |
| GROPCTR_FEPEZIDLE | UNKNOWN |
| GROPCTR_FEPEZRDY | UNKNOWN |
| GROPCTR_FESPMRDY | UNKNOWN |
| GROPCTR_FESPMSTALL | UNKNOWN |
| GROPCTR_FESTALLPREFETCH | UNKNOWN |
| GROPCTR_FEVALIDPRIMS | UNKNOWN |
| GROPCTR_FEVALIDQUADS | UNKNOWN |
| GROPCTR_FEZCULLEDQUADS | UNKNOWN |
| GROPCTR_FOVCLIPPEDPRIMS | UNKNOWN |
| GROPCTR_FOVCULLEDPRIMS | UNKNOWN |
| GROPCTR_NOFEPIXELPRIMS | UNKNOWN |
| GROPCTR_PBE_DEPTH_TEST_FAIL | UNKNOWN |
| GROPCTR_PBE_DPTH_STCL_PASS | UNKNOWN |
| GROPCTR_PBE_FE_STALLS | UNKNOWN |
| GROPCTR_PBE_STCL_TEST_FAIL | UNKNOWN |
| GROPCTR_REVCULLEDPRIMS | UNKNOWN |
| GROPCTR_TU0_AXI_REQ_FIFO_FULL | UNKNOWN |
| GROPCTR_TU0_CACHE_ACCESSES | UNKNOWN |
| GROPCTR_TU0_CACHE_MISSES | UNKNOWN |
| GROPCTR_TU0_CACHE_RCV_WAITS | UNKNOWN |
| GROPCTR_TU0_CACHE_REQ_STALLS | UNKNOWN |
| GROPCTR_TU0_CACHE_STALLS | UNKNOWN |
| GROPCTR_TU0_SAME_BANK_STALL | UNKNOWN |
| GROPCTR_TU0_SAME_SET_STALL | UNKNOWN |
| GROPCTR_TU1_AXI_REQ_FIFO_FULL | UNKNOWN |
| GROPCTR_TU1_CACHE_ACCESSES | UNKNOWN |
| GROPCTR_TU1_CACHE_MISSES | UNKNOWN |
| GROPCTR_TU1_CACHE_RCV_WAITS | UNKNOWN |
| GROPCTR_TU1_CACHE_REQ_STALLS | UNKNOWN |
| GROPCTR_TU1_CACHE_STALLS | UNKNOWN |
| GROPCTR_TU1_SAME_BANK_STALL | UNKNOWN |
| GROPCTR_TU1_SAME_SET_STALL | UNKNOWN |
| GRP_FDBGB | UNKNOWN |
| GRP_FDBGO | UNKNOWN |
| GRP_FDBGR | UNKNOWN |
| GRP_FDBGS | UNKNOWN |
| GRP_SDBG0 | UNKNOWN |
| GRS_DBGE | UNKNOWN |
| GRTMPM0_BASE | UNKNOWN |
| GRTMPM1_BASE | UNKNOWN |
| GRTMPM_MASK | UNKNOWN |
| GR_FBC_ADDR_MASK | UNKNOWN |
| GR_FBC_BASE | UNKNOWN |
| GR_FBC_DEBUG_ADDR_MASK | UNKNOWN |
| GR_FBC_DEBUG_BASE | UNKNOWN |
| GR_PPL_ADDR_MASK | UNKNOWN |
| GR_PPL_BASE | UNKNOWN |
| GR_PPL_DEBUG_ADDR_MASK | UNKNOWN |
| GR_PPL_DEBUG_BASE | UNKNOWN |
| GR_PSE_ADDR_MASK | UNKNOWN |
| GR_PSE_BASE | UNKNOWN |
| GR_PSE_DEBUG_ADDR_MASK | UNKNOWN |
| GR_PSE_DEBUG_BASE | UNKNOWN |
| GR_SYSTEM_BASE | UNKNOWN |
| GR_SYSTEM_DEBUG_BASE | UNKNOWN |
| GR_TU_ADDR_MASK | UNKNOWN |
| GR_TU_BASE0 | UNKNOWN |
| GR_TU_BASE1 | UNKNOWN |
| GR_TU_BASE2 | UNKNOWN |
| GR_TU_BASE3 | UNKNOWN |
| GR_TU_BASE4 | UNKNOWN |
| GR_TU_BASE5 | UNKNOWN |
| GR_TU_BASE6 | UNKNOWN |
| GR_TU_BASE7 | UNKNOWN |
| GR_TU_DBG_BASE | UNKNOWN |
| GR_TU_UNIT_MASK | UNKNOWN |
| GR_UNIFORM_ADDR_MASK | UNKNOWN |
| GR_UNIFORM_BASE | UNKNOWN |
| GR_UNIFORM_SIZE | UNKNOWN |
| GR_VCACHE_ADDR_MASK | UNKNOWN |
| GR_VCACHE_BASE | UNKNOWN |
| GR_VCACHE_SIZE | UNKNOWN |
| GR_VCD_ADDR_MASK | UNKNOWN |
| GR_VCD_BASE | UNKNOWN |
| GR_VCM_ADDR_MASK | UNKNOWN |
| GR_VCM_BASE | UNKNOWN |
| GR_VCM_CI_ADDR_MASK | UNKNOWN |
| GR_VCM_CI_BASE | UNKNOWN |
| GR_VPM_VRFCFG_ADDR_MASK | UNKNOWN |
| GR_VPM_VRFCFG_BASE | UNKNOWN |
| HW_POINTER_TO_ADDRESS | MACRO |
| HW_REGISTER_RO | MACRO |
| HW_REGISTER_RW | MACRO |
| I1CACHE_BASE | UNKNOWN |
| I2CA_0 | UNKNOWN |
| I2CA_1 | UNKNOWN |
| I2CA_2 | UNKNOWN |
| I2CA_3 | UNKNOWN |
| I2CA_x | MACRO |
| I2CCLKT_0 | UNKNOWN |
| I2CCLKT_1 | UNKNOWN |
| I2CCLKT_2 | UNKNOWN |
| I2CCLKT_3 | UNKNOWN |
| I2CCLKT_x | MACRO |
| I2CC_0 | UNKNOWN |
| I2CC_1 | UNKNOWN |
| I2CC_2 | UNKNOWN |
| I2CC_3 | UNKNOWN |
| I2CC_x | MACRO |
| I2CDEL_0 | UNKNOWN |
| I2CDEL_1 | UNKNOWN |
| I2CDEL_2 | UNKNOWN |
| I2CDEL_3 | UNKNOWN |
| I2CDEL_x | MACRO |
| I2CDIV_0 | UNKNOWN |
| I2CDIV_1 | UNKNOWN |
| I2CDIV_2 | UNKNOWN |
| I2CDIV_3 | UNKNOWN |
| I2CDIV_x | MACRO |
| I2CDLEN_0 | UNKNOWN |
| I2CDLEN_1 | UNKNOWN |
| I2CDLEN_2 | UNKNOWN |
| I2CDLEN_3 | UNKNOWN |
| I2CDLEN_x | MACRO |
| I2CFIFO_0 | UNKNOWN |
| I2CFIFO_1 | UNKNOWN |
| I2CFIFO_2 | UNKNOWN |
| I2CFIFO_3 | UNKNOWN |
| I2CFIFO_x | MACRO |
| I2CS_0 | UNKNOWN |
| I2CS_1 | UNKNOWN |
| I2CS_2 | UNKNOWN |
| I2CS_3 | UNKNOWN |
| I2CS_x | MACRO |
| IC_0 | UNKNOWN |
| IC_1 | UNKNOWN |
| IC_MASK0 | UNKNOWN |
| IC_VADDR | UNKNOWN |
| IFORCE0_0 | UNKNOWN |
| IFORCE0_1 | UNKNOWN |
| IFORCE1_0 | UNKNOWN |
| IFORCE1_1 | UNKNOWN |
| IMASK0_0 | UNKNOWN |
| IMASK0_1 | UNKNOWN |
| IMASK1_0 | UNKNOWN |
| IMASK1_1 | UNKNOWN |
| IMASK2_0 | UNKNOWN |
| IMASK2_1 | UNKNOWN |
| IMASK3_0 | UNKNOWN |
| IMASK3_1 | UNKNOWN |
| IMASK4_0 | UNKNOWN |
| IMASK4_1 | UNKNOWN |
| IMASK5_0 | UNKNOWN |
| IMASK5_1 | UNKNOWN |
| IMASK6_0 | UNKNOWN |
| IMASK6_1 | UNKNOWN |
| IMASK7_0 | UNKNOWN |
| IMASK7_1 | UNKNOWN |
| IMASKx_0 | MACRO |
| IMASKx_1 | MACRO |
| INTERRUPT_3D | UNKNOWN |
| INTERRUPT_ADC | UNKNOWN |
| INTERRUPT_CCP2 | UNKNOWN |
| INTERRUPT_CDP | UNKNOWN |
| INTERRUPT_CODEC0 | UNKNOWN |
| INTERRUPT_CODEC1 | UNKNOWN |
| INTERRUPT_CODEC2 | UNKNOWN |
| INTERRUPT_CRYPTO | UNKNOWN |
| INTERRUPT_CSI2 | UNKNOWN |
| INTERRUPT_DMA0 | UNKNOWN |
| INTERRUPT_DMA1 | UNKNOWN |
| INTERRUPT_DMA10 | UNKNOWN |
| INTERRUPT_DMA11 | UNKNOWN |
| INTERRUPT_DMA12 | UNKNOWN |
| INTERRUPT_DMA13 | UNKNOWN |
| INTERRUPT_DMA14 | UNKNOWN |
| INTERRUPT_DMA15 | UNKNOWN |
| INTERRUPT_DMA2 | UNKNOWN |
| INTERRUPT_DMA3 | UNKNOWN |
| INTERRUPT_DMA4 | UNKNOWN |
| INTERRUPT_DMA5 | UNKNOWN |
| INTERRUPT_DMA6 | UNKNOWN |
| INTERRUPT_DMA7 | UNKNOWN |
| INTERRUPT_DMA8 | UNKNOWN |
| INTERRUPT_DMA9 | UNKNOWN |
| INTERRUPT_DSI0 | UNKNOWN |
| INTERRUPT_DUMMY | UNKNOWN |
| INTERRUPT_EXCEPTION_NUM | UNKNOWN |
| INTERRUPT_EXCEPTION_OFFSET | UNKNOWN |
| INTERRUPT_GPIO0 | UNKNOWN |
| INTERRUPT_GPIO1 | UNKNOWN |
| INTERRUPT_GPIO2 | UNKNOWN |
| INTERRUPT_GPION | UNKNOWN |
| INTERRUPT_HARDINT_NUM | UNKNOWN |
| INTERRUPT_HARDINT_OFFSET | UNKNOWN |
| INTERRUPT_HDMI0 | UNKNOWN |
| INTERRUPT_HDMI1 | UNKNOWN |
| INTERRUPT_HOSTINTERFACE | UNKNOWN |
| INTERRUPT_HOSTPORT | UNKNOWN |
| INTERRUPT_HW_NUM | UNKNOWN |
| INTERRUPT_HW_OFFSET | UNKNOWN |
| INTERRUPT_I2C | UNKNOWN |
| INTERRUPT_I2SPCM | UNKNOWN |
| INTERRUPT_ISP | UNKNOWN |
| INTERRUPT_JPEG | UNKNOWN |
| INTERRUPT_MULTICORESYNC0 | UNKNOWN |
| INTERRUPT_MULTICORESYNC1 | UNKNOWN |
| INTERRUPT_MULTICORESYNC2 | UNKNOWN |
| INTERRUPT_MULTICORESYNC3 | UNKNOWN |
| INTERRUPT_PARALLELCAMERA | UNKNOWN |
| INTERRUPT_PIXELVALVE0 | UNKNOWN |
| INTERRUPT_PIXELVALVE1 | UNKNOWN |
| INTERRUPT_PLL | UNKNOWN |
| INTERRUPT_SDCARDHOST | UNKNOWN |
| INTERRUPT_SDIO | UNKNOWN |
| INTERRUPT_SLIMBUS | UNKNOWN |
| INTERRUPT_SMI | UNKNOWN |
| INTERRUPT_SOFTINT_NUM | UNKNOWN |
| INTERRUPT_SOFTINT_OFFSET | UNKNOWN |
| INTERRUPT_SPARE1 | UNKNOWN |
| INTERRUPT_SPARE2 | UNKNOWN |
| INTERRUPT_SPARE3 | UNKNOWN |
| INTERRUPT_SPARE4 | UNKNOWN |
| INTERRUPT_SPARE5 | UNKNOWN |
| INTERRUPT_SPI | UNKNOWN |
| INTERRUPT_SW_NUM | UNKNOWN |
| INTERRUPT_SW_OFFSET | UNKNOWN |
| INTERRUPT_TIMER0 | UNKNOWN |
| INTERRUPT_TIMER1 | UNKNOWN |
| INTERRUPT_TIMER2 | UNKNOWN |
| INTERRUPT_TIMER3 | UNKNOWN |
| INTERRUPT_TRANSPOSER | UNKNOWN |
| INTERRUPT_UART | UNKNOWN |
| INTERRUPT_USB | UNKNOWN |
| INTERRUPT_VEC | UNKNOWN |
| INTERRUPT_VECTOR_BASE | UNKNOWN |
| INTERRUPT_VIDEOSCALER | UNKNOWN |
| INT_CTL_BASE_ADDR1 | UNKNOWN |
| IPROFILE_0 | UNKNOWN |
| IPROFILE_1 | UNKNOWN |
| ISRC0_0 | UNKNOWN |
| ISRC0_1 | UNKNOWN |
| ISRC1_0 | UNKNOWN |
| ISRC1_1 | UNKNOWN |
| IS_0 | UNKNOWN |
| IS_1 | UNKNOWN |
| IS_ALIAS_COHERENT | MACRO |
| IS_ALIAS_DIRECT | MACRO |
| IS_ALIAS_NONALLOCATING | MACRO |
| IS_ALIAS_NORMAL | MACRO |
| IS_ALIAS_STREAMING | MACRO |
| IVADDR_0 | UNKNOWN |
| IVADDR_1 | UNKNOWN |
| IWAKEUP_0 | UNKNOWN |
| IWAKEUP_1 | UNKNOWN |
| JCTRL_FLUSH | UNKNOWN |
| JCTRL_MODE | UNKNOWN |
| JCTRL_RESET | UNKNOWN |
| JCTRL_START | UNKNOWN |
| JCTRL_STUFF | UNKNOWN |
| JDCCTRL_DCCOMP_MASK | UNKNOWN |
| JDCCTRL_DISDC | UNKNOWN |
| JDCCTRL_SETDC | MACRO |
| JHADDR_TABLEF | UNKNOWN |
| JICST_CDONE | UNKNOWN |
| JICST_ERR | UNKNOWN |
| JICST_INTCD | UNKNOWN |
| JICST_INTE | UNKNOWN |
| JICST_INTM | UNKNOWN |
| JICST_INTSD | UNKNOWN |
| JICST_MARKER | UNKNOWN |
| JICST_SDONE | UNKNOWN |
| JMCTRL_AC_TAB | MACRO |
| JMCTRL_CMP | MACRO |
| JMCTRL_DC_TAB | MACRO |
| JMCTRL_NUMCMP | UNKNOWN |
| JMCTRL_UNUSED_BITS | UNKNOWN |
| MAX_DMA_NUM | UNKNOWN |
| MAX_DMA_SUB | UNKNOWN |
| MAX_EXCEPTION_NUM | UNKNOWN |
| MAX_GPIO_NUM | UNKNOWN |
| MAX_TIMER_NUM | UNKNOWN |
| MULTICORE_SYNC_ICCLR_0 | UNKNOWN |
| MULTICORE_SYNC_ICCLR_1 | UNKNOWN |
| MULTICORE_SYNC_ICSET_0 | UNKNOWN |
| MULTICORE_SYNC_ICSET_1 | UNKNOWN |
| MULTICORE_SYNC_IREQ_0 | UNKNOWN |
| MULTICORE_SYNC_IREQ_1 | UNKNOWN |
| MULTICORE_SYNC_MBOX_0 | UNKNOWN |
| MULTICORE_SYNC_MBOX_1 | UNKNOWN |
| MULTICORE_SYNC_MBOX_2 | UNKNOWN |
| MULTICORE_SYNC_MBOX_3 | UNKNOWN |
| MULTICORE_SYNC_MBOX_4 | UNKNOWN |
| MULTICORE_SYNC_MBOX_5 | UNKNOWN |
| MULTICORE_SYNC_MBOX_6 | UNKNOWN |
| MULTICORE_SYNC_MBOX_7 | UNKNOWN |
| MULTICORE_SYNC_MBOX_MASK | MACRO |
| MULTICORE_SYNC_NUM_SEMAPHORES | UNKNOWN |
| MULTICORE_SYNC_SEMA_MASK | MACRO |
| MULTICORE_SYNC_SEMA_MASK_0 | UNKNOWN |
| MULTICORE_SYNC_SEMA_MASK_1 | UNKNOWN |
| MULTICORE_SYNC_SEMA_MASK_10 | UNKNOWN |
| MULTICORE_SYNC_SEMA_MASK_11 | UNKNOWN |
| MULTICORE_SYNC_SEMA_MASK_12 | UNKNOWN |
| MULTICORE_SYNC_SEMA_MASK_13 | UNKNOWN |
| MULTICORE_SYNC_SEMA_MASK_14 | UNKNOWN |
| MULTICORE_SYNC_SEMA_MASK_15 | UNKNOWN |
| MULTICORE_SYNC_SEMA_MASK_16 | UNKNOWN |
| MULTICORE_SYNC_SEMA_MASK_17 | UNKNOWN |
| MULTICORE_SYNC_SEMA_MASK_18 | UNKNOWN |
| MULTICORE_SYNC_SEMA_MASK_19 | UNKNOWN |
| MULTICORE_SYNC_SEMA_MASK_2 | UNKNOWN |
| MULTICORE_SYNC_SEMA_MASK_20 | UNKNOWN |
| MULTICORE_SYNC_SEMA_MASK_21 | UNKNOWN |
| MULTICORE_SYNC_SEMA_MASK_22 | UNKNOWN |
| MULTICORE_SYNC_SEMA_MASK_23 | UNKNOWN |
| MULTICORE_SYNC_SEMA_MASK_24 | UNKNOWN |
| MULTICORE_SYNC_SEMA_MASK_25 | UNKNOWN |
| MULTICORE_SYNC_SEMA_MASK_26 | UNKNOWN |
| MULTICORE_SYNC_SEMA_MASK_27 | UNKNOWN |
| MULTICORE_SYNC_SEMA_MASK_28 | UNKNOWN |
| MULTICORE_SYNC_SEMA_MASK_29 | UNKNOWN |
| MULTICORE_SYNC_SEMA_MASK_3 | UNKNOWN |
| MULTICORE_SYNC_SEMA_MASK_30 | UNKNOWN |
| MULTICORE_SYNC_SEMA_MASK_31 | UNKNOWN |
| MULTICORE_SYNC_SEMA_MASK_4 | UNKNOWN |
| MULTICORE_SYNC_SEMA_MASK_5 | UNKNOWN |
| MULTICORE_SYNC_SEMA_MASK_6 | UNKNOWN |
| MULTICORE_SYNC_SEMA_MASK_7 | UNKNOWN |
| MULTICORE_SYNC_SEMA_MASK_8 | UNKNOWN |
| MULTICORE_SYNC_SEMA_MASK_9 | UNKNOWN |
| MULTICORE_SYNC_SEMA_STATUS | UNKNOWN |
| MULTICORE_SYNC_VPU_SEMA_0 | UNKNOWN |
| MULTICORE_SYNC_VPU_SEMA_1 | UNKNOWN |
| MULTICORE_SYNC_VPU_SEMA_STATUS | UNKNOWN |
| MULTICORE_SYNC_VPU_SEMA_x | MACRO |
| PIXELVALVE_C_0 | UNKNOWN |
| PIXELVALVE_C_1 | UNKNOWN |
| PIXELVALVE_C_x | MACRO |
| PIXELVALVE_HSYNC_0 | UNKNOWN |
| PIXELVALVE_HSYNC_1 | UNKNOWN |
| PIXELVALVE_HSYNC_x | MACRO |
| PIXELVALVE_INTEN_0 | UNKNOWN |
| PIXELVALVE_INTEN_1 | UNKNOWN |
| PIXELVALVE_INTEN_x | MACRO |
| PIXELVALVE_INTSTAT_0 | UNKNOWN |
| PIXELVALVE_INTSTAT_1 | UNKNOWN |
| PIXELVALVE_INTSTAT_x | MACRO |
| PIXELVALVE_STAT_0 | UNKNOWN |
| PIXELVALVE_STAT_1 | UNKNOWN |
| PIXELVALVE_STAT_x | MACRO |
| PIXELVALVE_VC_0 | UNKNOWN |
| PIXELVALVE_VC_1 | UNKNOWN |
| PIXELVALVE_VC_x | MACRO |
| PIXELVALVE_VSIZE_0 | UNKNOWN |
| PIXELVALVE_VSIZE_1 | UNKNOWN |
| PIXELVALVE_VSIZE_x | MACRO |
| PIXELVALVE_VSYNC_0 | UNKNOWN |
| PIXELVALVE_VSYNC_1 | UNKNOWN |
| PIXELVALVE_VSYNC_x | MACRO |
| RUN_ARBITER_CTRL_BASE_ADDRESS | UNKNOWN |
| SDRAM_CTRL_DMA | UNKNOWN |
| STC0_0 | UNKNOWN |
| STC0_1 | UNKNOWN |
| STC0_x | MACRO |
| STC1_0 | UNKNOWN |
| STC1_1 | UNKNOWN |
| STC1_x | MACRO |
| STC2_0 | UNKNOWN |
| STC2_1 | UNKNOWN |
| STC2_x | MACRO |
| STC3_0 | UNKNOWN |
| STC3_1 | UNKNOWN |
| STC3_x | MACRO |
| STCHI_0 | UNKNOWN |
| STCHI_1 | UNKNOWN |
| STCHI_x | MACRO |
| STCLO_0 | UNKNOWN |
| STCLO_1 | UNKNOWN |
| STCLO_x | MACRO |
| STCS_0 | UNKNOWN |
| STCS_1 | UNKNOWN |
| STCS_x | MACRO |
| STC_0 | UNKNOWN |
| STC_1 | UNKNOWN |
| STC_x | MACRO |
| SYSTEM_TIMER_BASE1 | UNKNOWN |
| TE0_VSWIDTH | UNKNOWN |
| TE1_VSWIDTH | UNKNOWN |
| TH0_ADDR_MASK | UNKNOWN |
| TH0_BASE | UNKNOWN |
| TH1_ADDR_MASK | UNKNOWN |
| TH1_BASE | UNKNOWN |
| TRANSPOSER_CONTROL | UNKNOWN |
| TRANSPOSER_DIMENSIONS | UNKNOWN |
| TRANSPOSER_DST_PITCH | UNKNOWN |
| TRANSPOSER_DST_PTR | UNKNOWN |
| TRANSPOSER_PROGRESS | UNKNOWN |
| UNUSED_DMA_12 | UNKNOWN |
| UNUSED_DMA_14 | UNKNOWN |
| VIDEOCORE_NUM_GPIO_PINS | UNKNOWN |
| VIDEOCORE_NUM_UART_PORTS | UNKNOWN |
| VIDEO_ENC_PrimaryControl | UNKNOWN |
| VIDEO_ENC_RevID | UNKNOWN |
| VPU1_THREAD_CTRL_BASE_ADDRESS | UNKNOWN |
| VPU1_UNIFORM_MEM_BASE_ADDRESS | UNKNOWN |
| VRF_SIZE | UNKNOWN |
| WSE_CONTROL | UNKNOWN |
| WSE_RESET | UNKNOWN |
| WSE_VPS_CONTROL | UNKNOWN |
| WSE_VPS_DATA_1 | UNKNOWN |
| WSE_WSS_DATA | UNKNOWN |

##Register info

