
// Verilog netlist produced by program ldbanno, Version Diamond (64-bit) 3.13.0.56.2

// ldbanno -n Verilog -o FipsyBaseline_Implementation_mapvo.vo -w -neg -gui FipsyBaseline_Implementation_map.ncd 
// Netlist created on Sun Dec 22 12:11:14 2024
// Netlist written on Sun Dec 22 12:11:15 2024
// Design is for device LCMXO2-1200HC
// Design is for package QFN32
// Design is for performance grade 4

`timescale 1 ns / 1 ps

module Fipsy_Top ( PIN7, PIN8, PIN9, PIN10, PIN20, PIN19, PIN18, PIN17, PIN14, 
                   LEDn );
  input  PIN7, PIN8, PIN9, PIN10;
  output PIN20, PIN19, PIN18, PIN17, PIN14, LEDn;
  wire   \vga_inst/led_count_6 , \vga_inst/led_count_5 , \vga_inst/n119 , 
         \vga_inst/n120 , INTERNAL_OSC_enable_44, INTERNAL_OSC, 
         \vga_inst/n2037 , \vga_inst/n2038 , \vga_inst/n141 , \vga_inst/n142 , 
         \vga_inst/n2058 , \vga_inst/n7 , \vga_inst/n9 , \vga_inst/n2059 , 
         \vga_inst/led_count_4 , \vga_inst/led_count_3 , \vga_inst/n121 , 
         \vga_inst/n122 , \vga_inst/n2036 , \vga_inst/n143 , \vga_inst/n144 , 
         \vga_inst/n2057 , \vga_inst/n349 , \vga_inst/n5 , \vga_inst/n145 , 
         \vga_inst/n350 , \vga_inst/column_9 , \vga_inst/n46 , 
         \vga_inst/INTERNAL_OSC_enable_45 , \vga_inst/n2056 , 
         \vga_inst/column_8 , \vga_inst/column_7 , \vga_inst/n47 , 
         \vga_inst/n48 , \vga_inst/n2055 , \vga_inst/column_6 , 
         \vga_inst/column_5 , \vga_inst/n49 , \vga_inst/n50 , \vga_inst/n2054 , 
         \vga_inst/paddle_right_y_3 , n2543, \vga_inst/n1119 , 
         \vga_inst/paddle_right_y_2 , \vga_inst/paddle_right_y_9_N_145_3 , 
         \vga_inst/paddle_right_y_9_N_145_2 , clk, \vga_inst/n2021 , 
         \vga_inst/n2022 , \vga_inst/ball_dy_9 , \vga_inst/n899 , 
         \vga_inst/clk_enable_22 , \vga_inst/n2008 , \vga_inst/column_4 , 
         \vga_inst/column_3 , \vga_inst/n51 , \vga_inst/n52 , \vga_inst/n2053 , 
         \vga_inst/column_2 , \vga_inst/column_1 , \vga_inst/n53 , 
         \vga_inst/n54 , \vga_inst/n2052 , \vga_inst/led_count_2 , 
         \vga_inst/led_count_1 , \vga_inst/n123 , \vga_inst/n124 , 
         \vga_inst/n2035 , \vga_inst/column_0 , \vga_inst/n55 , 
         \vga_inst/led_count_0 , \vga_inst/n125 , \vga_inst/paddle_right_y_1 , 
         \vga_inst/ball_x_9__N_222 , \vga_inst/n1094 , 
         \vga_inst/paddle_right_y_0 , \vga_inst/paddle_right_y_9_N_145_1 , 
         \vga_inst/paddle_right_y_9_N_145_0 , \vga_inst/n2020 , 
         \vga_inst/n111_adj_298 , \vga_inst/n2051 , \vga_inst/n19 , 
         \vga_inst/n112 , \vga_inst/n113_adj_301 , \vga_inst/n2050 , 
         \vga_inst/n15_adj_302 , \vga_inst/n17 , \vga_inst/ball_dx_1 , 
         \vga_inst/ball_x_1 , \vga_inst/ball_dx_0 , \vga_inst/ball_x_0 , 
         \vga_inst/n431 , \vga_inst/n1993 , \vga_inst/n114_adj_305 , 
         \vga_inst/n115_adj_304 , \vga_inst/n2049 , \vga_inst/n11 , 
         \vga_inst/n13_adj_306 , \vga_inst/ball_dy_3 , \vga_inst/ball_y_3 , 
         \vga_inst/ball_dy_2 , \vga_inst/ball_y_2 , \vga_inst/n1999 , 
         \vga_inst/n442 , \vga_inst/n441 , \vga_inst/n2000 , 
         \vga_inst/ball_dy_8 , \vga_inst/ball_dy_7 , \vga_inst/n900 , 
         \vga_inst/n901 , \vga_inst/n2007 , \vga_inst/n116_adj_311 , 
         \vga_inst/n117 , \vga_inst/n2048 , \vga_inst/n7_adj_309 , 
         \vga_inst/n9_adj_312 , \vga_inst/ball_dy_6 , \vga_inst/ball_dy_5 , 
         \vga_inst/n902 , \vga_inst/n903 , \vga_inst/n2006 , 
         \vga_inst/red_2_N_169_9 , \vga_inst/n2016 , \vga_inst/red_2_N_180_9 , 
         \vga_inst/ball_dy_4 , \vga_inst/n904 , \vga_inst/n905 , 
         \vga_inst/n2005 , \vga_inst/ball_dy_1 , \vga_inst/ball_y_1 , 
         \vga_inst/ball_dy_0 , \vga_inst/ball_y_0 , \vga_inst/n443 , 
         \vga_inst/n118_adj_314 , \vga_inst/n119_adj_313 , \vga_inst/n2047 , 
         \vga_inst/n338 , \vga_inst/n5_adj_315 , \vga_inst/n120_adj_316 , 
         \vga_inst/n339 , \vga_inst/paddle_left_y_9 , \vga_inst/n1047 , 
         \vga_inst/paddle_left_y_8 , \vga_inst/paddle_left_y_9_N_135_9 , 
         \vga_inst/paddle_left_y_9_N_135_8 , \vga_inst/n2033 , \vga_inst/n559 , 
         \vga_inst/clk_enable_13 , \vga_inst/n1987 , LEDn_c_23, 
         \vga_inst/n102 , \vga_inst/n2046 , \vga_inst/n2 , \vga_inst/n3 , 
         \vga_inst/n103 , \vga_inst/n104 , \vga_inst/n2045 , 
         \vga_inst/red_2_N_169_8 , \vga_inst/red_2_N_169_7 , \vga_inst/n2015 , 
         \vga_inst/red_2_N_180_7 , \vga_inst/red_2_N_180_8 , \vga_inst/n4 , 
         \vga_inst/n5_adj_287 , \vga_inst/n105 , \vga_inst/n106 , 
         \vga_inst/n2044 , \vga_inst/paddle_left_y_7 , 
         \vga_inst/paddle_left_y_6 , \vga_inst/paddle_left_y_9_N_135_7 , 
         \vga_inst/paddle_left_y_9_N_135_6 , \vga_inst/n2032 , 
         \vga_inst/paddle_left_y_5 , \vga_inst/paddle_left_y_4 , 
         \vga_inst/paddle_left_y_9_N_135_5 , 
         \vga_inst/paddle_left_y_9_N_135_4 , \vga_inst/n2031 , 
         \vga_inst/n6_adj_288 , \vga_inst/n7_adj_289 , \vga_inst/n107 , 
         \vga_inst/n108 , \vga_inst/n2043 , \vga_inst/led_count_16 , 
         \vga_inst/led_count_15 , \vga_inst/n109 , \vga_inst/n110 , 
         \vga_inst/n2042 , \vga_inst/row_9 , \vga_inst/n36 , \vga_inst/n1200 , 
         \vga_inst/n1986 , \vga_inst/led_count_14 , \vga_inst/led_count_13 , 
         \vga_inst/n111 , \vga_inst/n112_adj_292 , \vga_inst/n2041 , 
         \vga_inst/paddle_left_y_3 , \vga_inst/paddle_left_y_2 , 
         \vga_inst/paddle_left_y_9_N_135_3 , 
         \vga_inst/paddle_left_y_9_N_135_2 , \vga_inst/n2030 , 
         \vga_inst/row_8 , \vga_inst/row_7 , \vga_inst/n37 , \vga_inst/n38 , 
         \vga_inst/n1985 , \vga_inst/n906 , \vga_inst/n907 , \vga_inst/n2004 , 
         \vga_inst/row_6 , \vga_inst/row_5 , \vga_inst/n39 , \vga_inst/n40 , 
         \vga_inst/n1984 , \vga_inst/n656 , \vga_inst/n657 , \vga_inst/n2105 , 
         \vga_inst/n17_adj_319 , \vga_inst/n19_adj_320 , \vga_inst/n658 , 
         \vga_inst/n659 , \vga_inst/n2104 , \vga_inst/n13_adj_321 , 
         \vga_inst/n15_adj_322 , \vga_inst/n660 , \vga_inst/n661 , 
         \vga_inst/n2103 , \vga_inst/n390 , \vga_inst/n11_adj_323 , 
         \vga_inst/n662 , \vga_inst/n663 , \vga_inst/n2102 , \vga_inst/n392 , 
         \vga_inst/n391 , \vga_inst/paddle_left_y_1 , \vga_inst/n1022 , 
         \vga_inst/paddle_left_y_0 , \vga_inst/paddle_left_y_9_N_135_1 , 
         \vga_inst/paddle_left_y_9_N_135_0 , \vga_inst/n2029 , \vga_inst/n664 , 
         \vga_inst/n665 , \vga_inst/n393 , \vga_inst/red_2_N_73_9 , 
         \vga_inst/red_2_N_73_8 , \vga_inst/n2100 , \vga_inst/red_2_N_84_8 , 
         \vga_inst/red_2_N_84_9 , \vga_inst/red_2_N_73_7 , 
         \vga_inst/red_2_N_73_6 , \vga_inst/n2099 , \vga_inst/red_2_N_84_6 , 
         \vga_inst/red_2_N_84_7 , \vga_inst/red_2_N_73_5 , 
         \vga_inst/red_2_N_73_4 , \vga_inst/n2098 , \vga_inst/red_2_N_84_4 , 
         \vga_inst/red_2_N_84_5 , \vga_inst/red_2_N_73_3 , 
         \vga_inst/red_2_N_73_2 , \vga_inst/n2097 , \vga_inst/red_2_N_84_2 , 
         \vga_inst/red_2_N_84_3 , \vga_inst/red_2_N_73_1 , 
         \vga_inst/red_2_N_73_0 , \vga_inst/red_2_N_84_1 , \vga_inst/n469 , 
         \vga_inst/n470 , \vga_inst/n2095 , \vga_inst/n17_adj_325 , 
         \vga_inst/n19_adj_326 , \vga_inst/n471 , \vga_inst/n472 , 
         \vga_inst/n2094 , \vga_inst/n13_adj_327 , \vga_inst/n15_adj_328 , 
         \vga_inst/n473 , \vga_inst/n474 , \vga_inst/n2093 , \vga_inst/n379 , 
         \vga_inst/n11_adj_329 , \vga_inst/n475 , \vga_inst/n476 , 
         \vga_inst/n2092 , \vga_inst/n381 , \vga_inst/n380 , \vga_inst/n477 , 
         \vga_inst/n478 , \vga_inst/n382 , \vga_inst/ball_y_9 , 
         \vga_inst/n2091 , \vga_inst/ball_y_8 , \vga_inst/ball_y_7 , 
         \vga_inst/n2090 , \vga_inst/ball_y_6 , \vga_inst/ball_y_5 , 
         \vga_inst/n2089 , \vga_inst/ball_y_4 , \vga_inst/n2088 , 
         \vga_inst/n2087 , \vga_inst/paddle_right_y_9 , \vga_inst/n2086 , 
         \vga_inst/paddle_right_y_8 , \vga_inst/paddle_right_y_7 , 
         \vga_inst/n2085 , \vga_inst/paddle_right_y_6 , 
         \vga_inst/paddle_right_y_5 , \vga_inst/n2084 , 
         \vga_inst/red_2_N_169_6 , \vga_inst/red_2_N_169_5 , \vga_inst/n2014 , 
         \vga_inst/red_2_N_180_5 , \vga_inst/red_2_N_180_6 , 
         \vga_inst/red_2_N_169_4 , \vga_inst/red_2_N_169_3 , \vga_inst/n2013 , 
         \vga_inst/red_2_N_180_3 , \vga_inst/red_2_N_180_4 , 
         \vga_inst/ball_dx_9 , \vga_inst/n550 , \vga_inst/n1991 , 
         \vga_inst/n908 , \vga_inst/n2002 , \vga_inst/n436 , \vga_inst/n435 , 
         \vga_inst/row_4 , \vga_inst/row_3 , \vga_inst/n41 , \vga_inst/n42 , 
         \vga_inst/n1983 , \vga_inst/n2001 , \vga_inst/n438 , \vga_inst/n437 , 
         \vga_inst/red_2_N_169_2 , \vga_inst/red_2_N_169_1 , \vga_inst/n2012 , 
         \vga_inst/red_2_N_180_1 , \vga_inst/red_2_N_180_2 , 
         \vga_inst/red_2_N_169_0 , \vga_inst/row_2 , \vga_inst/row_1 , 
         \vga_inst/n43 , \vga_inst/n44 , \vga_inst/n1982 , 
         \vga_inst/led_count_12 , \vga_inst/led_count_11 , \vga_inst/n113 , 
         \vga_inst/n114 , \vga_inst/n2040 , \vga_inst/led_count_10 , 
         \vga_inst/led_count_9 , \vga_inst/n115 , \vga_inst/n116 , 
         \vga_inst/n2039 , \vga_inst/ball_dx_8 , \vga_inst/ball_dx_7 , 
         \vga_inst/n551 , \vga_inst/n552 , \vga_inst/n1990 , 
         \vga_inst/paddle_right_y_9_N_145_9 , 
         \vga_inst/paddle_right_y_9_N_145_8 , \vga_inst/n2024 , 
         \vga_inst/n440 , \vga_inst/n439 , \vga_inst/ball_x_9 , 
         \vga_inst/ball_x_8 , \vga_inst/n1996 , \vga_inst/n424 , 
         \vga_inst/n423 , \vga_inst/ball_x_7 , \vga_inst/ball_dx_6 , 
         \vga_inst/ball_x_6 , \vga_inst/n1995 , \vga_inst/n426 , 
         \vga_inst/n425 , \vga_inst/paddle_right_y_9_N_145_7 , 
         \vga_inst/paddle_right_y_9_N_145_6 , \vga_inst/n2023 , 
         \vga_inst/ball_dx_5 , \vga_inst/ball_x_5 , \vga_inst/ball_dx_4 , 
         \vga_inst/ball_x_4 , \vga_inst/n1994 , \vga_inst/n428 , 
         \vga_inst/n427 , \vga_inst/led_count_8 , \vga_inst/led_count_7 , 
         \vga_inst/n117_adj_295 , \vga_inst/n118 , \vga_inst/paddle_right_y_4 , 
         \vga_inst/paddle_right_y_9_N_145_5 , 
         \vga_inst/paddle_right_y_9_N_145_4 , \vga_inst/ball_dx_3 , 
         \vga_inst/ball_x_3 , \vga_inst/ball_dx_2 , \vga_inst/ball_x_2 , 
         \vga_inst/n430 , \vga_inst/n429 , \vga_inst/row_0 , \vga_inst/n45 , 
         \vga_inst/n553 , \vga_inst/n554 , \vga_inst/n1989 , \vga_inst/n555 , 
         \vga_inst/n556 , \vga_inst/n1988 , \vga_inst/n557 , \vga_inst/n558 , 
         \vga_inst/n2083 , \vga_inst/n2082 , \vga_inst/n2081 , 
         \vga_inst/n2080 , \vga_inst/n2079 , \vga_inst/n2078 , 
         \vga_inst/n2077 , \vga_inst/n2076 , \vga_inst/n2075 , 
         \vga_inst/n2074 , \vga_inst/n2073 , \vga_inst/n2072 , 
         \vga_inst/n2071 , \vga_inst/n136 , \vga_inst/n2070 , \vga_inst/n138 , 
         \vga_inst/n137 , \vga_inst/n2069 , \vga_inst/n140 , \vga_inst/n139 , 
         \vga_inst/n2068 , \vga_inst/n2067 , \vga_inst/n2066 , 
         \vga_inst/n2065 , \vga_inst/n2064 , \vga_inst/n2063 , 
         \vga_inst/n2062 , \vga_inst/n2061 , \vga_inst/n19_adj_331 , 
         \vga_inst/n2060 , \vga_inst/n15_adj_344 , \vga_inst/n17_adj_332 , 
         \vga_inst/n11_adj_343 , \vga_inst/n13_adj_330 , 
         \Clk_25MHz_inst/counter_6 , \Clk_25MHz_inst/counter_5 , 
         \Clk_25MHz_inst/n34 , \Clk_25MHz_inst/n35 , n1173, 
         \Clk_25MHz_inst/n1980 , \Clk_25MHz_inst/counter_4 , 
         \Clk_25MHz_inst/counter_3 , \Clk_25MHz_inst/n36 , 
         \Clk_25MHz_inst/n37 , \Clk_25MHz_inst/n1979 , 
         \Clk_25MHz_inst/counter_2 , \Clk_25MHz_inst/counter_1 , 
         \Clk_25MHz_inst/n38 , \Clk_25MHz_inst/n39 , \Clk_25MHz_inst/n1978 , 
         \Clk_25MHz_inst/counter_0 , \Clk_25MHz_inst/n40 , \vga_inst/n2546 , 
         \vga_inst/n8_adj_360 , \vga_inst/n2298 , \vga_inst/o_VGA_VSync_N_279 , 
         \vga_inst/clk_enable_2 , PIN19_c, \vga_inst/n2542 , 
         \vga_inst/o_VGA_HSync_N_275 , \vga_inst/clk_enable_1 , PIN20_c, 
         \vga_inst/n2126 , \vga_inst/n2540 , 
         \Clk_25MHz_inst/clk_out_25mhz_N_16 , \vga_inst/game_state_0 , 
         \vga_inst/n455 , \vga_inst/n14_adj_337 , \vga_inst/n1723 , 
         \vga_inst/n2537 , \vga_inst/n632 , \vga_inst/n633 , \vga_inst/n1179 , 
         \vga_inst/n630 , \vga_inst/n631 , \vga_inst/n2139 , \vga_inst/n629 , 
         \vga_inst/n1729 , \vga_inst/n1135 , \vga_inst/n2536 , 
         \vga_inst/n2535 , \vga_inst/ball_x_9_N_212_7 , \vga_inst/n447 , 
         \vga_inst/n2118 , \vga_inst/n10_adj_355 , \vga_inst/n43_adj_354 , 
         \vga_inst/n625 , \vga_inst/n466 , \vga_inst/n10 , \vga_inst/n2539 , 
         \vga_inst/n80 , \vga_inst/n918 , \vga_inst/n1295 , \vga_inst/n2263 , 
         \vga_inst/n916 , \vga_inst/n461 , \vga_inst/n26 , \vga_inst/n2264 , 
         \vga_inst/n2262 , \vga_inst/n2244 , \vga_inst/n92 , \vga_inst/n911 , 
         PIN7_c, \vga_inst/ball_y_9_N_223_9 , n2545, \vga_inst/n2538 , n2258, 
         \vga_inst/game_state_1_N_233_0 , INTERNAL_OSC_enable_43, 
         \vga_inst/n20 , \vga_inst/n28 , \vga_inst/n32 , 
         \vga_inst/n19_adj_300 , \vga_inst/n14_adj_294 , 
         \vga_inst/n13_adj_293 , \vga_inst/n2162 , \vga_inst/n15 , 
         \vga_inst/n1699 , \vga_inst/n29 , \vga_inst/n2157 , \vga_inst/n1705 , 
         \vga_inst/n2159 , \vga_inst/n14 , \vga_inst/n15_adj_286 , 
         \vga_inst/n2290 , \vga_inst/n6 , \vga_inst/n5_adj_317 , PIN8_c, 
         \vga_inst/n10_adj_324 , \vga_inst/n10_adj_291 , \vga_inst/n13 , 
         \vga_inst/n15_adj_290 , \vga_inst/n8 , \vga_inst/n2300 , 
         \vga_inst/n1158 , \vga_inst/n14_adj_297 , \vga_inst/n13_adj_296 , 
         \vga_inst/n2109 , \vga_inst/n10_adj_299 , PIN9_c, \vga_inst/n2242 , 
         \vga_inst/n2243 , \vga_inst/n6_adj_303 , \vga_inst/n10_adj_310 , 
         \vga_inst/n13_adj_308 , \vga_inst/n15_adj_307 , \vga_inst/n2547 , 
         \vga_inst/n2122 , \vga_inst/n2265 , \vga_inst/n2541 , 
         \vga_inst/n6_adj_318 , \vga_inst/n7_adj_357 , \vga_inst/n7_adj_333 , 
         \vga_inst/blue_0 , \vga_inst/n2147 , \vga_inst/n2170 , 
         \vga_inst/n2154 , PIN14_c_0, \vga_inst/n10_adj_334 , \vga_inst/n2152 , 
         \vga_inst/n10_adj_335 , \vga_inst/n5_adj_336 , \vga_inst/n10_adj_338 , 
         \vga_inst/n1663 , \vga_inst/n1703 , \vga_inst/n8_adj_340 , 
         \vga_inst/n7_adj_339 , \vga_inst/n8_adj_342 , \vga_inst/n7_adj_341 , 
         \vga_inst/n2125 , \vga_inst/n6_adj_345 , \vga_inst/n10_adj_346 , 
         \vga_inst/n2145 , \vga_inst/n6_adj_348 , \vga_inst/n5_adj_347 , 
         PIN10_c, \vga_inst/n2111 , \vga_inst/n10_adj_349 , 
         \vga_inst/n6_adj_350 , \vga_inst/n8_adj_351 , \vga_inst/n8_adj_353 , 
         \vga_inst/n2108 , \vga_inst/n9_adj_352 , \vga_inst/n9_adj_356 , 
         \vga_inst/n2120 , \vga_inst/n6_adj_358 , \vga_inst/n9_adj_359 , 
         \Clk_25MHz_inst/n12 , PIN18_c_0, PIN17_c_0, VCCI;

  vga_inst_SLICE_0 \vga_inst/SLICE_0 ( .A1(\vga_inst/led_count_6 ), 
    .A0(\vga_inst/led_count_5 ), .DI1(\vga_inst/n119 ), .DI0(\vga_inst/n120 ), 
    .CE(INTERNAL_OSC_enable_44), .CLK(INTERNAL_OSC), .FCI(\vga_inst/n2037 ), 
    .F0(\vga_inst/n120 ), .Q0(\vga_inst/led_count_5 ), .F1(\vga_inst/n119 ), 
    .Q1(\vga_inst/led_count_6 ), .FCO(\vga_inst/n2038 ));
  vga_inst_SLICE_1 \vga_inst/SLICE_1 ( .A1(\vga_inst/n141 ), 
    .A0(\vga_inst/n142 ), .FCI(\vga_inst/n2058 ), .F0(\vga_inst/n7 ), 
    .F1(\vga_inst/n9 ), .FCO(\vga_inst/n2059 ));
  vga_inst_SLICE_2 \vga_inst/SLICE_2 ( .A1(\vga_inst/led_count_4 ), 
    .A0(\vga_inst/led_count_3 ), .DI1(\vga_inst/n121 ), .DI0(\vga_inst/n122 ), 
    .CE(INTERNAL_OSC_enable_44), .CLK(INTERNAL_OSC), .FCI(\vga_inst/n2036 ), 
    .F0(\vga_inst/n122 ), .Q0(\vga_inst/led_count_3 ), .F1(\vga_inst/n121 ), 
    .Q1(\vga_inst/led_count_4 ), .FCO(\vga_inst/n2037 ));
  vga_inst_SLICE_3 \vga_inst/SLICE_3 ( .A1(\vga_inst/n143 ), 
    .A0(\vga_inst/n144 ), .FCI(\vga_inst/n2057 ), .F0(\vga_inst/n349 ), 
    .F1(\vga_inst/n5 ), .FCO(\vga_inst/n2058 ));
  vga_inst_SLICE_4 \vga_inst/SLICE_4 ( .A1(\vga_inst/n145 ), 
    .F1(\vga_inst/n350 ), .FCO(\vga_inst/n2057 ));
  vga_inst_SLICE_5 \vga_inst/SLICE_5 ( .A0(\vga_inst/column_9 ), 
    .DI0(\vga_inst/n46 ), .CE(INTERNAL_OSC_enable_44), 
    .LSR(\vga_inst/INTERNAL_OSC_enable_45 ), .CLK(INTERNAL_OSC), 
    .FCI(\vga_inst/n2056 ), .F0(\vga_inst/n46 ), .Q0(\vga_inst/column_9 ));
  vga_inst_SLICE_6 \vga_inst/SLICE_6 ( .A1(\vga_inst/column_8 ), 
    .A0(\vga_inst/column_7 ), .DI1(\vga_inst/n47 ), .DI0(\vga_inst/n48 ), 
    .CE(INTERNAL_OSC_enable_44), .LSR(\vga_inst/INTERNAL_OSC_enable_45 ), 
    .CLK(INTERNAL_OSC), .FCI(\vga_inst/n2055 ), .F0(\vga_inst/n48 ), 
    .Q0(\vga_inst/column_7 ), .F1(\vga_inst/n47 ), .Q1(\vga_inst/column_8 ), 
    .FCO(\vga_inst/n2056 ));
  vga_inst_SLICE_7 \vga_inst/SLICE_7 ( .A1(\vga_inst/column_6 ), 
    .A0(\vga_inst/column_5 ), .DI1(\vga_inst/n49 ), .DI0(\vga_inst/n50 ), 
    .CE(INTERNAL_OSC_enable_44), .LSR(\vga_inst/INTERNAL_OSC_enable_45 ), 
    .CLK(INTERNAL_OSC), .FCI(\vga_inst/n2054 ), .F0(\vga_inst/n50 ), 
    .Q0(\vga_inst/column_5 ), .F1(\vga_inst/n49 ), .Q1(\vga_inst/column_6 ), 
    .FCO(\vga_inst/n2055 ));
  vga_inst_SLICE_8 \vga_inst/SLICE_8 ( .C1(\vga_inst/paddle_right_y_3 ), 
    .B1(n2543), .A1(\vga_inst/n1119 ), .C0(\vga_inst/paddle_right_y_2 ), 
    .B0(n2543), .A0(\vga_inst/n1119 ), 
    .DI1(\vga_inst/paddle_right_y_9_N_145_3 ), 
    .DI0(\vga_inst/paddle_right_y_9_N_145_2 ), .CLK(clk), 
    .FCI(\vga_inst/n2021 ), .F0(\vga_inst/paddle_right_y_9_N_145_2 ), 
    .Q0(\vga_inst/paddle_right_y_2 ), .F1(\vga_inst/paddle_right_y_9_N_145_3 ), 
    .Q1(\vga_inst/paddle_right_y_3 ), .FCO(\vga_inst/n2022 ));
  vga_inst_SLICE_9 \vga_inst/SLICE_9 ( .A0(\vga_inst/ball_dy_9 ), 
    .DI0(\vga_inst/n899 ), .CE(\vga_inst/clk_enable_22 ), .CLK(clk), 
    .FCI(\vga_inst/n2008 ), .F0(\vga_inst/n899 ), .Q0(\vga_inst/ball_dy_9 ));
  vga_inst_SLICE_10 \vga_inst/SLICE_10 ( .A1(\vga_inst/column_4 ), 
    .A0(\vga_inst/column_3 ), .DI1(\vga_inst/n51 ), .DI0(\vga_inst/n52 ), 
    .CE(INTERNAL_OSC_enable_44), .LSR(\vga_inst/INTERNAL_OSC_enable_45 ), 
    .CLK(INTERNAL_OSC), .FCI(\vga_inst/n2053 ), .F0(\vga_inst/n52 ), 
    .Q0(\vga_inst/column_3 ), .F1(\vga_inst/n51 ), .Q1(\vga_inst/column_4 ), 
    .FCO(\vga_inst/n2054 ));
  vga_inst_SLICE_11 \vga_inst/SLICE_11 ( .A1(\vga_inst/column_2 ), 
    .A0(\vga_inst/column_1 ), .DI1(\vga_inst/n53 ), .DI0(\vga_inst/n54 ), 
    .CE(INTERNAL_OSC_enable_44), .LSR(\vga_inst/INTERNAL_OSC_enable_45 ), 
    .CLK(INTERNAL_OSC), .FCI(\vga_inst/n2052 ), .F0(\vga_inst/n54 ), 
    .Q0(\vga_inst/column_1 ), .F1(\vga_inst/n53 ), .Q1(\vga_inst/column_2 ), 
    .FCO(\vga_inst/n2053 ));
  vga_inst_SLICE_12 \vga_inst/SLICE_12 ( .A1(\vga_inst/led_count_2 ), 
    .A0(\vga_inst/led_count_1 ), .DI1(\vga_inst/n123 ), .DI0(\vga_inst/n124 ), 
    .CE(INTERNAL_OSC_enable_44), .CLK(INTERNAL_OSC), .FCI(\vga_inst/n2035 ), 
    .F0(\vga_inst/n124 ), .Q0(\vga_inst/led_count_1 ), .F1(\vga_inst/n123 ), 
    .Q1(\vga_inst/led_count_2 ), .FCO(\vga_inst/n2036 ));
  vga_inst_SLICE_13 \vga_inst/SLICE_13 ( .A1(\vga_inst/column_0 ), 
    .DI1(\vga_inst/n55 ), .CE(INTERNAL_OSC_enable_44), 
    .LSR(\vga_inst/INTERNAL_OSC_enable_45 ), .CLK(INTERNAL_OSC), 
    .F1(\vga_inst/n55 ), .Q1(\vga_inst/column_0 ), .FCO(\vga_inst/n2052 ));
  vga_inst_SLICE_14 \vga_inst/SLICE_14 ( .A1(\vga_inst/led_count_0 ), 
    .DI1(\vga_inst/n125 ), .CE(INTERNAL_OSC_enable_44), .CLK(INTERNAL_OSC), 
    .F1(\vga_inst/n125 ), .Q1(\vga_inst/led_count_0 ), .FCO(\vga_inst/n2035 ));
  vga_inst_SLICE_15 \vga_inst/SLICE_15 ( .C1(\vga_inst/paddle_right_y_1 ), 
    .B1(n2543), .A1(\vga_inst/n1119 ), .D0(\vga_inst/ball_x_9__N_222 ), 
    .C0(\vga_inst/n1119 ), .B0(\vga_inst/n1094 ), 
    .A0(\vga_inst/paddle_right_y_0 ), 
    .DI1(\vga_inst/paddle_right_y_9_N_145_1 ), 
    .DI0(\vga_inst/paddle_right_y_9_N_145_0 ), .CLK(clk), 
    .FCI(\vga_inst/n2020 ), .F0(\vga_inst/paddle_right_y_9_N_145_0 ), 
    .Q0(\vga_inst/paddle_right_y_0 ), .F1(\vga_inst/paddle_right_y_9_N_145_1 ), 
    .Q1(\vga_inst/paddle_right_y_1 ), .FCO(\vga_inst/n2021 ));
  vga_inst_SLICE_16 \vga_inst/SLICE_16 ( .A0(\vga_inst/n111_adj_298 ), 
    .FCI(\vga_inst/n2051 ), .F0(\vga_inst/n19 ));
  vga_inst_SLICE_17 \vga_inst/SLICE_17 ( .B1(n2543), .A1(\vga_inst/n1119 ), 
    .FCO(\vga_inst/n2020 ));
  vga_inst_SLICE_18 \vga_inst/SLICE_18 ( .A1(\vga_inst/n112 ), 
    .A0(\vga_inst/n113_adj_301 ), .FCI(\vga_inst/n2050 ), 
    .F0(\vga_inst/n15_adj_302 ), .F1(\vga_inst/n17 ), .FCO(\vga_inst/n2051 ));
  vga_inst_SLICE_19 \vga_inst/SLICE_19 ( .B1(\vga_inst/ball_dx_1 ), 
    .A1(\vga_inst/ball_x_1 ), .B0(\vga_inst/ball_dx_0 ), 
    .A0(\vga_inst/ball_x_0 ), .F1(\vga_inst/n431 ), .FCO(\vga_inst/n1993 ));
  vga_inst_SLICE_20 \vga_inst/SLICE_20 ( .A1(\vga_inst/n114_adj_305 ), 
    .A0(\vga_inst/n115_adj_304 ), .FCI(\vga_inst/n2049 ), .F0(\vga_inst/n11 ), 
    .F1(\vga_inst/n13_adj_306 ), .FCO(\vga_inst/n2050 ));
  vga_inst_SLICE_21 \vga_inst/SLICE_21 ( .B1(\vga_inst/ball_dy_3 ), 
    .A1(\vga_inst/ball_y_3 ), .B0(\vga_inst/ball_dy_2 ), 
    .A0(\vga_inst/ball_y_2 ), .FCI(\vga_inst/n1999 ), .F0(\vga_inst/n442 ), 
    .F1(\vga_inst/n441 ), .FCO(\vga_inst/n2000 ));
  vga_inst_SLICE_22 \vga_inst/SLICE_22 ( .A1(\vga_inst/ball_dy_8 ), 
    .A0(\vga_inst/ball_dy_7 ), .DI1(\vga_inst/n900 ), .DI0(\vga_inst/n901 ), 
    .CE(\vga_inst/clk_enable_22 ), .CLK(clk), .FCI(\vga_inst/n2007 ), 
    .F0(\vga_inst/n901 ), .Q0(\vga_inst/ball_dy_7 ), .F1(\vga_inst/n900 ), 
    .Q1(\vga_inst/ball_dy_8 ), .FCO(\vga_inst/n2008 ));
  vga_inst_SLICE_23 \vga_inst/SLICE_23 ( .A1(\vga_inst/n116_adj_311 ), 
    .A0(\vga_inst/n117 ), .FCI(\vga_inst/n2048 ), .F0(\vga_inst/n7_adj_309 ), 
    .F1(\vga_inst/n9_adj_312 ), .FCO(\vga_inst/n2049 ));
  vga_inst_SLICE_24 \vga_inst/SLICE_24 ( .A1(\vga_inst/ball_dy_6 ), 
    .A0(\vga_inst/ball_dy_5 ), .DI1(\vga_inst/n902 ), .DI0(\vga_inst/n903 ), 
    .CE(\vga_inst/clk_enable_22 ), .CLK(clk), .FCI(\vga_inst/n2006 ), 
    .F0(\vga_inst/n903 ), .Q0(\vga_inst/ball_dy_5 ), .F1(\vga_inst/n902 ), 
    .Q1(\vga_inst/ball_dy_6 ), .FCO(\vga_inst/n2007 ));
  vga_inst_SLICE_25 \vga_inst/SLICE_25 ( .A0(\vga_inst/red_2_N_169_9 ), 
    .FCI(\vga_inst/n2016 ), .F0(\vga_inst/red_2_N_180_9 ));
  vga_inst_SLICE_26 \vga_inst/SLICE_26 ( .A1(\vga_inst/ball_dy_4 ), 
    .A0(\vga_inst/ball_dy_3 ), .DI1(\vga_inst/n904 ), .DI0(\vga_inst/n905 ), 
    .CE(\vga_inst/clk_enable_22 ), .CLK(clk), .FCI(\vga_inst/n2005 ), 
    .F0(\vga_inst/n905 ), .Q0(\vga_inst/ball_dy_3 ), .F1(\vga_inst/n904 ), 
    .Q1(\vga_inst/ball_dy_4 ), .FCO(\vga_inst/n2006 ));
  vga_inst_SLICE_27 \vga_inst/SLICE_27 ( .B1(\vga_inst/ball_dy_1 ), 
    .A1(\vga_inst/ball_y_1 ), .B0(\vga_inst/ball_dy_0 ), 
    .A0(\vga_inst/ball_y_0 ), .F1(\vga_inst/n443 ), .FCO(\vga_inst/n1999 ));
  vga_inst_SLICE_28 \vga_inst/SLICE_28 ( .A1(\vga_inst/n118_adj_314 ), 
    .A0(\vga_inst/n119_adj_313 ), .FCI(\vga_inst/n2047 ), .F0(\vga_inst/n338 ), 
    .F1(\vga_inst/n5_adj_315 ), .FCO(\vga_inst/n2048 ));
  vga_inst_SLICE_29 \vga_inst/SLICE_29 ( .A1(\vga_inst/n120_adj_316 ), 
    .F1(\vga_inst/n339 ), .FCO(\vga_inst/n2047 ));
  vga_inst_SLICE_30 \vga_inst/SLICE_30 ( .C1(\vga_inst/paddle_left_y_9 ), 
    .B1(n2543), .A1(\vga_inst/n1047 ), .C0(\vga_inst/paddle_left_y_8 ), 
    .B0(n2543), .A0(\vga_inst/n1047 ), 
    .DI1(\vga_inst/paddle_left_y_9_N_135_9 ), 
    .DI0(\vga_inst/paddle_left_y_9_N_135_8 ), .CLK(clk), 
    .FCI(\vga_inst/n2033 ), .F0(\vga_inst/paddle_left_y_9_N_135_8 ), 
    .Q0(\vga_inst/paddle_left_y_8 ), .F1(\vga_inst/paddle_left_y_9_N_135_9 ), 
    .Q1(\vga_inst/paddle_left_y_9 ));
  vga_inst_SLICE_31 \vga_inst/SLICE_31 ( .A1(\vga_inst/ball_dx_0 ), 
    .DI1(\vga_inst/n559 ), .CE(\vga_inst/clk_enable_13 ), .CLK(clk), 
    .F1(\vga_inst/n559 ), .Q1(\vga_inst/ball_dx_0 ), .FCO(\vga_inst/n1987 ));
  vga_inst_SLICE_32 \vga_inst/SLICE_32 ( .A0(LEDn_c_23), .DI0(\vga_inst/n102 ), 
    .CE(INTERNAL_OSC_enable_44), .CLK(INTERNAL_OSC), .FCI(\vga_inst/n2046 ), 
    .F0(\vga_inst/n102 ), .Q0(LEDn_c_23));
  vga_inst_SLICE_33 \vga_inst/SLICE_33 ( .A1(\vga_inst/n2 ), 
    .A0(\vga_inst/n3 ), .DI1(\vga_inst/n103 ), .DI0(\vga_inst/n104 ), 
    .CE(INTERNAL_OSC_enable_44), .CLK(INTERNAL_OSC), .FCI(\vga_inst/n2045 ), 
    .F0(\vga_inst/n104 ), .Q0(\vga_inst/n3 ), .F1(\vga_inst/n103 ), 
    .Q1(\vga_inst/n2 ), .FCO(\vga_inst/n2046 ));
  vga_inst_SLICE_34 \vga_inst/SLICE_34 ( .A1(\vga_inst/red_2_N_169_8 ), 
    .A0(\vga_inst/red_2_N_169_7 ), .FCI(\vga_inst/n2015 ), 
    .F0(\vga_inst/red_2_N_180_7 ), .F1(\vga_inst/red_2_N_180_8 ), 
    .FCO(\vga_inst/n2016 ));
  vga_inst_SLICE_35 \vga_inst/SLICE_35 ( .A1(\vga_inst/n4 ), 
    .A0(\vga_inst/n5_adj_287 ), .DI1(\vga_inst/n105 ), .DI0(\vga_inst/n106 ), 
    .CE(INTERNAL_OSC_enable_44), .CLK(INTERNAL_OSC), .FCI(\vga_inst/n2044 ), 
    .F0(\vga_inst/n106 ), .Q0(\vga_inst/n5_adj_287 ), .F1(\vga_inst/n105 ), 
    .Q1(\vga_inst/n4 ), .FCO(\vga_inst/n2045 ));
  vga_inst_SLICE_36 \vga_inst/SLICE_36 ( .C1(\vga_inst/paddle_left_y_7 ), 
    .B1(n2543), .A1(\vga_inst/n1047 ), .C0(\vga_inst/paddle_left_y_6 ), 
    .B0(n2543), .A0(\vga_inst/n1047 ), 
    .DI1(\vga_inst/paddle_left_y_9_N_135_7 ), 
    .DI0(\vga_inst/paddle_left_y_9_N_135_6 ), .CLK(clk), 
    .FCI(\vga_inst/n2032 ), .F0(\vga_inst/paddle_left_y_9_N_135_6 ), 
    .Q0(\vga_inst/paddle_left_y_6 ), .F1(\vga_inst/paddle_left_y_9_N_135_7 ), 
    .Q1(\vga_inst/paddle_left_y_7 ), .FCO(\vga_inst/n2033 ));
  vga_inst_SLICE_37 \vga_inst/SLICE_37 ( .C1(\vga_inst/paddle_left_y_5 ), 
    .B1(n2543), .A1(\vga_inst/n1047 ), .C0(\vga_inst/paddle_left_y_4 ), 
    .B0(n2543), .A0(\vga_inst/n1047 ), 
    .DI1(\vga_inst/paddle_left_y_9_N_135_5 ), 
    .DI0(\vga_inst/paddle_left_y_9_N_135_4 ), .CLK(clk), 
    .FCI(\vga_inst/n2031 ), .F0(\vga_inst/paddle_left_y_9_N_135_4 ), 
    .Q0(\vga_inst/paddle_left_y_4 ), .F1(\vga_inst/paddle_left_y_9_N_135_5 ), 
    .Q1(\vga_inst/paddle_left_y_5 ), .FCO(\vga_inst/n2032 ));
  vga_inst_SLICE_38 \vga_inst/SLICE_38 ( .A1(\vga_inst/n6_adj_288 ), 
    .A0(\vga_inst/n7_adj_289 ), .DI1(\vga_inst/n107 ), .DI0(\vga_inst/n108 ), 
    .CE(INTERNAL_OSC_enable_44), .CLK(INTERNAL_OSC), .FCI(\vga_inst/n2043 ), 
    .F0(\vga_inst/n108 ), .Q0(\vga_inst/n7_adj_289 ), .F1(\vga_inst/n107 ), 
    .Q1(\vga_inst/n6_adj_288 ), .FCO(\vga_inst/n2044 ));
  vga_inst_SLICE_39 \vga_inst/SLICE_39 ( .A1(\vga_inst/led_count_16 ), 
    .A0(\vga_inst/led_count_15 ), .DI1(\vga_inst/n109 ), .DI0(\vga_inst/n110 ), 
    .CE(INTERNAL_OSC_enable_44), .CLK(INTERNAL_OSC), .FCI(\vga_inst/n2042 ), 
    .F0(\vga_inst/n110 ), .Q0(\vga_inst/led_count_15 ), .F1(\vga_inst/n109 ), 
    .Q1(\vga_inst/led_count_16 ), .FCO(\vga_inst/n2043 ));
  vga_inst_SLICE_40 \vga_inst/SLICE_40 ( .A0(\vga_inst/row_9 ), 
    .DI0(\vga_inst/n36 ), .CE(\vga_inst/INTERNAL_OSC_enable_45 ), 
    .LSR(\vga_inst/n1200 ), .CLK(INTERNAL_OSC), .FCI(\vga_inst/n1986 ), 
    .F0(\vga_inst/n36 ), .Q0(\vga_inst/row_9 ));
  vga_inst_SLICE_41 \vga_inst/SLICE_41 ( .A1(\vga_inst/led_count_14 ), 
    .A0(\vga_inst/led_count_13 ), .DI1(\vga_inst/n111 ), 
    .DI0(\vga_inst/n112_adj_292 ), .CE(INTERNAL_OSC_enable_44), 
    .CLK(INTERNAL_OSC), .FCI(\vga_inst/n2041 ), .F0(\vga_inst/n112_adj_292 ), 
    .Q0(\vga_inst/led_count_13 ), .F1(\vga_inst/n111 ), 
    .Q1(\vga_inst/led_count_14 ), .FCO(\vga_inst/n2042 ));
  vga_inst_SLICE_42 \vga_inst/SLICE_42 ( .C1(\vga_inst/paddle_left_y_3 ), 
    .B1(n2543), .A1(\vga_inst/n1047 ), .C0(\vga_inst/paddle_left_y_2 ), 
    .B0(n2543), .A0(\vga_inst/n1047 ), 
    .DI1(\vga_inst/paddle_left_y_9_N_135_3 ), 
    .DI0(\vga_inst/paddle_left_y_9_N_135_2 ), .CLK(clk), 
    .FCI(\vga_inst/n2030 ), .F0(\vga_inst/paddle_left_y_9_N_135_2 ), 
    .Q0(\vga_inst/paddle_left_y_2 ), .F1(\vga_inst/paddle_left_y_9_N_135_3 ), 
    .Q1(\vga_inst/paddle_left_y_3 ), .FCO(\vga_inst/n2031 ));
  vga_inst_SLICE_43 \vga_inst/SLICE_43 ( .A1(\vga_inst/row_8 ), 
    .A0(\vga_inst/row_7 ), .DI1(\vga_inst/n37 ), .DI0(\vga_inst/n38 ), 
    .CE(\vga_inst/INTERNAL_OSC_enable_45 ), .LSR(\vga_inst/n1200 ), 
    .CLK(INTERNAL_OSC), .FCI(\vga_inst/n1985 ), .F0(\vga_inst/n38 ), 
    .Q0(\vga_inst/row_7 ), .F1(\vga_inst/n37 ), .Q1(\vga_inst/row_8 ), 
    .FCO(\vga_inst/n1986 ));
  vga_inst_SLICE_44 \vga_inst/SLICE_44 ( .A1(\vga_inst/ball_dy_2 ), 
    .A0(\vga_inst/ball_dy_1 ), .DI1(\vga_inst/n906 ), .DI0(\vga_inst/n907 ), 
    .CE(\vga_inst/clk_enable_22 ), .CLK(clk), .FCI(\vga_inst/n2004 ), 
    .F0(\vga_inst/n907 ), .Q0(\vga_inst/ball_dy_1 ), .F1(\vga_inst/n906 ), 
    .Q1(\vga_inst/ball_dy_2 ), .FCO(\vga_inst/n2005 ));
  vga_inst_SLICE_45 \vga_inst/SLICE_45 ( .A1(\vga_inst/row_6 ), 
    .A0(\vga_inst/row_5 ), .DI1(\vga_inst/n39 ), .DI0(\vga_inst/n40 ), 
    .CE(\vga_inst/INTERNAL_OSC_enable_45 ), .LSR(\vga_inst/n1200 ), 
    .CLK(INTERNAL_OSC), .FCI(\vga_inst/n1984 ), .F0(\vga_inst/n40 ), 
    .Q0(\vga_inst/row_5 ), .F1(\vga_inst/n39 ), .Q1(\vga_inst/row_6 ), 
    .FCO(\vga_inst/n1985 ));
  vga_inst_SLICE_46 \vga_inst/SLICE_46 ( .A1(\vga_inst/n656 ), 
    .A0(\vga_inst/n657 ), .FCI(\vga_inst/n2105 ), .F0(\vga_inst/n17_adj_319 ), 
    .F1(\vga_inst/n19_adj_320 ));
  vga_inst_SLICE_47 \vga_inst/SLICE_47 ( .A1(\vga_inst/n658 ), 
    .A0(\vga_inst/n659 ), .FCI(\vga_inst/n2104 ), .F0(\vga_inst/n13_adj_321 ), 
    .F1(\vga_inst/n15_adj_322 ), .FCO(\vga_inst/n2105 ));
  vga_inst_SLICE_48 \vga_inst/SLICE_48 ( .A1(\vga_inst/n660 ), 
    .A0(\vga_inst/n661 ), .FCI(\vga_inst/n2103 ), .F0(\vga_inst/n390 ), 
    .F1(\vga_inst/n11_adj_323 ), .FCO(\vga_inst/n2104 ));
  vga_inst_SLICE_49 \vga_inst/SLICE_49 ( .A1(\vga_inst/n662 ), 
    .A0(\vga_inst/n663 ), .FCI(\vga_inst/n2102 ), .F0(\vga_inst/n392 ), 
    .F1(\vga_inst/n391 ), .FCO(\vga_inst/n2103 ));
  vga_inst_SLICE_50 \vga_inst/SLICE_50 ( .C1(\vga_inst/paddle_left_y_1 ), 
    .B1(n2543), .A1(\vga_inst/n1047 ), .D0(\vga_inst/ball_x_9__N_222 ), 
    .C0(\vga_inst/n1047 ), .B0(\vga_inst/n1022 ), 
    .A0(\vga_inst/paddle_left_y_0 ), .DI1(\vga_inst/paddle_left_y_9_N_135_1 ), 
    .DI0(\vga_inst/paddle_left_y_9_N_135_0 ), .CLK(clk), 
    .FCI(\vga_inst/n2029 ), .F0(\vga_inst/paddle_left_y_9_N_135_0 ), 
    .Q0(\vga_inst/paddle_left_y_0 ), .F1(\vga_inst/paddle_left_y_9_N_135_1 ), 
    .Q1(\vga_inst/paddle_left_y_1 ), .FCO(\vga_inst/n2030 ));
  vga_inst_SLICE_51 \vga_inst/SLICE_51 ( .B1(\vga_inst/n664 ), 
    .A1(\vga_inst/n665 ), .F1(\vga_inst/n393 ), .FCO(\vga_inst/n2102 ));
  vga_inst_SLICE_52 \vga_inst/SLICE_52 ( .A1(\vga_inst/red_2_N_73_9 ), 
    .A0(\vga_inst/red_2_N_73_8 ), .FCI(\vga_inst/n2100 ), 
    .F0(\vga_inst/red_2_N_84_8 ), .F1(\vga_inst/red_2_N_84_9 ));
  vga_inst_SLICE_53 \vga_inst/SLICE_53 ( .A1(\vga_inst/red_2_N_73_7 ), 
    .A0(\vga_inst/red_2_N_73_6 ), .FCI(\vga_inst/n2099 ), 
    .F0(\vga_inst/red_2_N_84_6 ), .F1(\vga_inst/red_2_N_84_7 ), 
    .FCO(\vga_inst/n2100 ));
  vga_inst_SLICE_54 \vga_inst/SLICE_54 ( .A1(\vga_inst/red_2_N_73_5 ), 
    .A0(\vga_inst/red_2_N_73_4 ), .FCI(\vga_inst/n2098 ), 
    .F0(\vga_inst/red_2_N_84_4 ), .F1(\vga_inst/red_2_N_84_5 ), 
    .FCO(\vga_inst/n2099 ));
  vga_inst_SLICE_55 \vga_inst/SLICE_55 ( .A1(\vga_inst/red_2_N_73_3 ), 
    .A0(\vga_inst/red_2_N_73_2 ), .FCI(\vga_inst/n2097 ), 
    .F0(\vga_inst/red_2_N_84_2 ), .F1(\vga_inst/red_2_N_84_3 ), 
    .FCO(\vga_inst/n2098 ));
  vga_inst_SLICE_56 \vga_inst/SLICE_56 ( .B1(\vga_inst/red_2_N_73_1 ), 
    .A1(\vga_inst/red_2_N_73_0 ), .F1(\vga_inst/red_2_N_84_1 ), 
    .FCO(\vga_inst/n2097 ));
  vga_inst_SLICE_57 \vga_inst/SLICE_57 ( .A1(\vga_inst/n469 ), 
    .A0(\vga_inst/n470 ), .FCI(\vga_inst/n2095 ), .F0(\vga_inst/n17_adj_325 ), 
    .F1(\vga_inst/n19_adj_326 ));
  vga_inst_SLICE_58 \vga_inst/SLICE_58 ( .A1(\vga_inst/n471 ), 
    .A0(\vga_inst/n472 ), .FCI(\vga_inst/n2094 ), .F0(\vga_inst/n13_adj_327 ), 
    .F1(\vga_inst/n15_adj_328 ), .FCO(\vga_inst/n2095 ));
  vga_inst_SLICE_59 \vga_inst/SLICE_59 ( .A1(\vga_inst/n473 ), 
    .A0(\vga_inst/n474 ), .FCI(\vga_inst/n2093 ), .F0(\vga_inst/n379 ), 
    .F1(\vga_inst/n11_adj_329 ), .FCO(\vga_inst/n2094 ));
  vga_inst_SLICE_60 \vga_inst/SLICE_60 ( .A1(\vga_inst/n475 ), 
    .A0(\vga_inst/n476 ), .FCI(\vga_inst/n2092 ), .F0(\vga_inst/n381 ), 
    .F1(\vga_inst/n380 ), .FCO(\vga_inst/n2093 ));
  vga_inst_SLICE_61 \vga_inst/SLICE_61 ( .B1(\vga_inst/n477 ), 
    .A1(\vga_inst/n478 ), .F1(\vga_inst/n382 ), .FCO(\vga_inst/n2092 ));
  vga_inst_SLICE_62 \vga_inst/SLICE_62 ( .B0(\vga_inst/paddle_left_y_9 ), 
    .A0(\vga_inst/ball_y_9 ), .FCI(\vga_inst/n2091 ), .F0(\vga_inst/n656 ));
  vga_inst_SLICE_63 \vga_inst/SLICE_63 ( .B1(\vga_inst/paddle_left_y_8 ), 
    .A1(\vga_inst/ball_y_8 ), .B0(\vga_inst/paddle_left_y_7 ), 
    .A0(\vga_inst/ball_y_7 ), .FCI(\vga_inst/n2090 ), .F0(\vga_inst/n658 ), 
    .F1(\vga_inst/n657 ), .FCO(\vga_inst/n2091 ));
  vga_inst_SLICE_64 \vga_inst/SLICE_64 ( .B1(\vga_inst/paddle_left_y_6 ), 
    .A1(\vga_inst/ball_y_6 ), .B0(\vga_inst/paddle_left_y_5 ), 
    .A0(\vga_inst/ball_y_5 ), .FCI(\vga_inst/n2089 ), .F0(\vga_inst/n660 ), 
    .F1(\vga_inst/n659 ), .FCO(\vga_inst/n2090 ));
  vga_inst_SLICE_65 \vga_inst/SLICE_65 ( .B1(\vga_inst/paddle_left_y_4 ), 
    .A1(\vga_inst/ball_y_4 ), .B0(\vga_inst/paddle_left_y_3 ), 
    .A0(\vga_inst/ball_y_3 ), .FCI(\vga_inst/n2088 ), .F0(\vga_inst/n662 ), 
    .F1(\vga_inst/n661 ), .FCO(\vga_inst/n2089 ));
  vga_inst_SLICE_66 \vga_inst/SLICE_66 ( .B1(\vga_inst/paddle_left_y_2 ), 
    .A1(\vga_inst/ball_y_2 ), .B0(\vga_inst/paddle_left_y_1 ), 
    .A0(\vga_inst/ball_y_1 ), .FCI(\vga_inst/n2087 ), .F0(\vga_inst/n664 ), 
    .F1(\vga_inst/n663 ), .FCO(\vga_inst/n2088 ));
  vga_inst_SLICE_67 \vga_inst/SLICE_67 ( .B1(\vga_inst/paddle_left_y_0 ), 
    .A1(\vga_inst/ball_y_0 ), .F1(\vga_inst/n665 ), .FCO(\vga_inst/n2087 ));
  vga_inst_SLICE_68 \vga_inst/SLICE_68 ( .B0(\vga_inst/paddle_right_y_9 ), 
    .A0(\vga_inst/ball_y_9 ), .FCI(\vga_inst/n2086 ), .F0(\vga_inst/n469 ));
  vga_inst_SLICE_69 \vga_inst/SLICE_69 ( .B1(\vga_inst/paddle_right_y_8 ), 
    .A1(\vga_inst/ball_y_8 ), .B0(\vga_inst/paddle_right_y_7 ), 
    .A0(\vga_inst/ball_y_7 ), .FCI(\vga_inst/n2085 ), .F0(\vga_inst/n471 ), 
    .F1(\vga_inst/n470 ), .FCO(\vga_inst/n2086 ));
  vga_inst_SLICE_70 \vga_inst/SLICE_70 ( .B1(\vga_inst/paddle_right_y_6 ), 
    .A1(\vga_inst/ball_y_6 ), .B0(\vga_inst/paddle_right_y_5 ), 
    .A0(\vga_inst/ball_y_5 ), .FCI(\vga_inst/n2084 ), .F0(\vga_inst/n473 ), 
    .F1(\vga_inst/n472 ), .FCO(\vga_inst/n2085 ));
  vga_inst_SLICE_71 \vga_inst/SLICE_71 ( .A1(\vga_inst/red_2_N_169_6 ), 
    .A0(\vga_inst/red_2_N_169_5 ), .FCI(\vga_inst/n2014 ), 
    .F0(\vga_inst/red_2_N_180_5 ), .F1(\vga_inst/red_2_N_180_6 ), 
    .FCO(\vga_inst/n2015 ));
  vga_inst_SLICE_72 \vga_inst/SLICE_72 ( .A1(\vga_inst/red_2_N_169_4 ), 
    .A0(\vga_inst/red_2_N_169_3 ), .FCI(\vga_inst/n2013 ), 
    .F0(\vga_inst/red_2_N_180_3 ), .F1(\vga_inst/red_2_N_180_4 ), 
    .FCO(\vga_inst/n2014 ));
  vga_inst_SLICE_73 \vga_inst/SLICE_73 ( .B1(n2543), .A1(\vga_inst/n1047 ), 
    .FCO(\vga_inst/n2029 ));
  vga_inst_SLICE_74 \vga_inst/SLICE_74 ( .A0(\vga_inst/ball_dx_9 ), 
    .DI0(\vga_inst/n550 ), .CE(\vga_inst/clk_enable_13 ), .CLK(clk), 
    .FCI(\vga_inst/n1991 ), .F0(\vga_inst/n550 ), .Q0(\vga_inst/ball_dx_9 ));
  vga_inst_SLICE_75 \vga_inst/SLICE_75 ( .A1(\vga_inst/ball_dy_0 ), 
    .DI1(\vga_inst/n908 ), .CE(\vga_inst/clk_enable_22 ), .CLK(clk), 
    .F1(\vga_inst/n908 ), .Q1(\vga_inst/ball_dy_0 ), .FCO(\vga_inst/n2004 ));
  vga_inst_SLICE_76 \vga_inst/SLICE_76 ( .B1(\vga_inst/ball_dy_9 ), 
    .A1(\vga_inst/ball_y_9 ), .B0(\vga_inst/ball_dy_8 ), 
    .A0(\vga_inst/ball_y_8 ), .FCI(\vga_inst/n2002 ), .F0(\vga_inst/n436 ), 
    .F1(\vga_inst/n435 ));
  vga_inst_SLICE_77 \vga_inst/SLICE_77 ( .A1(\vga_inst/row_4 ), 
    .A0(\vga_inst/row_3 ), .DI1(\vga_inst/n41 ), .DI0(\vga_inst/n42 ), 
    .CE(\vga_inst/INTERNAL_OSC_enable_45 ), .LSR(\vga_inst/n1200 ), 
    .CLK(INTERNAL_OSC), .FCI(\vga_inst/n1983 ), .F0(\vga_inst/n42 ), 
    .Q0(\vga_inst/row_3 ), .F1(\vga_inst/n41 ), .Q1(\vga_inst/row_4 ), 
    .FCO(\vga_inst/n1984 ));
  vga_inst_SLICE_78 \vga_inst/SLICE_78 ( .B1(\vga_inst/ball_dy_7 ), 
    .A1(\vga_inst/ball_y_7 ), .B0(\vga_inst/ball_dy_6 ), 
    .A0(\vga_inst/ball_y_6 ), .FCI(\vga_inst/n2001 ), .F0(\vga_inst/n438 ), 
    .F1(\vga_inst/n437 ), .FCO(\vga_inst/n2002 ));
  vga_inst_SLICE_79 \vga_inst/SLICE_79 ( .A1(\vga_inst/red_2_N_169_2 ), 
    .A0(\vga_inst/red_2_N_169_1 ), .FCI(\vga_inst/n2012 ), 
    .F0(\vga_inst/red_2_N_180_1 ), .F1(\vga_inst/red_2_N_180_2 ), 
    .FCO(\vga_inst/n2013 ));
  vga_inst_SLICE_80 \vga_inst/SLICE_80 ( .A1(\vga_inst/red_2_N_169_0 ), 
    .FCO(\vga_inst/n2012 ));
  vga_inst_SLICE_81 \vga_inst/SLICE_81 ( .A1(\vga_inst/row_2 ), 
    .A0(\vga_inst/row_1 ), .DI1(\vga_inst/n43 ), .DI0(\vga_inst/n44 ), 
    .CE(\vga_inst/INTERNAL_OSC_enable_45 ), .LSR(\vga_inst/n1200 ), 
    .CLK(INTERNAL_OSC), .FCI(\vga_inst/n1982 ), .F0(\vga_inst/n44 ), 
    .Q0(\vga_inst/row_1 ), .F1(\vga_inst/n43 ), .Q1(\vga_inst/row_2 ), 
    .FCO(\vga_inst/n1983 ));
  vga_inst_SLICE_82 \vga_inst/SLICE_82 ( .A1(\vga_inst/led_count_12 ), 
    .A0(\vga_inst/led_count_11 ), .DI1(\vga_inst/n113 ), .DI0(\vga_inst/n114 ), 
    .CE(INTERNAL_OSC_enable_44), .CLK(INTERNAL_OSC), .FCI(\vga_inst/n2040 ), 
    .F0(\vga_inst/n114 ), .Q0(\vga_inst/led_count_11 ), .F1(\vga_inst/n113 ), 
    .Q1(\vga_inst/led_count_12 ), .FCO(\vga_inst/n2041 ));
  vga_inst_SLICE_83 \vga_inst/SLICE_83 ( .A1(\vga_inst/led_count_10 ), 
    .A0(\vga_inst/led_count_9 ), .DI1(\vga_inst/n115 ), .DI0(\vga_inst/n116 ), 
    .CE(INTERNAL_OSC_enable_44), .CLK(INTERNAL_OSC), .FCI(\vga_inst/n2039 ), 
    .F0(\vga_inst/n116 ), .Q0(\vga_inst/led_count_9 ), .F1(\vga_inst/n115 ), 
    .Q1(\vga_inst/led_count_10 ), .FCO(\vga_inst/n2040 ));
  vga_inst_SLICE_84 \vga_inst/SLICE_84 ( .A1(\vga_inst/ball_dx_8 ), 
    .A0(\vga_inst/ball_dx_7 ), .DI1(\vga_inst/n551 ), .DI0(\vga_inst/n552 ), 
    .CE(\vga_inst/clk_enable_13 ), .CLK(clk), .FCI(\vga_inst/n1990 ), 
    .F0(\vga_inst/n552 ), .Q0(\vga_inst/ball_dx_7 ), .F1(\vga_inst/n551 ), 
    .Q1(\vga_inst/ball_dx_8 ), .FCO(\vga_inst/n1991 ));
  vga_inst_SLICE_85 \vga_inst/SLICE_85 ( .C1(\vga_inst/paddle_right_y_9 ), 
    .B1(n2543), .A1(\vga_inst/n1119 ), .C0(\vga_inst/paddle_right_y_8 ), 
    .B0(n2543), .A0(\vga_inst/n1119 ), 
    .DI1(\vga_inst/paddle_right_y_9_N_145_9 ), 
    .DI0(\vga_inst/paddle_right_y_9_N_145_8 ), .CLK(clk), 
    .FCI(\vga_inst/n2024 ), .F0(\vga_inst/paddle_right_y_9_N_145_8 ), 
    .Q0(\vga_inst/paddle_right_y_8 ), .F1(\vga_inst/paddle_right_y_9_N_145_9 ), 
    .Q1(\vga_inst/paddle_right_y_9 ));
  vga_inst_SLICE_86 \vga_inst/SLICE_86 ( .B1(\vga_inst/ball_dy_5 ), 
    .A1(\vga_inst/ball_y_5 ), .B0(\vga_inst/ball_dy_4 ), 
    .A0(\vga_inst/ball_y_4 ), .FCI(\vga_inst/n2000 ), .F0(\vga_inst/n440 ), 
    .F1(\vga_inst/n439 ), .FCO(\vga_inst/n2001 ));
  vga_inst_SLICE_87 \vga_inst/SLICE_87 ( .B1(\vga_inst/ball_dx_9 ), 
    .A1(\vga_inst/ball_x_9 ), .B0(\vga_inst/ball_dx_8 ), 
    .A0(\vga_inst/ball_x_8 ), .FCI(\vga_inst/n1996 ), .F0(\vga_inst/n424 ), 
    .F1(\vga_inst/n423 ));
  vga_inst_SLICE_88 \vga_inst/SLICE_88 ( .B1(\vga_inst/ball_dx_7 ), 
    .A1(\vga_inst/ball_x_7 ), .B0(\vga_inst/ball_dx_6 ), 
    .A0(\vga_inst/ball_x_6 ), .FCI(\vga_inst/n1995 ), .F0(\vga_inst/n426 ), 
    .F1(\vga_inst/n425 ), .FCO(\vga_inst/n1996 ));
  vga_inst_SLICE_89 \vga_inst/SLICE_89 ( .C1(\vga_inst/paddle_right_y_7 ), 
    .B1(n2543), .A1(\vga_inst/n1119 ), .C0(\vga_inst/paddle_right_y_6 ), 
    .B0(n2543), .A0(\vga_inst/n1119 ), 
    .DI1(\vga_inst/paddle_right_y_9_N_145_7 ), 
    .DI0(\vga_inst/paddle_right_y_9_N_145_6 ), .CLK(clk), 
    .FCI(\vga_inst/n2023 ), .F0(\vga_inst/paddle_right_y_9_N_145_6 ), 
    .Q0(\vga_inst/paddle_right_y_6 ), .F1(\vga_inst/paddle_right_y_9_N_145_7 ), 
    .Q1(\vga_inst/paddle_right_y_7 ), .FCO(\vga_inst/n2024 ));
  vga_inst_SLICE_90 \vga_inst/SLICE_90 ( .B1(\vga_inst/ball_dx_5 ), 
    .A1(\vga_inst/ball_x_5 ), .B0(\vga_inst/ball_dx_4 ), 
    .A0(\vga_inst/ball_x_4 ), .FCI(\vga_inst/n1994 ), .F0(\vga_inst/n428 ), 
    .F1(\vga_inst/n427 ), .FCO(\vga_inst/n1995 ));
  vga_inst_SLICE_91 \vga_inst/SLICE_91 ( .A1(\vga_inst/led_count_8 ), 
    .A0(\vga_inst/led_count_7 ), .DI1(\vga_inst/n117_adj_295 ), 
    .DI0(\vga_inst/n118 ), .CE(INTERNAL_OSC_enable_44), .CLK(INTERNAL_OSC), 
    .FCI(\vga_inst/n2038 ), .F0(\vga_inst/n118 ), .Q0(\vga_inst/led_count_7 ), 
    .F1(\vga_inst/n117_adj_295 ), .Q1(\vga_inst/led_count_8 ), 
    .FCO(\vga_inst/n2039 ));
  vga_inst_SLICE_92 \vga_inst/SLICE_92 ( .C1(\vga_inst/paddle_right_y_5 ), 
    .B1(n2543), .A1(\vga_inst/n1119 ), .C0(\vga_inst/paddle_right_y_4 ), 
    .B0(n2543), .A0(\vga_inst/n1119 ), 
    .DI1(\vga_inst/paddle_right_y_9_N_145_5 ), 
    .DI0(\vga_inst/paddle_right_y_9_N_145_4 ), .CLK(clk), 
    .FCI(\vga_inst/n2022 ), .F0(\vga_inst/paddle_right_y_9_N_145_4 ), 
    .Q0(\vga_inst/paddle_right_y_4 ), .F1(\vga_inst/paddle_right_y_9_N_145_5 ), 
    .Q1(\vga_inst/paddle_right_y_5 ), .FCO(\vga_inst/n2023 ));
  vga_inst_SLICE_93 \vga_inst/SLICE_93 ( .B1(\vga_inst/ball_dx_3 ), 
    .A1(\vga_inst/ball_x_3 ), .B0(\vga_inst/ball_dx_2 ), 
    .A0(\vga_inst/ball_x_2 ), .FCI(\vga_inst/n1993 ), .F0(\vga_inst/n430 ), 
    .F1(\vga_inst/n429 ), .FCO(\vga_inst/n1994 ));
  vga_inst_SLICE_94 \vga_inst/SLICE_94 ( .A1(\vga_inst/row_0 ), 
    .DI1(\vga_inst/n45 ), .CE(\vga_inst/INTERNAL_OSC_enable_45 ), 
    .LSR(\vga_inst/n1200 ), .CLK(INTERNAL_OSC), .F1(\vga_inst/n45 ), 
    .Q1(\vga_inst/row_0 ), .FCO(\vga_inst/n1982 ));
  vga_inst_SLICE_95 \vga_inst/SLICE_95 ( .A1(\vga_inst/ball_dx_6 ), 
    .A0(\vga_inst/ball_dx_5 ), .DI1(\vga_inst/n553 ), .DI0(\vga_inst/n554 ), 
    .CE(\vga_inst/clk_enable_13 ), .CLK(clk), .FCI(\vga_inst/n1989 ), 
    .F0(\vga_inst/n554 ), .Q0(\vga_inst/ball_dx_5 ), .F1(\vga_inst/n553 ), 
    .Q1(\vga_inst/ball_dx_6 ), .FCO(\vga_inst/n1990 ));
  vga_inst_SLICE_96 \vga_inst/SLICE_96 ( .A1(\vga_inst/ball_dx_4 ), 
    .A0(\vga_inst/ball_dx_3 ), .DI1(\vga_inst/n555 ), .DI0(\vga_inst/n556 ), 
    .CE(\vga_inst/clk_enable_13 ), .CLK(clk), .FCI(\vga_inst/n1988 ), 
    .F0(\vga_inst/n556 ), .Q0(\vga_inst/ball_dx_3 ), .F1(\vga_inst/n555 ), 
    .Q1(\vga_inst/ball_dx_4 ), .FCO(\vga_inst/n1989 ));
  vga_inst_SLICE_97 \vga_inst/SLICE_97 ( .A1(\vga_inst/ball_dx_2 ), 
    .A0(\vga_inst/ball_dx_1 ), .DI1(\vga_inst/n557 ), .DI0(\vga_inst/n558 ), 
    .CE(\vga_inst/clk_enable_13 ), .CLK(clk), .FCI(\vga_inst/n1987 ), 
    .F0(\vga_inst/n558 ), .Q0(\vga_inst/ball_dx_1 ), .F1(\vga_inst/n557 ), 
    .Q1(\vga_inst/ball_dx_2 ), .FCO(\vga_inst/n1988 ));
  vga_inst_SLICE_98 \vga_inst/SLICE_98 ( .B1(\vga_inst/paddle_right_y_4 ), 
    .A1(\vga_inst/ball_y_4 ), .B0(\vga_inst/paddle_right_y_3 ), 
    .A0(\vga_inst/ball_y_3 ), .FCI(\vga_inst/n2083 ), .F0(\vga_inst/n475 ), 
    .F1(\vga_inst/n474 ), .FCO(\vga_inst/n2084 ));
  vga_inst_SLICE_99 \vga_inst/SLICE_99 ( .B1(\vga_inst/paddle_right_y_2 ), 
    .A1(\vga_inst/ball_y_2 ), .B0(\vga_inst/paddle_right_y_1 ), 
    .A0(\vga_inst/ball_y_1 ), .FCI(\vga_inst/n2082 ), .F0(\vga_inst/n477 ), 
    .F1(\vga_inst/n476 ), .FCO(\vga_inst/n2083 ));
  vga_inst_SLICE_100 \vga_inst/SLICE_100 ( .B1(\vga_inst/paddle_right_y_0 ), 
    .A1(\vga_inst/ball_y_0 ), .F1(\vga_inst/n478 ), .FCO(\vga_inst/n2082 ));
  vga_inst_SLICE_101 \vga_inst/SLICE_101 ( .B0(\vga_inst/row_9 ), 
    .A0(\vga_inst/paddle_right_y_9 ), .FCI(\vga_inst/n2081 ), 
    .F0(\vga_inst/red_2_N_73_9 ));
  vga_inst_SLICE_102 \vga_inst/SLICE_102 ( .B1(\vga_inst/row_8 ), 
    .A1(\vga_inst/paddle_right_y_8 ), .B0(\vga_inst/row_7 ), 
    .A0(\vga_inst/paddle_right_y_7 ), .FCI(\vga_inst/n2080 ), 
    .F0(\vga_inst/red_2_N_73_7 ), .F1(\vga_inst/red_2_N_73_8 ), 
    .FCO(\vga_inst/n2081 ));
  vga_inst_SLICE_103 \vga_inst/SLICE_103 ( .B1(\vga_inst/row_6 ), 
    .A1(\vga_inst/paddle_right_y_6 ), .B0(\vga_inst/row_5 ), 
    .A0(\vga_inst/paddle_right_y_5 ), .FCI(\vga_inst/n2079 ), 
    .F0(\vga_inst/red_2_N_73_5 ), .F1(\vga_inst/red_2_N_73_6 ), 
    .FCO(\vga_inst/n2080 ));
  vga_inst_SLICE_104 \vga_inst/SLICE_104 ( .B1(\vga_inst/row_4 ), 
    .A1(\vga_inst/paddle_right_y_4 ), .B0(\vga_inst/row_3 ), 
    .A0(\vga_inst/paddle_right_y_3 ), .FCI(\vga_inst/n2078 ), 
    .F0(\vga_inst/red_2_N_73_3 ), .F1(\vga_inst/red_2_N_73_4 ), 
    .FCO(\vga_inst/n2079 ));
  vga_inst_SLICE_105 \vga_inst/SLICE_105 ( .B1(\vga_inst/row_2 ), 
    .A1(\vga_inst/paddle_right_y_2 ), .B0(\vga_inst/row_1 ), 
    .A0(\vga_inst/paddle_right_y_1 ), .FCI(\vga_inst/n2077 ), 
    .F0(\vga_inst/red_2_N_73_1 ), .F1(\vga_inst/red_2_N_73_2 ), 
    .FCO(\vga_inst/n2078 ));
  vga_inst_SLICE_106 \vga_inst/SLICE_106 ( .B1(\vga_inst/row_0 ), 
    .A1(\vga_inst/paddle_right_y_0 ), .F1(\vga_inst/red_2_N_73_0 ), 
    .FCO(\vga_inst/n2077 ));
  vga_inst_SLICE_107 \vga_inst/SLICE_107 ( .B0(\vga_inst/row_9 ), 
    .A0(\vga_inst/paddle_left_y_9 ), .FCI(\vga_inst/n2076 ), 
    .F0(\vga_inst/red_2_N_169_9 ));
  vga_inst_SLICE_108 \vga_inst/SLICE_108 ( .B1(\vga_inst/row_8 ), 
    .A1(\vga_inst/paddle_left_y_8 ), .B0(\vga_inst/row_7 ), 
    .A0(\vga_inst/paddle_left_y_7 ), .FCI(\vga_inst/n2075 ), 
    .F0(\vga_inst/red_2_N_169_7 ), .F1(\vga_inst/red_2_N_169_8 ), 
    .FCO(\vga_inst/n2076 ));
  vga_inst_SLICE_109 \vga_inst/SLICE_109 ( .B1(\vga_inst/row_6 ), 
    .A1(\vga_inst/paddle_left_y_6 ), .B0(\vga_inst/row_5 ), 
    .A0(\vga_inst/paddle_left_y_5 ), .FCI(\vga_inst/n2074 ), 
    .F0(\vga_inst/red_2_N_169_5 ), .F1(\vga_inst/red_2_N_169_6 ), 
    .FCO(\vga_inst/n2075 ));
  vga_inst_SLICE_110 \vga_inst/SLICE_110 ( .B1(\vga_inst/row_4 ), 
    .A1(\vga_inst/paddle_left_y_4 ), .B0(\vga_inst/row_3 ), 
    .A0(\vga_inst/paddle_left_y_3 ), .FCI(\vga_inst/n2073 ), 
    .F0(\vga_inst/red_2_N_169_3 ), .F1(\vga_inst/red_2_N_169_4 ), 
    .FCO(\vga_inst/n2074 ));
  vga_inst_SLICE_111 \vga_inst/SLICE_111 ( .B1(\vga_inst/row_2 ), 
    .A1(\vga_inst/paddle_left_y_2 ), .B0(\vga_inst/row_1 ), 
    .A0(\vga_inst/paddle_left_y_1 ), .FCI(\vga_inst/n2072 ), 
    .F0(\vga_inst/red_2_N_169_1 ), .F1(\vga_inst/red_2_N_169_2 ), 
    .FCO(\vga_inst/n2073 ));
  vga_inst_SLICE_112 \vga_inst/SLICE_112 ( .B1(\vga_inst/row_0 ), 
    .A1(\vga_inst/paddle_left_y_0 ), .F1(\vga_inst/red_2_N_169_0 ), 
    .FCO(\vga_inst/n2072 ));
  vga_inst_SLICE_113 \vga_inst/SLICE_113 ( .B0(\vga_inst/column_9 ), 
    .A0(\vga_inst/ball_x_9 ), .FCI(\vga_inst/n2071 ), .F0(\vga_inst/n136 ));
  vga_inst_SLICE_114 \vga_inst/SLICE_114 ( .B1(\vga_inst/column_8 ), 
    .A1(\vga_inst/ball_x_8 ), .B0(\vga_inst/column_7 ), 
    .A0(\vga_inst/ball_x_7 ), .FCI(\vga_inst/n2070 ), .F0(\vga_inst/n138 ), 
    .F1(\vga_inst/n137 ), .FCO(\vga_inst/n2071 ));
  vga_inst_SLICE_115 \vga_inst/SLICE_115 ( .B1(\vga_inst/column_6 ), 
    .A1(\vga_inst/ball_x_6 ), .B0(\vga_inst/column_5 ), 
    .A0(\vga_inst/ball_x_5 ), .FCI(\vga_inst/n2069 ), .F0(\vga_inst/n140 ), 
    .F1(\vga_inst/n139 ), .FCO(\vga_inst/n2070 ));
  vga_inst_SLICE_116 \vga_inst/SLICE_116 ( .B1(\vga_inst/column_4 ), 
    .A1(\vga_inst/ball_x_4 ), .B0(\vga_inst/column_3 ), 
    .A0(\vga_inst/ball_x_3 ), .FCI(\vga_inst/n2068 ), .F0(\vga_inst/n142 ), 
    .F1(\vga_inst/n141 ), .FCO(\vga_inst/n2069 ));
  vga_inst_SLICE_117 \vga_inst/SLICE_117 ( .B1(\vga_inst/column_2 ), 
    .A1(\vga_inst/ball_x_2 ), .B0(\vga_inst/column_1 ), 
    .A0(\vga_inst/ball_x_1 ), .FCI(\vga_inst/n2067 ), .F0(\vga_inst/n144 ), 
    .F1(\vga_inst/n143 ), .FCO(\vga_inst/n2068 ));
  vga_inst_SLICE_118 \vga_inst/SLICE_118 ( .B1(\vga_inst/column_0 ), 
    .A1(\vga_inst/ball_x_0 ), .F1(\vga_inst/n145 ), .FCO(\vga_inst/n2067 ));
  vga_inst_SLICE_119 \vga_inst/SLICE_119 ( .B0(\vga_inst/row_9 ), 
    .A0(\vga_inst/ball_y_9 ), .FCI(\vga_inst/n2066 ), 
    .F0(\vga_inst/n111_adj_298 ));
  vga_inst_SLICE_120 \vga_inst/SLICE_120 ( .B1(\vga_inst/row_8 ), 
    .A1(\vga_inst/ball_y_8 ), .B0(\vga_inst/row_7 ), .A0(\vga_inst/ball_y_7 ), 
    .FCI(\vga_inst/n2065 ), .F0(\vga_inst/n113_adj_301 ), .F1(\vga_inst/n112 ), 
    .FCO(\vga_inst/n2066 ));
  vga_inst_SLICE_121 \vga_inst/SLICE_121 ( .B1(\vga_inst/row_6 ), 
    .A1(\vga_inst/ball_y_6 ), .B0(\vga_inst/row_5 ), .A0(\vga_inst/ball_y_5 ), 
    .FCI(\vga_inst/n2064 ), .F0(\vga_inst/n115_adj_304 ), 
    .F1(\vga_inst/n114_adj_305 ), .FCO(\vga_inst/n2065 ));
  vga_inst_SLICE_122 \vga_inst/SLICE_122 ( .B1(\vga_inst/row_4 ), 
    .A1(\vga_inst/ball_y_4 ), .B0(\vga_inst/row_3 ), .A0(\vga_inst/ball_y_3 ), 
    .FCI(\vga_inst/n2063 ), .F0(\vga_inst/n117 ), .F1(\vga_inst/n116_adj_311 ), 
    .FCO(\vga_inst/n2064 ));
  vga_inst_SLICE_123 \vga_inst/SLICE_123 ( .B1(\vga_inst/row_2 ), 
    .A1(\vga_inst/ball_y_2 ), .B0(\vga_inst/row_1 ), .A0(\vga_inst/ball_y_1 ), 
    .FCI(\vga_inst/n2062 ), .F0(\vga_inst/n119_adj_313 ), 
    .F1(\vga_inst/n118_adj_314 ), .FCO(\vga_inst/n2063 ));
  vga_inst_SLICE_124 \vga_inst/SLICE_124 ( .B1(\vga_inst/row_0 ), 
    .A1(\vga_inst/ball_y_0 ), .F1(\vga_inst/n120_adj_316 ), 
    .FCO(\vga_inst/n2062 ));
  vga_inst_SLICE_125 \vga_inst/SLICE_125 ( .A0(\vga_inst/n136 ), 
    .FCI(\vga_inst/n2061 ), .F0(\vga_inst/n19_adj_331 ));
  vga_inst_SLICE_126 \vga_inst/SLICE_126 ( .A1(\vga_inst/n137 ), 
    .A0(\vga_inst/n138 ), .FCI(\vga_inst/n2060 ), .F0(\vga_inst/n15_adj_344 ), 
    .F1(\vga_inst/n17_adj_332 ), .FCO(\vga_inst/n2061 ));
  vga_inst_SLICE_127 \vga_inst/SLICE_127 ( .A1(\vga_inst/n139 ), 
    .A0(\vga_inst/n140 ), .FCI(\vga_inst/n2059 ), .F0(\vga_inst/n11_adj_343 ), 
    .F1(\vga_inst/n13_adj_330 ), .FCO(\vga_inst/n2060 ));
  Clk_25MHz_inst_SLICE_128 \Clk_25MHz_inst/SLICE_128 ( 
    .A1(\Clk_25MHz_inst/counter_6 ), .A0(\Clk_25MHz_inst/counter_5 ), 
    .DI1(\Clk_25MHz_inst/n34 ), .DI0(\Clk_25MHz_inst/n35 ), .LSR(n1173), 
    .CLK(INTERNAL_OSC), .FCI(\Clk_25MHz_inst/n1980 ), 
    .F0(\Clk_25MHz_inst/n35 ), .Q0(\Clk_25MHz_inst/counter_5 ), 
    .F1(\Clk_25MHz_inst/n34 ), .Q1(\Clk_25MHz_inst/counter_6 ));
  Clk_25MHz_inst_SLICE_129 \Clk_25MHz_inst/SLICE_129 ( 
    .A1(\Clk_25MHz_inst/counter_4 ), .A0(\Clk_25MHz_inst/counter_3 ), 
    .DI1(\Clk_25MHz_inst/n36 ), .DI0(\Clk_25MHz_inst/n37 ), .LSR(n1173), 
    .CLK(INTERNAL_OSC), .FCI(\Clk_25MHz_inst/n1979 ), 
    .F0(\Clk_25MHz_inst/n37 ), .Q0(\Clk_25MHz_inst/counter_3 ), 
    .F1(\Clk_25MHz_inst/n36 ), .Q1(\Clk_25MHz_inst/counter_4 ), 
    .FCO(\Clk_25MHz_inst/n1980 ));
  Clk_25MHz_inst_SLICE_130 \Clk_25MHz_inst/SLICE_130 ( 
    .A1(\Clk_25MHz_inst/counter_2 ), .A0(\Clk_25MHz_inst/counter_1 ), 
    .DI1(\Clk_25MHz_inst/n38 ), .DI0(\Clk_25MHz_inst/n39 ), .LSR(n1173), 
    .CLK(INTERNAL_OSC), .FCI(\Clk_25MHz_inst/n1978 ), 
    .F0(\Clk_25MHz_inst/n39 ), .Q0(\Clk_25MHz_inst/counter_1 ), 
    .F1(\Clk_25MHz_inst/n38 ), .Q1(\Clk_25MHz_inst/counter_2 ), 
    .FCO(\Clk_25MHz_inst/n1979 ));
  Clk_25MHz_inst_SLICE_131 \Clk_25MHz_inst/SLICE_131 ( 
    .A1(\Clk_25MHz_inst/counter_0 ), .DI1(\Clk_25MHz_inst/n40 ), .LSR(n1173), 
    .CLK(INTERNAL_OSC), .F1(\Clk_25MHz_inst/n40 ), 
    .Q1(\Clk_25MHz_inst/counter_0 ), .FCO(\Clk_25MHz_inst/n1978 ));
  vga_inst_SLICE_132 \vga_inst/SLICE_132 ( .B1(\vga_inst/row_4 ), 
    .A1(\vga_inst/row_3 ), .D0(\vga_inst/n2546 ), .C0(\vga_inst/n8_adj_360 ), 
    .B0(\vga_inst/row_8 ), .A0(\vga_inst/n2298 ), 
    .DI0(\vga_inst/o_VGA_VSync_N_279 ), .CE(\vga_inst/clk_enable_2 ), 
    .CLK(clk), .F0(\vga_inst/o_VGA_VSync_N_279 ), .Q0(PIN19_c), 
    .F1(\vga_inst/n2546 ));
  vga_inst_SLICE_133 \vga_inst/SLICE_133 ( .D1(\vga_inst/red_2_N_169_4 ), 
    .C1(\vga_inst/red_2_N_169_3 ), .B1(\vga_inst/red_2_N_169_2 ), 
    .A1(\vga_inst/red_2_N_169_1 ), .C0(\vga_inst/n2542 ), 
    .B0(\vga_inst/column_6 ), .A0(\vga_inst/column_5 ), 
    .DI0(\vga_inst/o_VGA_HSync_N_275 ), .CE(\vga_inst/clk_enable_1 ), 
    .CLK(clk), .F0(\vga_inst/o_VGA_HSync_N_275 ), .Q0(PIN20_c), 
    .F1(\vga_inst/n2126 ));
  SLICE_134 SLICE_134( .B1(n2543), .A1(\vga_inst/n2540 ), .B0(n1173), .A0(clk), 
    .DI0(\Clk_25MHz_inst/clk_out_25mhz_N_16 ), .CLK(INTERNAL_OSC), 
    .F0(\Clk_25MHz_inst/clk_out_25mhz_N_16 ), .Q0(clk), 
    .F1(\vga_inst/clk_enable_22 ));
  vga_inst_SLICE_135 \vga_inst/SLICE_135 ( .D1(\vga_inst/ball_x_6 ), 
    .C1(\vga_inst/ball_x_3 ), .B1(\vga_inst/ball_x_2 ), 
    .A1(\vga_inst/ball_x_4 ), .C0(\vga_inst/ball_dx_0 ), 
    .B0(\vga_inst/game_state_0 ), .A0(\vga_inst/ball_x_0 ), 
    .DI0(\vga_inst/n455 ), .CE(\vga_inst/ball_x_9__N_222 ), 
    .LSR(\vga_inst/clk_enable_13 ), .CLK(clk), .F0(\vga_inst/n455 ), 
    .Q0(\vga_inst/ball_x_0 ), .F1(\vga_inst/n14_adj_337 ));
  vga_inst_SLICE_136 \vga_inst/SLICE_136 ( .D1(\vga_inst/n430 ), 
    .C1(\vga_inst/game_state_0 ), .B1(\vga_inst/n1723 ), .A1(\vga_inst/n2537 ), 
    .D0(\vga_inst/n431 ), .C0(\vga_inst/game_state_0 ), .B0(\vga_inst/n1723 ), 
    .A0(\vga_inst/n2537 ), .DI1(\vga_inst/n632 ), .DI0(\vga_inst/n633 ), 
    .CE(\vga_inst/ball_x_9__N_222 ), .LSR(\vga_inst/n1179 ), .CLK(clk), 
    .F0(\vga_inst/n633 ), .Q0(\vga_inst/ball_x_1 ), .F1(\vga_inst/n632 ), 
    .Q1(\vga_inst/ball_x_2 ));
  vga_inst_SLICE_137 \vga_inst/SLICE_137 ( .D1(\vga_inst/n428 ), 
    .C1(\vga_inst/game_state_0 ), .B1(\vga_inst/n1723 ), .A1(\vga_inst/n2537 ), 
    .D0(\vga_inst/n429 ), .C0(\vga_inst/game_state_0 ), .B0(\vga_inst/n1723 ), 
    .A0(\vga_inst/n2537 ), .DI1(\vga_inst/n630 ), .DI0(\vga_inst/n631 ), 
    .CE(\vga_inst/ball_x_9__N_222 ), .LSR(\vga_inst/n1179 ), .CLK(clk), 
    .F0(\vga_inst/n631 ), .Q0(\vga_inst/ball_x_3 ), .F1(\vga_inst/n630 ), 
    .Q1(\vga_inst/ball_x_4 ));
  vga_inst_SLICE_138 \vga_inst/SLICE_138 ( .D1(\vga_inst/n426 ), 
    .C1(\vga_inst/game_state_0 ), .B1(\vga_inst/n1723 ), .A1(\vga_inst/n2537 ), 
    .D0(\vga_inst/n427 ), .C0(\vga_inst/game_state_0 ), .B0(\vga_inst/n1723 ), 
    .A0(\vga_inst/n2537 ), .DI1(\vga_inst/n2139 ), .DI0(\vga_inst/n629 ), 
    .CE(\vga_inst/ball_x_9__N_222 ), .LSR(\vga_inst/n1179 ), .CLK(clk), 
    .F0(\vga_inst/n629 ), .Q0(\vga_inst/ball_x_5 ), .F1(\vga_inst/n2139 ), 
    .Q1(\vga_inst/ball_x_6 ));
  vga_inst_SLICE_139 \vga_inst/SLICE_139 ( .D1(\vga_inst/n1729 ), 
    .C1(\vga_inst/n1135 ), .B1(\vga_inst/ball_x_9 ), .A1(\vga_inst/ball_x_7 ), 
    .D0(\vga_inst/n425 ), .C0(\vga_inst/game_state_0 ), .B0(\vga_inst/n2536 ), 
    .A0(\vga_inst/n2535 ), .DI0(\vga_inst/ball_x_9_N_212_7 ), 
    .CE(\vga_inst/ball_x_9__N_222 ), .CLK(clk), 
    .F0(\vga_inst/ball_x_9_N_212_7 ), .Q0(\vga_inst/ball_x_7 ), 
    .F1(\vga_inst/n2535 ));
  vga_inst_SLICE_140 \vga_inst/SLICE_140 ( .D1(\vga_inst/red_2_N_73_4 ), 
    .C1(\vga_inst/red_2_N_73_3 ), .B1(\vga_inst/red_2_N_73_2 ), 
    .A1(\vga_inst/red_2_N_73_1 ), .B0(\vga_inst/n424 ), 
    .A0(\vga_inst/game_state_0 ), .DI0(\vga_inst/n447 ), 
    .CE(\vga_inst/ball_x_9__N_222 ), .LSR(\vga_inst/clk_enable_13 ), .CLK(clk), 
    .F0(\vga_inst/n447 ), .Q0(\vga_inst/ball_x_8 ), .F1(\vga_inst/n2118 ));
  vga_inst_SLICE_141 \vga_inst/SLICE_141 ( .D1(\vga_inst/n469 ), 
    .C1(\vga_inst/n10_adj_355 ), .B1(\vga_inst/n43_adj_354 ), 
    .A1(\vga_inst/n473 ), .D0(\vga_inst/n423 ), .C0(\vga_inst/game_state_0 ), 
    .B0(\vga_inst/n1723 ), .A0(\vga_inst/n2537 ), .DI0(\vga_inst/n625 ), 
    .CE(\vga_inst/ball_x_9__N_222 ), .LSR(\vga_inst/n1179 ), .CLK(clk), 
    .F0(\vga_inst/n625 ), .Q0(\vga_inst/ball_x_9 ), .F1(\vga_inst/n1723 ));
  vga_inst_SLICE_142 \vga_inst/SLICE_142 ( .D1(\vga_inst/ball_y_1 ), 
    .C1(\vga_inst/ball_y_9 ), .B1(\vga_inst/ball_y_0 ), 
    .A1(\vga_inst/ball_y_4 ), .C0(\vga_inst/ball_dy_0 ), 
    .B0(\vga_inst/game_state_0 ), .A0(\vga_inst/ball_y_0 ), 
    .DI0(\vga_inst/n466 ), .CE(\vga_inst/ball_x_9__N_222 ), 
    .LSR(\vga_inst/clk_enable_22 ), .CLK(clk), .F0(\vga_inst/n466 ), 
    .Q0(\vga_inst/ball_y_0 ), .F1(\vga_inst/n10 ));
  vga_inst_SLICE_143 \vga_inst/SLICE_143 ( .C1(\vga_inst/game_state_0 ), 
    .B1(\vga_inst/n2539 ), .A1(\vga_inst/n442 ), .C0(\vga_inst/game_state_0 ), 
    .B0(\vga_inst/n2539 ), .A0(\vga_inst/n443 ), .DI1(\vga_inst/n80 ), 
    .DI0(\vga_inst/n918 ), .CE(\vga_inst/ball_x_9__N_222 ), 
    .LSR(\vga_inst/n1295 ), .CLK(clk), .F0(\vga_inst/n918 ), 
    .Q0(\vga_inst/ball_y_1 ), .F1(\vga_inst/n80 ), .Q1(\vga_inst/ball_y_2 ));
  vga_inst_SLICE_144 \vga_inst/SLICE_144 ( .C1(\vga_inst/n440 ), 
    .B1(\vga_inst/n2539 ), .A1(\vga_inst/game_state_0 ), 
    .C0(\vga_inst/game_state_0 ), .B0(\vga_inst/n2539 ), .A0(\vga_inst/n441 ), 
    .DI1(\vga_inst/n2263 ), .DI0(\vga_inst/n916 ), 
    .CE(\vga_inst/ball_x_9__N_222 ), .LSR(\vga_inst/n1295 ), .CLK(clk), 
    .F0(\vga_inst/n916 ), .Q0(\vga_inst/ball_y_3 ), .F1(\vga_inst/n2263 ), 
    .Q1(\vga_inst/ball_y_4 ));
  vga_inst_SLICE_145 \vga_inst/SLICE_145 ( .C1(\vga_inst/led_count_3 ), 
    .B1(\vga_inst/led_count_4 ), .A1(\vga_inst/led_count_8 ), 
    .B0(\vga_inst/n439 ), .A0(\vga_inst/game_state_0 ), .DI0(\vga_inst/n461 ), 
    .CE(\vga_inst/ball_x_9__N_222 ), .LSR(\vga_inst/clk_enable_22 ), .CLK(clk), 
    .F0(\vga_inst/n461 ), .Q0(\vga_inst/ball_y_5 ), .F1(\vga_inst/n26 ));
  vga_inst_SLICE_146 \vga_inst/SLICE_146 ( .C1(\vga_inst/n437 ), 
    .B1(\vga_inst/n2539 ), .A1(\vga_inst/game_state_0 ), .C0(\vga_inst/n438 ), 
    .B0(\vga_inst/n2539 ), .A0(\vga_inst/game_state_0 ), 
    .DI1(\vga_inst/n2264 ), .DI0(\vga_inst/n2262 ), 
    .CE(\vga_inst/ball_x_9__N_222 ), .LSR(\vga_inst/n1295 ), .CLK(clk), 
    .F0(\vga_inst/n2262 ), .Q0(\vga_inst/ball_y_6 ), .F1(\vga_inst/n2264 ), 
    .Q1(\vga_inst/ball_y_7 ));
  vga_inst_SLICE_147 \vga_inst/SLICE_147 ( .C1(\vga_inst/n2244 ), 
    .B1(\vga_inst/n92 ), .A1(\vga_inst/ball_y_6 ), 
    .C0(\vga_inst/game_state_0 ), .B0(\vga_inst/n2539 ), .A0(\vga_inst/n436 ), 
    .DI0(\vga_inst/n911 ), .CE(\vga_inst/ball_x_9__N_222 ), 
    .LSR(\vga_inst/n1295 ), .CLK(clk), .F0(\vga_inst/n911 ), 
    .Q0(\vga_inst/ball_y_8 ), .F1(\vga_inst/n2539 ));
  vga_inst_SLICE_148 \vga_inst/SLICE_148 ( .B1(\vga_inst/game_state_0 ), 
    .A1(PIN7_c), .C0(\vga_inst/game_state_0 ), .B0(\vga_inst/n2540 ), 
    .A0(\vga_inst/n435 ), .DI0(\vga_inst/ball_y_9_N_223_9 ), 
    .CE(\vga_inst/ball_x_9__N_222 ), .CLK(clk), 
    .F0(\vga_inst/ball_y_9_N_223_9 ), .Q0(\vga_inst/ball_y_9 ), .F1(n2545));
  vga_inst_SLICE_149 \vga_inst/SLICE_149 ( .D1(\vga_inst/n2538 ), 
    .C1(\vga_inst/n1723 ), .B1(\vga_inst/n1729 ), .A1(\vga_inst/n2537 ), 
    .C0(n2258), .B0(\vga_inst/game_state_0 ), .A0(PIN7_c), 
    .DI0(\vga_inst/game_state_1_N_233_0 ), .CE(INTERNAL_OSC_enable_43), 
    .CLK(INTERNAL_OSC), .F0(\vga_inst/game_state_1_N_233_0 ), 
    .Q0(\vga_inst/game_state_0 ), .F1(n2258));
  vga_inst_i1908_SLICE_150 \vga_inst/i1908/SLICE_150 ( 
    .D1(\vga_inst/ball_y_7 ), .C1(\vga_inst/ball_y_6 ), 
    .B1(\vga_inst/ball_y_8 ), .A1(\vga_inst/n92 ), .D0(\vga_inst/ball_y_7 ), 
    .C0(\vga_inst/ball_y_6 ), .B0(\vga_inst/ball_y_8 ), .A0(\vga_inst/n92 ), 
    .M0(\vga_inst/ball_y_5 ), .OFX0(\vga_inst/n2540 ));
  vga_inst_SLICE_151 \vga_inst/SLICE_151 ( .D1(\vga_inst/n20 ), 
    .C1(\vga_inst/n28 ), .B1(\vga_inst/n32 ), .A1(\vga_inst/n19_adj_300 ), 
    .B0(\vga_inst/led_count_7 ), .A0(\vga_inst/led_count_2 ), 
    .F0(\vga_inst/n20 ), .F1(\vga_inst/ball_x_9__N_222 ));
  vga_inst_SLICE_152 \vga_inst/SLICE_152 ( .D1(\vga_inst/n14_adj_294 ), 
    .C1(\vga_inst/n13_adj_293 ), .B1(\vga_inst/n2162 ), .A1(\vga_inst/n15 ), 
    .D0(\vga_inst/n141 ), .C0(\vga_inst/n137 ), .B0(\vga_inst/n136 ), 
    .A0(\vga_inst/n139 ), .F0(\vga_inst/n15 ), .F1(\vga_inst/n1699 ));
  vga_inst_SLICE_153 \vga_inst/SLICE_153 ( .D1(\vga_inst/led_count_0 ), 
    .C1(\vga_inst/n26 ), .B1(\vga_inst/led_count_5 ), .A1(\vga_inst/n29 ), 
    .D0(\vga_inst/led_count_11 ), .C0(\vga_inst/led_count_16 ), 
    .B0(\vga_inst/led_count_15 ), .A0(\vga_inst/led_count_12 ), 
    .F0(\vga_inst/n29 ), .F1(\vga_inst/n32 ));
  vga_inst_SLICE_154 \vga_inst/SLICE_154 ( .D1(\vga_inst/n2157 ), 
    .C1(\vga_inst/n1699 ), .B1(\vga_inst/n1705 ), .A1(\vga_inst/n2159 ), 
    .D0(\vga_inst/n117 ), .C0(\vga_inst/n14 ), .B0(\vga_inst/n112 ), 
    .A0(\vga_inst/n15_adj_286 ), .F0(\vga_inst/n2159 ), .F1(\vga_inst/n2290 ));
  vga_inst_SLICE_155 \vga_inst/SLICE_155 ( .D1(\vga_inst/n6 ), 
    .C1(\vga_inst/n5_adj_317 ), .B1(PIN8_c), .A1(\vga_inst/paddle_left_y_9 ), 
    .B0(\vga_inst/paddle_left_y_8 ), .A0(\vga_inst/paddle_left_y_6 ), 
    .F0(\vga_inst/n6 ), .F1(\vga_inst/n1047 ));
  vga_inst_SLICE_156 \vga_inst/SLICE_156 ( .C1(\vga_inst/ball_y_8 ), 
    .B1(\vga_inst/n10_adj_324 ), .A1(\vga_inst/n92 ), .C0(\vga_inst/ball_y_3 ), 
    .B0(\vga_inst/n10 ), .A0(\vga_inst/ball_y_2 ), .F0(\vga_inst/n92 ), 
    .F1(\vga_inst/n1295 ));
  vga_inst_SLICE_157 \vga_inst/SLICE_157 ( .C1(\vga_inst/n349 ), 
    .B1(\vga_inst/n5 ), .A1(\vga_inst/n350 ), .D0(\vga_inst/n10_adj_291 ), 
    .C0(\vga_inst/n7 ), .B0(\vga_inst/n13 ), .A0(\vga_inst/n15_adj_290 ), 
    .F0(\vga_inst/n2162 ), .F1(\vga_inst/n10_adj_291 ));
  vga_inst_SLICE_158 \vga_inst/SLICE_158 ( .D1(\vga_inst/paddle_left_y_5 ), 
    .C1(\vga_inst/n8 ), .B1(\vga_inst/paddle_left_y_7 ), 
    .A1(\vga_inst/paddle_left_y_4 ), .C0(\vga_inst/paddle_left_y_2 ), 
    .B0(\vga_inst/paddle_left_y_1 ), .A0(\vga_inst/paddle_left_y_3 ), 
    .F0(\vga_inst/n8 ), .F1(\vga_inst/n5_adj_317 ));
  SLICE_159 SLICE_159( .B1(n1173), .A1(clk), .D0(\vga_inst/column_7 ), 
    .C0(\vga_inst/n2300 ), .B0(\vga_inst/n1158 ), .A0(INTERNAL_OSC_enable_44), 
    .F0(\vga_inst/INTERNAL_OSC_enable_45 ), .F1(INTERNAL_OSC_enable_44));
  vga_inst_SLICE_160 \vga_inst/SLICE_160 ( .D1(\vga_inst/row_9 ), 
    .C1(\vga_inst/row_8 ), .B1(\vga_inst/row_7 ), .A1(\vga_inst/row_1 ), 
    .D0(\vga_inst/INTERNAL_OSC_enable_45 ), .C0(\vga_inst/n14_adj_297 ), 
    .B0(\vga_inst/n2546 ), .A0(\vga_inst/n13_adj_296 ), .F0(\vga_inst/n1200 ), 
    .F1(\vga_inst/n14_adj_297 ));
  vga_inst_SLICE_161 \vga_inst/SLICE_161 ( .D1(\vga_inst/paddle_right_y_8 ), 
    .C1(\vga_inst/n2109 ), .B1(\vga_inst/paddle_right_y_5 ), 
    .A1(\vga_inst/paddle_right_y_6 ), .D0(\vga_inst/paddle_right_y_7 ), 
    .C0(\vga_inst/n10_adj_299 ), .B0(\vga_inst/paddle_right_y_9 ), .A0(PIN9_c), 
    .F0(\vga_inst/n1094 ), .F1(\vga_inst/n10_adj_299 ));
  SLICE_162 SLICE_162( .D1(n2543), .C1(n2545), .B1(n2258), 
    .A1(INTERNAL_OSC_enable_44), .D0(\vga_inst/n20 ), .C0(\vga_inst/n28 ), 
    .B0(\vga_inst/n32 ), .A0(\vga_inst/n19_adj_300 ), .F0(n2543), 
    .F1(INTERNAL_OSC_enable_43));
  vga_inst_SLICE_163 \vga_inst/SLICE_163 ( .C1(\vga_inst/n2242 ), 
    .B1(\vga_inst/column_3 ), .A1(\vga_inst/column_9 ), 
    .C0(\vga_inst/column_8 ), .B0(\vga_inst/column_4 ), .A0(\vga_inst/n2243 ), 
    .F0(\vga_inst/n2300 ), .F1(\vga_inst/n2243 ));
  vga_inst_SLICE_164 \vga_inst/SLICE_164 ( .B1(\vga_inst/paddle_right_y_1 ), 
    .A1(\vga_inst/paddle_right_y_3 ), .D0(\vga_inst/n6_adj_303 ), 
    .C0(\vga_inst/paddle_right_y_0 ), .B0(\vga_inst/paddle_right_y_4 ), 
    .A0(\vga_inst/paddle_right_y_2 ), .F0(\vga_inst/n2109 ), 
    .F1(\vga_inst/n6_adj_303 ));
  vga_inst_SLICE_165 \vga_inst/SLICE_165 ( .D1(\vga_inst/n9_adj_312 ), 
    .C1(\vga_inst/n17 ), .B1(\vga_inst/n19 ), .A1(\vga_inst/n13_adj_306 ), 
    .D0(\vga_inst/n10_adj_310 ), .C0(\vga_inst/n7_adj_309 ), 
    .B0(\vga_inst/n13_adj_308 ), .A0(\vga_inst/n15_adj_307 ), 
    .F0(\vga_inst/n2157 ), .F1(\vga_inst/n15_adj_307 ));
  vga_inst_SLICE_166 \vga_inst/SLICE_166 ( .D1(\vga_inst/row_5 ), 
    .C1(\vga_inst/row_1 ), .B1(\vga_inst/n2547 ), .A1(\vga_inst/row_0 ), 
    .B0(\vga_inst/row_6 ), .A0(\vga_inst/row_7 ), .F0(\vga_inst/n2547 ), 
    .F1(\vga_inst/n2298 ));
  vga_inst_SLICE_167 \vga_inst/SLICE_167 ( .D1(\vga_inst/column_9 ), 
    .C1(\vga_inst/n2122 ), .B1(\vga_inst/n2265 ), .A1(\vga_inst/row_9 ), 
    .D0(\vga_inst/row_5 ), .C0(\vga_inst/row_8 ), .B0(\vga_inst/row_6 ), 
    .A0(\vga_inst/row_7 ), .F0(\vga_inst/n2122 ), .F1(\vga_inst/n2541 ));
  vga_inst_SLICE_168 \vga_inst/SLICE_168 ( .D1(\vga_inst/n380 ), 
    .C1(\vga_inst/n6_adj_318 ), .B1(\vga_inst/n382 ), 
    .A1(\vga_inst/n13_adj_327 ), .B0(\vga_inst/n379 ), .A0(\vga_inst/n381 ), 
    .F0(\vga_inst/n6_adj_318 ), .F1(\vga_inst/n7_adj_357 ));
  vga_inst_SLICE_169 \vga_inst/SLICE_169 ( .D1(\vga_inst/n2243 ), 
    .C1(\vga_inst/column_4 ), .B1(\vga_inst/column_7 ), 
    .A1(\vga_inst/column_8 ), .C0(\vga_inst/column_6 ), 
    .B0(\vga_inst/column_5 ), .A0(\vga_inst/n2542 ), 
    .F0(\vga_inst/clk_enable_1 ), .F1(\vga_inst/n2542 ));
  vga_inst_SLICE_170 \vga_inst/SLICE_170 ( .C1(\vga_inst/n1135 ), 
    .B1(\vga_inst/ball_x_9 ), .A1(\vga_inst/ball_x_7 ), .C0(n2543), 
    .B0(\vga_inst/n2538 ), .A0(\vga_inst/n1729 ), .F0(\vga_inst/n1179 ), 
    .F1(\vga_inst/n2538 ));
  vga_inst_SLICE_171 \vga_inst/SLICE_171 ( .B1(\vga_inst/column_8 ), 
    .A1(\vga_inst/column_7 ), .D0(\vga_inst/column_9 ), 
    .C0(\vga_inst/column_4 ), .B0(\vga_inst/n2265 ), 
    .A0(\vga_inst/n7_adj_333 ), .F0(\vga_inst/n1705 ), .F1(\vga_inst/n2265 ));
  vga_inst_SLICE_172 \vga_inst/SLICE_172 ( .B1(\vga_inst/n2541 ), 
    .A1(\vga_inst/blue_0 ), .D0(\vga_inst/n2147 ), .C0(\vga_inst/n2170 ), 
    .B0(\vga_inst/n2154 ), .A0(\vga_inst/column_9 ), .F0(\vga_inst/blue_0 ), 
    .F1(PIN14_c_0));
  vga_inst_SLICE_173 \vga_inst/SLICE_173 ( .D1(\vga_inst/n1729 ), 
    .C1(\vga_inst/n2538 ), .B1(\vga_inst/n2536 ), .A1(n2543), 
    .D0(\vga_inst/n656 ), .C0(\vga_inst/n10_adj_334 ), .B0(\vga_inst/n2152 ), 
    .A0(\vga_inst/n660 ), .F0(\vga_inst/n1729 ), .F1(\vga_inst/clk_enable_13 ));
  vga_inst_SLICE_174 \vga_inst/SLICE_174 ( .D1(\vga_inst/red_2_N_73_7 ), 
    .C1(\vga_inst/red_2_N_73_8 ), .B1(\vga_inst/red_2_N_73_6 ), 
    .A1(\vga_inst/n2118 ), .C0(\vga_inst/red_2_N_73_9 ), 
    .B0(\vga_inst/n10_adj_335 ), .A0(\vga_inst/red_2_N_73_5 ), 
    .F0(\vga_inst/n2154 ), .F1(\vga_inst/n10_adj_335 ));
  vga_inst_SLICE_175 \vga_inst/SLICE_175 ( .C1(\vga_inst/column_3 ), 
    .B1(\vga_inst/column_5 ), .A1(\vga_inst/n2242 ), .D0(\vga_inst/column_4 ), 
    .C0(\vga_inst/column_6 ), .B0(\vga_inst/n2265 ), 
    .A0(\vga_inst/n5_adj_336 ), .F0(\vga_inst/n2170 ), 
    .F1(\vga_inst/n5_adj_336 ));
  vga_inst_SLICE_176 \vga_inst/SLICE_176 ( .D1(\vga_inst/n1723 ), 
    .C1(\vga_inst/ball_x_9 ), .B1(\vga_inst/ball_x_7 ), .A1(\vga_inst/n1135 ), 
    .D0(\vga_inst/ball_x_1 ), .C0(\vga_inst/n10_adj_338 ), 
    .B0(\vga_inst/n14_adj_337 ), .A0(\vga_inst/ball_x_0 ), 
    .F0(\vga_inst/n1135 ), .F1(\vga_inst/n2536 ));
  vga_inst_SLICE_177 \vga_inst/SLICE_177 ( .B1(\vga_inst/column_6 ), 
    .A1(\vga_inst/column_5 ), .D0(\vga_inst/column_3 ), .C0(\vga_inst/n1663 ), 
    .B0(\vga_inst/n1703 ), .A0(\vga_inst/n1158 ), .F0(\vga_inst/n7_adj_333 ), 
    .F1(\vga_inst/n1158 ));
  vga_inst_SLICE_178 \vga_inst/SLICE_178 ( .B1(\vga_inst/n15_adj_322 ), 
    .A1(\vga_inst/n13_adj_321 ), .D0(\vga_inst/n8_adj_340 ), 
    .C0(\vga_inst/n19_adj_320 ), .B0(\vga_inst/n7_adj_339 ), 
    .A0(\vga_inst/n11_adj_323 ), .F0(\vga_inst/n2152 ), 
    .F1(\vga_inst/n8_adj_340 ));
  vga_inst_SLICE_179 \vga_inst/SLICE_179 ( .B1(\vga_inst/red_2_N_84_7 ), 
    .A1(\vga_inst/red_2_N_84_6 ), .D0(\vga_inst/n8_adj_342 ), 
    .C0(\vga_inst/red_2_N_84_9 ), .B0(\vga_inst/n7_adj_341 ), 
    .A0(\vga_inst/red_2_N_84_5 ), .F0(\vga_inst/n2147 ), 
    .F1(\vga_inst/n8_adj_342 ));
  vga_inst_SLICE_180 \vga_inst/SLICE_180 ( .D1(\vga_inst/n661 ), 
    .C1(\vga_inst/n662 ), .B1(\vga_inst/n663 ), .A1(\vga_inst/n664 ), 
    .D0(\vga_inst/n658 ), .C0(\vga_inst/n657 ), .B0(\vga_inst/n659 ), 
    .A0(\vga_inst/n2125 ), .F0(\vga_inst/n10_adj_334 ), .F1(\vga_inst/n2125 ));
  vga_inst_SLICE_181 \vga_inst/SLICE_181 ( .B1(\vga_inst/n390 ), 
    .A1(\vga_inst/n392 ), .D0(\vga_inst/n391 ), .C0(\vga_inst/n6_adj_345 ), 
    .B0(\vga_inst/n17_adj_319 ), .A0(\vga_inst/n393 ), 
    .F0(\vga_inst/n7_adj_339 ), .F1(\vga_inst/n6_adj_345 ));
  vga_inst_SLICE_182 \vga_inst/SLICE_182 ( .D1(\vga_inst/red_2_N_169_7 ), 
    .C1(\vga_inst/red_2_N_169_8 ), .B1(\vga_inst/red_2_N_169_6 ), 
    .A1(\vga_inst/n2126 ), .D0(\vga_inst/red_2_N_169_9 ), 
    .C0(\vga_inst/n10_adj_346 ), .B0(\vga_inst/n2145 ), 
    .A0(\vga_inst/red_2_N_169_5 ), .F0(\vga_inst/n1703 ), 
    .F1(\vga_inst/n10_adj_346 ));
  vga_inst_SLICE_183 \vga_inst/SLICE_183 ( .B1(\vga_inst/paddle_right_y_8 ), 
    .A1(\vga_inst/paddle_right_y_6 ), .D0(\vga_inst/n6_adj_348 ), 
    .C0(\vga_inst/n5_adj_347 ), .B0(PIN10_c), .A0(\vga_inst/paddle_right_y_9 ), 
    .F0(\vga_inst/n1119 ), .F1(\vga_inst/n6_adj_348 ));
  vga_inst_SLICE_184 \vga_inst/SLICE_184 ( .D1(\vga_inst/paddle_left_y_8 ), 
    .C1(\vga_inst/n2111 ), .B1(\vga_inst/paddle_left_y_5 ), 
    .A1(\vga_inst/paddle_left_y_6 ), .D0(\vga_inst/paddle_left_y_7 ), 
    .C0(\vga_inst/n10_adj_349 ), .B0(\vga_inst/paddle_left_y_9 ), .A0(PIN7_c), 
    .F0(\vga_inst/n1022 ), .F1(\vga_inst/n10_adj_349 ));
  vga_inst_SLICE_185 \vga_inst/SLICE_185 ( .B1(\vga_inst/paddle_left_y_1 ), 
    .A1(\vga_inst/paddle_left_y_3 ), .D0(\vga_inst/n6_adj_350 ), 
    .C0(\vga_inst/paddle_left_y_0 ), .B0(\vga_inst/paddle_left_y_4 ), 
    .A0(\vga_inst/paddle_left_y_2 ), .F0(\vga_inst/n2111 ), 
    .F1(\vga_inst/n6_adj_350 ));
  vga_inst_SLICE_186 \vga_inst/SLICE_186 ( .C1(\vga_inst/paddle_right_y_2 ), 
    .B1(\vga_inst/paddle_right_y_1 ), .A1(\vga_inst/paddle_right_y_3 ), 
    .D0(\vga_inst/paddle_right_y_5 ), .C0(\vga_inst/n8_adj_351 ), 
    .B0(\vga_inst/paddle_right_y_7 ), .A0(\vga_inst/paddle_right_y_4 ), 
    .F0(\vga_inst/n5_adj_347 ), .F1(\vga_inst/n8_adj_351 ));
  vga_inst_SLICE_187 \vga_inst/SLICE_187 ( .B1(\vga_inst/red_2_N_180_5 ), 
    .A1(\vga_inst/red_2_N_180_7 ), .D0(\vga_inst/red_2_N_180_6 ), 
    .C0(\vga_inst/n8_adj_353 ), .B0(\vga_inst/n2108 ), 
    .A0(\vga_inst/n9_adj_352 ), .F0(\vga_inst/n2145 ), 
    .F1(\vga_inst/n8_adj_353 ));
  vga_inst_SLICE_188 \vga_inst/SLICE_188 ( .B1(\vga_inst/n15_adj_328 ), 
    .A1(\vga_inst/n19_adj_326 ), .D0(\vga_inst/n17_adj_325 ), 
    .C0(\vga_inst/n11_adj_329 ), .B0(\vga_inst/n7_adj_357 ), 
    .A0(\vga_inst/n9_adj_356 ), .F0(\vga_inst/n43_adj_354 ), 
    .F1(\vga_inst/n9_adj_356 ));
  vga_inst_SLICE_189 \vga_inst/SLICE_189 ( .D1(\vga_inst/n474 ), 
    .C1(\vga_inst/n475 ), .B1(\vga_inst/n476 ), .A1(\vga_inst/n477 ), 
    .D0(\vga_inst/n471 ), .C0(\vga_inst/n470 ), .B0(\vga_inst/n472 ), 
    .A0(\vga_inst/n2120 ), .F0(\vga_inst/n10_adj_355 ), .F1(\vga_inst/n2120 ));
  vga_inst_SLICE_190 \vga_inst/SLICE_190 ( .B1(\vga_inst/red_2_N_84_4 ), 
    .A1(\vga_inst/red_2_N_84_2 ), .D0(\vga_inst/red_2_N_84_3 ), 
    .C0(\vga_inst/n6_adj_358 ), .B0(\vga_inst/red_2_N_84_8 ), 
    .A0(\vga_inst/red_2_N_84_1 ), .F0(\vga_inst/n7_adj_341 ), 
    .F1(\vga_inst/n6_adj_358 ));
  vga_inst_SLICE_191 \vga_inst/SLICE_191 ( .B1(\vga_inst/row_2 ), 
    .A1(\vga_inst/row_9 ), .D0(\vga_inst/row_5 ), .C0(\vga_inst/n8_adj_360 ), 
    .B0(\vga_inst/n2547 ), .A0(\vga_inst/n9_adj_359 ), 
    .F0(\vga_inst/clk_enable_2 ), .F1(\vga_inst/n8_adj_360 ));
  Clk_25MHz_inst_SLICE_192 \Clk_25MHz_inst/SLICE_192 ( 
    .D1(\Clk_25MHz_inst/counter_1 ), .C1(\Clk_25MHz_inst/counter_6 ), 
    .B1(\Clk_25MHz_inst/n12 ), .A1(\Clk_25MHz_inst/counter_2 ), 
    .D0(\Clk_25MHz_inst/counter_3 ), .C0(\Clk_25MHz_inst/counter_4 ), 
    .B0(\Clk_25MHz_inst/counter_5 ), .A0(\Clk_25MHz_inst/counter_0 ), 
    .F0(\Clk_25MHz_inst/n12 ), .F1(n1173));
  vga_inst_SLICE_193 \vga_inst/SLICE_193 ( .D1(\vga_inst/ball_y_7 ), 
    .C1(\vga_inst/ball_y_5 ), .B1(\vga_inst/ball_y_6 ), .A1(n2543), 
    .C0(\vga_inst/ball_y_7 ), .B0(\vga_inst/ball_y_5 ), 
    .A0(\vga_inst/ball_y_8 ), .F0(\vga_inst/n2244 ), 
    .F1(\vga_inst/n10_adj_324 ));
  vga_inst_SLICE_194 \vga_inst/SLICE_194 ( .C1(\vga_inst/column_2 ), 
    .B1(\vga_inst/column_0 ), .A1(\vga_inst/column_1 ), 
    .B0(\vga_inst/column_2 ), .A0(\vga_inst/column_1 ), .F0(\vga_inst/n1663 ), 
    .F1(\vga_inst/n2242 ));
  vga_inst_SLICE_195 \vga_inst/SLICE_195 ( .C1(\vga_inst/n2290 ), 
    .B1(\vga_inst/n2541 ), .A1(\vga_inst/blue_0 ), .C0(\vga_inst/n1705 ), 
    .B0(\vga_inst/blue_0 ), .A0(\vga_inst/n2541 ), .F0(PIN18_c_0), 
    .F1(PIN17_c_0));
  vga_inst_SLICE_196 \vga_inst/SLICE_196 ( .D1(\vga_inst/row_0 ), 
    .C1(\vga_inst/row_8 ), .B1(\vga_inst/row_4 ), .A1(\vga_inst/row_3 ), 
    .D0(\vga_inst/row_5 ), .C0(\vga_inst/row_6 ), .B0(\vga_inst/row_2 ), 
    .A0(\vga_inst/row_0 ), .F0(\vga_inst/n13_adj_296 ), 
    .F1(\vga_inst/n9_adj_359 ));
  vga_inst_SLICE_197 \vga_inst/SLICE_197 ( .B1(\vga_inst/led_count_1 ), 
    .A1(\vga_inst/led_count_10 ), .D0(\vga_inst/led_count_9 ), 
    .C0(\vga_inst/led_count_14 ), .B0(\vga_inst/led_count_6 ), 
    .A0(\vga_inst/led_count_13 ), .F0(\vga_inst/n28 ), 
    .F1(\vga_inst/n19_adj_300 ));
  vga_inst_SLICE_198 \vga_inst/SLICE_198 ( .B1(\vga_inst/red_2_N_180_8 ), 
    .A1(\vga_inst/red_2_N_180_9 ), .D0(\vga_inst/red_2_N_180_3 ), 
    .C0(\vga_inst/red_2_N_180_2 ), .B0(\vga_inst/red_2_N_180_1 ), 
    .A0(\vga_inst/red_2_N_180_4 ), .F0(\vga_inst/n2108 ), 
    .F1(\vga_inst/n9_adj_352 ));
  vga_inst_SLICE_199 \vga_inst/SLICE_199 ( .D1(\vga_inst/n9 ), 
    .C1(\vga_inst/n17_adj_332 ), .B1(\vga_inst/n19_adj_331 ), 
    .A1(\vga_inst/n13_adj_330 ), .B0(\vga_inst/n15_adj_344 ), 
    .A0(\vga_inst/n11_adj_343 ), .F0(\vga_inst/n13 ), 
    .F1(\vga_inst/n15_adj_290 ));
  vga_inst_SLICE_200 \vga_inst/SLICE_200 ( .C1(\vga_inst/ball_x_9 ), 
    .B1(\vga_inst/ball_x_7 ), .A1(\vga_inst/n1135 ), .B0(\vga_inst/ball_x_5 ), 
    .A0(\vga_inst/ball_x_8 ), .F0(\vga_inst/n10_adj_338 ), 
    .F1(\vga_inst/n2537 ));
  vga_inst_SLICE_201 \vga_inst/SLICE_201 ( .B1(\vga_inst/n15_adj_302 ), 
    .A1(\vga_inst/n11 ), .C0(\vga_inst/n338 ), .B0(\vga_inst/n5_adj_315 ), 
    .A0(\vga_inst/n339 ), .F0(\vga_inst/n10_adj_310 ), 
    .F1(\vga_inst/n13_adj_308 ));
  vga_inst_SLICE_202 \vga_inst/SLICE_202 ( .D1(\vga_inst/n144 ), 
    .C1(\vga_inst/n143 ), .B1(\vga_inst/n145 ), .A1(\vga_inst/n142 ), 
    .B0(\vga_inst/n138 ), .A0(\vga_inst/n140 ), .F0(\vga_inst/n13_adj_293 ), 
    .F1(\vga_inst/n14_adj_294 ));
  vga_inst_SLICE_203 \vga_inst/SLICE_203 ( .D1(\vga_inst/n113_adj_301 ), 
    .C1(\vga_inst/n116_adj_311 ), .B1(\vga_inst/n114_adj_305 ), 
    .A1(\vga_inst/n111_adj_298 ), .D0(\vga_inst/n119_adj_313 ), 
    .C0(\vga_inst/n118_adj_314 ), .B0(\vga_inst/n120_adj_316 ), 
    .A0(\vga_inst/n115_adj_304 ), .F0(\vga_inst/n14 ), 
    .F1(\vga_inst/n15_adj_286 ));
  PIN10 PIN10_I( .PADDI(PIN10_c), .PIN10(PIN10));
  PIN9 PIN9_I( .PADDI(PIN9_c), .PIN9(PIN9));
  PIN8 PIN8_I( .PADDI(PIN8_c), .PIN8(PIN8));
  PIN7 PIN7_I( .PADDI(PIN7_c), .PIN7(PIN7));
  LEDn LEDn_I( .PADDO(LEDn_c_23), .LEDn(LEDn));
  PIN14 PIN14_I( .PADDO(PIN14_c_0), .PIN14(PIN14));
  PIN17 PIN17_I( .PADDO(PIN17_c_0), .PIN17(PIN17));
  PIN18 PIN18_I( .PADDO(PIN18_c_0), .PIN18(PIN18));
  PIN19 PIN19_I( .PADDO(PIN19_c), .PIN19(PIN19));
  PIN20 PIN20_I( .PADDO(PIN20_c), .PIN20(PIN20));
  OSCH_inst OSCH_inst( .OSC(INTERNAL_OSC));
  VHI VHI_INST( .Z(VCCI));
  PUR PUR_INST( .PUR(VCCI));
  GSR GSR_INST( .GSR(VCCI));
endmodule

module vga_inst_SLICE_0 ( input A1, A0, DI1, DI0, CE, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre \vga_inst/led_count_274__i6 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \vga_inst/led_count_274__i5 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu2 \vga_inst/led_count_274_add_4_7 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module vmuxregsre ( input D0, D1, SD, SP, CK, LSR, output Q );

  FL1P3DX INST01( .D0(D0), .D1(D1), .SP(SP), .CK(CK), .SD(SD), .CD(LSR), .Q(Q));
  defparam INST01.GSR = "DISABLED";
endmodule

module vcc ( output PWR1 );

  VHI INST1( .Z(PWR1));
endmodule

module gnd ( output PWR0 );

  VLO INST1( .Z(PWR0));
endmodule

module ccu2 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hfaaa;
  defparam inst1.INIT1 = 16'hfaaa;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module vga_inst_SLICE_1 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20001 \vga_inst/unary_minus_181_add_3_5 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20001 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hf555;
  defparam inst1.INIT1 = 16'hf555;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module vga_inst_SLICE_2 ( input A1, A0, DI1, DI0, CE, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre \vga_inst/led_count_274__i4 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \vga_inst/led_count_274__i3 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu2 \vga_inst/led_count_274_add_4_5 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_3 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20001 \vga_inst/unary_minus_181_add_3_3 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_4 ( input A1, output F1, FCO );
  wire   GNDI;

  ccu20002 \vga_inst/unary_minus_181_add_3_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20002 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hF000;
  defparam inst1.INIT1 = 16'h0aaa;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module vga_inst_SLICE_5 ( input A0, DI0, CE, LSR, CLK, FCI, output F0, Q0 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  vmuxregsre0003 \vga_inst/column_275__i9 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ccu20004 \vga_inst/column_275_add_4_11 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module vmuxregsre0003 ( input D0, D1, SD, SP, CK, LSR, output Q );

  FL1P3IY INST01( .D0(D0), .D1(D1), .SP(SP), .CK(CK), .SD(SD), .CD(LSR), .Q(Q));
  defparam INST01.GSR = "DISABLED";
endmodule

module ccu20004 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hfaaa;
  defparam inst1.INIT1 = 16'h0000;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module vga_inst_SLICE_6 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, 
    Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre0003 \vga_inst/column_275__i8 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0003 \vga_inst/column_275__i7 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu2 \vga_inst/column_275_add_4_9 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_7 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, output F0, 
    Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre0003 \vga_inst/column_275__i6 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0003 \vga_inst/column_275__i5 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu2 \vga_inst/column_275_add_4_7 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_8 ( input C1, B1, A1, C0, B0, A0, DI1, DI0, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre \vga_inst/paddle_right_y_i3 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \vga_inst/paddle_right_y_i2 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20005 \vga_inst/add_271_5 ( .A0(A0), .B0(B0), .C0(C0), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(C1), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20005 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'he1e1;
  defparam inst1.INIT1 = 16'he1e1;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module vga_inst_SLICE_9 ( input A0, DI0, CE, CLK, FCI, output F0, Q0 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly, CE_dly;

  vmuxregsre \vga_inst/ball_dy_i9 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ccu20006 \vga_inst/add_186_11 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), 
    .CO1());

  specify
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20006 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'ha555;
  defparam inst1.INIT1 = 16'h0000;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module vga_inst_SLICE_10 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, output 
    F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre0003 \vga_inst/column_275__i4 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0003 \vga_inst/column_275__i3 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu2 \vga_inst/column_275_add_4_5 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_11 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, output 
    F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre0003 \vga_inst/column_275__i2 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0003 \vga_inst/column_275__i1 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu2 \vga_inst/column_275_add_4_3 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_12 ( input A1, A0, DI1, DI0, CE, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre \vga_inst/led_count_274__i2 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \vga_inst/led_count_274__i1 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu2 \vga_inst/led_count_274_add_4_3 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_13 ( input A1, DI1, CE, LSR, CLK, output F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  vmuxregsre0003 \vga_inst/column_275__i0 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ccu20007 \vga_inst/column_275_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20007 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hF000;
  defparam inst1.INIT1 = 16'h0555;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module vga_inst_SLICE_14 ( input A1, DI1, CE, CLK, output F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, CE_dly;

  vmuxregsre \vga_inst/led_count_274__i0 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ccu20007 \vga_inst/led_count_274_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), 
    .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_15 ( input C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CLK, 
    FCI, output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre \vga_inst/paddle_right_y_i1 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \vga_inst/paddle_right_y_i0 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20008 \vga_inst/add_271_3 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20008 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h59aa;
  defparam inst1.INIT1 = 16'he1e1;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module vga_inst_SLICE_16 ( input A0, FCI, output F0 );
  wire   GNDI;

  ccu20009 \vga_inst/unary_minus_180_add_3_11 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20009 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hf555;
  defparam inst1.INIT1 = 16'h0000;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module vga_inst_SLICE_17 ( input B1, A1, output FCO );
  wire   GNDI;

  ccu20010 \vga_inst/add_271_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20010 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hF000;
  defparam inst1.INIT1 = 16'heeee;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module vga_inst_SLICE_18 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20001 \vga_inst/unary_minus_180_add_3_9 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_19 ( input B1, A1, B0, A0, output F1, FCO );
  wire   GNDI;

  ccu20011 \vga_inst/add_66_2 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20011 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h7000;
  defparam inst1.INIT1 = 16'h5666;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module vga_inst_SLICE_20 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20001 \vga_inst/unary_minus_180_add_3_7 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_21 ( input B1, A1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20012 \vga_inst/add_67_4 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20012 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h5666;
  defparam inst1.INIT1 = 16'h5666;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module vga_inst_SLICE_22 ( input A1, A0, DI1, DI0, CE, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre \vga_inst/ball_dy_i8 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \vga_inst/ball_dy_i7 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20013 \vga_inst/add_186_9 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module ccu20013 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'ha555;
  defparam inst1.INIT1 = 16'ha555;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module vga_inst_SLICE_23 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20001 \vga_inst/unary_minus_180_add_3_5 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_24 ( input A1, A0, DI1, DI0, CE, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre \vga_inst/ball_dy_i6 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \vga_inst/ball_dy_i5 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20013 \vga_inst/add_186_7 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_25 ( input A0, FCI, output F0 );
  wire   GNDI;

  ccu20009 \vga_inst/add_1609_11 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), 
    .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_26 ( input A1, A0, DI1, DI0, CE, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre \vga_inst/ball_dy_i4 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \vga_inst/ball_dy_i3 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20013 \vga_inst/add_186_5 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_27 ( input B1, A1, B0, A0, output F1, FCO );
  wire   GNDI;

  ccu20011 \vga_inst/add_67_2 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_28 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20001 \vga_inst/unary_minus_180_add_3_3 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_29 ( input A1, output F1, FCO );
  wire   GNDI;

  ccu20002 \vga_inst/unary_minus_180_add_3_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_30 ( input C1, B1, A1, C0, B0, A0, DI1, DI0, CLK, FCI, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre \vga_inst/paddle_left_y_i9 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \vga_inst/paddle_left_y_i8 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20005 \vga_inst/add_268_11 ( .A0(A0), .B0(B0), .C0(C0), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1());

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_31 ( input A1, DI1, CE, CLK, output F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, CE_dly;

  vmuxregsre0014 \vga_inst/ball_dx_i0 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ccu20015 \vga_inst/add_185_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), 
    .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module vmuxregsre0014 ( input D0, D1, SD, SP, CK, LSR, output Q );

  FL1P3BX INST01( .D0(D0), .D1(D1), .SP(SP), .CK(CK), .SD(SD), .PD(LSR), .Q(Q));
  defparam INST01.GSR = "DISABLED";
endmodule

module ccu20015 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hF000;
  defparam inst1.INIT1 = 16'haaaa;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module vga_inst_SLICE_32 ( input A0, DI0, CE, CLK, FCI, output F0, Q0 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly, CE_dly;

  vmuxregsre \vga_inst/led_count_274__i23 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ccu20004 \vga_inst/led_count_274_add_4_25 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(), .CO1());

  specify
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_33 ( input A1, A0, DI1, DI0, CE, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre \vga_inst/led_count_274__i22 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \vga_inst/led_count_274__i21 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu2 \vga_inst/led_count_274_add_4_23 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_34 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20001 \vga_inst/add_1609_9 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_35 ( input A1, A0, DI1, DI0, CE, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre \vga_inst/led_count_274__i20 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \vga_inst/led_count_274__i19 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu2 \vga_inst/led_count_274_add_4_21 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_36 ( input C1, B1, A1, C0, B0, A0, DI1, DI0, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre0014 \vga_inst/paddle_left_y_i7 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0014 \vga_inst/paddle_left_y_i6 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20005 \vga_inst/add_268_9 ( .A0(A0), .B0(B0), .C0(C0), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(C1), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_37 ( input C1, B1, A1, C0, B0, A0, DI1, DI0, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre0014 \vga_inst/paddle_left_y_i5 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0014 \vga_inst/paddle_left_y_i4 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20005 \vga_inst/add_268_7 ( .A0(A0), .B0(B0), .C0(C0), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(C1), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_38 ( input A1, A0, DI1, DI0, CE, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre \vga_inst/led_count_274__i18 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \vga_inst/led_count_274__i17 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu2 \vga_inst/led_count_274_add_4_19 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_39 ( input A1, A0, DI1, DI0, CE, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre \vga_inst/led_count_274__i16 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \vga_inst/led_count_274__i15 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu2 \vga_inst/led_count_274_add_4_17 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_40 ( input A0, DI0, CE, LSR, CLK, FCI, output F0, Q0 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  vmuxregsre0003 \vga_inst/row_273__i9 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ccu20004 \vga_inst/row_273_add_4_11 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_41 ( input A1, A0, DI1, DI0, CE, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre \vga_inst/led_count_274__i14 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \vga_inst/led_count_274__i13 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu2 \vga_inst/led_count_274_add_4_15 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_42 ( input C1, B1, A1, C0, B0, A0, DI1, DI0, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre \vga_inst/paddle_left_y_i3 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \vga_inst/paddle_left_y_i2 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20005 \vga_inst/add_268_5 ( .A0(A0), .B0(B0), .C0(C0), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(C1), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_43 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, output 
    F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre0003 \vga_inst/row_273__i8 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0003 \vga_inst/row_273__i7 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu2 \vga_inst/row_273_add_4_9 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_44 ( input A1, A0, DI1, DI0, CE, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre \vga_inst/ball_dy_i2 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \vga_inst/ball_dy_i1 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20013 \vga_inst/add_186_3 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_45 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, output 
    F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre0003 \vga_inst/row_273__i6 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0003 \vga_inst/row_273__i5 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu2 \vga_inst/row_273_add_4_7 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_46 ( input A1, A0, FCI, output F0, F1 );
  wire   GNDI;

  ccu20001 \vga_inst/add_1607_9 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_47 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20001 \vga_inst/add_1607_7 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_48 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20001 \vga_inst/add_1607_5 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_49 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20001 \vga_inst/add_1607_3 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_50 ( input C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CLK, 
    FCI, output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre \vga_inst/paddle_left_y_i1 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \vga_inst/paddle_left_y_i0 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20008 \vga_inst/add_268_3 ( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), 
    .B1(B1), .C1(C1), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (D0 => F1) = (0:0:0,0:0:0);
    (D0 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_51 ( input B1, A1, output F1, FCO );
  wire   GNDI;

  ccu20016 \vga_inst/add_1607_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20016 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'hF000;
  defparam inst1.INIT1 = 16'ha666;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module vga_inst_SLICE_52 ( input A1, A0, FCI, output F0, F1 );
  wire   GNDI;

  ccu20001 \vga_inst/add_1608_9 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_53 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20001 \vga_inst/add_1608_7 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_54 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20001 \vga_inst/add_1608_5 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_55 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20001 \vga_inst/add_1608_3 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_56 ( input B1, A1, output F1, FCO );
  wire   GNDI;

  ccu20016 \vga_inst/add_1608_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_57 ( input A1, A0, FCI, output F0, F1 );
  wire   GNDI;

  ccu20001 \vga_inst/add_1606_9 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_58 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20001 \vga_inst/add_1606_7 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_59 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20001 \vga_inst/add_1606_5 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_60 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20001 \vga_inst/add_1606_3 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_61 ( input B1, A1, output F1, FCO );
  wire   GNDI;

  ccu20016 \vga_inst/add_1606_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_62 ( input B0, A0, FCI, output F0 );
  wire   GNDI;

  ccu20017 \vga_inst/sub_88_add_2_11 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), 
    .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20017 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h5999;
  defparam inst1.INIT1 = 16'h0000;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module vga_inst_SLICE_63 ( input B1, A1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20018 \vga_inst/sub_88_add_2_9 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20018 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h5999;
  defparam inst1.INIT1 = 16'h5999;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module vga_inst_SLICE_64 ( input B1, A1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20018 \vga_inst/sub_88_add_2_7 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_65 ( input B1, A1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20018 \vga_inst/sub_88_add_2_5 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_66 ( input B1, A1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20018 \vga_inst/sub_88_add_2_3 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_67 ( input B1, A1, output F1, FCO );
  wire   GNDI;

  ccu20019 \vga_inst/sub_88_add_2_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module ccu20019 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI, output S0, S1, CO1 );

  CCU2D inst1( .CIN(CI), .A0(A0), .B0(B0), .C0(C0), .D0(D0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .S0(S0), .S1(S1), .COUT(CO1));
  defparam inst1.INIT0 = 16'h0000;
  defparam inst1.INIT1 = 16'h5999;
  defparam inst1.INJECT1_0 = "NO";
  defparam inst1.INJECT1_1 = "NO";
endmodule

module vga_inst_SLICE_68 ( input B0, A0, FCI, output F0 );
  wire   GNDI;

  ccu20017 \vga_inst/sub_71_add_2_11 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), 
    .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_69 ( input B1, A1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20018 \vga_inst/sub_71_add_2_9 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_70 ( input B1, A1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20018 \vga_inst/sub_71_add_2_7 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_71 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20001 \vga_inst/add_1609_7 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_72 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20001 \vga_inst/add_1609_5 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_73 ( input B1, A1, output FCO );
  wire   GNDI;

  ccu20010 \vga_inst/add_268_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_74 ( input A0, DI0, CE, CLK, FCI, output F0, Q0 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly, CE_dly;

  vmuxregsre \vga_inst/ball_dx_i9 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ccu20006 \vga_inst/add_185_11 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), 
    .CO1());

  specify
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_75 ( input A1, DI1, CE, CLK, output F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, CE_dly;

  vmuxregsre0014 \vga_inst/ball_dy_i0 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ccu20015 \vga_inst/add_186_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(F1), 
    .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_76 ( input B1, A1, B0, A0, FCI, output F0, F1 );
  wire   GNDI;

  ccu20012 \vga_inst/add_67_10 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_77 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, output 
    F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre0003 \vga_inst/row_273__i4 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0003 \vga_inst/row_273__i3 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu2 \vga_inst/row_273_add_4_5 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_78 ( input B1, A1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20012 \vga_inst/add_67_8 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_79 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20001 \vga_inst/add_1609_3 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_80 ( input A1, output FCO );
  wire   GNDI;

  ccu20002 \vga_inst/add_1609_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), .S1(), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_81 ( input A1, A0, DI1, DI0, CE, LSR, CLK, FCI, output 
    F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  vmuxregsre0003 \vga_inst/row_273__i2 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0003 \vga_inst/row_273__i1 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu2 \vga_inst/row_273_add_4_3 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_82 ( input A1, A0, DI1, DI0, CE, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre \vga_inst/led_count_274__i12 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \vga_inst/led_count_274__i11 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu2 \vga_inst/led_count_274_add_4_13 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_83 ( input A1, A0, DI1, DI0, CE, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre \vga_inst/led_count_274__i10 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \vga_inst/led_count_274__i9 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu2 \vga_inst/led_count_274_add_4_11 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_84 ( input A1, A0, DI1, DI0, CE, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre \vga_inst/ball_dx_i8 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \vga_inst/ball_dx_i7 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20013 \vga_inst/add_185_9 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_85 ( input C1, B1, A1, C0, B0, A0, DI1, DI0, CLK, FCI, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre \vga_inst/paddle_right_y_i9 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \vga_inst/paddle_right_y_i8 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20005 \vga_inst/add_271_11 ( .A0(A0), .B0(B0), .C0(C0), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(C1), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1());

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_86 ( input B1, A1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20012 \vga_inst/add_67_6 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_87 ( input B1, A1, B0, A0, FCI, output F0, F1 );
  wire   GNDI;

  ccu20012 \vga_inst/add_66_10 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_88 ( input B1, A1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20012 \vga_inst/add_66_8 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_89 ( input C1, B1, A1, C0, B0, A0, DI1, DI0, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre0014 \vga_inst/paddle_right_y_i7 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0014 \vga_inst/paddle_right_y_i6 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20005 \vga_inst/add_271_9 ( .A0(A0), .B0(B0), .C0(C0), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(C1), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_90 ( input B1, A1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20012 \vga_inst/add_66_6 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_91 ( input A1, A0, DI1, DI0, CE, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre \vga_inst/led_count_274__i8 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \vga_inst/led_count_274__i7 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu2 \vga_inst/led_count_274_add_4_9 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_92 ( input C1, B1, A1, C0, B0, A0, DI1, DI0, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  vmuxregsre0014 \vga_inst/paddle_right_y_i5 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0014 \vga_inst/paddle_right_y_i4 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20005 \vga_inst/add_271_7 ( .A0(A0), .B0(B0), .C0(C0), .D0(GNDI), .A1(A1), 
    .B1(B1), .C1(C1), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), .CO1(FCO));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => FCO) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => F1) = (0:0:0,0:0:0);
    (C0 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_93 ( input B1, A1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20012 \vga_inst/add_66_4 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_94 ( input A1, DI1, CE, LSR, CLK, output F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  vmuxregsre0003 \vga_inst/row_273__i0 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ccu20007 \vga_inst/row_273_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_95 ( input A1, A0, DI1, DI0, CE, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre \vga_inst/ball_dx_i6 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \vga_inst/ball_dx_i5 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20013 \vga_inst/add_185_7 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_96 ( input A1, A0, DI1, DI0, CE, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre \vga_inst/ball_dx_i4 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \vga_inst/ball_dx_i3 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20013 \vga_inst/add_185_5 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_97 ( input A1, A0, DI1, DI0, CE, CLK, FCI, output F0, Q0, 
    F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly;

  vmuxregsre \vga_inst/ball_dx_i2 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \vga_inst/ball_dx_i1 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  ccu20013 \vga_inst/add_185_3 ( .A0(A0), .B0(GNDI), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_98 ( input B1, A1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20018 \vga_inst/sub_71_add_2_5 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_99 ( input B1, A1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20018 \vga_inst/sub_71_add_2_3 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_100 ( input B1, A1, output F1, FCO );
  wire   GNDI;

  ccu20019 \vga_inst/sub_71_add_2_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_101 ( input B0, A0, FCI, output F0 );
  wire   GNDI;

  ccu20017 \vga_inst/paddle_right_y_9__I_0_171_add_2_11 ( .A0(A0), .B0(B0), 
    .C0(GNDI), .D0(GNDI), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_102 ( input B1, A1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20018 \vga_inst/paddle_right_y_9__I_0_171_add_2_9 ( .A0(A0), .B0(B0), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_103 ( input B1, A1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20018 \vga_inst/paddle_right_y_9__I_0_171_add_2_7 ( .A0(A0), .B0(B0), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_104 ( input B1, A1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20018 \vga_inst/paddle_right_y_9__I_0_171_add_2_5 ( .A0(A0), .B0(B0), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_105 ( input B1, A1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20018 \vga_inst/paddle_right_y_9__I_0_171_add_2_3 ( .A0(A0), .B0(B0), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), 
    .S0(F0), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_106 ( input B1, A1, output F1, FCO );
  wire   GNDI;

  ccu20019 \vga_inst/paddle_right_y_9__I_0_171_add_2_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(GNDI), 
    .S0(), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_107 ( input B0, A0, FCI, output F0 );
  wire   GNDI;

  ccu20017 \vga_inst/sub_27_add_2_11 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), 
    .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_108 ( input B1, A1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20018 \vga_inst/sub_27_add_2_9 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_109 ( input B1, A1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20018 \vga_inst/sub_27_add_2_7 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_110 ( input B1, A1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20018 \vga_inst/sub_27_add_2_5 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_111 ( input B1, A1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20018 \vga_inst/sub_27_add_2_3 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_112 ( input B1, A1, output F1, FCO );
  wire   GNDI;

  ccu20019 \vga_inst/sub_27_add_2_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_113 ( input B0, A0, FCI, output F0 );
  wire   GNDI;

  ccu20017 \vga_inst/sub_20_add_2_11 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), 
    .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_114 ( input B1, A1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20018 \vga_inst/sub_20_add_2_9 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_115 ( input B1, A1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20018 \vga_inst/sub_20_add_2_7 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_116 ( input B1, A1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20018 \vga_inst/sub_20_add_2_5 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_117 ( input B1, A1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20018 \vga_inst/sub_20_add_2_3 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_118 ( input B1, A1, output F1, FCO );
  wire   GNDI;

  ccu20019 \vga_inst/sub_20_add_2_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_119 ( input B0, A0, FCI, output F0 );
  wire   GNDI;

  ccu20017 \vga_inst/sub_15_add_2_11 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(), 
    .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_120 ( input B1, A1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20018 \vga_inst/sub_15_add_2_9 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_121 ( input B1, A1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20018 \vga_inst/sub_15_add_2_7 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_122 ( input B1, A1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20018 \vga_inst/sub_15_add_2_5 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_123 ( input B1, A1, B0, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20018 \vga_inst/sub_15_add_2_3 ( .A0(A0), .B0(B0), .C0(GNDI), .D0(GNDI), 
    .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), .S1(F1), 
    .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => F1) = (0:0:0,0:0:0);
    (B0 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_124 ( input B1, A1, output F1, FCO );
  wire   GNDI;

  ccu20019 \vga_inst/sub_15_add_2_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(B1), .C1(GNDI), .D1(GNDI), .CI(GNDI), .S0(), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => FCO) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_125 ( input A0, FCI, output F0 );
  wire   GNDI;

  ccu20009 \vga_inst/unary_minus_181_add_3_11 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A0 => F0) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_126 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20001 \vga_inst/unary_minus_181_add_3_9 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_127 ( input A1, A0, FCI, output F0, F1, FCO );
  wire   GNDI;

  ccu20001 \vga_inst/unary_minus_181_add_3_7 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
  endspecify

endmodule

module Clk_25MHz_inst_SLICE_128 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, 
    output F0, Q0, F1, Q1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre0003 \Clk_25MHz_inst/counter_272__i6 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0003 \Clk_25MHz_inst/counter_272__i5 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu2 \Clk_25MHz_inst/counter_272_add_4_7 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module Clk_25MHz_inst_SLICE_129 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre0003 \Clk_25MHz_inst/counter_272__i4 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0003 \Clk_25MHz_inst/counter_272__i3 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu2 \Clk_25MHz_inst/counter_272_add_4_5 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module Clk_25MHz_inst_SLICE_130 ( input A1, A0, DI1, DI0, LSR, CLK, FCI, 
    output F0, Q0, F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  vmuxregsre0003 \Clk_25MHz_inst/counter_272__i2 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0003 \Clk_25MHz_inst/counter_272__i1 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  ccu2 \Clk_25MHz_inst/counter_272_add_4_3 ( .A0(A0), .B0(GNDI), .C0(GNDI), 
    .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(FCI), .S0(F0), 
    .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (A0 => F1) = (0:0:0,0:0:0);
    (A0 => FCO) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (FCI => F0) = (0:0:0,0:0:0);
    (FCI => F1) = (0:0:0,0:0:0);
    (FCI => FCO) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module Clk_25MHz_inst_SLICE_131 ( input A1, DI1, LSR, CLK, output F1, Q1, FCO );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, LSR_dly;

  vmuxregsre0003 \Clk_25MHz_inst/counter_272__i0 ( .D0(VCCI), .D1(DI1_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ccu20007 \Clk_25MHz_inst/counter_272_add_4_1 ( .A0(GNDI), .B0(GNDI), 
    .C0(GNDI), .D0(GNDI), .A1(A1), .B1(GNDI), .C1(GNDI), .D1(GNDI), .CI(GNDI), 
    .S0(), .S1(F1), .CO1(FCO));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (A1 => F1) = (0:0:0,0:0:0);
    (A1 => FCO) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_132 ( input B1, A1, D0, C0, B0, A0, DI0, CE, CLK, 
    output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly;

  lut4 \vga_inst/i1_2_lut_rep_25 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40020 \vga_inst/i1825_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0014 \vga_inst/vsync_157 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut4 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hDDDD) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40020 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0008) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vga_inst_SLICE_133 ( input D1, C1, B1, A1, C0, B0, A0, DI0, CE, CLK, 
    output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly;

  lut40021 \vga_inst/i3_4_lut_adj_77 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40022 \vga_inst/i1823_2_lut_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0014 \vga_inst/hsync_156 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40021 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40022 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0808) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_134 ( input B1, A1, B0, A0, DI0, CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut40023 \vga_inst/i1841_2_lut_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40024 \Clk_25MHz_inst/i1_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  vmuxregsre \Clk_25MHz_inst/clk_out_25mhz_12 ( .D0(VCCI), .D1(DI0_dly), 
    .SD(VCCI), .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40023 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1111) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40024 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h6666) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vga_inst_SLICE_135 ( input D1, C1, B1, A1, C0, B0, A0, DI0, CE, LSR, 
    CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40025 \vga_inst/i6_4_lut_adj_31 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40026 \vga_inst/i1122_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0027 \vga_inst/ball_x_i0 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40025 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40026 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4848) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vmuxregsre0027 ( input D0, D1, SD, SP, CK, LSR, output Q );

  FL1P3JY INST01( .D0(D0), .D1(D1), .SP(SP), .CK(CK), .SD(SD), .PD(LSR), .Q(Q));
  defparam INST01.GSR = "DISABLED";
endmodule

module vga_inst_SLICE_136 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, 
    LSR, CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40028 \vga_inst/i1_3_lut_4_lut_adj_46 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40028 \vga_inst/i1_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre0003 \vga_inst/ball_x_i2 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0003 \vga_inst/ball_x_i1 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40028 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF111) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vga_inst_SLICE_137 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, 
    LSR, CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40028 \vga_inst/i1_3_lut_4_lut_adj_41 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40028 \vga_inst/i1_3_lut_4_lut_adj_45 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0003 \vga_inst/ball_x_i4 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0003 \vga_inst/ball_x_i3 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_138 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI1, DI0, CE, 
    LSR, CLK, output F0, Q0, F1, Q1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40029 \vga_inst/i2_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40028 \vga_inst/i1_3_lut_4_lut_adj_39 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0003 \vga_inst/ball_x_i6 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0003 \vga_inst/ball_x_i5 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40029 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFF1F) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vga_inst_SLICE_139 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, CE, CLK, 
    output F0, Q0, F1 );
  wire   VCCI, GNDI, DI0_dly, CLK_dly, CE_dly;

  lut40025 \vga_inst/i1_2_lut_rep_14_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40021 \vga_inst/i2_4_lut_adj_37 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  vmuxregsre \vga_inst/ball_x_i7 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_140 ( input D1, C1, B1, A1, B0, A0, DI0, CE, LSR, CLK, 
    output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40021 \vga_inst/i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut4 \vga_inst/i444_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0003 \vga_inst/ball_x_i8 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_141 ( input D1, C1, B1, A1, D0, C0, B0, A0, DI0, CE, LSR, 
    CLK, output F0, Q0, F1 );
  wire   VCCI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40030 \vga_inst/i1358_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40028 \vga_inst/i1_3_lut_4_lut_adj_33 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  vmuxregsre0003 \vga_inst/ball_x_i9 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40030 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hCCC8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vga_inst_SLICE_142 ( input D1, C1, B1, A1, C0, B0, A0, DI0, CE, LSR, 
    CLK, output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40025 \vga_inst/i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40026 \vga_inst/i1125_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre0027 \vga_inst/ball_y_i0 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_143 ( input C1, B1, A1, C0, B0, A0, DI1, DI0, CE, LSR, 
    CLK, output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40031 \vga_inst/i1_3_lut_adj_50 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40031 \vga_inst/i1_3_lut_adj_36 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  vmuxregsre0003 \vga_inst/ball_y_i2 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0003 \vga_inst/ball_y_i1 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40031 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hB3B3) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vga_inst_SLICE_144 ( input C1, B1, A1, C0, B0, A0, DI1, DI0, CE, LSR, 
    CLK, output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40032 \vga_inst/i1_2_lut_3_lut_adj_57 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40031 \vga_inst/i1_3_lut_adj_30 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  vmuxregsre0003 \vga_inst/ball_y_i4 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0003 \vga_inst/ball_y_i3 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40032 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hF7F7) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vga_inst_SLICE_145 ( input C1, B1, A1, B0, A0, DI0, CE, LSR, CLK, 
    output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40033 \vga_inst/i9_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \vga_inst/i442_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  vmuxregsre0003 \vga_inst/ball_y_i5 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40033 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFEFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vga_inst_SLICE_146 ( input C1, B1, A1, C0, B0, A0, DI1, DI0, CE, LSR, 
    CLK, output F0, Q0, F1, Q1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  lut40032 \vga_inst/i1_2_lut_3_lut_adj_48 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40032 \vga_inst/i1_2_lut_3_lut_adj_55 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  vmuxregsre0003 \vga_inst/ball_y_i7 ( .D0(VCCI), .D1(DI1_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  vmuxregsre0003 \vga_inst/ball_y_i6 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_147 ( input C1, B1, A1, C0, B0, A0, DI0, CE, LSR, CLK, 
    output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  lut40034 \vga_inst/i1_3_lut_rep_18 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40031 \vga_inst/i1_3_lut_adj_25 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  vmuxregsre0003 \vga_inst/ball_y_i8 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
    $width (posedge LSR, 0:0:0);
    $width (negedge LSR, 0:0:0);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40034 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hDFDF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vga_inst_SLICE_148 ( input B1, A1, C0, B0, A0, DI0, CE, CLK, output F0, 
    Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly;

  lut40035 \vga_inst/i102_2_lut_rep_24 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40036 \vga_inst/i2_3_lut_adj_20 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  vmuxregsre \vga_inst/ball_y_i9 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40035 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2222) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40036 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8080) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vga_inst_SLICE_149 ( input D1, C1, B1, A1, C0, B0, A0, DI0, CE, CLK, 
    output F0, Q0, F1 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, CE_dly;

  lut40037 \vga_inst/i1_4_lut_adj_21 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40038 \vga_inst/i1_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  vmuxregsre \vga_inst/game_state__i1 ( .D0(VCCI), .D1(DI0_dly), .SD(VCCI), 
    .SP(CE_dly), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $width (posedge CLK, 0:0:0);
    $width (negedge CLK, 0:0:0);
  endspecify

endmodule

module lut40037 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAF23) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40038 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2020) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vga_inst_i1908_SLICE_150 ( input D1, C1, B1, A1, D0, C0, B0, A0, M0, 
    output OFX0 );
  wire   \vga_inst/i1908/SLICE_150/vga_inst/i1908/SLICE_150_K1_H1 , 
         \vga_inst/i1908/SLICE_150/vga_inst/i1908/GATE_H0 ;

  lut40039 \vga_inst/i1908/SLICE_150_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(\vga_inst/i1908/SLICE_150/vga_inst/i1908/SLICE_150_K1_H1 ));
  lut40040 \vga_inst/i1908/GATE ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(\vga_inst/i1908/SLICE_150/vga_inst/i1908/GATE_H0 ));
  selmux2 \vga_inst/i1908/SLICE_150_K0K1MUX ( 
    .D0(\vga_inst/i1908/SLICE_150/vga_inst/i1908/GATE_H0 ), 
    .D1(\vga_inst/i1908/SLICE_150/vga_inst/i1908/SLICE_150_K1_H1 ), .SD(M0), 
    .Z(OFX0));

  specify
    (D1 => OFX0) = (0:0:0,0:0:0);
    (C1 => OFX0) = (0:0:0,0:0:0);
    (B1 => OFX0) = (0:0:0,0:0:0);
    (A1 => OFX0) = (0:0:0,0:0:0);
    (D0 => OFX0) = (0:0:0,0:0:0);
    (C0 => OFX0) = (0:0:0,0:0:0);
    (B0 => OFX0) = (0:0:0,0:0:0);
    (A0 => OFX0) = (0:0:0,0:0:0);
    (M0 => OFX0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40039 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hBFFF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40040 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module selmux2 ( input D0, D1, SD, output Z );

  MUX21 INST1( .D0(D0), .D1(D1), .SD(SD), .Z(Z));
endmodule

module vga_inst_SLICE_151 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40041 \vga_inst/equal_12_i34_1_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40042 \vga_inst/i3_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40041 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0001) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40042 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEEEE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vga_inst_SLICE_152 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40030 \vga_inst/i1334_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40025 \vga_inst/i6_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_153 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40025 \vga_inst/i15_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40025 \vga_inst/i12_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_154 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40043 \vga_inst/i1802_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40025 \vga_inst/i8_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40043 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC8C0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vga_inst_SLICE_155 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40044 \vga_inst/i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40045 \vga_inst/i2_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40044 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0444) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40045 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h8888) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vga_inst_SLICE_156 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40046 \vga_inst/i1831_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40033 \vga_inst/i5_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40046 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0101) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vga_inst_SLICE_157 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40047 \vga_inst/i1_3_lut_adj_49 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40025 \vga_inst/i8_4_lut_adj_11 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40047 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hECEC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vga_inst_SLICE_158 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40030 \vga_inst/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40033 \vga_inst/i3_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module SLICE_159 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40048 i1845_2_lut_rep_23( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40049 \vga_inst/i1838_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40048 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4444) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40049 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0020) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vga_inst_SLICE_160 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40050 \vga_inst/i6_4_lut_adj_18 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40051 \vga_inst/i1816_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40050 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFEFF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40051 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0100) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vga_inst_SLICE_161 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40025 \vga_inst/i4_4_lut_adj_12 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40052 \vga_inst/i124_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40052 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hAAA8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module SLICE_162 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40053 i1848_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40025 \vga_inst/i16_4_lut_rep_22 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40053 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h00A2) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vga_inst_SLICE_163 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40036 \vga_inst/i2_3_lut_adj_75 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40036 \vga_inst/i1812_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_164 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40045 \vga_inst/i1_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40021 \vga_inst/i4_4_lut_adj_13 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_165 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40025 \vga_inst/i6_4_lut_adj_81 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40025 \vga_inst/i8_4_lut_adj_14 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_166 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40021 \vga_inst/i1810_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40045 \vga_inst/i1145_2_lut_rep_26 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_167 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40054 \vga_inst/i2_4_lut_rep_20 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40021 \vga_inst/i3_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40054 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFEFA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vga_inst_SLICE_168 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40055 \vga_inst/i1_4_lut_adj_82 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40045 \vga_inst/i2_2_lut_adj_19 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40055 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hEAAA) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vga_inst_SLICE_169 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40056 \vga_inst/i3_4_lut_rep_21 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40057 \vga_inst/n2268_bdd_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40056 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFBFF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40057 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h4141) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vga_inst_SLICE_170 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40033 \vga_inst/i2_3_lut_rep_17 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40046 \vga_inst/i1834_2_lut_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_171 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40042 \vga_inst/i1_2_lut_adj_83 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40025 \vga_inst/i4_4_lut_adj_26 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_172 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40035 \vga_inst/i1121_2_lut ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40058 \vga_inst/i1_4_lut_adj_27 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40058 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h20A0) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vga_inst_SLICE_173 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40059 \vga_inst/i1855_3_lut_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40030 \vga_inst/i1364_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40059 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h1115) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vga_inst_SLICE_174 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40025 \vga_inst/i4_4_lut_adj_44 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40033 \vga_inst/i5_3_lut_adj_28 ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_175 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40060 \vga_inst/i1_3_lut_adj_62 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40061 \vga_inst/i1_4_lut_adj_29 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40060 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hC8C8) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40061 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hECCC) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vga_inst_SLICE_176 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40062 \vga_inst/i1806_2_lut_rep_15_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40025 \vga_inst/i7_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40062 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFBF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vga_inst_SLICE_177 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40042 \vga_inst/i1_2_lut_adj_74 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40063 \vga_inst/i2_4_lut_adj_32 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40063 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFEEE) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vga_inst_SLICE_178 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40042 \vga_inst/i2_2_lut_adj_47 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40025 \vga_inst/i5_4_lut_adj_35 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_179 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40042 \vga_inst/i2_2_lut_adj_68 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40025 \vga_inst/i5_4_lut_adj_38 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_180 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40021 \vga_inst/i3_4_lut_adj_52 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40025 \vga_inst/i4_4_lut_adj_40 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_181 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40045 \vga_inst/i2_2_lut_adj_51 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40061 \vga_inst/i1_4_lut_adj_43 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_182 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40025 \vga_inst/i4_4_lut_adj_65 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40030 \vga_inst/i1338_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_183 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40045 \vga_inst/i2_2_lut_adj_60 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40044 \vga_inst/i2_4_lut_adj_53 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_184 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40025 \vga_inst/i4_4_lut_adj_54 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40052 \vga_inst/i116_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_185 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40045 \vga_inst/i1_2_lut_adj_61 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40021 \vga_inst/i4_4_lut_adj_56 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_186 ( input C1, B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40033 \vga_inst/i3_3_lut_adj_64 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40030 \vga_inst/i1_4_lut_adj_58 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_187 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40042 \vga_inst/i2_2_lut_adj_76 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40025 \vga_inst/i5_4_lut_adj_59 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_188 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40042 \vga_inst/i3_2_lut_adj_70 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40025 \vga_inst/i5_4_lut_adj_63 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_189 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40021 \vga_inst/i3_4_lut_adj_84 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40025 \vga_inst/i4_4_lut_adj_66 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_190 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40045 \vga_inst/i2_2_lut_adj_71 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40061 \vga_inst/i1_4_lut_adj_67 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_191 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40042 \vga_inst/i2_2_lut_adj_85 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40064 \vga_inst/i5_4_lut_adj_79 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40064 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h0800) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module Clk_25MHz_inst_SLICE_192 ( input D1, C1, B1, A1, D0, C0, B0, A0, 
    output F0, F1 );

  lut40041 \Clk_25MHz_inst/i1821_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40065 \Clk_25MHz_inst/i5_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40065 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFD) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vga_inst_SLICE_193 ( input D1, C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40025 \vga_inst/i4_4_lut_adj_22 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40036 \vga_inst/i2_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_194 ( input C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40036 \vga_inst/i2_3_lut_adj_78 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40042 \vga_inst/i1298_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_195 ( input C1, B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40066 \vga_inst/i1120_3_lut ( .A(A1), .B(B1), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40046 \vga_inst/i1852_3_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40066 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2323) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vga_inst_SLICE_196 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40067 \vga_inst/i3_4_lut_adj_80 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40068 \vga_inst/i5_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40067 ( input A, B, C, D, output Z );

  ROM16X1A #(16'h2000) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module lut40068 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hFFFB) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vga_inst_SLICE_197 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40042 \vga_inst/i2_2_lut_adj_73 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40025 \vga_inst/i11_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_198 ( input B1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40042 \vga_inst/i3_2_lut_adj_69 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40021 \vga_inst/i3_4_lut_adj_72 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_199 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40025 \vga_inst/i6_4_lut_adj_24 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40042 \vga_inst/i4_2_lut_adj_42 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_200 ( input C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40069 \vga_inst/i1_3_lut_rep_16 ( .A(A1), .B(B1), .C(C1), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40042 \vga_inst/i2_2_lut_adj_34 ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), 
    .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40069 ( input A, B, C, D, output Z );

  ROM16X1A #(16'hBFBF) INST10( .AD0(A), .AD1(B), .AD2(C), .AD3(D), .DO0(Z));
endmodule

module vga_inst_SLICE_201 ( input B1, A1, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40042 \vga_inst/i4_2_lut_adj_23 ( .A(A1), .B(B1), .C(GNDI), .D(GNDI), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40047 \vga_inst/i1_3_lut ( .A(A0), .B(B0), .C(C0), .D(GNDI), .Z(F0));

  specify
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_202 ( input D1, C1, B1, A1, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40054 \vga_inst/i5_4_lut_adj_17 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40042 \vga_inst/i4_2_lut ( .A(A0), .B(B0), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_inst_SLICE_203 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40025 \vga_inst/i6_4_lut_adj_15 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40054 \vga_inst/i5_4_lut_adj_16 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module PIN10 ( output PADDI, input PIN10 );

  xo2iobuf PIN10_pad( .Z(PADDI), .PAD(PIN10));

  specify
    (PIN10 => PADDI) = (0:0:0,0:0:0);
    $width (posedge PIN10, 0:0:0);
    $width (negedge PIN10, 0:0:0);
  endspecify

endmodule

module xo2iobuf ( output Z, input PAD );

  IBPD INST1( .I(PAD), .O(Z));
endmodule

module PIN9 ( output PADDI, input PIN9 );

  xo2iobuf PIN9_pad( .Z(PADDI), .PAD(PIN9));

  specify
    (PIN9 => PADDI) = (0:0:0,0:0:0);
    $width (posedge PIN9, 0:0:0);
    $width (negedge PIN9, 0:0:0);
  endspecify

endmodule

module PIN8 ( output PADDI, input PIN8 );

  xo2iobuf PIN8_pad( .Z(PADDI), .PAD(PIN8));

  specify
    (PIN8 => PADDI) = (0:0:0,0:0:0);
    $width (posedge PIN8, 0:0:0);
    $width (negedge PIN8, 0:0:0);
  endspecify

endmodule

module PIN7 ( output PADDI, input PIN7 );

  xo2iobuf PIN7_pad( .Z(PADDI), .PAD(PIN7));

  specify
    (PIN7 => PADDI) = (0:0:0,0:0:0);
    $width (posedge PIN7, 0:0:0);
    $width (negedge PIN7, 0:0:0);
  endspecify

endmodule

module LEDn ( input PADDO, output LEDn );
  wire   GNDI;

  xo2iobuf0070 LEDn_pad( .I(PADDO), .T(GNDI), .PAD(LEDn));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => LEDn) = (0:0:0,0:0:0);
  endspecify

endmodule

module xo2iobuf0070 ( input I, T, output PAD );

  OBZPD INST5( .I(I), .T(T), .O(PAD));
endmodule

module PIN14 ( input PADDO, output PIN14 );
  wire   GNDI;

  xo2iobuf0071 PIN14_pad( .I(PADDO), .T(GNDI), .PAD(PIN14));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => PIN14) = (0:0:0,0:0:0);
  endspecify

endmodule

module xo2iobuf0071 ( input I, T, output PAD );

  OBZPD INST5( .I(I), .T(T), .O(PAD));
endmodule

module PIN17 ( input PADDO, output PIN17 );
  wire   GNDI;

  xo2iobuf0071 PIN17_pad( .I(PADDO), .T(GNDI), .PAD(PIN17));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => PIN17) = (0:0:0,0:0:0);
  endspecify

endmodule

module PIN18 ( input PADDO, output PIN18 );
  wire   GNDI;

  xo2iobuf0071 PIN18_pad( .I(PADDO), .T(GNDI), .PAD(PIN18));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => PIN18) = (0:0:0,0:0:0);
  endspecify

endmodule

module PIN19 ( input PADDO, output PIN19 );
  wire   GNDI;

  xo2iobuf0071 PIN19_pad( .I(PADDO), .T(GNDI), .PAD(PIN19));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => PIN19) = (0:0:0,0:0:0);
  endspecify

endmodule

module PIN20 ( input PADDO, output PIN20 );
  wire   GNDI;

  xo2iobuf0071 PIN20_pad( .I(PADDO), .T(GNDI), .PAD(PIN20));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (PADDO => PIN20) = (0:0:0,0:0:0);
  endspecify

endmodule

module OSCH_inst ( output OSC );
  wire   GNDI;

  OSCH_B OSCH_inst_OSCH( .STDBY(GNDI), .OSC(OSC), .SEDSTDBY());
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module OSCH_B ( input STDBY, output OSC, SEDSTDBY );

  OSCH INST10( .STDBY(STDBY), .SEDSTDBY(SEDSTDBY), .OSC(OSC));
  defparam INST10.NOM_FREQ = "38.00";
endmodule
