Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\denni\Documents\Projects\SPI_4_Wire_Serial_Intel_FPGA_IP\spi_platform_designer.qsys --block-symbol-file --output-directory=C:\Users\denni\Documents\Projects\SPI_4_Wire_Serial_Intel_FPGA_IP\spi_platform_designer --family="Cyclone 10 LP" --part=10CL025YU256I7G
Progress: Loading SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer.qsys
Progress: Reading input file
Progress: Adding DEBUG [altera_avalon_jtag_uart 23.1]
Progress: Parameterizing module DEBUG
Progress: Adding NIOS [altera_nios2_gen2 23.1]
Progress: Parameterizing module NIOS
Progress: Adding RAM [altera_avalon_onchip_memory2 23.1]
Progress: Parameterizing module RAM
Progress: Adding SPI [altera_avalon_spi 23.1]
Progress: Parameterizing module SPI
Progress: Adding SPI_SS_MANUAL [altera_avalon_pio 23.1]
Progress: Parameterizing module SPI_SS_MANUAL
Progress: Adding clk_0 [clock_source 23.1]
Progress: Parameterizing module clk_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: spi_platform_designer.DEBUG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: spi_platform_designer.NIOS: Nios II cores are not recommended for new projects and are subject to removal in a future release. Nios V cores are the recommended replacement as applicable.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\denni\Documents\Projects\SPI_4_Wire_Serial_Intel_FPGA_IP\spi_platform_designer.qsys --synthesis=VERILOG --output-directory=C:\Users\denni\Documents\Projects\SPI_4_Wire_Serial_Intel_FPGA_IP\spi_platform_designer\synthesis --family="Cyclone 10 LP" --part=10CL025YU256I7G
Progress: Loading SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer.qsys
Progress: Reading input file
Progress: Adding DEBUG [altera_avalon_jtag_uart 23.1]
Progress: Parameterizing module DEBUG
Progress: Adding NIOS [altera_nios2_gen2 23.1]
Progress: Parameterizing module NIOS
Progress: Adding RAM [altera_avalon_onchip_memory2 23.1]
Progress: Parameterizing module RAM
Progress: Adding SPI [altera_avalon_spi 23.1]
Progress: Parameterizing module SPI
Progress: Adding SPI_SS_MANUAL [altera_avalon_pio 23.1]
Progress: Parameterizing module SPI_SS_MANUAL
Progress: Adding clk_0 [clock_source 23.1]
Progress: Parameterizing module clk_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: spi_platform_designer.DEBUG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: spi_platform_designer.NIOS: Nios II cores are not recommended for new projects and are subject to removal in a future release. Nios V cores are the recommended replacement as applicable.
Info: spi_platform_designer: Generating spi_platform_designer "spi_platform_designer" for QUARTUS_SYNTH
Info: DEBUG: Starting RTL generation for module 'spi_platform_designer_DEBUG'
Info: DEBUG:   Generation command is [exec C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=spi_platform_designer_DEBUG --dir=C:/Users/denni/AppData/Local/Temp/alt0195_2882528725548053090.dir/0002_DEBUG_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/denni/AppData/Local/Temp/alt0195_2882528725548053090.dir/0002_DEBUG_gen//spi_platform_designer_DEBUG_component_configuration.pl  --do_build_sim=0  ]
Info: DEBUG: Done RTL generation for module 'spi_platform_designer_DEBUG'
Info: DEBUG: "spi_platform_designer" instantiated altera_avalon_jtag_uart "DEBUG"
Info: NIOS: "spi_platform_designer" instantiated altera_nios2_gen2 "NIOS"
Info: RAM: Starting RTL generation for module 'spi_platform_designer_RAM'
Info: RAM:   Generation command is [exec C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=spi_platform_designer_RAM --dir=C:/Users/denni/AppData/Local/Temp/alt0195_2882528725548053090.dir/0003_RAM_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/denni/AppData/Local/Temp/alt0195_2882528725548053090.dir/0003_RAM_gen//spi_platform_designer_RAM_component_configuration.pl  --do_build_sim=0  ]
Info: RAM: Done RTL generation for module 'spi_platform_designer_RAM'
Info: RAM: "spi_platform_designer" instantiated altera_avalon_onchip_memory2 "RAM"
Info: SPI: Starting RTL generation for module 'spi_platform_designer_SPI'
Info: SPI:   Generation command is [exec C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=spi_platform_designer_SPI --dir=C:/Users/denni/AppData/Local/Temp/alt0195_2882528725548053090.dir/0004_SPI_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/denni/AppData/Local/Temp/alt0195_2882528725548053090.dir/0004_SPI_gen//spi_platform_designer_SPI_component_configuration.pl  --do_build_sim=0  ]
Info: SPI: Done RTL generation for module 'spi_platform_designer_SPI'
Info: SPI: "spi_platform_designer" instantiated altera_avalon_spi "SPI"
Info: SPI_SS_MANUAL: Starting RTL generation for module 'spi_platform_designer_SPI_SS_MANUAL'
Info: SPI_SS_MANUAL:   Generation command is [exec C:/intelfpga_lite/23.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/23.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=spi_platform_designer_SPI_SS_MANUAL --dir=C:/Users/denni/AppData/Local/Temp/alt0195_2882528725548053090.dir/0005_SPI_SS_MANUAL_gen/ --quartus_dir=C:/intelfpga_lite/23.1std/quartus --verilog --config=C:/Users/denni/AppData/Local/Temp/alt0195_2882528725548053090.dir/0005_SPI_SS_MANUAL_gen//spi_platform_designer_SPI_SS_MANUAL_component_configuration.pl  --do_build_sim=0  ]
Info: SPI_SS_MANUAL: Done RTL generation for module 'spi_platform_designer_SPI_SS_MANUAL'
Info: SPI_SS_MANUAL: "spi_platform_designer" instantiated altera_avalon_pio "SPI_SS_MANUAL"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "spi_platform_designer" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "spi_platform_designer" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "spi_platform_designer" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'spi_platform_designer_NIOS_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/23.1std/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/23.1std/quartus/bin64//perl/lib -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/23.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/23.1std/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=spi_platform_designer_NIOS_cpu --dir=C:/Users/denni/AppData/Local/Temp/alt0195_2882528725548053090.dir/0008_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/23.1std/quartus/bin64/ --verilog --config=C:/Users/denni/AppData/Local/Temp/alt0195_2882528725548053090.dir/0008_cpu_gen//spi_platform_designer_NIOS_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2025.04.18 02:16:53 (*) Starting Nios II generation
Info: cpu: # 2025.04.18 02:16:53 (*)   Elaborating CPU configuration settings
Info: cpu: # 2025.04.18 02:16:53 (*)   Creating all objects for CPU
Info: cpu: # 2025.04.18 02:16:54 (*)   Generating RTL from CPU objects
Info: cpu: # 2025.04.18 02:16:54 (*)   Creating plain-text RTL
Info: cpu: # 2025.04.18 02:16:54 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'spi_platform_designer_NIOS_cpu'
Info: cpu: "NIOS" instantiated altera_nios2_gen2_unit "cpu"
Info: NIOS_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "NIOS_data_master_translator"
Info: DEBUG_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "DEBUG_avalon_jtag_slave_translator"
Info: NIOS_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "NIOS_data_master_agent"
Info: DEBUG_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "DEBUG_avalon_jtag_slave_agent"
Info: DEBUG_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "DEBUG_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/Users/denni/Documents/Projects/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/denni/Documents/Projects/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/denni/Documents/Projects/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: spi_platform_designer: Done "spi_platform_designer" with 28 modules, 41 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
