Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Mon Apr  1 23:42:10 2019
| Host         : anzThink running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file Diagramm_wrapper_timing_summary_routed.rpt -pb Diagramm_wrapper_timing_summary_routed.pb -rpx Diagramm_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Diagramm_wrapper
| Device       : 7z010-clg225
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.389        0.000                      0                 1404        0.029        0.000                      0                 1404        9.020        0.000                       0                   669  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          
clk_fpga_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          8.389        0.000                      0                 1404        0.029        0.000                      0                 1404        9.020        0.000                       0                   669  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        8.389ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.389ns  (required time - arrival time)
  Source:                 Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/slv_reg0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/axi_rdata_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.359ns  (logic 8.368ns (73.672%)  route 2.991ns (26.328%))
  Logic Levels:           14  (CARRY4=10 DSP48E1=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 22.696 - 20.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagramm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Diagramm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Diagramm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=669, routed)         1.680     2.988    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y41         FDRE                                         r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/slv_reg0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.419     3.407 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/slv_reg0_reg[5]/Q
                         net (fo=3, routed)           0.710     4.117    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/slv_reg0[5]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      4.208     8.325 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.327    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul__1_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.845 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul__2/P[0]
                         net (fo=2, routed)           1.229    11.074    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul__2_n_105
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.124    11.198 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry_i_3/O
                         net (fo=1, routed)           0.000    11.198    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry_i_3_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.748 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry/CO[3]
                         net (fo=1, routed)           0.000    11.748    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.862 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.862    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__0_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.976 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.976    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__1_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.090 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.090    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__2_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.204 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.204    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__3_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.318 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.318    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__4_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.432 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.432    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__5_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.546 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__6/CO[3]
                         net (fo=1, routed)           0.000    12.546    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__6_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.660 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__7/CO[3]
                         net (fo=1, routed)           0.000    12.660    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__7_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.994 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__8/O[1]
                         net (fo=1, routed)           1.049    14.044    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/data3[21]
    SLICE_X10Y38         LUT6 (Prop_lut6_I0_O)        0.303    14.347 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/axi_rdata[21]_i_1/O
                         net (fo=1, routed)           0.000    14.347    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/reg_data_out[21]
    SLICE_X10Y38         FDRE                                         r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/axi_rdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Diagramm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Diagramm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Diagramm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=669, routed)         1.504    22.697    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y38         FDRE                                         r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/axi_rdata_reg[21]/C
                         clock pessimism              0.264    22.961    
                         clock uncertainty           -0.302    22.659    
    SLICE_X10Y38         FDRE (Setup_fdre_C_D)        0.077    22.736    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/axi_rdata_reg[21]
  -------------------------------------------------------------------
                         required time                         22.736    
                         arrival time                         -14.347    
  -------------------------------------------------------------------
                         slack                                  8.389    

Slack (MET) :             8.425ns  (required time - arrival time)
  Source:                 Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/slv_reg0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/axi_rdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.277ns  (logic 8.578ns (76.068%)  route 2.699ns (23.932%))
  Logic Levels:           16  (CARRY4=12 DSP48E1=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 22.698 - 20.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagramm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Diagramm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Diagramm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=669, routed)         1.680     2.988    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y41         FDRE                                         r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/slv_reg0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.419     3.407 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/slv_reg0_reg[5]/Q
                         net (fo=3, routed)           0.710     4.117    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/slv_reg0[5]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      4.208     8.325 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.327    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul__1_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.845 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul__2/P[0]
                         net (fo=2, routed)           1.229    11.074    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul__2_n_105
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.124    11.198 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry_i_3/O
                         net (fo=1, routed)           0.000    11.198    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry_i_3_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.748 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry/CO[3]
                         net (fo=1, routed)           0.000    11.748    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.862 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.862    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__0_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.976 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.976    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__1_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.090 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.090    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__2_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.204 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.204    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__3_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.318 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.318    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__4_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.432 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.432    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__5_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.546 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__6/CO[3]
                         net (fo=1, routed)           0.000    12.546    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__6_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.660 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__7/CO[3]
                         net (fo=1, routed)           0.000    12.660    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__7_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.774 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__8/CO[3]
                         net (fo=1, routed)           0.000    12.774    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__8_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.888 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__9/CO[3]
                         net (fo=1, routed)           0.000    12.888    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__9_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.201 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__10/O[3]
                         net (fo=1, routed)           0.757    13.959    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/data3[31]
    SLICE_X11Y42         LUT6 (Prop_lut6_I0_O)        0.306    14.265 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/axi_rdata[31]_i_2/O
                         net (fo=1, routed)           0.000    14.265    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/reg_data_out[31]
    SLICE_X11Y42         FDRE                                         r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/axi_rdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Diagramm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Diagramm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Diagramm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=669, routed)         1.506    22.698    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y42         FDRE                                         r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
                         clock pessimism              0.264    22.963    
                         clock uncertainty           -0.302    22.661    
    SLICE_X11Y42         FDRE (Setup_fdre_C_D)        0.029    22.690    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/axi_rdata_reg[31]
  -------------------------------------------------------------------
                         required time                         22.690    
                         arrival time                         -14.265    
  -------------------------------------------------------------------
                         slack                                  8.425    

Slack (MET) :             8.561ns  (required time - arrival time)
  Source:                 Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/slv_reg0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/axi_rdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.193ns  (logic 8.596ns (76.796%)  route 2.597ns (23.204%))
  Logic Levels:           16  (CARRY4=12 DSP48E1=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 22.698 - 20.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagramm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Diagramm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Diagramm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=669, routed)         1.680     2.988    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y41         FDRE                                         r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/slv_reg0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.419     3.407 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/slv_reg0_reg[5]/Q
                         net (fo=3, routed)           0.710     4.117    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/slv_reg0[5]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      4.208     8.325 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.327    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul__1_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.845 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul__2/P[0]
                         net (fo=2, routed)           1.229    11.074    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul__2_n_105
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.124    11.198 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry_i_3/O
                         net (fo=1, routed)           0.000    11.198    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry_i_3_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.748 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry/CO[3]
                         net (fo=1, routed)           0.000    11.748    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.862 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.862    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__0_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.976 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.976    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__1_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.090 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.090    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__2_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.204 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.204    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__3_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.318 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.318    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__4_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.432 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.432    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__5_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.546 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__6/CO[3]
                         net (fo=1, routed)           0.000    12.546    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__6_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.660 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__7/CO[3]
                         net (fo=1, routed)           0.000    12.660    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__7_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.774 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__8/CO[3]
                         net (fo=1, routed)           0.000    12.774    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__8_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.888 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__9/CO[3]
                         net (fo=1, routed)           0.000    12.888    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__9_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.222 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__10/O[1]
                         net (fo=1, routed)           0.656    13.878    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/data3[29]
    SLICE_X12Y41         LUT6 (Prop_lut6_I0_O)        0.303    14.181 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/axi_rdata[29]_i_1/O
                         net (fo=1, routed)           0.000    14.181    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/reg_data_out[29]
    SLICE_X12Y41         FDRE                                         r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/axi_rdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Diagramm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Diagramm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Diagramm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=669, routed)         1.506    22.698    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y41         FDRE                                         r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/axi_rdata_reg[29]/C
                         clock pessimism              0.264    22.963    
                         clock uncertainty           -0.302    22.661    
    SLICE_X12Y41         FDRE (Setup_fdre_C_D)        0.081    22.742    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/axi_rdata_reg[29]
  -------------------------------------------------------------------
                         required time                         22.742    
                         arrival time                         -14.181    
  -------------------------------------------------------------------
                         slack                                  8.561    

Slack (MET) :             8.600ns  (required time - arrival time)
  Source:                 Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/slv_reg0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.151ns  (logic 8.482ns (76.064%)  route 2.669ns (23.936%))
  Logic Levels:           15  (CARRY4=11 DSP48E1=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 22.699 - 20.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagramm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Diagramm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Diagramm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=669, routed)         1.680     2.988    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y41         FDRE                                         r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/slv_reg0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.419     3.407 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/slv_reg0_reg[5]/Q
                         net (fo=3, routed)           0.710     4.117    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/slv_reg0[5]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      4.208     8.325 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.327    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul__1_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.845 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul__2/P[0]
                         net (fo=2, routed)           1.229    11.074    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul__2_n_105
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.124    11.198 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry_i_3/O
                         net (fo=1, routed)           0.000    11.198    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry_i_3_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.748 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry/CO[3]
                         net (fo=1, routed)           0.000    11.748    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.862 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.862    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__0_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.976 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.976    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__1_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.090 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.090    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__2_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.204 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.204    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__3_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.318 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.318    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__4_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.432 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.432    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__5_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.546 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__6/CO[3]
                         net (fo=1, routed)           0.000    12.546    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__6_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.660 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__7/CO[3]
                         net (fo=1, routed)           0.000    12.660    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__7_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.774 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__8/CO[3]
                         net (fo=1, routed)           0.000    12.774    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__8_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.108 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__9/O[1]
                         net (fo=1, routed)           0.728    13.836    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/data3[25]
    SLICE_X10Y43         LUT6 (Prop_lut6_I0_O)        0.303    14.139 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/axi_rdata[25]_i_1/O
                         net (fo=1, routed)           0.000    14.139    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/reg_data_out[25]
    SLICE_X10Y43         FDRE                                         r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Diagramm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Diagramm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Diagramm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=669, routed)         1.507    22.700    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y43         FDRE                                         r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/axi_rdata_reg[25]/C
                         clock pessimism              0.264    22.964    
                         clock uncertainty           -0.302    22.662    
    SLICE_X10Y43         FDRE (Setup_fdre_C_D)        0.077    22.739    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/axi_rdata_reg[25]
  -------------------------------------------------------------------
                         required time                         22.739    
                         arrival time                         -14.139    
  -------------------------------------------------------------------
                         slack                                  8.600    

Slack (MET) :             8.657ns  (required time - arrival time)
  Source:                 Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/slv_reg0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/axi_rdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.095ns  (logic 8.500ns (76.612%)  route 2.595ns (23.388%))
  Logic Levels:           16  (CARRY4=12 DSP48E1=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 22.698 - 20.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagramm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Diagramm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Diagramm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=669, routed)         1.680     2.988    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y41         FDRE                                         r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/slv_reg0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.419     3.407 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/slv_reg0_reg[5]/Q
                         net (fo=3, routed)           0.710     4.117    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/slv_reg0[5]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      4.208     8.325 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.327    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul__1_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.845 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul__2/P[0]
                         net (fo=2, routed)           1.229    11.074    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul__2_n_105
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.124    11.198 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry_i_3/O
                         net (fo=1, routed)           0.000    11.198    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry_i_3_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.748 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry/CO[3]
                         net (fo=1, routed)           0.000    11.748    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.862 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.862    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__0_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.976 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.976    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__1_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.090 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.090    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__2_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.204 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.204    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__3_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.318 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.318    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__4_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.432 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.432    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__5_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.546 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__6/CO[3]
                         net (fo=1, routed)           0.000    12.546    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__6_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.660 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__7/CO[3]
                         net (fo=1, routed)           0.000    12.660    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__7_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.774 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__8/CO[3]
                         net (fo=1, routed)           0.000    12.774    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__8_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.888 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__9/CO[3]
                         net (fo=1, routed)           0.000    12.888    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__9_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.127 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__10/O[2]
                         net (fo=1, routed)           0.654    13.781    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/data3[30]
    SLICE_X12Y41         LUT6 (Prop_lut6_I0_O)        0.302    14.083 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/axi_rdata[30]_i_1/O
                         net (fo=1, routed)           0.000    14.083    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/reg_data_out[30]
    SLICE_X12Y41         FDRE                                         r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/axi_rdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Diagramm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Diagramm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Diagramm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=669, routed)         1.506    22.698    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y41         FDRE                                         r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C
                         clock pessimism              0.264    22.963    
                         clock uncertainty           -0.302    22.661    
    SLICE_X12Y41         FDRE (Setup_fdre_C_D)        0.079    22.740    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/axi_rdata_reg[30]
  -------------------------------------------------------------------
                         required time                         22.740    
                         arrival time                         -14.083    
  -------------------------------------------------------------------
                         slack                                  8.657    

Slack (MET) :             8.723ns  (required time - arrival time)
  Source:                 Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/slv_reg0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/axi_rdata_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.992ns  (logic 8.252ns (75.070%)  route 2.740ns (24.930%))
  Logic Levels:           14  (CARRY4=10 DSP48E1=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 22.695 - 20.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagramm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Diagramm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Diagramm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=669, routed)         1.680     2.988    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y41         FDRE                                         r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/slv_reg0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.419     3.407 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/slv_reg0_reg[5]/Q
                         net (fo=3, routed)           0.710     4.117    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/slv_reg0[5]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      4.208     8.325 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.327    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul__1_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.845 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul__2/P[0]
                         net (fo=2, routed)           1.229    11.074    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul__2_n_105
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.124    11.198 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry_i_3/O
                         net (fo=1, routed)           0.000    11.198    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry_i_3_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.748 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry/CO[3]
                         net (fo=1, routed)           0.000    11.748    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.862 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.862    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__0_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.976 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.976    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__1_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.090 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.090    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__2_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.204 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.204    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__3_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.318 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.318    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__4_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.432 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.432    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__5_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.546 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__6/CO[3]
                         net (fo=1, routed)           0.000    12.546    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__6_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.660 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__7/CO[3]
                         net (fo=1, routed)           0.000    12.660    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__7_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.882 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__8/O[0]
                         net (fo=1, routed)           0.799    13.681    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/data3[20]
    SLICE_X8Y37          LUT6 (Prop_lut6_I0_O)        0.299    13.980 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/axi_rdata[20]_i_1/O
                         net (fo=1, routed)           0.000    13.980    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/reg_data_out[20]
    SLICE_X8Y37          FDRE                                         r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/axi_rdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Diagramm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Diagramm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Diagramm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=669, routed)         1.503    22.696    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y37          FDRE                                         r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/axi_rdata_reg[20]/C
                         clock pessimism              0.230    22.926    
                         clock uncertainty           -0.302    22.624    
    SLICE_X8Y37          FDRE (Setup_fdre_C_D)        0.079    22.703    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/axi_rdata_reg[20]
  -------------------------------------------------------------------
                         required time                         22.703    
                         arrival time                         -13.980    
  -------------------------------------------------------------------
                         slack                                  8.723    

Slack (MET) :             8.738ns  (required time - arrival time)
  Source:                 Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/slv_reg0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/axi_rdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.015ns  (logic 8.272ns (75.098%)  route 2.743ns (24.902%))
  Logic Levels:           14  (CARRY4=10 DSP48E1=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 22.698 - 20.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagramm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Diagramm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Diagramm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=669, routed)         1.680     2.988    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y41         FDRE                                         r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/slv_reg0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.419     3.407 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/slv_reg0_reg[5]/Q
                         net (fo=3, routed)           0.710     4.117    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/slv_reg0[5]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      4.208     8.325 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.327    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul__1_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.845 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul__2/P[0]
                         net (fo=2, routed)           1.229    11.074    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul__2_n_105
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.124    11.198 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry_i_3/O
                         net (fo=1, routed)           0.000    11.198    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry_i_3_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.748 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry/CO[3]
                         net (fo=1, routed)           0.000    11.748    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.862 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.862    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__0_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.976 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.976    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__1_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.090 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.090    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__2_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.204 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.204    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__3_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.318 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.318    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__4_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.432 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.432    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__5_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.546 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__6/CO[3]
                         net (fo=1, routed)           0.000    12.546    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__6_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.660 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__7/CO[3]
                         net (fo=1, routed)           0.000    12.660    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__7_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.899 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__8/O[2]
                         net (fo=1, routed)           0.802    13.701    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/data3[22]
    SLICE_X10Y39         LUT6 (Prop_lut6_I0_O)        0.302    14.003 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/axi_rdata[22]_i_1/O
                         net (fo=1, routed)           0.000    14.003    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/reg_data_out[22]
    SLICE_X10Y39         FDRE                                         r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/axi_rdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Diagramm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Diagramm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Diagramm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=669, routed)         1.505    22.698    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y39         FDRE                                         r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/axi_rdata_reg[22]/C
                         clock pessimism              0.264    22.962    
                         clock uncertainty           -0.302    22.660    
    SLICE_X10Y39         FDRE (Setup_fdre_C_D)        0.081    22.741    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/axi_rdata_reg[22]
  -------------------------------------------------------------------
                         required time                         22.741    
                         arrival time                         -14.003    
  -------------------------------------------------------------------
                         slack                                  8.738    

Slack (MET) :             8.792ns  (required time - arrival time)
  Source:                 Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/slv_reg0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.913ns  (logic 8.386ns (76.844%)  route 2.527ns (23.156%))
  Logic Levels:           15  (CARRY4=11 DSP48E1=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 22.699 - 20.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagramm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Diagramm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Diagramm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=669, routed)         1.680     2.988    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y41         FDRE                                         r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/slv_reg0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.419     3.407 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/slv_reg0_reg[5]/Q
                         net (fo=3, routed)           0.710     4.117    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/slv_reg0[5]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      4.208     8.325 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.327    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul__1_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.845 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul__2/P[0]
                         net (fo=2, routed)           1.229    11.074    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul__2_n_105
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.124    11.198 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry_i_3/O
                         net (fo=1, routed)           0.000    11.198    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry_i_3_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.748 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry/CO[3]
                         net (fo=1, routed)           0.000    11.748    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.862 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.862    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__0_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.976 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.976    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__1_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.090 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.090    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__2_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.204 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.204    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__3_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.318 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.318    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__4_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.432 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.432    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__5_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.546 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__6/CO[3]
                         net (fo=1, routed)           0.000    12.546    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__6_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.660 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__7/CO[3]
                         net (fo=1, routed)           0.000    12.660    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__7_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.774 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__8/CO[3]
                         net (fo=1, routed)           0.000    12.774    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__8_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.013 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__9/O[2]
                         net (fo=1, routed)           0.586    13.599    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/data3[26]
    SLICE_X11Y43         LUT6 (Prop_lut6_I0_O)        0.302    13.901 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/axi_rdata[26]_i_1/O
                         net (fo=1, routed)           0.000    13.901    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/reg_data_out[26]
    SLICE_X11Y43         FDRE                                         r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Diagramm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Diagramm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Diagramm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=669, routed)         1.507    22.700    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y43         FDRE                                         r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
                         clock pessimism              0.264    22.964    
                         clock uncertainty           -0.302    22.662    
    SLICE_X11Y43         FDRE (Setup_fdre_C_D)        0.031    22.693    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/axi_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                         22.693    
                         arrival time                         -13.901    
  -------------------------------------------------------------------
                         slack                                  8.792    

Slack (MET) :             8.795ns  (required time - arrival time)
  Source:                 Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/slv_reg0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/axi_rdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.954ns  (logic 8.480ns (77.411%)  route 2.474ns (22.589%))
  Logic Levels:           16  (CARRY4=12 DSP48E1=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 22.698 - 20.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagramm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Diagramm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Diagramm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=669, routed)         1.680     2.988    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y41         FDRE                                         r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/slv_reg0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.419     3.407 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/slv_reg0_reg[5]/Q
                         net (fo=3, routed)           0.710     4.117    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/slv_reg0[5]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      4.208     8.325 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.327    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul__1_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.845 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul__2/P[0]
                         net (fo=2, routed)           1.229    11.074    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul__2_n_105
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.124    11.198 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry_i_3/O
                         net (fo=1, routed)           0.000    11.198    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry_i_3_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.748 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry/CO[3]
                         net (fo=1, routed)           0.000    11.748    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.862 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.862    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__0_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.976 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.976    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__1_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.090 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.090    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__2_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.204 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.204    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__3_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.318 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.318    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__4_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.432 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.432    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__5_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.546 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__6/CO[3]
                         net (fo=1, routed)           0.000    12.546    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__6_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.660 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__7/CO[3]
                         net (fo=1, routed)           0.000    12.660    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__7_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.774 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__8/CO[3]
                         net (fo=1, routed)           0.000    12.774    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__8_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.888 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__9/CO[3]
                         net (fo=1, routed)           0.000    12.888    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__9_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.110 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__10/O[0]
                         net (fo=1, routed)           0.533    13.643    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/data3[28]
    SLICE_X12Y41         LUT6 (Prop_lut6_I0_O)        0.299    13.942 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/axi_rdata[28]_i_1/O
                         net (fo=1, routed)           0.000    13.942    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/reg_data_out[28]
    SLICE_X12Y41         FDRE                                         r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/axi_rdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Diagramm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Diagramm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Diagramm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=669, routed)         1.506    22.698    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y41         FDRE                                         r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/axi_rdata_reg[28]/C
                         clock pessimism              0.264    22.963    
                         clock uncertainty           -0.302    22.661    
    SLICE_X12Y41         FDRE (Setup_fdre_C_D)        0.077    22.738    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/axi_rdata_reg[28]
  -------------------------------------------------------------------
                         required time                         22.738    
                         arrival time                         -13.942    
  -------------------------------------------------------------------
                         slack                                  8.795    

Slack (MET) :             8.850ns  (required time - arrival time)
  Source:                 Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/slv_reg0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/axi_rdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.819ns  (logic 8.366ns (77.327%)  route 2.453ns (22.673%))
  Logic Levels:           15  (CARRY4=11 DSP48E1=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 22.696 - 20.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagramm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Diagramm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Diagramm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=669, routed)         1.680     2.988    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y41         FDRE                                         r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/slv_reg0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDRE (Prop_fdre_C_Q)         0.419     3.407 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/slv_reg0_reg[5]/Q
                         net (fo=3, routed)           0.710     4.117    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/slv_reg0[5]
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      4.208     8.325 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.327    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul__1_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.845 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul__2/P[0]
                         net (fo=2, routed)           1.229    11.074    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul__2_n_105
    SLICE_X9Y35          LUT2 (Prop_lut2_I0_O)        0.124    11.198 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry_i_3/O
                         net (fo=1, routed)           0.000    11.198    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry_i_3_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.748 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry/CO[3]
                         net (fo=1, routed)           0.000    11.748    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.862 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.862    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__0_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.976 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.976    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__1_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.090 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.090    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__2_n_0
    SLICE_X9Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.204 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.204    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__3_n_0
    SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.318 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.318    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__4_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.432 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.432    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__5_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.546 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__6/CO[3]
                         net (fo=1, routed)           0.000    12.546    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__6_n_0
    SLICE_X9Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.660 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__7/CO[3]
                         net (fo=1, routed)           0.000    12.660    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__7_n_0
    SLICE_X9Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.774 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__8/CO[3]
                         net (fo=1, routed)           0.000    12.774    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__8_n_0
    SLICE_X9Y45          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.996 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/out_mul_carry__9/O[0]
                         net (fo=1, routed)           0.512    13.508    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/data3[24]
    SLICE_X7Y39          LUT6 (Prop_lut6_I0_O)        0.299    13.807 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/axi_rdata[24]_i_1/O
                         net (fo=1, routed)           0.000    13.807    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/reg_data_out[24]
    SLICE_X7Y39          FDRE                                         r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/axi_rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Diagramm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Diagramm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Diagramm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=669, routed)         1.504    22.697    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y39          FDRE                                         r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/axi_rdata_reg[24]/C
                         clock pessimism              0.230    22.927    
                         clock uncertainty           -0.302    22.625    
    SLICE_X7Y39          FDRE (Setup_fdre_C_D)        0.032    22.657    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/axi_rdata_reg[24]
  -------------------------------------------------------------------
                         required time                         22.657    
                         arrival time                         -13.807    
  -------------------------------------------------------------------
                         slack                                  8.850    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 Diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.128ns (37.912%)  route 0.210ns (62.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagramm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Diagramm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Diagramm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=669, routed)         0.584     0.925    Diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X1Y49          FDRE                                         r  Diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  Diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/Q
                         net (fo=1, routed)           0.210     1.262    Diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[10]
    SLICE_X0Y50          SRL16E                                       r  Diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagramm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Diagramm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Diagramm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=669, routed)         0.851     1.221    Diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X0Y50          SRL16E                                       r  Diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
                         clock pessimism             -0.029     1.192    
    SLICE_X0Y50          SRL16E (Hold_srl16e_CLK_D)
                                                      0.041     1.233    Diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 Diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.785%)  route 0.116ns (45.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagramm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Diagramm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Diagramm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=669, routed)         0.584     0.925    Diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X3Y50          FDRE                                         r  Diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  Diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.116     1.182    Diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X0Y50          SRL16E                                       r  Diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagramm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Diagramm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Diagramm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=669, routed)         0.851     1.221    Diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X0Y50          SRL16E                                       r  Diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.263     0.958    
    SLICE_X0Y50          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.141    Diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 Diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagramm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Diagramm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Diagramm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=669, routed)         0.582     0.923    Diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X1Y40          FDRE                                         r  Diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  Diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/Q
                         net (fo=1, routed)           0.113     1.177    Diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[6]
    SLICE_X0Y39          SRLC32E                                      r  Diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagramm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Diagramm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Diagramm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=669, routed)         0.849     1.219    Diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y39          SRLC32E                                      r  Diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.281     0.938    
    SLICE_X0Y39          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.121    Diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.121    
                         arrival time                           1.177    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 Diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Diagramm_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.128ns (39.960%)  route 0.192ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagramm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Diagramm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Diagramm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=669, routed)         0.582     0.923    Diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y51          FDRE                                         r  Diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  Diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.192     1.243    Diagramm_i/processing_system7_0/inst/M_AXI_GP0_BID[10]
    PS7_X0Y0             PS7                                          r  Diagramm_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagramm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Diagramm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Diagramm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=669, routed)         0.893     1.263    Diagramm_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Diagramm_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[10])
                                                     -0.054     1.180    Diagramm_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 Diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Diagramm_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.128ns (39.794%)  route 0.194ns (60.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagramm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Diagramm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Diagramm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=669, routed)         0.582     0.923    Diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y51          FDRE                                         r  Diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  Diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.194     1.244    Diagramm_i/processing_system7_0/inst/M_AXI_GP0_BID[11]
    PS7_X0Y0             PS7                                          r  Diagramm_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagramm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Diagramm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Diagramm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=669, routed)         0.893     1.263    Diagramm_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Diagramm_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[11])
                                                     -0.053     1.181    Diagramm_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 Diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagramm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Diagramm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Diagramm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=669, routed)         0.581     0.922    Diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X1Y39          FDRE                                         r  Diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.141     1.062 r  Diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/Q
                         net (fo=1, routed)           0.056     1.118    Diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[12]
    SLICE_X0Y39          SRLC32E                                      r  Diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagramm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Diagramm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Diagramm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=669, routed)         0.849     1.219    Diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y39          SRLC32E                                      r  Diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
                         clock pessimism             -0.284     0.935    
    SLICE_X0Y39          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.052    Diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32
  -------------------------------------------------------------------
                         required time                         -1.051    
                         arrival time                           1.118    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.164ns (55.040%)  route 0.134ns (44.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagramm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Diagramm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Diagramm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=669, routed)         0.565     0.906    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y40         FDRE                                         r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/axi_rdata_reg[5]/Q
                         net (fo=1, routed)           0.134     1.203    Diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[5]
    SLICE_X8Y40          SRLC32E                                      r  Diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagramm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Diagramm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Diagramm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=669, routed)         0.833     1.203    Diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y40          SRLC32E                                      r  Diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.262     0.941    
    SLICE_X8Y40          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.124    Diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.203    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 Diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.622%)  route 0.168ns (54.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagramm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Diagramm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Diagramm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=669, routed)         0.586     0.927    Diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X3Y49          FDRE                                         r  Diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.068 r  Diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/Q
                         net (fo=12, routed)          0.168     1.236    Diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r
    SLICE_X2Y51          FDRE                                         r  Diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagramm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Diagramm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Diagramm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=669, routed)         0.853     1.223    Diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X2Y51          FDRE                                         r  Diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X2Y51          FDRE (Hold_fdre_C_CE)       -0.039     1.155    Diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 Diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.321%)  route 0.157ns (52.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagramm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Diagramm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Diagramm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=669, routed)         0.582     0.923    Diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X2Y37          FDRE                                         r  Diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  Diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/Q
                         net (fo=1, routed)           0.157     1.220    Diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[4]
    SLICE_X4Y37          SRLC32E                                      r  Diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagramm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Diagramm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Diagramm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=669, routed)         0.849     1.219    Diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X4Y37          SRLC32E                                      r  Diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.281     0.938    
    SLICE_X4Y37          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.121    Diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.121    
                         arrival time                           1.220    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/axi_rdata_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.522%)  route 0.113ns (44.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagramm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Diagramm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Diagramm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=669, routed)         0.564     0.905    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y39          FDRE                                         r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/axi_rdata_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39          FDRE (Prop_fdre_C_Q)         0.141     1.046 r  Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/axi_rdata_reg[18]/Q
                         net (fo=1, routed)           0.113     1.158    Diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[18]
    SLICE_X8Y39          SRLC32E                                      r  Diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Diagramm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Diagramm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Diagramm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=669, routed)         0.832     1.202    Diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y39          SRLC32E                                      r  Diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
                         clock pessimism             -0.262     0.940    
    SLICE_X8Y39          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.055    Diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           1.158    
  -------------------------------------------------------------------
                         slack                                  0.104    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { Diagramm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  Diagramm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X13Y37   Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X13Y37   Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X13Y37   Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/axi_araddr_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X12Y38   Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X6Y45    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X6Y45    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X7Y46    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/axi_awaddr_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X6Y45    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/axi_awready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X6Y47    Diagramm_i/my_ip_v3_0/U0/my_ip_v3_v1_0_S00_AXI_inst/axi_bvalid_reg/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y38    Diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y41    Diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y41    Diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y41    Diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y41    Diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X6Y42    Diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X6Y42    Diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X6Y42    Diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X6Y42    Diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X6Y42    Diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y38    Diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y38    Diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y41    Diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y41    Diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y41    Diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y41    Diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X6Y42    Diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X6Y42    Diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X6Y42    Diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X6Y42    Diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



