// Seed: 1528353703
module module_0 (
    output wire id_0,
    input wor id_1,
    input supply0 id_2,
    input supply0 id_3
    , id_9,
    output wor id_4,
    input tri0 id_5,
    input tri1 id_6,
    input tri0 id_7
);
  wire id_10;
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1,
    output logic id_2,
    output tri id_3,
    output wire id_4,
    input wand id_5,
    output logic id_6,
    input wand id_7,
    input wire id_8,
    input uwire id_9,
    input uwire id_10,
    input uwire id_11,
    output supply0 id_12
    , id_17,
    input wand id_13,
    input tri id_14,
    output wand id_15
    , id_18
);
  always
    if ("" + 1) begin : LABEL_0
      id_2 <= 1;
      id_6 <= 1;
    end
  wire id_19;
  module_0 modCall_1 (
      id_4,
      id_10,
      id_1,
      id_5,
      id_3,
      id_8,
      id_7,
      id_9
  );
endmodule
