# MIPs-Pipeline-Processor
MIPs pipelined processor in Verilog - Fall 2015

# CMPE 140 Computer Architecture and Design, Final Lab 8: MIPs pipelined processor in Verilog

Lab Partner: Sang Ngoc Nguyen

