module shift16 (
    input alufn[6],  // OPCODE
    input a[16],  // A
    input b[16], // B
    output shiftOUT[16] // output 
  ) {

  always {
    case(alufn[1:0]) {
      b00: //SHL 6b100000
        shiftOUT = a << b;
      b01: //SHR 6b100001
        shiftOUT = a >> b;
      b11: //SRA 6b100011
        shiftOUT = $signed(a) >>> $signed(b);
      default:
        shiftOUT = a;
    }
  }
}
