{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1432152503086 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1432152503090 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 20 22:08:22 2015 " "Processing started: Wed May 20 22:08:22 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1432152503090 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1432152503090 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sockit -c sockit " "Command: quartus_map --read_settings_files=on --write_settings_files=off sockit -c sockit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1432152503090 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1432152507249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/io_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/io_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 io_mem-behaviour " "Found design unit 1: io_mem-behaviour" {  } { { "hdl/io_mem.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/io_mem.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152519704 ""} { "Info" "ISGN_ENTITY_NAME" "1 io_mem " "Found entity 1: io_mem" {  } { { "hdl/io_mem.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/io_mem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152519704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152519704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/memory_io.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory_io/synthesis/memory_io.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_io-rtl " "Found design unit 1: memory_io-rtl" {  } { { "memory_io/synthesis/memory_io.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/memory_io.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152519709 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_io " "Found entity 1: memory_io" {  } { { "memory_io/synthesis/memory_io.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/memory_io.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152519709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152519709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "memory_io/synthesis/submodules/altera_reset_controller.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152519712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152519712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "memory_io/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152519714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152519714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/memory_io_mm_interconnect_2.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/memory_io_mm_interconnect_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_io_mm_interconnect_2 " "Found entity 1: memory_io_mm_interconnect_2" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_2.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152519718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152519718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file memory_io/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "memory_io/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152519720 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "memory_io/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152519720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152519720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/memory_io_mm_interconnect_2_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/memory_io_mm_interconnect_2_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_io_mm_interconnect_2_rsp_mux " "Found entity 1: memory_io_mm_interconnect_2_rsp_mux" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_2_rsp_mux.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_2_rsp_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152519722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152519722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/memory_io_mm_interconnect_2_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/memory_io_mm_interconnect_2_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_io_mm_interconnect_2_rsp_demux " "Found entity 1: memory_io_mm_interconnect_2_rsp_demux" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_2_rsp_demux.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_2_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152519724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152519724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/memory_io_mm_interconnect_2_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/memory_io_mm_interconnect_2_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_io_mm_interconnect_2_cmd_mux " "Found entity 1: memory_io_mm_interconnect_2_cmd_mux" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_2_cmd_mux.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_2_cmd_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152519726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152519726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/memory_io_mm_interconnect_2_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/memory_io_mm_interconnect_2_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_io_mm_interconnect_2_cmd_demux " "Found entity 1: memory_io_mm_interconnect_2_cmd_demux" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_2_cmd_demux.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_2_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152519727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152519727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "memory_io/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152519729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152519729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "memory_io/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152519731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152519731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file memory_io/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "memory_io/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152519736 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "memory_io/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152519736 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "memory_io/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152519736 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "memory_io/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152519736 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "memory_io/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152519736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152519736 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "memory_io/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1432152519742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "memory_io/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152519743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152519743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "memory_io/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152519745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152519745 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "memory_io/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1432152519747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "memory_io/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152519748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152519748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "memory_io/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152519750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152519750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "memory_io/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152519752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152519752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "memory_io/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152519754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152519754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "memory_io/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152519756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152519756 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel memory_io_mm_interconnect_2_router_002.sv(48) " "Verilog HDL Declaration information at memory_io_mm_interconnect_2_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_2_router_002.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_2_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1432152519757 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel memory_io_mm_interconnect_2_router_002.sv(49) " "Verilog HDL Declaration information at memory_io_mm_interconnect_2_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_2_router_002.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_2_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1432152519757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/memory_io_mm_interconnect_2_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file memory_io/synthesis/submodules/memory_io_mm_interconnect_2_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_io_mm_interconnect_2_router_002_default_decode " "Found entity 1: memory_io_mm_interconnect_2_router_002_default_decode" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_2_router_002.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_2_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152519758 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_io_mm_interconnect_2_router_002 " "Found entity 2: memory_io_mm_interconnect_2_router_002" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_2_router_002.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_2_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152519758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152519758 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel memory_io_mm_interconnect_2_router.sv(48) " "Verilog HDL Declaration information at memory_io_mm_interconnect_2_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_2_router.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_2_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1432152519759 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel memory_io_mm_interconnect_2_router.sv(49) " "Verilog HDL Declaration information at memory_io_mm_interconnect_2_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_2_router.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_2_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1432152519760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/memory_io_mm_interconnect_2_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file memory_io/synthesis/submodules/memory_io_mm_interconnect_2_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_io_mm_interconnect_2_router_default_decode " "Found entity 1: memory_io_mm_interconnect_2_router_default_decode" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_2_router.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_2_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152519760 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_io_mm_interconnect_2_router " "Found entity 2: memory_io_mm_interconnect_2_router" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_2_router.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_2_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152519760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152519760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "memory_io/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152519766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152519766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "memory_io/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152519769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152519769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "memory_io/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152519771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152519771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "memory_io/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152519774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152519774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "memory_io/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152519777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152519777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/memory_io_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/memory_io_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_io_mm_interconnect_1 " "Found entity 1: memory_io_mm_interconnect_1" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_1.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152519781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152519781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/memory_io_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/memory_io_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_io_mm_interconnect_1_rsp_mux " "Found entity 1: memory_io_mm_interconnect_1_rsp_mux" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_1_rsp_mux.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_1_rsp_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152519783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152519783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/memory_io_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/memory_io_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_io_mm_interconnect_1_rsp_demux " "Found entity 1: memory_io_mm_interconnect_1_rsp_demux" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_1_rsp_demux.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152519784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152519784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/memory_io_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/memory_io_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_io_mm_interconnect_1_cmd_mux " "Found entity 1: memory_io_mm_interconnect_1_cmd_mux" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_1_cmd_mux.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_1_cmd_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152519787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152519787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/memory_io_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/memory_io_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_io_mm_interconnect_1_cmd_demux " "Found entity 1: memory_io_mm_interconnect_1_cmd_demux" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_1_cmd_demux.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152519788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152519788 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel memory_io_mm_interconnect_1_router_002.sv(48) " "Verilog HDL Declaration information at memory_io_mm_interconnect_1_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_1_router_002.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_1_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1432152519790 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel memory_io_mm_interconnect_1_router_002.sv(49) " "Verilog HDL Declaration information at memory_io_mm_interconnect_1_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_1_router_002.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_1_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1432152519790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/memory_io_mm_interconnect_1_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file memory_io/synthesis/submodules/memory_io_mm_interconnect_1_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_io_mm_interconnect_1_router_002_default_decode " "Found entity 1: memory_io_mm_interconnect_1_router_002_default_decode" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_1_router_002.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_1_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152519791 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_io_mm_interconnect_1_router_002 " "Found entity 2: memory_io_mm_interconnect_1_router_002" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_1_router_002.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_1_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152519791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152519791 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel memory_io_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at memory_io_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_1_router.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1432152519792 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel memory_io_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at memory_io_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_1_router.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1432152519792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/memory_io_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file memory_io/synthesis/submodules/memory_io_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_io_mm_interconnect_1_router_default_decode " "Found entity 1: memory_io_mm_interconnect_1_router_default_decode" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_1_router.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152519793 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_io_mm_interconnect_1_router " "Found entity 2: memory_io_mm_interconnect_1_router" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_1_router.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152519793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152519793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/memory_io_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/memory_io_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_io_mm_interconnect_0 " "Found entity 1: memory_io_mm_interconnect_0" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_0.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152519796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152519796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_io_mm_interconnect_0_mm_interconnect_0 " "Found entity 1: memory_io_mm_interconnect_0_mm_interconnect_0" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152519800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152519800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_io_mm_interconnect_0_mm_interconnect_0_rsp_mux " "Found entity 1: memory_io_mm_interconnect_0_mm_interconnect_0_rsp_mux" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0_rsp_mux.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0_rsp_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152519801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152519801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_io_mm_interconnect_0_mm_interconnect_0_cmd_mux " "Found entity 1: memory_io_mm_interconnect_0_mm_interconnect_0_cmd_mux" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0_cmd_mux.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0_cmd_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152519803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152519803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_io_mm_interconnect_0_mm_interconnect_0_cmd_demux " "Found entity 1: memory_io_mm_interconnect_0_mm_interconnect_0_cmd_demux" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0_cmd_demux.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152519805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152519805 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel memory_io_mm_interconnect_0_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at memory_io_mm_interconnect_0_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0_router_001.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1432152519806 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel memory_io_mm_interconnect_0_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at memory_io_mm_interconnect_0_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0_router_001.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1432152519806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_io_mm_interconnect_0_mm_interconnect_0_router_001_default_decode " "Found entity 1: memory_io_mm_interconnect_0_mm_interconnect_0_router_001_default_decode" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0_router_001.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152519807 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_io_mm_interconnect_0_mm_interconnect_0_router_001 " "Found entity 2: memory_io_mm_interconnect_0_mm_interconnect_0_router_001" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0_router_001.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152519807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152519807 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel memory_io_mm_interconnect_0_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at memory_io_mm_interconnect_0_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0_router.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1432152519809 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel memory_io_mm_interconnect_0_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at memory_io_mm_interconnect_0_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0_router.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1432152519809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_io_mm_interconnect_0_mm_interconnect_0_router_default_decode " "Found entity 1: memory_io_mm_interconnect_0_mm_interconnect_0_router_default_decode" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0_router.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152519810 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_io_mm_interconnect_0_mm_interconnect_0_router " "Found entity 2: memory_io_mm_interconnect_0_mm_interconnect_0_router" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0_router.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152519810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152519810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "memory_io/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152519812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152519812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "memory_io/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152519814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152519814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/memory_io_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/memory_io_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_io_mm_interconnect_0_rsp_mux " "Found entity 1: memory_io_mm_interconnect_0_rsp_mux" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_0_rsp_mux.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_0_rsp_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152519817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152519817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/memory_io_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/memory_io_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_io_mm_interconnect_0_rsp_demux " "Found entity 1: memory_io_mm_interconnect_0_rsp_demux" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_0_rsp_demux.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152519819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152519819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/memory_io_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/memory_io_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_io_mm_interconnect_0_cmd_mux " "Found entity 1: memory_io_mm_interconnect_0_cmd_mux" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_0_cmd_mux.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_0_cmd_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152519820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152519820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/memory_io_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/memory_io_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_io_mm_interconnect_0_cmd_demux " "Found entity 1: memory_io_mm_interconnect_0_cmd_demux" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_0_cmd_demux.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152519822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152519822 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel memory_io_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at memory_io_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_0_router_001.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1432152519823 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel memory_io_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at memory_io_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_0_router_001.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1432152519824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/memory_io_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file memory_io/synthesis/submodules/memory_io_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_io_mm_interconnect_0_router_001_default_decode " "Found entity 1: memory_io_mm_interconnect_0_router_001_default_decode" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_0_router_001.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152519824 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_io_mm_interconnect_0_router_001 " "Found entity 2: memory_io_mm_interconnect_0_router_001" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_0_router_001.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152519824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152519824 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel memory_io_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at memory_io_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_0_router.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1432152519826 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel memory_io_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at memory_io_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_0_router.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1432152519826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/memory_io_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file memory_io/synthesis/submodules/memory_io_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_io_mm_interconnect_0_router_default_decode " "Found entity 1: memory_io_mm_interconnect_0_router_default_decode" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_0_router.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152519827 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_io_mm_interconnect_0_router " "Found entity 2: memory_io_mm_interconnect_0_router" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_0_router.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152519827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152519827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/altera_merlin_axi_slave_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/altera_merlin_axi_slave_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_slave_ni " "Found entity 1: altera_merlin_axi_slave_ni" {  } { { "memory_io/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152519831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152519831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/credit_producer.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/credit_producer.v" { { "Info" "ISGN_ENTITY_NAME" "1 credit_producer " "Found entity 1: credit_producer" {  } { { "memory_io/synthesis/submodules/credit_producer.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/credit_producer.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152519832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152519832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/io_mem.vhd 0 0 " "Found 0 design units, including 0 entities, in source file memory_io/synthesis/submodules/io_mem.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152519834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/memory_io_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/memory_io_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_io_hps_0 " "Found entity 1: memory_io_hps_0" {  } { { "memory_io/synthesis/submodules/memory_io_hps_0.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152519837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152519837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/memory_io_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/memory_io_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_io_hps_0_hps_io " "Found entity 1: memory_io_hps_0_hps_io" {  } { { "memory_io/synthesis/submodules/memory_io_hps_0_hps_io.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152519838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152519838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "memory_io/synthesis/submodules/hps_sdram.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152519842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152519842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "memory_io/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152519850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152519850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "memory_io/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152519852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152519852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "memory_io/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152519860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152519860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "memory_io/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152519862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152519862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "memory_io/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152519864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152519864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "memory_io/synthesis/submodules/hps_sdram_p0.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152519867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152519867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "memory_io/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152519870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152519870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "memory_io/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152519872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152519872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "memory_io/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152519876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152519876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "memory_io/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152519878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152519878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "memory_io/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152519880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152519880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "memory_io/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152519925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152519925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "memory_io/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152519927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152519927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "memory_io/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152519929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152519929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "memory_io/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152519931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152519931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "memory_io/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152519933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152519933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "memory_io/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152519934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152519934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "memory_io/synthesis/submodules/hps_sdram_pll.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152519936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152519936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/memory_io_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/memory_io_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_io_hps_0_hps_io_border " "Found entity 1: memory_io_hps_0_hps_io_border" {  } { { "memory_io/synthesis/submodules/memory_io_hps_0_hps_io_border.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152519938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152519938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_io/synthesis/submodules/memory_io_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_io/synthesis/submodules/memory_io_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_io_hps_0_fpga_interfaces " "Found entity 1: memory_io_hps_0_fpga_interfaces" {  } { { "memory_io/synthesis/submodules/memory_io_hps_0_fpga_interfaces.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152519941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152519941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/sockit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/sockit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sockit-behaviour " "Found design unit 1: sockit-behaviour" {  } { { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152519943 ""} { "Info" "ISGN_ENTITY_NAME" "1 sockit " "Found entity 1: sockit" {  } { { "hdl/sockit.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152519943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152519943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/io_led.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/io_led.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 io_led-behaviour " "Found design unit 1: io_led-behaviour" {  } { { "hdl/io_led.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/io_led.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152519944 ""} { "Info" "ISGN_ENTITY_NAME" "1 io_led " "Found entity 1: io_led" {  } { { "hdl/io_led.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/io_led.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152519944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152519944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/compute_main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/compute_main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compute_main-behaviour " "Found design unit 1: compute_main-behaviour" {  } { { "hdl/compute_main.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/compute_main.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152519946 ""} { "Info" "ISGN_ENTITY_NAME" "1 compute_main " "Found entity 1: compute_main" {  } { { "hdl/compute_main.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/compute_main.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152519946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152519946 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "memory_io/synthesis/submodules/hps_sdram_pll.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432152519950 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sockit " "Elaborating entity \"sockit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1432152520099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_led io_led:G1 " "Elaborating entity \"io_led\" for hierarchy \"io_led:G1\"" {  } { { "hdl/sockit.vhd" "G1" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compute_main compute_main:G2 " "Elaborating entity \"compute_main\" for hierarchy \"compute_main:G2\"" {  } { { "hdl/sockit.vhd" "G2" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520130 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "output_data compute_main.vhd(13) " "VHDL Signal Declaration warning at compute_main.vhd(13): used implicit default value for signal \"output_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "hdl/compute_main.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/compute_main.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1432152520131 "|sockit|compute_main:G2"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "output_set compute_main.vhd(14) " "VHDL Signal Declaration warning at compute_main.vhd(14): used implicit default value for signal \"output_set\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "hdl/compute_main.vhd" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/compute_main.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1432152520131 "|sockit|compute_main:G2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_io memory_io:G3 " "Elaborating entity \"memory_io\" for hierarchy \"memory_io:G3\"" {  } { { "hdl/sockit.vhd" "G3" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_io_hps_0 memory_io:G3\|memory_io_hps_0:hps_0 " "Elaborating entity \"memory_io_hps_0\" for hierarchy \"memory_io:G3\|memory_io_hps_0:hps_0\"" {  } { { "memory_io/synthesis/memory_io.vhd" "hps_0" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/memory_io.vhd" 532 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_io_hps_0_fpga_interfaces memory_io:G3\|memory_io_hps_0:hps_0\|memory_io_hps_0_fpga_interfaces:fpga_interfaces " "Elaborating entity \"memory_io_hps_0_fpga_interfaces\" for hierarchy \"memory_io:G3\|memory_io_hps_0:hps_0\|memory_io_hps_0_fpga_interfaces:fpga_interfaces\"" {  } { { "memory_io/synthesis/submodules/memory_io_hps_0.v" "fpga_interfaces" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_hps_0.v" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_io_hps_0_hps_io memory_io:G3\|memory_io_hps_0:hps_0\|memory_io_hps_0_hps_io:hps_io " "Elaborating entity \"memory_io_hps_0_hps_io\" for hierarchy \"memory_io:G3\|memory_io_hps_0:hps_0\|memory_io_hps_0_hps_io:hps_io\"" {  } { { "memory_io/synthesis/submodules/memory_io_hps_0.v" "hps_io" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_hps_0.v" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_io_hps_0_hps_io_border memory_io:G3\|memory_io_hps_0:hps_0\|memory_io_hps_0_hps_io:hps_io\|memory_io_hps_0_hps_io_border:border " "Elaborating entity \"memory_io_hps_0_hps_io_border\" for hierarchy \"memory_io:G3\|memory_io_hps_0:hps_0\|memory_io_hps_0_hps_io:hps_io\|memory_io_hps_0_hps_io_border:border\"" {  } { { "memory_io/synthesis/submodules/memory_io_hps_0_hps_io.v" "border" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_hps_0_hps_io.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram memory_io:G3\|memory_io_hps_0:hps_0\|memory_io_hps_0_hps_io:hps_io\|memory_io_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"memory_io:G3\|memory_io_hps_0:hps_0\|memory_io_hps_0_hps_io:hps_io\|memory_io_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "memory_io/synthesis/submodules/memory_io_hps_0_hps_io_border.sv" "hps_sdram_inst" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_hps_0_hps_io_border.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll memory_io:G3\|memory_io_hps_0:hps_0\|memory_io_hps_0_hps_io:hps_io\|memory_io_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"memory_io:G3\|memory_io_hps_0:hps_0\|memory_io_hps_0_hps_io:hps_io\|memory_io_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "memory_io/synthesis/submodules/hps_sdram.v" "pll" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520186 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "memory_io/synthesis/submodules/hps_sdram_pll.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1432152520188 "|sockit|memory_io:G3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "memory_io/synthesis/submodules/hps_sdram_pll.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1432152520188 "|sockit|memory_io:G3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 memory_io:G3\|memory_io_hps_0:hps_0\|memory_io_hps_0_hps_io:hps_io\|memory_io_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"memory_io:G3\|memory_io_hps_0:hps_0\|memory_io_hps_0_hps_io:hps_io\|memory_io_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "memory_io/synthesis/submodules/hps_sdram.v" "p0" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520190 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "memory_io/synthesis/submodules/hps_sdram_p0.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1432152520196 "|sockit|memory_io:G3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy memory_io:G3\|memory_io_hps_0:hps_0\|memory_io_hps_0_hps_io:hps_io\|memory_io_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"memory_io:G3\|memory_io_hps_0:hps_0\|memory_io_hps_0_hps_io:hps_io\|memory_io_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "memory_io/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520198 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "memory_io/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1432152520205 "|sockit|memory_io:G3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "memory_io/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1432152520205 "|sockit|memory_io:G3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "memory_io/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1432152520205 "|sockit|memory_io:G3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "memory_io/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1432152520205 "|sockit|memory_io:G3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc memory_io:G3\|memory_io_hps_0:hps_0\|memory_io_hps_0_hps_io:hps_io\|memory_io_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"memory_io:G3\|memory_io_hps_0:hps_0\|memory_io_hps_0_hps_io:hps_io\|memory_io_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "memory_io/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520207 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "memory_io/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1432152520209 "|sockit|memory_io:G3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "memory_io/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1432152520209 "|sockit|memory_io:G3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads memory_io:G3\|memory_io_hps_0:hps_0\|memory_io_hps_0_hps_io:hps_io\|memory_io_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"memory_io:G3\|memory_io_hps_0:hps_0\|memory_io_hps_0_hps_io:hps_io\|memory_io_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "memory_io/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520212 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "memory_io/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1432152520215 "|sockit|memory_io:G3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads memory_io:G3\|memory_io_hps_0:hps_0\|memory_io_hps_0_hps_io:hps_io\|memory_io_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"memory_io:G3\|memory_io_hps_0:hps_0\|memory_io_hps_0_hps_io:hps_io\|memory_io_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "memory_io/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio memory_io:G3\|memory_io_hps_0:hps_0\|memory_io_hps_0_hps_io:hps_io\|memory_io_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"memory_io:G3\|memory_io_hps_0:hps_0\|memory_io_hps_0_hps_io:hps_io\|memory_io_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "memory_io/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio memory_io:G3\|memory_io_hps_0:hps_0\|memory_io_hps_0_hps_io:hps_io\|memory_io_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"memory_io:G3\|memory_io_hps_0:hps_0\|memory_io_hps_0_hps_io:hps_io\|memory_io_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "memory_io/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio memory_io:G3\|memory_io_hps_0:hps_0\|memory_io_hps_0_hps_io:hps_io\|memory_io_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"memory_io:G3\|memory_io_hps_0:hps_0\|memory_io_hps_0_hps_io:hps_io\|memory_io_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "memory_io/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio memory_io:G3\|memory_io_hps_0:hps_0\|memory_io_hps_0_hps_io:hps_io\|memory_io_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"memory_io:G3\|memory_io_hps_0:hps_0\|memory_io_hps_0_hps_io:hps_io\|memory_io_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "memory_io/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out memory_io:G3\|memory_io_hps_0:hps_0\|memory_io_hps_0_hps_io:hps_io\|memory_io_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"memory_io:G3\|memory_io_hps_0:hps_0\|memory_io_hps_0_hps_io:hps_io\|memory_io_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "memory_io/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520331 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory_io:G3\|memory_io_hps_0:hps_0\|memory_io_hps_0_hps_io:hps_io\|memory_io_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"memory_io:G3\|memory_io_hps_0:hps_0\|memory_io_hps_0_hps_io:hps_io\|memory_io_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "memory_io/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432152520333 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory_io:G3\|memory_io_hps_0:hps_0\|memory_io_hps_0_hps_io:hps_io\|memory_io_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"memory_io:G3\|memory_io_hps_0:hps_0\|memory_io_hps_0_hps_io:hps_io\|memory_io_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520334 ""}  } { { "memory_io/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1432152520334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/db/ddio_out_uqe.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432152520386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432152520386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe memory_io:G3\|memory_io_hps_0:hps_0\|memory_io_hps_0_hps_io:hps_io\|memory_io_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"memory_io:G3\|memory_io_hps_0:hps_0\|memory_io_hps_0_hps_io:hps_io\|memory_io_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "d:/quartus/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator memory_io:G3\|memory_io_hps_0:hps_0\|memory_io_hps_0_hps_io:hps_io\|memory_io_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"memory_io:G3\|memory_io_hps_0:hps_0\|memory_io_hps_0_hps_io:hps_io\|memory_io_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "memory_io/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs memory_io:G3\|memory_io_hps_0:hps_0\|memory_io_hps_0_hps_io:hps_io\|memory_io_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"memory_io:G3\|memory_io_hps_0:hps_0\|memory_io_hps_0_hps_io:hps_io\|memory_io_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "memory_io/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev memory_io:G3\|memory_io_hps_0:hps_0\|memory_io_hps_0_hps_io:hps_io\|memory_io_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"memory_io:G3\|memory_io_hps_0:hps_0\|memory_io_hps_0_hps_io:hps_io\|memory_io_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "memory_io/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top memory_io:G3\|memory_io_hps_0:hps_0\|memory_io_hps_0_hps_io:hps_io\|memory_io_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"memory_io:G3\|memory_io_hps_0:hps_0\|memory_io_hps_0_hps_io:hps_io\|memory_io_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "memory_io/synthesis/submodules/hps_sdram.v" "seq" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev memory_io:G3\|memory_io_hps_0:hps_0\|memory_io_hps_0_hps_io:hps_io\|memory_io_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"memory_io:G3\|memory_io_hps_0:hps_0\|memory_io_hps_0_hps_io:hps_io\|memory_io_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "memory_io/synthesis/submodules/hps_sdram.v" "c0" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520447 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "memory_io/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1432152520456 "|sockit|memory_io:G3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "memory_io/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1432152520456 "|sockit|memory_io:G3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "memory_io/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1432152520456 "|sockit|memory_io:G3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "memory_io/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1432152520456 "|sockit|memory_io:G3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "memory_io/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1432152520456 "|sockit|memory_io:G3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "memory_io/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1432152520457 "|sockit|memory_io:G3|memory_io_hps_0:hps_0|memory_io_hps_0_hps_io:hps_io|memory_io_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev memory_io:G3\|memory_io_hps_0:hps_0\|memory_io_hps_0_hps_io:hps_io\|memory_io_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"memory_io:G3\|memory_io_hps_0:hps_0\|memory_io_hps_0_hps_io:hps_io\|memory_io_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "memory_io/synthesis/submodules/hps_sdram.v" "oct" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev memory_io:G3\|memory_io_hps_0:hps_0\|memory_io_hps_0_hps_io:hps_io\|memory_io_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"memory_io:G3\|memory_io_hps_0:hps_0\|memory_io_hps_0_hps_io:hps_io\|memory_io_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "memory_io/synthesis/submodules/hps_sdram.v" "dll" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_mem memory_io:G3\|io_mem:io_mem_component_0 " "Elaborating entity \"io_mem\" for hierarchy \"memory_io:G3\|io_mem:io_mem_component_0\"" {  } { { "memory_io/synthesis/memory_io.vhd" "io_mem_component_0" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/memory_io.vhd" 670 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_io_mm_interconnect_0 memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"memory_io_mm_interconnect_0\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\"" {  } { { "memory_io/synthesis/memory_io.vhd" "mm_interconnect_0" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/memory_io.vhd" 690 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:io_mem_component_0_avalon_output_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:io_mem_component_0_avalon_output_translator\"" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_0.v" "io_mem_component_0_avalon_output_translator" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_0.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:io_mem_component_0_avalon_output_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:io_mem_component_0_avalon_output_agent\"" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_0.v" "io_mem_component_0_avalon_output_agent" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_0.v" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_slave_ni memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent " "Elaborating entity \"altera_merlin_axi_slave_ni\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\"" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_0.v" "hps_0_f2h_axi_slave_agent" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_0.v" 412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "memory_io/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "check_and_align_address_to_size" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor\"" {  } { { "memory_io/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "read_burst_uncompressor" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_avalon_sc_fifo:write_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_avalon_sc_fifo:write_rsp_fifo\"" {  } { { "memory_io/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "write_rsp_fifo" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_io_mm_interconnect_0_router memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_router:router " "Elaborating entity \"memory_io_mm_interconnect_0_router\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_router:router\"" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_0.v" "router" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_0.v" 428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520533 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address memory_io_mm_interconnect_0_router.sv(154) " "Verilog HDL or VHDL warning at memory_io_mm_interconnect_0_router.sv(154): object \"address\" assigned a value but never read" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_0_router.sv" "" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_0_router.sv" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1432152520534 "|sockit|memory_io:G3|memory_io_mm_interconnect_0:mm_interconnect_0|memory_io_mm_interconnect_0_router:router"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_io_mm_interconnect_0_router_default_decode memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_router:router\|memory_io_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"memory_io_mm_interconnect_0_router_default_decode\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_router:router\|memory_io_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_0_router.sv" "the_default_decode" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_0_router.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_io_mm_interconnect_0_router_001 memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"memory_io_mm_interconnect_0_router_001\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_router_001:router_001\"" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_0.v" "router_001" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_0.v" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_io_mm_interconnect_0_router_001_default_decode memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_router_001:router_001\|memory_io_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"memory_io_mm_interconnect_0_router_001_default_decode\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_router_001:router_001\|memory_io_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_0_router_001.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_io_mm_interconnect_0_cmd_demux memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"memory_io_mm_interconnect_0_cmd_demux\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_0.v" "cmd_demux" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_0.v" 483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_io_mm_interconnect_0_cmd_mux memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"memory_io_mm_interconnect_0_cmd_mux\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_0.v" "cmd_mux" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_0.v" 500 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_io_mm_interconnect_0_rsp_demux memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"memory_io_mm_interconnect_0_rsp_demux\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_0.v" "rsp_demux" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_0.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_io_mm_interconnect_0_rsp_mux memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"memory_io_mm_interconnect_0_rsp_mux\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_0.v" "rsp_mux" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_0.v" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_0_rsp_mux.sv" "arb" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_0_rsp_mux.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "memory_io/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_io_mm_interconnect_0_mm_interconnect_0 memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"memory_io_mm_interconnect_0_mm_interconnect_0\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_mm_interconnect_0:mm_interconnect_0\"" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_0.v" "mm_interconnect_0" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_0.v" 601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:io_mem_component_0_avalon_output_translator_avalon_universal_master_0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:io_mem_component_0_avalon_output_translator_avalon_universal_master_0_translator\"" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0.v" "io_mem_component_0_avalon_output_translator_avalon_universal_master_0_translator" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:io_mem_component_0_avalon_output_agent_av_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:io_mem_component_0_avalon_output_agent_av_translator\"" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0.v" "io_mem_component_0_avalon_output_agent_av_translator" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:io_mem_component_0_avalon_output_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:io_mem_component_0_avalon_output_translator_avalon_universal_master_0_agent\"" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0.v" "io_mem_component_0_avalon_output_translator_avalon_universal_master_0_agent" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0.v" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:io_mem_component_0_avalon_output_translator_avalon_universal_master_0_translator_avalon_anti_master_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:io_mem_component_0_avalon_output_translator_avalon_universal_master_0_translator_avalon_anti_master_0_agent\"" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0.v" "io_mem_component_0_avalon_output_translator_avalon_universal_master_0_translator_avalon_anti_master_0_agent" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0.v" 403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:io_mem_component_0_avalon_output_translator_avalon_universal_master_0_translator_avalon_anti_master_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:io_mem_component_0_avalon_output_translator_avalon_universal_master_0_translator_avalon_anti_master_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "memory_io/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_merlin_slave_agent.sv" 587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:io_mem_component_0_avalon_output_translator_avalon_universal_master_0_translator_avalon_anti_master_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:io_mem_component_0_avalon_output_translator_avalon_universal_master_0_translator_avalon_anti_master_0_agent_rsp_fifo\"" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0.v" "io_mem_component_0_avalon_output_translator_avalon_universal_master_0_translator_avalon_anti_master_0_agent_rsp_fifo" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0.v" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_io_mm_interconnect_0_mm_interconnect_0_router memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_mm_interconnect_0_router:router " "Elaborating entity \"memory_io_mm_interconnect_0_mm_interconnect_0_router\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_mm_interconnect_0_router:router\"" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0.v" "router" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0.v" 460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_io_mm_interconnect_0_mm_interconnect_0_router_default_decode memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_mm_interconnect_0_router:router\|memory_io_mm_interconnect_0_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"memory_io_mm_interconnect_0_mm_interconnect_0_router_default_decode\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_mm_interconnect_0_router:router\|memory_io_mm_interconnect_0_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0_router.sv" "the_default_decode" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_io_mm_interconnect_0_mm_interconnect_0_router_001 memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"memory_io_mm_interconnect_0_mm_interconnect_0_router_001\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_mm_interconnect_0_router_001:router_001\"" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0.v" "router_001" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0.v" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_io_mm_interconnect_0_mm_interconnect_0_router_001_default_decode memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_mm_interconnect_0_router_001:router_001\|memory_io_mm_interconnect_0_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"memory_io_mm_interconnect_0_mm_interconnect_0_router_001_default_decode\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_mm_interconnect_0_router_001:router_001\|memory_io_mm_interconnect_0_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_io_mm_interconnect_0_mm_interconnect_0_cmd_demux memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"memory_io_mm_interconnect_0_mm_interconnect_0_cmd_demux\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0.v" "cmd_demux" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0.v" 493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_io_mm_interconnect_0_mm_interconnect_0_cmd_mux memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"memory_io_mm_interconnect_0_mm_interconnect_0_cmd_mux\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0.v" "cmd_mux" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0.v" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_io_mm_interconnect_0_mm_interconnect_0_rsp_mux memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"memory_io_mm_interconnect_0_mm_interconnect_0_rsp_mux\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_mm_interconnect_0:mm_interconnect_0\|memory_io_mm_interconnect_0_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0.v" "rsp_mux" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_0_mm_interconnect_0.v" 544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_io_mm_interconnect_1 memory_io:G3\|memory_io_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"memory_io_mm_interconnect_1\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_1:mm_interconnect_1\"" {  } { { "memory_io/synthesis/memory_io.vhd" "mm_interconnect_1" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/memory_io.vhd" 738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator memory_io:G3\|memory_io_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:io_mem_component_0_avalon_input_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:io_mem_component_0_avalon_input_translator\"" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_1.v" "io_mem_component_0_avalon_input_translator" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_1.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni memory_io:G3\|memory_io_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\"" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_1.v" "hps_0_h2f_axi_master_agent" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_1.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment memory_io:G3\|memory_io_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "memory_io/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent memory_io:G3\|memory_io_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:io_mem_component_0_avalon_input_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:io_mem_component_0_avalon_input_agent\"" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_1.v" "io_mem_component_0_avalon_input_agent" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_1.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor memory_io:G3\|memory_io_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:io_mem_component_0_avalon_input_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:io_mem_component_0_avalon_input_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "memory_io/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_merlin_slave_agent.sv" 587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo memory_io:G3\|memory_io_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:io_mem_component_0_avalon_input_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:io_mem_component_0_avalon_input_agent_rsp_fifo\"" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_1.v" "io_mem_component_0_avalon_input_agent_rsp_fifo" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_1.v" 475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo memory_io:G3\|memory_io_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:io_mem_component_0_avalon_input_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:io_mem_component_0_avalon_input_agent_rdata_fifo\"" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_1.v" "io_mem_component_0_avalon_input_agent_rdata_fifo" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_1.v" 516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_io_mm_interconnect_1_router memory_io:G3\|memory_io_mm_interconnect_1:mm_interconnect_1\|memory_io_mm_interconnect_1_router:router " "Elaborating entity \"memory_io_mm_interconnect_1_router\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_1:mm_interconnect_1\|memory_io_mm_interconnect_1_router:router\"" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_1.v" "router" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_1.v" 532 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_io_mm_interconnect_1_router_default_decode memory_io:G3\|memory_io_mm_interconnect_1:mm_interconnect_1\|memory_io_mm_interconnect_1_router:router\|memory_io_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"memory_io_mm_interconnect_1_router_default_decode\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_1:mm_interconnect_1\|memory_io_mm_interconnect_1_router:router\|memory_io_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_1_router.sv" "the_default_decode" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_1_router.sv" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_io_mm_interconnect_1_router_002 memory_io:G3\|memory_io_mm_interconnect_1:mm_interconnect_1\|memory_io_mm_interconnect_1_router_002:router_002 " "Elaborating entity \"memory_io_mm_interconnect_1_router_002\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_1:mm_interconnect_1\|memory_io_mm_interconnect_1_router_002:router_002\"" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_1.v" "router_002" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_1.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_io_mm_interconnect_1_router_002_default_decode memory_io:G3\|memory_io_mm_interconnect_1:mm_interconnect_1\|memory_io_mm_interconnect_1_router_002:router_002\|memory_io_mm_interconnect_1_router_002_default_decode:the_default_decode " "Elaborating entity \"memory_io_mm_interconnect_1_router_002_default_decode\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_1:mm_interconnect_1\|memory_io_mm_interconnect_1_router_002:router_002\|memory_io_mm_interconnect_1_router_002_default_decode:the_default_decode\"" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_1_router_002.sv" "the_default_decode" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_1_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter memory_io:G3\|memory_io_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:io_mem_component_0_avalon_input_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:io_mem_component_0_avalon_input_burst_adapter\"" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_1.v" "io_mem_component_0_avalon_input_burst_adapter" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_1.v" 614 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 memory_io:G3\|memory_io_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:io_mem_component_0_avalon_input_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:io_mem_component_0_avalon_input_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "memory_io/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment memory_io:G3\|memory_io_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:io_mem_component_0_avalon_input_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:io_mem_component_0_avalon_input_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "memory_io/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment memory_io:G3\|memory_io_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:io_mem_component_0_avalon_input_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:io_mem_component_0_avalon_input_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "memory_io/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min memory_io:G3\|memory_io_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:io_mem_component_0_avalon_input_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:io_mem_component_0_avalon_input_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "memory_io/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor memory_io:G3\|memory_io_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:io_mem_component_0_avalon_input_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:io_mem_component_0_avalon_input_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "memory_io/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder memory_io:G3\|memory_io_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:io_mem_component_0_avalon_input_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:io_mem_component_0_avalon_input_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "memory_io/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_io_mm_interconnect_1_cmd_demux memory_io:G3\|memory_io_mm_interconnect_1:mm_interconnect_1\|memory_io_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"memory_io_mm_interconnect_1_cmd_demux\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_1:mm_interconnect_1\|memory_io_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_1.v" "cmd_demux" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_1.v" 631 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_io_mm_interconnect_1_cmd_mux memory_io:G3\|memory_io_mm_interconnect_1:mm_interconnect_1\|memory_io_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"memory_io_mm_interconnect_1_cmd_mux\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_1:mm_interconnect_1\|memory_io_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_1.v" "cmd_mux" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_1.v" 671 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator memory_io:G3\|memory_io_mm_interconnect_1:mm_interconnect_1\|memory_io_mm_interconnect_1_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_1:mm_interconnect_1\|memory_io_mm_interconnect_1_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_1_cmd_mux.sv" "arb" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_1_cmd_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_io_mm_interconnect_1_rsp_demux memory_io:G3\|memory_io_mm_interconnect_1:mm_interconnect_1\|memory_io_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"memory_io_mm_interconnect_1_rsp_demux\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_1:mm_interconnect_1\|memory_io_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_1.v" "rsp_demux" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_1.v" 694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_io_mm_interconnect_1_rsp_mux memory_io:G3\|memory_io_mm_interconnect_1:mm_interconnect_1\|memory_io_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"memory_io_mm_interconnect_1_rsp_mux\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_1:mm_interconnect_1\|memory_io_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_1.v" "rsp_mux" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_1.v" 711 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_io_mm_interconnect_2 memory_io:G3\|memory_io_mm_interconnect_2:mm_interconnect_2 " "Elaborating entity \"memory_io_mm_interconnect_2\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_2:mm_interconnect_2\"" {  } { { "memory_io/synthesis/memory_io.vhd" "mm_interconnect_2" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/memory_io.vhd" 783 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator memory_io:G3\|memory_io_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:io_mem_component_0_avalon_control_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:io_mem_component_0_avalon_control_translator\"" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_2.v" "io_mem_component_0_avalon_control_translator" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_2.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni memory_io:G3\|memory_io_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\"" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_2.v" "hps_0_h2f_lw_axi_master_agent" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_2.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment memory_io:G3\|memory_io_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "memory_io/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent memory_io:G3\|memory_io_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:io_mem_component_0_avalon_control_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:io_mem_component_0_avalon_control_agent\"" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_2.v" "io_mem_component_0_avalon_control_agent" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_2.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor memory_io:G3\|memory_io_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:io_mem_component_0_avalon_control_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:io_mem_component_0_avalon_control_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "memory_io/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_merlin_slave_agent.sv" 587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo memory_io:G3\|memory_io_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:io_mem_component_0_avalon_control_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:io_mem_component_0_avalon_control_agent_rsp_fifo\"" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_2.v" "io_mem_component_0_avalon_control_agent_rsp_fifo" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_2.v" 475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo memory_io:G3\|memory_io_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:io_mem_component_0_avalon_control_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:io_mem_component_0_avalon_control_agent_rdata_fifo\"" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_2.v" "io_mem_component_0_avalon_control_agent_rdata_fifo" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_2.v" 516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_io_mm_interconnect_2_router memory_io:G3\|memory_io_mm_interconnect_2:mm_interconnect_2\|memory_io_mm_interconnect_2_router:router " "Elaborating entity \"memory_io_mm_interconnect_2_router\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_2:mm_interconnect_2\|memory_io_mm_interconnect_2_router:router\"" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_2.v" "router" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_2.v" 532 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_io_mm_interconnect_2_router_default_decode memory_io:G3\|memory_io_mm_interconnect_2:mm_interconnect_2\|memory_io_mm_interconnect_2_router:router\|memory_io_mm_interconnect_2_router_default_decode:the_default_decode " "Elaborating entity \"memory_io_mm_interconnect_2_router_default_decode\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_2:mm_interconnect_2\|memory_io_mm_interconnect_2_router:router\|memory_io_mm_interconnect_2_router_default_decode:the_default_decode\"" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_2_router.sv" "the_default_decode" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_2_router.sv" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_io_mm_interconnect_2_router_002 memory_io:G3\|memory_io_mm_interconnect_2:mm_interconnect_2\|memory_io_mm_interconnect_2_router_002:router_002 " "Elaborating entity \"memory_io_mm_interconnect_2_router_002\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_2:mm_interconnect_2\|memory_io_mm_interconnect_2_router_002:router_002\"" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_2.v" "router_002" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_2.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_io_mm_interconnect_2_router_002_default_decode memory_io:G3\|memory_io_mm_interconnect_2:mm_interconnect_2\|memory_io_mm_interconnect_2_router_002:router_002\|memory_io_mm_interconnect_2_router_002_default_decode:the_default_decode " "Elaborating entity \"memory_io_mm_interconnect_2_router_002_default_decode\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_2:mm_interconnect_2\|memory_io_mm_interconnect_2_router_002:router_002\|memory_io_mm_interconnect_2_router_002_default_decode:the_default_decode\"" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_2_router_002.sv" "the_default_decode" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_2_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter memory_io:G3\|memory_io_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:io_mem_component_0_avalon_control_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:io_mem_component_0_avalon_control_burst_adapter\"" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_2.v" "io_mem_component_0_avalon_control_burst_adapter" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_2.v" 614 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 memory_io:G3\|memory_io_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:io_mem_component_0_avalon_control_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:io_mem_component_0_avalon_control_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "memory_io/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment memory_io:G3\|memory_io_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:io_mem_component_0_avalon_control_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:io_mem_component_0_avalon_control_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "memory_io/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment memory_io:G3\|memory_io_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:io_mem_component_0_avalon_control_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:io_mem_component_0_avalon_control_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "memory_io/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min memory_io:G3\|memory_io_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:io_mem_component_0_avalon_control_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:io_mem_component_0_avalon_control_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "memory_io/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor memory_io:G3\|memory_io_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:io_mem_component_0_avalon_control_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:io_mem_component_0_avalon_control_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "memory_io/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder memory_io:G3\|memory_io_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:io_mem_component_0_avalon_control_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:io_mem_component_0_avalon_control_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "memory_io/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_io_mm_interconnect_2_cmd_demux memory_io:G3\|memory_io_mm_interconnect_2:mm_interconnect_2\|memory_io_mm_interconnect_2_cmd_demux:cmd_demux " "Elaborating entity \"memory_io_mm_interconnect_2_cmd_demux\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_2:mm_interconnect_2\|memory_io_mm_interconnect_2_cmd_demux:cmd_demux\"" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_2.v" "cmd_demux" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_2.v" 631 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_io_mm_interconnect_2_cmd_mux memory_io:G3\|memory_io_mm_interconnect_2:mm_interconnect_2\|memory_io_mm_interconnect_2_cmd_mux:cmd_mux " "Elaborating entity \"memory_io_mm_interconnect_2_cmd_mux\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_2:mm_interconnect_2\|memory_io_mm_interconnect_2_cmd_mux:cmd_mux\"" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_2.v" "cmd_mux" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_2.v" 671 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_io_mm_interconnect_2_rsp_demux memory_io:G3\|memory_io_mm_interconnect_2:mm_interconnect_2\|memory_io_mm_interconnect_2_rsp_demux:rsp_demux " "Elaborating entity \"memory_io_mm_interconnect_2_rsp_demux\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_2:mm_interconnect_2\|memory_io_mm_interconnect_2_rsp_demux:rsp_demux\"" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_2.v" "rsp_demux" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_2.v" 694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_io_mm_interconnect_2_rsp_mux memory_io:G3\|memory_io_mm_interconnect_2:mm_interconnect_2\|memory_io_mm_interconnect_2_rsp_mux:rsp_mux " "Elaborating entity \"memory_io_mm_interconnect_2_rsp_mux\" for hierarchy \"memory_io:G3\|memory_io_mm_interconnect_2:mm_interconnect_2\|memory_io_mm_interconnect_2_rsp_mux:rsp_mux\"" {  } { { "memory_io/synthesis/submodules/memory_io_mm_interconnect_2.v" "rsp_mux" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/memory_io_mm_interconnect_2.v" 711 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller memory_io:G3\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"memory_io:G3\|altera_reset_controller:rst_controller\"" {  } { { "memory_io/synthesis/memory_io.vhd" "rst_controller" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/memory_io.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer memory_io:G3\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"memory_io:G3\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "memory_io/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer memory_io:G3\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"memory_io:G3\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "memory_io/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/memory_io/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152520966 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "CLOCK_50 G2 " "Port \"CLOCK_50\" does not exist in macrofunction \"G2\"" {  } { { "hdl/sockit.vhd" "G2" { Text "E:/Dropbox/numerical-fpga-thesis/sockit/hdl/sockit.vhd" 105 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432152524538 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "33 " "33 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1432152524582 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Dropbox/numerical-fpga-thesis/sockit/output_files/sockit.map.smsg " "Generated suppressed messages file E:/Dropbox/numerical-fpga-thesis/sockit/output_files/sockit.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1432152524848 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  21 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 21 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "871 " "Peak virtual memory: 871 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1432152707147 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 20 22:11:47 2015 " "Processing ended: Wed May 20 22:11:47 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1432152707147 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:03:25 " "Elapsed time: 00:03:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1432152707147 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:03:38 " "Total CPU time (on all processors): 00:03:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1432152707147 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1432152707147 ""}
