{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1446281959407 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1446281959411 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 31 01:59:19 2015 " "Processing started: Sat Oct 31 01:59:19 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1446281959411 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1446281959411 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta rgb2vga -c rgb2vga " "Command: quartus_sta rgb2vga -c rgb2vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1446281959411 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1446281959489 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1446281959614 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1446281959677 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1446281959677 ""}
{ "Info" "ISTA_SDC_FOUND" "rgb2vga.out.sdc " "Reading SDC File: 'rgb2vga.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1446281959976 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 12 -multiply_by 55 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 12 -multiply_by 55 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1446281959976 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 24 -multiply_by 55 -phase 45.00 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 24 -multiply_by 55 -phase 45.00 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1446281959976 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 69 -multiply_by 55 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 69 -multiply_by 55 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1446281959976 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1446281959976 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1446281959976 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960085 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1446281960085 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1446281960101 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.404 " "Worst-case setup slack is 0.404" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.404               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.723               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.723               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.497               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   11.497               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960132 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1446281960132 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.295 " "Worst-case hold slack is 0.295" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.295               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.295               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.357               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.358               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960148 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1446281960148 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.207 " "Worst-case recovery slack is 5.207" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.207               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    5.207               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960148 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1446281960148 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.974 " "Worst-case removal slack is 0.974" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.974               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.974               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960163 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1446281960163 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.934 " "Worst-case minimum pulse width slack is 1.934" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.934               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.934               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.096               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    4.096               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.835               0.000 CLOCK_50  " "    9.835               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.295               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   12.295               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960163 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1446281960163 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.404 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.404" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960366 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960366 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 0.404  " "Path #1: Setup slack is 0.404 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : adc:inst2\|pixel_adc\[4\] " "From Node    : adc:inst2\|pixel_adc\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : genlock:inst4\|pixel_d\[1\] " "To Node      : genlock:inst4\|pixel_d\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.090      1.090           launch edge time " "     1.090      1.090           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.889      0.799  R        clock network delay " "     1.889      0.799  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.088      0.199     uTco  adc:inst2\|pixel_adc\[4\] " "     2.088      0.199     uTco  adc:inst2\|pixel_adc\[4\]" {  } { { "adc.vhd" "" { Text "C:/src/rgb2vga/vhdl/adc.vhd" 179 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.088      0.000 RR  CELL  inst2\|pixel_adc\[4\]\|q " "     2.088      0.000 RR  CELL  inst2\|pixel_adc\[4\]\|q" {  } { { "adc.vhd" "" { Text "C:/src/rgb2vga/vhdl/adc.vhd" 179 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.532      0.444 RR    IC  inst4\|LessThan4~0\|dataa " "     2.532      0.444 RR    IC  inst4\|LessThan4~0\|dataa" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 860 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.873      0.341 RR  CELL  inst4\|LessThan4~0\|combout " "     2.873      0.341 RR  CELL  inst4\|LessThan4~0\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 860 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.800      0.927 RR    IC  inst4\|Mux25~0\|datac " "     3.800      0.927 RR    IC  inst4\|Mux25~0\|datac" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 779 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.028      0.228 RF  CELL  inst4\|Mux25~0\|combout " "     4.028      0.228 RF  CELL  inst4\|Mux25~0\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 779 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.657      0.629 FF    IC  inst4\|a_pixel~10\|datac " "     4.657      0.629 FF    IC  inst4\|a_pixel~10\|datac" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 683 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.898      0.241 FF  CELL  inst4\|a_pixel~10\|combout " "     4.898      0.241 FF  CELL  inst4\|a_pixel~10\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 683 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.097      0.199 FF    IC  inst4\|a_pixel~14\|datad " "     5.097      0.199 FF    IC  inst4\|a_pixel~14\|datad" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 683 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.207      0.110 FF  CELL  inst4\|a_pixel~14\|combout " "     5.207      0.110 FF  CELL  inst4\|a_pixel~14\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 683 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.411      0.204 FF    IC  inst4\|a_pixel~18\|datac " "     5.411      0.204 FF    IC  inst4\|a_pixel~18\|datac" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 683 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.653      0.242 FF  CELL  inst4\|a_pixel~18\|combout " "     5.653      0.242 FF  CELL  inst4\|a_pixel~18\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 683 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.517      0.864 FF    IC  inst4\|process_d~0\|datac " "     6.517      0.864 FF    IC  inst4\|process_d~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.759      0.242 FF  CELL  inst4\|process_d~0\|combout " "     6.759      0.242 FF  CELL  inst4\|process_d~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.004      0.245 FF    IC  inst4\|process_d~3\|dataa " "     7.004      0.245 FF    IC  inst4\|process_d~3\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.311      0.307 FF  CELL  inst4\|process_d~3\|combout " "     7.311      0.307 FF  CELL  inst4\|process_d~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.973      0.662 FF    IC  inst4\|Mux61~6\|datac " "     7.973      0.662 FF    IC  inst4\|Mux61~6\|datac" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 71 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.215      0.242 FF  CELL  inst4\|Mux61~6\|combout " "     8.215      0.242 FF  CELL  inst4\|Mux61~6\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 71 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.432      0.217 FF    IC  inst4\|Mux61~7\|datad " "     8.432      0.217 FF    IC  inst4\|Mux61~7\|datad" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 71 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.542      0.110 FF  CELL  inst4\|Mux61~7\|combout " "     8.542      0.110 FF  CELL  inst4\|Mux61~7\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 71 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.791      0.249 FF    IC  inst4\|Mux61~10\|datab " "     8.791      0.249 FF    IC  inst4\|Mux61~10\|datab" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 71 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.140      0.349 FF  CELL  inst4\|Mux61~10\|combout " "     9.140      0.349 FF  CELL  inst4\|Mux61~10\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 71 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.344      0.204 FF    IC  inst4\|Mux61~12\|datac " "     9.344      0.204 FF    IC  inst4\|Mux61~12\|datac" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 71 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.585      0.241 FF  CELL  inst4\|Mux61~12\|combout " "     9.585      0.241 FF  CELL  inst4\|Mux61~12\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 71 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.942      0.357 FF    IC  inst4\|pixel_d\[1\]_NEW2\|datad " "     9.942      0.357 FF    IC  inst4\|pixel_d\[1\]_NEW2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.052      0.110 FF  CELL  inst4\|pixel_d\[1\]_NEW2\|combout " "    10.052      0.110 FF  CELL  inst4\|pixel_d\[1\]_NEW2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.052      0.000 FF    IC  inst4\|pixel_d\[1\]\|d " "    10.052      0.000 FF    IC  inst4\|pixel_d\[1\]\|d" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 681 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.143      0.091 FF  CELL  genlock:inst4\|pixel_d\[1\] " "    10.143      0.091 FF  CELL  genlock:inst4\|pixel_d\[1\]" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 681 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.817      9.817           latch edge time " "     9.817      9.817           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.193      0.376  R        clock network delay " "    10.193      0.376  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.552      0.359           clock pessimism removed " "    10.552      0.359           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.532     -0.020           clock uncertainty " "    10.532     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.547      0.015     uTsu  genlock:inst4\|pixel_d\[1\] " "    10.547      0.015     uTsu  genlock:inst4\|pixel_d\[1\]" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 681 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    10.143 " "Data Arrival Time  :    10.143" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    10.547 " "Data Required Time :    10.547" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.404  " "Slack              :     0.404 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960366 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960366 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.723 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.723" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960366 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960366 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 0.723  " "Path #1: Setup slack is 0.723 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : input_detect:input_detect\|\\horizontal:hpeak\[1\] " "From Node    : input_detect:input_detect\|\\horizontal:hpeak\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : input_detect:input_detect\|\\horizontal:hcount\[0\] " "To Node      : input_detect:input_detect\|\\horizontal:hcount\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.783      0.783  R        clock network delay " "     0.783      0.783  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.982      0.199     uTco  input_detect:input_detect\|\\horizontal:hpeak\[1\] " "     0.982      0.199     uTco  input_detect:input_detect\|\\horizontal:hpeak\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.982      0.000 FF  CELL  input_detect\|\\horizontal:hpeak\[1\]\|q " "     0.982      0.000 FF  CELL  input_detect\|\\horizontal:hpeak\[1\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.315      0.333 FF    IC  input_detect\|Add1~2\|dataa " "     1.315      0.333 FF    IC  input_detect\|Add1~2\|dataa" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 41 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.751      0.436 FR  CELL  input_detect\|Add1~2\|cout " "     1.751      0.436 FR  CELL  input_detect\|Add1~2\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 41 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.751      0.000 RR    IC  input_detect\|Add1~4\|cin " "     1.751      0.000 RR    IC  input_detect\|Add1~4\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 41 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.809      0.058 RF  CELL  input_detect\|Add1~4\|cout " "     1.809      0.058 RF  CELL  input_detect\|Add1~4\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 41 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.809      0.000 FF    IC  input_detect\|Add1~6\|cin " "     1.809      0.000 FF    IC  input_detect\|Add1~6\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 41 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.867      0.058 FR  CELL  input_detect\|Add1~6\|cout " "     1.867      0.058 FR  CELL  input_detect\|Add1~6\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 41 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.867      0.000 RR    IC  input_detect\|Add1~8\|cin " "     1.867      0.000 RR    IC  input_detect\|Add1~8\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 41 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.304      0.437 RF  CELL  input_detect\|Add1~8\|combout " "     2.304      0.437 RF  CELL  input_detect\|Add1~8\|combout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 41 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.576      0.272 FF    IC  input_detect\|horizontal~1\|datab " "     2.576      0.272 FF    IC  input_detect\|horizontal~1\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.918      0.342 FF  CELL  input_detect\|horizontal~1\|combout " "     2.918      0.342 FF  CELL  input_detect\|horizontal~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.345      0.427 FF    IC  input_detect\|\\horizontal:hcount\[3\]~3\|datad " "     3.345      0.427 FF    IC  input_detect\|\\horizontal:hcount\[3\]~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.474      0.129 FR  CELL  input_detect\|\\horizontal:hcount\[3\]~3\|combout " "     3.474      0.129 FR  CELL  input_detect\|\\horizontal:hcount\[3\]~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.099      0.625 RR    IC  input_detect\|\\horizontal:hcount\[0\]\|ena " "     4.099      0.625 RR    IC  input_detect\|\\horizontal:hcount\[0\]\|ena" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.709      0.610 RR  CELL  input_detect:input_detect\|\\horizontal:hcount\[0\] " "     4.709      0.610 RR  CELL  input_detect:input_detect\|\\horizontal:hcount\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.363      4.363           latch edge time " "     4.363      4.363           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.078      0.715  R        clock network delay " "     5.078      0.715  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.437      0.359           clock pessimism removed " "     5.437      0.359           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.417     -0.020           clock uncertainty " "     5.417     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.432      0.015     uTsu  input_detect:input_detect\|\\horizontal:hcount\[0\] " "     5.432      0.015     uTsu  input_detect:input_detect\|\\horizontal:hcount\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.709 " "Data Arrival Time  :     4.709" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     5.432 " "Data Required Time :     5.432" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.723  " "Slack              :     0.723 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960366 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960366 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 11.497 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 11.497" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 11.497  " "Path #1: Setup slack is 11.497 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : vgaout:inst\|pixel\[2\] " "From Node    : vgaout:inst\|pixel\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : VGAB0 " "To Node      : VGAB0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.796      0.796  R        clock network delay " "     0.796      0.796  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.995      0.199     uTco  vgaout:inst\|pixel\[2\] " "     0.995      0.199     uTco  vgaout:inst\|pixel\[2\]" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 146 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.995      0.000 FF  CELL  inst\|pixel\[2\]\|q " "     0.995      0.000 FF  CELL  inst\|pixel\[2\]\|q" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 146 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.326      0.331 FF    IC  inst\|vga_out\[2\]~4\|dataa " "     1.326      0.331 FF    IC  inst\|vga_out\[2\]~4\|dataa" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.693      0.367 FF  CELL  inst\|vga_out\[2\]~4\|combout " "     1.693      0.367 FF  CELL  inst\|vga_out\[2\]~4\|combout" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.952      1.259 FF    IC  VGAB0~output\|i " "     2.952      1.259 FF    IC  VGAB0~output\|i" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 608 -16 160 624 "VGAB0" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.938      5.986 FF  CELL  VGAB0~output\|o " "     8.938      5.986 FF  CELL  VGAB0~output\|o" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 608 -16 160 624 "VGAB0" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.938      0.000 FF  CELL  VGAB0 " "     8.938      0.000 FF  CELL  VGAB0" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 608 -16 160 624 "VGAB0" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.090     25.090           latch edge time " "    25.090     25.090           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.189     -2.901  R        clock network delay " "    22.189     -2.901  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.455      0.266           clock pessimism removed " "    22.455      0.266           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.435     -0.020           clock uncertainty " "    22.435     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.435     -2.000  F  oExt  VGAB0 " "    20.435     -2.000  F  oExt  VGAB0" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 608 -16 160 624 "VGAB0" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     8.938 " "Data Arrival Time  :     8.938" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    20.435 " "Data Required Time :    20.435" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    11.497  " "Slack              :    11.497 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.295 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.295" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.295  " "Path #1: Hold slack is 0.295 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sdram:inst1\|pixelOut\[8\] " "From Node    : sdram:inst1\|pixelOut\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_datain_reg0 " "To Node      : ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.090      1.090           launch edge time " "     1.090      1.090           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.458      0.368  R        clock network delay " "     1.458      0.368  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.657      0.199     uTco  sdram:inst1\|pixelOut\[8\] " "     1.657      0.199     uTco  sdram:inst1\|pixelOut\[8\]" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 85 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.657      0.000 RR  CELL  inst1\|pixelOut\[8\]\|q " "     1.657      0.000 RR  CELL  inst1\|pixelOut\[8\]\|q" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 85 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.259      0.602 RR    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|portadatain\[8\] " "     2.259      0.602 RR    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|portadatain\[8\]" {  } { { "db/altsyncram_inj1.tdf" "" { Text "C:/src/rgb2vga/vhdl/db/altsyncram_inj1.tdf" 39 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.322      0.063 RR  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_datain_reg0 " "     2.322      0.063 RR  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_datain_reg0" {  } { { "db/altsyncram_inj1.tdf" "" { Text "C:/src/rgb2vga/vhdl/db/altsyncram_inj1.tdf" 39 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.090      1.090           latch edge time " "     1.090      1.090           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.199      1.109  R        clock network delay " "     2.199      1.109  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.840     -0.359           clock pessimism removed " "     1.840     -0.359           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.840      0.000           clock uncertainty " "     1.840      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.027      0.187      uTh  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_datain_reg0 " "     2.027      0.187      uTh  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_datain_reg0" {  } { { "db/altsyncram_inj1.tdf" "" { Text "C:/src/rgb2vga/vhdl/db/altsyncram_inj1.tdf" 39 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.322 " "Data Arrival Time  :     2.322" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.027 " "Data Required Time :     2.027" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.295  " "Slack              :     0.295 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.357 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.357" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.357  " "Path #1: Hold slack is 0.357 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : vgaout:inst\|col_number\[0\] " "From Node    : vgaout:inst\|col_number\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~portb_address_reg0 " "To Node      : ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~portb_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.360      0.360  R        clock network delay " "     0.360      0.360  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.559      0.199     uTco  vgaout:inst\|col_number\[0\] " "     0.559      0.199     uTco  vgaout:inst\|col_number\[0\]" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 94 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.559      0.000 RR  CELL  inst\|col_number\[0\]\|q " "     0.559      0.000 RR  CELL  inst\|col_number\[0\]\|q" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 94 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.158      0.599 RR    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|portbaddr\[0\] " "     1.158      0.599 RR    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|portbaddr\[0\]" {  } { { "db/altsyncram_inj1.tdf" "" { Text "C:/src/rgb2vga/vhdl/db/altsyncram_inj1.tdf" 39 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.217      0.059 RR  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~portb_address_reg0 " "     1.217      0.059 RR  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~portb_address_reg0" {  } { { "db/altsyncram_inj1.tdf" "" { Text "C:/src/rgb2vga/vhdl/db/altsyncram_inj1.tdf" 39 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.032      1.032  R        clock network delay " "     1.032      1.032  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.673     -0.359           clock pessimism removed " "     0.673     -0.359           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.673      0.000           clock uncertainty " "     0.673      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.860      0.187      uTh  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~portb_address_reg0 " "     0.860      0.187      uTh  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~portb_address_reg0" {  } { { "db/altsyncram_inj1.tdf" "" { Text "C:/src/rgb2vga/vhdl/db/altsyncram_inj1.tdf" 39 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.217 " "Data Arrival Time  :     1.217" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.860 " "Data Required Time :     0.860" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.357  " "Slack              :     0.357 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.358 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.358" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960382 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.358  " "Path #1: Hold slack is 0.358 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : input_detect:input_detect\|video_active " "From Node    : input_detect:input_detect\|video_active" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : input_detect:input_detect\|video_active " "To Node      : input_detect:input_detect\|video_active" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.363      0.363  R        clock network delay " "     0.363      0.363  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.562      0.199     uTco  input_detect:input_detect\|video_active " "     0.562      0.199     uTco  input_detect:input_detect\|video_active" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.562      0.000 RR  CELL  input_detect\|video_active\|q " "     0.562      0.000 RR  CELL  input_detect\|video_active\|q" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.562      0.000 RR    IC  input_detect\|video_active~0\|datac " "     0.562      0.000 RR    IC  input_detect\|video_active~0\|datac" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.881      0.319 RR  CELL  input_detect\|video_active~0\|combout " "     0.881      0.319 RR  CELL  input_detect\|video_active~0\|combout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.881      0.000 RR    IC  input_detect\|video_active\|d " "     0.881      0.000 RR    IC  input_detect\|video_active\|d" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.940      0.059 RR  CELL  input_detect:input_detect\|video_active " "     0.940      0.059 RR  CELL  input_detect:input_detect\|video_active" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.784      0.784  R        clock network delay " "     0.784      0.784  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.425     -0.359           clock pessimism removed " "     0.425     -0.359           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.425      0.000           clock uncertainty " "     0.425      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.582      0.157      uTh  input_detect:input_detect\|video_active " "     0.582      0.157      uTh  input_detect:input_detect\|video_active" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     0.940 " "Data Arrival Time  :     0.940" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.582 " "Data Required Time :     0.582" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.358  " "Slack              :     0.358 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 5.207 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 5.207" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 5.207  " "Path #1: Recovery slack is 5.207 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : genlock:inst4\|vblank " "From Node    : genlock:inst4\|vblank" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : genlock:inst4\|hcount\[1\] " "To Node      : genlock:inst4\|hcount\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.090      1.090           launch edge time " "     1.090      1.090           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.873      0.783  R        clock network delay " "     1.873      0.783  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.072      0.199     uTco  genlock:inst4\|vblank " "     2.072      0.199     uTco  genlock:inst4\|vblank" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 34 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.072      0.000 FF  CELL  inst4\|vblank\|q " "     2.072      0.000 FF  CELL  inst4\|vblank\|q" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 34 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.055      0.983 FF    IC  inst4\|hraster~0\|datad " "     3.055      0.983 FF    IC  inst4\|hraster~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.184      0.129 FR  CELL  inst4\|hraster~0\|combout " "     3.184      0.129 FR  CELL  inst4\|hraster~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.654      1.470 RR    IC  inst4\|hcount\[1\]\|clrn " "     4.654      1.470 RR    IC  inst4\|hcount\[1\]\|clrn" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 594 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.327      0.673 RF  CELL  genlock:inst4\|hcount\[1\] " "     5.327      0.673 RF  CELL  genlock:inst4\|hcount\[1\]" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 594 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.817      9.817           latch edge time " "     9.817      9.817           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.196      0.379  R        clock network delay " "    10.196      0.379  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.539      0.343           clock pessimism removed " "    10.539      0.343           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.519     -0.020           clock uncertainty " "    10.519     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.534      0.015     uTsu  genlock:inst4\|hcount\[1\] " "    10.534      0.015     uTsu  genlock:inst4\|hcount\[1\]" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 594 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.327 " "Data Arrival Time  :     5.327" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    10.534 " "Data Required Time :    10.534" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     5.207  " "Slack              :     5.207 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.974 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.974" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.974  " "Path #1: Removal slack is 0.974 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sdram:inst1\|rowStoreAck " "From Node    : sdram:inst1\|rowStoreAck" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : genlock:inst4\|store_req " "To Node      : genlock:inst4\|store_req" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.090      1.090           launch edge time " "     1.090      1.090           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.443      0.353  R        clock network delay " "     1.443      0.353  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.642      0.199     uTco  sdram:inst1\|rowStoreAck " "     1.642      0.199     uTco  sdram:inst1\|rowStoreAck" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 19 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.642      0.000 RR  CELL  inst1\|rowStoreAck\|q " "     1.642      0.000 RR  CELL  inst1\|rowStoreAck\|q" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 19 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.995      0.353 RR    IC  inst4\|store_req\|clrn " "     1.995      0.353 RR    IC  inst4\|store_req\|clrn" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 14 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.635      0.640 RF  CELL  genlock:inst4\|store_req " "     2.635      0.640 RF  CELL  genlock:inst4\|store_req" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 14 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.090      1.090           latch edge time " "     1.090      1.090           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.863      0.773  R        clock network delay " "     1.863      0.773  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.504     -0.359           clock pessimism removed " "     1.504     -0.359           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.504      0.000           clock uncertainty " "     1.504      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.661      0.157      uTh  genlock:inst4\|store_req " "     1.661      0.157      uTh  genlock:inst4\|store_req" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 14 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.635 " "Data Arrival Time  :     2.635" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.661 " "Data Required Time :     1.661" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.974  " "Slack              :     0.974 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 1.934 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 1.934" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|c...\] " "Targets: \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|c...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 1.934  " "Path #1: slack is 1.934 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : input_detect:input_detect\|\\horizontal:hblank_pulse\[0\] " "Node             : input_detect:input_detect\|\\horizontal:hblank_pulse\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Clock            : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLOCK_50 " "     0.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR    IC  CLOCK_50~input\|i " "     0.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.514      0.514 RR  CELL  CLOCK_50~input\|o " "     0.514      0.514 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.848      2.334 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "     2.848      2.334 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -2.635     -5.483 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "    -2.635     -5.483 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -2.635      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "    -2.635      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.745      1.890 RR    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\] " "    -0.745      1.890 RR    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.745      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk " "    -0.745      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.265      1.010 RR    IC  input_detect\|\\horizontal:hblank_pulse\[0\]\|clk " "     0.265      1.010 RR    IC  input_detect\|\\horizontal:hblank_pulse\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.784      0.519 RR  CELL  input_detect:input_detect\|\\horizontal:hblank_pulse\[0\] " "     0.784      0.519 RR  CELL  input_detect:input_detect\|\\horizontal:hblank_pulse\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.181      2.181           launch edge time " "     2.181      2.181           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.181      0.000           source latency " "     2.181      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.181      0.000           CLOCK_50 " "     2.181      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.181      0.000 RR    IC  CLOCK_50~input\|i " "     2.181      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.695      0.514 RR  CELL  CLOCK_50~input\|o " "     2.695      0.514 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.936      2.241 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "     4.936      2.241 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.720     -5.656 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "    -0.720     -5.656 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.720      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "    -0.720      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.079      1.799 FF    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\] " "     1.079      1.799 FF    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.079      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk " "     1.079      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.056      0.977 FF    IC  input_detect\|\\horizontal:hblank_pulse\[0\]\|clk " "     2.056      0.977 FF    IC  input_detect\|\\horizontal:hblank_pulse\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.513      0.457 FF  CELL  input_detect:input_detect\|\\horizontal:hblank_pulse\[0\] " "     2.513      0.457 FF  CELL  input_detect:input_detect\|\\horizontal:hblank_pulse\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.934      0.421           clock pessimism removed " "     2.934      0.421           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.216 " "Required Width   :     0.216" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     2.150 " "Actual Width     :     2.150" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     1.934 " "Slack            :     1.934" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.096 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.096" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|c...\] " "Targets: \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|c...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 4.096  " "Path #1: slack is 4.096 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_address_reg0 " "Node             : ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Clock            : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.453      5.453           launch edge time " "     5.453      5.453           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.453      0.000           source latency " "     5.453      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.453      0.000           CLOCK_50 " "     5.453      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.453      0.000 RR    IC  CLOCK_50~input\|i " "     5.453      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.967      0.514 RR  CELL  CLOCK_50~input\|o " "     5.967      0.514 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.301      2.334 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "     8.301      2.334 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.818     -5.483 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "     2.818     -5.483 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.818      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "     2.818      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.692      1.874 FF    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|inclk\[0\] " "     4.692      1.874 FF    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.692      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|outclk " "     4.692      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.722      1.030 FF    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|clk0 " "     5.722      1.030 FF    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.596      0.874 FF  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_address_reg0 " "     6.596      0.874 FF  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.817      9.817           launch edge time " "     9.817      9.817           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.817      0.000           source latency " "     9.817      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.817      0.000           CLOCK_50 " "     9.817      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.817      0.000 RR    IC  CLOCK_50~input\|i " "     9.817      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.331      0.514 RR  CELL  CLOCK_50~input\|o " "    10.331      0.514 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.572      2.241 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "    12.572      2.241 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.916     -5.656 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "     6.916     -5.656 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.916      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "     6.916      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.730      1.814 RR    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|inclk\[0\] " "     8.730      1.814 RR    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.730      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|outclk " "     8.730      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.704      0.974 RR    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|clk0 " "     9.704      0.974 RR    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.502      0.798 RR  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_address_reg0 " "    10.502      0.798 RR  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.922      0.420           clock pessimism removed " "    10.922      0.420           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.230 " "Required Width   :     0.230" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     4.326 " "Actual Width     :     4.326" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     4.096 " "Slack            :     4.096" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960398 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.835 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.835" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{CLOCK_50\}\] " "Targets: \[get_clocks \{CLOCK_50\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960413 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960413 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960413 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960413 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 9.835  " "Path #1: slack is 9.835 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960413 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : CLOCK_50~input\|o " "Node             : CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960413 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : CLOCK_50 " "Clock            : CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960413 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960413 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960413 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960413 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960413 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960413 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960413 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960413 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           source latency " "    10.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960413 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           CLOCK_50 " "    10.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960413 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000 FF    IC  CLOCK_50~input\|i " "    10.000      0.000 FF    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960413 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.679      0.679 FF  CELL  CLOCK_50~input\|o " "    10.679      0.679 FF  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960413 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960413 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960413 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960413 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960413 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960413 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960413 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           source latency " "    20.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960413 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           CLOCK_50 " "    20.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960413 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000 RR    IC  CLOCK_50~input\|i " "    20.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960413 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.514      0.514 RR  CELL  CLOCK_50~input\|o " "    20.514      0.514 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960413 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960413 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.000 " "Required Width   :     0.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960413 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     9.835 " "Actual Width     :     9.835" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960413 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     9.835 " "Slack            :     9.835" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960413 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960413 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960413 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960413 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.295 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.295" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|c...\] " "Targets: \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|c...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960413 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960413 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960413 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960413 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 12.295  " "Path #1: slack is 12.295 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960413 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|q_b\[0\] " "Node             : ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|q_b\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960413 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Clock            : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960413 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960413 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960413 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960413 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960413 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960413 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960413 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.545     12.545           launch edge time " "    12.545     12.545           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960413 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.545      0.000           source latency " "    12.545      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960413 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.545      0.000           CLOCK_50 " "    12.545      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960413 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.545      0.000 RR    IC  CLOCK_50~input\|i " "    12.545      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960413 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.059      0.514 RR  CELL  CLOCK_50~input\|o " "    13.059      0.514 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960413 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    15.393      2.334 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "    15.393      2.334 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960413 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.910     -5.483 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "     9.910     -5.483 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960413 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.910      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "     9.910      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960413 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.784      1.874 FF    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|inclk\[0\] " "    11.784      1.874 FF    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960413 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.784      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|outclk " "    11.784      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960413 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.797      1.013 FF    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|clk1 " "    12.797      1.013 FF    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|clk1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960413 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.594      0.797 FF  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|q_b\[0\] " "    13.594      0.797 FF  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|q_b\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960413 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960413 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960413 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960413 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960413 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960413 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.090     25.090           launch edge time " "    25.090     25.090           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960413 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.090      0.000           source latency " "    25.090      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960413 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.090      0.000           CLOCK_50 " "    25.090      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960413 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.090      0.000 RR    IC  CLOCK_50~input\|i " "    25.090      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960413 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.604      0.514 RR  CELL  CLOCK_50~input\|o " "    25.604      0.514 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960413 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    27.845      2.241 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "    27.845      2.241 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960413 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    22.189     -5.656 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "    22.189     -5.656 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960413 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    22.189      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "    22.189      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960413 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    24.003      1.814 RR    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|inclk\[0\] " "    24.003      1.814 RR    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960413 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    24.003      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|outclk " "    24.003      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960413 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    24.968      0.965 RR    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|clk1 " "    24.968      0.965 RR    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|clk1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960413 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.705      0.737 RR  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|q_b\[0\] " "    25.705      0.737 RR  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|q_b\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960413 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.119      0.414           clock pessimism removed " "    26.119      0.414           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960413 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960413 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.230 " "Required Width   :     0.230" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960413 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    12.525 " "Actual Width     :    12.525" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960413 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    12.295 " "Slack            :    12.295" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960413 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960413 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960413 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281960413 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1446281960413 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1446281960444 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1446281960960 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961054 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.113 " "Worst-case setup slack is 1.113" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.113               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.113               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.256               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.256               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.076               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   13.076               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961085 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1446281961085 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.296 " "Worst-case hold slack is 0.296" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.296               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.296               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.312               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.312               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961101 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1446281961101 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.537 " "Worst-case recovery slack is 5.537" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961101 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.537               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    5.537               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961101 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1446281961101 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.882 " "Worst-case removal slack is 0.882" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.882               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.882               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961116 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1446281961116 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.928 " "Worst-case minimum pulse width slack is 1.928" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.928               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.928               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.106               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    4.106               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.817               0.000 CLOCK_50  " "    9.817               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.292               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   12.292               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961116 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1446281961116 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.113 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.113" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961319 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961319 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961319 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961319 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 1.113  " "Path #1: Setup slack is 1.113 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961319 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : input_detect:input_detect\|\\horizontal:hpeak\[1\] " "From Node    : input_detect:input_detect\|\\horizontal:hpeak\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961319 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : input_detect:input_detect\|\\horizontal:hcount\[0\] " "To Node      : input_detect:input_detect\|\\horizontal:hcount\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961319 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961319 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961319 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961319 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961319 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961319 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961319 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961319 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961319 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.753      0.753  R        clock network delay " "     0.753      0.753  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961319 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.933      0.180     uTco  input_detect:input_detect\|\\horizontal:hpeak\[1\] " "     0.933      0.180     uTco  input_detect:input_detect\|\\horizontal:hpeak\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961319 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.933      0.000 FF  CELL  input_detect\|\\horizontal:hpeak\[1\]\|q " "     0.933      0.000 FF  CELL  input_detect\|\\horizontal:hpeak\[1\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961319 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.230      0.297 FF    IC  input_detect\|Add1~2\|dataa " "     1.230      0.297 FF    IC  input_detect\|Add1~2\|dataa" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 41 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961319 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.606      0.376 FR  CELL  input_detect\|Add1~2\|cout " "     1.606      0.376 FR  CELL  input_detect\|Add1~2\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 41 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961319 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.606      0.000 RR    IC  input_detect\|Add1~4\|cin " "     1.606      0.000 RR    IC  input_detect\|Add1~4\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 41 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961319 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.656      0.050 RF  CELL  input_detect\|Add1~4\|cout " "     1.656      0.050 RF  CELL  input_detect\|Add1~4\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 41 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961319 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.656      0.000 FF    IC  input_detect\|Add1~6\|cin " "     1.656      0.000 FF    IC  input_detect\|Add1~6\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 41 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961319 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.706      0.050 FR  CELL  input_detect\|Add1~6\|cout " "     1.706      0.050 FR  CELL  input_detect\|Add1~6\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 41 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961319 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.706      0.000 RR    IC  input_detect\|Add1~8\|cin " "     1.706      0.000 RR    IC  input_detect\|Add1~8\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 41 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961319 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.093      0.387 RF  CELL  input_detect\|Add1~8\|combout " "     2.093      0.387 RF  CELL  input_detect\|Add1~8\|combout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 41 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961319 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.336      0.243 FF    IC  input_detect\|horizontal~1\|datab " "     2.336      0.243 FF    IC  input_detect\|horizontal~1\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961319 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.636      0.300 FF  CELL  input_detect\|horizontal~1\|combout " "     2.636      0.300 FF  CELL  input_detect\|horizontal~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961319 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.014      0.378 FF    IC  input_detect\|\\horizontal:hcount\[3\]~3\|datad " "     3.014      0.378 FF    IC  input_detect\|\\horizontal:hcount\[3\]~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961319 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.130      0.116 FR  CELL  input_detect\|\\horizontal:hcount\[3\]~3\|combout " "     3.130      0.116 FR  CELL  input_detect\|\\horizontal:hcount\[3\]~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961319 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.705      0.575 RR    IC  input_detect\|\\horizontal:hcount\[0\]\|ena " "     3.705      0.575 RR    IC  input_detect\|\\horizontal:hcount\[0\]\|ena" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961319 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.258      0.553 RR  CELL  input_detect:input_detect\|\\horizontal:hcount\[0\] " "     4.258      0.553 RR  CELL  input_detect:input_detect\|\\horizontal:hcount\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961319 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961319 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961319 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961319 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961319 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961319 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.363      4.363           latch edge time " "     4.363      4.363           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961319 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.059      0.696  R        clock network delay " "     5.059      0.696  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961319 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.376      0.317           clock pessimism removed " "     5.376      0.317           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961319 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.356     -0.020           clock uncertainty " "     5.356     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961319 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.371      0.015     uTsu  input_detect:input_detect\|\\horizontal:hcount\[0\] " "     5.371      0.015     uTsu  input_detect:input_detect\|\\horizontal:hcount\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961319 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961319 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.258 " "Data Arrival Time  :     4.258" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961319 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     5.371 " "Data Required Time :     5.371" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961319 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.113  " "Slack              :     1.113 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961319 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961319 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961319 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961319 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.256 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.256" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961335 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961335 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 1.256  " "Path #1: Setup slack is 1.256 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : adc:inst2\|pixel_adc\[4\] " "From Node    : adc:inst2\|pixel_adc\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : genlock:inst4\|pixel_d\[1\] " "To Node      : genlock:inst4\|pixel_d\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.090      1.090           launch edge time " "     1.090      1.090           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.857      0.767  R        clock network delay " "     1.857      0.767  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.037      0.180     uTco  adc:inst2\|pixel_adc\[4\] " "     2.037      0.180     uTco  adc:inst2\|pixel_adc\[4\]" {  } { { "adc.vhd" "" { Text "C:/src/rgb2vga/vhdl/adc.vhd" 179 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.037      0.000 RR  CELL  inst2\|pixel_adc\[4\]\|q " "     2.037      0.000 RR  CELL  inst2\|pixel_adc\[4\]\|q" {  } { { "adc.vhd" "" { Text "C:/src/rgb2vga/vhdl/adc.vhd" 179 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.445      0.408 RR    IC  inst4\|LessThan4~0\|dataa " "     2.445      0.408 RR    IC  inst4\|LessThan4~0\|dataa" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 860 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.752      0.307 RR  CELL  inst4\|LessThan4~0\|combout " "     2.752      0.307 RR  CELL  inst4\|LessThan4~0\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 860 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.601      0.849 RR    IC  inst4\|Mux25~0\|datac " "     3.601      0.849 RR    IC  inst4\|Mux25~0\|datac" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 779 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.804      0.203 RF  CELL  inst4\|Mux25~0\|combout " "     3.804      0.203 RF  CELL  inst4\|Mux25~0\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 779 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.367      0.563 FF    IC  inst4\|a_pixel~10\|datac " "     4.367      0.563 FF    IC  inst4\|a_pixel~10\|datac" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 683 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.582      0.215 FF  CELL  inst4\|a_pixel~10\|combout " "     4.582      0.215 FF  CELL  inst4\|a_pixel~10\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 683 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.762      0.180 FF    IC  inst4\|a_pixel~14\|datad " "     4.762      0.180 FF    IC  inst4\|a_pixel~14\|datad" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 683 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.857      0.095 FF  CELL  inst4\|a_pixel~14\|combout " "     4.857      0.095 FF  CELL  inst4\|a_pixel~14\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 683 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.043      0.186 FF    IC  inst4\|a_pixel~18\|datac " "     5.043      0.186 FF    IC  inst4\|a_pixel~18\|datac" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 683 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.259      0.216 FF  CELL  inst4\|a_pixel~18\|combout " "     5.259      0.216 FF  CELL  inst4\|a_pixel~18\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 683 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.047      0.788 FF    IC  inst4\|process_d~0\|datac " "     6.047      0.788 FF    IC  inst4\|process_d~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.263      0.216 FF  CELL  inst4\|process_d~0\|combout " "     6.263      0.216 FF  CELL  inst4\|process_d~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.484      0.221 FF    IC  inst4\|process_d~3\|dataa " "     6.484      0.221 FF    IC  inst4\|process_d~3\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.753      0.269 FF  CELL  inst4\|process_d~3\|combout " "     6.753      0.269 FF  CELL  inst4\|process_d~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.340      0.587 FF    IC  inst4\|Mux61~6\|datac " "     7.340      0.587 FF    IC  inst4\|Mux61~6\|datac" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 71 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.556      0.216 FF  CELL  inst4\|Mux61~6\|combout " "     7.556      0.216 FF  CELL  inst4\|Mux61~6\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 71 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.752      0.196 FF    IC  inst4\|Mux61~7\|datad " "     7.752      0.196 FF    IC  inst4\|Mux61~7\|datad" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 71 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.847      0.095 FF  CELL  inst4\|Mux61~7\|combout " "     7.847      0.095 FF  CELL  inst4\|Mux61~7\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 71 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.072      0.225 FF    IC  inst4\|Mux61~10\|datab " "     8.072      0.225 FF    IC  inst4\|Mux61~10\|datab" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 71 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.379      0.307 FF  CELL  inst4\|Mux61~10\|combout " "     8.379      0.307 FF  CELL  inst4\|Mux61~10\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 71 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.565      0.186 FF    IC  inst4\|Mux61~12\|datac " "     8.565      0.186 FF    IC  inst4\|Mux61~12\|datac" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 71 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.780      0.215 FF  CELL  inst4\|Mux61~12\|combout " "     8.780      0.215 FF  CELL  inst4\|Mux61~12\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 71 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.094      0.314 FF    IC  inst4\|pixel_d\[1\]_NEW2\|datad " "     9.094      0.314 FF    IC  inst4\|pixel_d\[1\]_NEW2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.189      0.095 FF  CELL  inst4\|pixel_d\[1\]_NEW2\|combout " "     9.189      0.095 FF  CELL  inst4\|pixel_d\[1\]_NEW2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.189      0.000 FF    IC  inst4\|pixel_d\[1\]\|d " "     9.189      0.000 FF    IC  inst4\|pixel_d\[1\]\|d" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 681 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.267      0.078 FF  CELL  genlock:inst4\|pixel_d\[1\] " "     9.267      0.078 FF  CELL  genlock:inst4\|pixel_d\[1\]" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 681 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.817      9.817           latch edge time " "     9.817      9.817           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.211      0.394  R        clock network delay " "    10.211      0.394  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.528      0.317           clock pessimism removed " "    10.528      0.317           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.508     -0.020           clock uncertainty " "    10.508     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.523      0.015     uTsu  genlock:inst4\|pixel_d\[1\] " "    10.523      0.015     uTsu  genlock:inst4\|pixel_d\[1\]" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 681 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     9.267 " "Data Arrival Time  :     9.267" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    10.523 " "Data Required Time :    10.523" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.256  " "Slack              :     1.256 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961335 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961335 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 13.076 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 13.076" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961335 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961335 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 13.076  " "Path #1: Setup slack is 13.076 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : vgaout:inst\|pixel\[2\] " "From Node    : vgaout:inst\|pixel\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : VGAB0 " "To Node      : VGAB0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.764      0.764  R        clock network delay " "     0.764      0.764  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.944      0.180     uTco  vgaout:inst\|pixel\[2\] " "     0.944      0.180     uTco  vgaout:inst\|pixel\[2\]" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 146 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.944      0.000 FF  CELL  inst\|pixel\[2\]\|q " "     0.944      0.000 FF  CELL  inst\|pixel\[2\]\|q" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 146 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.239      0.295 FF    IC  inst\|vga_out\[2\]~4\|dataa " "     1.239      0.295 FF    IC  inst\|vga_out\[2\]~4\|dataa" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.562      0.323 FF  CELL  inst\|vga_out\[2\]~4\|combout " "     1.562      0.323 FF  CELL  inst\|vga_out\[2\]~4\|combout" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.671      1.109 FF    IC  VGAB0~output\|i " "     2.671      1.109 FF    IC  VGAB0~output\|i" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 608 -16 160 624 "VGAB0" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.708      5.037 FF  CELL  VGAB0~output\|o " "     7.708      5.037 FF  CELL  VGAB0~output\|o" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 608 -16 160 624 "VGAB0" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.708      0.000 FF  CELL  VGAB0 " "     7.708      0.000 FF  CELL  VGAB0" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 608 -16 160 624 "VGAB0" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.090     25.090           latch edge time " "    25.090     25.090           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.569     -2.521  R        clock network delay " "    22.569     -2.521  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.804      0.235           clock pessimism removed " "    22.804      0.235           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.784     -0.020           clock uncertainty " "    22.784     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.784     -2.000  F  oExt  VGAB0 " "    20.784     -2.000  F  oExt  VGAB0" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 608 -16 160 624 "VGAB0" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.708 " "Data Arrival Time  :     7.708" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    20.784 " "Data Required Time :    20.784" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    13.076  " "Slack              :    13.076 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961335 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961335 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.296 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.296" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961335 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961335 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961335 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.296  " "Path #1: Hold slack is 0.296 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sdram:inst1\|pixelOut\[8\] " "From Node    : sdram:inst1\|pixelOut\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_datain_reg0 " "To Node      : ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.090      1.090           launch edge time " "     1.090      1.090           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.476      0.386  R        clock network delay " "     1.476      0.386  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.656      0.180     uTco  sdram:inst1\|pixelOut\[8\] " "     1.656      0.180     uTco  sdram:inst1\|pixelOut\[8\]" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 85 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.656      0.000 RR  CELL  inst1\|pixelOut\[8\]\|q " "     1.656      0.000 RR  CELL  inst1\|pixelOut\[8\]\|q" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 85 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.218      0.562 RR    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|portadatain\[8\] " "     2.218      0.562 RR    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|portadatain\[8\]" {  } { { "db/altsyncram_inj1.tdf" "" { Text "C:/src/rgb2vga/vhdl/db/altsyncram_inj1.tdf" 39 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.282      0.064 RR  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_datain_reg0 " "     2.282      0.064 RR  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_datain_reg0" {  } { { "db/altsyncram_inj1.tdf" "" { Text "C:/src/rgb2vga/vhdl/db/altsyncram_inj1.tdf" 39 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.090      1.090           latch edge time " "     1.090      1.090           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.134      1.044  R        clock network delay " "     2.134      1.044  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.817     -0.317           clock pessimism removed " "     1.817     -0.317           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.817      0.000           clock uncertainty " "     1.817      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.986      0.169      uTh  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_datain_reg0 " "     1.986      0.169      uTh  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_datain_reg0" {  } { { "db/altsyncram_inj1.tdf" "" { Text "C:/src/rgb2vga/vhdl/db/altsyncram_inj1.tdf" 39 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.282 " "Data Arrival Time  :     2.282" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.986 " "Data Required Time :     1.986" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.296  " "Slack              :     0.296 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.312 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.312" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.312  " "Path #1: Hold slack is 0.312 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : input_detect:input_detect\|\\horizontal:hpeak\[4\] " "From Node    : input_detect:input_detect\|\\horizontal:hpeak\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : input_detect:input_detect\|\\horizontal:hpeak\[4\] " "To Node      : input_detect:input_detect\|\\horizontal:hpeak\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.381      0.381  R        clock network delay " "     0.381      0.381  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.561      0.180     uTco  input_detect:input_detect\|\\horizontal:hpeak\[4\] " "     0.561      0.180     uTco  input_detect:input_detect\|\\horizontal:hpeak\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.561      0.000 FF  CELL  input_detect\|\\horizontal:hpeak\[4\]\|q " "     0.561      0.000 FF  CELL  input_detect\|\\horizontal:hpeak\[4\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.561      0.000 FF    IC  input_detect\|hpeak~0\|datac " "     0.561      0.000 FF    IC  input_detect\|hpeak~0\|datac" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 26 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.835      0.274 FF  CELL  input_detect\|hpeak~0\|combout " "     0.835      0.274 FF  CELL  input_detect\|hpeak~0\|combout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 26 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.835      0.000 FF    IC  input_detect\|\\horizontal:hpeak\[4\]\|d " "     0.835      0.000 FF    IC  input_detect\|\\horizontal:hpeak\[4\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.892      0.057 FF  CELL  input_detect:input_detect\|\\horizontal:hpeak\[4\] " "     0.892      0.057 FF  CELL  input_detect:input_detect\|\\horizontal:hpeak\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.753      0.753  R        clock network delay " "     0.753      0.753  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.436     -0.317           clock pessimism removed " "     0.436     -0.317           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.436      0.000           clock uncertainty " "     0.436      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.580      0.144      uTh  input_detect:input_detect\|\\horizontal:hpeak\[4\] " "     0.580      0.144      uTh  input_detect:input_detect\|\\horizontal:hpeak\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     0.892 " "Data Arrival Time  :     0.892" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.580 " "Data Required Time :     0.580" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.312  " "Slack              :     0.312 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.312 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.312" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.312  " "Path #1: Hold slack is 0.312 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : vgaout:inst\|\\bar:posy\[2\] " "From Node    : vgaout:inst\|\\bar:posy\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : vgaout:inst\|\\bar:posy\[2\] " "To Node      : vgaout:inst\|\\bar:posy\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.390      0.390  R        clock network delay " "     0.390      0.390  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.570      0.180     uTco  vgaout:inst\|\\bar:posy\[2\] " "     0.570      0.180     uTco  vgaout:inst\|\\bar:posy\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.570      0.000 FF  CELL  inst\|\\bar:posy\[2\]\|q " "     0.570      0.000 FF  CELL  inst\|\\bar:posy\[2\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.570      0.000 FF    IC  inst\|posy~5\|datac " "     0.570      0.000 FF    IC  inst\|posy~5\|datac" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 166 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.844      0.274 FF  CELL  inst\|posy~5\|combout " "     0.844      0.274 FF  CELL  inst\|posy~5\|combout" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 166 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.844      0.000 FF    IC  inst\|\\bar:posy\[2\]\|d " "     0.844      0.000 FF    IC  inst\|\\bar:posy\[2\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.901      0.057 FF  CELL  vgaout:inst\|\\bar:posy\[2\] " "     0.901      0.057 FF  CELL  vgaout:inst\|\\bar:posy\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.762      0.762  R        clock network delay " "     0.762      0.762  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.445     -0.317           clock pessimism removed " "     0.445     -0.317           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.445      0.000           clock uncertainty " "     0.445      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.589      0.144      uTh  vgaout:inst\|\\bar:posy\[2\] " "     0.589      0.144      uTh  vgaout:inst\|\\bar:posy\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     0.901 " "Data Arrival Time  :     0.901" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.589 " "Data Required Time :     0.589" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.312  " "Slack              :     0.312 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 5.537 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 5.537" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 5.537  " "Path #1: Recovery slack is 5.537 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : genlock:inst4\|vblank " "From Node    : genlock:inst4\|vblank" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : genlock:inst4\|hcount\[1\] " "To Node      : genlock:inst4\|hcount\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.090      1.090           launch edge time " "     1.090      1.090           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.843      0.753  R        clock network delay " "     1.843      0.753  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.023      0.180     uTco  genlock:inst4\|vblank " "     2.023      0.180     uTco  genlock:inst4\|vblank" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 34 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.023      0.000 FF  CELL  inst4\|vblank\|q " "     2.023      0.000 FF  CELL  inst4\|vblank\|q" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 34 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.904      0.881 FF    IC  inst4\|hraster~0\|datad " "     2.904      0.881 FF    IC  inst4\|hraster~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.020      0.116 FR  CELL  inst4\|hraster~0\|combout " "     3.020      0.116 FR  CELL  inst4\|hraster~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.375      1.355 RR    IC  inst4\|hcount\[1\]\|clrn " "     4.375      1.355 RR    IC  inst4\|hcount\[1\]\|clrn" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 594 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.975      0.600 RF  CELL  genlock:inst4\|hcount\[1\] " "     4.975      0.600 RF  CELL  genlock:inst4\|hcount\[1\]" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 594 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.817      9.817           latch edge time " "     9.817      9.817           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.214      0.397  R        clock network delay " "    10.214      0.397  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.517      0.303           clock pessimism removed " "    10.517      0.303           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.497     -0.020           clock uncertainty " "    10.497     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.512      0.015     uTsu  genlock:inst4\|hcount\[1\] " "    10.512      0.015     uTsu  genlock:inst4\|hcount\[1\]" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 594 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.975 " "Data Arrival Time  :     4.975" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    10.512 " "Data Required Time :    10.512" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     5.537  " "Slack              :     5.537 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.882 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.882" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961351 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.882  " "Path #1: Removal slack is 0.882 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sdram:inst1\|rowStoreAck " "From Node    : sdram:inst1\|rowStoreAck" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : genlock:inst4\|store_req " "To Node      : genlock:inst4\|store_req" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.090      1.090           launch edge time " "     1.090      1.090           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.460      0.370  R        clock network delay " "     1.460      0.370  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.640      0.180     uTco  sdram:inst1\|rowStoreAck " "     1.640      0.180     uTco  sdram:inst1\|rowStoreAck" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 19 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.640      0.000 RR  CELL  inst1\|rowStoreAck\|q " "     1.640      0.000 RR  CELL  inst1\|rowStoreAck\|q" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 19 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.972      0.332 RR    IC  inst4\|store_req\|clrn " "     1.972      0.332 RR    IC  inst4\|store_req\|clrn" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 14 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.541      0.569 RF  CELL  genlock:inst4\|store_req " "     2.541      0.569 RF  CELL  genlock:inst4\|store_req" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 14 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.090      1.090           latch edge time " "     1.090      1.090           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.832      0.742  R        clock network delay " "     1.832      0.742  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.515     -0.317           clock pessimism removed " "     1.515     -0.317           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.515      0.000           clock uncertainty " "     1.515      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.659      0.144      uTh  genlock:inst4\|store_req " "     1.659      0.144      uTh  genlock:inst4\|store_req" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 14 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.541 " "Data Arrival Time  :     2.541" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.659 " "Data Required Time :     1.659" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.882  " "Slack              :     0.882 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 1.928 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 1.928" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|c...\] " "Targets: \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|c...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 1.928  " "Path #1: slack is 1.928 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : input_detect:input_detect\|\\horizontal:hblank_pulse\[0\] " "Node             : input_detect:input_detect\|\\horizontal:hblank_pulse\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Clock            : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLOCK_50 " "     0.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR    IC  CLOCK_50~input\|i " "     0.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.499      0.499 RR  CELL  CLOCK_50~input\|o " "     0.499      0.499 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.577      2.078 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "     2.577      2.078 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -2.286     -4.863 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "    -2.286     -4.863 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -2.286      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "    -2.286      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.601      1.685 RR    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\] " "    -0.601      1.685 RR    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.601      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk " "    -0.601      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.283      0.884 RR    IC  input_detect\|\\horizontal:hblank_pulse\[0\]\|clk " "     0.283      0.884 RR    IC  input_detect\|\\horizontal:hblank_pulse\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.753      0.470 RR  CELL  input_detect:input_detect\|\\horizontal:hblank_pulse\[0\] " "     0.753      0.470 RR  CELL  input_detect:input_detect\|\\horizontal:hblank_pulse\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.181      2.181           launch edge time " "     2.181      2.181           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.181      0.000           source latency " "     2.181      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.181      0.000           CLOCK_50 " "     2.181      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.181      0.000 RR    IC  CLOCK_50~input\|i " "     2.181      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.680      0.499 RR  CELL  CLOCK_50~input\|o " "     2.680      0.499 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.675      1.995 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "     4.675      1.995 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.340     -5.015 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "    -0.340     -5.015 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.340      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "    -0.340      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.261      1.601 FF    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\] " "     1.261      1.601 FF    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.261      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk " "     1.261      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.114      0.853 FF    IC  input_detect\|\\horizontal:hblank_pulse\[0\]\|clk " "     2.114      0.853 FF    IC  input_detect\|\\horizontal:hblank_pulse\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.526      0.412 FF  CELL  input_detect:input_detect\|\\horizontal:hblank_pulse\[0\] " "     2.526      0.412 FF  CELL  input_detect:input_detect\|\\horizontal:hblank_pulse\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.897      0.371           clock pessimism removed " "     2.897      0.371           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.216 " "Required Width   :     0.216" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     2.144 " "Actual Width     :     2.144" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     1.928 " "Slack            :     1.928" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.106 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.106" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|c...\] " "Targets: \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|c...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 4.106  " "Path #1: slack is 4.106 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_address_reg0 " "Node             : ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Clock            : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.453      5.453           launch edge time " "     5.453      5.453           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.453      0.000           source latency " "     5.453      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.453      0.000           CLOCK_50 " "     5.453      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.453      0.000 RR    IC  CLOCK_50~input\|i " "     5.453      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.952      0.499 RR  CELL  CLOCK_50~input\|o " "     5.952      0.499 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.030      2.078 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "     8.030      2.078 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.167     -4.863 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "     3.167     -4.863 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.167      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "     3.167      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.835      1.668 FF    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|inclk\[0\] " "     4.835      1.668 FF    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.835      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|outclk " "     4.835      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.732      0.897 FF    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|clk0 " "     5.732      0.897 FF    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.519      0.787 FF  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_address_reg0 " "     6.519      0.787 FF  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.817      9.817           launch edge time " "     9.817      9.817           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.817      0.000           source latency " "     9.817      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.817      0.000           CLOCK_50 " "     9.817      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.817      0.000 RR    IC  CLOCK_50~input\|i " "     9.817      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.316      0.499 RR  CELL  CLOCK_50~input\|o " "    10.316      0.499 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.311      1.995 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "    12.311      1.995 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.296     -5.015 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "     7.296     -5.015 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.296      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "     7.296      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.914      1.618 RR    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|inclk\[0\] " "     8.914      1.618 RR    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.914      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|outclk " "     8.914      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.767      0.853 RR    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|clk0 " "     9.767      0.853 RR    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.480      0.713 RR  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_address_reg0 " "    10.480      0.713 RR  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.855      0.375           clock pessimism removed " "    10.855      0.375           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.230 " "Required Width   :     0.230" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     4.336 " "Actual Width     :     4.336" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     4.106 " "Slack            :     4.106" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.817 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.817" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{CLOCK_50\}\] " "Targets: \[get_clocks \{CLOCK_50\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 9.817  " "Path #1: slack is 9.817 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Node             : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : CLOCK_50 " "Clock            : CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           source latency " "    10.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           CLOCK_50 " "    10.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000 FF    IC  CLOCK_50~input\|i " "    10.000      0.000 FF    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.643      0.643 FF  CELL  CLOCK_50~input\|o " "    10.643      0.643 FF  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.698      2.055 FF    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "    12.698      2.055 FF    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.894     -4.804 FF  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "     7.894     -4.804 FF  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.894      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "     7.894      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           source latency " "    20.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           CLOCK_50 " "    20.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000 RR    IC  CLOCK_50~input\|i " "    20.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.499      0.499 RR  CELL  CLOCK_50~input\|o " "    20.499      0.499 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    22.494      1.995 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "    22.494      1.995 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    17.479     -5.015 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "    17.479     -5.015 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    17.479      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "    17.479      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    17.711      0.232           clock pessimism removed " "    17.711      0.232           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.000 " "Required Width   :     0.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     9.817 " "Actual Width     :     9.817" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     9.817 " "Slack            :     9.817" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.292 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.292" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|c...\] " "Targets: \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|c...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 12.292  " "Path #1: slack is 12.292 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : vgaout:inst\|\\bar:posy\[0\] " "Node             : vgaout:inst\|\\bar:posy\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Clock            : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLOCK_50 " "     0.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR    IC  CLOCK_50~input\|i " "     0.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.499      0.499 RR  CELL  CLOCK_50~input\|o " "     0.499      0.499 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.577      2.078 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "     2.577      2.078 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -2.286     -4.863 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "    -2.286     -4.863 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -2.286      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "    -2.286      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.601      1.685 RR    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|inclk\[0\] " "    -0.601      1.685 RR    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.601      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|outclk " "    -0.601      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.292      0.893 RR    IC  inst\|\\bar:posy\[0\]\|clk " "     0.292      0.893 RR    IC  inst\|\\bar:posy\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.762      0.470 RR  CELL  vgaout:inst\|\\bar:posy\[0\] " "     0.762      0.470 RR  CELL  vgaout:inst\|\\bar:posy\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.545     12.545           launch edge time " "    12.545     12.545           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.545      0.000           source latency " "    12.545      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.545      0.000           CLOCK_50 " "    12.545      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.545      0.000 RR    IC  CLOCK_50~input\|i " "    12.545      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.044      0.499 RR  CELL  CLOCK_50~input\|o " "    13.044      0.499 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    15.039      1.995 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "    15.039      1.995 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.024     -5.015 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "    10.024     -5.015 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.024      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "    10.024      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.625      1.601 FF    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|inclk\[0\] " "    11.625      1.601 FF    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.625      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|outclk " "    11.625      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.486      0.861 FF    IC  inst\|\\bar:posy\[0\]\|clk " "    12.486      0.861 FF    IC  inst\|\\bar:posy\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.898      0.412 FF  CELL  vgaout:inst\|\\bar:posy\[0\] " "    12.898      0.412 FF  CELL  vgaout:inst\|\\bar:posy\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.270      0.372           clock pessimism removed " "    13.270      0.372           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.216 " "Required Width   :     0.216" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    12.508 " "Actual Width     :    12.508" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    12.292 " "Slack            :    12.292" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961366 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1446281961366 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961569 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.717 " "Worst-case setup slack is 1.717" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.717               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.717               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.002               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    4.002               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.836               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   15.836               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961569 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1446281961569 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.140 " "Worst-case hold slack is 0.140" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.140               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.140               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.184               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.184               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.187               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961585 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1446281961585 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 6.670 " "Worst-case recovery slack is 6.670" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.670               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    6.670               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961601 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1446281961601 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.535 " "Worst-case removal slack is 0.535" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.535               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.535               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961616 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1446281961616 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.964 " "Worst-case minimum pulse width slack is 1.964" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.964               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.964               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.112               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    4.112               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.588               0.000 CLOCK_50  " "    9.588               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.297               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   12.297               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961616 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1446281961616 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.717 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.717" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961851 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961851 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 1.717  " "Path #1: Setup slack is 1.717 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : FP1 " "From Node    : FP1" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : input_detect:input_detect\|\\horizontal:hcount\[0\] " "To Node      : input_detect:input_detect\|\\horizontal:hcount\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -1.631     -1.631  R        clock network delay " "    -1.631     -1.631  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.369      2.000  F  iExt  FP1 " "     0.369      2.000  F  iExt  FP1" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 144 -56 120 160 "FP1" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.369      0.000 FF    IC  FP1~input\|i " "     0.369      0.000 FF    IC  FP1~input\|i" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 144 -56 120 160 "FP1" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.986      0.617 FF  CELL  FP1~input\|o " "     0.986      0.617 FF  CELL  FP1~input\|o" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 144 -56 120 160 "FP1" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.089      1.103 FF    IC  input_detect\|horizontal~3\|datad " "     2.089      1.103 FF    IC  input_detect\|horizontal~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.161      0.072 FR  CELL  input_detect\|horizontal~3\|combout " "     2.161      0.072 FR  CELL  input_detect\|horizontal~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.326      0.165 RR    IC  input_detect\|\\horizontal:hcount\[3\]~3\|datac " "     2.326      0.165 RR    IC  input_detect\|\\horizontal:hcount\[3\]~3\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.451      0.125 RF  CELL  input_detect\|\\horizontal:hcount\[3\]~3\|combout " "     2.451      0.125 RF  CELL  input_detect\|\\horizontal:hcount\[3\]~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.830      0.379 FF    IC  input_detect\|\\horizontal:hcount\[0\]\|ena " "     2.830      0.379 FF    IC  input_detect\|\\horizontal:hcount\[0\]\|ena" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.153      0.323 FF  CELL  input_detect:input_detect\|\\horizontal:hcount\[0\] " "     3.153      0.323 FF  CELL  input_detect:input_detect\|\\horizontal:hcount\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.363      4.363           latch edge time " "     4.363      4.363           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.721      0.358  R        clock network delay " "     4.721      0.358  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.883      0.162           clock pessimism removed " "     4.883      0.162           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.863     -0.020           clock uncertainty " "     4.863     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.870      0.007     uTsu  input_detect:input_detect\|\\horizontal:hcount\[0\] " "     4.870      0.007     uTsu  input_detect:input_detect\|\\horizontal:hcount\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.153 " "Data Arrival Time  :     3.153" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.870 " "Data Required Time :     4.870" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.717  " "Slack              :     1.717 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961851 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961851 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.002 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.002" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961851 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961851 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961851 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 4.002  " "Path #1: Setup slack is 4.002 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : adc:inst2\|pixel_adc\[4\] " "From Node    : adc:inst2\|pixel_adc\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : genlock:inst4\|pixel_d\[1\] " "To Node      : genlock:inst4\|pixel_d\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.090      1.090           launch edge time " "     1.090      1.090           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.523      0.433  R        clock network delay " "     1.523      0.433  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.628      0.105     uTco  adc:inst2\|pixel_adc\[4\] " "     1.628      0.105     uTco  adc:inst2\|pixel_adc\[4\]" {  } { { "adc.vhd" "" { Text "C:/src/rgb2vga/vhdl/adc.vhd" 179 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.628      0.000 FF  CELL  inst2\|pixel_adc\[4\]\|q " "     1.628      0.000 FF  CELL  inst2\|pixel_adc\[4\]\|q" {  } { { "adc.vhd" "" { Text "C:/src/rgb2vga/vhdl/adc.vhd" 179 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.919      0.291 FF    IC  inst4\|LessThan4~0\|dataa " "     1.919      0.291 FF    IC  inst4\|LessThan4~0\|dataa" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 860 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.098      0.179 FF  CELL  inst4\|LessThan4~0\|combout " "     2.098      0.179 FF  CELL  inst4\|LessThan4~0\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 860 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.670      0.572 FF    IC  inst4\|Mux25~0\|datac " "     2.670      0.572 FF    IC  inst4\|Mux25~0\|datac" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 779 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.790      0.120 FR  CELL  inst4\|Mux25~0\|combout " "     2.790      0.120 FR  CELL  inst4\|Mux25~0\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 779 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.119      0.329 RR    IC  inst4\|a_pixel~10\|datac " "     3.119      0.329 RR    IC  inst4\|a_pixel~10\|datac" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 683 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.249      0.130 RR  CELL  inst4\|a_pixel~10\|combout " "     3.249      0.130 RR  CELL  inst4\|a_pixel~10\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 683 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.339      0.090 RR    IC  inst4\|a_pixel~14\|datad " "     3.339      0.090 RR    IC  inst4\|a_pixel~14\|datad" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 683 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.407      0.068 RR  CELL  inst4\|a_pixel~14\|combout " "     3.407      0.068 RR  CELL  inst4\|a_pixel~14\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 683 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.497      0.090 RR    IC  inst4\|a_pixel~18\|datac " "     3.497      0.090 RR    IC  inst4\|a_pixel~18\|datac" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 683 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.622      0.125 RF  CELL  inst4\|a_pixel~18\|combout " "     3.622      0.125 RF  CELL  inst4\|a_pixel~18\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 683 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.153      0.531 FF    IC  inst4\|process_d~0\|datac " "     4.153      0.531 FF    IC  inst4\|process_d~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.286      0.133 FF  CELL  inst4\|process_d~0\|combout " "     4.286      0.133 FF  CELL  inst4\|process_d~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.424      0.138 FF    IC  inst4\|process_d~3\|dataa " "     4.424      0.138 FF    IC  inst4\|process_d~3\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.597      0.173 FF  CELL  inst4\|process_d~3\|combout " "     4.597      0.173 FF  CELL  inst4\|process_d~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.993      0.396 FF    IC  inst4\|Mux61~6\|datac " "     4.993      0.396 FF    IC  inst4\|Mux61~6\|datac" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 71 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.126      0.133 FF  CELL  inst4\|Mux61~6\|combout " "     5.126      0.133 FF  CELL  inst4\|Mux61~6\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 71 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.244      0.118 FF    IC  inst4\|Mux61~7\|datad " "     5.244      0.118 FF    IC  inst4\|Mux61~7\|datad" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 71 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.307      0.063 FF  CELL  inst4\|Mux61~7\|combout " "     5.307      0.063 FF  CELL  inst4\|Mux61~7\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 71 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.446      0.139 FF    IC  inst4\|Mux61~10\|datab " "     5.446      0.139 FF    IC  inst4\|Mux61~10\|datab" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 71 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.638      0.192 FF  CELL  inst4\|Mux61~10\|combout " "     5.638      0.192 FF  CELL  inst4\|Mux61~10\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 71 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.749      0.111 FF    IC  inst4\|Mux61~12\|datac " "     5.749      0.111 FF    IC  inst4\|Mux61~12\|datac" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 71 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.882      0.133 FF  CELL  inst4\|Mux61~12\|combout " "     5.882      0.133 FF  CELL  inst4\|Mux61~12\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 71 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.084      0.202 FF    IC  inst4\|pixel_d\[1\]_NEW2\|datad " "     6.084      0.202 FF    IC  inst4\|pixel_d\[1\]_NEW2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.147      0.063 FF  CELL  inst4\|pixel_d\[1\]_NEW2\|combout " "     6.147      0.063 FF  CELL  inst4\|pixel_d\[1\]_NEW2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.147      0.000 FF    IC  inst4\|pixel_d\[1\]\|d " "     6.147      0.000 FF    IC  inst4\|pixel_d\[1\]\|d" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 681 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.197      0.050 FF  CELL  genlock:inst4\|pixel_d\[1\] " "     6.197      0.050 FF  CELL  genlock:inst4\|pixel_d\[1\]" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 681 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.817      9.817           latch edge time " "     9.817      9.817           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.994      0.177  R        clock network delay " "     9.994      0.177  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.212      0.218           clock pessimism removed " "    10.212      0.218           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.192     -0.020           clock uncertainty " "    10.192     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.199      0.007     uTsu  genlock:inst4\|pixel_d\[1\] " "    10.199      0.007     uTsu  genlock:inst4\|pixel_d\[1\]" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 681 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.197 " "Data Arrival Time  :     6.197" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    10.199 " "Data Required Time :    10.199" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     4.002  " "Slack              :     4.002 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 15.836 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 15.836" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 15.836  " "Path #1: Setup slack is 15.836 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : vgaout:inst\|pixel\[2\] " "From Node    : vgaout:inst\|pixel\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : VGAB0 " "To Node      : VGAB0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.431      0.431  R        clock network delay " "     0.431      0.431  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.536      0.105     uTco  vgaout:inst\|pixel\[2\] " "     0.536      0.105     uTco  vgaout:inst\|pixel\[2\]" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 146 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.536      0.000 FF  CELL  inst\|pixel\[2\]\|q " "     0.536      0.000 FF  CELL  inst\|pixel\[2\]\|q" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 146 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.718      0.182 FF    IC  inst\|vga_out\[2\]~4\|dataa " "     0.718      0.182 FF    IC  inst\|vga_out\[2\]~4\|dataa" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.922      0.204 FF  CELL  inst\|vga_out\[2\]~4\|combout " "     0.922      0.204 FF  CELL  inst\|vga_out\[2\]~4\|combout" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.684      0.762 FF    IC  VGAB0~output\|i " "     1.684      0.762 FF    IC  VGAB0~output\|i" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 608 -16 160 624 "VGAB0" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.603      3.919 FF  CELL  VGAB0~output\|o " "     5.603      3.919 FF  CELL  VGAB0~output\|o" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 608 -16 160 624 "VGAB0" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.603      0.000 FF  CELL  VGAB0 " "     5.603      0.000 FF  CELL  VGAB0" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 608 -16 160 624 "VGAB0" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.090     25.090           latch edge time " "    25.090     25.090           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.297     -1.793  R        clock network delay " "    23.297     -1.793  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.459      0.162           clock pessimism removed " "    23.459      0.162           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.439     -0.020           clock uncertainty " "    23.439     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.439     -2.000  F  oExt  VGAB0 " "    21.439     -2.000  F  oExt  VGAB0" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 608 -16 160 624 "VGAB0" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.603 " "Data Arrival Time  :     5.603" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.439 " "Data Required Time :    21.439" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    15.836  " "Slack              :    15.836 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.140 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.140" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.140  " "Path #1: Hold slack is 0.140 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sdram:inst1\|pixelOut\[8\] " "From Node    : sdram:inst1\|pixelOut\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_datain_reg0 " "To Node      : ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.090      1.090           launch edge time " "     1.090      1.090           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.261      0.171  R        clock network delay " "     1.261      0.171  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.366      0.105     uTco  sdram:inst1\|pixelOut\[8\] " "     1.366      0.105     uTco  sdram:inst1\|pixelOut\[8\]" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 85 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.366      0.000 RR  CELL  inst1\|pixelOut\[8\]\|q " "     1.366      0.000 RR  CELL  inst1\|pixelOut\[8\]\|q" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 85 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.690      0.324 RR    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|portadatain\[8\] " "     1.690      0.324 RR    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|portadatain\[8\]" {  } { { "db/altsyncram_inj1.tdf" "" { Text "C:/src/rgb2vga/vhdl/db/altsyncram_inj1.tdf" 39 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.726      0.036 RR  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_datain_reg0 " "     1.726      0.036 RR  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_datain_reg0" {  } { { "db/altsyncram_inj1.tdf" "" { Text "C:/src/rgb2vga/vhdl/db/altsyncram_inj1.tdf" 39 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.090      1.090           latch edge time " "     1.090      1.090           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.700      0.610  R        clock network delay " "     1.700      0.610  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.482     -0.218           clock pessimism removed " "     1.482     -0.218           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.482      0.000           clock uncertainty " "     1.482      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.586      0.104      uTh  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_datain_reg0 " "     1.586      0.104      uTh  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_datain_reg0" {  } { { "db/altsyncram_inj1.tdf" "" { Text "C:/src/rgb2vga/vhdl/db/altsyncram_inj1.tdf" 39 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.726 " "Data Arrival Time  :     1.726" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.586 " "Data Required Time :     1.586" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.140  " "Slack              :     0.140 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961866 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.184 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.184" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.184  " "Path #1: Hold slack is 0.184 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : vgaout:inst\|col_number\[0\] " "From Node    : vgaout:inst\|col_number\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~portb_address_reg0 " "To Node      : ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~portb_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.165      0.165  R        clock network delay " "     0.165      0.165  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.270      0.105     uTco  vgaout:inst\|col_number\[0\] " "     0.270      0.105     uTco  vgaout:inst\|col_number\[0\]" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 94 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.270      0.000 RR  CELL  inst\|col_number\[0\]\|q " "     0.270      0.000 RR  CELL  inst\|col_number\[0\]\|q" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 94 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.593      0.323 RR    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|portbaddr\[0\] " "     0.593      0.323 RR    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|portbaddr\[0\]" {  } { { "db/altsyncram_inj1.tdf" "" { Text "C:/src/rgb2vga/vhdl/db/altsyncram_inj1.tdf" 39 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.631      0.038 RR  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~portb_address_reg0 " "     0.631      0.038 RR  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~portb_address_reg0" {  } { { "db/altsyncram_inj1.tdf" "" { Text "C:/src/rgb2vga/vhdl/db/altsyncram_inj1.tdf" 39 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.560      0.560  R        clock network delay " "     0.560      0.560  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.343     -0.217           clock pessimism removed " "     0.343     -0.217           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.343      0.000           clock uncertainty " "     0.343      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.447      0.104      uTh  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~portb_address_reg0 " "     0.447      0.104      uTh  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~portb_address_reg0" {  } { { "db/altsyncram_inj1.tdf" "" { Text "C:/src/rgb2vga/vhdl/db/altsyncram_inj1.tdf" 39 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     0.631 " "Data Arrival Time  :     0.631" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.447 " "Data Required Time :     0.447" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.184  " "Slack              :     0.184 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.187 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.187" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.187  " "Path #1: Hold slack is 0.187 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : input_detect:input_detect\|video_active " "From Node    : input_detect:input_detect\|video_active" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : input_detect:input_detect\|video_active " "To Node      : input_detect:input_detect\|video_active" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.168      0.168  R        clock network delay " "     0.168      0.168  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.273      0.105     uTco  input_detect:input_detect\|video_active " "     0.273      0.105     uTco  input_detect:input_detect\|video_active" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.273      0.000 RR  CELL  input_detect\|video_active\|q " "     0.273      0.000 RR  CELL  input_detect\|video_active\|q" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.273      0.000 RR    IC  input_detect\|video_active~0\|datac " "     0.273      0.000 RR    IC  input_detect\|video_active~0\|datac" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.444      0.171 RR  CELL  input_detect\|video_active~0\|combout " "     0.444      0.171 RR  CELL  input_detect\|video_active~0\|combout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.444      0.000 RR    IC  input_detect\|video_active\|d " "     0.444      0.000 RR    IC  input_detect\|video_active\|d" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.475      0.031 RR  CELL  input_detect:input_detect\|video_active " "     0.475      0.031 RR  CELL  input_detect:input_detect\|video_active" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.422      0.422  R        clock network delay " "     0.422      0.422  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.204     -0.218           clock pessimism removed " "     0.204     -0.218           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.204      0.000           clock uncertainty " "     0.204      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.288      0.084      uTh  input_detect:input_detect\|video_active " "     0.288      0.084      uTh  input_detect:input_detect\|video_active" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     0.475 " "Data Arrival Time  :     0.475" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.288 " "Data Required Time :     0.288" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.187  " "Slack              :     0.187 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 6.670 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 6.670" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 6.670  " "Path #1: Recovery slack is 6.670 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : genlock:inst4\|vblank " "From Node    : genlock:inst4\|vblank" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : genlock:inst4\|hcount\[1\] " "To Node      : genlock:inst4\|hcount\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.090      1.090           launch edge time " "     1.090      1.090           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.512      0.422  R        clock network delay " "     1.512      0.422  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.617      0.105     uTco  genlock:inst4\|vblank " "     1.617      0.105     uTco  genlock:inst4\|vblank" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 34 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.617      0.000 RR  CELL  inst4\|vblank\|q " "     1.617      0.000 RR  CELL  inst4\|vblank\|q" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 34 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.122      0.505 RR    IC  inst4\|hraster~0\|datad " "     2.122      0.505 RR    IC  inst4\|hraster~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.188      0.066 RF  CELL  inst4\|hraster~0\|combout " "     2.188      0.066 RF  CELL  inst4\|hraster~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.131      0.943 FF    IC  inst4\|hcount\[1\]\|clrn " "     3.131      0.943 FF    IC  inst4\|hcount\[1\]\|clrn" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 594 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.522      0.391 FR  CELL  genlock:inst4\|hcount\[1\] " "     3.522      0.391 FR  CELL  genlock:inst4\|hcount\[1\]" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 594 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.817      9.817           latch edge time " "     9.817      9.817           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.997      0.180  R        clock network delay " "     9.997      0.180  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.205      0.208           clock pessimism removed " "    10.205      0.208           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.185     -0.020           clock uncertainty " "    10.185     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.192      0.007     uTsu  genlock:inst4\|hcount\[1\] " "    10.192      0.007     uTsu  genlock:inst4\|hcount\[1\]" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 594 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.522 " "Data Arrival Time  :     3.522" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    10.192 " "Data Required Time :    10.192" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     6.670  " "Slack              :     6.670 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.535 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.535" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.535  " "Path #1: Removal slack is 0.535 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sdram:inst1\|rowStoreAck " "From Node    : sdram:inst1\|rowStoreAck" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : genlock:inst4\|store_req " "To Node      : genlock:inst4\|store_req" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.090      1.090           launch edge time " "     1.090      1.090           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.250      0.160  R        clock network delay " "     1.250      0.160  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.355      0.105     uTco  sdram:inst1\|rowStoreAck " "     1.355      0.105     uTco  sdram:inst1\|rowStoreAck" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 19 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.355      0.000 RR  CELL  inst1\|rowStoreAck\|q " "     1.355      0.000 RR  CELL  inst1\|rowStoreAck\|q" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 19 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.539      0.184 RR    IC  inst4\|store_req\|clrn " "     1.539      0.184 RR    IC  inst4\|store_req\|clrn" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 14 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.905      0.366 RF  CELL  genlock:inst4\|store_req " "     1.905      0.366 RF  CELL  genlock:inst4\|store_req" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 14 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.090      1.090           latch edge time " "     1.090      1.090           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.504      0.414  R        clock network delay " "     1.504      0.414  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.286     -0.218           clock pessimism removed " "     1.286     -0.218           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.286      0.000           clock uncertainty " "     1.286      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.370      0.084      uTh  genlock:inst4\|store_req " "     1.370      0.084      uTh  genlock:inst4\|store_req" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 14 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.905 " "Data Arrival Time  :     1.905" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.370 " "Data Required Time :     1.370" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.535  " "Slack              :     0.535 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 1.964 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 1.964" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|c...\] " "Targets: \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|c...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961882 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 1.964  " "Path #1: slack is 1.964 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : input_detect:input_detect\|\\horizontal:hblank_pulse\[0\] " "Node             : input_detect:input_detect\|\\horizontal:hblank_pulse\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Clock            : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLOCK_50 " "     0.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR    IC  CLOCK_50~input\|i " "     0.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.238      0.238 RR  CELL  CLOCK_50~input\|o " "     0.238      0.238 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.649      1.411 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "     1.649      1.411 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.631     -3.280 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "    -1.631     -3.280 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.631      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "    -1.631      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.494      1.137 RR    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\] " "    -0.494      1.137 RR    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.494      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk " "    -0.494      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.127      0.621 RR    IC  input_detect\|\\horizontal:hblank_pulse\[0\]\|clk " "     0.127      0.621 RR    IC  input_detect\|\\horizontal:hblank_pulse\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.422      0.295 RR  CELL  input_detect:input_detect\|\\horizontal:hblank_pulse\[0\] " "     0.422      0.295 RR  CELL  input_detect:input_detect\|\\horizontal:hblank_pulse\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.181      2.181           launch edge time " "     2.181      2.181           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.181      0.000           source latency " "     2.181      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.181      0.000           CLOCK_50 " "     2.181      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.181      0.000 RR    IC  CLOCK_50~input\|i " "     2.181      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.419      0.238 RR  CELL  CLOCK_50~input\|o " "     2.419      0.238 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.774      1.355 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "     3.774      1.355 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.388     -3.386 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "     0.388     -3.386 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.388      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "     0.388      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.476      1.088 FF    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\] " "     1.476      1.088 FF    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.476      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk " "     1.476      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.081      0.605 FF    IC  input_detect\|\\horizontal:hblank_pulse\[0\]\|clk " "     2.081      0.605 FF    IC  input_detect\|\\horizontal:hblank_pulse\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.348      0.267 FF  CELL  input_detect:input_detect\|\\horizontal:hblank_pulse\[0\] " "     2.348      0.267 FF  CELL  input_detect:input_detect\|\\horizontal:hblank_pulse\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.602      0.254           clock pessimism removed " "     2.602      0.254           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.216 " "Required Width   :     0.216" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     2.180 " "Actual Width     :     2.180" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     1.964 " "Slack            :     1.964" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.112 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.112" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|c...\] " "Targets: \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|c...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 4.112  " "Path #1: slack is 4.112 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_address_reg0 " "Node             : ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Clock            : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.453      5.453           launch edge time " "     5.453      5.453           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.453      0.000           source latency " "     5.453      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.453      0.000           CLOCK_50 " "     5.453      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.453      0.000 RR    IC  CLOCK_50~input\|i " "     5.453      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.691      0.238 RR  CELL  CLOCK_50~input\|o " "     5.691      0.238 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.102      1.411 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "     7.102      1.411 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.822     -3.280 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "     3.822     -3.280 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.822      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "     3.822      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.955      1.133 FF    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|inclk\[0\] " "     4.955      1.133 FF    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.955      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|outclk " "     4.955      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.592      0.637 FF    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|clk0 " "     5.592      0.637 FF    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.080      0.488 FF  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_address_reg0 " "     6.080      0.488 FF  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.817      9.817           launch edge time " "     9.817      9.817           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.817      0.000           source latency " "     9.817      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.817      0.000           CLOCK_50 " "     9.817      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.817      0.000 RR    IC  CLOCK_50~input\|i " "     9.817      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.055      0.238 RR  CELL  CLOCK_50~input\|o " "    10.055      0.238 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.410      1.355 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "    11.410      1.355 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.024     -3.386 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "     8.024     -3.386 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.024      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "     8.024      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.116      1.092 RR    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|inclk\[0\] " "     9.116      1.092 RR    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.116      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|outclk " "     9.116      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.715      0.599 RR    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|clk0 " "     9.715      0.599 RR    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.163      0.448 RR  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_address_reg0 " "    10.163      0.448 RR  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.422      0.259           clock pessimism removed " "    10.422      0.259           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.230 " "Required Width   :     0.230" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     4.342 " "Actual Width     :     4.342" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     4.112 " "Slack            :     4.112" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.588 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.588" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{CLOCK_50\}\] " "Targets: \[get_clocks \{CLOCK_50\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 9.588  " "Path #1: slack is 9.588 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Node             : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : CLOCK_50 " "Clock            : CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           source latency " "    10.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           CLOCK_50 " "    10.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000 FF    IC  CLOCK_50~input\|i " "    10.000      0.000 FF    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.617      0.617 FF  CELL  CLOCK_50~input\|o " "    10.617      0.617 FF  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.017      1.400 FF    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "    12.017      1.400 FF    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.780     -3.237 FF  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "     8.780     -3.237 FF  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.780      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "     8.780      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           source latency " "    20.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           CLOCK_50 " "    20.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000 RR    IC  CLOCK_50~input\|i " "    20.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.238      0.238 RR  CELL  CLOCK_50~input\|o " "    20.238      0.238 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    21.593      1.355 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "    21.593      1.355 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    18.207     -3.386 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "    18.207     -3.386 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    18.207      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "    18.207      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    18.368      0.161           clock pessimism removed " "    18.368      0.161           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.000 " "Required Width   :     0.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     9.588 " "Actual Width     :     9.588" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     9.588 " "Slack            :     9.588" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.297 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.297" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|c...\] " "Targets: \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|c...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 12.297  " "Path #1: slack is 12.297 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|q_b\[0\] " "Node             : ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|q_b\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Clock            : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.545     12.545           launch edge time " "    12.545     12.545           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.545      0.000           source latency " "    12.545      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.545      0.000           CLOCK_50 " "    12.545      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.545      0.000 RR    IC  CLOCK_50~input\|i " "    12.545      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.783      0.238 RR  CELL  CLOCK_50~input\|o " "    12.783      0.238 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    14.194      1.411 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "    14.194      1.411 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.914     -3.280 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "    10.914     -3.280 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.914      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "    10.914      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.047      1.133 FF    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|inclk\[0\] " "    12.047      1.133 FF    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.047      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|outclk " "    12.047      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.675      0.628 FF    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|clk1 " "    12.675      0.628 FF    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|clk1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.122      0.447 FF  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|q_b\[0\] " "    13.122      0.447 FF  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|q_b\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.090     25.090           launch edge time " "    25.090     25.090           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.090      0.000           source latency " "    25.090      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.090      0.000           CLOCK_50 " "    25.090      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.090      0.000 RR    IC  CLOCK_50~input\|i " "    25.090      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.328      0.238 RR  CELL  CLOCK_50~input\|o " "    25.328      0.238 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.683      1.355 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "    26.683      1.355 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    23.297     -3.386 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "    23.297     -3.386 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    23.297      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "    23.297      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    24.389      1.092 RR    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|inclk\[0\] " "    24.389      1.092 RR    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    24.389      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|outclk " "    24.389      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    24.981      0.592 RR    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|clk1 " "    24.981      0.592 RR    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|clk1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.397      0.416 RR  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|q_b\[0\] " "    25.397      0.416 RR  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|q_b\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.649      0.252           clock pessimism removed " "    25.649      0.252           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.230 " "Required Width   :     0.230" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    12.527 " "Actual Width     :    12.527" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    12.297 " "Slack            :    12.297" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1446281961898 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1446281962288 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1446281962288 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "728 " "Peak virtual memory: 728 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1446281962523 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 31 01:59:22 2015 " "Processing ended: Sat Oct 31 01:59:22 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1446281962523 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1446281962523 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1446281962523 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1446281962523 ""}
