<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>NVPTXGenRegisterInfo.inc source code [llvm/build/lib/Target/NVPTX/NVPTXGenRegisterInfo.inc] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::NVPTX::RegisterPressureSets "/>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/build/lib/Target/NVPTX/NVPTXGenRegisterInfo.inc'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>build</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>NVPTX</a>/<a href='NVPTXGenRegisterInfo.inc.html'>NVPTXGenRegisterInfo.inc</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\</i></td></tr>
<tr><th id="2">2</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="3">3</th><td><i>|* Target Register Enum Values                                                *|</i></td></tr>
<tr><th id="4">4</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="5">5</th><td><i>|* Automatically generated file, do not edit!                                 *|</i></td></tr>
<tr><th id="6">6</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="7">7</th><td><i>\*===----------------------------------------------------------------------===*/</i></td></tr>
<tr><th id="8">8</th><td></td></tr>
<tr><th id="9">9</th><td></td></tr>
<tr><th id="10">10</th><td><u>#<span data-ppcond="10">ifdef</span> <a class="macro" href="../../../../llvm/lib/Target/NVPTX/NVPTX.h.html#179" data-ref="_M/GET_REGINFO_ENUM">GET_REGINFO_ENUM</a></u></td></tr>
<tr><th id="11">11</th><td><u>#undef <a class="macro" href="../../../../llvm/lib/Target/NVPTX/NVPTX.h.html#179" data-ref="_M/GET_REGINFO_ENUM">GET_REGINFO_ENUM</a></u></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="14">14</th><td></td></tr>
<tr><th id="15">15</th><td><b>class</b> <a class="type" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegisterClass" title='llvm::MCRegisterClass' data-ref="llvm::MCRegisterClass" data-ref-filename="llvm..MCRegisterClass" id="llvm::MCRegisterClass">MCRegisterClass</a>;</td></tr>
<tr><th id="16">16</th><td><b>extern</b> <em>const</em> <a class="type" href="../../../../llvm/include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegisterClass" title='llvm::MCRegisterClass' data-ref="llvm::MCRegisterClass" data-ref-filename="llvm..MCRegisterClass">MCRegisterClass</a> <dfn class="decl" id="llvm::NVPTXMCRegisterClasses" title='llvm::NVPTXMCRegisterClasses' data-ref="llvm::NVPTXMCRegisterClasses" data-ref-filename="llvm..NVPTXMCRegisterClasses">NVPTXMCRegisterClasses</dfn>[];</td></tr>
<tr><th id="17">17</th><td></td></tr>
<tr><th id="18">18</th><td><b>namespace</b> <span class="namespace">NVPTX</span> {</td></tr>
<tr><th id="19">19</th><td><b>enum</b> {</td></tr>
<tr><th id="20">20</th><td>  <dfn class="enum" id="llvm::NVPTX::NoRegister" title='llvm::NVPTX::NoRegister' data-ref="llvm::NVPTX::NoRegister" data-ref-filename="llvm..NVPTX..NoRegister">NoRegister</dfn>,</td></tr>
<tr><th id="21">21</th><td>  <dfn class="enum" id="llvm::NVPTX::VRDepot" title='llvm::NVPTX::VRDepot' data-ref="llvm::NVPTX::VRDepot" data-ref-filename="llvm..NVPTX..VRDepot">VRDepot</dfn> = <var>1</var>,</td></tr>
<tr><th id="22">22</th><td>  <dfn class="enum" id="llvm::NVPTX::VRFrame" title='llvm::NVPTX::VRFrame' data-ref="llvm::NVPTX::VRFrame" data-ref-filename="llvm..NVPTX..VRFrame">VRFrame</dfn> = <var>2</var>,</td></tr>
<tr><th id="23">23</th><td>  <dfn class="enum" id="llvm::NVPTX::VRFrameLocal" title='llvm::NVPTX::VRFrameLocal' data-ref="llvm::NVPTX::VRFrameLocal" data-ref-filename="llvm..NVPTX..VRFrameLocal">VRFrameLocal</dfn> = <var>3</var>,</td></tr>
<tr><th id="24">24</th><td>  <dfn class="enum" id="llvm::NVPTX::ENVREG0" title='llvm::NVPTX::ENVREG0' data-ref="llvm::NVPTX::ENVREG0" data-ref-filename="llvm..NVPTX..ENVREG0">ENVREG0</dfn> = <var>4</var>,</td></tr>
<tr><th id="25">25</th><td>  <dfn class="enum" id="llvm::NVPTX::ENVREG1" title='llvm::NVPTX::ENVREG1' data-ref="llvm::NVPTX::ENVREG1" data-ref-filename="llvm..NVPTX..ENVREG1">ENVREG1</dfn> = <var>5</var>,</td></tr>
<tr><th id="26">26</th><td>  <dfn class="enum" id="llvm::NVPTX::ENVREG2" title='llvm::NVPTX::ENVREG2' data-ref="llvm::NVPTX::ENVREG2" data-ref-filename="llvm..NVPTX..ENVREG2">ENVREG2</dfn> = <var>6</var>,</td></tr>
<tr><th id="27">27</th><td>  <dfn class="enum" id="llvm::NVPTX::ENVREG3" title='llvm::NVPTX::ENVREG3' data-ref="llvm::NVPTX::ENVREG3" data-ref-filename="llvm..NVPTX..ENVREG3">ENVREG3</dfn> = <var>7</var>,</td></tr>
<tr><th id="28">28</th><td>  <dfn class="enum" id="llvm::NVPTX::ENVREG4" title='llvm::NVPTX::ENVREG4' data-ref="llvm::NVPTX::ENVREG4" data-ref-filename="llvm..NVPTX..ENVREG4">ENVREG4</dfn> = <var>8</var>,</td></tr>
<tr><th id="29">29</th><td>  <dfn class="enum" id="llvm::NVPTX::ENVREG5" title='llvm::NVPTX::ENVREG5' data-ref="llvm::NVPTX::ENVREG5" data-ref-filename="llvm..NVPTX..ENVREG5">ENVREG5</dfn> = <var>9</var>,</td></tr>
<tr><th id="30">30</th><td>  <dfn class="enum" id="llvm::NVPTX::ENVREG6" title='llvm::NVPTX::ENVREG6' data-ref="llvm::NVPTX::ENVREG6" data-ref-filename="llvm..NVPTX..ENVREG6">ENVREG6</dfn> = <var>10</var>,</td></tr>
<tr><th id="31">31</th><td>  <dfn class="enum" id="llvm::NVPTX::ENVREG7" title='llvm::NVPTX::ENVREG7' data-ref="llvm::NVPTX::ENVREG7" data-ref-filename="llvm..NVPTX..ENVREG7">ENVREG7</dfn> = <var>11</var>,</td></tr>
<tr><th id="32">32</th><td>  <dfn class="enum" id="llvm::NVPTX::ENVREG8" title='llvm::NVPTX::ENVREG8' data-ref="llvm::NVPTX::ENVREG8" data-ref-filename="llvm..NVPTX..ENVREG8">ENVREG8</dfn> = <var>12</var>,</td></tr>
<tr><th id="33">33</th><td>  <dfn class="enum" id="llvm::NVPTX::ENVREG9" title='llvm::NVPTX::ENVREG9' data-ref="llvm::NVPTX::ENVREG9" data-ref-filename="llvm..NVPTX..ENVREG9">ENVREG9</dfn> = <var>13</var>,</td></tr>
<tr><th id="34">34</th><td>  <dfn class="enum" id="llvm::NVPTX::ENVREG10" title='llvm::NVPTX::ENVREG10' data-ref="llvm::NVPTX::ENVREG10" data-ref-filename="llvm..NVPTX..ENVREG10">ENVREG10</dfn> = <var>14</var>,</td></tr>
<tr><th id="35">35</th><td>  <dfn class="enum" id="llvm::NVPTX::ENVREG11" title='llvm::NVPTX::ENVREG11' data-ref="llvm::NVPTX::ENVREG11" data-ref-filename="llvm..NVPTX..ENVREG11">ENVREG11</dfn> = <var>15</var>,</td></tr>
<tr><th id="36">36</th><td>  <dfn class="enum" id="llvm::NVPTX::ENVREG12" title='llvm::NVPTX::ENVREG12' data-ref="llvm::NVPTX::ENVREG12" data-ref-filename="llvm..NVPTX..ENVREG12">ENVREG12</dfn> = <var>16</var>,</td></tr>
<tr><th id="37">37</th><td>  <dfn class="enum" id="llvm::NVPTX::ENVREG13" title='llvm::NVPTX::ENVREG13' data-ref="llvm::NVPTX::ENVREG13" data-ref-filename="llvm..NVPTX..ENVREG13">ENVREG13</dfn> = <var>17</var>,</td></tr>
<tr><th id="38">38</th><td>  <dfn class="enum" id="llvm::NVPTX::ENVREG14" title='llvm::NVPTX::ENVREG14' data-ref="llvm::NVPTX::ENVREG14" data-ref-filename="llvm..NVPTX..ENVREG14">ENVREG14</dfn> = <var>18</var>,</td></tr>
<tr><th id="39">39</th><td>  <dfn class="enum" id="llvm::NVPTX::ENVREG15" title='llvm::NVPTX::ENVREG15' data-ref="llvm::NVPTX::ENVREG15" data-ref-filename="llvm..NVPTX..ENVREG15">ENVREG15</dfn> = <var>19</var>,</td></tr>
<tr><th id="40">40</th><td>  <dfn class="enum" id="llvm::NVPTX::ENVREG16" title='llvm::NVPTX::ENVREG16' data-ref="llvm::NVPTX::ENVREG16" data-ref-filename="llvm..NVPTX..ENVREG16">ENVREG16</dfn> = <var>20</var>,</td></tr>
<tr><th id="41">41</th><td>  <dfn class="enum" id="llvm::NVPTX::ENVREG17" title='llvm::NVPTX::ENVREG17' data-ref="llvm::NVPTX::ENVREG17" data-ref-filename="llvm..NVPTX..ENVREG17">ENVREG17</dfn> = <var>21</var>,</td></tr>
<tr><th id="42">42</th><td>  <dfn class="enum" id="llvm::NVPTX::ENVREG18" title='llvm::NVPTX::ENVREG18' data-ref="llvm::NVPTX::ENVREG18" data-ref-filename="llvm..NVPTX..ENVREG18">ENVREG18</dfn> = <var>22</var>,</td></tr>
<tr><th id="43">43</th><td>  <dfn class="enum" id="llvm::NVPTX::ENVREG19" title='llvm::NVPTX::ENVREG19' data-ref="llvm::NVPTX::ENVREG19" data-ref-filename="llvm..NVPTX..ENVREG19">ENVREG19</dfn> = <var>23</var>,</td></tr>
<tr><th id="44">44</th><td>  <dfn class="enum" id="llvm::NVPTX::ENVREG20" title='llvm::NVPTX::ENVREG20' data-ref="llvm::NVPTX::ENVREG20" data-ref-filename="llvm..NVPTX..ENVREG20">ENVREG20</dfn> = <var>24</var>,</td></tr>
<tr><th id="45">45</th><td>  <dfn class="enum" id="llvm::NVPTX::ENVREG21" title='llvm::NVPTX::ENVREG21' data-ref="llvm::NVPTX::ENVREG21" data-ref-filename="llvm..NVPTX..ENVREG21">ENVREG21</dfn> = <var>25</var>,</td></tr>
<tr><th id="46">46</th><td>  <dfn class="enum" id="llvm::NVPTX::ENVREG22" title='llvm::NVPTX::ENVREG22' data-ref="llvm::NVPTX::ENVREG22" data-ref-filename="llvm..NVPTX..ENVREG22">ENVREG22</dfn> = <var>26</var>,</td></tr>
<tr><th id="47">47</th><td>  <dfn class="enum" id="llvm::NVPTX::ENVREG23" title='llvm::NVPTX::ENVREG23' data-ref="llvm::NVPTX::ENVREG23" data-ref-filename="llvm..NVPTX..ENVREG23">ENVREG23</dfn> = <var>27</var>,</td></tr>
<tr><th id="48">48</th><td>  <dfn class="enum" id="llvm::NVPTX::ENVREG24" title='llvm::NVPTX::ENVREG24' data-ref="llvm::NVPTX::ENVREG24" data-ref-filename="llvm..NVPTX..ENVREG24">ENVREG24</dfn> = <var>28</var>,</td></tr>
<tr><th id="49">49</th><td>  <dfn class="enum" id="llvm::NVPTX::ENVREG25" title='llvm::NVPTX::ENVREG25' data-ref="llvm::NVPTX::ENVREG25" data-ref-filename="llvm..NVPTX..ENVREG25">ENVREG25</dfn> = <var>29</var>,</td></tr>
<tr><th id="50">50</th><td>  <dfn class="enum" id="llvm::NVPTX::ENVREG26" title='llvm::NVPTX::ENVREG26' data-ref="llvm::NVPTX::ENVREG26" data-ref-filename="llvm..NVPTX..ENVREG26">ENVREG26</dfn> = <var>30</var>,</td></tr>
<tr><th id="51">51</th><td>  <dfn class="enum" id="llvm::NVPTX::ENVREG27" title='llvm::NVPTX::ENVREG27' data-ref="llvm::NVPTX::ENVREG27" data-ref-filename="llvm..NVPTX..ENVREG27">ENVREG27</dfn> = <var>31</var>,</td></tr>
<tr><th id="52">52</th><td>  <dfn class="enum" id="llvm::NVPTX::ENVREG28" title='llvm::NVPTX::ENVREG28' data-ref="llvm::NVPTX::ENVREG28" data-ref-filename="llvm..NVPTX..ENVREG28">ENVREG28</dfn> = <var>32</var>,</td></tr>
<tr><th id="53">53</th><td>  <dfn class="enum" id="llvm::NVPTX::ENVREG29" title='llvm::NVPTX::ENVREG29' data-ref="llvm::NVPTX::ENVREG29" data-ref-filename="llvm..NVPTX..ENVREG29">ENVREG29</dfn> = <var>33</var>,</td></tr>
<tr><th id="54">54</th><td>  <dfn class="enum" id="llvm::NVPTX::ENVREG30" title='llvm::NVPTX::ENVREG30' data-ref="llvm::NVPTX::ENVREG30" data-ref-filename="llvm..NVPTX..ENVREG30">ENVREG30</dfn> = <var>34</var>,</td></tr>
<tr><th id="55">55</th><td>  <dfn class="enum" id="llvm::NVPTX::ENVREG31" title='llvm::NVPTX::ENVREG31' data-ref="llvm::NVPTX::ENVREG31" data-ref-filename="llvm..NVPTX..ENVREG31">ENVREG31</dfn> = <var>35</var>,</td></tr>
<tr><th id="56">56</th><td>  <dfn class="enum" id="llvm::NVPTX::F0" title='llvm::NVPTX::F0' data-ref="llvm::NVPTX::F0" data-ref-filename="llvm..NVPTX..F0">F0</dfn> = <var>36</var>,</td></tr>
<tr><th id="57">57</th><td>  <dfn class="enum" id="llvm::NVPTX::F1" title='llvm::NVPTX::F1' data-ref="llvm::NVPTX::F1" data-ref-filename="llvm..NVPTX..F1">F1</dfn> = <var>37</var>,</td></tr>
<tr><th id="58">58</th><td>  <dfn class="enum" id="llvm::NVPTX::F2" title='llvm::NVPTX::F2' data-ref="llvm::NVPTX::F2" data-ref-filename="llvm..NVPTX..F2">F2</dfn> = <var>38</var>,</td></tr>
<tr><th id="59">59</th><td>  <dfn class="enum" id="llvm::NVPTX::F3" title='llvm::NVPTX::F3' data-ref="llvm::NVPTX::F3" data-ref-filename="llvm..NVPTX..F3">F3</dfn> = <var>39</var>,</td></tr>
<tr><th id="60">60</th><td>  <dfn class="enum" id="llvm::NVPTX::F4" title='llvm::NVPTX::F4' data-ref="llvm::NVPTX::F4" data-ref-filename="llvm..NVPTX..F4">F4</dfn> = <var>40</var>,</td></tr>
<tr><th id="61">61</th><td>  <dfn class="enum" id="llvm::NVPTX::FL0" title='llvm::NVPTX::FL0' data-ref="llvm::NVPTX::FL0" data-ref-filename="llvm..NVPTX..FL0">FL0</dfn> = <var>41</var>,</td></tr>
<tr><th id="62">62</th><td>  <dfn class="enum" id="llvm::NVPTX::FL1" title='llvm::NVPTX::FL1' data-ref="llvm::NVPTX::FL1" data-ref-filename="llvm..NVPTX..FL1">FL1</dfn> = <var>42</var>,</td></tr>
<tr><th id="63">63</th><td>  <dfn class="enum" id="llvm::NVPTX::FL2" title='llvm::NVPTX::FL2' data-ref="llvm::NVPTX::FL2" data-ref-filename="llvm..NVPTX..FL2">FL2</dfn> = <var>43</var>,</td></tr>
<tr><th id="64">64</th><td>  <dfn class="enum" id="llvm::NVPTX::FL3" title='llvm::NVPTX::FL3' data-ref="llvm::NVPTX::FL3" data-ref-filename="llvm..NVPTX..FL3">FL3</dfn> = <var>44</var>,</td></tr>
<tr><th id="65">65</th><td>  <dfn class="enum" id="llvm::NVPTX::FL4" title='llvm::NVPTX::FL4' data-ref="llvm::NVPTX::FL4" data-ref-filename="llvm..NVPTX..FL4">FL4</dfn> = <var>45</var>,</td></tr>
<tr><th id="66">66</th><td>  <dfn class="enum" id="llvm::NVPTX::H0" title='llvm::NVPTX::H0' data-ref="llvm::NVPTX::H0" data-ref-filename="llvm..NVPTX..H0">H0</dfn> = <var>46</var>,</td></tr>
<tr><th id="67">67</th><td>  <dfn class="enum" id="llvm::NVPTX::H1" title='llvm::NVPTX::H1' data-ref="llvm::NVPTX::H1" data-ref-filename="llvm..NVPTX..H1">H1</dfn> = <var>47</var>,</td></tr>
<tr><th id="68">68</th><td>  <dfn class="enum" id="llvm::NVPTX::H2" title='llvm::NVPTX::H2' data-ref="llvm::NVPTX::H2" data-ref-filename="llvm..NVPTX..H2">H2</dfn> = <var>48</var>,</td></tr>
<tr><th id="69">69</th><td>  <dfn class="enum" id="llvm::NVPTX::H3" title='llvm::NVPTX::H3' data-ref="llvm::NVPTX::H3" data-ref-filename="llvm..NVPTX..H3">H3</dfn> = <var>49</var>,</td></tr>
<tr><th id="70">70</th><td>  <dfn class="enum" id="llvm::NVPTX::H4" title='llvm::NVPTX::H4' data-ref="llvm::NVPTX::H4" data-ref-filename="llvm..NVPTX..H4">H4</dfn> = <var>50</var>,</td></tr>
<tr><th id="71">71</th><td>  <dfn class="enum" id="llvm::NVPTX::HH0" title='llvm::NVPTX::HH0' data-ref="llvm::NVPTX::HH0" data-ref-filename="llvm..NVPTX..HH0">HH0</dfn> = <var>51</var>,</td></tr>
<tr><th id="72">72</th><td>  <dfn class="enum" id="llvm::NVPTX::HH1" title='llvm::NVPTX::HH1' data-ref="llvm::NVPTX::HH1" data-ref-filename="llvm..NVPTX..HH1">HH1</dfn> = <var>52</var>,</td></tr>
<tr><th id="73">73</th><td>  <dfn class="enum" id="llvm::NVPTX::HH2" title='llvm::NVPTX::HH2' data-ref="llvm::NVPTX::HH2" data-ref-filename="llvm..NVPTX..HH2">HH2</dfn> = <var>53</var>,</td></tr>
<tr><th id="74">74</th><td>  <dfn class="enum" id="llvm::NVPTX::HH3" title='llvm::NVPTX::HH3' data-ref="llvm::NVPTX::HH3" data-ref-filename="llvm..NVPTX..HH3">HH3</dfn> = <var>54</var>,</td></tr>
<tr><th id="75">75</th><td>  <dfn class="enum" id="llvm::NVPTX::HH4" title='llvm::NVPTX::HH4' data-ref="llvm::NVPTX::HH4" data-ref-filename="llvm..NVPTX..HH4">HH4</dfn> = <var>55</var>,</td></tr>
<tr><th id="76">76</th><td>  <dfn class="enum" id="llvm::NVPTX::P0" title='llvm::NVPTX::P0' data-ref="llvm::NVPTX::P0" data-ref-filename="llvm..NVPTX..P0">P0</dfn> = <var>56</var>,</td></tr>
<tr><th id="77">77</th><td>  <dfn class="enum" id="llvm::NVPTX::P1" title='llvm::NVPTX::P1' data-ref="llvm::NVPTX::P1" data-ref-filename="llvm..NVPTX..P1">P1</dfn> = <var>57</var>,</td></tr>
<tr><th id="78">78</th><td>  <dfn class="enum" id="llvm::NVPTX::P2" title='llvm::NVPTX::P2' data-ref="llvm::NVPTX::P2" data-ref-filename="llvm..NVPTX..P2">P2</dfn> = <var>58</var>,</td></tr>
<tr><th id="79">79</th><td>  <dfn class="enum" id="llvm::NVPTX::P3" title='llvm::NVPTX::P3' data-ref="llvm::NVPTX::P3" data-ref-filename="llvm..NVPTX..P3">P3</dfn> = <var>59</var>,</td></tr>
<tr><th id="80">80</th><td>  <dfn class="enum" id="llvm::NVPTX::P4" title='llvm::NVPTX::P4' data-ref="llvm::NVPTX::P4" data-ref-filename="llvm..NVPTX..P4">P4</dfn> = <var>60</var>,</td></tr>
<tr><th id="81">81</th><td>  <dfn class="enum" id="llvm::NVPTX::R0" title='llvm::NVPTX::R0' data-ref="llvm::NVPTX::R0" data-ref-filename="llvm..NVPTX..R0">R0</dfn> = <var>61</var>,</td></tr>
<tr><th id="82">82</th><td>  <dfn class="enum" id="llvm::NVPTX::R1" title='llvm::NVPTX::R1' data-ref="llvm::NVPTX::R1" data-ref-filename="llvm..NVPTX..R1">R1</dfn> = <var>62</var>,</td></tr>
<tr><th id="83">83</th><td>  <dfn class="enum" id="llvm::NVPTX::R2" title='llvm::NVPTX::R2' data-ref="llvm::NVPTX::R2" data-ref-filename="llvm..NVPTX..R2">R2</dfn> = <var>63</var>,</td></tr>
<tr><th id="84">84</th><td>  <dfn class="enum" id="llvm::NVPTX::R3" title='llvm::NVPTX::R3' data-ref="llvm::NVPTX::R3" data-ref-filename="llvm..NVPTX..R3">R3</dfn> = <var>64</var>,</td></tr>
<tr><th id="85">85</th><td>  <dfn class="enum" id="llvm::NVPTX::R4" title='llvm::NVPTX::R4' data-ref="llvm::NVPTX::R4" data-ref-filename="llvm..NVPTX..R4">R4</dfn> = <var>65</var>,</td></tr>
<tr><th id="86">86</th><td>  <dfn class="enum" id="llvm::NVPTX::RL0" title='llvm::NVPTX::RL0' data-ref="llvm::NVPTX::RL0" data-ref-filename="llvm..NVPTX..RL0">RL0</dfn> = <var>66</var>,</td></tr>
<tr><th id="87">87</th><td>  <dfn class="enum" id="llvm::NVPTX::RL1" title='llvm::NVPTX::RL1' data-ref="llvm::NVPTX::RL1" data-ref-filename="llvm..NVPTX..RL1">RL1</dfn> = <var>67</var>,</td></tr>
<tr><th id="88">88</th><td>  <dfn class="enum" id="llvm::NVPTX::RL2" title='llvm::NVPTX::RL2' data-ref="llvm::NVPTX::RL2" data-ref-filename="llvm..NVPTX..RL2">RL2</dfn> = <var>68</var>,</td></tr>
<tr><th id="89">89</th><td>  <dfn class="enum" id="llvm::NVPTX::RL3" title='llvm::NVPTX::RL3' data-ref="llvm::NVPTX::RL3" data-ref-filename="llvm..NVPTX..RL3">RL3</dfn> = <var>69</var>,</td></tr>
<tr><th id="90">90</th><td>  <dfn class="enum" id="llvm::NVPTX::RL4" title='llvm::NVPTX::RL4' data-ref="llvm::NVPTX::RL4" data-ref-filename="llvm..NVPTX..RL4">RL4</dfn> = <var>70</var>,</td></tr>
<tr><th id="91">91</th><td>  <dfn class="enum" id="llvm::NVPTX::RS0" title='llvm::NVPTX::RS0' data-ref="llvm::NVPTX::RS0" data-ref-filename="llvm..NVPTX..RS0">RS0</dfn> = <var>71</var>,</td></tr>
<tr><th id="92">92</th><td>  <dfn class="enum" id="llvm::NVPTX::RS1" title='llvm::NVPTX::RS1' data-ref="llvm::NVPTX::RS1" data-ref-filename="llvm..NVPTX..RS1">RS1</dfn> = <var>72</var>,</td></tr>
<tr><th id="93">93</th><td>  <dfn class="enum" id="llvm::NVPTX::RS2" title='llvm::NVPTX::RS2' data-ref="llvm::NVPTX::RS2" data-ref-filename="llvm..NVPTX..RS2">RS2</dfn> = <var>73</var>,</td></tr>
<tr><th id="94">94</th><td>  <dfn class="enum" id="llvm::NVPTX::RS3" title='llvm::NVPTX::RS3' data-ref="llvm::NVPTX::RS3" data-ref-filename="llvm..NVPTX..RS3">RS3</dfn> = <var>74</var>,</td></tr>
<tr><th id="95">95</th><td>  <dfn class="enum" id="llvm::NVPTX::RS4" title='llvm::NVPTX::RS4' data-ref="llvm::NVPTX::RS4" data-ref-filename="llvm..NVPTX..RS4">RS4</dfn> = <var>75</var>,</td></tr>
<tr><th id="96">96</th><td>  <dfn class="enum" id="llvm::NVPTX::da0" title='llvm::NVPTX::da0' data-ref="llvm::NVPTX::da0" data-ref-filename="llvm..NVPTX..da0">da0</dfn> = <var>76</var>,</td></tr>
<tr><th id="97">97</th><td>  <dfn class="enum" id="llvm::NVPTX::da1" title='llvm::NVPTX::da1' data-ref="llvm::NVPTX::da1" data-ref-filename="llvm..NVPTX..da1">da1</dfn> = <var>77</var>,</td></tr>
<tr><th id="98">98</th><td>  <dfn class="enum" id="llvm::NVPTX::da2" title='llvm::NVPTX::da2' data-ref="llvm::NVPTX::da2" data-ref-filename="llvm..NVPTX..da2">da2</dfn> = <var>78</var>,</td></tr>
<tr><th id="99">99</th><td>  <dfn class="enum" id="llvm::NVPTX::da3" title='llvm::NVPTX::da3' data-ref="llvm::NVPTX::da3" data-ref-filename="llvm..NVPTX..da3">da3</dfn> = <var>79</var>,</td></tr>
<tr><th id="100">100</th><td>  <dfn class="enum" id="llvm::NVPTX::da4" title='llvm::NVPTX::da4' data-ref="llvm::NVPTX::da4" data-ref-filename="llvm..NVPTX..da4">da4</dfn> = <var>80</var>,</td></tr>
<tr><th id="101">101</th><td>  <dfn class="enum" id="llvm::NVPTX::fa0" title='llvm::NVPTX::fa0' data-ref="llvm::NVPTX::fa0" data-ref-filename="llvm..NVPTX..fa0">fa0</dfn> = <var>81</var>,</td></tr>
<tr><th id="102">102</th><td>  <dfn class="enum" id="llvm::NVPTX::fa1" title='llvm::NVPTX::fa1' data-ref="llvm::NVPTX::fa1" data-ref-filename="llvm..NVPTX..fa1">fa1</dfn> = <var>82</var>,</td></tr>
<tr><th id="103">103</th><td>  <dfn class="enum" id="llvm::NVPTX::fa2" title='llvm::NVPTX::fa2' data-ref="llvm::NVPTX::fa2" data-ref-filename="llvm..NVPTX..fa2">fa2</dfn> = <var>83</var>,</td></tr>
<tr><th id="104">104</th><td>  <dfn class="enum" id="llvm::NVPTX::fa3" title='llvm::NVPTX::fa3' data-ref="llvm::NVPTX::fa3" data-ref-filename="llvm..NVPTX..fa3">fa3</dfn> = <var>84</var>,</td></tr>
<tr><th id="105">105</th><td>  <dfn class="enum" id="llvm::NVPTX::fa4" title='llvm::NVPTX::fa4' data-ref="llvm::NVPTX::fa4" data-ref-filename="llvm..NVPTX..fa4">fa4</dfn> = <var>85</var>,</td></tr>
<tr><th id="106">106</th><td>  <dfn class="enum" id="llvm::NVPTX::ia0" title='llvm::NVPTX::ia0' data-ref="llvm::NVPTX::ia0" data-ref-filename="llvm..NVPTX..ia0">ia0</dfn> = <var>86</var>,</td></tr>
<tr><th id="107">107</th><td>  <dfn class="enum" id="llvm::NVPTX::ia1" title='llvm::NVPTX::ia1' data-ref="llvm::NVPTX::ia1" data-ref-filename="llvm..NVPTX..ia1">ia1</dfn> = <var>87</var>,</td></tr>
<tr><th id="108">108</th><td>  <dfn class="enum" id="llvm::NVPTX::ia2" title='llvm::NVPTX::ia2' data-ref="llvm::NVPTX::ia2" data-ref-filename="llvm..NVPTX..ia2">ia2</dfn> = <var>88</var>,</td></tr>
<tr><th id="109">109</th><td>  <dfn class="enum" id="llvm::NVPTX::ia3" title='llvm::NVPTX::ia3' data-ref="llvm::NVPTX::ia3" data-ref-filename="llvm..NVPTX..ia3">ia3</dfn> = <var>89</var>,</td></tr>
<tr><th id="110">110</th><td>  <dfn class="enum" id="llvm::NVPTX::ia4" title='llvm::NVPTX::ia4' data-ref="llvm::NVPTX::ia4" data-ref-filename="llvm..NVPTX..ia4">ia4</dfn> = <var>90</var>,</td></tr>
<tr><th id="111">111</th><td>  <dfn class="enum" id="llvm::NVPTX::la0" title='llvm::NVPTX::la0' data-ref="llvm::NVPTX::la0" data-ref-filename="llvm..NVPTX..la0">la0</dfn> = <var>91</var>,</td></tr>
<tr><th id="112">112</th><td>  <dfn class="enum" id="llvm::NVPTX::la1" title='llvm::NVPTX::la1' data-ref="llvm::NVPTX::la1" data-ref-filename="llvm..NVPTX..la1">la1</dfn> = <var>92</var>,</td></tr>
<tr><th id="113">113</th><td>  <dfn class="enum" id="llvm::NVPTX::la2" title='llvm::NVPTX::la2' data-ref="llvm::NVPTX::la2" data-ref-filename="llvm..NVPTX..la2">la2</dfn> = <var>93</var>,</td></tr>
<tr><th id="114">114</th><td>  <dfn class="enum" id="llvm::NVPTX::la3" title='llvm::NVPTX::la3' data-ref="llvm::NVPTX::la3" data-ref-filename="llvm..NVPTX..la3">la3</dfn> = <var>94</var>,</td></tr>
<tr><th id="115">115</th><td>  <dfn class="enum" id="llvm::NVPTX::la4" title='llvm::NVPTX::la4' data-ref="llvm::NVPTX::la4" data-ref-filename="llvm..NVPTX..la4">la4</dfn> = <var>95</var>,</td></tr>
<tr><th id="116">116</th><td>  <dfn class="enum" id="llvm::NVPTX::NUM_TARGET_REGS" title='llvm::NVPTX::NUM_TARGET_REGS' data-ref="llvm::NVPTX::NUM_TARGET_REGS" data-ref-filename="llvm..NVPTX..NUM_TARGET_REGS">NUM_TARGET_REGS</dfn> <i>// 96</i></td></tr>
<tr><th id="117">117</th><td>};</td></tr>
<tr><th id="118">118</th><td>} <i>// end namespace NVPTX</i></td></tr>
<tr><th id="119">119</th><td></td></tr>
<tr><th id="120">120</th><td><i>// Register classes</i></td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td><b>namespace</b> <span class="namespace">NVPTX</span> {</td></tr>
<tr><th id="123">123</th><td><b>enum</b> {</td></tr>
<tr><th id="124">124</th><td>  <dfn class="enum" id="llvm::NVPTX::Int1RegsRegClassID" title='llvm::NVPTX::Int1RegsRegClassID' data-ref="llvm::NVPTX::Int1RegsRegClassID" data-ref-filename="llvm..NVPTX..Int1RegsRegClassID">Int1RegsRegClassID</dfn> = <var>0</var>,</td></tr>
<tr><th id="125">125</th><td>  <dfn class="enum" id="llvm::NVPTX::Float16RegsRegClassID" title='llvm::NVPTX::Float16RegsRegClassID' data-ref="llvm::NVPTX::Float16RegsRegClassID" data-ref-filename="llvm..NVPTX..Float16RegsRegClassID">Float16RegsRegClassID</dfn> = <var>1</var>,</td></tr>
<tr><th id="126">126</th><td>  <dfn class="enum" id="llvm::NVPTX::Int16RegsRegClassID" title='llvm::NVPTX::Int16RegsRegClassID' data-ref="llvm::NVPTX::Int16RegsRegClassID" data-ref-filename="llvm..NVPTX..Int16RegsRegClassID">Int16RegsRegClassID</dfn> = <var>2</var>,</td></tr>
<tr><th id="127">127</th><td>  <dfn class="enum" id="llvm::NVPTX::SpecialRegsRegClassID" title='llvm::NVPTX::SpecialRegsRegClassID' data-ref="llvm::NVPTX::SpecialRegsRegClassID" data-ref-filename="llvm..NVPTX..SpecialRegsRegClassID">SpecialRegsRegClassID</dfn> = <var>3</var>,</td></tr>
<tr><th id="128">128</th><td>  <dfn class="enum" id="llvm::NVPTX::Float16x2RegsRegClassID" title='llvm::NVPTX::Float16x2RegsRegClassID' data-ref="llvm::NVPTX::Float16x2RegsRegClassID" data-ref-filename="llvm..NVPTX..Float16x2RegsRegClassID">Float16x2RegsRegClassID</dfn> = <var>4</var>,</td></tr>
<tr><th id="129">129</th><td>  <dfn class="enum" id="llvm::NVPTX::Float32ArgRegsRegClassID" title='llvm::NVPTX::Float32ArgRegsRegClassID' data-ref="llvm::NVPTX::Float32ArgRegsRegClassID" data-ref-filename="llvm..NVPTX..Float32ArgRegsRegClassID">Float32ArgRegsRegClassID</dfn> = <var>5</var>,</td></tr>
<tr><th id="130">130</th><td>  <dfn class="enum" id="llvm::NVPTX::Float32RegsRegClassID" title='llvm::NVPTX::Float32RegsRegClassID' data-ref="llvm::NVPTX::Float32RegsRegClassID" data-ref-filename="llvm..NVPTX..Float32RegsRegClassID">Float32RegsRegClassID</dfn> = <var>6</var>,</td></tr>
<tr><th id="131">131</th><td>  <dfn class="enum" id="llvm::NVPTX::Int32ArgRegsRegClassID" title='llvm::NVPTX::Int32ArgRegsRegClassID' data-ref="llvm::NVPTX::Int32ArgRegsRegClassID" data-ref-filename="llvm..NVPTX..Int32ArgRegsRegClassID">Int32ArgRegsRegClassID</dfn> = <var>7</var>,</td></tr>
<tr><th id="132">132</th><td>  <dfn class="enum" id="llvm::NVPTX::Int32RegsRegClassID" title='llvm::NVPTX::Int32RegsRegClassID' data-ref="llvm::NVPTX::Int32RegsRegClassID" data-ref-filename="llvm..NVPTX..Int32RegsRegClassID">Int32RegsRegClassID</dfn> = <var>8</var>,</td></tr>
<tr><th id="133">133</th><td>  <dfn class="enum" id="llvm::NVPTX::Float64ArgRegsRegClassID" title='llvm::NVPTX::Float64ArgRegsRegClassID' data-ref="llvm::NVPTX::Float64ArgRegsRegClassID" data-ref-filename="llvm..NVPTX..Float64ArgRegsRegClassID">Float64ArgRegsRegClassID</dfn> = <var>9</var>,</td></tr>
<tr><th id="134">134</th><td>  <dfn class="enum" id="llvm::NVPTX::Float64RegsRegClassID" title='llvm::NVPTX::Float64RegsRegClassID' data-ref="llvm::NVPTX::Float64RegsRegClassID" data-ref-filename="llvm..NVPTX..Float64RegsRegClassID">Float64RegsRegClassID</dfn> = <var>10</var>,</td></tr>
<tr><th id="135">135</th><td>  <dfn class="enum" id="llvm::NVPTX::Int64ArgRegsRegClassID" title='llvm::NVPTX::Int64ArgRegsRegClassID' data-ref="llvm::NVPTX::Int64ArgRegsRegClassID" data-ref-filename="llvm..NVPTX..Int64ArgRegsRegClassID">Int64ArgRegsRegClassID</dfn> = <var>11</var>,</td></tr>
<tr><th id="136">136</th><td>  <dfn class="enum" id="llvm::NVPTX::Int64RegsRegClassID" title='llvm::NVPTX::Int64RegsRegClassID' data-ref="llvm::NVPTX::Int64RegsRegClassID" data-ref-filename="llvm..NVPTX..Int64RegsRegClassID">Int64RegsRegClassID</dfn> = <var>12</var>,</td></tr>
<tr><th id="137">137</th><td></td></tr>
<tr><th id="138">138</th><td>};</td></tr>
<tr><th id="139">139</th><td>} <i>// end namespace NVPTX</i></td></tr>
<tr><th id="140">140</th><td></td></tr>
<tr><th id="141">141</th><td><i>// Register pressure sets enum.</i></td></tr>
<tr><th id="142">142</th><td><b>namespace</b> <span class="namespace">NVPTX</span> {</td></tr>
<tr><th id="143">143</th><td><b>enum</b> <dfn class="type def" id="llvm::NVPTX::RegisterPressureSets" title='llvm::NVPTX::RegisterPressureSets' data-ref="llvm::NVPTX::RegisterPressureSets" data-ref-filename="llvm..NVPTX..RegisterPressureSets">RegisterPressureSets</dfn> {</td></tr>
<tr><th id="144">144</th><td>  <dfn class="enum" id="llvm::NVPTX::Int1Regs" title='llvm::NVPTX::Int1Regs' data-ref="llvm::NVPTX::Int1Regs" data-ref-filename="llvm..NVPTX..Int1Regs">Int1Regs</dfn> = <var>0</var>,</td></tr>
<tr><th id="145">145</th><td>  <dfn class="enum" id="llvm::NVPTX::Float16Regs" title='llvm::NVPTX::Float16Regs' data-ref="llvm::NVPTX::Float16Regs" data-ref-filename="llvm..NVPTX..Float16Regs">Float16Regs</dfn> = <var>1</var>,</td></tr>
<tr><th id="146">146</th><td>  <dfn class="enum" id="llvm::NVPTX::Int16Regs" title='llvm::NVPTX::Int16Regs' data-ref="llvm::NVPTX::Int16Regs" data-ref-filename="llvm..NVPTX..Int16Regs">Int16Regs</dfn> = <var>2</var>,</td></tr>
<tr><th id="147">147</th><td>  <dfn class="enum" id="llvm::NVPTX::Float16x2Regs" title='llvm::NVPTX::Float16x2Regs' data-ref="llvm::NVPTX::Float16x2Regs" data-ref-filename="llvm..NVPTX..Float16x2Regs">Float16x2Regs</dfn> = <var>3</var>,</td></tr>
<tr><th id="148">148</th><td>  <dfn class="enum" id="llvm::NVPTX::Float32ArgRegs" title='llvm::NVPTX::Float32ArgRegs' data-ref="llvm::NVPTX::Float32ArgRegs" data-ref-filename="llvm..NVPTX..Float32ArgRegs">Float32ArgRegs</dfn> = <var>4</var>,</td></tr>
<tr><th id="149">149</th><td>  <dfn class="enum" id="llvm::NVPTX::Float32Regs" title='llvm::NVPTX::Float32Regs' data-ref="llvm::NVPTX::Float32Regs" data-ref-filename="llvm..NVPTX..Float32Regs">Float32Regs</dfn> = <var>5</var>,</td></tr>
<tr><th id="150">150</th><td>  <dfn class="enum" id="llvm::NVPTX::Int32ArgRegs" title='llvm::NVPTX::Int32ArgRegs' data-ref="llvm::NVPTX::Int32ArgRegs" data-ref-filename="llvm..NVPTX..Int32ArgRegs">Int32ArgRegs</dfn> = <var>6</var>,</td></tr>
<tr><th id="151">151</th><td>  <dfn class="enum" id="llvm::NVPTX::Int32Regs" title='llvm::NVPTX::Int32Regs' data-ref="llvm::NVPTX::Int32Regs" data-ref-filename="llvm..NVPTX..Int32Regs">Int32Regs</dfn> = <var>7</var>,</td></tr>
<tr><th id="152">152</th><td>  <dfn class="enum" id="llvm::NVPTX::Float64ArgRegs" title='llvm::NVPTX::Float64ArgRegs' data-ref="llvm::NVPTX::Float64ArgRegs" data-ref-filename="llvm..NVPTX..Float64ArgRegs">Float64ArgRegs</dfn> = <var>8</var>,</td></tr>
<tr><th id="153">153</th><td>  <dfn class="enum" id="llvm::NVPTX::Float64Regs" title='llvm::NVPTX::Float64Regs' data-ref="llvm::NVPTX::Float64Regs" data-ref-filename="llvm..NVPTX..Float64Regs">Float64Regs</dfn> = <var>9</var>,</td></tr>
<tr><th id="154">154</th><td>  <dfn class="enum" id="llvm::NVPTX::Int64ArgRegs" title='llvm::NVPTX::Int64ArgRegs' data-ref="llvm::NVPTX::Int64ArgRegs" data-ref-filename="llvm..NVPTX..Int64ArgRegs">Int64ArgRegs</dfn> = <var>10</var>,</td></tr>
<tr><th id="155">155</th><td>  <dfn class="enum" id="llvm::NVPTX::Int64Regs" title='llvm::NVPTX::Int64Regs' data-ref="llvm::NVPTX::Int64Regs" data-ref-filename="llvm..NVPTX..Int64Regs">Int64Regs</dfn> = <var>11</var>,</td></tr>
<tr><th id="156">156</th><td>  <dfn class="enum" id="llvm::NVPTX::SpecialRegs" title='llvm::NVPTX::SpecialRegs' data-ref="llvm::NVPTX::SpecialRegs" data-ref-filename="llvm..NVPTX..SpecialRegs">SpecialRegs</dfn> = <var>12</var>,</td></tr>
<tr><th id="157">157</th><td>};</td></tr>
<tr><th id="158">158</th><td>} <i>// end namespace NVPTX</i></td></tr>
<tr><th id="159">159</th><td></td></tr>
<tr><th id="160">160</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="161">161</th><td></td></tr>
<tr><th id="162">162</th><td><u>#<span data-ppcond="10">endif</span> // GET_REGINFO_ENUM</u></td></tr>
<tr><th id="163">163</th><td></td></tr>
<tr><th id="164">164</th><td><i>/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\</i></td></tr>
<tr><th id="165">165</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="166">166</th><td><i>|* MC Register Information                                                    *|</i></td></tr>
<tr><th id="167">167</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="168">168</th><td><i>|* Automatically generated file, do not edit!                                 *|</i></td></tr>
<tr><th id="169">169</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="170">170</th><td><i>\*===----------------------------------------------------------------------===*/</i></td></tr>
<tr><th id="171">171</th><td></td></tr>
<tr><th id="172">172</th><td></td></tr>
<tr><th id="173">173</th><td><u>#<span data-ppcond="173">ifdef</span> <span class="macro" data-ref="_M/GET_REGINFO_MC_DESC">GET_REGINFO_MC_DESC</span></u></td></tr>
<tr><th id="174">174</th><td><u>#undef GET_REGINFO_MC_DESC</u></td></tr>
<tr><th id="175">175</th><td></td></tr>
<tr><th id="176">176</th><td><b>namespace</b> llvm {</td></tr>
<tr><th id="177">177</th><td></td></tr>
<tr><th id="178">178</th><td><b>extern</b> <em>const</em> MCPhysReg NVPTXRegDiffLists[] = {</td></tr>
<tr><th id="179">179</th><td>  <i>/* 0 */</i> <var>65535</var>, <var>0</var>,</td></tr>
<tr><th id="180">180</th><td>};</td></tr>
<tr><th id="181">181</th><td></td></tr>
<tr><th id="182">182</th><td><b>extern</b> <em>const</em> LaneBitmask NVPTXLaneMaskLists[] = {</td></tr>
<tr><th id="183">183</th><td>  <i>/* 0 */</i> LaneBitmask(<var>0x0000000000000000</var>), LaneBitmask::getAll(),</td></tr>
<tr><th id="184">184</th><td>};</td></tr>
<tr><th id="185">185</th><td></td></tr>
<tr><th id="186">186</th><td><b>extern</b> <em>const</em> uint16_t NVPTXSubRegIdxLists[] = {</td></tr>
<tr><th id="187">187</th><td>  <i>/* 0 */</i> <var>0</var>,</td></tr>
<tr><th id="188">188</th><td>};</td></tr>
<tr><th id="189">189</th><td></td></tr>
<tr><th id="190">190</th><td><b>extern</b> <em>const</em> MCRegisterInfo::SubRegCoveredBits NVPTXSubRegIdxRanges[] = {</td></tr>
<tr><th id="191">191</th><td>  { <var>65535</var>, <var>65535</var> },</td></tr>
<tr><th id="192">192</th><td>};</td></tr>
<tr><th id="193">193</th><td></td></tr>
<tr><th id="194">194</th><td></td></tr>
<tr><th id="195">195</th><td><u>#ifdef __GNUC__</u></td></tr>
<tr><th id="196">196</th><td><u>#pragma GCC diagnostic push</u></td></tr>
<tr><th id="197">197</th><td><u>#pragma GCC diagnostic ignored "-Woverlength-strings"</u></td></tr>
<tr><th id="198">198</th><td><u>#endif</u></td></tr>
<tr><th id="199">199</th><td><b>extern</b> <em>const</em> <em>char</em> NVPTXRegStrings[] = {</td></tr>
<tr><th id="200">200</th><td>  <i>/* 0 */</i> <q>"ENVREG10\0"</q></td></tr>
<tr><th id="201">201</th><td>  <i>/* 9 */</i> <q>"ENVREG20\0"</q></td></tr>
<tr><th id="202">202</th><td>  <i>/* 18 */</i> <q>"ENVREG30\0"</q></td></tr>
<tr><th id="203">203</th><td>  <i>/* 27 */</i> <q>"F0\0"</q></td></tr>
<tr><th id="204">204</th><td>  <i>/* 30 */</i> <q>"ENVREG0\0"</q></td></tr>
<tr><th id="205">205</th><td>  <i>/* 38 */</i> <q>"HH0\0"</q></td></tr>
<tr><th id="206">206</th><td>  <i>/* 42 */</i> <q>"FL0\0"</q></td></tr>
<tr><th id="207">207</th><td>  <i>/* 46 */</i> <q>"RL0\0"</q></td></tr>
<tr><th id="208">208</th><td>  <i>/* 50 */</i> <q>"P0\0"</q></td></tr>
<tr><th id="209">209</th><td>  <i>/* 53 */</i> <q>"R0\0"</q></td></tr>
<tr><th id="210">210</th><td>  <i>/* 56 */</i> <q>"RS0\0"</q></td></tr>
<tr><th id="211">211</th><td>  <i>/* 60 */</i> <q>"da0\0"</q></td></tr>
<tr><th id="212">212</th><td>  <i>/* 64 */</i> <q>"fa0\0"</q></td></tr>
<tr><th id="213">213</th><td>  <i>/* 68 */</i> <q>"ia0\0"</q></td></tr>
<tr><th id="214">214</th><td>  <i>/* 72 */</i> <q>"la0\0"</q></td></tr>
<tr><th id="215">215</th><td>  <i>/* 76 */</i> <q>"ENVREG11\0"</q></td></tr>
<tr><th id="216">216</th><td>  <i>/* 85 */</i> <q>"ENVREG21\0"</q></td></tr>
<tr><th id="217">217</th><td>  <i>/* 94 */</i> <q>"ENVREG31\0"</q></td></tr>
<tr><th id="218">218</th><td>  <i>/* 103 */</i> <q>"F1\0"</q></td></tr>
<tr><th id="219">219</th><td>  <i>/* 106 */</i> <q>"ENVREG1\0"</q></td></tr>
<tr><th id="220">220</th><td>  <i>/* 114 */</i> <q>"HH1\0"</q></td></tr>
<tr><th id="221">221</th><td>  <i>/* 118 */</i> <q>"FL1\0"</q></td></tr>
<tr><th id="222">222</th><td>  <i>/* 122 */</i> <q>"RL1\0"</q></td></tr>
<tr><th id="223">223</th><td>  <i>/* 126 */</i> <q>"P1\0"</q></td></tr>
<tr><th id="224">224</th><td>  <i>/* 129 */</i> <q>"R1\0"</q></td></tr>
<tr><th id="225">225</th><td>  <i>/* 132 */</i> <q>"RS1\0"</q></td></tr>
<tr><th id="226">226</th><td>  <i>/* 136 */</i> <q>"da1\0"</q></td></tr>
<tr><th id="227">227</th><td>  <i>/* 140 */</i> <q>"fa1\0"</q></td></tr>
<tr><th id="228">228</th><td>  <i>/* 144 */</i> <q>"ia1\0"</q></td></tr>
<tr><th id="229">229</th><td>  <i>/* 148 */</i> <q>"la1\0"</q></td></tr>
<tr><th id="230">230</th><td>  <i>/* 152 */</i> <q>"ENVREG12\0"</q></td></tr>
<tr><th id="231">231</th><td>  <i>/* 161 */</i> <q>"ENVREG22\0"</q></td></tr>
<tr><th id="232">232</th><td>  <i>/* 170 */</i> <q>"F2\0"</q></td></tr>
<tr><th id="233">233</th><td>  <i>/* 173 */</i> <q>"ENVREG2\0"</q></td></tr>
<tr><th id="234">234</th><td>  <i>/* 181 */</i> <q>"HH2\0"</q></td></tr>
<tr><th id="235">235</th><td>  <i>/* 185 */</i> <q>"FL2\0"</q></td></tr>
<tr><th id="236">236</th><td>  <i>/* 189 */</i> <q>"RL2\0"</q></td></tr>
<tr><th id="237">237</th><td>  <i>/* 193 */</i> <q>"P2\0"</q></td></tr>
<tr><th id="238">238</th><td>  <i>/* 196 */</i> <q>"R2\0"</q></td></tr>
<tr><th id="239">239</th><td>  <i>/* 199 */</i> <q>"RS2\0"</q></td></tr>
<tr><th id="240">240</th><td>  <i>/* 203 */</i> <q>"da2\0"</q></td></tr>
<tr><th id="241">241</th><td>  <i>/* 207 */</i> <q>"fa2\0"</q></td></tr>
<tr><th id="242">242</th><td>  <i>/* 211 */</i> <q>"ia2\0"</q></td></tr>
<tr><th id="243">243</th><td>  <i>/* 215 */</i> <q>"la2\0"</q></td></tr>
<tr><th id="244">244</th><td>  <i>/* 219 */</i> <q>"ENVREG13\0"</q></td></tr>
<tr><th id="245">245</th><td>  <i>/* 228 */</i> <q>"ENVREG23\0"</q></td></tr>
<tr><th id="246">246</th><td>  <i>/* 237 */</i> <q>"F3\0"</q></td></tr>
<tr><th id="247">247</th><td>  <i>/* 240 */</i> <q>"ENVREG3\0"</q></td></tr>
<tr><th id="248">248</th><td>  <i>/* 248 */</i> <q>"HH3\0"</q></td></tr>
<tr><th id="249">249</th><td>  <i>/* 252 */</i> <q>"FL3\0"</q></td></tr>
<tr><th id="250">250</th><td>  <i>/* 256 */</i> <q>"RL3\0"</q></td></tr>
<tr><th id="251">251</th><td>  <i>/* 260 */</i> <q>"P3\0"</q></td></tr>
<tr><th id="252">252</th><td>  <i>/* 263 */</i> <q>"R3\0"</q></td></tr>
<tr><th id="253">253</th><td>  <i>/* 266 */</i> <q>"RS3\0"</q></td></tr>
<tr><th id="254">254</th><td>  <i>/* 270 */</i> <q>"da3\0"</q></td></tr>
<tr><th id="255">255</th><td>  <i>/* 274 */</i> <q>"fa3\0"</q></td></tr>
<tr><th id="256">256</th><td>  <i>/* 278 */</i> <q>"ia3\0"</q></td></tr>
<tr><th id="257">257</th><td>  <i>/* 282 */</i> <q>"la3\0"</q></td></tr>
<tr><th id="258">258</th><td>  <i>/* 286 */</i> <q>"ENVREG14\0"</q></td></tr>
<tr><th id="259">259</th><td>  <i>/* 295 */</i> <q>"ENVREG24\0"</q></td></tr>
<tr><th id="260">260</th><td>  <i>/* 304 */</i> <q>"F4\0"</q></td></tr>
<tr><th id="261">261</th><td>  <i>/* 307 */</i> <q>"ENVREG4\0"</q></td></tr>
<tr><th id="262">262</th><td>  <i>/* 315 */</i> <q>"HH4\0"</q></td></tr>
<tr><th id="263">263</th><td>  <i>/* 319 */</i> <q>"FL4\0"</q></td></tr>
<tr><th id="264">264</th><td>  <i>/* 323 */</i> <q>"RL4\0"</q></td></tr>
<tr><th id="265">265</th><td>  <i>/* 327 */</i> <q>"P4\0"</q></td></tr>
<tr><th id="266">266</th><td>  <i>/* 330 */</i> <q>"R4\0"</q></td></tr>
<tr><th id="267">267</th><td>  <i>/* 333 */</i> <q>"RS4\0"</q></td></tr>
<tr><th id="268">268</th><td>  <i>/* 337 */</i> <q>"da4\0"</q></td></tr>
<tr><th id="269">269</th><td>  <i>/* 341 */</i> <q>"fa4\0"</q></td></tr>
<tr><th id="270">270</th><td>  <i>/* 345 */</i> <q>"ia4\0"</q></td></tr>
<tr><th id="271">271</th><td>  <i>/* 349 */</i> <q>"la4\0"</q></td></tr>
<tr><th id="272">272</th><td>  <i>/* 353 */</i> <q>"ENVREG15\0"</q></td></tr>
<tr><th id="273">273</th><td>  <i>/* 362 */</i> <q>"ENVREG25\0"</q></td></tr>
<tr><th id="274">274</th><td>  <i>/* 371 */</i> <q>"ENVREG5\0"</q></td></tr>
<tr><th id="275">275</th><td>  <i>/* 379 */</i> <q>"ENVREG16\0"</q></td></tr>
<tr><th id="276">276</th><td>  <i>/* 388 */</i> <q>"ENVREG26\0"</q></td></tr>
<tr><th id="277">277</th><td>  <i>/* 397 */</i> <q>"ENVREG6\0"</q></td></tr>
<tr><th id="278">278</th><td>  <i>/* 405 */</i> <q>"ENVREG17\0"</q></td></tr>
<tr><th id="279">279</th><td>  <i>/* 414 */</i> <q>"ENVREG27\0"</q></td></tr>
<tr><th id="280">280</th><td>  <i>/* 423 */</i> <q>"ENVREG7\0"</q></td></tr>
<tr><th id="281">281</th><td>  <i>/* 431 */</i> <q>"ENVREG18\0"</q></td></tr>
<tr><th id="282">282</th><td>  <i>/* 440 */</i> <q>"ENVREG28\0"</q></td></tr>
<tr><th id="283">283</th><td>  <i>/* 449 */</i> <q>"ENVREG8\0"</q></td></tr>
<tr><th id="284">284</th><td>  <i>/* 457 */</i> <q>"ENVREG19\0"</q></td></tr>
<tr><th id="285">285</th><td>  <i>/* 466 */</i> <q>"ENVREG29\0"</q></td></tr>
<tr><th id="286">286</th><td>  <i>/* 475 */</i> <q>"ENVREG9\0"</q></td></tr>
<tr><th id="287">287</th><td>  <i>/* 483 */</i> <q>"VRFrame\0"</q></td></tr>
<tr><th id="288">288</th><td>  <i>/* 491 */</i> <q>"VRFrameLocal\0"</q></td></tr>
<tr><th id="289">289</th><td>  <i>/* 504 */</i> <q>"VRDepot\0"</q></td></tr>
<tr><th id="290">290</th><td>};</td></tr>
<tr><th id="291">291</th><td><u>#ifdef __GNUC__</u></td></tr>
<tr><th id="292">292</th><td><u>#pragma GCC diagnostic pop</u></td></tr>
<tr><th id="293">293</th><td><u>#endif</u></td></tr>
<tr><th id="294">294</th><td></td></tr>
<tr><th id="295">295</th><td><b>extern</b> <em>const</em> MCRegisterDesc NVPTXRegDesc[] = { <i>// Descriptors</i></td></tr>
<tr><th id="296">296</th><td>  { <var>8</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var>, <var>0</var> },</td></tr>
<tr><th id="297">297</th><td>  { <var>504</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="298">298</th><td>  { <var>483</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="299">299</th><td>  { <var>491</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="300">300</th><td>  { <var>30</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="301">301</th><td>  { <var>106</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="302">302</th><td>  { <var>173</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="303">303</th><td>  { <var>240</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="304">304</th><td>  { <var>307</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="305">305</th><td>  { <var>371</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="306">306</th><td>  { <var>397</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="307">307</th><td>  { <var>423</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="308">308</th><td>  { <var>449</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="309">309</th><td>  { <var>475</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="310">310</th><td>  { <var>0</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="311">311</th><td>  { <var>76</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="312">312</th><td>  { <var>152</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="313">313</th><td>  { <var>219</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="314">314</th><td>  { <var>286</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="315">315</th><td>  { <var>353</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="316">316</th><td>  { <var>379</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="317">317</th><td>  { <var>405</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="318">318</th><td>  { <var>431</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="319">319</th><td>  { <var>457</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="320">320</th><td>  { <var>9</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="321">321</th><td>  { <var>85</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="322">322</th><td>  { <var>161</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="323">323</th><td>  { <var>228</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="324">324</th><td>  { <var>295</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="325">325</th><td>  { <var>362</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="326">326</th><td>  { <var>388</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="327">327</th><td>  { <var>414</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="328">328</th><td>  { <var>440</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="329">329</th><td>  { <var>466</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="330">330</th><td>  { <var>18</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="331">331</th><td>  { <var>94</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="332">332</th><td>  { <var>27</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="333">333</th><td>  { <var>103</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="334">334</th><td>  { <var>170</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="335">335</th><td>  { <var>237</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="336">336</th><td>  { <var>304</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="337">337</th><td>  { <var>42</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="338">338</th><td>  { <var>118</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="339">339</th><td>  { <var>185</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="340">340</th><td>  { <var>252</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="341">341</th><td>  { <var>319</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="342">342</th><td>  { <var>39</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="343">343</th><td>  { <var>115</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="344">344</th><td>  { <var>182</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="345">345</th><td>  { <var>249</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="346">346</th><td>  { <var>316</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="347">347</th><td>  { <var>38</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="348">348</th><td>  { <var>114</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="349">349</th><td>  { <var>181</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="350">350</th><td>  { <var>248</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="351">351</th><td>  { <var>315</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="352">352</th><td>  { <var>50</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="353">353</th><td>  { <var>126</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="354">354</th><td>  { <var>193</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="355">355</th><td>  { <var>260</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="356">356</th><td>  { <var>327</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="357">357</th><td>  { <var>53</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="358">358</th><td>  { <var>129</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="359">359</th><td>  { <var>196</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="360">360</th><td>  { <var>263</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="361">361</th><td>  { <var>330</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="362">362</th><td>  { <var>46</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="363">363</th><td>  { <var>122</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="364">364</th><td>  { <var>189</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="365">365</th><td>  { <var>256</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="366">366</th><td>  { <var>323</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="367">367</th><td>  { <var>56</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="368">368</th><td>  { <var>132</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="369">369</th><td>  { <var>199</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="370">370</th><td>  { <var>266</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="371">371</th><td>  { <var>333</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="372">372</th><td>  { <var>60</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="373">373</th><td>  { <var>136</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="374">374</th><td>  { <var>203</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="375">375</th><td>  { <var>270</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="376">376</th><td>  { <var>337</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="377">377</th><td>  { <var>64</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="378">378</th><td>  { <var>140</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="379">379</th><td>  { <var>207</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="380">380</th><td>  { <var>274</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="381">381</th><td>  { <var>341</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="382">382</th><td>  { <var>68</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="383">383</th><td>  { <var>144</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="384">384</th><td>  { <var>211</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="385">385</th><td>  { <var>278</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="386">386</th><td>  { <var>345</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="387">387</th><td>  { <var>72</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="388">388</th><td>  { <var>148</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="389">389</th><td>  { <var>215</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="390">390</th><td>  { <var>282</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="391">391</th><td>  { <var>349</var>, <var>1</var>, <var>1</var>, <var>0</var>, <var>1</var>, <var>0</var> },</td></tr>
<tr><th id="392">392</th><td>};</td></tr>
<tr><th id="393">393</th><td></td></tr>
<tr><th id="394">394</th><td><b>extern</b> <em>const</em> MCPhysReg NVPTXRegUnitRoots[][<var>2</var>] = {</td></tr>
<tr><th id="395">395</th><td>  { NVPTX::VRDepot },</td></tr>
<tr><th id="396">396</th><td>  { NVPTX::VRFrame },</td></tr>
<tr><th id="397">397</th><td>  { NVPTX::VRFrameLocal },</td></tr>
<tr><th id="398">398</th><td>  { NVPTX::ENVREG0 },</td></tr>
<tr><th id="399">399</th><td>  { NVPTX::ENVREG1 },</td></tr>
<tr><th id="400">400</th><td>  { NVPTX::ENVREG2 },</td></tr>
<tr><th id="401">401</th><td>  { NVPTX::ENVREG3 },</td></tr>
<tr><th id="402">402</th><td>  { NVPTX::ENVREG4 },</td></tr>
<tr><th id="403">403</th><td>  { NVPTX::ENVREG5 },</td></tr>
<tr><th id="404">404</th><td>  { NVPTX::ENVREG6 },</td></tr>
<tr><th id="405">405</th><td>  { NVPTX::ENVREG7 },</td></tr>
<tr><th id="406">406</th><td>  { NVPTX::ENVREG8 },</td></tr>
<tr><th id="407">407</th><td>  { NVPTX::ENVREG9 },</td></tr>
<tr><th id="408">408</th><td>  { NVPTX::ENVREG10 },</td></tr>
<tr><th id="409">409</th><td>  { NVPTX::ENVREG11 },</td></tr>
<tr><th id="410">410</th><td>  { NVPTX::ENVREG12 },</td></tr>
<tr><th id="411">411</th><td>  { NVPTX::ENVREG13 },</td></tr>
<tr><th id="412">412</th><td>  { NVPTX::ENVREG14 },</td></tr>
<tr><th id="413">413</th><td>  { NVPTX::ENVREG15 },</td></tr>
<tr><th id="414">414</th><td>  { NVPTX::ENVREG16 },</td></tr>
<tr><th id="415">415</th><td>  { NVPTX::ENVREG17 },</td></tr>
<tr><th id="416">416</th><td>  { NVPTX::ENVREG18 },</td></tr>
<tr><th id="417">417</th><td>  { NVPTX::ENVREG19 },</td></tr>
<tr><th id="418">418</th><td>  { NVPTX::ENVREG20 },</td></tr>
<tr><th id="419">419</th><td>  { NVPTX::ENVREG21 },</td></tr>
<tr><th id="420">420</th><td>  { NVPTX::ENVREG22 },</td></tr>
<tr><th id="421">421</th><td>  { NVPTX::ENVREG23 },</td></tr>
<tr><th id="422">422</th><td>  { NVPTX::ENVREG24 },</td></tr>
<tr><th id="423">423</th><td>  { NVPTX::ENVREG25 },</td></tr>
<tr><th id="424">424</th><td>  { NVPTX::ENVREG26 },</td></tr>
<tr><th id="425">425</th><td>  { NVPTX::ENVREG27 },</td></tr>
<tr><th id="426">426</th><td>  { NVPTX::ENVREG28 },</td></tr>
<tr><th id="427">427</th><td>  { NVPTX::ENVREG29 },</td></tr>
<tr><th id="428">428</th><td>  { NVPTX::ENVREG30 },</td></tr>
<tr><th id="429">429</th><td>  { NVPTX::ENVREG31 },</td></tr>
<tr><th id="430">430</th><td>  { NVPTX::F0 },</td></tr>
<tr><th id="431">431</th><td>  { NVPTX::F1 },</td></tr>
<tr><th id="432">432</th><td>  { NVPTX::F2 },</td></tr>
<tr><th id="433">433</th><td>  { NVPTX::F3 },</td></tr>
<tr><th id="434">434</th><td>  { NVPTX::F4 },</td></tr>
<tr><th id="435">435</th><td>  { NVPTX::FL0 },</td></tr>
<tr><th id="436">436</th><td>  { NVPTX::FL1 },</td></tr>
<tr><th id="437">437</th><td>  { NVPTX::FL2 },</td></tr>
<tr><th id="438">438</th><td>  { NVPTX::FL3 },</td></tr>
<tr><th id="439">439</th><td>  { NVPTX::FL4 },</td></tr>
<tr><th id="440">440</th><td>  { NVPTX::H0 },</td></tr>
<tr><th id="441">441</th><td>  { NVPTX::H1 },</td></tr>
<tr><th id="442">442</th><td>  { NVPTX::H2 },</td></tr>
<tr><th id="443">443</th><td>  { NVPTX::H3 },</td></tr>
<tr><th id="444">444</th><td>  { NVPTX::H4 },</td></tr>
<tr><th id="445">445</th><td>  { NVPTX::HH0 },</td></tr>
<tr><th id="446">446</th><td>  { NVPTX::HH1 },</td></tr>
<tr><th id="447">447</th><td>  { NVPTX::HH2 },</td></tr>
<tr><th id="448">448</th><td>  { NVPTX::HH3 },</td></tr>
<tr><th id="449">449</th><td>  { NVPTX::HH4 },</td></tr>
<tr><th id="450">450</th><td>  { NVPTX::P0 },</td></tr>
<tr><th id="451">451</th><td>  { NVPTX::P1 },</td></tr>
<tr><th id="452">452</th><td>  { NVPTX::P2 },</td></tr>
<tr><th id="453">453</th><td>  { NVPTX::P3 },</td></tr>
<tr><th id="454">454</th><td>  { NVPTX::P4 },</td></tr>
<tr><th id="455">455</th><td>  { NVPTX::R0 },</td></tr>
<tr><th id="456">456</th><td>  { NVPTX::R1 },</td></tr>
<tr><th id="457">457</th><td>  { NVPTX::R2 },</td></tr>
<tr><th id="458">458</th><td>  { NVPTX::R3 },</td></tr>
<tr><th id="459">459</th><td>  { NVPTX::R4 },</td></tr>
<tr><th id="460">460</th><td>  { NVPTX::RL0 },</td></tr>
<tr><th id="461">461</th><td>  { NVPTX::RL1 },</td></tr>
<tr><th id="462">462</th><td>  { NVPTX::RL2 },</td></tr>
<tr><th id="463">463</th><td>  { NVPTX::RL3 },</td></tr>
<tr><th id="464">464</th><td>  { NVPTX::RL4 },</td></tr>
<tr><th id="465">465</th><td>  { NVPTX::RS0 },</td></tr>
<tr><th id="466">466</th><td>  { NVPTX::RS1 },</td></tr>
<tr><th id="467">467</th><td>  { NVPTX::RS2 },</td></tr>
<tr><th id="468">468</th><td>  { NVPTX::RS3 },</td></tr>
<tr><th id="469">469</th><td>  { NVPTX::RS4 },</td></tr>
<tr><th id="470">470</th><td>  { NVPTX::da0 },</td></tr>
<tr><th id="471">471</th><td>  { NVPTX::da1 },</td></tr>
<tr><th id="472">472</th><td>  { NVPTX::da2 },</td></tr>
<tr><th id="473">473</th><td>  { NVPTX::da3 },</td></tr>
<tr><th id="474">474</th><td>  { NVPTX::da4 },</td></tr>
<tr><th id="475">475</th><td>  { NVPTX::fa0 },</td></tr>
<tr><th id="476">476</th><td>  { NVPTX::fa1 },</td></tr>
<tr><th id="477">477</th><td>  { NVPTX::fa2 },</td></tr>
<tr><th id="478">478</th><td>  { NVPTX::fa3 },</td></tr>
<tr><th id="479">479</th><td>  { NVPTX::fa4 },</td></tr>
<tr><th id="480">480</th><td>  { NVPTX::ia0 },</td></tr>
<tr><th id="481">481</th><td>  { NVPTX::ia1 },</td></tr>
<tr><th id="482">482</th><td>  { NVPTX::ia2 },</td></tr>
<tr><th id="483">483</th><td>  { NVPTX::ia3 },</td></tr>
<tr><th id="484">484</th><td>  { NVPTX::ia4 },</td></tr>
<tr><th id="485">485</th><td>  { NVPTX::la0 },</td></tr>
<tr><th id="486">486</th><td>  { NVPTX::la1 },</td></tr>
<tr><th id="487">487</th><td>  { NVPTX::la2 },</td></tr>
<tr><th id="488">488</th><td>  { NVPTX::la3 },</td></tr>
<tr><th id="489">489</th><td>  { NVPTX::la4 },</td></tr>
<tr><th id="490">490</th><td>};</td></tr>
<tr><th id="491">491</th><td></td></tr>
<tr><th id="492">492</th><td><b>namespace</b> {     <i>// Register classes...</i></td></tr>
<tr><th id="493">493</th><td>  <i>// Int1Regs Register Class...</i></td></tr>
<tr><th id="494">494</th><td>  <em>const</em> MCPhysReg Int1Regs[] = {</td></tr>
<tr><th id="495">495</th><td>    NVPTX::P0, NVPTX::P1, NVPTX::P2, NVPTX::P3, NVPTX::P4, </td></tr>
<tr><th id="496">496</th><td>  };</td></tr>
<tr><th id="497">497</th><td></td></tr>
<tr><th id="498">498</th><td>  <i>// Int1Regs Bit set.</i></td></tr>
<tr><th id="499">499</th><td>  <em>const</em> uint8_t Int1RegsBits[] = {</td></tr>
<tr><th id="500">500</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x1f</var>, </td></tr>
<tr><th id="501">501</th><td>  };</td></tr>
<tr><th id="502">502</th><td></td></tr>
<tr><th id="503">503</th><td>  <i>// Float16Regs Register Class...</i></td></tr>
<tr><th id="504">504</th><td>  <em>const</em> MCPhysReg Float16Regs[] = {</td></tr>
<tr><th id="505">505</th><td>    NVPTX::H0, NVPTX::H1, NVPTX::H2, NVPTX::H3, NVPTX::H4, </td></tr>
<tr><th id="506">506</th><td>  };</td></tr>
<tr><th id="507">507</th><td></td></tr>
<tr><th id="508">508</th><td>  <i>// Float16Regs Bit set.</i></td></tr>
<tr><th id="509">509</th><td>  <em>const</em> uint8_t Float16RegsBits[] = {</td></tr>
<tr><th id="510">510</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0xc0</var>, <var>0x07</var>, </td></tr>
<tr><th id="511">511</th><td>  };</td></tr>
<tr><th id="512">512</th><td></td></tr>
<tr><th id="513">513</th><td>  <i>// Int16Regs Register Class...</i></td></tr>
<tr><th id="514">514</th><td>  <em>const</em> MCPhysReg Int16Regs[] = {</td></tr>
<tr><th id="515">515</th><td>    NVPTX::RS0, NVPTX::RS1, NVPTX::RS2, NVPTX::RS3, NVPTX::RS4, </td></tr>
<tr><th id="516">516</th><td>  };</td></tr>
<tr><th id="517">517</th><td></td></tr>
<tr><th id="518">518</th><td>  <i>// Int16Regs Bit set.</i></td></tr>
<tr><th id="519">519</th><td>  <em>const</em> uint8_t Int16RegsBits[] = {</td></tr>
<tr><th id="520">520</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x80</var>, <var>0x0f</var>, </td></tr>
<tr><th id="521">521</th><td>  };</td></tr>
<tr><th id="522">522</th><td></td></tr>
<tr><th id="523">523</th><td>  <i>// SpecialRegs Register Class...</i></td></tr>
<tr><th id="524">524</th><td>  <em>const</em> MCPhysReg SpecialRegs[] = {</td></tr>
<tr><th id="525">525</th><td>    NVPTX::VRFrame, NVPTX::VRFrameLocal, NVPTX::VRDepot, NVPTX::ENVREG0, NVPTX::ENVREG1, NVPTX::ENVREG2, NVPTX::ENVREG3, NVPTX::ENVREG4, NVPTX::ENVREG5, NVPTX::ENVREG6, NVPTX::ENVREG7, NVPTX::ENVREG8, NVPTX::ENVREG9, NVPTX::ENVREG10, NVPTX::ENVREG11, NVPTX::ENVREG12, NVPTX::ENVREG13, NVPTX::ENVREG14, NVPTX::ENVREG15, NVPTX::ENVREG16, NVPTX::ENVREG17, NVPTX::ENVREG18, NVPTX::ENVREG19, NVPTX::ENVREG20, NVPTX::ENVREG21, NVPTX::ENVREG22, NVPTX::ENVREG23, NVPTX::ENVREG24, NVPTX::ENVREG25, NVPTX::ENVREG26, NVPTX::ENVREG27, NVPTX::ENVREG28, NVPTX::ENVREG29, NVPTX::ENVREG30, NVPTX::ENVREG31, </td></tr>
<tr><th id="526">526</th><td>  };</td></tr>
<tr><th id="527">527</th><td></td></tr>
<tr><th id="528">528</th><td>  <i>// SpecialRegs Bit set.</i></td></tr>
<tr><th id="529">529</th><td>  <em>const</em> uint8_t SpecialRegsBits[] = {</td></tr>
<tr><th id="530">530</th><td>    <var>0xfe</var>, <var>0xff</var>, <var>0xff</var>, <var>0xff</var>, <var>0x0f</var>, </td></tr>
<tr><th id="531">531</th><td>  };</td></tr>
<tr><th id="532">532</th><td></td></tr>
<tr><th id="533">533</th><td>  <i>// Float16x2Regs Register Class...</i></td></tr>
<tr><th id="534">534</th><td>  <em>const</em> MCPhysReg Float16x2Regs[] = {</td></tr>
<tr><th id="535">535</th><td>    NVPTX::HH0, NVPTX::HH1, NVPTX::HH2, NVPTX::HH3, NVPTX::HH4, </td></tr>
<tr><th id="536">536</th><td>  };</td></tr>
<tr><th id="537">537</th><td></td></tr>
<tr><th id="538">538</th><td>  <i>// Float16x2Regs Bit set.</i></td></tr>
<tr><th id="539">539</th><td>  <em>const</em> uint8_t Float16x2RegsBits[] = {</td></tr>
<tr><th id="540">540</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0xf8</var>, </td></tr>
<tr><th id="541">541</th><td>  };</td></tr>
<tr><th id="542">542</th><td></td></tr>
<tr><th id="543">543</th><td>  <i>// Float32ArgRegs Register Class...</i></td></tr>
<tr><th id="544">544</th><td>  <em>const</em> MCPhysReg Float32ArgRegs[] = {</td></tr>
<tr><th id="545">545</th><td>    NVPTX::fa0, NVPTX::fa1, NVPTX::fa2, NVPTX::fa3, NVPTX::fa4, </td></tr>
<tr><th id="546">546</th><td>  };</td></tr>
<tr><th id="547">547</th><td></td></tr>
<tr><th id="548">548</th><td>  <i>// Float32ArgRegs Bit set.</i></td></tr>
<tr><th id="549">549</th><td>  <em>const</em> uint8_t Float32ArgRegsBits[] = {</td></tr>
<tr><th id="550">550</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x3e</var>, </td></tr>
<tr><th id="551">551</th><td>  };</td></tr>
<tr><th id="552">552</th><td></td></tr>
<tr><th id="553">553</th><td>  <i>// Float32Regs Register Class...</i></td></tr>
<tr><th id="554">554</th><td>  <em>const</em> MCPhysReg Float32Regs[] = {</td></tr>
<tr><th id="555">555</th><td>    NVPTX::F0, NVPTX::F1, NVPTX::F2, NVPTX::F3, NVPTX::F4, </td></tr>
<tr><th id="556">556</th><td>  };</td></tr>
<tr><th id="557">557</th><td></td></tr>
<tr><th id="558">558</th><td>  <i>// Float32Regs Bit set.</i></td></tr>
<tr><th id="559">559</th><td>  <em>const</em> uint8_t Float32RegsBits[] = {</td></tr>
<tr><th id="560">560</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0xf0</var>, <var>0x01</var>, </td></tr>
<tr><th id="561">561</th><td>  };</td></tr>
<tr><th id="562">562</th><td></td></tr>
<tr><th id="563">563</th><td>  <i>// Int32ArgRegs Register Class...</i></td></tr>
<tr><th id="564">564</th><td>  <em>const</em> MCPhysReg Int32ArgRegs[] = {</td></tr>
<tr><th id="565">565</th><td>    NVPTX::ia0, NVPTX::ia1, NVPTX::ia2, NVPTX::ia3, NVPTX::ia4, </td></tr>
<tr><th id="566">566</th><td>  };</td></tr>
<tr><th id="567">567</th><td></td></tr>
<tr><th id="568">568</th><td>  <i>// Int32ArgRegs Bit set.</i></td></tr>
<tr><th id="569">569</th><td>  <em>const</em> uint8_t Int32ArgRegsBits[] = {</td></tr>
<tr><th id="570">570</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0xc0</var>, <var>0x07</var>, </td></tr>
<tr><th id="571">571</th><td>  };</td></tr>
<tr><th id="572">572</th><td></td></tr>
<tr><th id="573">573</th><td>  <i>// Int32Regs Register Class...</i></td></tr>
<tr><th id="574">574</th><td>  <em>const</em> MCPhysReg Int32Regs[] = {</td></tr>
<tr><th id="575">575</th><td>    NVPTX::R0, NVPTX::R1, NVPTX::R2, NVPTX::R3, NVPTX::R4, </td></tr>
<tr><th id="576">576</th><td>  };</td></tr>
<tr><th id="577">577</th><td></td></tr>
<tr><th id="578">578</th><td>  <i>// Int32Regs Bit set.</i></td></tr>
<tr><th id="579">579</th><td>  <em>const</em> uint8_t Int32RegsBits[] = {</td></tr>
<tr><th id="580">580</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0xe0</var>, <var>0x03</var>, </td></tr>
<tr><th id="581">581</th><td>  };</td></tr>
<tr><th id="582">582</th><td></td></tr>
<tr><th id="583">583</th><td>  <i>// Float64ArgRegs Register Class...</i></td></tr>
<tr><th id="584">584</th><td>  <em>const</em> MCPhysReg Float64ArgRegs[] = {</td></tr>
<tr><th id="585">585</th><td>    NVPTX::da0, NVPTX::da1, NVPTX::da2, NVPTX::da3, NVPTX::da4, </td></tr>
<tr><th id="586">586</th><td>  };</td></tr>
<tr><th id="587">587</th><td></td></tr>
<tr><th id="588">588</th><td>  <i>// Float64ArgRegs Bit set.</i></td></tr>
<tr><th id="589">589</th><td>  <em>const</em> uint8_t Float64ArgRegsBits[] = {</td></tr>
<tr><th id="590">590</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0xf0</var>, <var>0x01</var>, </td></tr>
<tr><th id="591">591</th><td>  };</td></tr>
<tr><th id="592">592</th><td></td></tr>
<tr><th id="593">593</th><td>  <i>// Float64Regs Register Class...</i></td></tr>
<tr><th id="594">594</th><td>  <em>const</em> MCPhysReg Float64Regs[] = {</td></tr>
<tr><th id="595">595</th><td>    NVPTX::FL0, NVPTX::FL1, NVPTX::FL2, NVPTX::FL3, NVPTX::FL4, </td></tr>
<tr><th id="596">596</th><td>  };</td></tr>
<tr><th id="597">597</th><td></td></tr>
<tr><th id="598">598</th><td>  <i>// Float64Regs Bit set.</i></td></tr>
<tr><th id="599">599</th><td>  <em>const</em> uint8_t Float64RegsBits[] = {</td></tr>
<tr><th id="600">600</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x3e</var>, </td></tr>
<tr><th id="601">601</th><td>  };</td></tr>
<tr><th id="602">602</th><td></td></tr>
<tr><th id="603">603</th><td>  <i>// Int64ArgRegs Register Class...</i></td></tr>
<tr><th id="604">604</th><td>  <em>const</em> MCPhysReg Int64ArgRegs[] = {</td></tr>
<tr><th id="605">605</th><td>    NVPTX::la0, NVPTX::la1, NVPTX::la2, NVPTX::la3, NVPTX::la4, </td></tr>
<tr><th id="606">606</th><td>  };</td></tr>
<tr><th id="607">607</th><td></td></tr>
<tr><th id="608">608</th><td>  <i>// Int64ArgRegs Bit set.</i></td></tr>
<tr><th id="609">609</th><td>  <em>const</em> uint8_t Int64ArgRegsBits[] = {</td></tr>
<tr><th id="610">610</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0xf8</var>, </td></tr>
<tr><th id="611">611</th><td>  };</td></tr>
<tr><th id="612">612</th><td></td></tr>
<tr><th id="613">613</th><td>  <i>// Int64Regs Register Class...</i></td></tr>
<tr><th id="614">614</th><td>  <em>const</em> MCPhysReg Int64Regs[] = {</td></tr>
<tr><th id="615">615</th><td>    NVPTX::RL0, NVPTX::RL1, NVPTX::RL2, NVPTX::RL3, NVPTX::RL4, </td></tr>
<tr><th id="616">616</th><td>  };</td></tr>
<tr><th id="617">617</th><td></td></tr>
<tr><th id="618">618</th><td>  <i>// Int64Regs Bit set.</i></td></tr>
<tr><th id="619">619</th><td>  <em>const</em> uint8_t Int64RegsBits[] = {</td></tr>
<tr><th id="620">620</th><td>    <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x00</var>, <var>0x7c</var>, </td></tr>
<tr><th id="621">621</th><td>  };</td></tr>
<tr><th id="622">622</th><td></td></tr>
<tr><th id="623">623</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="624">624</th><td></td></tr>
<tr><th id="625">625</th><td></td></tr>
<tr><th id="626">626</th><td><u>#ifdef __GNUC__</u></td></tr>
<tr><th id="627">627</th><td><u>#pragma GCC diagnostic push</u></td></tr>
<tr><th id="628">628</th><td><u>#pragma GCC diagnostic ignored "-Woverlength-strings"</u></td></tr>
<tr><th id="629">629</th><td><u>#endif</u></td></tr>
<tr><th id="630">630</th><td><b>extern</b> <em>const</em> <em>char</em> NVPTXRegClassStrings[] = {</td></tr>
<tr><th id="631">631</th><td>  <i>/* 0 */</i> <q>"Int1Regs\0"</q></td></tr>
<tr><th id="632">632</th><td>  <i>/* 9 */</i> <q>"Float32Regs\0"</q></td></tr>
<tr><th id="633">633</th><td>  <i>/* 21 */</i> <q>"Int32Regs\0"</q></td></tr>
<tr><th id="634">634</th><td>  <i>/* 31 */</i> <q>"Float16x2Regs\0"</q></td></tr>
<tr><th id="635">635</th><td>  <i>/* 45 */</i> <q>"Float64Regs\0"</q></td></tr>
<tr><th id="636">636</th><td>  <i>/* 57 */</i> <q>"Int64Regs\0"</q></td></tr>
<tr><th id="637">637</th><td>  <i>/* 67 */</i> <q>"Float16Regs\0"</q></td></tr>
<tr><th id="638">638</th><td>  <i>/* 79 */</i> <q>"Int16Regs\0"</q></td></tr>
<tr><th id="639">639</th><td>  <i>/* 89 */</i> <q>"Float32ArgRegs\0"</q></td></tr>
<tr><th id="640">640</th><td>  <i>/* 104 */</i> <q>"Int32ArgRegs\0"</q></td></tr>
<tr><th id="641">641</th><td>  <i>/* 117 */</i> <q>"Float64ArgRegs\0"</q></td></tr>
<tr><th id="642">642</th><td>  <i>/* 132 */</i> <q>"Int64ArgRegs\0"</q></td></tr>
<tr><th id="643">643</th><td>  <i>/* 145 */</i> <q>"SpecialRegs\0"</q></td></tr>
<tr><th id="644">644</th><td>};</td></tr>
<tr><th id="645">645</th><td><u>#ifdef __GNUC__</u></td></tr>
<tr><th id="646">646</th><td><u>#pragma GCC diagnostic pop</u></td></tr>
<tr><th id="647">647</th><td><u>#endif</u></td></tr>
<tr><th id="648">648</th><td></td></tr>
<tr><th id="649">649</th><td><b>extern</b> <em>const</em> MCRegisterClass NVPTXMCRegisterClasses[] = {</td></tr>
<tr><th id="650">650</th><td>  { Int1Regs, Int1RegsBits, <var>0</var>, <var>5</var>, <b>sizeof</b>(Int1RegsBits), NVPTX::Int1RegsRegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="651">651</th><td>  { Float16Regs, Float16RegsBits, <var>67</var>, <var>5</var>, <b>sizeof</b>(Float16RegsBits), NVPTX::Float16RegsRegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="652">652</th><td>  { Int16Regs, Int16RegsBits, <var>79</var>, <var>5</var>, <b>sizeof</b>(Int16RegsBits), NVPTX::Int16RegsRegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="653">653</th><td>  { SpecialRegs, SpecialRegsBits, <var>145</var>, <var>35</var>, <b>sizeof</b>(SpecialRegsBits), NVPTX::SpecialRegsRegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="654">654</th><td>  { Float16x2Regs, Float16x2RegsBits, <var>31</var>, <var>5</var>, <b>sizeof</b>(Float16x2RegsBits), NVPTX::Float16x2RegsRegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="655">655</th><td>  { Float32ArgRegs, Float32ArgRegsBits, <var>89</var>, <var>5</var>, <b>sizeof</b>(Float32ArgRegsBits), NVPTX::Float32ArgRegsRegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="656">656</th><td>  { Float32Regs, Float32RegsBits, <var>9</var>, <var>5</var>, <b>sizeof</b>(Float32RegsBits), NVPTX::Float32RegsRegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="657">657</th><td>  { Int32ArgRegs, Int32ArgRegsBits, <var>104</var>, <var>5</var>, <b>sizeof</b>(Int32ArgRegsBits), NVPTX::Int32ArgRegsRegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="658">658</th><td>  { Int32Regs, Int32RegsBits, <var>21</var>, <var>5</var>, <b>sizeof</b>(Int32RegsBits), NVPTX::Int32RegsRegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="659">659</th><td>  { Float64ArgRegs, Float64ArgRegsBits, <var>117</var>, <var>5</var>, <b>sizeof</b>(Float64ArgRegsBits), NVPTX::Float64ArgRegsRegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="660">660</th><td>  { Float64Regs, Float64RegsBits, <var>45</var>, <var>5</var>, <b>sizeof</b>(Float64RegsBits), NVPTX::Float64RegsRegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="661">661</th><td>  { Int64ArgRegs, Int64ArgRegsBits, <var>132</var>, <var>5</var>, <b>sizeof</b>(Int64ArgRegsBits), NVPTX::Int64ArgRegsRegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="662">662</th><td>  { Int64Regs, Int64RegsBits, <var>57</var>, <var>5</var>, <b>sizeof</b>(Int64RegsBits), NVPTX::Int64RegsRegClassID, <var>1</var>, <b>true</b> },</td></tr>
<tr><th id="663">663</th><td>};</td></tr>
<tr><th id="664">664</th><td></td></tr>
<tr><th id="665">665</th><td><b>extern</b> <em>const</em> uint16_t NVPTXRegEncodingTable[] = {</td></tr>
<tr><th id="666">666</th><td>  <var>0</var>,</td></tr>
<tr><th id="667">667</th><td>  <var>0</var>,</td></tr>
<tr><th id="668">668</th><td>  <var>0</var>,</td></tr>
<tr><th id="669">669</th><td>  <var>0</var>,</td></tr>
<tr><th id="670">670</th><td>  <var>0</var>,</td></tr>
<tr><th id="671">671</th><td>  <var>0</var>,</td></tr>
<tr><th id="672">672</th><td>  <var>0</var>,</td></tr>
<tr><th id="673">673</th><td>  <var>0</var>,</td></tr>
<tr><th id="674">674</th><td>  <var>0</var>,</td></tr>
<tr><th id="675">675</th><td>  <var>0</var>,</td></tr>
<tr><th id="676">676</th><td>  <var>0</var>,</td></tr>
<tr><th id="677">677</th><td>  <var>0</var>,</td></tr>
<tr><th id="678">678</th><td>  <var>0</var>,</td></tr>
<tr><th id="679">679</th><td>  <var>0</var>,</td></tr>
<tr><th id="680">680</th><td>  <var>0</var>,</td></tr>
<tr><th id="681">681</th><td>  <var>0</var>,</td></tr>
<tr><th id="682">682</th><td>  <var>0</var>,</td></tr>
<tr><th id="683">683</th><td>  <var>0</var>,</td></tr>
<tr><th id="684">684</th><td>  <var>0</var>,</td></tr>
<tr><th id="685">685</th><td>  <var>0</var>,</td></tr>
<tr><th id="686">686</th><td>  <var>0</var>,</td></tr>
<tr><th id="687">687</th><td>  <var>0</var>,</td></tr>
<tr><th id="688">688</th><td>  <var>0</var>,</td></tr>
<tr><th id="689">689</th><td>  <var>0</var>,</td></tr>
<tr><th id="690">690</th><td>  <var>0</var>,</td></tr>
<tr><th id="691">691</th><td>  <var>0</var>,</td></tr>
<tr><th id="692">692</th><td>  <var>0</var>,</td></tr>
<tr><th id="693">693</th><td>  <var>0</var>,</td></tr>
<tr><th id="694">694</th><td>  <var>0</var>,</td></tr>
<tr><th id="695">695</th><td>  <var>0</var>,</td></tr>
<tr><th id="696">696</th><td>  <var>0</var>,</td></tr>
<tr><th id="697">697</th><td>  <var>0</var>,</td></tr>
<tr><th id="698">698</th><td>  <var>0</var>,</td></tr>
<tr><th id="699">699</th><td>  <var>0</var>,</td></tr>
<tr><th id="700">700</th><td>  <var>0</var>,</td></tr>
<tr><th id="701">701</th><td>  <var>0</var>,</td></tr>
<tr><th id="702">702</th><td>  <var>0</var>,</td></tr>
<tr><th id="703">703</th><td>  <var>0</var>,</td></tr>
<tr><th id="704">704</th><td>  <var>0</var>,</td></tr>
<tr><th id="705">705</th><td>  <var>0</var>,</td></tr>
<tr><th id="706">706</th><td>  <var>0</var>,</td></tr>
<tr><th id="707">707</th><td>  <var>0</var>,</td></tr>
<tr><th id="708">708</th><td>  <var>0</var>,</td></tr>
<tr><th id="709">709</th><td>  <var>0</var>,</td></tr>
<tr><th id="710">710</th><td>  <var>0</var>,</td></tr>
<tr><th id="711">711</th><td>  <var>0</var>,</td></tr>
<tr><th id="712">712</th><td>  <var>0</var>,</td></tr>
<tr><th id="713">713</th><td>  <var>0</var>,</td></tr>
<tr><th id="714">714</th><td>  <var>0</var>,</td></tr>
<tr><th id="715">715</th><td>  <var>0</var>,</td></tr>
<tr><th id="716">716</th><td>  <var>0</var>,</td></tr>
<tr><th id="717">717</th><td>  <var>0</var>,</td></tr>
<tr><th id="718">718</th><td>  <var>0</var>,</td></tr>
<tr><th id="719">719</th><td>  <var>0</var>,</td></tr>
<tr><th id="720">720</th><td>  <var>0</var>,</td></tr>
<tr><th id="721">721</th><td>  <var>0</var>,</td></tr>
<tr><th id="722">722</th><td>  <var>0</var>,</td></tr>
<tr><th id="723">723</th><td>  <var>0</var>,</td></tr>
<tr><th id="724">724</th><td>  <var>0</var>,</td></tr>
<tr><th id="725">725</th><td>  <var>0</var>,</td></tr>
<tr><th id="726">726</th><td>  <var>0</var>,</td></tr>
<tr><th id="727">727</th><td>  <var>0</var>,</td></tr>
<tr><th id="728">728</th><td>  <var>0</var>,</td></tr>
<tr><th id="729">729</th><td>  <var>0</var>,</td></tr>
<tr><th id="730">730</th><td>  <var>0</var>,</td></tr>
<tr><th id="731">731</th><td>  <var>0</var>,</td></tr>
<tr><th id="732">732</th><td>  <var>0</var>,</td></tr>
<tr><th id="733">733</th><td>  <var>0</var>,</td></tr>
<tr><th id="734">734</th><td>  <var>0</var>,</td></tr>
<tr><th id="735">735</th><td>  <var>0</var>,</td></tr>
<tr><th id="736">736</th><td>  <var>0</var>,</td></tr>
<tr><th id="737">737</th><td>  <var>0</var>,</td></tr>
<tr><th id="738">738</th><td>  <var>0</var>,</td></tr>
<tr><th id="739">739</th><td>  <var>0</var>,</td></tr>
<tr><th id="740">740</th><td>  <var>0</var>,</td></tr>
<tr><th id="741">741</th><td>  <var>0</var>,</td></tr>
<tr><th id="742">742</th><td>  <var>0</var>,</td></tr>
<tr><th id="743">743</th><td>  <var>0</var>,</td></tr>
<tr><th id="744">744</th><td>  <var>0</var>,</td></tr>
<tr><th id="745">745</th><td>  <var>0</var>,</td></tr>
<tr><th id="746">746</th><td>  <var>0</var>,</td></tr>
<tr><th id="747">747</th><td>  <var>0</var>,</td></tr>
<tr><th id="748">748</th><td>  <var>0</var>,</td></tr>
<tr><th id="749">749</th><td>  <var>0</var>,</td></tr>
<tr><th id="750">750</th><td>  <var>0</var>,</td></tr>
<tr><th id="751">751</th><td>  <var>0</var>,</td></tr>
<tr><th id="752">752</th><td>  <var>0</var>,</td></tr>
<tr><th id="753">753</th><td>  <var>0</var>,</td></tr>
<tr><th id="754">754</th><td>  <var>0</var>,</td></tr>
<tr><th id="755">755</th><td>  <var>0</var>,</td></tr>
<tr><th id="756">756</th><td>  <var>0</var>,</td></tr>
<tr><th id="757">757</th><td>  <var>0</var>,</td></tr>
<tr><th id="758">758</th><td>  <var>0</var>,</td></tr>
<tr><th id="759">759</th><td>  <var>0</var>,</td></tr>
<tr><th id="760">760</th><td>  <var>0</var>,</td></tr>
<tr><th id="761">761</th><td>  <var>0</var>,</td></tr>
<tr><th id="762">762</th><td>};</td></tr>
<tr><th id="763">763</th><td><em>static</em> <b>inline</b> <em>void</em> InitNVPTXMCRegisterInfo(MCRegisterInfo *RI, <em>unsigned</em> RA, <em>unsigned</em> DwarfFlavour = <var>0</var>, <em>unsigned</em> EHFlavour = <var>0</var>, <em>unsigned</em> PC = <var>0</var>) {</td></tr>
<tr><th id="764">764</th><td>  RI-&gt;InitMCRegisterInfo(NVPTXRegDesc, <var>96</var>, RA, PC, NVPTXMCRegisterClasses, <var>13</var>, NVPTXRegUnitRoots, <var>95</var>, NVPTXRegDiffLists, NVPTXLaneMaskLists, NVPTXRegStrings, NVPTXRegClassStrings, NVPTXSubRegIdxLists, <var>1</var>,</td></tr>
<tr><th id="765">765</th><td>NVPTXSubRegIdxRanges, NVPTXRegEncodingTable);</td></tr>
<tr><th id="766">766</th><td></td></tr>
<tr><th id="767">767</th><td>}</td></tr>
<tr><th id="768">768</th><td></td></tr>
<tr><th id="769">769</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="770">770</th><td></td></tr>
<tr><th id="771">771</th><td><u>#<span data-ppcond="173">endif</span> // GET_REGINFO_MC_DESC</u></td></tr>
<tr><th id="772">772</th><td></td></tr>
<tr><th id="773">773</th><td><i>/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\</i></td></tr>
<tr><th id="774">774</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="775">775</th><td><i>|* Register Information Header Fragment                                       *|</i></td></tr>
<tr><th id="776">776</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="777">777</th><td><i>|* Automatically generated file, do not edit!                                 *|</i></td></tr>
<tr><th id="778">778</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="779">779</th><td><i>\*===----------------------------------------------------------------------===*/</i></td></tr>
<tr><th id="780">780</th><td></td></tr>
<tr><th id="781">781</th><td></td></tr>
<tr><th id="782">782</th><td><u>#<span data-ppcond="782">ifdef</span> <span class="macro" data-ref="_M/GET_REGINFO_HEADER">GET_REGINFO_HEADER</span></u></td></tr>
<tr><th id="783">783</th><td><u>#undef GET_REGINFO_HEADER</u></td></tr>
<tr><th id="784">784</th><td></td></tr>
<tr><th id="785">785</th><td><u>#include "llvm/CodeGen/TargetRegisterInfo.h"</u></td></tr>
<tr><th id="786">786</th><td></td></tr>
<tr><th id="787">787</th><td><b>namespace</b> llvm {</td></tr>
<tr><th id="788">788</th><td></td></tr>
<tr><th id="789">789</th><td><b>class</b> NVPTXFrameLowering;</td></tr>
<tr><th id="790">790</th><td></td></tr>
<tr><th id="791">791</th><td><b>struct</b> NVPTXGenRegisterInfo : <b>public</b> TargetRegisterInfo {</td></tr>
<tr><th id="792">792</th><td>  <b>explicit</b> NVPTXGenRegisterInfo(<em>unsigned</em> RA, <em>unsigned</em> D = <var>0</var>, <em>unsigned</em> E = <var>0</var>,</td></tr>
<tr><th id="793">793</th><td>      <em>unsigned</em> PC = <var>0</var>, <em>unsigned</em> HwMode = <var>0</var>);</td></tr>
<tr><th id="794">794</th><td>  <em>const</em> RegClassWeight &amp;getRegClassWeight(<em>const</em> TargetRegisterClass *RC) <em>const</em> override;</td></tr>
<tr><th id="795">795</th><td>  <em>unsigned</em> getRegUnitWeight(<em>unsigned</em> RegUnit) <em>const</em> override;</td></tr>
<tr><th id="796">796</th><td>  <em>unsigned</em> getNumRegPressureSets() <em>const</em> override;</td></tr>
<tr><th id="797">797</th><td>  <em>const</em> <em>char</em> *getRegPressureSetName(<em>unsigned</em> Idx) <em>const</em> override;</td></tr>
<tr><th id="798">798</th><td>  <em>unsigned</em> getRegPressureSetLimit(<em>const</em> MachineFunction &amp;MF, <em>unsigned</em> Idx) <em>const</em> override;</td></tr>
<tr><th id="799">799</th><td>  <em>const</em> <em>int</em> *getRegClassPressureSets(<em>const</em> TargetRegisterClass *RC) <em>const</em> override;</td></tr>
<tr><th id="800">800</th><td>  <em>const</em> <em>int</em> *getRegUnitPressureSets(<em>unsigned</em> RegUnit) <em>const</em> override;</td></tr>
<tr><th id="801">801</th><td>  ArrayRef&lt;<em>const</em> <em>char</em> *&gt; getRegMaskNames() <em>const</em> override;</td></tr>
<tr><th id="802">802</th><td>  ArrayRef&lt;<em>const</em> uint32_t *&gt; getRegMasks() <em>const</em> override;</td></tr>
<tr><th id="803">803</th><td>  <i class="doc">/// Devirtualized TargetFrameLowering.</i></td></tr>
<tr><th id="804">804</th><td>  <em>static</em> <em>const</em> NVPTXFrameLowering *getFrameLowering(</td></tr>
<tr><th id="805">805</th><td>      <em>const</em> MachineFunction &amp;MF);</td></tr>
<tr><th id="806">806</th><td>};</td></tr>
<tr><th id="807">807</th><td></td></tr>
<tr><th id="808">808</th><td><b>namespace</b> NVPTX { <i>// Register classes</i></td></tr>
<tr><th id="809">809</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass Int1RegsRegClass;</td></tr>
<tr><th id="810">810</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass Float16RegsRegClass;</td></tr>
<tr><th id="811">811</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass Int16RegsRegClass;</td></tr>
<tr><th id="812">812</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass SpecialRegsRegClass;</td></tr>
<tr><th id="813">813</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass Float16x2RegsRegClass;</td></tr>
<tr><th id="814">814</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass Float32ArgRegsRegClass;</td></tr>
<tr><th id="815">815</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass Float32RegsRegClass;</td></tr>
<tr><th id="816">816</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass Int32ArgRegsRegClass;</td></tr>
<tr><th id="817">817</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass Int32RegsRegClass;</td></tr>
<tr><th id="818">818</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass Float64ArgRegsRegClass;</td></tr>
<tr><th id="819">819</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass Float64RegsRegClass;</td></tr>
<tr><th id="820">820</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass Int64ArgRegsRegClass;</td></tr>
<tr><th id="821">821</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass Int64RegsRegClass;</td></tr>
<tr><th id="822">822</th><td>} <i>// end namespace NVPTX</i></td></tr>
<tr><th id="823">823</th><td></td></tr>
<tr><th id="824">824</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="825">825</th><td></td></tr>
<tr><th id="826">826</th><td><u>#<span data-ppcond="782">endif</span> // GET_REGINFO_HEADER</u></td></tr>
<tr><th id="827">827</th><td></td></tr>
<tr><th id="828">828</th><td><i>/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\</i></td></tr>
<tr><th id="829">829</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="830">830</th><td><i>|* Target Register and Register Classes Information                           *|</i></td></tr>
<tr><th id="831">831</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="832">832</th><td><i>|* Automatically generated file, do not edit!                                 *|</i></td></tr>
<tr><th id="833">833</th><td><i>|*                                                                            *|</i></td></tr>
<tr><th id="834">834</th><td><i>\*===----------------------------------------------------------------------===*/</i></td></tr>
<tr><th id="835">835</th><td></td></tr>
<tr><th id="836">836</th><td></td></tr>
<tr><th id="837">837</th><td><u>#<span data-ppcond="837">ifdef</span> <span class="macro" data-ref="_M/GET_REGINFO_TARGET_DESC">GET_REGINFO_TARGET_DESC</span></u></td></tr>
<tr><th id="838">838</th><td><u>#undef GET_REGINFO_TARGET_DESC</u></td></tr>
<tr><th id="839">839</th><td></td></tr>
<tr><th id="840">840</th><td><b>namespace</b> llvm {</td></tr>
<tr><th id="841">841</th><td></td></tr>
<tr><th id="842">842</th><td><b>extern</b> <em>const</em> MCRegisterClass NVPTXMCRegisterClasses[];</td></tr>
<tr><th id="843">843</th><td></td></tr>
<tr><th id="844">844</th><td><em>static</em> <em>const</em> MVT::SimpleValueType VTLists[] = {</td></tr>
<tr><th id="845">845</th><td>  <i>/* 0 */</i> MVT::i1, MVT::Other,</td></tr>
<tr><th id="846">846</th><td>  <i>/* 2 */</i> MVT::i16, MVT::Other,</td></tr>
<tr><th id="847">847</th><td>  <i>/* 4 */</i> MVT::i32, MVT::Other,</td></tr>
<tr><th id="848">848</th><td>  <i>/* 6 */</i> MVT::i64, MVT::Other,</td></tr>
<tr><th id="849">849</th><td>  <i>/* 8 */</i> MVT::f16, MVT::Other,</td></tr>
<tr><th id="850">850</th><td>  <i>/* 10 */</i> MVT::f32, MVT::Other,</td></tr>
<tr><th id="851">851</th><td>  <i>/* 12 */</i> MVT::f64, MVT::Other,</td></tr>
<tr><th id="852">852</th><td>  <i>/* 14 */</i> MVT::v2f16, MVT::Other,</td></tr>
<tr><th id="853">853</th><td>};</td></tr>
<tr><th id="854">854</th><td></td></tr>
<tr><th id="855">855</th><td><em>static</em> <em>const</em> <em>char</em> *<em>const</em> SubRegIndexNameTable[] = { <q>""</q> };</td></tr>
<tr><th id="856">856</th><td></td></tr>
<tr><th id="857">857</th><td></td></tr>
<tr><th id="858">858</th><td><em>static</em> <em>const</em> LaneBitmask SubRegIndexLaneMaskTable[] = {</td></tr>
<tr><th id="859">859</th><td>  LaneBitmask::getAll(),</td></tr>
<tr><th id="860">860</th><td> };</td></tr>
<tr><th id="861">861</th><td></td></tr>
<tr><th id="862">862</th><td></td></tr>
<tr><th id="863">863</th><td></td></tr>
<tr><th id="864">864</th><td><em>static</em> <em>const</em> TargetRegisterInfo::RegClassInfo RegClassInfos[] = {</td></tr>
<tr><th id="865">865</th><td>  <i>// Mode = 0 (Default)</i></td></tr>
<tr><th id="866">866</th><td>  { <var>1</var>, <var>1</var>, <var>8</var>, VTLists+<var>0</var> },    <i>// Int1Regs</i></td></tr>
<tr><th id="867">867</th><td>  { <var>16</var>, <var>16</var>, <var>16</var>, VTLists+<var>8</var> },    <i>// Float16Regs</i></td></tr>
<tr><th id="868">868</th><td>  { <var>16</var>, <var>16</var>, <var>16</var>, VTLists+<var>2</var> },    <i>// Int16Regs</i></td></tr>
<tr><th id="869">869</th><td>  { <var>32</var>, <var>32</var>, <var>32</var>, VTLists+<var>4</var> },    <i>// SpecialRegs</i></td></tr>
<tr><th id="870">870</th><td>  { <var>32</var>, <var>32</var>, <var>32</var>, VTLists+<var>14</var> },    <i>// Float16x2Regs</i></td></tr>
<tr><th id="871">871</th><td>  { <var>32</var>, <var>32</var>, <var>32</var>, VTLists+<var>10</var> },    <i>// Float32ArgRegs</i></td></tr>
<tr><th id="872">872</th><td>  { <var>32</var>, <var>32</var>, <var>32</var>, VTLists+<var>10</var> },    <i>// Float32Regs</i></td></tr>
<tr><th id="873">873</th><td>  { <var>32</var>, <var>32</var>, <var>32</var>, VTLists+<var>4</var> },    <i>// Int32ArgRegs</i></td></tr>
<tr><th id="874">874</th><td>  { <var>32</var>, <var>32</var>, <var>32</var>, VTLists+<var>4</var> },    <i>// Int32Regs</i></td></tr>
<tr><th id="875">875</th><td>  { <var>64</var>, <var>64</var>, <var>64</var>, VTLists+<var>12</var> },    <i>// Float64ArgRegs</i></td></tr>
<tr><th id="876">876</th><td>  { <var>64</var>, <var>64</var>, <var>64</var>, VTLists+<var>12</var> },    <i>// Float64Regs</i></td></tr>
<tr><th id="877">877</th><td>  { <var>64</var>, <var>64</var>, <var>64</var>, VTLists+<var>6</var> },    <i>// Int64ArgRegs</i></td></tr>
<tr><th id="878">878</th><td>  { <var>64</var>, <var>64</var>, <var>64</var>, VTLists+<var>6</var> },    <i>// Int64Regs</i></td></tr>
<tr><th id="879">879</th><td>};</td></tr>
<tr><th id="880">880</th><td></td></tr>
<tr><th id="881">881</th><td><em>static</em> <em>const</em> TargetRegisterClass *<em>const</em> NullRegClasses[] = { <b>nullptr</b> };</td></tr>
<tr><th id="882">882</th><td></td></tr>
<tr><th id="883">883</th><td><em>static</em> <em>const</em> uint32_t Int1RegsSubClassMask[] = {</td></tr>
<tr><th id="884">884</th><td>  <var>0x00000001</var>, </td></tr>
<tr><th id="885">885</th><td>};</td></tr>
<tr><th id="886">886</th><td></td></tr>
<tr><th id="887">887</th><td><em>static</em> <em>const</em> uint32_t Float16RegsSubClassMask[] = {</td></tr>
<tr><th id="888">888</th><td>  <var>0x00000002</var>, </td></tr>
<tr><th id="889">889</th><td>};</td></tr>
<tr><th id="890">890</th><td></td></tr>
<tr><th id="891">891</th><td><em>static</em> <em>const</em> uint32_t Int16RegsSubClassMask[] = {</td></tr>
<tr><th id="892">892</th><td>  <var>0x00000004</var>, </td></tr>
<tr><th id="893">893</th><td>};</td></tr>
<tr><th id="894">894</th><td></td></tr>
<tr><th id="895">895</th><td><em>static</em> <em>const</em> uint32_t SpecialRegsSubClassMask[] = {</td></tr>
<tr><th id="896">896</th><td>  <var>0x00000008</var>, </td></tr>
<tr><th id="897">897</th><td>};</td></tr>
<tr><th id="898">898</th><td></td></tr>
<tr><th id="899">899</th><td><em>static</em> <em>const</em> uint32_t Float16x2RegsSubClassMask[] = {</td></tr>
<tr><th id="900">900</th><td>  <var>0x00000010</var>, </td></tr>
<tr><th id="901">901</th><td>};</td></tr>
<tr><th id="902">902</th><td></td></tr>
<tr><th id="903">903</th><td><em>static</em> <em>const</em> uint32_t Float32ArgRegsSubClassMask[] = {</td></tr>
<tr><th id="904">904</th><td>  <var>0x00000020</var>, </td></tr>
<tr><th id="905">905</th><td>};</td></tr>
<tr><th id="906">906</th><td></td></tr>
<tr><th id="907">907</th><td><em>static</em> <em>const</em> uint32_t Float32RegsSubClassMask[] = {</td></tr>
<tr><th id="908">908</th><td>  <var>0x00000040</var>, </td></tr>
<tr><th id="909">909</th><td>};</td></tr>
<tr><th id="910">910</th><td></td></tr>
<tr><th id="911">911</th><td><em>static</em> <em>const</em> uint32_t Int32ArgRegsSubClassMask[] = {</td></tr>
<tr><th id="912">912</th><td>  <var>0x00000080</var>, </td></tr>
<tr><th id="913">913</th><td>};</td></tr>
<tr><th id="914">914</th><td></td></tr>
<tr><th id="915">915</th><td><em>static</em> <em>const</em> uint32_t Int32RegsSubClassMask[] = {</td></tr>
<tr><th id="916">916</th><td>  <var>0x00000100</var>, </td></tr>
<tr><th id="917">917</th><td>};</td></tr>
<tr><th id="918">918</th><td></td></tr>
<tr><th id="919">919</th><td><em>static</em> <em>const</em> uint32_t Float64ArgRegsSubClassMask[] = {</td></tr>
<tr><th id="920">920</th><td>  <var>0x00000200</var>, </td></tr>
<tr><th id="921">921</th><td>};</td></tr>
<tr><th id="922">922</th><td></td></tr>
<tr><th id="923">923</th><td><em>static</em> <em>const</em> uint32_t Float64RegsSubClassMask[] = {</td></tr>
<tr><th id="924">924</th><td>  <var>0x00000400</var>, </td></tr>
<tr><th id="925">925</th><td>};</td></tr>
<tr><th id="926">926</th><td></td></tr>
<tr><th id="927">927</th><td><em>static</em> <em>const</em> uint32_t Int64ArgRegsSubClassMask[] = {</td></tr>
<tr><th id="928">928</th><td>  <var>0x00000800</var>, </td></tr>
<tr><th id="929">929</th><td>};</td></tr>
<tr><th id="930">930</th><td></td></tr>
<tr><th id="931">931</th><td><em>static</em> <em>const</em> uint32_t Int64RegsSubClassMask[] = {</td></tr>
<tr><th id="932">932</th><td>  <var>0x00001000</var>, </td></tr>
<tr><th id="933">933</th><td>};</td></tr>
<tr><th id="934">934</th><td></td></tr>
<tr><th id="935">935</th><td><em>static</em> <em>const</em> uint16_t SuperRegIdxSeqs[] = {</td></tr>
<tr><th id="936">936</th><td>  <i>/* 0 */</i> <var>0</var>,</td></tr>
<tr><th id="937">937</th><td>};</td></tr>
<tr><th id="938">938</th><td></td></tr>
<tr><th id="939">939</th><td></td></tr>
<tr><th id="940">940</th><td><b>namespace</b> NVPTX {   <i>// Register class instances</i></td></tr>
<tr><th id="941">941</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass Int1RegsRegClass = {</td></tr>
<tr><th id="942">942</th><td>    &amp;NVPTXMCRegisterClasses[Int1RegsRegClassID],</td></tr>
<tr><th id="943">943</th><td>    Int1RegsSubClassMask,</td></tr>
<tr><th id="944">944</th><td>    SuperRegIdxSeqs + <var>0</var>,</td></tr>
<tr><th id="945">945</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="946">946</th><td>    <var>0</var>,</td></tr>
<tr><th id="947">947</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="948">948</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="949">949</th><td>    NullRegClasses,</td></tr>
<tr><th id="950">950</th><td>    <b>nullptr</b></td></tr>
<tr><th id="951">951</th><td>  };</td></tr>
<tr><th id="952">952</th><td></td></tr>
<tr><th id="953">953</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass Float16RegsRegClass = {</td></tr>
<tr><th id="954">954</th><td>    &amp;NVPTXMCRegisterClasses[Float16RegsRegClassID],</td></tr>
<tr><th id="955">955</th><td>    Float16RegsSubClassMask,</td></tr>
<tr><th id="956">956</th><td>    SuperRegIdxSeqs + <var>0</var>,</td></tr>
<tr><th id="957">957</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="958">958</th><td>    <var>0</var>,</td></tr>
<tr><th id="959">959</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="960">960</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="961">961</th><td>    NullRegClasses,</td></tr>
<tr><th id="962">962</th><td>    <b>nullptr</b></td></tr>
<tr><th id="963">963</th><td>  };</td></tr>
<tr><th id="964">964</th><td></td></tr>
<tr><th id="965">965</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass Int16RegsRegClass = {</td></tr>
<tr><th id="966">966</th><td>    &amp;NVPTXMCRegisterClasses[Int16RegsRegClassID],</td></tr>
<tr><th id="967">967</th><td>    Int16RegsSubClassMask,</td></tr>
<tr><th id="968">968</th><td>    SuperRegIdxSeqs + <var>0</var>,</td></tr>
<tr><th id="969">969</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="970">970</th><td>    <var>0</var>,</td></tr>
<tr><th id="971">971</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="972">972</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="973">973</th><td>    NullRegClasses,</td></tr>
<tr><th id="974">974</th><td>    <b>nullptr</b></td></tr>
<tr><th id="975">975</th><td>  };</td></tr>
<tr><th id="976">976</th><td></td></tr>
<tr><th id="977">977</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass SpecialRegsRegClass = {</td></tr>
<tr><th id="978">978</th><td>    &amp;NVPTXMCRegisterClasses[SpecialRegsRegClassID],</td></tr>
<tr><th id="979">979</th><td>    SpecialRegsSubClassMask,</td></tr>
<tr><th id="980">980</th><td>    SuperRegIdxSeqs + <var>0</var>,</td></tr>
<tr><th id="981">981</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="982">982</th><td>    <var>0</var>,</td></tr>
<tr><th id="983">983</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="984">984</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="985">985</th><td>    NullRegClasses,</td></tr>
<tr><th id="986">986</th><td>    <b>nullptr</b></td></tr>
<tr><th id="987">987</th><td>  };</td></tr>
<tr><th id="988">988</th><td></td></tr>
<tr><th id="989">989</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass Float16x2RegsRegClass = {</td></tr>
<tr><th id="990">990</th><td>    &amp;NVPTXMCRegisterClasses[Float16x2RegsRegClassID],</td></tr>
<tr><th id="991">991</th><td>    Float16x2RegsSubClassMask,</td></tr>
<tr><th id="992">992</th><td>    SuperRegIdxSeqs + <var>0</var>,</td></tr>
<tr><th id="993">993</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="994">994</th><td>    <var>0</var>,</td></tr>
<tr><th id="995">995</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="996">996</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="997">997</th><td>    NullRegClasses,</td></tr>
<tr><th id="998">998</th><td>    <b>nullptr</b></td></tr>
<tr><th id="999">999</th><td>  };</td></tr>
<tr><th id="1000">1000</th><td></td></tr>
<tr><th id="1001">1001</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass Float32ArgRegsRegClass = {</td></tr>
<tr><th id="1002">1002</th><td>    &amp;NVPTXMCRegisterClasses[Float32ArgRegsRegClassID],</td></tr>
<tr><th id="1003">1003</th><td>    Float32ArgRegsSubClassMask,</td></tr>
<tr><th id="1004">1004</th><td>    SuperRegIdxSeqs + <var>0</var>,</td></tr>
<tr><th id="1005">1005</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="1006">1006</th><td>    <var>0</var>,</td></tr>
<tr><th id="1007">1007</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="1008">1008</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="1009">1009</th><td>    NullRegClasses,</td></tr>
<tr><th id="1010">1010</th><td>    <b>nullptr</b></td></tr>
<tr><th id="1011">1011</th><td>  };</td></tr>
<tr><th id="1012">1012</th><td></td></tr>
<tr><th id="1013">1013</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass Float32RegsRegClass = {</td></tr>
<tr><th id="1014">1014</th><td>    &amp;NVPTXMCRegisterClasses[Float32RegsRegClassID],</td></tr>
<tr><th id="1015">1015</th><td>    Float32RegsSubClassMask,</td></tr>
<tr><th id="1016">1016</th><td>    SuperRegIdxSeqs + <var>0</var>,</td></tr>
<tr><th id="1017">1017</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="1018">1018</th><td>    <var>0</var>,</td></tr>
<tr><th id="1019">1019</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="1020">1020</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="1021">1021</th><td>    NullRegClasses,</td></tr>
<tr><th id="1022">1022</th><td>    <b>nullptr</b></td></tr>
<tr><th id="1023">1023</th><td>  };</td></tr>
<tr><th id="1024">1024</th><td></td></tr>
<tr><th id="1025">1025</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass Int32ArgRegsRegClass = {</td></tr>
<tr><th id="1026">1026</th><td>    &amp;NVPTXMCRegisterClasses[Int32ArgRegsRegClassID],</td></tr>
<tr><th id="1027">1027</th><td>    Int32ArgRegsSubClassMask,</td></tr>
<tr><th id="1028">1028</th><td>    SuperRegIdxSeqs + <var>0</var>,</td></tr>
<tr><th id="1029">1029</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="1030">1030</th><td>    <var>0</var>,</td></tr>
<tr><th id="1031">1031</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="1032">1032</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="1033">1033</th><td>    NullRegClasses,</td></tr>
<tr><th id="1034">1034</th><td>    <b>nullptr</b></td></tr>
<tr><th id="1035">1035</th><td>  };</td></tr>
<tr><th id="1036">1036</th><td></td></tr>
<tr><th id="1037">1037</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass Int32RegsRegClass = {</td></tr>
<tr><th id="1038">1038</th><td>    &amp;NVPTXMCRegisterClasses[Int32RegsRegClassID],</td></tr>
<tr><th id="1039">1039</th><td>    Int32RegsSubClassMask,</td></tr>
<tr><th id="1040">1040</th><td>    SuperRegIdxSeqs + <var>0</var>,</td></tr>
<tr><th id="1041">1041</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="1042">1042</th><td>    <var>0</var>,</td></tr>
<tr><th id="1043">1043</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="1044">1044</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="1045">1045</th><td>    NullRegClasses,</td></tr>
<tr><th id="1046">1046</th><td>    <b>nullptr</b></td></tr>
<tr><th id="1047">1047</th><td>  };</td></tr>
<tr><th id="1048">1048</th><td></td></tr>
<tr><th id="1049">1049</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass Float64ArgRegsRegClass = {</td></tr>
<tr><th id="1050">1050</th><td>    &amp;NVPTXMCRegisterClasses[Float64ArgRegsRegClassID],</td></tr>
<tr><th id="1051">1051</th><td>    Float64ArgRegsSubClassMask,</td></tr>
<tr><th id="1052">1052</th><td>    SuperRegIdxSeqs + <var>0</var>,</td></tr>
<tr><th id="1053">1053</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="1054">1054</th><td>    <var>0</var>,</td></tr>
<tr><th id="1055">1055</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="1056">1056</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="1057">1057</th><td>    NullRegClasses,</td></tr>
<tr><th id="1058">1058</th><td>    <b>nullptr</b></td></tr>
<tr><th id="1059">1059</th><td>  };</td></tr>
<tr><th id="1060">1060</th><td></td></tr>
<tr><th id="1061">1061</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass Float64RegsRegClass = {</td></tr>
<tr><th id="1062">1062</th><td>    &amp;NVPTXMCRegisterClasses[Float64RegsRegClassID],</td></tr>
<tr><th id="1063">1063</th><td>    Float64RegsSubClassMask,</td></tr>
<tr><th id="1064">1064</th><td>    SuperRegIdxSeqs + <var>0</var>,</td></tr>
<tr><th id="1065">1065</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="1066">1066</th><td>    <var>0</var>,</td></tr>
<tr><th id="1067">1067</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="1068">1068</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="1069">1069</th><td>    NullRegClasses,</td></tr>
<tr><th id="1070">1070</th><td>    <b>nullptr</b></td></tr>
<tr><th id="1071">1071</th><td>  };</td></tr>
<tr><th id="1072">1072</th><td></td></tr>
<tr><th id="1073">1073</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass Int64ArgRegsRegClass = {</td></tr>
<tr><th id="1074">1074</th><td>    &amp;NVPTXMCRegisterClasses[Int64ArgRegsRegClassID],</td></tr>
<tr><th id="1075">1075</th><td>    Int64ArgRegsSubClassMask,</td></tr>
<tr><th id="1076">1076</th><td>    SuperRegIdxSeqs + <var>0</var>,</td></tr>
<tr><th id="1077">1077</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="1078">1078</th><td>    <var>0</var>,</td></tr>
<tr><th id="1079">1079</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="1080">1080</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="1081">1081</th><td>    NullRegClasses,</td></tr>
<tr><th id="1082">1082</th><td>    <b>nullptr</b></td></tr>
<tr><th id="1083">1083</th><td>  };</td></tr>
<tr><th id="1084">1084</th><td></td></tr>
<tr><th id="1085">1085</th><td>  <b>extern</b> <em>const</em> TargetRegisterClass Int64RegsRegClass = {</td></tr>
<tr><th id="1086">1086</th><td>    &amp;NVPTXMCRegisterClasses[Int64RegsRegClassID],</td></tr>
<tr><th id="1087">1087</th><td>    Int64RegsSubClassMask,</td></tr>
<tr><th id="1088">1088</th><td>    SuperRegIdxSeqs + <var>0</var>,</td></tr>
<tr><th id="1089">1089</th><td>    LaneBitmask(<var>0x0000000000000001</var>),</td></tr>
<tr><th id="1090">1090</th><td>    <var>0</var>,</td></tr>
<tr><th id="1091">1091</th><td>    <b>false</b>, <i>/* HasDisjunctSubRegs */</i></td></tr>
<tr><th id="1092">1092</th><td>    <b>false</b>, <i>/* CoveredBySubRegs */</i></td></tr>
<tr><th id="1093">1093</th><td>    NullRegClasses,</td></tr>
<tr><th id="1094">1094</th><td>    <b>nullptr</b></td></tr>
<tr><th id="1095">1095</th><td>  };</td></tr>
<tr><th id="1096">1096</th><td></td></tr>
<tr><th id="1097">1097</th><td>} <i>// end namespace NVPTX</i></td></tr>
<tr><th id="1098">1098</th><td></td></tr>
<tr><th id="1099">1099</th><td><b>namespace</b> {</td></tr>
<tr><th id="1100">1100</th><td>  <em>const</em> TargetRegisterClass *<em>const</em> RegisterClasses[] = {</td></tr>
<tr><th id="1101">1101</th><td>    &amp;NVPTX::Int1RegsRegClass,</td></tr>
<tr><th id="1102">1102</th><td>    &amp;NVPTX::Float16RegsRegClass,</td></tr>
<tr><th id="1103">1103</th><td>    &amp;NVPTX::Int16RegsRegClass,</td></tr>
<tr><th id="1104">1104</th><td>    &amp;NVPTX::SpecialRegsRegClass,</td></tr>
<tr><th id="1105">1105</th><td>    &amp;NVPTX::Float16x2RegsRegClass,</td></tr>
<tr><th id="1106">1106</th><td>    &amp;NVPTX::Float32ArgRegsRegClass,</td></tr>
<tr><th id="1107">1107</th><td>    &amp;NVPTX::Float32RegsRegClass,</td></tr>
<tr><th id="1108">1108</th><td>    &amp;NVPTX::Int32ArgRegsRegClass,</td></tr>
<tr><th id="1109">1109</th><td>    &amp;NVPTX::Int32RegsRegClass,</td></tr>
<tr><th id="1110">1110</th><td>    &amp;NVPTX::Float64ArgRegsRegClass,</td></tr>
<tr><th id="1111">1111</th><td>    &amp;NVPTX::Float64RegsRegClass,</td></tr>
<tr><th id="1112">1112</th><td>    &amp;NVPTX::Int64ArgRegsRegClass,</td></tr>
<tr><th id="1113">1113</th><td>    &amp;NVPTX::Int64RegsRegClass,</td></tr>
<tr><th id="1114">1114</th><td>  };</td></tr>
<tr><th id="1115">1115</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="1116">1116</th><td></td></tr>
<tr><th id="1117">1117</th><td><em>static</em> <em>const</em> TargetRegisterInfoDesc NVPTXRegInfoDesc[] = { <i>// Extra Descriptors</i></td></tr>
<tr><th id="1118">1118</th><td>  { <var>0</var>, <b>false</b> },</td></tr>
<tr><th id="1119">1119</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="1120">1120</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="1121">1121</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="1122">1122</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="1123">1123</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="1124">1124</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="1125">1125</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="1126">1126</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="1127">1127</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="1128">1128</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="1129">1129</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="1130">1130</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="1131">1131</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="1132">1132</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="1133">1133</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="1134">1134</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="1135">1135</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="1136">1136</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="1137">1137</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="1138">1138</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="1139">1139</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="1140">1140</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="1141">1141</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="1142">1142</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="1143">1143</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="1144">1144</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="1145">1145</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="1146">1146</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="1147">1147</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="1148">1148</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="1149">1149</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="1150">1150</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="1151">1151</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="1152">1152</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="1153">1153</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="1154">1154</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="1155">1155</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="1156">1156</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="1157">1157</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="1158">1158</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="1159">1159</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="1160">1160</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="1161">1161</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="1162">1162</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="1163">1163</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="1164">1164</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="1165">1165</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="1166">1166</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="1167">1167</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="1168">1168</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="1169">1169</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="1170">1170</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="1171">1171</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="1172">1172</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="1173">1173</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="1174">1174</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="1175">1175</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="1176">1176</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="1177">1177</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="1178">1178</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="1179">1179</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="1180">1180</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="1181">1181</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="1182">1182</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="1183">1183</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="1184">1184</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="1185">1185</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="1186">1186</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="1187">1187</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="1188">1188</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="1189">1189</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="1190">1190</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="1191">1191</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="1192">1192</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="1193">1193</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="1194">1194</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="1195">1195</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="1196">1196</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="1197">1197</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="1198">1198</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="1199">1199</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="1200">1200</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="1201">1201</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="1202">1202</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="1203">1203</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="1204">1204</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="1205">1205</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="1206">1206</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="1207">1207</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="1208">1208</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="1209">1209</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="1210">1210</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="1211">1211</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="1212">1212</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="1213">1213</th><td>  { <var>0</var>, <b>true</b> },</td></tr>
<tr><th id="1214">1214</th><td>};</td></tr>
<tr><th id="1215">1215</th><td><i class="doc">/// Get the weight in units of pressure for this register class.</i></td></tr>
<tr><th id="1216">1216</th><td><em>const</em> RegClassWeight &amp;NVPTXGenRegisterInfo::</td></tr>
<tr><th id="1217">1217</th><td>getRegClassWeight(<em>const</em> TargetRegisterClass *RC) <em>const</em> {</td></tr>
<tr><th id="1218">1218</th><td>  <em>static</em> <em>const</em> RegClassWeight RCWeightTable[] = {</td></tr>
<tr><th id="1219">1219</th><td>    {<var>1</var>, <var>5</var>},  	<i>// Int1Regs</i></td></tr>
<tr><th id="1220">1220</th><td>    {<var>1</var>, <var>5</var>},  	<i>// Float16Regs</i></td></tr>
<tr><th id="1221">1221</th><td>    {<var>1</var>, <var>5</var>},  	<i>// Int16Regs</i></td></tr>
<tr><th id="1222">1222</th><td>    {<var>1</var>, <var>35</var>},  	<i>// SpecialRegs</i></td></tr>
<tr><th id="1223">1223</th><td>    {<var>1</var>, <var>5</var>},  	<i>// Float16x2Regs</i></td></tr>
<tr><th id="1224">1224</th><td>    {<var>1</var>, <var>5</var>},  	<i>// Float32ArgRegs</i></td></tr>
<tr><th id="1225">1225</th><td>    {<var>1</var>, <var>5</var>},  	<i>// Float32Regs</i></td></tr>
<tr><th id="1226">1226</th><td>    {<var>1</var>, <var>5</var>},  	<i>// Int32ArgRegs</i></td></tr>
<tr><th id="1227">1227</th><td>    {<var>1</var>, <var>5</var>},  	<i>// Int32Regs</i></td></tr>
<tr><th id="1228">1228</th><td>    {<var>1</var>, <var>5</var>},  	<i>// Float64ArgRegs</i></td></tr>
<tr><th id="1229">1229</th><td>    {<var>1</var>, <var>5</var>},  	<i>// Float64Regs</i></td></tr>
<tr><th id="1230">1230</th><td>    {<var>1</var>, <var>5</var>},  	<i>// Int64ArgRegs</i></td></tr>
<tr><th id="1231">1231</th><td>    {<var>1</var>, <var>5</var>},  	<i>// Int64Regs</i></td></tr>
<tr><th id="1232">1232</th><td>  };</td></tr>
<tr><th id="1233">1233</th><td>  <b>return</b> RCWeightTable[RC-&gt;getID()];</td></tr>
<tr><th id="1234">1234</th><td>}</td></tr>
<tr><th id="1235">1235</th><td></td></tr>
<tr><th id="1236">1236</th><td><i class="doc">/// Get the weight in units of pressure for this register unit.</i></td></tr>
<tr><th id="1237">1237</th><td><em>unsigned</em> NVPTXGenRegisterInfo::</td></tr>
<tr><th id="1238">1238</th><td>getRegUnitWeight(<em>unsigned</em> RegUnit) <em>const</em> {</td></tr>
<tr><th id="1239">1239</th><td>  assert(RegUnit &lt; <var>95</var> &amp;&amp; <q>"invalid register unit"</q>);</td></tr>
<tr><th id="1240">1240</th><td>  <i>// All register units have unit weight.</i></td></tr>
<tr><th id="1241">1241</th><td>  <b>return</b> <var>1</var>;</td></tr>
<tr><th id="1242">1242</th><td>}</td></tr>
<tr><th id="1243">1243</th><td></td></tr>
<tr><th id="1244">1244</th><td></td></tr>
<tr><th id="1245">1245</th><td><i>// Get the number of dimensions of register pressure.</i></td></tr>
<tr><th id="1246">1246</th><td><em>unsigned</em> NVPTXGenRegisterInfo::getNumRegPressureSets() <em>const</em> {</td></tr>
<tr><th id="1247">1247</th><td>  <b>return</b> <var>13</var>;</td></tr>
<tr><th id="1248">1248</th><td>}</td></tr>
<tr><th id="1249">1249</th><td></td></tr>
<tr><th id="1250">1250</th><td><i>// Get the name of this register unit pressure set.</i></td></tr>
<tr><th id="1251">1251</th><td><em>const</em> <em>char</em> *NVPTXGenRegisterInfo::</td></tr>
<tr><th id="1252">1252</th><td>getRegPressureSetName(<em>unsigned</em> Idx) <em>const</em> {</td></tr>
<tr><th id="1253">1253</th><td>  <em>static</em> <em>const</em> <em>char</em> *<em>const</em> PressureNameTable[] = {</td></tr>
<tr><th id="1254">1254</th><td>    <q>"Int1Regs"</q>,</td></tr>
<tr><th id="1255">1255</th><td>    <q>"Float16Regs"</q>,</td></tr>
<tr><th id="1256">1256</th><td>    <q>"Int16Regs"</q>,</td></tr>
<tr><th id="1257">1257</th><td>    <q>"Float16x2Regs"</q>,</td></tr>
<tr><th id="1258">1258</th><td>    <q>"Float32ArgRegs"</q>,</td></tr>
<tr><th id="1259">1259</th><td>    <q>"Float32Regs"</q>,</td></tr>
<tr><th id="1260">1260</th><td>    <q>"Int32ArgRegs"</q>,</td></tr>
<tr><th id="1261">1261</th><td>    <q>"Int32Regs"</q>,</td></tr>
<tr><th id="1262">1262</th><td>    <q>"Float64ArgRegs"</q>,</td></tr>
<tr><th id="1263">1263</th><td>    <q>"Float64Regs"</q>,</td></tr>
<tr><th id="1264">1264</th><td>    <q>"Int64ArgRegs"</q>,</td></tr>
<tr><th id="1265">1265</th><td>    <q>"Int64Regs"</q>,</td></tr>
<tr><th id="1266">1266</th><td>    <q>"SpecialRegs"</q>,</td></tr>
<tr><th id="1267">1267</th><td>  };</td></tr>
<tr><th id="1268">1268</th><td>  <b>return</b> PressureNameTable[Idx];</td></tr>
<tr><th id="1269">1269</th><td>}</td></tr>
<tr><th id="1270">1270</th><td></td></tr>
<tr><th id="1271">1271</th><td><i>// Get the register unit pressure limit for this dimension.</i></td></tr>
<tr><th id="1272">1272</th><td><i>// This limit must be adjusted dynamically for reserved registers.</i></td></tr>
<tr><th id="1273">1273</th><td><em>unsigned</em> NVPTXGenRegisterInfo::</td></tr>
<tr><th id="1274">1274</th><td>getRegPressureSetLimit(<em>const</em> MachineFunction &amp;MF, <em>unsigned</em> Idx) <em>const</em> {</td></tr>
<tr><th id="1275">1275</th><td>  <em>static</em> <em>const</em> uint8_t PressureLimitTable[] = {</td></tr>
<tr><th id="1276">1276</th><td>    <var>5</var>,  	<i>// 0: Int1Regs</i></td></tr>
<tr><th id="1277">1277</th><td>    <var>5</var>,  	<i>// 1: Float16Regs</i></td></tr>
<tr><th id="1278">1278</th><td>    <var>5</var>,  	<i>// 2: Int16Regs</i></td></tr>
<tr><th id="1279">1279</th><td>    <var>5</var>,  	<i>// 3: Float16x2Regs</i></td></tr>
<tr><th id="1280">1280</th><td>    <var>5</var>,  	<i>// 4: Float32ArgRegs</i></td></tr>
<tr><th id="1281">1281</th><td>    <var>5</var>,  	<i>// 5: Float32Regs</i></td></tr>
<tr><th id="1282">1282</th><td>    <var>5</var>,  	<i>// 6: Int32ArgRegs</i></td></tr>
<tr><th id="1283">1283</th><td>    <var>5</var>,  	<i>// 7: Int32Regs</i></td></tr>
<tr><th id="1284">1284</th><td>    <var>5</var>,  	<i>// 8: Float64ArgRegs</i></td></tr>
<tr><th id="1285">1285</th><td>    <var>5</var>,  	<i>// 9: Float64Regs</i></td></tr>
<tr><th id="1286">1286</th><td>    <var>5</var>,  	<i>// 10: Int64ArgRegs</i></td></tr>
<tr><th id="1287">1287</th><td>    <var>5</var>,  	<i>// 11: Int64Regs</i></td></tr>
<tr><th id="1288">1288</th><td>    <var>35</var>,  	<i>// 12: SpecialRegs</i></td></tr>
<tr><th id="1289">1289</th><td>  };</td></tr>
<tr><th id="1290">1290</th><td>  <b>return</b> PressureLimitTable[Idx];</td></tr>
<tr><th id="1291">1291</th><td>}</td></tr>
<tr><th id="1292">1292</th><td></td></tr>
<tr><th id="1293">1293</th><td><i class="doc">/// Table of pressure sets per register class or unit.</i></td></tr>
<tr><th id="1294">1294</th><td><em>static</em> <em>const</em> <em>int</em> RCSetsTable[] = {</td></tr>
<tr><th id="1295">1295</th><td>  <i>/* 0 */</i> <var>0</var>, -<var>1</var>,</td></tr>
<tr><th id="1296">1296</th><td>  <i>/* 2 */</i> <var>1</var>, -<var>1</var>,</td></tr>
<tr><th id="1297">1297</th><td>  <i>/* 4 */</i> <var>2</var>, -<var>1</var>,</td></tr>
<tr><th id="1298">1298</th><td>  <i>/* 6 */</i> <var>3</var>, -<var>1</var>,</td></tr>
<tr><th id="1299">1299</th><td>  <i>/* 8 */</i> <var>4</var>, -<var>1</var>,</td></tr>
<tr><th id="1300">1300</th><td>  <i>/* 10 */</i> <var>5</var>, -<var>1</var>,</td></tr>
<tr><th id="1301">1301</th><td>  <i>/* 12 */</i> <var>6</var>, -<var>1</var>,</td></tr>
<tr><th id="1302">1302</th><td>  <i>/* 14 */</i> <var>7</var>, -<var>1</var>,</td></tr>
<tr><th id="1303">1303</th><td>  <i>/* 16 */</i> <var>8</var>, -<var>1</var>,</td></tr>
<tr><th id="1304">1304</th><td>  <i>/* 18 */</i> <var>9</var>, -<var>1</var>,</td></tr>
<tr><th id="1305">1305</th><td>  <i>/* 20 */</i> <var>10</var>, -<var>1</var>,</td></tr>
<tr><th id="1306">1306</th><td>  <i>/* 22 */</i> <var>11</var>, -<var>1</var>,</td></tr>
<tr><th id="1307">1307</th><td>  <i>/* 24 */</i> <var>12</var>, -<var>1</var>,</td></tr>
<tr><th id="1308">1308</th><td>};</td></tr>
<tr><th id="1309">1309</th><td></td></tr>
<tr><th id="1310">1310</th><td><i class="doc">/// Get the dimensions of register pressure impacted by this register class.</i></td></tr>
<tr><th id="1311">1311</th><td><i class="doc">/// Returns a -1 terminated array of pressure set IDs</i></td></tr>
<tr><th id="1312">1312</th><td><em>const</em> <em>int</em> *NVPTXGenRegisterInfo::</td></tr>
<tr><th id="1313">1313</th><td>getRegClassPressureSets(<em>const</em> TargetRegisterClass *RC) <em>const</em> {</td></tr>
<tr><th id="1314">1314</th><td>  <em>static</em> <em>const</em> uint8_t RCSetStartTable[] = {</td></tr>
<tr><th id="1315">1315</th><td>    <var>0</var>,<var>2</var>,<var>4</var>,<var>24</var>,<var>6</var>,<var>8</var>,<var>10</var>,<var>12</var>,<var>14</var>,<var>16</var>,<var>18</var>,<var>20</var>,<var>22</var>,};</td></tr>
<tr><th id="1316">1316</th><td>  <b>return</b> &amp;RCSetsTable[RCSetStartTable[RC-&gt;getID()]];</td></tr>
<tr><th id="1317">1317</th><td>}</td></tr>
<tr><th id="1318">1318</th><td></td></tr>
<tr><th id="1319">1319</th><td><i class="doc">/// Get the dimensions of register pressure impacted by this register unit.</i></td></tr>
<tr><th id="1320">1320</th><td><i class="doc">/// Returns a -1 terminated array of pressure set IDs</i></td></tr>
<tr><th id="1321">1321</th><td><em>const</em> <em>int</em> *NVPTXGenRegisterInfo::</td></tr>
<tr><th id="1322">1322</th><td>getRegUnitPressureSets(<em>unsigned</em> RegUnit) <em>const</em> {</td></tr>
<tr><th id="1323">1323</th><td>  assert(RegUnit &lt; <var>95</var> &amp;&amp; <q>"invalid register unit"</q>);</td></tr>
<tr><th id="1324">1324</th><td>  <em>static</em> <em>const</em> uint8_t RUSetStartTable[] = {</td></tr>
<tr><th id="1325">1325</th><td>    <var>24</var>,<var>24</var>,<var>24</var>,<var>24</var>,<var>24</var>,<var>24</var>,<var>24</var>,<var>24</var>,<var>24</var>,<var>24</var>,<var>24</var>,<var>24</var>,<var>24</var>,<var>24</var>,<var>24</var>,<var>24</var>,<var>24</var>,<var>24</var>,<var>24</var>,<var>24</var>,<var>24</var>,<var>24</var>,<var>24</var>,<var>24</var>,<var>24</var>,<var>24</var>,<var>24</var>,<var>24</var>,<var>24</var>,<var>24</var>,<var>24</var>,<var>24</var>,<var>24</var>,<var>24</var>,<var>24</var>,<var>10</var>,<var>10</var>,<var>10</var>,<var>10</var>,<var>10</var>,<var>18</var>,<var>18</var>,<var>18</var>,<var>18</var>,<var>18</var>,<var>2</var>,<var>2</var>,<var>2</var>,<var>2</var>,<var>2</var>,<var>6</var>,<var>6</var>,<var>6</var>,<var>6</var>,<var>6</var>,<var>0</var>,<var>0</var>,<var>0</var>,<var>0</var>,<var>0</var>,<var>14</var>,<var>14</var>,<var>14</var>,<var>14</var>,<var>14</var>,<var>22</var>,<var>22</var>,<var>22</var>,<var>22</var>,<var>22</var>,<var>4</var>,<var>4</var>,<var>4</var>,<var>4</var>,<var>4</var>,<var>16</var>,<var>16</var>,<var>16</var>,<var>16</var>,<var>16</var>,<var>8</var>,<var>8</var>,<var>8</var>,<var>8</var>,<var>8</var>,<var>12</var>,<var>12</var>,<var>12</var>,<var>12</var>,<var>12</var>,<var>20</var>,<var>20</var>,<var>20</var>,<var>20</var>,<var>20</var>,};</td></tr>
<tr><th id="1326">1326</th><td>  <b>return</b> &amp;RCSetsTable[RUSetStartTable[RegUnit]];</td></tr>
<tr><th id="1327">1327</th><td>}</td></tr>
<tr><th id="1328">1328</th><td></td></tr>
<tr><th id="1329">1329</th><td><b>extern</b> <em>const</em> MCRegisterDesc NVPTXRegDesc[];</td></tr>
<tr><th id="1330">1330</th><td><b>extern</b> <em>const</em> MCPhysReg NVPTXRegDiffLists[];</td></tr>
<tr><th id="1331">1331</th><td><b>extern</b> <em>const</em> LaneBitmask NVPTXLaneMaskLists[];</td></tr>
<tr><th id="1332">1332</th><td><b>extern</b> <em>const</em> <em>char</em> NVPTXRegStrings[];</td></tr>
<tr><th id="1333">1333</th><td><b>extern</b> <em>const</em> <em>char</em> NVPTXRegClassStrings[];</td></tr>
<tr><th id="1334">1334</th><td><b>extern</b> <em>const</em> MCPhysReg NVPTXRegUnitRoots[][<var>2</var>];</td></tr>
<tr><th id="1335">1335</th><td><b>extern</b> <em>const</em> uint16_t NVPTXSubRegIdxLists[];</td></tr>
<tr><th id="1336">1336</th><td><b>extern</b> <em>const</em> MCRegisterInfo::SubRegCoveredBits NVPTXSubRegIdxRanges[];</td></tr>
<tr><th id="1337">1337</th><td><b>extern</b> <em>const</em> uint16_t NVPTXRegEncodingTable[];</td></tr>
<tr><th id="1338">1338</th><td>NVPTXGenRegisterInfo::</td></tr>
<tr><th id="1339">1339</th><td>NVPTXGenRegisterInfo(<em>unsigned</em> RA, <em>unsigned</em> DwarfFlavour, <em>unsigned</em> EHFlavour,</td></tr>
<tr><th id="1340">1340</th><td>      <em>unsigned</em> PC, <em>unsigned</em> HwMode)</td></tr>
<tr><th id="1341">1341</th><td>  : TargetRegisterInfo(NVPTXRegInfoDesc, RegisterClasses, RegisterClasses+<var>13</var>,</td></tr>
<tr><th id="1342">1342</th><td>             SubRegIndexNameTable, SubRegIndexLaneMaskTable,</td></tr>
<tr><th id="1343">1343</th><td>             LaneBitmask(<var>0xFFFFFFFFFFFFFFFF</var>), RegClassInfos, HwMode) {</td></tr>
<tr><th id="1344">1344</th><td>  InitMCRegisterInfo(NVPTXRegDesc, <var>96</var>, RA, PC,</td></tr>
<tr><th id="1345">1345</th><td>                     NVPTXMCRegisterClasses, <var>13</var>,</td></tr>
<tr><th id="1346">1346</th><td>                     NVPTXRegUnitRoots,</td></tr>
<tr><th id="1347">1347</th><td>                     <var>95</var>,</td></tr>
<tr><th id="1348">1348</th><td>                     NVPTXRegDiffLists,</td></tr>
<tr><th id="1349">1349</th><td>                     NVPTXLaneMaskLists,</td></tr>
<tr><th id="1350">1350</th><td>                     NVPTXRegStrings,</td></tr>
<tr><th id="1351">1351</th><td>                     NVPTXRegClassStrings,</td></tr>
<tr><th id="1352">1352</th><td>                     NVPTXSubRegIdxLists,</td></tr>
<tr><th id="1353">1353</th><td>                     <var>1</var>,</td></tr>
<tr><th id="1354">1354</th><td>                     NVPTXSubRegIdxRanges,</td></tr>
<tr><th id="1355">1355</th><td>                     NVPTXRegEncodingTable);</td></tr>
<tr><th id="1356">1356</th><td></td></tr>
<tr><th id="1357">1357</th><td>}</td></tr>
<tr><th id="1358">1358</th><td></td></tr>
<tr><th id="1359">1359</th><td></td></tr>
<tr><th id="1360">1360</th><td></td></tr>
<tr><th id="1361">1361</th><td>ArrayRef&lt;<em>const</em> uint32_t *&gt; NVPTXGenRegisterInfo::getRegMasks() <em>const</em> {</td></tr>
<tr><th id="1362">1362</th><td>  <b>return</b> None;</td></tr>
<tr><th id="1363">1363</th><td>}</td></tr>
<tr><th id="1364">1364</th><td></td></tr>
<tr><th id="1365">1365</th><td>ArrayRef&lt;<em>const</em> <em>char</em> *&gt; NVPTXGenRegisterInfo::getRegMaskNames() <em>const</em> {</td></tr>
<tr><th id="1366">1366</th><td>  <b>return</b> None;</td></tr>
<tr><th id="1367">1367</th><td>}</td></tr>
<tr><th id="1368">1368</th><td></td></tr>
<tr><th id="1369">1369</th><td><em>const</em> NVPTXFrameLowering *</td></tr>
<tr><th id="1370">1370</th><td>NVPTXGenRegisterInfo::getFrameLowering(<em>const</em> MachineFunction &amp;MF) {</td></tr>
<tr><th id="1371">1371</th><td>  <b>return</b> <b>static_cast</b>&lt;<em>const</em> NVPTXFrameLowering *&gt;(</td></tr>
<tr><th id="1372">1372</th><td>      MF.getSubtarget().getFrameLowering());</td></tr>
<tr><th id="1373">1373</th><td>}</td></tr>
<tr><th id="1374">1374</th><td></td></tr>
<tr><th id="1375">1375</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="1376">1376</th><td></td></tr>
<tr><th id="1377">1377</th><td><u>#<span data-ppcond="837">endif</span> // GET_REGINFO_TARGET_DESC</u></td></tr>
<tr><th id="1378">1378</th><td></td></tr>
<tr><th id="1379">1379</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../../llvm/lib/Target/NVPTX/MCTargetDesc/NVPTXInstPrinter.cpp.html'>llvm/llvm/lib/Target/NVPTX/MCTargetDesc/NVPTXInstPrinter.cpp</a><br/>Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>