INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DSD-II/Exercise3/Project_3/Project_3.sim/sim_1/impl/timing/if_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module instruction_fetch
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-311] analyzing module glbl
