#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Mon Dec  2 16:26:48 2024
# Process ID: 5970
# Current directory: /home/fpga/worker_place/temp/e1608a8c553443c0a9f2663cdbcce9f3/Bit-Blender
# Command line: vivado -mode batch -source build.tcl
# Log file: /home/fpga/worker_place/temp/e1608a8c553443c0a9f2663cdbcce9f3/Bit-Blender/vivado.log
# Journal file: /home/fpga/worker_place/temp/e1608a8c553443c0a9f2663cdbcce9f3/Bit-Blender/vivado.jou
# Running On        :eecs-digital-07
# Platform          :Ubuntu
# Operating System  :Ubuntu 24.04.1 LTS
# Processor Detail  :13th Gen Intel(R) Core(TM) i7-13700
# CPU Frequency     :799.675 MHz
# CPU Physical cores:16
# CPU Logical cores :24
# Host memory       :33324 MB
# Swap memory       :8589 MB
# Total Virtual     :41914 MB
# Available Virtual :40827 MB
#-----------------------------------------------------------
source build.tcl
# set_param general.maxThreads 4
# set partNum xc7s50csga324-1
# set outputDir obj
# file mkdir $outputDir
# set files [glob -nocomplain "$outputDir/*"]
# if {[llength $files] != 0} {
#     # clear folder contents
#     puts "deleting contents of $outputDir"
#     file delete -force {*}[glob -directory $outputDir *];
# } else {
#     puts "$outputDir is empty"
# }
obj is empty
# set sources_sv [ glob ./hdl/*.sv ]
# read_verilog -sv $sources_sv
# set sources_v [ glob -nocomplain ./hdl/*.v ]
# if {[llength $sources_v] > 0 } {
#     read_verilog $sources_v
# }
# read_xdc [ glob ./xdc/*.xdc ]
# set sources_mem [ glob -nocomplain ./data/*.mem ]
# if {[llength $sources_mem] > 0} {
#     read_mem $sources_mem
# }
# set_part $partNum
INFO: [Coretcl 2-1500] The part has been set to 'xc7s50csga324-1' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# set sources_ip [ glob -nocomplain -directory ./ip -tails * ]
# puts $sources_ip
blk_mem_gen_0
# foreach ip_source $sources_ip {
#     if {[file isdirectory ./ip/$ip_source]} {
# 	read_ip ./ip/$ip_source/$ip_source.xci
#     }
# }
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
WARNING: [Vivado 12-13650] The IP file '/home/fpga/worker_place/temp/e1608a8c553443c0a9f2663cdbcce9f3/Bit-Blender/ip/blk_mem_gen_0/blk_mem_gen_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/fpga/worker_place/temp/e1608a8c553443c0a9f2663cdbcce9f3/Bit-Blender/ip/blk_mem_gen_0/ip/blk_mem_gen_0'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
# generate_target all [get_ips]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
# synth_ip [get_ips]
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
WARNING: [Vivado 12-13650] The IP file '/home/fpga/worker_place/temp/e1608a8c553443c0a9f2663cdbcce9f3/Bit-Blender/ip/blk_mem_gen_0/blk_mem_gen_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/fpga/worker_place/temp/e1608a8c553443c0a9f2663cdbcce9f3/Bit-Blender/ip/blk_mem_gen_0/ip/blk_mem_gen_0'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
Command: synth_design -top blk_mem_gen_0 -part xc7s50csga324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Device 21-9227] Part: xc7s50csga324-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5990
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2244.199 ; gain = 412.715 ; free physical = 27300 ; free virtual = 37489
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [/home/fpga/worker_place/temp/e1608a8c553443c0a9f2663cdbcce9f3/Bit-Blender/ip/blk_mem_gen_0/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:76]
	Parameter C_FAMILY bound to: spartan7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: spartan7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: blk_mem_gen_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 57600 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 57600 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 16 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 57600 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 57600 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 16 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 24 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 8 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     33.457774 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_8' declared at '/home/fpga/worker_place/temp/e1608a8c553443c0a9f2663cdbcce9f3/Bit-Blender/ip/blk_mem_gen_0/ip/blk_mem_gen_0/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195208' bound to instance 'U0' of component 'blk_mem_gen_v8_4_8' [/home/fpga/worker_place/temp/e1608a8c553443c0a9f2663cdbcce9f3/Bit-Blender/ip/blk_mem_gen_0/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:249]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_0' (0#1) [/home/fpga/worker_place/temp/e1608a8c553443c0a9f2663cdbcce9f3/Bit-Blender/ip/blk_mem_gen_0/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:76]
WARNING: [Synth 8-7129] Port CLKB in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR_I in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR_I in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[15] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[14] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[13] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[12] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[11] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[10] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[9] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[8] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[7] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[6] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[5] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[4] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[3] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[2] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[1] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[0] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MUX_RST[0] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_LAT_RST in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MUX_REGCE[0] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WE in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[15] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[14] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[13] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[12] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[11] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[10] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[9] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[8] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[7] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[6] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[5] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[4] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[3] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[2] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[1] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[0] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERRIN[511] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERRIN[510] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERRIN[509] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERRIN[508] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERRIN[507] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2550.676 ; gain = 719.191 ; free physical = 26972 ; free virtual = 37162
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2550.676 ; gain = 719.191 ; free physical = 26971 ; free virtual = 37162
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2550.676 ; gain = 719.191 ; free physical = 26971 ; free virtual = 37162
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2550.676 ; gain = 0.000 ; free physical = 26972 ; free virtual = 37162
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/fpga/worker_place/temp/e1608a8c553443c0a9f2663cdbcce9f3/Bit-Blender/ip/blk_mem_gen_0/ip/blk_mem_gen_0/blk_mem_gen_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/fpga/worker_place/temp/e1608a8c553443c0a9f2663cdbcce9f3/Bit-Blender/ip/blk_mem_gen_0/ip/blk_mem_gen_0/blk_mem_gen_0_ooc.xdc] for cell 'U0'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2646.723 ; gain = 0.000 ; free physical = 26971 ; free virtual = 37161
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2646.723 ; gain = 0.000 ; free physical = 26971 ; free virtual = 37161
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2646.723 ; gain = 815.238 ; free physical = 26968 ; free virtual = 37158
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2646.723 ; gain = 815.238 ; free physical = 26968 ; free virtual = 37158
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2646.723 ; gain = 815.238 ; free physical = 26968 ; free virtual = 37158
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2646.723 ; gain = 815.238 ; free physical = 26968 ; free virtual = 37159
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                5 Bit    Registers := 4     
+---Muxes : 
	   2 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2646.723 ; gain = 815.238 ; free physical = 26967 ; free virtual = 37158
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2646.723 ; gain = 815.238 ; free physical = 26981 ; free virtual = 37172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2646.723 ; gain = 815.238 ; free physical = 26981 ; free virtual = 37172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2646.723 ; gain = 815.238 ; free physical = 26981 ; free virtual = 37172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2646.723 ; gain = 815.238 ; free physical = 26980 ; free virtual = 37171
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2646.723 ; gain = 815.238 ; free physical = 26980 ; free virtual = 37171
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2646.723 ; gain = 815.238 ; free physical = 26980 ; free virtual = 37171
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2646.723 ; gain = 815.238 ; free physical = 26980 ; free virtual = 37171
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2646.723 ; gain = 815.238 ; free physical = 26980 ; free virtual = 37171
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2646.723 ; gain = 815.238 ; free physical = 26980 ; free virtual = 37171
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT2     |     2|
|2     |LUT3     |    10|
|3     |LUT4     |     2|
|4     |LUT5     |    30|
|5     |LUT6     |    82|
|6     |MUXF7    |    36|
|7     |MUXF8    |    18|
|8     |RAMB18E1 |     8|
|12    |RAMB36E1 |    24|
|16    |FDRE     |    20|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2646.723 ; gain = 815.238 ; free physical = 26980 ; free virtual = 37171
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 135 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2646.723 ; gain = 719.191 ; free physical = 26980 ; free virtual = 37171
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2646.723 ; gain = 815.238 ; free physical = 26980 ; free virtual = 37171
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2646.723 ; gain = 0.000 ; free physical = 27224 ; free virtual = 37415
INFO: [Netlist 29-17] Analyzing 86 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/fpga/worker_place/temp/e1608a8c553443c0a9f2663cdbcce9f3/Bit-Blender/ip/blk_mem_gen_0/ip/blk_mem_gen_0/blk_mem_gen_0_ooc.xdc] for cell 'U0'
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port clka. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/fpga/worker_place/temp/e1608a8c553443c0a9f2663cdbcce9f3/Bit-Blender/ip/blk_mem_gen_0/ip/blk_mem_gen_0/blk_mem_gen_0_ooc.xdc:54]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port clkb. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/fpga/worker_place/temp/e1608a8c553443c0a9f2663cdbcce9f3/Bit-Blender/ip/blk_mem_gen_0/ip/blk_mem_gen_0/blk_mem_gen_0_ooc.xdc:57]
Finished Parsing XDC File [/home/fpga/worker_place/temp/e1608a8c553443c0a9f2663cdbcce9f3/Bit-Blender/ip/blk_mem_gen_0/ip/blk_mem_gen_0/blk_mem_gen_0_ooc.xdc] for cell 'U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2646.723 ; gain = 0.000 ; free physical = 27225 ; free virtual = 37416
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: c77b6d5c
INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 2646.723 ; gain = 1143.176 ; free physical = 27225 ; free virtual = 37416
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2358.020; main = 2071.755; forked = 444.951
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3648.207; main = 2614.711; forked = 1033.496
INFO: [Coretcl 2-1174] Renamed 66 cell refs.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2646.723 ; gain = 0.000 ; free physical = 27225 ; free virtual = 37416
INFO: [Common 17-1381] The checkpoint '/home/fpga/worker_place/temp/e1608a8c553443c0a9f2663cdbcce9f3/Bit-Blender/ip/blk_mem_gen_0/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' has been generated.
INFO: [Vivado 12-3441] generate_netlist_ip - operation complete
synth_ip: Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 2646.723 ; gain = 1143.176 ; free physical = 27235 ; free virtual = 37427
INFO: [Common 17-2834] synth_ip peak Physical Memory [PSS] (MB): overall = 2358.020; main = 2073.669; forked = 444.951
INFO: [Common 17-2834] synth_ip peak Virtual Memory [VSS] (MB): overall = 3648.207; main = 2646.727; forked = 1033.496
# synth_design -top top_level -part $partNum -verbose
Command: synth_design -top top_level -part xc7s50csga324-1 -verbose
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2646.734 ; gain = 0.000 ; free physical = 26977 ; free virtual = 37169
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_level' [/home/fpga/worker_place/temp/e1608a8c553443c0a9f2663cdbcce9f3/Bit-Blender/hdl/top_level.sv:4]
INFO: [Synth 8-6157] synthesizing module 'midi_reader' [/home/fpga/worker_place/temp/e1608a8c553443c0a9f2663cdbcce9f3/Bit-Blender/hdl/midi_reader.sv:1]
INFO: [Synth 8-6157] synthesizing module 'uart_receive' [/home/fpga/worker_place/temp/e1608a8c553443c0a9f2663cdbcce9f3/Bit-Blender/hdl/uart_receive.sv:4]
	Parameter INPUT_CLOCK_FREQ bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 31250 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_receive' (0#1) [/home/fpga/worker_place/temp/e1608a8c553443c0a9f2663cdbcce9f3/Bit-Blender/hdl/uart_receive.sv:4]
INFO: [Synth 8-155] case statement is not full and has no default [/home/fpga/worker_place/temp/e1608a8c553443c0a9f2663cdbcce9f3/Bit-Blender/hdl/midi_reader.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'midi_reader' (0#1) [/home/fpga/worker_place/temp/e1608a8c553443c0a9f2663cdbcce9f3/Bit-Blender/hdl/midi_reader.sv:1]
INFO: [Synth 8-6157] synthesizing module 'midi_processor' [/home/fpga/worker_place/temp/e1608a8c553443c0a9f2663cdbcce9f3/Bit-Blender/hdl/midi_processor.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'midi_processor' (0#1) [/home/fpga/worker_place/temp/e1608a8c553443c0a9f2663cdbcce9f3/Bit-Blender/hdl/midi_processor.sv:1]
INFO: [Synth 8-6157] synthesizing module 'oscillator' [/home/fpga/worker_place/temp/e1608a8c553443c0a9f2663cdbcce9f3/Bit-Blender/hdl/oscillator.sv:10]
INFO: [Synth 8-6157] synthesizing module 'xilinx_true_dual_port_read_first_1_clock_ram' [/home/fpga/worker_place/temp/e1608a8c553443c0a9f2663cdbcce9f3/Bit-Blender/hdl/xilinx_true_dual_port_read_first_1_clock_ram.v:10]
	Parameter RAM_WIDTH bound to: 24 - type: integer 
	Parameter RAM_DEPTH bound to: 512 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: funky_sine.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'funky_sine.mem' is read successfully [/home/fpga/worker_place/temp/e1608a8c553443c0a9f2663cdbcce9f3/Bit-Blender/hdl/xilinx_true_dual_port_read_first_1_clock_ram.v:41]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_true_dual_port_read_first_1_clock_ram' (0#1) [/home/fpga/worker_place/temp/e1608a8c553443c0a9f2663cdbcce9f3/Bit-Blender/hdl/xilinx_true_dual_port_read_first_1_clock_ram.v:10]
INFO: [Synth 8-6155] done synthesizing module 'oscillator' (0#1) [/home/fpga/worker_place/temp/e1608a8c553443c0a9f2663cdbcce9f3/Bit-Blender/hdl/oscillator.sv:10]
INFO: [Synth 8-6157] synthesizing module 'i2s_clk_wiz_44100' [/home/fpga/worker_place/temp/e1608a8c553443c0a9f2663cdbcce9f3/Bit-Blender/hdl/i2s_clk_wiz.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'i2s_clk_wiz_44100' (0#1) [/home/fpga/worker_place/temp/e1608a8c553443c0a9f2663cdbcce9f3/Bit-Blender/hdl/i2s_clk_wiz.sv:4]
INFO: [Synth 8-6157] synthesizing module 'i2s_tx' [/home/fpga/worker_place/temp/e1608a8c553443c0a9f2663cdbcce9f3/Bit-Blender/hdl/i2s_tx.sv:32]
	Parameter WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'i2s_tx' (0#1) [/home/fpga/worker_place/temp/e1608a8c553443c0a9f2663cdbcce9f3/Bit-Blender/hdl/i2s_tx.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'top_level' (0#1) [/home/fpga/worker_place/temp/e1608a8c553443c0a9f2663cdbcce9f3/Bit-Blender/hdl/top_level.sv:4]
WARNING: [Synth 8-3848] Net led in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/e1608a8c553443c0a9f2663cdbcce9f3/Bit-Blender/hdl/top_level.sv:7]
WARNING: [Synth 8-3848] Net ss0_an in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/e1608a8c553443c0a9f2663cdbcce9f3/Bit-Blender/hdl/top_level.sv:21]
WARNING: [Synth 8-3848] Net ss1_an in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/e1608a8c553443c0a9f2663cdbcce9f3/Bit-Blender/hdl/top_level.sv:22]
WARNING: [Synth 8-3848] Net ss0_c in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/e1608a8c553443c0a9f2663cdbcce9f3/Bit-Blender/hdl/top_level.sv:23]
WARNING: [Synth 8-3848] Net ss1_c in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/e1608a8c553443c0a9f2663cdbcce9f3/Bit-Blender/hdl/top_level.sv:24]
WARNING: [Synth 8-3917] design top_level has port rgb0[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[0] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[0] driven by constant 0
WARNING: [Synth 8-7129] Port led[15] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[14] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[13] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[12] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[11] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[10] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[9] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[8] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[7] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[6] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[5] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[4] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[1] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[0] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss0_an[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss0_an[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss0_an[1] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss0_an[0] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss1_an[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss1_an[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss1_an[1] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss1_an[0] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss0_c[6] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss0_c[5] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss0_c[4] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss0_c[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss0_c[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss0_c[1] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss0_c[0] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss1_c[6] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss1_c[5] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss1_c[4] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss1_c[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss1_c[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss1_c[1] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss1_c[0] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[15] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[14] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[13] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[12] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[11] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[10] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[9] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[8] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[7] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[6] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[5] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[4] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[1] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[0] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[1] in module top_level is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2646.734 ; gain = 0.000 ; free physical = 26981 ; free virtual = 37173
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2646.734 ; gain = 0.000 ; free physical = 26981 ; free virtual = 37173
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2646.734 ; gain = 0.000 ; free physical = 26981 ; free virtual = 37173
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2646.734 ; gain = 0.000 ; free physical = 26981 ; free virtual = 37173
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/fpga/worker_place/temp/e1608a8c553443c0a9f2663cdbcce9f3/Bit-Blender/xdc/top_level.xdc]
Finished Parsing XDC File [/home/fpga/worker_place/temp/e1608a8c553443c0a9f2663cdbcce9f3/Bit-Blender/xdc/top_level.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/fpga/worker_place/temp/e1608a8c553443c0a9f2663cdbcce9f3/Bit-Blender/xdc/top_level.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2646.734 ; gain = 0.000 ; free physical = 26980 ; free virtual = 37172
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2646.734 ; gain = 0.000 ; free physical = 26980 ; free virtual = 37172
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2646.734 ; gain = 0.000 ; free physical = 26977 ; free virtual = 37169
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2646.734 ; gain = 0.000 ; free physical = 26977 ; free virtual = 37169
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2646.734 ; gain = 0.000 ; free physical = 26977 ; free virtual = 37169
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'uart_receive'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                              000 | 00000000000000000000000000000000
                  iSTATE |                              001 | 00000000000000000000000000000001
                 iSTATE0 |                              010 | 00000000000000000000000000000010
                 iSTATE1 |                              011 | 00000000000000000000000000000011
                 iSTATE3 |                              100 | 00000000000000000000000000000100
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'uart_receive'
INFO: [Synth 8-3971] The signal "xilinx_true_dual_port_read_first_1_clock_ram:/BRAM_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2646.734 ; gain = 0.000 ; free physical = 26976 ; free virtual = 37169
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   12 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 4     
+---Registers : 
	               24 Bit    Registers := 8     
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---RAMs : 
	              12K Bit	(512 X 24 bit)          RAMs := 1     
+---ROMs : 
	                    ROMs := 1     
+---Muxes : 
	   2 Input   24 Bit        Muxes := 6     
	   3 Input   12 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 3     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 7     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 25    
	   6 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 8     
	   5 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design top_level has port rgb0[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[0] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[0] driven by constant 0
WARNING: [Synth 8-7129] Port led[15] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[14] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[13] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[12] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[11] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[10] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[9] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[8] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[7] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[6] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[5] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[4] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[1] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[0] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss0_an[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss0_an[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss0_an[1] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss0_an[0] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss1_an[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss1_an[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss1_an[1] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss1_an[0] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss0_c[6] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss0_c[5] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss0_c[4] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss0_c[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss0_c[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss0_c[1] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss0_c[0] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss1_c[6] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss1_c[5] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss1_c[4] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss1_c[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss1_c[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss1_c[1] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port ss1_c[0] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[15] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[14] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[13] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[12] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[11] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[10] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[9] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[8] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[7] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[6] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[5] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[4] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[1] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[0] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[1] in module top_level is either unconnected or has no load
WARNING: [Synth 8-6014] Unused sequential element osc_inst/waveform_ram/BRAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element osc_inst/waveform_ram/BRAM_reg was removed. 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2646.734 ; gain = 0.000 ; free physical = 26972 ; free virtual = 37170
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+---------------+---------------------------------------+---------------+----------------+
|Module Name    | RTL Object                            | Depth x Width | Implemented As | 
+---------------+---------------------------------------+---------------+----------------+
|midi_processor | cycles_between_samples_reg            | 256x24        | Block RAM      | 
|top_level      | processor_main/cycles_between_samples | 256x15        | LUT            | 
+---------------+---------------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2646.734 ; gain = 0.000 ; free physical = 26973 ; free virtual = 37171
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2646.734 ; gain = 0.000 ; free physical = 26973 ; free virtual = 37171
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2646.734 ; gain = 0.000 ; free physical = 26973 ; free virtual = 37170
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2646.734 ; gain = 0.000 ; free physical = 26973 ; free virtual = 37171
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2646.734 ; gain = 0.000 ; free physical = 26973 ; free virtual = 37171
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2646.734 ; gain = 0.000 ; free physical = 26973 ; free virtual = 37171
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2646.734 ; gain = 0.000 ; free physical = 26973 ; free virtual = 37171
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2646.734 ; gain = 0.000 ; free physical = 26973 ; free virtual = 37171
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2646.734 ; gain = 0.000 ; free physical = 26973 ; free virtual = 37171
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    14|
|3     |LUT1   |     5|
|4     |LUT2   |    20|
|5     |LUT3   |    36|
|6     |LUT4   |    70|
|7     |LUT5   |    17|
|8     |LUT6   |   142|
|9     |MUXF7  |    44|
|10    |MUXF8  |    22|
|11    |FDCE   |    32|
|12    |FDPE   |     7|
|13    |FDRE   |   186|
|14    |IBUF   |     3|
|15    |OBUF   |     9|
|16    |OBUFT  |    38|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2646.734 ; gain = 0.000 ; free physical = 26973 ; free virtual = 37171
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 66 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2646.734 ; gain = 0.000 ; free physical = 26973 ; free virtual = 37171
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2646.734 ; gain = 0.000 ; free physical = 26973 ; free virtual = 37171
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2646.734 ; gain = 0.000 ; free physical = 26973 ; free virtual = 37171
INFO: [Netlist 29-17] Analyzing 80 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/fpga/worker_place/temp/e1608a8c553443c0a9f2663cdbcce9f3/Bit-Blender/xdc/top_level.xdc]
Finished Parsing XDC File [/home/fpga/worker_place/temp/e1608a8c553443c0a9f2663cdbcce9f3/Bit-Blender/xdc/top_level.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2646.734 ; gain = 0.000 ; free physical = 27271 ; free virtual = 37469
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 7398c160
INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 134 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2646.734 ; gain = 0.012 ; free physical = 27272 ; free virtual = 37470
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2373.652; main = 2078.091; forked = 445.875
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3680.660; main = 2646.727; forked = 1033.934
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
# report_utilization -file $outputDir/post_synth_util.rpt -hierarchical -hierarchical_depth 4
# report_timing -file $outputDir/post_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2670.727 ; gain = 8.004 ; free physical = 27263 ; free virtual = 37461

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1a1f8a8e7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2670.727 ; gain = 0.000 ; free physical = 27263 ; free virtual = 37461

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1a1f8a8e7

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2810.727 ; gain = 0.000 ; free physical = 27121 ; free virtual = 37319

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1a1f8a8e7

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2810.727 ; gain = 0.000 ; free physical = 27121 ; free virtual = 37319
Phase 1 Initialization | Checksum: 1a1f8a8e7

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2810.727 ; gain = 0.000 ; free physical = 27121 ; free virtual = 37319

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1a1f8a8e7

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2810.727 ; gain = 0.000 ; free physical = 27122 ; free virtual = 37320

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1a1f8a8e7

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2810.727 ; gain = 0.000 ; free physical = 27122 ; free virtual = 37320
Phase 2 Timer Update And Timing Data Collection | Checksum: 1a1f8a8e7

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2810.727 ; gain = 0.000 ; free physical = 27122 ; free virtual = 37320

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1a1f8a8e7

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2810.727 ; gain = 0.000 ; free physical = 27122 ; free virtual = 37320
Retarget | Checksum: 1a1f8a8e7
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1a1f8a8e7

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2810.727 ; gain = 0.000 ; free physical = 27122 ; free virtual = 37320
Constant propagation | Checksum: 1a1f8a8e7
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1fda70a8a

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2810.727 ; gain = 0.000 ; free physical = 27122 ; free virtual = 37320
Sweep | Checksum: 1fda70a8a
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1fda70a8a

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2810.727 ; gain = 0.000 ; free physical = 27122 ; free virtual = 37320
BUFG optimization | Checksum: 1fda70a8a
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1fda70a8a

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2810.727 ; gain = 0.000 ; free physical = 27122 ; free virtual = 37320
Shift Register Optimization | Checksum: 1fda70a8a
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1fda70a8a

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2810.727 ; gain = 0.000 ; free physical = 27122 ; free virtual = 37320
Post Processing Netlist | Checksum: 1fda70a8a
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 200ac53d4

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2810.727 ; gain = 0.000 ; free physical = 27122 ; free virtual = 37320

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2810.727 ; gain = 0.000 ; free physical = 27122 ; free virtual = 37320
Phase 9.2 Verifying Netlist Connectivity | Checksum: 200ac53d4

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2810.727 ; gain = 0.000 ; free physical = 27122 ; free virtual = 37320
Phase 9 Finalization | Checksum: 200ac53d4

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2810.727 ; gain = 0.000 ; free physical = 27122 ; free virtual = 37320
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 200ac53d4

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2810.727 ; gain = 0.000 ; free physical = 27122 ; free virtual = 37320

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 200ac53d4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2810.727 ; gain = 0.000 ; free physical = 27122 ; free virtual = 37320

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 200ac53d4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2810.727 ; gain = 0.000 ; free physical = 27122 ; free virtual = 37320

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2810.727 ; gain = 0.000 ; free physical = 27122 ; free virtual = 37320
Ending Netlist Obfuscation Task | Checksum: 200ac53d4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2810.727 ; gain = 0.000 ; free physical = 27122 ; free virtual = 37320
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2810.727 ; gain = 0.000 ; free physical = 27123 ; free virtual = 37321
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1c0112647

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2810.727 ; gain = 0.000 ; free physical = 27123 ; free virtual = 37321
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2810.727 ; gain = 0.000 ; free physical = 27123 ; free virtual = 37321

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1849f832c

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2810.727 ; gain = 0.000 ; free physical = 27123 ; free virtual = 37320

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 22ab7ad2a

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2813.738 ; gain = 3.012 ; free physical = 27122 ; free virtual = 37320

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 22ab7ad2a

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2813.738 ; gain = 3.012 ; free physical = 27122 ; free virtual = 37320
Phase 1 Placer Initialization | Checksum: 22ab7ad2a

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2813.738 ; gain = 3.012 ; free physical = 27122 ; free virtual = 37320

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1e9825778

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2813.738 ; gain = 3.012 ; free physical = 27122 ; free virtual = 37320

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1fd2c7113

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2813.738 ; gain = 3.012 ; free physical = 27122 ; free virtual = 37320

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1fd2c7113

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2813.738 ; gain = 3.012 ; free physical = 27122 ; free virtual = 37320

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1ef47d505

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2821.742 ; gain = 11.016 ; free physical = 27133 ; free virtual = 37331

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 4 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 2 nets or LUTs. Breaked 0 LUT, combined 2 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2821.742 ; gain = 0.000 ; free physical = 27134 ; free virtual = 37332

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              2  |                     2  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              2  |                     2  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1c4e642f9

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2821.742 ; gain = 11.016 ; free physical = 27134 ; free virtual = 37332
Phase 2.4 Global Placement Core | Checksum: 1ea2023d2

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2821.742 ; gain = 11.016 ; free physical = 27134 ; free virtual = 37332
Phase 2 Global Placement | Checksum: 1ea2023d2

Time (s): cpu = 00:00:00.9 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2821.742 ; gain = 11.016 ; free physical = 27134 ; free virtual = 37332

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2570d8a9a

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2821.742 ; gain = 11.016 ; free physical = 27135 ; free virtual = 37332

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 24fb0f5c3

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.5 . Memory (MB): peak = 2821.742 ; gain = 11.016 ; free physical = 27135 ; free virtual = 37332

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1980c83f8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.5 . Memory (MB): peak = 2821.742 ; gain = 11.016 ; free physical = 27135 ; free virtual = 37332

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1777b033d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.5 . Memory (MB): peak = 2821.742 ; gain = 11.016 ; free physical = 27135 ; free virtual = 37332

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 19f81f7cc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2821.742 ; gain = 11.016 ; free physical = 27135 ; free virtual = 37332

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1ab74aa8b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2821.742 ; gain = 11.016 ; free physical = 27135 ; free virtual = 37332

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1cbfe27d6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2821.742 ; gain = 11.016 ; free physical = 27135 ; free virtual = 37332
Phase 3 Detail Placement | Checksum: 1cbfe27d6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2821.742 ; gain = 11.016 ; free physical = 27135 ; free virtual = 37332

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1568a2a0f

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=5.188 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 6977e9d8

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00 . Memory (MB): peak = 2821.742 ; gain = 0.000 ; free physical = 27134 ; free virtual = 37332
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 17eab441c

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00 . Memory (MB): peak = 2821.742 ; gain = 0.000 ; free physical = 27134 ; free virtual = 37332
Phase 4.1.1.1 BUFG Insertion | Checksum: 1568a2a0f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2821.742 ; gain = 11.016 ; free physical = 27134 ; free virtual = 37332

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.188. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 21144b54a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2821.742 ; gain = 11.016 ; free physical = 27134 ; free virtual = 37332

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2821.742 ; gain = 11.016 ; free physical = 27134 ; free virtual = 37332
Phase 4.1 Post Commit Optimization | Checksum: 21144b54a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2821.742 ; gain = 11.016 ; free physical = 27134 ; free virtual = 37332

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 21144b54a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2821.742 ; gain = 11.016 ; free physical = 27134 ; free virtual = 37332

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 21144b54a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2821.742 ; gain = 11.016 ; free physical = 27134 ; free virtual = 37332
Phase 4.3 Placer Reporting | Checksum: 21144b54a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2821.742 ; gain = 11.016 ; free physical = 27134 ; free virtual = 37332

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2821.742 ; gain = 0.000 ; free physical = 27134 ; free virtual = 37332

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2821.742 ; gain = 11.016 ; free physical = 27134 ; free virtual = 37332
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 23b26a027

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2821.742 ; gain = 11.016 ; free physical = 27134 ; free virtual = 37332
Ending Placer Task | Checksum: 167f2016c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2821.742 ; gain = 11.016 ; free physical = 27134 ; free virtual = 37332
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# report_clock_utilization -file $outputDir/clock_util.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
# if {[get_property SLACK [get_timing_paths -max_paths 1 -nworst 1 -setup]] < 0} {
#  puts "Found setup timing violations => running physical optimization"
#  phys_opt_design
# }
# report_utilization -file $outputDir/post_place_util.rpt
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
# report_timing -file $outputDir/post_place_timing.rpt
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# route_design -directive Explore
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 831c3a8e ConstDB: 0 ShapeSum: 3a4493a8 RouteDB: aa913336
Post Restoration Checksum: NetGraph: 2c8b954a | NumContArr: 6bd99c2 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 1b89b2446

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2821.742 ; gain = 0.000 ; free physical = 27118 ; free virtual = 37316

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1b89b2446

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2821.742 ; gain = 0.000 ; free physical = 27118 ; free virtual = 37316

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1b89b2446

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2821.742 ; gain = 0.000 ; free physical = 27118 ; free virtual = 37316
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 35c87b38b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2821.742 ; gain = 0.000 ; free physical = 27118 ; free virtual = 37316
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.192  | TNS=0.000  | WHS=-0.133 | THS=-5.004 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 331
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 331
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 34e31d143

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2821.742 ; gain = 0.000 ; free physical = 27118 ; free virtual = 37316

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 34e31d143

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2821.742 ; gain = 0.000 ; free physical = 27118 ; free virtual = 37316

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 22e30478d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2821.742 ; gain = 0.000 ; free physical = 27118 ; free virtual = 37316
Phase 4 Initial Routing | Checksum: 22e30478d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2821.742 ; gain = 0.000 ; free physical = 27118 ; free virtual = 37316

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.317  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 20e8a806c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2821.742 ; gain = 0.000 ; free physical = 27118 ; free virtual = 37316

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.317  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 1b999e320

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2821.742 ; gain = 0.000 ; free physical = 27118 ; free virtual = 37316
Phase 5 Rip-up And Reroute | Checksum: 1b999e320

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2821.742 ; gain = 0.000 ; free physical = 27118 ; free virtual = 37316

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 1b999e320

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2821.742 ; gain = 0.000 ; free physical = 27118 ; free virtual = 37316

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 1b999e320

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2821.742 ; gain = 0.000 ; free physical = 27118 ; free virtual = 37316
Phase 6 Delay and Skew Optimization | Checksum: 1b999e320

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2821.742 ; gain = 0.000 ; free physical = 27118 ; free virtual = 37316

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.411  | TNS=0.000  | WHS=0.106  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 19d4f61aa

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2821.742 ; gain = 0.000 ; free physical = 27118 ; free virtual = 37316
Phase 7 Post Hold Fix | Checksum: 19d4f61aa

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2821.742 ; gain = 0.000 ; free physical = 27118 ; free virtual = 37316

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0506258 %
  Global Horizontal Routing Utilization  = 0.0599948 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 19d4f61aa

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2821.742 ; gain = 0.000 ; free physical = 27118 ; free virtual = 37316

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 19d4f61aa

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2821.742 ; gain = 0.000 ; free physical = 27118 ; free virtual = 37316

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1596fa909

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2821.742 ; gain = 0.000 ; free physical = 27118 ; free virtual = 37316

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 1596fa909

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2821.742 ; gain = 0.000 ; free physical = 27120 ; free virtual = 37317

Phase 12 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=5.411  | TNS=0.000  | WHS=0.122  | THS=0.000  |

Phase 12 Post Router Timing | Checksum: 2313f712b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2821.742 ; gain = 0.000 ; free physical = 27120 ; free virtual = 37318
INFO: [Route 35-61] The design met the timing requirement.
Total Elapsed time in route_design: 5.29 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 1fa68f366

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2821.742 ; gain = 0.000 ; free physical = 27120 ; free virtual = 37318
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1fa68f366

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2821.742 ; gain = 0.000 ; free physical = 27120 ; free virtual = 37318

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2821.742 ; gain = 0.000 ; free physical = 27120 ; free virtual = 37318
# report_route_status -file $outputDir/post_route_status.rpt
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
# report_timing -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file obj/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file obj/post_imp_drc.rpt
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/fpga/worker_place/temp/e1608a8c553443c0a9f2663cdbcce9f3/Bit-Blender/obj/post_imp_drc.rpt.
report_drc completed successfully
# write_bitstream -force $outputDir/final.bit
Command: write_bitstream -force obj/final.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 15293088 bits.
Writing bitstream obj/final.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 2996.848 ; gain = 163.031 ; free physical = 26976 ; free virtual = 37174
INFO: [Common 17-206] Exiting Vivado at Mon Dec  2 16:27:49 2024...
