#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000027f0eb60d50 .scope module, "chip8_top_testbench" "chip8_top_testbench" 2 3;
 .timescale -9 -12;
v0000027f0ebbe590_0 .var "clock", 0 0;
v0000027f0ebbdaf0_0 .net "display", 2047 0, L_0000027f0eb45fc0;  1 drivers
v0000027f0ebbd2d0_0 .var "key_pressed", 15 0;
v0000027f0ebbdb90_0 .var "reset", 0 0;
S_0000027f0eb60ee0 .scope module, "DUT" "chip8_top" 2 10, 3 3 0, S_0000027f0eb60d50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 16 "key_pressed";
    .port_info 3 /OUTPUT 2048 "display";
L_0000027f0eb45fc0 .functor BUFZ 2048, v0000027f0ebbe3b0_0, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0000027f0ebbe270_0 .net "clk", 0 0, v0000027f0ebbe590_0;  1 drivers
v0000027f0ebbd870_0 .net "collision", 0 0, v0000027f0ebbc680_0;  1 drivers
v0000027f0ebbe1d0_0 .net "display", 2047 0, L_0000027f0eb45fc0;  alias, 1 drivers
v0000027f0ebbdcd0_0 .net "display_after", 2047 0, v0000027f0ebbb820_0;  1 drivers
v0000027f0ebbe3b0_0 .var "display_now", 2047 0;
v0000027f0ebbde10_0 .net "draw", 0 0, v0000027f0eb3f940_0;  1 drivers
v0000027f0ebbe6d0_0 .net "draw_row_index", 3 0, v0000027f0eb3fa80_0;  1 drivers
v0000027f0ebbe450_0 .net "key_pressed", 15 0, v0000027f0ebbd2d0_0;  1 drivers
v0000027f0ebbcc90_0 .net "mem_addr_out", 11 0, v0000027f0eb3fd00_0;  1 drivers
v0000027f0ebbe4f0_0 .net "mem_data_in", 7 0, v0000027f0ebbbb40_0;  1 drivers
v0000027f0ebbe130_0 .net "mem_data_out", 7 0, v0000027f0ebbdc30_0;  1 drivers
v0000027f0ebbce70_0 .net "mem_read", 0 0, v0000027f0ebbc0e0_0;  1 drivers
v0000027f0ebbd7d0_0 .net "mem_write", 0 0, v0000027f0ebbbbe0_0;  1 drivers
v0000027f0ebbd9b0_0 .net "reset", 0 0, v0000027f0ebbdb90_0;  1 drivers
v0000027f0ebbdf50_0 .net "sprite_data", 7 0, v0000027f0ebbbe60_0;  1 drivers
v0000027f0ebbda50_0 .net "x", 5 0, v0000027f0ebbbf00_0;  1 drivers
v0000027f0ebbc970_0 .net "y", 4 0, v0000027f0ebbc360_0;  1 drivers
S_0000027f0eb61070 .scope module, "cpu" "chip8_cpu" 3 23, 4 3 0, S_0000027f0eb60ee0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "mem_data_out";
    .port_info 3 /INPUT 16 "key_pressed";
    .port_info 4 /INPUT 1 "collision";
    .port_info 5 /OUTPUT 1 "mem_read";
    .port_info 6 /OUTPUT 12 "mem_addr_out";
    .port_info 7 /OUTPUT 8 "mem_data_in";
    .port_info 8 /OUTPUT 1 "mem_write";
    .port_info 9 /OUTPUT 1 "draw";
    .port_info 10 /OUTPUT 6 "x";
    .port_info 11 /OUTPUT 5 "y";
    .port_info 12 /OUTPUT 8 "sprite_data";
    .port_info 13 /OUTPUT 4 "draw_row_index";
P_0000027f0eb47800 .param/l "DRAW_FETCH" 1 4 47, +C4<00000000000000000000000000001100>;
P_0000027f0eb47838 .param/l "DRAW_INC" 1 4 46, +C4<00000000000000000000000000001011>;
P_0000027f0eb47870 .param/l "DRAW_START" 1 4 45, +C4<00000000000000000000000000001010>;
P_0000027f0eb478a8 .param/l "EXECUTE" 1 4 40, +C4<00000000000000000000000000000101>;
P_0000027f0eb478e0 .param/l "FETCH1" 1 4 35, +C4<00000000000000000000000000000000>;
P_0000027f0eb47918 .param/l "FETCH1_WAIT" 1 4 36, +C4<00000000000000000000000000000001>;
P_0000027f0eb47950 .param/l "FETCH2" 1 4 37, +C4<00000000000000000000000000000010>;
P_0000027f0eb47988 .param/l "FETCH2_WAIT" 1 4 38, +C4<00000000000000000000000000000011>;
P_0000027f0eb479c0 .param/l "LASTFETCH" 1 4 39, +C4<00000000000000000000000000000100>;
P_0000027f0eb479f8 .param/l "LASTFETCH_WAIT" 1 4 41, +C4<00000000000000000000000000000110>;
P_0000027f0eb47a30 .param/l "RETRIEVE" 1 4 43, +C4<00000000000000000000000000001000>;
P_0000027f0eb47a68 .param/l "RETRIEVE_WAIT" 1 4 44, +C4<00000000000000000000000000001001>;
P_0000027f0eb47aa0 .param/l "STORE" 1 4 42, +C4<00000000000000000000000000000111>;
v0000027f0eb146d0_0 .var "I", 11 0;
v0000027f0eae2e10 .array "V", 15 0, 7 0;
v0000027f0eae3030_0 .net "clk", 0 0, v0000027f0ebbe590_0;  alias, 1 drivers
v0000027f0eb3efe0_0 .net "collision", 0 0, v0000027f0ebbc680_0;  alias, 1 drivers
v0000027f0eb47bd0_0 .var "delay_timer", 7 0;
v0000027f0eb3f940_0 .var "draw", 0 0;
v0000027f0eb3f9e0_0 .var "draw_row", 3 0;
v0000027f0eb3fa80_0 .var "draw_row_index", 3 0;
v0000027f0eb3fb20_0 .var "i", 3 0;
v0000027f0eb3fbc0_0 .net "key_pressed", 15 0, v0000027f0ebbd2d0_0;  alias, 1 drivers
v0000027f0eb3fc60_0 .var "lfsr", 15 0;
v0000027f0eb3fd00_0 .var "mem_addr_out", 11 0;
v0000027f0ebbbb40_0 .var "mem_data_in", 7 0;
v0000027f0ebbc400_0 .net "mem_data_out", 7 0, v0000027f0ebbdc30_0;  alias, 1 drivers
v0000027f0ebbc0e0_0 .var "mem_read", 0 0;
v0000027f0ebbbbe0_0 .var "mem_write", 0 0;
v0000027f0ebbbfa0_0 .var "one_hz", 20 0;
v0000027f0ebbc040_0 .var "opcode", 15 0;
v0000027f0ebbbc80_0 .var "opcode_fh", 7 0;
v0000027f0ebbc220_0 .var "opcode_sh", 7 0;
v0000027f0ebbc5e0_0 .var "pc", 11 0;
v0000027f0ebbbaa0_0 .var "pc_data", 3 0;
v0000027f0ebbbd20_0 .net "reset", 0 0, v0000027f0ebbdb90_0;  alias, 1 drivers
v0000027f0ebbc2c0_0 .var "sound_timer", 7 0;
v0000027f0ebbbe60_0 .var "sprite_data", 7 0;
v0000027f0ebbc180 .array "stack", 15 0, 11 0;
v0000027f0ebbbdc0_0 .var "state", 3 0;
v0000027f0ebbbf00_0 .var "x", 5 0;
v0000027f0ebbc360_0 .var "y", 4 0;
E_0000027f0eb4eb40 .event posedge, v0000027f0ebbbd20_0, v0000027f0eae3030_0;
S_0000027f0eb1b0e0 .scope module, "display_module" "chip8_display" 3 49, 5 3 0, S_0000027f0eb60ee0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "draw";
    .port_info 3 /INPUT 6 "x";
    .port_info 4 /INPUT 5 "y";
    .port_info 5 /INPUT 4 "row_index";
    .port_info 6 /INPUT 8 "sprite_data";
    .port_info 7 /INPUT 2048 "display_in";
    .port_info 8 /OUTPUT 2048 "display_out";
    .port_info 9 /OUTPUT 1 "collision";
v0000027f0ebbc4a0_0 .net "clk", 0 0, v0000027f0ebbe590_0;  alias, 1 drivers
v0000027f0ebbc540_0 .var "collide", 0 0;
v0000027f0ebbc680_0 .var "collision", 0 0;
v0000027f0ebbc720_0 .net "display_in", 2047 0, v0000027f0ebbe3b0_0;  1 drivers
v0000027f0ebbb820_0 .var "display_out", 2047 0;
v0000027f0ebbb8c0_0 .net "draw", 0 0, v0000027f0eb3f940_0;  alias, 1 drivers
v0000027f0ebbb960_0 .var/i "i", 31 0;
v0000027f0ebbba00_0 .var/i "index", 31 0;
v0000027f0ebbd050_0 .var "next_display", 2047 0;
v0000027f0ebbd690_0 .net "reset", 0 0, v0000027f0ebbdb90_0;  alias, 1 drivers
v0000027f0ebbe310_0 .net "row_index", 3 0, v0000027f0eb3fa80_0;  alias, 1 drivers
v0000027f0ebbca10_0 .net "sprite_data", 7 0, v0000027f0ebbbe60_0;  alias, 1 drivers
v0000027f0ebbcf10_0 .net "x", 5 0, v0000027f0ebbbf00_0;  alias, 1 drivers
v0000027f0ebbd730_0 .net "y", 4 0, v0000027f0ebbc360_0;  alias, 1 drivers
E_0000027f0eb4e340 .event posedge, v0000027f0eae3030_0;
E_0000027f0eb4e100/0 .event anyedge, v0000027f0ebbc720_0, v0000027f0ebbbe60_0, v0000027f0ebbc360_0, v0000027f0eb3fa80_0;
E_0000027f0eb4e100/1 .event anyedge, v0000027f0ebbbf00_0, v0000027f0ebbba00_0;
E_0000027f0eb4e100 .event/or E_0000027f0eb4e100/0, E_0000027f0eb4e100/1;
S_0000027f0eae2720 .scope module, "mem" "chip8_mem" 3 41, 6 3 0, S_0000027f0eb60ee0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write";
    .port_info 2 /INPUT 12 "mem_address";
    .port_info 3 /INPUT 8 "mem_data_in";
    .port_info 4 /OUTPUT 8 "mem_data_out";
v0000027f0ebbdeb0_0 .net "clk", 0 0, v0000027f0ebbe590_0;  alias, 1 drivers
v0000027f0ebbcdd0_0 .net "mem_address", 11 0, v0000027f0eb3fd00_0;  alias, 1 drivers
v0000027f0ebbcfb0_0 .net "mem_data_in", 7 0, v0000027f0ebbbb40_0;  alias, 1 drivers
v0000027f0ebbdc30_0 .var "mem_data_out", 7 0;
v0000027f0ebbd0f0 .array "memory", 4095 0, 7 0;
v0000027f0ebbd910_0 .net "write", 0 0, v0000027f0ebbbbe0_0;  alias, 1 drivers
    .scope S_0000027f0eb61070;
T_0 ;
    %wait E_0000027f0eb4eb40;
    %load/vec4 v0000027f0ebbbd20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 512, 0, 12;
    %assign/vec4 v0000027f0ebbc5e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027f0ebbbdc0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000027f0ebbc040_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000027f0eb146d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000027f0ebbbc80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000027f0ebbc220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027f0ebbc0e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027f0ebbbbe0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000027f0eb47bd0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027f0ebbbaa0_0, 0;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0000027f0ebbbfa0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000027f0ebbc2c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027f0eb3f940_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027f0eb3f9e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027f0eb3fa80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000027f0ebbbe60_0, 0;
    %pushi/vec4 44257, 0, 16;
    %assign/vec4 v0000027f0eb3fc60_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000027f0ebbbfa0_0;
    %pad/u 32;
    %cmpi/e 833333, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0000027f0ebbbfa0_0, 0;
    %load/vec4 v0000027f0eb47bd0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_0.4, 5;
    %load/vec4 v0000027f0eb47bd0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0000027f0eb47bd0_0, 0;
T_0.4 ;
    %load/vec4 v0000027f0ebbc2c0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_0.6, 5;
    %load/vec4 v0000027f0ebbc2c0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0000027f0ebbc2c0_0, 0;
T_0.6 ;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000027f0ebbbfa0_0;
    %addi 1, 0, 21;
    %assign/vec4 v0000027f0ebbbfa0_0, 0;
T_0.3 ;
    %load/vec4 v0000027f0eb3fc60_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0000027f0eb3fc60_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0000027f0eb3fc60_0;
    %parti/s 1, 5, 4;
    %xor;
    %load/vec4 v0000027f0eb3fc60_0;
    %parti/s 1, 4, 4;
    %xor;
    %load/vec4 v0000027f0eb3fc60_0;
    %parti/s 1, 2, 3;
    %xor;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000027f0eb3fc60_0, 0;
    %load/vec4 v0000027f0eb3efe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027f0eae2e10, 0, 4;
T_0.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027f0ebbc0e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027f0ebbbbe0_0, 0;
    %load/vec4 v0000027f0ebbbdc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_0.19, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_0.20, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_0.21, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_0.22, 6;
    %jmp T_0.23;
T_0.10 ;
    %load/vec4 v0000027f0ebbc5e0_0;
    %assign/vec4 v0000027f0eb3fd00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027f0ebbc0e0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000027f0ebbbdc0_0, 0;
    %jmp T_0.23;
T_0.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000027f0ebbbdc0_0, 0;
    %jmp T_0.23;
T_0.12 ;
    %load/vec4 v0000027f0ebbc400_0;
    %assign/vec4 v0000027f0ebbbc80_0, 0;
    %load/vec4 v0000027f0ebbc5e0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0000027f0eb3fd00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027f0ebbc0e0_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000027f0ebbbdc0_0, 0;
    %jmp T_0.23;
T_0.13 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000027f0ebbbdc0_0, 0;
    %jmp T_0.23;
T_0.14 ;
    %load/vec4 v0000027f0ebbc400_0;
    %assign/vec4 v0000027f0ebbc220_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000027f0ebbbdc0_0, 0;
    %jmp T_0.23;
T_0.15 ;
    %load/vec4 v0000027f0ebbbc80_0;
    %load/vec4 v0000027f0ebbc220_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000027f0ebbc040_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000027f0ebbbdc0_0, 0;
    %jmp T_0.23;
T_0.16 ;
    %load/vec4 v0000027f0ebbc040_0;
    %parti/s 4, 12, 5;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.24, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.25, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.26, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.27, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_0.28, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_0.29, 6;
    %load/vec4 v0000027f0ebbc5e0_0;
    %addi 2, 0, 12;
    %assign/vec4 v0000027f0ebbc5e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027f0ebbbdc0_0, 0;
    %jmp T_0.31;
T_0.24 ;
    %load/vec4 v0000027f0ebbc040_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000027f0ebbc040_0;
    %parti/s 4, 8, 5;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027f0eae2e10, 0, 4;
    %load/vec4 v0000027f0ebbc5e0_0;
    %addi 2, 0, 12;
    %assign/vec4 v0000027f0ebbc5e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027f0ebbbdc0_0, 0;
    %jmp T_0.31;
T_0.25 ;
    %load/vec4 v0000027f0ebbc040_0;
    %parti/s 4, 8, 5;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0000027f0eae2e10, 4;
    %load/vec4 v0000027f0ebbc040_0;
    %parti/s 8, 0, 2;
    %add;
    %load/vec4 v0000027f0ebbc040_0;
    %parti/s 4, 8, 5;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027f0eae2e10, 0, 4;
    %load/vec4 v0000027f0ebbc5e0_0;
    %addi 2, 0, 12;
    %assign/vec4 v0000027f0ebbc5e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027f0ebbbdc0_0, 0;
    %jmp T_0.31;
T_0.26 ;
    %load/vec4 v0000027f0ebbc040_0;
    %parti/s 12, 0, 2;
    %assign/vec4 v0000027f0ebbc5e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027f0ebbbdc0_0, 0;
    %jmp T_0.31;
T_0.27 ;
    %load/vec4 v0000027f0ebbc5e0_0;
    %addi 2, 0, 12;
    %load/vec4 v0000027f0ebbbaa0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027f0ebbc180, 0, 4;
    %load/vec4 v0000027f0ebbc040_0;
    %parti/s 12, 0, 2;
    %assign/vec4 v0000027f0ebbc5e0_0, 0;
    %load/vec4 v0000027f0ebbbaa0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000027f0ebbbaa0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027f0ebbbdc0_0, 0;
    %jmp T_0.31;
T_0.28 ;
    %load/vec4 v0000027f0ebbc040_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000027f0eb3fc60_0;
    %parti/s 8, 0, 2;
    %and;
    %load/vec4 v0000027f0ebbc040_0;
    %parti/s 4, 8, 5;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027f0eae2e10, 0, 4;
    %load/vec4 v0000027f0ebbc5e0_0;
    %addi 2, 0, 12;
    %assign/vec4 v0000027f0ebbc5e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027f0ebbbdc0_0, 0;
    %jmp T_0.31;
T_0.29 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027f0eb3f9e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027f0eb3fa80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027f0ebbc0e0_0, 0;
    %load/vec4 v0000027f0eb146d0_0;
    %assign/vec4 v0000027f0eb3fd00_0, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0000027f0ebbbdc0_0, 0;
    %jmp T_0.31;
T_0.31 ;
    %pop/vec4 1;
    %jmp T_0.23;
T_0.17 ;
    %load/vec4 v0000027f0eb146d0_0;
    %load/vec4 v0000027f0eb3fb20_0;
    %pad/u 12;
    %add;
    %assign/vec4 v0000027f0eb3fd00_0, 0;
    %load/vec4 v0000027f0eb3fb20_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0000027f0eae2e10, 4;
    %assign/vec4 v0000027f0ebbbb40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027f0ebbbbe0_0, 0;
    %load/vec4 v0000027f0eb3fb20_0;
    %load/vec4 v0000027f0ebbc040_0;
    %parti/s 4, 8, 5;
    %cmp/e;
    %jmp/0xz  T_0.32, 4;
    %load/vec4 v0000027f0ebbc5e0_0;
    %addi 2, 0, 12;
    %assign/vec4 v0000027f0ebbc5e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027f0ebbbdc0_0, 0;
    %jmp T_0.33;
T_0.32 ;
    %load/vec4 v0000027f0eb3fb20_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000027f0eb3fb20_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000027f0ebbbdc0_0, 0;
T_0.33 ;
    %jmp T_0.23;
T_0.18 ;
    %load/vec4 v0000027f0eb3fb20_0;
    %load/vec4 v0000027f0ebbc040_0;
    %parti/s 4, 8, 5;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_0.34, 5;
    %load/vec4 v0000027f0eb146d0_0;
    %load/vec4 v0000027f0eb3fb20_0;
    %pad/u 12;
    %add;
    %assign/vec4 v0000027f0eb3fd00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027f0ebbc0e0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000027f0ebbbdc0_0, 0;
    %jmp T_0.35;
T_0.34 ;
    %load/vec4 v0000027f0ebbc5e0_0;
    %addi 2, 0, 12;
    %assign/vec4 v0000027f0ebbc5e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027f0ebbbdc0_0, 0;
T_0.35 ;
    %jmp T_0.23;
T_0.19 ;
    %load/vec4 v0000027f0ebbc400_0;
    %load/vec4 v0000027f0eb3fb20_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027f0eae2e10, 0, 4;
    %load/vec4 v0000027f0eb3fb20_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000027f0eb3fb20_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000027f0ebbbdc0_0, 0;
    %jmp T_0.23;
T_0.20 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027f0eb3f940_0, 0;
    %load/vec4 v0000027f0ebbc400_0;
    %assign/vec4 v0000027f0ebbbe60_0, 0;
    %load/vec4 v0000027f0ebbc040_0;
    %parti/s 4, 8, 5;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0000027f0eae2e10, 4;
    %parti/s 6, 0, 2;
    %assign/vec4 v0000027f0ebbbf00_0, 0;
    %load/vec4 v0000027f0ebbc040_0;
    %parti/s 4, 4, 4;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0000027f0eae2e10, 4;
    %parti/s 5, 0, 2;
    %assign/vec4 v0000027f0ebbc360_0, 0;
    %load/vec4 v0000027f0eb3f9e0_0;
    %assign/vec4 v0000027f0eb3fa80_0, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0000027f0ebbbdc0_0, 0;
    %jmp T_0.23;
T_0.21 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027f0eb3f940_0, 0;
    %load/vec4 v0000027f0eb3f9e0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000027f0eb3f9e0_0, 0;
    %load/vec4 v0000027f0eb3f9e0_0;
    %pad/u 32;
    %load/vec4 v0000027f0ebbc040_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_0.36, 4;
    %load/vec4 v0000027f0ebbc5e0_0;
    %addi 2, 0, 12;
    %assign/vec4 v0000027f0ebbc5e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027f0ebbbdc0_0, 0;
    %jmp T_0.37;
T_0.36 ;
    %load/vec4 v0000027f0eb146d0_0;
    %load/vec4 v0000027f0eb3f9e0_0;
    %pad/u 12;
    %add;
    %addi 1, 0, 12;
    %assign/vec4 v0000027f0eb3fd00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027f0ebbc0e0_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0000027f0ebbbdc0_0, 0;
T_0.37 ;
    %jmp T_0.23;
T_0.22 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0000027f0ebbbdc0_0, 0;
    %jmp T_0.23;
T_0.23 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000027f0eae2720;
T_1 ;
    %vpi_call 6 19 "$readmemh", "src/game.mem", v0000027f0ebbd0f0, 32'sb00000000000000000000001000000000 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0000027f0eae2720;
T_2 ;
    %wait E_0000027f0eb4e340;
    %load/vec4 v0000027f0ebbd910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0000027f0ebbcfb0_0;
    %load/vec4 v0000027f0ebbcdd0_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027f0ebbd0f0, 0, 4;
T_2.0 ;
    %load/vec4 v0000027f0ebbcdd0_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0000027f0ebbd0f0, 4;
    %assign/vec4 v0000027f0ebbdc30_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0000027f0eb1b0e0;
T_3 ;
    %wait E_0000027f0eb4e100;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027f0ebbc540_0, 0, 1;
    %load/vec4 v0000027f0ebbc720_0;
    %store/vec4 v0000027f0ebbd050_0, 0, 2048;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027f0ebbb960_0, 0, 32;
T_3.0 ;
    %load/vec4 v0000027f0ebbb960_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_3.1, 5;
    %load/vec4 v0000027f0ebbca10_0;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v0000027f0ebbb960_0;
    %sub;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0000027f0ebbd730_0;
    %pad/u 32;
    %load/vec4 v0000027f0ebbe310_0;
    %pad/u 32;
    %add;
    %pushi/vec4 32, 0, 32;
    %mod;
    %muli 64, 0, 32;
    %load/vec4 v0000027f0ebbcf10_0;
    %pad/u 32;
    %load/vec4 v0000027f0ebbb960_0;
    %add;
    %pushi/vec4 64, 0, 32;
    %mod;
    %add;
    %store/vec4 v0000027f0ebbba00_0, 0, 32;
    %load/vec4 v0000027f0ebbc720_0;
    %load/vec4 v0000027f0ebbba00_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027f0ebbc540_0, 0, 1;
T_3.4 ;
    %load/vec4 v0000027f0ebbc720_0;
    %load/vec4 v0000027f0ebbba00_0;
    %part/s 1;
    %pushi/vec4 1, 0, 1;
    %xor;
    %ix/getv/s 4, v0000027f0ebbba00_0;
    %store/vec4 v0000027f0ebbd050_0, 4, 1;
T_3.2 ;
    %load/vec4 v0000027f0ebbb960_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027f0ebbb960_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000027f0eb1b0e0;
T_4 ;
    %wait E_0000027f0eb4e340;
    %load/vec4 v0000027f0ebbd690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 2049;
    %split/vec4 1;
    %assign/vec4 v0000027f0ebbc680_0, 0;
    %assign/vec4 v0000027f0ebbb820_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000027f0ebbb8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0000027f0ebbd050_0;
    %assign/vec4 v0000027f0ebbb820_0, 0;
    %load/vec4 v0000027f0ebbc540_0;
    %assign/vec4 v0000027f0ebbc680_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000027f0eb60ee0;
T_5 ;
    %wait E_0000027f0eb4eb40;
    %load/vec4 v0000027f0ebbd9b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 2048;
    %assign/vec4 v0000027f0ebbe3b0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000027f0ebbde10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0000027f0ebbdcd0_0;
    %assign/vec4 v0000027f0ebbe3b0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000027f0eb60d50;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027f0ebbe590_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0000027f0eb60d50;
T_7 ;
    %delay 10000, 0;
    %load/vec4 v0000027f0ebbe590_0;
    %inv;
    %store/vec4 v0000027f0ebbe590_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0000027f0eb60d50;
T_8 ;
    %vpi_call 2 22 "$dumpfile", "chip8_top_tb.vcd" {0 0 0};
    %vpi_call 2 23 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000027f0eb60d50 {0 0 0};
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000027f0ebbd2d0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027f0ebbdb90_0, 0, 1;
    %vpi_call 2 27 "$monitor", "Time=%0t | PC=%h | State=%d | Opcode=%h | I_reg=%h | V0=%h V1=%h VA=%h VB=%h | mem_addr_out=%h | mem_data_in = %h | mem_data_out = %h | mem_read = %h | mem_write = %h", $time, v0000027f0ebbc5e0_0, v0000027f0ebbbdc0_0, v0000027f0ebbc040_0, v0000027f0eb146d0_0, &A<v0000027f0eae2e10, 0>, &A<v0000027f0eae2e10, 1>, &A<v0000027f0eae2e10, 10>, &A<v0000027f0eae2e10, 11>, v0000027f0eb3fd00_0, v0000027f0ebbbb40_0, v0000027f0ebbc400_0, v0000027f0ebbc0e0_0, v0000027f0ebbbbe0_0 {0 0 0};
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027f0ebbdb90_0, 0, 1;
    %delay 10000000, 0;
    %vpi_call 2 48 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "tb/chip8_top_tb.v";
    "src/chip8_top.v";
    "src/chip8_cpu.v";
    "src/chip8_display.v";
    "src/chip8_mem.v";
