#-----------------------------------------------------------
# xsim v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Aug  8 16:58:50 2022
# Process ID: 25928
# Current directory: D:/VitisHLSProjects/fast_hls/solution1/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/fast_accel/xsim_script.tcl}
# Log file: D:/VitisHLSProjects/fast_hls/solution1/sim/verilog/xsim.log
# Journal file: D:/VitisHLSProjects/fast_hls/solution1/sim/verilog\xsim.jou
#-----------------------------------------------------------
source xsim.dir/fast_accel/xsim_script.tcl
# xsim {fast_accel} -autoloadwcfg -tclbatch {fast_accel.tcl}
Vivado Simulator 2020.2
Time resolution is 1 ps
source fast_accel.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "125000"
// RTL Simulation : 1 / 1 [n/a] @ "5210315000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 5210355 ns : File "D:/VitisHLSProjects/fast_hls/solution1/sim/verilog/fast_accel.autotb.v" Line 506
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 918.008 ; gain = 0.051
## quit
INFO: [Common 17-206] Exiting xsim at Mon Aug  8 16:59:11 2022...
