# //  Questa Sim
# //  Version 10.3c_2 linux Sep 24 2014
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# do top/scripts/model/build_hdlc_top.do
# ** Warning: (vlib-34) Library already exists at "work".
# ** Warning: (vlib-34) Library already exists at "utility".
# ** Warning: (vlib-34) Library already exists at "hdlc".
# ** Warning: (vlib-34) Library already exists at "memlib".
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet work 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "work" maps to directory ./work. (Default mapping)
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet utility 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "utility" maps to directory ./utility. (Default mapping)
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet hdlc 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "hdlc" maps to directory ./hdlc. (Default mapping)
# QuestaSim vmap 10.3c_2 Lib Mapping Utility 2014.09 Sep 24 2014
# vmap -modelsim_quiet memlib 
# Reading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../modelsim.ini
# "memlib" maps to directory ./memlib. (Default mapping)
# QuestaSim vcom 10.3c_2 Compiler 2014.09 Sep 24 2014
# Start time: 10:59:26 on Apr 22,2016
# vcom -reportprogress 300 -work utility ../code/tools_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package tools_pkg
# -- Compiling package body tools_pkg
# -- Loading package tools_pkg
# End time: 10:59:26 on Apr 22,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vcom 10.3c_2 Compiler 2014.09 Sep 24 2014
# Start time: 10:59:26 on Apr 22,2016
# vcom -reportprogress 300 -work memlib ../code/spmem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Spmem_ent
# -- Compiling architecture spmem_beh of Spmem_ent
# End time: 10:59:27 on Apr 22,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim vcom 10.3c_2 Compiler 2014.09 Sep 24 2014
# Start time: 10:59:27 on Apr 22,2016
# vcom -reportprogress 300 -work memlib ../code/mem_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package tools_pkg
# -- Compiling package mem_pkg
# End time: 10:59:27 on Apr 22,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vcom 10.3c_2 Compiler 2014.09 Sep 24 2014
# Start time: 10:59:27 on Apr 22,2016
# vcom -reportprogress 300 -work hdlc ../code/libs/PCK_CRC16_D8.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package PCK_CRC16_D8
# -- Compiling package body PCK_CRC16_D8
# -- Loading package PCK_CRC16_D8
# End time: 10:59:28 on Apr 22,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim vcom 10.3c_2 Compiler 2014.09 Sep 24 2014
# Start time: 10:59:28 on Apr 22,2016
# vcom -reportprogress 300 -work hdlc ../code/libs/hdlc_components_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package hdlc_components_pkg
# End time: 10:59:28 on Apr 22,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vcom 10.3c_2 Compiler 2014.09 Sep 24 2014
# Start time: 10:59:28 on Apr 22,2016
# vcom -reportprogress 300 -work work ../code/top/core/RxFCS.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package PCK_CRC16_D8
# -- Compiling entity RxFCS_ent
# -- Compiling architecture RxFCS_rtl of RxFCS_ent
# End time: 10:59:29 on Apr 22,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim vcom 10.3c_2 Compiler 2014.09 Sep 24 2014
# Start time: 10:59:29 on Apr 22,2016
# vcom -reportprogress 300 -work work ../code/top/core/RxBuff.vhd -explicit 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package tools_pkg
# -- Loading package mem_pkg
# -- Compiling entity RxBuff_ent
# -- Compiling architecture RxBuff_rtl of RxBuff_ent
# End time: 10:59:29 on Apr 22,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vcom 10.3c_2 Compiler 2014.09 Sep 24 2014
# Start time: 10:59:29 on Apr 22,2016
# vcom -reportprogress 300 -work work ../code/rx/core/Zero_detect.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ZeroDetect_ent
# -- Compiling architecture ZeroDetect_beh of ZeroDetect_ent
# End time: 10:59:30 on Apr 22,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim vcom 10.3c_2 Compiler 2014.09 Sep 24 2014
# Start time: 10:59:30 on Apr 22,2016
# vcom -reportprogress 300 -work work ../code/rx/core/flag_detect.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FlagDetect_ent
# -- Compiling architecture FlagDetect_beh of FlagDetect_ent
# End time: 10:59:30 on Apr 22,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vcom 10.3c_2 Compiler 2014.09 Sep 24 2014
# Start time: 10:59:30 on Apr 22,2016
# vcom -reportprogress 300 -work work ../code/rx/core/Rxcont.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity rxcont_ent
# -- Compiling architecture rxcont_beh of rxcont_ent
# End time: 10:59:31 on Apr 22,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim vcom 10.3c_2 Compiler 2014.09 Sep 24 2014
# Start time: 10:59:31 on Apr 22,2016
# vcom -reportprogress 300 -work work ../code/rx/core/RxChannel.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package hdlc_components_pkg
# -- Compiling entity RxChannel_ent
# -- Compiling architecture RxChannel_beh of RxChannel_ent
# End time: 10:59:31 on Apr 22,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vcom 10.3c_2 Compiler 2014.09 Sep 24 2014
# Start time: 10:59:31 on Apr 22,2016
# vcom -reportprogress 300 -work work ../code/top/core/RxSync.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RxSynch_ent
# -- Compiling architecture RxSynch_rtl of RxSynch_ent
# End time: 10:59:32 on Apr 22,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim vcom 10.3c_2 Compiler 2014.09 Sep 24 2014
# Start time: 10:59:32 on Apr 22,2016
# vcom -reportprogress 300 -work work ../code/top/core/TxFCS.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package PCK_CRC16_D8
# -- Compiling entity Txfcs_ent
# -- Compiling architecture Txfcs_beh of Txfcs_ent
# End time: 10:59:32 on Apr 22,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vcom 10.3c_2 Compiler 2014.09 Sep 24 2014
# Start time: 10:59:33 on Apr 22,2016
# vcom -reportprogress 300 -work work ../code/top/core/TxBuff.vhd -explicit 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package tools_pkg
# -- Loading package mem_pkg
# -- Compiling entity TxBuff_ent
# -- Compiling architecture TxBuff_beh of TxBuff_ent
# End time: 10:59:33 on Apr 22,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vcom 10.3c_2 Compiler 2014.09 Sep 24 2014
# Start time: 10:59:33 on Apr 22,2016
# vcom -reportprogress 300 -work work ../code/tx/core/flag_ins.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity flag_ins_ent
# -- Compiling architecture flag_ins_beh of flag_ins_ent
# End time: 10:59:33 on Apr 22,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vcom 10.3c_2 Compiler 2014.09 Sep 24 2014
# Start time: 10:59:34 on Apr 22,2016
# vcom -reportprogress 300 -work work ../code/tx/core/zero_ins.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ZeroIns_ent
# -- Compiling architecture zero_ins_beh of ZeroIns_ent
# End time: 10:59:34 on Apr 22,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vcom 10.3c_2 Compiler 2014.09 Sep 24 2014
# Start time: 10:59:34 on Apr 22,2016
# vcom -reportprogress 300 -work work ../code/tx/core/TXcont.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TxCont_ent
# -- Compiling architecture TxCont_beh of TxCont_ent
# End time: 10:59:34 on Apr 22,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vcom 10.3c_2 Compiler 2014.09 Sep 24 2014
# Start time: 10:59:35 on Apr 22,2016
# vcom -reportprogress 300 -work work ../code/tx/core/TxChannel.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package hdlc_components_pkg
# -- Compiling entity TxChannel_ent
# -- Compiling architecture Txchannel_str of TxChannel_ent
# End time: 10:59:35 on Apr 22,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vcom 10.3c_2 Compiler 2014.09 Sep 24 2014
# Start time: 10:59:35 on Apr 22,2016
# vcom -reportprogress 300 -work work ../code/top/core/TxSync.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity txSynch_ent
# -- Compiling architecture TxSynch_rtl of txSynch_ent
# End time: 10:59:36 on Apr 22,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim vcom 10.3c_2 Compiler 2014.09 Sep 24 2014
# Start time: 10:59:36 on Apr 22,2016
# vcom -reportprogress 300 -work work ../code/top/core/WB_IF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity WB_IF_ent
# -- Compiling architecture WB_IF_rtl of WB_IF_ent
# End time: 10:59:36 on Apr 22,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim vcom 10.3c_2 Compiler 2014.09 Sep 24 2014
# Start time: 10:59:36 on Apr 22,2016
# vcom -reportprogress 300 -work work ../code/top/core/hdlc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package hdlc_components_pkg
# -- Compiling entity hdlc_ent
# -- Compiling architecture hdlc_str of hdlc_ent
# End time: 10:59:37 on Apr 22,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim vcom 10.3c_2 Compiler 2014.09 Sep 24 2014
# Start time: 10:59:37 on Apr 22,2016
# vcom -reportprogress 300 -work work ../code/top/tb/hdlc_tb.vhd -explicit 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package hdlc_components_pkg
# -- Compiling entity hdlc_tb
# -- Compiling architecture hdlc_beh_tb of hdlc_tb
# End time: 10:59:37 on Apr 22,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -c work.hdlc_tb work.sva_wrapper
# vsim -novopt -do "top/scripts/model/build_hdlc_top.do" 
# Start time: 11:00:43 on Apr 22,2016
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading std.standard
# Refreshing /home/henriss/DDS2/hdlc/trunk/code/work.hdlc_tb(hdlc_beh_tb)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Refreshing /home/henriss/DDS2/hdlc/trunk/code/hdlc.hdlc_components_pkg
# Loading hdlc.hdlc_components_pkg
# Loading work.hdlc_tb(hdlc_beh_tb)
# Loading sv_std.std
# Loading work.sva_wrapper
# Refreshing /home/henriss/DDS2/hdlc/trunk/code/work.hdlc_ent(hdlc_str)
# Loading work.hdlc_ent(hdlc_str)
# Refreshing /home/henriss/DDS2/hdlc/trunk/code/work.wb_if_ent(wb_if_rtl)
# Loading work.wb_if_ent(wb_if_rtl)
# Refreshing /home/henriss/DDS2/hdlc/trunk/code/work.txsynch_ent(txsynch_rtl)
# Loading work.txsynch_ent(txsynch_rtl)
# Refreshing /home/henriss/DDS2/hdlc/trunk/code/work.txbuff_ent(txbuff_beh)
# Refreshing /home/henriss/DDS2/hdlc/trunk/code/memlib.mem_pkg
# Refreshing /home/henriss/DDS2/hdlc/trunk/code/utility.tools_pkg(body)
# Loading utility.tools_pkg(body)
# Loading memlib.mem_pkg
# Loading work.txbuff_ent(txbuff_beh)
# Refreshing /home/henriss/DDS2/hdlc/trunk/code/memlib.spmem_ent(spmem_beh)
# Loading memlib.spmem_ent(spmem_beh)
# Refreshing /home/henriss/DDS2/hdlc/trunk/code/work.txfcs_ent(txfcs_beh)
# Refreshing /home/henriss/DDS2/hdlc/trunk/code/hdlc.pck_crc16_d8(body)
# Loading hdlc.pck_crc16_d8(body)
# Loading work.txfcs_ent(txfcs_beh)
# Refreshing /home/henriss/DDS2/hdlc/trunk/code/work.txchannel_ent(txchannel_str)
# Loading work.txchannel_ent(txchannel_str)
# Refreshing /home/henriss/DDS2/hdlc/trunk/code/work.flag_ins_ent(flag_ins_beh)
# Loading work.flag_ins_ent(flag_ins_beh)
# Refreshing /home/henriss/DDS2/hdlc/trunk/code/work.zeroins_ent(zero_ins_beh)
# Loading work.zeroins_ent(zero_ins_beh)
# Refreshing /home/henriss/DDS2/hdlc/trunk/code/work.txcont_ent(txcont_beh)
# Loading work.txcont_ent(txcont_beh)
# Refreshing /home/henriss/DDS2/hdlc/trunk/code/work.rxchannel_ent(rxchannel_beh)
# Loading work.rxchannel_ent(rxchannel_beh)
# Refreshing /home/henriss/DDS2/hdlc/trunk/code/work.rxcont_ent(rxcont_beh)
# Loading work.rxcont_ent(rxcont_beh)
# Refreshing /home/henriss/DDS2/hdlc/trunk/code/work.zerodetect_ent(zerodetect_beh)
# Loading work.zerodetect_ent(zerodetect_beh)
# Refreshing /home/henriss/DDS2/hdlc/trunk/code/work.flagdetect_ent(flagdetect_beh)
# Loading work.flagdetect_ent(flagdetect_beh)
# Refreshing /home/henriss/DDS2/hdlc/trunk/code/work.rxsynch_ent(rxsynch_rtl)
# Loading work.rxsynch_ent(rxsynch_rtl)
# Refreshing /home/henriss/DDS2/hdlc/trunk/code/work.rxbuff_ent(rxbuff_rtl)
# Loading work.rxbuff_ent(rxbuff_rtl)
# Refreshing /home/henriss/DDS2/hdlc/trunk/code/work.rxfcs_ent(rxfcs_rtl)
# Loading work.rxfcs_ent(rxfcs_rtl)
# Loading /eda/tools/mentor/questasim.10.3c_2/questasim/linux/../verilog.vl_resolve(body)
# Refreshing /home/henriss/DDS2/hdlc/trunk/code/work.hdlc_props
# Loading work.hdlc_props
# ** Fatal: (vsim-8534) top/scripts/sva/sva_wrapper.v(2): VHDL hierarchical references and elements of record are not supported as actual expressions in bind statements in novopt flow. Please run in vopt flow.
#    Time: 0 ns  Iteration: 0  Instance: /sva_wrapper File: top/scripts/sva/hdlc_props.sv
# FATAL ERROR while loading design
# Error loading design
vsim -c work.hdlc_tb work.sva_wrapper
# vsim 
# Start time: 11:00:58 on Apr 22,2016
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading std.standard
# Loading verilog.vl_resolve(body)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading hdlc.hdlc_components_pkg
# Loading verilog.vl_types(body)
# Loading work.hdlc_tb(hdlc_beh_tb)#1
# Loading sv_std.std
# Loading work.sva_wrapper(fast)
# Loading utility.tools_pkg(body)
# Loading memlib.mem_pkg
# Loading hdlc.pck_crc16_d8(body)
# Loading work.hdlc_ent(hdlc_str)#1
# Loading work.wb_if_ent(wb_if_rtl)#1
# Loading work.rxbuff_ent(rxbuff_rtl)#1
# Loading work.hdlc_props(fast)
# ** Warning: (vsim-3015) top/scripts/sva/sva_wrapper.v(2): [PCDPC] - Port size (8) does not match connection size (32) for port 'counter'. The port definition is at: top/scripts/sva/hdlc_props.sv(1).
#         Region: /hdlc_tb/hdlc_props_sva_bind
# ** Warning: (vsim-8684) No drivers exist on out port /hdlc_tb/DUT/RxChannel/RxData, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /hdlc_tb/DUT/RxD_D1.
do top/scripts/model/wave.do
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/flag_detect/flagdetect'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 7
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txbuff/rdbuff'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 39
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txbuff/wr'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 40
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txbuff/txdataavail'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 46
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txfcs/validframe'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 47
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txfcs/fsm_proc/state'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 48
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/txfcs/rdy'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 49
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxfcs/validframe'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 54
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxfcs/rdy'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 57
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxfcs/readbyte'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 58
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/readbyte'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 59
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/rdy'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 60
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/rxd'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 61
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/detect_proc/zerodetected'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 67
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/detect_proc/checkreg'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 68
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/startofframe'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 69
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/aval'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 70
# ** Error: (vish-4014) No objects found matching '/hdlc_tb/dut/rxchannel/zero_backend/enable'.
# Executing ONERROR command at macro ./top/scripts/model/wave.do line 71
run 150000 ns
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /hdlc_tb/DUT/TxBuff
#       8750  	RX flag, frame start
# 
#     140750  	RX flag, frame start
# 
#               145950  	Byte 1 PASS:: DAT_O=00001001  counter=00000000  
# 
#               145970  	Byte 2 PASS:: DAT_O=00000000  counter=00000000  
# 
#               145990  	Byte 3 PASS:: DAT_O=00000000	counter=00000000	
# 
#               146010  	Byte 4 PASS:: DAT_O=00000000	counter=00000000	
# 
#               146030  	Byte 1 PASS:: DAT_O=00000000  counter=00000000  
# 
#               146050  	Byte 2 PASS:: DAT_O=00000000  counter=00000000  
# 
#               146070  	Byte 3 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               146090  	Byte 4 FAIL:: DAT_O=00000000	counter = 00000000 
# 
#               146210  	Byte 1 PASS:: DAT_O=00000000  counter=00000000  
# 
#               146230  	Byte 2 PASS:: DAT_O=00000000  counter=00000000  
# 
#               146250  	Byte 3 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               146270  	Byte 4 FAIL:: DAT_O=00000011	counter = 00000000 
# 
#               146390  	Byte 1 PASS:: DAT_O=00000000  counter=00000000  
# 
#               146410  	Byte 2 PASS:: DAT_O=00000000  counter=00000000  
# 
#               146430  	Byte 3 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               146450  	Byte 4 FAIL:: DAT_O=00000111	counter = 00000000 
# 
#               146570  	Byte 1 PASS:: DAT_O=00000000  counter=00000000  
# 
#               146590  	Byte 2 PASS:: DAT_O=00000000  counter=00000000  
# 
#               146610  	Byte 3 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               146630  	Byte 4 FAIL:: DAT_O=00001011	counter = 00000000 
# 
#               146750  	Byte 1 PASS:: DAT_O=00000000  counter=00000000  
# 
#               146770  	Byte 2 PASS:: DAT_O=00000000  counter=00000000  
# 
#               146790  	Byte 3 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               146810  	Byte 4 FAIL:: DAT_O=00001111	counter = 00000000 
# 
#               146930  	Byte 1 PASS:: DAT_O=00000000  counter=00000000  
# 
#               146950  	Byte 2 PASS:: DAT_O=00000000  counter=00000000  
# 
#               146970  	Byte 3 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               146990  	Byte 4 FAIL:: DAT_O=00010011	counter = 00000000 
# 
#               147110  	Byte 1 PASS:: DAT_O=00000000  counter=00000000  
# 
#               147130  	Byte 2 PASS:: DAT_O=00000000  counter=00000000  
# 
#               147150  	Byte 3 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               147170  	Byte 4 FAIL:: DAT_O=00010111	counter = 00000000 
# 
#               147290  	Byte 1 PASS:: DAT_O=00000000  counter=00000000  
# 
#               147310  	Byte 2 PASS:: DAT_O=00000000  counter=00000000  
# 
#               147330  	Byte 3 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               147350  	Byte 4 FAIL:: DAT_O=00011011	counter = 00000000 
# 
#               147470  	Byte 1 PASS:: DAT_O=00000000  counter=00000000  
# 
#               147490  	Byte 2 PASS:: DAT_O=00000000  counter=00000000  
# 
#               147510  	Byte 3 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               147530  	Byte 4 FAIL:: DAT_O=00000000	counter = 00000000 
# 
#               147610  	Byte 1 PASS:: DAT_O=00000000  counter=00000001  
# 
#               147630  	Byte 2 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               147650  	Byte 3 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               147670  	Byte 4 FAIL:: DAT_O=00000000	counter = 00000000 
# 
#               147730  	Byte 1 PASS:: DAT_O=00000000  counter=00000001  
# 
#               147750  	Byte 2 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               147770  	Byte 3 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               147790  	Byte 4 FAIL:: DAT_O=00000000	counter = 00000000 
# 
#               147850  	Byte 1 PASS:: DAT_O=00000000  counter=00000001  
# 
#               147870  	Byte 2 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               147890  	Byte 3 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               147910  	Byte 4 FAIL:: DAT_O=00000000	counter = 00000000 
# 
#               147970  	Byte 1 PASS:: DAT_O=00000000  counter=00000001  
# 
#               147990  	Byte 2 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               148010  	Byte 3 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               148030  	Byte 4 FAIL:: DAT_O=00000000	counter = 00000000 
# 
#               148090  	Byte 1 PASS:: DAT_O=00000000  counter=00000001  
# 
#               148110  	Byte 2 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               148130  	Byte 3 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               148150  	Byte 4 FAIL:: DAT_O=00000000	counter = 00000000 
# 
#               148210  	Byte 1 PASS:: DAT_O=00000000  counter=00000001  
# 
#               148230  	Byte 2 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               148250  	Byte 3 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               148270  	Byte 4 FAIL:: DAT_O=00000000	counter = 00000000 
# 
#               148330  	Byte 1 PASS:: DAT_O=00000000  counter=00000001  
# 
#               148350  	Byte 2 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               148370  	Byte 3 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               148390  	Byte 4 FAIL:: DAT_O=00000000	counter = 00000000 
# 
#               148450  	Byte 1 PASS:: DAT_O=00000000  counter=00000000  
# 
#               148470  	Byte 2 PASS:: DAT_O=00000000  counter=00000000  
# 
#               148490  	Byte 3 PASS:: DAT_O=00000000	counter=00000000	
# 
#               148510  	Byte 4 PASS:: DAT_O=00000000	counter=00000000	
# 
#               148530  	Byte 1 PASS:: DAT_O=00000000  counter=00000000  
# 
#               148550  	Byte 2 PASS:: DAT_O=00000000  counter=00000000  
# 
#               148570  	Byte 3 PASS:: DAT_O=00000000	counter=00000000	
# 
#               148590  	Byte 4 PASS:: DAT_O=00000000	counter=00000000	
# 
# Can't move the Now cursor.
# Can't move the Now cursor.
add wave -position insertpoint  \
sim:/hdlc_tb/RxSerData \
sim:/hdlc_tb/RxClk \
sim:/hdlc_tb/Tx \
sim:/hdlc_tb/Rx
restart
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading sv_std.std
# Loading work.sva_wrapper(fast)
# Loading work.hdlc_props(fast)
# ** Warning: (vsim-3015) top/scripts/sva/sva_wrapper.v(2): [PCDPC] - Port size (8) does not match connection size (32) for port 'counter'. The port definition is at: top/scripts/sva/hdlc_props.sv(1).
#         Region: /hdlc_tb/hdlc_props_sva_bind
# ** Warning: (vsim-8684) No drivers exist on out port /hdlc_tb/DUT/RxChannel/RxData, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /hdlc_tb/DUT/RxD_D1.
run 1 ms
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /hdlc_tb/DUT/TxBuff
#       8750  	RX flag, frame start
# 
#     140750  	RX flag, frame start
# 
#               145950  	Byte 1 PASS:: DAT_O=00001001  counter=00000000  
# 
#               145970  	Byte 2 PASS:: DAT_O=00000000  counter=00000000  
# 
#               145990  	Byte 3 PASS:: DAT_O=00000000	counter=00000000	
# 
#               146010  	Byte 4 PASS:: DAT_O=00000000	counter=00000000	
# 
#               146030  	Byte 1 PASS:: DAT_O=00000000  counter=00000000  
# 
#               146050  	Byte 2 PASS:: DAT_O=00000000  counter=00000000  
# 
#               146070  	Byte 3 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               146090  	Byte 4 FAIL:: DAT_O=00000000	counter = 00000000 
# 
#               146210  	Byte 1 PASS:: DAT_O=00000000  counter=00000000  
# 
#               146230  	Byte 2 PASS:: DAT_O=00000000  counter=00000000  
# 
#               146250  	Byte 3 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               146270  	Byte 4 FAIL:: DAT_O=00000011	counter = 00000000 
# 
#               146390  	Byte 1 PASS:: DAT_O=00000000  counter=00000000  
# 
#               146410  	Byte 2 PASS:: DAT_O=00000000  counter=00000000  
# 
#               146430  	Byte 3 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               146450  	Byte 4 FAIL:: DAT_O=00000111	counter = 00000000 
# 
#               146570  	Byte 1 PASS:: DAT_O=00000000  counter=00000000  
# 
#               146590  	Byte 2 PASS:: DAT_O=00000000  counter=00000000  
# 
#               146610  	Byte 3 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               146630  	Byte 4 FAIL:: DAT_O=00001011	counter = 00000000 
# 
#               146750  	Byte 1 PASS:: DAT_O=00000000  counter=00000000  
# 
#               146770  	Byte 2 PASS:: DAT_O=00000000  counter=00000000  
# 
#               146790  	Byte 3 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               146810  	Byte 4 FAIL:: DAT_O=00001111	counter = 00000000 
# 
#               146930  	Byte 1 PASS:: DAT_O=00000000  counter=00000000  
# 
#               146950  	Byte 2 PASS:: DAT_O=00000000  counter=00000000  
# 
#               146970  	Byte 3 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               146990  	Byte 4 FAIL:: DAT_O=00010011	counter = 00000000 
# 
#               147110  	Byte 1 PASS:: DAT_O=00000000  counter=00000000  
# 
#               147130  	Byte 2 PASS:: DAT_O=00000000  counter=00000000  
# 
#               147150  	Byte 3 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               147170  	Byte 4 FAIL:: DAT_O=00010111	counter = 00000000 
# 
#               147290  	Byte 1 PASS:: DAT_O=00000000  counter=00000000  
# 
#               147310  	Byte 2 PASS:: DAT_O=00000000  counter=00000000  
# 
#               147330  	Byte 3 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               147350  	Byte 4 FAIL:: DAT_O=00011011	counter = 00000000 
# 
#               147470  	Byte 1 PASS:: DAT_O=00000000  counter=00000000  
# 
#               147490  	Byte 2 PASS:: DAT_O=00000000  counter=00000000  
# 
#               147510  	Byte 3 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               147530  	Byte 4 FAIL:: DAT_O=00000000	counter = 00000000 
# 
#               147610  	Byte 1 PASS:: DAT_O=00000000  counter=00000001  
# 
#               147630  	Byte 2 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               147650  	Byte 3 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               147670  	Byte 4 FAIL:: DAT_O=00000000	counter = 00000000 
# 
#               147730  	Byte 1 PASS:: DAT_O=00000000  counter=00000001  
# 
#               147750  	Byte 2 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               147770  	Byte 3 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               147790  	Byte 4 FAIL:: DAT_O=00000000	counter = 00000000 
# 
#               147850  	Byte 1 PASS:: DAT_O=00000000  counter=00000001  
# 
#               147870  	Byte 2 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               147890  	Byte 3 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               147910  	Byte 4 FAIL:: DAT_O=00000000	counter = 00000000 
# 
#               147970  	Byte 1 PASS:: DAT_O=00000000  counter=00000001  
# 
#               147990  	Byte 2 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               148010  	Byte 3 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               148030  	Byte 4 FAIL:: DAT_O=00000000	counter = 00000000 
# 
#               148090  	Byte 1 PASS:: DAT_O=00000000  counter=00000001  
# 
#               148110  	Byte 2 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               148130  	Byte 3 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               148150  	Byte 4 FAIL:: DAT_O=00000000	counter = 00000000 
# 
#               148210  	Byte 1 PASS:: DAT_O=00000000  counter=00000001  
# 
#               148230  	Byte 2 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               148250  	Byte 3 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               148270  	Byte 4 FAIL:: DAT_O=00000000	counter = 00000000 
# 
#               148330  	Byte 1 PASS:: DAT_O=00000000  counter=00000001  
# 
#               148350  	Byte 2 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               148370  	Byte 3 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               148390  	Byte 4 FAIL:: DAT_O=00000000	counter = 00000000 
# 
#               148450  	Byte 1 PASS:: DAT_O=00000000  counter=00000000  
# 
#               148470  	Byte 2 PASS:: DAT_O=00000000  counter=00000000  
# 
#               148490  	Byte 3 PASS:: DAT_O=00000000	counter=00000000	
# 
#               148510  	Byte 4 PASS:: DAT_O=00000000	counter=00000000	
# 
#               148530  	Byte 1 PASS:: DAT_O=00000000  counter=00000000  
# 
#               148550  	Byte 2 PASS:: DAT_O=00000000  counter=00000000  
# 
#               148570  	Byte 3 PASS:: DAT_O=00000000	counter=00000000	
# 
#               148590  	Byte 4 PASS:: DAT_O=00000000	counter=00000000	
# 
#     166250  	TX flag, frame start
# 
#     166250  	RX flag, frame start
# 
#     311750  	TX flag, frame start
# 
#     311750  	RX flag, frame start
# 
#               316950  	Byte 1 PASS:: DAT_O=00001001  counter=00000000  
# 
#               316970  	Byte 2 PASS:: DAT_O=00000000  counter=00000000  
# 
#               316990  	Byte 3 PASS:: DAT_O=00000000	counter=00000000	
# 
#               317010  	Byte 4 PASS:: DAT_O=00000000	counter=00000000	
# 
#               317030  	Byte 1 PASS:: DAT_O=00000000  counter=00000000  
# 
#               317050  	Byte 2 PASS:: DAT_O=00000000  counter=00000000  
# 
#               317070  	Byte 3 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               317090  	Byte 4 FAIL:: DAT_O=00000000	counter = 00000000 
# 
#               317210  	Byte 1 PASS:: DAT_O=00000000  counter=00000000  
# 
#               317230  	Byte 2 PASS:: DAT_O=00000000  counter=00000000  
# 
#               317250  	Byte 3 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               317270  	Byte 4 FAIL:: DAT_O=00000011	counter = 00000000 
# 
#               317390  	Byte 1 PASS:: DAT_O=00000000  counter=00000000  
# 
#               317410  	Byte 2 PASS:: DAT_O=00000000  counter=00000000  
# 
#               317430  	Byte 3 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               317450  	Byte 4 FAIL:: DAT_O=00000111	counter = 00000000 
# 
#               317570  	Byte 1 PASS:: DAT_O=00000000  counter=00000000  
# 
#               317590  	Byte 2 PASS:: DAT_O=00000000  counter=00000000  
# 
#               317610  	Byte 3 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               317630  	Byte 4 FAIL:: DAT_O=00001011	counter = 00000000 
# 
#               317750  	Byte 1 PASS:: DAT_O=00000000  counter=00000000  
# 
#               317770  	Byte 2 PASS:: DAT_O=00000000  counter=00000000  
# 
#               317790  	Byte 3 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               317810  	Byte 4 FAIL:: DAT_O=00001111	counter = 00000000 
# 
#               317930  	Byte 1 PASS:: DAT_O=00000000  counter=00000000  
# 
#               317950  	Byte 2 PASS:: DAT_O=00000000  counter=00000000  
# 
#               317970  	Byte 3 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               317990  	Byte 4 FAIL:: DAT_O=00010011	counter = 00000000 
# 
#               318110  	Byte 1 PASS:: DAT_O=00000000  counter=00000000  
# 
#               318130  	Byte 2 PASS:: DAT_O=00000000  counter=00000000  
# 
#               318150  	Byte 3 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               318170  	Byte 4 FAIL:: DAT_O=00010111	counter = 00000000 
# 
#               318290  	Byte 1 PASS:: DAT_O=00000000  counter=00000000  
# 
#               318310  	Byte 2 PASS:: DAT_O=00000000  counter=00000000  
# 
#               318330  	Byte 3 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               318350  	Byte 4 FAIL:: DAT_O=00011011	counter = 00000000 
# 
#               318470  	Byte 1 PASS:: DAT_O=00000000  counter=00000000  
# 
#               318490  	Byte 2 PASS:: DAT_O=00000000  counter=00000000  
# 
#               318510  	Byte 3 FAIL:: DAT_O=00000000  counter=00000000 
# 
#               318530  	Byte 4 FAIL:: DAT_O=00011111	counter = 00000000 
# 
# ** Warning: Data byte 1 missmatch
#    Time: 318610 ns  Iteration: 1  Instance: /hdlc_tb
#               318650  	Byte 1 PASS:: DAT_O=00000000  counter=00000000  
# 
#               318670  	Byte 2 PASS:: DAT_O=00000000  counter=00000000  
# 
#               318690  	Byte 3 PASS:: DAT_O=00000000	counter=00000000	
# 
#               318710  	Byte 4 PASS:: DAT_O=00000000	counter=00000000	
# 
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/henriss/DDS2/hdlc/trunk/code/wave2.do
