--- |
  ; ModuleID = 'gcc.insn-output.output_51.ll'
  target datalayout = "e-m:e-p:32:32-i64:64-v128:64:128-a:0:32-n32-S64"
  target triple = "armv6t2-pc-linux-eabi"
  
  %struct.rtx_def.183 = type { i32, [1 x %union.rtunion_def.185] }
  %union.rtunion_def.185 = type { i32 }
  
  @.str.75 = external hidden unnamed_addr constant [23 x i8], align 1
  @.str.2014 = external hidden unnamed_addr constant [29 x i8], align 1
  @.str.2015 = external hidden unnamed_addr constant [27 x i8], align 1
  
  ; Function Attrs: nounwind
  define hidden i8* @output_51(%struct.rtx_def.183** nocapture readnone %operands, %struct.rtx_def.183* %insn) #0 {
    %1 = tail call i32 @get_attr_type(%struct.rtx_def.183* %insn) #2
    %cond = icmp eq i32 %1, 8
    br i1 %cond, label %5, label %2
  
  ; <label>:2                                       ; preds = %0
    %3 = tail call i32 @get_attr_mode(%struct.rtx_def.183* %insn) #2
    %4 = icmp eq i32 %3, 4
    %. = select i1 %4, i8* getelementptr inbounds ([27 x i8], [27 x i8]* @.str.2015, i32 0, i32 0), i8* getelementptr inbounds ([23 x i8], [23 x i8]* @.str.75, i32 0, i32 0)
    br label %5
  
  ; <label>:5                                       ; preds = %2, %0
    %.0 = phi i8* [ getelementptr inbounds ([29 x i8], [29 x i8]* @.str.2014, i32 0, i32 0), %0 ], [ %., %2 ]
    ret i8* %.0
  }
  
  declare i32 @get_attr_type(%struct.rtx_def.183*) #1
  
  declare i32 @get_attr_mode(%struct.rtx_def.183*) #1
  
  attributes #0 = { nounwind "disable-tail-calls"="false" "less-precise-fpmad"="false" "no-frame-pointer-elim"="true" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "target-cpu"="arm1156t2f-s" "target-features"="+thumb-mode" "unsafe-fp-math"="false" "use-soft-float"="false" }
  attributes #1 = { "disable-tail-calls"="false" "less-precise-fpmad"="false" "no-frame-pointer-elim"="true" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "target-cpu"="arm1156t2f-s" "target-features"="+thumb-mode" "unsafe-fp-math"="false" "use-soft-float"="false" }
  attributes #2 = { nounwind }
  
  !llvm.module.flags = !{!0, !1}
  !llvm.ident = !{!2}
  
  !0 = !{i32 1, !"wchar_size", i32 4}
  !1 = !{i32 1, !"min_enum_size", i32 4}
  !2 = !{!"clang version 3.8.0 (http://llvm.org/git/clang.git 2d49f0a0ae8366964a93e3b7b26e29679bee7160) (http://llvm.org/git/llvm.git 60bc66b44837125843b58ed3e0fd2e6bb948d839)"}

...
---
name:            output_51
alignment:       1
exposesReturnsTwice: false
hasInlineAsm:    false
isSSA:           false
tracksRegLiveness: false
tracksSubRegLiveness: false
liveins:         
  - { reg: '%r1' }
calleeSavedRegisters: [ '%lr', '%d8', '%d9', '%d10', '%d11', '%d12', '%d13', 
                        '%d14', '%d15', '%q4', '%q5', '%q6', '%q7', '%r4', 
                        '%r5', '%r6', '%r7', '%r8', '%r9', '%r10', '%r11', 
                        '%s16', '%s17', '%s18', '%s19', '%s20', '%s21', 
                        '%s22', '%s23', '%s24', '%s25', '%s26', '%s27', 
                        '%s28', '%s29', '%s30', '%s31', '%d8_d10', '%d9_d11', 
                        '%d10_d12', '%d11_d13', '%d12_d14', '%d13_d15', 
                        '%q4_q5', '%q5_q6', '%q6_q7', '%q4_q5_q6_q7', '%r4_r5', 
                        '%r6_r7', '%r8_r9', '%r10_r11', '%d8_d9_d10', '%d9_d10_d11', 
                        '%d10_d11_d12', '%d11_d12_d13', '%d12_d13_d14', 
                        '%d13_d14_d15', '%d8_d10_d12', '%d9_d11_d13', '%d10_d12_d14', 
                        '%d11_d13_d15', '%d8_d10_d12_d14', '%d9_d11_d13_d15', 
                        '%d9_d10', '%d11_d12', '%d13_d14', '%d9_d10_d11_d12', 
                        '%d11_d12_d13_d14' ]
frameInfo:       
  isFrameAddressTaken: false
  isReturnAddressTaken: false
  hasStackMap:     false
  hasPatchPoint:   false
  stackSize:       16
  offsetAdjustment: -8
  maxAlignment:    4
  adjustsStack:    true
  hasCalls:        true
  maxCallFrameSize: 0
  hasOpaqueSPAdjustment: false
  hasVAStart:      false
  hasMustTailInVarArgFunc: false
stack:           
  - { id: 0, type: spill-slot, offset: -4, size: 4, alignment: 4, callee-saved-register: '%lr' }
  - { id: 1, type: spill-slot, offset: -8, size: 4, alignment: 4, callee-saved-register: '%r7' }
  - { id: 2, type: spill-slot, offset: -12, size: 4, alignment: 4, callee-saved-register: '%r6' }
  - { id: 3, type: spill-slot, offset: -16, size: 4, alignment: 4, callee-saved-register: '%r4' }
body:             |
  bb.0 (%ir-block.0, freq 16):
    successors: %bb.1(50), %bb.2(50)
    liveins: %r1, %r4, %r6, %r7, %lr
  
    frame-setup tPUSH 14, _, killed %r4, killed %r6, killed %r7, killed %lr, implicit-def %sp, implicit %sp
    frame-setup CFI_INSTRUCTION .cfi_def_cfa_offset 16
    frame-setup CFI_INSTRUCTION .cfi_offset %lr, -4
    frame-setup CFI_INSTRUCTION .cfi_offset %r7, -8
    frame-setup CFI_INSTRUCTION .cfi_offset %r6, -12
    frame-setup CFI_INSTRUCTION .cfi_offset %r4, -16
    %r7 = frame-setup tADDrSPi killed %sp, 2, 14, _
    frame-setup CFI_INSTRUCTION .cfi_def_cfa %r7, 8
    %r4 = tMOVr %r1, 14, _
    %r0 = tMOVr %r4, 14, _
    tBL 14, _, @get_attr_type, csr_aapcs, implicit-def dead %lr, implicit %sp, implicit %r0, implicit-def %sp, implicit-def %r0
    tCMPi8 killed %r0, 8, 14, _, implicit-def %cpsr
    t2Bcc %bb.2, 1, killed %cpsr
  
  bb.1 (freq 8):
    successors: %bb.3(100)
  
    %r0 = t2MOVi16 target-flags(<unknown>) @.str.2014, 14, _
    %r0 = t2MOVTi16 %r0, target-flags(<unknown>) @.str.2014, 14, _
    t2B %bb.3, 14, _
  
  bb.2 (%ir-block.2, freq 8):
    successors: %bb.3(100)
    liveins: %r4
  
    %r0 = tMOVr killed %r4, 14, _
    tBL 14, _, @get_attr_mode, csr_aapcs, implicit-def dead %lr, implicit %sp, implicit %r0, implicit-def %sp, implicit-def %r0
    %r1 = tMOVr %r0, 14, _
    %r2 = t2MOVi16 target-flags(<unknown>) @.str.2015, 14, _
    %r2 = t2MOVTi16 %r2, target-flags(<unknown>) @.str.2015, 14, _
    %r0 = t2MOVi16 target-flags(<unknown>) @.str.75, 14, _
    %r0 = t2MOVTi16 %r0, target-flags(<unknown>) @.str.75, 14, _
    tCMPi8 killed %r1, 4, 14, _, implicit-def %cpsr
    t2IT 0, 8, implicit-def %itstate
    %r0 = tMOVr killed %r2, 0, killed %cpsr, implicit killed %itstate
  
  bb.3 (%ir-block.5, freq 16):
    liveins: %r0
    liveouts: %r0
  
    tPOP_RET 14, _, def %r4, def %r6, def %r7, def %pc, implicit %r0

...
