Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Fri Aug 19 10:44:53 2022
| Host         : labgrad running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_control_sets -verbose -file uart_test_control_sets_placed.rpt
| Design       : uart_test
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    16 |
| Unused register locations in slices containing registers |    31 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              62 |           25 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              91 |           31 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------------------------+------------------+------------------+----------------+
|  Clock Signal  |                   Enable Signal                   | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+---------------------------------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG | uart_unit/uart_rx_unit/overrun_err_reg_reg        | reset_IBUF       |                1 |              1 |
|  clk_IBUF_BUFG | uart_unit/uart_rx_unit/err_reg[0]_i_1_n_0         | reset_IBUF       |                1 |              1 |
|  clk_IBUF_BUFG | uart_unit/uart_rx_unit/err_reg[1]_i_1_n_0         | reset_IBUF       |                1 |              1 |
|  clk_IBUF_BUFG | uart_unit/uart_rx_unit/s_next                     | reset_IBUF       |                3 |              4 |
|  clk_IBUF_BUFG | uart_unit/uart_tx_unit/s_next                     | reset_IBUF       |                2 |              4 |
|  clk_IBUF_BUFG | uart_unit/fifo_rx_unit/array_reg[1]_1             | reset_IBUF       |                3 |              8 |
|  clk_IBUF_BUFG | uart_unit/fifo_rx_unit/array_reg[3]_0             | reset_IBUF       |                3 |              8 |
|  clk_IBUF_BUFG | uart_unit/fifo_rx_unit/array_reg[0]_2             | reset_IBUF       |                1 |              8 |
|  clk_IBUF_BUFG | uart_unit/fifo_rx_unit/array_reg[2][7]_i_1__0_n_0 | reset_IBUF       |                2 |              8 |
|  clk_IBUF_BUFG | uart_unit/uart_tx_unit/b_next                     | reset_IBUF       |                3 |              8 |
|  clk_IBUF_BUFG | uart_unit/fifo_tx_unit/array_reg[0]_6             | reset_IBUF       |                3 |              8 |
|  clk_IBUF_BUFG | uart_unit/fifo_tx_unit/array_reg[1]_3             | reset_IBUF       |                2 |              8 |
|  clk_IBUF_BUFG | uart_unit/fifo_tx_unit/array_reg[2]_5             | reset_IBUF       |                1 |              8 |
|  clk_IBUF_BUFG | uart_unit/fifo_tx_unit/array_reg[3]_4             | reset_IBUF       |                2 |              8 |
|  clk_IBUF_BUFG | uart_unit/uart_rx_unit/b_next                     | reset_IBUF       |                3 |              8 |
|  clk_IBUF_BUFG |                                                   | reset_IBUF       |               25 |             62 |
+----------------+---------------------------------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     3 |
| 4      |                     2 |
| 8      |                    10 |
| 16+    |                     1 |
+--------+-----------------------+


