\doxysubsubsubsection{APB3 Peripheral Clock Enable Disable}
\hypertarget{group__RCC__APB3__Clock__Enable__Disable}{}\label{group__RCC__APB3__Clock__Enable__Disable}\index{APB3 Peripheral Clock Enable Disable@{APB3 Peripheral Clock Enable Disable}}


Enable or disable the APB3 peripheral clock.  


\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__RCC__APB3__Clock__Enable__Disable_ga39d986e49ea4b3690fcc63805a71be8c}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SUBGHZSPI\+\_\+\+CLK\+\_\+\+ENABLE}}()~LL\+\_\+\+APB3\+\_\+\+GRP1\+\_\+\+Enable\+Clock(LL\+\_\+\+APB3\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+SUBGHZSPI)
\item 
\#define \mbox{\hyperlink{group__RCC__APB3__Clock__Enable__Disable_ga2a5779b27ba404dfe6302862fb659f40}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SUBGHZSPI\+\_\+\+CLK\+\_\+\+DISABLE}}()~LL\+\_\+\+APB3\+\_\+\+GRP1\+\_\+\+Disable\+Clock(LL\+\_\+\+APB3\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+SUBGHZSPI)
\item 
\#define \mbox{\hyperlink{group__RCC__APB3__Clock__Enable__Disable_ga3dd3a90f1cd42512772e3a2876527b08}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SUBGHZ\+\_\+\+CLK\+\_\+\+ENABLE}}()~\mbox{\hyperlink{group__RCC__APB3__Clock__Enable__Disable_ga39d986e49ea4b3690fcc63805a71be8c}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SUBGHZSPI\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group__RCC__APB3__Clock__Enable__Disable_gaef37f0c7095e97fcdbb4e730f784e9fd}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SUBGHZ\+\_\+\+CLK\+\_\+\+DISABLE}}()~\mbox{\hyperlink{group__RCC__APB3__Clock__Enable__Disable_ga2a5779b27ba404dfe6302862fb659f40}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SUBGHZSPI\+\_\+\+CLK\+\_\+\+DISABLE}}()
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}
Enable or disable the APB3 peripheral clock. 

\begin{DoxyNote}{Note}
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. 
\end{DoxyNote}


\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group__RCC__APB3__Clock__Enable__Disable_gaef37f0c7095e97fcdbb4e730f784e9fd}\label{group__RCC__APB3__Clock__Enable__Disable_gaef37f0c7095e97fcdbb4e730f784e9fd} 
\index{APB3 Peripheral Clock Enable Disable@{APB3 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_SUBGHZ\_CLK\_DISABLE@{\_\_HAL\_RCC\_SUBGHZ\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_SUBGHZ\_CLK\_DISABLE@{\_\_HAL\_RCC\_SUBGHZ\_CLK\_DISABLE}!APB3 Peripheral Clock Enable Disable@{APB3 Peripheral Clock Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SUBGHZ\_CLK\_DISABLE}{\_\_HAL\_RCC\_SUBGHZ\_CLK\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SUBGHZ\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\mbox{\hyperlink{group__RCC__APB3__Clock__Enable__Disable_ga2a5779b27ba404dfe6302862fb659f40}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SUBGHZSPI\+\_\+\+CLK\+\_\+\+DISABLE}}()}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l01010}{1010}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__APB3__Clock__Enable__Disable_ga3dd3a90f1cd42512772e3a2876527b08}\label{group__RCC__APB3__Clock__Enable__Disable_ga3dd3a90f1cd42512772e3a2876527b08} 
\index{APB3 Peripheral Clock Enable Disable@{APB3 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_SUBGHZ\_CLK\_ENABLE@{\_\_HAL\_RCC\_SUBGHZ\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_SUBGHZ\_CLK\_ENABLE@{\_\_HAL\_RCC\_SUBGHZ\_CLK\_ENABLE}!APB3 Peripheral Clock Enable Disable@{APB3 Peripheral Clock Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SUBGHZ\_CLK\_ENABLE}{\_\_HAL\_RCC\_SUBGHZ\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SUBGHZ\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\mbox{\hyperlink{group__RCC__APB3__Clock__Enable__Disable_ga39d986e49ea4b3690fcc63805a71be8c}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SUBGHZSPI\+\_\+\+CLK\+\_\+\+ENABLE}}()}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l01009}{1009}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__APB3__Clock__Enable__Disable_ga2a5779b27ba404dfe6302862fb659f40}\label{group__RCC__APB3__Clock__Enable__Disable_ga2a5779b27ba404dfe6302862fb659f40} 
\index{APB3 Peripheral Clock Enable Disable@{APB3 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_SUBGHZSPI\_CLK\_DISABLE@{\_\_HAL\_RCC\_SUBGHZSPI\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_SUBGHZSPI\_CLK\_DISABLE@{\_\_HAL\_RCC\_SUBGHZSPI\_CLK\_DISABLE}!APB3 Peripheral Clock Enable Disable@{APB3 Peripheral Clock Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SUBGHZSPI\_CLK\_DISABLE}{\_\_HAL\_RCC\_SUBGHZSPI\_CLK\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SUBGHZSPI\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+APB3\+\_\+\+GRP1\+\_\+\+Disable\+Clock(LL\+\_\+\+APB3\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+SUBGHZSPI)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l01004}{1004}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__APB3__Clock__Enable__Disable_ga39d986e49ea4b3690fcc63805a71be8c}\label{group__RCC__APB3__Clock__Enable__Disable_ga39d986e49ea4b3690fcc63805a71be8c} 
\index{APB3 Peripheral Clock Enable Disable@{APB3 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_SUBGHZSPI\_CLK\_ENABLE@{\_\_HAL\_RCC\_SUBGHZSPI\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_SUBGHZSPI\_CLK\_ENABLE@{\_\_HAL\_RCC\_SUBGHZSPI\_CLK\_ENABLE}!APB3 Peripheral Clock Enable Disable@{APB3 Peripheral Clock Enable Disable}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SUBGHZSPI\_CLK\_ENABLE}{\_\_HAL\_RCC\_SUBGHZSPI\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SUBGHZSPI\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+APB3\+\_\+\+GRP1\+\_\+\+Enable\+Clock(LL\+\_\+\+APB3\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+SUBGHZSPI)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l01002}{1002}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

