`timescale 1ns/ 100ps

`include "conv32_8.v"
`include "tester.v"

module testbench;
	wire reset, clk, clk_f, clk_4f;
	wire [31:0] in_data32;
	wire [7:0] out_data8;
	wire out8, in32;

	tester test2
		(/*AUTOINST*/);

	conv32_8 coduct_328
		(/*AUTOINST*/);


endmodule
