<?xml version="1.0" encoding="UTF-8"?>
<probeData version="2" minor="1">
  <probeset name="EDA_PROBESET" active="true">
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="design_1_i/ila_0"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/dvi2rgb_0_vid_pHSync"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="design_1_i/ila_0"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/dvi2rgb_0_vid_pVSync"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="design_1_i/ila_0"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/dvi2rgb_0_vid_pVDE"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="design_1_i/ila_0"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/dvi2rgb_0_aPixelClkLckd"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="design_1_i/ila_0"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/dvi2rgb_0_PixelClk"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="design_1_i/ila_0"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="24"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/dvi2rgb_0_vid_pData[23]"/>
        <net name="design_1_i/dvi2rgb_0_vid_pData[22]"/>
        <net name="design_1_i/dvi2rgb_0_vid_pData[21]"/>
        <net name="design_1_i/dvi2rgb_0_vid_pData[20]"/>
        <net name="design_1_i/dvi2rgb_0_vid_pData[19]"/>
        <net name="design_1_i/dvi2rgb_0_vid_pData[18]"/>
        <net name="design_1_i/dvi2rgb_0_vid_pData[17]"/>
        <net name="design_1_i/dvi2rgb_0_vid_pData[16]"/>
        <net name="design_1_i/dvi2rgb_0_vid_pData[15]"/>
        <net name="design_1_i/dvi2rgb_0_vid_pData[14]"/>
        <net name="design_1_i/dvi2rgb_0_vid_pData[13]"/>
        <net name="design_1_i/dvi2rgb_0_vid_pData[12]"/>
        <net name="design_1_i/dvi2rgb_0_vid_pData[11]"/>
        <net name="design_1_i/dvi2rgb_0_vid_pData[10]"/>
        <net name="design_1_i/dvi2rgb_0_vid_pData[9]"/>
        <net name="design_1_i/dvi2rgb_0_vid_pData[8]"/>
        <net name="design_1_i/dvi2rgb_0_vid_pData[7]"/>
        <net name="design_1_i/dvi2rgb_0_vid_pData[6]"/>
        <net name="design_1_i/dvi2rgb_0_vid_pData[5]"/>
        <net name="design_1_i/dvi2rgb_0_vid_pData[4]"/>
        <net name="design_1_i/dvi2rgb_0_vid_pData[3]"/>
        <net name="design_1_i/dvi2rgb_0_vid_pData[2]"/>
        <net name="design_1_i/dvi2rgb_0_vid_pData[1]"/>
        <net name="design_1_i/dvi2rgb_0_vid_pData[0]"/>
      </nets>
    </probe>
  </probeset>
</probeData>
