// Seed: 2784743215
module module_0 (
    input logic id_0,
    input reg id_1,
    output id_2,
    input logic id_3,
    output id_4
);
  logic id_5;
  always @(posedge 1'b0 or posedge id_5) begin
    id_2 <= id_1;
  end
  tri1 id_6;
  assign id_6[1] = 1 - id_0;
  logic id_7;
  always @(posedge 1) id_4 = 1;
  logic id_8;
  assign id_5 = id_3;
  logic id_9;
  type_18 id_10 (
      .id_0 (id_4),
      .id_1 (1'd0),
      .id_2 (1),
      .id_3 (),
      .id_4 (id_11),
      .id_5 (1),
      .id_6 (id_11),
      .id_7 ({1{(1) - 1}}),
      .id_8 (id_8),
      .id_9 (id_1),
      .id_10(1),
      .id_11(1),
      .id_12(id_6),
      .id_13(id_4),
      .id_14(id_5 ^ id_0),
      .id_15(1'b0),
      .id_16(1),
      .id_17(id_4),
      .id_18(1'b0),
      .id_19(1),
      .id_20(id_4),
      .id_21(1 ? id_9 : id_0),
      .id_22(id_1),
      .id_23(1),
      .id_24(id_8),
      .id_25(1 << 1),
      .id_26(id_8)
  );
endmodule
