;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.1 Update 1
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* ADC */
ADC_DEC__COHER EQU CYREG_DEC_COHER
ADC_DEC__CR EQU CYREG_DEC_CR
ADC_DEC__DR1 EQU CYREG_DEC_DR1
ADC_DEC__DR2 EQU CYREG_DEC_DR2
ADC_DEC__DR2H EQU CYREG_DEC_DR2H
ADC_DEC__GCOR EQU CYREG_DEC_GCOR
ADC_DEC__GCORH EQU CYREG_DEC_GCORH
ADC_DEC__GVAL EQU CYREG_DEC_GVAL
ADC_DEC__OCOR EQU CYREG_DEC_OCOR
ADC_DEC__OCORH EQU CYREG_DEC_OCORH
ADC_DEC__OCORM EQU CYREG_DEC_OCORM
ADC_DEC__OUTSAMP EQU CYREG_DEC_OUTSAMP
ADC_DEC__OUTSAMPH EQU CYREG_DEC_OUTSAMPH
ADC_DEC__OUTSAMPM EQU CYREG_DEC_OUTSAMPM
ADC_DEC__OUTSAMPS EQU CYREG_DEC_OUTSAMPS
ADC_DEC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG10
ADC_DEC__PM_ACT_MSK EQU 0x01
ADC_DEC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG10
ADC_DEC__PM_STBY_MSK EQU 0x01
ADC_DEC__SHIFT1 EQU CYREG_DEC_SHIFT1
ADC_DEC__SHIFT2 EQU CYREG_DEC_SHIFT2
ADC_DEC__SR EQU CYREG_DEC_SR
ADC_DEC__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DEC_M1
ADC_DEC__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DEC_M2
ADC_DEC__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DEC_M3
ADC_DEC__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DEC_M4
ADC_DEC__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DEC_M5
ADC_DEC__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DEC_M6
ADC_DEC__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DEC_M7
ADC_DEC__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DEC_M8
ADC_DSM__BUF0 EQU CYREG_DSM0_BUF0
ADC_DSM__BUF1 EQU CYREG_DSM0_BUF1
ADC_DSM__BUF2 EQU CYREG_DSM0_BUF2
ADC_DSM__BUF3 EQU CYREG_DSM0_BUF3
ADC_DSM__CLK EQU CYREG_DSM0_CLK
ADC_DSM__CR0 EQU CYREG_DSM0_CR0
ADC_DSM__CR1 EQU CYREG_DSM0_CR1
ADC_DSM__CR10 EQU CYREG_DSM0_CR10
ADC_DSM__CR11 EQU CYREG_DSM0_CR11
ADC_DSM__CR12 EQU CYREG_DSM0_CR12
ADC_DSM__CR13 EQU CYREG_DSM0_CR13
ADC_DSM__CR14 EQU CYREG_DSM0_CR14
ADC_DSM__CR15 EQU CYREG_DSM0_CR15
ADC_DSM__CR16 EQU CYREG_DSM0_CR16
ADC_DSM__CR17 EQU CYREG_DSM0_CR17
ADC_DSM__CR2 EQU CYREG_DSM0_CR2
ADC_DSM__CR3 EQU CYREG_DSM0_CR3
ADC_DSM__CR4 EQU CYREG_DSM0_CR4
ADC_DSM__CR5 EQU CYREG_DSM0_CR5
ADC_DSM__CR6 EQU CYREG_DSM0_CR6
ADC_DSM__CR7 EQU CYREG_DSM0_CR7
ADC_DSM__CR8 EQU CYREG_DSM0_CR8
ADC_DSM__CR9 EQU CYREG_DSM0_CR9
ADC_DSM__DEM0 EQU CYREG_DSM0_DEM0
ADC_DSM__DEM1 EQU CYREG_DSM0_DEM1
ADC_DSM__MISC EQU CYREG_DSM0_MISC
ADC_DSM__OUT0 EQU CYREG_DSM0_OUT0
ADC_DSM__OUT1 EQU CYREG_DSM0_OUT1
ADC_DSM__REF0 EQU CYREG_DSM0_REF0
ADC_DSM__REF1 EQU CYREG_DSM0_REF1
ADC_DSM__REF2 EQU CYREG_DSM0_REF2
ADC_DSM__REF3 EQU CYREG_DSM0_REF3
ADC_DSM__RSVD1 EQU CYREG_DSM0_RSVD1
ADC_DSM__SW0 EQU CYREG_DSM0_SW0
ADC_DSM__SW2 EQU CYREG_DSM0_SW2
ADC_DSM__SW3 EQU CYREG_DSM0_SW3
ADC_DSM__SW4 EQU CYREG_DSM0_SW4
ADC_DSM__SW6 EQU CYREG_DSM0_SW6
ADC_DSM__TR0 EQU CYREG_NPUMP_DSM_TR0
ADC_DSM__TST0 EQU CYREG_DSM0_TST0
ADC_DSM__TST1 EQU CYREG_DSM0_TST1
ADC_Ext_CP_Clk__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
ADC_Ext_CP_Clk__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
ADC_Ext_CP_Clk__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
ADC_Ext_CP_Clk__CFG2_SRC_SEL_MASK EQU 0x07
ADC_Ext_CP_Clk__INDEX EQU 0x00
ADC_Ext_CP_Clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_Ext_CP_Clk__PM_ACT_MSK EQU 0x01
ADC_Ext_CP_Clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_Ext_CP_Clk__PM_STBY_MSK EQU 0x01
ADC_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_IRQ__INTC_MASK EQU 0x20000000
ADC_IRQ__INTC_NUMBER EQU 29
ADC_IRQ__INTC_PRIOR_NUM EQU 7
ADC_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_29
ADC_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
ADC_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_theACLK__INDEX EQU 0x00
ADC_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_theACLK__PM_ACT_MSK EQU 0x01
ADC_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_theACLK__PM_STBY_MSK EQU 0x01

/* Buzzer */
Buzzer__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
Buzzer__0__MASK EQU 0x10
Buzzer__0__PC EQU CYREG_PRT2_PC4
Buzzer__0__PORT EQU 2
Buzzer__0__SHIFT EQU 4
Buzzer__AG EQU CYREG_PRT2_AG
Buzzer__AMUX EQU CYREG_PRT2_AMUX
Buzzer__BIE EQU CYREG_PRT2_BIE
Buzzer__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Buzzer__BYP EQU CYREG_PRT2_BYP
Buzzer__CTL EQU CYREG_PRT2_CTL
Buzzer__DM0 EQU CYREG_PRT2_DM0
Buzzer__DM1 EQU CYREG_PRT2_DM1
Buzzer__DM2 EQU CYREG_PRT2_DM2
Buzzer__DR EQU CYREG_PRT2_DR
Buzzer__INP_DIS EQU CYREG_PRT2_INP_DIS
Buzzer__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Buzzer__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Buzzer__LCD_EN EQU CYREG_PRT2_LCD_EN
Buzzer__MASK EQU 0x10
Buzzer__PORT EQU 2
Buzzer__PRT EQU CYREG_PRT2_PRT
Buzzer__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Buzzer__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Buzzer__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Buzzer__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Buzzer__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Buzzer__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Buzzer__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Buzzer__PS EQU CYREG_PRT2_PS
Buzzer__SHIFT EQU 4
Buzzer__SLW EQU CYREG_PRT2_SLW

/* Clock_1 */
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x01
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x02
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x02

/* Clock_PWM */
Clock_PWM__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
Clock_PWM__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
Clock_PWM__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
Clock_PWM__CFG2_SRC_SEL_MASK EQU 0x07
Clock_PWM__INDEX EQU 0x03
Clock_PWM__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_PWM__PM_ACT_MSK EQU 0x08
Clock_PWM__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_PWM__PM_STBY_MSK EQU 0x08

/* Clock_ultrasonic */
Clock_ultrasonic__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Clock_ultrasonic__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Clock_ultrasonic__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Clock_ultrasonic__CFG2_SRC_SEL_MASK EQU 0x07
Clock_ultrasonic__INDEX EQU 0x02
Clock_ultrasonic__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_ultrasonic__PM_ACT_MSK EQU 0x04
Clock_ultrasonic__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_ultrasonic__PM_STBY_MSK EQU 0x04

/* Echo_F1 */
Echo_F1__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
Echo_F1__0__MASK EQU 0x04
Echo_F1__0__PC EQU CYREG_PRT0_PC2
Echo_F1__0__PORT EQU 0
Echo_F1__0__SHIFT EQU 2
Echo_F1__AG EQU CYREG_PRT0_AG
Echo_F1__AMUX EQU CYREG_PRT0_AMUX
Echo_F1__BIE EQU CYREG_PRT0_BIE
Echo_F1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Echo_F1__BYP EQU CYREG_PRT0_BYP
Echo_F1__CTL EQU CYREG_PRT0_CTL
Echo_F1__DM0 EQU CYREG_PRT0_DM0
Echo_F1__DM1 EQU CYREG_PRT0_DM1
Echo_F1__DM2 EQU CYREG_PRT0_DM2
Echo_F1__DR EQU CYREG_PRT0_DR
Echo_F1__INP_DIS EQU CYREG_PRT0_INP_DIS
Echo_F1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Echo_F1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Echo_F1__LCD_EN EQU CYREG_PRT0_LCD_EN
Echo_F1__MASK EQU 0x04
Echo_F1__PORT EQU 0
Echo_F1__PRT EQU CYREG_PRT0_PRT
Echo_F1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Echo_F1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Echo_F1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Echo_F1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Echo_F1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Echo_F1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Echo_F1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Echo_F1__PS EQU CYREG_PRT0_PS
Echo_F1__SHIFT EQU 2
Echo_F1__SLW EQU CYREG_PRT0_SLW

/* Echo_F2 */
Echo_F2__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
Echo_F2__0__MASK EQU 0x02
Echo_F2__0__PC EQU CYREG_PRT0_PC1
Echo_F2__0__PORT EQU 0
Echo_F2__0__SHIFT EQU 1
Echo_F2__AG EQU CYREG_PRT0_AG
Echo_F2__AMUX EQU CYREG_PRT0_AMUX
Echo_F2__BIE EQU CYREG_PRT0_BIE
Echo_F2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Echo_F2__BYP EQU CYREG_PRT0_BYP
Echo_F2__CTL EQU CYREG_PRT0_CTL
Echo_F2__DM0 EQU CYREG_PRT0_DM0
Echo_F2__DM1 EQU CYREG_PRT0_DM1
Echo_F2__DM2 EQU CYREG_PRT0_DM2
Echo_F2__DR EQU CYREG_PRT0_DR
Echo_F2__INP_DIS EQU CYREG_PRT0_INP_DIS
Echo_F2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Echo_F2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Echo_F2__LCD_EN EQU CYREG_PRT0_LCD_EN
Echo_F2__MASK EQU 0x02
Echo_F2__PORT EQU 0
Echo_F2__PRT EQU CYREG_PRT0_PRT
Echo_F2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Echo_F2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Echo_F2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Echo_F2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Echo_F2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Echo_F2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Echo_F2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Echo_F2__PS EQU CYREG_PRT0_PS
Echo_F2__SHIFT EQU 1
Echo_F2__SLW EQU CYREG_PRT0_SLW

/* Echo_L */
Echo_L__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
Echo_L__0__MASK EQU 0x10
Echo_L__0__PC EQU CYREG_PRT0_PC4
Echo_L__0__PORT EQU 0
Echo_L__0__SHIFT EQU 4
Echo_L__AG EQU CYREG_PRT0_AG
Echo_L__AMUX EQU CYREG_PRT0_AMUX
Echo_L__BIE EQU CYREG_PRT0_BIE
Echo_L__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Echo_L__BYP EQU CYREG_PRT0_BYP
Echo_L__CTL EQU CYREG_PRT0_CTL
Echo_L__DM0 EQU CYREG_PRT0_DM0
Echo_L__DM1 EQU CYREG_PRT0_DM1
Echo_L__DM2 EQU CYREG_PRT0_DM2
Echo_L__DR EQU CYREG_PRT0_DR
Echo_L__INP_DIS EQU CYREG_PRT0_INP_DIS
Echo_L__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Echo_L__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Echo_L__LCD_EN EQU CYREG_PRT0_LCD_EN
Echo_L__MASK EQU 0x10
Echo_L__PORT EQU 0
Echo_L__PRT EQU CYREG_PRT0_PRT
Echo_L__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Echo_L__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Echo_L__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Echo_L__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Echo_L__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Echo_L__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Echo_L__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Echo_L__PS EQU CYREG_PRT0_PS
Echo_L__SHIFT EQU 4
Echo_L__SLW EQU CYREG_PRT0_SLW

/* Echo_R */
Echo_R__0__INTTYPE EQU CYREG_PICU15_INTTYPE1
Echo_R__0__MASK EQU 0x02
Echo_R__0__PC EQU CYREG_IO_PC_PRT15_PC1
Echo_R__0__PORT EQU 15
Echo_R__0__SHIFT EQU 1
Echo_R__AG EQU CYREG_PRT15_AG
Echo_R__AMUX EQU CYREG_PRT15_AMUX
Echo_R__BIE EQU CYREG_PRT15_BIE
Echo_R__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Echo_R__BYP EQU CYREG_PRT15_BYP
Echo_R__CTL EQU CYREG_PRT15_CTL
Echo_R__DM0 EQU CYREG_PRT15_DM0
Echo_R__DM1 EQU CYREG_PRT15_DM1
Echo_R__DM2 EQU CYREG_PRT15_DM2
Echo_R__DR EQU CYREG_PRT15_DR
Echo_R__INP_DIS EQU CYREG_PRT15_INP_DIS
Echo_R__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Echo_R__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Echo_R__LCD_EN EQU CYREG_PRT15_LCD_EN
Echo_R__MASK EQU 0x02
Echo_R__PORT EQU 15
Echo_R__PRT EQU CYREG_PRT15_PRT
Echo_R__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Echo_R__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Echo_R__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Echo_R__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Echo_R__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Echo_R__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Echo_R__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Echo_R__PS EQU CYREG_PRT15_PS
Echo_R__SHIFT EQU 1
Echo_R__SLW EQU CYREG_PRT15_SLW

/* Flag */
Flag__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
Flag__0__MASK EQU 0x04
Flag__0__PC EQU CYREG_PRT2_PC2
Flag__0__PORT EQU 2
Flag__0__SHIFT EQU 2
Flag__AG EQU CYREG_PRT2_AG
Flag__AMUX EQU CYREG_PRT2_AMUX
Flag__BIE EQU CYREG_PRT2_BIE
Flag__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Flag__BYP EQU CYREG_PRT2_BYP
Flag__CTL EQU CYREG_PRT2_CTL
Flag__DM0 EQU CYREG_PRT2_DM0
Flag__DM1 EQU CYREG_PRT2_DM1
Flag__DM2 EQU CYREG_PRT2_DM2
Flag__DR EQU CYREG_PRT2_DR
Flag__INP_DIS EQU CYREG_PRT2_INP_DIS
Flag__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Flag__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Flag__LCD_EN EQU CYREG_PRT2_LCD_EN
Flag__MASK EQU 0x04
Flag__PORT EQU 2
Flag__PRT EQU CYREG_PRT2_PRT
Flag__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Flag__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Flag__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Flag__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Flag__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Flag__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Flag__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Flag__PS EQU CYREG_PRT2_PS
Flag__SHIFT EQU 2
Flag__SLW EQU CYREG_PRT2_SLW

/* Grip_Servo */
Grip_Servo__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
Grip_Servo__0__MASK EQU 0x10
Grip_Servo__0__PC EQU CYREG_PRT1_PC4
Grip_Servo__0__PORT EQU 1
Grip_Servo__0__SHIFT EQU 4
Grip_Servo__AG EQU CYREG_PRT1_AG
Grip_Servo__AMUX EQU CYREG_PRT1_AMUX
Grip_Servo__BIE EQU CYREG_PRT1_BIE
Grip_Servo__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Grip_Servo__BYP EQU CYREG_PRT1_BYP
Grip_Servo__CTL EQU CYREG_PRT1_CTL
Grip_Servo__DM0 EQU CYREG_PRT1_DM0
Grip_Servo__DM1 EQU CYREG_PRT1_DM1
Grip_Servo__DM2 EQU CYREG_PRT1_DM2
Grip_Servo__DR EQU CYREG_PRT1_DR
Grip_Servo__INP_DIS EQU CYREG_PRT1_INP_DIS
Grip_Servo__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Grip_Servo__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Grip_Servo__LCD_EN EQU CYREG_PRT1_LCD_EN
Grip_Servo__MASK EQU 0x10
Grip_Servo__PORT EQU 1
Grip_Servo__PRT EQU CYREG_PRT1_PRT
Grip_Servo__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Grip_Servo__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Grip_Servo__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Grip_Servo__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Grip_Servo__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Grip_Servo__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Grip_Servo__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Grip_Servo__PS EQU CYREG_PRT1_PS
Grip_Servo__SHIFT EQU 4
Grip_Servo__SLW EQU CYREG_PRT1_SLW

/* IDAC8 */
IDAC8_viDAC8__CR0 EQU CYREG_DAC2_CR0
IDAC8_viDAC8__CR1 EQU CYREG_DAC2_CR1
IDAC8_viDAC8__D EQU CYREG_DAC2_D
IDAC8_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
IDAC8_viDAC8__PM_ACT_MSK EQU 0x04
IDAC8_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
IDAC8_viDAC8__PM_STBY_MSK EQU 0x04
IDAC8_viDAC8__STROBE EQU CYREG_DAC2_STROBE
IDAC8_viDAC8__SW0 EQU CYREG_DAC2_SW0
IDAC8_viDAC8__SW2 EQU CYREG_DAC2_SW2
IDAC8_viDAC8__SW3 EQU CYREG_DAC2_SW3
IDAC8_viDAC8__SW4 EQU CYREG_DAC2_SW4
IDAC8_viDAC8__TR EQU CYREG_DAC2_TR
IDAC8_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M1
IDAC8_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M2
IDAC8_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M3
IDAC8_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M4
IDAC8_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M5
IDAC8_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M6
IDAC8_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M7
IDAC8_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M8
IDAC8_viDAC8__TST EQU CYREG_DAC2_TST

/* LED */
LED__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
LED__0__MASK EQU 0x02
LED__0__PC EQU CYREG_PRT2_PC1
LED__0__PORT EQU 2
LED__0__SHIFT EQU 1
LED__AG EQU CYREG_PRT2_AG
LED__AMUX EQU CYREG_PRT2_AMUX
LED__BIE EQU CYREG_PRT2_BIE
LED__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LED__BYP EQU CYREG_PRT2_BYP
LED__CTL EQU CYREG_PRT2_CTL
LED__DM0 EQU CYREG_PRT2_DM0
LED__DM1 EQU CYREG_PRT2_DM1
LED__DM2 EQU CYREG_PRT2_DM2
LED__DR EQU CYREG_PRT2_DR
LED__INP_DIS EQU CYREG_PRT2_INP_DIS
LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LED__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LED__LCD_EN EQU CYREG_PRT2_LCD_EN
LED__MASK EQU 0x02
LED__PORT EQU 2
LED__PRT EQU CYREG_PRT2_PRT
LED__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LED__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LED__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LED__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LED__PS EQU CYREG_PRT2_PS
LED__SHIFT EQU 1
LED__SLW EQU CYREG_PRT2_SLW
LED_Blue__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
LED_Blue__0__MASK EQU 0x80
LED_Blue__0__PC EQU CYREG_PRT0_PC7
LED_Blue__0__PORT EQU 0
LED_Blue__0__SHIFT EQU 7
LED_Blue__AG EQU CYREG_PRT0_AG
LED_Blue__AMUX EQU CYREG_PRT0_AMUX
LED_Blue__BIE EQU CYREG_PRT0_BIE
LED_Blue__BIT_MASK EQU CYREG_PRT0_BIT_MASK
LED_Blue__BYP EQU CYREG_PRT0_BYP
LED_Blue__CTL EQU CYREG_PRT0_CTL
LED_Blue__DM0 EQU CYREG_PRT0_DM0
LED_Blue__DM1 EQU CYREG_PRT0_DM1
LED_Blue__DM2 EQU CYREG_PRT0_DM2
LED_Blue__DR EQU CYREG_PRT0_DR
LED_Blue__INP_DIS EQU CYREG_PRT0_INP_DIS
LED_Blue__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
LED_Blue__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
LED_Blue__LCD_EN EQU CYREG_PRT0_LCD_EN
LED_Blue__MASK EQU 0x80
LED_Blue__PORT EQU 0
LED_Blue__PRT EQU CYREG_PRT0_PRT
LED_Blue__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
LED_Blue__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
LED_Blue__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
LED_Blue__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
LED_Blue__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
LED_Blue__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
LED_Blue__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
LED_Blue__PS EQU CYREG_PRT0_PS
LED_Blue__SHIFT EQU 7
LED_Blue__SLW EQU CYREG_PRT0_SLW
LED_Green__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
LED_Green__0__MASK EQU 0x40
LED_Green__0__PC EQU CYREG_PRT0_PC6
LED_Green__0__PORT EQU 0
LED_Green__0__SHIFT EQU 6
LED_Green__AG EQU CYREG_PRT0_AG
LED_Green__AMUX EQU CYREG_PRT0_AMUX
LED_Green__BIE EQU CYREG_PRT0_BIE
LED_Green__BIT_MASK EQU CYREG_PRT0_BIT_MASK
LED_Green__BYP EQU CYREG_PRT0_BYP
LED_Green__CTL EQU CYREG_PRT0_CTL
LED_Green__DM0 EQU CYREG_PRT0_DM0
LED_Green__DM1 EQU CYREG_PRT0_DM1
LED_Green__DM2 EQU CYREG_PRT0_DM2
LED_Green__DR EQU CYREG_PRT0_DR
LED_Green__INP_DIS EQU CYREG_PRT0_INP_DIS
LED_Green__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
LED_Green__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
LED_Green__LCD_EN EQU CYREG_PRT0_LCD_EN
LED_Green__MASK EQU 0x40
LED_Green__PORT EQU 0
LED_Green__PRT EQU CYREG_PRT0_PRT
LED_Green__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
LED_Green__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
LED_Green__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
LED_Green__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
LED_Green__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
LED_Green__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
LED_Green__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
LED_Green__PS EQU CYREG_PRT0_PS
LED_Green__SHIFT EQU 6
LED_Green__SLW EQU CYREG_PRT0_SLW
LED_Red__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
LED_Red__0__MASK EQU 0x20
LED_Red__0__PC EQU CYREG_PRT0_PC5
LED_Red__0__PORT EQU 0
LED_Red__0__SHIFT EQU 5
LED_Red__AG EQU CYREG_PRT0_AG
LED_Red__AMUX EQU CYREG_PRT0_AMUX
LED_Red__BIE EQU CYREG_PRT0_BIE
LED_Red__BIT_MASK EQU CYREG_PRT0_BIT_MASK
LED_Red__BYP EQU CYREG_PRT0_BYP
LED_Red__CTL EQU CYREG_PRT0_CTL
LED_Red__DM0 EQU CYREG_PRT0_DM0
LED_Red__DM1 EQU CYREG_PRT0_DM1
LED_Red__DM2 EQU CYREG_PRT0_DM2
LED_Red__DR EQU CYREG_PRT0_DR
LED_Red__INP_DIS EQU CYREG_PRT0_INP_DIS
LED_Red__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
LED_Red__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
LED_Red__LCD_EN EQU CYREG_PRT0_LCD_EN
LED_Red__MASK EQU 0x20
LED_Red__PORT EQU 0
LED_Red__PRT EQU CYREG_PRT0_PRT
LED_Red__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
LED_Red__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
LED_Red__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
LED_Red__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
LED_Red__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
LED_Red__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
LED_Red__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
LED_Red__PS EQU CYREG_PRT0_PS
LED_Red__SHIFT EQU 5
LED_Red__SLW EQU CYREG_PRT0_SLW

/* Left_bumper */
Left_bumper__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
Left_bumper__0__MASK EQU 0x80
Left_bumper__0__PC EQU CYREG_PRT1_PC7
Left_bumper__0__PORT EQU 1
Left_bumper__0__SHIFT EQU 7
Left_bumper__AG EQU CYREG_PRT1_AG
Left_bumper__AMUX EQU CYREG_PRT1_AMUX
Left_bumper__BIE EQU CYREG_PRT1_BIE
Left_bumper__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Left_bumper__BYP EQU CYREG_PRT1_BYP
Left_bumper__CTL EQU CYREG_PRT1_CTL
Left_bumper__DM0 EQU CYREG_PRT1_DM0
Left_bumper__DM1 EQU CYREG_PRT1_DM1
Left_bumper__DM2 EQU CYREG_PRT1_DM2
Left_bumper__DR EQU CYREG_PRT1_DR
Left_bumper__INP_DIS EQU CYREG_PRT1_INP_DIS
Left_bumper__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Left_bumper__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Left_bumper__LCD_EN EQU CYREG_PRT1_LCD_EN
Left_bumper__MASK EQU 0x80
Left_bumper__PORT EQU 1
Left_bumper__PRT EQU CYREG_PRT1_PRT
Left_bumper__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Left_bumper__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Left_bumper__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Left_bumper__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Left_bumper__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Left_bumper__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Left_bumper__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Left_bumper__PS EQU CYREG_PRT1_PS
Left_bumper__SHIFT EQU 7
Left_bumper__SLW EQU CYREG_PRT1_SLW

/* Lift_Servo */
Lift_Servo__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
Lift_Servo__0__MASK EQU 0x20
Lift_Servo__0__PC EQU CYREG_PRT1_PC5
Lift_Servo__0__PORT EQU 1
Lift_Servo__0__SHIFT EQU 5
Lift_Servo__AG EQU CYREG_PRT1_AG
Lift_Servo__AMUX EQU CYREG_PRT1_AMUX
Lift_Servo__BIE EQU CYREG_PRT1_BIE
Lift_Servo__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Lift_Servo__BYP EQU CYREG_PRT1_BYP
Lift_Servo__CTL EQU CYREG_PRT1_CTL
Lift_Servo__DM0 EQU CYREG_PRT1_DM0
Lift_Servo__DM1 EQU CYREG_PRT1_DM1
Lift_Servo__DM2 EQU CYREG_PRT1_DM2
Lift_Servo__DR EQU CYREG_PRT1_DR
Lift_Servo__INP_DIS EQU CYREG_PRT1_INP_DIS
Lift_Servo__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Lift_Servo__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Lift_Servo__LCD_EN EQU CYREG_PRT1_LCD_EN
Lift_Servo__MASK EQU 0x20
Lift_Servo__PORT EQU 1
Lift_Servo__PRT EQU CYREG_PRT1_PRT
Lift_Servo__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Lift_Servo__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Lift_Servo__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Lift_Servo__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Lift_Servo__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Lift_Servo__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Lift_Servo__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Lift_Servo__PS EQU CYREG_PRT1_PS
Lift_Servo__SHIFT EQU 5
Lift_Servo__SLW EQU CYREG_PRT1_SLW

/* M1_Backward */
M1_Backward__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
M1_Backward__0__MASK EQU 0x20
M1_Backward__0__PC EQU CYREG_PRT3_PC5
M1_Backward__0__PORT EQU 3
M1_Backward__0__SHIFT EQU 5
M1_Backward__AG EQU CYREG_PRT3_AG
M1_Backward__AMUX EQU CYREG_PRT3_AMUX
M1_Backward__BIE EQU CYREG_PRT3_BIE
M1_Backward__BIT_MASK EQU CYREG_PRT3_BIT_MASK
M1_Backward__BYP EQU CYREG_PRT3_BYP
M1_Backward__CTL EQU CYREG_PRT3_CTL
M1_Backward__DM0 EQU CYREG_PRT3_DM0
M1_Backward__DM1 EQU CYREG_PRT3_DM1
M1_Backward__DM2 EQU CYREG_PRT3_DM2
M1_Backward__DR EQU CYREG_PRT3_DR
M1_Backward__INP_DIS EQU CYREG_PRT3_INP_DIS
M1_Backward__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
M1_Backward__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
M1_Backward__LCD_EN EQU CYREG_PRT3_LCD_EN
M1_Backward__MASK EQU 0x20
M1_Backward__PORT EQU 3
M1_Backward__PRT EQU CYREG_PRT3_PRT
M1_Backward__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
M1_Backward__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
M1_Backward__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
M1_Backward__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
M1_Backward__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
M1_Backward__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
M1_Backward__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
M1_Backward__PS EQU CYREG_PRT3_PS
M1_Backward__SHIFT EQU 5
M1_Backward__SLW EQU CYREG_PRT3_SLW

/* M1_Direction */
M1_Direction_Sync_ctrl_reg__0__MASK EQU 0x01
M1_Direction_Sync_ctrl_reg__0__POS EQU 0
M1_Direction_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
M1_Direction_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
M1_Direction_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
M1_Direction_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
M1_Direction_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
M1_Direction_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
M1_Direction_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
M1_Direction_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
M1_Direction_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
M1_Direction_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
M1_Direction_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB05_CTL
M1_Direction_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
M1_Direction_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB05_CTL
M1_Direction_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
M1_Direction_Sync_ctrl_reg__MASK EQU 0x01
M1_Direction_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
M1_Direction_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
M1_Direction_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB05_MSK

/* M1_Forward */
M1_Forward__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
M1_Forward__0__MASK EQU 0x10
M1_Forward__0__PC EQU CYREG_PRT3_PC4
M1_Forward__0__PORT EQU 3
M1_Forward__0__SHIFT EQU 4
M1_Forward__AG EQU CYREG_PRT3_AG
M1_Forward__AMUX EQU CYREG_PRT3_AMUX
M1_Forward__BIE EQU CYREG_PRT3_BIE
M1_Forward__BIT_MASK EQU CYREG_PRT3_BIT_MASK
M1_Forward__BYP EQU CYREG_PRT3_BYP
M1_Forward__CTL EQU CYREG_PRT3_CTL
M1_Forward__DM0 EQU CYREG_PRT3_DM0
M1_Forward__DM1 EQU CYREG_PRT3_DM1
M1_Forward__DM2 EQU CYREG_PRT3_DM2
M1_Forward__DR EQU CYREG_PRT3_DR
M1_Forward__INP_DIS EQU CYREG_PRT3_INP_DIS
M1_Forward__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
M1_Forward__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
M1_Forward__LCD_EN EQU CYREG_PRT3_LCD_EN
M1_Forward__MASK EQU 0x10
M1_Forward__PORT EQU 3
M1_Forward__PRT EQU CYREG_PRT3_PRT
M1_Forward__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
M1_Forward__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
M1_Forward__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
M1_Forward__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
M1_Forward__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
M1_Forward__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
M1_Forward__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
M1_Forward__PS EQU CYREG_PRT3_PS
M1_Forward__SHIFT EQU 4
M1_Forward__SLW EQU CYREG_PRT3_SLW

/* M2_Backward */
M2_Backward__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
M2_Backward__0__MASK EQU 0x02
M2_Backward__0__PC EQU CYREG_PRT3_PC1
M2_Backward__0__PORT EQU 3
M2_Backward__0__SHIFT EQU 1
M2_Backward__AG EQU CYREG_PRT3_AG
M2_Backward__AMUX EQU CYREG_PRT3_AMUX
M2_Backward__BIE EQU CYREG_PRT3_BIE
M2_Backward__BIT_MASK EQU CYREG_PRT3_BIT_MASK
M2_Backward__BYP EQU CYREG_PRT3_BYP
M2_Backward__CTL EQU CYREG_PRT3_CTL
M2_Backward__DM0 EQU CYREG_PRT3_DM0
M2_Backward__DM1 EQU CYREG_PRT3_DM1
M2_Backward__DM2 EQU CYREG_PRT3_DM2
M2_Backward__DR EQU CYREG_PRT3_DR
M2_Backward__INP_DIS EQU CYREG_PRT3_INP_DIS
M2_Backward__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
M2_Backward__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
M2_Backward__LCD_EN EQU CYREG_PRT3_LCD_EN
M2_Backward__MASK EQU 0x02
M2_Backward__PORT EQU 3
M2_Backward__PRT EQU CYREG_PRT3_PRT
M2_Backward__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
M2_Backward__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
M2_Backward__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
M2_Backward__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
M2_Backward__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
M2_Backward__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
M2_Backward__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
M2_Backward__PS EQU CYREG_PRT3_PS
M2_Backward__SHIFT EQU 1
M2_Backward__SLW EQU CYREG_PRT3_SLW

/* M2_Direction */
M2_Direction_Sync_ctrl_reg__0__MASK EQU 0x01
M2_Direction_Sync_ctrl_reg__0__POS EQU 0
M2_Direction_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
M2_Direction_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB11_CTL
M2_Direction_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB11_ST_CTL
M2_Direction_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB11_CTL
M2_Direction_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB11_ST_CTL
M2_Direction_Sync_ctrl_reg__MASK EQU 0x01
M2_Direction_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
M2_Direction_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
M2_Direction_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB11_MSK

/* M2_Forward */
M2_Forward__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
M2_Forward__0__MASK EQU 0x01
M2_Forward__0__PC EQU CYREG_PRT3_PC0
M2_Forward__0__PORT EQU 3
M2_Forward__0__SHIFT EQU 0
M2_Forward__AG EQU CYREG_PRT3_AG
M2_Forward__AMUX EQU CYREG_PRT3_AMUX
M2_Forward__BIE EQU CYREG_PRT3_BIE
M2_Forward__BIT_MASK EQU CYREG_PRT3_BIT_MASK
M2_Forward__BYP EQU CYREG_PRT3_BYP
M2_Forward__CTL EQU CYREG_PRT3_CTL
M2_Forward__DM0 EQU CYREG_PRT3_DM0
M2_Forward__DM1 EQU CYREG_PRT3_DM1
M2_Forward__DM2 EQU CYREG_PRT3_DM2
M2_Forward__DR EQU CYREG_PRT3_DR
M2_Forward__INP_DIS EQU CYREG_PRT3_INP_DIS
M2_Forward__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
M2_Forward__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
M2_Forward__LCD_EN EQU CYREG_PRT3_LCD_EN
M2_Forward__MASK EQU 0x01
M2_Forward__PORT EQU 3
M2_Forward__PRT EQU CYREG_PRT3_PRT
M2_Forward__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
M2_Forward__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
M2_Forward__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
M2_Forward__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
M2_Forward__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
M2_Forward__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
M2_Forward__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
M2_Forward__PS EQU CYREG_PRT3_PS
M2_Forward__SHIFT EQU 0
M2_Forward__SLW EQU CYREG_PRT3_SLW

/* PDiode */
PDiode__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
PDiode__0__MASK EQU 0x40
PDiode__0__PC EQU CYREG_PRT2_PC6
PDiode__0__PORT EQU 2
PDiode__0__SHIFT EQU 6
PDiode__AG EQU CYREG_PRT2_AG
PDiode__AMUX EQU CYREG_PRT2_AMUX
PDiode__BIE EQU CYREG_PRT2_BIE
PDiode__BIT_MASK EQU CYREG_PRT2_BIT_MASK
PDiode__BYP EQU CYREG_PRT2_BYP
PDiode__CTL EQU CYREG_PRT2_CTL
PDiode__DM0 EQU CYREG_PRT2_DM0
PDiode__DM1 EQU CYREG_PRT2_DM1
PDiode__DM2 EQU CYREG_PRT2_DM2
PDiode__DR EQU CYREG_PRT2_DR
PDiode__INP_DIS EQU CYREG_PRT2_INP_DIS
PDiode__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
PDiode__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
PDiode__LCD_EN EQU CYREG_PRT2_LCD_EN
PDiode__MASK EQU 0x40
PDiode__PORT EQU 2
PDiode__PRT EQU CYREG_PRT2_PRT
PDiode__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
PDiode__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
PDiode__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
PDiode__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
PDiode__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
PDiode__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
PDiode__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
PDiode__PS EQU CYREG_PRT2_PS
PDiode__SHIFT EQU 6
PDiode__SLW EQU CYREG_PRT2_SLW

/* PWM_Grip */
PWM_Grip_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
PWM_Grip_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
PWM_Grip_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
PWM_Grip_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
PWM_Grip_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
PWM_Grip_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB08_09_MSK
PWM_Grip_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
PWM_Grip_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB08_09_MSK
PWM_Grip_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
PWM_Grip_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_Grip_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_Grip_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
PWM_Grip_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB08_CTL
PWM_Grip_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB08_ST_CTL
PWM_Grip_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB08_CTL
PWM_Grip_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB08_ST_CTL
PWM_Grip_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_Grip_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
PWM_Grip_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
PWM_Grip_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB08_MSK
PWM_Grip_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_Grip_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_Grip_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
PWM_Grip_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
PWM_Grip_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_Grip_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_Grip_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_Grip_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_Grip_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_Grip_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB08_MSK
PWM_Grip_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
PWM_Grip_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
PWM_Grip_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
PWM_Grip_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB08_ST_CTL
PWM_Grip_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB08_ST_CTL
PWM_Grip_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB08_ST
PWM_Grip_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
PWM_Grip_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
PWM_Grip_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
PWM_Grip_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
PWM_Grip_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
PWM_Grip_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
PWM_Grip_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
PWM_Grip_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
PWM_Grip_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B1_UDB08_A0
PWM_Grip_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B1_UDB08_A1
PWM_Grip_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
PWM_Grip_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B1_UDB08_D0
PWM_Grip_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B1_UDB08_D1
PWM_Grip_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
PWM_Grip_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
PWM_Grip_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B1_UDB08_F0
PWM_Grip_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B1_UDB08_F1
PWM_Grip_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
PWM_Grip_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
PWM_Grip_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
PWM_Grip_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
PWM_Grip_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
PWM_Grip_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
PWM_Grip_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
PWM_Grip_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
PWM_Grip_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B1_UDB09_A0
PWM_Grip_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B1_UDB09_A1
PWM_Grip_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
PWM_Grip_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B1_UDB09_D0
PWM_Grip_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B1_UDB09_D1
PWM_Grip_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
PWM_Grip_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
PWM_Grip_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B1_UDB09_F0
PWM_Grip_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B1_UDB09_F1
PWM_Grip_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
PWM_Grip_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL

/* PWM_Lift */
PWM_Lift_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
PWM_Lift_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
PWM_Lift_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
PWM_Lift_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
PWM_Lift_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
PWM_Lift_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB07_08_MSK
PWM_Lift_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
PWM_Lift_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB07_08_MSK
PWM_Lift_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
PWM_Lift_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_Lift_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_Lift_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
PWM_Lift_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB07_CTL
PWM_Lift_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB07_ST_CTL
PWM_Lift_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB07_CTL
PWM_Lift_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB07_ST_CTL
PWM_Lift_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_Lift_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
PWM_Lift_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
PWM_Lift_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB07_MSK
PWM_Lift_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_Lift_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_Lift_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
PWM_Lift_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
PWM_Lift_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_Lift_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_Lift_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_Lift_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_Lift_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_Lift_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB07_MSK
PWM_Lift_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
PWM_Lift_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
PWM_Lift_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
PWM_Lift_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB07_ST_CTL
PWM_Lift_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB07_ST_CTL
PWM_Lift_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB07_ST
PWM_Lift_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
PWM_Lift_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
PWM_Lift_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
PWM_Lift_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
PWM_Lift_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
PWM_Lift_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
PWM_Lift_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
PWM_Lift_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
PWM_Lift_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB06_A0
PWM_Lift_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB06_A1
PWM_Lift_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
PWM_Lift_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB06_D0
PWM_Lift_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB06_D1
PWM_Lift_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
PWM_Lift_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
PWM_Lift_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB06_F0
PWM_Lift_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB06_F1
PWM_Lift_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
PWM_Lift_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
PWM_Lift_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
PWM_Lift_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
PWM_Lift_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
PWM_Lift_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
PWM_Lift_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
PWM_Lift_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
PWM_Lift_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
PWM_Lift_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
PWM_Lift_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB07_A0
PWM_Lift_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB07_A1
PWM_Lift_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
PWM_Lift_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB07_D0
PWM_Lift_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB07_D1
PWM_Lift_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
PWM_Lift_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
PWM_Lift_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB07_F0
PWM_Lift_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB07_F1
PWM_Lift_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
PWM_Lift_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL

/* PWM_M1 */
PWM_M1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
PWM_M1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
PWM_M1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
PWM_M1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
PWM_M1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
PWM_M1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB07_08_MSK
PWM_M1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
PWM_M1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB07_08_MSK
PWM_M1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
PWM_M1_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_M1_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_M1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
PWM_M1_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB07_CTL
PWM_M1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB07_ST_CTL
PWM_M1_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB07_CTL
PWM_M1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB07_ST_CTL
PWM_M1_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_M1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
PWM_M1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
PWM_M1_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB07_MSK
PWM_M1_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_M1_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_M1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
PWM_M1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
PWM_M1_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_M1_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_M1_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_M1_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_M1_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_M1_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B1_UDB07_MSK
PWM_M1_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
PWM_M1_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
PWM_M1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
PWM_M1_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB07_ST_CTL
PWM_M1_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB07_ST_CTL
PWM_M1_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B1_UDB07_ST
PWM_M1_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
PWM_M1_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
PWM_M1_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
PWM_M1_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
PWM_M1_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
PWM_M1_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
PWM_M1_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
PWM_M1_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
PWM_M1_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B1_UDB06_A0
PWM_M1_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B1_UDB06_A1
PWM_M1_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
PWM_M1_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B1_UDB06_D0
PWM_M1_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B1_UDB06_D1
PWM_M1_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
PWM_M1_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
PWM_M1_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B1_UDB06_F0
PWM_M1_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B1_UDB06_F1
PWM_M1_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
PWM_M1_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
PWM_M1_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
PWM_M1_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
PWM_M1_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
PWM_M1_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
PWM_M1_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
PWM_M1_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
PWM_M1_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B1_UDB07_A0
PWM_M1_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B1_UDB07_A1
PWM_M1_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
PWM_M1_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B1_UDB07_D0
PWM_M1_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B1_UDB07_D1
PWM_M1_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
PWM_M1_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
PWM_M1_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B1_UDB07_F0
PWM_M1_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B1_UDB07_F1
PWM_M1_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
PWM_M1_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL

/* PWM_M2 */
PWM_M2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
PWM_M2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
PWM_M2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
PWM_M2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
PWM_M2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
PWM_M2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB04_05_MSK
PWM_M2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
PWM_M2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB04_05_MSK
PWM_M2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
PWM_M2_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_M2_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_M2_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
PWM_M2_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB04_CTL
PWM_M2_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB04_ST_CTL
PWM_M2_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB04_CTL
PWM_M2_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB04_ST_CTL
PWM_M2_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_M2_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
PWM_M2_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
PWM_M2_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB04_MSK
PWM_M2_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_M2_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_M2_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
PWM_M2_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
PWM_M2_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_M2_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_M2_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_M2_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_M2_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_M2_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B1_UDB04_MSK
PWM_M2_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
PWM_M2_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
PWM_M2_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
PWM_M2_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB04_ST_CTL
PWM_M2_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB04_ST_CTL
PWM_M2_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B1_UDB04_ST
PWM_M2_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
PWM_M2_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
PWM_M2_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
PWM_M2_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
PWM_M2_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
PWM_M2_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
PWM_M2_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
PWM_M2_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
PWM_M2_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B1_UDB04_A0
PWM_M2_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B1_UDB04_A1
PWM_M2_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
PWM_M2_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B1_UDB04_D0
PWM_M2_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B1_UDB04_D1
PWM_M2_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
PWM_M2_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
PWM_M2_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B1_UDB04_F0
PWM_M2_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B1_UDB04_F1
PWM_M2_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
PWM_M2_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
PWM_M2_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
PWM_M2_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
PWM_M2_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
PWM_M2_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
PWM_M2_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
PWM_M2_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
PWM_M2_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
PWM_M2_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
PWM_M2_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B1_UDB05_A0
PWM_M2_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B1_UDB05_A1
PWM_M2_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
PWM_M2_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B1_UDB05_D0
PWM_M2_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B1_UDB05_D1
PWM_M2_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
PWM_M2_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
PWM_M2_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B1_UDB05_F0
PWM_M2_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B1_UDB05_F1
PWM_M2_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
PWM_M2_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL

/* Phase_LA */
Phase_LA__0__INTTYPE EQU CYREG_PICU3_INTTYPE2
Phase_LA__0__MASK EQU 0x04
Phase_LA__0__PC EQU CYREG_PRT3_PC2
Phase_LA__0__PORT EQU 3
Phase_LA__0__SHIFT EQU 2
Phase_LA__AG EQU CYREG_PRT3_AG
Phase_LA__AMUX EQU CYREG_PRT3_AMUX
Phase_LA__BIE EQU CYREG_PRT3_BIE
Phase_LA__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Phase_LA__BYP EQU CYREG_PRT3_BYP
Phase_LA__CTL EQU CYREG_PRT3_CTL
Phase_LA__DM0 EQU CYREG_PRT3_DM0
Phase_LA__DM1 EQU CYREG_PRT3_DM1
Phase_LA__DM2 EQU CYREG_PRT3_DM2
Phase_LA__DR EQU CYREG_PRT3_DR
Phase_LA__INP_DIS EQU CYREG_PRT3_INP_DIS
Phase_LA__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Phase_LA__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Phase_LA__LCD_EN EQU CYREG_PRT3_LCD_EN
Phase_LA__MASK EQU 0x04
Phase_LA__PORT EQU 3
Phase_LA__PRT EQU CYREG_PRT3_PRT
Phase_LA__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Phase_LA__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Phase_LA__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Phase_LA__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Phase_LA__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Phase_LA__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Phase_LA__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Phase_LA__PS EQU CYREG_PRT3_PS
Phase_LA__SHIFT EQU 2
Phase_LA__SLW EQU CYREG_PRT3_SLW

/* Phase_LB */
Phase_LB__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
Phase_LB__0__MASK EQU 0x08
Phase_LB__0__PC EQU CYREG_PRT3_PC3
Phase_LB__0__PORT EQU 3
Phase_LB__0__SHIFT EQU 3
Phase_LB__AG EQU CYREG_PRT3_AG
Phase_LB__AMUX EQU CYREG_PRT3_AMUX
Phase_LB__BIE EQU CYREG_PRT3_BIE
Phase_LB__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Phase_LB__BYP EQU CYREG_PRT3_BYP
Phase_LB__CTL EQU CYREG_PRT3_CTL
Phase_LB__DM0 EQU CYREG_PRT3_DM0
Phase_LB__DM1 EQU CYREG_PRT3_DM1
Phase_LB__DM2 EQU CYREG_PRT3_DM2
Phase_LB__DR EQU CYREG_PRT3_DR
Phase_LB__INP_DIS EQU CYREG_PRT3_INP_DIS
Phase_LB__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Phase_LB__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Phase_LB__LCD_EN EQU CYREG_PRT3_LCD_EN
Phase_LB__MASK EQU 0x08
Phase_LB__PORT EQU 3
Phase_LB__PRT EQU CYREG_PRT3_PRT
Phase_LB__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Phase_LB__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Phase_LB__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Phase_LB__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Phase_LB__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Phase_LB__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Phase_LB__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Phase_LB__PS EQU CYREG_PRT3_PS
Phase_LB__SHIFT EQU 3
Phase_LB__SLW EQU CYREG_PRT3_SLW

/* Phase_RA */
Phase_RA__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
Phase_RA__0__MASK EQU 0x40
Phase_RA__0__PC EQU CYREG_PRT3_PC6
Phase_RA__0__PORT EQU 3
Phase_RA__0__SHIFT EQU 6
Phase_RA__AG EQU CYREG_PRT3_AG
Phase_RA__AMUX EQU CYREG_PRT3_AMUX
Phase_RA__BIE EQU CYREG_PRT3_BIE
Phase_RA__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Phase_RA__BYP EQU CYREG_PRT3_BYP
Phase_RA__CTL EQU CYREG_PRT3_CTL
Phase_RA__DM0 EQU CYREG_PRT3_DM0
Phase_RA__DM1 EQU CYREG_PRT3_DM1
Phase_RA__DM2 EQU CYREG_PRT3_DM2
Phase_RA__DR EQU CYREG_PRT3_DR
Phase_RA__INP_DIS EQU CYREG_PRT3_INP_DIS
Phase_RA__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Phase_RA__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Phase_RA__LCD_EN EQU CYREG_PRT3_LCD_EN
Phase_RA__MASK EQU 0x40
Phase_RA__PORT EQU 3
Phase_RA__PRT EQU CYREG_PRT3_PRT
Phase_RA__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Phase_RA__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Phase_RA__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Phase_RA__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Phase_RA__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Phase_RA__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Phase_RA__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Phase_RA__PS EQU CYREG_PRT3_PS
Phase_RA__SHIFT EQU 6
Phase_RA__SLW EQU CYREG_PRT3_SLW

/* Phase_RB */
Phase_RB__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
Phase_RB__0__MASK EQU 0x80
Phase_RB__0__PC EQU CYREG_PRT3_PC7
Phase_RB__0__PORT EQU 3
Phase_RB__0__SHIFT EQU 7
Phase_RB__AG EQU CYREG_PRT3_AG
Phase_RB__AMUX EQU CYREG_PRT3_AMUX
Phase_RB__BIE EQU CYREG_PRT3_BIE
Phase_RB__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Phase_RB__BYP EQU CYREG_PRT3_BYP
Phase_RB__CTL EQU CYREG_PRT3_CTL
Phase_RB__DM0 EQU CYREG_PRT3_DM0
Phase_RB__DM1 EQU CYREG_PRT3_DM1
Phase_RB__DM2 EQU CYREG_PRT3_DM2
Phase_RB__DR EQU CYREG_PRT3_DR
Phase_RB__INP_DIS EQU CYREG_PRT3_INP_DIS
Phase_RB__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Phase_RB__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Phase_RB__LCD_EN EQU CYREG_PRT3_LCD_EN
Phase_RB__MASK EQU 0x80
Phase_RB__PORT EQU 3
Phase_RB__PRT EQU CYREG_PRT3_PRT
Phase_RB__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Phase_RB__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Phase_RB__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Phase_RB__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Phase_RB__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Phase_RB__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Phase_RB__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Phase_RB__PS EQU CYREG_PRT3_PS
Phase_RB__SHIFT EQU 7
Phase_RB__SLW EQU CYREG_PRT3_SLW

/* QuadDec_Left */
QuadDec_Left_bQuadDec_Stsreg__0__MASK EQU 0x01
QuadDec_Left_bQuadDec_Stsreg__0__POS EQU 0
QuadDec_Left_bQuadDec_Stsreg__1__MASK EQU 0x02
QuadDec_Left_bQuadDec_Stsreg__1__POS EQU 1
QuadDec_Left_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
QuadDec_Left_bQuadDec_Stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
QuadDec_Left_bQuadDec_Stsreg__2__MASK EQU 0x04
QuadDec_Left_bQuadDec_Stsreg__2__POS EQU 2
QuadDec_Left_bQuadDec_Stsreg__3__MASK EQU 0x08
QuadDec_Left_bQuadDec_Stsreg__3__POS EQU 3
QuadDec_Left_bQuadDec_Stsreg__MASK EQU 0x0F
QuadDec_Left_bQuadDec_Stsreg__MASK_REG EQU CYREG_B1_UDB06_MSK
QuadDec_Left_bQuadDec_Stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
QuadDec_Left_bQuadDec_Stsreg__STATUS_REG EQU CYREG_B1_UDB06_ST
QuadDec_Left_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
QuadDec_Left_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
QuadDec_Left_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
QuadDec_Left_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
QuadDec_Left_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
QuadDec_Left_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
QuadDec_Left_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
QuadDec_Left_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
QuadDec_Left_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_B0_UDB04_A0
QuadDec_Left_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_B0_UDB04_A1
QuadDec_Left_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
QuadDec_Left_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_B0_UDB04_D0
QuadDec_Left_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_B0_UDB04_D1
QuadDec_Left_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
QuadDec_Left_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
QuadDec_Left_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_B0_UDB04_F0
QuadDec_Left_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_B0_UDB04_F1
QuadDec_Left_Cnt16_CounterUDB_sC16_counterdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
QuadDec_Left_Cnt16_CounterUDB_sC16_counterdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
QuadDec_Left_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
QuadDec_Left_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
QuadDec_Left_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
QuadDec_Left_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
QuadDec_Left_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
QuadDec_Left_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
QuadDec_Left_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
QuadDec_Left_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
QuadDec_Left_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_B0_UDB05_A0
QuadDec_Left_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_B0_UDB05_A1
QuadDec_Left_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
QuadDec_Left_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_B0_UDB05_D0
QuadDec_Left_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_B0_UDB05_D1
QuadDec_Left_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
QuadDec_Left_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
QuadDec_Left_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_B0_UDB05_F0
QuadDec_Left_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_B0_UDB05_F1
QuadDec_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
QuadDec_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
QuadDec_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
QuadDec_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
QuadDec_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
QuadDec_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB06_07_MSK
QuadDec_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
QuadDec_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB06_07_MSK
QuadDec_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
QuadDec_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
QuadDec_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
QuadDec_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
QuadDec_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB06_CTL
QuadDec_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB06_ST_CTL
QuadDec_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B0_UDB06_CTL
QuadDec_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB06_ST_CTL
QuadDec_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
QuadDec_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
QuadDec_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
QuadDec_Left_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB06_MSK
QuadDec_Left_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
QuadDec_Left_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
QuadDec_Left_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
QuadDec_Left_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
QuadDec_Left_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
QuadDec_Left_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
QuadDec_Left_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
QuadDec_Left_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
QuadDec_Left_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK EQU 0x08
QuadDec_Left_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS EQU 3
QuadDec_Left_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
QuadDec_Left_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
QuadDec_Left_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
QuadDec_Left_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
QuadDec_Left_Cnt16_CounterUDB_sSTSReg_stsreg__MASK EQU 0x6F
QuadDec_Left_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B0_UDB06_MSK
QuadDec_Left_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
QuadDec_Left_Cnt16_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
QuadDec_Left_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
QuadDec_Left_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB06_ST_CTL
QuadDec_Left_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB06_ST_CTL
QuadDec_Left_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B0_UDB06_ST
QuadDec_Left_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
QuadDec_Left_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
QuadDec_Left_isr__INTC_MASK EQU 0x01
QuadDec_Left_isr__INTC_NUMBER EQU 0
QuadDec_Left_isr__INTC_PRIOR_NUM EQU 7
QuadDec_Left_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
QuadDec_Left_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
QuadDec_Left_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* QuadDec_Right */
QuadDec_Right_bQuadDec_Stsreg__0__MASK EQU 0x01
QuadDec_Right_bQuadDec_Stsreg__0__POS EQU 0
QuadDec_Right_bQuadDec_Stsreg__1__MASK EQU 0x02
QuadDec_Right_bQuadDec_Stsreg__1__POS EQU 1
QuadDec_Right_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
QuadDec_Right_bQuadDec_Stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB10_11_ST
QuadDec_Right_bQuadDec_Stsreg__2__MASK EQU 0x04
QuadDec_Right_bQuadDec_Stsreg__2__POS EQU 2
QuadDec_Right_bQuadDec_Stsreg__3__MASK EQU 0x08
QuadDec_Right_bQuadDec_Stsreg__3__POS EQU 3
QuadDec_Right_bQuadDec_Stsreg__MASK EQU 0x0F
QuadDec_Right_bQuadDec_Stsreg__MASK_REG EQU CYREG_B0_UDB10_MSK
QuadDec_Right_bQuadDec_Stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
QuadDec_Right_bQuadDec_Stsreg__STATUS_REG EQU CYREG_B0_UDB10_ST
QuadDec_Right_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
QuadDec_Right_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
QuadDec_Right_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
QuadDec_Right_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
QuadDec_Right_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
QuadDec_Right_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
QuadDec_Right_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
QuadDec_Right_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
QuadDec_Right_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_B0_UDB08_A0
QuadDec_Right_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_B0_UDB08_A1
QuadDec_Right_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
QuadDec_Right_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_B0_UDB08_D0
QuadDec_Right_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_B0_UDB08_D1
QuadDec_Right_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
QuadDec_Right_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
QuadDec_Right_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_B0_UDB08_F0
QuadDec_Right_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_B0_UDB08_F1
QuadDec_Right_Cnt16_CounterUDB_sC16_counterdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
QuadDec_Right_Cnt16_CounterUDB_sC16_counterdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
QuadDec_Right_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
QuadDec_Right_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
QuadDec_Right_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
QuadDec_Right_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
QuadDec_Right_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
QuadDec_Right_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
QuadDec_Right_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
QuadDec_Right_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
QuadDec_Right_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_B0_UDB09_A0
QuadDec_Right_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_B0_UDB09_A1
QuadDec_Right_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
QuadDec_Right_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_B0_UDB09_D0
QuadDec_Right_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_B0_UDB09_D1
QuadDec_Right_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
QuadDec_Right_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
QuadDec_Right_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_B0_UDB09_F0
QuadDec_Right_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_B0_UDB09_F1
QuadDec_Right_Cnt16_CounterUDB_sC16_counterdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
QuadDec_Right_Cnt16_CounterUDB_sC16_counterdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
QuadDec_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
QuadDec_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
QuadDec_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
QuadDec_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
QuadDec_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
QuadDec_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB09_10_MSK
QuadDec_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
QuadDec_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB09_10_MSK
QuadDec_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
QuadDec_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
QuadDec_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
QuadDec_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
QuadDec_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB09_CTL
QuadDec_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB09_ST_CTL
QuadDec_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B0_UDB09_CTL
QuadDec_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB09_ST_CTL
QuadDec_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
QuadDec_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
QuadDec_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
QuadDec_Right_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB09_MSK
QuadDec_Right_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
QuadDec_Right_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
QuadDec_Right_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
QuadDec_Right_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
QuadDec_Right_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
QuadDec_Right_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
QuadDec_Right_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
QuadDec_Right_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
QuadDec_Right_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK EQU 0x08
QuadDec_Right_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS EQU 3
QuadDec_Right_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
QuadDec_Right_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
QuadDec_Right_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
QuadDec_Right_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
QuadDec_Right_Cnt16_CounterUDB_sSTSReg_stsreg__MASK EQU 0x6F
QuadDec_Right_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B0_UDB09_MSK
QuadDec_Right_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
QuadDec_Right_Cnt16_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
QuadDec_Right_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
QuadDec_Right_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB09_ST_CTL
QuadDec_Right_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB09_ST_CTL
QuadDec_Right_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B0_UDB09_ST
QuadDec_Right_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
QuadDec_Right_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
QuadDec_Right_isr__INTC_MASK EQU 0x02
QuadDec_Right_isr__INTC_NUMBER EQU 1
QuadDec_Right_isr__INTC_PRIOR_NUM EQU 7
QuadDec_Right_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
QuadDec_Right_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
QuadDec_Right_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Reset */
Reset__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
Reset__0__MASK EQU 0x01
Reset__0__PC EQU CYREG_PRT0_PC0
Reset__0__PORT EQU 0
Reset__0__SHIFT EQU 0
Reset__AG EQU CYREG_PRT0_AG
Reset__AMUX EQU CYREG_PRT0_AMUX
Reset__BIE EQU CYREG_PRT0_BIE
Reset__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Reset__BYP EQU CYREG_PRT0_BYP
Reset__CTL EQU CYREG_PRT0_CTL
Reset__DM0 EQU CYREG_PRT0_DM0
Reset__DM1 EQU CYREG_PRT0_DM1
Reset__DM2 EQU CYREG_PRT0_DM2
Reset__DR EQU CYREG_PRT0_DR
Reset__INP_DIS EQU CYREG_PRT0_INP_DIS
Reset__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Reset__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Reset__LCD_EN EQU CYREG_PRT0_LCD_EN
Reset__MASK EQU 0x01
Reset__PORT EQU 0
Reset__PRT EQU CYREG_PRT0_PRT
Reset__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Reset__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Reset__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Reset__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Reset__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Reset__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Reset__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Reset__PS EQU CYREG_PRT0_PS
Reset__SHIFT EQU 0
Reset__SLW EQU CYREG_PRT0_SLW

/* Right_bumper */
Right_bumper__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
Right_bumper__0__MASK EQU 0x40
Right_bumper__0__PC EQU CYREG_PRT1_PC6
Right_bumper__0__PORT EQU 1
Right_bumper__0__SHIFT EQU 6
Right_bumper__AG EQU CYREG_PRT1_AG
Right_bumper__AMUX EQU CYREG_PRT1_AMUX
Right_bumper__BIE EQU CYREG_PRT1_BIE
Right_bumper__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Right_bumper__BYP EQU CYREG_PRT1_BYP
Right_bumper__CTL EQU CYREG_PRT1_CTL
Right_bumper__DM0 EQU CYREG_PRT1_DM0
Right_bumper__DM1 EQU CYREG_PRT1_DM1
Right_bumper__DM2 EQU CYREG_PRT1_DM2
Right_bumper__DR EQU CYREG_PRT1_DR
Right_bumper__INP_DIS EQU CYREG_PRT1_INP_DIS
Right_bumper__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Right_bumper__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Right_bumper__LCD_EN EQU CYREG_PRT1_LCD_EN
Right_bumper__MASK EQU 0x40
Right_bumper__PORT EQU 1
Right_bumper__PRT EQU CYREG_PRT1_PRT
Right_bumper__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Right_bumper__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Right_bumper__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Right_bumper__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Right_bumper__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Right_bumper__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Right_bumper__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Right_bumper__PS EQU CYREG_PRT1_PS
Right_bumper__SHIFT EQU 6
Right_bumper__SLW EQU CYREG_PRT1_SLW

/* Rx_1 */
Rx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
Rx_1__0__MASK EQU 0x40
Rx_1__0__PC EQU CYREG_PRT12_PC6
Rx_1__0__PORT EQU 12
Rx_1__0__SHIFT EQU 6
Rx_1__AG EQU CYREG_PRT12_AG
Rx_1__BIE EQU CYREG_PRT12_BIE
Rx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Rx_1__BYP EQU CYREG_PRT12_BYP
Rx_1__DM0 EQU CYREG_PRT12_DM0
Rx_1__DM1 EQU CYREG_PRT12_DM1
Rx_1__DM2 EQU CYREG_PRT12_DM2
Rx_1__DR EQU CYREG_PRT12_DR
Rx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Rx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Rx_1__MASK EQU 0x40
Rx_1__PORT EQU 12
Rx_1__PRT EQU CYREG_PRT12_PRT
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Rx_1__PS EQU CYREG_PRT12_PS
Rx_1__SHIFT EQU 6
Rx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Rx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Rx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Rx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Rx_1__SLW EQU CYREG_PRT12_SLW

/* TIA_SC */
TIA_SC__BST EQU CYREG_SC0_BST
TIA_SC__CLK EQU CYREG_SC0_CLK
TIA_SC__CMPINV EQU CYREG_SC_CMPINV
TIA_SC__CMPINV_MASK EQU 0x01
TIA_SC__CPTR EQU CYREG_SC_CPTR
TIA_SC__CPTR_MASK EQU 0x01
TIA_SC__CR0 EQU CYREG_SC0_CR0
TIA_SC__CR1 EQU CYREG_SC0_CR1
TIA_SC__CR2 EQU CYREG_SC0_CR2
TIA_SC__MSK EQU CYREG_SC_MSK
TIA_SC__MSK_MASK EQU 0x01
TIA_SC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG9
TIA_SC__PM_ACT_MSK EQU 0x01
TIA_SC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG9
TIA_SC__PM_STBY_MSK EQU 0x01
TIA_SC__SR EQU CYREG_SC_SR
TIA_SC__SR_MASK EQU 0x01
TIA_SC__SW0 EQU CYREG_SC0_SW0
TIA_SC__SW10 EQU CYREG_SC0_SW10
TIA_SC__SW2 EQU CYREG_SC0_SW2
TIA_SC__SW3 EQU CYREG_SC0_SW3
TIA_SC__SW4 EQU CYREG_SC0_SW4
TIA_SC__SW6 EQU CYREG_SC0_SW6
TIA_SC__SW7 EQU CYREG_SC0_SW7
TIA_SC__SW8 EQU CYREG_SC0_SW8
TIA_SC__WRK1 EQU CYREG_SC_WRK1
TIA_SC__WRK1_MASK EQU 0x01

/* Timer_ULTRASONIC_F1 */
Timer_ULTRASONIC_F1_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_ULTRASONIC_F1_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_ULTRASONIC_F1_TimerUDB_rstSts_stsreg__1__MASK EQU 0x02
Timer_ULTRASONIC_F1_TimerUDB_rstSts_stsreg__1__POS EQU 1
Timer_ULTRASONIC_F1_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
Timer_ULTRASONIC_F1_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB02_03_ST
Timer_ULTRASONIC_F1_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_ULTRASONIC_F1_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_ULTRASONIC_F1_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_ULTRASONIC_F1_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_ULTRASONIC_F1_TimerUDB_rstSts_stsreg__MASK EQU 0x0F
Timer_ULTRASONIC_F1_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB02_MSK
Timer_ULTRASONIC_F1_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
Timer_ULTRASONIC_F1_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB02_ST
Timer_ULTRASONIC_F1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK EQU 0x01
Timer_ULTRASONIC_F1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS EQU 0
Timer_ULTRASONIC_F1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK EQU 0x02
Timer_ULTRASONIC_F1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS EQU 1
Timer_ULTRASONIC_F1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
Timer_ULTRASONIC_F1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
Timer_ULTRASONIC_F1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
Timer_ULTRASONIC_F1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
Timer_ULTRASONIC_F1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
Timer_ULTRASONIC_F1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB01_02_MSK
Timer_ULTRASONIC_F1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
Timer_ULTRASONIC_F1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB01_02_MSK
Timer_ULTRASONIC_F1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
Timer_ULTRASONIC_F1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer_ULTRASONIC_F1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer_ULTRASONIC_F1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
Timer_ULTRASONIC_F1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB01_CTL
Timer_ULTRASONIC_F1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB01_ST_CTL
Timer_ULTRASONIC_F1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB01_CTL
Timer_ULTRASONIC_F1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB01_ST_CTL
Timer_ULTRASONIC_F1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x83
Timer_ULTRASONIC_F1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
Timer_ULTRASONIC_F1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
Timer_ULTRASONIC_F1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB01_MSK
Timer_ULTRASONIC_F1_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB00_01_A0
Timer_ULTRASONIC_F1_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB00_01_A1
Timer_ULTRASONIC_F1_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB00_01_D0
Timer_ULTRASONIC_F1_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB00_01_D1
Timer_ULTRASONIC_F1_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
Timer_ULTRASONIC_F1_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB00_01_F0
Timer_ULTRASONIC_F1_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB00_01_F1
Timer_ULTRASONIC_F1_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB00_A0_A1
Timer_ULTRASONIC_F1_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_B0_UDB00_A0
Timer_ULTRASONIC_F1_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_B0_UDB00_A1
Timer_ULTRASONIC_F1_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB00_D0_D1
Timer_ULTRASONIC_F1_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_B0_UDB00_D0
Timer_ULTRASONIC_F1_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_B0_UDB00_D1
Timer_ULTRASONIC_F1_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
Timer_ULTRASONIC_F1_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB00_F0_F1
Timer_ULTRASONIC_F1_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_B0_UDB00_F0
Timer_ULTRASONIC_F1_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_B0_UDB00_F1
Timer_ULTRASONIC_F1_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB01_02_A0
Timer_ULTRASONIC_F1_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB01_02_A1
Timer_ULTRASONIC_F1_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB01_02_D0
Timer_ULTRASONIC_F1_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB01_02_D1
Timer_ULTRASONIC_F1_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
Timer_ULTRASONIC_F1_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB01_02_F0
Timer_ULTRASONIC_F1_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB01_02_F1
Timer_ULTRASONIC_F1_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB01_A0_A1
Timer_ULTRASONIC_F1_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_B0_UDB01_A0
Timer_ULTRASONIC_F1_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_B0_UDB01_A1
Timer_ULTRASONIC_F1_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB01_D0_D1
Timer_ULTRASONIC_F1_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_B0_UDB01_D0
Timer_ULTRASONIC_F1_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_B0_UDB01_D1
Timer_ULTRASONIC_F1_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
Timer_ULTRASONIC_F1_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB01_F0_F1
Timer_ULTRASONIC_F1_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_B0_UDB01_F0
Timer_ULTRASONIC_F1_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_B0_UDB01_F1
Timer_ULTRASONIC_F1_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
Timer_ULTRASONIC_F1_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL

/* Timer_ULTRASONIC_F2 */
Timer_ULTRASONIC_F2_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_ULTRASONIC_F2_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_ULTRASONIC_F2_TimerUDB_rstSts_stsreg__1__MASK EQU 0x02
Timer_ULTRASONIC_F2_TimerUDB_rstSts_stsreg__1__POS EQU 1
Timer_ULTRASONIC_F2_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
Timer_ULTRASONIC_F2_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
Timer_ULTRASONIC_F2_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_ULTRASONIC_F2_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_ULTRASONIC_F2_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_ULTRASONIC_F2_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_ULTRASONIC_F2_TimerUDB_rstSts_stsreg__MASK EQU 0x0F
Timer_ULTRASONIC_F2_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB03_MSK
Timer_ULTRASONIC_F2_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
Timer_ULTRASONIC_F2_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB03_ST
Timer_ULTRASONIC_F2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK EQU 0x01
Timer_ULTRASONIC_F2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS EQU 0
Timer_ULTRASONIC_F2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK EQU 0x02
Timer_ULTRASONIC_F2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS EQU 1
Timer_ULTRASONIC_F2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
Timer_ULTRASONIC_F2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
Timer_ULTRASONIC_F2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
Timer_ULTRASONIC_F2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
Timer_ULTRASONIC_F2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
Timer_ULTRASONIC_F2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB04_05_MSK
Timer_ULTRASONIC_F2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
Timer_ULTRASONIC_F2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB04_05_MSK
Timer_ULTRASONIC_F2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
Timer_ULTRASONIC_F2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer_ULTRASONIC_F2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer_ULTRASONIC_F2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
Timer_ULTRASONIC_F2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB04_CTL
Timer_ULTRASONIC_F2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB04_ST_CTL
Timer_ULTRASONIC_F2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB04_CTL
Timer_ULTRASONIC_F2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB04_ST_CTL
Timer_ULTRASONIC_F2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x83
Timer_ULTRASONIC_F2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
Timer_ULTRASONIC_F2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
Timer_ULTRASONIC_F2_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB04_MSK
Timer_ULTRASONIC_F2_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
Timer_ULTRASONIC_F2_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
Timer_ULTRASONIC_F2_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
Timer_ULTRASONIC_F2_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
Timer_ULTRASONIC_F2_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
Timer_ULTRASONIC_F2_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
Timer_ULTRASONIC_F2_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
Timer_ULTRASONIC_F2_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
Timer_ULTRASONIC_F2_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_B0_UDB02_A0
Timer_ULTRASONIC_F2_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_B0_UDB02_A1
Timer_ULTRASONIC_F2_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
Timer_ULTRASONIC_F2_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_B0_UDB02_D0
Timer_ULTRASONIC_F2_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_B0_UDB02_D1
Timer_ULTRASONIC_F2_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
Timer_ULTRASONIC_F2_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
Timer_ULTRASONIC_F2_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_B0_UDB02_F0
Timer_ULTRASONIC_F2_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_B0_UDB02_F1
Timer_ULTRASONIC_F2_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
Timer_ULTRASONIC_F2_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
Timer_ULTRASONIC_F2_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
Timer_ULTRASONIC_F2_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
Timer_ULTRASONIC_F2_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
Timer_ULTRASONIC_F2_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
Timer_ULTRASONIC_F2_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
Timer_ULTRASONIC_F2_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
Timer_ULTRASONIC_F2_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_B0_UDB03_A0
Timer_ULTRASONIC_F2_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_B0_UDB03_A1
Timer_ULTRASONIC_F2_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
Timer_ULTRASONIC_F2_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_B0_UDB03_D0
Timer_ULTRASONIC_F2_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_B0_UDB03_D1
Timer_ULTRASONIC_F2_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
Timer_ULTRASONIC_F2_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
Timer_ULTRASONIC_F2_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_B0_UDB03_F0
Timer_ULTRASONIC_F2_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_B0_UDB03_F1

/* Timer_ULTRASONIC_L */
Timer_ULTRASONIC_L_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_ULTRASONIC_L_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_ULTRASONIC_L_TimerUDB_rstSts_stsreg__1__MASK EQU 0x02
Timer_ULTRASONIC_L_TimerUDB_rstSts_stsreg__1__POS EQU 1
Timer_ULTRASONIC_L_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
Timer_ULTRASONIC_L_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB14_15_ST
Timer_ULTRASONIC_L_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_ULTRASONIC_L_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_ULTRASONIC_L_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_ULTRASONIC_L_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_ULTRASONIC_L_TimerUDB_rstSts_stsreg__MASK EQU 0x0F
Timer_ULTRASONIC_L_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB14_MSK
Timer_ULTRASONIC_L_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
Timer_ULTRASONIC_L_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
Timer_ULTRASONIC_L_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
Timer_ULTRASONIC_L_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB14_ST_CTL
Timer_ULTRASONIC_L_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB14_ST_CTL
Timer_ULTRASONIC_L_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB14_ST
Timer_ULTRASONIC_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK EQU 0x01
Timer_ULTRASONIC_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS EQU 0
Timer_ULTRASONIC_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK EQU 0x02
Timer_ULTRASONIC_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS EQU 1
Timer_ULTRASONIC_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
Timer_ULTRASONIC_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
Timer_ULTRASONIC_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
Timer_ULTRASONIC_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
Timer_ULTRASONIC_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
Timer_ULTRASONIC_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB14_15_MSK
Timer_ULTRASONIC_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
Timer_ULTRASONIC_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB14_15_MSK
Timer_ULTRASONIC_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
Timer_ULTRASONIC_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer_ULTRASONIC_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer_ULTRASONIC_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
Timer_ULTRASONIC_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB14_CTL
Timer_ULTRASONIC_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB14_ST_CTL
Timer_ULTRASONIC_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB14_CTL
Timer_ULTRASONIC_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB14_ST_CTL
Timer_ULTRASONIC_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x83
Timer_ULTRASONIC_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
Timer_ULTRASONIC_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
Timer_ULTRASONIC_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB14_MSK
Timer_ULTRASONIC_L_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
Timer_ULTRASONIC_L_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
Timer_ULTRASONIC_L_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
Timer_ULTRASONIC_L_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
Timer_ULTRASONIC_L_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
Timer_ULTRASONIC_L_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
Timer_ULTRASONIC_L_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
Timer_ULTRASONIC_L_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
Timer_ULTRASONIC_L_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_B0_UDB12_A0
Timer_ULTRASONIC_L_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_B0_UDB12_A1
Timer_ULTRASONIC_L_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
Timer_ULTRASONIC_L_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_B0_UDB12_D0
Timer_ULTRASONIC_L_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_B0_UDB12_D1
Timer_ULTRASONIC_L_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
Timer_ULTRASONIC_L_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
Timer_ULTRASONIC_L_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_B0_UDB12_F0
Timer_ULTRASONIC_L_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_B0_UDB12_F1
Timer_ULTRASONIC_L_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
Timer_ULTRASONIC_L_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
Timer_ULTRASONIC_L_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
Timer_ULTRASONIC_L_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
Timer_ULTRASONIC_L_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
Timer_ULTRASONIC_L_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
Timer_ULTRASONIC_L_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
Timer_ULTRASONIC_L_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
Timer_ULTRASONIC_L_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_B0_UDB13_A0
Timer_ULTRASONIC_L_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_B0_UDB13_A1
Timer_ULTRASONIC_L_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
Timer_ULTRASONIC_L_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_B0_UDB13_D0
Timer_ULTRASONIC_L_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_B0_UDB13_D1
Timer_ULTRASONIC_L_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
Timer_ULTRASONIC_L_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
Timer_ULTRASONIC_L_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_B0_UDB13_F0
Timer_ULTRASONIC_L_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_B0_UDB13_F1

/* Timer_ULTRASONIC_R */
Timer_ULTRASONIC_R_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_ULTRASONIC_R_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_ULTRASONIC_R_TimerUDB_rstSts_stsreg__1__MASK EQU 0x02
Timer_ULTRASONIC_R_TimerUDB_rstSts_stsreg__1__POS EQU 1
Timer_ULTRASONIC_R_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_ULTRASONIC_R_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_ULTRASONIC_R_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_ULTRASONIC_R_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_ULTRASONIC_R_TimerUDB_rstSts_stsreg__MASK EQU 0x0F
Timer_ULTRASONIC_R_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B1_UDB11_MSK
Timer_ULTRASONIC_R_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
Timer_ULTRASONIC_R_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
Timer_ULTRASONIC_R_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
Timer_ULTRASONIC_R_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB11_ST_CTL
Timer_ULTRASONIC_R_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB11_ST_CTL
Timer_ULTRASONIC_R_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B1_UDB11_ST
Timer_ULTRASONIC_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK EQU 0x01
Timer_ULTRASONIC_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS EQU 0
Timer_ULTRASONIC_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK EQU 0x02
Timer_ULTRASONIC_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS EQU 1
Timer_ULTRASONIC_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
Timer_ULTRASONIC_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
Timer_ULTRASONIC_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
Timer_ULTRASONIC_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
Timer_ULTRASONIC_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
Timer_ULTRASONIC_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
Timer_ULTRASONIC_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
Timer_ULTRASONIC_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
Timer_ULTRASONIC_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
Timer_ULTRASONIC_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer_ULTRASONIC_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer_ULTRASONIC_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
Timer_ULTRASONIC_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB09_CTL
Timer_ULTRASONIC_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
Timer_ULTRASONIC_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B1_UDB09_CTL
Timer_ULTRASONIC_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
Timer_ULTRASONIC_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x83
Timer_ULTRASONIC_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
Timer_ULTRASONIC_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
Timer_ULTRASONIC_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB09_MSK
Timer_ULTRASONIC_R_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
Timer_ULTRASONIC_R_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
Timer_ULTRASONIC_R_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
Timer_ULTRASONIC_R_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
Timer_ULTRASONIC_R_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
Timer_ULTRASONIC_R_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
Timer_ULTRASONIC_R_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
Timer_ULTRASONIC_R_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
Timer_ULTRASONIC_R_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_B1_UDB10_A0
Timer_ULTRASONIC_R_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_B1_UDB10_A1
Timer_ULTRASONIC_R_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
Timer_ULTRASONIC_R_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_B1_UDB10_D0
Timer_ULTRASONIC_R_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_B1_UDB10_D1
Timer_ULTRASONIC_R_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
Timer_ULTRASONIC_R_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
Timer_ULTRASONIC_R_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_B1_UDB10_F0
Timer_ULTRASONIC_R_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_B1_UDB10_F1
Timer_ULTRASONIC_R_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
Timer_ULTRASONIC_R_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
Timer_ULTRASONIC_R_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_B1_UDB11_A0_A1
Timer_ULTRASONIC_R_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_B1_UDB11_A0
Timer_ULTRASONIC_R_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_B1_UDB11_A1
Timer_ULTRASONIC_R_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_B1_UDB11_D0_D1
Timer_ULTRASONIC_R_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_B1_UDB11_D0
Timer_ULTRASONIC_R_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_B1_UDB11_D1
Timer_ULTRASONIC_R_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
Timer_ULTRASONIC_R_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_B1_UDB11_F0_F1
Timer_ULTRASONIC_R_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_B1_UDB11_F0
Timer_ULTRASONIC_R_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_B1_UDB11_F1
Timer_ULTRASONIC_R_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
Timer_ULTRASONIC_R_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL

/* Trigger_F1 */
Trigger_F1__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
Trigger_F1__0__MASK EQU 0x80
Trigger_F1__0__PC EQU CYREG_PRT2_PC7
Trigger_F1__0__PORT EQU 2
Trigger_F1__0__SHIFT EQU 7
Trigger_F1__AG EQU CYREG_PRT2_AG
Trigger_F1__AMUX EQU CYREG_PRT2_AMUX
Trigger_F1__BIE EQU CYREG_PRT2_BIE
Trigger_F1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Trigger_F1__BYP EQU CYREG_PRT2_BYP
Trigger_F1__CTL EQU CYREG_PRT2_CTL
Trigger_F1__DM0 EQU CYREG_PRT2_DM0
Trigger_F1__DM1 EQU CYREG_PRT2_DM1
Trigger_F1__DM2 EQU CYREG_PRT2_DM2
Trigger_F1__DR EQU CYREG_PRT2_DR
Trigger_F1__INP_DIS EQU CYREG_PRT2_INP_DIS
Trigger_F1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Trigger_F1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Trigger_F1__LCD_EN EQU CYREG_PRT2_LCD_EN
Trigger_F1__MASK EQU 0x80
Trigger_F1__PORT EQU 2
Trigger_F1__PRT EQU CYREG_PRT2_PRT
Trigger_F1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Trigger_F1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Trigger_F1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Trigger_F1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Trigger_F1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Trigger_F1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Trigger_F1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Trigger_F1__PS EQU CYREG_PRT2_PS
Trigger_F1__SHIFT EQU 7
Trigger_F1__SLW EQU CYREG_PRT2_SLW

/* Trigger_F2 */
Trigger_F2__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
Trigger_F2__0__MASK EQU 0x01
Trigger_F2__0__PC EQU CYREG_PRT2_PC0
Trigger_F2__0__PORT EQU 2
Trigger_F2__0__SHIFT EQU 0
Trigger_F2__AG EQU CYREG_PRT2_AG
Trigger_F2__AMUX EQU CYREG_PRT2_AMUX
Trigger_F2__BIE EQU CYREG_PRT2_BIE
Trigger_F2__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Trigger_F2__BYP EQU CYREG_PRT2_BYP
Trigger_F2__CTL EQU CYREG_PRT2_CTL
Trigger_F2__DM0 EQU CYREG_PRT2_DM0
Trigger_F2__DM1 EQU CYREG_PRT2_DM1
Trigger_F2__DM2 EQU CYREG_PRT2_DM2
Trigger_F2__DR EQU CYREG_PRT2_DR
Trigger_F2__INP_DIS EQU CYREG_PRT2_INP_DIS
Trigger_F2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Trigger_F2__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Trigger_F2__LCD_EN EQU CYREG_PRT2_LCD_EN
Trigger_F2__MASK EQU 0x01
Trigger_F2__PORT EQU 2
Trigger_F2__PRT EQU CYREG_PRT2_PRT
Trigger_F2__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Trigger_F2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Trigger_F2__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Trigger_F2__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Trigger_F2__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Trigger_F2__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Trigger_F2__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Trigger_F2__PS EQU CYREG_PRT2_PS
Trigger_F2__SHIFT EQU 0
Trigger_F2__SLW EQU CYREG_PRT2_SLW

/* Trigger_L */
Trigger_L__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
Trigger_L__0__MASK EQU 0x20
Trigger_L__0__PC EQU CYREG_PRT2_PC5
Trigger_L__0__PORT EQU 2
Trigger_L__0__SHIFT EQU 5
Trigger_L__AG EQU CYREG_PRT2_AG
Trigger_L__AMUX EQU CYREG_PRT2_AMUX
Trigger_L__BIE EQU CYREG_PRT2_BIE
Trigger_L__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Trigger_L__BYP EQU CYREG_PRT2_BYP
Trigger_L__CTL EQU CYREG_PRT2_CTL
Trigger_L__DM0 EQU CYREG_PRT2_DM0
Trigger_L__DM1 EQU CYREG_PRT2_DM1
Trigger_L__DM2 EQU CYREG_PRT2_DM2
Trigger_L__DR EQU CYREG_PRT2_DR
Trigger_L__INP_DIS EQU CYREG_PRT2_INP_DIS
Trigger_L__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Trigger_L__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Trigger_L__LCD_EN EQU CYREG_PRT2_LCD_EN
Trigger_L__MASK EQU 0x20
Trigger_L__PORT EQU 2
Trigger_L__PRT EQU CYREG_PRT2_PRT
Trigger_L__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Trigger_L__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Trigger_L__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Trigger_L__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Trigger_L__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Trigger_L__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Trigger_L__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Trigger_L__PS EQU CYREG_PRT2_PS
Trigger_L__SHIFT EQU 5
Trigger_L__SLW EQU CYREG_PRT2_SLW

/* Trigger_R */
Trigger_R__0__INTTYPE EQU CYREG_PICU15_INTTYPE5
Trigger_R__0__MASK EQU 0x20
Trigger_R__0__PC EQU CYREG_IO_PC_PRT15_PC5
Trigger_R__0__PORT EQU 15
Trigger_R__0__SHIFT EQU 5
Trigger_R__AG EQU CYREG_PRT15_AG
Trigger_R__AMUX EQU CYREG_PRT15_AMUX
Trigger_R__BIE EQU CYREG_PRT15_BIE
Trigger_R__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Trigger_R__BYP EQU CYREG_PRT15_BYP
Trigger_R__CTL EQU CYREG_PRT15_CTL
Trigger_R__DM0 EQU CYREG_PRT15_DM0
Trigger_R__DM1 EQU CYREG_PRT15_DM1
Trigger_R__DM2 EQU CYREG_PRT15_DM2
Trigger_R__DR EQU CYREG_PRT15_DR
Trigger_R__INP_DIS EQU CYREG_PRT15_INP_DIS
Trigger_R__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Trigger_R__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Trigger_R__LCD_EN EQU CYREG_PRT15_LCD_EN
Trigger_R__MASK EQU 0x20
Trigger_R__PORT EQU 15
Trigger_R__PRT EQU CYREG_PRT15_PRT
Trigger_R__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Trigger_R__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Trigger_R__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Trigger_R__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Trigger_R__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Trigger_R__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Trigger_R__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Trigger_R__PS EQU CYREG_PRT15_PS
Trigger_R__SHIFT EQU 5
Trigger_R__SLW EQU CYREG_PRT15_SLW

/* Tx_1 */
Tx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
Tx_1__0__MASK EQU 0x80
Tx_1__0__PC EQU CYREG_PRT12_PC7
Tx_1__0__PORT EQU 12
Tx_1__0__SHIFT EQU 7
Tx_1__AG EQU CYREG_PRT12_AG
Tx_1__BIE EQU CYREG_PRT12_BIE
Tx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Tx_1__BYP EQU CYREG_PRT12_BYP
Tx_1__DM0 EQU CYREG_PRT12_DM0
Tx_1__DM1 EQU CYREG_PRT12_DM1
Tx_1__DM2 EQU CYREG_PRT12_DM2
Tx_1__DR EQU CYREG_PRT12_DR
Tx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Tx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Tx_1__MASK EQU 0x80
Tx_1__PORT EQU 12
Tx_1__PRT EQU CYREG_PRT12_PRT
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Tx_1__PS EQU CYREG_PRT12_PS
Tx_1__SHIFT EQU 7
Tx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Tx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Tx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Tx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Tx_1__SLW EQU CYREG_PRT12_SLW

/* UART_BUART */
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB10_11_MSK
UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB10_11_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB10_CTL
UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB10_ST_CTL
UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB10_CTL
UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB10_ST_CTL
UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB10_MSK
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB10_11_ST
UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB10_MSK
UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB10_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB10_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB10_ST
UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB11_A0
UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB11_A1
UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB11_D0
UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB11_D1
UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB11_F0
UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB11_F1
UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
UART_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
UART_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_BUART_sRX_RxSts__3__POS EQU 3
UART_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_BUART_sRX_RxSts__4__POS EQU 4
UART_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_BUART_sRX_RxSts__5__POS EQU 5
UART_BUART_sRX_RxSts__MASK EQU 0x38
UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB11_MSK
UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB11_ST
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB14_15_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB14_15_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB14_15_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB14_15_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB14_15_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB14_15_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB14_A0_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB14_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB14_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB14_D0_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB14_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB14_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB14_F0_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB14_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB14_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB10_A0
UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB10_A1
UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB10_D0
UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB10_D1
UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB10_F0
UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB10_F1
UART_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_BUART_sTX_TxSts__0__POS EQU 0
UART_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_BUART_sTX_TxSts__1__POS EQU 1
UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB13_14_ST
UART_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_BUART_sTX_TxSts__2__POS EQU 2
UART_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_BUART_sTX_TxSts__3__POS EQU 3
UART_BUART_sTX_TxSts__MASK EQU 0x0F
UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB13_MSK
UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB13_ST

/* UART_IntClock */
UART_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
UART_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
UART_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
UART_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_IntClock__INDEX EQU 0x04
UART_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_IntClock__PM_ACT_MSK EQU 0x10
UART_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_IntClock__PM_STBY_MSK EQU 0x10

/* isr_F1 */
isr_F1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_F1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_F1__INTC_MASK EQU 0x04
isr_F1__INTC_NUMBER EQU 2
isr_F1__INTC_PRIOR_NUM EQU 7
isr_F1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
isr_F1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_F1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* isr_F2 */
isr_F2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_F2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_F2__INTC_MASK EQU 0x08
isr_F2__INTC_NUMBER EQU 3
isr_F2__INTC_PRIOR_NUM EQU 7
isr_F2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
isr_F2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_F2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* isr_L */
isr_L__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_L__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_L__INTC_MASK EQU 0x10
isr_L__INTC_NUMBER EQU 4
isr_L__INTC_PRIOR_NUM EQU 7
isr_L__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
isr_L__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_L__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* isr_R */
isr_R__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_R__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_R__INTC_MASK EQU 0x20
isr_R__INTC_NUMBER EQU 5
isr_R__INTC_PRIOR_NUM EQU 7
isr_R__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
isr_R__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_R__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Miscellaneous */
autoVrefComparator_0__CLK EQU CYREG_CMP2_CLK
autoVrefComparator_0__CMP_MASK EQU 0x04
autoVrefComparator_0__CMP_NUMBER EQU 2
autoVrefComparator_0__CR EQU CYREG_CMP2_CR
autoVrefComparator_0__LUT__CR EQU CYREG_LUT2_CR
autoVrefComparator_0__LUT__MSK EQU CYREG_LUT_MSK
autoVrefComparator_0__LUT__MSK_MASK EQU 0x04
autoVrefComparator_0__LUT__MSK_SHIFT EQU 2
autoVrefComparator_0__LUT__MX EQU CYREG_LUT2_MX
autoVrefComparator_0__LUT__SR EQU CYREG_LUT_SR
autoVrefComparator_0__LUT__SR_MASK EQU 0x04
autoVrefComparator_0__LUT__SR_SHIFT EQU 2
autoVrefComparator_0__PM_ACT_CFG EQU CYREG_PM_ACT_CFG7
autoVrefComparator_0__PM_ACT_MSK EQU 0x04
autoVrefComparator_0__PM_STBY_CFG EQU CYREG_PM_STBY_CFG7
autoVrefComparator_0__PM_STBY_MSK EQU 0x04
autoVrefComparator_0__SW0 EQU CYREG_CMP2_SW0
autoVrefComparator_0__SW2 EQU CYREG_CMP2_SW2
autoVrefComparator_0__SW3 EQU CYREG_CMP2_SW3
autoVrefComparator_0__SW4 EQU CYREG_CMP2_SW4
autoVrefComparator_0__SW6 EQU CYREG_CMP2_SW6
autoVrefComparator_0__TR0 EQU CYREG_CMP2_TR0
autoVrefComparator_0__TR1 EQU CYREG_CMP2_TR1
autoVrefComparator_0__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_CMP2_TR0
autoVrefComparator_0__TRIM__TR0_HS EQU CYREG_FLSHID_CUST_TABLES_CMP2_TR0_HS
autoVrefComparator_0__TRIM__TR1 EQU CYREG_FLSHID_MFG_CFG_CMP2_TR1
autoVrefComparator_0__TRIM__TR1_HS EQU CYREG_FLSHID_CUST_TABLES_CMP2_TR1_HS
autoVrefComparator_0__WRK EQU CYREG_CMP_WRK
autoVrefComparator_0__WRK_MASK EQU 0x04
autoVrefComparator_0__WRK_SHIFT EQU 2
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 16
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 16
CYDEV_CHIP_MEMBER_4D EQU 12
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 17
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 15
CYDEV_CHIP_MEMBER_4I EQU 21
CYDEV_CHIP_MEMBER_4J EQU 13
CYDEV_CHIP_MEMBER_4K EQU 14
CYDEV_CHIP_MEMBER_4L EQU 20
CYDEV_CHIP_MEMBER_4M EQU 19
CYDEV_CHIP_MEMBER_4N EQU 9
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 18
CYDEV_CHIP_MEMBER_4Q EQU 11
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 22
CYDEV_CHIP_MEMBER_FM3 EQU 26
CYDEV_CHIP_MEMBER_FM4 EQU 27
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 23
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 24
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 25
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 0
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x0000003F
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
