#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Mar 21 21:06:53 2019
# Process ID: 884
# Current directory: D:/gyx_uni/2_spring/cod/lab/lab1/lab1_3_3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9604 D:\gyx_uni\2_spring\cod\lab\lab1\lab1_3_3\lab1_3_3.xpr
# Log file: D:/gyx_uni/2_spring/cod/lab/lab1/lab1_3_3/vivado.log
# Journal file: D:/gyx_uni/2_spring/cod/lab/lab1/lab1_3_3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/gyx_uni/2_spring/cod/lab/lab1/lab1_3_3/lab1_3_3.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
close [ open D:/gyx_uni/2_spring/cod/lab/lab1/lab1_3_3/lab1_3_3.srcs/sources_1/new/ALU.v w ]
add_files D:/gyx_uni/2_spring/cod/lab/lab1/lab1_3_3/lab1_3_3.srcs/sources_1/new/ALU.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: FIB
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 988.344 ; gain = 98.117
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'FIB' [D:/gyx_uni/2_spring/cod/lab/lab1/lab1_3_3/lab1_3_3.srcs/sources_1/new/FIB.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/gyx_uni/2_spring/cod/lab/lab1/lab1_3_3/lab1_3_3.srcs/sources_1/new/ALU.v:23]
	Parameter ADD bound to: 3'b000 
	Parameter SUB bound to: 3'b001 
	Parameter AND bound to: 3'b010 
	Parameter OR bound to: 3'b011 
	Parameter NOT bound to: 3'b100 
	Parameter XOR bound to: 3'b101 
INFO: [Synth 8-6155] done synthesizing module 'ALU' (1#1) [D:/gyx_uni/2_spring/cod/lab/lab1/lab1_3_3/lab1_3_3.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-689] width (16) of port connection 'a' does not match port width (6) of module 'ALU' [D:/gyx_uni/2_spring/cod/lab/lab1/lab1_3_3/lab1_3_3.srcs/sources_1/new/FIB.v:31]
WARNING: [Synth 8-689] width (16) of port connection 'b' does not match port width (6) of module 'ALU' [D:/gyx_uni/2_spring/cod/lab/lab1/lab1_3_3/lab1_3_3.srcs/sources_1/new/FIB.v:31]
WARNING: [Synth 8-5788] Register tmp0_reg in module FIB is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/gyx_uni/2_spring/cod/lab/lab1/lab1_3_3/lab1_3_3.srcs/sources_1/new/FIB.v:31]
WARNING: [Synth 8-5788] Register tmp1_reg in module FIB is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/gyx_uni/2_spring/cod/lab/lab1/lab1_3_3/lab1_3_3.srcs/sources_1/new/FIB.v:31]
INFO: [Synth 8-6155] done synthesizing module 'FIB' (2#1) [D:/gyx_uni/2_spring/cod/lab/lab1/lab1_3_3/lab1_3_3.srcs/sources_1/new/FIB.v:23]
WARNING: [Synth 8-3331] design FIB has unconnected port f0[7]
WARNING: [Synth 8-3331] design FIB has unconnected port f0[6]
WARNING: [Synth 8-3331] design FIB has unconnected port f1[7]
WARNING: [Synth 8-3331] design FIB has unconnected port f1[6]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1029.066 ; gain = 138.840
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1029.066 ; gain = 138.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1029.066 ; gain = 138.840
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/gyx_uni/2_spring/cod/lab/lab1/lab1_3_3/lab1_3_3.srcs/constrs_1/new/nexys4.xdc]
Finished Parsing XDC File [D:/gyx_uni/2_spring/cod/lab/lab1/lab1_3_3/lab1_3_3.srcs/constrs_1/new/nexys4.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1363.293 ; gain = 473.066
8 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1363.293 ; gain = 473.066
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Mar 21 21:15:32 2019] Launched synth_1...
Run output will be captured here: D:/gyx_uni/2_spring/cod/lab/lab1/lab1_3_3/lab1_3_3.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Thu Mar 21 21:16:16 2019] Launched impl_1...
Run output will be captured here: D:/gyx_uni/2_spring/cod/lab/lab1/lab1_3_3/lab1_3_3.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Mar 21 21:17:38 2019] Launched impl_1...
Run output will be captured here: D:/gyx_uni/2_spring/cod/lab/lab1/lab1_3_3/lab1_3_3.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A8B4E2A
set_property PROGRAM.FILE {D:/gyx_uni/2_spring/cod/lab/lab1/lab1_3_3/lab1_3_3.runs/impl_1/FIB.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/gyx_uni/2_spring/cod/lab/lab1/lab1_3_3/lab1_3_3.runs/impl_1/FIB.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
close_design
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 21 21:20:36 2019...
