<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 3.2 Final//EN" "http://www.w3.org/MarkUp/Wilbur/HTML32.dtd">
<html xmlns="http://www.w3.org/MarkUp/Wilbur/HTML32.dtd">
  <head>
    <meta http-equiv="Content-Type" content="text/html;charset=utf-8">
    <title>Table of Contents</title><META NAME="Approver" CONTENT="Technical Publications">
<META NAME="Approver" CONTENT="Technical Publications">
<META NAME="Author" CONTENT="Technical Publications">
<META NAME="CreateDate" CONTENT="2023-03-01">
<META NAME="CreateTime" CONTENT="1677668859">
<META NAME="DataType" CONTENT="Manuals">
<META NAME="Description" CONTENT="Describes the Digital-centric Mixed-signal Verification methodology that enables top-level verification at digital speed.">
<META NAME="DocTitle" CONTENT="Real Number Modeling Guide">
<META NAME="DocType" CONTENT="User Guide">
<META NAME="FileTitle" CONTENT="Table of Contents">
<META NAME="FileType" CONTENT="TOC">
<META NAME="Keyword" CONTENT="wreal">
<META NAME="Language" CONTENT="English">
<META NAME="ModifiedDate" CONTENT="2023-03-01">
<META NAME="ModifiedTime" CONTENT="1677668859">
<META NAME="NextFile" CONTENT="Real_Number_Modeling_in_Mixed-Signal_Designs.html">
<META NAME="Group" CONTENT="Mixed-Signal Simulation">
<META NAME="Platform" CONTENT="Functional Verification,">
<META NAME="PrevFile" CONTENT="titlecopy.html">
<META NAME="c_product" CONTENT="Xcelium,">
<META NAME="Product" CONTENT="Xcelium,">
<META NAME="ProductFamily" CONTENT="Xcelium,">
<META NAME="ProductVersion" CONTENT="22.09">
<META NAME="RightsManagement" CONTENT="Copyright 2023 Cadence Design Systems Inc.">
<META NAME="Title" CONTENT="Real Number Modeling Guide -- Table of Contents">
<META NAME="Version" CONTENT="22.09">
<META NAME="Renderer" CONTENT="WIKI">
<META NAME="SpaceKey" CONTENT="wreal2209">
<META NAME="confluence-version" CONTENT="7.4.1">
<META NAME="ecms-plugin-version" CONTENT="04.10.026">

 <style>
  p, dl, dd {
  line-height: 1.25;
  margin-top: 7px;
  margin-bottom: 7px;
  }
   dd {
   display: block;
    }</style>

    <script type="text/javascript" src="styles/jquery.js"></script>
    <script type="text/javascript">
      $.noConflict();
      jQuery( document ).ready(function ( $ ) {

          $("div").find("h2>a:nth-child(2)").parent().addClass("demo expand");
          $("h2.demo").parent().before("<div class='showTree expand'></div>");

          $("h2.demo").nextUntil("h2.demo").toggleClass("expand");  
          $(".showTree").attr('title','Collapse All');

          $(".demo").click(function(){
            var h2 = this;
            $(h2).toggleClass("expand");
            $(h2).nextUntil("h2").toggleClass("hidden");        
            })  

          $(".showTree").click(function(){
            $(".showTree").toggleClass("expand");
            if($(".showTree").hasClass("expand")){
            $(this).attr('title','Collapse All');
            $("h2.demo").addClass("expand");
            $("h2.demo").nextUntil("h2.demo").removeClass("hidden");  
            }
            else{
            $(this).attr('title','Expand All');
            $("h2.demo").removeClass("expand");
            $("h2.demo").nextUntil("h2.demo").addClass("hidden");  

            }    
            });
      });

    </script>
<style>
  .showTree:before{content:'+';display: inline-block;margin:-5px -20px -15px 0px;font-size:16pt;font-weight:bold;color:green;background: #e8e8e8;
  width: 23px;
  height: 23px;
  text-align: center;
  border: 1px solid green;}
  .showTree.expand:before{content:'-';}

  .demo:before{background:#5896ff;margin-right: 10px;border-radius:50%;color:#fff;content:'\276f';font-size:8pt;display: inline-block;padding: 1px 0;
    text-align: center;
    height: 15px;
    width: 16px;}

  .demo ~ p {
    margin-left: 32px;
  }

  .showTree+div>h2:first-child {
     display: none;
   }
   .showTree.expand+div>h2:first-child { 
     display:block;
   }

  dd {
    margin-left: 60px;
  }

  @-moz-document url-prefix() {
    dd {
      /*margin-inline-start: 20px;*/
      text-indent: 45px;
      margin-left: 15;
    }
    dl > dd {
      text-indent: 0;
      margin-left: 60px;
    }
    /*dl {
      margin-inline-start: 40px;
    }*/
  }

  h2.demo.expand:before{
    -webkit-transform: rotate(90deg);
    -moz-transform: rotate(90deg);
    -o-transform: rotate(90deg);
    -ms-transform: rotate(90deg);
    transform: rotate(90deg);
    padding: 1px 1px;
    width: 15px;
  }
  h2.demo:before{
  }
  .hidden{
    display:none;
  }
  p, dl, dd {
    line-height: 1.25;
    margin-top: 7px;
    margin-bottom: 7px;
  }

  .docHeadr {  
    color: #666; 
    padding: 7px 0 10px 42px;
    background: url(./images/file2.png) no-repeat 10px 6px; 
    background-size: 25px 25px; 
  } 


  nav.blueHead ul { 
    padding: 0;
    margin: 0; 
  }   
  .docHeadr>img { 
    width: 90px; 
    float: right; 
    margin: 4px 15px; 
  }  
  nav.blueHead {background: #26abe4;} 
  nav.blueHead a{ color: #fff;text-decoration: none;padding: 5px 24px;}    
  nav.blueHead ul{ 
    padding: 0; 
    margin: 0; 
  }     
  nav.blueHead li{ 
    display: inline-block; 
    padding: 12px 5px;
    margin: 0 15px;  
  }  
  footer nav.blueHead li { 
    padding: 8px 5px; 
  } 
  .blueHead a.prev { 
    background: url(./images/arrows2.png) no-repeat 0px center;background-size: 24px 24px; 
  }
  .blueHead a.content{
    background: url(./images/document-content.png) no-repeat 0px center;background-size: 20px 20px; 
  }  

  .blueHead a.viewPrint{ 
    background: url(./images/printerV.png) no-repeat 0px center;background-size: 20px 20px; 
  } 

  .blueHead a.nextd{
  background: url(./images/arrows.png) no-repeat right center;background-size: 24px 24px; 
  } 

  footer a { 
  text-decoration: none;   
  color: #336699;    
  font-size: 10.5pt;
  }  
  footer>div {  
  font-size: 80%; 
  color: #666;  
  margin: 5px; 
  text-align: center; 
  border-top: 1px solid #eee;    
  } 
  footer nav {  
  margin: 20px;
}
footer a#prev, footer a#nex {                                                                                                
  color: #000;                                                                                                               
  background: url(./images/left-arrowB.png) no-repeat left center;                                                          
  background-size: 20px 20px;                                                                                                
  padding: 1px 25px;                                                                                                         
  opacity: 0.7;                                                                                                              
  font-size: 10.5pt;                                                                                                         
}                                                                                                                            

footer a#nex {                                                                                                               
  background: url(./images/right-arrowB.png) no-repeat right center;                                                        
  background-size: 20px 20px;                                                                                                
  float: right;                                                                                                              
  margin: 0;                                                                                                                 
}   
/*CSS to control display of header on smaller screen size*/
@media only screen and (max-width:780px) {
  .docHeadr {
    display: none;
  }
  img {
    max-width: 100%;
  }
  nav.blueHead li:first-child, nav.bluehead li:nth-child(3),ul a.content, ul a.viewPrint {
    position:absolute;
    top: 0px;
    right: 20px;
    width: 0;
    background-color: #26abe4 !important;
    width:20px;
    height:20px;
    padding: 3px;
    background-position: center center !important;
  }
  .blueHead a {
    font-size: 10.5pt;
    max-width: 100%;
    text-overflow: ellipsis;
    overflow: hidden;
    display: block;
    white-space: nowrap;
  }
  ul a.content, ul a.viewPrint { opacity: 0; }
  nav.blueHead li:first-child {
    background: url(./images/document-content.png) no-repeat 0px center;
    background-size: 20px 20px;
    right: 50px;
  }
  nav.bluehead li:nth-child(3) {
    background: url(./images/printerV.png) no-repeat 0px center;
    background-size: 20px 20px;
  }
  nav.blueHead { margin-top: 20px; }
  nav.blueHead li { margin: 0 !important; }
  nav.blueHead li:nth-child(2),nav.blueHead li:nth-child(4) { width: calc(50% - 10px); }
  nav.blueHead a.nextd {
    padding-left: 5px;
    box-sizing: border-box;
  }
  nav.blueHead li:nth-child(4) {
    text-align:right;
  }
}
/*CSS End*/
</style>

  </head>
  <body style="background-color: #FFFFFF;">
    <a name="pagetop"></a>
    <a name="firstpage"></a>
    <!-- Begin Buttons -->
    <header>                                                                                                                 
    <div class="docHeadr">Product Documentation<img src="images/Cadence-Logo.jpg" /></div>                                 
    <nav class="blueHead">                                                                                                 
    <ul>                                                                                                                 
      <li><a class="content">Contents</a></li>                                                        
      <li><a href="titlecopy.html" class="prev" title="Titlecopy">titlecopy</a></li>                                                                                                       
      <li style="float: right;"><a href="wreal.pdf" class="viewPrint">View/Print PDF</a></li>                               
      <li style="float: right;margin-right: 25px;"><a href="Real_Number_Modeling_in_Mixed-Signal_Designs.html" class="nextd" title="Next">Next</a></li>                                                                         

    </ul>                                                                                                                
    </nav>                                                                                                                 
    </header> 
    <!-- End Buttons -->
    <div style="margin-left:5%;">
    <p>
    <p>
      <h4>
        <center>
          <font >
            <div>Real Number Modeling Guide</div>
            <font >
              <div>Product Version 22.09  September 2022</div>
            </font>
          </font>
        </center>
      </h4>
      <br>
    </p><h1>Contents</h1>
    <div>
      <h2><a href="Real_Number_Modeling_in_Mixed-Signal_Designs.html" title="Real Number Modeling in Mixed-Signal Designs" name="99512">1
</a></h2>
      <h2> <a name=""></a><a href="Real_Number_Modeling_in_Mixed-Signal_Designs.html" title="Real Number Modeling in Mixed-Signal Designs" name="853051">Real Number Modeling in Mixed-Signal Designs</a></h2>
      <p> <a name=""></a><a href="Why_Real_Number_Modeling.html" title="Why Real Number Modeling" name="46284">Why Real Number Modeling</a></p>
      <p> <a name=""></a><a href="Introduction_to_Real_Number_Modeling.html" title="Introduction to Real Number Modeling" name="46284">Introduction to Real Number Modeling</a></p>
      <dd> <a name=""></a><a href="Introduction_to_Real_Number_Modeling.html#IntroductiontoRealNumberModeling-ModelVerification" title="Model Verification" name="46288">Model Verification</a></dd>
      <p> <a name=""></a><a href="Benefits_of_Using_Real_Number_Modeling.html" title="Benefits of Using Real Number Modeling" name="46284">Benefits of Using Real Number Modeling</a></p>
      <p> <a name=""></a><a href="A_RVM-Based_Workflow.html" title="A RVM-Based Workflow" name="46284">A RVM-Based Workflow</a></p>
      <h2><a href="Verilog-AMS_Real_Number_Modeling.html" title="Verilog-AMS Real Number Modeling" name="99512">2
</a></h2>
      <h2> <a name=""></a><a href="Verilog-AMS_Real_Number_Modeling.html" title="Verilog-AMS Real Number Modeling" name="853051">Verilog-AMS Real Number Modeling</a></h2>
      <p> <a name=""></a><a href="Real_Net_Declarations.html" title="Real Net Declarations" name="46284">Real Net Declarations</a></p>
      <p> <a name=""></a><a href="Verilog-AMS_Wreal_Examples.html" title="Verilog-AMS Wreal Examples" name="46284">Verilog-AMS Wreal Examples</a></p>
      <dl><dd><dl><dd> <a name=""></a><a href="Verilog-AMS_Wreal_Examples.html#VerilogAMSWrealExamples-Example1Example1" title="Example 1" name="46288">Example 1</a></dd></dl></dd></dl>
      <dl><dd><dl><dd> <a name=""></a><a href="Verilog-AMS_Wreal_Examples.html#VerilogAMSWrealExamples-Example2Example2" title="Example 2" name="46288">Example 2</a></dd></dl></dd></dl>
      <dl><dd><dl><dd> <a name=""></a><a href="Verilog-AMS_Wreal_Examples.html#VerilogAMSWrealExamples-Example3" title="Example 3" name="46288">Example 3</a></dd></dl></dd></dl>
      <p> <a name=""></a><a href="Advanced_Wreal_Modeling_Features.html" title="Advanced Wreal Modeling Features" name="46284">Advanced Wreal Modeling Features</a></p>
      <dd> <a name=""></a><a href="Wreal_Arrays.html" title="Wreal Arrays" name="46288">Wreal Arrays</a></dd>
      <dl><dd><dl><dd> <a name=""></a><a href="Wreal_Arrays.html#WrealArrays-AssigningaCompleteArraytoAnotherArray" title="Assigning a Complete Array to Another Array" name="46288">Assigning a Complete Array to Another Array</a></dd></dl></dd></dl>
      <dl><dd><dl><dd> <a name=""></a><a href="Wreal_Arrays.html#WrealArrays-ConnectingWireVectorstoWrealArrays" title="Connecting Wire Vectors to Wreal Arrays" name="46288">Connecting Wire Vectors to Wreal Arrays</a></dd></dl></dd></dl>
      <dd> <a name=""></a><a href="Wreal_X_and_Z_State.html" title="Wreal X and Z State" name="46288">Wreal X and Z State</a></dd>
      <dd> <a name=""></a><a href="Multiple_Driven_Wreals.html" title="Multiple Driven Wreals" name="46288">Multiple Driven Wreals</a></dd>
      <dl><dd><dl><dd> <a name=""></a><a href="Multiple_Driven_Wreals.html#MultipleDrivenWreals-Syntax" title="Syntax" name="46288">Syntax</a></dd></dl></dd></dl>
      <dl><dd><dl><dd> <a name=""></a><a href="Multiple_Driven_Wreals.html#MultipleDrivenWreals-Example" title="Example" name="46288">Example</a></dd></dl></dd></dl>
      <dd> <a name=""></a><a href="Wreal_Coercion.html" title="Wreal Coercion" name="46288">Wreal Coercion</a></dd>
      <dd> <a name=""></a><a href="Wreal_Table_Models.html" title="Wreal Table Models" name="46288">Wreal Table Models</a></dd>
      <p> <a name=""></a><a href="Wreal_Connections_to_VHDL_real_and_SystemVerilog_real.html" title="Wreal Connections to VHDL real and SystemVerilog real" name="46284">Wreal Connections to VHDL real and SystemVerilog real</a></p>
      <p> <a name=""></a><a href="Wreal_Connections_to_the_Electrical_Domain.html" title="Wreal Connections to the Electrical Domain" name="46284">Wreal Connections to the Electrical Domain</a></p>
      <p> <a name=""></a><a href="Connection_to_the_Digital_Domain.html" title="Connection to the Digital Domain" name="46284">Connection to the Digital Domain</a></p>
      <p> <a name=""></a><a href="Working_with_Disciplines.html" title="Working with Disciplines" name="46284">Working with Disciplines</a></p>
      <dd> <a name=""></a><a href="Specifying_Disciplines_to_a_Design.html" title="Specifying Disciplines to a Design" name="46288">Specifying Disciplines to a Design</a></dd>
      <dd> <a name=""></a><a href="Defining_New_Disciplines.html" title="Defining New Disciplines" name="46288">Defining New Disciplines</a></dd>
      <dd> <a name=""></a><a href="Specifying_Connect_Module_and_Discipline_Definitions.html" title="Specifying Connect Module and Discipline Definitions" name="46288">Specifying Connect Module and Discipline Definitions</a></dd>
      <dd> <a name=""></a><a href="Local_Resolution_Functions_for_Disciplines.html" title="Local Resolution Functions for Disciplines" name="46288">Local Resolution Functions for Disciplines</a></dd>
      <p> <a name=""></a><a href="Real_Value_Probe_Filtering.html" title="Real Value Probe Filtering" name="46284">Real Value Probe Filtering</a></p>
      <dd> <a name=""></a><a href="Real_Value_Probe_Filtering.html#RealValueProbeFiltering-EnablingRealValueProbeFilteringRealValueProbeFiltering" title="Enabling Real Value Probe Filtering" name="46288">Enabling Real Value Probe Filtering</a></dd>
      <h2><a href="SystemVerilog_Real_Number_Modeling.html" title="SystemVerilog Real Number Modeling" name="99512">3
</a></h2>
      <h2> <a name=""></a><a href="SystemVerilog_Real_Number_Modeling.html" title="SystemVerilog Real Number Modeling" name="853051">SystemVerilog Real Number Modeling</a></h2>
      <p> <a name=""></a><a href="SystemVerilog_Real_Variables.html" title="SystemVerilog Real Variables" name="46284">SystemVerilog Real Variables</a></p>
      <dd> <a name=""></a><a href="SystemVerilog_Real_Variables.html#SystemVerilogRealVariables-Example" title="Example" name="46288">Example</a></dd>
      <dd> <a name=""></a><a href="SystemVerilog_Real_Variables.html#SystemVerilogRealVariables-Limitations" title="Limitations" name="46288">Limitations</a></dd>
      <p> <a name=""></a><a href="SystemVerilog_User-Defined_Nettype.html" title="SystemVerilog User-Defined Nettype" name="46284">SystemVerilog User-Defined Nettype</a></p>
      <dd> <a name=""></a><a href="Built-In_Real_Nettypes.html" title="Built-In Real Nettypes" name="46288">Built-In Real Nettypes</a></dd>
      <dd> <a name=""></a><a href="Built-In_Electrical_Nettypes.html" title="Built-In Electrical Nettypes" name="46288">Built-In Electrical Nettypes</a></dd>
      <dl><dd><dl><dd> <a name=""></a><a href="EEnet_for_Network_Evaluation.html" title="EEnet for Network Evaluation" name="46288">EEnet for Network Evaluation</a></dd></dl></dd></dl>
      <dd> <a name=""></a><a href="Declaring_Nettypes.html" title="Declaring Nettypes" name="46288">Declaring Nettypes</a></dd>
      <dd> <a name=""></a><a href="Examples_of_Using_Built-In_Nettypes.html" title="Examples of Using Built-In Nettypes" name="46288">Examples of Using Built-In Nettypes</a></dd>
      <dl><dd><dl><dd> <a name=""></a><a href="Examples_of_Using_Built-In_Nettypes.html#ExamplesofUsingBuiltInNettypes-Example:EEnetDriverModule" title="Example:&#160;EEnet Driver Module" name="46288">Example:&#160;EEnet Driver Module</a></dd></dl></dd></dl>
      <dl><dd><dl><dd> <a name=""></a><a href="Examples_of_Using_Built-In_Nettypes.html#ExamplesofUsingBuiltInNettypes-Example:Single-ValueRealwithoutResolutionFunction" title="Example:&#160;Single-Value Real without Resolution Function" name="46288">Example:&#160;Single-Value Real without Resolution Function</a></dd></dl></dd></dl>
      <dl><dd><dl><dd> <a name=""></a><a href="Examples_of_Using_Built-In_Nettypes.html#ExamplesofUsingBuiltInNettypes-Example:ScalarRealwithBuilt-InResolutionFunction" title="Example: Scalar Real with Built-In Resolution Function" name="46288">Example: Scalar Real with Built-In Resolution Function</a></dd></dl></dd></dl>
      <dl><dd><dl><dd> <a name=""></a><a href="Examples_of_Using_Built-In_Nettypes.html#ExamplesofUsingBuiltInNettypes-Example:TypedefRealwithBuilt-InResolutionFunction" title="Example: Typedef Real with Built-In Resolution Function" name="46288">Example: Typedef Real with Built-In Resolution Function</a></dd></dl></dd></dl>
      <dl><dd><dl><dd> <a name=""></a><a href="Examples_of_Using_Built-In_Nettypes.html#ExamplesofUsingBuiltInNettypes-Example:Built-InNettypeswithXandZStates" title="Example: Built-In Nettypes with X and Z States" name="46288">Example: Built-In Nettypes with X and Z States</a></dd></dl></dd></dl>
      <p> <a name=""></a><a href="Connect_Modules_for_SV-RNM_Connections.html" title="Connect Modules for SV-RNM Connections" name="46284">Connect Modules for SV-RNM Connections</a></p>
      <dd> <a name=""></a><a href="Connect_Modules_for_SV-RNM_Connections.html#ConnectModulesforSVRNMConnections-ConnectModulesforSystemVerilogUserDefinedNettype(SV-UDN)toElectricalConnections" title="Connect Modules for SystemVerilog User Defined Nettype (SV-UDN) to Electrical&#160;Connections" name="46288">Connect Modules for SystemVerilog User Defined Nettype (SV-UDN) to Electrical&#160;Connections</a></dd>
      <dd> <a name=""></a><a href="Connect_Modules_for_SV-RNM_Connections.html#ConnectModulesforSVRNMConnections-SV-AMSConnectModulesforUDNUDN,UDN-Logic,andUDN-RealConnections" title="SV-AMS Connect Modules for UDNUDN,&#160;UDN-Logic, and UDN-Real Connections" name="46288">SV-AMS Connect Modules for UDNUDN,&#160;UDN-Logic, and UDN-Real Connections</a></dd>
      <p> <a name=""></a><a href="SystemVerilog_Interconnects.html" title="SystemVerilog Interconnects" name="46284">SystemVerilog Interconnects</a></p>
      <dd> <a name=""></a><a href="SystemVerilog_Interconnects.html#SystemVerilogInterconnects-PortConnectionRules" title="Port Connection Rules" name="46288">Port Connection Rules</a></dd>
      <h2><a href="Modeling_with_Wreal.html" title="Modeling with Wreal" name="99512">4
</a></h2>
      <h2> <a name=""></a><a href="Modeling_with_Wreal.html" title="Modeling with Wreal" name="853051">Modeling with Wreal</a></h2>
      <p> <a name=""></a><a href="Modeling_with_Wreal.html#ModelingwithWreal-SampleModelLibrary" title="Sample Model Library" name="46284">Sample Model Library</a></p>
      <p> <a name=""></a><a href="Analog_Functions_Translated_to_Wreal.html" title="Analog Functions Translated to Wreal" name="46284">Analog Functions Translated to Wreal</a></p>
      <dd> <a name=""></a><a href="Analog_Functions_Translated_to_Wreal.html#AnalogFunctionsTranslatedtoWreal-WrealValueSourceswreal_value_sources" title="Wreal Value Sources" name="46288">Wreal Value Sources</a></dd>
      <dd> <a name=""></a><a href="Analog_Functions_Translated_to_Wreal.html#AnalogFunctionsTranslatedtoWreal-IntegrationandDifferentiationint_diff" title="Integration and Differentiation" name="46288">Integration and Differentiation</a></dd>
      <dd> <a name=""></a><a href="Analog_Functions_Translated_to_Wreal.html#AnalogFunctionsTranslatedtoWreal-ValueSamplingvalue_sampling" title="Value Sampling" name="46288">Value Sampling</a></dd>
      <dd> <a name=""></a><a href="Analog_Functions_Translated_to_Wreal.html#AnalogFunctionsTranslatedtoWreal-SlewLimitingslew_limiting" title="Slew Limiting" name="46288">Slew Limiting</a></dd>
      <p> <a name=""></a><a href="Modeling_Examples.html" title="Modeling Examples" name="46284">Modeling Examples</a></p>
      <dd> <a name=""></a><a href="Modeling_Examples.html#ModelingExamples-VoltageControlledOscillator" title="Voltage Controlled Oscillator" name="46288">Voltage Controlled Oscillator</a></dd>
      <dd> <a name=""></a><a href="Modeling_Examples.html#ModelingExamples-LowPassFilterlow_pass_filter" title="Low Pass Filter" name="46288">Low Pass Filter</a></dd>
      <dd> <a name=""></a><a href="Modeling_Examples.html#ModelingExamples-Event-basedandFixedSamplingTime" title="Event-based and Fixed Sampling Time" name="46288">Event-based and Fixed Sampling Time</a></dd>
      <dd> <a name=""></a><a href="Modeling_Examples.html#ModelingExamples-ADC/DACExample" title="ADC/DAC Example" name="46288">ADC/DAC Example</a></dd>
      <p> <a name=""></a><a href="Case_Study_of_Using_Wreal_Modeling.html" title="Case Study of Using Wreal Modeling" name="46284">Case Study of Using Wreal Modeling</a></p>
      <h2><a href="Appendix_A__Advanced_Digital_Verification_Methodology.html" title="Appendix A: Advanced Digital Verification Methodology" name="99512">
</a></h2>
      <h2> <a name=""></a><a href="Appendix_A__Advanced_Digital_Verification_Methodology.html" title="Appendix A: Advanced Digital Verification Methodology" name="853051">Appendix A: Advanced Digital Verification Methodology</a></h2>
      <p> <a name=""></a><a href="Appendix_A__Advanced_Digital_Verification_Methodology.html#AppendixA:AdvancedDigitalVerificationMethodology-VerificationPlanandMetric-DrivenVerification" title="Verification Plan and Metric-Driven Verification" name="46284">Verification Plan and Metric-Driven Verification</a></p>
      <p> <a name=""></a><a href="Appendix_A__Advanced_Digital_Verification_Methodology.html#AppendixA:AdvancedDigitalVerificationMethodology-Metric-DrivenVerificationandAdvancedTestbench" title="Metric-Driven Verification and Advanced Testbench" name="46284">Metric-Driven Verification and Advanced Testbench</a></p>
      <h2><a href="Appendix_B__Mixed-Signal_Simulation.html" title="Appendix B: Mixed-Signal Simulation" name="99512">
</a></h2>
      <h2> <a name=""></a><a href="Appendix_B__Mixed-Signal_Simulation.html" title="Appendix B: Mixed-Signal Simulation" name="853051">Appendix B: Mixed-Signal Simulation</a></h2>
      <h2><a href="Related_Documents.html" title="Related Documents" name="99512">5
</a></h2>
      <h2> <a name=""></a><a href="Related_Documents.html" title="Related Documents" name="853051">Related Documents</a></h2>


    </div>
    <br>
    <br>
    <a href="#pagetop">Return to top of page</a>
    <br>
  </div>
   
    <footer>                                                                                                               
    <nav class="navigation">                                                                                             
    <b><em><a href="#pagetop" id="prev" title="TOC">^ </a></em></b>  
    <b><em><a href="Real_Number_Modeling_in_Mixed-Signal_Designs.html" id="nex" title="Next">Next</a></em></b>  
    </nav>  
    <div>  
      For further assistance, contact <a href="https://support.cadence.com" >Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved.                               
    </div>  
    </footer>
     
    <br>
  </body>
</html>
