

================================================================
== Vitis HLS Report for 'queries_search'
================================================================
* Date:           Thu May 15 15:48:10 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        queries_search
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.650 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  9000023|  9000023|  45.000 ms|  45.000 ms|  9000024|  9000024|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------+---------------------------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |                                                                   |                                                         |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
        |                              Instance                             |                          Module                         |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
        +-------------------------------------------------------------------+---------------------------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |grp_queries_search_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_33_2_fu_94  |queries_search_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_33_2  |  9000015|  9000015|  45.000 ms|  45.000 ms|  9000015|  9000015|       no|
        +-------------------------------------------------------------------+---------------------------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        -|        -|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        0|     9|     3121|     4418|    0|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      173|    -|
|Register             |        -|     -|      196|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     9|     3317|     4591|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------+---------------------------------------------------------+---------+----+-----+------+-----+
    |                              Instance                             |                          Module                         | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-------------------------------------------------------------------+---------------------------------------------------------+---------+----+-----+------+-----+
    |control_s_axi_U                                                    |control_s_axi                                            |        0|   0|  246|   424|    0|
    |gmem0_m_axi_U                                                      |gmem0_m_axi                                              |        0|   0|  764|  1118|    0|
    |gmem1_m_axi_U                                                      |gmem1_m_axi                                              |        0|   0|  764|  1118|    0|
    |gmem2_m_axi_U                                                      |gmem2_m_axi                                              |        0|   0|  764|  1118|    0|
    |grp_queries_search_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_33_2_fu_94  |queries_search_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_33_2  |        0|   9|  583|   640|    0|
    +-------------------------------------------------------------------+---------------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                              |                                                         |        0|   9| 3121|  4418|    0|
    +-------------------------------------------------------------------+---------------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  54|         10|    1|         10|
    |gmem0_ARVALID   |   9|          2|    1|          2|
    |gmem0_RREADY    |   9|          2|    1|          2|
    |gmem1_ARVALID   |   9|          2|    1|          2|
    |gmem1_RREADY    |   9|          2|    1|          2|
    |gmem2_AWADDR    |  14|          3|   64|        192|
    |gmem2_AWLEN     |  14|          3|   32|         96|
    |gmem2_AWVALID   |  14|          3|    1|          3|
    |gmem2_BREADY    |  14|          3|    1|          3|
    |gmem2_WVALID    |   9|          2|    1|          2|
    |gmem2_blk_n_AW  |   9|          2|    1|          2|
    |gmem2_blk_n_B   |   9|          2|    1|          2|
    +----------------+----+-----------+-----+-----------+
    |Total           | 173|         36|  106|        318|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                      Name                                      | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                       |   9|   0|    9|          0|
    |grp_queries_search_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_33_2_fu_94_ap_start_reg  |   1|   0|    1|          0|
    |trunc_ln13_1_reg_158                                                            |  62|   0|   62|          0|
    |trunc_ln1_reg_153                                                               |  62|   0|   62|          0|
    |trunc_ln_reg_147                                                                |  62|   0|   62|          0|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                           | 196|   0|  196|          0|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------------------+-----+-----+------------+----------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|         control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|         control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|         control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|         control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|         control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|         control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|         control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|         control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|         control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|         control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|         control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|         control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|         control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|         control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|         control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|         control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|         control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  queries_search|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  queries_search|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  queries_search|  return value|
|m_axi_gmem0_AWVALID    |  out|    1|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_AWREADY    |   in|    1|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_AWADDR     |  out|   64|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_AWID       |  out|    1|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_AWLEN      |  out|    8|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_AWSIZE     |  out|    3|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_AWBURST    |  out|    2|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_AWLOCK     |  out|    2|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_AWCACHE    |  out|    4|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_AWPROT     |  out|    3|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_AWQOS      |  out|    4|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_AWREGION   |  out|    4|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_AWUSER     |  out|    1|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_WVALID     |  out|    1|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_WREADY     |   in|    1|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_WDATA      |  out|   32|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_WSTRB      |  out|    4|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_WLAST      |  out|    1|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_WID        |  out|    1|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_WUSER      |  out|    1|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARVALID    |  out|    1|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARREADY    |   in|    1|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARADDR     |  out|   64|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARID       |  out|    1|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARLEN      |  out|    8|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARSIZE     |  out|    3|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARBURST    |  out|    2|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARLOCK     |  out|    2|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARCACHE    |  out|    4|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARPROT     |  out|    3|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARQOS      |  out|    4|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARREGION   |  out|    4|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARUSER     |  out|    1|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_RVALID     |   in|    1|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_RREADY     |  out|    1|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_RDATA      |   in|   32|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_RLAST      |   in|    1|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_RID        |   in|    1|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_RUSER      |   in|    1|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_RRESP      |   in|    2|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_BVALID     |   in|    1|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_BREADY     |  out|    1|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_BRESP      |   in|    2|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_BID        |   in|    1|       m_axi|           gmem0|       pointer|
|m_axi_gmem0_BUSER      |   in|    1|       m_axi|           gmem0|       pointer|
|m_axi_gmem1_AWVALID    |  out|    1|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWREADY    |   in|    1|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWADDR     |  out|   64|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWID       |  out|    1|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWLEN      |  out|    8|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWSIZE     |  out|    3|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWBURST    |  out|    2|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWLOCK     |  out|    2|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWCACHE    |  out|    4|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWPROT     |  out|    3|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWQOS      |  out|    4|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWREGION   |  out|    4|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWUSER     |  out|    1|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_WVALID     |  out|    1|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_WREADY     |   in|    1|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_WDATA      |  out|   32|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_WSTRB      |  out|    4|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_WLAST      |  out|    1|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_WID        |  out|    1|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_WUSER      |  out|    1|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARVALID    |  out|    1|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARREADY    |   in|    1|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARADDR     |  out|   64|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARID       |  out|    1|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARLEN      |  out|    8|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARSIZE     |  out|    3|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARBURST    |  out|    2|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARLOCK     |  out|    2|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARCACHE    |  out|    4|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARPROT     |  out|    3|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARQOS      |  out|    4|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARREGION   |  out|    4|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARUSER     |  out|    1|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_RVALID     |   in|    1|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_RREADY     |  out|    1|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_RDATA      |   in|   32|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_RLAST      |   in|    1|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_RID        |   in|    1|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_RUSER      |   in|    1|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_RRESP      |   in|    2|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_BVALID     |   in|    1|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_BREADY     |  out|    1|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_BRESP      |   in|    2|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_BID        |   in|    1|       m_axi|           gmem1|       pointer|
|m_axi_gmem1_BUSER      |   in|    1|       m_axi|           gmem1|       pointer|
|m_axi_gmem2_AWVALID    |  out|    1|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_AWREADY    |   in|    1|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_AWADDR     |  out|   64|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_AWID       |  out|    1|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_AWLEN      |  out|    8|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_AWSIZE     |  out|    3|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_AWBURST    |  out|    2|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_AWLOCK     |  out|    2|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_AWCACHE    |  out|    4|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_AWPROT     |  out|    3|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_AWQOS      |  out|    4|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_AWREGION   |  out|    4|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_AWUSER     |  out|    1|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_WVALID     |  out|    1|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_WREADY     |   in|    1|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_WDATA      |  out|   32|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_WSTRB      |  out|    4|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_WLAST      |  out|    1|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_WID        |  out|    1|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_WUSER      |  out|    1|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_ARVALID    |  out|    1|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_ARREADY    |   in|    1|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_ARADDR     |  out|   64|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_ARID       |  out|    1|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_ARLEN      |  out|    8|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_ARSIZE     |  out|    3|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_ARBURST    |  out|    2|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_ARLOCK     |  out|    2|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_ARCACHE    |  out|    4|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_ARPROT     |  out|    3|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_ARQOS      |  out|    4|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_ARREGION   |  out|    4|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_ARUSER     |  out|    1|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_RVALID     |   in|    1|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_RREADY     |  out|    1|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_RDATA      |   in|   32|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_RLAST      |   in|    1|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_RID        |   in|    1|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_RUSER      |   in|    1|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_RRESP      |   in|    2|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_BVALID     |   in|    1|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_BREADY     |  out|    1|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_BRESP      |   in|    2|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_BID        |   in|    1|       m_axi|           gmem2|       pointer|
|m_axi_gmem2_BUSER      |   in|    1|       m_axi|           gmem2|       pointer|
+-----------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 10 [1/1] (1.00ns)   --->   "%indices_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %indices" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/queries_search/queries_search_fast.cpp:20]   --->   Operation 10 'read' 'indices_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 11 [1/1] (1.00ns)   --->   "%queries_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %queries" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/queries_search/queries_search_fast.cpp:20]   --->   Operation 11 'read' 'queries_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 12 [1/1] (1.00ns)   --->   "%targets_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %targets" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/queries_search/queries_search_fast.cpp:20]   --->   Operation 12 'read' 'targets_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %indices_read, i32 2, i32 63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/queries_search/queries_search_fast.cpp:29]   --->   Operation 13 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %targets_read, i32 2, i32 63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/queries_search/queries_search_fast.cpp:13]   --->   Operation 14 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln13_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %queries_read, i32 2, i32 63" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/queries_search/queries_search_fast.cpp:13]   --->   Operation 15 'partselect' 'trunc_ln13_1' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.65>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln29 = sext i62 %trunc_ln" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/queries_search/queries_search_fast.cpp:29]   --->   Operation 16 'sext' 'sext_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%gmem2_addr = getelementptr i32 %gmem2, i64 %sext_ln29" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/queries_search/queries_search_fast.cpp:29]   --->   Operation 17 'getelementptr' 'gmem2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (3.65ns)   --->   "%empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i64 %gmem2_addr, i32 1000" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/queries_search/queries_search_fast.cpp:29]   --->   Operation 18 'writereq' 'empty' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 19 [2/2] (0.00ns)   --->   "%call_ln29 = call void @queries_search_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_33_2, i32 %gmem2, i32 %gmem1, i32 %gmem0, i62 %trunc_ln, i62 %trunc_ln13_1, i62 %trunc_ln1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/queries_search/queries_search_fast.cpp:29]   --->   Operation 19 'call' 'call_ln29' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 20 [1/2] (0.00ns)   --->   "%call_ln29 = call void @queries_search_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_33_2, i32 %gmem2, i32 %gmem1, i32 %gmem0, i62 %trunc_ln, i62 %trunc_ln13_1, i62 %trunc_ln1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/queries_search/queries_search_fast.cpp:29]   --->   Operation 20 'call' 'call_ln29' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 3.65>
ST_5 : Operation 21 [5/5] (3.65ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem2_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/queries_search/queries_search_fast.cpp:43]   --->   Operation 21 'writeresp' 'empty_23' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 3.65>
ST_6 : Operation 22 [4/5] (3.65ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem2_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/queries_search/queries_search_fast.cpp:43]   --->   Operation 22 'writeresp' 'empty_23' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 3.65>
ST_7 : Operation 23 [3/5] (3.65ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem2_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/queries_search/queries_search_fast.cpp:43]   --->   Operation 23 'writeresp' 'empty_23' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 3.65>
ST_8 : Operation 24 [2/5] (3.65ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem2_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/queries_search/queries_search_fast.cpp:43]   --->   Operation 24 'writeresp' 'empty_23' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 3.65>
ST_9 : Operation 25 [1/1] (0.00ns)   --->   "%spectopmodule_ln20 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/queries_search/queries_search_fast.cpp:20]   --->   Operation 25 'spectopmodule' 'spectopmodule_ln20' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_2, void @empty_3, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem0"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_7, void @empty_3, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem1"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem2, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_5, void @empty_3, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem2"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %targets, void @empty_10, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty, void @empty_9, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_11, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %targets, void @empty_12, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_11, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %queries, void @empty_10, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty, void @empty_13, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_11, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %queries, void @empty_12, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_11, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %indices, void @empty_10, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty, void @empty_6, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_11, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %indices, void @empty_12, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_11, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_10, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 39 [1/5] (3.65ns)   --->   "%empty_23 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem2_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/queries_search/queries_search_fast.cpp:43]   --->   Operation 39 'writeresp' 'empty_23' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 40 [1/1] (0.00ns)   --->   "%ret_ln43 = ret" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/queries_search/queries_search_fast.cpp:43]   --->   Operation 40 'ret' 'ret_ln43' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ targets]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ queries]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ indices]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
indices_read       (read         ) [ 0000000000]
queries_read       (read         ) [ 0000000000]
targets_read       (read         ) [ 0000000000]
trunc_ln           (partselect   ) [ 0011100000]
trunc_ln1          (partselect   ) [ 0011100000]
trunc_ln13_1       (partselect   ) [ 0011100000]
sext_ln29          (sext         ) [ 0000000000]
gmem2_addr         (getelementptr) [ 0001111111]
empty              (writereq     ) [ 0000000000]
call_ln29          (call         ) [ 0000000000]
spectopmodule_ln20 (spectopmodule) [ 0000000000]
specinterface_ln0  (specinterface) [ 0000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000]
specinterface_ln0  (specinterface) [ 0000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000]
specinterface_ln0  (specinterface) [ 0000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000]
specinterface_ln0  (specinterface) [ 0000000000]
specinterface_ln0  (specinterface) [ 0000000000]
specinterface_ln0  (specinterface) [ 0000000000]
specinterface_ln0  (specinterface) [ 0000000000]
specinterface_ln0  (specinterface) [ 0000000000]
specinterface_ln0  (specinterface) [ 0000000000]
specinterface_ln0  (specinterface) [ 0000000000]
empty_23           (writeresp    ) [ 0000000000]
ret_ln43           (ret          ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gmem2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="targets">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="targets"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="queries">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="queries"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="indices">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="indices"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="queries_search_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_33_2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="indices_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="64" slack="0"/>
<pin id="70" dir="0" index="1" bw="64" slack="0"/>
<pin id="71" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="indices_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="queries_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="64" slack="0"/>
<pin id="76" dir="0" index="1" bw="64" slack="0"/>
<pin id="77" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="queries_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="targets_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="64" slack="0"/>
<pin id="82" dir="0" index="1" bw="64" slack="0"/>
<pin id="83" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="targets_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_writeresp_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="0" index="2" bw="11" slack="0"/>
<pin id="90" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty/2 empty_23/5 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_queries_search_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_33_2_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="0" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="0" index="2" bw="32" slack="0"/>
<pin id="98" dir="0" index="3" bw="32" slack="0"/>
<pin id="99" dir="0" index="4" bw="62" slack="2"/>
<pin id="100" dir="0" index="5" bw="62" slack="2"/>
<pin id="101" dir="0" index="6" bw="62" slack="2"/>
<pin id="102" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln29/3 "/>
</bind>
</comp>

<comp id="107" class="1004" name="trunc_ln_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="62" slack="0"/>
<pin id="109" dir="0" index="1" bw="64" slack="0"/>
<pin id="110" dir="0" index="2" bw="3" slack="0"/>
<pin id="111" dir="0" index="3" bw="7" slack="0"/>
<pin id="112" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="trunc_ln1_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="62" slack="0"/>
<pin id="119" dir="0" index="1" bw="64" slack="0"/>
<pin id="120" dir="0" index="2" bw="3" slack="0"/>
<pin id="121" dir="0" index="3" bw="7" slack="0"/>
<pin id="122" dir="1" index="4" bw="62" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="trunc_ln13_1_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="62" slack="0"/>
<pin id="129" dir="0" index="1" bw="64" slack="0"/>
<pin id="130" dir="0" index="2" bw="3" slack="0"/>
<pin id="131" dir="0" index="3" bw="7" slack="0"/>
<pin id="132" dir="1" index="4" bw="62" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln13_1/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="sext_ln29_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="62" slack="1"/>
<pin id="139" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln29/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="gmem2_addr_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="64" slack="0"/>
<pin id="142" dir="0" index="1" bw="64" slack="0"/>
<pin id="143" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem2_addr/2 "/>
</bind>
</comp>

<comp id="147" class="1005" name="trunc_ln_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="62" slack="1"/>
<pin id="149" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="153" class="1005" name="trunc_ln1_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="62" slack="2"/>
<pin id="155" dir="1" index="1" bw="62" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

<comp id="158" class="1005" name="trunc_ln13_1_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="62" slack="2"/>
<pin id="160" dir="1" index="1" bw="62" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln13_1 "/>
</bind>
</comp>

<comp id="163" class="1005" name="gmem2_addr_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="3"/>
<pin id="165" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="gmem2_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="72"><net_src comp="12" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="10" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="12" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="8" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="12" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="6" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="20" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="22" pin="0"/><net_sink comp="86" pin=2"/></net>

<net id="93"><net_src comp="26" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="103"><net_src comp="24" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="104"><net_src comp="4" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="2" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="106"><net_src comp="0" pin="0"/><net_sink comp="94" pin=3"/></net>

<net id="113"><net_src comp="14" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="114"><net_src comp="68" pin="2"/><net_sink comp="107" pin=1"/></net>

<net id="115"><net_src comp="16" pin="0"/><net_sink comp="107" pin=2"/></net>

<net id="116"><net_src comp="18" pin="0"/><net_sink comp="107" pin=3"/></net>

<net id="123"><net_src comp="14" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="124"><net_src comp="80" pin="2"/><net_sink comp="117" pin=1"/></net>

<net id="125"><net_src comp="16" pin="0"/><net_sink comp="117" pin=2"/></net>

<net id="126"><net_src comp="18" pin="0"/><net_sink comp="117" pin=3"/></net>

<net id="133"><net_src comp="14" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="134"><net_src comp="74" pin="2"/><net_sink comp="127" pin=1"/></net>

<net id="135"><net_src comp="16" pin="0"/><net_sink comp="127" pin=2"/></net>

<net id="136"><net_src comp="18" pin="0"/><net_sink comp="127" pin=3"/></net>

<net id="144"><net_src comp="4" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="137" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="146"><net_src comp="140" pin="2"/><net_sink comp="86" pin=1"/></net>

<net id="150"><net_src comp="107" pin="4"/><net_sink comp="147" pin=0"/></net>

<net id="151"><net_src comp="147" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="152"><net_src comp="147" pin="1"/><net_sink comp="94" pin=4"/></net>

<net id="156"><net_src comp="117" pin="4"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="94" pin=6"/></net>

<net id="161"><net_src comp="127" pin="4"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="94" pin=5"/></net>

<net id="166"><net_src comp="140" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="86" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem2 | {2 3 4 5 6 7 8 9 }
 - Input state : 
	Port: queries_search : gmem0 | {3 4 }
	Port: queries_search : gmem1 | {3 4 }
	Port: queries_search : targets | {1 }
	Port: queries_search : queries | {1 }
	Port: queries_search : indices | {1 }
  - Chain level:
	State 1
	State 2
		gmem2_addr : 1
		empty : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                          Functional Unit                          |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_queries_search_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_33_2_fu_94 |    9    |  0.774  |   666   |   442   |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
|          |                      indices_read_read_fu_68                      |    0    |    0    |    0    |    0    |
|   read   |                      queries_read_read_fu_74                      |    0    |    0    |    0    |    0    |
|          |                      targets_read_read_fu_80                      |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
| writeresp|                        grp_writeresp_fu_86                        |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
|          |                          trunc_ln_fu_107                          |    0    |    0    |    0    |    0    |
|partselect|                          trunc_ln1_fu_117                         |    0    |    0    |    0    |    0    |
|          |                        trunc_ln13_1_fu_127                        |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
|   sext   |                          sext_ln29_fu_137                         |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                   |    9    |  0.774  |   666   |   442   |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
| gmem2_addr_reg_163 |   32   |
|trunc_ln13_1_reg_158|   62   |
|  trunc_ln1_reg_153 |   62   |
|  trunc_ln_reg_147  |   62   |
+--------------------+--------+
|        Total       |   218  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_86 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_86 |  p1  |   2  |  32  |   64   ||    9    |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |   66   ||  0.774  ||    9    |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    9   |    0   |   666  |   442  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |   218  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    9   |    1   |   884  |   451  |
+-----------+--------+--------+--------+--------+
