register_address_type: u32
registers:
  software_reset:
    description: Software Reset
    rw_type: rw
    address: 0x01
    size_bits: 8
    fields:
      software_reset:
        type: bool
        start: 0
  pwr_ctl:
    description: Power Control
    rw_type: rw
    address: 0x02
    size_bits: 8
    fields:
      mode:
        description: Device operational mode
        type: u8
        start: 0
        end: 2
        strict_conversion:
          active: default
          mute:
          software_shutdown:
          load_diagnostics_active:
      vsns_pd:
        description: Voltage sense power down
        type: bool
        start: 2
      isns_pd:
        description: Current sense power down
        type: bool
        start: 3
      ldg_mode_only:
        description: Only Load Diagnostics mode, self clearing bit
        type: bool
        start: 6
      pdm_i2s_mode:
        description: PDM I2S mode
        type: bool
        start: 7
  pb_cfg1:
    description: Playback Configuration 1
    rw_type: rw
    address: 0x03
    size_bits: 8
    fields:
      amp_level:
        description: Amplification level
        type: u8
        start: 1
        end: 6
        strict_conversion:
          unknown: default
          amp8dBv5: 0x01
          amp9dBv0:
          amp9dBv5:
          amp10dBv0:
          amp10dBv5:
          amp11dBv0:
          amp11dBv5:
          amp12dBv0:
          amp12dBv5:
          amp13dBv0:
          amp13dBv5:
          amp14dBv0:
          amp14dBv5:
          amp15dBv0:
          amp15dBv5:
          amp16dBv0:
          amp16dBv5:
          amp17dBv0:
          amp17dBv5:
          amp18dBv0:
          amp18dBv5:
          amp19dBv0:
          amp19dBv5:
          amp20dBv0:
          amp20dBv5:
          amp21dBv0:
          amp21dBv5:
      dis_dc_blocker:
        description: Disable DC Blocker
        type: bool
        start: 6
  misc_cfg1:
    description: Misc Configuration 1
    rw_type: rw
    address: 0x04
    size_bits: 8
    reset_value: 0xc6
    fields:
      amp_ss:
        description: Low EMI spread spectrum enable
        type: bool
        start: 2
      irqz_pu:
        description: IRQZ internal pull up enable
        type: bool
        start: 3
      ote_retry:
        description: Retry after over temperature event
        type: bool
        start: 4
      oce_retry:
        description: Retry after over current event
        type: bool
        start: 5
      vbat_por_retry:
        description: Retry after vbat por event
        type: bool
        start: 6
      cp_pg_retry:
        description: Retry after click and pop power good event
        type: bool
        start: 7
  misc_cfg2:
    description: Misc Configuration 2
    rw_type: rw
    address: 0x05
    size_bits: 8
    fields:
      dis_pvdd_flt:
        description: PVDD filter into SAR ADC
        type: u8
        start: 0
        end: 1
        strict_conversion:
          filter_100khz: default
          bypass:
      i2c_gbl_en:
        description: I2C global address enabled
        type: bool
        start: 1
      dis_vbat_flt:
        description: VBAT filter into SAR ADC
        type: u8
        start: 2
        end: 3
        strict_conversion:
          filter_100khz: default
          bypass:
      sdz_timeout:
        description: SDZ Timeout value
        type: u8
        start: 4
        end: 6
        strict_conversion:
          timeout_2ms: default
          timeout_4ms:
          timeout_6ms:
          timeout_23ms8:
      sdz_mode:
        description: SDZ Mode configuration
        type: u8
        start: 6
        end: 8
        strict_conversion:
          normal_with_timeout: default
          immediate:
          normal_only:
  tdm_cfg0:
    description: Sets the TDM frame start, TDM sample rate, TDM auto rate detection and whether rate is based on 44.1 kHz or 48 kHz frequency
    rw_type: rw
    address: 0x06
    size_bits: 8
    reset_value: 0x09
    fields:
      frame_start:
        description: TDM frame start polarity on FSYNC
        type: u8
        start: 0
        end: 1
        strict_conversion:
          low_to_high: default
          high_to_low:
      samp_rate:
        description: Sample rate of the TDM bus
        type: u8
        start: 1
        end: 4
        strict_conversion:
          rate8khz: default
          rate16khz:
          rate24khz:
          rate32khz:
          rate48khz:
          rate96khz:
          rate192khz:
      auto_rate:
        description: Disable auto detection of TDM sample rate
        type: bool
        start: 4
      ramp_rate:
        description: Sample rate based on 44.1kHz or 48kHz when CLASSD_SYNC=1
        type: u8
        start: 5
        end: 6
        strict_conversion:
          rate_48khz: default
          rate_44khz1:
      classd_sync:
        description: Class-D synchronization mode
        type: bool
        start: 6
  tdm_cfg1:
    description: Sets TDM RX justification, offset and capture edge
    rw_type: rw
    address: 0x07
    size_bits: 8
    reset_value: 0x02
    fields:
      rx_edge:
        description: TDM RX capture clock polarity (SBCLK)
        type: u8
        start: 0
        end: 1
        strict_conversion:
          rising_edge: default
          falling_edge:
      rx_offset:
        description: TDM RX start of frame to time slot 0 offset (SBCLK cycles)
        type: u8
        start: 1
        end: 6
      rx_justify:
        description: TDM RX sample justification within the time slot
        type: u8
        start: 6
        end: 7
        strict_conversion:
          left: default
          right:
  tdm_cfg2:
    description: Sets TDM RX time slot select, word length and time slot length
    rw_type: rw
    address: 0x08
    size_bits: 8
    reset_value: 0x4a
    fields:
      rx_slen:
        description: TDM RX time slot length
        type: u8
        start: 0
        end: 2
        strict_conversion:
          length16bits: default
          length24bits:
          length32bits:
      rx_wlen:
        description: TDM RX word length
        type: u8
        start: 2
        end: 4
        strict_conversion:
          length16bits: default
          length20bits:
          length24bits:
          length32bits:
      rx_scfg:
        description: TDM RX time slot select config
        type: u8
        start: 4
        end: 6
        strict_conversion:
          mono_with_offset: default
          mono_left_channel:
          mono_right_channel:
          stereo_downmix:
      ivmon_len:
        description: Sets the current and voltage data to length
        type: u8
        start: 6
        end: 8
        strict_conversion:
          length8bits: default
          length16bits:
          length24bits:
          length32bits:
  tdm_cfg3:
    description: Sets TDM RX left and right time slots
    rw_type: rw
    address: 0x09
    size_bits: 8
    fields:
      rx_slot_l:
        description: TDM RX Left Channel Time Slot
        type: u8
        start: 0
        end: 4
      rx_slot_r:
        description: TDM RX Right Channel Time Slot
        type: u8
        start: 4
        end: 8
  tdm_cfg4:
    description: Sets TDM TX bus keeper, fill, offset and transmit edge
    rw_type: rw
    address: 0x0A
    size_bits: 8
    reset_value: 0x13
    fields:
      tx_edge:
        description: TDM TX launch clock polarity (SBCLK)
        type: u8
        start: 0
        end: 1
        strict_conversion:
          rising_edge: default
          falling_edge:
      tx_offset:
        description: TDM TX start of frame to time slot 0 offset
        type: u8
        start: 1
        end: 4
      tx_fill:
        description: TDM TX SDOUT unused bitfield fill
        type: u8
        start: 4
        end: 5
        strict_conversion:
          transmit_0: default
          transmit_high_z:
      tx_keepen:
        description: TDM TX SDOUT bus keeper enable
        type: bool
        start: 5
      tx_keepln:
        description: TDM TX SDOUT will hold the bus for the following when TX_KEEPEN is enabled
        type: u8
        start: 6
        end: 7
        strict_conversion:
          one_lsb_cycle: default
          always:
      tx_keepcy:
        description: TDM TX SDOUT LSB data will be driven for
        type: u8
        start: 7
        end: 8
        strict_conversion:
          full_cycle: default
          half_cycle:
  tdm_cfg5:
    description: Sets TDM TX V-Sense time slot and enable
    rw_type: rw
    address: 0x0B
    size_bits: 8
    reset_value: 0x04
    fields:
      vsns_slot:
        description: TDM TX voltage sense time slot
        type: u8
        start: 0
        end: 6
      vsns_tx:
        description: TDM TX voltage sense transmit enable
        type: bool
        start: 6
  tdm_cfg6:
    description: Sets TDM TX I-Sense time slot and enable
    rw_type: rw
    address: 0x0C
    size_bits: 8
    fields:
      isns_slot:
        description: TDM TX current sense time slot
        type: u8
        start: 0
        end: 6
      isns_tx:
        description: TDM TX current sense transmit enable
        type: bool
        start: 6
  tdm_cfg7:
    description: Sets TDM TX VBAT time slot and enable
    rw_type: rw
    address: 0x0D
    size_bits: 8
    fields:
      vbat_slot:
        description: TDM TX VBAT time slot
        type: u8
        start: 0
        end: 6
      vbat_tx:
        description: TDM TX VBAT transmit enable
        type: bool
        start: 6
      vbat_slen:
        description: TDM TX VBAT time slot length
        type: u8
        start: 7
        end: 8
        strict_conversion:
          truncate_8bits: default
          left_justify_16bits:
  tdm_cfg8:
    description: Sets TDM TX temp time slot and enable
    rw_type: rw
    address: 0x0E
    size_bits: 8
    fields:
      temp_slot:
        description: TDM TX temp sensor time slot
        type: u8
        start: 0
        end: 6
      temp_tx:
        description: TDM TX temp sensor transmit enable
        type: bool
        start: 6
  tdm_cfg9:
    description: Sets ICLA bus, TDM TX limiter gain reduction time slot and enable
    rw_type: rw
    address: 0x0F
    size_bits: 8
    fields:
      gain_slot:
        description: TDM TX limiter gain reduction time slot
        type: u8
        start: 0
        end: 6
      gain_tx:
        description: TDM TX limiter gain reduction transmit enable
        type: bool
        start: 6
  tdm_cfg10:
    description: Sets boost current limiter slot and enable
    rw_type: rw
    address: 0x10
    size_bits: 8
    fields:
      bst_slot:
        description: TDM TX boost sync and current limit time slot
        type: u8
        start: 0
        end: 6
      bst_sync_tx:
        description: TDM TX boost clock sync enable
        type: bool
        start: 6
      bst_tx:
        description: TDM TX boost current limiter enable
        type: bool
        start: 7
  dsp_mode_tdm_det:
    description: Readback of internal auto-rate detection
    rw_type: r
    address: 0x11
    size_bits: 8
    fields:
      fs_rate:
        description: Detected sample rate of TDM bus
        type: u8
        start: 0
        end: 3
        strict_conversion:
          rate8khz: default
          rate16khz:
          rate24khz:
          rate32khz:
          rate48khz:
          rate96khz:
          rate192khz:
          error:
      fs_ratio:
        description: Detected SBCLK to FSYNC ratio
        type: u8
        start: 3
        end: 7
        strict_conversion:
          ratio16: default
          ratio24:
          ratio32:
          ratio48:
          ratio64:
          ratio96:
          ratio128:
          ratio192:
          ratio256:
          ratio384:
          ratio512:
          invalid: 0x0f
  lim_cfg0:
    description: Sets Limiter attack step size, attack rate and enable
    rw_type: rw
    address: 0x12
    size_bits: 8
    fields:
      limb_en:
        description: Limiter enable
        type: bool
        start: 0
      limb_atk_rt:
        description: VBAT Limiter attack rate (samples per step)
        type: u8
        start: 1
        end: 4
        strict_conversion:
          step1samples: default
          step2samples:
          step4samples:
          step8samples:
          step16samples:
          step32samples:
          step64samples:
          step128samples:
      limb_atk_st:
        description: VBAT Limiter attack step size
        type: u8
        start: 4
        end: 6
        strict_conversion:
          step0dB25: default
          step0dB5:
          step1dB:
          step2dB:
      vbat_lim_th_selection:
        description: Select source of threshold for VBAT based limiting
        type: u8
        start: 6
        end: 7
        strict_conversion:
          user: default
          pvdd:
  lim_cfg1:
    description: Sets VBAT limiter release step size, release rate and hold time
    rw_type: rw
    address: 0x13
    size_bits: 8
    fields:
      limb_hld_tm:
        description: VBAT Limiter hold time
        type: u8
        start: 0
        end: 3
        strict_conversion:
          time0ms: default
          time10ms:
          time25ms:
          time50ms:
          time100ms:
          time250ms:
          time500ms:
          time1000ms:
      limb_rls_rt:
        description: VBAT Limiter/BOP/ICLA release rate
        type: u8
        start: 3
        end: 6
        strict_conversion:
          step10ms: default
          step20ms:
          step40ms:
          step80ms:
          step160ms:
          step320ms:
          step640ms:
          step1280ms:
      limb_rls_st:
        description: VBAT Limiter/BOP/ICLA release step size
        type: u8
        start: 6
        end: 8
        strict_conversion:
          step0dB25: default
          step0dB5:
          step1dB:
          step2dB:
  dsp_frequency_bop_cfg0:
    description: Sets BOP infinite hold clear, infinite hold enable, mute on brown out and enable
    rw_type: rw
    address: 0x14
    size_bits: 8
    fields:
      bop_en:
        description: Brown out prevention enable
        type: bool
        start: 0
      bop_mute:
        description: Mute on brown out event
        type: bool
        start: 1
      bop_inf_hld:
        description: Infinite hold on brown out event
        type: u8
        start: 2
        end: 3
        strict_conversion:
          bop_hld_tm: default
          until_bop_hld_clr:
      bop_hld_clr:
        description: BOP infinite hold clear (self clearing)
        type: bool
        start: 3
      bosd_en:
        description: Brown out prevention enable
        type: bool
        start: 4
  bop_cfg0:
    description: BOP attack rate, attack step size and hold time
    rw_type: rw
    address: 0x15
    size_bits: 8
    fields:
      bop_hld_tm:
        description: Brown out prevention hold time
        type: u8
        start: 0
        end: 3
        strict_conversion:
          time0ms: default
          time10ms:
          time25ms:
          time50ms:
          time100ms:
          time250ms:
          time500ms:
          time1000ms:
      bop_atk_st:
        description: Brown out prevention attack step size
        type: u8
        start: 3
        end: 5
        strict_conversion:
          step0dB5: default
          step1dB0:
          step1dB5:
          step2dB0:
      bop_atk_rt:
        description: Brown out prevention attack rate
        type: u8
        start: 5
        end: 8
        strict_conversion:
          step1samples: default
          step2samples:
          step4samples:
          step8samples:
          step16samples:
          step32samples:
          step64samples:
          step128samples:
  bil_and_icla_cfg0:
    description: Boost Current limiter and ICLA
    rw_type: rw
    address: 0x16
    size_bits: 8
    fields:
      bil_hld_tm:
        description: VBAT current limiter hold time
        type: u8
        start: 7
        end: 4
        strict_conversion:
          time0ms: default
          time10ms:
          time25ms:
          time50ms:
          time100ms:
          time250ms:
          time500ms:
          time1000ms:
  int_mask0:
    description: Interrupt masks
    rw_type: rw
    address: 0x1A
    size_bits: 8
    reset_value: 0xFC
    fields:
      value:
        type: u8
        start: 0
        end: 8
      over_temp_error:
        type: bool
        start: 0
      over_current_error:
        type: bool
        start: 1
      tdm_clock_error:
        type: bool
        start: 2
      limiter_active_error:
        type: bool
        start: 3
      vbat_below_limiter_error:
        type: bool
        start: 4
      limiter_max_atten:
        type: bool
        start: 5
      limiter_infinite_hold:
        type: bool
        start: 6
      limiter_mute:
        type: bool
        start: 7
  int_mask1:
    description: Interrupt masks
    rw_type: rw
    address: 0x1B
    size_bits: 8
    reset_value: 0xA6
    fields:
      value:
        type: u8
        start: 0
        end: 6
      vbat_brown_out:
        type: bool
        start: 0
      brownout_protection_active:
        type: bool
        start: 1
      brownout_device_power_down_start:
        type: bool
        start: 2
      speaker_open_load:
        type: bool
        start: 3
      speaker_short_load:
        type: bool
        start: 4
      load_diagnostic_completion:
        type: bool
        start: 5
  int_mask2:
    description: Interrupt masks
    rw_type: rw
    address: 0x1C
    size_bits: 8
    reset_value: 0xDF
    fields:
      value:
        type: u8
        start: 0
        end: 8
      device_power_up:
        type: bool
        start: 0
      cp_pg:
        type: bool
        start: 1
      boost_ov_clamp:
        type: bool
        start: 2
      dc_detect:
        type: bool
        start: 3
      pll_lock:
        type: bool
        start: 4
      vbat_por:
        type: bool
        start: 5
      boost_clock_error:
        type: bool
        start: 6
      dac_mod_clock_error:
        type: bool
        start: 7
  int_mask3:
    description: Interrupt masks
    rw_type: rw
    address: 0x1D
    size_bits: 8
    reset_value: 0xFF
    fields:
      value:
        type: u8
        start: 0
        end: 8
      asi2_clock_error:
        type: bool
        start: 3
      pdm_mic_clock_error:
        type: bool
        start: 4
      device_power_down_intp:
        type: bool
        start: 7
  int_live0:
    description: Live interrupt readback
    rw_type: r
    address: 0x1F
    size_bits: 8
    fields:
      value:
        type: u8
        start: 0
        end: 8
      over_temp:
        type: bool
        start: 0
      over_current:
        type: bool
        start: 1
      tdm_clock:
        type: bool
        start: 2
      limiter_active:
        type: bool
        start: 3
      vbat_below_limiter:
        type: bool
        start: 4
      limiter_max_atten:
        type: bool
        start: 5
      limiter_infinite_hold:
        type: bool
        start: 6
      limiter_mute:
        type: bool
        start: 7
  int_live1:
    description: Live interrupt readback
    rw_type: r
    address: 0x20
    size_bits: 8
    fields:
      value:
        type: u8
        start: 0
        end: 6
      vbat_brown_out:
        type: bool
        start: 0
      brownout_protection_active:
        type: bool
        start: 1
  int_live3:
    description: Live interrupt readback
    rw_type: r
    address: 0x21
    size_bits: 8
    fields:
      value:
        type: u8
        start: 0
        end: 8
      device_power_up:
        type: bool
        start: 0
      cp_pg:
        type: bool
        start: 1
      boost_ov_clamp:
        type: bool
        start: 2
      dc_detect:
        type: bool
        start: 3
      pll_lock:
        type: bool
        start: 4
      vbat_por:
        type: bool
        start: 5
      boost_clock_error:
        type: bool
        start: 6
      dac_mod_clock_error:
        type: bool
        start: 7
  int_live4:
    description: Live interrupt readback
    rw_type: r
    address: 0x22
    size_bits: 8
    fields:
      value:
        type: u8
        start: 0
        end: 8
      asi2_clock_error:
        type: bool
        start: 3
      pdm_mic_clkock_error:
        type: bool
        start: 4
      device_power_down:
        type: bool
        start: 7
  int_ltch0:
    copy_of: int_live0
    description: Latched interrupt readback
    address: 0x24
  int_ltch1:
    copy_of: int_live1
    description: Latched interrupt readback
    address: 0x25
  int_ltch3:
    copy_of: int_live3
    description: Latched interrupt readback
    address: 0x26
  int_ltch4:
    copy_of: int_live4
    description: Latched interrupt readback
    address: 0x27
  vbat:
    description: SAR ADC VBAT conversion
    rw_type: r
    address: 0x2A
    size_bits: 16
    fields:
      vbat_cnv:
        type: u16
        start: 6
        end: 16
  temp:
    description: SARD ADC Temp conversion
    rw_type: r
    address: 0x2C
    size_bits: 8
    fields:
      tmp_cnv:
        type: u8
        start: 0
        end: 8
  int_clk_cfg:
    description: Interrupt IRQZ configuration
    rw_type: rw
    address: 0x30
    size_bits: 8
    reset_value: 0x19
    fields:
      irqz_pin_cfg:
        description: IRQZ interrupt configuration
        type: u8
        start: 0
        end: 2
        strict_conversion:
          unmasked_live:
            description: IRQZ will assert on any unmasked live interrupts
          unmasked_latched:
            description: IRQZ will assert on any unmasked latched interrupts
          unmasked_live_once:
            description: IRQZ will assert for 2-4ms one time on any unmasked live interrupt event
          unmasked_latched_every:
            description: IRQZ will assert for 2-4ms every 4ms on any unmasked latched interrupts
          other: default # device-driver does not (yet) support default value with description
      clr_intp_ltch:
        description: Clear INT_LTCH registers to clear interrupts (self clearing bit)
        type: bool
        start: 2
  din_pd:
    description: Sets enables of input pin weak pull down
    rw_type: rw
    address: 0x31
    size_bits: 8
    reset_value: 0x40
    fields:
      value:
        type: u8
        start: 0
        end: 8
      sbclk:
        type: bool
        start: 0
      fsync:
        type: bool
        start: 1
      sdin:
        type: bool
        start: 2
      sdout:
        type: bool
        start: 3
      addr_spiclk:
        type: bool
        start: 4
      spii2cz_miso:
        type: bool
        start: 5
      sbclk2:
        type: bool
        start: 7
  misc:
    description: Set IRQZ pin active state
    rw_type: rw
    address: 0x32
    size_bits: 8
    reset_value: 0x80
    fields:
      irqz_val:
        description: IRQZ bit bang in read value. Default is 1b'1 if there are no interupts/errors
        type: bool
        start: 0
      auto_incmm:
        description: auto-inc of memory across pages option
        type: bool
        start: 1
      irqz_mode:
        description: IRQZ_PU over-ride options
        type: u8
        start: 4
        end: 7
      irqz_pol:
        description: IRQZ pin polarity for interrupt
        type: u8
        start: 7
        end: 8
        strict_conversion:
          active_high: default
          active_low:
  boost_cfg1:
    description: Boost Configure 1
    rw_type: rw
    address: 0x33
    size_bits: 8
    reset_value: 0x34
    fields:
      bst_dynamic_ilim_en:
        description: Dynamic Current Limiter based on VBAT
        type: bool
        start: 0
      bst_pfml:
        description: Boost active mode PFM lower limit
        type: u8
        start: 1
        end: 3
        strict_conversion:
          no_lower_limit: default
          frequency_25khz:
          frequency_50khz:
          frequency_100khz:
      bst_en:
        description: Boost enable
        type: bool
        start: 5
      bst_mode:
        description: Boost mode
        type: u8
        start: 6
        end: 8
        strict_conversion:
          class_h: default
          class_g:
          boost_always_on:
          boost_always_off:
  boost_cfg2:
    description: Boost Configure 2
    rw_type: rw
    address: 0x34
    size_bits: 8
    fields:
      bst_vreg:
        description: Boost Maximum Voltage (default 11V)
        type: u8
        start: 0
        end: 4
        strict_conversion:
          boost6v0: 1
          boost6v5:
          boost7v0:
          boost7v5:
          boost8v0:
          boost8v5:
          boost9v0:
          boost9v5:
          boost10v0:
          boost10v5:
          boost11v0: default
          boost11v5:
          boost12v0:
          boost12v5:
      bst_pa:
        description: Boost sync phase
        type: u8
        start: 4
        end: 5
        strict_conversion:
          phase_0deg: default
          phase_180deg:
      bst_sync:
        description: Boost sync to clock
        type: bool
        start: 5
      bst_ir:
        description: Boost inductor range
        type: u8
        start: 6
        end: 8
        strict_conversion:
          less_0uH6:
          between_0uH6_and_1uH3: default
          between_1uH3_and_2uH5:
          reserved:
  boost_cfg3:
    description: Boost Configure 3
    rw_type: rw
    address: 0x35
    size_bits: 8
    reset_value: 0x74
    fields:
      bst_lr:
        description: Slope of boost load regulation
        type: u8
        start: 2
        end: 4
        strict_conversion:
          load_reg_1v0_3a_per_v: 1
          load_reg_1v5_2a_per_v:
          reserved: catch-all
      bst_class_h_step_time:
        description: Step Time for Boost if in Class-H mode
        type: u8
        start: 4
        end: 8
        strict_conversion:
          step9us:
          step18us:
          step36us:
          step54us:
          step72us:
          step90us:
          step108us:
          step135us: default
          step162us:
          step198us:
          step252us:
          step342us:
          step477us:
          step612us:
          step792us:
          step990us:
  clock_configuration:
    description: Clock configuration
    rw_type: rw
    address: 0x38
    size_bits: 8
    reset_value: 0x0d
    fields:
      auto_clk:
        description: Clocking automatic configuration
        type: bool
        start: 0
      sbclk_fs_ratio:
        description: Program manually SBCLK to FS ratio when auto clock detection is disabled
        type: u8
        start: 2
        end: 6
      sel_madc_div_rev:
        description: MADC Clock divider selection
        type: u8
        start: 6
        end: 7
      inv_dac_out_phase:
        description: Inverts DAC OUTPUT phase
        type: bool
        start: 7
  ramp_frame_select:
    description: Ramp Frame Select
    rw_type: rw
    address: 0x3B
    size_bits: 8
    reset_value: 0x58
    fields:
      force_ramp_sel_freq_var:
        description: Force ramp frequency when in fixed frequency mode
        type: u8
        start: 0
        end: 2
      force_ramp_sel_freq:
        description: Ramp frequency select
        type: u8
        start: 2
        end: 3
      sar_vbat_avg_config:
        description: Number of VBAT conversions for averaging
        type: u8
        start: 3
        end: 5
      vbat_dsp_lpf_reg:
        description: VBAT firmware filter frequency
        type: u8
        start: 5
        end: 7
      haptic_en:
        description: Enable haptics mode
        type: bool
        start: 7
  retry_timer:
    description: Retry Timer
    rw_type: rw
    address: 0x3C
    size_bits: 8
    reset_value: 0x38
    fields:
      retry_wait_tm:
        description: Retry wait time for OC,OT,CLK ERR DETECTION and VBAT_POR
        type: u8
        start: 0
        end: 2
      classh_release_timer:
        description: Delay of class H controls in terms of number of samples
        type: u8
        start: 2
        end: 7
  hold_sar_update:
    rw_type: rw
    address: 0x3D
    size_bits: 8
    reset_value: 0x08
    fields:
      sar_data_hold_update:
        description: Hold SAR VBAT and Temp update during register readback
        type: bool
        start: 0
      averaging_timer_init_ldg_mode_reg:
        description: Duration of Averaging done by the firmware on V/I data
        type: u8
        start: 1
        end: 3
      switch_aux_scheme_ldg_reg:
        description: Auxiliary Clock Scheme in Load diagnostic Mode
        type: bool
        start: 3
      switch_aux_scheme_beep_mode:
        description: Auxiliary Clock Scheme in beep mode
        type: bool
        start: 4
  idle_channel:
    rw_type: rw
    address: 0x3E
    size_bits: 8
    reset_value: 0x10
    fields:
      mask_idle_ch_misc:
        description: Mask the idle ch detc reaction on MISC
        type: bool
        start: 0
      mask_idle_ch_ivsense:
        description: Mask the idle ch detc reaction on IVSENSE
        type: bool
        start: 1
      mask_idle_ch_cp:
        description: Mask the idle ch detc reaction on CP
        type: bool
        start: 2
      mask_idle_ch_classd:
        description: Mask the idle ch detc reaction on ClassD
        type: bool
        start: 3
      enable_idle_ch_detect:
        description: Enable the Idle Detection Scheme
        type: bool
        start: 4
      noise_gate_enable:
        description: Noise Gate (analog classD mute) feature idle channel
        type: bool
        start: 5
      noise_gate_user_ctrl:
        description: Noise Gate (analog classD mute) feature user controlled
        type: bool
        start: 6
  tg_cfg0:
    description: Tone Generator
    rw_type: rw
    address: 0x3F
    size_bits: 8
    reset_value: 0x00
    fields:
      tg1_pinen:
        description: Tone pin trigger
        type: u8
        start: 4
        end: 6
        strict_conversion:
          disabled: default
          sdin:
          gpio:
          ad1:
      tg1_en:
        description: Tone Generator 1 enable conditions
        type: u8
        start: 6
        end: 8
        strict_conversion:
          pin_triggered: default
          enabled:
          audio_level_enabled:
  bst_ilim_cfg0:
    description: Boost ILIM configuration 0
    rw_type: rw
    address: 0x40
    size_bits: 8
    reset_value: 0x76
    fields:
      bst_ilim:
        description: Boost peak current limit
        type: u8
        start: 0
        end: 6
        strict_conversion: BoostPeakCurrentMaxRun
      bst_ssl:
        description: Boost Soft Start Current Limit
        type: u8
        start: 6
        end: 8
  pdm_config0:
    rw_type: rw
    address: 0x41
    size_bits: 8
    fields:
      pdm_mic_slv:
        description: Device in PDM MIC SLAVE or MASTER
        type: u8
        start: 0
        end: 1
        strict_conversion:
          master_mode: default
          slave_mode:
      pdm_mic1_en:
        description: Control for PDM MIC1 path
        type: bool
        start: 1
      pdm_mic2_en:
        description: Control for PDM MIC2 path
        type: bool
        start: 2
      pdm_pad0_cap_edge:
        description: Capture edge of PDM mic data for PAD0
        type: u8
        start: 3
        end: 4
        strict_conversion:
          mic1_positive_edge_mic2_negative_edge: default
          mic1_negative_edge_mic2_positive_edge:
      dis_pdm_mic_clk_err_pad0:
        description: Disable PDM Mic. clock error on PAD0 detection
        type: bool
        start: 4
      pdm_rate_pad0:
        description: PDM data rate of PAD0
        type: u8
        start: 5
        end: 6
        strict_conversion:
          rate3mhz072: default
          rate6mhz114:
      pdm_gate_pad0:
        description: Clock gating for master mode PAD0
        type: bool
        start: 7
  din_pd_pdm_config3:
    rw_type: rw
    address: 0x42
    size_bits: 8
    fields:
      wk_pulldown_pdmck_pad0:
        description: Control for pull down of PDMCK PAD0
        type: bool
        start: 3
      wk_pulldown_pdmd_pad0:
        description: Control for pull down of PDMD PAD0
        type: bool
        start: 4
      din_pd_sdin1:
        description: Weak pull down for SDIN1
        type: bool
        start: 6
      din_pd_sdin2:
        description: Weak pull down for SDIN2
        type: bool
        start: 7
  asi2_config0:
    rw_type: rw
    address: 0x43
    size_bits: 8
    fields:
      asi2_sbclk_fs_ratio:
        type: u8
        start: 3
        end: 7
      tx_fill_asi2:
        type: bool
        start: 7
  asi2_config1:
    rw_type: rw
    address: 0x44
    size_bits: 8
    fields:
      asi2_sbclk_master:
        description: ASI2 SBCLK master mode enable
        type: u8
        start: 0
        end: 1
        strict_conversion:
          slave_mode: default
          master_mode:
      tx_edge_asi2:
        type: bool
        start: 4
      rx_edge_asi2:
        type: bool
        start: 5
      asi2_tx_lsb_half_cycle_reg:
        type: bool
        start: 6
      asi2_auto_rate:
        type: bool
        start: 7
  asi2_config2:
    rw_type: rw
    address: 0x45
    size_bits: 8
    fields:
      rx_offset_asi2:
        description: TDM2 RX start of frame to time slot 0 offset (ASI2_SBCLK cycles)
        type: u8
        start: 0
        end: 5
      tx_offset_asi2:
        description: TDM2 TX start of frame to time slot 0 offset (ASI2_SBCLK cycles)
        type: u8
        start: 5
        end: 8
  asi2_config3:
    rw_type: rw
    address: 0x46
    size_bits: 8
    fields:
      my_device_num:
        description: My device number on the common BUS
        type: u8
        start: 0
        end: 2
      num_devices:
        type: u8
        start: 2
        end: 4
      num_slots:
        type: u8
        start: 4
        end: 5
      asi2_sdout_bus_keeper_always_en:
        type: bool
        start: 5
        end: 6
      asi2_tx_keeper:
        type: bool
        start: 6
        end: 7
  pvdd:
    description: SAR ADC PVDD conversion
    rw_type: r
    address: 0x49
    size_bits: 16
    fields:
      pvdd_cnv_dsp:
        description: SAR ADC PVDD conversion
        type: u16
        start: 6
        end: 16
  rev_id:
    description: Revision and PG identifiers
    rw_type: r
    address: 0x7D
    size_bits: 8
    fields:
      pg_id:
        description: PG ID
        type: u8
        start: 0
        end: 4
      rev_id:
        description: Revision ID
        type: u8
        start: 4
        end: 8
  i2c_cksum:
    description: I2C checksum
    rw_type: rw
    address: 0x7E
    size_bits: 8
    fields:
      value:
        description: Returns I2C checksum. Writing to this register will reset the checksum to the written value. This register is updated on writes to other registers on all books and pages
        type: u8
        start: 0
        end: 8

  # clock_setting1:
  #   rw_type: rw
  #   address: 0x0004
  #   size_bits: 8
  #   fields:
  #     codec_clkin:
  #       type: u8
  #       start: 0
  #       end: 2
  #       strict_conversion:
  #         mclk: default
  #         bclk:
  #         gpio:
  #         pll:
  #     pll_clkin:
  #       type: u8
  #       start: 2
  #       end: 4
  #       strict_conversion:
  #         mclk: default
  #         bclk:
  #         gpio:
  #         din:
  #     pll_range:
  #       type: u8
  #       start: 6
  #       end: 7
  #       strict_conversion:
  #         low: default
  #         high:
  # ref_por_ldo_bgap_control:
  #   rw_type: rw
  #   address: 0x0101
  #   size_bits: 8
  #   fields:
  #     ldo_bandgap_dis:
  #       type: bool
  #       start: 1
  #     por_dis:
  #       type: bool
  #       start: 3
  #     master_reference_en:
  #       type: bool
  #       start: 4
