
---------- Begin Simulation Statistics ----------
final_tick                               2190967447000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  60229                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702316                       # Number of bytes of host memory used
host_op_rate                                    60424                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 39103.66                       # Real time elapsed on the host
host_tick_rate                               56029725                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2355184546                       # Number of instructions simulated
sim_ops                                    2362793452                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.190967                       # Number of seconds simulated
sim_ticks                                2190967447000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.325795                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              293500112                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           336097840                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         19439017                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        458928335                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          38883063                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       39322072                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          439009                       # Number of indirect misses.
system.cpu0.branchPred.lookups              583954928                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      3963400                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       3801866                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         13725744                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 555101551                       # Number of branches committed
system.cpu0.commit.bw_lim_events             62744986                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       11419483                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      106984995                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          2225102124                       # Number of instructions committed
system.cpu0.commit.committedOps            2228909273                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   4057077818                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.549388                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.308136                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2957864614     72.91%     72.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    677275036     16.69%     89.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    144359035      3.56%     93.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3    145901892      3.60%     96.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     40849471      1.01%     97.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     15688897      0.39%     98.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      5348975      0.13%     98.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      7044912      0.17%     98.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     62744986      1.55%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   4057077818                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        46                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            44169422                       # Number of function calls committed.
system.cpu0.commit.int_insts               2151192694                       # Number of committed integer instructions.
system.cpu0.commit.loads                    691597225                       # Number of loads committed
system.cpu0.commit.membars                    7608879                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      7608885      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1238988146     55.59%     55.93% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       18316825      0.82%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         3801411      0.17%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      695399083     31.20%     88.12% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     264794877     11.88%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       2228909273                       # Class of committed instruction
system.cpu0.commit.refs                     960193984                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 2225102124                       # Number of Instructions Simulated
system.cpu0.committedOps                   2228909273                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.965253                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.965253                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            747039303                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              5732271                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           291818439                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            2369092636                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles              1666744722                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1642011635                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              13748774                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             10766859                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             10063183                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  583954928                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                415165745                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2403447008                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              8871688                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          160                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2391551606                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 222                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          673                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               38924312                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.133540                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles        1656697398                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         332383175                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.546904                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        4079607617                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.587154                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.874840                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2368284641     58.05%     58.05% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1269951818     31.13%     89.18% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               267121377      6.55%     95.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               142782820      3.50%     99.23% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                13914315      0.34%     99.57% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 9582600      0.23%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  352374      0.01%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 3809270      0.09%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 3808402      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          4079607617                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       40                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                      293282079                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            13939344                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               566710934                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.529781                       # Inst execution rate
system.cpu0.iew.exec_refs                  1010069053                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 274555181                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              585994771                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            734021614                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3811012                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          4379619                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           279337632                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2335847011                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            735513872                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         12963853                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2316673114                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               2626061                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             15557944                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              13748774                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             22814871                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       319397                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        34402052                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        75431                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        25824                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      8733974                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     42424389                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     10740873                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         25824                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1990574                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      11948770                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                950635079                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2296004722                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.893749                       # average fanout of values written-back
system.cpu0.iew.wb_producers                849629533                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.525054                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2296192033                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2827560623                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1471493413                       # number of integer regfile writes
system.cpu0.ipc                              0.508840                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.508840                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          7611933      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1282380576     55.05%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            18331331      0.79%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              3802524      0.16%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           743523744     31.92%     88.24% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          273986813     11.76%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2329636968                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     49                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                 96                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           46                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               892                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    5030023                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002159                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 953626     18.96%     18.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     18.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     18.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     18.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     18.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     18.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     18.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     18.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     18.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     18.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     18.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     18.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     18.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     18.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     18.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     18.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     18.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     18.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     18.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     18.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     18.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     18.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     18.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     18.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     18.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     18.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     18.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     18.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     18.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     18.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     18.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     18.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     18.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     18.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     18.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     18.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     18.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     18.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     18.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     18.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     18.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     18.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     18.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               3563128     70.84%     89.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               513267     10.20%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            2327055009                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        8744239238                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2296004676                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2442808157                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2324426516                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2329636968                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           11420495                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      106937734                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           327759                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved          1012                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     44288215                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   4079607617                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.571044                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.797939                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2381082260     58.37%     58.37% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1         1186480595     29.08%     87.45% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          424771450     10.41%     97.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           67282556      1.65%     99.51% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           12043632      0.30%     99.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            5235624      0.13%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1892346      0.05%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             494151      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             325003      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     4079607617                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.532745                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         36333977                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         5192637                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           734021614                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          279337632                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2897                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      4372889696                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     9046253                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              638107561                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1421529086                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              27511913                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              1683359427                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              40617157                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                79336                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2880005464                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            2355263147                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1513651655                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1632726205                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              42681057                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              13748774                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            111431593                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                92122561                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               40                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      2880005424                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        234057                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              8887                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 55446563                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          8880                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  6330189933                       # The number of ROB reads
system.cpu0.rob.rob_writes                 4694368762                       # The number of ROB writes
system.cpu0.timesIdled                       54141119                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2864                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            81.704791                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               18227986                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            22309568                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1792054                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         33072564                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            919336                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         932287                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           12951                       # Number of indirect misses.
system.cpu1.branchPred.lookups               36265023                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        46782                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       3801576                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1383060                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  29520206                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3443109                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls       11405412                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       16045429                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           130082422                       # Number of instructions committed
system.cpu1.commit.committedOps             133884179                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    702949189                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.190461                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.869981                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    648735224     92.29%     92.29% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     26568727      3.78%     96.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8411126      1.20%     97.26% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      8807201      1.25%     98.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2456023      0.35%     98.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       718597      0.10%     98.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      3554626      0.51%     99.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       254556      0.04%     99.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3443109      0.49%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    702949189                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1457511                       # Number of function calls committed.
system.cpu1.commit.int_insts                125288130                       # Number of committed integer instructions.
system.cpu1.commit.loads                     36892468                       # Number of loads committed
system.cpu1.commit.membars                    7603281                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      7603281      5.68%      5.68% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        77461956     57.86%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       40694044     30.39%     93.93% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       8124754      6.07%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        133884179                       # Class of committed instruction
system.cpu1.commit.refs                      48818810                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  130082422                       # Number of Instructions Simulated
system.cpu1.committedOps                    133884179                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.436376                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.436376                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            627948106                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               427750                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            17473766                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             156033262                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                17884631                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 49878377                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1384734                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1153114                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              8793617                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   36265023                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 19856560                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    682971779                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               147940                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     157782104                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3587456                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.051281                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          21123957                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          19147322                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.223115                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         705889465                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.228909                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.666955                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               608991672     86.27%     86.27% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                54919632      7.78%     94.05% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                25777500      3.65%     97.70% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                10422352      1.48%     99.18% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 5116840      0.72%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  595150      0.08%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   65475      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     156      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     688      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           705889465                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1287543                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1518148                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                31679385                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.205231                       # Inst execution rate
system.cpu1.iew.exec_refs                    52417016                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  12357028                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              527244396                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             40413372                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           3802260                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1194906                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12700166                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          149915882                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             40059988                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1507173                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            145134681                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               2559705                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              5019007                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1384734                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             12074349                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       105409                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1117372                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        34818                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1978                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         5474                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3520904                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       773824                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1978                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       518121                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1000027                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 84177660                       # num instructions consuming a value
system.cpu1.iew.wb_count                    143770375                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.848161                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 71396169                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.203302                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     143811237                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               180386424                       # number of integer regfile reads
system.cpu1.int_regfile_writes               96747815                       # number of integer regfile writes
system.cpu1.ipc                              0.183946                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.183946                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          7603384      5.19%      5.19% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             86181267     58.77%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  45      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     63.95% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            44248264     30.17%     94.13% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            8608794      5.87%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             146641854                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4354376                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.029694                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 837421     19.23%     19.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     19.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     19.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     19.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     19.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     19.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     19.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     19.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     19.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     19.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     19.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     19.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     19.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     19.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     19.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     19.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     19.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     19.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     19.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     19.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     19.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     19.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     19.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     19.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     19.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     19.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     19.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     19.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     19.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     19.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     19.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     19.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     19.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     19.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     19.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     19.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     19.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     19.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     19.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     19.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     19.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     19.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     19.23% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3099613     71.18%     90.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               417340      9.58%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             143392832                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1003889856                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    143770363                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        165949257                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 138510095                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                146641854                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           11405787                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       16031702                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           362333                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           375                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6906297                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    705889465                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.207741                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.681803                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          618410258     87.61%     87.61% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           54937488      7.78%     95.39% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           18542512      2.63%     98.02% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            6014726      0.85%     98.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5472304      0.78%     99.64% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1021247      0.14%     99.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1034012      0.15%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             279703      0.04%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             177215      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      705889465                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.207362                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         23772444                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2221236                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            40413372                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12700166                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    103                       # number of misc regfile reads
system.cpu1.numCycles                       707177008                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  3674748721                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              567604899                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             89335472                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              26011236                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                21227753                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               4787481                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               116392                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            192071174                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             153863050                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          103409166                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 52597765                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              30495568                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1384734                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             63048250                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                14073694                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       192071162                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         26064                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               605                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 52633937                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           601                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   849435493                       # The number of ROB reads
system.cpu1.rob.rob_writes                  302807884                       # The number of ROB writes
system.cpu1.timesIdled                          16578                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         11983399                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              2489886                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            15928949                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              51596                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               3366501                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     16508991                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      32910694                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      4162568                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       111792                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    123897317                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      8327547                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    247800777                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        8439339                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2190967447000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           11365213                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5620437                       # Transaction distribution
system.membus.trans_dist::CleanEvict         10781133                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              346                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            256                       # Transaction distribution
system.membus.trans_dist::ReadExReq           5142292                       # Transaction distribution
system.membus.trans_dist::ReadExResp          5142286                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      11365213                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1016                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     49418192                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               49418192                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1416187904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1416187904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              539                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          16509123                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                16509123    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            16509123                       # Request fanout histogram
system.membus.respLayer1.occupancy        86015843916                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         58944433817                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   2190967447000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2190967447000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2190967447000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2190967447000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2190967447000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   2190967447000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2190967447000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2190967447000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2190967447000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2190967447000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 12                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    753854916.666667                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   938322192.720998                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       153500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2186524000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   2186444317500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4523129500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2190967447000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    348812007                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       348812007                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    348812007                       # number of overall hits
system.cpu0.icache.overall_hits::total      348812007                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     66353737                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      66353737                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     66353737                       # number of overall misses
system.cpu0.icache.overall_misses::total     66353737                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 867955367496                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 867955367496                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 867955367496                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 867955367496                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    415165744                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    415165744                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    415165744                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    415165744                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.159825                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.159825                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.159825                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.159825                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13080.730743                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13080.730743                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13080.730743                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13080.730743                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3832                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               65                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    58.953846                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     62611362                       # number of writebacks
system.cpu0.icache.writebacks::total         62611362                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3742342                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3742342                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3742342                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3742342                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     62611395                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     62611395                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     62611395                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     62611395                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 770917472498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 770917472498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 770917472498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 770917472498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.150811                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.150811                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.150811                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.150811                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12312.734327                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12312.734327                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12312.734327                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12312.734327                       # average overall mshr miss latency
system.cpu0.icache.replacements              62611362                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    348812007                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      348812007                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     66353737                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     66353737                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 867955367496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 867955367496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    415165744                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    415165744                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.159825                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.159825                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13080.730743                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13080.730743                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3742342                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3742342                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     62611395                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     62611395                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 770917472498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 770917472498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.150811                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.150811                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12312.734327                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12312.734327                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2190967447000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999977                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          411423190                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         62611362                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.571063                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999977                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        892942882                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       892942882                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2190967447000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    860484628                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       860484628                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    860484628                       # number of overall hits
system.cpu0.dcache.overall_hits::total      860484628                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     95302145                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      95302145                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     95302145                       # number of overall misses
system.cpu0.dcache.overall_misses::total     95302145                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2672342381153                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2672342381153                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2672342381153                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2672342381153                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    955786773                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    955786773                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    955786773                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    955786773                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.099711                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.099711                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.099711                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.099711                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 28040.736976                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 28040.736976                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 28040.736976                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 28040.736976                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     23610335                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      2383324                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           338999                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          23937                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    69.647211                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    99.566529                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     57592148                       # number of writebacks
system.cpu0.dcache.writebacks::total         57592148                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     39169506                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     39169506                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     39169506                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     39169506                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     56132639                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     56132639                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     56132639                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     56132639                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1046167416840                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1046167416840                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1046167416840                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1046167416840                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.058729                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.058729                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.058729                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.058729                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18637.417294                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18637.417294                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18637.417294                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18637.417294                       # average overall mshr miss latency
system.cpu0.dcache.replacements              57592148                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    620525924                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      620525924                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     70471824                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     70471824                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1633588823000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1633588823000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    690997748                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    690997748                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.101986                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.101986                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 23180.737070                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 23180.737070                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     24714709                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     24714709                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     45757115                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     45757115                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 744676480000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 744676480000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.066219                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.066219                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16274.550526                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16274.550526                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    239958704                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     239958704                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     24830321                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     24830321                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 1038753558153                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 1038753558153                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    264789025                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    264789025                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.093774                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.093774                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 41834.076899                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 41834.076899                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     14454797                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     14454797                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data     10375524                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total     10375524                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 301490936840                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 301490936840                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.039184                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.039184                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 29057.899807                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 29057.899807                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3192                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3192                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2748                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2748                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     14326000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     14326000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         5940                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         5940                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.462626                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.462626                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  5213.245997                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  5213.245997                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2735                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2735                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           13                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           13                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       866500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       866500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002189                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002189                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 66653.846154                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 66653.846154                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         5726                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5726                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          140                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          140                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       671000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       671000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         5866                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5866                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.023866                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.023866                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4792.857143                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4792.857143                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          140                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          140                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       532000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       532000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.023866                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.023866                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data         3800                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total         3800                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        34500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        34500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        33500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        33500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      2335073                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        2335073                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data      1466793                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total      1466793                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data 130882581000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total 130882581000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      3801866                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      3801866                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.385809                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.385809                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 89230.437424                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 89230.437424                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data      1466793                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total      1466793                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data 129415788000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total 129415788000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.385809                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.385809                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 88230.437424                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 88230.437424                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2190967447000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.995521                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          920427559                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         57599193                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.979869                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.995521                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999860                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999860                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1976800115                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1976800115                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2190967447000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            62446583                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            52796862                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                8131                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              533723                       # number of demand (read+write) hits
system.l2.demand_hits::total                115785299                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           62446583                       # number of overall hits
system.l2.overall_hits::.cpu0.data           52796862                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               8131                       # number of overall hits
system.l2.overall_hits::.cpu1.data             533723                       # number of overall hits
system.l2.overall_hits::total               115785299                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            164808                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           4793800                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              8180                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           3136691                       # number of demand (read+write) misses
system.l2.demand_misses::total                8103479                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           164808                       # number of overall misses
system.l2.overall_misses::.cpu0.data          4793800                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             8180                       # number of overall misses
system.l2.overall_misses::.cpu1.data          3136691                       # number of overall misses
system.l2.overall_misses::total               8103479                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  14004580992                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 505501062644                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    816175488                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 339578726825                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     859900545949                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  14004580992                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 505501062644                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    816175488                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 339578726825                       # number of overall miss cycles
system.l2.overall_miss_latency::total    859900545949                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        62611391                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        57590662                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           16311                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         3670414                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            123888778                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       62611391                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       57590662                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          16311                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        3670414                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           123888778                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002632                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.083239                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.501502                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.854588                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.065409                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002632                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.083239                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.501502                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.854588                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.065409                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 84975.128586                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 105448.926247                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 99776.954523                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 108260.178266                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106114.984188                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 84975.128586                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 105448.926247                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 99776.954523                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 108260.178266                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106114.984188                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             488336                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     14679                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      33.267661                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   8144301                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5620437                       # number of writebacks
system.l2.writebacks::total                   5620437                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst              7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         130685                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst              8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           9432                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              140132                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst             7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        130685                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst             8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          9432                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             140132                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       164801                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      4663115                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         8172                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      3127259                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           7963347                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       164801                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      4663115                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         8172                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      3127259                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      8697929                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         16661276                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  12356074492                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 449108450932                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    734128988                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 307586328873                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 769784983285                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  12356074492                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 449108450932                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    734128988                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 307586328873                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 825755489448                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1595540472733                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002632                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.080970                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.501012                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.852018                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.064278                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002632                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.080970                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.501012                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.852018                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.134486                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 74975.725220                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 96310.824617                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 89834.677925                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 98356.525274                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 96666.010320                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 74975.725220                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 96310.824617                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 89834.677925                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 98356.525274                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 94937.023451                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 95763.402079                       # average overall mshr miss latency
system.l2.replacements                       24675965                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     15159441                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         15159441                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     15159441                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     15159441                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks    108377023                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        108377023                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks    108377023                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    108377023                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      8697929                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        8697929                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 825755489448                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 825755489448                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 94937.023451                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 94937.023451                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    8                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            25                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            18                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 43                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       122000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       122000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           28                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           23                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               51                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.892857                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.782609                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.843137                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data         4880                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2837.209302                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           25                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           18                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            43                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       502500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       354000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       856500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.892857                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.782609                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.843137                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data        20100                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19666.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19918.604651                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           18                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               22                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           18                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             22                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           18                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           22                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        79000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       373000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       452000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19750                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20722.222222                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20545.454545                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          8846869                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           293847                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               9140716                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        3020442                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        2191021                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             5211463                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 311386667366                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 233227004606                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  544613671972                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data     11867311                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      2484868                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          14352179                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.254518                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.881745                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.363113                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 103093.079545                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 106446.722604                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 104503.029566                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        64234                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         5786                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            70020                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2956208                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      2185235                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        5141443                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 276492285984                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 210874862132                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 487367148116                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.249105                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.879417                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.358234                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 93529.374788                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 96499.855682                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 94791.899495                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      62446583                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          8131                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           62454714                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       164808                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         8180                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           172988                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  14004580992                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    816175488                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  14820756480                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     62611391                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        16311                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       62627702                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002632                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.501502                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002762                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 84975.128586                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 99776.954523                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85675.055380                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst            7                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst            8                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            15                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       164801                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         8172                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       172973                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  12356074492                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    734128988                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  13090203480                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002632                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.501012                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002762                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 74975.725220                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 89834.677925                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75677.727044                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     43949993                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       239876                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          44189869                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1773358                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       945670                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2719028                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 194114395278                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 106351722219                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 300466117497                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     45723351                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1185546                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      46908897                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.038785                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.797666                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.057964                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 109461.482271                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 112461.770194                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 110504.973651                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        66451                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         3646                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        70097                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1706907                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       942024                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2648931                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 172616164948                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  96711466741                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 269327631689                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.037331                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.794591                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.056470                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 101128.043267                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 102663.484944                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 101674.083503                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          167                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            7                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               174                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1148                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           49                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1197                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     14365486                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       384494                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     14749980                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         1315                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           56                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1371                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.873004                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.875000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.873085                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 12513.489547                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  7846.816327                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 12322.456140                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          174                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            8                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          182                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          974                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           41                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1015                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     19238978                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       835493                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     20074471                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.740684                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.732143                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.740336                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19752.544148                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20377.878049                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19777.803941                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 2190967447000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2190967447000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999956                       # Cycle average of tags in use
system.l2.tags.total_refs                   255792920                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  24676320                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     10.365927                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      35.734886                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.267272                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.418185                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.005152                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.834612                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    14.739847                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.558358                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.035426                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.147159                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000081                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.028666                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.230310                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            19                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            45                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.296875                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.703125                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                2004089880                       # Number of tag accesses
system.l2.tags.data_accesses               2004089880                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2190967447000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      10547200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     298511104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        523008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     200150976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    546747648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1056479936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     10547200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       523008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      11070208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    359707968                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       359707968                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         164800                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        4664236                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           8172                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        3127359                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      8542932                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            16507499                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5620437                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5620437                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4813946                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        136246252                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           238711                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         91352784                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    249546222                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             482197916                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4813946                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       238711                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5052657                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      164177687                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            164177687                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      164177687                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4813946                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       136246252                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          238711                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        91352784                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    249546222                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            646375603                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5445779.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    164798.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   4454104.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      8172.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   3056982.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   8532473.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.018269410750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       333562                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       333562                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            30240649                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5124139                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    16507499                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5620437                       # Number of write requests accepted
system.mem_ctrls.readBursts                  16507499                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5620437                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 290970                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                174658                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            773168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            774229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            961244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           3497429                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            895164                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            974505                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            875142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            877323                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            951582                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            833608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           817936                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           789400                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           875615                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           779543                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           750941                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           789700                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            288194                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            288638                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            342235                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            338444                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            390007                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            407018                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            387098                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            397163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            401167                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            364980                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           338451                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           305007                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           313968                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           306132                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           283728                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           293531                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       6.99                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 691907383975                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                81082645000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            995967302725                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     42666.80                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                61416.80                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 11173222                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2895763                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 68.90                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.17                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              16507499                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5620437                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4563823                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2737922                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1195726                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  982309                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  895078                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  779648                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  673000                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  619399                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  566157                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  519030                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 536012                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 798456                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 446251                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 310494                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 244330                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 178288                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 113954                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  51193                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   4362                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1097                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  34093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  38334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 138824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 288569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 328191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 335081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 333977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 333553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 335040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 335361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 336621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 345983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 336467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 336260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 331314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 326297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 325526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 326551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  18991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  14624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  12005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  10319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   9242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   8542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   8955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  11159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  13794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  14335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  13890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  13594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  13632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  13776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  13671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  13116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  12214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  11598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  11276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  11328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  11591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  11523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   4835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      2                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      7593294                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    182.580017                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   108.857530                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   256.526196                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4818764     63.46%     63.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1499913     19.75%     83.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       292961      3.86%     87.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       157036      2.07%     89.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       122951      1.62%     90.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       106813      1.41%     92.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        96637      1.27%     93.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        95412      1.26%     94.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       402807      5.30%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      7593294                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       333562                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      48.616179                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     26.649984                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    618.356889                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383       333557    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-49151            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::327680-344063            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        333562                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       333562                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.326083                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.303606                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.902307                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           288113     86.37%     86.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4762      1.43%     87.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            26184      7.85%     95.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             9386      2.81%     98.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             3320      1.00%     99.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1076      0.32%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              423      0.13%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              181      0.05%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               68      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               30      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               12      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        333562                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1037857856                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                18622080                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               348528704                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1056479936                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            359707968                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       473.70                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       159.08                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    482.20                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    164.18                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.94                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.70                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.24                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2190967352000                       # Total gap between requests
system.mem_ctrls.avgGap                      99013.63                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     10547072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    285062656                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       523008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    195646848                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    546078272                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    348528704                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4813888.044955512509                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 130108120.223476797342                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 238710.986197505117                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 89297012.727364376187                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 249240705.400585561991                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 159075254.393772840500                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       164800                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      4664236                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         8172                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      3127359                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      8542932                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5620437                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   5539327478                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 257524392321                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    389289190                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 178469970103                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 554044323633                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 52567767011957                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     33612.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     55212.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     47636.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     57067.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     64854.12                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9352967.93                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    64.95                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          25733816640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          13677828945                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         47040640500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13608352080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     172952934960.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     483222086220                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     434407637760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1190643297105                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        543.432673                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1123144887095                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  73161140000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 994661419905                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          28482381060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          15138721785                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         68745376560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        14818520340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     172952934960.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     708559139700                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     244650119040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1253347193445                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        572.051947                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 626985660901                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  73161140000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1490820646099                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                175                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           88                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    20875290227.272728                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   100791829029.525299                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           83     94.32%     94.32% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.14%     95.45% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.14%     96.59% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.14%     97.73% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      1.14%     98.86% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::7.5e+11-8e+11            1      1.14%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        26500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 789726213500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             88                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   353941907000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1837025540000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2190967447000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     19838940                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        19838940                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     19838940                       # number of overall hits
system.cpu1.icache.overall_hits::total       19838940                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        17620                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         17620                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        17620                       # number of overall misses
system.cpu1.icache.overall_misses::total        17620                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    997964000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    997964000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    997964000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    997964000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     19856560                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     19856560                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     19856560                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     19856560                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000887                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000887                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000887                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000887                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 56638.138479                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 56638.138479                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 56638.138479                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 56638.138479                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        16279                       # number of writebacks
system.cpu1.icache.writebacks::total            16279                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1309                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1309                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1309                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1309                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        16311                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        16311                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        16311                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        16311                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    931631500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    931631500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    931631500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    931631500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000821                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000821                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000821                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000821                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 57116.761695                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 57116.761695                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 57116.761695                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 57116.761695                       # average overall mshr miss latency
system.cpu1.icache.replacements                 16279                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     19838940                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       19838940                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        17620                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        17620                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    997964000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    997964000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     19856560                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     19856560                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000887                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000887                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 56638.138479                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 56638.138479                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1309                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1309                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        16311                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        16311                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    931631500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    931631500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000821                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000821                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 57116.761695                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 57116.761695                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2190967447000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.994817                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           19510674                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            16279                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1198.517968                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        353549500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.994817                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999838                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999838                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         39729431                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        39729431                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2190967447000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     36778034                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        36778034                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     36778034                       # number of overall hits
system.cpu1.dcache.overall_hits::total       36778034                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      9861791                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       9861791                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      9861791                       # number of overall misses
system.cpu1.dcache.overall_misses::total      9861791                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1044698936375                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1044698936375                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1044698936375                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1044698936375                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     46639825                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     46639825                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     46639825                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     46639825                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.211446                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.211446                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.211446                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.211446                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 105933.996814                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 105933.996814                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 105933.996814                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 105933.996814                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      9889870                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1440350                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            98971                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          17080                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    99.926948                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    84.329625                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      3670329                       # number of writebacks
system.cpu1.dcache.writebacks::total          3670329                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      7530790                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      7530790                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      7530790                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      7530790                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2331001                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2331001                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2331001                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2331001                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 235350297610                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 235350297610                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 235350297610                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 235350297610                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.049979                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.049979                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.049979                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.049979                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 100965.335326                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 100965.335326                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 100965.335326                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 100965.335326                       # average overall mshr miss latency
system.cpu1.dcache.replacements               3670329                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     32674951                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       32674951                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5840560                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5840560                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 504910699000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 504910699000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     38515511                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     38515511                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.151642                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.151642                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 86449.021840                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 86449.021840                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4654786                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4654786                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1185774                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1185774                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 111715996500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 111715996500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030787                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030787                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 94213.565570                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 94213.565570                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4103083                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4103083                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      4021231                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      4021231                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 539788237375                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 539788237375                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      8124314                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8124314                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.494963                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.494963                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 134234.575774                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 134234.575774                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2876004                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2876004                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1145227                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1145227                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 123634301110                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 123634301110                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.140963                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.140963                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 107956.152894                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 107956.152894                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          312                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          312                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          152                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          152                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      7048000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7048000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          464                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          464                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.327586                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.327586                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 46368.421053                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 46368.421053                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          107                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          107                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           45                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           45                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3208000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3208000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.096983                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.096983                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 71288.888889                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 71288.888889                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          335                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          335                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          117                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          117                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       996000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       996000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          452                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          452                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.258850                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.258850                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8512.820513                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8512.820513                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          117                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          117                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       879000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       879000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.258850                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.258850                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7512.820513                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7512.820513                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      2454955                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        2454955                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data      1346621                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total      1346621                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data 119105141000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total 119105141000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      3801576                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      3801576                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.354227                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.354227                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 88447.410964                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 88447.410964                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data      1346621                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total      1346621                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data 117758520000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total 117758520000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.354227                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.354227                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 87447.410964                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 87447.410964                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2190967447000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.935135                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           42908972                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3677517                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.667919                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        353561000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.935135                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.904223                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.904223                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           22                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        104562177                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       104562177                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2190967447000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         109537358                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     20779878                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    108730671                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        19055528                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         16001581                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             350                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           256                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            606                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         14365743                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        14365743                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      62627706                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     46909653                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1371                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1371                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    187834147                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    172783740                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        48901                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     11018625                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             371685413                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   8014256128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   7371699648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2085760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    469807360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            15857848896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        40692404                       # Total snoops (count)
system.tol2bus.snoopTraffic                 360624768                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        164585570                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.077365                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.270147                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              151979178     92.34%     92.34% # Request fanout histogram
system.tol2bus.snoop_fanout::1               12484698      7.59%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 116697      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   4997      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          164585570                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       247793204574                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       86402770844                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       93993033810                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        5517597065                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          24480472                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3304948632000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 144505                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703904                       # Number of bytes of host memory used
host_op_rate                                   144860                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 21466.26                       # Real time elapsed on the host
host_tick_rate                               51894514                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  3101988646                       # Number of instructions simulated
sim_ops                                    3109598959                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.113981                       # Number of seconds simulated
sim_ticks                                1113981185000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            98.361420                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              168860901                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           171673916                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          7050126                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        187552573                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits              7903                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          11128                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            3225                       # Number of indirect misses.
system.cpu0.branchPred.lookups              191200814                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         1476                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                           748                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          7048079                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 122760939                       # Number of branches committed
system.cpu0.commit.bw_lim_events             29268355                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls           2798                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      170198669                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           542259823                       # Number of instructions committed
system.cpu0.commit.committedOps             542260446                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2189773880                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.247633                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.212351                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2060619304     94.10%     94.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     25656382      1.17%     95.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     41048647      1.87%     97.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      5113469      0.23%     97.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      2134057      0.10%     97.48% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      2269088      0.10%     97.58% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       514191      0.02%     97.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     23150387      1.06%     98.66% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     29268355      1.34%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2189773880                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                       315                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               10375                       # Number of function calls committed.
system.cpu0.commit.int_insts                539111663                       # Number of committed integer instructions.
system.cpu0.commit.loads                    166806987                       # Number of loads committed
system.cpu0.commit.membars                        975                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass         1026      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       372412512     68.68%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult            803      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             238      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            34      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           103      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc           51      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      166807679     30.76%     99.44% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       3037873      0.56%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           56      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           38      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        542260446                       # Class of committed instruction
system.cpu0.commit.refs                     169845646                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  542259823                       # Number of Instructions Simulated
system.cpu0.committedOps                    542260446                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.090283                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.090283                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           1827695346                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 2111                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           148002890                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             756741529                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                90064466                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                253929897                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               7048589                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                 4167                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             37639847                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  191200814                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                171836753                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2034409486                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2104600                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           24                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     853393376                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  17                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles               14101272                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.086204                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         174917982                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         168868804                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.384759                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2216378145                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.385040                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.709417                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1589746028     71.73%     71.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               435759580     19.66%     91.39% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               174096808      7.86%     99.24% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 6699384      0.30%     99.55% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 5546058      0.25%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   25131      0.00%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 4503424      0.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     460      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    1272      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2216378145                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      310                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     213                       # number of floating regfile writes
system.cpu0.idleCycles                        1617822                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             7351674                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               141390971                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.420362                       # Inst execution rate
system.cpu0.iew.exec_refs                   493432455                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   3075294                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              186459596                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            219037409                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              1956                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5072521                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             3852282                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          707803386                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            490357161                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          6231844                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            932361033                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1730863                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents           1127707504                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               7048589                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles           1130136325                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     30952178                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            1490                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses           20                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          474                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           44                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     52230422                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       813623                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           474                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1545302                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       5806372                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                538845360                       # num instructions consuming a value
system.cpu0.iew.wb_count                    628817161                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.736825                       # average fanout of values written-back
system.cpu0.iew.wb_producers                397034912                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.283507                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     630309531                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1143753291                       # number of integer regfile reads
system.cpu0.int_regfile_writes              485849732                       # number of integer regfile writes
system.cpu0.ipc                              0.244482                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.244482                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass             1284      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            441027603     46.99%     46.99% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                 970      0.00%     46.99% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  253      0.00%     46.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     46.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                 34      0.00%     46.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                105      0.00%     46.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     46.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     46.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 18      0.00%     46.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                52      0.00%     46.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     46.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     46.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     46.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     46.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     46.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     46.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     46.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     46.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     46.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     46.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     46.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     46.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     46.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     46.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     46.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     46.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     46.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     46.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     46.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     46.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     46.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     46.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     46.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     46.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     46.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     46.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     46.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     46.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     46.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     46.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     46.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     46.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     46.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     46.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     46.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     46.99% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           494380513     52.67%     99.66% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            3181933      0.34%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             57      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            38      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             938592876                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                    320                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                640                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses          319                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               325                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   61784461                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.065827                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                4563301      7.39%      7.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      7.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      7.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      7.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      7.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      7.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      7.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      7.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      7.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%      7.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      7.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      7.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      7.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      7.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      7.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      7.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      7.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      7.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      7.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      7.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      7.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%      7.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      7.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      7.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      7.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      7.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      7.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      7.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      7.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      7.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      7.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      7.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%      7.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%      7.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%      7.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      7.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      7.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%      7.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%      7.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%      7.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%      7.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%      7.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%      7.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%      7.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%      7.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%      7.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              57220182     92.61%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                  978      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1000375733                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4161820886                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    628816842                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        873346262                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 707800378                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                938592876                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded               3008                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      165542943                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          6473167                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           210                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    105714659                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2216378145                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.423480                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.141330                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1821154144     82.17%     82.17% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          178038002      8.03%     90.20% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           75814604      3.42%     93.62% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           34279646      1.55%     95.17% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           57344264      2.59%     97.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           31944153      1.44%     99.20% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6           10416867      0.47%     99.67% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            4604015      0.21%     99.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            2782450      0.13%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2216378145                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.423172                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          5157005                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1318051                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           219037409                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            3852282                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    582                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   221                       # number of misc regfile writes
system.cpu0.numCycles                      2217995967                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     9966403                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             1333868844                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            416466792                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              44069038                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               110536426                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             476437755                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               500687                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            979790635                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             730799089                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          563634452                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                265299340                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               5021125                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               7048589                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            499530974                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               147167668                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups              312                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       979790323                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         93972                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              1144                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                222198573                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          1140                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2872961494                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1451542644                       # The number of ROB writes
system.cpu0.timesIdled                          16961                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  258                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            94.358796                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               69800189                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            73973166                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          9111339                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        106566131                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits              6217                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          39559                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           33342                       # Number of indirect misses.
system.cpu1.branchPred.lookups              110880611                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          288                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           464                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          9110838                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  46662936                       # Number of branches committed
system.cpu1.commit.bw_lim_events             11732809                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls           2602                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      183330684                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           204544277                       # Number of instructions committed
system.cpu1.commit.committedOps             204545061                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    695871977                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.293941                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.230338                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    630641913     90.63%     90.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     26729735      3.84%     94.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     14844459      2.13%     96.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      4501541      0.65%     97.25% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2294382      0.33%     97.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      2016623      0.29%     97.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       274935      0.04%     97.91% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      2835580      0.41%     98.31% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     11732809      1.69%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    695871977                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                4160                       # Number of function calls committed.
system.cpu1.commit.int_insts                201397701                       # Number of committed integer instructions.
system.cpu1.commit.loads                     53935838                       # Number of loads committed
system.cpu1.commit.membars                       1152                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass         1152      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       146893981     71.81%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             160      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       53936302     26.37%     98.18% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3713386      1.82%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        204545061                       # Class of committed instruction
system.cpu1.commit.refs                      57649688                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  204544277                       # Number of Instructions Simulated
system.cpu1.committedOps                    204545061                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.555733                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.555733                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            431411866                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                  546                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            59511453                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             436714257                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                65608577                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                211434257                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               9124206                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 1676                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              9422037                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  110880611                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 77251891                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    638035928                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              2916557                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     508507003                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               18249414                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.152454                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          79840308                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          69806406                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.699166                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         727000943                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.699461                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.030314                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               402642456     55.38%     55.38% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               205343874     28.25%     83.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                89826384     12.36%     95.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 9418817      1.30%     97.28% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                11636536      1.60%     98.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   88591      0.01%     98.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 8043729      1.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      51      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     505      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           727000943                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         303826                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             9642045                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                66260565                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.444340                       # Inst execution rate
system.cpu1.iew.exec_refs                   102097038                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   4176842                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              174306171                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            101837747                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts              1614                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         12395452                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7261510                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          386055582                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             97920196                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          7709100                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            323170394                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1143899                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            156958916                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               9124206                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            158702030                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      2997195                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          565077                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         2998                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation        13219                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     47901909                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      3547660                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents         13219                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      4060886                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       5581159                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                244284020                       # num instructions consuming a value
system.cpu1.iew.wb_count                    295352661                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.729563                       # average fanout of values written-back
system.cpu1.iew.wb_producers                178220600                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.406092                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     296581187                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               417879395                       # number of integer regfile reads
system.cpu1.int_regfile_writes              226147340                       # number of integer regfile writes
system.cpu1.ipc                              0.281236                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.281236                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass             1338      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            225164801     68.05%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                3688      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  160      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           101160652     30.57%     98.63% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4548855      1.37%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             330879494                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4872689                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.014726                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                1061778     21.79%     21.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     21.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     21.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     21.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     21.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     21.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     21.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     21.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     21.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     21.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     21.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     21.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     21.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     21.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     21.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     21.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     21.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     21.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     21.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     21.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     21.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     21.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     21.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     21.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     21.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     21.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     21.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     21.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     21.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     21.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     21.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     21.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     21.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     21.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     21.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     21.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     21.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     21.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     21.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     21.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     21.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     21.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     21.79% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3810506     78.20%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  405      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             335750845                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1395192146                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    295352661                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        567579311                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 386052603                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                330879494                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded               2979                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      181510521                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          1559526                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           377                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    123419174                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    727000943                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.455129                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.009203                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          544890151     74.95%     74.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          104574804     14.38%     89.33% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           41460877      5.70%     95.04% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           15644660      2.15%     97.19% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           12421250      1.71%     98.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            3944307      0.54%     99.44% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            2233042      0.31%     99.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            1010647      0.14%     99.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             821205      0.11%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      727000943                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.454939                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         14660548                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2371194                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           101837747                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7261510                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    186                       # number of misc regfile reads
system.cpu1.numCycles                       727304769                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1500542228                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              349054399                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            154170547                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               9117460                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                76039560                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              72946556                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               477661                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            561486331                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             417317064                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          318985391                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                207110935                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               4768040                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               9124206                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             85640653                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               164814844                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       561486331                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         31190                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              1224                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 38639007                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          1210                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  1072014575                       # The number of ROB reads
system.cpu1.rob.rob_writes                  806920539                       # The number of ROB writes
system.cpu1.timesIdled                           2815                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         44698345                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              9069131                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            61273474                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull               6729                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              15563386                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     74266687                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     148236587                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       984576                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       286986                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     48062044                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     39590788                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     96118372                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       39877774                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1113981185000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           74072868                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1173813                       # Transaction distribution
system.membus.trans_dist::WritebackClean            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict         72796352                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1386                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            452                       # Transaction distribution
system.membus.trans_dist::ReadExReq            191715                       # Transaction distribution
system.membus.trans_dist::ReadExResp           191711                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      74072868                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    222501166                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              222501166                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   4828057152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              4828057152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1372                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          74266421                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                74266421    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            74266421                       # Request fanout histogram
system.membus.respLayer1.occupancy       386779728903                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             34.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        169885798690                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              15.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1113981185000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1113981185000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1113981185000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1113981185000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1113981185000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1113981185000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1113981185000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1113981185000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1113981185000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1113981185000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 32                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           16                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    311450593.750000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   4527801.881041                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           16    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value    304455000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    320389500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             16                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1108997975500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4983209500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1113981185000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    171819912                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       171819912                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    171819912                       # number of overall hits
system.cpu0.icache.overall_hits::total      171819912                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        16840                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         16840                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        16840                       # number of overall misses
system.cpu0.icache.overall_misses::total        16840                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1271626999                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1271626999                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1271626999                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1271626999                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    171836752                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    171836752                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    171836752                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    171836752                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000098                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000098                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000098                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000098                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 75512.292102                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 75512.292102                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 75512.292102                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 75512.292102                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2033                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               45                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    45.177778                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        15190                       # number of writebacks
system.cpu0.icache.writebacks::total            15190                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         1650                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1650                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         1650                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1650                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        15190                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        15190                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        15190                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        15190                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1157413000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1157413000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1157413000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1157413000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000088                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000088                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000088                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000088                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 76195.720869                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 76195.720869                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 76195.720869                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 76195.720869                       # average overall mshr miss latency
system.cpu0.icache.replacements                 15190                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    171819912                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      171819912                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        16840                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        16840                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1271626999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1271626999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    171836752                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    171836752                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000098                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000098                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 75512.292102                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 75512.292102                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         1650                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1650                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        15190                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        15190                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1157413000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1157413000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000088                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000088                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 76195.720869                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 76195.720869                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1113981185000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          171835313                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            15222                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         11288.616016                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        343688694                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       343688694                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1113981185000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    129198706                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       129198706                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    129198706                       # number of overall hits
system.cpu0.dcache.overall_hits::total      129198706                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     70049553                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      70049553                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     70049553                       # number of overall misses
system.cpu0.dcache.overall_misses::total     70049553                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 5838586152406                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 5838586152406                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 5838586152406                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 5838586152406                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    199248259                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    199248259                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    199248259                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    199248259                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.351569                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.351569                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.351569                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.351569                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 83349.370586                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 83349.370586                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 83349.370586                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 83349.370586                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   1465808540                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       390942                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         31463001                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           5884                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    46.588326                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    66.441536                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     39835788                       # number of writebacks
system.cpu0.dcache.writebacks::total         39835788                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     30212106                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     30212106                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     30212106                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     30212106                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     39837447                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     39837447                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     39837447                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     39837447                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 3650462721768                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 3650462721768                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 3650462721768                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 3650462721768                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.199939                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.199939                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.199939                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.199939                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 91633.952391                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 91633.952391                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 91633.952391                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 91633.952391                       # average overall mshr miss latency
system.cpu0.dcache.replacements              39835788                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    127649455                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      127649455                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     68561659                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     68561659                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 5710199859000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 5710199859000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    196211114                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    196211114                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.349428                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.349428                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 83285.613888                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 83285.613888                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     28829749                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     28829749                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     39731910                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     39731910                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 3639055992000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 3639055992000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.202496                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.202496                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 91590.260624                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 91590.260624                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1549251                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1549251                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1487894                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1487894                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 128386293406                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 128386293406                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      3037145                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      3037145                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.489899                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.489899                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 86287.257967                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 86287.257967                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1382357                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1382357                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       105537                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       105537                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  11406729768                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  11406729768                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.034749                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.034749                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 108082.755508                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 108082.755508                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          684                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          684                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          158                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          158                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      5684500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      5684500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data          842                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          842                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.187648                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.187648                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 35977.848101                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 35977.848101                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          148                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          148                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           10                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           10                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       279000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       279000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.011876                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.011876                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        27900                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        27900                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          517                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          517                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          242                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          242                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1028500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1028500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          759                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          759                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.318841                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.318841                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data         4250                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total         4250                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          242                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          242                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       786500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       786500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.318841                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.318841                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data         3250                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total         3250                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          657                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            657                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data           91                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total           91                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data       430000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total       430000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data          748                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total          748                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.121658                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.121658                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data  4725.274725                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total  4725.274725                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data           91                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total           91                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data       339000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total       339000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.121658                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.121658                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data  3725.274725                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total  3725.274725                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1113981185000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999510                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          169040398                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         39836558                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             4.243348                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999510                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999985                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999985                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        438337742                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       438337742                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1113981185000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                1346                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             5710374                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 211                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1213761                       # number of demand (read+write) hits
system.l2.demand_hits::total                  6925692                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               1346                       # number of overall hits
system.l2.overall_hits::.cpu0.data            5710374                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                211                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1213761                       # number of overall hits
system.l2.overall_hits::total                 6925692                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             13844                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          34124277                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2574                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           6955992                       # number of demand (read+write) misses
system.l2.demand_misses::total               41096687                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            13844                       # number of overall misses
system.l2.overall_misses::.cpu0.data         34124277                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2574                       # number of overall misses
system.l2.overall_misses::.cpu1.data          6955992                       # number of overall misses
system.l2.overall_misses::total              41096687                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   1118267000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 3506065722675                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    224546500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 757006232160                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     4264414768335                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   1118267000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 3506065722675                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    224546500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 757006232160                       # number of overall miss cycles
system.l2.overall_miss_latency::total    4264414768335                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           15190                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        39834651                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2785                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         8169753                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             48022379                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          15190                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       39834651                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2785                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        8169753                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            48022379                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.911389                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.856648                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.924237                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.851432                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.855782                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.911389                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.856648                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.924237                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.851432                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.855782                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80776.292979                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 102744.029498                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 87236.402486                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 108827.933120                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 103765.414675                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80776.292979                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 102744.029498                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 87236.402486                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 108827.933120                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 103765.414675                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            4255303                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    160459                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      26.519566                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  32538757                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1173812                       # number of writebacks
system.l2.writebacks::total                   1173812                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             29                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         491559                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst              6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           7216                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              498810                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            29                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        491559                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst             6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          7216                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             498810                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        13815                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     33632718                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2568                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      6948776                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          40597877                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        13815                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     33632718                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2568                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      6948776                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     33793344                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         74391221                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    978890503                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 3142398388293                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    198450505                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 687075165709                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 3830650895010                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    978890503                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 3142398388293                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    198450505                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 687075165709                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 3309209897449                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 7139860792459                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.909480                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.844308                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.922083                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.850549                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.845395                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.909480                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.844308                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.922083                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.850549                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.549095                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70857.075860                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 93432.781385                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 77278.234034                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 98877.149833                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 94355.941199                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70857.075860                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 93432.781385                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 77278.234034                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 98877.149833                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 97924.901941                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 95977.195917                       # average overall mshr miss latency
system.l2.replacements                      113713565                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1325263                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1325263                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            1                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              1                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      1325264                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1325264                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000001                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000001                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000001                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     45718457                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         45718457                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            1                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              1                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     45718458                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     45718458                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     33793344                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       33793344                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 3309209897449                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 3309209897449                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 97924.901941                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 97924.901941                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              73                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   75                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           384                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            66                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                450                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      2436500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       601500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      3038000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          457                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           68                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              525                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.840263                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.970588                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.857143                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  6345.052083                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  9113.636364                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  6751.111111                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            4                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            4                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               8                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          380                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           62                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           442                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      7677500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      1301000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      8978500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.831510                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.911765                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.841905                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20203.947368                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20983.870968                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20313.348416                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           24                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               26                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           24                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             26                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           24                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           26                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        43000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       475000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       518000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        21500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19791.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19923.076923                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             6473                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            10028                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 16501                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          98188                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          96395                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              194583                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  11139629000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  10675473500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   21815102500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       104661                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       106423                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            211084                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.938153                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.905772                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.921827                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 113452.040983                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 110747.170496                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 112112.067858                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         1437                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         1441                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             2878                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        96751                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        94954                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         191705                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  10064021500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   9631374000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  19695395500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.924423                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.892232                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.908193                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 104019.818917                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 101431.998652                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 102738.037610                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          1346                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           211                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1557                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        13844                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2574                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            16418                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   1118267000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    224546500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1342813500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        15190                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2785                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          17975                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.911389                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.924237                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.913380                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80776.292979                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 87236.402486                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81789.103423                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           29                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst            6                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            35                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        13815                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2568                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        16383                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    978890503                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    198450505                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1177341008                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.909480                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.922083                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.911433                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70857.075860                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 77278.234034                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71863.578588                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      5703901                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1203733                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           6907634                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     34026089                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      6859597                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        40885686                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 3494926093675                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 746330758660                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 4241256852335                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     39729990                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      8063330                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      47793320                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.856433                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.850715                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.855469                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 102713.129730                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 108800.962893                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103734.516093                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       490122                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         5775                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       495897                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     33535967                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      6853822                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     40389789                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 3132334366793                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 677443791709                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 3809778158502                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.844097                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.849999                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.845093                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 93402.237866                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 98841.754529                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 94325.280048                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1113981185000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1113981185000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                   128270679                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 113713629                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.128015                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.760461                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.008476                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       14.490797                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.003279                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.512218                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    19.224769                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.433757                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000132                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.226419                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000051                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.039253                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.300387                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            63                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.015625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 874247845                       # Number of tag accesses
system.l2.tags.data_accesses                874247845                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1113981185000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        884224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    2152864256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        164352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     444725760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   2154294464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         4752933056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       884224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       164352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1048576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     75124032                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        75124032                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          13816                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       33638504                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2568                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        6948840                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     33660851                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            74264579                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1173813                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1173813                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst           793751                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1932585833                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           147536                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        399221967                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1933869704                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            4266618790                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst       793751                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       147536                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           941287                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       67437433                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             67437433                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       67437433                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst          793751                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1932585833                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          147536                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       399221967                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1933869704                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4334056224                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1107637.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     13816.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  33566972.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2568.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   6867857.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  33647653.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.065489764250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        68158                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        68158                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           110806070                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1043323                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    74264579                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1173814                       # Number of write requests accepted
system.mem_ctrls.readBursts                  74264579                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1173814                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 165713                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 66177                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           3564205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           3606157                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           3248160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           3150828                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           6449978                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           8110525                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           6473929                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           5796721                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           5014422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           4979444                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          4713285                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          3503631                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          4574786                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          4086334                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          3353940                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          3472521                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             69723                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             79693                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             70206                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             65277                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             78096                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             73502                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             61468                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             59007                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             61486                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             65821                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            70739                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            65976                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            80019                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            73658                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            65488                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            67464                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       6.33                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.78                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 2992379091096                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               370494330000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            4381732828596                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     40383.60                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59133.60                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 52696910                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  799698                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.12                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                72.20                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              74264579                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1173814                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 8395839                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                10820291                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                10004779                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 7644678                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 5199626                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 4332716                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 3688263                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 3260275                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 2968786                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 2768305                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                2733713                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                4157533                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                2498467                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                1852338                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                1508389                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                1136463                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 740028                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 350528                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  32369                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   5480                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  39719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  53380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  61072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  69560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  71114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  74512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  72897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  73752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  72333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  74518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  70396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  69745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  69367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  68929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  68853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  69031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     21709880                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    221.706202                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   128.666502                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   284.560502                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     11741988     54.09%     54.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      4894499     22.55%     76.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      1260290      5.81%     82.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       659686      3.04%     85.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       487888      2.25%     87.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       428198      1.97%     89.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       399402      1.84%     91.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       346609      1.60%     93.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      1491320      6.87%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     21709880                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        68158                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1087.161815                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    100.966852                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  40376.054503                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-131071        68126     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.17965e+06-1.31072e+06           16      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2.22822e+06-2.3593e+06           16      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         68158                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        68158                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.250814                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.232708                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.810648                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            60980     89.47%     89.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1216      1.78%     91.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3423      5.02%     96.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1597      2.34%     98.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              620      0.91%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              213      0.31%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               84      0.12%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               16      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                5      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         68158                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             4742327424                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                10605632                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                70887872                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              4752933056                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             75124096                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      4257.10                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        63.63                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   4266.62                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     67.44                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        33.76                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    33.26                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.50                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1113981181500                       # Total gap between requests
system.mem_ctrls.avgGap                      14766.77                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       884224                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   2148286208                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       164352                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    439542848                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   2153449792                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     70887872                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 793751.287639566348                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1928476204.919026374817                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 147535.705461668083                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 394569364.293168008327                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1933111457.353743314743                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 63634712.106919467449                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        13816                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     33638504                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2568                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      6948840                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     33660851                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1173814                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    407514775                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 1743654754505                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     91655297                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 399091526730                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 2238487377289                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 25717434322830                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29495.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     51835.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     35691.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     57432.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     66501.21                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  21909292.55                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    71.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          73151206380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          38880792060                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        240606311820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2874398220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     87936544800.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     499186109850                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       7401524640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       950036887770                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        852.830282                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  14364735760                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  37198200000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1062418249240                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          81857343960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          43508202540                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        288459591420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2907393840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     87936544800.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     501860571510                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       5149346400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1011678994470                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        908.165244                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   8727708185                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  37198200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1068055276815                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                320                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          161                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    4660427829.192547                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   9384568806.885422                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          161    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value       104000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value  24601940500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            161                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   363652304500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 750328880500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1113981185000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     77248942                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        77248942                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     77248942                       # number of overall hits
system.cpu1.icache.overall_hits::total       77248942                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         2949                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2949                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         2949                       # number of overall misses
system.cpu1.icache.overall_misses::total         2949                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    243845500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    243845500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    243845500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    243845500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     77251891                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     77251891                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     77251891                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     77251891                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000038                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000038                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 82687.521194                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 82687.521194                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 82687.521194                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 82687.521194                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2785                       # number of writebacks
system.cpu1.icache.writebacks::total             2785                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          164                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          164                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          164                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          164                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2785                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2785                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2785                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2785                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    231549500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    231549500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    231549500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    231549500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000036                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000036                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000036                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000036                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 83141.651706                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 83141.651706                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 83141.651706                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 83141.651706                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2785                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     77248942                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       77248942                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         2949                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2949                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    243845500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    243845500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     77251891                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     77251891                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 82687.521194                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 82687.521194                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          164                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          164                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2785                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2785                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    231549500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    231549500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000036                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000036                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 83141.651706                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 83141.651706                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1113981185000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           77596304                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2817                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         27545.723820                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           19                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        154506567                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       154506567                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1113981185000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     61066715                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        61066715                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     61066715                       # number of overall hits
system.cpu1.dcache.overall_hits::total       61066715                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     19337197                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      19337197                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     19337197                       # number of overall misses
system.cpu1.dcache.overall_misses::total     19337197                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1550228549217                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1550228549217                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1550228549217                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1550228549217                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     80403912                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     80403912                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     80403912                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     80403912                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.240501                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.240501                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.240501                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.240501                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 80168.214101                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 80168.214101                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 80168.214101                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 80168.214101                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    190860835                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        37959                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          3152813                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            590                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    60.536681                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    64.337288                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      8170544                       # number of writebacks
system.cpu1.dcache.writebacks::total          8170544                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     11165001                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     11165001                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     11165001                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     11165001                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      8172196                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      8172196                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      8172196                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      8172196                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 788131673298                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 788131673298                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 788131673298                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 788131673298                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.101639                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.101639                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.101639                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.101639                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 96440.622973                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 96440.622973                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 96440.622973                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 96440.622973                       # average overall mshr miss latency
system.cpu1.dcache.replacements               8170544                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     58853317                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       58853317                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     17838009                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     17838009                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 1425141123500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1425141123500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     76691326                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     76691326                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.232595                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.232595                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 79893.508491                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 79893.508491                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      9772200                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      9772200                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      8065809                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      8065809                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 777127672000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 777127672000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.105172                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.105172                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 96348.385140                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 96348.385140                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2213398                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2213398                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1499188                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1499188                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 125087425717                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 125087425717                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3712586                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3712586                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.403812                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.403812                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 83436.784257                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 83436.784257                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1392801                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1392801                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       106387                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       106387                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  11004001298                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  11004001298                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.028656                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.028656                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 103433.702407                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 103433.702407                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          662                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          662                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          154                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          154                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     13852000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     13852000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          816                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          816                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.188725                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.188725                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 89948.051948                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 89948.051948                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           73                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           73                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           81                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           81                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      7346000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      7346000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.099265                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.099265                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 90691.358025                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 90691.358025                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          590                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          590                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          210                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          210                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1520000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1520000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          800                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          800                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.262500                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.262500                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7238.095238                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7238.095238                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          210                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          210                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1310000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1310000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.262500                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.262500                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6238.095238                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6238.095238                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          305                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            305                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          159                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          159                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data       965500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total       965500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          464                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          464                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.342672                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.342672                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  6072.327044                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  6072.327044                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          159                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          159                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data       806500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total       806500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.342672                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.342672                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  5072.327044                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  5072.327044                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1113981185000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.996109                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           69243448                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          8172030                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.473225                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.996109                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999878                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999878                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        168983988                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       168983988                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1113981185000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          47815228                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2499076                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     46699042                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       112539753                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         61761223                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1467                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           452                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1919                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           211277                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          211277                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         17975                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     47797253                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        45570                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    119508691                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         8355                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     24513044                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             144075660                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1944320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   5098908032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       356480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1045779008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             6146987840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       175480282                       # Total snoops (count)
system.tol2bus.snoopTraffic                  75388032                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        223533258                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.184094                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.390859                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              182669155     81.72%     81.72% # Request fanout histogram
system.tol2bus.snoop_fanout::1               40577117     18.15%     99.87% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 286986      0.13%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          223533258                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        96115690973                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       59765458890                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          22803962                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       12263636371                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           4180494                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
