<?xml version="1.0" encoding="UTF-8"?>
<AVRdevice xmlns="dudegui:device.description.file">
  <metadata name="ATtiny1634" speed="12 MHz" flash="16.0 KB" sram="1024 Bytes" eeprom="256 Bytes" xml_name="ATtiny1634.xml" xml_ver="1" has_eeprom="yes"/>
  <signature value="0x1E9412"/>
  <defaults lfuse="110" hfuse="223" efuse="255"/>
  <settings>
    <fusebytes count="3"/>
    <option bitmask="1255877376" offset="512" name="" desc="FUSE REGISTER:  LOW" enum=""/>
    <option bitmask="128" offset="0" name="CKDIV8" desc="Divide clock by 8 internally" enum=""/>
    <option bitmask="64" offset="0" name="CKOUT" desc="Clock output on PORTC2" enum=""/>
    <option bitmask="31" offset="0" name="SUT_CKSEL" desc="Select Clock Source" enum="list">
      <entry val="0" txt="Ext. Clock; Start-up time PWRDWN/RESET: 6 CK/16 CK + 16 ms"/>
      <entry val="2" txt="Int. RC Osc. 8 MHz; Start-up time PWRDWN/RESET: 6 CK/16 CK + 16 ms"/>
      <entry val="4" txt="Int. ULP Osc. 32 kHz; Start-up time PWRDWN/RESET: 6 CK/16 CK + 16 ms"/>
      <entry val="8" txt="Ext. Ceramic Res. 0.4-0.9 MHz; Start-up time PWRDWN/RESET: 258 CK/16 CK + 16 ms"/>
      <entry val="24" txt="Ext. Ceramic Res. 0.4-0.9 MHz; Start-up time PWRDWN/RESET: 1K CK/16 CK + 16 ms"/>
      <entry val="9" txt="Ext. Crystal Osc. 0.4-0.9 MHz; Start-up time PWRDWN/RESET: 16 K CK/16 CK + 16 ms"/>
      <entry val="10" txt="Ext. Ceramic Res. 0.9-3.0 MHz; Start-up time PWRDWN/RESET: 258 CK/16 CK + 16 ms"/>
      <entry val="26" txt="Ext. Ceramic Res. 0.9-3.0 MHz; Start-up time PWRDWN/RESET: 1K CK/16 CK + 16 ms"/>
      <entry val="11" txt="Ext. Crystal Osc. 0.9-3.0 MHz; Start-up time PWRDWN/RESET: 16 K CK/16 CK + 16 ms"/>
      <entry val="12" txt="Ext. Ceramic Res. 3.0-8.0 MHz; Start-up time PWRDWN/RESET: 258 CK/16 CK + 16 ms"/>
      <entry val="28" txt="Ext. Ceramic Res. 3.0-8.0 MHz; Start-up time PWRDWN/RESET: 1K CK/16 CK + 16 ms"/>
      <entry val="13" txt="Ext. Crystal Osc. 3.0-8.0 MHz; Start-up time PWRDWN/RESET: 16 K CK/16 CK + 16 ms"/>
      <entry val="14" txt="Ext. Ceramic Res. 8.0- MHz; Start-up time PWRDWN/RESET: 258 CK/16 CK + 16 ms"/>
      <entry val="30" txt="Ext. Ceramic Res. 8.0- MHz; Start-up time PWRDWN/RESET: 1K CK/16 CK + 16 ms"/>
      <entry val="15" txt="Ext. Crystal Osc. 8.0- MHz; Start-up time PWRDWN/RESET: 16 K CK/16 CK + 16 ms"/>
    </option>
    <option bitmask="1255877376" offset="512" name="" desc="FUSE REGISTER:  HIGH" enum=""/>
    <option bitmask="128" offset="1" name="RSTDISBL" desc="Reset Disabled (Enable PC2 as i/o pin)" enum=""/>
    <option bitmask="64" offset="1" name="DWEN" desc="Debug Wire enable" enum=""/>
    <option bitmask="32" offset="1" name="SPIEN" desc="Serial program downloading (SPI) enabled" enum=""/>
    <option bitmask="16" offset="1" name="WDTON" desc="Watch-dog Timer always on" enum=""/>
    <option bitmask="8" offset="1" name="EESAVE" desc="Preserve EEPROM through the Chip Erase cycle" enum=""/>
    <option bitmask="7" offset="1" name="BODLEVEL" desc="Brown-out Detector trigger level" enum="list">
      <entry val="4" txt="Brown-out detection at VCC=4.3 V"/>
      <entry val="5" txt="Brown-out detection at VCC=2.7 V"/>
      <entry val="6" txt="Brown-out detection at VCC=1.8 V"/>
    </option>
    <option bitmask="1255877376" offset="512" name="" desc="FUSE REGISTER:  EXTENDED" enum=""/>
    <option bitmask="24" offset="2" name="BODPD" desc="BOD mode of operation when the device is in sleep mode" enum="list">
      <entry val="1" txt="Sampled"/>
      <entry val="2" txt="Enabled"/>
      <entry val="3" txt="Disabled"/>
    </option>
    <option bitmask="6" offset="2" name="BODACT" desc="BOD mode of operation when the device is active or idle" enum="list">
      <entry val="1" txt="Sampled"/>
      <entry val="2" txt="Enabled"/>
      <entry val="3" txt="Disabled"/>
    </option>
    <option bitmask="1" offset="2" name="SELFPRGEN" desc="Self Programming enable" enum=""/>
  </settings>
  <warnings>
    <case byte="1" mask="32" result="32" message="These fuse settings will disable the ISP interface!"/>
    <case byte="1" mask="128" result="0" message="Disabling external reset will make the ISP interface inaccessible!"/>
    <case byte="1" mask="64" result="0" message="Enabling DEBUGWIRE will make the ISP interface inaccessible!"/>
    <case byte="0" mask="15" result="4" message="Using this clock option will require a slow ISP speed!"/>
  </warnings>
</AVRdevice>
