
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.2-SP6.4 <build 146967>)
| Date         : Mon Nov 17 02:21:10 2025
| Design       : hdmi_picture_grey
| Device       : PG2L25H
| Speed Grade  : -6
| Package      : MBG325
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                                                                                                            
***************************************************************************************************************************************************************************************************************************
                                                                                                                                                                     Clock   Non-clock                                     
 Clock                                                                        Period       Waveform            Type                                                  Loads       Loads  Sources                            
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 sys_clk                                                                      20.0000      {0.0000 10.0000}    Declared                                                  0           2  {sys_clk}                          
   sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred                                    100.2020     {0.0000 50.1010}    Generated (sys_clk)                                       5           9  {u_pll_0/u_gpll/gpll_inst/CLKOUT1} 
   sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred                                    6.7340       {0.0000 3.3670}     Generated (sys_clk)                                     377           5  {u_pll_0/u_gpll/gpll_inst/CLKOUT0} 
     sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred  1.3460       {0.0000 0.6730}     Generated (sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred)      16           0  {u_pll_1/u_gpll/gpll_inst/CLKOUT0} 
===========================================================================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
                             9.9798 MHz    212.8112 MHz       100.2020         4.6990         95.503
 sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                           148.5001 MHz    171.6149 MHz         6.7340         5.8270          0.907
 sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
                           742.9421 MHz   1054.8523 MHz         1.3460         0.9480          0.398
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
                                                    95.503       0.000              0             21
 sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                                                     0.907       0.000              0           2554
 sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                                                    -5.998    -183.236             42             42
 sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
                                                     0.398       0.000              0              8
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
                                                     0.334       0.000              0             21
 sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                                                     0.292       0.000              0           2554
 sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                                                     0.471       0.000              0             42
 sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
                                                     0.341       0.000              0              8
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                                                     4.983       0.000              0             42
 sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                                                    -5.694    -971.908            213            213
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                                                     0.475       0.000              0             42
 sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                                                     0.483       0.000              0            213
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred            49.901       0.000              0              5
 sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred             1.767       0.000              0            377
 sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
                                                     0.257       0.000              0             16
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
                                                    97.410       0.000              0             21
 sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                                                     2.775       0.000              0           2554
 sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                                                    -3.434    -105.836             42             42
 sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
                                                     0.737       0.000              0              8
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
                                                     0.219       0.000              0             21
 sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                                                     0.200       0.000              0           2554
 sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                                                     0.286       0.000              0             42
 sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
                                                     0.225       0.000              0              8
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                                                     5.631       0.000              0             42
 sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                                                    -3.386    -559.780            213            213
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                                                     0.330       0.000              0             42
 sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                                                     0.313       0.000              0            213
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred            49.901       0.000              0              5
 sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred             1.767       0.000              0            377
 sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
                                                     0.257       0.000              0             16
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : rstn_1ms[8]/opit_0_AQ_perm/CLK
Endpoint    : rstn_1ms[0]/opit_0_L6Q_LUT6DL5Q_perm/I0
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.024  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.502
  Launch Clock Delay      :  4.230
  Clock Pessimism Removal :  0.704

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.066       1.958 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.753       2.711         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.168       2.879 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       3.499         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.287       3.786 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.444       4.230         _N24             
 CLMA_165_234/CLK                                                          r       rstn_1ms[8]/opit_0_AQ_perm/CLK

 CLMA_165_234/Q1                   tco                   0.203       4.433 r       rstn_1ms[6]/opit_0_AQ_perm/Q
                                   net (fanout=2)        0.527       4.960         rstn_1ms[6]      
 CLMS_177_235/CR2                  td                    0.114       5.074 r       CLKROUTE_8/CR    
                                   net (fanout=1)        0.439       5.513         _N8              
 CLMA_165_235/Y0                   td                    0.229       5.742 r       N42_10/gateop_perm/L6
                                   net (fanout=4)        2.017       7.759         _N2399           
 CLMA_165_235/Y1                   td                    0.074       7.833 r       sync_vg/N0_cpy/LUT6_inst_perm/L6
                                   net (fanout=213)      0.684       8.517         sync_vg/N0_cpy_rnmt
 CLMA_165_259/A0                                                           r       rstn_1ms[0]/opit_0_L6Q_LUT6DL5Q_perm/I0

 Data arrival time                                                   8.517         Logic Levels: 3  
                                                                                   Logic: 0.620ns(14.462%), Route: 3.667ns(85.538%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                       100.202     100.202 r                        
 P3                                                      0.000     100.202 r       sys_clk (port)   
                                   net (fanout=1)        0.000     100.202         sys_clk          
 IOBS_276_156/DIN                  td                    0.730     100.932 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.932         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091     101.023 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711     101.734         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031     101.765 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.642     102.407         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.143     102.550 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530     103.080         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.245     103.325 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.379     103.704         _N24             
 CLMA_165_259/CLK                                                          r       rstn_1ms[0]/opit_0_L6Q_LUT6DL5Q_perm/CLK
 clock pessimism                                         0.704     104.408                          
 clock uncertainty                                      -0.150     104.258                          

 Setup time                                             -0.238     104.020                          

 Data required time                                                104.020                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.020                          
 Data arrival time                                                   8.517                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        95.503                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_L6Q_LUT6DL5Q_perm/CLK
Endpoint    : rstn_1ms[13]/opit_0_AQ_perm/CIN
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.031  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.500
  Launch Clock Delay      :  4.235
  Clock Pessimism Removal :  0.704

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.066       1.958 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.753       2.711         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.168       2.879 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       3.499         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.287       3.786 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.449       4.235         _N24             
 CLMA_165_259/CLK                                                          r       rstn_1ms[0]/opit_0_L6Q_LUT6DL5Q_perm/CLK

 CLMA_165_259/CR0                  tco                   0.249       4.484 r       rstn_1ms[0]/opit_0_L6Q_LUT6DL5Q_perm/L5Q
                                   net (fanout=5)        0.557       5.041         rstn_1ms[0]      
 CLMA_165_228/COUT                 td                    0.288       5.329 f       rstn_1ms[4]/opit_0_AQ_perm/COUT
                                   net (fanout=1)        0.000       5.329         _N1215           
 CLMA_165_234/COUT                 td                    0.085       5.414 f       rstn_1ms[8]/opit_0_AQ_perm/COUT
                                   net (fanout=1)        0.000       5.414         _N1219           
 CLMA_165_240/COUT                 td                    0.078       5.492 r       rstn_1ms[12]/opit_0_AQ_perm/COUT
                                   net (fanout=1)        0.000       5.492         _N1223           
 CLMA_165_246/CIN                                                          r       rstn_1ms[13]/opit_0_AQ_perm/CIN

 Data arrival time                                                   5.492         Logic Levels: 3  
                                                                                   Logic: 0.700ns(55.688%), Route: 0.557ns(44.312%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                       100.202     100.202 r                        
 P3                                                      0.000     100.202 r       sys_clk (port)   
                                   net (fanout=1)        0.000     100.202         sys_clk          
 IOBS_276_156/DIN                  td                    0.730     100.932 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.932         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091     101.023 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711     101.734         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031     101.765 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.642     102.407         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.143     102.550 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530     103.080         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.245     103.325 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.377     103.702         _N24             
 CLMA_165_246/CLK                                                          r       rstn_1ms[13]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.704     104.406                          
 clock uncertainty                                      -0.150     104.256                          

 Setup time                                             -0.111     104.145                          

 Data required time                                                104.145                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.145                          
 Data arrival time                                                   5.492                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        98.653                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_L6Q_LUT6DL5Q_perm/CLK
Endpoint    : rstn_1ms[9]/opit_0_AQ_perm/CIN
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.032  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.499
  Launch Clock Delay      :  4.235
  Clock Pessimism Removal :  0.704

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.066       1.958 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.753       2.711         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.168       2.879 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       3.499         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.287       3.786 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.449       4.235         _N24             
 CLMA_165_259/CLK                                                          r       rstn_1ms[0]/opit_0_L6Q_LUT6DL5Q_perm/CLK

 CLMA_165_259/CR0                  tco                   0.249       4.484 r       rstn_1ms[0]/opit_0_L6Q_LUT6DL5Q_perm/L5Q
                                   net (fanout=5)        0.557       5.041         rstn_1ms[0]      
 CLMA_165_228/COUT                 td                    0.288       5.329 f       rstn_1ms[4]/opit_0_AQ_perm/COUT
                                   net (fanout=1)        0.000       5.329         _N1215           
 CLMA_165_234/COUT                 td                    0.078       5.407 r       rstn_1ms[8]/opit_0_AQ_perm/COUT
                                   net (fanout=1)        0.000       5.407         _N1219           
 CLMA_165_240/CIN                                                          r       rstn_1ms[9]/opit_0_AQ_perm/CIN

 Data arrival time                                                   5.407         Logic Levels: 2  
                                                                                   Logic: 0.615ns(52.474%), Route: 0.557ns(47.526%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                       100.202     100.202 r                        
 P3                                                      0.000     100.202 r       sys_clk (port)   
                                   net (fanout=1)        0.000     100.202         sys_clk          
 IOBS_276_156/DIN                  td                    0.730     100.932 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.932         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091     101.023 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711     101.734         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031     101.765 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.642     102.407         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.143     102.550 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530     103.080         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.245     103.325 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.376     103.701         _N24             
 CLMA_165_240/CLK                                                          r       rstn_1ms[12]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.704     104.405                          
 clock uncertainty                                      -0.150     104.255                          

 Setup time                                             -0.111     104.144                          

 Data required time                                                104.144                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.144                          
 Data arrival time                                                   5.407                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        98.737                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[4]/opit_0_AQ_perm/CLK
Endpoint    : rstn_1ms[2]/opit_0_AQ_perm/I2
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.229
  Launch Clock Delay      :  3.497
  Clock Pessimism Removal :  -0.732

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       0.730 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.730         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       0.821 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       1.532         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031       1.563 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.642       2.205         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.143       2.348 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       2.878         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.245       3.123 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.374       3.497         _N24             
 CLMA_165_228/CLK                                                          r       rstn_1ms[4]/opit_0_AQ_perm/CLK

 CLMA_165_228/Q0                   tco                   0.158       3.655 f       rstn_1ms[1]/opit_0_AQ_perm/Q
                                   net (fanout=4)        0.087       3.742         rstn_1ms[1]      
 CLMA_165_228/B2                                                           f       rstn_1ms[2]/opit_0_AQ_perm/I2

 Data arrival time                                                   3.742         Logic Levels: 0  
                                                                                   Logic: 0.158ns(64.490%), Route: 0.087ns(35.510%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.066       1.958 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.753       2.711         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.168       2.879 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       3.499         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.287       3.786 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.443       4.229         _N24             
 CLMA_165_228/CLK                                                          r       rstn_1ms[4]/opit_0_AQ_perm/CLK
 clock pessimism                                        -0.732       3.497                          
 clock uncertainty                                       0.000       3.497                          

 Hold time                                              -0.089       3.408                          

 Data required time                                                  3.408                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.408                          
 Data arrival time                                                   3.742                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.334                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[8]/opit_0_AQ_perm/CLK
Endpoint    : rstn_1ms[6]/opit_0_AQ_perm/I4
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.230
  Launch Clock Delay      :  3.498
  Clock Pessimism Removal :  -0.732

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       0.730 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.730         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       0.821 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       1.532         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031       1.563 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.642       2.205         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.143       2.348 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       2.878         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.245       3.123 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.375       3.498         _N24             
 CLMA_165_234/CLK                                                          r       rstn_1ms[8]/opit_0_AQ_perm/CLK

 CLMA_165_234/Q1                   tco                   0.158       3.656 f       rstn_1ms[6]/opit_0_AQ_perm/Q
                                   net (fanout=2)        0.144       3.800         rstn_1ms[6]      
 CLMA_165_234/B4                                                           f       rstn_1ms[6]/opit_0_AQ_perm/I4

 Data arrival time                                                   3.800         Logic Levels: 0  
                                                                                   Logic: 0.158ns(52.318%), Route: 0.144ns(47.682%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.066       1.958 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.753       2.711         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.168       2.879 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       3.499         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.287       3.786 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.444       4.230         _N24             
 CLMA_165_234/CLK                                                          r       rstn_1ms[8]/opit_0_AQ_perm/CLK
 clock pessimism                                        -0.732       3.498                          
 clock uncertainty                                       0.000       3.498                          

 Hold time                                              -0.036       3.462                          

 Data required time                                                  3.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.462                          
 Data arrival time                                                   3.800                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.338                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[4]/opit_0_AQ_perm/CLK
Endpoint    : rstn_1ms[2]/opit_0_AQ_perm/I4
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.229
  Launch Clock Delay      :  3.497
  Clock Pessimism Removal :  -0.732

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       0.730 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.730         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       0.821 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       1.532         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031       1.563 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.642       2.205         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.143       2.348 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       2.878         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.245       3.123 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.374       3.497         _N24             
 CLMA_165_228/CLK                                                          r       rstn_1ms[4]/opit_0_AQ_perm/CLK

 CLMA_165_228/Q1                   tco                   0.158       3.655 f       rstn_1ms[2]/opit_0_AQ_perm/Q
                                   net (fanout=3)        0.145       3.800         rstn_1ms[2]      
 CLMA_165_228/B4                                                           f       rstn_1ms[2]/opit_0_AQ_perm/I4

 Data arrival time                                                   3.800         Logic Levels: 0  
                                                                                   Logic: 0.158ns(52.145%), Route: 0.145ns(47.855%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.066       1.958 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.753       2.711         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.168       2.879 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       3.499         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.287       3.786 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.443       4.229         _N24             
 CLMA_165_228/CLK                                                          r       rstn_1ms[4]/opit_0_AQ_perm/CLK
 clock pessimism                                        -0.732       3.497                          
 clock uncertainty                                       0.000       3.497                          

 Hold time                                              -0.036       3.461                          

 Data required time                                                  3.461                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.461                          
 Data arrival time                                                   3.800                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.339                          
====================================================================================================

====================================================================================================

Startpoint  : video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM36K_E1_0/gopdrm_36k/CLKA[0]
Endpoint    : video_display/u_RGB2YCbCr/N42/gopapm/X[2]
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.176  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.420
  Launch Clock Delay      :  5.295
  Clock Pessimism Removal :  0.699

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.979       3.779         _N25             
 USCM_155_270/CLKOUT               td                    0.168       3.947 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.620       4.567         ntclkbufg_0      
 HCKB_153_220/CLKOUT               td                    0.287       4.854 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=27)       0.441       5.295         _N21             
 DRM_226_462/CLKA[0]                                                       r       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM36K_E1_0/gopdrm_36k/CLKA[0]

 DRM_226_462/X1CASQO_A             tco                   1.664       6.959 r       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM36K_E1_0/gopdrm_36k/X1CASQO_A
                                   net (fanout=1)        0.000       6.959         video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/cas_caout [2]
 DRM_226_492/QA0[0]                td                    0.149       7.108 f       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM36K_E1_1/gopdrm_36k/QA0[0]
                                   net (fanout=2)        2.194       9.302         video_display/rom_rd_data [2]
 APM_65_276/X_0[2]                                                         f       video_display/u_RGB2YCbCr/N42/gopapm/X[2]

 Data arrival time                                                   9.302         Logic Levels: 1  
                                                                                   Logic: 1.813ns(45.246%), Route: 2.194ns(54.754%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         6.734       6.734 r                        
 P3                                                      0.000       6.734 r       sys_clk (port)   
                                   net (fanout=1)        0.000       6.734         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       7.464 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.464         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       7.555 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       8.266         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031       8.297 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464       8.761         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.245       9.006 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.833       9.839         _N25             
 USCM_155_270/CLKOUT               td                    0.143       9.982 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.530      10.512         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.245      10.757 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=210)      0.397      11.154         _N19             
 APM_65_276/CLK_0                                                          r       video_display/u_RGB2YCbCr/N42/gopapm/CLK
 clock pessimism                                         0.699      11.853                          
 clock uncertainty                                      -0.150      11.703                          

 Setup time                                             -1.494      10.209                          

 Data required time                                                 10.209                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.209                          
 Data arrival time                                                   9.302                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.907                          
====================================================================================================

====================================================================================================

Startpoint  : video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[23].U_GTP_DRM36K_E1_0/gopdrm_36k/CLKA[0]
Endpoint    : video_display/u_RGB2YCbCr/N14/gopapm/X[7]
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.186  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.422
  Launch Clock Delay      :  5.307
  Clock Pessimism Removal :  0.699

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.979       3.779         _N25             
 USCM_155_270/CLKOUT               td                    0.168       3.947 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.620       4.567         ntclkbufg_0      
 HCKB_153_220/CLKOUT               td                    0.287       4.854 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=27)       0.453       5.307         _N21             
 DRM_202_552/CLKA[0]                                                       r       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[23].U_GTP_DRM36K_E1_0/gopdrm_36k/CLKA[0]

 DRM_202_552/X1CASQO_A             tco                   1.664       6.971 r       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[23].U_GTP_DRM36K_E1_0/gopdrm_36k/X1CASQO_A
                                   net (fanout=1)        0.000       6.971         video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/cas_caout [23]
 DRM_202_582/QA0[0]                td                    0.149       7.120 f       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[23].U_GTP_DRM36K_E1_1/gopdrm_36k/QA0[0]
                                   net (fanout=2)        2.137       9.257         video_display/rom_rd_data [23]
 APM_65_276/X_1[7]                                                         f       video_display/u_RGB2YCbCr/N14/gopapm/X[7]

 Data arrival time                                                   9.257         Logic Levels: 1  
                                                                                   Logic: 1.813ns(45.899%), Route: 2.137ns(54.101%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         6.734       6.734 r                        
 P3                                                      0.000       6.734 r       sys_clk (port)   
                                   net (fanout=1)        0.000       6.734         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       7.464 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.464         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       7.555 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       8.266         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031       8.297 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464       8.761         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.245       9.006 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.833       9.839         _N25             
 USCM_155_270/CLKOUT               td                    0.143       9.982 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.530      10.512         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.245      10.757 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=210)      0.399      11.156         _N19             
 APM_65_276/CLK_1                                                          r       video_display/u_RGB2YCbCr/N14/gopapm/CLK
 clock pessimism                                         0.699      11.855                          
 clock uncertainty                                      -0.150      11.705                          

 Setup time                                             -1.494      10.211                          

 Data required time                                                 10.211                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.211                          
 Data arrival time                                                   9.257                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.954                          
====================================================================================================

====================================================================================================

Startpoint  : video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[16].U_GTP_DRM36K_E1_0/gopdrm_36k/CLKA[0]
Endpoint    : video_display/u_RGB2YCbCr/N14/gopapm/X[0]
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.185  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.422
  Launch Clock Delay      :  5.306
  Clock Pessimism Removal :  0.699

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.979       3.779         _N25             
 USCM_155_270/CLKOUT               td                    0.168       3.947 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.620       4.567         ntclkbufg_0      
 HCKB_153_220/CLKOUT               td                    0.287       4.854 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=27)       0.452       5.306         _N21             
 DRM_226_522/CLKA[0]                                                       r       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[16].U_GTP_DRM36K_E1_0/gopdrm_36k/CLKA[0]

 DRM_226_522/X1CASQO_A             tco                   1.664       6.970 r       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[16].U_GTP_DRM36K_E1_0/gopdrm_36k/X1CASQO_A
                                   net (fanout=1)        0.000       6.970         video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/cas_caout [16]
 DRM_226_552/QA0[0]                td                    0.149       7.119 f       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[16].U_GTP_DRM36K_E1_1/gopdrm_36k/QA0[0]
                                   net (fanout=2)        2.109       9.228         video_display/rom_rd_data [16]
 APM_65_276/X_1[0]                                                         f       video_display/u_RGB2YCbCr/N14/gopapm/X[0]

 Data arrival time                                                   9.228         Logic Levels: 1  
                                                                                   Logic: 1.813ns(46.226%), Route: 2.109ns(53.774%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         6.734       6.734 r                        
 P3                                                      0.000       6.734 r       sys_clk (port)   
                                   net (fanout=1)        0.000       6.734         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       7.464 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.464         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       7.555 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       8.266         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031       8.297 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464       8.761         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.245       9.006 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.833       9.839         _N25             
 USCM_155_270/CLKOUT               td                    0.143       9.982 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.530      10.512         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.245      10.757 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=210)      0.399      11.156         _N19             
 APM_65_276/CLK_1                                                          r       video_display/u_RGB2YCbCr/N14/gopapm/CLK
 clock pessimism                                         0.699      11.855                          
 clock uncertainty                                      -0.150      11.705                          

 Setup time                                             -1.494      10.211                          

 Data required time                                                 10.211                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.211                          
 Data arrival time                                                   9.228                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.983                          
====================================================================================================

====================================================================================================

Startpoint  : sync_vg/h_count[9]/opit_0_L6Q_perm/CLK
Endpoint    : sync_vg/x_act[9]/opit_0_L6Q_perm/I4
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.068  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.302
  Launch Clock Delay      :  4.403
  Clock Pessimism Removal :  -0.831

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       0.730 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.730         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       0.821 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       1.532         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031       1.563 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464       2.027         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.245       2.272 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.833       3.105         _N25             
 USCM_155_270/CLKOUT               td                    0.143       3.248 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.530       3.778         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.245       4.023 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=117)      0.380       4.403         _N22             
 CLMA_165_265/CLK                                                          r       sync_vg/h_count[9]/opit_0_L6Q_perm/CLK

 CLMA_165_265/Q2                   tco                   0.158       4.561 f       sync_vg/h_count[9]/opit_0_L6Q_perm/L6Q
                                   net (fanout=6)        0.166       4.727         sync_vg/h_count [9]
 CLMA_159_258/D4                                                           f       sync_vg/x_act[9]/opit_0_L6Q_perm/I4

 Data arrival time                                                   4.727         Logic Levels: 0  
                                                                                   Logic: 0.158ns(48.765%), Route: 0.166ns(51.235%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.979       3.779         _N25             
 USCM_155_270/CLKOUT               td                    0.168       3.947 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.620       4.567         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.287       4.854 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=117)      0.448       5.302         _N22             
 CLMA_159_258/CLK                                                          r       sync_vg/x_act[9]/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.831       4.471                          
 clock uncertainty                                       0.000       4.471                          

 Hold time                                              -0.036       4.435                          

 Data required time                                                  4.435                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.435                          
 Data arrival time                                                   4.727                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.292                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/encoder_b/de_reg/opit_0/CLK
Endpoint    : u_dvi_transmitter/encoder_r/dout[2]/opit_0_L6Q_perm/I3
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.197  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.294
  Launch Clock Delay      :  4.398
  Clock Pessimism Removal :  -0.699

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       0.730 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.730         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       0.821 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       1.532         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031       1.563 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464       2.027         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.245       2.272 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.833       3.105         _N25             
 USCM_155_270/CLKOUT               td                    0.143       3.248 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.530       3.778         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.245       4.023 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=117)      0.375       4.398         _N22             
 CLMA_159_240/CLK                                                          r       u_dvi_transmitter/encoder_b/de_reg/opit_0/CLK

 CLMA_159_240/CR1                  tco                   0.174       4.572 f       u_dvi_transmitter/encoder_b/de_reg/opit_0/Q
                                   net (fanout=47)       0.278       4.850         u_dvi_transmitter/encoder_b/de_reg
 CLMA_147_210/B3                                                           f       u_dvi_transmitter/encoder_r/dout[2]/opit_0_L6Q_perm/I3

 Data arrival time                                                   4.850         Logic Levels: 0  
                                                                                   Logic: 0.174ns(38.496%), Route: 0.278ns(61.504%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.979       3.779         _N25             
 USCM_155_270/CLKOUT               td                    0.168       3.947 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.620       4.567         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.287       4.854 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=210)      0.440       5.294         _N19             
 CLMA_147_210/CLK                                                          r       u_dvi_transmitter/encoder_r/dout[2]/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.699       4.595                          
 clock uncertainty                                       0.000       4.595                          

 Hold time                                              -0.043       4.552                          

 Data required time                                                  4.552                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.552                          
 Data arrival time                                                   4.850                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.298                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/encoder_b/de_reg/opit_0/CLK
Endpoint    : u_dvi_transmitter/encoder_r/dout[9]/opit_0_L6Q_perm/I3
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.197  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.294
  Launch Clock Delay      :  4.398
  Clock Pessimism Removal :  -0.699

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       0.730 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.730         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       0.821 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       1.532         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031       1.563 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464       2.027         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.245       2.272 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.833       3.105         _N25             
 USCM_155_270/CLKOUT               td                    0.143       3.248 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.530       3.778         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.245       4.023 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=117)      0.375       4.398         _N22             
 CLMA_159_240/CLK                                                          r       u_dvi_transmitter/encoder_b/de_reg/opit_0/CLK

 CLMA_159_240/CR1                  tco                   0.174       4.572 f       u_dvi_transmitter/encoder_b/de_reg/opit_0/Q
                                   net (fanout=47)       0.278       4.850         u_dvi_transmitter/encoder_b/de_reg
 CLMS_147_211/B3                                                           f       u_dvi_transmitter/encoder_r/dout[9]/opit_0_L6Q_perm/I3

 Data arrival time                                                   4.850         Logic Levels: 0  
                                                                                   Logic: 0.174ns(38.496%), Route: 0.278ns(61.504%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.979       3.779         _N25             
 USCM_155_270/CLKOUT               td                    0.168       3.947 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.620       4.567         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.287       4.854 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=210)      0.440       5.294         _N19             
 CLMS_147_211/CLK                                                          r       u_dvi_transmitter/encoder_r/dout[9]/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.699       4.595                          
 clock uncertainty                                       0.000       4.595                          

 Hold time                                              -0.043       4.552                          

 Data required time                                                  4.552                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.552                          
 Data arrival time                                                   4.850                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.298                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_L6Q_LUT6DL5Q_perm/CLK
Endpoint    : sync_vg/v_count[10]/opit_0_AQ_perm/RS
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.526  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.401
  Launch Clock Delay      :  4.235
  Clock Pessimism Removal :  0.360

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                      1703.434    1703.434 r                        
 P3                                                      0.000    1703.434 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.434         sys_clk          
 IOBS_276_156/DIN                  td                    0.855    1704.289 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1704.289         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105    1704.394 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932    1705.326         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.066    1705.392 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.753    1706.145         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.168    1706.313 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620    1706.933         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.287    1707.220 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.449    1707.669         _N24             
 CLMA_165_259/CLK                                                          r       rstn_1ms[0]/opit_0_L6Q_LUT6DL5Q_perm/CLK

 CLMA_165_259/CR0                  tco                   0.249    1707.918 r       rstn_1ms[0]/opit_0_L6Q_LUT6DL5Q_perm/L5Q
                                   net (fanout=5)        1.559    1709.477         rstn_1ms[0]      
 CLMA_165_246/Y2                   td                    0.074    1709.551 r       N42_12/LUT6_inst_perm/L6
                                   net (fanout=2)        1.726    1711.277         _N2401           
 CLMS_159_247/Y3                   td                    0.179    1711.456 r       sync_vg/N0/LUT6_inst_perm/L6
                                   net (fanout=1)        0.415    1711.871         sync_vg/N0       
 CLMA_165_252/CR3                  td                    0.125    1711.996 r       CLKROUTE_18/CR   
                                   net (fanout=11)       2.071    1714.067         _N18             
 CLMA_165_253/RS                                                           r       sync_vg/v_count[10]/opit_0_AQ_perm/RS

 Data arrival time                                                1714.067         Logic Levels: 3  
                                                                                   Logic: 0.627ns(9.800%), Route: 5.771ns(90.200%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                      1703.702    1703.702 r                        
 P3                                                      0.000    1703.702 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.702         sys_clk          
 IOBS_276_156/DIN                  td                    0.730    1704.432 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1704.432         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091    1704.523 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711    1705.234         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031    1705.265 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464    1705.729         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.245    1705.974 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.833    1706.807         _N25             
 USCM_155_270/CLKOUT               td                    0.143    1706.950 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.530    1707.480         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.245    1707.725 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=117)      0.378    1708.103         _N22             
 CLMA_165_253/CLK                                                          r       sync_vg/v_count[10]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.360    1708.463                          
 clock uncertainty                                      -0.150    1708.313                          

 Setup time                                             -0.244    1708.069                          

 Data required time                                               1708.069                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1708.069                          
 Data arrival time                                                1714.067                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.998                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_L6Q_LUT6DL5Q_perm/CLK
Endpoint    : sync_vg/de_out/opit_0_L6Q_perm/RS
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.528  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.403
  Launch Clock Delay      :  4.235
  Clock Pessimism Removal :  0.360

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                      1703.434    1703.434 r                        
 P3                                                      0.000    1703.434 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.434         sys_clk          
 IOBS_276_156/DIN                  td                    0.855    1704.289 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1704.289         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105    1704.394 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932    1705.326         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.066    1705.392 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.753    1706.145         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.168    1706.313 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620    1706.933         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.287    1707.220 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.449    1707.669         _N24             
 CLMA_165_259/CLK                                                          r       rstn_1ms[0]/opit_0_L6Q_LUT6DL5Q_perm/CLK

 CLMA_165_259/CR0                  tco                   0.249    1707.918 r       rstn_1ms[0]/opit_0_L6Q_LUT6DL5Q_perm/L5Q
                                   net (fanout=5)        1.559    1709.477         rstn_1ms[0]      
 CLMA_165_246/Y2                   td                    0.074    1709.551 r       N42_12/LUT6_inst_perm/L6
                                   net (fanout=2)        1.726    1711.277         _N2401           
 CLMS_159_247/Y3                   td                    0.179    1711.456 r       sync_vg/N0/LUT6_inst_perm/L6
                                   net (fanout=1)        0.415    1711.871         sync_vg/N0       
 CLMA_165_252/CR3                  td                    0.125    1711.996 r       CLKROUTE_18/CR   
                                   net (fanout=11)       1.974    1713.970         _N18             
 CLMA_183_247/RS                                                           r       sync_vg/de_out/opit_0_L6Q_perm/RS

 Data arrival time                                                1713.970         Logic Levels: 3  
                                                                                   Logic: 0.627ns(9.951%), Route: 5.674ns(90.049%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                      1703.702    1703.702 r                        
 P3                                                      0.000    1703.702 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.702         sys_clk          
 IOBS_276_156/DIN                  td                    0.730    1704.432 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1704.432         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091    1704.523 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711    1705.234         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031    1705.265 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464    1705.729         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.245    1705.974 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.833    1706.807         _N25             
 USCM_155_270/CLKOUT               td                    0.143    1706.950 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.530    1707.480         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.245    1707.725 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=117)      0.380    1708.105         _N22             
 CLMA_183_247/CLK                                                          r       sync_vg/de_out/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.360    1708.465                          
 clock uncertainty                                      -0.150    1708.315                          

 Setup time                                             -0.244    1708.071                          

 Data required time                                               1708.071                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1708.071                          
 Data arrival time                                                1713.970                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.899                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_L6Q_LUT6DL5Q_perm/CLK
Endpoint    : sync_vg/hs_out/opit_0_L6Q_perm/RS
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.528  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.403
  Launch Clock Delay      :  4.235
  Clock Pessimism Removal :  0.360

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                      1703.434    1703.434 r                        
 P3                                                      0.000    1703.434 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.434         sys_clk          
 IOBS_276_156/DIN                  td                    0.855    1704.289 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1704.289         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105    1704.394 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932    1705.326         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.066    1705.392 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.753    1706.145         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.168    1706.313 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620    1706.933         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.287    1707.220 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.449    1707.669         _N24             
 CLMA_165_259/CLK                                                          r       rstn_1ms[0]/opit_0_L6Q_LUT6DL5Q_perm/CLK

 CLMA_165_259/CR0                  tco                   0.249    1707.918 r       rstn_1ms[0]/opit_0_L6Q_LUT6DL5Q_perm/L5Q
                                   net (fanout=5)        1.559    1709.477         rstn_1ms[0]      
 CLMA_165_246/Y2                   td                    0.074    1709.551 r       N42_12/LUT6_inst_perm/L6
                                   net (fanout=2)        1.726    1711.277         _N2401           
 CLMS_159_247/Y3                   td                    0.179    1711.456 r       sync_vg/N0/LUT6_inst_perm/L6
                                   net (fanout=1)        0.415    1711.871         sync_vg/N0       
 CLMA_165_252/CR3                  td                    0.125    1711.996 r       CLKROUTE_18/CR   
                                   net (fanout=11)       1.974    1713.970         _N18             
 CLMA_183_247/RS                                                           r       sync_vg/hs_out/opit_0_L6Q_perm/RS

 Data arrival time                                                1713.970         Logic Levels: 3  
                                                                                   Logic: 0.627ns(9.951%), Route: 5.674ns(90.049%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                      1703.702    1703.702 r                        
 P3                                                      0.000    1703.702 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.702         sys_clk          
 IOBS_276_156/DIN                  td                    0.730    1704.432 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1704.432         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091    1704.523 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711    1705.234         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031    1705.265 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464    1705.729         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.245    1705.974 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.833    1706.807         _N25             
 USCM_155_270/CLKOUT               td                    0.143    1706.950 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.530    1707.480         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.245    1707.725 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=117)      0.380    1708.105         _N22             
 CLMA_183_247/CLK                                                          r       sync_vg/hs_out/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.360    1708.465                          
 clock uncertainty                                      -0.150    1708.315                          

 Setup time                                             -0.244    1708.071                          

 Data required time                                               1708.071                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1708.071                          
 Data arrival time                                                1713.970                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.899                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[8]/opit_0_AQ_perm/CLK
Endpoint    : sync_vg/v_count[4]/opit_0_AQ_perm/RS
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.441  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.299
  Launch Clock Delay      :  3.498
  Clock Pessimism Removal :  -0.360

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       0.730 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.730         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       0.821 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       1.532         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031       1.563 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.642       2.205         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.143       2.348 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       2.878         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.245       3.123 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.375       3.498         _N24             
 CLMA_165_234/CLK                                                          r       rstn_1ms[8]/opit_0_AQ_perm/CLK

 CLMA_165_234/Q2                   tco                   0.158       3.656 f       rstn_1ms[7]/opit_0_AQ_perm/Q
                                   net (fanout=2)        0.145       3.801         rstn_1ms[7]      
 CLMA_165_235/Y0                   td                    0.078       3.879 f       N42_10/gateop_perm/L6
                                   net (fanout=4)        0.244       4.123         _N2399           
 CLMS_159_247/Y3                   td                    0.143       4.266 f       sync_vg/N0/LUT6_inst_perm/L6
                                   net (fanout=1)        0.240       4.506         sync_vg/N0       
 CLMA_165_252/CR3                  td                    0.087       4.593 f       CLKROUTE_18/CR   
                                   net (fanout=11)       0.924       5.517         _N18             
 CLMA_165_241/RS                                                           f       sync_vg/v_count[4]/opit_0_AQ_perm/RS

 Data arrival time                                                   5.517         Logic Levels: 3  
                                                                                   Logic: 0.466ns(23.081%), Route: 1.553ns(76.919%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.979       3.779         _N25             
 USCM_155_270/CLKOUT               td                    0.168       3.947 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.620       4.567         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.287       4.854 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=117)      0.445       5.299         _N22             
 CLMA_165_241/CLK                                                          r       sync_vg/v_count[4]/opit_0_AQ_perm/CLK
 clock pessimism                                        -0.360       4.939                          
 clock uncertainty                                       0.150       5.089                          

 Hold time                                              -0.043       5.046                          

 Data required time                                                  5.046                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.046                          
 Data arrival time                                                   5.517                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.471                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[8]/opit_0_AQ_perm/CLK
Endpoint    : sync_vg/x_act[4]/opit_0_L6Q_perm/I4
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.444  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.302
  Launch Clock Delay      :  3.498
  Clock Pessimism Removal :  -0.360

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       0.730 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.730         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       0.821 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       1.532         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031       1.563 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.642       2.205         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.143       2.348 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       2.878         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.245       3.123 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.375       3.498         _N24             
 CLMA_165_234/CLK                                                          r       rstn_1ms[8]/opit_0_AQ_perm/CLK

 CLMA_165_234/Q2                   tco                   0.158       3.656 f       rstn_1ms[7]/opit_0_AQ_perm/Q
                                   net (fanout=2)        0.145       3.801         rstn_1ms[7]      
 CLMA_165_235/Y0                   td                    0.078       3.879 f       N42_10/gateop_perm/L6
                                   net (fanout=4)        0.416       4.295         _N2399           
 CLMS_147_241/Y2                   td                    0.071       4.366 f       N42_13/gateop_perm/L6
                                   net (fanout=5)        1.191       5.557         _N2402           
 CLMS_147_253/C4                                                           f       sync_vg/x_act[4]/opit_0_L6Q_perm/I4

 Data arrival time                                                   5.557         Logic Levels: 2  
                                                                                   Logic: 0.307ns(14.910%), Route: 1.752ns(85.090%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.979       3.779         _N25             
 USCM_155_270/CLKOUT               td                    0.168       3.947 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.620       4.567         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.287       4.854 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=210)      0.448       5.302         _N19             
 CLMS_147_253/CLK                                                          r       sync_vg/x_act[4]/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.360       4.942                          
 clock uncertainty                                       0.150       5.092                          

 Hold time                                              -0.040       5.052                          

 Data required time                                                  5.052                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.052                          
 Data arrival time                                                   5.557                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.505                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[12]/opit_0_AQ_perm/CLK
Endpoint    : sync_vg/x_act[10]/opit_0_L6Q_perm/I4
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.440  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.299
  Launch Clock Delay      :  3.499
  Clock Pessimism Removal :  -0.360

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       0.730 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.730         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       0.821 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       1.532         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031       1.563 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.642       2.205         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.143       2.348 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       2.878         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.245       3.123 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.376       3.499         _N24             
 CLMA_165_240/CLK                                                          r       rstn_1ms[12]/opit_0_AQ_perm/CLK

 CLMA_165_240/Q0                   tco                   0.158       3.657 f       rstn_1ms[9]/opit_0_AQ_perm/Q
                                   net (fanout=3)        0.257       3.914         rstn_1ms[9]      
 CLMA_165_241/CR3                  td                    0.087       4.001 f       CLKROUTE_9/CR    
                                   net (fanout=3)        0.415       4.416         _N9              
 CLMA_165_241/CR1                  td                    0.088       4.504 f       CLKROUTE_11/CR   
                                   net (fanout=1)        0.158       4.662         _N11             
 CLMA_165_246/Y1                   td                    0.146       4.808 f       N42_14/LUT6_inst_perm/L6
                                   net (fanout=23)       0.750       5.558         rstn_out         
 CLMS_159_247/C4                                                           f       sync_vg/x_act[10]/opit_0_L6Q_perm/I4

 Data arrival time                                                   5.558         Logic Levels: 3  
                                                                                   Logic: 0.479ns(23.264%), Route: 1.580ns(76.736%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.979       3.779         _N25             
 USCM_155_270/CLKOUT               td                    0.168       3.947 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.620       4.567         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.287       4.854 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=117)      0.445       5.299         _N22             
 CLMS_159_247/CLK                                                          r       sync_vg/x_act[10]/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.360       4.939                          
 clock uncertainty                                       0.150       5.089                          

 Hold time                                              -0.040       5.049                          

 Data required time                                                  5.049                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.049                          
 Data arrival time                                                   5.558                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.509                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK
Endpoint    : u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN0
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.923
  Launch Clock Delay      :  5.948
  Clock Pessimism Removal :  0.983

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.618       3.418         _N25             
 GPLL_7_157/CLKOUT0                td                    0.064       3.482 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       4.235         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.168       4.403 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       5.023         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.287       5.310 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.638       5.948         _N23             
 IOLHR_16_138/OCLK                                                         r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK

 IOLHR_16_138/OSHIFTOUT0           tco                   0.362       6.310 r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2_com/OSHIFTOUT0
                                   net (fanout=1)        0.000       6.310         u_dvi_transmitter/serializer_b/OSHIFTIN0
 IOLHR_16_144/OSHIFTIN0                                                    r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN0

 Data arrival time                                                   6.310         Logic Levels: 0  
                                                                                   Logic: 0.362ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         1.346       1.346 r                        
 P3                                                      0.000       1.346 r       sys_clk (port)   
                                   net (fanout=1)        0.000       1.346         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       2.076 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.076         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       2.167 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       2.878         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031       2.909 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464       3.373         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.245       3.618 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.516       4.134         _N25             
 GPLL_7_157/CLKOUT0                td                    0.031       4.165 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       4.807         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.143       4.950 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       5.480         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.245       5.725 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.544       6.269         _N23             
 IOLHR_16_144/OCLK                                                         r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OCLK
 clock pessimism                                         0.983       7.252                          
 clock uncertainty                                      -0.150       7.102                          

 Setup time                                             -0.394       6.708                          

 Data required time                                                  6.708                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.708                          
 Data arrival time                                                   6.310                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.398                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK
Endpoint    : u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN0
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.923
  Launch Clock Delay      :  5.948
  Clock Pessimism Removal :  0.983

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.618       3.418         _N25             
 GPLL_7_157/CLKOUT0                td                    0.064       3.482 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       4.235         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.168       4.403 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       5.023         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.287       5.310 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.638       5.948         _N23             
 IOLHR_16_126/OCLK                                                         r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK

 IOLHR_16_126/OSHIFTOUT0           tco                   0.362       6.310 r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2_com/OSHIFTOUT0
                                   net (fanout=1)        0.000       6.310         u_dvi_transmitter/serializer_clk/OSHIFTIN0
 IOLHR_16_132/OSHIFTIN0                                                    r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN0

 Data arrival time                                                   6.310         Logic Levels: 0  
                                                                                   Logic: 0.362ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         1.346       1.346 r                        
 P3                                                      0.000       1.346 r       sys_clk (port)   
                                   net (fanout=1)        0.000       1.346         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       2.076 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.076         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       2.167 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       2.878         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031       2.909 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464       3.373         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.245       3.618 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.516       4.134         _N25             
 GPLL_7_157/CLKOUT0                td                    0.031       4.165 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       4.807         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.143       4.950 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       5.480         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.245       5.725 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.544       6.269         _N23             
 IOLHR_16_132/OCLK                                                         r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OCLK
 clock pessimism                                         0.983       7.252                          
 clock uncertainty                                      -0.150       7.102                          

 Setup time                                             -0.394       6.708                          

 Data required time                                                  6.708                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.708                          
 Data arrival time                                                   6.310                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.398                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK
Endpoint    : u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN0
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.923
  Launch Clock Delay      :  5.948
  Clock Pessimism Removal :  0.983

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.618       3.418         _N25             
 GPLL_7_157/CLKOUT0                td                    0.064       3.482 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       4.235         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.168       4.403 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       5.023         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.287       5.310 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.638       5.948         _N23             
 IOLHR_16_240/OCLK                                                         r       u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK

 IOLHR_16_240/OSHIFTOUT0           tco                   0.362       6.310 r       u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2_com/OSHIFTOUT0
                                   net (fanout=1)        0.000       6.310         u_dvi_transmitter/serializer_g/OSHIFTIN0
 IOLHR_16_246/OSHIFTIN0                                                    r       u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN0

 Data arrival time                                                   6.310         Logic Levels: 0  
                                                                                   Logic: 0.362ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         1.346       1.346 r                        
 P3                                                      0.000       1.346 r       sys_clk (port)   
                                   net (fanout=1)        0.000       1.346         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       2.076 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.076         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       2.167 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       2.878         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031       2.909 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464       3.373         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.245       3.618 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.516       4.134         _N25             
 GPLL_7_157/CLKOUT0                td                    0.031       4.165 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       4.807         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.143       4.950 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       5.480         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.245       5.725 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.544       6.269         _N23             
 IOLHR_16_246/OCLK                                                         r       u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2/OCLK
 clock pessimism                                         0.983       7.252                          
 clock uncertainty                                      -0.150       7.102                          

 Setup time                                             -0.394       6.708                          

 Data required time                                                  6.708                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.708                          
 Data arrival time                                                   6.310                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.398                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK
Endpoint    : u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN1
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.948
  Launch Clock Delay      :  4.923
  Clock Pessimism Removal :  -0.983

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       0.730 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.730         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       0.821 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       1.532         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031       1.563 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464       2.027         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.245       2.272 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.516       2.788         _N25             
 GPLL_7_157/CLKOUT0                td                    0.031       2.819 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       3.461         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.143       3.604 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       4.134         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.245       4.379 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.544       4.923         _N23             
 IOLHR_16_138/OCLK                                                         r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK

 IOLHR_16_138/OSHIFTOUT1           tco                   0.249       5.172 r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2_com/OSHIFTOUT1
                                   net (fanout=1)        0.000       5.172         u_dvi_transmitter/serializer_b/OSHIFTIN1
 IOLHR_16_144/OSHIFTIN1                                                    r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN1

 Data arrival time                                                   5.172         Logic Levels: 0  
                                                                                   Logic: 0.249ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.618       3.418         _N25             
 GPLL_7_157/CLKOUT0                td                    0.064       3.482 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       4.235         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.168       4.403 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       5.023         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.287       5.310 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.638       5.948         _N23             
 IOLHR_16_144/OCLK                                                         r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OCLK
 clock pessimism                                        -0.983       4.965                          
 clock uncertainty                                       0.000       4.965                          

 Hold time                                              -0.134       4.831                          

 Data required time                                                  4.831                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.831                          
 Data arrival time                                                   5.172                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK
Endpoint    : u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN1
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.948
  Launch Clock Delay      :  4.923
  Clock Pessimism Removal :  -0.983

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       0.730 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.730         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       0.821 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       1.532         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031       1.563 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464       2.027         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.245       2.272 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.516       2.788         _N25             
 GPLL_7_157/CLKOUT0                td                    0.031       2.819 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       3.461         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.143       3.604 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       4.134         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.245       4.379 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.544       4.923         _N23             
 IOLHR_16_126/OCLK                                                         r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK

 IOLHR_16_126/OSHIFTOUT1           tco                   0.249       5.172 r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2_com/OSHIFTOUT1
                                   net (fanout=1)        0.000       5.172         u_dvi_transmitter/serializer_clk/OSHIFTIN1
 IOLHR_16_132/OSHIFTIN1                                                    r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN1

 Data arrival time                                                   5.172         Logic Levels: 0  
                                                                                   Logic: 0.249ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.618       3.418         _N25             
 GPLL_7_157/CLKOUT0                td                    0.064       3.482 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       4.235         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.168       4.403 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       5.023         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.287       5.310 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.638       5.948         _N23             
 IOLHR_16_132/OCLK                                                         r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OCLK
 clock pessimism                                        -0.983       4.965                          
 clock uncertainty                                       0.000       4.965                          

 Hold time                                              -0.134       4.831                          

 Data required time                                                  4.831                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.831                          
 Data arrival time                                                   5.172                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK
Endpoint    : u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN1
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.948
  Launch Clock Delay      :  4.923
  Clock Pessimism Removal :  -0.983

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       0.730 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.730         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       0.821 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       1.532         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031       1.563 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464       2.027         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.245       2.272 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.516       2.788         _N25             
 GPLL_7_157/CLKOUT0                td                    0.031       2.819 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       3.461         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.143       3.604 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       4.134         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.245       4.379 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.544       4.923         _N23             
 IOLHR_16_240/OCLK                                                         r       u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK

 IOLHR_16_240/OSHIFTOUT1           tco                   0.249       5.172 r       u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2_com/OSHIFTOUT1
                                   net (fanout=1)        0.000       5.172         u_dvi_transmitter/serializer_g/OSHIFTIN1
 IOLHR_16_246/OSHIFTIN1                                                    r       u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN1

 Data arrival time                                                   5.172         Logic Levels: 0  
                                                                                   Logic: 0.249ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.618       3.418         _N25             
 GPLL_7_157/CLKOUT0                td                    0.064       3.482 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       4.235         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.168       4.403 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       5.023         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.287       5.310 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.638       5.948         _N23             
 IOLHR_16_246/OCLK                                                         r       u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2/OCLK
 clock pessimism                                        -0.983       4.965                          
 clock uncertainty                                       0.000       4.965                          

 Hold time                                              -0.134       4.831                          

 Data required time                                                  4.831                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.831                          
 Data arrival time                                                   5.172                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK
Endpoint    : u_dvi_transmitter/encoder_b/cnt[1]/opit_0_L6Q_perm/RS
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.215  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.385
  Launch Clock Delay      :  5.299
  Clock Pessimism Removal :  0.699

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.979       3.779         _N25             
 USCM_155_270/CLKOUT               td                    0.168       3.947 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.620       4.567         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.287       4.854 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=210)      0.445       5.299         _N19             
 CLMS_147_241/CLK                                                          r       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK

 CLMS_147_241/CR0                  tco                   0.226       5.525 r       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CR0
                                   net (fanout=32)       0.934       6.459         u_dvi_transmitter/reset
 CLMA_159_168/RS                                                           r       u_dvi_transmitter/encoder_b/cnt[1]/opit_0_L6Q_perm/RS

 Data arrival time                                                   6.459         Logic Levels: 0  
                                                                                   Logic: 0.226ns(19.483%), Route: 0.934ns(80.517%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         6.734       6.734 r                        
 P3                                                      0.000       6.734 r       sys_clk (port)   
                                   net (fanout=1)        0.000       6.734         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       7.464 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.464         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       7.555 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       8.266         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031       8.297 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464       8.761         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.245       9.006 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.833       9.839         _N25             
 USCM_155_270/CLKOUT               td                    0.143       9.982 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.530      10.512         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.245      10.757 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=117)      0.362      11.119         _N22             
 CLMA_159_168/CLK                                                          r       u_dvi_transmitter/encoder_b/cnt[1]/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.699      11.818                          
 clock uncertainty                                      -0.150      11.668                          

 Recovery time                                          -0.226      11.442                          

 Data required time                                                 11.442                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.442                          
 Data arrival time                                                   6.459                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.983                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK
Endpoint    : u_dvi_transmitter/encoder_b/cnt[2]/opit_0_L6Q_perm/RS
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.215  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.385
  Launch Clock Delay      :  5.299
  Clock Pessimism Removal :  0.699

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.979       3.779         _N25             
 USCM_155_270/CLKOUT               td                    0.168       3.947 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.620       4.567         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.287       4.854 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=210)      0.445       5.299         _N19             
 CLMS_147_241/CLK                                                          r       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK

 CLMS_147_241/CR0                  tco                   0.226       5.525 r       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CR0
                                   net (fanout=32)       0.934       6.459         u_dvi_transmitter/reset
 CLMA_159_168/RS                                                           r       u_dvi_transmitter/encoder_b/cnt[2]/opit_0_L6Q_perm/RS

 Data arrival time                                                   6.459         Logic Levels: 0  
                                                                                   Logic: 0.226ns(19.483%), Route: 0.934ns(80.517%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         6.734       6.734 r                        
 P3                                                      0.000       6.734 r       sys_clk (port)   
                                   net (fanout=1)        0.000       6.734         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       7.464 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.464         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       7.555 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       8.266         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031       8.297 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464       8.761         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.245       9.006 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.833       9.839         _N25             
 USCM_155_270/CLKOUT               td                    0.143       9.982 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.530      10.512         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.245      10.757 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=117)      0.362      11.119         _N22             
 CLMA_159_168/CLK                                                          r       u_dvi_transmitter/encoder_b/cnt[2]/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.699      11.818                          
 clock uncertainty                                      -0.150      11.668                          

 Recovery time                                          -0.226      11.442                          

 Data required time                                                 11.442                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.442                          
 Data arrival time                                                   6.459                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.983                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK
Endpoint    : u_dvi_transmitter/encoder_b/cnt[3]/opit_0_AQ_perm/RS
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.215  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.385
  Launch Clock Delay      :  5.299
  Clock Pessimism Removal :  0.699

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.979       3.779         _N25             
 USCM_155_270/CLKOUT               td                    0.168       3.947 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.620       4.567         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.287       4.854 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=210)      0.445       5.299         _N19             
 CLMS_147_241/CLK                                                          r       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK

 CLMS_147_241/CR0                  tco                   0.226       5.525 r       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CR0
                                   net (fanout=32)       0.934       6.459         u_dvi_transmitter/reset
 CLMA_159_168/RS                                                           r       u_dvi_transmitter/encoder_b/cnt[3]/opit_0_AQ_perm/RS

 Data arrival time                                                   6.459         Logic Levels: 0  
                                                                                   Logic: 0.226ns(19.483%), Route: 0.934ns(80.517%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         6.734       6.734 r                        
 P3                                                      0.000       6.734 r       sys_clk (port)   
                                   net (fanout=1)        0.000       6.734         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       7.464 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.464         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       7.555 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       8.266         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031       8.297 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464       8.761         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.245       9.006 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.833       9.839         _N25             
 USCM_155_270/CLKOUT               td                    0.143       9.982 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.530      10.512         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.245      10.757 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=117)      0.362      11.119         _N22             
 CLMA_159_168/CLK                                                          r       u_dvi_transmitter/encoder_b/cnt[3]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.699      11.818                          
 clock uncertainty                                      -0.150      11.668                          

 Recovery time                                          -0.226      11.442                          

 Data required time                                                 11.442                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.442                          
 Data arrival time                                                   6.459                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.983                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK
Endpoint    : u_dvi_transmitter/encoder_g/cnt[4]/opit_0_L6Q_perm/RS
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.083  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.313
  Launch Clock Delay      :  4.399
  Clock Pessimism Removal :  -0.831

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       0.730 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.730         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       0.821 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       1.532         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031       1.563 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464       2.027         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.245       2.272 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.833       3.105         _N25             
 USCM_155_270/CLKOUT               td                    0.143       3.248 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.530       3.778         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.245       4.023 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=210)      0.376       4.399         _N19             
 CLMS_147_241/CLK                                                          r       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK

 CLMS_147_241/CR0                  tco                   0.173       4.572 f       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CR0
                                   net (fanout=32)       0.321       4.893         u_dvi_transmitter/reset
 CLMA_69_241/RS                                                            f       u_dvi_transmitter/encoder_g/cnt[4]/opit_0_L6Q_perm/RS

 Data arrival time                                                   4.893         Logic Levels: 0  
                                                                                   Logic: 0.173ns(35.020%), Route: 0.321ns(64.980%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.979       3.779         _N25             
 USCM_155_270/CLKOUT               td                    0.168       3.947 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.620       4.567         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.287       4.854 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=210)      0.459       5.313         _N19             
 CLMA_69_241/CLK                                                           r       u_dvi_transmitter/encoder_g/cnt[4]/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.831       4.482                          
 clock uncertainty                                       0.000       4.482                          

 Removal time                                           -0.064       4.418                          

 Data required time                                                  4.418                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.418                          
 Data arrival time                                                   4.893                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.475                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK
Endpoint    : u_dvi_transmitter/encoder_r/cnt[2]/opit_0_L6Q_perm/RS
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.194  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.292
  Launch Clock Delay      :  4.399
  Clock Pessimism Removal :  -0.699

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       0.730 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.730         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       0.821 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       1.532         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031       1.563 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464       2.027         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.245       2.272 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.833       3.105         _N25             
 USCM_155_270/CLKOUT               td                    0.143       3.248 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.530       3.778         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.245       4.023 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=210)      0.376       4.399         _N19             
 CLMS_147_241/CLK                                                          r       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK

 CLMS_147_241/CR0                  tco                   0.173       4.572 f       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CR0
                                   net (fanout=32)       0.438       5.010         u_dvi_transmitter/reset
 CLMA_159_204/RS                                                           f       u_dvi_transmitter/encoder_r/cnt[2]/opit_0_L6Q_perm/RS

 Data arrival time                                                   5.010         Logic Levels: 0  
                                                                                   Logic: 0.173ns(28.314%), Route: 0.438ns(71.686%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.979       3.779         _N25             
 USCM_155_270/CLKOUT               td                    0.168       3.947 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.620       4.567         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.287       4.854 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=117)      0.438       5.292         _N22             
 CLMA_159_204/CLK                                                          r       u_dvi_transmitter/encoder_r/cnt[2]/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.699       4.593                          
 clock uncertainty                                       0.000       4.593                          

 Removal time                                           -0.064       4.529                          

 Data required time                                                  4.529                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.529                          
 Data arrival time                                                   5.010                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.481                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK
Endpoint    : u_dvi_transmitter/encoder_r/cnt[3]/opit_0_L6Q_perm/RS
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.194  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.292
  Launch Clock Delay      :  4.399
  Clock Pessimism Removal :  -0.699

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       0.730 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.730         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       0.821 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       1.532         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031       1.563 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464       2.027         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.245       2.272 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.833       3.105         _N25             
 USCM_155_270/CLKOUT               td                    0.143       3.248 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.530       3.778         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.245       4.023 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=210)      0.376       4.399         _N19             
 CLMS_147_241/CLK                                                          r       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK

 CLMS_147_241/CR0                  tco                   0.173       4.572 f       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CR0
                                   net (fanout=32)       0.438       5.010         u_dvi_transmitter/reset
 CLMA_159_204/RS                                                           f       u_dvi_transmitter/encoder_r/cnt[3]/opit_0_L6Q_perm/RS

 Data arrival time                                                   5.010         Logic Levels: 0  
                                                                                   Logic: 0.173ns(28.314%), Route: 0.438ns(71.686%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.979       3.779         _N25             
 USCM_155_270/CLKOUT               td                    0.168       3.947 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.620       4.567         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.287       4.854 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=117)      0.438       5.292         _N22             
 CLMA_159_204/CLK                                                          r       u_dvi_transmitter/encoder_r/cnt[3]/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.699       4.593                          
 clock uncertainty                                       0.000       4.593                          

 Removal time                                           -0.064       4.529                          

 Data required time                                                  4.529                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.529                          
 Data arrival time                                                   5.010                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.481                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[8]/opit_0_AQ_perm/CLK
Endpoint    : video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[21].U_GTP_DRM36K_E1_1/gopdrm_36k/RSTB[0]
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.549  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.419
  Launch Clock Delay      :  4.230
  Clock Pessimism Removal :  0.360

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                      1703.434    1703.434 r                        
 P3                                                      0.000    1703.434 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.434         sys_clk          
 IOBS_276_156/DIN                  td                    0.855    1704.289 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1704.289         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105    1704.394 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932    1705.326         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.066    1705.392 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.753    1706.145         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.168    1706.313 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620    1706.933         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.287    1707.220 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.444    1707.664         _N24             
 CLMA_165_234/CLK                                                          r       rstn_1ms[8]/opit_0_AQ_perm/CLK

 CLMA_165_234/Q1                   tco                   0.203    1707.867 r       rstn_1ms[6]/opit_0_AQ_perm/Q
                                   net (fanout=2)        0.527    1708.394         rstn_1ms[6]      
 CLMS_177_235/CR2                  td                    0.114    1708.508 r       CLKROUTE_8/CR    
                                   net (fanout=1)        0.439    1708.947         _N8              
 CLMA_165_235/Y0                   td                    0.229    1709.176 r       N42_10/gateop_perm/L6
                                   net (fanout=4)        2.017    1711.193         _N2399           
 CLMA_165_235/Y1                   td                    0.074    1711.267 r       sync_vg/N0_cpy/LUT6_inst_perm/L6
                                   net (fanout=213)      2.363    1713.630         sync_vg/N0_cpy_rnmt
 DRM_40_552/RSTB[0]                                                        r       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[21].U_GTP_DRM36K_E1_1/gopdrm_36k/RSTB[0]

 Data arrival time                                                1713.630         Logic Levels: 3  
                                                                                   Logic: 0.620ns(10.392%), Route: 5.346ns(89.608%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                      1703.702    1703.702 r                        
 P3                                                      0.000    1703.702 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.702         sys_clk          
 IOBS_276_156/DIN                  td                    0.730    1704.432 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1704.432         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091    1704.523 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711    1705.234         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031    1705.265 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464    1705.729         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.245    1705.974 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.833    1706.807         _N25             
 USCM_155_270/CLKOUT               td                    0.143    1706.950 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.530    1707.480         ntclkbufg_0      
 HCKB_153_200/CLKOUT               td                    0.245    1707.725 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=27)       0.396    1708.121         _N20             
 DRM_40_552/CLKB[0]                                                        r       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[21].U_GTP_DRM36K_E1_1/gopdrm_36k/CLKB[0]
 clock pessimism                                         0.360    1708.481                          
 clock uncertainty                                      -0.150    1708.331                          

 Recovery time                                          -0.395    1707.936                          

 Data required time                                               1707.936                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1707.936                          
 Data arrival time                                                1713.630                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.694                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[8]/opit_0_AQ_perm/CLK
Endpoint    : video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[21].U_GTP_DRM36K_E1_1/gopdrm_36k/RSTA[0]
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.548  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.418
  Launch Clock Delay      :  4.230
  Clock Pessimism Removal :  0.360

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                      1703.434    1703.434 r                        
 P3                                                      0.000    1703.434 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.434         sys_clk          
 IOBS_276_156/DIN                  td                    0.855    1704.289 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1704.289         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105    1704.394 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932    1705.326         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.066    1705.392 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.753    1706.145         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.168    1706.313 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620    1706.933         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.287    1707.220 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.444    1707.664         _N24             
 CLMA_165_234/CLK                                                          r       rstn_1ms[8]/opit_0_AQ_perm/CLK

 CLMA_165_234/Q1                   tco                   0.203    1707.867 r       rstn_1ms[6]/opit_0_AQ_perm/Q
                                   net (fanout=2)        0.527    1708.394         rstn_1ms[6]      
 CLMS_177_235/CR2                  td                    0.114    1708.508 r       CLKROUTE_8/CR    
                                   net (fanout=1)        0.439    1708.947         _N8              
 CLMA_165_235/Y0                   td                    0.229    1709.176 r       N42_10/gateop_perm/L6
                                   net (fanout=4)        2.017    1711.193         _N2399           
 CLMA_165_235/Y1                   td                    0.074    1711.267 r       sync_vg/N0_cpy/LUT6_inst_perm/L6
                                   net (fanout=213)      2.348    1713.615         sync_vg/N0_cpy_rnmt
 DRM_40_552/RSTA[0]                                                        r       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[21].U_GTP_DRM36K_E1_1/gopdrm_36k/RSTA[0]

 Data arrival time                                                1713.615         Logic Levels: 3  
                                                                                   Logic: 0.620ns(10.418%), Route: 5.331ns(89.582%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                      1703.702    1703.702 r                        
 P3                                                      0.000    1703.702 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.702         sys_clk          
 IOBS_276_156/DIN                  td                    0.730    1704.432 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1704.432         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091    1704.523 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711    1705.234         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031    1705.265 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464    1705.729         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.245    1705.974 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.833    1706.807         _N25             
 USCM_155_270/CLKOUT               td                    0.143    1706.950 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.530    1707.480         ntclkbufg_0      
 HCKB_153_200/CLKOUT               td                    0.245    1707.725 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=27)       0.395    1708.120         _N20             
 DRM_40_552/CLKA[0]                                                        r       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[21].U_GTP_DRM36K_E1_1/gopdrm_36k/CLKA[0]
 clock pessimism                                         0.360    1708.480                          
 clock uncertainty                                      -0.150    1708.330                          

 Recovery time                                          -0.395    1707.935                          

 Data required time                                               1707.935                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1707.935                          
 Data arrival time                                                1713.615                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.680                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[8]/opit_0_AQ_perm/CLK
Endpoint    : video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[16].U_GTP_DRM36K_E1_1/gopdrm_36k/RSTA[0]
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.540  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.410
  Launch Clock Delay      :  4.230
  Clock Pessimism Removal :  0.360

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                      1703.434    1703.434 r                        
 P3                                                      0.000    1703.434 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.434         sys_clk          
 IOBS_276_156/DIN                  td                    0.855    1704.289 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1704.289         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105    1704.394 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932    1705.326         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.066    1705.392 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.753    1706.145         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.168    1706.313 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620    1706.933         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.287    1707.220 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.444    1707.664         _N24             
 CLMA_165_234/CLK                                                          r       rstn_1ms[8]/opit_0_AQ_perm/CLK

 CLMA_165_234/Q1                   tco                   0.203    1707.867 r       rstn_1ms[6]/opit_0_AQ_perm/Q
                                   net (fanout=2)        0.527    1708.394         rstn_1ms[6]      
 CLMS_177_235/CR2                  td                    0.114    1708.508 r       CLKROUTE_8/CR    
                                   net (fanout=1)        0.439    1708.947         _N8              
 CLMA_165_235/Y0                   td                    0.229    1709.176 r       N42_10/gateop_perm/L6
                                   net (fanout=4)        2.017    1711.193         _N2399           
 CLMA_165_235/Y1                   td                    0.074    1711.267 r       sync_vg/N0_cpy/LUT6_inst_perm/L6
                                   net (fanout=213)      2.316    1713.583         sync_vg/N0_cpy_rnmt
 DRM_226_552/RSTA[0]                                                       r       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[16].U_GTP_DRM36K_E1_1/gopdrm_36k/RSTA[0]

 Data arrival time                                                1713.583         Logic Levels: 3  
                                                                                   Logic: 0.620ns(10.475%), Route: 5.299ns(89.525%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                      1703.702    1703.702 r                        
 P3                                                      0.000    1703.702 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.702         sys_clk          
 IOBS_276_156/DIN                  td                    0.730    1704.432 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1704.432         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091    1704.523 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711    1705.234         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031    1705.265 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464    1705.729         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.245    1705.974 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.833    1706.807         _N25             
 USCM_155_270/CLKOUT               td                    0.143    1706.950 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.530    1707.480         ntclkbufg_0      
 HCKB_153_220/CLKOUT               td                    0.245    1707.725 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=27)       0.387    1708.112         _N21             
 DRM_226_552/CLKA[0]                                                       r       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[16].U_GTP_DRM36K_E1_1/gopdrm_36k/CLKA[0]
 clock pessimism                                         0.360    1708.472                          
 clock uncertainty                                      -0.150    1708.322                          

 Recovery time                                          -0.395    1707.927                          

 Data required time                                               1707.927                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1707.927                          
 Data arrival time                                                1713.583                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.656                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[4]/opit_0_AQ_perm/CLK
Endpoint    : video_display/u_data_delay/genblk1.data_delay[2][5]/opit_0/RS
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    1.450  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.307
  Launch Clock Delay      :  3.497
  Clock Pessimism Removal :  -0.360

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       0.730 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.730         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       0.821 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       1.532         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031       1.563 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.642       2.205         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.143       2.348 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       2.878         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.245       3.123 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.374       3.497         _N24             
 CLMA_165_228/CLK                                                          r       rstn_1ms[4]/opit_0_AQ_perm/CLK

 CLMA_165_228/Q3                   tco                   0.158       3.655 f       rstn_1ms[4]/opit_0_AQ_perm/Q
                                   net (fanout=4)        0.891       4.546         rstn_1ms[4]      
 CLMS_177_241/CR2                  td                    0.086       4.632 f       CLKROUTE_6/CR    
                                   net (fanout=1)        0.336       4.968         _N6              
 CLMA_165_235/Y1                   td                    0.071       5.039 f       sync_vg/N0_cpy/LUT6_inst_perm/L6
                                   net (fanout=213)      0.477       5.516         sync_vg/N0_cpy_rnmt
 CLMA_147_282/RS                                                           f       video_display/u_data_delay/genblk1.data_delay[2][5]/opit_0/RS

 Data arrival time                                                   5.516         Logic Levels: 2  
                                                                                   Logic: 0.315ns(15.602%), Route: 1.704ns(84.398%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.979       3.779         _N25             
 USCM_155_270/CLKOUT               td                    0.168       3.947 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.620       4.567         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.287       4.854 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=210)      0.453       5.307         _N19             
 CLMA_147_282/CLK                                                          r       video_display/u_data_delay/genblk1.data_delay[2][5]/opit_0/CLK
 clock pessimism                                        -0.360       4.947                          
 clock uncertainty                                       0.150       5.097                          

 Removal time                                           -0.064       5.033                          

 Data required time                                                  5.033                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.033                          
 Data arrival time                                                   5.516                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.483                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[4]/opit_0_AQ_perm/CLK
Endpoint    : video_display/rom_addr1[14]/opit_0_L6Q_LUT6DQL5Q_perm/RS
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    1.452  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.309
  Launch Clock Delay      :  3.497
  Clock Pessimism Removal :  -0.360

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       0.730 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.730         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       0.821 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       1.532         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031       1.563 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.642       2.205         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.143       2.348 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       2.878         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.245       3.123 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.374       3.497         _N24             
 CLMA_165_228/CLK                                                          r       rstn_1ms[4]/opit_0_AQ_perm/CLK

 CLMA_165_228/Q3                   tco                   0.158       3.655 f       rstn_1ms[4]/opit_0_AQ_perm/Q
                                   net (fanout=4)        0.891       4.546         rstn_1ms[4]      
 CLMS_177_241/CR2                  td                    0.086       4.632 f       CLKROUTE_6/CR    
                                   net (fanout=1)        0.336       4.968         _N6              
 CLMA_165_235/Y1                   td                    0.071       5.039 f       sync_vg/N0_cpy/LUT6_inst_perm/L6
                                   net (fanout=213)      0.497       5.536         sync_vg/N0_cpy_rnmt
 CLMS_159_301/RS                                                           f       video_display/rom_addr1[14]/opit_0_L6Q_LUT6DQL5Q_perm/RS

 Data arrival time                                                   5.536         Logic Levels: 2  
                                                                                   Logic: 0.315ns(15.449%), Route: 1.724ns(84.551%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.979       3.779         _N25             
 USCM_155_270/CLKOUT               td                    0.168       3.947 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.620       4.567         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.287       4.854 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=117)      0.455       5.309         _N22             
 CLMS_159_301/CLK                                                          r       video_display/rom_addr1[14]/opit_0_L6Q_LUT6DQL5Q_perm/CLK
 clock pessimism                                        -0.360       4.949                          
 clock uncertainty                                       0.150       5.099                          

 Removal time                                           -0.064       5.035                          

 Data required time                                                  5.035                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.035                          
 Data arrival time                                                   5.536                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.501                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[4]/opit_0_AQ_perm/CLK
Endpoint    : video_display/rom_addr1[15]/opit_0_AQ_perm/RS
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    1.452  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.309
  Launch Clock Delay      :  3.497
  Clock Pessimism Removal :  -0.360

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       0.730 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.730         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       0.821 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       1.532         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031       1.563 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.642       2.205         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.143       2.348 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       2.878         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.245       3.123 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.374       3.497         _N24             
 CLMA_165_228/CLK                                                          r       rstn_1ms[4]/opit_0_AQ_perm/CLK

 CLMA_165_228/Q3                   tco                   0.158       3.655 f       rstn_1ms[4]/opit_0_AQ_perm/Q
                                   net (fanout=4)        0.891       4.546         rstn_1ms[4]      
 CLMS_177_241/CR2                  td                    0.086       4.632 f       CLKROUTE_6/CR    
                                   net (fanout=1)        0.336       4.968         _N6              
 CLMA_165_235/Y1                   td                    0.071       5.039 f       sync_vg/N0_cpy/LUT6_inst_perm/L6
                                   net (fanout=213)      0.497       5.536         sync_vg/N0_cpy_rnmt
 CLMS_159_301/RS                                                           f       video_display/rom_addr1[15]/opit_0_AQ_perm/RS

 Data arrival time                                                   5.536         Logic Levels: 2  
                                                                                   Logic: 0.315ns(15.449%), Route: 1.724ns(84.551%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.979       3.779         _N25             
 USCM_155_270/CLKOUT               td                    0.168       3.947 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.620       4.567         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.287       4.854 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=117)      0.455       5.309         _N22             
 CLMS_159_301/CLK                                                          r       video_display/rom_addr1[15]/opit_0_AQ_perm/CLK
 clock pessimism                                        -0.360       4.949                          
 clock uncertainty                                       0.150       5.099                          

 Removal time                                           -0.064       5.035                          

 Data required time                                                  5.035                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.035                          
 Data arrival time                                                   5.536                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.501                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OCLK
Endpoint    : tmds_clk_n (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.618       3.418         _N25             
 GPLL_7_157/CLKOUT0                td                    0.064       3.482 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       4.235         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.168       4.403 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       5.023         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.287       5.310 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.638       5.948         _N23             
 IOLHR_16_132/OCLK                                                         r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OCLK

 IOLHR_16_132/DO_P                 tco                   0.439       6.387 f       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/DO_P
                                   net (fanout=1)        0.000       6.387         u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/ntO
 IOBD_0_132/DIFFO_OUT              td                    1.011       7.398 r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_0/DIFFO_OUT
                                   net (fanout=1)        0.000       7.398         u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/ntDIFF_O
 IOBS_0_126/PAD                    td                    0.000       7.398 r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_1/O_B
                                   net (fanout=1)        0.000       7.398         tmds_clk_n       
 R17                                                                       r       tmds_clk_n (port)

 Data arrival time                                                   7.398         Logic Levels: 2  
                                                                                   Logic: 1.450ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OCLK
Endpoint    : tmds_clk_p (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.618       3.418         _N25             
 GPLL_7_157/CLKOUT0                td                    0.064       3.482 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       4.235         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.168       4.403 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       5.023         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.287       5.310 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.638       5.948         _N23             
 IOLHR_16_132/OCLK                                                         r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OCLK

 IOLHR_16_132/DO_P                 tco                   0.439       6.387 r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/DO_P
                                   net (fanout=1)        0.000       6.387         u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/ntO
 IOBD_0_132/PAD                    td                    1.011       7.398 r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_0/O
                                   net (fanout=1)        0.000       7.398         tmds_clk_p       
 R16                                                                       r       tmds_clk_p (port)

 Data arrival time                                                   7.398         Logic Levels: 1  
                                                                                   Logic: 1.450ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OCLK
Endpoint    : tmds_data_n[0] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.618       3.418         _N25             
 GPLL_7_157/CLKOUT0                td                    0.064       3.482 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       4.235         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.168       4.403 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       5.023         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.287       5.310 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.638       5.948         _N23             
 IOLHR_16_144/OCLK                                                         r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OCLK

 IOLHR_16_144/DO_P                 tco                   0.439       6.387 f       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/DO_P
                                   net (fanout=1)        0.000       6.387         u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/ntO
 IOBD_0_144/DIFFO_OUT              td                    1.011       7.398 r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_0/DIFFO_OUT
                                   net (fanout=1)        0.000       7.398         u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/ntDIFF_O
 IOBS_0_138/PAD                    td                    0.000       7.398 r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_1/O_B
                                   net (fanout=1)        0.000       7.398         nt_tmds_data_n[0]
 T15                                                                       r       tmds_data_n[0] (port)

 Data arrival time                                                   7.398         Logic Levels: 2  
                                                                                   Logic: 1.450ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OCLK
Endpoint    : tmds_clk_n (port)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 P3                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.646       0.646 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.646         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       0.737 f       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.611       1.348         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031       1.379 f       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464       1.843         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.245       2.088 f       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.517       2.605         _N25             
 GPLL_7_157/CLKOUT0                td                    0.031       2.636 f       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       3.278         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.143       3.421 f       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       3.951         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.245       4.196 f       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.544       4.740         _N23             
 IOLHR_16_132/OCLK                                                         f       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OCLK

 IOLHR_16_132/DO_P                 tco                   0.374       5.114 r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/DO_P
                                   net (fanout=1)        0.000       5.114         u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/ntO
 IOBD_0_132/DIFFO_OUT              td                    0.842       5.956 f       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_0/DIFFO_OUT
                                   net (fanout=1)        0.000       5.956         u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/ntDIFF_O
 IOBS_0_126/PAD                    td                    0.000       5.956 f       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_1/O_B
                                   net (fanout=1)        0.000       5.956         tmds_clk_n       
 R17                                                                       f       tmds_clk_n (port)

 Data arrival time                                                   5.956         Logic Levels: 2  
                                                                                   Logic: 1.216ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OCLK
Endpoint    : tmds_clk_p (port)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 P3                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.646       0.646 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.646         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       0.737 f       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.611       1.348         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031       1.379 f       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464       1.843         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.245       2.088 f       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.517       2.605         _N25             
 GPLL_7_157/CLKOUT0                td                    0.031       2.636 f       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       3.278         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.143       3.421 f       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       3.951         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.245       4.196 f       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.544       4.740         _N23             
 IOLHR_16_132/OCLK                                                         f       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OCLK

 IOLHR_16_132/DO_P                 tco                   0.374       5.114 f       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/DO_P
                                   net (fanout=1)        0.000       5.114         u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/ntO
 IOBD_0_132/PAD                    td                    0.842       5.956 f       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_0/O
                                   net (fanout=1)        0.000       5.956         tmds_clk_p       
 R16                                                                       f       tmds_clk_p (port)

 Data arrival time                                                   5.956         Logic Levels: 1  
                                                                                   Logic: 1.216ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OCLK
Endpoint    : tmds_data_n[0] (port)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 P3                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.646       0.646 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.646         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       0.737 f       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.611       1.348         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031       1.379 f       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464       1.843         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.245       2.088 f       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.517       2.605         _N25             
 GPLL_7_157/CLKOUT0                td                    0.031       2.636 f       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       3.278         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.143       3.421 f       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       3.951         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.245       4.196 f       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.544       4.740         _N23             
 IOLHR_16_144/OCLK                                                         f       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OCLK

 IOLHR_16_144/DO_P                 tco                   0.374       5.114 r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/DO_P
                                   net (fanout=1)        0.000       5.114         u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/ntO
 IOBD_0_144/DIFFO_OUT              td                    0.842       5.956 f       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_0/DIFFO_OUT
                                   net (fanout=1)        0.000       5.956         u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/ntDIFF_O
 IOBS_0_138/PAD                    td                    0.000       5.956 f       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_1/O_B
                                   net (fanout=1)        0.000       5.956         nt_tmds_data_n[0]
 T15                                                                       f       tmds_data_n[0] (port)

 Data arrival time                                                   5.956         Logic Levels: 2  
                                                                                   Logic: 1.216ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

{sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.901      50.101          0.200           High Pulse Width  CLMA_165_259/CLK        rstn_1ms[0]/opit_0_L6Q_LUT6DL5Q_perm/CLK
 49.901      50.101          0.200           Low Pulse Width   CLMA_165_259/CLK        rstn_1ms[0]/opit_0_L6Q_LUT6DL5Q_perm/CLK
 49.901      50.101          0.200           High Pulse Width  CLMA_165_228/CLK        rstn_1ms[4]/opit_0_AQ_perm/CLK
====================================================================================================

{sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 1.767       3.367           1.600           High Pulse Width  IOLHR_16_144/OCLKDIV    u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OCLKDIV
 1.767       3.367           1.600           Low Pulse Width   IOLHR_16_144/OCLKDIV    u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OCLKDIV
 1.767       3.367           1.600           High Pulse Width  IOLHR_16_138/OCLKDIV    u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2_com/OCLKDIV
====================================================================================================

{sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.257       0.673           0.416           High Pulse Width  IOLHR_16_144/OCLK       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OCLK
 0.257       0.673           0.416           Low Pulse Width   IOLHR_16_144/OCLK       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OCLK
 0.257       0.673           0.416           High Pulse Width  IOLHR_16_144/SERCLK     u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/SERCLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : rstn_1ms[8]/opit_0_AQ_perm/CLK
Endpoint    : rstn_1ms[0]/opit_0_L6Q_LUT6DL5Q_perm/I0
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.011  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.296
  Launch Clock Delay      :  2.780
  Clock Pessimism Removal :  0.473

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.065       1.232 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.501       1.733         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.115       1.848 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       2.245         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.233       2.478 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.302       2.780         _N24             
 CLMA_165_234/CLK                                                          r       rstn_1ms[8]/opit_0_AQ_perm/CLK

 CLMA_165_234/Q1                   tco                   0.125       2.905 f       rstn_1ms[6]/opit_0_AQ_perm/Q
                                   net (fanout=2)        0.319       3.224         rstn_1ms[6]      
 CLMS_177_235/CR2                  td                    0.066       3.290 f       CLKROUTE_8/CR    
                                   net (fanout=1)        0.252       3.542         _N8              
 CLMA_165_235/Y0                   td                    0.125       3.667 f       N42_10/gateop_perm/L6
                                   net (fanout=4)        1.185       4.852         _N2399           
 CLMA_165_235/Y1                   td                    0.040       4.892 r       sync_vg/N0_cpy/LUT6_inst_perm/L6
                                   net (fanout=213)      0.394       5.286         sync_vg/N0_cpy_rnmt
 CLMA_165_259/A0                                                           r       rstn_1ms[0]/opit_0_L6Q_LUT6DL5Q_perm/I0

 Data arrival time                                                   5.286         Logic Levels: 3  
                                                                                   Logic: 0.356ns(14.206%), Route: 2.150ns(85.794%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                       100.202     100.202 r                        
 P3                                                      0.000     100.202 r       sys_clk (port)   
                                   net (fanout=1)        0.000     100.202         sys_clk          
 IOBS_276_156/DIN                  td                    0.445     100.647 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.647         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073     100.720 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443     101.163         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031     101.194 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.420     101.614         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.097     101.711 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334     102.045         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.195     102.240 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.258     102.498         _N24             
 CLMA_165_259/CLK                                                          r       rstn_1ms[0]/opit_0_L6Q_LUT6DL5Q_perm/CLK
 clock pessimism                                         0.473     102.971                          
 clock uncertainty                                      -0.150     102.821                          

 Setup time                                             -0.125     102.696                          

 Data required time                                                102.696                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.696                          
 Data arrival time                                                   5.286                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        97.410                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_L6Q_LUT6DL5Q_perm/CLK
Endpoint    : rstn_1ms[13]/opit_0_AQ_perm/CIN
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.018  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.293
  Launch Clock Delay      :  2.784
  Clock Pessimism Removal :  0.473

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.065       1.232 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.501       1.733         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.115       1.848 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       2.245         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.233       2.478 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.306       2.784         _N24             
 CLMA_165_259/CLK                                                          r       rstn_1ms[0]/opit_0_L6Q_LUT6DL5Q_perm/CLK

 CLMA_165_259/CR0                  tco                   0.141       2.925 f       rstn_1ms[0]/opit_0_L6Q_LUT6DL5Q_perm/L5Q
                                   net (fanout=5)        0.351       3.276         rstn_1ms[0]      
 CLMA_165_228/COUT                 td                    0.198       3.474 f       rstn_1ms[4]/opit_0_AQ_perm/COUT
                                   net (fanout=1)        0.000       3.474         _N1215           
 CLMA_165_234/COUT                 td                    0.056       3.530 f       rstn_1ms[8]/opit_0_AQ_perm/COUT
                                   net (fanout=1)        0.000       3.530         _N1219           
 CLMA_165_240/COUT                 td                    0.046       3.576 r       rstn_1ms[12]/opit_0_AQ_perm/COUT
                                   net (fanout=1)        0.000       3.576         _N1223           
 CLMA_165_246/CIN                                                          r       rstn_1ms[13]/opit_0_AQ_perm/CIN

 Data arrival time                                                   3.576         Logic Levels: 3  
                                                                                   Logic: 0.441ns(55.682%), Route: 0.351ns(44.318%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                       100.202     100.202 r                        
 P3                                                      0.000     100.202 r       sys_clk (port)   
                                   net (fanout=1)        0.000     100.202         sys_clk          
 IOBS_276_156/DIN                  td                    0.445     100.647 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.647         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073     100.720 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443     101.163         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031     101.194 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.420     101.614         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.097     101.711 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334     102.045         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.195     102.240 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.255     102.495         _N24             
 CLMA_165_246/CLK                                                          r       rstn_1ms[13]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.473     102.968                          
 clock uncertainty                                      -0.150     102.818                          

 Setup time                                             -0.057     102.761                          

 Data required time                                                102.761                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.761                          
 Data arrival time                                                   3.576                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        99.185                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_L6Q_LUT6DL5Q_perm/CLK
Endpoint    : rstn_1ms[9]/opit_0_AQ_perm/CIN
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.292
  Launch Clock Delay      :  2.784
  Clock Pessimism Removal :  0.473

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.065       1.232 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.501       1.733         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.115       1.848 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       2.245         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.233       2.478 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.306       2.784         _N24             
 CLMA_165_259/CLK                                                          r       rstn_1ms[0]/opit_0_L6Q_LUT6DL5Q_perm/CLK

 CLMA_165_259/CR0                  tco                   0.141       2.925 f       rstn_1ms[0]/opit_0_L6Q_LUT6DL5Q_perm/L5Q
                                   net (fanout=5)        0.351       3.276         rstn_1ms[0]      
 CLMA_165_228/COUT                 td                    0.198       3.474 f       rstn_1ms[4]/opit_0_AQ_perm/COUT
                                   net (fanout=1)        0.000       3.474         _N1215           
 CLMA_165_234/COUT                 td                    0.046       3.520 r       rstn_1ms[8]/opit_0_AQ_perm/COUT
                                   net (fanout=1)        0.000       3.520         _N1219           
 CLMA_165_240/CIN                                                          r       rstn_1ms[9]/opit_0_AQ_perm/CIN

 Data arrival time                                                   3.520         Logic Levels: 2  
                                                                                   Logic: 0.385ns(52.310%), Route: 0.351ns(47.690%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                       100.202     100.202 r                        
 P3                                                      0.000     100.202 r       sys_clk (port)   
                                   net (fanout=1)        0.000     100.202         sys_clk          
 IOBS_276_156/DIN                  td                    0.445     100.647 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.647         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073     100.720 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443     101.163         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031     101.194 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.420     101.614         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.097     101.711 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334     102.045         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.195     102.240 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.254     102.494         _N24             
 CLMA_165_240/CLK                                                          r       rstn_1ms[12]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.473     102.967                          
 clock uncertainty                                      -0.150     102.817                          

 Setup time                                             -0.057     102.760                          

 Data required time                                                102.760                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.760                          
 Data arrival time                                                   3.520                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        99.240                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[4]/opit_0_AQ_perm/CLK
Endpoint    : rstn_1ms[2]/opit_0_AQ_perm/I2
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.779
  Launch Clock Delay      :  2.290
  Clock Pessimism Removal :  -0.489

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       0.445 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.445         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       0.518 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       0.961         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031       0.992 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.420       1.412         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.097       1.509 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334       1.843         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.195       2.038 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.252       2.290         _N24             
 CLMA_165_228/CLK                                                          r       rstn_1ms[4]/opit_0_AQ_perm/CLK

 CLMA_165_228/Q0                   tco                   0.103       2.393 r       rstn_1ms[1]/opit_0_AQ_perm/Q
                                   net (fanout=4)        0.057       2.450         rstn_1ms[1]      
 CLMA_165_228/B2                                                           r       rstn_1ms[2]/opit_0_AQ_perm/I2

 Data arrival time                                                   2.450         Logic Levels: 0  
                                                                                   Logic: 0.103ns(64.375%), Route: 0.057ns(35.625%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.065       1.232 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.501       1.733         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.115       1.848 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       2.245         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.233       2.478 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.301       2.779         _N24             
 CLMA_165_228/CLK                                                          r       rstn_1ms[4]/opit_0_AQ_perm/CLK
 clock pessimism                                        -0.489       2.290                          
 clock uncertainty                                       0.000       2.290                          

 Hold time                                              -0.059       2.231                          

 Data required time                                                  2.231                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.231                          
 Data arrival time                                                   2.450                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.219                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_L6Q_LUT6DL5Q_perm/CLK
Endpoint    : rstn_1ms[0]/opit_0_L6Q_LUT6DL5Q_perm/I2
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.784
  Launch Clock Delay      :  2.296
  Clock Pessimism Removal :  -0.488

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       0.445 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.445         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       0.518 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       0.961         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031       0.992 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.420       1.412         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.097       1.509 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334       1.843         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.195       2.038 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.258       2.296         _N24             
 CLMA_165_259/CLK                                                          r       rstn_1ms[0]/opit_0_L6Q_LUT6DL5Q_perm/CLK

 CLMA_165_259/CR0                  tco                   0.122       2.418 r       rstn_1ms[0]/opit_0_L6Q_LUT6DL5Q_perm/L5Q
                                   net (fanout=5)        0.056       2.474         rstn_1ms[0]      
 CLMA_165_259/A2                                                           r       rstn_1ms[0]/opit_0_L6Q_LUT6DL5Q_perm/I2

 Data arrival time                                                   2.474         Logic Levels: 0  
                                                                                   Logic: 0.122ns(68.539%), Route: 0.056ns(31.461%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.065       1.232 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.501       1.733         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.115       1.848 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       2.245         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.233       2.478 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.306       2.784         _N24             
 CLMA_165_259/CLK                                                          r       rstn_1ms[0]/opit_0_L6Q_LUT6DL5Q_perm/CLK
 clock pessimism                                        -0.488       2.296                          
 clock uncertainty                                       0.000       2.296                          

 Hold time                                              -0.054       2.242                          

 Data required time                                                  2.242                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.242                          
 Data arrival time                                                   2.474                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.232                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[8]/opit_0_AQ_perm/CLK
Endpoint    : rstn_1ms[6]/opit_0_AQ_perm/I4
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.780
  Launch Clock Delay      :  2.291
  Clock Pessimism Removal :  -0.489

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       0.445 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.445         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       0.518 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       0.961         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031       0.992 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.420       1.412         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.097       1.509 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334       1.843         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.195       2.038 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.253       2.291         _N24             
 CLMA_165_234/CLK                                                          r       rstn_1ms[8]/opit_0_AQ_perm/CLK

 CLMA_165_234/Q1                   tco                   0.103       2.394 r       rstn_1ms[6]/opit_0_AQ_perm/Q
                                   net (fanout=2)        0.109       2.503         rstn_1ms[6]      
 CLMA_165_234/B4                                                           r       rstn_1ms[6]/opit_0_AQ_perm/I4

 Data arrival time                                                   2.503         Logic Levels: 0  
                                                                                   Logic: 0.103ns(48.585%), Route: 0.109ns(51.415%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.065       1.232 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.501       1.733         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.115       1.848 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       2.245         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.233       2.478 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.302       2.780         _N24             
 CLMA_165_234/CLK                                                          r       rstn_1ms[8]/opit_0_AQ_perm/CLK
 clock pessimism                                        -0.489       2.291                          
 clock uncertainty                                       0.000       2.291                          

 Hold time                                              -0.022       2.269                          

 Data required time                                                  2.269                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.269                          
 Data arrival time                                                   2.503                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.234                          
====================================================================================================

====================================================================================================

Startpoint  : video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM36K_E1_0/gopdrm_36k/CLKA[0]
Endpoint    : video_display/u_RGB2YCbCr/N42/gopapm/X[2]
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.122  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.915
  Launch Clock Delay      :  3.499
  Clock Pessimism Removal :  0.462

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.652       2.456         _N25             
 USCM_155_270/CLKOUT               td                    0.115       2.571 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       2.968         ntclkbufg_0      
 HCKB_153_220/CLKOUT               td                    0.233       3.201 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=27)       0.298       3.499         _N21             
 DRM_226_462/CLKA[0]                                                       r       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM36K_E1_0/gopdrm_36k/CLKA[0]

 DRM_226_462/X1CASQO_A             tco                   1.022       4.521 r       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM36K_E1_0/gopdrm_36k/X1CASQO_A
                                   net (fanout=1)        0.000       4.521         video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/cas_caout [2]
 DRM_226_492/QA0[0]                td                    0.101       4.622 f       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM36K_E1_1/gopdrm_36k/QA0[0]
                                   net (fanout=2)        1.416       6.038         video_display/rom_rd_data [2]
 APM_65_276/X_0[2]                                                         f       video_display/u_RGB2YCbCr/N42/gopapm/X[2]

 Data arrival time                                                   6.038         Logic Levels: 1  
                                                                                   Logic: 1.123ns(44.230%), Route: 1.416ns(55.770%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         6.734       6.734 r                        
 P3                                                      0.000       6.734 r       sys_clk (port)   
                                   net (fanout=1)        0.000       6.734         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       7.179 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.179         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       7.252 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       7.695         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029       7.724 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278       8.002         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.195       8.197 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.549       8.746         _N25             
 USCM_155_270/CLKOUT               td                    0.097       8.843 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334       9.177         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.195       9.372 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=210)      0.277       9.649         _N19             
 APM_65_276/CLK_0                                                          r       video_display/u_RGB2YCbCr/N42/gopapm/CLK
 clock pessimism                                         0.462      10.111                          
 clock uncertainty                                      -0.150       9.961                          

 Setup time                                             -1.148       8.813                          

 Data required time                                                  8.813                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.813                          
 Data arrival time                                                   6.038                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.775                          
====================================================================================================

====================================================================================================

Startpoint  : video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[21].U_GTP_DRM36K_E1_0/gopdrm_36k/CLKA[0]
Endpoint    : video_display/u_RGB2YCbCr/N14/gopapm/X[5]
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.140  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.917
  Launch Clock Delay      :  3.519
  Clock Pessimism Removal :  0.462

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.652       2.456         _N25             
 USCM_155_270/CLKOUT               td                    0.115       2.571 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       2.968         ntclkbufg_0      
 HCKB_153_200/CLKOUT               td                    0.233       3.201 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=27)       0.318       3.519         _N20             
 DRM_40_522/CLKA[0]                                                        r       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[21].U_GTP_DRM36K_E1_0/gopdrm_36k/CLKA[0]

 DRM_40_522/X1CASQO_A              tco                   1.022       4.541 r       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[21].U_GTP_DRM36K_E1_0/gopdrm_36k/X1CASQO_A
                                   net (fanout=1)        0.000       4.541         video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/cas_caout [21]
 DRM_40_552/QA0[0]                 td                    0.101       4.642 f       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[21].U_GTP_DRM36K_E1_1/gopdrm_36k/QA0[0]
                                   net (fanout=2)        1.386       6.028         video_display/rom_rd_data [21]
 APM_65_276/X_1[5]                                                         f       video_display/u_RGB2YCbCr/N14/gopapm/X[5]

 Data arrival time                                                   6.028         Logic Levels: 1  
                                                                                   Logic: 1.123ns(44.759%), Route: 1.386ns(55.241%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         6.734       6.734 r                        
 P3                                                      0.000       6.734 r       sys_clk (port)   
                                   net (fanout=1)        0.000       6.734         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       7.179 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.179         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       7.252 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       7.695         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029       7.724 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278       8.002         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.195       8.197 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.549       8.746         _N25             
 USCM_155_270/CLKOUT               td                    0.097       8.843 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334       9.177         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.195       9.372 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=210)      0.279       9.651         _N19             
 APM_65_276/CLK_1                                                          r       video_display/u_RGB2YCbCr/N14/gopapm/CLK
 clock pessimism                                         0.462      10.113                          
 clock uncertainty                                      -0.150       9.963                          

 Setup time                                             -1.148       8.815                          

 Data required time                                                  8.815                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.815                          
 Data arrival time                                                   6.028                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.787                          
====================================================================================================

====================================================================================================

Startpoint  : video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[23].U_GTP_DRM36K_E1_0/gopdrm_36k/CLKA[0]
Endpoint    : video_display/u_RGB2YCbCr/N14/gopapm/X[7]
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.132  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.917
  Launch Clock Delay      :  3.511
  Clock Pessimism Removal :  0.462

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.652       2.456         _N25             
 USCM_155_270/CLKOUT               td                    0.115       2.571 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       2.968         ntclkbufg_0      
 HCKB_153_220/CLKOUT               td                    0.233       3.201 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=27)       0.310       3.511         _N21             
 DRM_202_552/CLKA[0]                                                       r       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[23].U_GTP_DRM36K_E1_0/gopdrm_36k/CLKA[0]

 DRM_202_552/X1CASQO_A             tco                   1.022       4.533 r       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[23].U_GTP_DRM36K_E1_0/gopdrm_36k/X1CASQO_A
                                   net (fanout=1)        0.000       4.533         video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/cas_caout [23]
 DRM_202_582/QA0[0]                td                    0.101       4.634 f       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[23].U_GTP_DRM36K_E1_1/gopdrm_36k/QA0[0]
                                   net (fanout=2)        1.386       6.020         video_display/rom_rd_data [23]
 APM_65_276/X_1[7]                                                         f       video_display/u_RGB2YCbCr/N14/gopapm/X[7]

 Data arrival time                                                   6.020         Logic Levels: 1  
                                                                                   Logic: 1.123ns(44.759%), Route: 1.386ns(55.241%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         6.734       6.734 r                        
 P3                                                      0.000       6.734 r       sys_clk (port)   
                                   net (fanout=1)        0.000       6.734         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       7.179 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.179         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       7.252 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       7.695         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029       7.724 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278       8.002         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.195       8.197 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.549       8.746         _N25             
 USCM_155_270/CLKOUT               td                    0.097       8.843 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334       9.177         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.195       9.372 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=210)      0.279       9.651         _N19             
 APM_65_276/CLK_1                                                          r       video_display/u_RGB2YCbCr/N14/gopapm/CLK
 clock pessimism                                         0.462      10.113                          
 clock uncertainty                                      -0.150       9.963                          

 Setup time                                             -1.148       8.815                          

 Data required time                                                  8.815                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.815                          
 Data arrival time                                                   6.020                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.795                          
====================================================================================================

====================================================================================================

Startpoint  : sync_vg/h_count[9]/opit_0_L6Q_perm/CLK
Endpoint    : sync_vg/x_act[9]/opit_0_L6Q_perm/I4
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.506
  Launch Clock Delay      :  2.897
  Clock Pessimism Removal :  -0.563

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       0.445 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.445         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       0.518 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       0.961         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029       0.990 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278       1.268         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.195       1.463 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.549       2.012         _N25             
 USCM_155_270/CLKOUT               td                    0.097       2.109 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334       2.443         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.195       2.638 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=117)      0.259       2.897         _N22             
 CLMA_165_265/CLK                                                          r       sync_vg/h_count[9]/opit_0_L6Q_perm/CLK

 CLMA_165_265/Q2                   tco                   0.103       3.000 r       sync_vg/h_count[9]/opit_0_L6Q_perm/L6Q
                                   net (fanout=6)        0.122       3.122         sync_vg/h_count [9]
 CLMA_159_258/D4                                                           r       sync_vg/x_act[9]/opit_0_L6Q_perm/I4

 Data arrival time                                                   3.122         Logic Levels: 0  
                                                                                   Logic: 0.103ns(45.778%), Route: 0.122ns(54.222%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.652       2.456         _N25             
 USCM_155_270/CLKOUT               td                    0.115       2.571 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       2.968         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.233       3.201 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=117)      0.305       3.506         _N22             
 CLMA_159_258/CLK                                                          r       sync_vg/x_act[9]/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.563       2.943                          
 clock uncertainty                                       0.000       2.943                          

 Hold time                                              -0.021       2.922                          

 Data required time                                                  2.922                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.922                          
 Data arrival time                                                   3.122                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.200                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/encoder_b/de_reg/opit_0/CLK
Endpoint    : u_dvi_transmitter/encoder_r/dout[2]/opit_0_L6Q_perm/I3
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.145  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.498
  Launch Clock Delay      :  2.891
  Clock Pessimism Removal :  -0.462

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       0.445 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.445         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       0.518 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       0.961         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029       0.990 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278       1.268         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.195       1.463 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.549       2.012         _N25             
 USCM_155_270/CLKOUT               td                    0.097       2.109 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334       2.443         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.195       2.638 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=117)      0.253       2.891         _N22             
 CLMA_159_240/CLK                                                          r       u_dvi_transmitter/encoder_b/de_reg/opit_0/CLK

 CLMA_159_240/CR1                  tco                   0.123       3.014 r       u_dvi_transmitter/encoder_b/de_reg/opit_0/Q
                                   net (fanout=47)       0.198       3.212         u_dvi_transmitter/encoder_b/de_reg
 CLMA_147_210/B3                                                           r       u_dvi_transmitter/encoder_r/dout[2]/opit_0_L6Q_perm/I3

 Data arrival time                                                   3.212         Logic Levels: 0  
                                                                                   Logic: 0.123ns(38.318%), Route: 0.198ns(61.682%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.652       2.456         _N25             
 USCM_155_270/CLKOUT               td                    0.115       2.571 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       2.968         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.233       3.201 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=210)      0.297       3.498         _N19             
 CLMA_147_210/CLK                                                          r       u_dvi_transmitter/encoder_r/dout[2]/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.462       3.036                          
 clock uncertainty                                       0.000       3.036                          

 Hold time                                              -0.027       3.009                          

 Data required time                                                  3.009                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.009                          
 Data arrival time                                                   3.212                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.203                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/encoder_b/de_reg/opit_0/CLK
Endpoint    : u_dvi_transmitter/encoder_r/dout[9]/opit_0_L6Q_perm/I3
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.145  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.498
  Launch Clock Delay      :  2.891
  Clock Pessimism Removal :  -0.462

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       0.445 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.445         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       0.518 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       0.961         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029       0.990 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278       1.268         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.195       1.463 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.549       2.012         _N25             
 USCM_155_270/CLKOUT               td                    0.097       2.109 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334       2.443         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.195       2.638 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=117)      0.253       2.891         _N22             
 CLMA_159_240/CLK                                                          r       u_dvi_transmitter/encoder_b/de_reg/opit_0/CLK

 CLMA_159_240/CR1                  tco                   0.123       3.014 r       u_dvi_transmitter/encoder_b/de_reg/opit_0/Q
                                   net (fanout=47)       0.198       3.212         u_dvi_transmitter/encoder_b/de_reg
 CLMS_147_211/B3                                                           r       u_dvi_transmitter/encoder_r/dout[9]/opit_0_L6Q_perm/I3

 Data arrival time                                                   3.212         Logic Levels: 0  
                                                                                   Logic: 0.123ns(38.318%), Route: 0.198ns(61.682%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.652       2.456         _N25             
 USCM_155_270/CLKOUT               td                    0.115       2.571 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       2.968         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.233       3.201 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=210)      0.297       3.498         _N19             
 CLMS_147_211/CLK                                                          r       u_dvi_transmitter/encoder_r/dout[9]/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.462       3.036                          
 clock uncertainty                                       0.000       3.036                          

 Hold time                                              -0.027       3.009                          

 Data required time                                                  3.009                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.009                          
 Data arrival time                                                   3.212                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.203                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_L6Q_LUT6DL5Q_perm/CLK
Endpoint    : sync_vg/v_count[10]/opit_0_AQ_perm/RS
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.316  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.894
  Launch Clock Delay      :  2.784
  Clock Pessimism Removal :  0.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                      1703.434    1703.434 r                        
 P3                                                      0.000    1703.434 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.434         sys_clk          
 IOBS_276_156/DIN                  td                    0.521    1703.955 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1703.955         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087    1704.042 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559    1704.601         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.065    1704.666 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.501    1705.167         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.115    1705.282 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397    1705.679         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.233    1705.912 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.306    1706.218         _N24             
 CLMA_165_259/CLK                                                          r       rstn_1ms[0]/opit_0_L6Q_LUT6DL5Q_perm/CLK

 CLMA_165_259/CR0                  tco                   0.141    1706.359 f       rstn_1ms[0]/opit_0_L6Q_LUT6DL5Q_perm/L5Q
                                   net (fanout=5)        0.956    1707.315         rstn_1ms[0]      
 CLMA_165_246/Y2                   td                    0.039    1707.354 f       N42_12/LUT6_inst_perm/L6
                                   net (fanout=2)        1.023    1708.377         _N2401           
 CLMS_159_247/Y3                   td                    0.100    1708.477 f       sync_vg/N0/LUT6_inst_perm/L6
                                   net (fanout=1)        0.242    1708.719         sync_vg/N0       
 CLMA_165_252/CR3                  td                    0.068    1708.787 f       CLKROUTE_18/CR   
                                   net (fanout=11)       1.221    1710.008         _N18             
 CLMA_165_253/RS                                                           f       sync_vg/v_count[10]/opit_0_AQ_perm/RS

 Data arrival time                                                1710.008         Logic Levels: 3  
                                                                                   Logic: 0.348ns(9.182%), Route: 3.442ns(90.818%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                      1703.702    1703.702 r                        
 P3                                                      0.000    1703.702 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.702         sys_clk          
 IOBS_276_156/DIN                  td                    0.445    1704.147 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1704.147         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073    1704.220 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443    1704.663         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029    1704.692 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278    1704.970         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.195    1705.165 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.549    1705.714         _N25             
 USCM_155_270/CLKOUT               td                    0.097    1705.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334    1706.145         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.195    1706.340 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=117)      0.256    1706.596         _N22             
 CLMA_165_253/CLK                                                          r       sync_vg/v_count[10]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.206    1706.802                          
 clock uncertainty                                      -0.150    1706.652                          

 Setup time                                             -0.078    1706.574                          

 Data required time                                               1706.574                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1706.574                          
 Data arrival time                                                1710.008                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.434                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_L6Q_LUT6DL5Q_perm/CLK
Endpoint    : sync_vg/de_out/opit_0_L6Q_perm/RS
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.319  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.897
  Launch Clock Delay      :  2.784
  Clock Pessimism Removal :  0.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                      1703.434    1703.434 r                        
 P3                                                      0.000    1703.434 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.434         sys_clk          
 IOBS_276_156/DIN                  td                    0.521    1703.955 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1703.955         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087    1704.042 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559    1704.601         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.065    1704.666 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.501    1705.167         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.115    1705.282 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397    1705.679         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.233    1705.912 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.306    1706.218         _N24             
 CLMA_165_259/CLK                                                          r       rstn_1ms[0]/opit_0_L6Q_LUT6DL5Q_perm/CLK

 CLMA_165_259/CR0                  tco                   0.141    1706.359 f       rstn_1ms[0]/opit_0_L6Q_LUT6DL5Q_perm/L5Q
                                   net (fanout=5)        0.956    1707.315         rstn_1ms[0]      
 CLMA_165_246/Y2                   td                    0.039    1707.354 f       N42_12/LUT6_inst_perm/L6
                                   net (fanout=2)        1.023    1708.377         _N2401           
 CLMS_159_247/Y3                   td                    0.104    1708.481 r       sync_vg/N0/LUT6_inst_perm/L6
                                   net (fanout=1)        0.236    1708.717         sync_vg/N0       
 CLMA_165_252/CR3                  td                    0.066    1708.783 r       CLKROUTE_18/CR   
                                   net (fanout=11)       1.127    1709.910         _N18             
 CLMA_183_247/RS                                                           r       sync_vg/de_out/opit_0_L6Q_perm/RS

 Data arrival time                                                1709.910         Logic Levels: 3  
                                                                                   Logic: 0.350ns(9.480%), Route: 3.342ns(90.520%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                      1703.702    1703.702 r                        
 P3                                                      0.000    1703.702 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.702         sys_clk          
 IOBS_276_156/DIN                  td                    0.445    1704.147 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1704.147         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073    1704.220 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443    1704.663         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029    1704.692 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278    1704.970         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.195    1705.165 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.549    1705.714         _N25             
 USCM_155_270/CLKOUT               td                    0.097    1705.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334    1706.145         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.195    1706.340 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=117)      0.259    1706.599         _N22             
 CLMA_183_247/CLK                                                          r       sync_vg/de_out/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.206    1706.805                          
 clock uncertainty                                      -0.150    1706.655                          

 Setup time                                             -0.127    1706.528                          

 Data required time                                               1706.528                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1706.528                          
 Data arrival time                                                1709.910                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.382                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_L6Q_LUT6DL5Q_perm/CLK
Endpoint    : sync_vg/hs_out/opit_0_L6Q_perm/RS
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.319  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.897
  Launch Clock Delay      :  2.784
  Clock Pessimism Removal :  0.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                      1703.434    1703.434 r                        
 P3                                                      0.000    1703.434 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.434         sys_clk          
 IOBS_276_156/DIN                  td                    0.521    1703.955 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1703.955         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087    1704.042 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559    1704.601         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.065    1704.666 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.501    1705.167         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.115    1705.282 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397    1705.679         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.233    1705.912 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.306    1706.218         _N24             
 CLMA_165_259/CLK                                                          r       rstn_1ms[0]/opit_0_L6Q_LUT6DL5Q_perm/CLK

 CLMA_165_259/CR0                  tco                   0.141    1706.359 f       rstn_1ms[0]/opit_0_L6Q_LUT6DL5Q_perm/L5Q
                                   net (fanout=5)        0.956    1707.315         rstn_1ms[0]      
 CLMA_165_246/Y2                   td                    0.039    1707.354 f       N42_12/LUT6_inst_perm/L6
                                   net (fanout=2)        1.023    1708.377         _N2401           
 CLMS_159_247/Y3                   td                    0.104    1708.481 r       sync_vg/N0/LUT6_inst_perm/L6
                                   net (fanout=1)        0.236    1708.717         sync_vg/N0       
 CLMA_165_252/CR3                  td                    0.066    1708.783 r       CLKROUTE_18/CR   
                                   net (fanout=11)       1.127    1709.910         _N18             
 CLMA_183_247/RS                                                           r       sync_vg/hs_out/opit_0_L6Q_perm/RS

 Data arrival time                                                1709.910         Logic Levels: 3  
                                                                                   Logic: 0.350ns(9.480%), Route: 3.342ns(90.520%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                      1703.702    1703.702 r                        
 P3                                                      0.000    1703.702 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.702         sys_clk          
 IOBS_276_156/DIN                  td                    0.445    1704.147 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1704.147         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073    1704.220 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443    1704.663         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029    1704.692 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278    1704.970         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.195    1705.165 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.549    1705.714         _N25             
 USCM_155_270/CLKOUT               td                    0.097    1705.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334    1706.145         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.195    1706.340 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=117)      0.259    1706.599         _N22             
 CLMA_183_247/CLK                                                          r       sync_vg/hs_out/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.206    1706.805                          
 clock uncertainty                                      -0.150    1706.655                          

 Setup time                                             -0.127    1706.528                          

 Data required time                                               1706.528                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1706.528                          
 Data arrival time                                                1709.910                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.382                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[8]/opit_0_AQ_perm/CLK
Endpoint    : sync_vg/x_act[4]/opit_0_L6Q_perm/I4
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.506
  Launch Clock Delay      :  2.291
  Clock Pessimism Removal :  -0.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       0.445 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.445         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       0.518 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       0.961         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031       0.992 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.420       1.412         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.097       1.509 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334       1.843         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.195       2.038 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.253       2.291         _N24             
 CLMA_165_234/CLK                                                          r       rstn_1ms[8]/opit_0_AQ_perm/CLK

 CLMA_165_234/Q2                   tco                   0.109       2.400 f       rstn_1ms[7]/opit_0_AQ_perm/Q
                                   net (fanout=2)        0.103       2.503         rstn_1ms[7]      
 CLMA_165_235/Y0                   td                    0.061       2.564 f       N42_10/gateop_perm/L6
                                   net (fanout=4)        0.293       2.857         _N2399           
 CLMS_147_241/Y2                   td                    0.047       2.904 r       N42_13/gateop_perm/L6
                                   net (fanout=5)        0.808       3.712         _N2402           
 CLMS_147_253/C4                                                           r       sync_vg/x_act[4]/opit_0_L6Q_perm/I4

 Data arrival time                                                   3.712         Logic Levels: 2  
                                                                                   Logic: 0.217ns(15.271%), Route: 1.204ns(84.729%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.652       2.456         _N25             
 USCM_155_270/CLKOUT               td                    0.115       2.571 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       2.968         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.233       3.201 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=210)      0.305       3.506         _N19             
 CLMS_147_253/CLK                                                          r       sync_vg/x_act[4]/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.206       3.300                          
 clock uncertainty                                       0.150       3.450                          

 Hold time                                              -0.024       3.426                          

 Data required time                                                  3.426                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.426                          
 Data arrival time                                                   3.712                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.286                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[8]/opit_0_AQ_perm/CLK
Endpoint    : sync_vg/v_count[4]/opit_0_AQ_perm/RS
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.007  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.504
  Launch Clock Delay      :  2.291
  Clock Pessimism Removal :  -0.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       0.445 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.445         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       0.518 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       0.961         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031       0.992 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.420       1.412         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.097       1.509 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334       1.843         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.195       2.038 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.253       2.291         _N24             
 CLMA_165_234/CLK                                                          r       rstn_1ms[8]/opit_0_AQ_perm/CLK

 CLMA_165_234/Q2                   tco                   0.109       2.400 f       rstn_1ms[7]/opit_0_AQ_perm/Q
                                   net (fanout=2)        0.103       2.503         rstn_1ms[7]      
 CLMA_165_235/Y0                   td                    0.052       2.555 r       N42_10/gateop_perm/L6
                                   net (fanout=4)        0.180       2.735         _N2399           
 CLMS_159_247/Y3                   td                    0.100       2.835 f       sync_vg/N0/LUT6_inst_perm/L6
                                   net (fanout=1)        0.174       3.009         sync_vg/N0       
 CLMA_165_252/CR3                  td                    0.058       3.067 f       CLKROUTE_18/CR   
                                   net (fanout=11)       0.664       3.731         _N18             
 CLMA_165_241/RS                                                           f       sync_vg/v_count[4]/opit_0_AQ_perm/RS

 Data arrival time                                                   3.731         Logic Levels: 3  
                                                                                   Logic: 0.319ns(22.153%), Route: 1.121ns(77.847%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.652       2.456         _N25             
 USCM_155_270/CLKOUT               td                    0.115       2.571 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       2.968         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.233       3.201 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=117)      0.303       3.504         _N22             
 CLMA_165_241/CLK                                                          r       sync_vg/v_count[4]/opit_0_AQ_perm/CLK
 clock pessimism                                        -0.206       3.298                          
 clock uncertainty                                       0.150       3.448                          

 Hold time                                              -0.029       3.419                          

 Data required time                                                  3.419                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.419                          
 Data arrival time                                                   3.731                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.312                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[12]/opit_0_AQ_perm/CLK
Endpoint    : sync_vg/h_count[8]/opit_0_L6Q_perm/I5
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.507
  Launch Clock Delay      :  2.292
  Clock Pessimism Removal :  -0.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       0.445 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.445         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       0.518 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       0.961         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031       0.992 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.420       1.412         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.097       1.509 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334       1.843         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.195       2.038 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.254       2.292         _N24             
 CLMA_165_240/CLK                                                          r       rstn_1ms[12]/opit_0_AQ_perm/CLK

 CLMA_165_240/Q0                   tco                   0.109       2.401 f       rstn_1ms[9]/opit_0_AQ_perm/Q
                                   net (fanout=3)        0.178       2.579         rstn_1ms[9]      
 CLMA_165_241/CR3                  td                    0.058       2.637 f       CLKROUTE_9/CR    
                                   net (fanout=3)        0.295       2.932         _N9              
 CLMA_165_241/CR1                  td                    0.056       2.988 f       CLKROUTE_11/CR   
                                   net (fanout=1)        0.112       3.100         _N11             
 CLMA_165_246/Y1                   td                    0.104       3.204 r       N42_14/LUT6_inst_perm/L6
                                   net (fanout=23)       0.547       3.751         rstn_out         
 CLMA_177_246/C5                                                           r       sync_vg/h_count[8]/opit_0_L6Q_perm/I5

 Data arrival time                                                   3.751         Logic Levels: 3  
                                                                                   Logic: 0.327ns(22.413%), Route: 1.132ns(77.587%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.652       2.456         _N25             
 USCM_155_270/CLKOUT               td                    0.115       2.571 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       2.968         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.233       3.201 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=117)      0.306       3.507         _N22             
 CLMA_177_246/CLK                                                          r       sync_vg/h_count[8]/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.206       3.301                          
 clock uncertainty                                       0.150       3.451                          

 Hold time                                              -0.014       3.437                          

 Data required time                                                  3.437                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.437                          
 Data arrival time                                                   3.751                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.314                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK
Endpoint    : u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN0
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.026  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.235
  Launch Clock Delay      :  3.957
  Clock Pessimism Removal :  0.696

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.428       2.232         _N25             
 GPLL_7_157/CLKOUT0                td                    0.063       2.295 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       2.796         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.115       2.911 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       3.308         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.233       3.541 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.416       3.957         _N23             
 IOLHR_16_138/OCLK                                                         r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK

 IOLHR_16_138/OSHIFTOUT0           tco                   0.238       4.195 r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2_com/OSHIFTOUT0
                                   net (fanout=1)        0.000       4.195         u_dvi_transmitter/serializer_b/OSHIFTIN0
 IOLHR_16_144/OSHIFTIN0                                                    r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN0

 Data arrival time                                                   4.195         Logic Levels: 0  
                                                                                   Logic: 0.238ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         1.346       1.346 r                        
 P3                                                      0.000       1.346 r       sys_clk (port)   
                                   net (fanout=1)        0.000       1.346         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       1.791 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.791         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       1.864 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       2.307         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029       2.336 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278       2.614         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.195       2.809 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.344       3.153         _N25             
 GPLL_7_157/CLKOUT0                td                    0.029       3.182 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       3.602         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.097       3.699 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334       4.033         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.195       4.228 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.353       4.581         _N23             
 IOLHR_16_144/OCLK                                                         r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OCLK
 clock pessimism                                         0.696       5.277                          
 clock uncertainty                                      -0.150       5.127                          

 Setup time                                             -0.195       4.932                          

 Data required time                                                  4.932                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.932                          
 Data arrival time                                                   4.195                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.737                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK
Endpoint    : u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN0
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.026  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.235
  Launch Clock Delay      :  3.957
  Clock Pessimism Removal :  0.696

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.428       2.232         _N25             
 GPLL_7_157/CLKOUT0                td                    0.063       2.295 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       2.796         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.115       2.911 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       3.308         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.233       3.541 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.416       3.957         _N23             
 IOLHR_16_126/OCLK                                                         r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK

 IOLHR_16_126/OSHIFTOUT0           tco                   0.238       4.195 r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2_com/OSHIFTOUT0
                                   net (fanout=1)        0.000       4.195         u_dvi_transmitter/serializer_clk/OSHIFTIN0
 IOLHR_16_132/OSHIFTIN0                                                    r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN0

 Data arrival time                                                   4.195         Logic Levels: 0  
                                                                                   Logic: 0.238ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         1.346       1.346 r                        
 P3                                                      0.000       1.346 r       sys_clk (port)   
                                   net (fanout=1)        0.000       1.346         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       1.791 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.791         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       1.864 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       2.307         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029       2.336 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278       2.614         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.195       2.809 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.344       3.153         _N25             
 GPLL_7_157/CLKOUT0                td                    0.029       3.182 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       3.602         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.097       3.699 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334       4.033         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.195       4.228 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.353       4.581         _N23             
 IOLHR_16_132/OCLK                                                         r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OCLK
 clock pessimism                                         0.696       5.277                          
 clock uncertainty                                      -0.150       5.127                          

 Setup time                                             -0.195       4.932                          

 Data required time                                                  4.932                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.932                          
 Data arrival time                                                   4.195                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.737                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK
Endpoint    : u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN0
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.026  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.235
  Launch Clock Delay      :  3.957
  Clock Pessimism Removal :  0.696

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.428       2.232         _N25             
 GPLL_7_157/CLKOUT0                td                    0.063       2.295 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       2.796         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.115       2.911 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       3.308         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.233       3.541 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.416       3.957         _N23             
 IOLHR_16_240/OCLK                                                         r       u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK

 IOLHR_16_240/OSHIFTOUT0           tco                   0.238       4.195 r       u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2_com/OSHIFTOUT0
                                   net (fanout=1)        0.000       4.195         u_dvi_transmitter/serializer_g/OSHIFTIN0
 IOLHR_16_246/OSHIFTIN0                                                    r       u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN0

 Data arrival time                                                   4.195         Logic Levels: 0  
                                                                                   Logic: 0.238ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         1.346       1.346 r                        
 P3                                                      0.000       1.346 r       sys_clk (port)   
                                   net (fanout=1)        0.000       1.346         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       1.791 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.791         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       1.864 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       2.307         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029       2.336 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278       2.614         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.195       2.809 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.344       3.153         _N25             
 GPLL_7_157/CLKOUT0                td                    0.029       3.182 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       3.602         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.097       3.699 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334       4.033         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.195       4.228 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.353       4.581         _N23             
 IOLHR_16_246/OCLK                                                         r       u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2/OCLK
 clock pessimism                                         0.696       5.277                          
 clock uncertainty                                      -0.150       5.127                          

 Setup time                                             -0.195       4.932                          

 Data required time                                                  4.932                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.932                          
 Data arrival time                                                   4.195                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.737                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK
Endpoint    : u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN1
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.026  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.957
  Launch Clock Delay      :  3.235
  Clock Pessimism Removal :  -0.696

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       0.445 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.445         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       0.518 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       0.961         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029       0.990 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278       1.268         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.195       1.463 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.344       1.807         _N25             
 GPLL_7_157/CLKOUT0                td                    0.029       1.836 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       2.256         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.097       2.353 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334       2.687         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.195       2.882 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.353       3.235         _N23             
 IOLHR_16_138/OCLK                                                         r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK

 IOLHR_16_138/OSHIFTOUT1           tco                   0.172       3.407 r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2_com/OSHIFTOUT1
                                   net (fanout=1)        0.000       3.407         u_dvi_transmitter/serializer_b/OSHIFTIN1
 IOLHR_16_144/OSHIFTIN1                                                    r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN1

 Data arrival time                                                   3.407         Logic Levels: 0  
                                                                                   Logic: 0.172ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.428       2.232         _N25             
 GPLL_7_157/CLKOUT0                td                    0.063       2.295 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       2.796         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.115       2.911 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       3.308         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.233       3.541 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.416       3.957         _N23             
 IOLHR_16_144/OCLK                                                         r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OCLK
 clock pessimism                                        -0.696       3.261                          
 clock uncertainty                                       0.000       3.261                          

 Hold time                                              -0.079       3.182                          

 Data required time                                                  3.182                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.182                          
 Data arrival time                                                   3.407                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.225                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK
Endpoint    : u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN1
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.026  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.957
  Launch Clock Delay      :  3.235
  Clock Pessimism Removal :  -0.696

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       0.445 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.445         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       0.518 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       0.961         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029       0.990 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278       1.268         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.195       1.463 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.344       1.807         _N25             
 GPLL_7_157/CLKOUT0                td                    0.029       1.836 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       2.256         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.097       2.353 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334       2.687         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.195       2.882 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.353       3.235         _N23             
 IOLHR_16_126/OCLK                                                         r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK

 IOLHR_16_126/OSHIFTOUT1           tco                   0.172       3.407 r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2_com/OSHIFTOUT1
                                   net (fanout=1)        0.000       3.407         u_dvi_transmitter/serializer_clk/OSHIFTIN1
 IOLHR_16_132/OSHIFTIN1                                                    r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN1

 Data arrival time                                                   3.407         Logic Levels: 0  
                                                                                   Logic: 0.172ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.428       2.232         _N25             
 GPLL_7_157/CLKOUT0                td                    0.063       2.295 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       2.796         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.115       2.911 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       3.308         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.233       3.541 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.416       3.957         _N23             
 IOLHR_16_132/OCLK                                                         r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OCLK
 clock pessimism                                        -0.696       3.261                          
 clock uncertainty                                       0.000       3.261                          

 Hold time                                              -0.079       3.182                          

 Data required time                                                  3.182                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.182                          
 Data arrival time                                                   3.407                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.225                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK
Endpoint    : u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN1
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.026  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.957
  Launch Clock Delay      :  3.235
  Clock Pessimism Removal :  -0.696

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       0.445 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.445         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       0.518 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       0.961         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029       0.990 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278       1.268         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.195       1.463 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.344       1.807         _N25             
 GPLL_7_157/CLKOUT0                td                    0.029       1.836 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       2.256         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.097       2.353 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334       2.687         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.195       2.882 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.353       3.235         _N23             
 IOLHR_16_240/OCLK                                                         r       u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK

 IOLHR_16_240/OSHIFTOUT1           tco                   0.172       3.407 r       u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2_com/OSHIFTOUT1
                                   net (fanout=1)        0.000       3.407         u_dvi_transmitter/serializer_g/OSHIFTIN1
 IOLHR_16_246/OSHIFTIN1                                                    r       u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN1

 Data arrival time                                                   3.407         Logic Levels: 0  
                                                                                   Logic: 0.172ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.428       2.232         _N25             
 GPLL_7_157/CLKOUT0                td                    0.063       2.295 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       2.796         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.115       2.911 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       3.308         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.233       3.541 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.416       3.957         _N23             
 IOLHR_16_246/OCLK                                                         r       u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2/OCLK
 clock pessimism                                        -0.696       3.261                          
 clock uncertainty                                       0.000       3.261                          

 Hold time                                              -0.079       3.182                          

 Data required time                                                  3.182                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.182                          
 Data arrival time                                                   3.407                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.225                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK
Endpoint    : u_dvi_transmitter/encoder_b/cnt[1]/opit_0_L6Q_perm/RS
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.164  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.878
  Launch Clock Delay      :  3.504
  Clock Pessimism Removal :  0.462

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.652       2.456         _N25             
 USCM_155_270/CLKOUT               td                    0.115       2.571 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       2.968         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.233       3.201 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=210)      0.303       3.504         _N19             
 CLMS_147_241/CLK                                                          r       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK

 CLMS_147_241/CR0                  tco                   0.141       3.645 f       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CR0
                                   net (fanout=32)       0.576       4.221         u_dvi_transmitter/reset
 CLMA_159_168/RS                                                           f       u_dvi_transmitter/encoder_b/cnt[1]/opit_0_L6Q_perm/RS

 Data arrival time                                                   4.221         Logic Levels: 0  
                                                                                   Logic: 0.141ns(19.665%), Route: 0.576ns(80.335%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         6.734       6.734 r                        
 P3                                                      0.000       6.734 r       sys_clk (port)   
                                   net (fanout=1)        0.000       6.734         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       7.179 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.179         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       7.252 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       7.695         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029       7.724 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278       8.002         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.195       8.197 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.549       8.746         _N25             
 USCM_155_270/CLKOUT               td                    0.097       8.843 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334       9.177         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.195       9.372 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=117)      0.240       9.612         _N22             
 CLMA_159_168/CLK                                                          r       u_dvi_transmitter/encoder_b/cnt[1]/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.462      10.074                          
 clock uncertainty                                      -0.150       9.924                          

 Recovery time                                          -0.072       9.852                          

 Data required time                                                  9.852                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.852                          
 Data arrival time                                                   4.221                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.631                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK
Endpoint    : u_dvi_transmitter/encoder_b/cnt[2]/opit_0_L6Q_perm/RS
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.164  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.878
  Launch Clock Delay      :  3.504
  Clock Pessimism Removal :  0.462

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.652       2.456         _N25             
 USCM_155_270/CLKOUT               td                    0.115       2.571 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       2.968         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.233       3.201 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=210)      0.303       3.504         _N19             
 CLMS_147_241/CLK                                                          r       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK

 CLMS_147_241/CR0                  tco                   0.141       3.645 f       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CR0
                                   net (fanout=32)       0.576       4.221         u_dvi_transmitter/reset
 CLMA_159_168/RS                                                           f       u_dvi_transmitter/encoder_b/cnt[2]/opit_0_L6Q_perm/RS

 Data arrival time                                                   4.221         Logic Levels: 0  
                                                                                   Logic: 0.141ns(19.665%), Route: 0.576ns(80.335%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         6.734       6.734 r                        
 P3                                                      0.000       6.734 r       sys_clk (port)   
                                   net (fanout=1)        0.000       6.734         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       7.179 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.179         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       7.252 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       7.695         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029       7.724 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278       8.002         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.195       8.197 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.549       8.746         _N25             
 USCM_155_270/CLKOUT               td                    0.097       8.843 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334       9.177         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.195       9.372 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=117)      0.240       9.612         _N22             
 CLMA_159_168/CLK                                                          r       u_dvi_transmitter/encoder_b/cnt[2]/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.462      10.074                          
 clock uncertainty                                      -0.150       9.924                          

 Recovery time                                          -0.072       9.852                          

 Data required time                                                  9.852                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.852                          
 Data arrival time                                                   4.221                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.631                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK
Endpoint    : u_dvi_transmitter/encoder_b/cnt[3]/opit_0_AQ_perm/RS
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.164  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.878
  Launch Clock Delay      :  3.504
  Clock Pessimism Removal :  0.462

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.652       2.456         _N25             
 USCM_155_270/CLKOUT               td                    0.115       2.571 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       2.968         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.233       3.201 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=210)      0.303       3.504         _N19             
 CLMS_147_241/CLK                                                          r       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK

 CLMS_147_241/CR0                  tco                   0.141       3.645 f       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CR0
                                   net (fanout=32)       0.576       4.221         u_dvi_transmitter/reset
 CLMA_159_168/RS                                                           f       u_dvi_transmitter/encoder_b/cnt[3]/opit_0_AQ_perm/RS

 Data arrival time                                                   4.221         Logic Levels: 0  
                                                                                   Logic: 0.141ns(19.665%), Route: 0.576ns(80.335%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         6.734       6.734 r                        
 P3                                                      0.000       6.734 r       sys_clk (port)   
                                   net (fanout=1)        0.000       6.734         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       7.179 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.179         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       7.252 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       7.695         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029       7.724 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278       8.002         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.195       8.197 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.549       8.746         _N25             
 USCM_155_270/CLKOUT               td                    0.097       8.843 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334       9.177         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.195       9.372 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=117)      0.240       9.612         _N22             
 CLMA_159_168/CLK                                                          r       u_dvi_transmitter/encoder_b/cnt[3]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.462      10.074                          
 clock uncertainty                                      -0.150       9.924                          

 Recovery time                                          -0.072       9.852                          

 Data required time                                                  9.852                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.852                          
 Data arrival time                                                   4.221                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.631                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK
Endpoint    : u_dvi_transmitter/encoder_r/cnt[2]/opit_0_L6Q_perm/RS
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.496
  Launch Clock Delay      :  2.892
  Clock Pessimism Removal :  -0.462

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       0.445 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.445         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       0.518 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       0.961         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029       0.990 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278       1.268         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.195       1.463 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.549       2.012         _N25             
 USCM_155_270/CLKOUT               td                    0.097       2.109 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334       2.443         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.195       2.638 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=210)      0.254       2.892         _N19             
 CLMS_147_241/CLK                                                          r       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK

 CLMS_147_241/CR0                  tco                   0.123       3.015 f       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CR0
                                   net (fanout=32)       0.311       3.326         u_dvi_transmitter/reset
 CLMA_159_204/RS                                                           f       u_dvi_transmitter/encoder_r/cnt[2]/opit_0_L6Q_perm/RS

 Data arrival time                                                   3.326         Logic Levels: 0  
                                                                                   Logic: 0.123ns(28.341%), Route: 0.311ns(71.659%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.652       2.456         _N25             
 USCM_155_270/CLKOUT               td                    0.115       2.571 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       2.968         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.233       3.201 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=117)      0.295       3.496         _N22             
 CLMA_159_204/CLK                                                          r       u_dvi_transmitter/encoder_r/cnt[2]/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.462       3.034                          
 clock uncertainty                                       0.000       3.034                          

 Removal time                                           -0.038       2.996                          

 Data required time                                                  2.996                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.996                          
 Data arrival time                                                   3.326                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.330                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK
Endpoint    : u_dvi_transmitter/encoder_r/cnt[3]/opit_0_L6Q_perm/RS
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.496
  Launch Clock Delay      :  2.892
  Clock Pessimism Removal :  -0.462

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       0.445 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.445         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       0.518 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       0.961         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029       0.990 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278       1.268         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.195       1.463 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.549       2.012         _N25             
 USCM_155_270/CLKOUT               td                    0.097       2.109 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334       2.443         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.195       2.638 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=210)      0.254       2.892         _N19             
 CLMS_147_241/CLK                                                          r       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK

 CLMS_147_241/CR0                  tco                   0.123       3.015 f       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CR0
                                   net (fanout=32)       0.311       3.326         u_dvi_transmitter/reset
 CLMA_159_204/RS                                                           f       u_dvi_transmitter/encoder_r/cnt[3]/opit_0_L6Q_perm/RS

 Data arrival time                                                   3.326         Logic Levels: 0  
                                                                                   Logic: 0.123ns(28.341%), Route: 0.311ns(71.659%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.652       2.456         _N25             
 USCM_155_270/CLKOUT               td                    0.115       2.571 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       2.968         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.233       3.201 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=117)      0.295       3.496         _N22             
 CLMA_159_204/CLK                                                          r       u_dvi_transmitter/encoder_r/cnt[3]/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.462       3.034                          
 clock uncertainty                                       0.000       3.034                          

 Removal time                                           -0.038       2.996                          

 Data required time                                                  2.996                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.996                          
 Data arrival time                                                   3.326                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.330                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK
Endpoint    : u_dvi_transmitter/encoder_r/cnt[4]/opit_0_L6Q_perm/RS
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.496
  Launch Clock Delay      :  2.892
  Clock Pessimism Removal :  -0.462

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       0.445 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.445         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       0.518 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       0.961         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029       0.990 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278       1.268         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.195       1.463 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.549       2.012         _N25             
 USCM_155_270/CLKOUT               td                    0.097       2.109 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334       2.443         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.195       2.638 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=210)      0.254       2.892         _N19             
 CLMS_147_241/CLK                                                          r       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK

 CLMS_147_241/CR0                  tco                   0.123       3.015 f       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CR0
                                   net (fanout=32)       0.311       3.326         u_dvi_transmitter/reset
 CLMA_159_204/RS                                                           f       u_dvi_transmitter/encoder_r/cnt[4]/opit_0_L6Q_perm/RS

 Data arrival time                                                   3.326         Logic Levels: 0  
                                                                                   Logic: 0.123ns(28.341%), Route: 0.311ns(71.659%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.652       2.456         _N25             
 USCM_155_270/CLKOUT               td                    0.115       2.571 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       2.968         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.233       3.201 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=117)      0.295       3.496         _N22             
 CLMA_159_204/CLK                                                          r       u_dvi_transmitter/encoder_r/cnt[4]/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.462       3.034                          
 clock uncertainty                                       0.000       3.034                          

 Removal time                                           -0.038       2.996                          

 Data required time                                                  2.996                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.996                          
 Data arrival time                                                   3.326                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.330                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[8]/opit_0_AQ_perm/CLK
Endpoint    : video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[21].U_GTP_DRM36K_E1_1/gopdrm_36k/RSTB[0]
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.340  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.914
  Launch Clock Delay      :  2.780
  Clock Pessimism Removal :  0.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                      1703.434    1703.434 r                        
 P3                                                      0.000    1703.434 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.434         sys_clk          
 IOBS_276_156/DIN                  td                    0.521    1703.955 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1703.955         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087    1704.042 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559    1704.601         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.065    1704.666 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.501    1705.167         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.115    1705.282 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397    1705.679         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.233    1705.912 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.302    1706.214         _N24             
 CLMA_165_234/CLK                                                          r       rstn_1ms[8]/opit_0_AQ_perm/CLK

 CLMA_165_234/Q1                   tco                   0.125    1706.339 f       rstn_1ms[6]/opit_0_AQ_perm/Q
                                   net (fanout=2)        0.319    1706.658         rstn_1ms[6]      
 CLMS_177_235/CR2                  td                    0.066    1706.724 f       CLKROUTE_8/CR    
                                   net (fanout=1)        0.252    1706.976         _N8              
 CLMA_165_235/Y0                   td                    0.125    1707.101 f       N42_10/gateop_perm/L6
                                   net (fanout=4)        1.185    1708.286         _N2399           
 CLMA_165_235/Y1                   td                    0.039    1708.325 f       sync_vg/N0_cpy/LUT6_inst_perm/L6
                                   net (fanout=213)      1.551    1709.876         sync_vg/N0_cpy_rnmt
 DRM_40_552/RSTB[0]                                                        f       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[21].U_GTP_DRM36K_E1_1/gopdrm_36k/RSTB[0]

 Data arrival time                                                1709.876         Logic Levels: 3  
                                                                                   Logic: 0.355ns(9.694%), Route: 3.307ns(90.306%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                      1703.702    1703.702 r                        
 P3                                                      0.000    1703.702 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.702         sys_clk          
 IOBS_276_156/DIN                  td                    0.445    1704.147 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1704.147         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073    1704.220 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443    1704.663         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029    1704.692 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278    1704.970         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.195    1705.165 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.549    1705.714         _N25             
 USCM_155_270/CLKOUT               td                    0.097    1705.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334    1706.145         ntclkbufg_0      
 HCKB_153_200/CLKOUT               td                    0.195    1706.340 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=27)       0.276    1706.616         _N20             
 DRM_40_552/CLKB[0]                                                        r       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[21].U_GTP_DRM36K_E1_1/gopdrm_36k/CLKB[0]
 clock pessimism                                         0.206    1706.822                          
 clock uncertainty                                      -0.150    1706.672                          

 Recovery time                                          -0.182    1706.490                          

 Data required time                                               1706.490                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1706.490                          
 Data arrival time                                                1709.876                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.386                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[8]/opit_0_AQ_perm/CLK
Endpoint    : video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[16].U_GTP_DRM36K_E1_1/gopdrm_36k/RSTB[0]
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.331  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.905
  Launch Clock Delay      :  2.780
  Clock Pessimism Removal :  0.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                      1703.434    1703.434 r                        
 P3                                                      0.000    1703.434 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.434         sys_clk          
 IOBS_276_156/DIN                  td                    0.521    1703.955 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1703.955         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087    1704.042 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559    1704.601         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.065    1704.666 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.501    1705.167         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.115    1705.282 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397    1705.679         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.233    1705.912 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.302    1706.214         _N24             
 CLMA_165_234/CLK                                                          r       rstn_1ms[8]/opit_0_AQ_perm/CLK

 CLMA_165_234/Q1                   tco                   0.125    1706.339 f       rstn_1ms[6]/opit_0_AQ_perm/Q
                                   net (fanout=2)        0.319    1706.658         rstn_1ms[6]      
 CLMS_177_235/CR2                  td                    0.066    1706.724 f       CLKROUTE_8/CR    
                                   net (fanout=1)        0.252    1706.976         _N8              
 CLMA_165_235/Y0                   td                    0.125    1707.101 f       N42_10/gateop_perm/L6
                                   net (fanout=4)        1.185    1708.286         _N2399           
 CLMA_165_235/Y1                   td                    0.039    1708.325 f       sync_vg/N0_cpy/LUT6_inst_perm/L6
                                   net (fanout=213)      1.536    1709.861         sync_vg/N0_cpy_rnmt
 DRM_226_552/RSTB[0]                                                       f       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[16].U_GTP_DRM36K_E1_1/gopdrm_36k/RSTB[0]

 Data arrival time                                                1709.861         Logic Levels: 3  
                                                                                   Logic: 0.355ns(9.734%), Route: 3.292ns(90.266%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                      1703.702    1703.702 r                        
 P3                                                      0.000    1703.702 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.702         sys_clk          
 IOBS_276_156/DIN                  td                    0.445    1704.147 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1704.147         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073    1704.220 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443    1704.663         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029    1704.692 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278    1704.970         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.195    1705.165 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.549    1705.714         _N25             
 USCM_155_270/CLKOUT               td                    0.097    1705.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334    1706.145         ntclkbufg_0      
 HCKB_153_220/CLKOUT               td                    0.195    1706.340 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=27)       0.267    1706.607         _N21             
 DRM_226_552/CLKB[0]                                                       r       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[16].U_GTP_DRM36K_E1_1/gopdrm_36k/CLKB[0]
 clock pessimism                                         0.206    1706.813                          
 clock uncertainty                                      -0.150    1706.663                          

 Recovery time                                          -0.182    1706.481                          

 Data required time                                               1706.481                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1706.481                          
 Data arrival time                                                1709.861                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.380                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[8]/opit_0_AQ_perm/CLK
Endpoint    : video_display/u_RGB2YCbCr/N14/gopapm/RST_M
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.343  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.917
  Launch Clock Delay      :  2.780
  Clock Pessimism Removal :  0.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                      1703.434    1703.434 r                        
 P3                                                      0.000    1703.434 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.434         sys_clk          
 IOBS_276_156/DIN                  td                    0.521    1703.955 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1703.955         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087    1704.042 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559    1704.601         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.065    1704.666 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.501    1705.167         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.115    1705.282 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397    1705.679         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.233    1705.912 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.302    1706.214         _N24             
 CLMA_165_234/CLK                                                          r       rstn_1ms[8]/opit_0_AQ_perm/CLK

 CLMA_165_234/Q1                   tco                   0.125    1706.339 f       rstn_1ms[6]/opit_0_AQ_perm/Q
                                   net (fanout=2)        0.319    1706.658         rstn_1ms[6]      
 CLMS_177_235/CR2                  td                    0.066    1706.724 f       CLKROUTE_8/CR    
                                   net (fanout=1)        0.252    1706.976         _N8              
 CLMA_165_235/Y0                   td                    0.125    1707.101 f       N42_10/gateop_perm/L6
                                   net (fanout=4)        1.185    1708.286         _N2399           
 CLMA_165_235/Y1                   td                    0.039    1708.325 f       sync_vg/N0_cpy/LUT6_inst_perm/L6
                                   net (fanout=213)      1.247    1709.572         sync_vg/N0_cpy_rnmt
 APM_65_276/RST_M_1                                                        f       video_display/u_RGB2YCbCr/N14/gopapm/RST_M

 Data arrival time                                                1709.572         Logic Levels: 3  
                                                                                   Logic: 0.355ns(10.572%), Route: 3.003ns(89.428%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                      1703.702    1703.702 r                        
 P3                                                      0.000    1703.702 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.702         sys_clk          
 IOBS_276_156/DIN                  td                    0.445    1704.147 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1704.147         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073    1704.220 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443    1704.663         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029    1704.692 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278    1704.970         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.195    1705.165 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.549    1705.714         _N25             
 USCM_155_270/CLKOUT               td                    0.097    1705.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334    1706.145         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.195    1706.340 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=210)      0.279    1706.619         _N19             
 APM_65_276/CLK_1                                                          r       video_display/u_RGB2YCbCr/N14/gopapm/CLK
 clock pessimism                                         0.206    1706.825                          
 clock uncertainty                                      -0.150    1706.675                          

 Recovery time                                          -0.476    1706.199                          

 Data required time                                               1706.199                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1706.199                          
 Data arrival time                                                1709.572                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.373                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[12]/opit_0_AQ_perm/CLK
Endpoint    : video_display/u_data_delay/genblk1.data_delay[2][5]/opit_0/RS
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    1.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.511
  Launch Clock Delay      :  2.292
  Clock Pessimism Removal :  -0.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       0.445 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.445         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       0.518 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       0.961         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031       0.992 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.420       1.412         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.097       1.509 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334       1.843         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.195       2.038 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.254       2.292         _N24             
 CLMA_165_240/CLK                                                          r       rstn_1ms[12]/opit_0_AQ_perm/CLK

 CLMA_165_240/Q0                   tco                   0.103       2.395 r       rstn_1ms[9]/opit_0_AQ_perm/Q
                                   net (fanout=3)        0.182       2.577         rstn_1ms[9]      
 CLMA_165_241/CR3                  td                    0.057       2.634 r       CLKROUTE_9/CR    
                                   net (fanout=3)        0.658       3.292         _N9              
 CLMA_165_235/Y1                   td                    0.103       3.395 f       sync_vg/N0_cpy/LUT6_inst_perm/L6
                                   net (fanout=213)      0.335       3.730         sync_vg/N0_cpy_rnmt
 CLMA_147_282/RS                                                           f       video_display/u_data_delay/genblk1.data_delay[2][5]/opit_0/RS

 Data arrival time                                                   3.730         Logic Levels: 2  
                                                                                   Logic: 0.263ns(18.289%), Route: 1.175ns(81.711%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.652       2.456         _N25             
 USCM_155_270/CLKOUT               td                    0.115       2.571 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       2.968         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.233       3.201 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=210)      0.310       3.511         _N19             
 CLMA_147_282/CLK                                                          r       video_display/u_data_delay/genblk1.data_delay[2][5]/opit_0/CLK
 clock pessimism                                        -0.206       3.305                          
 clock uncertainty                                       0.150       3.455                          

 Removal time                                           -0.038       3.417                          

 Data required time                                                  3.417                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.417                          
 Data arrival time                                                   3.730                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.313                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[4]/opit_0_AQ_perm/CLK
Endpoint    : video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM36K_E1_0/gopdrm_36k/RSTA[0]
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    1.010  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.506
  Launch Clock Delay      :  2.290
  Clock Pessimism Removal :  -0.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       0.445 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.445         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       0.518 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       0.961         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031       0.992 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.420       1.412         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.097       1.509 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334       1.843         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.195       2.038 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.252       2.290         _N24             
 CLMA_165_228/CLK                                                          r       rstn_1ms[4]/opit_0_AQ_perm/CLK

 CLMA_165_228/Q3                   tco                   0.109       2.399 f       rstn_1ms[4]/opit_0_AQ_perm/Q
                                   net (fanout=4)        0.645       3.044         rstn_1ms[4]      
 CLMS_177_241/CR2                  td                    0.055       3.099 f       CLKROUTE_6/CR    
                                   net (fanout=1)        0.240       3.339         _N6              
 CLMA_165_235/Y1                   td                    0.047       3.386 r       sync_vg/N0_cpy/LUT6_inst_perm/L6
                                   net (fanout=213)      0.291       3.677         sync_vg/N0_cpy_rnmt
 DRM_202_216/RSTA[0]                                                       r       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM36K_E1_0/gopdrm_36k/RSTA[0]

 Data arrival time                                                   3.677         Logic Levels: 2  
                                                                                   Logic: 0.211ns(15.213%), Route: 1.176ns(84.787%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.652       2.456         _N25             
 USCM_155_270/CLKOUT               td                    0.115       2.571 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       2.968         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.233       3.201 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=117)      0.305       3.506         _N22             
 DRM_202_216/CLKA[0]                                                       r       video_display/blk_mem_gen_0/U_ipm2l_rom_blk_mem_gen_0/U_ipm2l_spram/ADDR_LOOP[0].DATA_LOOP[15].U_GTP_DRM36K_E1_0/gopdrm_36k/CLKA[0]
 clock pessimism                                        -0.206       3.300                          
 clock uncertainty                                       0.150       3.450                          

 Removal time                                           -0.087       3.363                          

 Data required time                                                  3.363                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.363                          
 Data arrival time                                                   3.677                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.314                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[12]/opit_0_AQ_perm/CLK
Endpoint    : video_display/rom_addr1[14]/opit_0_L6Q_LUT6DQL5Q_perm/RS
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    1.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.513
  Launch Clock Delay      :  2.292
  Clock Pessimism Removal :  -0.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       0.445 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.445         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       0.518 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       0.961         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031       0.992 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.420       1.412         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.097       1.509 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334       1.843         ntclkbufg_2      
 HCKB_153_187/CLKOUT               td                    0.195       2.038 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.254       2.292         _N24             
 CLMA_165_240/CLK                                                          r       rstn_1ms[12]/opit_0_AQ_perm/CLK

 CLMA_165_240/Q0                   tco                   0.103       2.395 r       rstn_1ms[9]/opit_0_AQ_perm/Q
                                   net (fanout=3)        0.182       2.577         rstn_1ms[9]      
 CLMA_165_241/CR3                  td                    0.057       2.634 r       CLKROUTE_9/CR    
                                   net (fanout=3)        0.658       3.292         _N9              
 CLMA_165_235/Y1                   td                    0.103       3.395 f       sync_vg/N0_cpy/LUT6_inst_perm/L6
                                   net (fanout=213)      0.349       3.744         sync_vg/N0_cpy_rnmt
 CLMS_159_301/RS                                                           f       video_display/rom_addr1[14]/opit_0_L6Q_LUT6DQL5Q_perm/RS

 Data arrival time                                                   3.744         Logic Levels: 2  
                                                                                   Logic: 0.263ns(18.113%), Route: 1.189ns(81.887%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.652       2.456         _N25             
 USCM_155_270/CLKOUT               td                    0.115       2.571 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       2.968         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.233       3.201 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=117)      0.312       3.513         _N22             
 CLMS_159_301/CLK                                                          r       video_display/rom_addr1[14]/opit_0_L6Q_LUT6DQL5Q_perm/CLK
 clock pessimism                                        -0.206       3.307                          
 clock uncertainty                                       0.150       3.457                          

 Removal time                                           -0.038       3.419                          

 Data required time                                                  3.419                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.419                          
 Data arrival time                                                   3.744                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.325                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OCLK
Endpoint    : tmds_clk_n (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 P3                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.515       0.515 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.515         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.602 f       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.571       1.173         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.236 f       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.577         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.233       1.810 f       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.429       2.239         _N25             
 GPLL_7_157/CLKOUT0                td                    0.063       2.302 f       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       2.803         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.115       2.918 f       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       3.315         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.233       3.548 f       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.417       3.965         _N23             
 IOLHR_16_132/OCLK                                                         f       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OCLK

 IOLHR_16_132/DO_P                 tco                   0.260       4.225 f       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/DO_P
                                   net (fanout=1)        0.000       4.225         u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/ntO
 IOBD_0_132/DIFFO_OUT              td                    0.824       5.049 r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_0/DIFFO_OUT
                                   net (fanout=1)        0.000       5.049         u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/ntDIFF_O
 IOBS_0_126/PAD                    td                    0.000       5.049 r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_1/O_B
                                   net (fanout=1)        0.000       5.049         tmds_clk_n       
 R17                                                                       r       tmds_clk_n (port)

 Data arrival time                                                   5.049         Logic Levels: 2  
                                                                                   Logic: 1.084ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OCLK
Endpoint    : tmds_clk_p (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 P3                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.515       0.515 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.515         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.602 f       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.571       1.173         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.236 f       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.577         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.233       1.810 f       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.429       2.239         _N25             
 GPLL_7_157/CLKOUT0                td                    0.063       2.302 f       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       2.803         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.115       2.918 f       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       3.315         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.233       3.548 f       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.417       3.965         _N23             
 IOLHR_16_132/OCLK                                                         f       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OCLK

 IOLHR_16_132/DO_P                 tco                   0.260       4.225 r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/DO_P
                                   net (fanout=1)        0.000       4.225         u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/ntO
 IOBD_0_132/PAD                    td                    0.824       5.049 r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_0/O
                                   net (fanout=1)        0.000       5.049         tmds_clk_p       
 R16                                                                       r       tmds_clk_p (port)

 Data arrival time                                                   5.049         Logic Levels: 1  
                                                                                   Logic: 1.084ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OCLK
Endpoint    : tmds_data_n[0] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 P3                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.515       0.515 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.515         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.602 f       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.571       1.173         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.236 f       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.577         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.233       1.810 f       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.429       2.239         _N25             
 GPLL_7_157/CLKOUT0                td                    0.063       2.302 f       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       2.803         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.115       2.918 f       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       3.315         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.233       3.548 f       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.417       3.965         _N23             
 IOLHR_16_144/OCLK                                                         f       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OCLK

 IOLHR_16_144/DO_P                 tco                   0.260       4.225 f       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/DO_P
                                   net (fanout=1)        0.000       4.225         u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/ntO
 IOBD_0_144/DIFFO_OUT              td                    0.824       5.049 r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_0/DIFFO_OUT
                                   net (fanout=1)        0.000       5.049         u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/ntDIFF_O
 IOBS_0_138/PAD                    td                    0.000       5.049 r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_1/O_B
                                   net (fanout=1)        0.000       5.049         nt_tmds_data_n[0]
 T15                                                                       r       tmds_data_n[0] (port)

 Data arrival time                                                   5.049         Logic Levels: 2  
                                                                                   Logic: 1.084ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OCLK
Endpoint    : tmds_clk_n (port)
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 P3                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.440       0.440 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.440         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       0.513 f       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.435       0.948         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029       0.977 f       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278       1.255         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.195       1.450 f       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.345       1.795         _N25             
 GPLL_7_157/CLKOUT0                td                    0.029       1.824 f       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       2.244         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.097       2.341 f       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334       2.675         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.195       2.870 f       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.353       3.223         _N23             
 IOLHR_16_132/OCLK                                                         f       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OCLK

 IOLHR_16_132/DO_P                 tco                   0.218       3.441 r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/DO_P
                                   net (fanout=1)        0.000       3.441         u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/ntO
 IOBD_0_132/DIFFO_OUT              td                    0.694       4.135 f       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_0/DIFFO_OUT
                                   net (fanout=1)        0.000       4.135         u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/ntDIFF_O
 IOBS_0_126/PAD                    td                    0.000       4.135 f       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_1/O_B
                                   net (fanout=1)        0.000       4.135         tmds_clk_n       
 R17                                                                       f       tmds_clk_n (port)

 Data arrival time                                                   4.135         Logic Levels: 2  
                                                                                   Logic: 0.912ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OCLK
Endpoint    : tmds_clk_p (port)
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 P3                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.440       0.440 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.440         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       0.513 f       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.435       0.948         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029       0.977 f       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278       1.255         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.195       1.450 f       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.345       1.795         _N25             
 GPLL_7_157/CLKOUT0                td                    0.029       1.824 f       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       2.244         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.097       2.341 f       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334       2.675         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.195       2.870 f       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.353       3.223         _N23             
 IOLHR_16_132/OCLK                                                         f       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OCLK

 IOLHR_16_132/DO_P                 tco                   0.218       3.441 f       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/DO_P
                                   net (fanout=1)        0.000       3.441         u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/ntO
 IOBD_0_132/PAD                    td                    0.694       4.135 f       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_0/O
                                   net (fanout=1)        0.000       4.135         tmds_clk_p       
 R16                                                                       f       tmds_clk_p (port)

 Data arrival time                                                   4.135         Logic Levels: 1  
                                                                                   Logic: 0.912ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OCLK
Endpoint    : tmds_data_n[0] (port)
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 P3                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.440       0.440 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.440         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       0.513 f       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.435       0.948         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029       0.977 f       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278       1.255         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.195       1.450 f       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.345       1.795         _N25             
 GPLL_7_157/CLKOUT0                td                    0.029       1.824 f       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       2.244         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.097       2.341 f       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334       2.675         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.195       2.870 f       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.353       3.223         _N23             
 IOLHR_16_144/OCLK                                                         f       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OCLK

 IOLHR_16_144/DO_P                 tco                   0.218       3.441 r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/DO_P
                                   net (fanout=1)        0.000       3.441         u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/ntO
 IOBD_0_144/DIFFO_OUT              td                    0.694       4.135 f       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_0/DIFFO_OUT
                                   net (fanout=1)        0.000       4.135         u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/ntDIFF_O
 IOBS_0_138/PAD                    td                    0.000       4.135 f       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_1/O_B
                                   net (fanout=1)        0.000       4.135         nt_tmds_data_n[0]
 T15                                                                       f       tmds_data_n[0] (port)

 Data arrival time                                                   4.135         Logic Levels: 2  
                                                                                   Logic: 0.912ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

{sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.901      50.101          0.200           High Pulse Width  CLMA_165_259/CLK        rstn_1ms[0]/opit_0_L6Q_LUT6DL5Q_perm/CLK
 49.901      50.101          0.200           Low Pulse Width   CLMA_165_259/CLK        rstn_1ms[0]/opit_0_L6Q_LUT6DL5Q_perm/CLK
 49.901      50.101          0.200           High Pulse Width  CLMA_165_228/CLK        rstn_1ms[4]/opit_0_AQ_perm/CLK
====================================================================================================

{sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 1.767       3.367           1.600           High Pulse Width  IOLHR_16_144/OCLKDIV    u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OCLKDIV
 1.767       3.367           1.600           Low Pulse Width   IOLHR_16_144/OCLKDIV    u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OCLKDIV
 1.767       3.367           1.600           High Pulse Width  IOLHR_16_138/OCLKDIV    u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2_com/OCLKDIV
====================================================================================================

{sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.257       0.673           0.416           High Pulse Width  IOLHR_16_144/OCLK       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OCLK
 0.257       0.673           0.416           Low Pulse Width   IOLHR_16_144/OCLK       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OCLK
 0.257       0.673           0.416           High Pulse Width  IOLHR_16_144/SERCLK     u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/SERCLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+--------------------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                              
+--------------------------------------------------------------------------------------------------------------------------------------+
| Input      | E:/User/Files/project_self/OPHW_25H/workspace/14_HDMI_picture_grey/project/place_route/hdmi_picture_grey_pnr.adf       
| Output     | E:/User/Files/project_self/OPHW_25H/workspace/14_HDMI_picture_grey/project/report_timing/hdmi_picture_grey_rtp.adf     
|            | E:/User/Files/project_self/OPHW_25H/workspace/14_HDMI_picture_grey/project/report_timing/hdmi_picture_grey.rtr         
|            | E:/User/Files/project_self/OPHW_25H/workspace/14_HDMI_picture_grey/project/report_timing/rtr.db                        
+--------------------------------------------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 1,006 MB
Total CPU time to report_timing completion : 0h:0m:7s
Process Total CPU time to report_timing completion : 0h:0m:8s
Total real time to report_timing completion : 0h:0m:10s
