//********************************************************************************
//arm_clock.c
//********************************************************************************
#include "stm32f4xx.h"
#include <stdbool.h>
#include <stdio.h>
#include "common.h"
#include "arm_flash.h"
#include "arm_clock.h"

#define _ARM_CLOCK_DEBUG_

#ifdef _ARM_CLOCK_DEBUG_
#include "assert.h"
#endif//_ARM_CLOCK_DEBUG_

//********************************************************************************
//Macros
//********************************************************************************
#define RCC_STARTUP_TIMOUT 5000
//********************************************************************************
//Enums
//********************************************************************************

//********************************************************************************
//Typedefs
//********************************************************************************

typedef enum {
//high speed external clock signal
    ARM_RCC_HSI = 0,
//high speed internal clock signal
    ARM_RCC_HSE,
//external clock instead of  external crystal/ceramic resonator used
    ARM_RCC_HSEBYP,
    ARM_RCC_PLL,
    NUM_CLOCK_SOURCES
} eARM_RCC_ClockSources;

//8 MHz crystal resonator, SYSCK = 168 MHz
//for 20 MHz crystal resonator Ì=20 is used
//for USB: PLL48CK = 48 MHz

#define ARM_RCC_PLL_COEFF_M_8   RCC_PLLCFGR_PLLM_3
#define ARM_RCC_PLL_COEFF_N_336 (RCC_PLLCFGR_PLLN_4 | RCC_PLLCFGR_PLLN_6 | RCC_PLLCFGR_PLLN_8)
#define ARM_RCC_PLL_COEFF_P_2   ((uint32_t)0UL)
#define ARM_RCC_PLL_COEFF_Q_7   (RCC_PLLCFGR_PLLQ_0 | RCC_PLLCFGR_PLLQ_1 | RCC_PLLCFGR_PLLQ_2)

//********************************************************************************
//Variables
//********************************************************************************
static uint32_t ARM_RCC_NMI_HandlerFlag;
static uint32_t ARM_RCC_AHBClockFreq, ARM_RCC_APB1ClockFreq, ARM_RCC_APB2ClockFreq;
//********************************************************************************
//Prototypes
//********************************************************************************

static uint32_t ARM_RCC_ConfigReset(void);
static uint32_t ARM_RCC_ClockSourceCmd(eARM_RCC_ClockSources source, ePeriphCmd cmd);
static void ARM_RCC_HSEClockDetectorCmd(ePeriphCmd cmd);
static uint32_t ARM_RCC_SysClockSwitchCmd(eARM_RCC_ClockSources source);
static void ARM_RCC_PLLConfig(void);
static void ARM_RCC_ClearResetFlags(void);
static void ARM_RCC_InteruptDisable(void);

//================================================================================
//Public
//================================================================================

bool ARM_RCC_isReady(uint32_t drv_status)
{
    return (drv_status == ARM_RCC_STA_READY);
}

uint32_t ARM_RCC_Reset(void)
{
    uint32_t drv_status = ARM_RCC_STA_READY;
    ARM_RCC_NMI_HandlerFlag = FALSE;
    drv_status |= ARM_RCC_ClockSourceCmd(ARM_RCC_HSI, ENABLE_CMD);
    drv_status |= ARM_RCC_ConfigReset();
    drv_status |= ARM_RCC_ClockSourceCmd(ARM_RCC_PLL, DISABLE_CMD);
    drv_status |= ARM_RCC_ClockSourceCmd(ARM_RCC_HSE, DISABLE_CMD);
    ARM_RCC_HSEClockDetectorCmd(DISABLE_CMD);
    drv_status |= ARM_RCC_ClockSourceCmd(ARM_RCC_HSEBYP, DISABLE_CMD);
    ARM_RCC_ClearResetFlags();
    ARM_RCC_InteruptDisable();
    return drv_status;
}

uint32_t ARM_RCC_SetSysClockTo168(void)
{

    uint32_t drv_status = ARM_RCC_STA_READY;
    drv_status |= ARM_RCC_ClockSourceCmd(ARM_RCC_HSE, ENABLE_CMD);
//the number of wait states (LATENCY) must be correctly programmed in the Flash according to HCLK
//and the supply voltage of the device before starting phase locked loop (PLL)
    ARM_FLASH_Init();
//enable clock security system HSE. If the HSE clock happens to fail, the CSS generates an interrupt,
//which causes the automatic generation of an NMI
    ARM_RCC_HSEClockDetectorCmd(ENABLE_CMD);
//    drv_status |=ARM_RCC_ClockSourceCmd(ARM_RCC_HSI, DISABLE_CMD);
//configure PLL
    ARM_RCC_PLLConfig();
//start PLL
    drv_status |= ARM_RCC_ClockSourceCmd(ARM_RCC_PLL, ENABLE_CMD);
//select PLL as system clock
    drv_status |= ARM_RCC_SysClockSwitchCmd(ARM_RCC_PLL);
    return drv_status;
}

void NMI_Handler(void)
{
    ARM_RCC_NMI_HandlerFlag = TRUE;
}

uint32_t ARM_RCC_NMI_HandlerErrCheck(void)
{
    uint32_t hardware_error = 0UL;
    if(ARM_RCC_NMI_HandlerFlag) {
        hardware_error = ARM_RCC_STA_HSE_READY_ERR;
        printf(" Clock security system has detected HSE clock failure.\n\r");
        ARM_RCC_NMI_HandlerFlag = FALSE;
    }
    return hardware_error;
}


void ARM_RCC_Periph_ClockCmd(ePeriphTypes periph, ePeriphCmd cmd)
{
    switch(periph) {
        case GPIO_PORT_A: {
            if(cmd == ENABLE_CMD) {
//enable GPIOA clock
                RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;
            } else {
//disable GPIOA clock
                RCC->AHB1ENR &= ~RCC_AHB1ENR_GPIOAEN;
            }
            break;
        }
        case GPIO_PORT_B: {
            if(cmd == ENABLE_CMD) {
                RCC->AHB1ENR |= RCC_AHB1ENR_GPIOBEN;
            } else {
                RCC->AHB1ENR &= ~RCC_AHB1ENR_GPIOBEN;
            }
            break;
        }
        case GPIO_PORT_C: {
            if(cmd == ENABLE_CMD) {
                RCC->AHB1ENR |= RCC_AHB1ENR_GPIOCEN;
            } else {
                RCC->AHB1ENR &= ~RCC_AHB1ENR_GPIOCEN;
            }
            break;
        }
        case GPIO_PORT_D: {
            if(cmd == ENABLE_CMD) {
                RCC->AHB1ENR |= RCC_AHB1ENR_GPIODEN;
            } else {
                RCC->AHB1ENR &= ~RCC_AHB1ENR_GPIODEN;
            }
            break;
        }
        case GPIO_PORT_E: {
            if(cmd == ENABLE_CMD) {
                RCC->AHB1ENR |= RCC_AHB1ENR_GPIOEEN;
            } else {
                RCC->AHB1ENR &= ~RCC_AHB1ENR_GPIOEEN;
            }
            break;
        }
        case GPIO_PORT_F: {
            if(cmd == ENABLE_CMD) {
                RCC->AHB1ENR |= RCC_AHB1ENR_GPIOFEN;
            } else {
                RCC->AHB1ENR &= ~RCC_AHB1ENR_GPIOFEN;
            }
            break;
        }
        case GPIO_PORT_G: {
            if(cmd == ENABLE_CMD) {
                RCC->AHB1ENR |= RCC_AHB1ENR_GPIOGEN;
            } else {
                RCC->AHB1ENR &= ~RCC_AHB1ENR_GPIOGEN;
            }
            break;
        }
        case GPIO_PORT_H: {
            if(cmd == ENABLE_CMD) {
                RCC->AHB1ENR |= RCC_AHB1ENR_GPIOHEN;
            } else {
                RCC->AHB1ENR &= ~RCC_AHB1ENR_GPIOHEN;
            }
            break;
        }
        case GPIO_PORT_I: {
            if(cmd == ENABLE_CMD) {
                RCC->AHB1ENR |= RCC_AHB1ENR_GPIOIEN;
            } else {
                RCC->AHB1ENR &= ~RCC_AHB1ENR_GPIOIEN;
            }
            break;
        }
        case USART_1: {
            if(cmd == ENABLE_CMD) {
                RCC->APB2ENR |= RCC_APB2ENR_USART1EN;
            } else {
                RCC->APB2ENR &= ~RCC_APB2ENR_USART1EN;
            }
            break;
        }
        case USART_2: {
            if(cmd == ENABLE_CMD) {
                RCC->APB1ENR |= RCC_APB1ENR_USART2EN;
            } else {
                RCC->APB1ENR &= ~RCC_APB1ENR_USART2EN;
            }
            break;
        }
        case USART_3: {
            if(cmd == ENABLE_CMD) {
                RCC->APB1ENR |= RCC_APB1ENR_USART3EN;
            } else {
                RCC->APB1ENR &= ~RCC_APB1ENR_USART3EN;
            }
            break;
        }
        case UART_4: {
            if(cmd == ENABLE_CMD) {
                RCC->APB1ENR |= RCC_APB1ENR_UART4EN;
            } else {
                RCC->APB1ENR &= ~RCC_APB1ENR_UART4EN;
            }
            break;
        }
        case UART_5: {
            if(cmd == ENABLE_CMD) {
                RCC->APB1ENR |= RCC_APB1ENR_UART5EN;
            } else {
                RCC->APB1ENR &= ~RCC_APB1ENR_UART5EN;
            }
            break;
        }
        case USART_6: {
            if(cmd == ENABLE_CMD) {
                RCC->APB2ENR |= RCC_APB2ENR_USART6EN;
            } else {
                RCC->APB2ENR &= ~RCC_APB2ENR_USART6EN;
            }
            break;
        }
        case DMA_1: {
            if(cmd == ENABLE_CMD) {
                RCC->AHB1ENR |= RCC_AHB1ENR_DMA1EN;
            } else {
                RCC->AHB1ENR &= ~RCC_AHB1ENR_DMA1EN;
            }
            break;
        }
        case DMA_2: {
            if(cmd == ENABLE_CMD) {
                RCC->AHB1ENR |= RCC_AHB1ENR_DMA2EN;
            } else {
                RCC->AHB1ENR &= ~RCC_AHB1ENR_DMA2EN;
            }
            break;
        }
        default: {
#ifdef _ARM_CLOCK_DEBUG_
            LOG("Warning! Undefined switch-case value");
#endif//_ARM_CLOCK_DEBUG_
            break;
        }
    }
}

void ARM_RCC_Periph_ResetCmd(ePeriphTypes periph, ePeriphCmd cmd)
{
    switch(periph) {
        case GPIO_PORT_A: {
            if(cmd == ENABLE_CMD) {
                RCC->AHB1RSTR |= RCC_AHB1RSTR_GPIOARST;
            } else {
                RCC->AHB1RSTR &= ~RCC_AHB1RSTR_GPIOARST;
            }
            break;
        }
        case GPIO_PORT_B: {
            if(cmd == ENABLE_CMD) {
                RCC->AHB1RSTR |= RCC_AHB1RSTR_GPIOBRST;
            } else {
                RCC->AHB1RSTR &= ~RCC_AHB1RSTR_GPIOBRST;
            }
            break;
        }
        case GPIO_PORT_C: {
            if(cmd == ENABLE_CMD) {
                RCC->AHB1RSTR |= RCC_AHB1RSTR_GPIOCRST;
            } else {
                RCC->AHB1RSTR &= ~RCC_AHB1RSTR_GPIOCRST;
            }
            break;
        }
        case GPIO_PORT_D: {
            if(cmd == ENABLE_CMD) {
                RCC->AHB1RSTR |= RCC_AHB1RSTR_GPIODRST;
            } else {
                RCC->AHB1RSTR &= ~RCC_AHB1RSTR_GPIODRST;
            }
            break;
        }
        case GPIO_PORT_E: {
            if(cmd == ENABLE_CMD) {
                RCC->AHB1RSTR |= RCC_AHB1RSTR_GPIOERST;
            } else {
                RCC->AHB1RSTR &= ~RCC_AHB1RSTR_GPIOERST;
            }
            break;
        }
        case GPIO_PORT_F: {
            if(cmd == ENABLE_CMD) {
                RCC->AHB1RSTR |= RCC_AHB1RSTR_GPIOFRST;
            } else {
                RCC->AHB1RSTR &= ~RCC_AHB1RSTR_GPIOFRST;
            }
            break;
        }
        case GPIO_PORT_G: {
            if(cmd == ENABLE_CMD) {
                RCC->AHB1RSTR |= RCC_AHB1RSTR_GPIOGRST;
            } else {
                RCC->AHB1RSTR &= ~RCC_AHB1RSTR_GPIOGRST;
            }
            break;
        }
        case GPIO_PORT_H: {
            if(cmd == ENABLE_CMD) {
                RCC->AHB1RSTR |= RCC_AHB1RSTR_GPIOHRST;
            } else {
                RCC->AHB1RSTR &= ~RCC_AHB1RSTR_GPIOHRST;
            }
            break;
        }
        case GPIO_PORT_I: {
            if(cmd == ENABLE_CMD) {
                RCC->AHB1RSTR |= RCC_AHB1RSTR_GPIOIRST;
            } else {
                RCC->AHB1RSTR &= ~RCC_AHB1RSTR_GPIOIRST;
            }
            break;
        }
        case USART_1: {
            if(cmd == ENABLE_CMD) {
                RCC->APB2RSTR |= RCC_APB2RSTR_USART1RST;
            } else {
                RCC->APB2RSTR &= ~RCC_APB2RSTR_USART1RST;
            }
            break;
        }
        case USART_2: {
            if(cmd == ENABLE_CMD) {
                RCC->APB1RSTR |= RCC_APB1RSTR_USART2RST;
            } else {
                RCC->APB1RSTR &= ~RCC_APB1RSTR_USART2RST;
            }
            break;
        }
        case USART_3: {
            if(cmd == ENABLE_CMD) {
                RCC->APB1RSTR |= RCC_APB1RSTR_USART3RST;
            } else {
                RCC->APB1RSTR &= ~RCC_APB1RSTR_USART3RST;
            }
            break;
        }
        case UART_4: {
            if(cmd == ENABLE_CMD) {
                RCC->APB1RSTR |= RCC_APB1RSTR_UART4RST;
            } else {
                RCC->APB1RSTR &= ~RCC_APB1RSTR_UART4RST;
            }
            break;
        }
        case UART_5: {
            if(cmd == ENABLE_CMD) {
                RCC->APB1RSTR |= RCC_APB1RSTR_UART5RST;
            } else {
                RCC->APB1RSTR &= ~RCC_APB1RSTR_UART5RST;
            }
            break;
        }
        case USART_6: {
            if(cmd == ENABLE_CMD) {
                RCC->APB2RSTR |= RCC_APB2RSTR_USART6RST;
            } else {
                RCC->APB2RSTR &= ~RCC_APB2RSTR_USART6RST;
            }
            break;
        }
        case DMA_1: {
            if(cmd == ENABLE_CMD) {
                RCC->AHB1RSTR |= RCC_AHB1RSTR_DMA1RST;
            } else {
                RCC->AHB1RSTR &= ~RCC_AHB1RSTR_DMA1RST;
            }
            break;
        }
        case DMA_2: {
            if(cmd == ENABLE_CMD) {
                RCC->AHB1RSTR |= RCC_AHB1RSTR_DMA2RST;
            } else {
                RCC->AHB1RSTR &= ~RCC_AHB1RSTR_DMA2RST;
            }
            break;
        }
        default: {
#ifdef _ARM_CLOCK_DEBUG_
            LOG("Warning! Undefined switch-case value");
#endif//_ARM_CLOCK_DEBUG_
            break;
        }
    }
}

void ARM_RCC_ConfigMCO2(void)
{
//select prescaler 5
    RCC->CFGR |= RCC_CFGR_MCO2PRE_Msk;
//select SYSCLOCK (default value)
    RCC->CFGR &= ~RCC_CFGR_MCO2_Msk;
}

uint32_t ARM_RCC_AHBClockConfig(void)
{
    uint32_t drv_status = ARM_RCC_STA_READY;

//SYSCK=168MHz

//Set clock frequency for AHB 168 MHz (the maximum possible)
    RCC->CFGR &= ~RCC_CFGR_HPRE_Msk;
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
    ARM_RCC_AHBClockFreq = SystemCoreClock;
    return drv_status;
}

uint32_t ARM_RCC_APBxClockConfig(void)
{
    uint32_t drv_status = ARM_RCC_STA_READY;

//SYSCK=168MHz
//AHBCK=168MHz

//Set clock frequency for APB1 42 MHz (the maximum possible)
    RCC->CFGR &= ~RCC_CFGR_PPRE1_Msk;
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
    ARM_RCC_APB1ClockFreq = ARM_RCC_AHBClockFreq / 4;

//Set clock frequency for APB1 84 MHz (the maximum possible)
    RCC->CFGR &= ~RCC_CFGR_PPRE2_Msk;
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
    ARM_RCC_APB2ClockFreq = ARM_RCC_AHBClockFreq / 2;
    return drv_status;
}

uint32_t ARM_RCC_GetPeriphClock(ePeriphTypes periph)
{
    switch(periph) {
        case USART_1:
        case USART_6: {
            return ARM_RCC_APB2ClockFreq;
        }
        case USART_2:
        case USART_3:
        case UART_4:
        case UART_5: {
            return ARM_RCC_APB1ClockFreq;
        }
        default: {
            return 0;
        }
    }
}

//================================================================================
//Private
//================================================================================

static uint32_t ARM_RCC_ClockSourceCmd(eARM_RCC_ClockSources source, ePeriphCmd cmd)
{
    uint32_t counter = 0;
    uint32_t status = ARM_RCC_STA_READY;
    switch(source) {
        case ARM_RCC_HSI: {
            if(cmd == ENABLE_CMD) {
//start HSI 16 MHz
                RCC->CR |= RCC_CR_HSION;
//waiting for HSI ready flag is set
                while(((RCC->CR & RCC_CR_HSIRDY) == RESET) && (counter != RCC_STARTUP_TIMOUT)) {
                    counter++;
                }
                if((RCC->CR & RCC_CR_HSIRDY) == RESET) {
                    status |= ARM_RCC_STA_HSI_READY_ERR;

                } else {
                    status &= ~ARM_RCC_STA_HSI_READY_ERR;
//reset HSI calibration
                    RCC->CR &= ~RCC_CR_HSITRIM;
//set the default HSI calibration
                    RCC->CR |= RCC_CR_HSITRIM_4;
                }
            } else {
//stop HSI
                RCC->CR &= ~RCC_CR_HSION;
//waiting for HSI ready flag is cleared
                while(RCC->CR & RCC_CR_HSIRDY);
            }
            break;
        }
        case ARM_RCC_HSE: {
            if(cmd == ENABLE_CMD) {
// start HSE
                RCC->CR |= RCC_CR_HSEON;
//waiting for HSE ready flag is set
                while(((RCC->CR & RCC_CR_HSERDY) == RESET) && (counter != RCC_STARTUP_TIMOUT)) {
                    counter++;
                }
                if((RCC->CR & RCC_CR_HSERDY) == RESET) {
                    status |= ARM_RCC_STA_HSE_READY_ERR;
                } else {
                    status &= ~ARM_RCC_STA_HSE_READY_ERR;
                }
            } else {
//stop HSI
                RCC->CR &= ~RCC_CR_HSEON;
//waiting for HSE ready flag is cleared
                while(RCC->CR & RCC_CR_HSERDY);
            }
            break;
        }
        case ARM_RCC_PLL: {
            if(cmd == ENABLE_CMD) {
//start PLL
                RCC->CR |= RCC_CR_PLLON;
//waiting for PLL ready flag is set
                while(((RCC->CR & RCC_CR_PLLRDY) == RESET) && (counter != RCC_STARTUP_TIMOUT)) {
                    counter++;
                }
                if((RCC->CR & RCC_CR_PLLRDY) == RESET) {
                    status |= ARM_RCC_STA_PLL_READY_ERR;
                } else {
                    status &= ~ARM_RCC_STA_PLL_READY_ERR;
                }
            } else {
//stop PLL
                RCC->CR &= ~RCC_CR_PLLON;
//waiting for PLL ready flag is cleared
                while(RCC->CR & RCC_CR_PLLRDY);
            }
            break;
        }
        case ARM_RCC_HSEBYP: {
            if(cmd == ENABLE_CMD) {
//enable HSE with external clock
                RCC->CR |= RCC_CR_HSEBYP;
            } else {
//disable HSE with external clock
                RCC->CR &= ~RCC_CR_HSEBYP;
            }
            break;
        }
        default: {
#ifdef _ARM_CLOCK_DEBUG_
            LOG("Warning! Undefined switch-case value");
#endif//_ARM_CLOCK_DEBUG_
            break;
        }
    }
    return status;
}

static void ARM_RCC_ClearResetFlags(void)
{
    RCC->CSR &= ~RCC_CSR_RMVF;
}

static void ARM_RCC_InteruptDisable(void)
{
    RCC->CIR = (uint32_t)0UL;
}

static uint32_t ARM_RCC_ConfigReset(void)
{
//ñlear clock configuration register
    RCC->CFGR = (uint32_t)0UL;
//waiting for none of the system clock sources will not be used
    while(RCC->CFGR & RCC_CFGR_SWS);
    return ARM_RCC_STA_READY;
}

static void ARM_RCC_HSEClockDetectorCmd(ePeriphCmd cmd)
{
    if(cmd == ENABLE_CMD) {
//enable CSS
        RCC->CR |= RCC_CR_CSSON;
    } else {
//disable CSS
        RCC->CR &= ~RCC_CR_CSSON;
    }
}

static void ARM_RCC_PLLConfig(void)
{
    RCC->PLLCFGR = (uint32_t)0UL;
//configurå for maximum frequency: SYSCK=f*N/(M*P)=8*336/(8*2)=168MHz
//PLL48CK=f*N/(M*Q)=48MHZ
    RCC->PLLCFGR |= (ARM_RCC_PLL_COEFF_M_8 | ARM_RCC_PLL_COEFF_N_336 | ARM_RCC_PLL_COEFF_P_2 | ARM_RCC_PLL_COEFF_Q_7);
//select HSE as PLL source
    RCC->PLLCFGR |= RCC_PLLCFGR_PLLSRC_HSE;
}

static uint32_t ARM_RCC_SysClockSwitchCmd(eARM_RCC_ClockSources source)
{
    uint32_t status = ARM_RCC_STA_READY;
    RCC->CFGR &= ~RCC_CFGR_SW;
    switch(source) {
        case ARM_RCC_HSI: {
//select system clock source
            RCC->CFGR |= RCC_CFGR_SW_HSI;
//make sure the source is selected
            while((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_HSI);
            break;
        }
        case ARM_RCC_HSE: {
            RCC->CFGR |= RCC_CFGR_SW_HSE;
            while((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_HSE);
            break;
        }
        case ARM_RCC_PLL: {
            RCC->CFGR |= RCC_CFGR_SW_PLL;
            while((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_PLL);
            break;
        }
        default: {
            break;
        }
    }
    return status;
}
