Analysis & Synthesis report for test
Sat May 25 17:17:05 2024
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |test|top_level:top|vga_interface:m2|state_q
 10. State Machine - |test|top_level:top|sdram_interface:m1|sdram_controller:m0|nxt_q
 11. State Machine - |test|top_level:top|sdram_interface:m1|sdram_controller:m0|state_q
 12. State Machine - |test|top_level:top|camera_interface:m0|sccb_state_q
 13. State Machine - |test|top_level:top|camera_interface:m0|state_q
 14. State Machine - |test|top_level:top|camera_interface:m0|debounce_explicit:m6|state_reg
 15. State Machine - |test|top_level:top|camera_interface:m0|debounce_explicit:m5|state_reg
 16. State Machine - |test|top_level:top|camera_interface:m0|debounce_explicit:m4|state_reg
 17. State Machine - |test|top_level:top|camera_interface:m0|debounce_explicit:m3|state_reg
 18. State Machine - |test|top_level:top|camera_interface:m0|i2c_top:m0|state_q
 19. Registers Removed During Synthesis
 20. General Register Statistics
 21. Inverted Register Statistics
 22. Registers Packed Into Inferred Megafunctions
 23. Registers Added for RAM Pass-Through Logic
 24. Multiplexer Restructuring Statistics (Restructuring Performed)
 25. Source assignments for top_level:top|sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_4fj1:auto_generated
 26. Source assignments for top_level:top|camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_6si1:auto_generated
 27. Parameter Settings for User Entity Instance: top_level:top|camera_interface:m0|i2c_top:m0
 28. Parameter Settings for User Entity Instance: top_level:top|camera_interface:m0|clk24:m1|clk24_0002:clk24_inst|altera_pll:altera_pll_i
 29. Parameter Settings for User Entity Instance: top_level:top|camera_interface:m0|asyn_fifo:m2
 30. Parameter Settings for User Entity Instance: top_level:top|camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0
 31. Parameter Settings for User Entity Instance: top_level:top|sdram_interface:m1|asyn_fifo:m2
 32. Parameter Settings for User Entity Instance: top_level:top|sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0
 33. Parameter Settings for User Entity Instance: top_level:top|vga_interface:m2|clk25:m1|clk25_0002:clk25_inst|altera_pll:altera_pll_i
 34. Parameter Settings for User Entity Instance: top_level:top|clk165:m3|clk165_0002:clk165_inst|altera_pll:altera_pll_i
 35. Parameter Settings for Inferred Entity Instance: top_level:top|sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0
 36. Parameter Settings for Inferred Entity Instance: top_level:top|camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0
 37. altsyncram Parameter Settings by Entity Instance
 38. Port Connectivity Checks: "top_level:top|clk165:m3"
 39. Port Connectivity Checks: "top_level:top|vga_interface:m2|clk25:m1"
 40. Port Connectivity Checks: "top_level:top|vga_interface:m2|vga_core:m0"
 41. Port Connectivity Checks: "top_level:top|sdram_interface:m1|asyn_fifo:m2"
 42. Port Connectivity Checks: "top_level:top|sdram_interface:m1"
 43. Port Connectivity Checks: "top_level:top|camera_interface:m0|debounce_explicit:m6"
 44. Port Connectivity Checks: "top_level:top|camera_interface:m0|debounce_explicit:m5"
 45. Port Connectivity Checks: "top_level:top|camera_interface:m0|debounce_explicit:m4"
 46. Port Connectivity Checks: "top_level:top|camera_interface:m0|debounce_explicit:m3"
 47. Port Connectivity Checks: "top_level:top|camera_interface:m0|asyn_fifo:m2"
 48. Port Connectivity Checks: "top_level:top|camera_interface:m0|clk24:m1"
 49. Port Connectivity Checks: "top_level:top|camera_interface:m0|i2c_top:m0"
 50. Port Connectivity Checks: "top_level:top"
 51. Post-Synthesis Netlist Statistics for Top Partition
 52. Elapsed Time Per Partition
 53. Analysis & Synthesis Messages
 54. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sat May 25 17:17:05 2024       ;
; Quartus Prime Version           ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                   ; test                                        ;
; Top-level Entity Name           ; test                                        ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 627                                         ;
; Total pins                      ; 104                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 32,768                                      ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 3                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; test               ; test               ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                     ; Library ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------+---------+
; clk/clk165.v                     ; yes             ; User Wizard-Generated File   ; D:/test/clk/clk165.v                                                             ;         ;
; clk/clk165/clk165_0002.v         ; yes             ; User Verilog HDL File        ; D:/test/clk/clk165/clk165_0002.v                                                 ; clk165  ;
; clk/clk25.v                      ; yes             ; User Wizard-Generated File   ; D:/test/clk/clk25.v                                                              ;         ;
; clk/clk25/clk25_0002.v           ; yes             ; User Verilog HDL File        ; D:/test/clk/clk25/clk25_0002.v                                                   ; clk25   ;
; clk/clk24.v                      ; yes             ; User Wizard-Generated File   ; D:/test/clk/clk24.v                                                              ;         ;
; clk/clk24/clk24_0002.v           ; yes             ; User Verilog HDL File        ; D:/test/clk/clk24/clk24_0002.v                                                   ; clk24   ;
; vga_core.v                       ; yes             ; User Verilog HDL File        ; D:/test/vga_core.v                                                               ;         ;
; vga_interface.v                  ; yes             ; User Verilog HDL File        ; D:/test/vga_interface.v                                                          ;         ;
; i2c_top.v                        ; yes             ; User Verilog HDL File        ; D:/test/i2c_top.v                                                                ;         ;
; camera_interface.v               ; yes             ; User Verilog HDL File        ; D:/test/camera_interface.v                                                       ;         ;
; debounce_explicit.v              ; yes             ; User Verilog HDL File        ; D:/test/debounce_explicit.v                                                      ;         ;
; asyn_fifo.v                      ; yes             ; User Verilog HDL File        ; D:/test/asyn_fifo.v                                                              ;         ;
; sdram_controller.v               ; yes             ; User Verilog HDL File        ; D:/test/sdram_controller.v                                                       ;         ;
; sdram_interface.v                ; yes             ; User Verilog HDL File        ; D:/test/sdram_interface.v                                                        ;         ;
; top_level.v                      ; yes             ; User Verilog HDL File        ; D:/test/top_level.v                                                              ;         ;
; test.v                           ; yes             ; User Verilog HDL File        ; D:/test/test.v                                                                   ;         ;
; altera_pll.v                     ; yes             ; Megafunction                 ; d:/app/quartus/quartuslite/quartus/libraries/megafunctions/altera_pll.v          ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; d:/app/quartus/quartuslite/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; d:/app/quartus/quartuslite/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; d:/app/quartus/quartuslite/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; d:/app/quartus/quartuslite/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal201.inc                   ; yes             ; Megafunction                 ; d:/app/quartus/quartuslite/quartus/libraries/megafunctions/aglobal201.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; d:/app/quartus/quartuslite/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; d:/app/quartus/quartuslite/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; d:/app/quartus/quartuslite/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; d:/app/quartus/quartuslite/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_4fj1.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/test/db/altsyncram_4fj1.tdf                                                   ;         ;
; db/altsyncram_6si1.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/test/db/altsyncram_6si1.tdf                                                   ;         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                          ;
+---------------------------------------------+----------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                  ;
+---------------------------------------------+----------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 609                                                                                    ;
;                                             ;                                                                                        ;
; Combinational ALUT usage for logic          ; 985                                                                                    ;
;     -- 7 input functions                    ; 7                                                                                      ;
;     -- 6 input functions                    ; 187                                                                                    ;
;     -- 5 input functions                    ; 118                                                                                    ;
;     -- 4 input functions                    ; 117                                                                                    ;
;     -- <=3 input functions                  ; 556                                                                                    ;
;                                             ;                                                                                        ;
; Dedicated logic registers                   ; 627                                                                                    ;
;                                             ;                                                                                        ;
; I/O pins                                    ; 104                                                                                    ;
; Total MLAB memory bits                      ; 0                                                                                      ;
; Total block memory bits                     ; 32768                                                                                  ;
;                                             ;                                                                                        ;
; Total DSP Blocks                            ; 0                                                                                      ;
;                                             ;                                                                                        ;
; Total PLLs                                  ; 3                                                                                      ;
;     -- PLLs                                 ; 3                                                                                      ;
;                                             ;                                                                                        ;
; Maximum fan-out node                        ; top_level:top|clk165:m3|clk165_0002:clk165_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 597                                                                                    ;
; Total fan-out                               ; 6809                                                                                   ;
; Average fan-out                             ; 3.64                                                                                   ;
+---------------------------------------------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
; Compilation Hierarchy Node                         ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                        ; Entity Name       ; Library Name ;
+----------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
; |test                                              ; 985 (0)             ; 627 (0)                   ; 32768             ; 0          ; 104  ; 0            ; |test                                                                                                                      ; test              ; work         ;
;    |top_level:top|                                 ; 985 (0)             ; 627 (0)                   ; 32768             ; 0          ; 0    ; 0            ; |test|top_level:top                                                                                                        ; top_level         ; work         ;
;       |camera_interface:m0|                        ; 588 (193)           ; 360 (100)                 ; 16384             ; 0          ; 0    ; 0            ; |test|top_level:top|camera_interface:m0                                                                                    ; camera_interface  ; work         ;
;          |asyn_fifo:m2|                            ; 143 (121)           ; 126 (89)                  ; 16384             ; 0          ; 0    ; 0            ; |test|top_level:top|camera_interface:m0|asyn_fifo:m2                                                                       ; asyn_fifo         ; work         ;
;             |dual_port_sync:m0|                    ; 22 (22)             ; 37 (37)                   ; 16384             ; 0          ; 0    ; 0            ; |test|top_level:top|camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0                                                     ; dual_port_sync    ; work         ;
;                |altsyncram:ram_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |test|top_level:top|camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0                                ; altsyncram        ; work         ;
;                   |altsyncram_6si1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |test|top_level:top|camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_6si1:auto_generated ; altsyncram_6si1   ; work         ;
;          |clk24:m1|                                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |test|top_level:top|camera_interface:m0|clk24:m1                                                                           ; clk24             ; work         ;
;             |clk24_0002:clk24_inst|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |test|top_level:top|camera_interface:m0|clk24:m1|clk24_0002:clk24_inst                                                     ; clk24_0002        ; clk24        ;
;                |altera_pll:altera_pll_i|           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |test|top_level:top|camera_interface:m0|clk24:m1|clk24_0002:clk24_inst|altera_pll:altera_pll_i                             ; altera_pll        ; work         ;
;          |debounce_explicit:m3|                    ; 34 (34)             ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |test|top_level:top|camera_interface:m0|debounce_explicit:m3                                                               ; debounce_explicit ; work         ;
;          |debounce_explicit:m4|                    ; 34 (34)             ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |test|top_level:top|camera_interface:m0|debounce_explicit:m4                                                               ; debounce_explicit ; work         ;
;          |debounce_explicit:m5|                    ; 33 (33)             ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |test|top_level:top|camera_interface:m0|debounce_explicit:m5                                                               ; debounce_explicit ; work         ;
;          |debounce_explicit:m6|                    ; 34 (34)             ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |test|top_level:top|camera_interface:m0|debounce_explicit:m6                                                               ; debounce_explicit ; work         ;
;          |i2c_top:m0|                              ; 117 (117)           ; 34 (34)                   ; 0                 ; 0          ; 0    ; 0            ; |test|top_level:top|camera_interface:m0|i2c_top:m0                                                                         ; i2c_top           ; work         ;
;       |clk165:m3|                                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |test|top_level:top|clk165:m3                                                                                              ; clk165            ; work         ;
;          |clk165_0002:clk165_inst|                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |test|top_level:top|clk165:m3|clk165_0002:clk165_inst                                                                      ; clk165_0002       ; clk165       ;
;             |altera_pll:altera_pll_i|              ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |test|top_level:top|clk165:m3|clk165_0002:clk165_inst|altera_pll:altera_pll_i                                              ; altera_pll        ; work         ;
;       |sdram_interface:m1|                         ; 317 (66)            ; 238 (31)                  ; 16384             ; 0          ; 0    ; 0            ; |test|top_level:top|sdram_interface:m1                                                                                     ; sdram_interface   ; work         ;
;          |asyn_fifo:m2|                            ; 127 (127)           ; 77 (77)                   ; 16384             ; 0          ; 0    ; 0            ; |test|top_level:top|sdram_interface:m1|asyn_fifo:m2                                                                        ; asyn_fifo         ; work         ;
;             |dual_port_sync:m0|                    ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |test|top_level:top|sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0                                                      ; dual_port_sync    ; work         ;
;                |altsyncram:ram_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |test|top_level:top|sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0                                 ; altsyncram        ; work         ;
;                   |altsyncram_4fj1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |test|top_level:top|sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_4fj1:auto_generated  ; altsyncram_4fj1   ; work         ;
;          |sdram_controller:m0|                     ; 124 (124)           ; 130 (130)                 ; 0                 ; 0          ; 0    ; 0            ; |test|top_level:top|sdram_interface:m1|sdram_controller:m0                                                                 ; sdram_controller  ; work         ;
;       |vga_interface:m2|                           ; 80 (30)             ; 29 (3)                    ; 0                 ; 0          ; 0    ; 0            ; |test|top_level:top|vga_interface:m2                                                                                       ; vga_interface     ; work         ;
;          |clk25:m1|                                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |test|top_level:top|vga_interface:m2|clk25:m1                                                                              ; clk25             ; work         ;
;             |clk25_0002:clk25_inst|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |test|top_level:top|vga_interface:m2|clk25:m1|clk25_0002:clk25_inst                                                        ; clk25_0002        ; clk25        ;
;                |altera_pll:altera_pll_i|           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |test|top_level:top|vga_interface:m2|clk25:m1|clk25_0002:clk25_inst|altera_pll:altera_pll_i                                ; altera_pll        ; work         ;
;          |vga_core:m0|                             ; 50 (50)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |test|top_level:top|vga_interface:m2|vga_core:m0                                                                           ; vga_core          ; work         ;
+----------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                            ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+---------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; top_level:top|camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_6si1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; None ;
; top_level:top|sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_4fj1:auto_generated|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; None ;
+---------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


Encoding Type:  One-Hot
+------------------------------------------------------------------+
; State Machine - |test|top_level:top|vga_interface:m2|state_q     ;
+-----------------+---------------+-----------------+--------------+
; Name            ; state_q.delay ; state_q.display ; state_q.idle ;
+-----------------+---------------+-----------------+--------------+
; state_q.delay   ; 0             ; 0               ; 0            ;
; state_q.idle    ; 1             ; 0               ; 1            ;
; state_q.display ; 1             ; 1               ; 0            ;
+-----------------+---------------+-----------------+--------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |test|top_level:top|sdram_interface:m1|sdram_controller:m0|nxt_q                                                                                                              ;
+----------------------+---------------+-------------+-----------------+------------+------------+---------------------+-----------------+-----------------+----------------------+-------------+
; Name                 ; nxt_q.refresh ; nxt_q.write ; nxt_q.read_data ; nxt_q.read ; nxt_q.idle ; nxt_q.load_mode_reg ; nxt_q.refresh_2 ; nxt_q.refresh_1 ; nxt_q.precharge_init ; nxt_q.start ;
+----------------------+---------------+-------------+-----------------+------------+------------+---------------------+-----------------+-----------------+----------------------+-------------+
; nxt_q.start          ; 0             ; 0           ; 0               ; 0          ; 0          ; 0                   ; 0               ; 0               ; 0                    ; 0           ;
; nxt_q.precharge_init ; 0             ; 0           ; 0               ; 0          ; 0          ; 0                   ; 0               ; 0               ; 1                    ; 1           ;
; nxt_q.refresh_1      ; 0             ; 0           ; 0               ; 0          ; 0          ; 0                   ; 0               ; 1               ; 0                    ; 1           ;
; nxt_q.refresh_2      ; 0             ; 0           ; 0               ; 0          ; 0          ; 0                   ; 1               ; 0               ; 0                    ; 1           ;
; nxt_q.load_mode_reg  ; 0             ; 0           ; 0               ; 0          ; 0          ; 1                   ; 0               ; 0               ; 0                    ; 1           ;
; nxt_q.idle           ; 0             ; 0           ; 0               ; 0          ; 1          ; 0                   ; 0               ; 0               ; 0                    ; 1           ;
; nxt_q.read           ; 0             ; 0           ; 0               ; 1          ; 0          ; 0                   ; 0               ; 0               ; 0                    ; 1           ;
; nxt_q.read_data      ; 0             ; 0           ; 1               ; 0          ; 0          ; 0                   ; 0               ; 0               ; 0                    ; 1           ;
; nxt_q.write          ; 0             ; 1           ; 0               ; 0          ; 0          ; 0                   ; 0               ; 0               ; 0                    ; 1           ;
; nxt_q.refresh        ; 1             ; 0           ; 0               ; 0          ; 0          ; 0                   ; 0               ; 0               ; 0                    ; 1           ;
+----------------------+---------------+-------------+-----------------+------------+------------+---------------------+-----------------+-----------------+----------------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |test|top_level:top|sdram_interface:m1|sdram_controller:m0|state_q                                                                                                                                                                        ;
+------------------------+---------------+-----------------+---------------------+---------------+-------------------+--------------+--------------+-----------------------+-------------------+-------------------+------------------------+---------------+
; Name                   ; state_q.delay ; state_q.refresh ; state_q.write_burst ; state_q.write ; state_q.read_data ; state_q.read ; state_q.idle ; state_q.load_mode_reg ; state_q.refresh_2 ; state_q.refresh_1 ; state_q.precharge_init ; state_q.start ;
+------------------------+---------------+-----------------+---------------------+---------------+-------------------+--------------+--------------+-----------------------+-------------------+-------------------+------------------------+---------------+
; state_q.start          ; 0             ; 0               ; 0                   ; 0             ; 0                 ; 0            ; 0            ; 0                     ; 0                 ; 0                 ; 0                      ; 0             ;
; state_q.precharge_init ; 0             ; 0               ; 0                   ; 0             ; 0                 ; 0            ; 0            ; 0                     ; 0                 ; 0                 ; 1                      ; 1             ;
; state_q.refresh_1      ; 0             ; 0               ; 0                   ; 0             ; 0                 ; 0            ; 0            ; 0                     ; 0                 ; 1                 ; 0                      ; 1             ;
; state_q.refresh_2      ; 0             ; 0               ; 0                   ; 0             ; 0                 ; 0            ; 0            ; 0                     ; 1                 ; 0                 ; 0                      ; 1             ;
; state_q.load_mode_reg  ; 0             ; 0               ; 0                   ; 0             ; 0                 ; 0            ; 0            ; 1                     ; 0                 ; 0                 ; 0                      ; 1             ;
; state_q.idle           ; 0             ; 0               ; 0                   ; 0             ; 0                 ; 0            ; 1            ; 0                     ; 0                 ; 0                 ; 0                      ; 1             ;
; state_q.read           ; 0             ; 0               ; 0                   ; 0             ; 0                 ; 1            ; 0            ; 0                     ; 0                 ; 0                 ; 0                      ; 1             ;
; state_q.read_data      ; 0             ; 0               ; 0                   ; 0             ; 1                 ; 0            ; 0            ; 0                     ; 0                 ; 0                 ; 0                      ; 1             ;
; state_q.write          ; 0             ; 0               ; 0                   ; 1             ; 0                 ; 0            ; 0            ; 0                     ; 0                 ; 0                 ; 0                      ; 1             ;
; state_q.write_burst    ; 0             ; 0               ; 1                   ; 0             ; 0                 ; 0            ; 0            ; 0                     ; 0                 ; 0                 ; 0                      ; 1             ;
; state_q.refresh        ; 0             ; 1               ; 0                   ; 0             ; 0                 ; 0            ; 0            ; 0                     ; 0                 ; 0                 ; 0                      ; 1             ;
; state_q.delay          ; 1             ; 0               ; 0                   ; 0             ; 0                 ; 0            ; 0            ; 0                     ; 0                 ; 0                 ; 0                      ; 1             ;
+------------------------+---------------+-----------------+---------------------+---------------+-------------------+--------------+--------------+-----------------------+-------------------+-------------------+------------------------+---------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |test|top_level:top|camera_interface:m0|sccb_state_q                                                                                      ;
+---------------------------+------------------------+---------------------------+------------------------+------------------------+------------------------+
; Name                      ; sccb_state_q.sccb_data ; sccb_state_q.sccb_address ; sccb_state_q.sccb_idle ; sccb_state_q.wait_init ; sccb_state_q.sccb_stop ;
+---------------------------+------------------------+---------------------------+------------------------+------------------------+------------------------+
; sccb_state_q.wait_init    ; 0                      ; 0                         ; 0                      ; 0                      ; 0                      ;
; sccb_state_q.sccb_idle    ; 0                      ; 0                         ; 1                      ; 1                      ; 0                      ;
; sccb_state_q.sccb_address ; 0                      ; 1                         ; 0                      ; 1                      ; 0                      ;
; sccb_state_q.sccb_data    ; 1                      ; 0                         ; 0                      ; 1                      ; 0                      ;
; sccb_state_q.sccb_stop    ; 0                      ; 0                         ; 0                      ; 1                      ; 1                      ;
+---------------------------+------------------------+---------------------------+------------------------+------------------------+------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |test|top_level:top|camera_interface:m0|state_q                                                                                                                                                         ;
+-----------------------+--------------------+---------------+---------------+---------------------+---------------+---------------------+--------------------+-----------------------+--------------------+--------------+
; Name                  ; state_q.fifo_write ; state_q.byte2 ; state_q.byte1 ; state_q.vsync_fedge ; state_q.delay ; state_q.digest_loop ; state_q.write_data ; state_q.write_address ; state_q.start_sccb ; state_q.idle ;
+-----------------------+--------------------+---------------+---------------+---------------------+---------------+---------------------+--------------------+-----------------------+--------------------+--------------+
; state_q.idle          ; 0                  ; 0             ; 0             ; 0                   ; 0             ; 0                   ; 0                  ; 0                     ; 0                  ; 0            ;
; state_q.start_sccb    ; 0                  ; 0             ; 0             ; 0                   ; 0             ; 0                   ; 0                  ; 0                     ; 1                  ; 1            ;
; state_q.write_address ; 0                  ; 0             ; 0             ; 0                   ; 0             ; 0                   ; 0                  ; 1                     ; 0                  ; 1            ;
; state_q.write_data    ; 0                  ; 0             ; 0             ; 0                   ; 0             ; 0                   ; 1                  ; 0                     ; 0                  ; 1            ;
; state_q.digest_loop   ; 0                  ; 0             ; 0             ; 0                   ; 0             ; 1                   ; 0                  ; 0                     ; 0                  ; 1            ;
; state_q.delay         ; 0                  ; 0             ; 0             ; 0                   ; 1             ; 0                   ; 0                  ; 0                     ; 0                  ; 1            ;
; state_q.vsync_fedge   ; 0                  ; 0             ; 0             ; 1                   ; 0             ; 0                   ; 0                  ; 0                     ; 0                  ; 1            ;
; state_q.byte1         ; 0                  ; 0             ; 1             ; 0                   ; 0             ; 0                   ; 0                  ; 0                     ; 0                  ; 1            ;
; state_q.byte2         ; 0                  ; 1             ; 0             ; 0                   ; 0             ; 0                   ; 0                  ; 0                     ; 0                  ; 1            ;
; state_q.fifo_write    ; 1                  ; 0             ; 0             ; 0                   ; 0             ; 0                   ; 0                  ; 0                     ; 0                  ; 1            ;
+-----------------------+--------------------+---------------+---------------+---------------------+---------------+---------------------+--------------------+-----------------------+--------------------+--------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------+
; State Machine - |test|top_level:top|camera_interface:m0|debounce_explicit:m6|state_reg  ;
+------------------+------------------+---------------+------------------+----------------+
; Name             ; state_reg.delay1 ; state_reg.one ; state_reg.delay0 ; state_reg.idle ;
+------------------+------------------+---------------+------------------+----------------+
; state_reg.idle   ; 0                ; 0             ; 0                ; 0              ;
; state_reg.delay0 ; 0                ; 0             ; 1                ; 1              ;
; state_reg.one    ; 0                ; 1             ; 0                ; 1              ;
; state_reg.delay1 ; 1                ; 0             ; 0                ; 1              ;
+------------------+------------------+---------------+------------------+----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------+
; State Machine - |test|top_level:top|camera_interface:m0|debounce_explicit:m5|state_reg  ;
+------------------+------------------+---------------+------------------+----------------+
; Name             ; state_reg.delay1 ; state_reg.one ; state_reg.delay0 ; state_reg.idle ;
+------------------+------------------+---------------+------------------+----------------+
; state_reg.idle   ; 0                ; 0             ; 0                ; 0              ;
; state_reg.delay0 ; 0                ; 0             ; 1                ; 1              ;
; state_reg.one    ; 0                ; 1             ; 0                ; 1              ;
; state_reg.delay1 ; 1                ; 0             ; 0                ; 1              ;
+------------------+------------------+---------------+------------------+----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------+
; State Machine - |test|top_level:top|camera_interface:m0|debounce_explicit:m4|state_reg  ;
+------------------+------------------+---------------+------------------+----------------+
; Name             ; state_reg.delay1 ; state_reg.one ; state_reg.delay0 ; state_reg.idle ;
+------------------+------------------+---------------+------------------+----------------+
; state_reg.idle   ; 0                ; 0             ; 0                ; 0              ;
; state_reg.delay0 ; 0                ; 0             ; 1                ; 1              ;
; state_reg.one    ; 0                ; 1             ; 0                ; 1              ;
; state_reg.delay1 ; 1                ; 0             ; 0                ; 1              ;
+------------------+------------------+---------------+------------------+----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------+
; State Machine - |test|top_level:top|camera_interface:m0|debounce_explicit:m3|state_reg  ;
+------------------+------------------+---------------+------------------+----------------+
; Name             ; state_reg.delay1 ; state_reg.one ; state_reg.delay0 ; state_reg.idle ;
+------------------+------------------+---------------+------------------+----------------+
; state_reg.idle   ; 0                ; 0             ; 0                ; 0              ;
; state_reg.delay0 ; 0                ; 0             ; 1                ; 1              ;
; state_reg.one    ; 0                ; 1             ; 0                ; 1              ;
; state_reg.delay1 ; 1                ; 0             ; 0                ; 1              ;
+------------------+------------------+---------------+------------------+----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |test|top_level:top|camera_interface:m0|i2c_top:m0|state_q                                                                                                              ;
+---------------------+----------------+--------------------+--------------+--------------------+---------------------+----------------+------------------+--------------+----------------+
; Name                ; state_q.stop_1 ; state_q.ack_master ; state_q.read ; state_q.renew_data ; state_q.ack_servant ; state_q.packet ; state_q.starting ; state_q.idle ; state_q.stop_2 ;
+---------------------+----------------+--------------------+--------------+--------------------+---------------------+----------------+------------------+--------------+----------------+
; state_q.idle        ; 0              ; 0                  ; 0            ; 0                  ; 0                   ; 0              ; 0                ; 0            ; 0              ;
; state_q.starting    ; 0              ; 0                  ; 0            ; 0                  ; 0                   ; 0              ; 1                ; 1            ; 0              ;
; state_q.packet      ; 0              ; 0                  ; 0            ; 0                  ; 0                   ; 1              ; 0                ; 1            ; 0              ;
; state_q.ack_servant ; 0              ; 0                  ; 0            ; 0                  ; 1                   ; 0              ; 0                ; 1            ; 0              ;
; state_q.renew_data  ; 0              ; 0                  ; 0            ; 1                  ; 0                   ; 0              ; 0                ; 1            ; 0              ;
; state_q.read        ; 0              ; 0                  ; 1            ; 0                  ; 0                   ; 0              ; 0                ; 1            ; 0              ;
; state_q.ack_master  ; 0              ; 1                  ; 0            ; 0                  ; 0                   ; 0              ; 0                ; 1            ; 0              ;
; state_q.stop_1      ; 1              ; 0                  ; 0            ; 0                  ; 0                   ; 0              ; 0                ; 1            ; 0              ;
; state_q.stop_2      ; 0              ; 0                  ; 0            ; 0                  ; 0                   ; 0              ; 0                ; 1            ; 1              ;
+---------------------+----------------+--------------------+--------------+--------------------+---------------------+----------------+------------------+--------------+----------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                           ;
+--------------------------------------------------------------------+---------------------------------------------------------+
; Register name                                                      ; Reason for Removal                                      ;
+--------------------------------------------------------------------+---------------------------------------------------------+
; top_level:top|camera_interface:m0|addr_q[5,7]                      ; Merged with top_level:top|camera_interface:m0|addr_q[3] ;
; top_level:top|camera_interface:m0|addr_q[4,6]                      ; Merged with top_level:top|camera_interface:m0|addr_q[2] ;
; top_level:top|sdram_interface:m1|asyn_fifo:m2|data_count_w[0]      ; Lost fanout                                             ;
; top_level:top|camera_interface:m0|addr_q[3]                        ; Stuck at GND due to stuck port data_in                  ;
; top_level:top|sdram_interface:m1|sdram_controller:m0|nxt_q~4       ; Lost fanout                                             ;
; top_level:top|sdram_interface:m1|sdram_controller:m0|nxt_q~5       ; Lost fanout                                             ;
; top_level:top|sdram_interface:m1|sdram_controller:m0|nxt_q~6       ; Lost fanout                                             ;
; top_level:top|sdram_interface:m1|sdram_controller:m0|nxt_q~7       ; Lost fanout                                             ;
; top_level:top|sdram_interface:m1|sdram_controller:m0|state_q~4     ; Lost fanout                                             ;
; top_level:top|sdram_interface:m1|sdram_controller:m0|state_q~5     ; Lost fanout                                             ;
; top_level:top|sdram_interface:m1|sdram_controller:m0|state_q~6     ; Lost fanout                                             ;
; top_level:top|sdram_interface:m1|sdram_controller:m0|state_q~7     ; Lost fanout                                             ;
; top_level:top|camera_interface:m0|sccb_state_q~4                   ; Lost fanout                                             ;
; top_level:top|camera_interface:m0|sccb_state_q~5                   ; Lost fanout                                             ;
; top_level:top|camera_interface:m0|state_q~4                        ; Lost fanout                                             ;
; top_level:top|camera_interface:m0|state_q~5                        ; Lost fanout                                             ;
; top_level:top|camera_interface:m0|state_q~6                        ; Lost fanout                                             ;
; top_level:top|camera_interface:m0|state_q~7                        ; Lost fanout                                             ;
; top_level:top|camera_interface:m0|debounce_explicit:m6|state_reg~4 ; Lost fanout                                             ;
; top_level:top|camera_interface:m0|debounce_explicit:m6|state_reg~5 ; Lost fanout                                             ;
; top_level:top|camera_interface:m0|debounce_explicit:m5|state_reg~4 ; Lost fanout                                             ;
; top_level:top|camera_interface:m0|debounce_explicit:m5|state_reg~5 ; Lost fanout                                             ;
; top_level:top|camera_interface:m0|debounce_explicit:m4|state_reg~4 ; Lost fanout                                             ;
; top_level:top|camera_interface:m0|debounce_explicit:m4|state_reg~5 ; Lost fanout                                             ;
; top_level:top|camera_interface:m0|debounce_explicit:m3|state_reg~4 ; Lost fanout                                             ;
; top_level:top|camera_interface:m0|debounce_explicit:m3|state_reg~5 ; Lost fanout                                             ;
; top_level:top|camera_interface:m0|i2c_top:m0|state_q~4             ; Lost fanout                                             ;
; top_level:top|camera_interface:m0|i2c_top:m0|state_q~5             ; Lost fanout                                             ;
; top_level:top|camera_interface:m0|i2c_top:m0|state_q~6             ; Lost fanout                                             ;
; top_level:top|camera_interface:m0|delay_q[27]                      ; Lost fanout                                             ;
; Total Number of Removed Registers = 32                             ;                                                         ;
+--------------------------------------------------------------------+---------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 627   ;
; Number of registers using Synchronous Clear  ; 205   ;
; Number of registers using Synchronous Load   ; 66    ;
; Number of registers using Asynchronous Clear ; 466   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 325   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------+
; Inverted Register Statistics                                            ;
+---------------------------------------------------------------+---------+
; Inverted Register                                             ; Fan out ;
+---------------------------------------------------------------+---------+
; top_level:top|sdram_interface:m1|asyn_fifo:m2|empty           ; 4       ;
; top_level:top|camera_interface:m0|asyn_fifo:m2|empty          ; 11      ;
; top_level:top|sdram_interface:m1|sdram_controller:m0|cmd_q[3] ; 1       ;
; top_level:top|sdram_interface:m1|sdram_controller:m0|cmd_q[2] ; 1       ;
; top_level:top|sdram_interface:m1|sdram_controller:m0|cmd_q[1] ; 1       ;
; top_level:top|sdram_interface:m1|sdram_controller:m0|cmd_q[0] ; 1       ;
; Total number of inverted registers = 6                        ;         ;
+---------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                        ;
+---------------------------------------------------------------------------------+----------------------------------------------------------------------------+------+
; Register Name                                                                   ; Megafunction                                                               ; Type ;
+---------------------------------------------------------------------------------+----------------------------------------------------------------------------+------+
; top_level:top|sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|addr_b_q[0..9]  ; top_level:top|sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0  ; RAM  ;
; top_level:top|camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|addr_b_q[0..9] ; top_level:top|camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0 ; RAM  ;
+---------------------------------------------------------------------------------+----------------------------------------------------------------------------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                                                                         ;
+---------------------------------------------------------------------------------------+----------------------------------------------------------------------------+
; Register Name                                                                         ; RAM Name                                                                   ;
+---------------------------------------------------------------------------------------+----------------------------------------------------------------------------+
; top_level:top|camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0_bypass[0]  ; top_level:top|camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0 ;
; top_level:top|camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0_bypass[1]  ; top_level:top|camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0 ;
; top_level:top|camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0_bypass[2]  ; top_level:top|camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0 ;
; top_level:top|camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0_bypass[3]  ; top_level:top|camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0 ;
; top_level:top|camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0_bypass[4]  ; top_level:top|camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0 ;
; top_level:top|camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0_bypass[5]  ; top_level:top|camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0 ;
; top_level:top|camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0_bypass[6]  ; top_level:top|camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0 ;
; top_level:top|camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0_bypass[7]  ; top_level:top|camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0 ;
; top_level:top|camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0_bypass[8]  ; top_level:top|camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0 ;
; top_level:top|camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0_bypass[9]  ; top_level:top|camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0 ;
; top_level:top|camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0_bypass[10] ; top_level:top|camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0 ;
; top_level:top|camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0_bypass[11] ; top_level:top|camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0 ;
; top_level:top|camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0_bypass[12] ; top_level:top|camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0 ;
; top_level:top|camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0_bypass[13] ; top_level:top|camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0 ;
; top_level:top|camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0_bypass[14] ; top_level:top|camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0 ;
; top_level:top|camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0_bypass[15] ; top_level:top|camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0 ;
; top_level:top|camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0_bypass[16] ; top_level:top|camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0 ;
; top_level:top|camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0_bypass[17] ; top_level:top|camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0 ;
; top_level:top|camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0_bypass[18] ; top_level:top|camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0 ;
; top_level:top|camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0_bypass[19] ; top_level:top|camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0 ;
; top_level:top|camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0_bypass[20] ; top_level:top|camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0 ;
; top_level:top|camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0_bypass[21] ; top_level:top|camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0 ;
; top_level:top|camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0_bypass[22] ; top_level:top|camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0 ;
; top_level:top|camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0_bypass[23] ; top_level:top|camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0 ;
; top_level:top|camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0_bypass[24] ; top_level:top|camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0 ;
; top_level:top|camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0_bypass[25] ; top_level:top|camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0 ;
; top_level:top|camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0_bypass[26] ; top_level:top|camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0 ;
; top_level:top|camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0_bypass[27] ; top_level:top|camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0 ;
; top_level:top|camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0_bypass[28] ; top_level:top|camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0 ;
; top_level:top|camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0_bypass[29] ; top_level:top|camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0 ;
; top_level:top|camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0_bypass[30] ; top_level:top|camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0 ;
; top_level:top|camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0_bypass[31] ; top_level:top|camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0 ;
; top_level:top|camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0_bypass[32] ; top_level:top|camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0 ;
; top_level:top|camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0_bypass[33] ; top_level:top|camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0 ;
; top_level:top|camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0_bypass[34] ; top_level:top|camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0 ;
; top_level:top|camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0_bypass[35] ; top_level:top|camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0 ;
; top_level:top|camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0_bypass[36] ; top_level:top|camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0 ;
+---------------------------------------------------------------------------------------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------+
; 3:1                ; 28 bits   ; 56 LEs        ; 0 LEs                ; 56 LEs                 ; Yes        ; |test|top_level:top|camera_interface:m0|delay_q[12]                         ;
; 3:1                ; 21 bits   ; 42 LEs        ; 0 LEs                ; 42 LEs                 ; Yes        ; |test|top_level:top|camera_interface:m0|debounce_explicit:m3|timer_reg[20]  ;
; 3:1                ; 21 bits   ; 42 LEs        ; 0 LEs                ; 42 LEs                 ; Yes        ; |test|top_level:top|camera_interface:m0|debounce_explicit:m6|timer_reg[18]  ;
; 3:1                ; 21 bits   ; 42 LEs        ; 0 LEs                ; 42 LEs                 ; Yes        ; |test|top_level:top|camera_interface:m0|debounce_explicit:m5|timer_reg[2]   ;
; 3:1                ; 21 bits   ; 42 LEs        ; 0 LEs                ; 42 LEs                 ; Yes        ; |test|top_level:top|camera_interface:m0|debounce_explicit:m4|timer_reg[16]  ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |test|top_level:top|sdram_interface:m1|wr_addr_q[4]                         ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |test|top_level:top|sdram_interface:m1|sdram_controller:m0|s_addr_q[4]      ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |test|top_level:top|sdram_interface:m1|sdram_controller:m0|s_ba_q[1]        ;
; 6:1                ; 15 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |test|top_level:top|sdram_interface:m1|sdram_controller:m0|f_addr_q[9]      ;
; 6:1                ; 10 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |test|top_level:top|sdram_interface:m1|sdram_controller:m0|burst_index_q[7] ;
; 7:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |test|top_level:top|camera_interface:m0|brightness_q[1]                     ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |test|top_level:top|camera_interface:m0|contrast_q[7]                       ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |test|top_level:top|sdram_interface:m1|sdram_controller:m0|delay_ctr_q[8]   ;
; 9:1                ; 4 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |test|top_level:top|camera_interface:m0|addr_q[0]                           ;
; 9:1                ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |test|top_level:top|camera_interface:m0|data_q[0]                           ;
; 9:1                ; 5 bits    ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |test|top_level:top|sdram_interface:m1|sdram_controller:m0|delay_ctr_q[15]  ;
; 12:1               ; 4 bits    ; 32 LEs        ; 12 LEs               ; 20 LEs                 ; Yes        ; |test|top_level:top|camera_interface:m0|i2c_top:m0|idx_q[1]                 ;
; 14:1               ; 5 bits    ; 45 LEs        ; 20 LEs               ; 25 LEs                 ; Yes        ; |test|top_level:top|camera_interface:m0|i2c_top:m0|wr_data_q[6]             ;
; 15:1               ; 2 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; Yes        ; |test|top_level:top|camera_interface:m0|i2c_top:m0|wr_data_q[7]             ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |test|top_level:top|vga_interface:m2|vga_core:m0|vctr_d[8]                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |test|top_level:top|camera_interface:m0|brightness_d                        ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |test|top_level:top|vga_interface:m2|Selector19                             ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |test|top_level:top|sdram_interface:m1|sdram_controller:m0|Selector29       ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |test|top_level:top|sdram_interface:m1|sdram_controller:m0|Selector37       ;
; 8:1                ; 10 bits   ; 50 LEs        ; 30 LEs               ; 20 LEs                 ; No         ; |test|top_level:top|sdram_interface:m1|sdram_controller:m0|Selector22       ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; No         ; |test|top_level:top|camera_interface:m0|debounce_explicit:m3|Selector4      ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; No         ; |test|top_level:top|camera_interface:m0|debounce_explicit:m6|Selector4      ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; No         ; |test|top_level:top|camera_interface:m0|debounce_explicit:m5|Selector2      ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; No         ; |test|top_level:top|camera_interface:m0|debounce_explicit:m4|Selector4      ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |test|top_level:top|sdram_interface:m1|sdram_controller:m0|Selector27       ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |test|top_level:top|camera_interface:m0|debounce_explicit:m3|Selector1      ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |test|top_level:top|camera_interface:m0|debounce_explicit:m6|Selector3      ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |test|top_level:top|camera_interface:m0|debounce_explicit:m5|Selector3      ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |test|top_level:top|camera_interface:m0|debounce_explicit:m4|Selector3      ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |test|top_level:top|camera_interface:m0|Selector31                          ;
; 11:1               ; 2 bits    ; 14 LEs        ; 6 LEs                ; 8 LEs                  ; No         ; |test|top_level:top|camera_interface:m0|i2c_top:m0|Selector21               ;
; 13:1               ; 3 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |test|top_level:top|camera_interface:m0|Selector0                           ;
; 14:1               ; 2 bits    ; 18 LEs        ; 8 LEs                ; 10 LEs                 ; No         ; |test|top_level:top|camera_interface:m0|Selector2                           ;
; 14:1               ; 2 bits    ; 18 LEs        ; 8 LEs                ; 10 LEs                 ; No         ; |test|top_level:top|camera_interface:m0|Selector8                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for top_level:top|sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_4fj1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for top_level:top|camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0|altsyncram_6si1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level:top|camera_interface:m0|i2c_top:m0 ;
+----------------+--------+-----------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                            ;
+----------------+--------+-----------------------------------------------------------------+
; freq           ; 100000 ; Signed Integer                                                  ;
+----------------+--------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level:top|camera_interface:m0|clk24:m1|clk24_0002:clk24_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-----------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                                  ;
+--------------------------------------+------------------------+-----------------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                                ;
; fractional_vco_multiplier            ; false                  ; String                                                                ;
; pll_type                             ; General                ; String                                                                ;
; pll_subtype                          ; General                ; String                                                                ;
; number_of_clocks                     ; 1                      ; Signed Integer                                                        ;
; operation_mode                       ; direct                 ; String                                                                ;
; deserialization_factor               ; 4                      ; Signed Integer                                                        ;
; data_rate                            ; 0                      ; Signed Integer                                                        ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                        ;
; output_clock_frequency0              ; 24.000000 MHz          ; String                                                                ;
; phase_shift0                         ; 0 ps                   ; String                                                                ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency1              ; 0 MHz                  ; String                                                                ;
; phase_shift1                         ; 0 ps                   ; String                                                                ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                                ;
; phase_shift2                         ; 0 ps                   ; String                                                                ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                                ;
; phase_shift3                         ; 0 ps                   ; String                                                                ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                                ;
; phase_shift4                         ; 0 ps                   ; String                                                                ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                                ;
; phase_shift5                         ; 0 ps                   ; String                                                                ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                                ;
; phase_shift6                         ; 0 ps                   ; String                                                                ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                                ;
; phase_shift7                         ; 0 ps                   ; String                                                                ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                                ;
; phase_shift8                         ; 0 ps                   ; String                                                                ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                                ;
; phase_shift9                         ; 0 ps                   ; String                                                                ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                                ;
; phase_shift10                        ; 0 ps                   ; String                                                                ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                                ;
; phase_shift11                        ; 0 ps                   ; String                                                                ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                                ;
; phase_shift12                        ; 0 ps                   ; String                                                                ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                                ;
; phase_shift13                        ; 0 ps                   ; String                                                                ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                                ;
; phase_shift14                        ; 0 ps                   ; String                                                                ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                                ;
; phase_shift15                        ; 0 ps                   ; String                                                                ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                                ;
; phase_shift16                        ; 0 ps                   ; String                                                                ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                        ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                                ;
; phase_shift17                        ; 0 ps                   ; String                                                                ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                        ;
; clock_name_0                         ;                        ; String                                                                ;
; clock_name_1                         ;                        ; String                                                                ;
; clock_name_2                         ;                        ; String                                                                ;
; clock_name_3                         ;                        ; String                                                                ;
; clock_name_4                         ;                        ; String                                                                ;
; clock_name_5                         ;                        ; String                                                                ;
; clock_name_6                         ;                        ; String                                                                ;
; clock_name_7                         ;                        ; String                                                                ;
; clock_name_8                         ;                        ; String                                                                ;
; clock_name_global_0                  ; false                  ; String                                                                ;
; clock_name_global_1                  ; false                  ; String                                                                ;
; clock_name_global_2                  ; false                  ; String                                                                ;
; clock_name_global_3                  ; false                  ; String                                                                ;
; clock_name_global_4                  ; false                  ; String                                                                ;
; clock_name_global_5                  ; false                  ; String                                                                ;
; clock_name_global_6                  ; false                  ; String                                                                ;
; clock_name_global_7                  ; false                  ; String                                                                ;
; clock_name_global_8                  ; false                  ; String                                                                ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                        ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                        ;
; m_cnt_bypass_en                      ; false                  ; String                                                                ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                                ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                        ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                        ;
; n_cnt_bypass_en                      ; false                  ; String                                                                ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                                ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en0                     ; false                  ; String                                                                ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                                ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en1                     ; false                  ; String                                                                ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                                ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en2                     ; false                  ; String                                                                ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                                ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en3                     ; false                  ; String                                                                ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                                ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en4                     ; false                  ; String                                                                ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                                ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en5                     ; false                  ; String                                                                ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                                ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en6                     ; false                  ; String                                                                ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                                ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en7                     ; false                  ; String                                                                ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                                ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en8                     ; false                  ; String                                                                ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                                ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en9                     ; false                  ; String                                                                ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                                ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en10                    ; false                  ; String                                                                ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                                ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en11                    ; false                  ; String                                                                ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                                ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en12                    ; false                  ; String                                                                ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                                ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en13                    ; false                  ; String                                                                ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                                ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en14                    ; false                  ; String                                                                ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                                ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en15                    ; false                  ; String                                                                ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                                ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en16                    ; false                  ; String                                                                ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                                ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                        ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                        ;
; c_cnt_bypass_en17                    ; false                  ; String                                                                ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                                ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                                ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                        ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                        ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                        ;
; pll_slf_rst                          ; false                  ; String                                                                ;
; pll_bw_sel                           ; low                    ; String                                                                ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                                ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                        ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                        ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                        ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                        ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                                ;
; mimic_fbclk_type                     ; gclk                   ; String                                                                ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                                ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                                ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                                ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                        ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                                ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                                ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                                ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                                ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                                ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                                ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                        ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                ;
+--------------------------------------+------------------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level:top|camera_interface:m0|asyn_fifo:m2 ;
+------------------+-------+------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                             ;
+------------------+-------+------------------------------------------------------------------+
; DATA_WIDTH       ; 16    ; Signed Integer                                                   ;
; FIFO_DEPTH_WIDTH ; 10    ; Signed Integer                                                   ;
+------------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level:top|camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; ADDR_WIDTH     ; 10    ; Signed Integer                                                                       ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level:top|sdram_interface:m1|asyn_fifo:m2 ;
+------------------+-------+-----------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                            ;
+------------------+-------+-----------------------------------------------------------------+
; DATA_WIDTH       ; 16    ; Signed Integer                                                  ;
; FIFO_DEPTH_WIDTH ; 10    ; Signed Integer                                                  ;
+------------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level:top|sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0 ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; ADDR_WIDTH     ; 10    ; Signed Integer                                                                      ;
; DATA_WIDTH     ; 16    ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level:top|vga_interface:m2|clk25:m1|clk25_0002:clk25_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+--------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                               ;
+--------------------------------------+------------------------+--------------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                             ;
; fractional_vco_multiplier            ; false                  ; String                                                             ;
; pll_type                             ; General                ; String                                                             ;
; pll_subtype                          ; General                ; String                                                             ;
; number_of_clocks                     ; 1                      ; Signed Integer                                                     ;
; operation_mode                       ; direct                 ; String                                                             ;
; deserialization_factor               ; 4                      ; Signed Integer                                                     ;
; data_rate                            ; 0                      ; Signed Integer                                                     ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                     ;
; output_clock_frequency0              ; 25.000000 MHz          ; String                                                             ;
; phase_shift0                         ; 0 ps                   ; String                                                             ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                     ;
; output_clock_frequency1              ; 0 MHz                  ; String                                                             ;
; phase_shift1                         ; 0 ps                   ; String                                                             ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                     ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                             ;
; phase_shift2                         ; 0 ps                   ; String                                                             ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                     ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                             ;
; phase_shift3                         ; 0 ps                   ; String                                                             ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                     ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                             ;
; phase_shift4                         ; 0 ps                   ; String                                                             ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                     ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                             ;
; phase_shift5                         ; 0 ps                   ; String                                                             ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                     ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                             ;
; phase_shift6                         ; 0 ps                   ; String                                                             ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                     ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                             ;
; phase_shift7                         ; 0 ps                   ; String                                                             ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                     ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                             ;
; phase_shift8                         ; 0 ps                   ; String                                                             ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                     ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                             ;
; phase_shift9                         ; 0 ps                   ; String                                                             ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                     ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                             ;
; phase_shift10                        ; 0 ps                   ; String                                                             ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                     ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                             ;
; phase_shift11                        ; 0 ps                   ; String                                                             ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                     ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                             ;
; phase_shift12                        ; 0 ps                   ; String                                                             ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                     ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                             ;
; phase_shift13                        ; 0 ps                   ; String                                                             ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                     ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                             ;
; phase_shift14                        ; 0 ps                   ; String                                                             ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                     ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                             ;
; phase_shift15                        ; 0 ps                   ; String                                                             ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                     ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                             ;
; phase_shift16                        ; 0 ps                   ; String                                                             ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                     ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                             ;
; phase_shift17                        ; 0 ps                   ; String                                                             ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                     ;
; clock_name_0                         ;                        ; String                                                             ;
; clock_name_1                         ;                        ; String                                                             ;
; clock_name_2                         ;                        ; String                                                             ;
; clock_name_3                         ;                        ; String                                                             ;
; clock_name_4                         ;                        ; String                                                             ;
; clock_name_5                         ;                        ; String                                                             ;
; clock_name_6                         ;                        ; String                                                             ;
; clock_name_7                         ;                        ; String                                                             ;
; clock_name_8                         ;                        ; String                                                             ;
; clock_name_global_0                  ; false                  ; String                                                             ;
; clock_name_global_1                  ; false                  ; String                                                             ;
; clock_name_global_2                  ; false                  ; String                                                             ;
; clock_name_global_3                  ; false                  ; String                                                             ;
; clock_name_global_4                  ; false                  ; String                                                             ;
; clock_name_global_5                  ; false                  ; String                                                             ;
; clock_name_global_6                  ; false                  ; String                                                             ;
; clock_name_global_7                  ; false                  ; String                                                             ;
; clock_name_global_8                  ; false                  ; String                                                             ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                     ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                     ;
; m_cnt_bypass_en                      ; false                  ; String                                                             ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                             ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                     ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                     ;
; n_cnt_bypass_en                      ; false                  ; String                                                             ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                             ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                     ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                     ;
; c_cnt_bypass_en0                     ; false                  ; String                                                             ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                             ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                             ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                     ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                     ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                     ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                     ;
; c_cnt_bypass_en1                     ; false                  ; String                                                             ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                             ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                             ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                     ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                     ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                     ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                     ;
; c_cnt_bypass_en2                     ; false                  ; String                                                             ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                             ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                             ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                     ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                     ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                     ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                     ;
; c_cnt_bypass_en3                     ; false                  ; String                                                             ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                             ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                             ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                     ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                     ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                     ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                     ;
; c_cnt_bypass_en4                     ; false                  ; String                                                             ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                             ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                             ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                     ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                     ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                     ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                     ;
; c_cnt_bypass_en5                     ; false                  ; String                                                             ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                             ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                             ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                     ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                     ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                     ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                     ;
; c_cnt_bypass_en6                     ; false                  ; String                                                             ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                             ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                             ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                     ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                     ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                     ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                     ;
; c_cnt_bypass_en7                     ; false                  ; String                                                             ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                             ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                             ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                     ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                     ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                     ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                     ;
; c_cnt_bypass_en8                     ; false                  ; String                                                             ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                             ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                             ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                     ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                     ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                     ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                     ;
; c_cnt_bypass_en9                     ; false                  ; String                                                             ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                             ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                             ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                     ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                     ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                     ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                     ;
; c_cnt_bypass_en10                    ; false                  ; String                                                             ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                             ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                             ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                     ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                     ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                     ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                     ;
; c_cnt_bypass_en11                    ; false                  ; String                                                             ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                             ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                             ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                     ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                     ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                     ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                     ;
; c_cnt_bypass_en12                    ; false                  ; String                                                             ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                             ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                             ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                     ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                     ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                     ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                     ;
; c_cnt_bypass_en13                    ; false                  ; String                                                             ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                             ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                             ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                     ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                     ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                     ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                     ;
; c_cnt_bypass_en14                    ; false                  ; String                                                             ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                             ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                             ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                     ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                     ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                     ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                     ;
; c_cnt_bypass_en15                    ; false                  ; String                                                             ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                             ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                             ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                     ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                     ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                     ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                     ;
; c_cnt_bypass_en16                    ; false                  ; String                                                             ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                             ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                             ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                     ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                     ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                     ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                     ;
; c_cnt_bypass_en17                    ; false                  ; String                                                             ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                             ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                             ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                     ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                     ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                     ;
; pll_slf_rst                          ; false                  ; String                                                             ;
; pll_bw_sel                           ; low                    ; String                                                             ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                             ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                     ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                     ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                     ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                     ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                             ;
; mimic_fbclk_type                     ; gclk                   ; String                                                             ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                             ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                             ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                             ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                     ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                             ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                             ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                             ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                             ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                             ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                             ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                     ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                             ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                             ;
+--------------------------------------+------------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level:top|clk165:m3|clk165_0002:clk165_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                 ;
+--------------------------------------+------------------------+------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                               ;
; fractional_vco_multiplier            ; false                  ; String                                               ;
; pll_type                             ; General                ; String                                               ;
; pll_subtype                          ; General                ; String                                               ;
; number_of_clocks                     ; 1                      ; Signed Integer                                       ;
; operation_mode                       ; direct                 ; String                                               ;
; deserialization_factor               ; 4                      ; Signed Integer                                       ;
; data_rate                            ; 0                      ; Signed Integer                                       ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                       ;
; output_clock_frequency0              ; 165.000000 MHz         ; String                                               ;
; phase_shift0                         ; 0 ps                   ; String                                               ;
; duty_cycle0                          ; 50                     ; Signed Integer                                       ;
; output_clock_frequency1              ; 0 MHz                  ; String                                               ;
; phase_shift1                         ; 0 ps                   ; String                                               ;
; duty_cycle1                          ; 50                     ; Signed Integer                                       ;
; output_clock_frequency2              ; 0 MHz                  ; String                                               ;
; phase_shift2                         ; 0 ps                   ; String                                               ;
; duty_cycle2                          ; 50                     ; Signed Integer                                       ;
; output_clock_frequency3              ; 0 MHz                  ; String                                               ;
; phase_shift3                         ; 0 ps                   ; String                                               ;
; duty_cycle3                          ; 50                     ; Signed Integer                                       ;
; output_clock_frequency4              ; 0 MHz                  ; String                                               ;
; phase_shift4                         ; 0 ps                   ; String                                               ;
; duty_cycle4                          ; 50                     ; Signed Integer                                       ;
; output_clock_frequency5              ; 0 MHz                  ; String                                               ;
; phase_shift5                         ; 0 ps                   ; String                                               ;
; duty_cycle5                          ; 50                     ; Signed Integer                                       ;
; output_clock_frequency6              ; 0 MHz                  ; String                                               ;
; phase_shift6                         ; 0 ps                   ; String                                               ;
; duty_cycle6                          ; 50                     ; Signed Integer                                       ;
; output_clock_frequency7              ; 0 MHz                  ; String                                               ;
; phase_shift7                         ; 0 ps                   ; String                                               ;
; duty_cycle7                          ; 50                     ; Signed Integer                                       ;
; output_clock_frequency8              ; 0 MHz                  ; String                                               ;
; phase_shift8                         ; 0 ps                   ; String                                               ;
; duty_cycle8                          ; 50                     ; Signed Integer                                       ;
; output_clock_frequency9              ; 0 MHz                  ; String                                               ;
; phase_shift9                         ; 0 ps                   ; String                                               ;
; duty_cycle9                          ; 50                     ; Signed Integer                                       ;
; output_clock_frequency10             ; 0 MHz                  ; String                                               ;
; phase_shift10                        ; 0 ps                   ; String                                               ;
; duty_cycle10                         ; 50                     ; Signed Integer                                       ;
; output_clock_frequency11             ; 0 MHz                  ; String                                               ;
; phase_shift11                        ; 0 ps                   ; String                                               ;
; duty_cycle11                         ; 50                     ; Signed Integer                                       ;
; output_clock_frequency12             ; 0 MHz                  ; String                                               ;
; phase_shift12                        ; 0 ps                   ; String                                               ;
; duty_cycle12                         ; 50                     ; Signed Integer                                       ;
; output_clock_frequency13             ; 0 MHz                  ; String                                               ;
; phase_shift13                        ; 0 ps                   ; String                                               ;
; duty_cycle13                         ; 50                     ; Signed Integer                                       ;
; output_clock_frequency14             ; 0 MHz                  ; String                                               ;
; phase_shift14                        ; 0 ps                   ; String                                               ;
; duty_cycle14                         ; 50                     ; Signed Integer                                       ;
; output_clock_frequency15             ; 0 MHz                  ; String                                               ;
; phase_shift15                        ; 0 ps                   ; String                                               ;
; duty_cycle15                         ; 50                     ; Signed Integer                                       ;
; output_clock_frequency16             ; 0 MHz                  ; String                                               ;
; phase_shift16                        ; 0 ps                   ; String                                               ;
; duty_cycle16                         ; 50                     ; Signed Integer                                       ;
; output_clock_frequency17             ; 0 MHz                  ; String                                               ;
; phase_shift17                        ; 0 ps                   ; String                                               ;
; duty_cycle17                         ; 50                     ; Signed Integer                                       ;
; clock_name_0                         ;                        ; String                                               ;
; clock_name_1                         ;                        ; String                                               ;
; clock_name_2                         ;                        ; String                                               ;
; clock_name_3                         ;                        ; String                                               ;
; clock_name_4                         ;                        ; String                                               ;
; clock_name_5                         ;                        ; String                                               ;
; clock_name_6                         ;                        ; String                                               ;
; clock_name_7                         ;                        ; String                                               ;
; clock_name_8                         ;                        ; String                                               ;
; clock_name_global_0                  ; false                  ; String                                               ;
; clock_name_global_1                  ; false                  ; String                                               ;
; clock_name_global_2                  ; false                  ; String                                               ;
; clock_name_global_3                  ; false                  ; String                                               ;
; clock_name_global_4                  ; false                  ; String                                               ;
; clock_name_global_5                  ; false                  ; String                                               ;
; clock_name_global_6                  ; false                  ; String                                               ;
; clock_name_global_7                  ; false                  ; String                                               ;
; clock_name_global_8                  ; false                  ; String                                               ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                       ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                       ;
; m_cnt_bypass_en                      ; false                  ; String                                               ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                               ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                       ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                       ;
; n_cnt_bypass_en                      ; false                  ; String                                               ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                               ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en0                     ; false                  ; String                                               ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                               ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en1                     ; false                  ; String                                               ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                               ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en2                     ; false                  ; String                                               ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                               ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en3                     ; false                  ; String                                               ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                               ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en4                     ; false                  ; String                                               ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                               ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en5                     ; false                  ; String                                               ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                               ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en6                     ; false                  ; String                                               ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                               ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en7                     ; false                  ; String                                               ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                               ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en8                     ; false                  ; String                                               ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                               ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en9                     ; false                  ; String                                               ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                               ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en10                    ; false                  ; String                                               ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                               ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en11                    ; false                  ; String                                               ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                               ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en12                    ; false                  ; String                                               ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                               ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en13                    ; false                  ; String                                               ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                               ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en14                    ; false                  ; String                                               ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                               ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en15                    ; false                  ; String                                               ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                               ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en16                    ; false                  ; String                                               ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                               ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en17                    ; false                  ; String                                               ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                               ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                       ;
; pll_vco_div                          ; 1                      ; Signed Integer                                       ;
; pll_slf_rst                          ; false                  ; String                                               ;
; pll_bw_sel                           ; low                    ; String                                               ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                               ;
; pll_cp_current                       ; 0                      ; Signed Integer                                       ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                       ;
; pll_fractional_division              ; 1                      ; Signed Integer                                       ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                       ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                               ;
; mimic_fbclk_type                     ; gclk                   ; String                                               ;
; pll_fbclk_mux_1                      ; glb                    ; String                                               ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                               ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                               ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                       ;
; refclk1_frequency                    ; 0 MHz                  ; String                                               ;
; pll_clkin_0_src                      ; clk_0                  ; String                                               ;
; pll_clkin_1_src                      ; clk_0                  ; String                                               ;
; pll_clk_loss_sw_en                   ; false                  ; String                                               ;
; pll_auto_clk_sw_en                   ; false                  ; String                                               ;
; pll_manu_clk_sw_en                   ; false                  ; String                                               ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                       ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                               ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                               ;
+--------------------------------------+------------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: top_level:top|sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                   ;
; WIDTH_A                            ; 16                   ; Untyped                                                                   ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                                   ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_B                            ; 16                   ; Untyped                                                                   ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                                   ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_4fj1      ; Untyped                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: top_level:top|camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                    ;
; WIDTH_A                            ; 16                   ; Untyped                                                                    ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                                    ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 16                   ; Untyped                                                                    ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                                    ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_6si1      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                  ;
+-------------------------------------------+---------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                 ;
+-------------------------------------------+---------------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                     ;
; Entity Instance                           ; top_level:top|sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                             ;
;     -- WIDTH_A                            ; 16                                                                                    ;
;     -- NUMWORDS_A                         ; 1024                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                          ;
;     -- WIDTH_B                            ; 16                                                                                    ;
;     -- NUMWORDS_B                         ; 1024                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                             ;
; Entity Instance                           ; top_level:top|camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                             ;
;     -- WIDTH_A                            ; 16                                                                                    ;
;     -- NUMWORDS_A                         ; 1024                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                          ;
;     -- WIDTH_B                            ; 16                                                                                    ;
;     -- NUMWORDS_B                         ; 1024                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                             ;
+-------------------------------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level:top|clk165:m3"                                                              ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "top_level:top|vga_interface:m2|clk25:m1" ;
+--------+--------+----------+----------------------------------------+
; Port   ; Type   ; Severity ; Details                                ;
+--------+--------+----------+----------------------------------------+
; locked ; Output ; Info     ; Explicitly unconnected                 ;
+--------+--------+----------+----------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level:top|vga_interface:m2|vga_core:m0" ;
+----------+--------+----------+-----------------------------------------+
; Port     ; Type   ; Severity ; Details                                 ;
+----------+--------+----------+-----------------------------------------+
; video_on ; Output ; Info     ; Explicitly unconnected                  ;
+----------+--------+----------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level:top|sdram_interface:m1|asyn_fifo:m2"                                                                   ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; full         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; data_count_r ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level:top|sdram_interface:m1"                                                                             ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; sdram_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level:top|camera_interface:m0|debounce_explicit:m6" ;
+----------+--------+----------+-----------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                             ;
+----------+--------+----------+-----------------------------------------------------+
; db_level ; Output ; Info     ; Explicitly unconnected                              ;
+----------+--------+----------+-----------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level:top|camera_interface:m0|debounce_explicit:m5" ;
+----------+--------+----------+-----------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                             ;
+----------+--------+----------+-----------------------------------------------------+
; db_level ; Output ; Info     ; Explicitly unconnected                              ;
+----------+--------+----------+-----------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level:top|camera_interface:m0|debounce_explicit:m4" ;
+----------+--------+----------+-----------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                             ;
+----------+--------+----------+-----------------------------------------------------+
; db_level ; Output ; Info     ; Explicitly unconnected                              ;
+----------+--------+----------+-----------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level:top|camera_interface:m0|debounce_explicit:m3" ;
+----------+--------+----------+-----------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                             ;
+----------+--------+----------+-----------------------------------------------------+
; db_level ; Output ; Info     ; Explicitly unconnected                              ;
+----------+--------+----------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level:top|camera_interface:m0|asyn_fifo:m2"                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; empty        ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; data_count_w ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level:top|camera_interface:m0|clk24:m1"                                           ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level:top|camera_interface:m0|i2c_top:m0"                                          ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; rd_tick ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rd_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level:top"                                                                                                 ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; cmos_rst_n ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; cmos_pwdn  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; led        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; sdram_dqm  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 627                         ;
;     CLR               ; 108                         ;
;     CLR SCLR          ; 47                          ;
;     CLR SLD           ; 22                          ;
;     ENA               ; 26                          ;
;     ENA CLR           ; 115                         ;
;     ENA CLR SCLR      ; 150                         ;
;     ENA CLR SCLR SLD  ; 8                           ;
;     ENA CLR SLD       ; 16                          ;
;     ENA SLD           ; 10                          ;
;     SLD               ; 10                          ;
;     plain             ; 115                         ;
; arriav_io_obuf        ; 18                          ;
; arriav_lcell_comb     ; 991                         ;
;     arith             ; 324                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 281                         ;
;         2 data inputs ; 32                          ;
;         3 data inputs ; 2                           ;
;         4 data inputs ; 7                           ;
;     extend            ; 7                           ;
;         7 data inputs ; 7                           ;
;     normal            ; 640                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 5                           ;
;         2 data inputs ; 119                         ;
;         3 data inputs ; 99                          ;
;         4 data inputs ; 110                         ;
;         5 data inputs ; 118                         ;
;         6 data inputs ; 187                         ;
;     shared            ; 20                          ;
;         2 data inputs ; 20                          ;
; boundary_port         ; 104                         ;
; generic_pll           ; 3                           ;
; stratixv_ram_block    ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 7.00                        ;
; Average LUT depth     ; 3.22                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Sat May 25 17:16:53 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file clk/clk165.v
    Info (12023): Found entity 1: clk165 File: D:/test/clk/clk165.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file clk/clk165/clk165_0002.v
    Info (12023): Found entity 1: clk165_0002 File: D:/test/clk/clk165/clk165_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file clk/clk25.v
    Info (12023): Found entity 1: clk25 File: D:/test/clk/clk25.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file clk/clk25/clk25_0002.v
    Info (12023): Found entity 1: clk25_0002 File: D:/test/clk/clk25/clk25_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file clk/clk24.v
    Info (12023): Found entity 1: clk24 File: D:/test/clk/clk24.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file clk/clk24/clk24_0002.v
    Info (12023): Found entity 1: clk24_0002 File: D:/test/clk/clk24/clk24_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file vga_core.v
    Info (12023): Found entity 1: vga_core File: D:/test/vga_core.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file vga_interface.v
    Info (12023): Found entity 1: vga_interface File: D:/test/vga_interface.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file i2c_top.v
    Info (12023): Found entity 1: i2c_top File: D:/test/i2c_top.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file camera_interface.v
    Info (12023): Found entity 1: camera_interface File: D:/test/camera_interface.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file debounce_explicit.v
    Info (12023): Found entity 1: debounce_explicit File: D:/test/debounce_explicit.v Line: 3
Info (12021): Found 2 design units, including 2 entities, in source file asyn_fifo.v
    Info (12023): Found entity 1: asyn_fifo File: D:/test/asyn_fifo.v Line: 3
    Info (12023): Found entity 2: dual_port_sync File: D:/test/asyn_fifo.v Line: 114
Info (12021): Found 1 design units, including 1 entities, in source file sdram_controller.v
    Info (12023): Found entity 1: sdram_controller File: D:/test/sdram_controller.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file sdram_interface.v
    Info (12023): Found entity 1: sdram_interface File: D:/test/sdram_interface.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file top_level.v
    Info (12023): Found entity 1: top_level File: D:/test/top_level.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file test.v
    Info (12023): Found entity 1: test File: D:/test/test.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at camera_interface.v(386): created implicit net for "RESET" File: D:/test/camera_interface.v Line: 386
Warning (10236): Verilog HDL Implicit Net warning at camera_interface.v(387): created implicit net for "LOCKED" File: D:/test/camera_interface.v Line: 387
Warning (10236): Verilog HDL Implicit Net warning at top_level.v(110): created implicit net for "RESET" File: D:/test/top_level.v Line: 110
Warning (10236): Verilog HDL Implicit Net warning at top_level.v(111): created implicit net for "LOCKED" File: D:/test/top_level.v Line: 111
Info (12127): Elaborating entity "test" for the top level hierarchy
Warning (10034): Output port "LEDR[9..8]" at test.v(25) has no driver File: D:/test/test.v Line: 25
Info (12128): Elaborating entity "top_level" for hierarchy "top_level:top" File: D:/test/test.v Line: 73
Warning (10034): Output port "sdram_clk" at top_level.v(14) has no driver File: D:/test/top_level.v Line: 14
Info (12128): Elaborating entity "camera_interface" for hierarchy "top_level:top|camera_interface:m0" File: D:/test/top_level.v Line: 60
Warning (10230): Verilog HDL assignment warning at camera_interface.v(302): truncated value with size 32 to match size of target (8) File: D:/test/camera_interface.v Line: 302
Warning (10230): Verilog HDL assignment warning at camera_interface.v(312): truncated value with size 32 to match size of target (8) File: D:/test/camera_interface.v Line: 312
Warning (10230): Verilog HDL assignment warning at camera_interface.v(322): truncated value with size 32 to match size of target (8) File: D:/test/camera_interface.v Line: 322
Warning (10230): Verilog HDL assignment warning at camera_interface.v(331): truncated value with size 32 to match size of target (8) File: D:/test/camera_interface.v Line: 331
Warning (10030): Net "message.data_a" at camera_interface.v(57) has no driver or initial value, using a default initial value '0' File: D:/test/camera_interface.v Line: 57
Warning (10030): Net "message.waddr_a" at camera_interface.v(57) has no driver or initial value, using a default initial value '0' File: D:/test/camera_interface.v Line: 57
Warning (10030): Net "message.we_a" at camera_interface.v(57) has no driver or initial value, using a default initial value '0' File: D:/test/camera_interface.v Line: 57
Info (12128): Elaborating entity "i2c_top" for hierarchy "top_level:top|camera_interface:m0|i2c_top:m0" File: D:/test/camera_interface.v Line: 377
Warning (10230): Verilog HDL assignment warning at i2c_top.v(75): truncated value with size 32 to match size of target (9) File: D:/test/i2c_top.v Line: 75
Warning (10230): Verilog HDL assignment warning at i2c_top.v(99): truncated value with size 32 to match size of target (1) File: D:/test/i2c_top.v Line: 99
Warning (10230): Verilog HDL assignment warning at i2c_top.v(111): truncated value with size 32 to match size of target (1) File: D:/test/i2c_top.v Line: 111
Warning (10230): Verilog HDL assignment warning at i2c_top.v(112): truncated value with size 32 to match size of target (4) File: D:/test/i2c_top.v Line: 112
Warning (10230): Verilog HDL assignment warning at i2c_top.v(140): truncated value with size 32 to match size of target (4) File: D:/test/i2c_top.v Line: 140
Warning (10230): Verilog HDL assignment warning at i2c_top.v(175): truncated value with size 32 to match size of target (1) File: D:/test/i2c_top.v Line: 175
Warning (10230): Verilog HDL assignment warning at i2c_top.v(176): truncated value with size 32 to match size of target (1) File: D:/test/i2c_top.v Line: 176
Info (12128): Elaborating entity "clk24" for hierarchy "top_level:top|camera_interface:m0|clk24:m1" File: D:/test/camera_interface.v Line: 387
Info (12128): Elaborating entity "clk24_0002" for hierarchy "top_level:top|camera_interface:m0|clk24:m1|clk24_0002:clk24_inst" File: D:/test/clk/clk24.v Line: 20
Info (12128): Elaborating entity "altera_pll" for hierarchy "top_level:top|camera_interface:m0|clk24:m1|clk24_0002:clk24_inst|altera_pll:altera_pll_i" File: D:/test/clk/clk24/clk24_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "top_level:top|camera_interface:m0|clk24:m1|clk24_0002:clk24_inst|altera_pll:altera_pll_i" File: D:/test/clk/clk24/clk24_0002.v Line: 85
Info (12133): Instantiated megafunction "top_level:top|camera_interface:m0|clk24:m1|clk24_0002:clk24_inst|altera_pll:altera_pll_i" with the following parameter: File: D:/test/clk/clk24/clk24_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "24.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "asyn_fifo" for hierarchy "top_level:top|camera_interface:m0|asyn_fifo:m2" File: D:/test/camera_interface.v Line: 402
Warning (10036): Verilog HDL or VHDL warning at asyn_fifo.v(62): object "w_ptr_sync" assigned a value but never read File: D:/test/asyn_fifo.v Line: 62
Warning (10230): Verilog HDL assignment warning at asyn_fifo.v(51): truncated value with size 32 to match size of target (4) File: D:/test/asyn_fifo.v Line: 51
Warning (10230): Verilog HDL assignment warning at asyn_fifo.v(53): truncated value with size 32 to match size of target (10) File: D:/test/asyn_fifo.v Line: 53
Warning (10230): Verilog HDL assignment warning at asyn_fifo.v(80): truncated value with size 32 to match size of target (4) File: D:/test/asyn_fifo.v Line: 80
Warning (10230): Verilog HDL assignment warning at asyn_fifo.v(82): truncated value with size 32 to match size of target (10) File: D:/test/asyn_fifo.v Line: 82
Info (12128): Elaborating entity "dual_port_sync" for hierarchy "top_level:top|camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0" File: D:/test/asyn_fifo.v Line: 109
Info (12128): Elaborating entity "debounce_explicit" for hierarchy "top_level:top|camera_interface:m0|debounce_explicit:m3" File: D:/test/camera_interface.v Line: 411
Warning (10230): Verilog HDL assignment warning at debounce_explicit.v(102): truncated value with size 32 to match size of target (21) File: D:/test/debounce_explicit.v Line: 102
Warning (10230): Verilog HDL assignment warning at debounce_explicit.v(104): truncated value with size 32 to match size of target (1) File: D:/test/debounce_explicit.v Line: 104
Info (12128): Elaborating entity "sdram_interface" for hierarchy "top_level:top|sdram_interface:m1" File: D:/test/top_level.v Line: 84
Warning (10230): Verilog HDL assignment warning at sdram_interface.v(66): truncated value with size 32 to match size of target (1) File: D:/test/sdram_interface.v Line: 66
Warning (10230): Verilog HDL assignment warning at sdram_interface.v(72): truncated value with size 32 to match size of target (15) File: D:/test/sdram_interface.v Line: 72
Warning (10230): Verilog HDL assignment warning at sdram_interface.v(78): truncated value with size 32 to match size of target (15) File: D:/test/sdram_interface.v Line: 78
Warning (10230): Verilog HDL assignment warning at sdram_interface.v(82): truncated value with size 32 to match size of target (1) File: D:/test/sdram_interface.v Line: 82
Info (12128): Elaborating entity "sdram_controller" for hierarchy "top_level:top|sdram_interface:m1|sdram_controller:m0" File: D:/test/sdram_interface.v Line: 111
Warning (10230): Verilog HDL assignment warning at sdram_controller.v(208): truncated value with size 32 to match size of target (16) File: D:/test/sdram_controller.v Line: 208
Warning (10230): Verilog HDL assignment warning at sdram_controller.v(215): truncated value with size 32 to match size of target (16) File: D:/test/sdram_controller.v Line: 215
Warning (10230): Verilog HDL assignment warning at sdram_controller.v(221): truncated value with size 32 to match size of target (16) File: D:/test/sdram_controller.v Line: 221
Warning (10230): Verilog HDL assignment warning at sdram_controller.v(227): truncated value with size 32 to match size of target (16) File: D:/test/sdram_controller.v Line: 227
Warning (10230): Verilog HDL assignment warning at sdram_controller.v(236): truncated value with size 32 to match size of target (1) File: D:/test/sdram_controller.v Line: 236
Warning (10230): Verilog HDL assignment warning at sdram_controller.v(240): truncated value with size 32 to match size of target (16) File: D:/test/sdram_controller.v Line: 240
Warning (10230): Verilog HDL assignment warning at sdram_controller.v(249): truncated value with size 32 to match size of target (16) File: D:/test/sdram_controller.v Line: 249
Warning (10230): Verilog HDL assignment warning at sdram_controller.v(264): truncated value with size 32 to match size of target (16) File: D:/test/sdram_controller.v Line: 264
Warning (10230): Verilog HDL assignment warning at sdram_controller.v(279): truncated value with size 32 to match size of target (10) File: D:/test/sdram_controller.v Line: 279
Warning (10230): Verilog HDL assignment warning at sdram_controller.v(284): truncated value with size 32 to match size of target (16) File: D:/test/sdram_controller.v Line: 284
Warning (10230): Verilog HDL assignment warning at sdram_controller.v(297): truncated value with size 32 to match size of target (10) File: D:/test/sdram_controller.v Line: 297
Warning (10230): Verilog HDL assignment warning at sdram_controller.v(303): truncated value with size 32 to match size of target (10) File: D:/test/sdram_controller.v Line: 303
Warning (10230): Verilog HDL assignment warning at sdram_controller.v(310): truncated value with size 32 to match size of target (16) File: D:/test/sdram_controller.v Line: 310
Info (12128): Elaborating entity "vga_interface" for hierarchy "top_level:top|vga_interface:m2" File: D:/test/top_level.v Line: 101
Info (12128): Elaborating entity "vga_core" for hierarchy "top_level:top|vga_interface:m2|vga_core:m0" File: D:/test/vga_interface.v Line: 78
Info (12128): Elaborating entity "clk25" for hierarchy "top_level:top|vga_interface:m2|clk25:m1" File: D:/test/vga_interface.v Line: 88
Info (12128): Elaborating entity "clk25_0002" for hierarchy "top_level:top|vga_interface:m2|clk25:m1|clk25_0002:clk25_inst" File: D:/test/clk/clk25.v Line: 20
Info (12128): Elaborating entity "altera_pll" for hierarchy "top_level:top|vga_interface:m2|clk25:m1|clk25_0002:clk25_inst|altera_pll:altera_pll_i" File: D:/test/clk/clk25/clk25_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "top_level:top|vga_interface:m2|clk25:m1|clk25_0002:clk25_inst|altera_pll:altera_pll_i" File: D:/test/clk/clk25/clk25_0002.v Line: 85
Info (12133): Instantiated megafunction "top_level:top|vga_interface:m2|clk25:m1|clk25_0002:clk25_inst|altera_pll:altera_pll_i" with the following parameter: File: D:/test/clk/clk25/clk25_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "clk165" for hierarchy "top_level:top|clk165:m3" File: D:/test/top_level.v Line: 112
Info (12128): Elaborating entity "clk165_0002" for hierarchy "top_level:top|clk165:m3|clk165_0002:clk165_inst" File: D:/test/clk/clk165.v Line: 20
Info (12128): Elaborating entity "altera_pll" for hierarchy "top_level:top|clk165:m3|clk165_0002:clk165_inst|altera_pll:altera_pll_i" File: D:/test/clk/clk165/clk165_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "top_level:top|clk165:m3|clk165_0002:clk165_inst|altera_pll:altera_pll_i" File: D:/test/clk/clk165/clk165_0002.v Line: 85
Info (12133): Instantiated megafunction "top_level:top|clk165:m3|clk165_0002:clk165_inst|altera_pll:altera_pll_i" with the following parameter: File: D:/test/clk/clk165/clk165_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "165.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Warning (276027): Inferred dual-clock RAM node "top_level:top|sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276020): Inferred RAM node "top_level:top|camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Critical Warning (127005): Memory depth (256) in the design file differs from memory depth (251) in the Memory Initialization File "D:/test/db/test.ram0_camera_interface_13f3216d.hdl.mif" -- setting initial value for remaining addresses to 0
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "D:/test/db/test.ram0_camera_interface_13f3216d.hdl.mif" contains "don't care" values -- overwriting them with 0s
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "top_level:top|sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "top_level:top|camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "top_level:top|sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "top_level:top|sdram_interface:m1|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4fj1.tdf
    Info (12023): Found entity 1: altsyncram_4fj1 File: D:/test/db/altsyncram_4fj1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "top_level:top|camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "top_level:top|camera_interface:m0|asyn_fifo:m2|dual_port_sync:m0|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6si1.tdf
    Info (12023): Found entity 1: altsyncram_6si1 File: D:/test/db/altsyncram_6si1.tdf Line: 28
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "cmos_scl" and its non-tri-state driver. File: D:/test/test.v Line: 9
Info (13060): One or more bidirectional pins are fed by always enabled tri-state buffers
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "cmos_scl" is moved to its source File: D:/test/test.v Line: 9
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "cmos_scl~synth" File: D:/test/test.v Line: 9
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "cmos_rst_n" is stuck at GND File: D:/test/test.v Line: 10
    Warning (13410): Pin "cmos_pwdn" is stuck at GND File: D:/test/test.v Line: 10
    Warning (13410): Pin "DRAM_CLK" is stuck at GND File: D:/test/test.v Line: 12
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC File: D:/test/test.v Line: 13
    Warning (13410): Pin "VGA_R[0]" is stuck at GND File: D:/test/test.v Line: 20
    Warning (13410): Pin "VGA_R[1]" is stuck at GND File: D:/test/test.v Line: 20
    Warning (13410): Pin "VGA_R[2]" is stuck at GND File: D:/test/test.v Line: 20
    Warning (13410): Pin "VGA_G[0]" is stuck at GND File: D:/test/test.v Line: 21
    Warning (13410): Pin "VGA_G[1]" is stuck at GND File: D:/test/test.v Line: 21
    Warning (13410): Pin "VGA_B[0]" is stuck at GND File: D:/test/test.v Line: 22
    Warning (13410): Pin "VGA_B[1]" is stuck at GND File: D:/test/test.v Line: 22
    Warning (13410): Pin "VGA_B[2]" is stuck at GND File: D:/test/test.v Line: 22
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: D:/test/test.v Line: 25
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: D:/test/test.v Line: 25
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: D:/test/test.v Line: 25
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: D:/test/test.v Line: 25
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: D:/test/test.v Line: 25
Info (286030): Timing-Driven Synthesis is running
Info (17049): 27 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/test/output_files/test.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance top_level:top|camera_interface:m0|clk24:m1|clk24_0002:clk24_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: d:/app/quartus/quartuslite/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance top_level:top|clk165:m3|clk165_0002:clk165_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: d:/app/quartus/quartuslite/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning (21074): Design contains 9 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[1]" File: D:/test/test.v Line: 3
    Warning (15610): No output dependent on input pin "SW[2]" File: D:/test/test.v Line: 3
    Warning (15610): No output dependent on input pin "SW[3]" File: D:/test/test.v Line: 3
    Warning (15610): No output dependent on input pin "SW[4]" File: D:/test/test.v Line: 3
    Warning (15610): No output dependent on input pin "SW[5]" File: D:/test/test.v Line: 3
    Warning (15610): No output dependent on input pin "SW[6]" File: D:/test/test.v Line: 3
    Warning (15610): No output dependent on input pin "SW[7]" File: D:/test/test.v Line: 3
    Warning (15610): No output dependent on input pin "SW[8]" File: D:/test/test.v Line: 3
    Warning (15610): No output dependent on input pin "SW[9]" File: D:/test/test.v Line: 3
Info (21057): Implemented 1376 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 26 input pins
    Info (21059): Implemented 60 output pins
    Info (21060): Implemented 18 bidirectional pins
    Info (21061): Implemented 1237 logic cells
    Info (21064): Implemented 32 RAM segments
    Info (21065): Implemented 3 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 84 warnings
    Info: Peak virtual memory: 4856 megabytes
    Info: Processing ended: Sat May 25 17:17:05 2024
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:09


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/test/output_files/test.map.smsg.


