Classic Timing Analyzer report for hardware
Fri May 04 18:36:19 2018
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                     ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------+-----------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                             ; To                                      ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------+-----------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.492 ns                         ; reset                            ; controlador:ctrl|state[0]               ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 41.617 ns                        ; Instr_Reg:inst_reg|Instr31_26[0] ; WriteDataReg[0]                         ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.066 ns                        ; reset                            ; controlador:ctrl|state[1]               ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A   ; None          ; 28.85 MHz ( period = 34.668 ns ) ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg21[0] ; clock      ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                  ;                                         ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------+-----------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C70F896C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                             ; To                                      ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 28.85 MHz ( period = 34.668 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg17[0] ; clock      ; clock    ; None                        ; None                      ; 34.386 ns               ;
; N/A                                     ; 28.85 MHz ( period = 34.668 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg21[0] ; clock      ; clock    ; None                        ; None                      ; 34.386 ns               ;
; N/A                                     ; 28.94 MHz ( period = 34.553 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg30[0] ; clock      ; clock    ; None                        ; None                      ; 34.234 ns               ;
; N/A                                     ; 28.94 MHz ( period = 34.551 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg22[0] ; clock      ; clock    ; None                        ; None                      ; 34.232 ns               ;
; N/A                                     ; 28.95 MHz ( period = 34.546 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg12[0] ; clock      ; clock    ; None                        ; None                      ; 34.227 ns               ;
; N/A                                     ; 28.95 MHz ( period = 34.546 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg4[0]  ; clock      ; clock    ; None                        ; None                      ; 34.227 ns               ;
; N/A                                     ; 28.97 MHz ( period = 34.519 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg29[0] ; clock      ; clock    ; None                        ; None                      ; 34.210 ns               ;
; N/A                                     ; 29.00 MHz ( period = 34.478 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg8[0]  ; clock      ; clock    ; None                        ; None                      ; 34.180 ns               ;
; N/A                                     ; 29.01 MHz ( period = 34.476 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg24[0] ; clock      ; clock    ; None                        ; None                      ; 34.178 ns               ;
; N/A                                     ; 29.04 MHz ( period = 34.439 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg31[0] ; clock      ; clock    ; None                        ; None                      ; 34.171 ns               ;
; N/A                                     ; 29.04 MHz ( period = 34.439 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg27[0] ; clock      ; clock    ; None                        ; None                      ; 34.171 ns               ;
; N/A                                     ; 29.04 MHz ( period = 34.431 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg23[0] ; clock      ; clock    ; None                        ; None                      ; 34.149 ns               ;
; N/A                                     ; 29.04 MHz ( period = 34.430 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg19[0] ; clock      ; clock    ; None                        ; None                      ; 34.148 ns               ;
; N/A                                     ; 29.09 MHz ( period = 34.377 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Banco_reg:BancoDeRegistradores|Reg17[0] ; clock      ; clock    ; None                        ; None                      ; 34.095 ns               ;
; N/A                                     ; 29.09 MHz ( period = 34.377 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Banco_reg:BancoDeRegistradores|Reg21[0] ; clock      ; clock    ; None                        ; None                      ; 34.095 ns               ;
; N/A                                     ; 29.10 MHz ( period = 34.365 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg11[0] ; clock      ; clock    ; None                        ; None                      ; 34.078 ns               ;
; N/A                                     ; 29.10 MHz ( period = 34.365 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg9[0]  ; clock      ; clock    ; None                        ; None                      ; 34.078 ns               ;
; N/A                                     ; 29.12 MHz ( period = 34.345 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg14[0] ; clock      ; clock    ; None                        ; None                      ; 34.060 ns               ;
; N/A                                     ; 29.12 MHz ( period = 34.345 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg18[0] ; clock      ; clock    ; None                        ; None                      ; 34.097 ns               ;
; N/A                                     ; 29.12 MHz ( period = 34.344 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg6[0]  ; clock      ; clock    ; None                        ; None                      ; 34.059 ns               ;
; N/A                                     ; 29.12 MHz ( period = 34.344 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg2[0]  ; clock      ; clock    ; None                        ; None                      ; 34.096 ns               ;
; N/A                                     ; 29.15 MHz ( period = 34.310 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg25[0] ; clock      ; clock    ; None                        ; None                      ; 34.034 ns               ;
; N/A                                     ; 29.15 MHz ( period = 34.310 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg3[0]  ; clock      ; clock    ; None                        ; None                      ; 34.034 ns               ;
; N/A                                     ; 29.19 MHz ( period = 34.262 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Banco_reg:BancoDeRegistradores|Reg30[0] ; clock      ; clock    ; None                        ; None                      ; 33.943 ns               ;
; N/A                                     ; 29.19 MHz ( period = 34.260 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Banco_reg:BancoDeRegistradores|Reg22[0] ; clock      ; clock    ; None                        ; None                      ; 33.941 ns               ;
; N/A                                     ; 29.19 MHz ( period = 34.255 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Banco_reg:BancoDeRegistradores|Reg12[0] ; clock      ; clock    ; None                        ; None                      ; 33.936 ns               ;
; N/A                                     ; 29.19 MHz ( period = 34.255 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Banco_reg:BancoDeRegistradores|Reg4[0]  ; clock      ; clock    ; None                        ; None                      ; 33.936 ns               ;
; N/A                                     ; 29.22 MHz ( period = 34.228 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Banco_reg:BancoDeRegistradores|Reg29[0] ; clock      ; clock    ; None                        ; None                      ; 33.919 ns               ;
; N/A                                     ; 29.23 MHz ( period = 34.210 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg26[0] ; clock      ; clock    ; None                        ; None                      ; 33.942 ns               ;
; N/A                                     ; 29.23 MHz ( period = 34.206 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg10[0] ; clock      ; clock    ; None                        ; None                      ; 33.938 ns               ;
; N/A                                     ; 29.25 MHz ( period = 34.187 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Banco_reg:BancoDeRegistradores|Reg8[0]  ; clock      ; clock    ; None                        ; None                      ; 33.889 ns               ;
; N/A                                     ; 29.25 MHz ( period = 34.185 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Banco_reg:BancoDeRegistradores|Reg24[0] ; clock      ; clock    ; None                        ; None                      ; 33.887 ns               ;
; N/A                                     ; 29.26 MHz ( period = 34.180 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg16[0] ; clock      ; clock    ; None                        ; None                      ; 33.885 ns               ;
; N/A                                     ; 29.26 MHz ( period = 34.177 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg0[0]  ; clock      ; clock    ; None                        ; None                      ; 33.882 ns               ;
; N/A                                     ; 29.27 MHz ( period = 34.169 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg7[0]  ; clock      ; clock    ; None                        ; None                      ; 33.902 ns               ;
; N/A                                     ; 29.27 MHz ( period = 34.166 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg5[0]  ; clock      ; clock    ; None                        ; None                      ; 33.899 ns               ;
; N/A                                     ; 29.27 MHz ( period = 34.159 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg20[0] ; clock      ; clock    ; None                        ; None                      ; 33.859 ns               ;
; N/A                                     ; 29.27 MHz ( period = 34.159 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg28[0] ; clock      ; clock    ; None                        ; None                      ; 33.859 ns               ;
; N/A                                     ; 29.28 MHz ( period = 34.152 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg15[0] ; clock      ; clock    ; None                        ; None                      ; 33.885 ns               ;
; N/A                                     ; 29.28 MHz ( period = 34.148 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Banco_reg:BancoDeRegistradores|Reg31[0] ; clock      ; clock    ; None                        ; None                      ; 33.880 ns               ;
; N/A                                     ; 29.28 MHz ( period = 34.148 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Banco_reg:BancoDeRegistradores|Reg27[0] ; clock      ; clock    ; None                        ; None                      ; 33.880 ns               ;
; N/A                                     ; 29.29 MHz ( period = 34.140 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Banco_reg:BancoDeRegistradores|Reg23[0] ; clock      ; clock    ; None                        ; None                      ; 33.858 ns               ;
; N/A                                     ; 29.29 MHz ( period = 34.139 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Banco_reg:BancoDeRegistradores|Reg19[0] ; clock      ; clock    ; None                        ; None                      ; 33.857 ns               ;
; N/A                                     ; 29.35 MHz ( period = 34.074 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Banco_reg:BancoDeRegistradores|Reg11[0] ; clock      ; clock    ; None                        ; None                      ; 33.787 ns               ;
; N/A                                     ; 29.35 MHz ( period = 34.074 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Banco_reg:BancoDeRegistradores|Reg9[0]  ; clock      ; clock    ; None                        ; None                      ; 33.787 ns               ;
; N/A                                     ; 29.37 MHz ( period = 34.054 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Banco_reg:BancoDeRegistradores|Reg14[0] ; clock      ; clock    ; None                        ; None                      ; 33.769 ns               ;
; N/A                                     ; 29.37 MHz ( period = 34.054 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Banco_reg:BancoDeRegistradores|Reg18[0] ; clock      ; clock    ; None                        ; None                      ; 33.806 ns               ;
; N/A                                     ; 29.37 MHz ( period = 34.053 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Banco_reg:BancoDeRegistradores|Reg6[0]  ; clock      ; clock    ; None                        ; None                      ; 33.768 ns               ;
; N/A                                     ; 29.37 MHz ( period = 34.053 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Banco_reg:BancoDeRegistradores|Reg2[0]  ; clock      ; clock    ; None                        ; None                      ; 33.805 ns               ;
; N/A                                     ; 29.38 MHz ( period = 34.040 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg17[0] ; clock      ; clock    ; None                        ; None                      ; 33.758 ns               ;
; N/A                                     ; 29.38 MHz ( period = 34.040 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg21[0] ; clock      ; clock    ; None                        ; None                      ; 33.758 ns               ;
; N/A                                     ; 29.40 MHz ( period = 34.019 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Banco_reg:BancoDeRegistradores|Reg25[0] ; clock      ; clock    ; None                        ; None                      ; 33.743 ns               ;
; N/A                                     ; 29.40 MHz ( period = 34.019 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Banco_reg:BancoDeRegistradores|Reg3[0]  ; clock      ; clock    ; None                        ; None                      ; 33.743 ns               ;
; N/A                                     ; 29.48 MHz ( period = 33.925 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg30[0] ; clock      ; clock    ; None                        ; None                      ; 33.606 ns               ;
; N/A                                     ; 29.48 MHz ( period = 33.923 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg22[0] ; clock      ; clock    ; None                        ; None                      ; 33.604 ns               ;
; N/A                                     ; 29.48 MHz ( period = 33.919 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Banco_reg:BancoDeRegistradores|Reg26[0] ; clock      ; clock    ; None                        ; None                      ; 33.651 ns               ;
; N/A                                     ; 29.48 MHz ( period = 33.918 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg12[0] ; clock      ; clock    ; None                        ; None                      ; 33.599 ns               ;
; N/A                                     ; 29.48 MHz ( period = 33.918 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg4[0]  ; clock      ; clock    ; None                        ; None                      ; 33.599 ns               ;
; N/A                                     ; 29.49 MHz ( period = 33.915 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Banco_reg:BancoDeRegistradores|Reg10[0] ; clock      ; clock    ; None                        ; None                      ; 33.647 ns               ;
; N/A                                     ; 29.51 MHz ( period = 33.891 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg29[0] ; clock      ; clock    ; None                        ; None                      ; 33.582 ns               ;
; N/A                                     ; 29.51 MHz ( period = 33.889 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Banco_reg:BancoDeRegistradores|Reg16[0] ; clock      ; clock    ; None                        ; None                      ; 33.594 ns               ;
; N/A                                     ; 29.51 MHz ( period = 33.886 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Banco_reg:BancoDeRegistradores|Reg0[0]  ; clock      ; clock    ; None                        ; None                      ; 33.591 ns               ;
; N/A                                     ; 29.52 MHz ( period = 33.878 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Banco_reg:BancoDeRegistradores|Reg7[0]  ; clock      ; clock    ; None                        ; None                      ; 33.611 ns               ;
; N/A                                     ; 29.52 MHz ( period = 33.875 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Banco_reg:BancoDeRegistradores|Reg5[0]  ; clock      ; clock    ; None                        ; None                      ; 33.608 ns               ;
; N/A                                     ; 29.53 MHz ( period = 33.868 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Banco_reg:BancoDeRegistradores|Reg20[0] ; clock      ; clock    ; None                        ; None                      ; 33.568 ns               ;
; N/A                                     ; 29.53 MHz ( period = 33.868 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Banco_reg:BancoDeRegistradores|Reg28[0] ; clock      ; clock    ; None                        ; None                      ; 33.568 ns               ;
; N/A                                     ; 29.53 MHz ( period = 33.861 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Banco_reg:BancoDeRegistradores|Reg15[0] ; clock      ; clock    ; None                        ; None                      ; 33.594 ns               ;
; N/A                                     ; 29.54 MHz ( period = 33.850 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg8[0]  ; clock      ; clock    ; None                        ; None                      ; 33.552 ns               ;
; N/A                                     ; 29.54 MHz ( period = 33.848 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg24[0] ; clock      ; clock    ; None                        ; None                      ; 33.550 ns               ;
; N/A                                     ; 29.57 MHz ( period = 33.814 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg17[0] ; clock      ; clock    ; None                        ; None                      ; 33.532 ns               ;
; N/A                                     ; 29.57 MHz ( period = 33.814 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg21[0] ; clock      ; clock    ; None                        ; None                      ; 33.532 ns               ;
; N/A                                     ; 29.58 MHz ( period = 33.811 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg31[0] ; clock      ; clock    ; None                        ; None                      ; 33.543 ns               ;
; N/A                                     ; 29.58 MHz ( period = 33.811 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg27[0] ; clock      ; clock    ; None                        ; None                      ; 33.543 ns               ;
; N/A                                     ; 29.58 MHz ( period = 33.803 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg23[0] ; clock      ; clock    ; None                        ; None                      ; 33.521 ns               ;
; N/A                                     ; 29.58 MHz ( period = 33.802 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg19[0] ; clock      ; clock    ; None                        ; None                      ; 33.520 ns               ;
; N/A                                     ; 29.64 MHz ( period = 33.737 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg11[0] ; clock      ; clock    ; None                        ; None                      ; 33.450 ns               ;
; N/A                                     ; 29.64 MHz ( period = 33.737 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg9[0]  ; clock      ; clock    ; None                        ; None                      ; 33.450 ns               ;
; N/A                                     ; 29.66 MHz ( period = 33.717 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg14[0] ; clock      ; clock    ; None                        ; None                      ; 33.432 ns               ;
; N/A                                     ; 29.66 MHz ( period = 33.717 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg18[0] ; clock      ; clock    ; None                        ; None                      ; 33.469 ns               ;
; N/A                                     ; 29.66 MHz ( period = 33.716 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg6[0]  ; clock      ; clock    ; None                        ; None                      ; 33.431 ns               ;
; N/A                                     ; 29.66 MHz ( period = 33.716 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg2[0]  ; clock      ; clock    ; None                        ; None                      ; 33.468 ns               ;
; N/A                                     ; 29.67 MHz ( period = 33.699 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg30[0] ; clock      ; clock    ; None                        ; None                      ; 33.380 ns               ;
; N/A                                     ; 29.68 MHz ( period = 33.697 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg22[0] ; clock      ; clock    ; None                        ; None                      ; 33.378 ns               ;
; N/A                                     ; 29.68 MHz ( period = 33.692 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg12[0] ; clock      ; clock    ; None                        ; None                      ; 33.373 ns               ;
; N/A                                     ; 29.68 MHz ( period = 33.692 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg4[0]  ; clock      ; clock    ; None                        ; None                      ; 33.373 ns               ;
; N/A                                     ; 29.69 MHz ( period = 33.682 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg25[0] ; clock      ; clock    ; None                        ; None                      ; 33.406 ns               ;
; N/A                                     ; 29.69 MHz ( period = 33.682 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg3[0]  ; clock      ; clock    ; None                        ; None                      ; 33.406 ns               ;
; N/A                                     ; 29.70 MHz ( period = 33.665 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg29[0] ; clock      ; clock    ; None                        ; None                      ; 33.356 ns               ;
; N/A                                     ; 29.74 MHz ( period = 33.624 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg8[0]  ; clock      ; clock    ; None                        ; None                      ; 33.326 ns               ;
; N/A                                     ; 29.74 MHz ( period = 33.622 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg24[0] ; clock      ; clock    ; None                        ; None                      ; 33.324 ns               ;
; N/A                                     ; 29.78 MHz ( period = 33.585 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg31[0] ; clock      ; clock    ; None                        ; None                      ; 33.317 ns               ;
; N/A                                     ; 29.78 MHz ( period = 33.585 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg27[0] ; clock      ; clock    ; None                        ; None                      ; 33.317 ns               ;
; N/A                                     ; 29.78 MHz ( period = 33.582 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg26[0] ; clock      ; clock    ; None                        ; None                      ; 33.314 ns               ;
; N/A                                     ; 29.78 MHz ( period = 33.578 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg10[0] ; clock      ; clock    ; None                        ; None                      ; 33.310 ns               ;
; N/A                                     ; 29.78 MHz ( period = 33.577 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg23[0] ; clock      ; clock    ; None                        ; None                      ; 33.295 ns               ;
; N/A                                     ; 29.78 MHz ( period = 33.576 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg19[0] ; clock      ; clock    ; None                        ; None                      ; 33.294 ns               ;
; N/A                                     ; 29.79 MHz ( period = 33.573 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg13[0] ; clock      ; clock    ; None                        ; None                      ; 33.273 ns               ;
; N/A                                     ; 29.80 MHz ( period = 33.552 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg16[0] ; clock      ; clock    ; None                        ; None                      ; 33.257 ns               ;
; N/A                                     ; 29.81 MHz ( period = 33.549 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg0[0]  ; clock      ; clock    ; None                        ; None                      ; 33.254 ns               ;
; N/A                                     ; 29.81 MHz ( period = 33.544 ns )                    ; controlador:ctrl|state[6]        ; Banco_reg:BancoDeRegistradores|Reg17[0] ; clock      ; clock    ; None                        ; None                      ; 33.264 ns               ;
; N/A                                     ; 29.81 MHz ( period = 33.544 ns )                    ; controlador:ctrl|state[6]        ; Banco_reg:BancoDeRegistradores|Reg21[0] ; clock      ; clock    ; None                        ; None                      ; 33.264 ns               ;
; N/A                                     ; 29.81 MHz ( period = 33.541 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg7[0]  ; clock      ; clock    ; None                        ; None                      ; 33.274 ns               ;
; N/A                                     ; 29.82 MHz ( period = 33.538 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg5[0]  ; clock      ; clock    ; None                        ; None                      ; 33.271 ns               ;
; N/A                                     ; 29.82 MHz ( period = 33.531 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg20[0] ; clock      ; clock    ; None                        ; None                      ; 33.231 ns               ;
; N/A                                     ; 29.82 MHz ( period = 33.531 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg28[0] ; clock      ; clock    ; None                        ; None                      ; 33.231 ns               ;
; N/A                                     ; 29.83 MHz ( period = 33.524 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg15[0] ; clock      ; clock    ; None                        ; None                      ; 33.257 ns               ;
; N/A                                     ; 29.84 MHz ( period = 33.511 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg11[0] ; clock      ; clock    ; None                        ; None                      ; 33.224 ns               ;
; N/A                                     ; 29.84 MHz ( period = 33.511 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg9[0]  ; clock      ; clock    ; None                        ; None                      ; 33.224 ns               ;
; N/A                                     ; 29.86 MHz ( period = 33.491 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg14[0] ; clock      ; clock    ; None                        ; None                      ; 33.206 ns               ;
; N/A                                     ; 29.86 MHz ( period = 33.491 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg18[0] ; clock      ; clock    ; None                        ; None                      ; 33.243 ns               ;
; N/A                                     ; 29.86 MHz ( period = 33.490 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg6[0]  ; clock      ; clock    ; None                        ; None                      ; 33.205 ns               ;
; N/A                                     ; 29.86 MHz ( period = 33.490 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg2[0]  ; clock      ; clock    ; None                        ; None                      ; 33.242 ns               ;
; N/A                                     ; 29.89 MHz ( period = 33.456 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg25[0] ; clock      ; clock    ; None                        ; None                      ; 33.180 ns               ;
; N/A                                     ; 29.89 MHz ( period = 33.456 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg3[0]  ; clock      ; clock    ; None                        ; None                      ; 33.180 ns               ;
; N/A                                     ; 29.91 MHz ( period = 33.429 ns )                    ; controlador:ctrl|state[6]        ; Banco_reg:BancoDeRegistradores|Reg30[0] ; clock      ; clock    ; None                        ; None                      ; 33.112 ns               ;
; N/A                                     ; 29.92 MHz ( period = 33.427 ns )                    ; controlador:ctrl|state[6]        ; Banco_reg:BancoDeRegistradores|Reg22[0] ; clock      ; clock    ; None                        ; None                      ; 33.110 ns               ;
; N/A                                     ; 29.92 MHz ( period = 33.422 ns )                    ; controlador:ctrl|state[6]        ; Banco_reg:BancoDeRegistradores|Reg12[0] ; clock      ; clock    ; None                        ; None                      ; 33.105 ns               ;
; N/A                                     ; 29.92 MHz ( period = 33.422 ns )                    ; controlador:ctrl|state[6]        ; Banco_reg:BancoDeRegistradores|Reg4[0]  ; clock      ; clock    ; None                        ; None                      ; 33.105 ns               ;
; N/A                                     ; 29.92 MHz ( period = 33.418 ns )                    ; controlador:ctrl|state[2]        ; Banco_reg:BancoDeRegistradores|Reg17[0] ; clock      ; clock    ; None                        ; None                      ; 33.138 ns               ;
; N/A                                     ; 29.92 MHz ( period = 33.418 ns )                    ; controlador:ctrl|state[2]        ; Banco_reg:BancoDeRegistradores|Reg21[0] ; clock      ; clock    ; None                        ; None                      ; 33.138 ns               ;
; N/A                                     ; 29.93 MHz ( period = 33.413 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[11]             ; clock      ; clock    ; None                        ; None                      ; 33.168 ns               ;
; N/A                                     ; 29.94 MHz ( period = 33.395 ns )                    ; controlador:ctrl|state[6]        ; Banco_reg:BancoDeRegistradores|Reg29[0] ; clock      ; clock    ; None                        ; None                      ; 33.088 ns               ;
; N/A                                     ; 29.98 MHz ( period = 33.356 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg26[0] ; clock      ; clock    ; None                        ; None                      ; 33.088 ns               ;
; N/A                                     ; 29.98 MHz ( period = 33.356 ns )                    ; controlador:ctrl|state[0]        ; Banco_reg:BancoDeRegistradores|Reg17[0] ; clock      ; clock    ; None                        ; None                      ; 33.076 ns               ;
; N/A                                     ; 29.98 MHz ( period = 33.356 ns )                    ; controlador:ctrl|state[0]        ; Banco_reg:BancoDeRegistradores|Reg21[0] ; clock      ; clock    ; None                        ; None                      ; 33.076 ns               ;
; N/A                                     ; 29.98 MHz ( period = 33.354 ns )                    ; controlador:ctrl|state[6]        ; Banco_reg:BancoDeRegistradores|Reg8[0]  ; clock      ; clock    ; None                        ; None                      ; 33.058 ns               ;
; N/A                                     ; 29.98 MHz ( period = 33.352 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg10[0] ; clock      ; clock    ; None                        ; None                      ; 33.084 ns               ;
; N/A                                     ; 29.98 MHz ( period = 33.352 ns )                    ; controlador:ctrl|state[6]        ; Banco_reg:BancoDeRegistradores|Reg24[0] ; clock      ; clock    ; None                        ; None                      ; 33.056 ns               ;
; N/A                                     ; 29.99 MHz ( period = 33.341 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Banco_reg:BancoDeRegistradores|Reg17[0] ; clock      ; clock    ; None                        ; None                      ; 33.061 ns               ;
; N/A                                     ; 29.99 MHz ( period = 33.341 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Banco_reg:BancoDeRegistradores|Reg21[0] ; clock      ; clock    ; None                        ; None                      ; 33.061 ns               ;
; N/A                                     ; 30.01 MHz ( period = 33.326 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg16[0] ; clock      ; clock    ; None                        ; None                      ; 33.031 ns               ;
; N/A                                     ; 30.01 MHz ( period = 33.323 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg0[0]  ; clock      ; clock    ; None                        ; None                      ; 33.028 ns               ;
; N/A                                     ; 30.02 MHz ( period = 33.315 ns )                    ; controlador:ctrl|state[6]        ; Banco_reg:BancoDeRegistradores|Reg31[0] ; clock      ; clock    ; None                        ; None                      ; 33.049 ns               ;
; N/A                                     ; 30.02 MHz ( period = 33.315 ns )                    ; controlador:ctrl|state[6]        ; Banco_reg:BancoDeRegistradores|Reg27[0] ; clock      ; clock    ; None                        ; None                      ; 33.049 ns               ;
; N/A                                     ; 30.02 MHz ( period = 33.315 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg7[0]  ; clock      ; clock    ; None                        ; None                      ; 33.048 ns               ;
; N/A                                     ; 30.02 MHz ( period = 33.312 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg5[0]  ; clock      ; clock    ; None                        ; None                      ; 33.045 ns               ;
; N/A                                     ; 30.02 MHz ( period = 33.307 ns )                    ; controlador:ctrl|state[6]        ; Banco_reg:BancoDeRegistradores|Reg23[0] ; clock      ; clock    ; None                        ; None                      ; 33.027 ns               ;
; N/A                                     ; 30.02 MHz ( period = 33.306 ns )                    ; controlador:ctrl|state[6]        ; Banco_reg:BancoDeRegistradores|Reg19[0] ; clock      ; clock    ; None                        ; None                      ; 33.026 ns               ;
; N/A                                     ; 30.03 MHz ( period = 33.305 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg20[0] ; clock      ; clock    ; None                        ; None                      ; 33.005 ns               ;
; N/A                                     ; 30.03 MHz ( period = 33.305 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg28[0] ; clock      ; clock    ; None                        ; None                      ; 33.005 ns               ;
; N/A                                     ; 30.03 MHz ( period = 33.303 ns )                    ; controlador:ctrl|state[2]        ; Banco_reg:BancoDeRegistradores|Reg30[0] ; clock      ; clock    ; None                        ; None                      ; 32.986 ns               ;
; N/A                                     ; 30.03 MHz ( period = 33.301 ns )                    ; controlador:ctrl|state[2]        ; Banco_reg:BancoDeRegistradores|Reg22[0] ; clock      ; clock    ; None                        ; None                      ; 32.984 ns               ;
; N/A                                     ; 30.03 MHz ( period = 33.298 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg15[0] ; clock      ; clock    ; None                        ; None                      ; 33.031 ns               ;
; N/A                                     ; 30.03 MHz ( period = 33.296 ns )                    ; controlador:ctrl|state[2]        ; Banco_reg:BancoDeRegistradores|Reg12[0] ; clock      ; clock    ; None                        ; None                      ; 32.979 ns               ;
; N/A                                     ; 30.03 MHz ( period = 33.296 ns )                    ; controlador:ctrl|state[2]        ; Banco_reg:BancoDeRegistradores|Reg4[0]  ; clock      ; clock    ; None                        ; None                      ; 32.979 ns               ;
; N/A                                     ; 30.04 MHz ( period = 33.292 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[30]             ; clock      ; clock    ; None                        ; None                      ; 33.042 ns               ;
; N/A                                     ; 30.04 MHz ( period = 33.292 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[31]             ; clock      ; clock    ; None                        ; None                      ; 33.042 ns               ;
; N/A                                     ; 30.04 MHz ( period = 33.292 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[29]             ; clock      ; clock    ; None                        ; None                      ; 33.042 ns               ;
; N/A                                     ; 30.04 MHz ( period = 33.292 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[28]             ; clock      ; clock    ; None                        ; None                      ; 33.042 ns               ;
; N/A                                     ; 30.05 MHz ( period = 33.282 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Banco_reg:BancoDeRegistradores|Reg13[0] ; clock      ; clock    ; None                        ; None                      ; 32.982 ns               ;
; N/A                                     ; 30.06 MHz ( period = 33.269 ns )                    ; controlador:ctrl|state[2]        ; Banco_reg:BancoDeRegistradores|Reg29[0] ; clock      ; clock    ; None                        ; None                      ; 32.962 ns               ;
; N/A                                     ; 30.08 MHz ( period = 33.241 ns )                    ; controlador:ctrl|state[0]        ; Banco_reg:BancoDeRegistradores|Reg30[0] ; clock      ; clock    ; None                        ; None                      ; 32.924 ns               ;
; N/A                                     ; 30.08 MHz ( period = 33.241 ns )                    ; controlador:ctrl|state[6]        ; Banco_reg:BancoDeRegistradores|Reg11[0] ; clock      ; clock    ; None                        ; None                      ; 32.956 ns               ;
; N/A                                     ; 30.08 MHz ( period = 33.241 ns )                    ; controlador:ctrl|state[6]        ; Banco_reg:BancoDeRegistradores|Reg9[0]  ; clock      ; clock    ; None                        ; None                      ; 32.956 ns               ;
; N/A                                     ; 30.08 MHz ( period = 33.240 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[14]             ; clock      ; clock    ; None                        ; None                      ; 32.995 ns               ;
; N/A                                     ; 30.09 MHz ( period = 33.239 ns )                    ; controlador:ctrl|state[0]        ; Banco_reg:BancoDeRegistradores|Reg22[0] ; clock      ; clock    ; None                        ; None                      ; 32.922 ns               ;
; N/A                                     ; 30.09 MHz ( period = 33.234 ns )                    ; controlador:ctrl|state[0]        ; Banco_reg:BancoDeRegistradores|Reg12[0] ; clock      ; clock    ; None                        ; None                      ; 32.917 ns               ;
; N/A                                     ; 30.09 MHz ( period = 33.234 ns )                    ; controlador:ctrl|state[0]        ; Banco_reg:BancoDeRegistradores|Reg4[0]  ; clock      ; clock    ; None                        ; None                      ; 32.917 ns               ;
; N/A                                     ; 30.10 MHz ( period = 33.228 ns )                    ; controlador:ctrl|state[2]        ; Banco_reg:BancoDeRegistradores|Reg8[0]  ; clock      ; clock    ; None                        ; None                      ; 32.932 ns               ;
; N/A                                     ; 30.10 MHz ( period = 33.226 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Banco_reg:BancoDeRegistradores|Reg30[0] ; clock      ; clock    ; None                        ; None                      ; 32.909 ns               ;
; N/A                                     ; 30.10 MHz ( period = 33.226 ns )                    ; controlador:ctrl|state[2]        ; Banco_reg:BancoDeRegistradores|Reg24[0] ; clock      ; clock    ; None                        ; None                      ; 32.930 ns               ;
; N/A                                     ; 30.10 MHz ( period = 33.224 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Banco_reg:BancoDeRegistradores|Reg22[0] ; clock      ; clock    ; None                        ; None                      ; 32.907 ns               ;
; N/A                                     ; 30.10 MHz ( period = 33.221 ns )                    ; controlador:ctrl|state[6]        ; Banco_reg:BancoDeRegistradores|Reg14[0] ; clock      ; clock    ; None                        ; None                      ; 32.938 ns               ;
; N/A                                     ; 30.10 MHz ( period = 33.221 ns )                    ; controlador:ctrl|state[6]        ; Banco_reg:BancoDeRegistradores|Reg18[0] ; clock      ; clock    ; None                        ; None                      ; 32.975 ns               ;
; N/A                                     ; 30.10 MHz ( period = 33.220 ns )                    ; controlador:ctrl|state[6]        ; Banco_reg:BancoDeRegistradores|Reg6[0]  ; clock      ; clock    ; None                        ; None                      ; 32.937 ns               ;
; N/A                                     ; 30.10 MHz ( period = 33.220 ns )                    ; controlador:ctrl|state[6]        ; Banco_reg:BancoDeRegistradores|Reg2[0]  ; clock      ; clock    ; None                        ; None                      ; 32.974 ns               ;
; N/A                                     ; 30.10 MHz ( period = 33.219 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Banco_reg:BancoDeRegistradores|Reg12[0] ; clock      ; clock    ; None                        ; None                      ; 32.902 ns               ;
; N/A                                     ; 30.10 MHz ( period = 33.219 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Banco_reg:BancoDeRegistradores|Reg4[0]  ; clock      ; clock    ; None                        ; None                      ; 32.902 ns               ;
; N/A                                     ; 30.11 MHz ( period = 33.207 ns )                    ; controlador:ctrl|state[0]        ; Banco_reg:BancoDeRegistradores|Reg29[0] ; clock      ; clock    ; None                        ; None                      ; 32.900 ns               ;
; N/A                                     ; 30.13 MHz ( period = 33.192 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Banco_reg:BancoDeRegistradores|Reg29[0] ; clock      ; clock    ; None                        ; None                      ; 32.885 ns               ;
; N/A                                     ; 30.13 MHz ( period = 33.189 ns )                    ; controlador:ctrl|state[2]        ; Banco_reg:BancoDeRegistradores|Reg31[0] ; clock      ; clock    ; None                        ; None                      ; 32.923 ns               ;
; N/A                                     ; 30.13 MHz ( period = 33.189 ns )                    ; controlador:ctrl|state[2]        ; Banco_reg:BancoDeRegistradores|Reg27[0] ; clock      ; clock    ; None                        ; None                      ; 32.923 ns               ;
; N/A                                     ; 30.13 MHz ( period = 33.186 ns )                    ; controlador:ctrl|state[6]        ; Banco_reg:BancoDeRegistradores|Reg25[0] ; clock      ; clock    ; None                        ; None                      ; 32.912 ns               ;
; N/A                                     ; 30.13 MHz ( period = 33.186 ns )                    ; controlador:ctrl|state[6]        ; Banco_reg:BancoDeRegistradores|Reg3[0]  ; clock      ; clock    ; None                        ; None                      ; 32.912 ns               ;
; N/A                                     ; 30.14 MHz ( period = 33.181 ns )                    ; controlador:ctrl|state[2]        ; Banco_reg:BancoDeRegistradores|Reg23[0] ; clock      ; clock    ; None                        ; None                      ; 32.901 ns               ;
; N/A                                     ; 30.14 MHz ( period = 33.180 ns )                    ; controlador:ctrl|state[2]        ; Banco_reg:BancoDeRegistradores|Reg19[0] ; clock      ; clock    ; None                        ; None                      ; 32.900 ns               ;
; N/A                                     ; 30.14 MHz ( period = 33.177 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Banco_reg:BancoDeRegistradores|Reg17[0] ; clock      ; clock    ; None                        ; None                      ; 32.896 ns               ;
; N/A                                     ; 30.14 MHz ( period = 33.177 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Banco_reg:BancoDeRegistradores|Reg21[0] ; clock      ; clock    ; None                        ; None                      ; 32.896 ns               ;
; N/A                                     ; 30.15 MHz ( period = 33.166 ns )                    ; controlador:ctrl|state[0]        ; Banco_reg:BancoDeRegistradores|Reg8[0]  ; clock      ; clock    ; None                        ; None                      ; 32.870 ns               ;
; N/A                                     ; 30.15 MHz ( period = 33.164 ns )                    ; controlador:ctrl|state[0]        ; Banco_reg:BancoDeRegistradores|Reg24[0] ; clock      ; clock    ; None                        ; None                      ; 32.868 ns               ;
; N/A                                     ; 30.16 MHz ( period = 33.161 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[3]              ; clock      ; clock    ; None                        ; None                      ; 32.903 ns               ;
; N/A                                     ; 30.16 MHz ( period = 33.159 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Banco_reg:BancoDeRegistradores|Reg17[0] ; clock      ; clock    ; None                        ; None                      ; 32.878 ns               ;
; N/A                                     ; 30.16 MHz ( period = 33.159 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Banco_reg:BancoDeRegistradores|Reg21[0] ; clock      ; clock    ; None                        ; None                      ; 32.878 ns               ;
; N/A                                     ; 30.16 MHz ( period = 33.157 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Banco_reg:BancoDeRegistradores|Reg17[0] ; clock      ; clock    ; None                        ; None                      ; 32.876 ns               ;
; N/A                                     ; 30.16 MHz ( period = 33.157 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Banco_reg:BancoDeRegistradores|Reg21[0] ; clock      ; clock    ; None                        ; None                      ; 32.876 ns               ;
; N/A                                     ; 30.17 MHz ( period = 33.151 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Banco_reg:BancoDeRegistradores|Reg8[0]  ; clock      ; clock    ; None                        ; None                      ; 32.855 ns               ;
; N/A                                     ; 30.17 MHz ( period = 33.149 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Banco_reg:BancoDeRegistradores|Reg24[0] ; clock      ; clock    ; None                        ; None                      ; 32.853 ns               ;
; N/A                                     ; 30.19 MHz ( period = 33.129 ns )                    ; controlador:ctrl|state[4]        ; Banco_reg:BancoDeRegistradores|Reg17[0] ; clock      ; clock    ; None                        ; None                      ; 32.849 ns               ;
; N/A                                     ; 30.19 MHz ( period = 33.129 ns )                    ; controlador:ctrl|state[4]        ; Banco_reg:BancoDeRegistradores|Reg21[0] ; clock      ; clock    ; None                        ; None                      ; 32.849 ns               ;
; N/A                                     ; 30.19 MHz ( period = 33.127 ns )                    ; controlador:ctrl|state[0]        ; Banco_reg:BancoDeRegistradores|Reg31[0] ; clock      ; clock    ; None                        ; None                      ; 32.861 ns               ;
; N/A                                     ; 30.19 MHz ( period = 33.127 ns )                    ; controlador:ctrl|state[0]        ; Banco_reg:BancoDeRegistradores|Reg27[0] ; clock      ; clock    ; None                        ; None                      ; 32.861 ns               ;
; N/A                                     ; 30.19 MHz ( period = 33.122 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[11]             ; clock      ; clock    ; None                        ; None                      ; 32.877 ns               ;
; N/A                                     ; 30.19 MHz ( period = 33.119 ns )                    ; controlador:ctrl|state[0]        ; Banco_reg:BancoDeRegistradores|Reg23[0] ; clock      ; clock    ; None                        ; None                      ; 32.839 ns               ;
; N/A                                     ; 30.20 MHz ( period = 33.118 ns )                    ; controlador:ctrl|state[0]        ; Banco_reg:BancoDeRegistradores|Reg19[0] ; clock      ; clock    ; None                        ; None                      ; 32.838 ns               ;
; N/A                                     ; 30.20 MHz ( period = 33.115 ns )                    ; controlador:ctrl|state[2]        ; Banco_reg:BancoDeRegistradores|Reg11[0] ; clock      ; clock    ; None                        ; None                      ; 32.830 ns               ;
; N/A                                     ; 30.20 MHz ( period = 33.115 ns )                    ; controlador:ctrl|state[2]        ; Banco_reg:BancoDeRegistradores|Reg9[0]  ; clock      ; clock    ; None                        ; None                      ; 32.830 ns               ;
; N/A                                     ; 30.20 MHz ( period = 33.112 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Banco_reg:BancoDeRegistradores|Reg31[0] ; clock      ; clock    ; None                        ; None                      ; 32.846 ns               ;
; N/A                                     ; 30.20 MHz ( period = 33.112 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Banco_reg:BancoDeRegistradores|Reg27[0] ; clock      ; clock    ; None                        ; None                      ; 32.846 ns               ;
; N/A                                     ; 30.21 MHz ( period = 33.104 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Banco_reg:BancoDeRegistradores|Reg23[0] ; clock      ; clock    ; None                        ; None                      ; 32.824 ns               ;
; N/A                                     ; 30.21 MHz ( period = 33.103 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[7]              ; clock      ; clock    ; None                        ; None                      ; 32.861 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                  ;                                         ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------+
; tsu                                                                              ;
+-------+--------------+------------+-------+---------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                        ; To Clock ;
+-------+--------------+------------+-------+---------------------------+----------+
; N/A   ; None         ; 3.492 ns   ; reset ; controlador:ctrl|state[0] ; clock    ;
; N/A   ; None         ; 3.308 ns   ; reset ; controlador:ctrl|state[2] ; clock    ;
; N/A   ; None         ; 2.687 ns   ; reset ; controlador:ctrl|state[6] ; clock    ;
; N/A   ; None         ; 0.842 ns   ; reset ; controlador:ctrl|state[4] ; clock    ;
; N/A   ; None         ; 0.570 ns   ; reset ; controlador:ctrl|state[3] ; clock    ;
; N/A   ; None         ; 0.570 ns   ; reset ; controlador:ctrl|state[5] ; clock    ;
; N/A   ; None         ; 0.314 ns   ; reset ; controlador:ctrl|state[1] ; clock    ;
+-------+--------------+------------+-------+---------------------------+----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                            ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------+-------------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                             ; To                ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------+-------------------+------------+
; N/A                                     ; None                                                ; 41.617 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 41.326 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 40.989 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 40.763 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 40.493 ns  ; controlador:ctrl|state[6]        ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 40.367 ns  ; controlador:ctrl|state[2]        ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 40.305 ns  ; controlador:ctrl|state[0]        ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 40.290 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 40.132 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[27]           ; clock      ;
; N/A                                     ; None                                                ; 40.126 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 40.108 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 40.106 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 40.078 ns  ; controlador:ctrl|state[4]        ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 39.980 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 39.904 ns  ; controlador:ctrl|state[3]        ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 39.903 ns  ; controlador:ctrl|state[1]        ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 39.859 ns  ; controlador:ctrl|state[5]        ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 39.841 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[27]           ; clock      ;
; N/A                                     ; None                                                ; 39.736 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 39.584 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; ExceptionSelector ; clock      ;
; N/A                                     ; None                                                ; 39.543 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 39.504 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[27]           ; clock      ;
; N/A                                     ; None                                                ; 39.421 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 39.293 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; ExceptionSelector ; clock      ;
; N/A                                     ; None                                                ; 39.278 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[27]           ; clock      ;
; N/A                                     ; None                                                ; 39.008 ns  ; controlador:ctrl|state[6]        ; Alu[27]           ; clock      ;
; N/A                                     ; None                                                ; 38.956 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; ExceptionSelector ; clock      ;
; N/A                                     ; None                                                ; 38.882 ns  ; controlador:ctrl|state[2]        ; Alu[27]           ; clock      ;
; N/A                                     ; None                                                ; 38.820 ns  ; controlador:ctrl|state[0]        ; Alu[27]           ; clock      ;
; N/A                                     ; None                                                ; 38.805 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[27]           ; clock      ;
; N/A                                     ; None                                                ; 38.730 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; ExceptionSelector ; clock      ;
; N/A                                     ; None                                                ; 38.656 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[31]           ; clock      ;
; N/A                                     ; None                                                ; 38.641 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[27]           ; clock      ;
; N/A                                     ; None                                                ; 38.623 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[27]           ; clock      ;
; N/A                                     ; None                                                ; 38.621 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[27]           ; clock      ;
; N/A                                     ; None                                                ; 38.593 ns  ; controlador:ctrl|state[4]        ; Alu[27]           ; clock      ;
; N/A                                     ; None                                                ; 38.540 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[26]           ; clock      ;
; N/A                                     ; None                                                ; 38.495 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[27]           ; clock      ;
; N/A                                     ; None                                                ; 38.460 ns  ; controlador:ctrl|state[6]        ; ExceptionSelector ; clock      ;
; N/A                                     ; None                                                ; 38.419 ns  ; controlador:ctrl|state[3]        ; Alu[27]           ; clock      ;
; N/A                                     ; None                                                ; 38.418 ns  ; controlador:ctrl|state[1]        ; Alu[27]           ; clock      ;
; N/A                                     ; None                                                ; 38.374 ns  ; controlador:ctrl|state[5]        ; Alu[27]           ; clock      ;
; N/A                                     ; None                                                ; 38.370 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[25]           ; clock      ;
; N/A                                     ; None                                                ; 38.365 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[31]           ; clock      ;
; N/A                                     ; None                                                ; 38.334 ns  ; controlador:ctrl|state[2]        ; ExceptionSelector ; clock      ;
; N/A                                     ; None                                                ; 38.272 ns  ; controlador:ctrl|state[0]        ; ExceptionSelector ; clock      ;
; N/A                                     ; None                                                ; 38.257 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; ExceptionSelector ; clock      ;
; N/A                                     ; None                                                ; 38.251 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[27]           ; clock      ;
; N/A                                     ; None                                                ; 38.249 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[26]           ; clock      ;
; N/A                                     ; None                                                ; 38.149 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[30]           ; clock      ;
; N/A                                     ; None                                                ; 38.093 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; ExceptionSelector ; clock      ;
; N/A                                     ; None                                                ; 38.079 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[25]           ; clock      ;
; N/A                                     ; None                                                ; 38.075 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; ExceptionSelector ; clock      ;
; N/A                                     ; None                                                ; 38.073 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; ExceptionSelector ; clock      ;
; N/A                                     ; None                                                ; 38.058 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[27]           ; clock      ;
; N/A                                     ; None                                                ; 38.045 ns  ; controlador:ctrl|state[4]        ; ExceptionSelector ; clock      ;
; N/A                                     ; None                                                ; 38.028 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[31]           ; clock      ;
; N/A                                     ; None                                                ; 37.947 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; ExceptionSelector ; clock      ;
; N/A                                     ; None                                                ; 37.936 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[27]           ; clock      ;
; N/A                                     ; None                                                ; 37.912 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[26]           ; clock      ;
; N/A                                     ; None                                                ; 37.871 ns  ; controlador:ctrl|state[3]        ; ExceptionSelector ; clock      ;
; N/A                                     ; None                                                ; 37.870 ns  ; controlador:ctrl|state[1]        ; ExceptionSelector ; clock      ;
; N/A                                     ; None                                                ; 37.858 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[30]           ; clock      ;
; N/A                                     ; None                                                ; 37.826 ns  ; controlador:ctrl|state[5]        ; ExceptionSelector ; clock      ;
; N/A                                     ; None                                                ; 37.825 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[28]           ; clock      ;
; N/A                                     ; None                                                ; 37.802 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[31]           ; clock      ;
; N/A                                     ; None                                                ; 37.742 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[25]           ; clock      ;
; N/A                                     ; None                                                ; 37.703 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; ExceptionSelector ; clock      ;
; N/A                                     ; None                                                ; 37.686 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[26]           ; clock      ;
; N/A                                     ; None                                                ; 37.534 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[28]           ; clock      ;
; N/A                                     ; None                                                ; 37.532 ns  ; controlador:ctrl|state[6]        ; Alu[31]           ; clock      ;
; N/A                                     ; None                                                ; 37.521 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[30]           ; clock      ;
; N/A                                     ; None                                                ; 37.516 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[25]           ; clock      ;
; N/A                                     ; None                                                ; 37.510 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; ExceptionSelector ; clock      ;
; N/A                                     ; None                                                ; 37.416 ns  ; controlador:ctrl|state[6]        ; Alu[26]           ; clock      ;
; N/A                                     ; None                                                ; 37.406 ns  ; controlador:ctrl|state[2]        ; Alu[31]           ; clock      ;
; N/A                                     ; None                                                ; 37.388 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; ExceptionSelector ; clock      ;
; N/A                                     ; None                                                ; 37.344 ns  ; controlador:ctrl|state[0]        ; Alu[31]           ; clock      ;
; N/A                                     ; None                                                ; 37.329 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[31]           ; clock      ;
; N/A                                     ; None                                                ; 37.295 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[30]           ; clock      ;
; N/A                                     ; None                                                ; 37.290 ns  ; controlador:ctrl|state[2]        ; Alu[26]           ; clock      ;
; N/A                                     ; None                                                ; 37.246 ns  ; controlador:ctrl|state[6]        ; Alu[25]           ; clock      ;
; N/A                                     ; None                                                ; 37.228 ns  ; controlador:ctrl|state[0]        ; Alu[26]           ; clock      ;
; N/A                                     ; None                                                ; 37.213 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[26]           ; clock      ;
; N/A                                     ; None                                                ; 37.197 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[28]           ; clock      ;
; N/A                                     ; None                                                ; 37.172 ns  ; RegDesloc:Deslocamento|temp[0]   ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 37.165 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[31]           ; clock      ;
; N/A                                     ; None                                                ; 37.147 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[31]           ; clock      ;
; N/A                                     ; None                                                ; 37.145 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[31]           ; clock      ;
; N/A                                     ; None                                                ; 37.120 ns  ; controlador:ctrl|state[2]        ; Alu[25]           ; clock      ;
; N/A                                     ; None                                                ; 37.117 ns  ; controlador:ctrl|state[4]        ; Alu[31]           ; clock      ;
; N/A                                     ; None                                                ; 37.058 ns  ; controlador:ctrl|state[0]        ; Alu[25]           ; clock      ;
; N/A                                     ; None                                                ; 37.057 ns  ; Registrador:B|Saida[1]           ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 37.049 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[26]           ; clock      ;
; N/A                                     ; None                                                ; 37.043 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[25]           ; clock      ;
; N/A                                     ; None                                                ; 37.031 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[26]           ; clock      ;
; N/A                                     ; None                                                ; 37.029 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[26]           ; clock      ;
; N/A                                     ; None                                                ; 37.025 ns  ; controlador:ctrl|state[6]        ; Alu[30]           ; clock      ;
; N/A                                     ; None                                                ; 37.019 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[31]           ; clock      ;
; N/A                                     ; None                                                ; 37.001 ns  ; controlador:ctrl|state[4]        ; Alu[26]           ; clock      ;
; N/A                                     ; None                                                ; 36.971 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[28]           ; clock      ;
; N/A                                     ; None                                                ; 36.943 ns  ; controlador:ctrl|state[3]        ; Alu[31]           ; clock      ;
; N/A                                     ; None                                                ; 36.942 ns  ; controlador:ctrl|state[1]        ; Alu[31]           ; clock      ;
; N/A                                     ; None                                                ; 36.903 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[26]           ; clock      ;
; N/A                                     ; None                                                ; 36.899 ns  ; controlador:ctrl|state[2]        ; Alu[30]           ; clock      ;
; N/A                                     ; None                                                ; 36.898 ns  ; controlador:ctrl|state[5]        ; Alu[31]           ; clock      ;
; N/A                                     ; None                                                ; 36.879 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[25]           ; clock      ;
; N/A                                     ; None                                                ; 36.861 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[25]           ; clock      ;
; N/A                                     ; None                                                ; 36.859 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[25]           ; clock      ;
; N/A                                     ; None                                                ; 36.837 ns  ; controlador:ctrl|state[0]        ; Alu[30]           ; clock      ;
; N/A                                     ; None                                                ; 36.831 ns  ; controlador:ctrl|state[4]        ; Alu[25]           ; clock      ;
; N/A                                     ; None                                                ; 36.827 ns  ; controlador:ctrl|state[3]        ; Alu[26]           ; clock      ;
; N/A                                     ; None                                                ; 36.826 ns  ; controlador:ctrl|state[1]        ; Alu[26]           ; clock      ;
; N/A                                     ; None                                                ; 36.822 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[30]           ; clock      ;
; N/A                                     ; None                                                ; 36.782 ns  ; controlador:ctrl|state[5]        ; Alu[26]           ; clock      ;
; N/A                                     ; None                                                ; 36.775 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[31]           ; clock      ;
; N/A                                     ; None                                                ; 36.757 ns  ; Registrador:B|Saida[0]           ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 36.733 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[25]           ; clock      ;
; N/A                                     ; None                                                ; 36.701 ns  ; controlador:ctrl|state[6]        ; Alu[28]           ; clock      ;
; N/A                                     ; None                                                ; 36.659 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[26]           ; clock      ;
; N/A                                     ; None                                                ; 36.658 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[30]           ; clock      ;
; N/A                                     ; None                                                ; 36.657 ns  ; controlador:ctrl|state[3]        ; Alu[25]           ; clock      ;
; N/A                                     ; None                                                ; 36.656 ns  ; controlador:ctrl|state[1]        ; Alu[25]           ; clock      ;
; N/A                                     ; None                                                ; 36.640 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[30]           ; clock      ;
; N/A                                     ; None                                                ; 36.638 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[30]           ; clock      ;
; N/A                                     ; None                                                ; 36.612 ns  ; controlador:ctrl|state[5]        ; Alu[25]           ; clock      ;
; N/A                                     ; None                                                ; 36.610 ns  ; controlador:ctrl|state[4]        ; Alu[30]           ; clock      ;
; N/A                                     ; None                                                ; 36.582 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[31]           ; clock      ;
; N/A                                     ; None                                                ; 36.575 ns  ; controlador:ctrl|state[2]        ; Alu[28]           ; clock      ;
; N/A                                     ; None                                                ; 36.551 ns  ; Registrador:A|Saida[0]           ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 36.513 ns  ; controlador:ctrl|state[0]        ; Alu[28]           ; clock      ;
; N/A                                     ; None                                                ; 36.512 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[30]           ; clock      ;
; N/A                                     ; None                                                ; 36.498 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[28]           ; clock      ;
; N/A                                     ; None                                                ; 36.489 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[25]           ; clock      ;
; N/A                                     ; None                                                ; 36.466 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[26]           ; clock      ;
; N/A                                     ; None                                                ; 36.460 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[31]           ; clock      ;
; N/A                                     ; None                                                ; 36.436 ns  ; controlador:ctrl|state[3]        ; Alu[30]           ; clock      ;
; N/A                                     ; None                                                ; 36.435 ns  ; controlador:ctrl|state[1]        ; Alu[30]           ; clock      ;
; N/A                                     ; None                                                ; 36.391 ns  ; controlador:ctrl|state[5]        ; Alu[30]           ; clock      ;
; N/A                                     ; None                                                ; 36.344 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[26]           ; clock      ;
; N/A                                     ; None                                                ; 36.334 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[28]           ; clock      ;
; N/A                                     ; None                                                ; 36.329 ns  ; Registrador:B|Saida[2]           ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 36.316 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[28]           ; clock      ;
; N/A                                     ; None                                                ; 36.314 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[28]           ; clock      ;
; N/A                                     ; None                                                ; 36.296 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[25]           ; clock      ;
; N/A                                     ; None                                                ; 36.286 ns  ; controlador:ctrl|state[4]        ; Alu[28]           ; clock      ;
; N/A                                     ; None                                                ; 36.268 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[30]           ; clock      ;
; N/A                                     ; None                                                ; 36.265 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[24]           ; clock      ;
; N/A                                     ; None                                                ; 36.188 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[28]           ; clock      ;
; N/A                                     ; None                                                ; 36.174 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[25]           ; clock      ;
; N/A                                     ; None                                                ; 36.145 ns  ; RegDesloc:Deslocamento|temp[4]   ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 36.112 ns  ; controlador:ctrl|state[3]        ; Alu[28]           ; clock      ;
; N/A                                     ; None                                                ; 36.111 ns  ; controlador:ctrl|state[1]        ; Alu[28]           ; clock      ;
; N/A                                     ; None                                                ; 36.075 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[30]           ; clock      ;
; N/A                                     ; None                                                ; 36.067 ns  ; controlador:ctrl|state[5]        ; Alu[28]           ; clock      ;
; N/A                                     ; None                                                ; 36.004 ns  ; Registrador:A|Saida[1]           ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 35.987 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[29]           ; clock      ;
; N/A                                     ; None                                                ; 35.974 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[24]           ; clock      ;
; N/A                                     ; None                                                ; 35.953 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[30]           ; clock      ;
; N/A                                     ; None                                                ; 35.944 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[28]           ; clock      ;
; N/A                                     ; None                                                ; 35.817 ns  ; RegDesloc:Deslocamento|temp[1]   ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 35.803 ns  ; RegDesloc:Deslocamento|temp[6]   ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 35.780 ns  ; RegDesloc:Deslocamento|temp[2]   ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 35.751 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[28]           ; clock      ;
; N/A                                     ; None                                                ; 35.696 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[29]           ; clock      ;
; N/A                                     ; None                                                ; 35.687 ns  ; RegDesloc:Deslocamento|temp[0]   ; Alu[27]           ; clock      ;
; N/A                                     ; None                                                ; 35.652 ns  ; Registrador:B|Saida[3]           ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 35.637 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[24]           ; clock      ;
; N/A                                     ; None                                                ; 35.629 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[28]           ; clock      ;
; N/A                                     ; None                                                ; 35.602 ns  ; RegDesloc:Deslocamento|temp[3]   ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 35.572 ns  ; Registrador:B|Saida[1]           ; Alu[27]           ; clock      ;
; N/A                                     ; None                                                ; 35.411 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[24]           ; clock      ;
; N/A                                     ; None                                                ; 35.359 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[29]           ; clock      ;
; N/A                                     ; None                                                ; 35.272 ns  ; Registrador:B|Saida[0]           ; Alu[27]           ; clock      ;
; N/A                                     ; None                                                ; 35.141 ns  ; controlador:ctrl|state[6]        ; Alu[24]           ; clock      ;
; N/A                                     ; None                                                ; 35.139 ns  ; RegDesloc:Deslocamento|temp[0]   ; ExceptionSelector ; clock      ;
; N/A                                     ; None                                                ; 35.133 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[29]           ; clock      ;
; N/A                                     ; None                                                ; 35.100 ns  ; Registrador:PCreg|Saida[0]       ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 35.066 ns  ; Registrador:A|Saida[0]           ; Alu[27]           ; clock      ;
; N/A                                     ; None                                                ; 35.059 ns  ; Registrador:B|Saida[5]           ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 35.024 ns  ; Registrador:B|Saida[1]           ; ExceptionSelector ; clock      ;
; N/A                                     ; None                                                ; 35.015 ns  ; controlador:ctrl|state[2]        ; Alu[24]           ; clock      ;
; N/A                                     ; None                                                ; 34.968 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[23]           ; clock      ;
; N/A                                     ; None                                                ; 34.953 ns  ; controlador:ctrl|state[0]        ; Alu[24]           ; clock      ;
; N/A                                     ; None                                                ; 34.938 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[24]           ; clock      ;
; N/A                                     ; None                                                ; 34.912 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[22]           ; clock      ;
; N/A                                     ; None                                                ; 34.903 ns  ; Registrador:A|Saida[3]           ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 34.863 ns  ; controlador:ctrl|state[6]        ; Alu[29]           ; clock      ;
; N/A                                     ; None                                                ; 34.844 ns  ; Registrador:B|Saida[2]           ; Alu[27]           ; clock      ;
; N/A                                     ; None                                                ; 34.774 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[24]           ; clock      ;
; N/A                                     ; None                                                ; 34.756 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[24]           ; clock      ;
; N/A                                     ; None                                                ; 34.754 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[24]           ; clock      ;
; N/A                                     ; None                                                ; 34.738 ns  ; Instr_Reg:inst_reg|Instr15_0[6]  ; WriteDataReg[0]   ; clock      ;
; N/A                                     ; None                                                ; 34.737 ns  ; controlador:ctrl|state[2]        ; Alu[29]           ; clock      ;
; N/A                                     ; None                                                ; 34.726 ns  ; controlador:ctrl|state[4]        ; Alu[24]           ; clock      ;
; N/A                                     ; None                                                ; 34.724 ns  ; Registrador:B|Saida[0]           ; ExceptionSelector ; clock      ;
; N/A                                     ; None                                                ; 34.677 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[23]           ; clock      ;
; N/A                                     ; None                                                ; 34.675 ns  ; controlador:ctrl|state[0]        ; Alu[29]           ; clock      ;
; N/A                                     ; None                                                ; 34.660 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[29]           ; clock      ;
; N/A                                     ; None                                                ; 34.660 ns  ; RegDesloc:Deslocamento|temp[4]   ; Alu[27]           ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                  ;                   ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------+-------------------+------------+


+----------------------------------------------------------------------------------------+
; th                                                                                     ;
+---------------+-------------+-----------+-------+---------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To                        ; To Clock ;
+---------------+-------------+-----------+-------+---------------------------+----------+
; N/A           ; None        ; -0.066 ns ; reset ; controlador:ctrl|state[1] ; clock    ;
; N/A           ; None        ; -0.322 ns ; reset ; controlador:ctrl|state[3] ; clock    ;
; N/A           ; None        ; -0.322 ns ; reset ; controlador:ctrl|state[5] ; clock    ;
; N/A           ; None        ; -0.594 ns ; reset ; controlador:ctrl|state[4] ; clock    ;
; N/A           ; None        ; -2.259 ns ; reset ; controlador:ctrl|state[0] ; clock    ;
; N/A           ; None        ; -2.366 ns ; reset ; controlador:ctrl|state[2] ; clock    ;
; N/A           ; None        ; -2.439 ns ; reset ; controlador:ctrl|state[6] ; clock    ;
+---------------+-------------+-----------+-------+---------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri May 04 18:36:17 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off hardware -c hardware --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Info: Clock "clock" has Internal fmax of 28.85 MHz between source register "Instr_Reg:inst_reg|Instr31_26[0]" and destination register "Banco_reg:BancoDeRegistradores|Reg17[0]" (period= 34.668 ns)
    Info: + Longest register to register delay is 34.386 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X43_Y26_N1; Fanout = 30; REG Node = 'Instr_Reg:inst_reg|Instr31_26[0]'
        Info: 2: + IC(0.670 ns) + CELL(0.542 ns) = 1.212 ns; Loc. = LCCOMB_X43_Y26_N22; Fanout = 2; COMB Node = 'controlador:ctrl|WideOr15~0'
        Info: 3: + IC(1.561 ns) + CELL(0.322 ns) = 3.095 ns; Loc. = LCCOMB_X44_Y27_N24; Fanout = 1; COMB Node = 'controlador:ctrl|Selector15~6'
        Info: 4: + IC(0.304 ns) + CELL(0.319 ns) = 3.718 ns; Loc. = LCCOMB_X44_Y27_N2; Fanout = 1; COMB Node = 'controlador:ctrl|Selector15~7'
        Info: 5: + IC(0.292 ns) + CELL(0.178 ns) = 4.188 ns; Loc. = LCCOMB_X44_Y27_N28; Fanout = 1; COMB Node = 'controlador:ctrl|Selector15~8'
        Info: 6: + IC(0.299 ns) + CELL(0.516 ns) = 5.003 ns; Loc. = LCCOMB_X44_Y27_N12; Fanout = 64; COMB Node = 'controlador:ctrl|Selector15~9'
        Info: 7: + IC(1.942 ns) + CELL(0.178 ns) = 7.123 ns; Loc. = LCCOMB_X40_Y26_N30; Fanout = 1; COMB Node = 'mux4entradas32bits:EntradaULA2Selection|Mux30~0'
        Info: 8: + IC(0.286 ns) + CELL(0.178 ns) = 7.587 ns; Loc. = LCCOMB_X40_Y26_N0; Fanout = 4; COMB Node = 'mux4entradas32bits:EntradaULA2Selection|Mux30~1'
        Info: 9: + IC(0.803 ns) + CELL(0.178 ns) = 8.568 ns; Loc. = LCCOMB_X41_Y27_N18; Fanout = 2; COMB Node = 'Ula32:ULA|Mux62~0'
        Info: 10: + IC(0.314 ns) + CELL(0.521 ns) = 9.403 ns; Loc. = LCCOMB_X41_Y27_N22; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[1]~14'
        Info: 11: + IC(0.321 ns) + CELL(0.178 ns) = 9.902 ns; Loc. = LCCOMB_X41_Y27_N0; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[2]~15'
        Info: 12: + IC(0.305 ns) + CELL(0.521 ns) = 10.728 ns; Loc. = LCCOMB_X41_Y27_N20; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[4]~19'
        Info: 13: + IC(0.553 ns) + CELL(0.178 ns) = 11.459 ns; Loc. = LCCOMB_X40_Y27_N0; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[4]~20'
        Info: 14: + IC(0.305 ns) + CELL(0.178 ns) = 11.942 ns; Loc. = LCCOMB_X40_Y27_N28; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[6]~23'
        Info: 15: + IC(0.553 ns) + CELL(0.319 ns) = 12.814 ns; Loc. = LCCOMB_X40_Y27_N6; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[8]~65'
        Info: 16: + IC(0.292 ns) + CELL(0.178 ns) = 13.284 ns; Loc. = LCCOMB_X40_Y27_N16; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[8]~26'
        Info: 17: + IC(0.305 ns) + CELL(0.322 ns) = 13.911 ns; Loc. = LCCOMB_X40_Y27_N22; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[9]~29'
        Info: 18: + IC(0.316 ns) + CELL(0.178 ns) = 14.405 ns; Loc. = LCCOMB_X40_Y27_N24; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[10]~30'
        Info: 19: + IC(0.908 ns) + CELL(0.322 ns) = 15.635 ns; Loc. = LCCOMB_X40_Y30_N24; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[11]~32'
        Info: 20: + IC(0.319 ns) + CELL(0.322 ns) = 16.276 ns; Loc. = LCCOMB_X40_Y30_N12; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[12]~34'
        Info: 21: + IC(0.545 ns) + CELL(0.322 ns) = 17.143 ns; Loc. = LCCOMB_X40_Y30_N6; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[13]~35'
        Info: 22: + IC(0.305 ns) + CELL(0.178 ns) = 17.626 ns; Loc. = LCCOMB_X40_Y30_N8; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[14]~36'
        Info: 23: + IC(0.306 ns) + CELL(0.322 ns) = 18.254 ns; Loc. = LCCOMB_X40_Y30_N28; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[15]~38'
        Info: 24: + IC(0.310 ns) + CELL(0.178 ns) = 18.742 ns; Loc. = LCCOMB_X40_Y30_N16; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[16]~40'
        Info: 25: + IC(0.312 ns) + CELL(0.322 ns) = 19.376 ns; Loc. = LCCOMB_X40_Y30_N18; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[17]~41'
        Info: 26: + IC(0.308 ns) + CELL(0.178 ns) = 19.862 ns; Loc. = LCCOMB_X40_Y30_N20; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[18]~42'
        Info: 27: + IC(0.317 ns) + CELL(0.322 ns) = 20.501 ns; Loc. = LCCOMB_X40_Y30_N0; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[19]~44'
        Info: 28: + IC(0.305 ns) + CELL(0.178 ns) = 20.984 ns; Loc. = LCCOMB_X40_Y30_N4; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[20]~46'
        Info: 29: + IC(0.305 ns) + CELL(0.322 ns) = 21.611 ns; Loc. = LCCOMB_X40_Y30_N14; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[21]~47'
        Info: 30: + IC(0.920 ns) + CELL(0.178 ns) = 22.709 ns; Loc. = LCCOMB_X41_Y28_N16; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[22]~48'
        Info: 31: + IC(0.310 ns) + CELL(0.322 ns) = 23.341 ns; Loc. = LCCOMB_X41_Y28_N28; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[23]~50'
        Info: 32: + IC(0.305 ns) + CELL(0.178 ns) = 23.824 ns; Loc. = LCCOMB_X41_Y28_N24; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[24]~52'
        Info: 33: + IC(0.309 ns) + CELL(0.322 ns) = 24.455 ns; Loc. = LCCOMB_X41_Y28_N18; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[25]~53'
        Info: 34: + IC(0.313 ns) + CELL(0.178 ns) = 24.946 ns; Loc. = LCCOMB_X41_Y28_N4; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[26]~54'
        Info: 35: + IC(0.312 ns) + CELL(0.322 ns) = 25.580 ns; Loc. = LCCOMB_X41_Y28_N0; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[27]~56'
        Info: 36: + IC(0.311 ns) + CELL(0.178 ns) = 26.069 ns; Loc. = LCCOMB_X41_Y28_N12; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[28]~58'
        Info: 37: + IC(0.553 ns) + CELL(0.322 ns) = 26.944 ns; Loc. = LCCOMB_X41_Y28_N14; Fanout = 6; COMB Node = 'Ula32:ULA|carry_temp[29]~59'
        Info: 38: + IC(0.318 ns) + CELL(0.322 ns) = 27.584 ns; Loc. = LCCOMB_X41_Y28_N26; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[30]~62'
        Info: 39: + IC(0.534 ns) + CELL(0.521 ns) = 28.639 ns; Loc. = LCCOMB_X42_Y28_N6; Fanout = 1; COMB Node = 'Ula32:ULA|soma_temp[31]'
        Info: 40: + IC(0.880 ns) + CELL(0.461 ns) = 29.980 ns; Loc. = LCCOMB_X41_Y29_N30; Fanout = 1; COMB Node = 'Ula32:ULA|Maior~1'
        Info: 41: + IC(0.299 ns) + CELL(0.178 ns) = 30.457 ns; Loc. = LCCOMB_X41_Y29_N6; Fanout = 1; COMB Node = 'Ula32:ULA|Maior~2'
        Info: 42: + IC(0.286 ns) + CELL(0.178 ns) = 30.921 ns; Loc. = LCCOMB_X41_Y29_N28; Fanout = 1; COMB Node = 'mux8entradas32bits:DadoASerEscritoSelection|Mux31~1'
        Info: 43: + IC(1.458 ns) + CELL(0.178 ns) = 32.557 ns; Loc. = LCCOMB_X49_Y33_N24; Fanout = 33; COMB Node = 'mux8entradas32bits:DadoASerEscritoSelection|Mux31~3'
        Info: 44: + IC(1.416 ns) + CELL(0.413 ns) = 34.386 ns; Loc. = LCFF_X50_Y30_N29; Fanout = 2; REG Node = 'Banco_reg:BancoDeRegistradores|Reg17[0]'
        Info: Total cell delay = 12.201 ns ( 35.48 % )
        Info: Total interconnect delay = 22.185 ns ( 64.52 % )
    Info: - Smallest clock skew is -0.043 ns
        Info: + Shortest clock path from clock "clock" to destination register is 3.062 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1616; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(1.310 ns) + CELL(0.602 ns) = 3.062 ns; Loc. = LCFF_X50_Y30_N29; Fanout = 2; REG Node = 'Banco_reg:BancoDeRegistradores|Reg17[0]'
            Info: Total cell delay = 1.628 ns ( 53.17 % )
            Info: Total interconnect delay = 1.434 ns ( 46.83 % )
        Info: - Longest clock path from clock "clock" to source register is 3.105 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1616; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(1.353 ns) + CELL(0.602 ns) = 3.105 ns; Loc. = LCFF_X43_Y26_N1; Fanout = 30; REG Node = 'Instr_Reg:inst_reg|Instr31_26[0]'
            Info: Total cell delay = 1.628 ns ( 52.43 % )
            Info: Total interconnect delay = 1.477 ns ( 47.57 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is -0.038 ns
Info: tsu for register "controlador:ctrl|state[0]" (data pin = "reset", clock pin = "clock") is 3.492 ns
    Info: + Longest pin to register delay is 6.633 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T3; Fanout = 10; PIN Node = 'reset'
        Info: 2: + IC(2.121 ns) + CELL(0.427 ns) = 3.574 ns; Loc. = LCCOMB_X41_Y26_N22; Fanout = 1; COMB Node = 'controlador:ctrl|state~35'
        Info: 3: + IC(1.186 ns) + CELL(0.545 ns) = 5.305 ns; Loc. = LCCOMB_X43_Y23_N8; Fanout = 1; COMB Node = 'controlador:ctrl|state~42'
        Info: 4: + IC(0.915 ns) + CELL(0.413 ns) = 6.633 ns; Loc. = LCFF_X44_Y27_N1; Fanout = 111; REG Node = 'controlador:ctrl|state[0]'
        Info: Total cell delay = 2.411 ns ( 36.35 % )
        Info: Total interconnect delay = 4.222 ns ( 63.65 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "clock" to destination register is 3.103 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1616; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.351 ns) + CELL(0.602 ns) = 3.103 ns; Loc. = LCFF_X44_Y27_N1; Fanout = 111; REG Node = 'controlador:ctrl|state[0]'
        Info: Total cell delay = 1.628 ns ( 52.47 % )
        Info: Total interconnect delay = 1.475 ns ( 47.53 % )
Info: tco from clock "clock" to destination pin "WriteDataReg[0]" through register "Instr_Reg:inst_reg|Instr31_26[0]" is 41.617 ns
    Info: + Longest clock path from clock "clock" to source register is 3.105 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1616; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.353 ns) + CELL(0.602 ns) = 3.105 ns; Loc. = LCFF_X43_Y26_N1; Fanout = 30; REG Node = 'Instr_Reg:inst_reg|Instr31_26[0]'
        Info: Total cell delay = 1.628 ns ( 52.43 % )
        Info: Total interconnect delay = 1.477 ns ( 47.57 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 38.235 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X43_Y26_N1; Fanout = 30; REG Node = 'Instr_Reg:inst_reg|Instr31_26[0]'
        Info: 2: + IC(0.670 ns) + CELL(0.542 ns) = 1.212 ns; Loc. = LCCOMB_X43_Y26_N22; Fanout = 2; COMB Node = 'controlador:ctrl|WideOr15~0'
        Info: 3: + IC(1.561 ns) + CELL(0.322 ns) = 3.095 ns; Loc. = LCCOMB_X44_Y27_N24; Fanout = 1; COMB Node = 'controlador:ctrl|Selector15~6'
        Info: 4: + IC(0.304 ns) + CELL(0.319 ns) = 3.718 ns; Loc. = LCCOMB_X44_Y27_N2; Fanout = 1; COMB Node = 'controlador:ctrl|Selector15~7'
        Info: 5: + IC(0.292 ns) + CELL(0.178 ns) = 4.188 ns; Loc. = LCCOMB_X44_Y27_N28; Fanout = 1; COMB Node = 'controlador:ctrl|Selector15~8'
        Info: 6: + IC(0.299 ns) + CELL(0.516 ns) = 5.003 ns; Loc. = LCCOMB_X44_Y27_N12; Fanout = 64; COMB Node = 'controlador:ctrl|Selector15~9'
        Info: 7: + IC(1.942 ns) + CELL(0.178 ns) = 7.123 ns; Loc. = LCCOMB_X40_Y26_N30; Fanout = 1; COMB Node = 'mux4entradas32bits:EntradaULA2Selection|Mux30~0'
        Info: 8: + IC(0.286 ns) + CELL(0.178 ns) = 7.587 ns; Loc. = LCCOMB_X40_Y26_N0; Fanout = 4; COMB Node = 'mux4entradas32bits:EntradaULA2Selection|Mux30~1'
        Info: 9: + IC(0.803 ns) + CELL(0.178 ns) = 8.568 ns; Loc. = LCCOMB_X41_Y27_N18; Fanout = 2; COMB Node = 'Ula32:ULA|Mux62~0'
        Info: 10: + IC(0.314 ns) + CELL(0.521 ns) = 9.403 ns; Loc. = LCCOMB_X41_Y27_N22; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[1]~14'
        Info: 11: + IC(0.321 ns) + CELL(0.178 ns) = 9.902 ns; Loc. = LCCOMB_X41_Y27_N0; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[2]~15'
        Info: 12: + IC(0.305 ns) + CELL(0.521 ns) = 10.728 ns; Loc. = LCCOMB_X41_Y27_N20; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[4]~19'
        Info: 13: + IC(0.553 ns) + CELL(0.178 ns) = 11.459 ns; Loc. = LCCOMB_X40_Y27_N0; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[4]~20'
        Info: 14: + IC(0.305 ns) + CELL(0.178 ns) = 11.942 ns; Loc. = LCCOMB_X40_Y27_N28; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[6]~23'
        Info: 15: + IC(0.553 ns) + CELL(0.319 ns) = 12.814 ns; Loc. = LCCOMB_X40_Y27_N6; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[8]~65'
        Info: 16: + IC(0.292 ns) + CELL(0.178 ns) = 13.284 ns; Loc. = LCCOMB_X40_Y27_N16; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[8]~26'
        Info: 17: + IC(0.305 ns) + CELL(0.322 ns) = 13.911 ns; Loc. = LCCOMB_X40_Y27_N22; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[9]~29'
        Info: 18: + IC(0.316 ns) + CELL(0.178 ns) = 14.405 ns; Loc. = LCCOMB_X40_Y27_N24; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[10]~30'
        Info: 19: + IC(0.908 ns) + CELL(0.322 ns) = 15.635 ns; Loc. = LCCOMB_X40_Y30_N24; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[11]~32'
        Info: 20: + IC(0.319 ns) + CELL(0.322 ns) = 16.276 ns; Loc. = LCCOMB_X40_Y30_N12; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[12]~34'
        Info: 21: + IC(0.545 ns) + CELL(0.322 ns) = 17.143 ns; Loc. = LCCOMB_X40_Y30_N6; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[13]~35'
        Info: 22: + IC(0.305 ns) + CELL(0.178 ns) = 17.626 ns; Loc. = LCCOMB_X40_Y30_N8; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[14]~36'
        Info: 23: + IC(0.306 ns) + CELL(0.322 ns) = 18.254 ns; Loc. = LCCOMB_X40_Y30_N28; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[15]~38'
        Info: 24: + IC(0.310 ns) + CELL(0.178 ns) = 18.742 ns; Loc. = LCCOMB_X40_Y30_N16; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[16]~40'
        Info: 25: + IC(0.312 ns) + CELL(0.322 ns) = 19.376 ns; Loc. = LCCOMB_X40_Y30_N18; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[17]~41'
        Info: 26: + IC(0.308 ns) + CELL(0.178 ns) = 19.862 ns; Loc. = LCCOMB_X40_Y30_N20; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[18]~42'
        Info: 27: + IC(0.317 ns) + CELL(0.322 ns) = 20.501 ns; Loc. = LCCOMB_X40_Y30_N0; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[19]~44'
        Info: 28: + IC(0.305 ns) + CELL(0.178 ns) = 20.984 ns; Loc. = LCCOMB_X40_Y30_N4; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[20]~46'
        Info: 29: + IC(0.305 ns) + CELL(0.322 ns) = 21.611 ns; Loc. = LCCOMB_X40_Y30_N14; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[21]~47'
        Info: 30: + IC(0.920 ns) + CELL(0.178 ns) = 22.709 ns; Loc. = LCCOMB_X41_Y28_N16; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[22]~48'
        Info: 31: + IC(0.310 ns) + CELL(0.322 ns) = 23.341 ns; Loc. = LCCOMB_X41_Y28_N28; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[23]~50'
        Info: 32: + IC(0.305 ns) + CELL(0.178 ns) = 23.824 ns; Loc. = LCCOMB_X41_Y28_N24; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[24]~52'
        Info: 33: + IC(0.309 ns) + CELL(0.322 ns) = 24.455 ns; Loc. = LCCOMB_X41_Y28_N18; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[25]~53'
        Info: 34: + IC(0.313 ns) + CELL(0.178 ns) = 24.946 ns; Loc. = LCCOMB_X41_Y28_N4; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[26]~54'
        Info: 35: + IC(0.312 ns) + CELL(0.322 ns) = 25.580 ns; Loc. = LCCOMB_X41_Y28_N0; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[27]~56'
        Info: 36: + IC(0.311 ns) + CELL(0.178 ns) = 26.069 ns; Loc. = LCCOMB_X41_Y28_N12; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[28]~58'
        Info: 37: + IC(0.553 ns) + CELL(0.322 ns) = 26.944 ns; Loc. = LCCOMB_X41_Y28_N14; Fanout = 6; COMB Node = 'Ula32:ULA|carry_temp[29]~59'
        Info: 38: + IC(0.318 ns) + CELL(0.322 ns) = 27.584 ns; Loc. = LCCOMB_X41_Y28_N26; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[30]~62'
        Info: 39: + IC(0.534 ns) + CELL(0.521 ns) = 28.639 ns; Loc. = LCCOMB_X42_Y28_N6; Fanout = 1; COMB Node = 'Ula32:ULA|soma_temp[31]'
        Info: 40: + IC(0.880 ns) + CELL(0.461 ns) = 29.980 ns; Loc. = LCCOMB_X41_Y29_N30; Fanout = 1; COMB Node = 'Ula32:ULA|Maior~1'
        Info: 41: + IC(0.299 ns) + CELL(0.178 ns) = 30.457 ns; Loc. = LCCOMB_X41_Y29_N6; Fanout = 1; COMB Node = 'Ula32:ULA|Maior~2'
        Info: 42: + IC(0.286 ns) + CELL(0.178 ns) = 30.921 ns; Loc. = LCCOMB_X41_Y29_N28; Fanout = 1; COMB Node = 'mux8entradas32bits:DadoASerEscritoSelection|Mux31~1'
        Info: 43: + IC(1.458 ns) + CELL(0.178 ns) = 32.557 ns; Loc. = LCCOMB_X49_Y33_N24; Fanout = 33; COMB Node = 'mux8entradas32bits:DadoASerEscritoSelection|Mux31~3'
        Info: 44: + IC(2.672 ns) + CELL(3.006 ns) = 38.235 ns; Loc. = PIN_C17; Fanout = 0; PIN Node = 'WriteDataReg[0]'
        Info: Total cell delay = 14.794 ns ( 38.69 % )
        Info: Total interconnect delay = 23.441 ns ( 61.31 % )
Info: th for register "controlador:ctrl|state[1]" (data pin = "reset", clock pin = "clock") is -0.066 ns
    Info: + Longest clock path from clock "clock" to destination register is 3.101 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1616; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.349 ns) + CELL(0.602 ns) = 3.101 ns; Loc. = LCFF_X43_Y28_N17; Fanout = 100; REG Node = 'controlador:ctrl|state[1]'
        Info: Total cell delay = 1.628 ns ( 52.50 % )
        Info: Total interconnect delay = 1.473 ns ( 47.50 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 3.453 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T3; Fanout = 10; PIN Node = 'reset'
        Info: 2: + IC(1.847 ns) + CELL(0.580 ns) = 3.453 ns; Loc. = LCFF_X43_Y28_N17; Fanout = 100; REG Node = 'controlador:ctrl|state[1]'
        Info: Total cell delay = 1.606 ns ( 46.51 % )
        Info: Total interconnect delay = 1.847 ns ( 53.49 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 213 megabytes
    Info: Processing ended: Fri May 04 18:36:19 2018
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


