0.7
2020.2
May 22 2025
00:13:55
C:/Users/alexa/vivado_projects/8bitprocessor/8bitprocessor.sim/sim_1/behav/xsim/glbl.v,1741209010,verilog,,,,glbl,,uvm,,,,,,
C:/Users/alexa/vivado_projects/8bitprocessor/8bitprocessor.srcs/sim_1/imports/sim_sources/testbench_8.sv,1757182550,systemVerilog,,,,testbench8,,uvm,../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/alexa/vivado_projects/8bitprocessor/8bitprocessor.srcs/sources_1/new/control_8.sv,1757189001,systemVerilog,,C:/Users/alexa/vivado_projects/8bitprocessor/8bitprocessor.srcs/sources_1/new/reg_8.sv,,control_8,,uvm,../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/alexa/vivado_projects/8bitprocessor/8bitprocessor.srcs/sources_1/new/reg_8.sv,1757186413,systemVerilog,,C:/Users/alexa/vivado_projects/8bitprocessor/8bitprocessor.srcs/sources_1/new/reg_8_unit.sv,,reg_8,,uvm,../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/alexa/vivado_projects/8bitprocessor/8bitprocessor.srcs/sources_1/new/reg_8_unit.sv,1757186392,systemVerilog,,C:/Users/alexa/vivado_projects/8bitprocessor/8bitprocessor.srcs/sim_1/imports/sim_sources/testbench_8.sv,,reg_8_unit,,uvm,../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/alexa/vivado_projects/8bitprocessor/design_source/Control.sv,1757182550,systemVerilog,C:/Users/alexa/vivado_projects/8bitprocessor/design_source/HexDriver.sv;C:/Users/alexa/vivado_projects/8bitprocessor/design_source/Processor.sv;C:/Users/alexa/vivado_projects/8bitprocessor/design_source/Reg_4.sv;C:/Users/alexa/vivado_projects/8bitprocessor/design_source/Register_unit.sv;C:/Users/alexa/vivado_projects/8bitprocessor/design_source/Router.sv;C:/Users/alexa/vivado_projects/8bitprocessor/design_source/Synchronizers.sv;C:/Users/alexa/vivado_projects/8bitprocessor/design_source/compute.sv;C:/Users/alexa/vivado_projects/8bitprocessor/sim_sources/testbench.sv,C:/Users/alexa/vivado_projects/8bitprocessor/design_source/HexDriver.sv,,$unit_Control_sv_1600465912;control,,uvm,../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/alexa/vivado_projects/8bitprocessor/design_source/HexDriver.sv,1757182550,systemVerilog,C:/Users/alexa/vivado_projects/8bitprocessor/8bitprocessor.srcs/sources_1/new/control_8.sv;C:/Users/alexa/vivado_projects/8bitprocessor/8bitprocessor.srcs/sources_1/new/reg_8.sv;C:/Users/alexa/vivado_projects/8bitprocessor/8bitprocessor.srcs/sources_1/new/reg_8_unit.sv;C:/Users/alexa/vivado_projects/8bitprocessor/design_source/Processor.sv;C:/Users/alexa/vivado_projects/8bitprocessor/design_source/Router.sv;C:/Users/alexa/vivado_projects/8bitprocessor/design_source/Synchronizers.sv;C:/Users/alexa/vivado_projects/8bitprocessor/design_source/compute.sv;C:/Users/alexa/vivado_projects/8bitprocessor/sim_sources/testbench.sv,C:/Users/alexa/vivado_projects/8bitprocessor/design_source/Processor.sv,,$unit_HexDriver_sv_2712472061;HexDriver,,uvm,../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/alexa/vivado_projects/8bitprocessor/design_source/Processor.sv,1757189661,systemVerilog,,C:/Users/alexa/vivado_projects/8bitprocessor/design_source/Router.sv,,Processor,,uvm,../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/alexa/vivado_projects/8bitprocessor/design_source/Reg_4.sv,1757182550,systemVerilog,,C:/Users/alexa/vivado_projects/8bitprocessor/design_source/Register_unit.sv,,reg_4,,uvm,../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/alexa/vivado_projects/8bitprocessor/design_source/Register_unit.sv,1757182550,systemVerilog,,C:/Users/alexa/vivado_projects/8bitprocessor/design_source/Router.sv,,register_unit,,uvm,../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/alexa/vivado_projects/8bitprocessor/design_source/Router.sv,1757182550,systemVerilog,,C:/Users/alexa/vivado_projects/8bitprocessor/design_source/Synchronizers.sv,,router,,uvm,../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/alexa/vivado_projects/8bitprocessor/design_source/Synchronizers.sv,1757182550,systemVerilog,,C:/Users/alexa/vivado_projects/8bitprocessor/design_source/compute.sv,,sync_debounce,,uvm,../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/alexa/vivado_projects/8bitprocessor/design_source/compute.sv,1757182550,systemVerilog,,C:/Users/alexa/vivado_projects/8bitprocessor/8bitprocessor.srcs/sources_1/new/control_8.sv,,compute,,uvm,../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/alexa/vivado_projects/8bitprocessor/sim_sources/testbench.sv,1757182550,systemVerilog,,,,testbench,,uvm,../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
