#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '-sverilog' 'mem_interface.sv' 'mem.sv' 'mem_test.sv' 'top.sv' '-o' 'sim_mem' 2>&1
