

================================================================
== Vitis HLS Report for 'case_1'
================================================================
* Date:           Fri Jan 23 09:54:36 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        hls_componentsolution_tmp
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  12.00 ns|  8.748 ns|     3.24 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   111321|   111321|  1.336 ms|  1.336 ms|  111322|  111322|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- L_n1_1         |     4160|     4160|       130|          -|          -|    32|        no|
        | + L_n1_2        |      128|      128|         4|          -|          -|    32|        no|
        |- L_s1_1         |      128|      128|         4|          -|          -|    32|        no|
        |- L_n4_1         |   100416|   100416|      3138|          -|          -|    32|        no|
        | + L_n4_2        |     3136|     3136|        98|          -|          -|    32|        no|
        |  ++ L_n4_3      |       96|       96|         3|          -|          -|    32|        no|
        |- L_n5_1         |     4160|     4160|       130|          -|          -|    32|        no|
        | + L_n5_2        |      128|      128|         4|          -|          -|    32|        no|
        |- L_n6_1_L_n6_2  |     1025|     1025|         3|          1|          1|  1024|       yes|
        |- L_s3_1         |       64|       64|         2|          -|          -|    32|        no|
        |- L_s4_1         |       96|       96|         3|          -|          -|    32|        no|
        |- L_n7_1_L_n7_2  |     1027|     1027|         5|          1|          1|  1024|       yes|
        |- L_s5_1         |       96|       96|         3|          -|          -|    32|        no|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 106
* Pipeline : 2
  Pipeline-0 : II = 1, D = 3, States = { 46 47 48 }
  Pipeline-1 : II = 1, D = 5, States = { 56 57 58 59 60 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 10 6 
6 --> 7 5 
7 --> 8 
8 --> 9 
9 --> 6 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 34 
31 --> 32 
32 --> 33 
33 --> 30 
34 --> 35 
35 --> 40 36 
36 --> 37 35 
37 --> 38 36 
38 --> 39 
39 --> 37 
40 --> 41 
41 --> 42 46 
42 --> 43 41 
43 --> 44 
44 --> 45 
45 --> 42 
46 --> 49 47 
47 --> 48 
48 --> 46 
49 --> 50 
50 --> 51 
51 --> 52 53 
52 --> 51 
53 --> 54 56 
54 --> 55 
55 --> 53 
56 --> 57 
57 --> 58 
58 --> 61 59 
59 --> 60 
60 --> 56 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 85 
83 --> 84 
84 --> 82 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%i_n1_0 = alloca i32 1" [cc/case_1.cc:118]   --->   Operation 107 'alloca' 'i_n1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%add_i6285_lcssa_phi = alloca i32 1"   --->   Operation 108 'alloca' 'add_i6285_lcssa_phi' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%mul_i6339_lcssa_phi = alloca i32 1"   --->   Operation 109 'alloca' 'mul_i6339_lcssa_phi' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%mul_i6447_lcssa_phi = alloca i32 1"   --->   Operation 110 'alloca' 'mul_i6447_lcssa_phi' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%mul_i6759_lcssa_phi = alloca i32 1"   --->   Operation 111 'alloca' 'mul_i6759_lcssa_phi' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%mul_i6017_lcssa_phi = alloca i32 1"   --->   Operation 112 'alloca' 'mul_i6017_lcssa_phi' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%mul_i6071_lcssa_phi = alloca i32 1"   --->   Operation 113 'alloca' 'mul_i6071_lcssa_phi' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%add_i6125_lcssa_phi = alloca i32 1"   --->   Operation 114 'alloca' 'add_i6125_lcssa_phi' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%add_i6545_lcssa2_phi = alloca i32 1"   --->   Operation 115 'alloca' 'add_i6545_lcssa2_phi' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%add_i6663_lcssa3_phi = alloca i32 1"   --->   Operation 116 'alloca' 'add_i6663_lcssa3_phi' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%m18_1 = alloca i32 1" [cc/case_1.cc:22]   --->   Operation 117 'alloca' 'm18_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%m18_31_loc = alloca i64 1"   --->   Operation 118 'alloca' 'm18_31_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%in_scalar_addr = getelementptr i6 %in_scalar, i64 0, i64 13"   --->   Operation 119 'getelementptr' 'in_scalar_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [2/2] (2.32ns)   --->   "%in_scalar_load = load i5 %in_scalar_addr"   --->   Operation 120 'load' 'in_scalar_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 17> <RAM>
ST_1 : Operation 121 [1/1] (1.58ns)   --->   "%store_ln22 = store i32 0, i32 %m18_1" [cc/case_1.cc:22]   --->   Operation 121 'store' 'store_ln22' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 122 [1/1] (1.58ns)   --->   "%store_ln118 = store i6 0, i6 %i_n1_0" [cc/case_1.cc:118]   --->   Operation 122 'store' 'store_ln118' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 123 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_scalar_load = load i5 %in_scalar_addr"   --->   Operation 123 'load' 'in_scalar_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 17> <RAM>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%in_scalar_addr_1 = getelementptr i6 %in_scalar, i64 0, i64 5"   --->   Operation 124 'getelementptr' 'in_scalar_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [2/2] (2.32ns)   --->   "%in_scalar_load_1 = load i5 %in_scalar_addr_1"   --->   Operation 125 'load' 'in_scalar_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 17> <RAM>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%in_scalar_addr_2 = getelementptr i6 %in_scalar, i64 0, i64 7"   --->   Operation 126 'getelementptr' 'in_scalar_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 127 [2/2] (2.32ns)   --->   "%in_scalar_load_2 = load i5 %in_scalar_addr_2"   --->   Operation 127 'load' 'in_scalar_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 17> <RAM>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 128 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_scalar_load_1 = load i5 %in_scalar_addr_1"   --->   Operation 128 'load' 'in_scalar_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 17> <RAM>
ST_3 : Operation 129 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_scalar_load_2 = load i5 %in_scalar_addr_2"   --->   Operation 129 'load' 'in_scalar_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 17> <RAM>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%in_scalar_addr_3 = getelementptr i6 %in_scalar, i64 0, i64 9"   --->   Operation 130 'getelementptr' 'in_scalar_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 131 [2/2] (2.32ns)   --->   "%in_scalar_load_3 = load i5 %in_scalar_addr_3"   --->   Operation 131 'load' 'in_scalar_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 17> <RAM>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%in_scalar_addr_4 = getelementptr i6 %in_scalar, i64 0, i64 11"   --->   Operation 132 'getelementptr' 'in_scalar_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 133 [2/2] (2.32ns)   --->   "%in_scalar_load_4 = load i5 %in_scalar_addr_4"   --->   Operation 133 'load' 'in_scalar_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 17> <RAM>

State 4 <SV = 3> <Delay = 7.18>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%spectopmodule_ln7 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_24" [cc/case_1.cc:7]   --->   Operation 134 'spectopmodule' 'spectopmodule_ln7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%specinterface_ln7 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_38, i32 0, i32 0, void @empty_29, i32 0, i32 0, void @empty_29, void @empty_29, void @empty_29, i32 0, i32 0, i32 0, i32 0, void @empty_29, void @empty_29, i32 4294967295, i32 0, i32 0" [cc/case_1.cc:7]   --->   Operation 135 'specinterface' 'specinterface_ln7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %in_data_0, void @empty_36, i32 0, i32 0, void @empty_29, i32 4294967295, i32 0, void @empty_29, void @empty_29, void @empty_29, i32 0, i32 0, i32 0, i32 0, void @empty_29, void @empty_29, i32 4294967295, i32 0, i32 0"   --->   Operation 136 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %in_data_0"   --->   Operation 137 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %in_data_1, void @empty_36, i32 0, i32 0, void @empty_29, i32 4294967295, i32 0, void @empty_29, void @empty_29, void @empty_29, i32 0, i32 0, i32 0, i32 0, void @empty_29, void @empty_29, i32 4294967295, i32 0, i32 0"   --->   Operation 138 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %in_data_1"   --->   Operation 139 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %in_data_2, void @empty_36, i32 0, i32 0, void @empty_29, i32 4294967295, i32 0, void @empty_29, void @empty_29, void @empty_29, i32 0, i32 0, i32 0, i32 0, void @empty_29, void @empty_29, i32 4294967295, i32 0, i32 0"   --->   Operation 140 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %in_data_2"   --->   Operation 141 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %in_data_3, void @empty_36, i32 0, i32 0, void @empty_29, i32 4294967295, i32 0, void @empty_29, void @empty_29, void @empty_29, i32 0, i32 0, i32 0, i32 0, void @empty_29, void @empty_29, i32 4294967295, i32 0, i32 0"   --->   Operation 142 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %in_data_3"   --->   Operation 143 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %in_data_4, void @empty_36, i32 0, i32 0, void @empty_29, i32 4294967295, i32 0, void @empty_29, void @empty_29, void @empty_29, i32 0, i32 0, i32 0, i32 0, void @empty_29, void @empty_29, i32 4294967295, i32 0, i32 0"   --->   Operation 144 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %in_data_4"   --->   Operation 145 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %in_data_5, void @empty_36, i32 0, i32 0, void @empty_29, i32 4294967295, i32 0, void @empty_29, void @empty_29, void @empty_29, i32 0, i32 0, i32 0, i32 0, void @empty_29, void @empty_29, i32 4294967295, i32 0, i32 0"   --->   Operation 146 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %in_data_5"   --->   Operation 147 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %in_data_6, void @empty_36, i32 0, i32 0, void @empty_29, i32 4294967295, i32 0, void @empty_29, void @empty_29, void @empty_29, i32 0, i32 0, i32 0, i32 0, void @empty_29, void @empty_29, i32 4294967295, i32 0, i32 0"   --->   Operation 148 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %in_data_6"   --->   Operation 149 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %in_data_7, void @empty_36, i32 0, i32 0, void @empty_29, i32 4294967295, i32 0, void @empty_29, void @empty_29, void @empty_29, i32 0, i32 0, i32 0, i32 0, void @empty_29, void @empty_29, i32 4294967295, i32 0, i32 0"   --->   Operation 150 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %in_data_7"   --->   Operation 151 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %in_data_8, void @empty_36, i32 0, i32 0, void @empty_29, i32 4294967295, i32 0, void @empty_29, void @empty_29, void @empty_29, i32 0, i32 0, i32 0, i32 0, void @empty_29, void @empty_29, i32 4294967295, i32 0, i32 0"   --->   Operation 152 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %in_data_8"   --->   Operation 153 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %in_data_9, void @empty_36, i32 0, i32 0, void @empty_29, i32 4294967295, i32 0, void @empty_29, void @empty_29, void @empty_29, i32 0, i32 0, i32 0, i32 0, void @empty_29, void @empty_29, i32 4294967295, i32 0, i32 0"   --->   Operation 154 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %in_data_9"   --->   Operation 155 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %in_data_10, void @empty_36, i32 0, i32 0, void @empty_29, i32 4294967295, i32 0, void @empty_29, void @empty_29, void @empty_29, i32 0, i32 0, i32 0, i32 0, void @empty_29, void @empty_29, i32 4294967295, i32 0, i32 0"   --->   Operation 156 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %in_data_10"   --->   Operation 157 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %in_data_11, void @empty_36, i32 0, i32 0, void @empty_29, i32 4294967295, i32 0, void @empty_29, void @empty_29, void @empty_29, i32 0, i32 0, i32 0, i32 0, void @empty_29, void @empty_29, i32 4294967295, i32 0, i32 0"   --->   Operation 158 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 159 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %in_data_11"   --->   Operation 159 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %in_data_12, void @empty_36, i32 0, i32 0, void @empty_29, i32 4294967295, i32 0, void @empty_29, void @empty_29, void @empty_29, i32 0, i32 0, i32 0, i32 0, void @empty_29, void @empty_29, i32 4294967295, i32 0, i32 0"   --->   Operation 160 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %in_data_12"   --->   Operation 161 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %in_data_13, void @empty_36, i32 0, i32 0, void @empty_29, i32 4294967295, i32 0, void @empty_29, void @empty_29, void @empty_29, i32 0, i32 0, i32 0, i32 0, void @empty_29, void @empty_29, i32 4294967295, i32 0, i32 0"   --->   Operation 162 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %in_data_13"   --->   Operation 163 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %in_data_14, void @empty_36, i32 0, i32 0, void @empty_29, i32 4294967295, i32 0, void @empty_29, void @empty_29, void @empty_29, i32 0, i32 0, i32 0, i32 0, void @empty_29, void @empty_29, i32 4294967295, i32 0, i32 0"   --->   Operation 164 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %in_data_14"   --->   Operation 165 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %in_data_15, void @empty_36, i32 0, i32 0, void @empty_29, i32 4294967295, i32 0, void @empty_29, void @empty_29, void @empty_29, i32 0, i32 0, i32 0, i32 0, void @empty_29, void @empty_29, i32 4294967295, i32 0, i32 0"   --->   Operation 166 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 167 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %in_data_15"   --->   Operation 167 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 168 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %in_data_16, void @empty_36, i32 0, i32 0, void @empty_29, i32 4294967295, i32 0, void @empty_29, void @empty_29, void @empty_29, i32 0, i32 0, i32 0, i32 0, void @empty_29, void @empty_29, i32 4294967295, i32 0, i32 0"   --->   Operation 168 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 169 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %in_data_16"   --->   Operation 169 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %in_data_17, void @empty_36, i32 0, i32 0, void @empty_29, i32 4294967295, i32 0, void @empty_29, void @empty_29, void @empty_29, i32 0, i32 0, i32 0, i32 0, void @empty_29, void @empty_29, i32 4294967295, i32 0, i32 0"   --->   Operation 170 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 171 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %in_data_17"   --->   Operation 171 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 172 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %in_data_18, void @empty_36, i32 0, i32 0, void @empty_29, i32 4294967295, i32 0, void @empty_29, void @empty_29, void @empty_29, i32 0, i32 0, i32 0, i32 0, void @empty_29, void @empty_29, i32 4294967295, i32 0, i32 0"   --->   Operation 172 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 173 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %in_data_18"   --->   Operation 173 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 174 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %in_data_19, void @empty_36, i32 0, i32 0, void @empty_29, i32 4294967295, i32 0, void @empty_29, void @empty_29, void @empty_29, i32 0, i32 0, i32 0, i32 0, void @empty_29, void @empty_29, i32 4294967295, i32 0, i32 0"   --->   Operation 174 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 175 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %in_data_19"   --->   Operation 175 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 176 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %in_data_20, void @empty_36, i32 0, i32 0, void @empty_29, i32 4294967295, i32 0, void @empty_29, void @empty_29, void @empty_29, i32 0, i32 0, i32 0, i32 0, void @empty_29, void @empty_29, i32 4294967295, i32 0, i32 0"   --->   Operation 176 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 177 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %in_data_20"   --->   Operation 177 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 178 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %in_data_21, void @empty_36, i32 0, i32 0, void @empty_29, i32 4294967295, i32 0, void @empty_29, void @empty_29, void @empty_29, i32 0, i32 0, i32 0, i32 0, void @empty_29, void @empty_29, i32 4294967295, i32 0, i32 0"   --->   Operation 178 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 179 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %in_data_21"   --->   Operation 179 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 180 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %in_data_22, void @empty_36, i32 0, i32 0, void @empty_29, i32 4294967295, i32 0, void @empty_29, void @empty_29, void @empty_29, i32 0, i32 0, i32 0, i32 0, void @empty_29, void @empty_29, i32 4294967295, i32 0, i32 0"   --->   Operation 180 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 181 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %in_data_22"   --->   Operation 181 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 182 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %in_data_23, void @empty_36, i32 0, i32 0, void @empty_29, i32 4294967295, i32 0, void @empty_29, void @empty_29, void @empty_29, i32 0, i32 0, i32 0, i32 0, void @empty_29, void @empty_29, i32 4294967295, i32 0, i32 0"   --->   Operation 182 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 183 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %in_data_23"   --->   Operation 183 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 184 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %in_data_24, void @empty_36, i32 0, i32 0, void @empty_29, i32 4294967295, i32 0, void @empty_29, void @empty_29, void @empty_29, i32 0, i32 0, i32 0, i32 0, void @empty_29, void @empty_29, i32 4294967295, i32 0, i32 0"   --->   Operation 184 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 185 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %in_data_24"   --->   Operation 185 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 186 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %in_data_25, void @empty_36, i32 0, i32 0, void @empty_29, i32 4294967295, i32 0, void @empty_29, void @empty_29, void @empty_29, i32 0, i32 0, i32 0, i32 0, void @empty_29, void @empty_29, i32 4294967295, i32 0, i32 0"   --->   Operation 186 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 187 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %in_data_25"   --->   Operation 187 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 188 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %in_data_26, void @empty_36, i32 0, i32 0, void @empty_29, i32 4294967295, i32 0, void @empty_29, void @empty_29, void @empty_29, i32 0, i32 0, i32 0, i32 0, void @empty_29, void @empty_29, i32 4294967295, i32 0, i32 0"   --->   Operation 188 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 189 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %in_data_26"   --->   Operation 189 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 190 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %in_data_27, void @empty_36, i32 0, i32 0, void @empty_29, i32 4294967295, i32 0, void @empty_29, void @empty_29, void @empty_29, i32 0, i32 0, i32 0, i32 0, void @empty_29, void @empty_29, i32 4294967295, i32 0, i32 0"   --->   Operation 190 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 191 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %in_data_27"   --->   Operation 191 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 192 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %in_data_28, void @empty_36, i32 0, i32 0, void @empty_29, i32 4294967295, i32 0, void @empty_29, void @empty_29, void @empty_29, i32 0, i32 0, i32 0, i32 0, void @empty_29, void @empty_29, i32 4294967295, i32 0, i32 0"   --->   Operation 192 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 193 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %in_data_28"   --->   Operation 193 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 194 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %in_data_29, void @empty_36, i32 0, i32 0, void @empty_29, i32 4294967295, i32 0, void @empty_29, void @empty_29, void @empty_29, i32 0, i32 0, i32 0, i32 0, void @empty_29, void @empty_29, i32 4294967295, i32 0, i32 0"   --->   Operation 194 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 195 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %in_data_29"   --->   Operation 195 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 196 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %in_data_30, void @empty_36, i32 0, i32 0, void @empty_29, i32 4294967295, i32 0, void @empty_29, void @empty_29, void @empty_29, i32 0, i32 0, i32 0, i32 0, void @empty_29, void @empty_29, i32 4294967295, i32 0, i32 0"   --->   Operation 196 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 197 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %in_data_30"   --->   Operation 197 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 198 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %in_data_31, void @empty_36, i32 0, i32 0, void @empty_29, i32 4294967295, i32 0, void @empty_29, void @empty_29, void @empty_29, i32 0, i32 0, i32 0, i32 0, void @empty_29, void @empty_29, i32 4294967295, i32 0, i32 0"   --->   Operation 198 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 199 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %in_data_31"   --->   Operation 199 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 200 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %in_scalar, void @empty_36, i32 0, i32 0, void @empty_29, i32 4294967295, i32 0, void @empty_29, void @empty_29, void @empty_29, i32 0, i32 0, i32 0, i32 0, void @empty_29, void @empty_29, i32 4294967295, i32 0, i32 0"   --->   Operation 200 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 201 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %in_scalar"   --->   Operation 201 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 202 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %out_data_0"   --->   Operation 202 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 203 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_data_0, void @empty_30, i32 4294967295, i32 4294967295, void @empty_29, i32 0, i32 0, void @empty_29, void @empty_29, void @empty_29, i32 0, i32 0, i32 0, i32 0, void @empty_29, void @empty_29, i32 4294967295, i32 0, i32 0"   --->   Operation 203 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 204 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %out_data_1"   --->   Operation 204 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 205 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_data_1, void @empty_30, i32 4294967295, i32 4294967295, void @empty_29, i32 0, i32 0, void @empty_29, void @empty_29, void @empty_29, i32 0, i32 0, i32 0, i32 0, void @empty_29, void @empty_29, i32 4294967295, i32 0, i32 0"   --->   Operation 205 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 206 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %out_data_2"   --->   Operation 206 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 207 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_data_2, void @empty_30, i32 4294967295, i32 4294967295, void @empty_29, i32 0, i32 0, void @empty_29, void @empty_29, void @empty_29, i32 0, i32 0, i32 0, i32 0, void @empty_29, void @empty_29, i32 4294967295, i32 0, i32 0"   --->   Operation 207 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 208 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %out_data_3"   --->   Operation 208 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 209 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_data_3, void @empty_30, i32 4294967295, i32 4294967295, void @empty_29, i32 0, i32 0, void @empty_29, void @empty_29, void @empty_29, i32 0, i32 0, i32 0, i32 0, void @empty_29, void @empty_29, i32 4294967295, i32 0, i32 0"   --->   Operation 209 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 210 [1/1] (0.00ns)   --->   "%in_scalar_load_cast818 = sext i6 %in_scalar_load"   --->   Operation 210 'sext' 'in_scalar_load_cast818' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 211 [1/1] (0.00ns)   --->   "%in_scalar_load_cast816 = sext i6 %in_scalar_load"   --->   Operation 211 'sext' 'in_scalar_load_cast816' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 212 [1/1] (0.00ns)   --->   "%in_scalar_load_1_cast = sext i6 %in_scalar_load_1"   --->   Operation 212 'sext' 'in_scalar_load_1_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 213 [1/1] (1.82ns)   --->   "%m21 = add i7 %in_scalar_load_1_cast, i7 %in_scalar_load_cast816"   --->   Operation 213 'add' 'm21' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 214 [1/1] (0.00ns)   --->   "%m21_cast1081 = sext i7 %m21"   --->   Operation 214 'sext' 'm21_cast1081' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 215 [1/1] (0.00ns)   --->   "%in_scalar_load_2_cast = sext i6 %in_scalar_load_2"   --->   Operation 215 'sext' 'in_scalar_load_2_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 216 [1/1] (0.00ns)   --->   "%m21_cast = sext i7 %m21"   --->   Operation 216 'sext' 'm21_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 217 [1/1] (3.78ns)   --->   "%m24 = mul i8 %in_scalar_load_cast818, i8 %in_scalar_load_cast818"   --->   Operation 217 'mul' 'm24' <Predicate = true> <Delay = 3.78> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 218 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_scalar_load_3 = load i5 %in_scalar_addr_3"   --->   Operation 218 'load' 'in_scalar_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 17> <RAM>
ST_4 : Operation 219 [1/1] (0.00ns)   --->   "%conv25_i6544_cast = sext i6 %in_scalar_load_3"   --->   Operation 219 'sext' 'conv25_i6544_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 220 [1/1] (0.00ns)   --->   "%in_scalar_load_3_cast19 = sext i6 %in_scalar_load_3"   --->   Operation 220 'sext' 'in_scalar_load_3_cast19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 221 [1/1] (0.00ns)   --->   "%conv25_i6544_cast_cast_cast_cast = zext i12 %conv25_i6544_cast"   --->   Operation 221 'zext' 'conv25_i6544_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 222 [1/1] (0.00ns)   --->   "%m24_cast23 = sext i8 %m24"   --->   Operation 222 'sext' 'm24_cast23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 223 [1/1] (0.00ns)   --->   "%empty = trunc i6 %in_scalar_load_3"   --->   Operation 223 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 224 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_scalar_load_4 = load i5 %in_scalar_addr_4"   --->   Operation 224 'load' 'in_scalar_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 17> <RAM>
ST_4 : Operation 225 [1/1] (0.00ns)   --->   "%empty_53 = trunc i6 %in_scalar_load_4"   --->   Operation 225 'trunc' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 226 [1/1] (0.00ns)   --->   "%conv_i6414_cast = sext i5 %empty"   --->   Operation 226 'sext' 'conv_i6414_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 227 [1/1] (0.00ns)   --->   "%conv_i6404_cast = sext i5 %empty_53"   --->   Operation 227 'sext' 'conv_i6404_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 228 [1/1] (4.86ns)   --->   "%mul_i6393 = mul i10 %conv_i6404_cast, i10 %conv_i6414_cast"   --->   Operation 228 'mul' 'mul_i6393' <Predicate = true> <Delay = 4.86> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 4.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 229 [1/1] (0.00ns)   --->   "%m27 = trunc i10 %mul_i6393"   --->   Operation 229 'trunc' 'm27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 230 [1/1] (0.00ns)   --->   "%in_scalar_load_cast = sext i6 %in_scalar_load"   --->   Operation 230 'sext' 'in_scalar_load_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 231 [1/1] (0.00ns)   --->   "%sext_ln118 = sext i5 %m27" [cc/case_1.cc:118]   --->   Operation 231 'sext' 'sext_ln118' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 232 [1/1] (0.00ns)   --->   "%sext_ln118_1 = sext i5 %m27" [cc/case_1.cc:118]   --->   Operation 232 'sext' 'sext_ln118_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 233 [1/1] (0.00ns)   --->   "%br_ln118 = br void %L_n1_2" [cc/case_1.cc:118]   --->   Operation 233 'br' 'br_ln118' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.41>
ST_5 : Operation 234 [1/1] (0.00ns)   --->   "%i_n1_0_1 = load i6 %i_n1_0" [cc/case_1.cc:118]   --->   Operation 234 'load' 'i_n1_0_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 235 [1/1] (1.82ns)   --->   "%icmp_ln118 = icmp_eq  i6 %i_n1_0_1, i6 32" [cc/case_1.cc:118]   --->   Operation 235 'icmp' 'icmp_ln118' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 236 [1/1] (1.82ns)   --->   "%i_n1_0_2 = add i6 %i_n1_0_1, i6 1" [cc/case_1.cc:118]   --->   Operation 236 'add' 'i_n1_0_2' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 237 [1/1] (0.00ns)   --->   "%br_ln118 = br i1 %icmp_ln118, void %L_n1_2.split, void %for.cond.cleanup" [cc/case_1.cc:118]   --->   Operation 237 'br' 'br_ln118' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 238 [1/1] (0.00ns)   --->   "%specpipeline_ln967 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_29" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:967]   --->   Operation 238 'specpipeline' 'specpipeline_ln967' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_5 : Operation 239 [1/1] (0.00ns)   --->   "%speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [cc/case_1.cc:22]   --->   Operation 239 'speclooptripcount' 'speclooptripcount_ln22' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_5 : Operation 240 [1/1] (0.00ns)   --->   "%specloopname_ln118 = specloopname void @_ssdm_op_SpecLoopName, void @empty_45" [cc/case_1.cc:118]   --->   Operation 240 'specloopname' 'specloopname_ln118' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_5 : Operation 241 [1/1] (1.58ns)   --->   "%br_ln119 = br void %for.inc" [cc/case_1.cc:119]   --->   Operation 241 'br' 'br_ln119' <Predicate = (!icmp_ln118)> <Delay = 1.58>
ST_5 : Operation 242 [1/1] (0.00ns)   --->   "%mul_i5282_phi = alloca i32 1"   --->   Operation 242 'alloca' 'mul_i5282_phi' <Predicate = (icmp_ln118)> <Delay = 0.00>
ST_5 : Operation 243 [1/1] (0.00ns)   --->   "%conv25_i3788 = alloca i32 1"   --->   Operation 243 'alloca' 'conv25_i3788' <Predicate = (icmp_ln118)> <Delay = 0.00>
ST_5 : Operation 244 [1/1] (0.00ns)   --->   "%mul_i5495_phi = alloca i32 1"   --->   Operation 244 'alloca' 'mul_i5495_phi' <Predicate = (icmp_ln118)> <Delay = 0.00>
ST_5 : Operation 245 [1/1] (0.00ns)   --->   "%add_i5601_phi = alloca i32 1"   --->   Operation 245 'alloca' 'add_i5601_phi' <Predicate = (icmp_ln118)> <Delay = 0.00>
ST_5 : Operation 246 [1/1] (0.00ns)   --->   "%i_s1_0 = alloca i32 1" [cc/case_1.cc:155]   --->   Operation 246 'alloca' 'i_s1_0' <Predicate = (icmp_ln118)> <Delay = 0.00>
ST_5 : Operation 247 [1/1] (0.00ns)   --->   "%m18_2 = alloca i32 1" [cc/case_1.cc:22]   --->   Operation 247 'alloca' 'm18_2' <Predicate = (icmp_ln118)> <Delay = 0.00>
ST_5 : Operation 248 [1/1] (0.00ns)   --->   "%in_data_4_addr = getelementptr i3 %in_data_4, i64 0, i64 0"   --->   Operation 248 'getelementptr' 'in_data_4_addr' <Predicate = (icmp_ln118)> <Delay = 0.00>
ST_5 : Operation 249 [2/2] (2.32ns)   --->   "%in_data_4_load = load i5 %in_data_4_addr"   --->   Operation 249 'load' 'in_data_4_load' <Predicate = (icmp_ln118)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_5 : Operation 250 [1/1] (0.00ns)   --->   "%in_data_6_addr = getelementptr i3 %in_data_6, i64 0, i64 0"   --->   Operation 250 'getelementptr' 'in_data_6_addr' <Predicate = (icmp_ln118)> <Delay = 0.00>
ST_5 : Operation 251 [2/2] (2.32ns)   --->   "%in_data_6_load = load i5 %in_data_6_addr"   --->   Operation 251 'load' 'in_data_6_load' <Predicate = (icmp_ln118)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_5 : Operation 252 [1/1] (0.00ns)   --->   "%in_data_12_addr = getelementptr i3 %in_data_12, i64 0, i64 0"   --->   Operation 252 'getelementptr' 'in_data_12_addr' <Predicate = (icmp_ln118)> <Delay = 0.00>
ST_5 : Operation 253 [2/2] (2.32ns)   --->   "%in_data_12_load = load i5 %in_data_12_addr"   --->   Operation 253 'load' 'in_data_12_load' <Predicate = (icmp_ln118)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_5 : Operation 254 [1/1] (0.00ns)   --->   "%in_data_4_addr_1 = getelementptr i3 %in_data_4, i64 0, i64 1"   --->   Operation 254 'getelementptr' 'in_data_4_addr_1' <Predicate = (icmp_ln118)> <Delay = 0.00>
ST_5 : Operation 255 [2/2] (2.32ns)   --->   "%in_data_4_load_1 = load i5 %in_data_4_addr_1"   --->   Operation 255 'load' 'in_data_4_load_1' <Predicate = (icmp_ln118)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_5 : Operation 256 [1/1] (0.00ns)   --->   "%in_data_6_addr_1 = getelementptr i3 %in_data_6, i64 0, i64 1"   --->   Operation 256 'getelementptr' 'in_data_6_addr_1' <Predicate = (icmp_ln118)> <Delay = 0.00>
ST_5 : Operation 257 [2/2] (2.32ns)   --->   "%in_data_6_load_1 = load i5 %in_data_6_addr_1"   --->   Operation 257 'load' 'in_data_6_load_1' <Predicate = (icmp_ln118)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_5 : Operation 258 [1/1] (0.00ns)   --->   "%in_data_12_addr_1 = getelementptr i3 %in_data_12, i64 0, i64 1"   --->   Operation 258 'getelementptr' 'in_data_12_addr_1' <Predicate = (icmp_ln118)> <Delay = 0.00>
ST_5 : Operation 259 [2/2] (2.32ns)   --->   "%in_data_12_load_1 = load i5 %in_data_12_addr_1"   --->   Operation 259 'load' 'in_data_12_load_1' <Predicate = (icmp_ln118)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_5 : Operation 260 [1/1] (1.58ns)   --->   "%store_ln155 = store i6 0, i6 %i_s1_0" [cc/case_1.cc:155]   --->   Operation 260 'store' 'store_ln155' <Predicate = (icmp_ln118)> <Delay = 1.58>

State 6 <SV = 5> <Delay = 3.41>
ST_6 : Operation 261 [1/1] (0.00ns)   --->   "%i_n1_1 = phi i6 0, void %L_n1_2.split, i6 %add_ln119, void %fpga_resource_hint.for.inc.47563" [cc/case_1.cc:119]   --->   Operation 261 'phi' 'i_n1_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 262 [1/1] (1.82ns)   --->   "%icmp_ln119 = icmp_eq  i6 %i_n1_1, i6 32" [cc/case_1.cc:119]   --->   Operation 262 'icmp' 'icmp_ln119' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 263 [1/1] (1.82ns)   --->   "%add_ln119 = add i6 %i_n1_1, i6 1" [cc/case_1.cc:119]   --->   Operation 263 'add' 'add_ln119' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 264 [1/1] (0.00ns)   --->   "%br_ln119 = br i1 %icmp_ln119, void %fpga_resource_hint.for.inc.47563, void %for.inc115" [cc/case_1.cc:119]   --->   Operation 264 'br' 'br_ln119' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 265 [1/1] (0.00ns)   --->   "%zext_ln119 = zext i6 %i_n1_1" [cc/case_1.cc:119]   --->   Operation 265 'zext' 'zext_ln119' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_6 : Operation 266 [1/1] (0.00ns)   --->   "%specfucore_ln248 = specfucore void @_ssdm_op_SpecFUCore, i7 %m21, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:248]   --->   Operation 266 'specfucore' 'specfucore_ln248' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_6 : Operation 267 [1/1] (0.00ns)   --->   "%in_data_2_addr_32 = getelementptr i3 %in_data_2, i64 0, i64 %zext_ln119" [cc/case_1.cc:121]   --->   Operation 267 'getelementptr' 'in_data_2_addr_32' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_6 : Operation 268 [2/2] (2.32ns)   --->   "%in_data_2_load_32 = load i5 %in_data_2_addr_32" [cc/case_1.cc:121]   --->   Operation 268 'load' 'in_data_2_load_32' <Predicate = (!icmp_ln119)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_6 : Operation 269 [1/1] (0.00ns)   --->   "%in_data_16_addr = getelementptr i3 %in_data_16, i64 0, i64 %zext_ln119" [cc/case_1.cc:123]   --->   Operation 269 'getelementptr' 'in_data_16_addr' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_6 : Operation 270 [2/2] (2.32ns)   --->   "%in_data_16_load = load i5 %in_data_16_addr" [cc/case_1.cc:123]   --->   Operation 270 'load' 'in_data_16_load' <Predicate = (!icmp_ln119)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_6 : Operation 271 [1/1] (0.00ns)   --->   "%in_data_14_addr = getelementptr i3 %in_data_14, i64 0, i64 %zext_ln119" [cc/case_1.cc:126]   --->   Operation 271 'getelementptr' 'in_data_14_addr' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_6 : Operation 272 [2/2] (2.32ns)   --->   "%in_data_14_load = load i5 %in_data_14_addr" [cc/case_1.cc:126]   --->   Operation 272 'load' 'in_data_14_load' <Predicate = (!icmp_ln119)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_6 : Operation 273 [1/1] (0.00ns)   --->   "%specfucore_ln525 = specfucore void @_ssdm_op_SpecFUCore, i10 %mul_i6393, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:525]   --->   Operation 273 'specfucore' 'specfucore_ln525' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_6 : Operation 274 [1/1] (0.00ns)   --->   "%specfucore_ln43 = specfucore void @_ssdm_op_SpecFUCore, i10 %mul_i6393, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:43]   --->   Operation 274 'specfucore' 'specfucore_ln43' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_6 : Operation 275 [1/1] (0.00ns)   --->   "%specfucore_ln418 = specfucore void @_ssdm_op_SpecFUCore, i10 %mul_i6393, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:418]   --->   Operation 275 'specfucore' 'specfucore_ln418' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_6 : Operation 276 [1/1] (0.00ns)   --->   "%specfucore_ln349 = specfucore void @_ssdm_op_SpecFUCore, i10 %mul_i6393, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:349]   --->   Operation 276 'specfucore' 'specfucore_ln349' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_6 : Operation 277 [1/1] (0.00ns)   --->   "%specfucore_ln3 = specfucore void @_ssdm_op_SpecFUCore, i10 %mul_i6393, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/directive.tcl:3]   --->   Operation 277 'specfucore' 'specfucore_ln3' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_6 : Operation 278 [1/1] (0.00ns)   --->   "%specfucore_ln249 = specfucore void @_ssdm_op_SpecFUCore, i10 %mul_i6393, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:249]   --->   Operation 278 'specfucore' 'specfucore_ln249' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_6 : Operation 279 [1/1] (0.00ns)   --->   "%specfucore_ln182 = specfucore void @_ssdm_op_SpecFUCore, i10 %mul_i6393, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:182]   --->   Operation 279 'specfucore' 'specfucore_ln182' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_6 : Operation 280 [1/1] (0.00ns)   --->   "%specfucore_ln150 = specfucore void @_ssdm_op_SpecFUCore, i10 %mul_i6393, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:150]   --->   Operation 280 'specfucore' 'specfucore_ln150' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_6 : Operation 281 [1/1] (0.00ns)   --->   "%in_data_12_addr_32 = getelementptr i3 %in_data_12, i64 0, i64 %zext_ln119" [cc/case_1.cc:131]   --->   Operation 281 'getelementptr' 'in_data_12_addr_32' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_6 : Operation 282 [2/2] (2.32ns)   --->   "%in_data_12_load_32 = load i5 %in_data_12_addr_32" [cc/case_1.cc:131]   --->   Operation 282 'load' 'in_data_12_load_32' <Predicate = (!icmp_ln119)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_6 : Operation 283 [1/1] (0.00ns)   --->   "%in_data_0_addr = getelementptr i3 %in_data_0, i64 0, i64 %zext_ln119" [cc/case_1.cc:133]   --->   Operation 283 'getelementptr' 'in_data_0_addr' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_6 : Operation 284 [2/2] (2.32ns)   --->   "%in_data_0_load = load i5 %in_data_0_addr" [cc/case_1.cc:133]   --->   Operation 284 'load' 'in_data_0_load' <Predicate = (!icmp_ln119)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_6 : Operation 285 [1/1] (0.00ns)   --->   "%in_data_8_addr_32 = getelementptr i3 %in_data_8, i64 0, i64 %zext_ln119" [cc/case_1.cc:135]   --->   Operation 285 'getelementptr' 'in_data_8_addr_32' <Predicate = (!icmp_ln119)> <Delay = 0.00>
ST_6 : Operation 286 [2/2] (2.32ns)   --->   "%in_data_8_load_32 = load i5 %in_data_8_addr_32" [cc/case_1.cc:135]   --->   Operation 286 'load' 'in_data_8_load_32' <Predicate = (!icmp_ln119)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_6 : Operation 287 [1/1] (1.58ns)   --->   "%store_ln118 = store i6 %i_n1_0_2, i6 %i_n1_0" [cc/case_1.cc:118]   --->   Operation 287 'store' 'store_ln118' <Predicate = (icmp_ln119)> <Delay = 1.58>
ST_6 : Operation 288 [1/1] (0.00ns)   --->   "%br_ln118 = br void %L_n1_2" [cc/case_1.cc:118]   --->   Operation 288 'br' 'br_ln118' <Predicate = (icmp_ln119)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 7.91>
ST_7 : Operation 289 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_2_load_32 = load i5 %in_data_2_addr_32" [cc/case_1.cc:121]   --->   Operation 289 'load' 'in_data_2_load_32' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_7 : Operation 290 [1/1] (0.00ns)   --->   "%sext_ln121 = sext i3 %in_data_2_load_32" [cc/case_1.cc:121]   --->   Operation 290 'sext' 'sext_ln121' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 291 [1/1] (3.78ns)   --->   "%m22 = mul i9 %in_scalar_load_2_cast, i9 %sext_ln121" [cc/case_1.cc:121]   --->   Operation 291 'mul' 'm22' <Predicate = true> <Delay = 3.78> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 292 [1/1] (0.00ns)   --->   "%sext_ln122 = sext i9 %m22" [cc/case_1.cc:122]   --->   Operation 292 'sext' 'sext_ln122' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 293 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_16_load = load i5 %in_data_16_addr" [cc/case_1.cc:123]   --->   Operation 293 'load' 'in_data_16_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_7 : Operation 294 [1/1] (0.00ns)   --->   "%sext_ln123_1 = sext i3 %in_data_16_load" [cc/case_1.cc:123]   --->   Operation 294 'sext' 'sext_ln123_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 295 [1/1] (0.00ns)   --->   "%sext_ln123_3 = sext i3 %in_data_16_load" [cc/case_1.cc:123]   --->   Operation 295 'sext' 'sext_ln123_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 296 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i14 %sext_ln123_3" [cc/case_1.cc:123]   --->   Operation 296 'zext' 'zext_ln123' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 297 [1/1] (0.00ns)   --->   "%sext_ln123_4 = sext i9 %m22" [cc/case_1.cc:123]   --->   Operation 297 'sext' 'sext_ln123_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 298 [1/1] (0.00ns)   --->   "%zext_ln123_1 = zext i14 %sext_ln123_4" [cc/case_1.cc:123]   --->   Operation 298 'zext' 'zext_ln123_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 299 [1/1] (1.81ns)   --->   "%add_ln123 = add i15 %zext_ln123, i15 %zext_ln123_1" [cc/case_1.cc:123]   --->   Operation 299 'add' 'add_ln123' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 300 [1/1] (0.00ns)   --->   "%zext_ln123_2 = zext i15 %add_ln123" [cc/case_1.cc:123]   --->   Operation 300 'zext' 'zext_ln123_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 301 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_14_load = load i5 %in_data_14_addr" [cc/case_1.cc:126]   --->   Operation 301 'load' 'in_data_14_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_7 : Operation 302 [1/1] (0.00ns)   --->   "%sext_ln126 = sext i3 %in_data_14_load" [cc/case_1.cc:126]   --->   Operation 302 'sext' 'sext_ln126' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 303 [1/1] (0.00ns)   --->   "%sext_ln126_1 = sext i3 %in_data_14_load" [cc/case_1.cc:126]   --->   Operation 303 'sext' 'sext_ln126_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 304 [1/1] (0.00ns)   --->   "%zext_ln126 = zext i12 %sext_ln126_1" [cc/case_1.cc:126]   --->   Operation 304 'zext' 'zext_ln126' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 305 [1/1] (1.82ns)   --->   "%m25 = add i7 %sext_ln126, i7 %in_scalar_load_3_cast19" [cc/case_1.cc:126]   --->   Operation 305 'add' 'm25' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 306 [1/1] (1.54ns)   --->   "%add_ln126 = add i13 %zext_ln126, i13 %conv25_i6544_cast_cast_cast_cast" [cc/case_1.cc:126]   --->   Operation 306 'add' 'add_ln126' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 307 [1/1] (0.00ns)   --->   "%zext_ln9 = zext i13 %add_ln126" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:9]   --->   Operation 307 'zext' 'zext_ln9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 308 [1/1] (0.00ns)   --->   "%specfucore_ln9 = specfucore void @_ssdm_op_SpecFUCore, i7 %m25, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:9]   --->   Operation 308 'specfucore' 'specfucore_ln9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 309 [1/1] (0.00ns)   --->   "%specfucore_ln384 = specfucore void @_ssdm_op_SpecFUCore, i13 %add_ln126, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:384]   --->   Operation 309 'specfucore' 'specfucore_ln384' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 310 [1/1] (0.00ns)   --->   "%specfucore_ln315 = specfucore void @_ssdm_op_SpecFUCore, i13 %add_ln126, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:315]   --->   Operation 310 'specfucore' 'specfucore_ln315' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 311 [1/1] (0.00ns)   --->   "%sext_ln128_1 = sext i7 %m25" [cc/case_1.cc:128]   --->   Operation 311 'sext' 'sext_ln128_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 312 [1/1] (3.74ns)   --->   "%mul_ln128 = mul i10 %sext_ln128_1, i10 %sext_ln123_1" [cc/case_1.cc:128]   --->   Operation 312 'mul' 'mul_ln128' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 313 [1/1] (0.00ns)   --->   "%sext_ln128_2 = sext i10 %mul_ln128" [cc/case_1.cc:128]   --->   Operation 313 'sext' 'sext_ln128_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 314 [1/1] (0.00ns)   --->   "%m26 = trunc i10 %mul_ln128" [cc/case_1.cc:128]   --->   Operation 314 'trunc' 'm26' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 315 [1/1] (5.38ns)   --->   "%m28 = mul i9 %in_scalar_load_cast, i9 %sext_ln121" [cc/case_1.cc:130]   --->   Operation 315 'mul' 'm28' <Predicate = true> <Delay = 5.38> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 316 [1/1] (0.00ns)   --->   "%sext_ln487 = sext i9 %m28" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:487]   --->   Operation 316 'sext' 'sext_ln487' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 317 [1/1] (0.00ns)   --->   "%specfucore_ln487 = specfucore void @_ssdm_op_SpecFUCore, i9 %m28, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:487]   --->   Operation 317 'specfucore' 'specfucore_ln487' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 318 [1/1] (0.00ns)   --->   "%specfucore_ln281 = specfucore void @_ssdm_op_SpecFUCore, i9 %m28, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:281]   --->   Operation 318 'specfucore' 'specfucore_ln281' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 319 [1/1] (0.00ns)   --->   "%specfucore_ln216 = specfucore void @_ssdm_op_SpecFUCore, i9 %m28, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:216]   --->   Operation 319 'specfucore' 'specfucore_ln216' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 320 [1/1] (0.00ns)   --->   "%specfucore_ln112 = specfucore void @_ssdm_op_SpecFUCore, i9 %m28, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:112]   --->   Operation 320 'specfucore' 'specfucore_ln112' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 321 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_12_load_32 = load i5 %in_data_12_addr_32" [cc/case_1.cc:131]   --->   Operation 321 'load' 'in_data_12_load_32' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_7 : Operation 322 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_0_load = load i5 %in_data_0_addr" [cc/case_1.cc:133]   --->   Operation 322 'load' 'in_data_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_7 : Operation 323 [1/1] (0.00ns)   --->   "%m30 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %in_data_0_load, i1 0" [cc/case_1.cc:133]   --->   Operation 323 'bitconcatenate' 'm30' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 324 [1/1] (0.00ns)   --->   "%sext_ln133_2 = sext i4 %m30" [cc/case_1.cc:133]   --->   Operation 324 'sext' 'sext_ln133_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 325 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i5 %sext_ln133_2" [cc/case_1.cc:133]   --->   Operation 325 'zext' 'zext_ln133' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 326 [1/1] (0.00ns)   --->   "%sext_ln134 = sext i3 %in_data_14_load" [cc/case_1.cc:134]   --->   Operation 326 'sext' 'sext_ln134' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 327 [1/1] (3.49ns)   --->   "%mul_ln134 = mul i8 %sext_ln118_1, i8 %sext_ln134" [cc/case_1.cc:134]   --->   Operation 327 'mul' 'mul_ln134' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 328 [1/1] (0.00ns)   --->   "%sext_ln134_1 = sext i8 %mul_ln134" [cc/case_1.cc:134]   --->   Operation 328 'sext' 'sext_ln134_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 329 [1/1] (0.00ns)   --->   "%m31 = trunc i8 %mul_ln134" [cc/case_1.cc:134]   --->   Operation 329 'trunc' 'm31' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 330 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_8_load_32 = load i5 %in_data_8_addr_32" [cc/case_1.cc:135]   --->   Operation 330 'load' 'in_data_8_load_32' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_7 : Operation 331 [1/1] (0.00ns)   --->   "%sext_ln136 = sext i4 %m30" [cc/case_1.cc:136]   --->   Operation 331 'sext' 'sext_ln136' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 332 [1/1] (0.00ns)   --->   "%sext_ln136_1 = sext i6 %m31" [cc/case_1.cc:136]   --->   Operation 332 'sext' 'sext_ln136_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 333 [1/1] (1.78ns)   --->   "%add_ln136_7 = add i6 %sext_ln118, i6 %sext_ln136" [cc/case_1.cc:136]   --->   Operation 333 'add' 'add_ln136_7' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 334 [1/1] (0.00ns)   --->   "%sext_ln136_4 = sext i6 %add_ln136_7" [cc/case_1.cc:136]   --->   Operation 334 'sext' 'sext_ln136_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 335 [1/1] (1.82ns)   --->   "%add_ln136_8 = add i7 %sext_ln136_4, i7 %sext_ln136_1" [cc/case_1.cc:136]   --->   Operation 335 'add' 'add_ln136_8' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 336 [1/1] (0.00ns)   --->   "%store_ln123 = store i32 %zext_ln123_2, i32 %add_i6663_lcssa3_phi" [cc/case_1.cc:123]   --->   Operation 336 'store' 'store_ln123' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 337 [1/1] (0.00ns)   --->   "%store_ln9 = store i32 %zext_ln9, i32 %add_i6545_lcssa2_phi" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:9]   --->   Operation 337 'store' 'store_ln9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 338 [1/1] (0.00ns)   --->   "%store_ln133 = store i32 %zext_ln133, i32 %add_i6125_lcssa_phi" [cc/case_1.cc:133]   --->   Operation 338 'store' 'store_ln133' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 339 [1/1] (0.00ns)   --->   "%store_ln134 = store i32 %sext_ln134_1, i32 %mul_i6071_lcssa_phi" [cc/case_1.cc:134]   --->   Operation 339 'store' 'store_ln134' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 340 [1/1] (0.00ns)   --->   "%store_ln122 = store i16 %sext_ln122, i16 %mul_i6759_lcssa_phi" [cc/case_1.cc:122]   --->   Operation 340 'store' 'store_ln122' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 341 [1/1] (0.00ns)   --->   "%store_ln128 = store i32 %sext_ln128_2, i32 %mul_i6447_lcssa_phi" [cc/case_1.cc:128]   --->   Operation 341 'store' 'store_ln128' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 342 [1/1] (0.00ns)   --->   "%store_ln487 = store i32 %sext_ln487, i32 %mul_i6339_lcssa_phi" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:487]   --->   Operation 342 'store' 'store_ln487' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 8.74>
ST_8 : Operation 343 [1/1] (0.00ns)   --->   "%sext_ln123 = sext i9 %m22" [cc/case_1.cc:123]   --->   Operation 343 'sext' 'sext_ln123' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 344 [1/1] (0.00ns)   --->   "%sext_ln123_2 = sext i3 %in_data_16_load" [cc/case_1.cc:123]   --->   Operation 344 'sext' 'sext_ln123_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 345 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%m23 = add i9 %sext_ln123_2, i9 %m22" [cc/case_1.cc:123]   --->   Operation 345 'add' 'm23' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 346 [1/1] (0.00ns)   --->   "%sext_ln128 = sext i7 %m25" [cc/case_1.cc:128]   --->   Operation 346 'sext' 'sext_ln128' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 347 [1/1] (0.00ns)   --->   "%sext_ln131 = sext i9 %m26" [cc/case_1.cc:131]   --->   Operation 347 'sext' 'sext_ln131' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 348 [1/1] (0.00ns)   --->   "%zext_ln131 = zext i11 %sext_ln131" [cc/case_1.cc:131]   --->   Operation 348 'zext' 'zext_ln131' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 349 [1/1] (0.00ns)   --->   "%sext_ln131_1 = sext i3 %in_data_12_load_32" [cc/case_1.cc:131]   --->   Operation 349 'sext' 'sext_ln131_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 350 [1/1] (0.00ns)   --->   "%sext_ln131_2 = sext i3 %in_data_12_load_32" [cc/case_1.cc:131]   --->   Operation 350 'sext' 'sext_ln131_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 351 [1/1] (0.00ns)   --->   "%zext_ln131_1 = zext i11 %sext_ln131_2" [cc/case_1.cc:131]   --->   Operation 351 'zext' 'zext_ln131_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 352 [1/1] (1.82ns)   --->   "%m29 = add i9 %sext_ln131_1, i9 %m26" [cc/case_1.cc:131]   --->   Operation 352 'add' 'm29' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 353 [1/1] (1.63ns)   --->   "%add_ln131 = add i12 %zext_ln131_1, i12 %zext_ln131" [cc/case_1.cc:131]   --->   Operation 353 'add' 'add_ln131' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 354 [1/1] (0.00ns)   --->   "%zext_ln526 = zext i12 %add_ln131" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:526]   --->   Operation 354 'zext' 'zext_ln526' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 355 [1/1] (0.00ns)   --->   "%specfucore_ln526 = specfucore void @_ssdm_op_SpecFUCore, i9 %m29, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:526]   --->   Operation 355 'specfucore' 'specfucore_ln526' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 356 [1/1] (0.00ns)   --->   "%specfucore_ln151 = specfucore void @_ssdm_op_SpecFUCore, i12 %add_ln131, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:151]   --->   Operation 356 'specfucore' 'specfucore_ln151' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 357 [1/1] (0.00ns)   --->   "%sext_ln133 = sext i9 %m28" [cc/case_1.cc:133]   --->   Operation 357 'sext' 'sext_ln133' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 358 [1/1] (0.00ns)   --->   "%sext_ln133_1 = sext i9 %m29" [cc/case_1.cc:133]   --->   Operation 358 'sext' 'sext_ln133_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 359 [1/1] (0.00ns)   --->   "%sext_ln135 = sext i3 %in_data_8_load_32" [cc/case_1.cc:135]   --->   Operation 359 'sext' 'sext_ln135' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 360 [1/1] (3.22ns)   --->   "%m32 = mul i6 %sext_ln135, i6 %sext_ln135" [cc/case_1.cc:135]   --->   Operation 360 'mul' 'm32' <Predicate = true> <Delay = 3.22> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 361 [1/1] (0.00ns)   --->   "%sext_ln78 = sext i6 %m32" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:78]   --->   Operation 361 'sext' 'sext_ln78' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 362 [1/1] (0.00ns)   --->   "%specfucore_ln78 = specfucore void @_ssdm_op_SpecFUCore, i6 %m32, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:78]   --->   Operation 362 'specfucore' 'specfucore_ln78' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 363 [1/1] (0.00ns)   --->   "%specfucore_ln488 = specfucore void @_ssdm_op_SpecFUCore, i6 %m32, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:488]   --->   Operation 363 'specfucore' 'specfucore_ln488' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 364 [1/1] (0.00ns)   --->   "%specfucore_ln453 = specfucore void @_ssdm_op_SpecFUCore, i6 %m32, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:453]   --->   Operation 364 'specfucore' 'specfucore_ln453' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 365 [1/1] (0.00ns)   --->   "%specfucore_ln44 = specfucore void @_ssdm_op_SpecFUCore, i6 %m32, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:44]   --->   Operation 365 'specfucore' 'specfucore_ln44' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 366 [1/1] (0.00ns)   --->   "%specfucore_ln419 = specfucore void @_ssdm_op_SpecFUCore, i6 %m32, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:419]   --->   Operation 366 'specfucore' 'specfucore_ln419' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 367 [1/1] (0.00ns)   --->   "%specfucore_ln4 = specfucore void @_ssdm_op_SpecFUCore, i6 %m32, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/directive.tcl:4]   --->   Operation 367 'specfucore' 'specfucore_ln4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 368 [1/1] (0.00ns)   --->   "%specfucore_ln350 = specfucore void @_ssdm_op_SpecFUCore, i6 %m32, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:350]   --->   Operation 368 'specfucore' 'specfucore_ln350' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 369 [1/1] (0.00ns)   --->   "%specfucore_ln282 = specfucore void @_ssdm_op_SpecFUCore, i6 %m32, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:282]   --->   Operation 369 'specfucore' 'specfucore_ln282' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 370 [1/1] (0.00ns)   --->   "%specfucore_ln183 = specfucore void @_ssdm_op_SpecFUCore, i6 %m32, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:183]   --->   Operation 370 'specfucore' 'specfucore_ln183' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 371 [1/1] (0.00ns)   --->   "%specfucore_ln113 = specfucore void @_ssdm_op_SpecFUCore, i6 %m32, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:113]   --->   Operation 371 'specfucore' 'specfucore_ln113' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 372 [1/1] (0.00ns)   --->   "%sext_ln136_2 = sext i6 %m32" [cc/case_1.cc:136]   --->   Operation 372 'sext' 'sext_ln136_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 373 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln136 = add i9 %sext_ln136_2, i9 %m23" [cc/case_1.cc:136]   --->   Operation 373 'add' 'add_ln136' <Predicate = true> <Delay = 3.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 374 [1/1] (0.00ns)   --->   "%sext_ln136_3 = sext i9 %add_ln136" [cc/case_1.cc:136]   --->   Operation 374 'sext' 'sext_ln136_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 375 [1/1] (1.82ns)   --->   "%add_ln136_1 = add i10 %sext_ln136_3, i10 %sext_ln123" [cc/case_1.cc:136]   --->   Operation 375 'add' 'add_ln136_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 376 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln136_2 = add i9 %m26, i9 %sext_ln128" [cc/case_1.cc:136]   --->   Operation 376 'add' 'add_ln136_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 377 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln136_3 = add i9 %add_ln136_2, i9 %m21_cast" [cc/case_1.cc:136]   --->   Operation 377 'add' 'add_ln136_3' <Predicate = true> <Delay = 3.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 378 [1/1] (1.82ns)   --->   "%add_ln136_5 = add i10 %sext_ln133_1, i10 %m24_cast23" [cc/case_1.cc:136]   --->   Operation 378 'add' 'add_ln136_5' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 379 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln136_6 = add i10 %add_ln136_5, i10 %sext_ln133" [cc/case_1.cc:136]   --->   Operation 379 'add' 'add_ln136_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 380 [1/1] (0.00ns)   --->   "%sext_ln136_8 = sext i7 %add_ln136_8" [cc/case_1.cc:136]   --->   Operation 380 'sext' 'sext_ln136_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 381 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%add_ln136_9 = add i10 %sext_ln136_8, i10 %add_ln136_6" [cc/case_1.cc:136]   --->   Operation 381 'add' 'add_ln136_9' <Predicate = true> <Delay = 3.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 382 [1/1] (0.00ns)   --->   "%store_ln78 = store i32 %sext_ln78, i32 %mul_i6017_lcssa_phi" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:78]   --->   Operation 382 'store' 'store_ln78' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 383 [1/1] (0.00ns)   --->   "%store_ln526 = store i32 %zext_ln526, i32 %add_i6285_lcssa_phi" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:526]   --->   Operation 383 'store' 'store_ln526' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 7.89>
ST_9 : Operation 384 [1/1] (0.00ns)   --->   "%m18_1_load_1 = load i32 %m18_1" [cc/case_1.cc:136]   --->   Operation 384 'load' 'm18_1_load_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 385 [1/1] (0.00ns)   --->   "%specpipeline_ln968 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_29" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:968]   --->   Operation 385 'specpipeline' 'specpipeline_ln968' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 386 [1/1] (0.00ns)   --->   "%speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [cc/case_1.cc:22]   --->   Operation 386 'speclooptripcount' 'speclooptripcount_ln22' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 387 [1/1] (0.00ns)   --->   "%specloopname_ln119 = specloopname void @_ssdm_op_SpecLoopName, void @empty_44" [cc/case_1.cc:119]   --->   Operation 387 'specloopname' 'specloopname_ln119' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 388 [1/1] (0.00ns)   --->   "%rbegin1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_28" [cc/case_1.cc:119]   --->   Operation 388 'specregionbegin' 'rbegin1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 389 [1/1] (0.00ns)   --->   "%rend94536 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_28, i32 %rbegin1" [cc/case_1.cc:120]   --->   Operation 389 'specregionend' 'rend94536' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 390 [1/1] (0.00ns)   --->   "%rbegin4 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_43" [cc/case_1.cc:125]   --->   Operation 390 'specregionbegin' 'rbegin4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 391 [1/1] (0.00ns)   --->   "%rend94534 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_43, i32 %rbegin4" [cc/case_1.cc:126]   --->   Operation 391 'specregionend' 'rend94534' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 392 [1/1] (0.00ns)   --->   "%rbegin5 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_41" [cc/case_1.cc:128]   --->   Operation 392 'specregionbegin' 'rbegin5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 393 [1/1] (0.00ns)   --->   "%rend94528 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_41, i32 %rbegin5" [cc/case_1.cc:129]   --->   Operation 393 'specregionend' 'rend94528' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 394 [1/1] (0.00ns)   --->   "%rbegin6 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_26" [cc/case_1.cc:129]   --->   Operation 394 'specregionbegin' 'rbegin6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 395 [1/1] (0.00ns)   --->   "%rend94512 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_26, i32 %rbegin6" [cc/case_1.cc:130]   --->   Operation 395 'specregionend' 'rend94512' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 396 [1/1] (0.00ns)   --->   "%rbegin7 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_37" [cc/case_1.cc:130]   --->   Operation 396 'specregionbegin' 'rbegin7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 397 [1/1] (0.00ns)   --->   "%rend94504 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_37, i32 %rbegin7" [cc/case_1.cc:131]   --->   Operation 397 'specregionend' 'rend94504' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 398 [1/1] (0.00ns)   --->   "%rbegin8 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1" [cc/case_1.cc:134]   --->   Operation 398 'specregionbegin' 'rbegin8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 399 [1/1] (0.00ns)   --->   "%rend94500 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1, i32 %rbegin8" [cc/case_1.cc:135]   --->   Operation 399 'specregionend' 'rend94500' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 400 [1/1] (0.00ns)   --->   "%sext_ln136_5 = sext i10 %add_ln136_1" [cc/case_1.cc:136]   --->   Operation 400 'sext' 'sext_ln136_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 401 [1/1] (0.00ns)   --->   "%sext_ln136_6 = sext i9 %add_ln136_3" [cc/case_1.cc:136]   --->   Operation 401 'sext' 'sext_ln136_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 402 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln136_4 = add i11 %sext_ln136_6, i11 %sext_ln136_5" [cc/case_1.cc:136]   --->   Operation 402 'add' 'add_ln136_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 403 [1/1] (0.00ns)   --->   "%sext_ln136_9 = sext i10 %add_ln136_9" [cc/case_1.cc:136]   --->   Operation 403 'sext' 'sext_ln136_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 404 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln136_10 = add i11 %sext_ln136_9, i11 %add_ln136_4" [cc/case_1.cc:136]   --->   Operation 404 'add' 'add_ln136_10' <Predicate = true> <Delay = 3.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 405 [1/1] (0.00ns)   --->   "%sext_ln136_7 = sext i11 %add_ln136_10" [cc/case_1.cc:136]   --->   Operation 405 'sext' 'sext_ln136_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 406 [1/1] (2.55ns)   --->   "%m18 = add i32 %m18_1_load_1, i32 %sext_ln136_7" [cc/case_1.cc:136]   --->   Operation 406 'add' 'm18' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 407 [1/1] (1.58ns)   --->   "%store_ln22 = store i32 %m18, i32 %m18_1" [cc/case_1.cc:22]   --->   Operation 407 'store' 'store_ln22' <Predicate = true> <Delay = 1.58>
ST_9 : Operation 408 [1/1] (0.00ns)   --->   "%br_ln119 = br void %for.inc" [cc/case_1.cc:119]   --->   Operation 408 'br' 'br_ln119' <Predicate = true> <Delay = 0.00>

State 10 <SV = 5> <Delay = 2.32>
ST_10 : Operation 409 [1/1] (0.00ns)   --->   "%in_data_2_addr_2 = getelementptr i3 %in_data_2, i64 0, i64 2"   --->   Operation 409 'getelementptr' 'in_data_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 410 [2/2] (2.32ns)   --->   "%in_data_2_load_2 = load i5 %in_data_2_addr_2"   --->   Operation 410 'load' 'in_data_2_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_10 : Operation 411 [1/1] (0.00ns)   --->   "%in_data_8_addr_2 = getelementptr i3 %in_data_8, i64 0, i64 2"   --->   Operation 411 'getelementptr' 'in_data_8_addr_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 412 [2/2] (2.32ns)   --->   "%in_data_8_load_2 = load i5 %in_data_8_addr_2"   --->   Operation 412 'load' 'in_data_8_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_10 : Operation 413 [1/1] (0.00ns)   --->   "%in_data_2_addr_3 = getelementptr i3 %in_data_2, i64 0, i64 3"   --->   Operation 413 'getelementptr' 'in_data_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 414 [2/2] (2.32ns)   --->   "%in_data_2_load_3 = load i5 %in_data_2_addr_3"   --->   Operation 414 'load' 'in_data_2_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_10 : Operation 415 [1/1] (0.00ns)   --->   "%in_data_8_addr_3 = getelementptr i3 %in_data_8, i64 0, i64 3"   --->   Operation 415 'getelementptr' 'in_data_8_addr_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 416 [2/2] (2.32ns)   --->   "%in_data_8_load_3 = load i5 %in_data_8_addr_3"   --->   Operation 416 'load' 'in_data_8_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_10 : Operation 417 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_4_load = load i5 %in_data_4_addr"   --->   Operation 417 'load' 'in_data_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_10 : Operation 418 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_6_load = load i5 %in_data_6_addr"   --->   Operation 418 'load' 'in_data_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_10 : Operation 419 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_12_load = load i5 %in_data_12_addr"   --->   Operation 419 'load' 'in_data_12_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_10 : Operation 420 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_4_load_1 = load i5 %in_data_4_addr_1"   --->   Operation 420 'load' 'in_data_4_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_10 : Operation 421 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_6_load_1 = load i5 %in_data_6_addr_1"   --->   Operation 421 'load' 'in_data_6_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_10 : Operation 422 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_12_load_1 = load i5 %in_data_12_addr_1"   --->   Operation 422 'load' 'in_data_12_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_10 : Operation 423 [1/1] (0.00ns)   --->   "%in_data_4_addr_2 = getelementptr i3 %in_data_4, i64 0, i64 2"   --->   Operation 423 'getelementptr' 'in_data_4_addr_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 424 [2/2] (2.32ns)   --->   "%in_data_4_load_2 = load i5 %in_data_4_addr_2"   --->   Operation 424 'load' 'in_data_4_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_10 : Operation 425 [1/1] (0.00ns)   --->   "%in_data_6_addr_2 = getelementptr i3 %in_data_6, i64 0, i64 2"   --->   Operation 425 'getelementptr' 'in_data_6_addr_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 426 [2/2] (2.32ns)   --->   "%in_data_6_load_2 = load i5 %in_data_6_addr_2"   --->   Operation 426 'load' 'in_data_6_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_10 : Operation 427 [1/1] (0.00ns)   --->   "%in_data_12_addr_2 = getelementptr i3 %in_data_12, i64 0, i64 2"   --->   Operation 427 'getelementptr' 'in_data_12_addr_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 428 [2/2] (2.32ns)   --->   "%in_data_12_load_2 = load i5 %in_data_12_addr_2"   --->   Operation 428 'load' 'in_data_12_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_10 : Operation 429 [1/1] (0.00ns)   --->   "%in_data_4_addr_3 = getelementptr i3 %in_data_4, i64 0, i64 3"   --->   Operation 429 'getelementptr' 'in_data_4_addr_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 430 [2/2] (2.32ns)   --->   "%in_data_4_load_3 = load i5 %in_data_4_addr_3"   --->   Operation 430 'load' 'in_data_4_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_10 : Operation 431 [1/1] (0.00ns)   --->   "%in_data_6_addr_3 = getelementptr i3 %in_data_6, i64 0, i64 3"   --->   Operation 431 'getelementptr' 'in_data_6_addr_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 432 [2/2] (2.32ns)   --->   "%in_data_6_load_3 = load i5 %in_data_6_addr_3"   --->   Operation 432 'load' 'in_data_6_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_10 : Operation 433 [1/1] (0.00ns)   --->   "%in_data_12_addr_3 = getelementptr i3 %in_data_12, i64 0, i64 3"   --->   Operation 433 'getelementptr' 'in_data_12_addr_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 434 [2/2] (2.32ns)   --->   "%in_data_12_load_3 = load i5 %in_data_12_addr_3"   --->   Operation 434 'load' 'in_data_12_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>

State 11 <SV = 6> <Delay = 2.32>
ST_11 : Operation 435 [1/1] (0.00ns)   --->   "%in_data_2_addr = getelementptr i3 %in_data_2, i64 0, i64 0"   --->   Operation 435 'getelementptr' 'in_data_2_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 436 [2/2] (2.32ns)   --->   "%in_data_2_load = load i5 %in_data_2_addr"   --->   Operation 436 'load' 'in_data_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_11 : Operation 437 [1/1] (0.00ns)   --->   "%in_data_8_addr = getelementptr i3 %in_data_8, i64 0, i64 0"   --->   Operation 437 'getelementptr' 'in_data_8_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 438 [2/2] (2.32ns)   --->   "%in_data_8_load = load i5 %in_data_8_addr"   --->   Operation 438 'load' 'in_data_8_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_11 : Operation 439 [1/1] (0.00ns)   --->   "%in_data_2_addr_1 = getelementptr i3 %in_data_2, i64 0, i64 1"   --->   Operation 439 'getelementptr' 'in_data_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 440 [2/2] (2.32ns)   --->   "%in_data_2_load_1 = load i5 %in_data_2_addr_1"   --->   Operation 440 'load' 'in_data_2_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_11 : Operation 441 [1/1] (0.00ns)   --->   "%in_data_8_addr_1 = getelementptr i3 %in_data_8, i64 0, i64 1"   --->   Operation 441 'getelementptr' 'in_data_8_addr_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 442 [2/2] (2.32ns)   --->   "%in_data_8_load_1 = load i5 %in_data_8_addr_1"   --->   Operation 442 'load' 'in_data_8_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_11 : Operation 443 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_2_load_2 = load i5 %in_data_2_addr_2"   --->   Operation 443 'load' 'in_data_2_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_11 : Operation 444 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_8_load_2 = load i5 %in_data_8_addr_2"   --->   Operation 444 'load' 'in_data_8_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_11 : Operation 445 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_2_load_3 = load i5 %in_data_2_addr_3"   --->   Operation 445 'load' 'in_data_2_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_11 : Operation 446 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_8_load_3 = load i5 %in_data_8_addr_3"   --->   Operation 446 'load' 'in_data_8_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_11 : Operation 447 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_4_load_2 = load i5 %in_data_4_addr_2"   --->   Operation 447 'load' 'in_data_4_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_11 : Operation 448 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_6_load_2 = load i5 %in_data_6_addr_2"   --->   Operation 448 'load' 'in_data_6_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_11 : Operation 449 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_12_load_2 = load i5 %in_data_12_addr_2"   --->   Operation 449 'load' 'in_data_12_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_11 : Operation 450 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_4_load_3 = load i5 %in_data_4_addr_3"   --->   Operation 450 'load' 'in_data_4_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_11 : Operation 451 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_6_load_3 = load i5 %in_data_6_addr_3"   --->   Operation 451 'load' 'in_data_6_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_11 : Operation 452 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_12_load_3 = load i5 %in_data_12_addr_3"   --->   Operation 452 'load' 'in_data_12_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_11 : Operation 453 [1/1] (0.00ns)   --->   "%in_data_4_addr_4 = getelementptr i3 %in_data_4, i64 0, i64 4"   --->   Operation 453 'getelementptr' 'in_data_4_addr_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 454 [2/2] (2.32ns)   --->   "%in_data_4_load_4 = load i5 %in_data_4_addr_4"   --->   Operation 454 'load' 'in_data_4_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_11 : Operation 455 [1/1] (0.00ns)   --->   "%in_data_6_addr_4 = getelementptr i3 %in_data_6, i64 0, i64 4"   --->   Operation 455 'getelementptr' 'in_data_6_addr_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 456 [2/2] (2.32ns)   --->   "%in_data_6_load_4 = load i5 %in_data_6_addr_4"   --->   Operation 456 'load' 'in_data_6_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_11 : Operation 457 [1/1] (0.00ns)   --->   "%in_data_12_addr_4 = getelementptr i3 %in_data_12, i64 0, i64 4"   --->   Operation 457 'getelementptr' 'in_data_12_addr_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 458 [2/2] (2.32ns)   --->   "%in_data_12_load_4 = load i5 %in_data_12_addr_4"   --->   Operation 458 'load' 'in_data_12_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_11 : Operation 459 [1/1] (0.00ns)   --->   "%in_data_4_addr_5 = getelementptr i3 %in_data_4, i64 0, i64 5"   --->   Operation 459 'getelementptr' 'in_data_4_addr_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 460 [2/2] (2.32ns)   --->   "%in_data_4_load_5 = load i5 %in_data_4_addr_5"   --->   Operation 460 'load' 'in_data_4_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_11 : Operation 461 [1/1] (0.00ns)   --->   "%in_data_6_addr_5 = getelementptr i3 %in_data_6, i64 0, i64 5"   --->   Operation 461 'getelementptr' 'in_data_6_addr_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 462 [2/2] (2.32ns)   --->   "%in_data_6_load_5 = load i5 %in_data_6_addr_5"   --->   Operation 462 'load' 'in_data_6_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_11 : Operation 463 [1/1] (0.00ns)   --->   "%in_data_12_addr_5 = getelementptr i3 %in_data_12, i64 0, i64 5"   --->   Operation 463 'getelementptr' 'in_data_12_addr_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 464 [2/2] (2.32ns)   --->   "%in_data_12_load_5 = load i5 %in_data_12_addr_5"   --->   Operation 464 'load' 'in_data_12_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>

State 12 <SV = 7> <Delay = 2.32>
ST_12 : Operation 465 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_2_load = load i5 %in_data_2_addr"   --->   Operation 465 'load' 'in_data_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_12 : Operation 466 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_8_load = load i5 %in_data_8_addr"   --->   Operation 466 'load' 'in_data_8_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_12 : Operation 467 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_2_load_1 = load i5 %in_data_2_addr_1"   --->   Operation 467 'load' 'in_data_2_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_12 : Operation 468 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_8_load_1 = load i5 %in_data_8_addr_1"   --->   Operation 468 'load' 'in_data_8_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_12 : Operation 469 [1/1] (0.00ns)   --->   "%in_data_2_addr_4 = getelementptr i3 %in_data_2, i64 0, i64 4"   --->   Operation 469 'getelementptr' 'in_data_2_addr_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 470 [2/2] (2.32ns)   --->   "%in_data_2_load_4 = load i5 %in_data_2_addr_4"   --->   Operation 470 'load' 'in_data_2_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_12 : Operation 471 [1/1] (0.00ns)   --->   "%in_data_8_addr_4 = getelementptr i3 %in_data_8, i64 0, i64 4"   --->   Operation 471 'getelementptr' 'in_data_8_addr_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 472 [2/2] (2.32ns)   --->   "%in_data_8_load_4 = load i5 %in_data_8_addr_4"   --->   Operation 472 'load' 'in_data_8_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_12 : Operation 473 [1/1] (0.00ns)   --->   "%in_data_2_addr_5 = getelementptr i3 %in_data_2, i64 0, i64 5"   --->   Operation 473 'getelementptr' 'in_data_2_addr_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 474 [2/2] (2.32ns)   --->   "%in_data_2_load_5 = load i5 %in_data_2_addr_5"   --->   Operation 474 'load' 'in_data_2_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_12 : Operation 475 [1/1] (0.00ns)   --->   "%in_data_8_addr_5 = getelementptr i3 %in_data_8, i64 0, i64 5"   --->   Operation 475 'getelementptr' 'in_data_8_addr_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 476 [2/2] (2.32ns)   --->   "%in_data_8_load_5 = load i5 %in_data_8_addr_5"   --->   Operation 476 'load' 'in_data_8_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_12 : Operation 477 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_4_load_4 = load i5 %in_data_4_addr_4"   --->   Operation 477 'load' 'in_data_4_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_12 : Operation 478 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_6_load_4 = load i5 %in_data_6_addr_4"   --->   Operation 478 'load' 'in_data_6_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_12 : Operation 479 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_12_load_4 = load i5 %in_data_12_addr_4"   --->   Operation 479 'load' 'in_data_12_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_12 : Operation 480 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_4_load_5 = load i5 %in_data_4_addr_5"   --->   Operation 480 'load' 'in_data_4_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_12 : Operation 481 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_6_load_5 = load i5 %in_data_6_addr_5"   --->   Operation 481 'load' 'in_data_6_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_12 : Operation 482 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_12_load_5 = load i5 %in_data_12_addr_5"   --->   Operation 482 'load' 'in_data_12_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_12 : Operation 483 [1/1] (0.00ns)   --->   "%in_data_4_addr_6 = getelementptr i3 %in_data_4, i64 0, i64 6"   --->   Operation 483 'getelementptr' 'in_data_4_addr_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 484 [2/2] (2.32ns)   --->   "%in_data_4_load_6 = load i5 %in_data_4_addr_6"   --->   Operation 484 'load' 'in_data_4_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_12 : Operation 485 [1/1] (0.00ns)   --->   "%in_data_6_addr_6 = getelementptr i3 %in_data_6, i64 0, i64 6"   --->   Operation 485 'getelementptr' 'in_data_6_addr_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 486 [2/2] (2.32ns)   --->   "%in_data_6_load_6 = load i5 %in_data_6_addr_6"   --->   Operation 486 'load' 'in_data_6_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_12 : Operation 487 [1/1] (0.00ns)   --->   "%in_data_12_addr_6 = getelementptr i3 %in_data_12, i64 0, i64 6"   --->   Operation 487 'getelementptr' 'in_data_12_addr_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 488 [2/2] (2.32ns)   --->   "%in_data_12_load_6 = load i5 %in_data_12_addr_6"   --->   Operation 488 'load' 'in_data_12_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_12 : Operation 489 [1/1] (0.00ns)   --->   "%in_data_4_addr_7 = getelementptr i3 %in_data_4, i64 0, i64 7"   --->   Operation 489 'getelementptr' 'in_data_4_addr_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 490 [2/2] (2.32ns)   --->   "%in_data_4_load_7 = load i5 %in_data_4_addr_7"   --->   Operation 490 'load' 'in_data_4_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_12 : Operation 491 [1/1] (0.00ns)   --->   "%in_data_6_addr_7 = getelementptr i3 %in_data_6, i64 0, i64 7"   --->   Operation 491 'getelementptr' 'in_data_6_addr_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 492 [2/2] (2.32ns)   --->   "%in_data_6_load_7 = load i5 %in_data_6_addr_7"   --->   Operation 492 'load' 'in_data_6_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_12 : Operation 493 [1/1] (0.00ns)   --->   "%in_data_12_addr_7 = getelementptr i3 %in_data_12, i64 0, i64 7"   --->   Operation 493 'getelementptr' 'in_data_12_addr_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 494 [2/2] (2.32ns)   --->   "%in_data_12_load_7 = load i5 %in_data_12_addr_7"   --->   Operation 494 'load' 'in_data_12_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>

State 13 <SV = 8> <Delay = 2.32>
ST_13 : Operation 495 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_2_load_4 = load i5 %in_data_2_addr_4"   --->   Operation 495 'load' 'in_data_2_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_13 : Operation 496 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_8_load_4 = load i5 %in_data_8_addr_4"   --->   Operation 496 'load' 'in_data_8_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_13 : Operation 497 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_2_load_5 = load i5 %in_data_2_addr_5"   --->   Operation 497 'load' 'in_data_2_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_13 : Operation 498 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_8_load_5 = load i5 %in_data_8_addr_5"   --->   Operation 498 'load' 'in_data_8_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_13 : Operation 499 [1/1] (0.00ns)   --->   "%in_data_2_addr_6 = getelementptr i3 %in_data_2, i64 0, i64 6"   --->   Operation 499 'getelementptr' 'in_data_2_addr_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 500 [2/2] (2.32ns)   --->   "%in_data_2_load_6 = load i5 %in_data_2_addr_6"   --->   Operation 500 'load' 'in_data_2_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_13 : Operation 501 [1/1] (0.00ns)   --->   "%in_data_8_addr_6 = getelementptr i3 %in_data_8, i64 0, i64 6"   --->   Operation 501 'getelementptr' 'in_data_8_addr_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 502 [2/2] (2.32ns)   --->   "%in_data_8_load_6 = load i5 %in_data_8_addr_6"   --->   Operation 502 'load' 'in_data_8_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_13 : Operation 503 [1/1] (0.00ns)   --->   "%in_data_2_addr_7 = getelementptr i3 %in_data_2, i64 0, i64 7"   --->   Operation 503 'getelementptr' 'in_data_2_addr_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 504 [2/2] (2.32ns)   --->   "%in_data_2_load_7 = load i5 %in_data_2_addr_7"   --->   Operation 504 'load' 'in_data_2_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_13 : Operation 505 [1/1] (0.00ns)   --->   "%in_data_8_addr_7 = getelementptr i3 %in_data_8, i64 0, i64 7"   --->   Operation 505 'getelementptr' 'in_data_8_addr_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 506 [2/2] (2.32ns)   --->   "%in_data_8_load_7 = load i5 %in_data_8_addr_7"   --->   Operation 506 'load' 'in_data_8_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_13 : Operation 507 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_4_load_6 = load i5 %in_data_4_addr_6"   --->   Operation 507 'load' 'in_data_4_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_13 : Operation 508 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_6_load_6 = load i5 %in_data_6_addr_6"   --->   Operation 508 'load' 'in_data_6_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_13 : Operation 509 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_12_load_6 = load i5 %in_data_12_addr_6"   --->   Operation 509 'load' 'in_data_12_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_13 : Operation 510 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_4_load_7 = load i5 %in_data_4_addr_7"   --->   Operation 510 'load' 'in_data_4_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_13 : Operation 511 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_6_load_7 = load i5 %in_data_6_addr_7"   --->   Operation 511 'load' 'in_data_6_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_13 : Operation 512 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_12_load_7 = load i5 %in_data_12_addr_7"   --->   Operation 512 'load' 'in_data_12_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_13 : Operation 513 [1/1] (0.00ns)   --->   "%in_data_4_addr_8 = getelementptr i3 %in_data_4, i64 0, i64 8"   --->   Operation 513 'getelementptr' 'in_data_4_addr_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 514 [2/2] (2.32ns)   --->   "%in_data_4_load_8 = load i5 %in_data_4_addr_8"   --->   Operation 514 'load' 'in_data_4_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_13 : Operation 515 [1/1] (0.00ns)   --->   "%in_data_6_addr_8 = getelementptr i3 %in_data_6, i64 0, i64 8"   --->   Operation 515 'getelementptr' 'in_data_6_addr_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 516 [2/2] (2.32ns)   --->   "%in_data_6_load_8 = load i5 %in_data_6_addr_8"   --->   Operation 516 'load' 'in_data_6_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_13 : Operation 517 [1/1] (0.00ns)   --->   "%in_data_12_addr_8 = getelementptr i3 %in_data_12, i64 0, i64 8"   --->   Operation 517 'getelementptr' 'in_data_12_addr_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 518 [2/2] (2.32ns)   --->   "%in_data_12_load_8 = load i5 %in_data_12_addr_8"   --->   Operation 518 'load' 'in_data_12_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_13 : Operation 519 [1/1] (0.00ns)   --->   "%in_data_4_addr_9 = getelementptr i3 %in_data_4, i64 0, i64 9"   --->   Operation 519 'getelementptr' 'in_data_4_addr_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 520 [2/2] (2.32ns)   --->   "%in_data_4_load_9 = load i5 %in_data_4_addr_9"   --->   Operation 520 'load' 'in_data_4_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_13 : Operation 521 [1/1] (0.00ns)   --->   "%in_data_6_addr_9 = getelementptr i3 %in_data_6, i64 0, i64 9"   --->   Operation 521 'getelementptr' 'in_data_6_addr_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 522 [2/2] (2.32ns)   --->   "%in_data_6_load_9 = load i5 %in_data_6_addr_9"   --->   Operation 522 'load' 'in_data_6_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_13 : Operation 523 [1/1] (0.00ns)   --->   "%in_data_12_addr_9 = getelementptr i3 %in_data_12, i64 0, i64 9"   --->   Operation 523 'getelementptr' 'in_data_12_addr_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 524 [2/2] (2.32ns)   --->   "%in_data_12_load_9 = load i5 %in_data_12_addr_9"   --->   Operation 524 'load' 'in_data_12_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>

State 14 <SV = 9> <Delay = 2.32>
ST_14 : Operation 525 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_2_load_6 = load i5 %in_data_2_addr_6"   --->   Operation 525 'load' 'in_data_2_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_14 : Operation 526 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_8_load_6 = load i5 %in_data_8_addr_6"   --->   Operation 526 'load' 'in_data_8_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_14 : Operation 527 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_2_load_7 = load i5 %in_data_2_addr_7"   --->   Operation 527 'load' 'in_data_2_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_14 : Operation 528 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_8_load_7 = load i5 %in_data_8_addr_7"   --->   Operation 528 'load' 'in_data_8_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_14 : Operation 529 [1/1] (0.00ns)   --->   "%in_data_2_addr_8 = getelementptr i3 %in_data_2, i64 0, i64 8"   --->   Operation 529 'getelementptr' 'in_data_2_addr_8' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 530 [2/2] (2.32ns)   --->   "%in_data_2_load_8 = load i5 %in_data_2_addr_8"   --->   Operation 530 'load' 'in_data_2_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_14 : Operation 531 [1/1] (0.00ns)   --->   "%in_data_8_addr_8 = getelementptr i3 %in_data_8, i64 0, i64 8"   --->   Operation 531 'getelementptr' 'in_data_8_addr_8' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 532 [2/2] (2.32ns)   --->   "%in_data_8_load_8 = load i5 %in_data_8_addr_8"   --->   Operation 532 'load' 'in_data_8_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_14 : Operation 533 [1/1] (0.00ns)   --->   "%in_data_2_addr_9 = getelementptr i3 %in_data_2, i64 0, i64 9"   --->   Operation 533 'getelementptr' 'in_data_2_addr_9' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 534 [2/2] (2.32ns)   --->   "%in_data_2_load_9 = load i5 %in_data_2_addr_9"   --->   Operation 534 'load' 'in_data_2_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_14 : Operation 535 [1/1] (0.00ns)   --->   "%in_data_8_addr_9 = getelementptr i3 %in_data_8, i64 0, i64 9"   --->   Operation 535 'getelementptr' 'in_data_8_addr_9' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 536 [2/2] (2.32ns)   --->   "%in_data_8_load_9 = load i5 %in_data_8_addr_9"   --->   Operation 536 'load' 'in_data_8_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_14 : Operation 537 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_4_load_8 = load i5 %in_data_4_addr_8"   --->   Operation 537 'load' 'in_data_4_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_14 : Operation 538 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_6_load_8 = load i5 %in_data_6_addr_8"   --->   Operation 538 'load' 'in_data_6_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_14 : Operation 539 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_12_load_8 = load i5 %in_data_12_addr_8"   --->   Operation 539 'load' 'in_data_12_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_14 : Operation 540 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_4_load_9 = load i5 %in_data_4_addr_9"   --->   Operation 540 'load' 'in_data_4_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_14 : Operation 541 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_6_load_9 = load i5 %in_data_6_addr_9"   --->   Operation 541 'load' 'in_data_6_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_14 : Operation 542 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_12_load_9 = load i5 %in_data_12_addr_9"   --->   Operation 542 'load' 'in_data_12_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_14 : Operation 543 [1/1] (0.00ns)   --->   "%in_data_4_addr_10 = getelementptr i3 %in_data_4, i64 0, i64 10"   --->   Operation 543 'getelementptr' 'in_data_4_addr_10' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 544 [2/2] (2.32ns)   --->   "%in_data_4_load_10 = load i5 %in_data_4_addr_10"   --->   Operation 544 'load' 'in_data_4_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_14 : Operation 545 [1/1] (0.00ns)   --->   "%in_data_6_addr_10 = getelementptr i3 %in_data_6, i64 0, i64 10"   --->   Operation 545 'getelementptr' 'in_data_6_addr_10' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 546 [2/2] (2.32ns)   --->   "%in_data_6_load_10 = load i5 %in_data_6_addr_10"   --->   Operation 546 'load' 'in_data_6_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_14 : Operation 547 [1/1] (0.00ns)   --->   "%in_data_12_addr_10 = getelementptr i3 %in_data_12, i64 0, i64 10"   --->   Operation 547 'getelementptr' 'in_data_12_addr_10' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 548 [2/2] (2.32ns)   --->   "%in_data_12_load_10 = load i5 %in_data_12_addr_10"   --->   Operation 548 'load' 'in_data_12_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_14 : Operation 549 [1/1] (0.00ns)   --->   "%in_data_4_addr_11 = getelementptr i3 %in_data_4, i64 0, i64 11"   --->   Operation 549 'getelementptr' 'in_data_4_addr_11' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 550 [2/2] (2.32ns)   --->   "%in_data_4_load_11 = load i5 %in_data_4_addr_11"   --->   Operation 550 'load' 'in_data_4_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_14 : Operation 551 [1/1] (0.00ns)   --->   "%in_data_6_addr_11 = getelementptr i3 %in_data_6, i64 0, i64 11"   --->   Operation 551 'getelementptr' 'in_data_6_addr_11' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 552 [2/2] (2.32ns)   --->   "%in_data_6_load_11 = load i5 %in_data_6_addr_11"   --->   Operation 552 'load' 'in_data_6_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_14 : Operation 553 [1/1] (0.00ns)   --->   "%in_data_12_addr_11 = getelementptr i3 %in_data_12, i64 0, i64 11"   --->   Operation 553 'getelementptr' 'in_data_12_addr_11' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 554 [2/2] (2.32ns)   --->   "%in_data_12_load_11 = load i5 %in_data_12_addr_11"   --->   Operation 554 'load' 'in_data_12_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>

State 15 <SV = 10> <Delay = 2.32>
ST_15 : Operation 555 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_2_load_8 = load i5 %in_data_2_addr_8"   --->   Operation 555 'load' 'in_data_2_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_15 : Operation 556 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_8_load_8 = load i5 %in_data_8_addr_8"   --->   Operation 556 'load' 'in_data_8_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_15 : Operation 557 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_2_load_9 = load i5 %in_data_2_addr_9"   --->   Operation 557 'load' 'in_data_2_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_15 : Operation 558 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_8_load_9 = load i5 %in_data_8_addr_9"   --->   Operation 558 'load' 'in_data_8_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_15 : Operation 559 [1/1] (0.00ns)   --->   "%in_data_2_addr_10 = getelementptr i3 %in_data_2, i64 0, i64 10"   --->   Operation 559 'getelementptr' 'in_data_2_addr_10' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 560 [2/2] (2.32ns)   --->   "%in_data_2_load_10 = load i5 %in_data_2_addr_10"   --->   Operation 560 'load' 'in_data_2_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_15 : Operation 561 [1/1] (0.00ns)   --->   "%in_data_8_addr_10 = getelementptr i3 %in_data_8, i64 0, i64 10"   --->   Operation 561 'getelementptr' 'in_data_8_addr_10' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 562 [2/2] (2.32ns)   --->   "%in_data_8_load_10 = load i5 %in_data_8_addr_10"   --->   Operation 562 'load' 'in_data_8_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_15 : Operation 563 [1/1] (0.00ns)   --->   "%in_data_2_addr_11 = getelementptr i3 %in_data_2, i64 0, i64 11"   --->   Operation 563 'getelementptr' 'in_data_2_addr_11' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 564 [2/2] (2.32ns)   --->   "%in_data_2_load_11 = load i5 %in_data_2_addr_11"   --->   Operation 564 'load' 'in_data_2_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_15 : Operation 565 [1/1] (0.00ns)   --->   "%in_data_8_addr_11 = getelementptr i3 %in_data_8, i64 0, i64 11"   --->   Operation 565 'getelementptr' 'in_data_8_addr_11' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 566 [2/2] (2.32ns)   --->   "%in_data_8_load_11 = load i5 %in_data_8_addr_11"   --->   Operation 566 'load' 'in_data_8_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_15 : Operation 567 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_4_load_10 = load i5 %in_data_4_addr_10"   --->   Operation 567 'load' 'in_data_4_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_15 : Operation 568 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_6_load_10 = load i5 %in_data_6_addr_10"   --->   Operation 568 'load' 'in_data_6_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_15 : Operation 569 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_12_load_10 = load i5 %in_data_12_addr_10"   --->   Operation 569 'load' 'in_data_12_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_15 : Operation 570 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_4_load_11 = load i5 %in_data_4_addr_11"   --->   Operation 570 'load' 'in_data_4_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_15 : Operation 571 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_6_load_11 = load i5 %in_data_6_addr_11"   --->   Operation 571 'load' 'in_data_6_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_15 : Operation 572 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_12_load_11 = load i5 %in_data_12_addr_11"   --->   Operation 572 'load' 'in_data_12_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_15 : Operation 573 [1/1] (0.00ns)   --->   "%in_data_4_addr_12 = getelementptr i3 %in_data_4, i64 0, i64 12"   --->   Operation 573 'getelementptr' 'in_data_4_addr_12' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 574 [2/2] (2.32ns)   --->   "%in_data_4_load_12 = load i5 %in_data_4_addr_12"   --->   Operation 574 'load' 'in_data_4_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_15 : Operation 575 [1/1] (0.00ns)   --->   "%in_data_6_addr_12 = getelementptr i3 %in_data_6, i64 0, i64 12"   --->   Operation 575 'getelementptr' 'in_data_6_addr_12' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 576 [2/2] (2.32ns)   --->   "%in_data_6_load_12 = load i5 %in_data_6_addr_12"   --->   Operation 576 'load' 'in_data_6_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_15 : Operation 577 [1/1] (0.00ns)   --->   "%in_data_12_addr_12 = getelementptr i3 %in_data_12, i64 0, i64 12"   --->   Operation 577 'getelementptr' 'in_data_12_addr_12' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 578 [2/2] (2.32ns)   --->   "%in_data_12_load_12 = load i5 %in_data_12_addr_12"   --->   Operation 578 'load' 'in_data_12_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_15 : Operation 579 [1/1] (0.00ns)   --->   "%in_data_4_addr_13 = getelementptr i3 %in_data_4, i64 0, i64 13"   --->   Operation 579 'getelementptr' 'in_data_4_addr_13' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 580 [2/2] (2.32ns)   --->   "%in_data_4_load_13 = load i5 %in_data_4_addr_13"   --->   Operation 580 'load' 'in_data_4_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_15 : Operation 581 [1/1] (0.00ns)   --->   "%in_data_6_addr_13 = getelementptr i3 %in_data_6, i64 0, i64 13"   --->   Operation 581 'getelementptr' 'in_data_6_addr_13' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 582 [2/2] (2.32ns)   --->   "%in_data_6_load_13 = load i5 %in_data_6_addr_13"   --->   Operation 582 'load' 'in_data_6_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_15 : Operation 583 [1/1] (0.00ns)   --->   "%in_data_12_addr_13 = getelementptr i3 %in_data_12, i64 0, i64 13"   --->   Operation 583 'getelementptr' 'in_data_12_addr_13' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 584 [2/2] (2.32ns)   --->   "%in_data_12_load_13 = load i5 %in_data_12_addr_13"   --->   Operation 584 'load' 'in_data_12_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>

State 16 <SV = 11> <Delay = 2.32>
ST_16 : Operation 585 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_2_load_10 = load i5 %in_data_2_addr_10"   --->   Operation 585 'load' 'in_data_2_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_16 : Operation 586 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_8_load_10 = load i5 %in_data_8_addr_10"   --->   Operation 586 'load' 'in_data_8_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_16 : Operation 587 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_2_load_11 = load i5 %in_data_2_addr_11"   --->   Operation 587 'load' 'in_data_2_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_16 : Operation 588 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_8_load_11 = load i5 %in_data_8_addr_11"   --->   Operation 588 'load' 'in_data_8_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_16 : Operation 589 [1/1] (0.00ns)   --->   "%in_data_2_addr_12 = getelementptr i3 %in_data_2, i64 0, i64 12"   --->   Operation 589 'getelementptr' 'in_data_2_addr_12' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 590 [2/2] (2.32ns)   --->   "%in_data_2_load_12 = load i5 %in_data_2_addr_12"   --->   Operation 590 'load' 'in_data_2_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_16 : Operation 591 [1/1] (0.00ns)   --->   "%in_data_8_addr_12 = getelementptr i3 %in_data_8, i64 0, i64 12"   --->   Operation 591 'getelementptr' 'in_data_8_addr_12' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 592 [2/2] (2.32ns)   --->   "%in_data_8_load_12 = load i5 %in_data_8_addr_12"   --->   Operation 592 'load' 'in_data_8_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_16 : Operation 593 [1/1] (0.00ns)   --->   "%in_data_2_addr_13 = getelementptr i3 %in_data_2, i64 0, i64 13"   --->   Operation 593 'getelementptr' 'in_data_2_addr_13' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 594 [2/2] (2.32ns)   --->   "%in_data_2_load_13 = load i5 %in_data_2_addr_13"   --->   Operation 594 'load' 'in_data_2_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_16 : Operation 595 [1/1] (0.00ns)   --->   "%in_data_8_addr_13 = getelementptr i3 %in_data_8, i64 0, i64 13"   --->   Operation 595 'getelementptr' 'in_data_8_addr_13' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 596 [2/2] (2.32ns)   --->   "%in_data_8_load_13 = load i5 %in_data_8_addr_13"   --->   Operation 596 'load' 'in_data_8_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_16 : Operation 597 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_4_load_12 = load i5 %in_data_4_addr_12"   --->   Operation 597 'load' 'in_data_4_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_16 : Operation 598 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_6_load_12 = load i5 %in_data_6_addr_12"   --->   Operation 598 'load' 'in_data_6_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_16 : Operation 599 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_12_load_12 = load i5 %in_data_12_addr_12"   --->   Operation 599 'load' 'in_data_12_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_16 : Operation 600 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_4_load_13 = load i5 %in_data_4_addr_13"   --->   Operation 600 'load' 'in_data_4_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_16 : Operation 601 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_6_load_13 = load i5 %in_data_6_addr_13"   --->   Operation 601 'load' 'in_data_6_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_16 : Operation 602 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_12_load_13 = load i5 %in_data_12_addr_13"   --->   Operation 602 'load' 'in_data_12_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_16 : Operation 603 [1/1] (0.00ns)   --->   "%in_data_4_addr_14 = getelementptr i3 %in_data_4, i64 0, i64 14"   --->   Operation 603 'getelementptr' 'in_data_4_addr_14' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 604 [2/2] (2.32ns)   --->   "%in_data_4_load_14 = load i5 %in_data_4_addr_14"   --->   Operation 604 'load' 'in_data_4_load_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_16 : Operation 605 [1/1] (0.00ns)   --->   "%in_data_6_addr_14 = getelementptr i3 %in_data_6, i64 0, i64 14"   --->   Operation 605 'getelementptr' 'in_data_6_addr_14' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 606 [2/2] (2.32ns)   --->   "%in_data_6_load_14 = load i5 %in_data_6_addr_14"   --->   Operation 606 'load' 'in_data_6_load_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_16 : Operation 607 [1/1] (0.00ns)   --->   "%in_data_12_addr_14 = getelementptr i3 %in_data_12, i64 0, i64 14"   --->   Operation 607 'getelementptr' 'in_data_12_addr_14' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 608 [2/2] (2.32ns)   --->   "%in_data_12_load_14 = load i5 %in_data_12_addr_14"   --->   Operation 608 'load' 'in_data_12_load_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_16 : Operation 609 [1/1] (0.00ns)   --->   "%in_data_4_addr_15 = getelementptr i3 %in_data_4, i64 0, i64 15"   --->   Operation 609 'getelementptr' 'in_data_4_addr_15' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 610 [2/2] (2.32ns)   --->   "%in_data_4_load_15 = load i5 %in_data_4_addr_15"   --->   Operation 610 'load' 'in_data_4_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_16 : Operation 611 [1/1] (0.00ns)   --->   "%in_data_6_addr_15 = getelementptr i3 %in_data_6, i64 0, i64 15"   --->   Operation 611 'getelementptr' 'in_data_6_addr_15' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 612 [2/2] (2.32ns)   --->   "%in_data_6_load_15 = load i5 %in_data_6_addr_15"   --->   Operation 612 'load' 'in_data_6_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_16 : Operation 613 [1/1] (0.00ns)   --->   "%in_data_12_addr_15 = getelementptr i3 %in_data_12, i64 0, i64 15"   --->   Operation 613 'getelementptr' 'in_data_12_addr_15' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 614 [2/2] (2.32ns)   --->   "%in_data_12_load_15 = load i5 %in_data_12_addr_15"   --->   Operation 614 'load' 'in_data_12_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>

State 17 <SV = 12> <Delay = 2.32>
ST_17 : Operation 615 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_2_load_12 = load i5 %in_data_2_addr_12"   --->   Operation 615 'load' 'in_data_2_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_17 : Operation 616 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_8_load_12 = load i5 %in_data_8_addr_12"   --->   Operation 616 'load' 'in_data_8_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_17 : Operation 617 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_2_load_13 = load i5 %in_data_2_addr_13"   --->   Operation 617 'load' 'in_data_2_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_17 : Operation 618 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_8_load_13 = load i5 %in_data_8_addr_13"   --->   Operation 618 'load' 'in_data_8_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_17 : Operation 619 [1/1] (0.00ns)   --->   "%in_data_2_addr_14 = getelementptr i3 %in_data_2, i64 0, i64 14"   --->   Operation 619 'getelementptr' 'in_data_2_addr_14' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 620 [2/2] (2.32ns)   --->   "%in_data_2_load_14 = load i5 %in_data_2_addr_14"   --->   Operation 620 'load' 'in_data_2_load_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_17 : Operation 621 [1/1] (0.00ns)   --->   "%in_data_8_addr_14 = getelementptr i3 %in_data_8, i64 0, i64 14"   --->   Operation 621 'getelementptr' 'in_data_8_addr_14' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 622 [2/2] (2.32ns)   --->   "%in_data_8_load_14 = load i5 %in_data_8_addr_14"   --->   Operation 622 'load' 'in_data_8_load_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_17 : Operation 623 [1/1] (0.00ns)   --->   "%in_data_2_addr_15 = getelementptr i3 %in_data_2, i64 0, i64 15"   --->   Operation 623 'getelementptr' 'in_data_2_addr_15' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 624 [2/2] (2.32ns)   --->   "%in_data_2_load_15 = load i5 %in_data_2_addr_15"   --->   Operation 624 'load' 'in_data_2_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_17 : Operation 625 [1/1] (0.00ns)   --->   "%in_data_8_addr_15 = getelementptr i3 %in_data_8, i64 0, i64 15"   --->   Operation 625 'getelementptr' 'in_data_8_addr_15' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 626 [2/2] (2.32ns)   --->   "%in_data_8_load_15 = load i5 %in_data_8_addr_15"   --->   Operation 626 'load' 'in_data_8_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_17 : Operation 627 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_4_load_14 = load i5 %in_data_4_addr_14"   --->   Operation 627 'load' 'in_data_4_load_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_17 : Operation 628 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_6_load_14 = load i5 %in_data_6_addr_14"   --->   Operation 628 'load' 'in_data_6_load_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_17 : Operation 629 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_12_load_14 = load i5 %in_data_12_addr_14"   --->   Operation 629 'load' 'in_data_12_load_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_17 : Operation 630 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_4_load_15 = load i5 %in_data_4_addr_15"   --->   Operation 630 'load' 'in_data_4_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_17 : Operation 631 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_6_load_15 = load i5 %in_data_6_addr_15"   --->   Operation 631 'load' 'in_data_6_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_17 : Operation 632 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_12_load_15 = load i5 %in_data_12_addr_15"   --->   Operation 632 'load' 'in_data_12_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_17 : Operation 633 [1/1] (0.00ns)   --->   "%in_data_4_addr_16 = getelementptr i3 %in_data_4, i64 0, i64 16"   --->   Operation 633 'getelementptr' 'in_data_4_addr_16' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 634 [2/2] (2.32ns)   --->   "%in_data_4_load_16 = load i5 %in_data_4_addr_16"   --->   Operation 634 'load' 'in_data_4_load_16' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_17 : Operation 635 [1/1] (0.00ns)   --->   "%in_data_6_addr_16 = getelementptr i3 %in_data_6, i64 0, i64 16"   --->   Operation 635 'getelementptr' 'in_data_6_addr_16' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 636 [2/2] (2.32ns)   --->   "%in_data_6_load_16 = load i5 %in_data_6_addr_16"   --->   Operation 636 'load' 'in_data_6_load_16' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_17 : Operation 637 [1/1] (0.00ns)   --->   "%in_data_12_addr_16 = getelementptr i3 %in_data_12, i64 0, i64 16"   --->   Operation 637 'getelementptr' 'in_data_12_addr_16' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 638 [2/2] (2.32ns)   --->   "%in_data_12_load_16 = load i5 %in_data_12_addr_16"   --->   Operation 638 'load' 'in_data_12_load_16' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_17 : Operation 639 [1/1] (0.00ns)   --->   "%in_data_4_addr_17 = getelementptr i3 %in_data_4, i64 0, i64 17"   --->   Operation 639 'getelementptr' 'in_data_4_addr_17' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 640 [2/2] (2.32ns)   --->   "%in_data_4_load_17 = load i5 %in_data_4_addr_17"   --->   Operation 640 'load' 'in_data_4_load_17' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_17 : Operation 641 [1/1] (0.00ns)   --->   "%in_data_6_addr_17 = getelementptr i3 %in_data_6, i64 0, i64 17"   --->   Operation 641 'getelementptr' 'in_data_6_addr_17' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 642 [2/2] (2.32ns)   --->   "%in_data_6_load_17 = load i5 %in_data_6_addr_17"   --->   Operation 642 'load' 'in_data_6_load_17' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_17 : Operation 643 [1/1] (0.00ns)   --->   "%in_data_12_addr_17 = getelementptr i3 %in_data_12, i64 0, i64 17"   --->   Operation 643 'getelementptr' 'in_data_12_addr_17' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 644 [2/2] (2.32ns)   --->   "%in_data_12_load_17 = load i5 %in_data_12_addr_17"   --->   Operation 644 'load' 'in_data_12_load_17' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>

State 18 <SV = 13> <Delay = 2.32>
ST_18 : Operation 645 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_2_load_14 = load i5 %in_data_2_addr_14"   --->   Operation 645 'load' 'in_data_2_load_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_18 : Operation 646 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_8_load_14 = load i5 %in_data_8_addr_14"   --->   Operation 646 'load' 'in_data_8_load_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_18 : Operation 647 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_2_load_15 = load i5 %in_data_2_addr_15"   --->   Operation 647 'load' 'in_data_2_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_18 : Operation 648 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_8_load_15 = load i5 %in_data_8_addr_15"   --->   Operation 648 'load' 'in_data_8_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_18 : Operation 649 [1/1] (0.00ns)   --->   "%in_data_2_addr_16 = getelementptr i3 %in_data_2, i64 0, i64 16"   --->   Operation 649 'getelementptr' 'in_data_2_addr_16' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 650 [2/2] (2.32ns)   --->   "%in_data_2_load_16 = load i5 %in_data_2_addr_16"   --->   Operation 650 'load' 'in_data_2_load_16' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_18 : Operation 651 [1/1] (0.00ns)   --->   "%in_data_8_addr_16 = getelementptr i3 %in_data_8, i64 0, i64 16"   --->   Operation 651 'getelementptr' 'in_data_8_addr_16' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 652 [2/2] (2.32ns)   --->   "%in_data_8_load_16 = load i5 %in_data_8_addr_16"   --->   Operation 652 'load' 'in_data_8_load_16' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_18 : Operation 653 [1/1] (0.00ns)   --->   "%in_data_2_addr_17 = getelementptr i3 %in_data_2, i64 0, i64 17"   --->   Operation 653 'getelementptr' 'in_data_2_addr_17' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 654 [2/2] (2.32ns)   --->   "%in_data_2_load_17 = load i5 %in_data_2_addr_17"   --->   Operation 654 'load' 'in_data_2_load_17' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_18 : Operation 655 [1/1] (0.00ns)   --->   "%in_data_8_addr_17 = getelementptr i3 %in_data_8, i64 0, i64 17"   --->   Operation 655 'getelementptr' 'in_data_8_addr_17' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 656 [2/2] (2.32ns)   --->   "%in_data_8_load_17 = load i5 %in_data_8_addr_17"   --->   Operation 656 'load' 'in_data_8_load_17' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_18 : Operation 657 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_4_load_16 = load i5 %in_data_4_addr_16"   --->   Operation 657 'load' 'in_data_4_load_16' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_18 : Operation 658 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_6_load_16 = load i5 %in_data_6_addr_16"   --->   Operation 658 'load' 'in_data_6_load_16' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_18 : Operation 659 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_12_load_16 = load i5 %in_data_12_addr_16"   --->   Operation 659 'load' 'in_data_12_load_16' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_18 : Operation 660 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_4_load_17 = load i5 %in_data_4_addr_17"   --->   Operation 660 'load' 'in_data_4_load_17' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_18 : Operation 661 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_6_load_17 = load i5 %in_data_6_addr_17"   --->   Operation 661 'load' 'in_data_6_load_17' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_18 : Operation 662 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_12_load_17 = load i5 %in_data_12_addr_17"   --->   Operation 662 'load' 'in_data_12_load_17' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_18 : Operation 663 [1/1] (0.00ns)   --->   "%in_data_4_addr_18 = getelementptr i3 %in_data_4, i64 0, i64 18"   --->   Operation 663 'getelementptr' 'in_data_4_addr_18' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 664 [2/2] (2.32ns)   --->   "%in_data_4_load_18 = load i5 %in_data_4_addr_18"   --->   Operation 664 'load' 'in_data_4_load_18' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_18 : Operation 665 [1/1] (0.00ns)   --->   "%in_data_6_addr_18 = getelementptr i3 %in_data_6, i64 0, i64 18"   --->   Operation 665 'getelementptr' 'in_data_6_addr_18' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 666 [2/2] (2.32ns)   --->   "%in_data_6_load_18 = load i5 %in_data_6_addr_18"   --->   Operation 666 'load' 'in_data_6_load_18' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_18 : Operation 667 [1/1] (0.00ns)   --->   "%in_data_12_addr_18 = getelementptr i3 %in_data_12, i64 0, i64 18"   --->   Operation 667 'getelementptr' 'in_data_12_addr_18' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 668 [2/2] (2.32ns)   --->   "%in_data_12_load_18 = load i5 %in_data_12_addr_18"   --->   Operation 668 'load' 'in_data_12_load_18' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_18 : Operation 669 [1/1] (0.00ns)   --->   "%in_data_4_addr_19 = getelementptr i3 %in_data_4, i64 0, i64 19"   --->   Operation 669 'getelementptr' 'in_data_4_addr_19' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 670 [2/2] (2.32ns)   --->   "%in_data_4_load_19 = load i5 %in_data_4_addr_19"   --->   Operation 670 'load' 'in_data_4_load_19' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_18 : Operation 671 [1/1] (0.00ns)   --->   "%in_data_6_addr_19 = getelementptr i3 %in_data_6, i64 0, i64 19"   --->   Operation 671 'getelementptr' 'in_data_6_addr_19' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 672 [2/2] (2.32ns)   --->   "%in_data_6_load_19 = load i5 %in_data_6_addr_19"   --->   Operation 672 'load' 'in_data_6_load_19' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_18 : Operation 673 [1/1] (0.00ns)   --->   "%in_data_12_addr_19 = getelementptr i3 %in_data_12, i64 0, i64 19"   --->   Operation 673 'getelementptr' 'in_data_12_addr_19' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 674 [2/2] (2.32ns)   --->   "%in_data_12_load_19 = load i5 %in_data_12_addr_19"   --->   Operation 674 'load' 'in_data_12_load_19' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>

State 19 <SV = 14> <Delay = 2.32>
ST_19 : Operation 675 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_2_load_16 = load i5 %in_data_2_addr_16"   --->   Operation 675 'load' 'in_data_2_load_16' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_19 : Operation 676 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_8_load_16 = load i5 %in_data_8_addr_16"   --->   Operation 676 'load' 'in_data_8_load_16' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_19 : Operation 677 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_2_load_17 = load i5 %in_data_2_addr_17"   --->   Operation 677 'load' 'in_data_2_load_17' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_19 : Operation 678 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_8_load_17 = load i5 %in_data_8_addr_17"   --->   Operation 678 'load' 'in_data_8_load_17' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_19 : Operation 679 [1/1] (0.00ns)   --->   "%in_data_2_addr_18 = getelementptr i3 %in_data_2, i64 0, i64 18"   --->   Operation 679 'getelementptr' 'in_data_2_addr_18' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 680 [2/2] (2.32ns)   --->   "%in_data_2_load_18 = load i5 %in_data_2_addr_18"   --->   Operation 680 'load' 'in_data_2_load_18' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_19 : Operation 681 [1/1] (0.00ns)   --->   "%in_data_8_addr_18 = getelementptr i3 %in_data_8, i64 0, i64 18"   --->   Operation 681 'getelementptr' 'in_data_8_addr_18' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 682 [2/2] (2.32ns)   --->   "%in_data_8_load_18 = load i5 %in_data_8_addr_18"   --->   Operation 682 'load' 'in_data_8_load_18' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_19 : Operation 683 [1/1] (0.00ns)   --->   "%in_data_2_addr_19 = getelementptr i3 %in_data_2, i64 0, i64 19"   --->   Operation 683 'getelementptr' 'in_data_2_addr_19' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 684 [2/2] (2.32ns)   --->   "%in_data_2_load_19 = load i5 %in_data_2_addr_19"   --->   Operation 684 'load' 'in_data_2_load_19' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_19 : Operation 685 [1/1] (0.00ns)   --->   "%in_data_8_addr_19 = getelementptr i3 %in_data_8, i64 0, i64 19"   --->   Operation 685 'getelementptr' 'in_data_8_addr_19' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 686 [2/2] (2.32ns)   --->   "%in_data_8_load_19 = load i5 %in_data_8_addr_19"   --->   Operation 686 'load' 'in_data_8_load_19' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_19 : Operation 687 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_4_load_18 = load i5 %in_data_4_addr_18"   --->   Operation 687 'load' 'in_data_4_load_18' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_19 : Operation 688 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_6_load_18 = load i5 %in_data_6_addr_18"   --->   Operation 688 'load' 'in_data_6_load_18' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_19 : Operation 689 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_12_load_18 = load i5 %in_data_12_addr_18"   --->   Operation 689 'load' 'in_data_12_load_18' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_19 : Operation 690 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_4_load_19 = load i5 %in_data_4_addr_19"   --->   Operation 690 'load' 'in_data_4_load_19' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_19 : Operation 691 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_6_load_19 = load i5 %in_data_6_addr_19"   --->   Operation 691 'load' 'in_data_6_load_19' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_19 : Operation 692 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_12_load_19 = load i5 %in_data_12_addr_19"   --->   Operation 692 'load' 'in_data_12_load_19' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_19 : Operation 693 [1/1] (0.00ns)   --->   "%in_data_4_addr_20 = getelementptr i3 %in_data_4, i64 0, i64 20"   --->   Operation 693 'getelementptr' 'in_data_4_addr_20' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 694 [2/2] (2.32ns)   --->   "%in_data_4_load_20 = load i5 %in_data_4_addr_20"   --->   Operation 694 'load' 'in_data_4_load_20' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_19 : Operation 695 [1/1] (0.00ns)   --->   "%in_data_6_addr_20 = getelementptr i3 %in_data_6, i64 0, i64 20"   --->   Operation 695 'getelementptr' 'in_data_6_addr_20' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 696 [2/2] (2.32ns)   --->   "%in_data_6_load_20 = load i5 %in_data_6_addr_20"   --->   Operation 696 'load' 'in_data_6_load_20' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_19 : Operation 697 [1/1] (0.00ns)   --->   "%in_data_12_addr_20 = getelementptr i3 %in_data_12, i64 0, i64 20"   --->   Operation 697 'getelementptr' 'in_data_12_addr_20' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 698 [2/2] (2.32ns)   --->   "%in_data_12_load_20 = load i5 %in_data_12_addr_20"   --->   Operation 698 'load' 'in_data_12_load_20' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_19 : Operation 699 [1/1] (0.00ns)   --->   "%in_data_4_addr_21 = getelementptr i3 %in_data_4, i64 0, i64 21"   --->   Operation 699 'getelementptr' 'in_data_4_addr_21' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 700 [2/2] (2.32ns)   --->   "%in_data_4_load_21 = load i5 %in_data_4_addr_21"   --->   Operation 700 'load' 'in_data_4_load_21' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_19 : Operation 701 [1/1] (0.00ns)   --->   "%in_data_6_addr_21 = getelementptr i3 %in_data_6, i64 0, i64 21"   --->   Operation 701 'getelementptr' 'in_data_6_addr_21' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 702 [2/2] (2.32ns)   --->   "%in_data_6_load_21 = load i5 %in_data_6_addr_21"   --->   Operation 702 'load' 'in_data_6_load_21' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_19 : Operation 703 [1/1] (0.00ns)   --->   "%in_data_12_addr_21 = getelementptr i3 %in_data_12, i64 0, i64 21"   --->   Operation 703 'getelementptr' 'in_data_12_addr_21' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 704 [2/2] (2.32ns)   --->   "%in_data_12_load_21 = load i5 %in_data_12_addr_21"   --->   Operation 704 'load' 'in_data_12_load_21' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>

State 20 <SV = 15> <Delay = 2.32>
ST_20 : Operation 705 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_2_load_18 = load i5 %in_data_2_addr_18"   --->   Operation 705 'load' 'in_data_2_load_18' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_20 : Operation 706 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_8_load_18 = load i5 %in_data_8_addr_18"   --->   Operation 706 'load' 'in_data_8_load_18' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_20 : Operation 707 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_2_load_19 = load i5 %in_data_2_addr_19"   --->   Operation 707 'load' 'in_data_2_load_19' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_20 : Operation 708 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_8_load_19 = load i5 %in_data_8_addr_19"   --->   Operation 708 'load' 'in_data_8_load_19' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_20 : Operation 709 [1/1] (0.00ns)   --->   "%in_data_2_addr_20 = getelementptr i3 %in_data_2, i64 0, i64 20"   --->   Operation 709 'getelementptr' 'in_data_2_addr_20' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 710 [2/2] (2.32ns)   --->   "%in_data_2_load_20 = load i5 %in_data_2_addr_20"   --->   Operation 710 'load' 'in_data_2_load_20' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_20 : Operation 711 [1/1] (0.00ns)   --->   "%in_data_8_addr_20 = getelementptr i3 %in_data_8, i64 0, i64 20"   --->   Operation 711 'getelementptr' 'in_data_8_addr_20' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 712 [2/2] (2.32ns)   --->   "%in_data_8_load_20 = load i5 %in_data_8_addr_20"   --->   Operation 712 'load' 'in_data_8_load_20' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_20 : Operation 713 [1/1] (0.00ns)   --->   "%in_data_2_addr_21 = getelementptr i3 %in_data_2, i64 0, i64 21"   --->   Operation 713 'getelementptr' 'in_data_2_addr_21' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 714 [2/2] (2.32ns)   --->   "%in_data_2_load_21 = load i5 %in_data_2_addr_21"   --->   Operation 714 'load' 'in_data_2_load_21' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_20 : Operation 715 [1/1] (0.00ns)   --->   "%in_data_8_addr_21 = getelementptr i3 %in_data_8, i64 0, i64 21"   --->   Operation 715 'getelementptr' 'in_data_8_addr_21' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 716 [2/2] (2.32ns)   --->   "%in_data_8_load_21 = load i5 %in_data_8_addr_21"   --->   Operation 716 'load' 'in_data_8_load_21' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_20 : Operation 717 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_4_load_20 = load i5 %in_data_4_addr_20"   --->   Operation 717 'load' 'in_data_4_load_20' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_20 : Operation 718 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_6_load_20 = load i5 %in_data_6_addr_20"   --->   Operation 718 'load' 'in_data_6_load_20' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_20 : Operation 719 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_12_load_20 = load i5 %in_data_12_addr_20"   --->   Operation 719 'load' 'in_data_12_load_20' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_20 : Operation 720 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_4_load_21 = load i5 %in_data_4_addr_21"   --->   Operation 720 'load' 'in_data_4_load_21' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_20 : Operation 721 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_6_load_21 = load i5 %in_data_6_addr_21"   --->   Operation 721 'load' 'in_data_6_load_21' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_20 : Operation 722 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_12_load_21 = load i5 %in_data_12_addr_21"   --->   Operation 722 'load' 'in_data_12_load_21' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_20 : Operation 723 [1/1] (0.00ns)   --->   "%in_data_4_addr_22 = getelementptr i3 %in_data_4, i64 0, i64 22"   --->   Operation 723 'getelementptr' 'in_data_4_addr_22' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 724 [2/2] (2.32ns)   --->   "%in_data_4_load_22 = load i5 %in_data_4_addr_22"   --->   Operation 724 'load' 'in_data_4_load_22' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_20 : Operation 725 [1/1] (0.00ns)   --->   "%in_data_6_addr_22 = getelementptr i3 %in_data_6, i64 0, i64 22"   --->   Operation 725 'getelementptr' 'in_data_6_addr_22' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 726 [2/2] (2.32ns)   --->   "%in_data_6_load_22 = load i5 %in_data_6_addr_22"   --->   Operation 726 'load' 'in_data_6_load_22' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_20 : Operation 727 [1/1] (0.00ns)   --->   "%in_data_12_addr_22 = getelementptr i3 %in_data_12, i64 0, i64 22"   --->   Operation 727 'getelementptr' 'in_data_12_addr_22' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 728 [2/2] (2.32ns)   --->   "%in_data_12_load_22 = load i5 %in_data_12_addr_22"   --->   Operation 728 'load' 'in_data_12_load_22' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_20 : Operation 729 [1/1] (0.00ns)   --->   "%in_data_4_addr_23 = getelementptr i3 %in_data_4, i64 0, i64 23"   --->   Operation 729 'getelementptr' 'in_data_4_addr_23' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 730 [2/2] (2.32ns)   --->   "%in_data_4_load_23 = load i5 %in_data_4_addr_23"   --->   Operation 730 'load' 'in_data_4_load_23' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_20 : Operation 731 [1/1] (0.00ns)   --->   "%in_data_6_addr_23 = getelementptr i3 %in_data_6, i64 0, i64 23"   --->   Operation 731 'getelementptr' 'in_data_6_addr_23' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 732 [2/2] (2.32ns)   --->   "%in_data_6_load_23 = load i5 %in_data_6_addr_23"   --->   Operation 732 'load' 'in_data_6_load_23' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_20 : Operation 733 [1/1] (0.00ns)   --->   "%in_data_12_addr_23 = getelementptr i3 %in_data_12, i64 0, i64 23"   --->   Operation 733 'getelementptr' 'in_data_12_addr_23' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 734 [2/2] (2.32ns)   --->   "%in_data_12_load_23 = load i5 %in_data_12_addr_23"   --->   Operation 734 'load' 'in_data_12_load_23' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>

State 21 <SV = 16> <Delay = 2.32>
ST_21 : Operation 735 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_2_load_20 = load i5 %in_data_2_addr_20"   --->   Operation 735 'load' 'in_data_2_load_20' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_21 : Operation 736 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_8_load_20 = load i5 %in_data_8_addr_20"   --->   Operation 736 'load' 'in_data_8_load_20' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_21 : Operation 737 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_2_load_21 = load i5 %in_data_2_addr_21"   --->   Operation 737 'load' 'in_data_2_load_21' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_21 : Operation 738 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_8_load_21 = load i5 %in_data_8_addr_21"   --->   Operation 738 'load' 'in_data_8_load_21' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_21 : Operation 739 [1/1] (0.00ns)   --->   "%in_data_2_addr_22 = getelementptr i3 %in_data_2, i64 0, i64 22"   --->   Operation 739 'getelementptr' 'in_data_2_addr_22' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 740 [2/2] (2.32ns)   --->   "%in_data_2_load_22 = load i5 %in_data_2_addr_22"   --->   Operation 740 'load' 'in_data_2_load_22' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_21 : Operation 741 [1/1] (0.00ns)   --->   "%in_data_8_addr_22 = getelementptr i3 %in_data_8, i64 0, i64 22"   --->   Operation 741 'getelementptr' 'in_data_8_addr_22' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 742 [2/2] (2.32ns)   --->   "%in_data_8_load_22 = load i5 %in_data_8_addr_22"   --->   Operation 742 'load' 'in_data_8_load_22' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_21 : Operation 743 [1/1] (0.00ns)   --->   "%in_data_2_addr_23 = getelementptr i3 %in_data_2, i64 0, i64 23"   --->   Operation 743 'getelementptr' 'in_data_2_addr_23' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 744 [2/2] (2.32ns)   --->   "%in_data_2_load_23 = load i5 %in_data_2_addr_23"   --->   Operation 744 'load' 'in_data_2_load_23' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_21 : Operation 745 [1/1] (0.00ns)   --->   "%in_data_8_addr_23 = getelementptr i3 %in_data_8, i64 0, i64 23"   --->   Operation 745 'getelementptr' 'in_data_8_addr_23' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 746 [2/2] (2.32ns)   --->   "%in_data_8_load_23 = load i5 %in_data_8_addr_23"   --->   Operation 746 'load' 'in_data_8_load_23' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_21 : Operation 747 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_4_load_22 = load i5 %in_data_4_addr_22"   --->   Operation 747 'load' 'in_data_4_load_22' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_21 : Operation 748 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_6_load_22 = load i5 %in_data_6_addr_22"   --->   Operation 748 'load' 'in_data_6_load_22' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_21 : Operation 749 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_12_load_22 = load i5 %in_data_12_addr_22"   --->   Operation 749 'load' 'in_data_12_load_22' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_21 : Operation 750 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_4_load_23 = load i5 %in_data_4_addr_23"   --->   Operation 750 'load' 'in_data_4_load_23' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_21 : Operation 751 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_6_load_23 = load i5 %in_data_6_addr_23"   --->   Operation 751 'load' 'in_data_6_load_23' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_21 : Operation 752 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_12_load_23 = load i5 %in_data_12_addr_23"   --->   Operation 752 'load' 'in_data_12_load_23' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_21 : Operation 753 [1/1] (0.00ns)   --->   "%in_data_4_addr_24 = getelementptr i3 %in_data_4, i64 0, i64 24"   --->   Operation 753 'getelementptr' 'in_data_4_addr_24' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 754 [2/2] (2.32ns)   --->   "%in_data_4_load_24 = load i5 %in_data_4_addr_24"   --->   Operation 754 'load' 'in_data_4_load_24' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_21 : Operation 755 [1/1] (0.00ns)   --->   "%in_data_6_addr_24 = getelementptr i3 %in_data_6, i64 0, i64 24"   --->   Operation 755 'getelementptr' 'in_data_6_addr_24' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 756 [2/2] (2.32ns)   --->   "%in_data_6_load_24 = load i5 %in_data_6_addr_24"   --->   Operation 756 'load' 'in_data_6_load_24' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_21 : Operation 757 [1/1] (0.00ns)   --->   "%in_data_12_addr_24 = getelementptr i3 %in_data_12, i64 0, i64 24"   --->   Operation 757 'getelementptr' 'in_data_12_addr_24' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 758 [2/2] (2.32ns)   --->   "%in_data_12_load_24 = load i5 %in_data_12_addr_24"   --->   Operation 758 'load' 'in_data_12_load_24' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_21 : Operation 759 [1/1] (0.00ns)   --->   "%in_data_4_addr_25 = getelementptr i3 %in_data_4, i64 0, i64 25"   --->   Operation 759 'getelementptr' 'in_data_4_addr_25' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 760 [2/2] (2.32ns)   --->   "%in_data_4_load_25 = load i5 %in_data_4_addr_25"   --->   Operation 760 'load' 'in_data_4_load_25' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_21 : Operation 761 [1/1] (0.00ns)   --->   "%in_data_6_addr_25 = getelementptr i3 %in_data_6, i64 0, i64 25"   --->   Operation 761 'getelementptr' 'in_data_6_addr_25' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 762 [2/2] (2.32ns)   --->   "%in_data_6_load_25 = load i5 %in_data_6_addr_25"   --->   Operation 762 'load' 'in_data_6_load_25' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_21 : Operation 763 [1/1] (0.00ns)   --->   "%in_data_12_addr_25 = getelementptr i3 %in_data_12, i64 0, i64 25"   --->   Operation 763 'getelementptr' 'in_data_12_addr_25' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 764 [2/2] (2.32ns)   --->   "%in_data_12_load_25 = load i5 %in_data_12_addr_25"   --->   Operation 764 'load' 'in_data_12_load_25' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>

State 22 <SV = 17> <Delay = 2.32>
ST_22 : Operation 765 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_2_load_22 = load i5 %in_data_2_addr_22"   --->   Operation 765 'load' 'in_data_2_load_22' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_22 : Operation 766 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_8_load_22 = load i5 %in_data_8_addr_22"   --->   Operation 766 'load' 'in_data_8_load_22' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_22 : Operation 767 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_2_load_23 = load i5 %in_data_2_addr_23"   --->   Operation 767 'load' 'in_data_2_load_23' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_22 : Operation 768 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_8_load_23 = load i5 %in_data_8_addr_23"   --->   Operation 768 'load' 'in_data_8_load_23' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_22 : Operation 769 [1/1] (0.00ns)   --->   "%in_data_2_addr_24 = getelementptr i3 %in_data_2, i64 0, i64 24"   --->   Operation 769 'getelementptr' 'in_data_2_addr_24' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 770 [2/2] (2.32ns)   --->   "%in_data_2_load_24 = load i5 %in_data_2_addr_24"   --->   Operation 770 'load' 'in_data_2_load_24' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_22 : Operation 771 [1/1] (0.00ns)   --->   "%in_data_8_addr_24 = getelementptr i3 %in_data_8, i64 0, i64 24"   --->   Operation 771 'getelementptr' 'in_data_8_addr_24' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 772 [2/2] (2.32ns)   --->   "%in_data_8_load_24 = load i5 %in_data_8_addr_24"   --->   Operation 772 'load' 'in_data_8_load_24' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_22 : Operation 773 [1/1] (0.00ns)   --->   "%in_data_2_addr_25 = getelementptr i3 %in_data_2, i64 0, i64 25"   --->   Operation 773 'getelementptr' 'in_data_2_addr_25' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 774 [2/2] (2.32ns)   --->   "%in_data_2_load_25 = load i5 %in_data_2_addr_25"   --->   Operation 774 'load' 'in_data_2_load_25' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_22 : Operation 775 [1/1] (0.00ns)   --->   "%in_data_8_addr_25 = getelementptr i3 %in_data_8, i64 0, i64 25"   --->   Operation 775 'getelementptr' 'in_data_8_addr_25' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 776 [2/2] (2.32ns)   --->   "%in_data_8_load_25 = load i5 %in_data_8_addr_25"   --->   Operation 776 'load' 'in_data_8_load_25' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_22 : Operation 777 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_4_load_24 = load i5 %in_data_4_addr_24"   --->   Operation 777 'load' 'in_data_4_load_24' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_22 : Operation 778 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_6_load_24 = load i5 %in_data_6_addr_24"   --->   Operation 778 'load' 'in_data_6_load_24' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_22 : Operation 779 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_12_load_24 = load i5 %in_data_12_addr_24"   --->   Operation 779 'load' 'in_data_12_load_24' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_22 : Operation 780 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_4_load_25 = load i5 %in_data_4_addr_25"   --->   Operation 780 'load' 'in_data_4_load_25' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_22 : Operation 781 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_6_load_25 = load i5 %in_data_6_addr_25"   --->   Operation 781 'load' 'in_data_6_load_25' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_22 : Operation 782 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_12_load_25 = load i5 %in_data_12_addr_25"   --->   Operation 782 'load' 'in_data_12_load_25' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_22 : Operation 783 [1/1] (0.00ns)   --->   "%in_data_4_addr_26 = getelementptr i3 %in_data_4, i64 0, i64 26"   --->   Operation 783 'getelementptr' 'in_data_4_addr_26' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 784 [2/2] (2.32ns)   --->   "%in_data_4_load_26 = load i5 %in_data_4_addr_26"   --->   Operation 784 'load' 'in_data_4_load_26' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_22 : Operation 785 [1/1] (0.00ns)   --->   "%in_data_6_addr_26 = getelementptr i3 %in_data_6, i64 0, i64 26"   --->   Operation 785 'getelementptr' 'in_data_6_addr_26' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 786 [2/2] (2.32ns)   --->   "%in_data_6_load_26 = load i5 %in_data_6_addr_26"   --->   Operation 786 'load' 'in_data_6_load_26' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_22 : Operation 787 [1/1] (0.00ns)   --->   "%in_data_12_addr_26 = getelementptr i3 %in_data_12, i64 0, i64 26"   --->   Operation 787 'getelementptr' 'in_data_12_addr_26' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 788 [2/2] (2.32ns)   --->   "%in_data_12_load_26 = load i5 %in_data_12_addr_26"   --->   Operation 788 'load' 'in_data_12_load_26' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_22 : Operation 789 [1/1] (0.00ns)   --->   "%in_data_4_addr_27 = getelementptr i3 %in_data_4, i64 0, i64 27"   --->   Operation 789 'getelementptr' 'in_data_4_addr_27' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 790 [2/2] (2.32ns)   --->   "%in_data_4_load_27 = load i5 %in_data_4_addr_27"   --->   Operation 790 'load' 'in_data_4_load_27' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_22 : Operation 791 [1/1] (0.00ns)   --->   "%in_data_6_addr_27 = getelementptr i3 %in_data_6, i64 0, i64 27"   --->   Operation 791 'getelementptr' 'in_data_6_addr_27' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 792 [2/2] (2.32ns)   --->   "%in_data_6_load_27 = load i5 %in_data_6_addr_27"   --->   Operation 792 'load' 'in_data_6_load_27' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_22 : Operation 793 [1/1] (0.00ns)   --->   "%in_data_12_addr_27 = getelementptr i3 %in_data_12, i64 0, i64 27"   --->   Operation 793 'getelementptr' 'in_data_12_addr_27' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 794 [2/2] (2.32ns)   --->   "%in_data_12_load_27 = load i5 %in_data_12_addr_27"   --->   Operation 794 'load' 'in_data_12_load_27' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>

State 23 <SV = 18> <Delay = 2.32>
ST_23 : Operation 795 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_2_load_24 = load i5 %in_data_2_addr_24"   --->   Operation 795 'load' 'in_data_2_load_24' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_23 : Operation 796 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_8_load_24 = load i5 %in_data_8_addr_24"   --->   Operation 796 'load' 'in_data_8_load_24' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_23 : Operation 797 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_2_load_25 = load i5 %in_data_2_addr_25"   --->   Operation 797 'load' 'in_data_2_load_25' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_23 : Operation 798 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_8_load_25 = load i5 %in_data_8_addr_25"   --->   Operation 798 'load' 'in_data_8_load_25' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_23 : Operation 799 [1/1] (0.00ns)   --->   "%in_data_2_addr_26 = getelementptr i3 %in_data_2, i64 0, i64 26"   --->   Operation 799 'getelementptr' 'in_data_2_addr_26' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 800 [2/2] (2.32ns)   --->   "%in_data_2_load_26 = load i5 %in_data_2_addr_26"   --->   Operation 800 'load' 'in_data_2_load_26' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_23 : Operation 801 [1/1] (0.00ns)   --->   "%in_data_8_addr_26 = getelementptr i3 %in_data_8, i64 0, i64 26"   --->   Operation 801 'getelementptr' 'in_data_8_addr_26' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 802 [2/2] (2.32ns)   --->   "%in_data_8_load_26 = load i5 %in_data_8_addr_26"   --->   Operation 802 'load' 'in_data_8_load_26' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_23 : Operation 803 [1/1] (0.00ns)   --->   "%in_data_2_addr_27 = getelementptr i3 %in_data_2, i64 0, i64 27"   --->   Operation 803 'getelementptr' 'in_data_2_addr_27' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 804 [2/2] (2.32ns)   --->   "%in_data_2_load_27 = load i5 %in_data_2_addr_27"   --->   Operation 804 'load' 'in_data_2_load_27' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_23 : Operation 805 [1/1] (0.00ns)   --->   "%in_data_8_addr_27 = getelementptr i3 %in_data_8, i64 0, i64 27"   --->   Operation 805 'getelementptr' 'in_data_8_addr_27' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 806 [2/2] (2.32ns)   --->   "%in_data_8_load_27 = load i5 %in_data_8_addr_27"   --->   Operation 806 'load' 'in_data_8_load_27' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_23 : Operation 807 [1/1] (0.00ns)   --->   "%in_scalar_addr_5 = getelementptr i6 %in_scalar, i64 0, i64 15"   --->   Operation 807 'getelementptr' 'in_scalar_addr_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 808 [2/2] (2.32ns)   --->   "%in_scalar_load_5 = load i5 %in_scalar_addr_5"   --->   Operation 808 'load' 'in_scalar_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 17> <RAM>
ST_23 : Operation 809 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_4_load_26 = load i5 %in_data_4_addr_26"   --->   Operation 809 'load' 'in_data_4_load_26' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_23 : Operation 810 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_6_load_26 = load i5 %in_data_6_addr_26"   --->   Operation 810 'load' 'in_data_6_load_26' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_23 : Operation 811 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_12_load_26 = load i5 %in_data_12_addr_26"   --->   Operation 811 'load' 'in_data_12_load_26' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_23 : Operation 812 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_4_load_27 = load i5 %in_data_4_addr_27"   --->   Operation 812 'load' 'in_data_4_load_27' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_23 : Operation 813 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_6_load_27 = load i5 %in_data_6_addr_27"   --->   Operation 813 'load' 'in_data_6_load_27' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_23 : Operation 814 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_12_load_27 = load i5 %in_data_12_addr_27"   --->   Operation 814 'load' 'in_data_12_load_27' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_23 : Operation 815 [1/1] (0.00ns)   --->   "%in_data_4_addr_28 = getelementptr i3 %in_data_4, i64 0, i64 28"   --->   Operation 815 'getelementptr' 'in_data_4_addr_28' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 816 [2/2] (2.32ns)   --->   "%in_data_4_load_28 = load i5 %in_data_4_addr_28"   --->   Operation 816 'load' 'in_data_4_load_28' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_23 : Operation 817 [1/1] (0.00ns)   --->   "%in_data_6_addr_28 = getelementptr i3 %in_data_6, i64 0, i64 28"   --->   Operation 817 'getelementptr' 'in_data_6_addr_28' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 818 [2/2] (2.32ns)   --->   "%in_data_6_load_28 = load i5 %in_data_6_addr_28"   --->   Operation 818 'load' 'in_data_6_load_28' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_23 : Operation 819 [1/1] (0.00ns)   --->   "%in_data_12_addr_28 = getelementptr i3 %in_data_12, i64 0, i64 28"   --->   Operation 819 'getelementptr' 'in_data_12_addr_28' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 820 [2/2] (2.32ns)   --->   "%in_data_12_load_28 = load i5 %in_data_12_addr_28"   --->   Operation 820 'load' 'in_data_12_load_28' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_23 : Operation 821 [1/1] (0.00ns)   --->   "%in_data_4_addr_29 = getelementptr i3 %in_data_4, i64 0, i64 29"   --->   Operation 821 'getelementptr' 'in_data_4_addr_29' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 822 [2/2] (2.32ns)   --->   "%in_data_4_load_29 = load i5 %in_data_4_addr_29"   --->   Operation 822 'load' 'in_data_4_load_29' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_23 : Operation 823 [1/1] (0.00ns)   --->   "%in_data_6_addr_29 = getelementptr i3 %in_data_6, i64 0, i64 29"   --->   Operation 823 'getelementptr' 'in_data_6_addr_29' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 824 [2/2] (2.32ns)   --->   "%in_data_6_load_29 = load i5 %in_data_6_addr_29"   --->   Operation 824 'load' 'in_data_6_load_29' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_23 : Operation 825 [1/1] (0.00ns)   --->   "%in_data_12_addr_29 = getelementptr i3 %in_data_12, i64 0, i64 29"   --->   Operation 825 'getelementptr' 'in_data_12_addr_29' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 826 [2/2] (2.32ns)   --->   "%in_data_12_load_29 = load i5 %in_data_12_addr_29"   --->   Operation 826 'load' 'in_data_12_load_29' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>

State 24 <SV = 19> <Delay = 2.32>
ST_24 : Operation 827 [1/1] (0.00ns)   --->   "%in_data_2_load_3_cast = sext i3 %in_data_2_load_3"   --->   Operation 827 'sext' 'in_data_2_load_3_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 828 [1/1] (0.00ns)   --->   "%in_data_8_load_3_cast = sext i3 %in_data_8_load_3"   --->   Operation 828 'sext' 'in_data_8_load_3_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 829 [3/3] (1.05ns) (grouped into DSP with root node add_ln139_1)   --->   "%mul_i5888_3 = mul i6 %in_data_8_load_3_cast, i6 %in_data_2_load_3_cast"   --->   Operation 829 'mul' 'mul_i5888_3' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 830 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_2_load_26 = load i5 %in_data_2_addr_26"   --->   Operation 830 'load' 'in_data_2_load_26' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_24 : Operation 831 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_8_load_26 = load i5 %in_data_8_addr_26"   --->   Operation 831 'load' 'in_data_8_load_26' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_24 : Operation 832 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_2_load_27 = load i5 %in_data_2_addr_27"   --->   Operation 832 'load' 'in_data_2_load_27' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_24 : Operation 833 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_8_load_27 = load i5 %in_data_8_addr_27"   --->   Operation 833 'load' 'in_data_8_load_27' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_24 : Operation 834 [1/1] (0.00ns)   --->   "%in_data_2_addr_28 = getelementptr i3 %in_data_2, i64 0, i64 28"   --->   Operation 834 'getelementptr' 'in_data_2_addr_28' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 835 [2/2] (2.32ns)   --->   "%in_data_2_load_28 = load i5 %in_data_2_addr_28"   --->   Operation 835 'load' 'in_data_2_load_28' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_24 : Operation 836 [1/1] (0.00ns)   --->   "%in_data_8_addr_28 = getelementptr i3 %in_data_8, i64 0, i64 28"   --->   Operation 836 'getelementptr' 'in_data_8_addr_28' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 837 [2/2] (2.32ns)   --->   "%in_data_8_load_28 = load i5 %in_data_8_addr_28"   --->   Operation 837 'load' 'in_data_8_load_28' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_24 : Operation 838 [1/1] (0.00ns)   --->   "%in_data_2_addr_29 = getelementptr i3 %in_data_2, i64 0, i64 29"   --->   Operation 838 'getelementptr' 'in_data_2_addr_29' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 839 [2/2] (2.32ns)   --->   "%in_data_2_load_29 = load i5 %in_data_2_addr_29"   --->   Operation 839 'load' 'in_data_2_load_29' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_24 : Operation 840 [1/1] (0.00ns)   --->   "%in_data_8_addr_29 = getelementptr i3 %in_data_8, i64 0, i64 29"   --->   Operation 840 'getelementptr' 'in_data_8_addr_29' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 841 [2/2] (2.32ns)   --->   "%in_data_8_load_29 = load i5 %in_data_8_addr_29"   --->   Operation 841 'load' 'in_data_8_load_29' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_24 : Operation 842 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_scalar_load_5 = load i5 %in_scalar_addr_5"   --->   Operation 842 'load' 'in_scalar_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 17> <RAM>
ST_24 : Operation 843 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_4_load_28 = load i5 %in_data_4_addr_28"   --->   Operation 843 'load' 'in_data_4_load_28' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_24 : Operation 844 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_6_load_28 = load i5 %in_data_6_addr_28"   --->   Operation 844 'load' 'in_data_6_load_28' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_24 : Operation 845 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_12_load_28 = load i5 %in_data_12_addr_28"   --->   Operation 845 'load' 'in_data_12_load_28' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_24 : Operation 846 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_4_load_29 = load i5 %in_data_4_addr_29"   --->   Operation 846 'load' 'in_data_4_load_29' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_24 : Operation 847 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_6_load_29 = load i5 %in_data_6_addr_29"   --->   Operation 847 'load' 'in_data_6_load_29' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_24 : Operation 848 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_12_load_29 = load i5 %in_data_12_addr_29"   --->   Operation 848 'load' 'in_data_12_load_29' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_24 : Operation 849 [1/1] (0.00ns)   --->   "%in_data_4_addr_30 = getelementptr i3 %in_data_4, i64 0, i64 30"   --->   Operation 849 'getelementptr' 'in_data_4_addr_30' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 850 [2/2] (2.32ns)   --->   "%in_data_4_load_30 = load i5 %in_data_4_addr_30"   --->   Operation 850 'load' 'in_data_4_load_30' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_24 : Operation 851 [1/1] (0.00ns)   --->   "%in_data_6_addr_30 = getelementptr i3 %in_data_6, i64 0, i64 30"   --->   Operation 851 'getelementptr' 'in_data_6_addr_30' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 852 [2/2] (2.32ns)   --->   "%in_data_6_load_30 = load i5 %in_data_6_addr_30"   --->   Operation 852 'load' 'in_data_6_load_30' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_24 : Operation 853 [1/1] (0.00ns)   --->   "%in_data_12_addr_30 = getelementptr i3 %in_data_12, i64 0, i64 30"   --->   Operation 853 'getelementptr' 'in_data_12_addr_30' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 854 [2/2] (2.32ns)   --->   "%in_data_12_load_30 = load i5 %in_data_12_addr_30"   --->   Operation 854 'load' 'in_data_12_load_30' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_24 : Operation 855 [1/1] (0.00ns)   --->   "%in_data_4_addr_31 = getelementptr i3 %in_data_4, i64 0, i64 31"   --->   Operation 855 'getelementptr' 'in_data_4_addr_31' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 856 [2/2] (2.32ns)   --->   "%in_data_4_load_31 = load i5 %in_data_4_addr_31"   --->   Operation 856 'load' 'in_data_4_load_31' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_24 : Operation 857 [1/1] (0.00ns)   --->   "%in_data_6_addr_31 = getelementptr i3 %in_data_6, i64 0, i64 31"   --->   Operation 857 'getelementptr' 'in_data_6_addr_31' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 858 [2/2] (2.32ns)   --->   "%in_data_6_load_31 = load i5 %in_data_6_addr_31"   --->   Operation 858 'load' 'in_data_6_load_31' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_24 : Operation 859 [1/1] (0.00ns)   --->   "%in_data_12_addr_31 = getelementptr i3 %in_data_12, i64 0, i64 31"   --->   Operation 859 'getelementptr' 'in_data_12_addr_31' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 860 [2/2] (2.32ns)   --->   "%in_data_12_load_31 = load i5 %in_data_12_addr_31"   --->   Operation 860 'load' 'in_data_12_load_31' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>

State 25 <SV = 20> <Delay = 7.72>
ST_25 : Operation 861 [1/1] (0.00ns)   --->   "%mul_i6339_lcssa_phi_load = load i32 %mul_i6339_lcssa_phi"   --->   Operation 861 'load' 'mul_i6339_lcssa_phi_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 862 [2/3] (1.05ns) (grouped into DSP with root node add_ln139_1)   --->   "%mul_i5888_3 = mul i6 %in_data_8_load_3_cast, i6 %in_data_2_load_3_cast"   --->   Operation 862 'mul' 'mul_i5888_3' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 863 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_2_load_28 = load i5 %in_data_2_addr_28"   --->   Operation 863 'load' 'in_data_2_load_28' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_25 : Operation 864 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_8_load_28 = load i5 %in_data_8_addr_28"   --->   Operation 864 'load' 'in_data_8_load_28' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_25 : Operation 865 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_2_load_29 = load i5 %in_data_2_addr_29"   --->   Operation 865 'load' 'in_data_2_load_29' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_25 : Operation 866 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_8_load_29 = load i5 %in_data_8_addr_29"   --->   Operation 866 'load' 'in_data_8_load_29' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_25 : Operation 867 [1/1] (0.00ns)   --->   "%in_data_2_addr_30 = getelementptr i3 %in_data_2, i64 0, i64 30"   --->   Operation 867 'getelementptr' 'in_data_2_addr_30' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 868 [2/2] (2.32ns)   --->   "%in_data_2_load_30 = load i5 %in_data_2_addr_30"   --->   Operation 868 'load' 'in_data_2_load_30' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_25 : Operation 869 [1/1] (0.00ns)   --->   "%in_data_8_addr_30 = getelementptr i3 %in_data_8, i64 0, i64 30"   --->   Operation 869 'getelementptr' 'in_data_8_addr_30' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 870 [2/2] (2.32ns)   --->   "%in_data_8_load_30 = load i5 %in_data_8_addr_30"   --->   Operation 870 'load' 'in_data_8_load_30' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_25 : Operation 871 [1/1] (0.00ns)   --->   "%in_data_2_addr_31 = getelementptr i3 %in_data_2, i64 0, i64 31"   --->   Operation 871 'getelementptr' 'in_data_2_addr_31' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 872 [2/2] (2.32ns)   --->   "%in_data_2_load_31 = load i5 %in_data_2_addr_31"   --->   Operation 872 'load' 'in_data_2_load_31' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_25 : Operation 873 [1/1] (0.00ns)   --->   "%in_data_8_addr_31 = getelementptr i3 %in_data_8, i64 0, i64 31"   --->   Operation 873 'getelementptr' 'in_data_8_addr_31' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 874 [2/2] (2.32ns)   --->   "%in_data_8_load_31 = load i5 %in_data_8_addr_31"   --->   Operation 874 'load' 'in_data_8_load_31' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_25 : Operation 875 [1/1] (0.00ns)   --->   "%empty_54 = trunc i32 %mul_i6339_lcssa_phi_load"   --->   Operation 875 'trunc' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 876 [1/1] (1.82ns)   --->   "%add_i5831 = add i6 %in_scalar_load, i6 %empty_54"   --->   Operation 876 'add' 'add_i5831' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 877 [1/1] (0.00ns)   --->   "%conv_i5798 = sext i3 %in_data_4_load"   --->   Operation 877 'sext' 'conv_i5798' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 878 [1/1] (0.00ns)   --->   "%conv_i5788 = sext i3 %in_data_6_load"   --->   Operation 878 'sext' 'conv_i5788' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 879 [1/1] (1.62ns)   --->   "%mul_i5778 = mul i4 %conv_i5788, i4 %conv_i5798"   --->   Operation 879 'mul' 'mul_i5778' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 880 [1/1] (0.00ns)   --->   "%in_data_12_load_cast932 = sext i3 %in_data_12_load"   --->   Operation 880 'sext' 'in_data_12_load_cast932' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 881 [1/1] (0.00ns)   --->   "%in_scalar_load_5_cast = sext i6 %in_scalar_load_5"   --->   Operation 881 'sext' 'in_scalar_load_5_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 882 [1/1] (1.82ns)   --->   "%conv_i5706 = add i7 %in_scalar_load_5_cast, i7 %in_data_12_load_cast932"   --->   Operation 882 'add' 'conv_i5706' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 883 [1/1] (0.00ns)   --->   "%mul_i5778_cast770 = sext i4 %mul_i5778"   --->   Operation 883 'sext' 'mul_i5778_cast770' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 884 [1/1] (0.00ns)   --->   "%mul_i5778_cast = sext i4 %mul_i5778"   --->   Operation 884 'sext' 'mul_i5778_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 885 [1/1] (0.00ns)   --->   "%conv_i5798_13001 = sext i3 %in_data_4_load_1"   --->   Operation 885 'sext' 'conv_i5798_13001' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 886 [1/1] (0.00ns)   --->   "%conv_i5788_13003 = sext i3 %in_data_6_load_1"   --->   Operation 886 'sext' 'conv_i5788_13003' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 887 [1/1] (1.62ns)   --->   "%mul_i5778_13006 = mul i4 %conv_i5788_13003, i4 %conv_i5798_13001"   --->   Operation 887 'mul' 'mul_i5778_13006' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 888 [1/1] (0.00ns)   --->   "%in_data_12_load_1_cast933 = sext i3 %in_data_12_load_1"   --->   Operation 888 'sext' 'in_data_12_load_1_cast933' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 889 [1/1] (1.82ns)   --->   "%conv_i5706_13012 = add i7 %in_scalar_load_5_cast, i7 %in_data_12_load_1_cast933"   --->   Operation 889 'add' 'conv_i5706_13012' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 890 [1/1] (0.00ns)   --->   "%mul_i5778_13006_cast = sext i4 %mul_i5778_13006"   --->   Operation 890 'sext' 'mul_i5778_13006_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 891 [1/1] (0.00ns)   --->   "%conv_i5706_13012_cast = sext i7 %conv_i5706_13012"   --->   Operation 891 'sext' 'conv_i5706_13012_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 892 [1/1] (0.00ns)   --->   "%conv_i5798_23020 = sext i3 %in_data_4_load_2"   --->   Operation 892 'sext' 'conv_i5798_23020' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 893 [1/1] (0.00ns)   --->   "%conv_i5788_23022 = sext i3 %in_data_6_load_2"   --->   Operation 893 'sext' 'conv_i5788_23022' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 894 [1/1] (1.62ns)   --->   "%mul_i5778_23025 = mul i4 %conv_i5788_23022, i4 %conv_i5798_23020"   --->   Operation 894 'mul' 'mul_i5778_23025' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 895 [1/1] (0.00ns)   --->   "%in_data_12_load_2_cast934 = sext i3 %in_data_12_load_2"   --->   Operation 895 'sext' 'in_data_12_load_2_cast934' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 896 [1/1] (1.82ns)   --->   "%conv_i5706_23031 = add i7 %in_scalar_load_5_cast, i7 %in_data_12_load_2_cast934"   --->   Operation 896 'add' 'conv_i5706_23031' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 897 [1/1] (0.00ns)   --->   "%mul_i5778_23025_cast = sext i4 %mul_i5778_23025"   --->   Operation 897 'sext' 'mul_i5778_23025_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 898 [1/1] (0.00ns)   --->   "%conv_i5706_23031_cast = sext i7 %conv_i5706_23031"   --->   Operation 898 'sext' 'conv_i5706_23031_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 899 [1/1] (0.00ns)   --->   "%conv_i5798_33039 = sext i3 %in_data_4_load_3"   --->   Operation 899 'sext' 'conv_i5798_33039' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 900 [1/1] (0.00ns)   --->   "%conv_i5788_33041 = sext i3 %in_data_6_load_3"   --->   Operation 900 'sext' 'conv_i5788_33041' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 901 [1/1] (1.62ns)   --->   "%mul_i5778_33044 = mul i4 %conv_i5788_33041, i4 %conv_i5798_33039"   --->   Operation 901 'mul' 'mul_i5778_33044' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 902 [1/1] (0.00ns)   --->   "%in_data_12_load_3_cast935 = sext i3 %in_data_12_load_3"   --->   Operation 902 'sext' 'in_data_12_load_3_cast935' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 903 [1/1] (1.82ns)   --->   "%conv_i5706_33050 = add i7 %in_scalar_load_5_cast, i7 %in_data_12_load_3_cast935"   --->   Operation 903 'add' 'conv_i5706_33050' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 904 [1/1] (0.00ns)   --->   "%mul_i5778_33044_cast = sext i4 %mul_i5778_33044"   --->   Operation 904 'sext' 'mul_i5778_33044_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 905 [1/1] (0.00ns)   --->   "%conv_i5706_33050_cast = sext i7 %conv_i5706_33050"   --->   Operation 905 'sext' 'conv_i5706_33050_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 906 [1/1] (0.00ns)   --->   "%conv_i5798_43058 = sext i3 %in_data_4_load_4"   --->   Operation 906 'sext' 'conv_i5798_43058' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 907 [1/1] (0.00ns)   --->   "%conv_i5788_43060 = sext i3 %in_data_6_load_4"   --->   Operation 907 'sext' 'conv_i5788_43060' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 908 [1/1] (1.62ns)   --->   "%mul_i5778_43063 = mul i4 %conv_i5788_43060, i4 %conv_i5798_43058"   --->   Operation 908 'mul' 'mul_i5778_43063' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 909 [1/1] (0.00ns)   --->   "%in_data_12_load_4_cast936 = sext i3 %in_data_12_load_4"   --->   Operation 909 'sext' 'in_data_12_load_4_cast936' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 910 [1/1] (1.82ns)   --->   "%conv_i5706_43069 = add i7 %in_scalar_load_5_cast, i7 %in_data_12_load_4_cast936"   --->   Operation 910 'add' 'conv_i5706_43069' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 911 [1/1] (0.00ns)   --->   "%mul_i5778_43063_cast = sext i4 %mul_i5778_43063"   --->   Operation 911 'sext' 'mul_i5778_43063_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 912 [1/1] (0.00ns)   --->   "%conv_i5706_43069_cast = sext i7 %conv_i5706_43069"   --->   Operation 912 'sext' 'conv_i5706_43069_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 913 [1/1] (0.00ns)   --->   "%conv_i5798_53077 = sext i3 %in_data_4_load_5"   --->   Operation 913 'sext' 'conv_i5798_53077' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 914 [1/1] (0.00ns)   --->   "%conv_i5788_53079 = sext i3 %in_data_6_load_5"   --->   Operation 914 'sext' 'conv_i5788_53079' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 915 [1/1] (1.62ns)   --->   "%mul_i5778_53082 = mul i4 %conv_i5788_53079, i4 %conv_i5798_53077"   --->   Operation 915 'mul' 'mul_i5778_53082' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 916 [1/1] (0.00ns)   --->   "%in_data_12_load_5_cast937 = sext i3 %in_data_12_load_5"   --->   Operation 916 'sext' 'in_data_12_load_5_cast937' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 917 [1/1] (1.82ns)   --->   "%conv_i5706_53088 = add i7 %in_scalar_load_5_cast, i7 %in_data_12_load_5_cast937"   --->   Operation 917 'add' 'conv_i5706_53088' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 918 [1/1] (0.00ns)   --->   "%mul_i5778_53082_cast = sext i4 %mul_i5778_53082"   --->   Operation 918 'sext' 'mul_i5778_53082_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 919 [1/1] (0.00ns)   --->   "%conv_i5706_53088_cast = sext i7 %conv_i5706_53088"   --->   Operation 919 'sext' 'conv_i5706_53088_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 920 [1/1] (0.00ns)   --->   "%conv_i5798_63096 = sext i3 %in_data_4_load_6"   --->   Operation 920 'sext' 'conv_i5798_63096' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 921 [1/1] (0.00ns)   --->   "%conv_i5788_63098 = sext i3 %in_data_6_load_6"   --->   Operation 921 'sext' 'conv_i5788_63098' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 922 [1/1] (1.62ns)   --->   "%mul_i5778_63101 = mul i4 %conv_i5788_63098, i4 %conv_i5798_63096"   --->   Operation 922 'mul' 'mul_i5778_63101' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 923 [1/1] (0.00ns)   --->   "%in_data_12_load_6_cast938 = sext i3 %in_data_12_load_6"   --->   Operation 923 'sext' 'in_data_12_load_6_cast938' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 924 [1/1] (1.82ns)   --->   "%conv_i5706_63107 = add i7 %in_scalar_load_5_cast, i7 %in_data_12_load_6_cast938"   --->   Operation 924 'add' 'conv_i5706_63107' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 925 [1/1] (0.00ns)   --->   "%mul_i5778_63101_cast = sext i4 %mul_i5778_63101"   --->   Operation 925 'sext' 'mul_i5778_63101_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 926 [1/1] (0.00ns)   --->   "%conv_i5706_63107_cast = sext i7 %conv_i5706_63107"   --->   Operation 926 'sext' 'conv_i5706_63107_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 927 [1/1] (0.00ns)   --->   "%conv_i5798_73115 = sext i3 %in_data_4_load_7"   --->   Operation 927 'sext' 'conv_i5798_73115' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 928 [1/1] (0.00ns)   --->   "%conv_i5788_73117 = sext i3 %in_data_6_load_7"   --->   Operation 928 'sext' 'conv_i5788_73117' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 929 [1/1] (1.62ns)   --->   "%mul_i5778_73120 = mul i4 %conv_i5788_73117, i4 %conv_i5798_73115"   --->   Operation 929 'mul' 'mul_i5778_73120' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 930 [1/1] (0.00ns)   --->   "%in_data_12_load_7_cast939 = sext i3 %in_data_12_load_7"   --->   Operation 930 'sext' 'in_data_12_load_7_cast939' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 931 [1/1] (1.82ns)   --->   "%conv_i5706_73126 = add i7 %in_scalar_load_5_cast, i7 %in_data_12_load_7_cast939"   --->   Operation 931 'add' 'conv_i5706_73126' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 932 [1/1] (0.00ns)   --->   "%mul_i5778_73120_cast = sext i4 %mul_i5778_73120"   --->   Operation 932 'sext' 'mul_i5778_73120_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 933 [1/1] (0.00ns)   --->   "%conv_i5706_73126_cast = sext i7 %conv_i5706_73126"   --->   Operation 933 'sext' 'conv_i5706_73126_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 934 [1/1] (0.00ns)   --->   "%conv_i5798_83134 = sext i3 %in_data_4_load_8"   --->   Operation 934 'sext' 'conv_i5798_83134' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 935 [1/1] (0.00ns)   --->   "%conv_i5788_83136 = sext i3 %in_data_6_load_8"   --->   Operation 935 'sext' 'conv_i5788_83136' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 936 [1/1] (1.62ns)   --->   "%mul_i5778_83139 = mul i4 %conv_i5788_83136, i4 %conv_i5798_83134"   --->   Operation 936 'mul' 'mul_i5778_83139' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 937 [1/1] (0.00ns)   --->   "%in_data_12_load_8_cast940 = sext i3 %in_data_12_load_8"   --->   Operation 937 'sext' 'in_data_12_load_8_cast940' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 938 [1/1] (1.82ns)   --->   "%conv_i5706_83145 = add i7 %in_scalar_load_5_cast, i7 %in_data_12_load_8_cast940"   --->   Operation 938 'add' 'conv_i5706_83145' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 939 [1/1] (0.00ns)   --->   "%mul_i5778_83139_cast = sext i4 %mul_i5778_83139"   --->   Operation 939 'sext' 'mul_i5778_83139_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 940 [1/1] (0.00ns)   --->   "%conv_i5706_83145_cast = sext i7 %conv_i5706_83145"   --->   Operation 940 'sext' 'conv_i5706_83145_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 941 [1/1] (0.00ns)   --->   "%conv_i5798_93153 = sext i3 %in_data_4_load_9"   --->   Operation 941 'sext' 'conv_i5798_93153' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 942 [1/1] (0.00ns)   --->   "%conv_i5788_93155 = sext i3 %in_data_6_load_9"   --->   Operation 942 'sext' 'conv_i5788_93155' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 943 [1/1] (1.62ns)   --->   "%mul_i5778_93158 = mul i4 %conv_i5788_93155, i4 %conv_i5798_93153"   --->   Operation 943 'mul' 'mul_i5778_93158' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 944 [1/1] (0.00ns)   --->   "%in_data_12_load_9_cast941 = sext i3 %in_data_12_load_9"   --->   Operation 944 'sext' 'in_data_12_load_9_cast941' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 945 [1/1] (1.82ns)   --->   "%conv_i5706_93164 = add i7 %in_scalar_load_5_cast, i7 %in_data_12_load_9_cast941"   --->   Operation 945 'add' 'conv_i5706_93164' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 946 [1/1] (0.00ns)   --->   "%mul_i5778_93158_cast = sext i4 %mul_i5778_93158"   --->   Operation 946 'sext' 'mul_i5778_93158_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 947 [1/1] (0.00ns)   --->   "%conv_i5706_93164_cast = sext i7 %conv_i5706_93164"   --->   Operation 947 'sext' 'conv_i5706_93164_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 948 [1/1] (0.00ns)   --->   "%conv_i5798_103172 = sext i3 %in_data_4_load_10"   --->   Operation 948 'sext' 'conv_i5798_103172' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 949 [1/1] (0.00ns)   --->   "%conv_i5788_103174 = sext i3 %in_data_6_load_10"   --->   Operation 949 'sext' 'conv_i5788_103174' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 950 [1/1] (1.62ns)   --->   "%mul_i5778_103177 = mul i4 %conv_i5788_103174, i4 %conv_i5798_103172"   --->   Operation 950 'mul' 'mul_i5778_103177' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 951 [1/1] (0.00ns)   --->   "%in_data_12_load_10_cast942 = sext i3 %in_data_12_load_10"   --->   Operation 951 'sext' 'in_data_12_load_10_cast942' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 952 [1/1] (1.82ns)   --->   "%conv_i5706_103183 = add i7 %in_scalar_load_5_cast, i7 %in_data_12_load_10_cast942"   --->   Operation 952 'add' 'conv_i5706_103183' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 953 [1/1] (0.00ns)   --->   "%mul_i5778_103177_cast = sext i4 %mul_i5778_103177"   --->   Operation 953 'sext' 'mul_i5778_103177_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 954 [1/1] (0.00ns)   --->   "%conv_i5706_103183_cast = sext i7 %conv_i5706_103183"   --->   Operation 954 'sext' 'conv_i5706_103183_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 955 [1/1] (0.00ns)   --->   "%conv_i5798_113191 = sext i3 %in_data_4_load_11"   --->   Operation 955 'sext' 'conv_i5798_113191' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 956 [1/1] (0.00ns)   --->   "%conv_i5788_113193 = sext i3 %in_data_6_load_11"   --->   Operation 956 'sext' 'conv_i5788_113193' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 957 [1/1] (1.62ns)   --->   "%mul_i5778_113196 = mul i4 %conv_i5788_113193, i4 %conv_i5798_113191"   --->   Operation 957 'mul' 'mul_i5778_113196' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 958 [1/1] (0.00ns)   --->   "%in_data_12_load_11_cast943 = sext i3 %in_data_12_load_11"   --->   Operation 958 'sext' 'in_data_12_load_11_cast943' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 959 [1/1] (1.82ns)   --->   "%conv_i5706_113202 = add i7 %in_scalar_load_5_cast, i7 %in_data_12_load_11_cast943"   --->   Operation 959 'add' 'conv_i5706_113202' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 960 [1/1] (0.00ns)   --->   "%mul_i5778_113196_cast = sext i4 %mul_i5778_113196"   --->   Operation 960 'sext' 'mul_i5778_113196_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 961 [1/1] (0.00ns)   --->   "%conv_i5706_113202_cast = sext i7 %conv_i5706_113202"   --->   Operation 961 'sext' 'conv_i5706_113202_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 962 [1/1] (0.00ns)   --->   "%conv_i5798_123210 = sext i3 %in_data_4_load_12"   --->   Operation 962 'sext' 'conv_i5798_123210' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 963 [1/1] (0.00ns)   --->   "%conv_i5788_123212 = sext i3 %in_data_6_load_12"   --->   Operation 963 'sext' 'conv_i5788_123212' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 964 [1/1] (1.62ns)   --->   "%mul_i5778_123215 = mul i4 %conv_i5788_123212, i4 %conv_i5798_123210"   --->   Operation 964 'mul' 'mul_i5778_123215' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 965 [1/1] (0.00ns)   --->   "%in_data_12_load_12_cast944 = sext i3 %in_data_12_load_12"   --->   Operation 965 'sext' 'in_data_12_load_12_cast944' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 966 [1/1] (1.82ns)   --->   "%conv_i5706_123221 = add i7 %in_scalar_load_5_cast, i7 %in_data_12_load_12_cast944"   --->   Operation 966 'add' 'conv_i5706_123221' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 967 [1/1] (0.00ns)   --->   "%mul_i5778_123215_cast = sext i4 %mul_i5778_123215"   --->   Operation 967 'sext' 'mul_i5778_123215_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 968 [1/1] (0.00ns)   --->   "%conv_i5706_123221_cast = sext i7 %conv_i5706_123221"   --->   Operation 968 'sext' 'conv_i5706_123221_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 969 [1/1] (0.00ns)   --->   "%conv_i5798_133229 = sext i3 %in_data_4_load_13"   --->   Operation 969 'sext' 'conv_i5798_133229' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 970 [1/1] (0.00ns)   --->   "%conv_i5788_133231 = sext i3 %in_data_6_load_13"   --->   Operation 970 'sext' 'conv_i5788_133231' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 971 [1/1] (1.62ns)   --->   "%mul_i5778_133234 = mul i4 %conv_i5788_133231, i4 %conv_i5798_133229"   --->   Operation 971 'mul' 'mul_i5778_133234' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 972 [1/1] (0.00ns)   --->   "%in_data_12_load_13_cast945 = sext i3 %in_data_12_load_13"   --->   Operation 972 'sext' 'in_data_12_load_13_cast945' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 973 [1/1] (1.82ns)   --->   "%conv_i5706_133240 = add i7 %in_scalar_load_5_cast, i7 %in_data_12_load_13_cast945"   --->   Operation 973 'add' 'conv_i5706_133240' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 974 [1/1] (0.00ns)   --->   "%mul_i5778_133234_cast = sext i4 %mul_i5778_133234"   --->   Operation 974 'sext' 'mul_i5778_133234_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 975 [1/1] (0.00ns)   --->   "%conv_i5706_133240_cast = sext i7 %conv_i5706_133240"   --->   Operation 975 'sext' 'conv_i5706_133240_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 976 [1/1] (0.00ns)   --->   "%conv_i5798_143248 = sext i3 %in_data_4_load_14"   --->   Operation 976 'sext' 'conv_i5798_143248' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 977 [1/1] (0.00ns)   --->   "%conv_i5788_143250 = sext i3 %in_data_6_load_14"   --->   Operation 977 'sext' 'conv_i5788_143250' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 978 [1/1] (1.62ns)   --->   "%mul_i5778_143253 = mul i4 %conv_i5788_143250, i4 %conv_i5798_143248"   --->   Operation 978 'mul' 'mul_i5778_143253' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 979 [1/1] (0.00ns)   --->   "%in_data_12_load_14_cast946 = sext i3 %in_data_12_load_14"   --->   Operation 979 'sext' 'in_data_12_load_14_cast946' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 980 [1/1] (1.82ns)   --->   "%conv_i5706_143259 = add i7 %in_scalar_load_5_cast, i7 %in_data_12_load_14_cast946"   --->   Operation 980 'add' 'conv_i5706_143259' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 981 [1/1] (0.00ns)   --->   "%mul_i5778_143253_cast = sext i4 %mul_i5778_143253"   --->   Operation 981 'sext' 'mul_i5778_143253_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 982 [1/1] (0.00ns)   --->   "%conv_i5706_143259_cast = sext i7 %conv_i5706_143259"   --->   Operation 982 'sext' 'conv_i5706_143259_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 983 [1/1] (0.00ns)   --->   "%conv_i5798_153267 = sext i3 %in_data_4_load_15"   --->   Operation 983 'sext' 'conv_i5798_153267' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 984 [1/1] (0.00ns)   --->   "%conv_i5788_153269 = sext i3 %in_data_6_load_15"   --->   Operation 984 'sext' 'conv_i5788_153269' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 985 [1/1] (1.62ns)   --->   "%mul_i5778_153272 = mul i4 %conv_i5788_153269, i4 %conv_i5798_153267"   --->   Operation 985 'mul' 'mul_i5778_153272' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 986 [1/1] (0.00ns)   --->   "%mul_i5778_153272_cast = sext i4 %mul_i5778_153272"   --->   Operation 986 'sext' 'mul_i5778_153272_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 987 [1/1] (0.00ns)   --->   "%conv_i5798_163286 = sext i3 %in_data_4_load_16"   --->   Operation 987 'sext' 'conv_i5798_163286' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 988 [1/1] (0.00ns)   --->   "%conv_i5788_163288 = sext i3 %in_data_6_load_16"   --->   Operation 988 'sext' 'conv_i5788_163288' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 989 [1/1] (1.62ns)   --->   "%mul_i5778_163291 = mul i4 %conv_i5788_163288, i4 %conv_i5798_163286"   --->   Operation 989 'mul' 'mul_i5778_163291' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 990 [1/1] (0.00ns)   --->   "%mul_i5778_163291_cast = sext i4 %mul_i5778_163291"   --->   Operation 990 'sext' 'mul_i5778_163291_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 991 [1/1] (0.00ns)   --->   "%conv_i5798_173305 = sext i3 %in_data_4_load_17"   --->   Operation 991 'sext' 'conv_i5798_173305' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 992 [1/1] (0.00ns)   --->   "%conv_i5788_173307 = sext i3 %in_data_6_load_17"   --->   Operation 992 'sext' 'conv_i5788_173307' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 993 [1/1] (1.62ns)   --->   "%mul_i5778_173310 = mul i4 %conv_i5788_173307, i4 %conv_i5798_173305"   --->   Operation 993 'mul' 'mul_i5778_173310' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 994 [1/1] (0.00ns)   --->   "%mul_i5778_173310_cast = sext i4 %mul_i5778_173310"   --->   Operation 994 'sext' 'mul_i5778_173310_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 995 [1/1] (0.00ns)   --->   "%conv_i5798_183324 = sext i3 %in_data_4_load_18"   --->   Operation 995 'sext' 'conv_i5798_183324' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 996 [1/1] (0.00ns)   --->   "%conv_i5788_183326 = sext i3 %in_data_6_load_18"   --->   Operation 996 'sext' 'conv_i5788_183326' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 997 [1/1] (1.62ns)   --->   "%mul_i5778_183329 = mul i4 %conv_i5788_183326, i4 %conv_i5798_183324"   --->   Operation 997 'mul' 'mul_i5778_183329' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 998 [1/1] (0.00ns)   --->   "%mul_i5778_183329_cast = sext i4 %mul_i5778_183329"   --->   Operation 998 'sext' 'mul_i5778_183329_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 999 [1/1] (0.00ns)   --->   "%conv_i5798_193343 = sext i3 %in_data_4_load_19"   --->   Operation 999 'sext' 'conv_i5798_193343' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1000 [1/1] (0.00ns)   --->   "%conv_i5788_193345 = sext i3 %in_data_6_load_19"   --->   Operation 1000 'sext' 'conv_i5788_193345' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1001 [1/1] (1.62ns)   --->   "%mul_i5778_193348 = mul i4 %conv_i5788_193345, i4 %conv_i5798_193343"   --->   Operation 1001 'mul' 'mul_i5778_193348' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1002 [1/1] (0.00ns)   --->   "%mul_i5778_193348_cast = sext i4 %mul_i5778_193348"   --->   Operation 1002 'sext' 'mul_i5778_193348_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1003 [1/1] (0.00ns)   --->   "%conv_i5798_203362 = sext i3 %in_data_4_load_20"   --->   Operation 1003 'sext' 'conv_i5798_203362' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1004 [1/1] (0.00ns)   --->   "%conv_i5788_203364 = sext i3 %in_data_6_load_20"   --->   Operation 1004 'sext' 'conv_i5788_203364' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1005 [1/1] (1.62ns)   --->   "%mul_i5778_203367 = mul i4 %conv_i5788_203364, i4 %conv_i5798_203362"   --->   Operation 1005 'mul' 'mul_i5778_203367' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1006 [1/1] (0.00ns)   --->   "%mul_i5778_203367_cast = sext i4 %mul_i5778_203367"   --->   Operation 1006 'sext' 'mul_i5778_203367_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1007 [1/1] (0.00ns)   --->   "%conv_i5798_213381 = sext i3 %in_data_4_load_21"   --->   Operation 1007 'sext' 'conv_i5798_213381' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1008 [1/1] (0.00ns)   --->   "%conv_i5788_213383 = sext i3 %in_data_6_load_21"   --->   Operation 1008 'sext' 'conv_i5788_213383' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1009 [1/1] (1.62ns)   --->   "%mul_i5778_213386 = mul i4 %conv_i5788_213383, i4 %conv_i5798_213381"   --->   Operation 1009 'mul' 'mul_i5778_213386' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1010 [1/1] (0.00ns)   --->   "%mul_i5778_213386_cast = sext i4 %mul_i5778_213386"   --->   Operation 1010 'sext' 'mul_i5778_213386_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1011 [1/1] (0.00ns)   --->   "%conv_i5798_223400 = sext i3 %in_data_4_load_22"   --->   Operation 1011 'sext' 'conv_i5798_223400' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1012 [1/1] (0.00ns)   --->   "%conv_i5788_223402 = sext i3 %in_data_6_load_22"   --->   Operation 1012 'sext' 'conv_i5788_223402' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1013 [1/1] (1.62ns)   --->   "%mul_i5778_223405 = mul i4 %conv_i5788_223402, i4 %conv_i5798_223400"   --->   Operation 1013 'mul' 'mul_i5778_223405' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1014 [1/1] (0.00ns)   --->   "%mul_i5778_223405_cast = sext i4 %mul_i5778_223405"   --->   Operation 1014 'sext' 'mul_i5778_223405_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1015 [1/1] (0.00ns)   --->   "%conv_i5798_233419 = sext i3 %in_data_4_load_23"   --->   Operation 1015 'sext' 'conv_i5798_233419' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1016 [1/1] (0.00ns)   --->   "%conv_i5788_233421 = sext i3 %in_data_6_load_23"   --->   Operation 1016 'sext' 'conv_i5788_233421' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1017 [1/1] (1.62ns)   --->   "%mul_i5778_233424 = mul i4 %conv_i5788_233421, i4 %conv_i5798_233419"   --->   Operation 1017 'mul' 'mul_i5778_233424' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1018 [1/1] (0.00ns)   --->   "%mul_i5778_233424_cast = sext i4 %mul_i5778_233424"   --->   Operation 1018 'sext' 'mul_i5778_233424_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1019 [1/1] (0.00ns)   --->   "%conv_i5798_243438 = sext i3 %in_data_4_load_24"   --->   Operation 1019 'sext' 'conv_i5798_243438' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1020 [1/1] (0.00ns)   --->   "%conv_i5788_243440 = sext i3 %in_data_6_load_24"   --->   Operation 1020 'sext' 'conv_i5788_243440' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1021 [1/1] (1.62ns)   --->   "%mul_i5778_243443 = mul i4 %conv_i5788_243440, i4 %conv_i5798_243438"   --->   Operation 1021 'mul' 'mul_i5778_243443' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1022 [1/1] (0.00ns)   --->   "%mul_i5778_243443_cast = sext i4 %mul_i5778_243443"   --->   Operation 1022 'sext' 'mul_i5778_243443_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1023 [1/1] (0.00ns)   --->   "%conv_i5798_253457 = sext i3 %in_data_4_load_25"   --->   Operation 1023 'sext' 'conv_i5798_253457' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1024 [1/1] (0.00ns)   --->   "%conv_i5788_253459 = sext i3 %in_data_6_load_25"   --->   Operation 1024 'sext' 'conv_i5788_253459' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1025 [1/1] (1.62ns)   --->   "%mul_i5778_253462 = mul i4 %conv_i5788_253459, i4 %conv_i5798_253457"   --->   Operation 1025 'mul' 'mul_i5778_253462' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1026 [1/1] (0.00ns)   --->   "%mul_i5778_253462_cast = sext i4 %mul_i5778_253462"   --->   Operation 1026 'sext' 'mul_i5778_253462_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1027 [1/1] (0.00ns)   --->   "%conv_i5798_263476 = sext i3 %in_data_4_load_26"   --->   Operation 1027 'sext' 'conv_i5798_263476' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1028 [1/1] (0.00ns)   --->   "%conv_i5788_263478 = sext i3 %in_data_6_load_26"   --->   Operation 1028 'sext' 'conv_i5788_263478' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1029 [1/1] (1.62ns)   --->   "%mul_i5778_263481 = mul i4 %conv_i5788_263478, i4 %conv_i5798_263476"   --->   Operation 1029 'mul' 'mul_i5778_263481' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1030 [1/1] (0.00ns)   --->   "%mul_i5778_263481_cast = sext i4 %mul_i5778_263481"   --->   Operation 1030 'sext' 'mul_i5778_263481_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1031 [1/1] (0.00ns)   --->   "%conv_i5798_273495 = sext i3 %in_data_4_load_27"   --->   Operation 1031 'sext' 'conv_i5798_273495' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1032 [1/1] (0.00ns)   --->   "%conv_i5788_273497 = sext i3 %in_data_6_load_27"   --->   Operation 1032 'sext' 'conv_i5788_273497' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1033 [1/1] (1.62ns)   --->   "%mul_i5778_273500 = mul i4 %conv_i5788_273497, i4 %conv_i5798_273495"   --->   Operation 1033 'mul' 'mul_i5778_273500' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1034 [1/1] (0.00ns)   --->   "%mul_i5778_273500_cast = sext i4 %mul_i5778_273500"   --->   Operation 1034 'sext' 'mul_i5778_273500_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1035 [1/1] (0.00ns)   --->   "%conv_i5798_283514 = sext i3 %in_data_4_load_28"   --->   Operation 1035 'sext' 'conv_i5798_283514' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1036 [1/1] (0.00ns)   --->   "%conv_i5788_283516 = sext i3 %in_data_6_load_28"   --->   Operation 1036 'sext' 'conv_i5788_283516' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1037 [1/1] (1.62ns)   --->   "%mul_i5778_283519 = mul i4 %conv_i5788_283516, i4 %conv_i5798_283514"   --->   Operation 1037 'mul' 'mul_i5778_283519' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1038 [1/1] (0.00ns)   --->   "%mul_i5778_283519_cast = sext i4 %mul_i5778_283519"   --->   Operation 1038 'sext' 'mul_i5778_283519_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1039 [1/1] (0.00ns)   --->   "%conv_i5798_293533 = sext i3 %in_data_4_load_29"   --->   Operation 1039 'sext' 'conv_i5798_293533' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1040 [1/1] (0.00ns)   --->   "%conv_i5788_293535 = sext i3 %in_data_6_load_29"   --->   Operation 1040 'sext' 'conv_i5788_293535' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1041 [1/1] (1.62ns)   --->   "%mul_i5778_293538 = mul i4 %conv_i5788_293535, i4 %conv_i5798_293533"   --->   Operation 1041 'mul' 'mul_i5778_293538' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1042 [1/1] (0.00ns)   --->   "%mul_i5778_293538_cast771 = sext i4 %mul_i5778_293538"   --->   Operation 1042 'sext' 'mul_i5778_293538_cast771' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1043 [1/1] (0.00ns)   --->   "%mul_i5778_293538_cast = sext i4 %mul_i5778_293538"   --->   Operation 1043 'sext' 'mul_i5778_293538_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1044 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_4_load_30 = load i5 %in_data_4_addr_30"   --->   Operation 1044 'load' 'in_data_4_load_30' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_25 : Operation 1045 [1/1] (0.00ns)   --->   "%conv_i5798_303552 = sext i3 %in_data_4_load_30"   --->   Operation 1045 'sext' 'conv_i5798_303552' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1046 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_6_load_30 = load i5 %in_data_6_addr_30"   --->   Operation 1046 'load' 'in_data_6_load_30' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_25 : Operation 1047 [1/1] (0.00ns)   --->   "%conv_i5788_303554 = sext i3 %in_data_6_load_30"   --->   Operation 1047 'sext' 'conv_i5788_303554' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1048 [1/1] (1.62ns)   --->   "%mul_i5778_303557 = mul i4 %conv_i5788_303554, i4 %conv_i5798_303552"   --->   Operation 1048 'mul' 'mul_i5778_303557' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1049 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_12_load_30 = load i5 %in_data_12_addr_30"   --->   Operation 1049 'load' 'in_data_12_load_30' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_25 : Operation 1050 [1/1] (0.00ns)   --->   "%mul_i5778_303557_cast = sext i4 %mul_i5778_303557"   --->   Operation 1050 'sext' 'mul_i5778_303557_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1051 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_4_load_31 = load i5 %in_data_4_addr_31"   --->   Operation 1051 'load' 'in_data_4_load_31' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_25 : Operation 1052 [1/1] (0.00ns)   --->   "%conv_i5798_313571 = sext i3 %in_data_4_load_31"   --->   Operation 1052 'sext' 'conv_i5798_313571' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1053 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_6_load_31 = load i5 %in_data_6_addr_31"   --->   Operation 1053 'load' 'in_data_6_load_31' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_25 : Operation 1054 [1/1] (0.00ns)   --->   "%conv_i5788_313573 = sext i3 %in_data_6_load_31"   --->   Operation 1054 'sext' 'conv_i5788_313573' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1055 [1/1] (1.62ns)   --->   "%mul_i5778_313576 = mul i4 %conv_i5788_313573, i4 %conv_i5798_313571"   --->   Operation 1055 'mul' 'mul_i5778_313576' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1056 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_12_load_31 = load i5 %in_data_12_addr_31"   --->   Operation 1056 'load' 'in_data_12_load_31' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_25 : Operation 1057 [1/1] (0.00ns)   --->   "%in_data_12_load_31_cast963 = sext i3 %in_data_12_load_31"   --->   Operation 1057 'sext' 'in_data_12_load_31_cast963' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1058 [1/1] (1.82ns)   --->   "%conv_i5706_313582 = add i7 %in_scalar_load_5_cast, i7 %in_data_12_load_31_cast963"   --->   Operation 1058 'add' 'conv_i5706_313582' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1059 [1/1] (0.00ns)   --->   "%mul_i5778_313576_cast = sext i4 %mul_i5778_313576"   --->   Operation 1059 'sext' 'mul_i5778_313576_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1060 [1/1] (1.87ns)   --->   "%add_ln145 = add i8 %conv_i5706_23031_cast, i8 %conv_i5706_13012_cast" [cc/case_1.cc:145]   --->   Operation 1060 'add' 'add_ln145' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1061 [1/1] (1.87ns)   --->   "%add_ln145_1 = add i8 %conv_i5706_33050_cast, i8 %conv_i5706_53088_cast" [cc/case_1.cc:145]   --->   Operation 1061 'add' 'add_ln145_1' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1062 [1/1] (0.00ns)   --->   "%sext_ln145_2 = sext i8 %add_ln145_1" [cc/case_1.cc:145]   --->   Operation 1062 'sext' 'sext_ln145_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1063 [1/1] (1.87ns)   --->   "%add_ln145_2 = add i8 %conv_i5706_43069_cast, i8 %conv_i5706_63107_cast" [cc/case_1.cc:145]   --->   Operation 1063 'add' 'add_ln145_2' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1064 [1/1] (0.00ns)   --->   "%sext_ln145_3 = sext i8 %add_ln145_2" [cc/case_1.cc:145]   --->   Operation 1064 'sext' 'sext_ln145_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1065 [1/1] (1.91ns)   --->   "%add_ln145_3 = add i9 %sext_ln145_3, i9 %sext_ln145_2" [cc/case_1.cc:145]   --->   Operation 1065 'add' 'add_ln145_3' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1066 [1/1] (1.73ns)   --->   "%add_ln145_7 = add i5 %mul_i5778_cast, i5 %mul_i5778_23025_cast" [cc/case_1.cc:145]   --->   Operation 1066 'add' 'add_ln145_7' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1067 [1/1] (0.00ns)   --->   "%sext_ln145_8 = sext i5 %add_ln145_7" [cc/case_1.cc:145]   --->   Operation 1067 'sext' 'sext_ln145_8' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1068 [1/1] (1.73ns)   --->   "%add_ln145_8 = add i5 %mul_i5778_13006_cast, i5 %mul_i5778_33044_cast" [cc/case_1.cc:145]   --->   Operation 1068 'add' 'add_ln145_8' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1069 [1/1] (0.00ns)   --->   "%sext_ln145_9 = sext i5 %add_ln145_8" [cc/case_1.cc:145]   --->   Operation 1069 'sext' 'sext_ln145_9' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1070 [1/1] (1.78ns)   --->   "%add_ln145_9 = add i6 %sext_ln145_9, i6 %sext_ln145_8" [cc/case_1.cc:145]   --->   Operation 1070 'add' 'add_ln145_9' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1071 [1/1] (1.73ns)   --->   "%add_ln145_10 = add i5 %mul_i5778_283519_cast, i5 %mul_i5778_303557_cast" [cc/case_1.cc:145]   --->   Operation 1071 'add' 'add_ln145_10' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1072 [1/1] (0.00ns)   --->   "%sext_ln145_12 = sext i5 %add_ln145_10" [cc/case_1.cc:145]   --->   Operation 1072 'sext' 'sext_ln145_12' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1073 [1/1] (1.73ns)   --->   "%add_ln145_11 = add i5 %mul_i5778_293538_cast, i5 %mul_i5778_313576_cast" [cc/case_1.cc:145]   --->   Operation 1073 'add' 'add_ln145_11' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1074 [1/1] (0.00ns)   --->   "%sext_ln145_13 = sext i5 %add_ln145_11" [cc/case_1.cc:145]   --->   Operation 1074 'sext' 'sext_ln145_13' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1075 [1/1] (1.78ns)   --->   "%add_ln145_12 = add i6 %sext_ln145_13, i6 %sext_ln145_12" [cc/case_1.cc:145]   --->   Operation 1075 'add' 'add_ln145_12' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1076 [1/1] (1.87ns)   --->   "%add_ln145_13 = add i8 %conv_i5706_123221_cast, i8 %conv_i5706_133240_cast" [cc/case_1.cc:145]   --->   Operation 1076 'add' 'add_ln145_13' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1077 [1/1] (0.00ns)   --->   "%sext_ln145_16 = sext i8 %add_ln145_13" [cc/case_1.cc:145]   --->   Operation 1077 'sext' 'sext_ln145_16' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1078 [1/1] (1.87ns)   --->   "%add_ln145_14 = add i8 %conv_i5706_113202_cast, i8 %conv_i5706_103183_cast" [cc/case_1.cc:145]   --->   Operation 1078 'add' 'add_ln145_14' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1079 [1/1] (0.00ns)   --->   "%sext_ln145_17 = sext i8 %add_ln145_14" [cc/case_1.cc:145]   --->   Operation 1079 'sext' 'sext_ln145_17' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1080 [1/1] (1.91ns)   --->   "%add_ln145_15 = add i9 %sext_ln145_17, i9 %sext_ln145_16" [cc/case_1.cc:145]   --->   Operation 1080 'add' 'add_ln145_15' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1081 [1/1] (0.00ns)   --->   "%sext_ln145_18 = sext i9 %add_ln145_15" [cc/case_1.cc:145]   --->   Operation 1081 'sext' 'sext_ln145_18' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1082 [1/1] (1.87ns)   --->   "%add_ln145_16 = add i8 %conv_i5706_83145_cast, i8 %conv_i5706_93164_cast" [cc/case_1.cc:145]   --->   Operation 1082 'add' 'add_ln145_16' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1083 [1/1] (0.00ns)   --->   "%sext_ln145_19 = sext i8 %add_ln145_16" [cc/case_1.cc:145]   --->   Operation 1083 'sext' 'sext_ln145_19' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1084 [1/1] (1.87ns)   --->   "%add_ln145_17 = add i8 %conv_i5706_73126_cast, i8 %conv_i5706_143259_cast" [cc/case_1.cc:145]   --->   Operation 1084 'add' 'add_ln145_17' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1085 [1/1] (0.00ns)   --->   "%sext_ln145_20 = sext i8 %add_ln145_17" [cc/case_1.cc:145]   --->   Operation 1085 'sext' 'sext_ln145_20' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1086 [1/1] (1.91ns)   --->   "%add_ln145_18 = add i9 %sext_ln145_20, i9 %sext_ln145_19" [cc/case_1.cc:145]   --->   Operation 1086 'add' 'add_ln145_18' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1087 [1/1] (0.00ns)   --->   "%sext_ln145_21 = sext i9 %add_ln145_18" [cc/case_1.cc:145]   --->   Operation 1087 'sext' 'sext_ln145_21' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1088 [1/1] (1.82ns)   --->   "%add_ln145_19 = add i10 %sext_ln145_21, i10 %sext_ln145_18" [cc/case_1.cc:145]   --->   Operation 1088 'add' 'add_ln145_19' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1089 [1/1] (1.73ns)   --->   "%add_ln145_27 = add i5 %mul_i5778_253462_cast, i5 %mul_i5778_263481_cast" [cc/case_1.cc:145]   --->   Operation 1089 'add' 'add_ln145_27' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1090 [1/1] (0.00ns)   --->   "%sext_ln145_29 = sext i5 %add_ln145_27" [cc/case_1.cc:145]   --->   Operation 1090 'sext' 'sext_ln145_29' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1091 [1/1] (1.73ns)   --->   "%add_ln145_28 = add i5 %mul_i5778_243443_cast, i5 %mul_i5778_233424_cast" [cc/case_1.cc:145]   --->   Operation 1091 'add' 'add_ln145_28' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1092 [1/1] (0.00ns)   --->   "%sext_ln145_30 = sext i5 %add_ln145_28" [cc/case_1.cc:145]   --->   Operation 1092 'sext' 'sext_ln145_30' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1093 [1/1] (1.78ns)   --->   "%add_ln145_29 = add i6 %sext_ln145_30, i6 %sext_ln145_29" [cc/case_1.cc:145]   --->   Operation 1093 'add' 'add_ln145_29' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1094 [1/1] (1.73ns)   --->   "%add_ln145_30 = add i5 %mul_i5778_213386_cast, i5 %mul_i5778_223405_cast" [cc/case_1.cc:145]   --->   Operation 1094 'add' 'add_ln145_30' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1095 [1/1] (0.00ns)   --->   "%sext_ln145_32 = sext i5 %add_ln145_30" [cc/case_1.cc:145]   --->   Operation 1095 'sext' 'sext_ln145_32' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1096 [1/1] (1.73ns)   --->   "%add_ln145_31 = add i5 %mul_i5778_203367_cast, i5 %mul_i5778_273500_cast" [cc/case_1.cc:145]   --->   Operation 1096 'add' 'add_ln145_31' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1097 [1/1] (0.00ns)   --->   "%sext_ln145_33 = sext i5 %add_ln145_31" [cc/case_1.cc:145]   --->   Operation 1097 'sext' 'sext_ln145_33' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1098 [1/1] (1.78ns)   --->   "%add_ln145_32 = add i6 %sext_ln145_33, i6 %sext_ln145_32" [cc/case_1.cc:145]   --->   Operation 1098 'add' 'add_ln145_32' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1099 [1/1] (1.73ns)   --->   "%add_ln145_43 = add i5 %mul_i5778_173310_cast, i5 %mul_i5778_183329_cast" [cc/case_1.cc:145]   --->   Operation 1099 'add' 'add_ln145_43' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1100 [1/1] (0.00ns)   --->   "%sext_ln145_46 = sext i5 %add_ln145_43" [cc/case_1.cc:145]   --->   Operation 1100 'sext' 'sext_ln145_46' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1101 [1/1] (1.73ns)   --->   "%add_ln145_44 = add i5 %mul_i5778_163291_cast, i5 %mul_i5778_153272_cast" [cc/case_1.cc:145]   --->   Operation 1101 'add' 'add_ln145_44' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1102 [1/1] (0.00ns)   --->   "%sext_ln145_47 = sext i5 %add_ln145_44" [cc/case_1.cc:145]   --->   Operation 1102 'sext' 'sext_ln145_47' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1103 [1/1] (1.78ns)   --->   "%add_ln145_45 = add i6 %sext_ln145_47, i6 %sext_ln145_46" [cc/case_1.cc:145]   --->   Operation 1103 'add' 'add_ln145_45' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1104 [1/1] (0.00ns)   --->   "%sext_ln145_48 = sext i6 %add_ln145_45" [cc/case_1.cc:145]   --->   Operation 1104 'sext' 'sext_ln145_48' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1105 [1/1] (1.73ns)   --->   "%add_ln145_46 = add i5 %mul_i5778_123215_cast, i5 %mul_i5778_113196_cast" [cc/case_1.cc:145]   --->   Operation 1105 'add' 'add_ln145_46' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1106 [1/1] (0.00ns)   --->   "%sext_ln145_49 = sext i5 %add_ln145_46" [cc/case_1.cc:145]   --->   Operation 1106 'sext' 'sext_ln145_49' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1107 [1/1] (1.73ns)   --->   "%add_ln145_47 = add i5 %mul_i5778_143253_cast, i5 %mul_i5778_133234_cast" [cc/case_1.cc:145]   --->   Operation 1107 'add' 'add_ln145_47' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1108 [1/1] (0.00ns)   --->   "%sext_ln145_50 = sext i5 %add_ln145_47" [cc/case_1.cc:145]   --->   Operation 1108 'sext' 'sext_ln145_50' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1109 [1/1] (1.78ns)   --->   "%add_ln145_48 = add i6 %sext_ln145_50, i6 %sext_ln145_49" [cc/case_1.cc:145]   --->   Operation 1109 'add' 'add_ln145_48' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1110 [1/1] (0.00ns)   --->   "%sext_ln145_51 = sext i6 %add_ln145_48" [cc/case_1.cc:145]   --->   Operation 1110 'sext' 'sext_ln145_51' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1111 [1/1] (1.82ns)   --->   "%add_ln145_49 = add i7 %sext_ln145_51, i7 %sext_ln145_48" [cc/case_1.cc:145]   --->   Operation 1111 'add' 'add_ln145_49' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1112 [1/1] (1.73ns)   --->   "%add_ln145_50 = add i5 %mul_i5778_53082_cast, i5 %mul_i5778_63101_cast" [cc/case_1.cc:145]   --->   Operation 1112 'add' 'add_ln145_50' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1113 [1/1] (0.00ns)   --->   "%sext_ln145_53 = sext i5 %add_ln145_50" [cc/case_1.cc:145]   --->   Operation 1113 'sext' 'sext_ln145_53' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1114 [1/1] (1.73ns)   --->   "%add_ln145_51 = add i5 %mul_i5778_43063_cast, i5 %mul_i5778_83139_cast" [cc/case_1.cc:145]   --->   Operation 1114 'add' 'add_ln145_51' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1115 [1/1] (0.00ns)   --->   "%sext_ln145_54 = sext i5 %add_ln145_51" [cc/case_1.cc:145]   --->   Operation 1115 'sext' 'sext_ln145_54' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1116 [1/1] (1.78ns)   --->   "%add_ln145_52 = add i6 %sext_ln145_54, i6 %sext_ln145_53" [cc/case_1.cc:145]   --->   Operation 1116 'add' 'add_ln145_52' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1117 [1/1] (0.00ns)   --->   "%sext_ln145_55 = sext i6 %add_ln145_52" [cc/case_1.cc:145]   --->   Operation 1117 'sext' 'sext_ln145_55' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1118 [1/1] (1.73ns)   --->   "%add_ln145_53 = add i5 %mul_i5778_73120_cast, i5 %mul_i5778_103177_cast" [cc/case_1.cc:145]   --->   Operation 1118 'add' 'add_ln145_53' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1119 [1/1] (0.00ns)   --->   "%sext_ln145_56 = sext i5 %add_ln145_53" [cc/case_1.cc:145]   --->   Operation 1119 'sext' 'sext_ln145_56' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1120 [1/1] (1.73ns)   --->   "%add_ln145_54 = add i5 %mul_i5778_93158_cast, i5 %mul_i5778_193348_cast" [cc/case_1.cc:145]   --->   Operation 1120 'add' 'add_ln145_54' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1121 [1/1] (0.00ns)   --->   "%sext_ln145_57 = sext i5 %add_ln145_54" [cc/case_1.cc:145]   --->   Operation 1121 'sext' 'sext_ln145_57' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1122 [1/1] (1.78ns)   --->   "%add_ln145_55 = add i6 %sext_ln145_57, i6 %sext_ln145_56" [cc/case_1.cc:145]   --->   Operation 1122 'add' 'add_ln145_55' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1123 [1/1] (0.00ns)   --->   "%sext_ln145_58 = sext i6 %add_ln145_55" [cc/case_1.cc:145]   --->   Operation 1123 'sext' 'sext_ln145_58' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1124 [1/1] (1.82ns)   --->   "%add_ln145_56 = add i7 %sext_ln145_58, i7 %sext_ln145_55" [cc/case_1.cc:145]   --->   Operation 1124 'add' 'add_ln145_56' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1125 [1/1] (1.87ns)   --->   "%add_ln145_64 = add i8 %conv_i5706_33050_cast, i8 %conv_i5706_43069_cast" [cc/case_1.cc:145]   --->   Operation 1125 'add' 'add_ln145_64' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1126 [1/1] (0.00ns)   --->   "%sext_ln145_66 = sext i8 %add_ln145_64" [cc/case_1.cc:145]   --->   Operation 1126 'sext' 'sext_ln145_66' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1127 [1/1] (1.87ns)   --->   "%add_ln145_65 = add i8 %conv_i5706_53088_cast, i8 %conv_i5706_63107_cast" [cc/case_1.cc:145]   --->   Operation 1127 'add' 'add_ln145_65' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1128 [1/1] (0.00ns)   --->   "%sext_ln145_67 = sext i8 %add_ln145_65" [cc/case_1.cc:145]   --->   Operation 1128 'sext' 'sext_ln145_67' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1129 [1/1] (1.91ns)   --->   "%add_ln145_66 = add i9 %sext_ln145_67, i9 %sext_ln145_66" [cc/case_1.cc:145]   --->   Operation 1129 'add' 'add_ln145_66' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1130 [1/1] (1.87ns)   --->   "%add_ln145_68 = add i8 %conv_i5706_73126_cast, i8 %conv_i5706_83145_cast" [cc/case_1.cc:145]   --->   Operation 1130 'add' 'add_ln145_68' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1131 [1/1] (0.00ns)   --->   "%sext_ln145_69 = sext i8 %add_ln145_68" [cc/case_1.cc:145]   --->   Operation 1131 'sext' 'sext_ln145_69' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1132 [1/1] (1.87ns)   --->   "%add_ln145_69 = add i8 %conv_i5706_93164_cast, i8 %conv_i5706_103183_cast" [cc/case_1.cc:145]   --->   Operation 1132 'add' 'add_ln145_69' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1133 [1/1] (0.00ns)   --->   "%sext_ln145_70 = sext i8 %add_ln145_69" [cc/case_1.cc:145]   --->   Operation 1133 'sext' 'sext_ln145_70' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1134 [1/1] (1.91ns)   --->   "%add_ln145_70 = add i9 %sext_ln145_70, i9 %sext_ln145_69" [cc/case_1.cc:145]   --->   Operation 1134 'add' 'add_ln145_70' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1135 [1/1] (0.00ns)   --->   "%sext_ln145_71 = sext i9 %add_ln145_70" [cc/case_1.cc:145]   --->   Operation 1135 'sext' 'sext_ln145_71' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1136 [1/1] (1.87ns)   --->   "%add_ln145_71 = add i8 %conv_i5706_113202_cast, i8 %conv_i5706_123221_cast" [cc/case_1.cc:145]   --->   Operation 1136 'add' 'add_ln145_71' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1137 [1/1] (0.00ns)   --->   "%sext_ln145_72 = sext i8 %add_ln145_71" [cc/case_1.cc:145]   --->   Operation 1137 'sext' 'sext_ln145_72' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1138 [1/1] (1.87ns)   --->   "%add_ln145_72 = add i8 %conv_i5706_133240_cast, i8 %conv_i5706_143259_cast" [cc/case_1.cc:145]   --->   Operation 1138 'add' 'add_ln145_72' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1139 [1/1] (0.00ns)   --->   "%sext_ln145_73 = sext i8 %add_ln145_72" [cc/case_1.cc:145]   --->   Operation 1139 'sext' 'sext_ln145_73' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1140 [1/1] (1.91ns)   --->   "%add_ln145_73 = add i9 %sext_ln145_73, i9 %sext_ln145_72" [cc/case_1.cc:145]   --->   Operation 1140 'add' 'add_ln145_73' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1141 [1/1] (0.00ns)   --->   "%sext_ln145_74 = sext i9 %add_ln145_73" [cc/case_1.cc:145]   --->   Operation 1141 'sext' 'sext_ln145_74' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1142 [1/1] (1.82ns)   --->   "%add_ln145_74 = add i10 %sext_ln145_74, i10 %sext_ln145_71" [cc/case_1.cc:145]   --->   Operation 1142 'add' 'add_ln145_74' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1143 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln145_92 = add i7 %conv_i5706_313582, i7 %mul_i5778_cast770" [cc/case_1.cc:145]   --->   Operation 1143 'add' 'add_ln145_92' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1144 [1/1] (1.73ns)   --->   "%add_ln145_93 = add i5 %mul_i5778_13006_cast, i5 %mul_i5778_23025_cast" [cc/case_1.cc:145]   --->   Operation 1144 'add' 'add_ln145_93' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1145 [1/1] (0.00ns)   --->   "%sext_ln145_92 = sext i5 %add_ln145_93" [cc/case_1.cc:145]   --->   Operation 1145 'sext' 'sext_ln145_92' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1146 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%add_ln145_94 = add i7 %sext_ln145_92, i7 %add_ln145_92" [cc/case_1.cc:145]   --->   Operation 1146 'add' 'add_ln145_94' <Predicate = true> <Delay = 3.58> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 1147 [1/1] (1.73ns)   --->   "%add_ln145_95 = add i5 %mul_i5778_33044_cast, i5 %mul_i5778_43063_cast" [cc/case_1.cc:145]   --->   Operation 1147 'add' 'add_ln145_95' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1148 [1/1] (0.00ns)   --->   "%sext_ln145_94 = sext i5 %add_ln145_95" [cc/case_1.cc:145]   --->   Operation 1148 'sext' 'sext_ln145_94' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1149 [1/1] (1.78ns)   --->   "%add_ln145_96 = add i6 %sext_ln145_53, i6 %sext_ln145_94" [cc/case_1.cc:145]   --->   Operation 1149 'add' 'add_ln145_96' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1150 [1/1] (1.73ns)   --->   "%add_ln145_98 = add i5 %mul_i5778_73120_cast, i5 %mul_i5778_83139_cast" [cc/case_1.cc:145]   --->   Operation 1150 'add' 'add_ln145_98' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1151 [1/1] (0.00ns)   --->   "%sext_ln145_97 = sext i5 %add_ln145_98" [cc/case_1.cc:145]   --->   Operation 1151 'sext' 'sext_ln145_97' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1152 [1/1] (1.73ns)   --->   "%add_ln145_99 = add i5 %mul_i5778_93158_cast, i5 %mul_i5778_103177_cast" [cc/case_1.cc:145]   --->   Operation 1152 'add' 'add_ln145_99' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1153 [1/1] (0.00ns)   --->   "%sext_ln145_98 = sext i5 %add_ln145_99" [cc/case_1.cc:145]   --->   Operation 1153 'sext' 'sext_ln145_98' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1154 [1/1] (1.78ns)   --->   "%add_ln145_100 = add i6 %sext_ln145_98, i6 %sext_ln145_97" [cc/case_1.cc:145]   --->   Operation 1154 'add' 'add_ln145_100' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1155 [1/1] (0.00ns)   --->   "%sext_ln145_99 = sext i6 %add_ln145_100" [cc/case_1.cc:145]   --->   Operation 1155 'sext' 'sext_ln145_99' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1156 [1/1] (1.82ns)   --->   "%add_ln145_101 = add i7 %sext_ln145_51, i7 %sext_ln145_99" [cc/case_1.cc:145]   --->   Operation 1156 'add' 'add_ln145_101' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1157 [1/1] (1.73ns)   --->   "%add_ln145_103 = add i5 %mul_i5778_193348_cast, i5 %mul_i5778_203367_cast" [cc/case_1.cc:145]   --->   Operation 1157 'add' 'add_ln145_103' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1158 [1/1] (0.00ns)   --->   "%sext_ln145_102 = sext i5 %add_ln145_103" [cc/case_1.cc:145]   --->   Operation 1158 'sext' 'sext_ln145_102' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1159 [1/1] (1.78ns)   --->   "%add_ln145_104 = add i6 %sext_ln145_32, i6 %sext_ln145_102" [cc/case_1.cc:145]   --->   Operation 1159 'add' 'add_ln145_104' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1160 [1/1] (0.00ns)   --->   "%sext_ln145_103 = sext i6 %add_ln145_104" [cc/case_1.cc:145]   --->   Operation 1160 'sext' 'sext_ln145_103' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1161 [1/1] (1.82ns)   --->   "%add_ln145_105 = add i7 %sext_ln145_103, i7 %sext_ln145_48" [cc/case_1.cc:145]   --->   Operation 1161 'add' 'add_ln145_105' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1162 [1/1] (1.73ns)   --->   "%add_ln145_106 = add i5 %mul_i5778_273500_cast, i5 %mul_i5778_283519_cast" [cc/case_1.cc:145]   --->   Operation 1162 'add' 'add_ln145_106' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1163 [1/1] (1.73ns)   --->   "%add_ln145_107 = add i5 %mul_i5778_303557_cast, i5 %mul_i5778_313576_cast" [cc/case_1.cc:145]   --->   Operation 1163 'add' 'add_ln145_107' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1164 [1/1] (0.00ns)   --->   "%sext_ln145_107 = sext i5 %add_ln145_107" [cc/case_1.cc:145]   --->   Operation 1164 'sext' 'sext_ln145_107' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1165 [1/1] (1.78ns)   --->   "%add_ln145_108 = add i6 %sext_ln145_107, i6 %mul_i5778_293538_cast771" [cc/case_1.cc:145]   --->   Operation 1165 'add' 'add_ln145_108' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 21> <Delay = 7.57>
ST_26 : Operation 1166 [1/1] (0.00ns)   --->   "%in_data_2_load_cast = sext i3 %in_data_2_load"   --->   Operation 1166 'sext' 'in_data_2_load_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1167 [1/1] (0.00ns)   --->   "%in_data_8_load_cast = sext i3 %in_data_8_load"   --->   Operation 1167 'sext' 'in_data_8_load_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1168 [1/1] (1.62ns)   --->   "%mul_i5888 = mul i6 %in_data_8_load_cast, i6 %in_data_2_load_cast"   --->   Operation 1168 'mul' 'mul_i5888' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1169 [1/1] (0.00ns)   --->   "%in_data_2_load_1_cast = sext i3 %in_data_2_load_1"   --->   Operation 1169 'sext' 'in_data_2_load_1_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1170 [1/1] (0.00ns)   --->   "%in_data_8_load_1_cast = sext i3 %in_data_8_load_1"   --->   Operation 1170 'sext' 'in_data_8_load_1_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1171 [1/1] (1.62ns)   --->   "%mul_i5888_1 = mul i6 %in_data_8_load_1_cast, i6 %in_data_2_load_1_cast"   --->   Operation 1171 'mul' 'mul_i5888_1' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1172 [1/1] (0.00ns)   --->   "%in_data_2_load_2_cast = sext i3 %in_data_2_load_2"   --->   Operation 1172 'sext' 'in_data_2_load_2_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1173 [1/1] (0.00ns)   --->   "%in_data_8_load_2_cast = sext i3 %in_data_8_load_2"   --->   Operation 1173 'sext' 'in_data_8_load_2_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1174 [1/1] (1.62ns)   --->   "%mul_i5888_2 = mul i6 %in_data_8_load_2_cast, i6 %in_data_2_load_2_cast"   --->   Operation 1174 'mul' 'mul_i5888_2' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1175 [1/3] (0.00ns) (grouped into DSP with root node add_ln139_1)   --->   "%mul_i5888_3 = mul i6 %in_data_8_load_3_cast, i6 %in_data_2_load_3_cast"   --->   Operation 1175 'mul' 'mul_i5888_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1176 [1/1] (0.00ns)   --->   "%in_data_2_load_4_cast = sext i3 %in_data_2_load_4"   --->   Operation 1176 'sext' 'in_data_2_load_4_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1177 [1/1] (0.00ns)   --->   "%in_data_8_load_4_cast = sext i3 %in_data_8_load_4"   --->   Operation 1177 'sext' 'in_data_8_load_4_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1178 [1/1] (1.62ns)   --->   "%mul_i5888_4 = mul i6 %in_data_8_load_4_cast, i6 %in_data_2_load_4_cast"   --->   Operation 1178 'mul' 'mul_i5888_4' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1179 [1/1] (0.00ns)   --->   "%in_data_2_load_5_cast = sext i3 %in_data_2_load_5"   --->   Operation 1179 'sext' 'in_data_2_load_5_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1180 [1/1] (0.00ns)   --->   "%in_data_8_load_5_cast = sext i3 %in_data_8_load_5"   --->   Operation 1180 'sext' 'in_data_8_load_5_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1181 [1/1] (1.62ns)   --->   "%mul_i5888_5 = mul i6 %in_data_8_load_5_cast, i6 %in_data_2_load_5_cast"   --->   Operation 1181 'mul' 'mul_i5888_5' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1182 [1/1] (0.00ns)   --->   "%in_data_2_load_6_cast = sext i3 %in_data_2_load_6"   --->   Operation 1182 'sext' 'in_data_2_load_6_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1183 [1/1] (0.00ns)   --->   "%in_data_8_load_6_cast = sext i3 %in_data_8_load_6"   --->   Operation 1183 'sext' 'in_data_8_load_6_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1184 [1/1] (1.62ns)   --->   "%mul_i5888_6 = mul i6 %in_data_8_load_6_cast, i6 %in_data_2_load_6_cast"   --->   Operation 1184 'mul' 'mul_i5888_6' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1185 [1/1] (0.00ns)   --->   "%in_data_2_load_7_cast = sext i3 %in_data_2_load_7"   --->   Operation 1185 'sext' 'in_data_2_load_7_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1186 [1/1] (0.00ns)   --->   "%in_data_8_load_7_cast = sext i3 %in_data_8_load_7"   --->   Operation 1186 'sext' 'in_data_8_load_7_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1187 [1/1] (1.62ns)   --->   "%mul_i5888_7 = mul i6 %in_data_8_load_7_cast, i6 %in_data_2_load_7_cast"   --->   Operation 1187 'mul' 'mul_i5888_7' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1188 [1/1] (0.00ns)   --->   "%in_data_2_load_8_cast = sext i3 %in_data_2_load_8"   --->   Operation 1188 'sext' 'in_data_2_load_8_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1189 [1/1] (0.00ns)   --->   "%in_data_8_load_8_cast = sext i3 %in_data_8_load_8"   --->   Operation 1189 'sext' 'in_data_8_load_8_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1190 [1/1] (1.62ns)   --->   "%mul_i5888_8 = mul i6 %in_data_8_load_8_cast, i6 %in_data_2_load_8_cast"   --->   Operation 1190 'mul' 'mul_i5888_8' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1191 [1/1] (0.00ns)   --->   "%in_data_2_load_9_cast = sext i3 %in_data_2_load_9"   --->   Operation 1191 'sext' 'in_data_2_load_9_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1192 [1/1] (0.00ns)   --->   "%in_data_8_load_9_cast = sext i3 %in_data_8_load_9"   --->   Operation 1192 'sext' 'in_data_8_load_9_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1193 [1/1] (1.62ns)   --->   "%mul_i5888_9 = mul i6 %in_data_8_load_9_cast, i6 %in_data_2_load_9_cast"   --->   Operation 1193 'mul' 'mul_i5888_9' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1194 [1/1] (0.00ns)   --->   "%in_data_2_load_10_cast = sext i3 %in_data_2_load_10"   --->   Operation 1194 'sext' 'in_data_2_load_10_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1195 [1/1] (0.00ns)   --->   "%in_data_8_load_10_cast = sext i3 %in_data_8_load_10"   --->   Operation 1195 'sext' 'in_data_8_load_10_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1196 [1/1] (1.62ns)   --->   "%mul_i5888_10 = mul i6 %in_data_8_load_10_cast, i6 %in_data_2_load_10_cast"   --->   Operation 1196 'mul' 'mul_i5888_10' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1197 [1/1] (0.00ns)   --->   "%in_data_2_load_11_cast = sext i3 %in_data_2_load_11"   --->   Operation 1197 'sext' 'in_data_2_load_11_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1198 [1/1] (0.00ns)   --->   "%in_data_8_load_11_cast = sext i3 %in_data_8_load_11"   --->   Operation 1198 'sext' 'in_data_8_load_11_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1199 [1/1] (1.62ns)   --->   "%mul_i5888_11 = mul i6 %in_data_8_load_11_cast, i6 %in_data_2_load_11_cast"   --->   Operation 1199 'mul' 'mul_i5888_11' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1200 [1/1] (0.00ns)   --->   "%in_data_2_load_12_cast = sext i3 %in_data_2_load_12"   --->   Operation 1200 'sext' 'in_data_2_load_12_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1201 [1/1] (0.00ns)   --->   "%in_data_8_load_12_cast = sext i3 %in_data_8_load_12"   --->   Operation 1201 'sext' 'in_data_8_load_12_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1202 [1/1] (1.62ns)   --->   "%mul_i5888_12 = mul i6 %in_data_8_load_12_cast, i6 %in_data_2_load_12_cast"   --->   Operation 1202 'mul' 'mul_i5888_12' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1203 [1/1] (0.00ns)   --->   "%in_data_2_load_13_cast = sext i3 %in_data_2_load_13"   --->   Operation 1203 'sext' 'in_data_2_load_13_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1204 [1/1] (0.00ns)   --->   "%in_data_8_load_13_cast = sext i3 %in_data_8_load_13"   --->   Operation 1204 'sext' 'in_data_8_load_13_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1205 [1/1] (1.62ns)   --->   "%mul_i5888_13 = mul i6 %in_data_8_load_13_cast, i6 %in_data_2_load_13_cast"   --->   Operation 1205 'mul' 'mul_i5888_13' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1206 [1/1] (0.00ns)   --->   "%in_data_2_load_14_cast = sext i3 %in_data_2_load_14"   --->   Operation 1206 'sext' 'in_data_2_load_14_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1207 [1/1] (0.00ns)   --->   "%in_data_8_load_14_cast = sext i3 %in_data_8_load_14"   --->   Operation 1207 'sext' 'in_data_8_load_14_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1208 [1/1] (1.62ns)   --->   "%mul_i5888_14 = mul i6 %in_data_8_load_14_cast, i6 %in_data_2_load_14_cast"   --->   Operation 1208 'mul' 'mul_i5888_14' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1209 [1/1] (0.00ns)   --->   "%in_data_2_load_15_cast = sext i3 %in_data_2_load_15"   --->   Operation 1209 'sext' 'in_data_2_load_15_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1210 [1/1] (0.00ns)   --->   "%in_data_8_load_15_cast = sext i3 %in_data_8_load_15"   --->   Operation 1210 'sext' 'in_data_8_load_15_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1211 [1/1] (1.62ns)   --->   "%mul_i5888_15 = mul i6 %in_data_8_load_15_cast, i6 %in_data_2_load_15_cast"   --->   Operation 1211 'mul' 'mul_i5888_15' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1212 [1/1] (0.00ns)   --->   "%in_data_2_load_16_cast = sext i3 %in_data_2_load_16"   --->   Operation 1212 'sext' 'in_data_2_load_16_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1213 [1/1] (0.00ns)   --->   "%in_data_8_load_16_cast = sext i3 %in_data_8_load_16"   --->   Operation 1213 'sext' 'in_data_8_load_16_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1214 [1/1] (1.62ns)   --->   "%mul_i5888_16 = mul i6 %in_data_8_load_16_cast, i6 %in_data_2_load_16_cast"   --->   Operation 1214 'mul' 'mul_i5888_16' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1215 [1/1] (0.00ns)   --->   "%in_data_2_load_17_cast = sext i3 %in_data_2_load_17"   --->   Operation 1215 'sext' 'in_data_2_load_17_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1216 [1/1] (0.00ns)   --->   "%in_data_8_load_17_cast = sext i3 %in_data_8_load_17"   --->   Operation 1216 'sext' 'in_data_8_load_17_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1217 [1/1] (1.62ns)   --->   "%mul_i5888_17 = mul i6 %in_data_8_load_17_cast, i6 %in_data_2_load_17_cast"   --->   Operation 1217 'mul' 'mul_i5888_17' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1218 [1/1] (0.00ns)   --->   "%in_data_2_load_18_cast = sext i3 %in_data_2_load_18"   --->   Operation 1218 'sext' 'in_data_2_load_18_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1219 [1/1] (0.00ns)   --->   "%in_data_8_load_18_cast = sext i3 %in_data_8_load_18"   --->   Operation 1219 'sext' 'in_data_8_load_18_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1220 [1/1] (1.62ns)   --->   "%mul_i5888_18 = mul i6 %in_data_8_load_18_cast, i6 %in_data_2_load_18_cast"   --->   Operation 1220 'mul' 'mul_i5888_18' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1221 [1/1] (0.00ns)   --->   "%in_data_2_load_19_cast = sext i3 %in_data_2_load_19"   --->   Operation 1221 'sext' 'in_data_2_load_19_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1222 [1/1] (0.00ns)   --->   "%in_data_8_load_19_cast = sext i3 %in_data_8_load_19"   --->   Operation 1222 'sext' 'in_data_8_load_19_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1223 [1/1] (1.62ns)   --->   "%mul_i5888_19 = mul i6 %in_data_8_load_19_cast, i6 %in_data_2_load_19_cast"   --->   Operation 1223 'mul' 'mul_i5888_19' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1224 [1/1] (0.00ns)   --->   "%in_data_2_load_20_cast = sext i3 %in_data_2_load_20"   --->   Operation 1224 'sext' 'in_data_2_load_20_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1225 [1/1] (0.00ns)   --->   "%in_data_8_load_20_cast = sext i3 %in_data_8_load_20"   --->   Operation 1225 'sext' 'in_data_8_load_20_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1226 [1/1] (1.62ns)   --->   "%mul_i5888_20 = mul i6 %in_data_8_load_20_cast, i6 %in_data_2_load_20_cast"   --->   Operation 1226 'mul' 'mul_i5888_20' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1227 [1/1] (0.00ns)   --->   "%in_data_2_load_21_cast = sext i3 %in_data_2_load_21"   --->   Operation 1227 'sext' 'in_data_2_load_21_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1228 [1/1] (0.00ns)   --->   "%in_data_8_load_21_cast = sext i3 %in_data_8_load_21"   --->   Operation 1228 'sext' 'in_data_8_load_21_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1229 [1/1] (1.62ns)   --->   "%mul_i5888_21 = mul i6 %in_data_8_load_21_cast, i6 %in_data_2_load_21_cast"   --->   Operation 1229 'mul' 'mul_i5888_21' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1230 [1/1] (0.00ns)   --->   "%in_data_2_load_22_cast = sext i3 %in_data_2_load_22"   --->   Operation 1230 'sext' 'in_data_2_load_22_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1231 [1/1] (0.00ns)   --->   "%in_data_8_load_22_cast = sext i3 %in_data_8_load_22"   --->   Operation 1231 'sext' 'in_data_8_load_22_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1232 [1/1] (1.62ns)   --->   "%mul_i5888_22 = mul i6 %in_data_8_load_22_cast, i6 %in_data_2_load_22_cast"   --->   Operation 1232 'mul' 'mul_i5888_22' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1233 [1/1] (0.00ns)   --->   "%in_data_2_load_23_cast = sext i3 %in_data_2_load_23"   --->   Operation 1233 'sext' 'in_data_2_load_23_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1234 [1/1] (0.00ns)   --->   "%in_data_8_load_23_cast = sext i3 %in_data_8_load_23"   --->   Operation 1234 'sext' 'in_data_8_load_23_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1235 [1/1] (1.62ns)   --->   "%mul_i5888_23 = mul i6 %in_data_8_load_23_cast, i6 %in_data_2_load_23_cast"   --->   Operation 1235 'mul' 'mul_i5888_23' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1236 [1/1] (0.00ns)   --->   "%in_data_2_load_24_cast = sext i3 %in_data_2_load_24"   --->   Operation 1236 'sext' 'in_data_2_load_24_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1237 [1/1] (0.00ns)   --->   "%in_data_8_load_24_cast = sext i3 %in_data_8_load_24"   --->   Operation 1237 'sext' 'in_data_8_load_24_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1238 [1/1] (1.62ns)   --->   "%mul_i5888_24 = mul i6 %in_data_8_load_24_cast, i6 %in_data_2_load_24_cast"   --->   Operation 1238 'mul' 'mul_i5888_24' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1239 [1/1] (0.00ns)   --->   "%in_data_2_load_25_cast = sext i3 %in_data_2_load_25"   --->   Operation 1239 'sext' 'in_data_2_load_25_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1240 [1/1] (0.00ns)   --->   "%in_data_8_load_25_cast = sext i3 %in_data_8_load_25"   --->   Operation 1240 'sext' 'in_data_8_load_25_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1241 [1/1] (1.62ns)   --->   "%mul_i5888_25 = mul i6 %in_data_8_load_25_cast, i6 %in_data_2_load_25_cast"   --->   Operation 1241 'mul' 'mul_i5888_25' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1242 [1/1] (0.00ns)   --->   "%in_data_2_load_26_cast = sext i3 %in_data_2_load_26"   --->   Operation 1242 'sext' 'in_data_2_load_26_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1243 [1/1] (0.00ns)   --->   "%in_data_8_load_26_cast = sext i3 %in_data_8_load_26"   --->   Operation 1243 'sext' 'in_data_8_load_26_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1244 [1/1] (1.62ns)   --->   "%mul_i5888_26 = mul i6 %in_data_8_load_26_cast, i6 %in_data_2_load_26_cast"   --->   Operation 1244 'mul' 'mul_i5888_26' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1245 [1/1] (0.00ns)   --->   "%in_data_2_load_27_cast = sext i3 %in_data_2_load_27"   --->   Operation 1245 'sext' 'in_data_2_load_27_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1246 [1/1] (0.00ns)   --->   "%in_data_8_load_27_cast = sext i3 %in_data_8_load_27"   --->   Operation 1246 'sext' 'in_data_8_load_27_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1247 [1/1] (1.62ns)   --->   "%mul_i5888_27 = mul i6 %in_data_8_load_27_cast, i6 %in_data_2_load_27_cast"   --->   Operation 1247 'mul' 'mul_i5888_27' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1248 [1/1] (0.00ns)   --->   "%in_data_2_load_28_cast = sext i3 %in_data_2_load_28"   --->   Operation 1248 'sext' 'in_data_2_load_28_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1249 [1/1] (0.00ns)   --->   "%in_data_8_load_28_cast = sext i3 %in_data_8_load_28"   --->   Operation 1249 'sext' 'in_data_8_load_28_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1250 [1/1] (1.62ns)   --->   "%mul_i5888_28 = mul i6 %in_data_8_load_28_cast, i6 %in_data_2_load_28_cast"   --->   Operation 1250 'mul' 'mul_i5888_28' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1251 [1/1] (0.00ns)   --->   "%in_data_2_load_29_cast = sext i3 %in_data_2_load_29"   --->   Operation 1251 'sext' 'in_data_2_load_29_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1252 [1/1] (0.00ns)   --->   "%in_data_8_load_29_cast = sext i3 %in_data_8_load_29"   --->   Operation 1252 'sext' 'in_data_8_load_29_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1253 [1/1] (1.62ns)   --->   "%mul_i5888_29 = mul i6 %in_data_8_load_29_cast, i6 %in_data_2_load_29_cast"   --->   Operation 1253 'mul' 'mul_i5888_29' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1254 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_2_load_30 = load i5 %in_data_2_addr_30"   --->   Operation 1254 'load' 'in_data_2_load_30' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_26 : Operation 1255 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_8_load_30 = load i5 %in_data_8_addr_30"   --->   Operation 1255 'load' 'in_data_8_load_30' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_26 : Operation 1256 [1/1] (0.00ns)   --->   "%in_data_2_load_30_cast = sext i3 %in_data_2_load_30"   --->   Operation 1256 'sext' 'in_data_2_load_30_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1257 [1/1] (0.00ns)   --->   "%in_data_8_load_30_cast = sext i3 %in_data_8_load_30"   --->   Operation 1257 'sext' 'in_data_8_load_30_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1258 [1/1] (1.62ns)   --->   "%mul_i5888_30 = mul i6 %in_data_8_load_30_cast, i6 %in_data_2_load_30_cast"   --->   Operation 1258 'mul' 'mul_i5888_30' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1259 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_2_load_31 = load i5 %in_data_2_addr_31"   --->   Operation 1259 'load' 'in_data_2_load_31' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_26 : Operation 1260 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_8_load_31 = load i5 %in_data_8_addr_31"   --->   Operation 1260 'load' 'in_data_8_load_31' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_26 : Operation 1261 [1/1] (0.00ns)   --->   "%in_data_2_load_31_cast = sext i3 %in_data_2_load_31"   --->   Operation 1261 'sext' 'in_data_2_load_31_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1262 [1/1] (0.00ns)   --->   "%in_data_8_load_31_cast = sext i3 %in_data_8_load_31"   --->   Operation 1262 'sext' 'in_data_8_load_31_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1263 [1/1] (1.62ns)   --->   "%conv_i5570 = mul i6 %in_data_8_load_31_cast, i6 %in_data_2_load_31_cast"   --->   Operation 1263 'mul' 'conv_i5570' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1264 [1/1] (0.00ns)   --->   "%sext_ln139_3 = sext i6 %mul_i5888_2" [cc/case_1.cc:139]   --->   Operation 1264 'sext' 'sext_ln139_3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1265 [1/1] (0.00ns) (grouped into DSP with root node add_ln139_1)   --->   "%sext_ln139_4 = sext i6 %mul_i5888_3" [cc/case_1.cc:139]   --->   Operation 1265 'sext' 'sext_ln139_4' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1266 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln139_1 = add i7 %sext_ln139_3, i7 %sext_ln139_4" [cc/case_1.cc:139]   --->   Operation 1266 'add' 'add_ln139_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1267 [1/1] (0.00ns)   --->   "%conv_i5706_cast768 = sext i7 %conv_i5706"   --->   Operation 1267 'sext' 'conv_i5706_cast768' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1268 [1/1] (0.00ns)   --->   "%conv_i5706_cast = sext i7 %conv_i5706"   --->   Operation 1268 'sext' 'conv_i5706_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1269 [1/1] (0.00ns)   --->   "%in_data_12_load_15_cast947 = sext i3 %in_data_12_load_15"   --->   Operation 1269 'sext' 'in_data_12_load_15_cast947' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1270 [1/1] (1.82ns)   --->   "%conv_i5706_153278 = add i7 %in_scalar_load_5_cast, i7 %in_data_12_load_15_cast947"   --->   Operation 1270 'add' 'conv_i5706_153278' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1271 [1/1] (0.00ns)   --->   "%conv_i5706_153278_cast = sext i7 %conv_i5706_153278"   --->   Operation 1271 'sext' 'conv_i5706_153278_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1272 [1/1] (0.00ns)   --->   "%in_data_12_load_16_cast948 = sext i3 %in_data_12_load_16"   --->   Operation 1272 'sext' 'in_data_12_load_16_cast948' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1273 [1/1] (1.82ns)   --->   "%conv_i5706_163297 = add i7 %in_scalar_load_5_cast, i7 %in_data_12_load_16_cast948"   --->   Operation 1273 'add' 'conv_i5706_163297' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1274 [1/1] (0.00ns)   --->   "%conv_i5706_163297_cast = sext i7 %conv_i5706_163297"   --->   Operation 1274 'sext' 'conv_i5706_163297_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1275 [1/1] (0.00ns)   --->   "%in_data_12_load_17_cast949 = sext i3 %in_data_12_load_17"   --->   Operation 1275 'sext' 'in_data_12_load_17_cast949' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1276 [1/1] (1.82ns)   --->   "%conv_i5706_173316 = add i7 %in_scalar_load_5_cast, i7 %in_data_12_load_17_cast949"   --->   Operation 1276 'add' 'conv_i5706_173316' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1277 [1/1] (0.00ns)   --->   "%conv_i5706_173316_cast = sext i7 %conv_i5706_173316"   --->   Operation 1277 'sext' 'conv_i5706_173316_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1278 [1/1] (0.00ns)   --->   "%in_data_12_load_18_cast950 = sext i3 %in_data_12_load_18"   --->   Operation 1278 'sext' 'in_data_12_load_18_cast950' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1279 [1/1] (1.82ns)   --->   "%conv_i5706_183335 = add i7 %in_scalar_load_5_cast, i7 %in_data_12_load_18_cast950"   --->   Operation 1279 'add' 'conv_i5706_183335' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1280 [1/1] (0.00ns)   --->   "%conv_i5706_183335_cast = sext i7 %conv_i5706_183335"   --->   Operation 1280 'sext' 'conv_i5706_183335_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1281 [1/1] (0.00ns)   --->   "%in_data_12_load_19_cast951 = sext i3 %in_data_12_load_19"   --->   Operation 1281 'sext' 'in_data_12_load_19_cast951' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1282 [1/1] (1.82ns)   --->   "%conv_i5706_193354 = add i7 %in_scalar_load_5_cast, i7 %in_data_12_load_19_cast951"   --->   Operation 1282 'add' 'conv_i5706_193354' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1283 [1/1] (0.00ns)   --->   "%conv_i5706_193354_cast = sext i7 %conv_i5706_193354"   --->   Operation 1283 'sext' 'conv_i5706_193354_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1284 [1/1] (0.00ns)   --->   "%in_data_12_load_20_cast952 = sext i3 %in_data_12_load_20"   --->   Operation 1284 'sext' 'in_data_12_load_20_cast952' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1285 [1/1] (1.82ns)   --->   "%conv_i5706_203373 = add i7 %in_scalar_load_5_cast, i7 %in_data_12_load_20_cast952"   --->   Operation 1285 'add' 'conv_i5706_203373' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1286 [1/1] (0.00ns)   --->   "%conv_i5706_203373_cast = sext i7 %conv_i5706_203373"   --->   Operation 1286 'sext' 'conv_i5706_203373_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1287 [1/1] (0.00ns)   --->   "%in_data_12_load_21_cast953 = sext i3 %in_data_12_load_21"   --->   Operation 1287 'sext' 'in_data_12_load_21_cast953' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1288 [1/1] (1.82ns)   --->   "%conv_i5706_213392 = add i7 %in_scalar_load_5_cast, i7 %in_data_12_load_21_cast953"   --->   Operation 1288 'add' 'conv_i5706_213392' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1289 [1/1] (0.00ns)   --->   "%conv_i5706_213392_cast = sext i7 %conv_i5706_213392"   --->   Operation 1289 'sext' 'conv_i5706_213392_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1290 [1/1] (0.00ns)   --->   "%in_data_12_load_22_cast954 = sext i3 %in_data_12_load_22"   --->   Operation 1290 'sext' 'in_data_12_load_22_cast954' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1291 [1/1] (1.82ns)   --->   "%conv_i5706_223411 = add i7 %in_scalar_load_5_cast, i7 %in_data_12_load_22_cast954"   --->   Operation 1291 'add' 'conv_i5706_223411' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1292 [1/1] (0.00ns)   --->   "%conv_i5706_223411_cast = sext i7 %conv_i5706_223411"   --->   Operation 1292 'sext' 'conv_i5706_223411_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1293 [1/1] (0.00ns)   --->   "%in_data_12_load_23_cast955 = sext i3 %in_data_12_load_23"   --->   Operation 1293 'sext' 'in_data_12_load_23_cast955' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1294 [1/1] (1.82ns)   --->   "%conv_i5706_233430 = add i7 %in_scalar_load_5_cast, i7 %in_data_12_load_23_cast955"   --->   Operation 1294 'add' 'conv_i5706_233430' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1295 [1/1] (0.00ns)   --->   "%conv_i5706_233430_cast = sext i7 %conv_i5706_233430"   --->   Operation 1295 'sext' 'conv_i5706_233430_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1296 [1/1] (0.00ns)   --->   "%in_data_12_load_24_cast956 = sext i3 %in_data_12_load_24"   --->   Operation 1296 'sext' 'in_data_12_load_24_cast956' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1297 [1/1] (1.82ns)   --->   "%conv_i5706_243449 = add i7 %in_scalar_load_5_cast, i7 %in_data_12_load_24_cast956"   --->   Operation 1297 'add' 'conv_i5706_243449' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1298 [1/1] (0.00ns)   --->   "%conv_i5706_243449_cast = sext i7 %conv_i5706_243449"   --->   Operation 1298 'sext' 'conv_i5706_243449_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1299 [1/1] (0.00ns)   --->   "%in_data_12_load_25_cast957 = sext i3 %in_data_12_load_25"   --->   Operation 1299 'sext' 'in_data_12_load_25_cast957' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1300 [1/1] (1.82ns)   --->   "%conv_i5706_253468 = add i7 %in_scalar_load_5_cast, i7 %in_data_12_load_25_cast957"   --->   Operation 1300 'add' 'conv_i5706_253468' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1301 [1/1] (0.00ns)   --->   "%conv_i5706_253468_cast = sext i7 %conv_i5706_253468"   --->   Operation 1301 'sext' 'conv_i5706_253468_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1302 [1/1] (0.00ns)   --->   "%in_data_12_load_26_cast958 = sext i3 %in_data_12_load_26"   --->   Operation 1302 'sext' 'in_data_12_load_26_cast958' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1303 [1/1] (1.82ns)   --->   "%conv_i5706_263487 = add i7 %in_scalar_load_5_cast, i7 %in_data_12_load_26_cast958"   --->   Operation 1303 'add' 'conv_i5706_263487' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1304 [1/1] (0.00ns)   --->   "%conv_i5706_263487_cast = sext i7 %conv_i5706_263487"   --->   Operation 1304 'sext' 'conv_i5706_263487_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1305 [1/1] (0.00ns)   --->   "%in_data_12_load_27_cast959 = sext i3 %in_data_12_load_27"   --->   Operation 1305 'sext' 'in_data_12_load_27_cast959' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1306 [1/1] (1.82ns)   --->   "%conv_i5706_273506 = add i7 %in_scalar_load_5_cast, i7 %in_data_12_load_27_cast959"   --->   Operation 1306 'add' 'conv_i5706_273506' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1307 [1/1] (0.00ns)   --->   "%conv_i5706_273506_cast = sext i7 %conv_i5706_273506"   --->   Operation 1307 'sext' 'conv_i5706_273506_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1308 [1/1] (0.00ns)   --->   "%in_data_12_load_28_cast960 = sext i3 %in_data_12_load_28"   --->   Operation 1308 'sext' 'in_data_12_load_28_cast960' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1309 [1/1] (1.82ns)   --->   "%conv_i5706_283525 = add i7 %in_scalar_load_5_cast, i7 %in_data_12_load_28_cast960"   --->   Operation 1309 'add' 'conv_i5706_283525' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1310 [1/1] (0.00ns)   --->   "%conv_i5706_283525_cast769 = sext i7 %conv_i5706_283525"   --->   Operation 1310 'sext' 'conv_i5706_283525_cast769' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1311 [1/1] (0.00ns)   --->   "%conv_i5706_283525_cast = sext i7 %conv_i5706_283525"   --->   Operation 1311 'sext' 'conv_i5706_283525_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1312 [1/1] (0.00ns)   --->   "%in_data_12_load_29_cast961 = sext i3 %in_data_12_load_29"   --->   Operation 1312 'sext' 'in_data_12_load_29_cast961' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1313 [1/1] (1.82ns)   --->   "%conv_i5706_293544 = add i7 %in_scalar_load_5_cast, i7 %in_data_12_load_29_cast961"   --->   Operation 1313 'add' 'conv_i5706_293544' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1314 [1/1] (0.00ns)   --->   "%conv_i5706_293544_cast = sext i7 %conv_i5706_293544"   --->   Operation 1314 'sext' 'conv_i5706_293544_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1315 [1/1] (0.00ns)   --->   "%in_data_12_load_30_cast962 = sext i3 %in_data_12_load_30"   --->   Operation 1315 'sext' 'in_data_12_load_30_cast962' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1316 [1/1] (1.82ns)   --->   "%conv_i5706_303563 = add i7 %in_scalar_load_5_cast, i7 %in_data_12_load_30_cast962"   --->   Operation 1316 'add' 'conv_i5706_303563' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1317 [1/1] (0.00ns)   --->   "%conv_i5706_303563_cast = sext i7 %conv_i5706_303563"   --->   Operation 1317 'sext' 'conv_i5706_303563_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1318 [1/1] (0.00ns)   --->   "%sext_ln145 = sext i7 %conv_i5706_313582" [cc/case_1.cc:145]   --->   Operation 1318 'sext' 'sext_ln145' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1319 [1/1] (0.00ns)   --->   "%sext_ln145_1 = sext i8 %add_ln145" [cc/case_1.cc:145]   --->   Operation 1319 'sext' 'sext_ln145_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1320 [1/1] (0.00ns)   --->   "%sext_ln145_4 = sext i9 %add_ln145_3" [cc/case_1.cc:145]   --->   Operation 1320 'sext' 'sext_ln145_4' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1321 [1/1] (1.87ns)   --->   "%add_ln145_4 = add i8 %conv_i5706_233430_cast, i8 %conv_i5706_253468_cast" [cc/case_1.cc:145]   --->   Operation 1321 'add' 'add_ln145_4' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1322 [1/1] (0.00ns)   --->   "%sext_ln145_5 = sext i8 %add_ln145_4" [cc/case_1.cc:145]   --->   Operation 1322 'sext' 'sext_ln145_5' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1323 [1/1] (1.87ns)   --->   "%add_ln145_5 = add i8 %conv_i5706_243449_cast, i8 %conv_i5706_263487_cast" [cc/case_1.cc:145]   --->   Operation 1323 'add' 'add_ln145_5' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1324 [1/1] (0.00ns)   --->   "%sext_ln145_6 = sext i8 %add_ln145_5" [cc/case_1.cc:145]   --->   Operation 1324 'sext' 'sext_ln145_6' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1325 [1/1] (1.91ns)   --->   "%add_ln145_6 = add i9 %sext_ln145_6, i9 %sext_ln145_5" [cc/case_1.cc:145]   --->   Operation 1325 'add' 'add_ln145_6' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1326 [1/1] (0.00ns)   --->   "%sext_ln145_10 = sext i6 %add_ln145_9" [cc/case_1.cc:145]   --->   Operation 1326 'sext' 'sext_ln145_10' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1327 [1/1] (1.87ns)   --->   "%add_ln145_20 = add i8 %conv_i5706_203373_cast, i8 %conv_i5706_213392_cast" [cc/case_1.cc:145]   --->   Operation 1327 'add' 'add_ln145_20' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1328 [1/1] (0.00ns)   --->   "%sext_ln145_23 = sext i8 %add_ln145_20" [cc/case_1.cc:145]   --->   Operation 1328 'sext' 'sext_ln145_23' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1329 [1/1] (1.87ns)   --->   "%add_ln145_21 = add i8 %conv_i5706_193354_cast, i8 %conv_i5706_183335_cast" [cc/case_1.cc:145]   --->   Operation 1329 'add' 'add_ln145_21' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1330 [1/1] (0.00ns)   --->   "%sext_ln145_24 = sext i8 %add_ln145_21" [cc/case_1.cc:145]   --->   Operation 1330 'sext' 'sext_ln145_24' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1331 [1/1] (1.91ns)   --->   "%add_ln145_22 = add i9 %sext_ln145_24, i9 %sext_ln145_23" [cc/case_1.cc:145]   --->   Operation 1331 'add' 'add_ln145_22' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1332 [1/1] (0.00ns)   --->   "%sext_ln145_25 = sext i9 %add_ln145_22" [cc/case_1.cc:145]   --->   Operation 1332 'sext' 'sext_ln145_25' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1333 [1/1] (1.87ns)   --->   "%add_ln145_23 = add i8 %conv_i5706_163297_cast, i8 %conv_i5706_173316_cast" [cc/case_1.cc:145]   --->   Operation 1333 'add' 'add_ln145_23' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1334 [1/1] (0.00ns)   --->   "%sext_ln145_26 = sext i8 %add_ln145_23" [cc/case_1.cc:145]   --->   Operation 1334 'sext' 'sext_ln145_26' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1335 [1/1] (1.87ns)   --->   "%add_ln145_24 = add i8 %conv_i5706_153278_cast, i8 %conv_i5706_223411_cast" [cc/case_1.cc:145]   --->   Operation 1335 'add' 'add_ln145_24' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1336 [1/1] (0.00ns)   --->   "%sext_ln145_27 = sext i8 %add_ln145_24" [cc/case_1.cc:145]   --->   Operation 1336 'sext' 'sext_ln145_27' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1337 [1/1] (1.91ns)   --->   "%add_ln145_25 = add i9 %sext_ln145_27, i9 %sext_ln145_26" [cc/case_1.cc:145]   --->   Operation 1337 'add' 'add_ln145_25' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1338 [1/1] (0.00ns)   --->   "%sext_ln145_28 = sext i9 %add_ln145_25" [cc/case_1.cc:145]   --->   Operation 1338 'sext' 'sext_ln145_28' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1339 [1/1] (1.82ns)   --->   "%add_ln145_26 = add i10 %sext_ln145_28, i10 %sext_ln145_25" [cc/case_1.cc:145]   --->   Operation 1339 'add' 'add_ln145_26' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1340 [1/1] (0.00ns)   --->   "%sext_ln145_31 = sext i6 %add_ln145_29" [cc/case_1.cc:145]   --->   Operation 1340 'sext' 'sext_ln145_31' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1341 [1/1] (0.00ns)   --->   "%sext_ln145_34 = sext i6 %add_ln145_32" [cc/case_1.cc:145]   --->   Operation 1341 'sext' 'sext_ln145_34' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1342 [1/1] (1.82ns)   --->   "%add_ln145_33 = add i7 %sext_ln145_34, i7 %sext_ln145_31" [cc/case_1.cc:145]   --->   Operation 1342 'add' 'add_ln145_33' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1343 [1/1] (1.82ns)   --->   "%add_ln145_34 = add i9 %add_ln145_6, i9 %conv_i5706_283525_cast" [cc/case_1.cc:145]   --->   Operation 1343 'add' 'add_ln145_34' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1344 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln145_36 = add i8 %conv_i5706_273506_cast, i8 %conv_i5706_303563_cast" [cc/case_1.cc:145]   --->   Operation 1344 'add' 'add_ln145_36' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1345 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln145_37 = add i8 %add_ln145_36, i8 %conv_i5706_293544_cast" [cc/case_1.cc:145]   --->   Operation 1345 'add' 'add_ln145_37' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1346 [1/1] (1.73ns)   --->   "%add_ln145_39 = add i10 %add_ln145_19, i10 %sext_ln145_4" [cc/case_1.cc:145]   --->   Operation 1346 'add' 'add_ln145_39' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1347 [1/1] (0.00ns)   --->   "%sext_ln145_41 = sext i10 %add_ln145_39" [cc/case_1.cc:145]   --->   Operation 1347 'sext' 'sext_ln145_41' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1348 [1/1] (1.87ns)   --->   "%add_ln145_40 = add i8 %conv_i5706_cast, i8 %sext_ln145" [cc/case_1.cc:145]   --->   Operation 1348 'add' 'add_ln145_40' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1349 [1/1] (0.00ns)   --->   "%sext_ln145_42 = sext i8 %add_ln145_40" [cc/case_1.cc:145]   --->   Operation 1349 'sext' 'sext_ln145_42' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1350 [1/1] (1.91ns)   --->   "%add_ln145_41 = add i9 %sext_ln145_42, i9 %sext_ln145_1" [cc/case_1.cc:145]   --->   Operation 1350 'add' 'add_ln145_41' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1351 [1/1] (0.00ns)   --->   "%sext_ln145_43 = sext i9 %add_ln145_41" [cc/case_1.cc:145]   --->   Operation 1351 'sext' 'sext_ln145_43' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1352 [1/1] (1.73ns)   --->   "%add_ln145_42 = add i11 %sext_ln145_43, i11 %sext_ln145_41" [cc/case_1.cc:145]   --->   Operation 1352 'add' 'add_ln145_42' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1353 [1/1] (0.00ns)   --->   "%sext_ln145_52 = sext i7 %add_ln145_49" [cc/case_1.cc:145]   --->   Operation 1353 'sext' 'sext_ln145_52' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1354 [1/1] (0.00ns)   --->   "%sext_ln145_59 = sext i7 %add_ln145_56" [cc/case_1.cc:145]   --->   Operation 1354 'sext' 'sext_ln145_59' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1355 [1/1] (1.87ns)   --->   "%add_ln145_57 = add i8 %sext_ln145_59, i8 %sext_ln145_52" [cc/case_1.cc:145]   --->   Operation 1355 'add' 'add_ln145_57' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1356 [1/1] (0.00ns)   --->   "%factor = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %add_i5831, i5 0"   --->   Operation 1356 'bitconcatenate' 'factor' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1357 [1/1] (0.00ns)   --->   "%sext_ln145_64 = sext i11 %factor" [cc/case_1.cc:145]   --->   Operation 1357 'sext' 'sext_ln145_64' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1358 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln145_62 = add i12 %sext_ln145_64, i12 %conv_i5706_cast768" [cc/case_1.cc:145]   --->   Operation 1358 'add' 'add_ln145_62' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1359 [1/1] (0.00ns)   --->   "%sext_ln145_65 = sext i8 %add_ln145" [cc/case_1.cc:145]   --->   Operation 1359 'sext' 'sext_ln145_65' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1360 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln145_63 = add i12 %sext_ln145_65, i12 %add_ln145_62" [cc/case_1.cc:145]   --->   Operation 1360 'add' 'add_ln145_63' <Predicate = true> <Delay = 3.78> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1361 [1/1] (0.00ns)   --->   "%sext_ln145_68 = sext i9 %add_ln145_66" [cc/case_1.cc:145]   --->   Operation 1361 'sext' 'sext_ln145_68' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1362 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln145_67 = add i12 %sext_ln145_68, i12 %add_ln145_63" [cc/case_1.cc:145]   --->   Operation 1362 'add' 'add_ln145_67' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1363 [1/1] (0.00ns)   --->   "%sext_ln145_75 = sext i10 %add_ln145_74" [cc/case_1.cc:145]   --->   Operation 1363 'sext' 'sext_ln145_75' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1364 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln145_75 = add i12 %sext_ln145_75, i12 %add_ln145_67" [cc/case_1.cc:145]   --->   Operation 1364 'add' 'add_ln145_75' <Predicate = true> <Delay = 3.78> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1365 [1/1] (1.87ns)   --->   "%add_ln145_76 = add i8 %conv_i5706_153278_cast, i8 %conv_i5706_163297_cast" [cc/case_1.cc:145]   --->   Operation 1365 'add' 'add_ln145_76' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1366 [1/1] (0.00ns)   --->   "%sext_ln145_77 = sext i8 %add_ln145_76" [cc/case_1.cc:145]   --->   Operation 1366 'sext' 'sext_ln145_77' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1367 [1/1] (1.87ns)   --->   "%add_ln145_77 = add i8 %conv_i5706_173316_cast, i8 %conv_i5706_183335_cast" [cc/case_1.cc:145]   --->   Operation 1367 'add' 'add_ln145_77' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1368 [1/1] (0.00ns)   --->   "%sext_ln145_78 = sext i8 %add_ln145_77" [cc/case_1.cc:145]   --->   Operation 1368 'sext' 'sext_ln145_78' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1369 [1/1] (1.91ns)   --->   "%add_ln145_78 = add i9 %sext_ln145_78, i9 %sext_ln145_77" [cc/case_1.cc:145]   --->   Operation 1369 'add' 'add_ln145_78' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1370 [1/1] (0.00ns)   --->   "%sext_ln145_79 = sext i9 %add_ln145_78" [cc/case_1.cc:145]   --->   Operation 1370 'sext' 'sext_ln145_79' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1371 [1/1] (1.87ns)   --->   "%add_ln145_79 = add i8 %conv_i5706_193354_cast, i8 %conv_i5706_203373_cast" [cc/case_1.cc:145]   --->   Operation 1371 'add' 'add_ln145_79' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1372 [1/1] (0.00ns)   --->   "%sext_ln145_80 = sext i8 %add_ln145_79" [cc/case_1.cc:145]   --->   Operation 1372 'sext' 'sext_ln145_80' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1373 [1/1] (1.87ns)   --->   "%add_ln145_80 = add i8 %conv_i5706_213392_cast, i8 %conv_i5706_223411_cast" [cc/case_1.cc:145]   --->   Operation 1373 'add' 'add_ln145_80' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1374 [1/1] (0.00ns)   --->   "%sext_ln145_81 = sext i8 %add_ln145_80" [cc/case_1.cc:145]   --->   Operation 1374 'sext' 'sext_ln145_81' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1375 [1/1] (1.91ns)   --->   "%add_ln145_81 = add i9 %sext_ln145_81, i9 %sext_ln145_80" [cc/case_1.cc:145]   --->   Operation 1375 'add' 'add_ln145_81' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1376 [1/1] (0.00ns)   --->   "%sext_ln145_82 = sext i9 %add_ln145_81" [cc/case_1.cc:145]   --->   Operation 1376 'sext' 'sext_ln145_82' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1377 [1/1] (1.82ns)   --->   "%add_ln145_82 = add i10 %sext_ln145_82, i10 %sext_ln145_79" [cc/case_1.cc:145]   --->   Operation 1377 'add' 'add_ln145_82' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1378 [1/1] (1.87ns)   --->   "%add_ln145_83 = add i8 %conv_i5706_233430_cast, i8 %conv_i5706_243449_cast" [cc/case_1.cc:145]   --->   Operation 1378 'add' 'add_ln145_83' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1379 [1/1] (0.00ns)   --->   "%sext_ln145_84 = sext i8 %add_ln145_83" [cc/case_1.cc:145]   --->   Operation 1379 'sext' 'sext_ln145_84' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1380 [1/1] (1.87ns)   --->   "%add_ln145_84 = add i8 %conv_i5706_253468_cast, i8 %conv_i5706_263487_cast" [cc/case_1.cc:145]   --->   Operation 1380 'add' 'add_ln145_84' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1381 [1/1] (0.00ns)   --->   "%sext_ln145_85 = sext i8 %add_ln145_84" [cc/case_1.cc:145]   --->   Operation 1381 'sext' 'sext_ln145_85' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1382 [1/1] (1.91ns)   --->   "%add_ln145_85 = add i9 %sext_ln145_85, i9 %sext_ln145_84" [cc/case_1.cc:145]   --->   Operation 1382 'add' 'add_ln145_85' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1383 [1/1] (0.00ns)   --->   "%sext_ln145_86 = sext i9 %add_ln145_85" [cc/case_1.cc:145]   --->   Operation 1383 'sext' 'sext_ln145_86' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1384 [1/1] (1.87ns)   --->   "%add_ln145_86 = add i8 %conv_i5706_273506_cast, i8 %conv_i5706_283525_cast769" [cc/case_1.cc:145]   --->   Operation 1384 'add' 'add_ln145_86' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1385 [1/1] (0.00ns)   --->   "%sext_ln145_87 = sext i8 %add_ln145_86" [cc/case_1.cc:145]   --->   Operation 1385 'sext' 'sext_ln145_87' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1386 [1/1] (1.87ns)   --->   "%add_ln145_87 = add i8 %conv_i5706_293544_cast, i8 %conv_i5706_303563_cast" [cc/case_1.cc:145]   --->   Operation 1386 'add' 'add_ln145_87' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1387 [1/1] (0.00ns)   --->   "%sext_ln145_88 = sext i8 %add_ln145_87" [cc/case_1.cc:145]   --->   Operation 1387 'sext' 'sext_ln145_88' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1388 [1/1] (1.91ns)   --->   "%add_ln145_88 = add i9 %sext_ln145_88, i9 %sext_ln145_87" [cc/case_1.cc:145]   --->   Operation 1388 'add' 'add_ln145_88' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1389 [1/1] (0.00ns)   --->   "%sext_ln145_89 = sext i9 %add_ln145_88" [cc/case_1.cc:145]   --->   Operation 1389 'sext' 'sext_ln145_89' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1390 [1/1] (1.82ns)   --->   "%add_ln145_89 = add i10 %sext_ln145_89, i10 %sext_ln145_86" [cc/case_1.cc:145]   --->   Operation 1390 'add' 'add_ln145_89' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1391 [1/1] (0.00ns)   --->   "%sext_ln145_93 = sext i7 %add_ln145_94" [cc/case_1.cc:145]   --->   Operation 1391 'sext' 'sext_ln145_93' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1392 [1/1] (0.00ns)   --->   "%sext_ln145_95 = sext i6 %add_ln145_96" [cc/case_1.cc:145]   --->   Operation 1392 'sext' 'sext_ln145_95' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1393 [1/1] (1.87ns)   --->   "%add_ln145_97 = add i8 %sext_ln145_95, i8 %sext_ln145_93" [cc/case_1.cc:145]   --->   Operation 1393 'add' 'add_ln145_97' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1394 [1/1] (0.00ns)   --->   "%sext_ln145_96 = sext i8 %add_ln145_97" [cc/case_1.cc:145]   --->   Operation 1394 'sext' 'sext_ln145_96' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1395 [1/1] (0.00ns)   --->   "%sext_ln145_100 = sext i7 %add_ln145_101" [cc/case_1.cc:145]   --->   Operation 1395 'sext' 'sext_ln145_100' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1396 [1/1] (1.91ns)   --->   "%add_ln145_102 = add i9 %sext_ln145_100, i9 %sext_ln145_96" [cc/case_1.cc:145]   --->   Operation 1396 'add' 'add_ln145_102' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1397 [1/1] (0.00ns)   --->   "%sext_ln145_101 = sext i9 %add_ln145_102" [cc/case_1.cc:145]   --->   Operation 1397 'sext' 'sext_ln145_101' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1398 [1/1] (0.00ns)   --->   "%sext_ln145_104 = sext i7 %add_ln145_105" [cc/case_1.cc:145]   --->   Operation 1398 'sext' 'sext_ln145_104' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1399 [1/1] (0.00ns)   --->   "%sext_ln145_105 = sext i6 %add_ln145_29" [cc/case_1.cc:145]   --->   Operation 1399 'sext' 'sext_ln145_105' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1400 [1/1] (0.00ns)   --->   "%sext_ln145_106 = sext i5 %add_ln145_106" [cc/case_1.cc:145]   --->   Operation 1400 'sext' 'sext_ln145_106' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1401 [1/1] (0.00ns)   --->   "%sext_ln145_108 = sext i6 %add_ln145_108" [cc/case_1.cc:145]   --->   Operation 1401 'sext' 'sext_ln145_108' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1402 [1/1] (1.82ns)   --->   "%add_ln145_109 = add i7 %sext_ln145_108, i7 %sext_ln145_106" [cc/case_1.cc:145]   --->   Operation 1402 'add' 'add_ln145_109' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1403 [1/1] (0.00ns)   --->   "%sext_ln145_109 = sext i7 %add_ln145_109" [cc/case_1.cc:145]   --->   Operation 1403 'sext' 'sext_ln145_109' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1404 [1/1] (1.87ns)   --->   "%add_ln145_110 = add i8 %sext_ln145_109, i8 %sext_ln145_105" [cc/case_1.cc:145]   --->   Operation 1404 'add' 'add_ln145_110' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1405 [1/1] (0.00ns)   --->   "%sext_ln145_110 = sext i8 %add_ln145_110" [cc/case_1.cc:145]   --->   Operation 1405 'sext' 'sext_ln145_110' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1406 [1/1] (1.91ns)   --->   "%add_ln145_111 = add i9 %sext_ln145_110, i9 %sext_ln145_104" [cc/case_1.cc:145]   --->   Operation 1406 'add' 'add_ln145_111' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1407 [1/1] (0.00ns)   --->   "%sext_ln145_111 = sext i9 %add_ln145_111" [cc/case_1.cc:145]   --->   Operation 1407 'sext' 'sext_ln145_111' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1408 [1/1] (1.82ns)   --->   "%add_ln145_112 = add i10 %sext_ln145_111, i10 %sext_ln145_101" [cc/case_1.cc:145]   --->   Operation 1408 'add' 'add_ln145_112' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1409 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln145_116 = add i9 %sext_ln145_10, i9 %add_ln145_3" [cc/case_1.cc:145]   --->   Operation 1409 'add' 'add_ln145_116' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1410 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln145_117 = add i9 %add_ln145_116, i9 %sext_ln145_1" [cc/case_1.cc:145]   --->   Operation 1410 'add' 'add_ln145_117' <Predicate = true> <Delay = 3.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1411 [1/1] (1.91ns)   --->   "%add_ln145_129 = add i8 %add_ln145_86, i8 %conv_i5706_cast" [cc/case_1.cc:145]   --->   Operation 1411 'add' 'add_ln145_129' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1412 [1/1] (0.00ns)   --->   "%sext_ln145_122 = sext i8 %add_ln145_129" [cc/case_1.cc:145]   --->   Operation 1412 'sext' 'sext_ln145_122' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1413 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln145_130 = add i8 %conv_i5706_303563_cast, i8 %sext_ln145" [cc/case_1.cc:145]   --->   Operation 1413 'add' 'add_ln145_130' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1414 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln145_131 = add i8 %add_ln145_130, i8 %conv_i5706_293544_cast" [cc/case_1.cc:145]   --->   Operation 1414 'add' 'add_ln145_131' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1415 [1/1] (0.00ns)   --->   "%sext_ln145_123 = sext i8 %add_ln145_131" [cc/case_1.cc:145]   --->   Operation 1415 'sext' 'sext_ln145_123' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1416 [1/1] (1.91ns)   --->   "%add_ln145_132 = add i9 %sext_ln145_123, i9 %sext_ln145_122" [cc/case_1.cc:145]   --->   Operation 1416 'add' 'add_ln145_132' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 22> <Delay = 7.83>
ST_27 : Operation 1417 [1/1] (0.00ns)   --->   "%sext_ln139_1 = sext i6 %mul_i5888" [cc/case_1.cc:139]   --->   Operation 1417 'sext' 'sext_ln139_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1418 [1/1] (0.00ns)   --->   "%sext_ln139_2 = sext i6 %mul_i5888_1" [cc/case_1.cc:139]   --->   Operation 1418 'sext' 'sext_ln139_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1419 [1/1] (0.00ns)   --->   "%sext_ln139_5 = sext i6 %mul_i5888_4" [cc/case_1.cc:139]   --->   Operation 1419 'sext' 'sext_ln139_5' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1420 [1/1] (0.00ns)   --->   "%sext_ln139_6 = sext i6 %mul_i5888_5" [cc/case_1.cc:139]   --->   Operation 1420 'sext' 'sext_ln139_6' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1421 [1/1] (0.00ns)   --->   "%sext_ln139_7 = sext i6 %mul_i5888_6" [cc/case_1.cc:139]   --->   Operation 1421 'sext' 'sext_ln139_7' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1422 [1/1] (0.00ns)   --->   "%sext_ln139_8 = sext i6 %mul_i5888_7" [cc/case_1.cc:139]   --->   Operation 1422 'sext' 'sext_ln139_8' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1423 [1/1] (0.00ns)   --->   "%sext_ln139_9 = sext i6 %mul_i5888_8" [cc/case_1.cc:139]   --->   Operation 1423 'sext' 'sext_ln139_9' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1424 [1/1] (0.00ns)   --->   "%sext_ln139_10 = sext i6 %mul_i5888_9" [cc/case_1.cc:139]   --->   Operation 1424 'sext' 'sext_ln139_10' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1425 [1/1] (0.00ns)   --->   "%sext_ln139_11 = sext i6 %mul_i5888_10" [cc/case_1.cc:139]   --->   Operation 1425 'sext' 'sext_ln139_11' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1426 [1/1] (0.00ns)   --->   "%sext_ln139_12 = sext i6 %mul_i5888_11" [cc/case_1.cc:139]   --->   Operation 1426 'sext' 'sext_ln139_12' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1427 [1/1] (0.00ns)   --->   "%sext_ln139_13 = sext i6 %mul_i5888_12" [cc/case_1.cc:139]   --->   Operation 1427 'sext' 'sext_ln139_13' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1428 [1/1] (0.00ns)   --->   "%sext_ln139_14 = sext i6 %mul_i5888_13" [cc/case_1.cc:139]   --->   Operation 1428 'sext' 'sext_ln139_14' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1429 [1/1] (0.00ns)   --->   "%sext_ln139_15 = sext i6 %mul_i5888_14" [cc/case_1.cc:139]   --->   Operation 1429 'sext' 'sext_ln139_15' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1430 [1/1] (0.00ns)   --->   "%sext_ln139_16 = sext i6 %mul_i5888_15" [cc/case_1.cc:139]   --->   Operation 1430 'sext' 'sext_ln139_16' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1431 [1/1] (0.00ns)   --->   "%sext_ln139_17 = sext i6 %mul_i5888_16" [cc/case_1.cc:139]   --->   Operation 1431 'sext' 'sext_ln139_17' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1432 [1/1] (0.00ns)   --->   "%sext_ln139_18 = sext i6 %mul_i5888_17" [cc/case_1.cc:139]   --->   Operation 1432 'sext' 'sext_ln139_18' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1433 [1/1] (0.00ns)   --->   "%sext_ln139_19 = sext i6 %mul_i5888_18" [cc/case_1.cc:139]   --->   Operation 1433 'sext' 'sext_ln139_19' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1434 [1/1] (0.00ns)   --->   "%sext_ln139_20 = sext i6 %mul_i5888_19" [cc/case_1.cc:139]   --->   Operation 1434 'sext' 'sext_ln139_20' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1435 [1/1] (0.00ns)   --->   "%sext_ln139_21 = sext i6 %mul_i5888_20" [cc/case_1.cc:139]   --->   Operation 1435 'sext' 'sext_ln139_21' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1436 [1/1] (0.00ns)   --->   "%sext_ln139_22 = sext i6 %mul_i5888_21" [cc/case_1.cc:139]   --->   Operation 1436 'sext' 'sext_ln139_22' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1437 [1/1] (0.00ns)   --->   "%sext_ln139_23 = sext i6 %mul_i5888_22" [cc/case_1.cc:139]   --->   Operation 1437 'sext' 'sext_ln139_23' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1438 [1/1] (0.00ns)   --->   "%sext_ln139_24 = sext i6 %mul_i5888_23" [cc/case_1.cc:139]   --->   Operation 1438 'sext' 'sext_ln139_24' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1439 [1/1] (0.00ns)   --->   "%sext_ln139_25 = sext i6 %mul_i5888_24" [cc/case_1.cc:139]   --->   Operation 1439 'sext' 'sext_ln139_25' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1440 [1/1] (0.00ns)   --->   "%sext_ln139_26 = sext i6 %mul_i5888_25" [cc/case_1.cc:139]   --->   Operation 1440 'sext' 'sext_ln139_26' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1441 [1/1] (0.00ns)   --->   "%sext_ln139_27 = sext i6 %mul_i5888_26" [cc/case_1.cc:139]   --->   Operation 1441 'sext' 'sext_ln139_27' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1442 [1/1] (0.00ns)   --->   "%sext_ln139_28 = sext i6 %mul_i5888_27" [cc/case_1.cc:139]   --->   Operation 1442 'sext' 'sext_ln139_28' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1443 [1/1] (0.00ns)   --->   "%sext_ln139_29 = sext i6 %mul_i5888_28" [cc/case_1.cc:139]   --->   Operation 1443 'sext' 'sext_ln139_29' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1444 [1/1] (0.00ns)   --->   "%sext_ln139_30 = sext i6 %mul_i5888_29" [cc/case_1.cc:139]   --->   Operation 1444 'sext' 'sext_ln139_30' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1445 [1/1] (0.00ns)   --->   "%sext_ln139_31 = sext i6 %mul_i5888_30" [cc/case_1.cc:139]   --->   Operation 1445 'sext' 'sext_ln139_31' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1446 [1/1] (0.00ns)   --->   "%sext_ln139_32 = sext i6 %conv_i5570" [cc/case_1.cc:139]   --->   Operation 1446 'sext' 'sext_ln139_32' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1447 [1/1] (1.82ns)   --->   "%add_ln139 = add i7 %sext_ln139_2, i7 %sext_ln139_1" [cc/case_1.cc:139]   --->   Operation 1447 'add' 'add_ln139' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1448 [1/1] (0.00ns)   --->   "%sext_ln139_33 = sext i7 %add_ln139" [cc/case_1.cc:139]   --->   Operation 1448 'sext' 'sext_ln139_33' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1449 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln139_1 = add i7 %sext_ln139_3, i7 %sext_ln139_4" [cc/case_1.cc:139]   --->   Operation 1449 'add' 'add_ln139_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1450 [1/1] (0.00ns)   --->   "%sext_ln139_34 = sext i7 %add_ln139_1" [cc/case_1.cc:139]   --->   Operation 1450 'sext' 'sext_ln139_34' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1451 [1/1] (1.87ns)   --->   "%add_ln139_2 = add i8 %sext_ln139_34, i8 %sext_ln139_33" [cc/case_1.cc:139]   --->   Operation 1451 'add' 'add_ln139_2' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1452 [1/1] (0.00ns)   --->   "%sext_ln139_35 = sext i8 %add_ln139_2" [cc/case_1.cc:139]   --->   Operation 1452 'sext' 'sext_ln139_35' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1453 [1/1] (1.82ns)   --->   "%add_ln139_3 = add i7 %sext_ln139_5, i7 %sext_ln139_6" [cc/case_1.cc:139]   --->   Operation 1453 'add' 'add_ln139_3' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1454 [1/1] (0.00ns)   --->   "%sext_ln139_36 = sext i7 %add_ln139_3" [cc/case_1.cc:139]   --->   Operation 1454 'sext' 'sext_ln139_36' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1455 [1/1] (1.82ns)   --->   "%add_ln139_4 = add i7 %sext_ln139_7, i7 %sext_ln139_8" [cc/case_1.cc:139]   --->   Operation 1455 'add' 'add_ln139_4' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1456 [1/1] (0.00ns)   --->   "%sext_ln139_37 = sext i7 %add_ln139_4" [cc/case_1.cc:139]   --->   Operation 1456 'sext' 'sext_ln139_37' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1457 [1/1] (1.87ns)   --->   "%add_ln139_5 = add i8 %sext_ln139_37, i8 %sext_ln139_36" [cc/case_1.cc:139]   --->   Operation 1457 'add' 'add_ln139_5' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1458 [1/1] (0.00ns)   --->   "%sext_ln139_38 = sext i8 %add_ln139_5" [cc/case_1.cc:139]   --->   Operation 1458 'sext' 'sext_ln139_38' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1459 [1/1] (1.91ns)   --->   "%add_ln139_6 = add i9 %sext_ln139_38, i9 %sext_ln139_35" [cc/case_1.cc:139]   --->   Operation 1459 'add' 'add_ln139_6' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1460 [1/1] (0.00ns)   --->   "%sext_ln139_39 = sext i9 %add_ln139_6" [cc/case_1.cc:139]   --->   Operation 1460 'sext' 'sext_ln139_39' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1461 [1/1] (1.82ns)   --->   "%add_ln139_7 = add i7 %sext_ln139_9, i7 %sext_ln139_10" [cc/case_1.cc:139]   --->   Operation 1461 'add' 'add_ln139_7' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1462 [1/1] (0.00ns)   --->   "%sext_ln139_40 = sext i7 %add_ln139_7" [cc/case_1.cc:139]   --->   Operation 1462 'sext' 'sext_ln139_40' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1463 [1/1] (1.82ns)   --->   "%add_ln139_8 = add i7 %sext_ln139_11, i7 %sext_ln139_12" [cc/case_1.cc:139]   --->   Operation 1463 'add' 'add_ln139_8' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1464 [1/1] (0.00ns)   --->   "%sext_ln139_41 = sext i7 %add_ln139_8" [cc/case_1.cc:139]   --->   Operation 1464 'sext' 'sext_ln139_41' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1465 [1/1] (1.87ns)   --->   "%add_ln139_9 = add i8 %sext_ln139_41, i8 %sext_ln139_40" [cc/case_1.cc:139]   --->   Operation 1465 'add' 'add_ln139_9' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1466 [1/1] (0.00ns)   --->   "%sext_ln139_42 = sext i8 %add_ln139_9" [cc/case_1.cc:139]   --->   Operation 1466 'sext' 'sext_ln139_42' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1467 [1/1] (1.82ns)   --->   "%add_ln139_10 = add i7 %sext_ln139_13, i7 %sext_ln139_14" [cc/case_1.cc:139]   --->   Operation 1467 'add' 'add_ln139_10' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1468 [1/1] (0.00ns)   --->   "%sext_ln139_43 = sext i7 %add_ln139_10" [cc/case_1.cc:139]   --->   Operation 1468 'sext' 'sext_ln139_43' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1469 [1/1] (1.82ns)   --->   "%add_ln139_11 = add i7 %sext_ln139_15, i7 %sext_ln139_16" [cc/case_1.cc:139]   --->   Operation 1469 'add' 'add_ln139_11' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1470 [1/1] (0.00ns)   --->   "%sext_ln139_44 = sext i7 %add_ln139_11" [cc/case_1.cc:139]   --->   Operation 1470 'sext' 'sext_ln139_44' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1471 [1/1] (1.87ns)   --->   "%add_ln139_12 = add i8 %sext_ln139_44, i8 %sext_ln139_43" [cc/case_1.cc:139]   --->   Operation 1471 'add' 'add_ln139_12' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1472 [1/1] (0.00ns)   --->   "%sext_ln139_45 = sext i8 %add_ln139_12" [cc/case_1.cc:139]   --->   Operation 1472 'sext' 'sext_ln139_45' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1473 [1/1] (1.91ns)   --->   "%add_ln139_13 = add i9 %sext_ln139_45, i9 %sext_ln139_42" [cc/case_1.cc:139]   --->   Operation 1473 'add' 'add_ln139_13' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1474 [1/1] (0.00ns)   --->   "%sext_ln139_46 = sext i9 %add_ln139_13" [cc/case_1.cc:139]   --->   Operation 1474 'sext' 'sext_ln139_46' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1475 [1/1] (1.82ns)   --->   "%add_ln139_14 = add i10 %sext_ln139_46, i10 %sext_ln139_39" [cc/case_1.cc:139]   --->   Operation 1475 'add' 'add_ln139_14' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1476 [1/1] (1.82ns)   --->   "%add_ln139_15 = add i7 %sext_ln139_17, i7 %sext_ln139_18" [cc/case_1.cc:139]   --->   Operation 1476 'add' 'add_ln139_15' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1477 [1/1] (0.00ns)   --->   "%sext_ln139_48 = sext i7 %add_ln139_15" [cc/case_1.cc:139]   --->   Operation 1477 'sext' 'sext_ln139_48' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1478 [1/1] (1.82ns)   --->   "%add_ln139_16 = add i7 %sext_ln139_19, i7 %sext_ln139_20" [cc/case_1.cc:139]   --->   Operation 1478 'add' 'add_ln139_16' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1479 [1/1] (0.00ns)   --->   "%sext_ln139_49 = sext i7 %add_ln139_16" [cc/case_1.cc:139]   --->   Operation 1479 'sext' 'sext_ln139_49' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1480 [1/1] (1.87ns)   --->   "%add_ln139_17 = add i8 %sext_ln139_49, i8 %sext_ln139_48" [cc/case_1.cc:139]   --->   Operation 1480 'add' 'add_ln139_17' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1481 [1/1] (0.00ns)   --->   "%sext_ln139_50 = sext i8 %add_ln139_17" [cc/case_1.cc:139]   --->   Operation 1481 'sext' 'sext_ln139_50' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1482 [1/1] (1.82ns)   --->   "%add_ln139_18 = add i7 %sext_ln139_21, i7 %sext_ln139_22" [cc/case_1.cc:139]   --->   Operation 1482 'add' 'add_ln139_18' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1483 [1/1] (0.00ns)   --->   "%sext_ln139_51 = sext i7 %add_ln139_18" [cc/case_1.cc:139]   --->   Operation 1483 'sext' 'sext_ln139_51' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1484 [1/1] (1.82ns)   --->   "%add_ln139_19 = add i7 %sext_ln139_23, i7 %sext_ln139_24" [cc/case_1.cc:139]   --->   Operation 1484 'add' 'add_ln139_19' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1485 [1/1] (0.00ns)   --->   "%sext_ln139_52 = sext i7 %add_ln139_19" [cc/case_1.cc:139]   --->   Operation 1485 'sext' 'sext_ln139_52' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1486 [1/1] (1.87ns)   --->   "%add_ln139_20 = add i8 %sext_ln139_52, i8 %sext_ln139_51" [cc/case_1.cc:139]   --->   Operation 1486 'add' 'add_ln139_20' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1487 [1/1] (0.00ns)   --->   "%sext_ln139_53 = sext i8 %add_ln139_20" [cc/case_1.cc:139]   --->   Operation 1487 'sext' 'sext_ln139_53' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1488 [1/1] (1.91ns)   --->   "%add_ln139_21 = add i9 %sext_ln139_53, i9 %sext_ln139_50" [cc/case_1.cc:139]   --->   Operation 1488 'add' 'add_ln139_21' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1489 [1/1] (0.00ns)   --->   "%sext_ln139_54 = sext i9 %add_ln139_21" [cc/case_1.cc:139]   --->   Operation 1489 'sext' 'sext_ln139_54' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1490 [1/1] (1.82ns)   --->   "%add_ln139_22 = add i7 %sext_ln139_25, i7 %sext_ln139_26" [cc/case_1.cc:139]   --->   Operation 1490 'add' 'add_ln139_22' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1491 [1/1] (0.00ns)   --->   "%sext_ln139_55 = sext i7 %add_ln139_22" [cc/case_1.cc:139]   --->   Operation 1491 'sext' 'sext_ln139_55' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1492 [1/1] (1.82ns)   --->   "%add_ln139_23 = add i7 %sext_ln139_27, i7 %sext_ln139_28" [cc/case_1.cc:139]   --->   Operation 1492 'add' 'add_ln139_23' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1493 [1/1] (0.00ns)   --->   "%sext_ln139_56 = sext i7 %add_ln139_23" [cc/case_1.cc:139]   --->   Operation 1493 'sext' 'sext_ln139_56' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1494 [1/1] (1.87ns)   --->   "%add_ln139_24 = add i8 %sext_ln139_56, i8 %sext_ln139_55" [cc/case_1.cc:139]   --->   Operation 1494 'add' 'add_ln139_24' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1495 [1/1] (0.00ns)   --->   "%sext_ln139_57 = sext i8 %add_ln139_24" [cc/case_1.cc:139]   --->   Operation 1495 'sext' 'sext_ln139_57' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1496 [1/1] (1.82ns)   --->   "%add_ln139_25 = add i7 %sext_ln139_29, i7 %sext_ln139_30" [cc/case_1.cc:139]   --->   Operation 1496 'add' 'add_ln139_25' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1497 [1/1] (0.00ns)   --->   "%sext_ln139_58 = sext i7 %add_ln139_25" [cc/case_1.cc:139]   --->   Operation 1497 'sext' 'sext_ln139_58' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1498 [1/1] (1.82ns)   --->   "%add_ln139_26 = add i7 %sext_ln139_31, i7 %sext_ln139_32" [cc/case_1.cc:139]   --->   Operation 1498 'add' 'add_ln139_26' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1499 [1/1] (0.00ns)   --->   "%sext_ln139_59 = sext i7 %add_ln139_26" [cc/case_1.cc:139]   --->   Operation 1499 'sext' 'sext_ln139_59' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1500 [1/1] (1.87ns)   --->   "%add_ln139_27 = add i8 %sext_ln139_59, i8 %sext_ln139_58" [cc/case_1.cc:139]   --->   Operation 1500 'add' 'add_ln139_27' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1501 [1/1] (0.00ns)   --->   "%sext_ln139_60 = sext i8 %add_ln139_27" [cc/case_1.cc:139]   --->   Operation 1501 'sext' 'sext_ln139_60' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1502 [1/1] (1.91ns)   --->   "%add_ln139_28 = add i9 %sext_ln139_60, i9 %sext_ln139_57" [cc/case_1.cc:139]   --->   Operation 1502 'add' 'add_ln139_28' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1503 [1/1] (0.00ns)   --->   "%sext_ln139_61 = sext i9 %add_ln139_28" [cc/case_1.cc:139]   --->   Operation 1503 'sext' 'sext_ln139_61' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1504 [1/1] (1.82ns)   --->   "%add_ln139_29 = add i10 %sext_ln139_61, i10 %sext_ln139_54" [cc/case_1.cc:139]   --->   Operation 1504 'add' 'add_ln139_29' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1505 [1/1] (0.00ns)   --->   "%sext_ln145_7 = sext i9 %add_ln145_6" [cc/case_1.cc:145]   --->   Operation 1505 'sext' 'sext_ln145_7' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1506 [1/1] (0.00ns)   --->   "%sext_ln145_11 = sext i6 %add_ln145_9" [cc/case_1.cc:145]   --->   Operation 1506 'sext' 'sext_ln145_11' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1507 [1/1] (0.00ns)   --->   "%sext_ln145_15 = sext i6 %add_ln145_12" [cc/case_1.cc:145]   --->   Operation 1507 'sext' 'sext_ln145_15' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1508 [1/1] (0.00ns)   --->   "%sext_ln145_22 = sext i10 %add_ln145_19" [cc/case_1.cc:145]   --->   Operation 1508 'sext' 'sext_ln145_22' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1509 [1/1] (0.00ns)   --->   "%sext_ln145_35 = sext i7 %add_ln145_33" [cc/case_1.cc:145]   --->   Operation 1509 'sext' 'sext_ln145_35' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1510 [1/1] (0.00ns)   --->   "%sext_ln145_36 = sext i7 %add_ln145_33" [cc/case_1.cc:145]   --->   Operation 1510 'sext' 'sext_ln145_36' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1511 [1/1] (0.00ns)   --->   "%sext_ln145_37 = sext i9 %add_ln145_34" [cc/case_1.cc:145]   --->   Operation 1511 'sext' 'sext_ln145_37' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1512 [1/1] (1.73ns)   --->   "%add_ln145_35 = add i10 %sext_ln145_37, i10 %add_ln145_26" [cc/case_1.cc:145]   --->   Operation 1512 'add' 'add_ln145_35' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1513 [1/1] (0.00ns)   --->   "%sext_ln145_38 = sext i10 %add_ln145_35" [cc/case_1.cc:145]   --->   Operation 1513 'sext' 'sext_ln145_38' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1514 [1/1] (0.00ns)   --->   "%sext_ln145_39 = sext i8 %add_ln145_37" [cc/case_1.cc:145]   --->   Operation 1514 'sext' 'sext_ln145_39' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1515 [1/1] (1.73ns)   --->   "%add_ln145_38 = add i11 %sext_ln145_39, i11 %sext_ln145_38" [cc/case_1.cc:145]   --->   Operation 1515 'add' 'add_ln145_38' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1516 [1/1] (0.00ns)   --->   "%sext_ln145_40 = sext i11 %add_ln145_38" [cc/case_1.cc:145]   --->   Operation 1516 'sext' 'sext_ln145_40' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1517 [1/1] (0.00ns)   --->   "%sext_ln145_45 = sext i11 %add_ln145_42" [cc/case_1.cc:145]   --->   Operation 1517 'sext' 'sext_ln145_45' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1518 [1/1] (0.00ns)   --->   "%sext_ln145_60 = sext i8 %add_ln145_57" [cc/case_1.cc:145]   --->   Operation 1518 'sext' 'sext_ln145_60' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1519 [1/1] (0.00ns)   --->   "%sext_ln145_61 = sext i8 %add_ln145_57" [cc/case_1.cc:145]   --->   Operation 1519 'sext' 'sext_ln145_61' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1520 [1/1] (1.63ns)   --->   "%add_ln145_58 = add i12 %sext_ln145_45, i12 %sext_ln145_40" [cc/case_1.cc:145]   --->   Operation 1520 'add' 'add_ln145_58' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1521 [1/1] (1.87ns)   --->   "%add_ln145_59 = add i8 %sext_ln145_11, i8 %sext_ln145_36" [cc/case_1.cc:145]   --->   Operation 1521 'add' 'add_ln145_59' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1522 [1/1] (0.00ns)   --->   "%sext_ln145_62 = sext i8 %add_ln145_59" [cc/case_1.cc:145]   --->   Operation 1522 'sext' 'sext_ln145_62' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1523 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln145_60 = add i9 %sext_ln145_61, i9 %sext_ln145_15" [cc/case_1.cc:145]   --->   Operation 1523 'add' 'add_ln145_60' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1524 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln145_61 = add i9 %add_ln145_60, i9 %sext_ln145_62" [cc/case_1.cc:145]   --->   Operation 1524 'add' 'add_ln145_61' <Predicate = true> <Delay = 3.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1525 [1/1] (0.00ns)   --->   "%sext_ln145_76 = sext i12 %add_ln145_75" [cc/case_1.cc:145]   --->   Operation 1525 'sext' 'sext_ln145_76' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1526 [1/1] (0.00ns)   --->   "%sext_ln145_83 = sext i10 %add_ln145_82" [cc/case_1.cc:145]   --->   Operation 1526 'sext' 'sext_ln145_83' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1527 [1/1] (0.00ns)   --->   "%sext_ln145_90 = sext i10 %add_ln145_89" [cc/case_1.cc:145]   --->   Operation 1527 'sext' 'sext_ln145_90' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1528 [1/1] (1.73ns)   --->   "%add_ln145_90 = add i11 %sext_ln145_90, i11 %sext_ln145_83" [cc/case_1.cc:145]   --->   Operation 1528 'add' 'add_ln145_90' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1529 [1/1] (0.00ns)   --->   "%sext_ln145_91 = sext i11 %add_ln145_90" [cc/case_1.cc:145]   --->   Operation 1529 'sext' 'sext_ln145_91' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1530 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln145_91 = add i13 %sext_ln145_91, i13 %sext_ln145_76" [cc/case_1.cc:145]   --->   Operation 1530 'add' 'add_ln145_91' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1531 [1/1] (0.00ns)   --->   "%sext_ln145_112 = sext i10 %add_ln145_112" [cc/case_1.cc:145]   --->   Operation 1531 'sext' 'sext_ln145_112' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1532 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln145_113 = add i13 %sext_ln145_112, i13 %add_ln145_91" [cc/case_1.cc:145]   --->   Operation 1532 'add' 'add_ln145_113' <Predicate = true> <Delay = 3.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1533 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i13.i10, i13 %add_ln145_113, i10 0" [cc/case_1.cc:145]   --->   Operation 1533 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1534 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i13.i5, i13 %add_ln145_113, i5 0" [cc/case_1.cc:145]   --->   Operation 1534 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1535 [1/1] (0.00ns)   --->   "%sext_ln145_113 = sext i18 %tmp" [cc/case_1.cc:145]   --->   Operation 1535 'sext' 'sext_ln145_113' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1536 [1/1] (2.28ns)   --->   "%sub_ln145 = sub i23 %p_shl1, i23 %sext_ln145_113" [cc/case_1.cc:145]   --->   Operation 1536 'sub' 'sub_ln145' <Predicate = true> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1537 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i12.i5, i12 %add_ln145_58, i5 0" [cc/case_1.cc:145]   --->   Operation 1537 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1538 [1/1] (0.00ns)   --->   "%p_shl1236 = sext i17 %tmp_9" [cc/case_1.cc:145]   --->   Operation 1538 'sext' 'p_shl1236' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1539 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i12.i1, i12 %add_ln145_58, i1 0" [cc/case_1.cc:145]   --->   Operation 1539 'bitconcatenate' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1540 [1/1] (0.00ns)   --->   "%p_shl1237 = sext i13 %tmp_10" [cc/case_1.cc:145]   --->   Operation 1540 'sext' 'p_shl1237' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1541 [1/1] (2.10ns)   --->   "%tmp95273 = sub i18 %p_shl1236, i18 %p_shl1237" [cc/case_1.cc:145]   --->   Operation 1541 'sub' 'tmp95273' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1542 [1/1] (1.73ns)   --->   "%add_ln145_119 = add i10 %sext_ln145_60, i10 %add_ln145_26" [cc/case_1.cc:145]   --->   Operation 1542 'add' 'add_ln145_119' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1543 [1/1] (0.00ns)   --->   "%sext_ln145_117 = sext i10 %add_ln145_119" [cc/case_1.cc:145]   --->   Operation 1543 'sext' 'sext_ln145_117' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1544 [1/1] (1.73ns)   --->   "%add_ln145_120 = add i11 %sext_ln145_117, i11 %sext_ln145_22" [cc/case_1.cc:145]   --->   Operation 1544 'add' 'add_ln145_120' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1545 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln145_121 = add i11 %sext_ln145_35, i11 %add_ln145_38" [cc/case_1.cc:145]   --->   Operation 1545 'add' 'add_ln145_121' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1546 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln145_122 = add i11 %add_ln145_121, i11 %sext_ln145_7" [cc/case_1.cc:145]   --->   Operation 1546 'add' 'add_ln145_122' <Predicate = true> <Delay = 3.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 28 <SV = 23> <Delay = 8.21>
ST_28 : Operation 1547 [1/1] (0.00ns)   --->   "%m18_1_load = load i32 %m18_1" [cc/case_1.cc:145]   --->   Operation 1547 'load' 'm18_1_load' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1548 [1/1] (0.00ns)   --->   "%sext_ln139_47 = sext i10 %add_ln139_14" [cc/case_1.cc:139]   --->   Operation 1548 'sext' 'sext_ln139_47' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1549 [1/1] (0.00ns)   --->   "%sext_ln139_62 = sext i10 %add_ln139_29" [cc/case_1.cc:139]   --->   Operation 1549 'sext' 'sext_ln139_62' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1550 [1/1] (1.73ns)   --->   "%add_ln139_30 = add i11 %sext_ln139_62, i11 %sext_ln139_47" [cc/case_1.cc:139]   --->   Operation 1550 'add' 'add_ln139_30' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1551 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i11.i5, i11 %add_ln139_30, i5 0" [cc/case_1.cc:139]   --->   Operation 1551 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1552 [1/1] (0.00ns)   --->   "%tmp_4_cast = sext i16 %tmp_4" [cc/case_1.cc:139]   --->   Operation 1552 'sext' 'tmp_4_cast' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1553 [1/1] (0.00ns)   --->   "%sext_ln145_14 = sext i6 %add_ln145_12" [cc/case_1.cc:145]   --->   Operation 1553 'sext' 'sext_ln145_14' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1554 [1/1] (0.00ns)   --->   "%sext_ln145_44 = sext i11 %add_ln145_42" [cc/case_1.cc:145]   --->   Operation 1554 'sext' 'sext_ln145_44' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1555 [1/1] (0.00ns)   --->   "%sext_ln145_63 = sext i9 %add_ln145_61" [cc/case_1.cc:145]   --->   Operation 1555 'sext' 'sext_ln145_63' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1556 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i6.i10, i6 %add_i5831, i10 0" [cc/case_1.cc:145]   --->   Operation 1556 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1557 [1/1] (0.00ns)   --->   "%shl_ln_cast = sext i16 %shl_ln" [cc/case_1.cc:145]   --->   Operation 1557 'sext' 'shl_ln_cast' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1558 [1/1] (0.00ns)   --->   "%sext_ln145_114 = sext i18 %tmp95273" [cc/case_1.cc:145]   --->   Operation 1558 'sext' 'sext_ln145_114' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1559 [1/1] (2.07ns)   --->   "%add_ln145_114 = add i17 %shl_ln_cast, i17 %tmp_4_cast" [cc/case_1.cc:145]   --->   Operation 1559 'add' 'add_ln145_114' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1560 [1/1] (0.00ns)   --->   "%sext_ln145_115 = sext i17 %add_ln145_114" [cc/case_1.cc:145]   --->   Operation 1560 'sext' 'sext_ln145_115' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1561 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln145_115 = add i32 %sext_ln145_115, i32 %m18_1_load" [cc/case_1.cc:145]   --->   Operation 1561 'add' 'add_ln145_115' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1562 [1/1] (0.00ns)   --->   "%sext_ln145_116 = sext i9 %add_ln145_117" [cc/case_1.cc:145]   --->   Operation 1562 'sext' 'sext_ln145_116' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1563 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln145_118 = add i32 %sext_ln145_116, i32 %add_ln145_115" [cc/case_1.cc:145]   --->   Operation 1563 'add' 'add_ln145_118' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1564 [1/1] (0.00ns)   --->   "%sext_ln145_118 = sext i11 %add_ln145_120" [cc/case_1.cc:145]   --->   Operation 1564 'sext' 'sext_ln145_118' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1565 [1/1] (0.00ns)   --->   "%sext_ln145_119 = sext i11 %add_ln145_122" [cc/case_1.cc:145]   --->   Operation 1565 'sext' 'sext_ln145_119' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1566 [1/1] (1.63ns)   --->   "%add_ln145_123 = add i12 %sext_ln145_119, i12 %sext_ln145_118" [cc/case_1.cc:145]   --->   Operation 1566 'add' 'add_ln145_123' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1567 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %add_ln145_61, i5 0" [cc/case_1.cc:145]   --->   Operation 1567 'bitconcatenate' 'p_shl2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1568 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln145_1 = sub i14 %p_shl2, i14 %sext_ln145_63" [cc/case_1.cc:145]   --->   Operation 1568 'sub' 'sub_ln145_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1569 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%add_ln145_125 = add i14 %sub_ln145_1, i14 %sext_ln145_14" [cc/case_1.cc:145]   --->   Operation 1569 'add' 'add_ln145_125' <Predicate = true> <Delay = 3.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1570 [1/1] (0.00ns)   --->   "%sext_ln145_121 = sext i14 %add_ln145_125" [cc/case_1.cc:145]   --->   Operation 1570 'sext' 'sext_ln145_121' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1571 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln145_126 = add i23 %sub_ln145, i23 %sext_ln145_114" [cc/case_1.cc:145]   --->   Operation 1571 'add' 'add_ln145_126' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1572 [1/1] (4.10ns) (root node of TernaryAdder)   --->   "%add_ln145_127 = add i23 %add_ln145_126, i23 %sext_ln145_44" [cc/case_1.cc:145]   --->   Operation 1572 'add' 'add_ln145_127' <Predicate = true> <Delay = 4.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1573 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln145_128 = add i23 %add_ln145_127, i23 %sext_ln145_121" [cc/case_1.cc:145]   --->   Operation 1573 'add' 'add_ln145_128' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1574 [1/1] (0.00ns)   --->   "%sext_ln145_124 = sext i9 %add_ln145_132" [cc/case_1.cc:145]   --->   Operation 1574 'sext' 'sext_ln145_124' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1575 [1/1] (4.10ns) (root node of TernaryAdder)   --->   "%add_ln145_133 = add i23 %sext_ln145_124, i23 %add_ln145_128" [cc/case_1.cc:145]   --->   Operation 1575 'add' 'add_ln145_133' <Predicate = true> <Delay = 4.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 29 <SV = 24> <Delay = 5.95>
ST_29 : Operation 1576 [1/1] (0.00ns)   --->   "%mul_i6447_lcssa_phi_load = load i32 %mul_i6447_lcssa_phi"   --->   Operation 1576 'load' 'mul_i6447_lcssa_phi_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1577 [1/1] (0.00ns)   --->   "%mul_i6017_lcssa_phi_load = load i32 %mul_i6017_lcssa_phi" [cc/case_1.cc:135]   --->   Operation 1577 'load' 'mul_i6017_lcssa_phi_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1578 [1/1] (0.00ns)   --->   "%mul_i6071_lcssa_phi_load = load i32 %mul_i6071_lcssa_phi" [cc/case_1.cc:134]   --->   Operation 1578 'load' 'mul_i6071_lcssa_phi_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1579 [1/1] (0.00ns)   --->   "%add_i6125_lcssa_phi_load = load i32 %add_i6125_lcssa_phi" [cc/case_1.cc:133]   --->   Operation 1579 'load' 'add_i6125_lcssa_phi_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1580 [1/1] (0.00ns)   --->   "%add_i6545_lcssa2_phi_load_1 = load i32 %add_i6545_lcssa2_phi" [cc/case_1.cc:126]   --->   Operation 1580 'load' 'add_i6545_lcssa2_phi_load_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1581 [1/1] (0.00ns)   --->   "%add_i6663_lcssa3_phi_load = load i32 %add_i6663_lcssa3_phi"   --->   Operation 1581 'load' 'add_i6663_lcssa3_phi_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1582 [1/1] (0.00ns)   --->   "%trunc_ln126 = trunc i32 %add_i6545_lcssa2_phi_load_1" [cc/case_1.cc:126]   --->   Operation 1582 'trunc' 'trunc_ln126' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1583 [1/1] (0.00ns)   --->   "%trunc_ln134 = trunc i32 %mul_i6071_lcssa_phi_load" [cc/case_1.cc:134]   --->   Operation 1583 'trunc' 'trunc_ln134' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1584 [1/1] (0.00ns)   --->   "%in_data_2_load_cast853 = sext i3 %in_data_2_load"   --->   Operation 1584 'sext' 'in_data_2_load_cast853' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1585 [1/1] (0.00ns)   --->   "%in_data_2_load_1_cast851 = sext i3 %in_data_2_load_1"   --->   Operation 1585 'sext' 'in_data_2_load_1_cast851' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1586 [1/1] (0.00ns)   --->   "%in_data_2_load_2_cast852 = sext i3 %in_data_2_load_2"   --->   Operation 1586 'sext' 'in_data_2_load_2_cast852' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1587 [1/1] (0.00ns)   --->   "%in_data_2_load_3_cast825 = sext i3 %in_data_2_load_3"   --->   Operation 1587 'sext' 'in_data_2_load_3_cast825' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1588 [1/1] (0.00ns)   --->   "%in_data_2_load_4_cast826 = sext i3 %in_data_2_load_4"   --->   Operation 1588 'sext' 'in_data_2_load_4_cast826' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1589 [1/1] (0.00ns)   --->   "%in_data_2_load_5_cast827 = sext i3 %in_data_2_load_5"   --->   Operation 1589 'sext' 'in_data_2_load_5_cast827' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1590 [1/1] (0.00ns)   --->   "%in_data_2_load_6_cast828 = sext i3 %in_data_2_load_6"   --->   Operation 1590 'sext' 'in_data_2_load_6_cast828' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1591 [1/1] (0.00ns)   --->   "%in_data_2_load_7_cast829 = sext i3 %in_data_2_load_7"   --->   Operation 1591 'sext' 'in_data_2_load_7_cast829' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1592 [1/1] (0.00ns)   --->   "%in_data_2_load_8_cast832 = sext i3 %in_data_2_load_8"   --->   Operation 1592 'sext' 'in_data_2_load_8_cast832' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1593 [1/1] (0.00ns)   --->   "%in_data_2_load_9_cast830 = sext i3 %in_data_2_load_9"   --->   Operation 1593 'sext' 'in_data_2_load_9_cast830' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1594 [1/1] (0.00ns)   --->   "%in_data_2_load_10_cast831 = sext i3 %in_data_2_load_10"   --->   Operation 1594 'sext' 'in_data_2_load_10_cast831' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1595 [1/1] (0.00ns)   --->   "%in_data_2_load_11_cast834 = sext i3 %in_data_2_load_11"   --->   Operation 1595 'sext' 'in_data_2_load_11_cast834' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1596 [1/1] (0.00ns)   --->   "%in_data_2_load_12_cast835 = sext i3 %in_data_2_load_12"   --->   Operation 1596 'sext' 'in_data_2_load_12_cast835' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1597 [1/1] (0.00ns)   --->   "%in_data_2_load_13_cast836 = sext i3 %in_data_2_load_13"   --->   Operation 1597 'sext' 'in_data_2_load_13_cast836' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1598 [1/1] (0.00ns)   --->   "%in_data_2_load_14_cast837 = sext i3 %in_data_2_load_14"   --->   Operation 1598 'sext' 'in_data_2_load_14_cast837' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1599 [1/1] (0.00ns)   --->   "%in_data_2_load_15_cast838 = sext i3 %in_data_2_load_15"   --->   Operation 1599 'sext' 'in_data_2_load_15_cast838' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1600 [1/1] (0.00ns)   --->   "%in_data_2_load_16_cast839 = sext i3 %in_data_2_load_16"   --->   Operation 1600 'sext' 'in_data_2_load_16_cast839' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1601 [1/1] (0.00ns)   --->   "%in_data_2_load_17_cast840 = sext i3 %in_data_2_load_17"   --->   Operation 1601 'sext' 'in_data_2_load_17_cast840' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1602 [1/1] (0.00ns)   --->   "%in_data_2_load_18_cast841 = sext i3 %in_data_2_load_18"   --->   Operation 1602 'sext' 'in_data_2_load_18_cast841' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1603 [1/1] (0.00ns)   --->   "%in_data_2_load_19_cast842 = sext i3 %in_data_2_load_19"   --->   Operation 1603 'sext' 'in_data_2_load_19_cast842' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1604 [1/1] (0.00ns)   --->   "%in_data_2_load_20_cast843 = sext i3 %in_data_2_load_20"   --->   Operation 1604 'sext' 'in_data_2_load_20_cast843' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1605 [1/1] (0.00ns)   --->   "%in_data_2_load_21_cast844 = sext i3 %in_data_2_load_21"   --->   Operation 1605 'sext' 'in_data_2_load_21_cast844' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1606 [1/1] (0.00ns)   --->   "%in_data_2_load_22_cast845 = sext i3 %in_data_2_load_22"   --->   Operation 1606 'sext' 'in_data_2_load_22_cast845' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1607 [1/1] (0.00ns)   --->   "%in_data_2_load_23_cast846 = sext i3 %in_data_2_load_23"   --->   Operation 1607 'sext' 'in_data_2_load_23_cast846' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1608 [1/1] (0.00ns)   --->   "%in_data_2_load_24_cast849 = sext i3 %in_data_2_load_24"   --->   Operation 1608 'sext' 'in_data_2_load_24_cast849' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1609 [1/1] (0.00ns)   --->   "%in_data_2_load_25_cast847 = sext i3 %in_data_2_load_25"   --->   Operation 1609 'sext' 'in_data_2_load_25_cast847' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1610 [1/1] (0.00ns)   --->   "%in_data_2_load_26_cast848 = sext i3 %in_data_2_load_26"   --->   Operation 1610 'sext' 'in_data_2_load_26_cast848' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1611 [1/1] (0.00ns)   --->   "%in_data_2_load_27_cast819 = sext i3 %in_data_2_load_27"   --->   Operation 1611 'sext' 'in_data_2_load_27_cast819' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1612 [1/1] (0.00ns)   --->   "%in_data_2_load_28_cast822 = sext i3 %in_data_2_load_28"   --->   Operation 1612 'sext' 'in_data_2_load_28_cast822' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1613 [1/1] (0.00ns)   --->   "%in_data_2_load_29_cast820 = sext i3 %in_data_2_load_29"   --->   Operation 1613 'sext' 'in_data_2_load_29_cast820' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1614 [1/1] (0.00ns)   --->   "%in_data_2_load_30_cast821 = sext i3 %in_data_2_load_30"   --->   Operation 1614 'sext' 'in_data_2_load_30_cast821' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1615 [1/1] (0.00ns)   --->   "%trunc_ln123 = trunc i32 %add_i6663_lcssa3_phi_load" [cc/case_1.cc:123]   --->   Operation 1615 'trunc' 'trunc_ln123' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1616 [1/1] (0.00ns)   --->   "%trunc_ln133 = trunc i32 %add_i6125_lcssa_phi_load" [cc/case_1.cc:133]   --->   Operation 1616 'trunc' 'trunc_ln133' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1617 [1/1] (0.00ns)   --->   "%trunc_ln135 = trunc i32 %mul_i6017_lcssa_phi_load" [cc/case_1.cc:135]   --->   Operation 1617 'trunc' 'trunc_ln135' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1618 [1/1] (0.00ns)   --->   "%sext_ln139 = sext i6 %conv_i5570" [cc/case_1.cc:139]   --->   Operation 1618 'sext' 'sext_ln139' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1619 [1/1] (0.00ns)   --->   "%in_data_12_load_cast = sext i3 %in_data_12_load"   --->   Operation 1619 'sext' 'in_data_12_load_cast' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1620 [1/1] (0.00ns)   --->   "%in_data_12_load_1_cast = sext i3 %in_data_12_load_1"   --->   Operation 1620 'sext' 'in_data_12_load_1_cast' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1621 [1/1] (0.00ns)   --->   "%in_data_12_load_2_cast = sext i3 %in_data_12_load_2"   --->   Operation 1621 'sext' 'in_data_12_load_2_cast' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1622 [1/1] (0.00ns)   --->   "%in_data_12_load_3_cast = sext i3 %in_data_12_load_3"   --->   Operation 1622 'sext' 'in_data_12_load_3_cast' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1623 [1/1] (0.00ns)   --->   "%in_data_12_load_4_cast = sext i3 %in_data_12_load_4"   --->   Operation 1623 'sext' 'in_data_12_load_4_cast' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1624 [1/1] (0.00ns)   --->   "%in_data_12_load_5_cast = sext i3 %in_data_12_load_5"   --->   Operation 1624 'sext' 'in_data_12_load_5_cast' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1625 [1/1] (0.00ns)   --->   "%in_data_12_load_6_cast = sext i3 %in_data_12_load_6"   --->   Operation 1625 'sext' 'in_data_12_load_6_cast' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1626 [1/1] (0.00ns)   --->   "%in_data_12_load_7_cast = sext i3 %in_data_12_load_7"   --->   Operation 1626 'sext' 'in_data_12_load_7_cast' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1627 [1/1] (0.00ns)   --->   "%in_data_12_load_8_cast = sext i3 %in_data_12_load_8"   --->   Operation 1627 'sext' 'in_data_12_load_8_cast' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1628 [1/1] (0.00ns)   --->   "%in_data_12_load_9_cast = sext i3 %in_data_12_load_9"   --->   Operation 1628 'sext' 'in_data_12_load_9_cast' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1629 [1/1] (0.00ns)   --->   "%in_data_12_load_10_cast = sext i3 %in_data_12_load_10"   --->   Operation 1629 'sext' 'in_data_12_load_10_cast' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1630 [1/1] (0.00ns)   --->   "%in_data_12_load_11_cast = sext i3 %in_data_12_load_11"   --->   Operation 1630 'sext' 'in_data_12_load_11_cast' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1631 [1/1] (0.00ns)   --->   "%in_data_12_load_12_cast = sext i3 %in_data_12_load_12"   --->   Operation 1631 'sext' 'in_data_12_load_12_cast' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1632 [1/1] (0.00ns)   --->   "%in_data_12_load_13_cast = sext i3 %in_data_12_load_13"   --->   Operation 1632 'sext' 'in_data_12_load_13_cast' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1633 [1/1] (0.00ns)   --->   "%in_data_12_load_14_cast = sext i3 %in_data_12_load_14"   --->   Operation 1633 'sext' 'in_data_12_load_14_cast' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1634 [1/1] (0.00ns)   --->   "%in_data_12_load_15_cast = sext i3 %in_data_12_load_15"   --->   Operation 1634 'sext' 'in_data_12_load_15_cast' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1635 [1/1] (0.00ns)   --->   "%in_data_12_load_16_cast = sext i3 %in_data_12_load_16"   --->   Operation 1635 'sext' 'in_data_12_load_16_cast' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1636 [1/1] (0.00ns)   --->   "%in_data_12_load_17_cast = sext i3 %in_data_12_load_17"   --->   Operation 1636 'sext' 'in_data_12_load_17_cast' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1637 [1/1] (0.00ns)   --->   "%in_data_12_load_18_cast = sext i3 %in_data_12_load_18"   --->   Operation 1637 'sext' 'in_data_12_load_18_cast' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1638 [1/1] (0.00ns)   --->   "%in_data_12_load_19_cast = sext i3 %in_data_12_load_19"   --->   Operation 1638 'sext' 'in_data_12_load_19_cast' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1639 [1/1] (0.00ns)   --->   "%in_data_12_load_20_cast = sext i3 %in_data_12_load_20"   --->   Operation 1639 'sext' 'in_data_12_load_20_cast' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1640 [1/1] (0.00ns)   --->   "%in_data_12_load_21_cast = sext i3 %in_data_12_load_21"   --->   Operation 1640 'sext' 'in_data_12_load_21_cast' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1641 [1/1] (0.00ns)   --->   "%in_data_12_load_22_cast = sext i3 %in_data_12_load_22"   --->   Operation 1641 'sext' 'in_data_12_load_22_cast' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1642 [1/1] (0.00ns)   --->   "%in_data_12_load_23_cast = sext i3 %in_data_12_load_23"   --->   Operation 1642 'sext' 'in_data_12_load_23_cast' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1643 [1/1] (0.00ns)   --->   "%in_data_12_load_24_cast = sext i3 %in_data_12_load_24"   --->   Operation 1643 'sext' 'in_data_12_load_24_cast' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1644 [1/1] (0.00ns)   --->   "%in_data_12_load_25_cast = sext i3 %in_data_12_load_25"   --->   Operation 1644 'sext' 'in_data_12_load_25_cast' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1645 [1/1] (0.00ns)   --->   "%in_data_12_load_26_cast = sext i3 %in_data_12_load_26"   --->   Operation 1645 'sext' 'in_data_12_load_26_cast' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1646 [1/1] (0.00ns)   --->   "%in_data_12_load_27_cast = sext i3 %in_data_12_load_27"   --->   Operation 1646 'sext' 'in_data_12_load_27_cast' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1647 [1/1] (0.00ns)   --->   "%in_data_12_load_28_cast = sext i3 %in_data_12_load_28"   --->   Operation 1647 'sext' 'in_data_12_load_28_cast' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1648 [1/1] (0.00ns)   --->   "%in_data_12_load_29_cast = sext i3 %in_data_12_load_29"   --->   Operation 1648 'sext' 'in_data_12_load_29_cast' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1649 [1/1] (0.00ns)   --->   "%in_data_12_load_30_cast = sext i3 %in_data_12_load_30"   --->   Operation 1649 'sext' 'in_data_12_load_30_cast' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1650 [1/1] (0.00ns)   --->   "%in_data_12_load_31_cast = sext i3 %in_data_12_load_31"   --->   Operation 1650 'sext' 'in_data_12_load_31_cast' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1651 [1/1] (0.00ns)   --->   "%sext_ln145_120 = sext i12 %add_ln145_123" [cc/case_1.cc:145]   --->   Operation 1651 'sext' 'sext_ln145_120' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1652 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln145_124 = add i32 %sext_ln145_120, i32 %add_ln145_118" [cc/case_1.cc:145]   --->   Operation 1652 'add' 'add_ln145_124' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1653 [1/1] (0.00ns)   --->   "%sext_ln145_125 = sext i23 %add_ln145_133" [cc/case_1.cc:145]   --->   Operation 1653 'sext' 'sext_ln145_125' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1654 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln145_134 = add i32 %sext_ln145_125, i32 %add_ln145_124" [cc/case_1.cc:145]   --->   Operation 1654 'add' 'add_ln145_134' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1655 [1/1] (0.00ns)   --->   "%empty_55 = trunc i32 %add_i6663_lcssa3_phi_load"   --->   Operation 1655 'trunc' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1656 [1/1] (3.78ns)   --->   "%m44 = mul i6 %conv_i5570, i6 %empty_55"   --->   Operation 1656 'mul' 'm44' <Predicate = true> <Delay = 3.78> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1657 [1/1] (0.00ns)   --->   "%conv4_i5438 = sext i15 %trunc_ln135" [cc/case_1.cc:135]   --->   Operation 1657 'sext' 'conv4_i5438' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1658 [1/1] (0.00ns)   --->   "%m44_cast = sext i6 %m44"   --->   Operation 1658 'sext' 'm44_cast' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1659 [1/1] (0.00ns)   --->   "%empty_56 = trunc i32 %mul_i6447_lcssa_phi_load"   --->   Operation 1659 'trunc' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1660 [1/1] (0.00ns)   --->   "%sext_ln162_1 = sext i8 %empty_56" [cc/case_1.cc:162]   --->   Operation 1660 'sext' 'sext_ln162_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1661 [1/1] (0.00ns)   --->   "%sext_ln162 = sext i5 %m27" [cc/case_1.cc:162]   --->   Operation 1661 'sext' 'sext_ln162' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1662 [1/1] (1.58ns)   --->   "%store_ln22 = store i32 %add_ln145_134, i32 %m18_2" [cc/case_1.cc:22]   --->   Operation 1662 'store' 'store_ln22' <Predicate = true> <Delay = 1.58>
ST_29 : Operation 1663 [1/1] (0.00ns)   --->   "%br_ln155 = br void %for.inc252" [cc/case_1.cc:155]   --->   Operation 1663 'br' 'br_ln155' <Predicate = true> <Delay = 0.00>

State 30 <SV = 25> <Delay = 3.41>
ST_30 : Operation 1664 [1/1] (0.00ns)   --->   "%i_s1_0_1 = load i6 %i_s1_0" [cc/case_1.cc:155]   --->   Operation 1664 'load' 'i_s1_0_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1665 [1/1] (0.00ns)   --->   "%m18_5 = load i32 %m18_2" [cc/case_1.cc:163]   --->   Operation 1665 'load' 'm18_5' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1666 [1/1] (1.82ns)   --->   "%icmp_ln155 = icmp_eq  i6 %i_s1_0_1, i6 32" [cc/case_1.cc:155]   --->   Operation 1666 'icmp' 'icmp_ln155' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1667 [1/1] (1.82ns)   --->   "%add_ln155 = add i6 %i_s1_0_1, i6 1" [cc/case_1.cc:155]   --->   Operation 1667 'add' 'add_ln155' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1668 [1/1] (0.00ns)   --->   "%br_ln155 = br i1 %icmp_ln155, void %fpga_resource_hint.for.inc252.40079, void %for.cond.cleanup196" [cc/case_1.cc:155]   --->   Operation 1668 'br' 'br_ln155' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1669 [1/1] (0.00ns)   --->   "%zext_ln155 = zext i6 %i_s1_0_1" [cc/case_1.cc:155]   --->   Operation 1669 'zext' 'zext_ln155' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_30 : Operation 1670 [1/1] (0.00ns)   --->   "%in_data_0_addr_1 = getelementptr i3 %in_data_0, i64 0, i64 %zext_ln155" [cc/case_1.cc:156]   --->   Operation 1670 'getelementptr' 'in_data_0_addr_1' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_30 : Operation 1671 [2/2] (2.32ns)   --->   "%in_data_0_load_1 = load i5 %in_data_0_addr_1" [cc/case_1.cc:156]   --->   Operation 1671 'load' 'in_data_0_load_1' <Predicate = (!icmp_ln155)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_30 : Operation 1672 [1/1] (0.00ns)   --->   "%in_data_8_addr_33 = getelementptr i3 %in_data_8, i64 0, i64 %zext_ln155" [cc/case_1.cc:156]   --->   Operation 1672 'getelementptr' 'in_data_8_addr_33' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_30 : Operation 1673 [2/2] (2.32ns)   --->   "%in_data_8_load_33 = load i5 %in_data_8_addr_33" [cc/case_1.cc:156]   --->   Operation 1673 'load' 'in_data_8_load_33' <Predicate = (!icmp_ln155)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_30 : Operation 1674 [1/1] (0.00ns)   --->   "%in_data_4_addr_32 = getelementptr i3 %in_data_4, i64 0, i64 %zext_ln155" [cc/case_1.cc:158]   --->   Operation 1674 'getelementptr' 'in_data_4_addr_32' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_30 : Operation 1675 [2/2] (2.32ns)   --->   "%in_data_4_load_32 = load i5 %in_data_4_addr_32" [cc/case_1.cc:158]   --->   Operation 1675 'load' 'in_data_4_load_32' <Predicate = (!icmp_ln155)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_30 : Operation 1676 [1/1] (0.00ns)   --->   "%in_data_2_addr_33 = getelementptr i3 %in_data_2, i64 0, i64 %zext_ln155" [cc/case_1.cc:159]   --->   Operation 1676 'getelementptr' 'in_data_2_addr_33' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_30 : Operation 1677 [2/2] (2.32ns)   --->   "%in_data_2_load_33 = load i5 %in_data_2_addr_33" [cc/case_1.cc:159]   --->   Operation 1677 'load' 'in_data_2_load_33' <Predicate = (!icmp_ln155)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_30 : Operation 1678 [1/1] (0.00ns)   --->   "%in_data_14_addr_1 = getelementptr i3 %in_data_14, i64 0, i64 %zext_ln155" [cc/case_1.cc:161]   --->   Operation 1678 'getelementptr' 'in_data_14_addr_1' <Predicate = (!icmp_ln155)> <Delay = 0.00>
ST_30 : Operation 1679 [2/2] (2.32ns)   --->   "%in_data_14_load_1 = load i5 %in_data_14_addr_1" [cc/case_1.cc:161]   --->   Operation 1679 'load' 'in_data_14_load_1' <Predicate = (!icmp_ln155)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_30 : Operation 1680 [1/1] (1.58ns)   --->   "%store_ln155 = store i6 %add_ln155, i6 %i_s1_0" [cc/case_1.cc:155]   --->   Operation 1680 'store' 'store_ln155' <Predicate = (!icmp_ln155)> <Delay = 1.58>
ST_30 : Operation 1681 [1/1] (0.00ns)   --->   "%i_n4_0 = alloca i32 1" [cc/case_1.cc:165]   --->   Operation 1681 'alloca' 'i_n4_0' <Predicate = (icmp_ln155)> <Delay = 0.00>
ST_30 : Operation 1682 [1/1] (0.00ns)   --->   "%m18_3 = alloca i32 1" [cc/case_1.cc:22]   --->   Operation 1682 'alloca' 'm18_3' <Predicate = (icmp_ln155)> <Delay = 0.00>
ST_30 : Operation 1683 [1/1] (0.00ns)   --->   "%add_i5081_lcssa_lcssa_phi = alloca i32 1"   --->   Operation 1683 'alloca' 'add_i5081_lcssa_lcssa_phi' <Predicate = (icmp_ln155)> <Delay = 0.00>
ST_30 : Operation 1684 [1/1] (0.00ns)   --->   "%in_scalar_addr_6 = getelementptr i6 %in_scalar, i64 0, i64 1"   --->   Operation 1684 'getelementptr' 'in_scalar_addr_6' <Predicate = (icmp_ln155)> <Delay = 0.00>
ST_30 : Operation 1685 [2/2] (2.32ns)   --->   "%in_scalar_load_6 = load i5 %in_scalar_addr_6"   --->   Operation 1685 'load' 'in_scalar_load_6' <Predicate = (icmp_ln155)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 17> <RAM>
ST_30 : Operation 1686 [1/1] (1.58ns)   --->   "%store_ln22 = store i32 %m18_5, i32 %m18_3" [cc/case_1.cc:22]   --->   Operation 1686 'store' 'store_ln22' <Predicate = (icmp_ln155)> <Delay = 1.58>

State 31 <SV = 26> <Delay = 7.36>
ST_31 : Operation 1687 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_0_load_1 = load i5 %in_data_0_addr_1" [cc/case_1.cc:156]   --->   Operation 1687 'load' 'in_data_0_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_31 : Operation 1688 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_8_load_33 = load i5 %in_data_8_addr_33" [cc/case_1.cc:156]   --->   Operation 1688 'load' 'in_data_8_load_33' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_31 : Operation 1689 [1/1] (0.00ns)   --->   "%sext_ln156 = sext i3 %in_data_0_load_1" [cc/case_1.cc:156]   --->   Operation 1689 'sext' 'sext_ln156' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1690 [1/1] (0.00ns)   --->   "%sext_ln156_1 = sext i3 %in_data_8_load_33" [cc/case_1.cc:156]   --->   Operation 1690 'sext' 'sext_ln156_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1691 [1/1] (1.65ns)   --->   "%m43 = add i4 %sext_ln156_1, i4 %sext_ln156" [cc/case_1.cc:156]   --->   Operation 1691 'add' 'm43' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1692 [1/1] (0.00ns)   --->   "%specfucore_ln490 = specfucore void @_ssdm_op_SpecFUCore, i4 %m43, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:490]   --->   Operation 1692 'specfucore' 'specfucore_ln490' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1693 [1/1] (0.00ns)   --->   "%specfucore_ln217 = specfucore void @_ssdm_op_SpecFUCore, i4 %m43, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:217]   --->   Operation 1693 'specfucore' 'specfucore_ln217' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1694 [1/1] (0.00ns)   --->   "%specfucore_ln115 = specfucore void @_ssdm_op_SpecFUCore, i4 %m43, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:115]   --->   Operation 1694 'specfucore' 'specfucore_ln115' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1695 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_4_load_32 = load i5 %in_data_4_addr_32" [cc/case_1.cc:158]   --->   Operation 1695 'load' 'in_data_4_load_32' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_31 : Operation 1696 [1/1] (0.00ns)   --->   "%sext_ln158 = sext i3 %in_data_4_load_32" [cc/case_1.cc:158]   --->   Operation 1696 'sext' 'sext_ln158' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1697 [1/1] (0.00ns)   --->   "%sext_ln158_1 = sext i3 %in_data_8_load_33" [cc/case_1.cc:158]   --->   Operation 1697 'sext' 'sext_ln158_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1698 [1/1] (3.22ns)   --->   "%m45 = mul i6 %sext_ln158, i6 %sext_ln158_1" [cc/case_1.cc:158]   --->   Operation 1698 'mul' 'm45' <Predicate = true> <Delay = 3.22> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1699 [1/1] (0.00ns)   --->   "%specfucore_ln491 = specfucore void @_ssdm_op_SpecFUCore, i6 %m45, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:491]   --->   Operation 1699 'specfucore' 'specfucore_ln491' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1700 [1/1] (0.00ns)   --->   "%specfucore_ln386 = specfucore void @_ssdm_op_SpecFUCore, i6 %m45, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:386]   --->   Operation 1700 'specfucore' 'specfucore_ln386' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1701 [1/1] (0.00ns)   --->   "%specfucore_ln317 = specfucore void @_ssdm_op_SpecFUCore, i6 %m45, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:317]   --->   Operation 1701 'specfucore' 'specfucore_ln317' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1702 [1/1] (0.00ns)   --->   "%specfucore_ln116 = specfucore void @_ssdm_op_SpecFUCore, i6 %m45, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:116]   --->   Operation 1702 'specfucore' 'specfucore_ln116' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1703 [1/1] (0.00ns)   --->   "%specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i6 %m45, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:11]   --->   Operation 1703 'specfucore' 'specfucore_ln11' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1704 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_2_load_33 = load i5 %in_data_2_addr_33" [cc/case_1.cc:159]   --->   Operation 1704 'load' 'in_data_2_load_33' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_31 : Operation 1705 [1/1] (0.00ns)   --->   "%sext_ln159 = sext i3 %in_data_2_load_33" [cc/case_1.cc:159]   --->   Operation 1705 'sext' 'sext_ln159' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1706 [1/1] (1.94ns)   --->   "%m46 = add i16 %sext_ln159, i16 %conv4_i5438" [cc/case_1.cc:159]   --->   Operation 1706 'add' 'm46' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1707 [1/1] (0.00ns)   --->   "%trunc_ln80 = trunc i16 %m46" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:80]   --->   Operation 1707 'trunc' 'trunc_ln80' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1708 [1/1] (0.00ns)   --->   "%specfucore_ln80 = specfucore void @_ssdm_op_SpecFUCore, i16 %m46, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:80]   --->   Operation 1708 'specfucore' 'specfucore_ln80' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1709 [1/1] (0.00ns)   --->   "%specfucore_ln492 = specfucore void @_ssdm_op_SpecFUCore, i16 %m46, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:492]   --->   Operation 1709 'specfucore' 'specfucore_ln492' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1710 [1/1] (0.00ns)   --->   "%specfucore_ln455 = specfucore void @_ssdm_op_SpecFUCore, i16 %m46, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:455]   --->   Operation 1710 'specfucore' 'specfucore_ln455' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1711 [1/1] (0.00ns)   --->   "%specfucore_ln117 = specfucore void @_ssdm_op_SpecFUCore, i16 %m46, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:117]   --->   Operation 1711 'specfucore' 'specfucore_ln117' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1712 [1/1] (0.00ns)   --->   "%sext_ln160 = sext i4 %m43" [cc/case_1.cc:160]   --->   Operation 1712 'sext' 'sext_ln160' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1713 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_14_load_1 = load i5 %in_data_14_addr_1" [cc/case_1.cc:161]   --->   Operation 1713 'load' 'in_data_14_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_31 : Operation 1714 [1/1] (0.00ns)   --->   "%sext_ln161 = sext i3 %in_data_14_load_1" [cc/case_1.cc:161]   --->   Operation 1714 'sext' 'sext_ln161' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1715 [1/1] (4.17ns)   --->   "%mul_ln161 = mul i11 %sext_ln162_1, i11 %sext_ln161" [cc/case_1.cc:161]   --->   Operation 1715 'mul' 'mul_ln161' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1716 [1/1] (0.00ns)   --->   "%m47 = trunc i11 %mul_ln161" [cc/case_1.cc:161]   --->   Operation 1716 'trunc' 'm47' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1717 [1/1] (0.00ns)   --->   "%trunc_ln162 = trunc i11 %mul_ln161" [cc/case_1.cc:162]   --->   Operation 1717 'trunc' 'trunc_ln162' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1718 [1/1] (1.82ns)   --->   "%add_ln163 = add i6 %sext_ln160, i6 %m45" [cc/case_1.cc:163]   --->   Operation 1718 'add' 'add_ln163' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1719 [1/1] (0.00ns)   --->   "%trunc_ln155 = trunc i11 %mul_ln161" [cc/case_1.cc:155]   --->   Operation 1719 'trunc' 'trunc_ln155' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1720 [1/1] (0.00ns)   --->   "%store_ln156 = store i4 %m43, i4 %add_i5601_phi" [cc/case_1.cc:156]   --->   Operation 1720 'store' 'store_ln156' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1721 [1/1] (0.00ns)   --->   "%store_ln158 = store i6 %m45, i6 %mul_i5495_phi" [cc/case_1.cc:158]   --->   Operation 1721 'store' 'store_ln158' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1722 [1/1] (0.00ns)   --->   "%store_ln80 = store i11 %trunc_ln80, i11 %conv25_i3788" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:80]   --->   Operation 1722 'store' 'store_ln80' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1723 [1/1] (0.00ns)   --->   "%store_ln155 = store i5 %trunc_ln155, i5 %mul_i5282_phi" [cc/case_1.cc:155]   --->   Operation 1723 'store' 'store_ln155' <Predicate = true> <Delay = 0.00>

State 32 <SV = 27> <Delay = 7.52>
ST_32 : Operation 1724 [1/1] (3.74ns)   --->   "%m48 = mul i7 %trunc_ln162, i7 %sext_ln162" [cc/case_1.cc:162]   --->   Operation 1724 'mul' 'm48' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1725 [1/1] (0.00ns)   --->   "%sext_ln163 = sext i8 %m47" [cc/case_1.cc:163]   --->   Operation 1725 'sext' 'sext_ln163' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1726 [1/1] (0.00ns)   --->   "%sext_ln163_1 = sext i7 %m48" [cc/case_1.cc:163]   --->   Operation 1726 'sext' 'sext_ln163_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1727 [1/1] (1.87ns)   --->   "%add_ln163_2 = add i8 %sext_ln163_1, i8 %m44_cast" [cc/case_1.cc:163]   --->   Operation 1727 'add' 'add_ln163_2' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1728 [1/1] (0.00ns)   --->   "%sext_ln163_3 = sext i8 %add_ln163_2" [cc/case_1.cc:163]   --->   Operation 1728 'sext' 'sext_ln163_3' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1729 [1/1] (1.91ns)   --->   "%add_ln163_3 = add i9 %sext_ln163_3, i9 %sext_ln163" [cc/case_1.cc:163]   --->   Operation 1729 'add' 'add_ln163_3' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 28> <Delay = 8.04>
ST_33 : Operation 1730 [1/1] (0.00ns)   --->   "%specpipeline_ln974 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_29" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:974]   --->   Operation 1730 'specpipeline' 'specpipeline_ln974' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1731 [1/1] (0.00ns)   --->   "%speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [cc/case_1.cc:22]   --->   Operation 1731 'speclooptripcount' 'speclooptripcount_ln22' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1732 [1/1] (0.00ns)   --->   "%specloopname_ln155 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [cc/case_1.cc:155]   --->   Operation 1732 'specloopname' 'specloopname_ln155' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1733 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_20" [cc/case_1.cc:155]   --->   Operation 1733 'specregionbegin' 'rbegin' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1734 [1/1] (0.00ns)   --->   "%rend94696 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_20, i32 %rbegin" [cc/case_1.cc:156]   --->   Operation 1734 'specregionend' 'rend94696' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1735 [1/1] (0.00ns)   --->   "%rbegin2 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_47" [cc/case_1.cc:157]   --->   Operation 1735 'specregionbegin' 'rbegin2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1736 [1/1] (0.00ns)   --->   "%rend94690 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_47, i32 %rbegin2" [cc/case_1.cc:158]   --->   Operation 1736 'specregionend' 'rend94690' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1737 [1/1] (0.00ns)   --->   "%rbegin3 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9" [cc/case_1.cc:158]   --->   Operation 1737 'specregionbegin' 'rbegin3' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1738 [1/1] (0.00ns)   --->   "%rend94680 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3" [cc/case_1.cc:159]   --->   Operation 1738 'specregionend' 'rend94680' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1739 [1/1] (0.00ns)   --->   "%sext_ln163_2 = sext i6 %add_ln163" [cc/case_1.cc:163]   --->   Operation 1739 'sext' 'sext_ln163_2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1740 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln163_1 = add i16 %sext_ln163_2, i16 %m46" [cc/case_1.cc:163]   --->   Operation 1740 'add' 'add_ln163_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 1741 [1/1] (0.00ns)   --->   "%sext_ln163_4 = sext i9 %add_ln163_3" [cc/case_1.cc:163]   --->   Operation 1741 'sext' 'sext_ln163_4' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1742 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln163_4 = add i16 %sext_ln163_4, i16 %add_ln163_1" [cc/case_1.cc:163]   --->   Operation 1742 'add' 'add_ln163_4' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 1743 [1/1] (0.00ns)   --->   "%sext_ln163_5 = sext i16 %add_ln163_4" [cc/case_1.cc:163]   --->   Operation 1743 'sext' 'sext_ln163_5' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1744 [1/1] (2.55ns)   --->   "%m18_6 = add i32 %m18_5, i32 %sext_ln163_5" [cc/case_1.cc:163]   --->   Operation 1744 'add' 'm18_6' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1745 [1/1] (1.58ns)   --->   "%store_ln22 = store i32 %m18_6, i32 %m18_2" [cc/case_1.cc:22]   --->   Operation 1745 'store' 'store_ln22' <Predicate = true> <Delay = 1.58>
ST_33 : Operation 1746 [1/1] (0.00ns)   --->   "%br_ln155 = br void %for.inc252" [cc/case_1.cc:155]   --->   Operation 1746 'br' 'br_ln155' <Predicate = true> <Delay = 0.00>

State 34 <SV = 26> <Delay = 5.60>
ST_34 : Operation 1747 [1/1] (0.00ns)   --->   "%mul_i5495_phi_load = load i6 %mul_i5495_phi" [cc/case_1.cc:155]   --->   Operation 1747 'load' 'mul_i5495_phi_load' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1748 [1/1] (0.00ns)   --->   "%add_i5601_phi_load = load i4 %add_i5601_phi" [cc/case_1.cc:155]   --->   Operation 1748 'load' 'add_i5601_phi_load' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1749 [1/1] (0.00ns)   --->   "%sext_ln155 = sext i6 %mul_i5495_phi_load" [cc/case_1.cc:155]   --->   Operation 1749 'sext' 'sext_ln155' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1750 [1/1] (0.00ns)   --->   "%sext_ln155_1 = sext i4 %add_i5601_phi_load" [cc/case_1.cc:155]   --->   Operation 1750 'sext' 'sext_ln155_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1751 [1/1] (0.00ns)   --->   "%conv_i5153 = sext i4 %trunc_ln133" [cc/case_1.cc:133]   --->   Operation 1751 'sext' 'conv_i5153' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1752 [1/1] (0.00ns)   --->   "%trunc_ln133_cast = sext i4 %trunc_ln133" [cc/case_1.cc:133]   --->   Operation 1752 'sext' 'trunc_ln133_cast' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1753 [1/1] (0.00ns)   --->   "%conv_i5143 = sext i14 %trunc_ln123" [cc/case_1.cc:123]   --->   Operation 1753 'sext' 'conv_i5143' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1754 [1/1] (5.60ns)   --->   "%m52 = mul i16 %conv_i5143, i16 %conv_i5153" [cc/case_1.cc:123]   --->   Operation 1754 'mul' 'm52' <Predicate = true> <Delay = 5.60> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.60> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1755 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_scalar_load_6 = load i5 %in_scalar_addr_6"   --->   Operation 1755 'load' 'in_scalar_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 17> <RAM>
ST_34 : Operation 1756 [1/1] (0.00ns)   --->   "%in_scalar_load_6_cast25 = sext i6 %in_scalar_load_6"   --->   Operation 1756 'sext' 'in_scalar_load_6_cast25' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1757 [1/1] (0.00ns)   --->   "%conv25_i5080_cast_cast_cast = sext i6 %in_scalar_load_6"   --->   Operation 1757 'sext' 'conv25_i5080_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1758 [1/1] (0.00ns)   --->   "%conv25_i5080_cast_cast_cast_cast = zext i13 %conv25_i5080_cast_cast_cast"   --->   Operation 1758 'zext' 'conv25_i5080_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1759 [1/1] (0.00ns)   --->   "%sext_ln22 = sext i16 %m52" [cc/case_1.cc:22]   --->   Operation 1759 'sext' 'sext_ln22' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1760 [1/1] (1.58ns)   --->   "%store_ln165 = store i6 0, i6 %i_n4_0" [cc/case_1.cc:165]   --->   Operation 1760 'store' 'store_ln165' <Predicate = true> <Delay = 1.58>
ST_34 : Operation 1761 [1/1] (0.00ns)   --->   "%br_ln165 = br void %L_n4_2" [cc/case_1.cc:165]   --->   Operation 1761 'br' 'br_ln165' <Predicate = true> <Delay = 0.00>

State 35 <SV = 27> <Delay = 3.41>
ST_35 : Operation 1762 [1/1] (0.00ns)   --->   "%i_n4_0_1 = load i6 %i_n4_0" [cc/case_1.cc:165]   --->   Operation 1762 'load' 'i_n4_0_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1763 [1/1] (0.00ns)   --->   "%m18_9 = load i32 %m18_3"   --->   Operation 1763 'load' 'm18_9' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1764 [1/1] (1.82ns)   --->   "%icmp_ln165 = icmp_eq  i6 %i_n4_0_1, i6 32" [cc/case_1.cc:165]   --->   Operation 1764 'icmp' 'icmp_ln165' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1765 [1/1] (1.82ns)   --->   "%i_n4_0_2 = add i6 %i_n4_0_1, i6 1" [cc/case_1.cc:165]   --->   Operation 1765 'add' 'i_n4_0_2' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1766 [1/1] (0.00ns)   --->   "%br_ln165 = br i1 %icmp_ln165, void %L_n4_2.split, void %for.cond.cleanup257" [cc/case_1.cc:165]   --->   Operation 1766 'br' 'br_ln165' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 1767 [1/1] (0.00ns)   --->   "%specpipeline_ln975 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_29" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:975]   --->   Operation 1767 'specpipeline' 'specpipeline_ln975' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_35 : Operation 1768 [1/1] (0.00ns)   --->   "%speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [cc/case_1.cc:22]   --->   Operation 1768 'speclooptripcount' 'speclooptripcount_ln22' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_35 : Operation 1769 [1/1] (0.00ns)   --->   "%specloopname_ln165 = specloopname void @_ssdm_op_SpecLoopName, void @empty_42" [cc/case_1.cc:165]   --->   Operation 1769 'specloopname' 'specloopname_ln165' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_35 : Operation 1770 [1/1] (1.58ns)   --->   "%br_ln166 = br void %L_n4_3" [cc/case_1.cc:166]   --->   Operation 1770 'br' 'br_ln166' <Predicate = (!icmp_ln165)> <Delay = 1.58>
ST_35 : Operation 1771 [1/1] (0.00ns)   --->   "%i_n5_0 = alloca i32 1" [cc/case_1.cc:174]   --->   Operation 1771 'alloca' 'i_n5_0' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_35 : Operation 1772 [1/1] (0.00ns)   --->   "%m18_7 = alloca i32 1" [cc/case_1.cc:22]   --->   Operation 1772 'alloca' 'm18_7' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_35 : Operation 1773 [1/1] (0.00ns)   --->   "%add_i4886_lcssa_phi = alloca i32 1"   --->   Operation 1773 'alloca' 'add_i4886_lcssa_phi' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_35 : Operation 1774 [1/1] (0.00ns)   --->   "%mul_i4677_lcssa1_phi = alloca i32 1"   --->   Operation 1774 'alloca' 'mul_i4677_lcssa1_phi' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_35 : Operation 1775 [1/1] (0.00ns)   --->   "%in_scalar_addr_7 = getelementptr i6 %in_scalar, i64 0, i64 3"   --->   Operation 1775 'getelementptr' 'in_scalar_addr_7' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_35 : Operation 1776 [2/2] (2.32ns)   --->   "%in_scalar_load_7 = load i5 %in_scalar_addr_7"   --->   Operation 1776 'load' 'in_scalar_load_7' <Predicate = (icmp_ln165)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 17> <RAM>
ST_35 : Operation 1777 [1/1] (1.58ns)   --->   "%store_ln22 = store i32 %m18_9, i32 %m18_7" [cc/case_1.cc:22]   --->   Operation 1777 'store' 'store_ln22' <Predicate = (icmp_ln165)> <Delay = 1.58>
ST_35 : Operation 1778 [1/1] (1.58ns)   --->   "%store_ln174 = store i6 0, i6 %i_n5_0" [cc/case_1.cc:174]   --->   Operation 1778 'store' 'store_ln174' <Predicate = (icmp_ln165)> <Delay = 1.58>

State 36 <SV = 28> <Delay = 3.41>
ST_36 : Operation 1779 [1/1] (0.00ns)   --->   "%i_n4_1 = phi i6 0, void %L_n4_2.split, i6 %i_n4_1_1, void %for.inc286"   --->   Operation 1779 'phi' 'i_n4_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1780 [1/1] (1.82ns)   --->   "%icmp_ln166 = icmp_eq  i6 %i_n4_1, i6 32" [cc/case_1.cc:166]   --->   Operation 1780 'icmp' 'icmp_ln166' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1781 [1/1] (1.82ns)   --->   "%i_n4_1_1 = add i6 %i_n4_1, i6 1" [cc/case_1.cc:166]   --->   Operation 1781 'add' 'i_n4_1_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1782 [1/1] (0.00ns)   --->   "%br_ln166 = br i1 %icmp_ln166, void %L_n4_3.split, void %for.inc289" [cc/case_1.cc:166]   --->   Operation 1782 'br' 'br_ln166' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 1783 [1/1] (0.00ns)   --->   "%specpipeline_ln976 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_29" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:976]   --->   Operation 1783 'specpipeline' 'specpipeline_ln976' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_36 : Operation 1784 [1/1] (0.00ns)   --->   "%speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [cc/case_1.cc:22]   --->   Operation 1784 'speclooptripcount' 'speclooptripcount_ln22' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_36 : Operation 1785 [1/1] (0.00ns)   --->   "%specloopname_ln166 = specloopname void @_ssdm_op_SpecLoopName, void @empty_35" [cc/case_1.cc:166]   --->   Operation 1785 'specloopname' 'specloopname_ln166' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_36 : Operation 1786 [1/1] (1.58ns)   --->   "%br_ln167 = br void %for.inc283" [cc/case_1.cc:167]   --->   Operation 1786 'br' 'br_ln167' <Predicate = (!icmp_ln166)> <Delay = 1.58>
ST_36 : Operation 1787 [1/1] (1.58ns)   --->   "%store_ln165 = store i6 %i_n4_0_2, i6 %i_n4_0" [cc/case_1.cc:165]   --->   Operation 1787 'store' 'store_ln165' <Predicate = (icmp_ln166)> <Delay = 1.58>
ST_36 : Operation 1788 [1/1] (0.00ns)   --->   "%br_ln165 = br void %L_n4_2" [cc/case_1.cc:165]   --->   Operation 1788 'br' 'br_ln165' <Predicate = (icmp_ln166)> <Delay = 0.00>

State 37 <SV = 29> <Delay = 2.32>
ST_37 : Operation 1789 [1/1] (0.00ns)   --->   "%i_n4_2 = phi i6 0, void %L_n4_3.split, i6 %add_ln167, void %fpga_resource_hint.for.inc283.40067" [cc/case_1.cc:167]   --->   Operation 1789 'phi' 'i_n4_2' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1790 [1/1] (1.82ns)   --->   "%icmp_ln167 = icmp_eq  i6 %i_n4_2, i6 32" [cc/case_1.cc:167]   --->   Operation 1790 'icmp' 'icmp_ln167' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1791 [1/1] (1.82ns)   --->   "%add_ln167 = add i6 %i_n4_2, i6 1" [cc/case_1.cc:167]   --->   Operation 1791 'add' 'add_ln167' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1792 [1/1] (0.00ns)   --->   "%br_ln167 = br i1 %icmp_ln167, void %fpga_resource_hint.for.inc283.40067, void %for.inc286" [cc/case_1.cc:167]   --->   Operation 1792 'br' 'br_ln167' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 1793 [1/1] (0.00ns)   --->   "%zext_ln167 = zext i6 %i_n4_2" [cc/case_1.cc:167]   --->   Operation 1793 'zext' 'zext_ln167' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_37 : Operation 1794 [1/1] (0.00ns)   --->   "%in_data_8_addr_34 = getelementptr i3 %in_data_8, i64 0, i64 %zext_ln167" [cc/case_1.cc:169]   --->   Operation 1794 'getelementptr' 'in_data_8_addr_34' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_37 : Operation 1795 [2/2] (2.32ns)   --->   "%in_data_8_load_34 = load i5 %in_data_8_addr_34" [cc/case_1.cc:169]   --->   Operation 1795 'load' 'in_data_8_load_34' <Predicate = (!icmp_ln167)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_37 : Operation 1796 [1/1] (0.00ns)   --->   "%br_ln166 = br void %L_n4_3" [cc/case_1.cc:166]   --->   Operation 1796 'br' 'br_ln166' <Predicate = (icmp_ln167)> <Delay = 0.00>

State 38 <SV = 30> <Delay = 6.22>
ST_38 : Operation 1797 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_8_load_34 = load i5 %in_data_8_addr_34" [cc/case_1.cc:169]   --->   Operation 1797 'load' 'in_data_8_load_34' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_38 : Operation 1798 [1/1] (0.00ns)   --->   "%sext_ln169 = sext i3 %in_data_8_load_34" [cc/case_1.cc:169]   --->   Operation 1798 'sext' 'sext_ln169' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1799 [1/1] (0.00ns)   --->   "%sext_ln169_1 = sext i3 %in_data_8_load_34" [cc/case_1.cc:169]   --->   Operation 1799 'sext' 'sext_ln169_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1800 [1/1] (0.00ns)   --->   "%zext_ln169 = zext i13 %sext_ln169_1" [cc/case_1.cc:169]   --->   Operation 1800 'zext' 'zext_ln169' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1801 [1/1] (1.82ns)   --->   "%m53 = add i7 %sext_ln169, i7 %in_scalar_load_6_cast25" [cc/case_1.cc:169]   --->   Operation 1801 'add' 'm53' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1802 [1/1] (1.67ns)   --->   "%add_ln169 = add i14 %zext_ln169, i14 %conv25_i5080_cast_cast_cast_cast" [cc/case_1.cc:169]   --->   Operation 1802 'add' 'add_ln169' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1803 [1/1] (0.00ns)   --->   "%zext_ln493 = zext i14 %add_ln169" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:493]   --->   Operation 1803 'zext' 'zext_ln493' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1804 [1/1] (0.00ns)   --->   "%specfucore_ln493 = specfucore void @_ssdm_op_SpecFUCore, i7 %m53, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:493]   --->   Operation 1804 'specfucore' 'specfucore_ln493' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1805 [1/1] (0.00ns)   --->   "%specfucore_ln46 = specfucore void @_ssdm_op_SpecFUCore, i14 %add_ln169, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:46]   --->   Operation 1805 'specfucore' 'specfucore_ln46' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1806 [1/1] (0.00ns)   --->   "%specfucore_ln421 = specfucore void @_ssdm_op_SpecFUCore, i14 %add_ln169, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:421]   --->   Operation 1806 'specfucore' 'specfucore_ln421' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1807 [1/1] (0.00ns)   --->   "%specfucore_ln352 = specfucore void @_ssdm_op_SpecFUCore, i14 %add_ln169, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:352]   --->   Operation 1807 'specfucore' 'specfucore_ln352' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1808 [1/1] (0.00ns)   --->   "%specfucore_ln118 = specfucore void @_ssdm_op_SpecFUCore, i14 %add_ln169, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:118]   --->   Operation 1808 'specfucore' 'specfucore_ln118' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1809 [1/1] (0.00ns)   --->   "%sext_ln170 = sext i7 %m53" [cc/case_1.cc:170]   --->   Operation 1809 'sext' 'sext_ln170' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 1810 [1/1] (2.07ns)   --->   "%add_ln170 = add i17 %sext_ln170, i17 %sext_ln22" [cc/case_1.cc:170]   --->   Operation 1810 'add' 'add_ln170' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1811 [1/1] (0.00ns)   --->   "%store_ln493 = store i32 %zext_ln493, i32 %add_i5081_lcssa_lcssa_phi" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:493]   --->   Operation 1811 'store' 'store_ln493' <Predicate = true> <Delay = 0.00>

State 39 <SV = 31> <Delay = 4.14>
ST_39 : Operation 1812 [1/1] (0.00ns)   --->   "%m18_3_load = load i32 %m18_3" [cc/case_1.cc:170]   --->   Operation 1812 'load' 'm18_3_load' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1813 [1/1] (0.00ns)   --->   "%specpipeline_ln977 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_29" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:977]   --->   Operation 1813 'specpipeline' 'specpipeline_ln977' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1814 [1/1] (0.00ns)   --->   "%speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [cc/case_1.cc:22]   --->   Operation 1814 'speclooptripcount' 'speclooptripcount_ln22' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1815 [1/1] (0.00ns)   --->   "%specloopname_ln167 = specloopname void @_ssdm_op_SpecLoopName, void @empty_40" [cc/case_1.cc:167]   --->   Operation 1815 'specloopname' 'specloopname_ln167' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1816 [1/1] (0.00ns)   --->   "%rbegin11 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_27" [cc/case_1.cc:168]   --->   Operation 1816 'specregionbegin' 'rbegin11' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1817 [1/1] (0.00ns)   --->   "%rend94706 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_27, i32 %rbegin11" [cc/case_1.cc:169]   --->   Operation 1817 'specregionend' 'rend94706' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1818 [1/1] (0.00ns)   --->   "%sext_ln170_1 = sext i17 %add_ln170" [cc/case_1.cc:170]   --->   Operation 1818 'sext' 'sext_ln170_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1819 [1/1] (2.55ns)   --->   "%m18_16 = add i32 %m18_3_load, i32 %sext_ln170_1" [cc/case_1.cc:170]   --->   Operation 1819 'add' 'm18_16' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1820 [1/1] (1.58ns)   --->   "%store_ln22 = store i32 %m18_16, i32 %m18_3" [cc/case_1.cc:22]   --->   Operation 1820 'store' 'store_ln22' <Predicate = true> <Delay = 1.58>
ST_39 : Operation 1821 [1/1] (0.00ns)   --->   "%br_ln167 = br void %for.inc283" [cc/case_1.cc:167]   --->   Operation 1821 'br' 'br_ln167' <Predicate = true> <Delay = 0.00>

State 40 <SV = 28> <Delay = 3.78>
ST_40 : Operation 1822 [1/1] (0.00ns)   --->   "%add_i6545_lcssa2_phi_load_2 = load i32 %add_i6545_lcssa2_phi"   --->   Operation 1822 'load' 'add_i6545_lcssa2_phi_load_2' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1823 [1/1] (0.00ns)   --->   "%empty_57 = trunc i32 %add_i6545_lcssa2_phi_load_2"   --->   Operation 1823 'trunc' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1824 [1/1] (0.00ns)   --->   "%conv3_i13_i4880136 = zext i7 %empty_57"   --->   Operation 1824 'zext' 'conv3_i13_i4880136' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1825 [1/1] (0.00ns)   --->   "%in_scalar_load_2_cast782 = sext i6 %in_scalar_load_2"   --->   Operation 1825 'sext' 'in_scalar_load_2_cast782' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1826 [1/1] (3.78ns)   --->   "%m61 = mul i12 %in_scalar_load_2_cast782, i12 %in_scalar_load_2_cast782"   --->   Operation 1826 'mul' 'm61' <Predicate = true> <Delay = 3.78> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1827 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_scalar_load_7 = load i5 %in_scalar_addr_7"   --->   Operation 1827 'load' 'in_scalar_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 17> <RAM>
ST_40 : Operation 1828 [1/1] (0.00ns)   --->   "%empty_58 = trunc i6 %in_scalar_load_7"   --->   Operation 1828 'trunc' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1829 [1/1] (0.00ns)   --->   "%br_ln174 = br void %L_n5_2" [cc/case_1.cc:174]   --->   Operation 1829 'br' 'br_ln174' <Predicate = true> <Delay = 0.00>

State 41 <SV = 29> <Delay = 3.41>
ST_41 : Operation 1830 [1/1] (0.00ns)   --->   "%i_n5_0_1 = load i6 %i_n5_0" [cc/case_1.cc:174]   --->   Operation 1830 'load' 'i_n5_0_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1831 [1/1] (0.00ns)   --->   "%m18_12 = load i32 %m18_7"   --->   Operation 1831 'load' 'm18_12' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1832 [1/1] (1.82ns)   --->   "%icmp_ln174 = icmp_eq  i6 %i_n5_0_1, i6 32" [cc/case_1.cc:174]   --->   Operation 1832 'icmp' 'icmp_ln174' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1833 [1/1] (1.82ns)   --->   "%i_n5_0_2 = add i6 %i_n5_0_1, i6 1" [cc/case_1.cc:174]   --->   Operation 1833 'add' 'i_n5_0_2' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1834 [1/1] (0.00ns)   --->   "%br_ln174 = br i1 %icmp_ln174, void %L_n5_2.split, void %L_m1_2.preheader" [cc/case_1.cc:174]   --->   Operation 1834 'br' 'br_ln174' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1835 [1/1] (0.00ns)   --->   "%specpipeline_ln978 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_29" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:978]   --->   Operation 1835 'specpipeline' 'specpipeline_ln978' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_41 : Operation 1836 [1/1] (0.00ns)   --->   "%speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [cc/case_1.cc:22]   --->   Operation 1836 'speclooptripcount' 'speclooptripcount_ln22' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_41 : Operation 1837 [1/1] (0.00ns)   --->   "%specloopname_ln174 = specloopname void @_ssdm_op_SpecLoopName, void @empty_46" [cc/case_1.cc:174]   --->   Operation 1837 'specloopname' 'specloopname_ln174' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_41 : Operation 1838 [1/1] (1.58ns)   --->   "%br_ln175 = br void %for.inc398" [cc/case_1.cc:175]   --->   Operation 1838 'br' 'br_ln175' <Predicate = (!icmp_ln174)> <Delay = 1.58>
ST_41 : Operation 1839 [1/1] (0.00ns)   --->   "%mul_i3935_phi = alloca i32 1"   --->   Operation 1839 'alloca' 'mul_i3935_phi' <Predicate = (icmp_ln174)> <Delay = 0.00>
ST_41 : Operation 1840 [1/1] (0.00ns)   --->   "%m18_10 = alloca i32 1" [cc/case_1.cc:22]   --->   Operation 1840 'alloca' 'm18_10' <Predicate = (icmp_ln174)> <Delay = 0.00>
ST_41 : Operation 1841 [1/1] (0.00ns)   --->   "%i_n6_1 = alloca i32 1" [cc/case_1.cc:204]   --->   Operation 1841 'alloca' 'i_n6_1' <Predicate = (icmp_ln174)> <Delay = 0.00>
ST_41 : Operation 1842 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 1842 'alloca' 'indvar_flatten' <Predicate = (icmp_ln174)> <Delay = 0.00>
ST_41 : Operation 1843 [1/1] (0.00ns)   --->   "%mul_i4677_lcssa1_phi_load_1 = load i32 %mul_i4677_lcssa1_phi" [cc/case_1.cc:181]   --->   Operation 1843 'load' 'mul_i4677_lcssa1_phi_load_1' <Predicate = (icmp_ln174)> <Delay = 0.00>
ST_41 : Operation 1844 [1/1] (0.00ns)   --->   "%trunc_ln181 = trunc i32 %mul_i4677_lcssa1_phi_load_1" [cc/case_1.cc:181]   --->   Operation 1844 'trunc' 'trunc_ln181' <Predicate = (icmp_ln174)> <Delay = 0.00>
ST_41 : Operation 1845 [1/1] (1.58ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten"   --->   Operation 1845 'store' 'store_ln0' <Predicate = (icmp_ln174)> <Delay = 1.58>
ST_41 : Operation 1846 [1/1] (1.58ns)   --->   "%store_ln204 = store i6 0, i6 %i_n6_1" [cc/case_1.cc:204]   --->   Operation 1846 'store' 'store_ln204' <Predicate = (icmp_ln174)> <Delay = 1.58>
ST_41 : Operation 1847 [1/1] (1.58ns)   --->   "%store_ln22 = store i32 %m18_12, i32 %m18_10" [cc/case_1.cc:22]   --->   Operation 1847 'store' 'store_ln22' <Predicate = (icmp_ln174)> <Delay = 1.58>
ST_41 : Operation 1848 [1/1] (0.00ns)   --->   "%br_ln203 = br void %for.inc526" [cc/case_1.cc:203]   --->   Operation 1848 'br' 'br_ln203' <Predicate = (icmp_ln174)> <Delay = 0.00>

State 42 <SV = 30> <Delay = 3.41>
ST_42 : Operation 1849 [1/1] (0.00ns)   --->   "%i_n5_1 = phi i6 0, void %L_n5_2.split, i6 %add_ln175, void %fpga_resource_hint.for.inc398.40062" [cc/case_1.cc:175]   --->   Operation 1849 'phi' 'i_n5_1' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1850 [1/1] (1.82ns)   --->   "%icmp_ln175 = icmp_eq  i6 %i_n5_1, i6 32" [cc/case_1.cc:175]   --->   Operation 1850 'icmp' 'icmp_ln175' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1851 [1/1] (1.82ns)   --->   "%add_ln175 = add i6 %i_n5_1, i6 1" [cc/case_1.cc:175]   --->   Operation 1851 'add' 'add_ln175' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1852 [1/1] (0.00ns)   --->   "%br_ln175 = br i1 %icmp_ln175, void %fpga_resource_hint.for.inc398.40062, void %for.inc401" [cc/case_1.cc:175]   --->   Operation 1852 'br' 'br_ln175' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1853 [1/1] (0.00ns)   --->   "%zext_ln175 = zext i6 %i_n5_1" [cc/case_1.cc:175]   --->   Operation 1853 'zext' 'zext_ln175' <Predicate = (!icmp_ln175)> <Delay = 0.00>
ST_42 : Operation 1854 [1/1] (0.00ns)   --->   "%in_data_0_addr_2 = getelementptr i3 %in_data_0, i64 0, i64 %zext_ln175" [cc/case_1.cc:176]   --->   Operation 1854 'getelementptr' 'in_data_0_addr_2' <Predicate = (!icmp_ln175)> <Delay = 0.00>
ST_42 : Operation 1855 [2/2] (2.32ns)   --->   "%in_data_0_load_2 = load i5 %in_data_0_addr_2" [cc/case_1.cc:176]   --->   Operation 1855 'load' 'in_data_0_load_2' <Predicate = (!icmp_ln175)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_42 : Operation 1856 [1/1] (0.00ns)   --->   "%in_data_10_addr = getelementptr i3 %in_data_10, i64 0, i64 %zext_ln175" [cc/case_1.cc:177]   --->   Operation 1856 'getelementptr' 'in_data_10_addr' <Predicate = (!icmp_ln175)> <Delay = 0.00>
ST_42 : Operation 1857 [2/2] (2.32ns)   --->   "%in_data_10_load = load i5 %in_data_10_addr" [cc/case_1.cc:177]   --->   Operation 1857 'load' 'in_data_10_load' <Predicate = (!icmp_ln175)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_42 : Operation 1858 [1/1] (0.00ns)   --->   "%in_data_4_addr_33 = getelementptr i3 %in_data_4, i64 0, i64 %zext_ln175" [cc/case_1.cc:178]   --->   Operation 1858 'getelementptr' 'in_data_4_addr_33' <Predicate = (!icmp_ln175)> <Delay = 0.00>
ST_42 : Operation 1859 [2/2] (2.32ns)   --->   "%in_data_4_load_33 = load i5 %in_data_4_addr_33" [cc/case_1.cc:178]   --->   Operation 1859 'load' 'in_data_4_load_33' <Predicate = (!icmp_ln175)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_42 : Operation 1860 [1/1] (0.00ns)   --->   "%in_data_12_addr_33 = getelementptr i3 %in_data_12, i64 0, i64 %zext_ln175" [cc/case_1.cc:179]   --->   Operation 1860 'getelementptr' 'in_data_12_addr_33' <Predicate = (!icmp_ln175)> <Delay = 0.00>
ST_42 : Operation 1861 [2/2] (2.32ns)   --->   "%in_data_12_load_33 = load i5 %in_data_12_addr_33" [cc/case_1.cc:179]   --->   Operation 1861 'load' 'in_data_12_load_33' <Predicate = (!icmp_ln175)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_42 : Operation 1862 [1/1] (0.00ns)   --->   "%in_data_2_addr_34 = getelementptr i3 %in_data_2, i64 0, i64 %zext_ln175" [cc/case_1.cc:183]   --->   Operation 1862 'getelementptr' 'in_data_2_addr_34' <Predicate = (!icmp_ln175)> <Delay = 0.00>
ST_42 : Operation 1863 [2/2] (2.32ns)   --->   "%in_data_2_load_34 = load i5 %in_data_2_addr_34" [cc/case_1.cc:183]   --->   Operation 1863 'load' 'in_data_2_load_34' <Predicate = (!icmp_ln175)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_42 : Operation 1864 [1/1] (0.00ns)   --->   "%in_data_16_addr_1 = getelementptr i3 %in_data_16, i64 0, i64 %zext_ln175" [cc/case_1.cc:187]   --->   Operation 1864 'getelementptr' 'in_data_16_addr_1' <Predicate = (!icmp_ln175)> <Delay = 0.00>
ST_42 : Operation 1865 [2/2] (2.32ns)   --->   "%in_data_16_load_1 = load i5 %in_data_16_addr_1" [cc/case_1.cc:187]   --->   Operation 1865 'load' 'in_data_16_load_1' <Predicate = (!icmp_ln175)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_42 : Operation 1866 [1/1] (1.58ns)   --->   "%store_ln174 = store i6 %i_n5_0_2, i6 %i_n5_0" [cc/case_1.cc:174]   --->   Operation 1866 'store' 'store_ln174' <Predicate = (icmp_ln175)> <Delay = 1.58>
ST_42 : Operation 1867 [1/1] (0.00ns)   --->   "%br_ln174 = br void %L_n5_2" [cc/case_1.cc:174]   --->   Operation 1867 'br' 'br_ln174' <Predicate = (icmp_ln175)> <Delay = 0.00>

State 43 <SV = 31> <Delay = 7.92>
ST_43 : Operation 1868 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_0_load_2 = load i5 %in_data_0_addr_2" [cc/case_1.cc:176]   --->   Operation 1868 'load' 'in_data_0_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_43 : Operation 1869 [1/1] (0.00ns)   --->   "%sext_ln176 = sext i3 %in_data_0_load_2" [cc/case_1.cc:176]   --->   Operation 1869 'sext' 'sext_ln176' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1870 [1/1] (3.78ns)   --->   "%m56 = mul i6 %add_i5831, i6 %sext_ln176" [cc/case_1.cc:176]   --->   Operation 1870 'mul' 'm56' <Predicate = true> <Delay = 3.78> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1871 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_10_load = load i5 %in_data_10_addr" [cc/case_1.cc:177]   --->   Operation 1871 'load' 'in_data_10_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_43 : Operation 1872 [1/1] (0.00ns)   --->   "%sext_ln177 = sext i3 %in_data_10_load" [cc/case_1.cc:177]   --->   Operation 1872 'sext' 'sext_ln177' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1873 [1/1] (5.38ns)   --->   "%mul_ln177 = mul i9 %sext_ln139, i9 %sext_ln177" [cc/case_1.cc:177]   --->   Operation 1873 'mul' 'mul_ln177' <Predicate = true> <Delay = 5.38> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1874 [1/1] (0.00ns)   --->   "%specfucore_ln494 = specfucore void @_ssdm_op_SpecFUCore, i9 %mul_ln177, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:494]   --->   Operation 1874 'specfucore' 'specfucore_ln494' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1875 [1/1] (0.00ns)   --->   "%specfucore_ln284 = specfucore void @_ssdm_op_SpecFUCore, i9 %mul_ln177, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:284]   --->   Operation 1875 'specfucore' 'specfucore_ln284' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1876 [1/1] (0.00ns)   --->   "%specfucore_ln119 = specfucore void @_ssdm_op_SpecFUCore, i9 %mul_ln177, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:119]   --->   Operation 1876 'specfucore' 'specfucore_ln119' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1877 [1/1] (0.00ns)   --->   "%m57 = trunc i9 %mul_ln177" [cc/case_1.cc:177]   --->   Operation 1877 'trunc' 'm57' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1878 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_4_load_33 = load i5 %in_data_4_addr_33" [cc/case_1.cc:178]   --->   Operation 1878 'load' 'in_data_4_load_33' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_43 : Operation 1879 [1/1] (0.00ns)   --->   "%sext_ln178 = sext i3 %in_data_4_load_33" [cc/case_1.cc:178]   --->   Operation 1879 'sext' 'sext_ln178' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1880 [1/1] (0.00ns)   --->   "%zext_ln178 = zext i7 %sext_ln178" [cc/case_1.cc:178]   --->   Operation 1880 'zext' 'zext_ln178' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1881 [1/1] (1.87ns)   --->   "%m58 = add i7 %sext_ln178, i7 %empty_57" [cc/case_1.cc:178]   --->   Operation 1881 'add' 'm58' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1882 [1/1] (1.87ns)   --->   "%add_ln178 = add i8 %zext_ln178, i8 %conv3_i13_i4880136" [cc/case_1.cc:178]   --->   Operation 1882 'add' 'add_ln178' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1883 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_12_load_33 = load i5 %in_data_12_addr_33" [cc/case_1.cc:179]   --->   Operation 1883 'load' 'in_data_12_load_33' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_43 : Operation 1884 [1/1] (0.00ns)   --->   "%sext_ln180 = sext i6 %m56" [cc/case_1.cc:180]   --->   Operation 1884 'sext' 'sext_ln180' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1885 [1/1] (0.00ns)   --->   "%sext_ln181_2 = sext i3 %in_data_4_load_33" [cc/case_1.cc:181]   --->   Operation 1885 'sext' 'sext_ln181_2' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1886 [1/1] (3.78ns)   --->   "%m60 = mul i9 %in_scalar_load_cast, i9 %sext_ln181_2" [cc/case_1.cc:181]   --->   Operation 1886 'mul' 'm60' <Predicate = true> <Delay = 3.78> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1887 [1/1] (0.00ns)   --->   "%sext_ln181_3 = sext i9 %m60" [cc/case_1.cc:181]   --->   Operation 1887 'sext' 'sext_ln181_3' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1888 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_2_load_34 = load i5 %in_data_2_addr_34" [cc/case_1.cc:183]   --->   Operation 1888 'load' 'in_data_2_load_34' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_43 : Operation 1889 [1/1] (0.00ns)   --->   "%sext_ln183 = sext i3 %in_data_0_load_2" [cc/case_1.cc:183]   --->   Operation 1889 'sext' 'sext_ln183' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1890 [1/1] (0.00ns)   --->   "%sext_ln183_1 = sext i3 %in_data_2_load_34" [cc/case_1.cc:183]   --->   Operation 1890 'sext' 'sext_ln183_1' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1891 [1/1] (1.65ns)   --->   "%m62 = add i4 %sext_ln183_1, i4 %sext_ln183" [cc/case_1.cc:183]   --->   Operation 1891 'add' 'm62' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1892 [1/1] (0.00ns)   --->   "%specfucore_ln81 = specfucore void @_ssdm_op_SpecFUCore, i4 %m62, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:81]   --->   Operation 1892 'specfucore' 'specfucore_ln81' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1893 [1/1] (0.00ns)   --->   "%specfucore_ln47 = specfucore void @_ssdm_op_SpecFUCore, i4 %m62, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:47]   --->   Operation 1893 'specfucore' 'specfucore_ln47' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1894 [1/1] (0.00ns)   --->   "%specfucore_ln456 = specfucore void @_ssdm_op_SpecFUCore, i4 %m62, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:456]   --->   Operation 1894 'specfucore' 'specfucore_ln456' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1895 [1/1] (0.00ns)   --->   "%specfucore_ln422 = specfucore void @_ssdm_op_SpecFUCore, i4 %m62, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:422]   --->   Operation 1895 'specfucore' 'specfucore_ln422' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1896 [1/1] (0.00ns)   --->   "%specfucore_ln387 = specfucore void @_ssdm_op_SpecFUCore, i4 %m62, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:387]   --->   Operation 1896 'specfucore' 'specfucore_ln387' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1897 [1/1] (0.00ns)   --->   "%specfucore_ln353 = specfucore void @_ssdm_op_SpecFUCore, i4 %m62, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:353]   --->   Operation 1897 'specfucore' 'specfucore_ln353' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1898 [1/1] (0.00ns)   --->   "%specfucore_ln318 = specfucore void @_ssdm_op_SpecFUCore, i4 %m62, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:318]   --->   Operation 1898 'specfucore' 'specfucore_ln318' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1899 [1/1] (0.00ns)   --->   "%specfucore_ln12 = specfucore void @_ssdm_op_SpecFUCore, i4 %m62, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:12]   --->   Operation 1899 'specfucore' 'specfucore_ln12' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1900 [1/1] (1.65ns)   --->   "%m63 = add i3 %in_data_0_load_2, i3 %empty_58" [cc/case_1.cc:184]   --->   Operation 1900 'add' 'm63' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1901 [1/1] (0.00ns)   --->   "%sext_ln186_1 = sext i3 %m63" [cc/case_1.cc:186]   --->   Operation 1901 'sext' 'sext_ln186_1' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1902 [1/1] (0.00ns)   --->   "%sext_ln186_2 = sext i3 %in_data_4_load_33" [cc/case_1.cc:186]   --->   Operation 1902 'sext' 'sext_ln186_2' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1903 [1/1] (1.87ns)   --->   "%m64 = add i8 %m21_cast1081, i8 %sext_ln186_2" [cc/case_1.cc:186]   --->   Operation 1903 'add' 'm64' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1904 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_16_load_1 = load i5 %in_data_16_addr_1" [cc/case_1.cc:187]   --->   Operation 1904 'load' 'in_data_16_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_43 : Operation 1905 [1/1] (0.00ns)   --->   "%sext_ln187 = sext i3 %in_data_16_load_1" [cc/case_1.cc:187]   --->   Operation 1905 'sext' 'sext_ln187' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1906 [1/1] (1.65ns)   --->   "%m65 = add i4 %sext_ln187, i4 %sext_ln183_1" [cc/case_1.cc:187]   --->   Operation 1906 'add' 'm65' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1907 [1/1] (1.82ns)   --->   "%add_ln188_5 = add i7 %sext_ln180, i7 %sext_ln186_1" [cc/case_1.cc:188]   --->   Operation 1907 'add' 'add_ln188_5' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1908 [1/1] (0.00ns)   --->   "%store_ln181 = store i32 %sext_ln181_3, i32 %mul_i4677_lcssa1_phi" [cc/case_1.cc:181]   --->   Operation 1908 'store' 'store_ln181' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1909 [1/1] (0.00ns)   --->   "%store_ln178 = store i8 %add_ln178, i8 %add_i4886_lcssa_phi" [cc/case_1.cc:178]   --->   Operation 1909 'store' 'store_ln178' <Predicate = true> <Delay = 0.00>

State 44 <SV = 32> <Delay = 5.56>
ST_44 : Operation 1910 [1/1] (0.00ns)   --->   "%sext_ln179 = sext i3 %in_data_12_load_33" [cc/case_1.cc:179]   --->   Operation 1910 'sext' 'sext_ln179' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1911 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%m59 = add i7 %in_scalar_load_6_cast25, i7 %sext_ln179" [cc/case_1.cc:179]   --->   Operation 1911 'add' 'm59' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 1912 [1/1] (0.00ns)   --->   "%sext_ln181 = sext i7 %m57" [cc/case_1.cc:181]   --->   Operation 1912 'sext' 'sext_ln181' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1913 [1/1] (0.00ns)   --->   "%sext_ln181_1 = sext i7 %m58" [cc/case_1.cc:181]   --->   Operation 1913 'sext' 'sext_ln181_1' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1914 [1/1] (0.00ns)   --->   "%sext_ln186 = sext i4 %m62" [cc/case_1.cc:186]   --->   Operation 1914 'sext' 'sext_ln186' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1915 [1/1] (0.00ns)   --->   "%sext_ln56 = sext i4 %m65" [cc/case_1.cc:56]   --->   Operation 1915 'sext' 'sext_ln56' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1916 [1/1] (0.00ns)   --->   "%sext_ln188 = sext i8 %m64" [cc/case_1.cc:188]   --->   Operation 1916 'sext' 'sext_ln188' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1917 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%add_ln188 = add i7 %m59, i7 %sext_ln56" [cc/case_1.cc:188]   --->   Operation 1917 'add' 'add_ln188' <Predicate = true> <Delay = 3.58> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 1918 [1/1] (1.91ns)   --->   "%add_ln188_1 = add i9 %sext_ln181, i9 %sext_ln188" [cc/case_1.cc:188]   --->   Operation 1918 'add' 'add_ln188_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1919 [1/1] (0.00ns)   --->   "%sext_ln188_2 = sext i9 %add_ln188_1" [cc/case_1.cc:188]   --->   Operation 1919 'sext' 'sext_ln188_2' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1920 [1/1] (1.54ns)   --->   "%add_ln188_2 = add i12 %sext_ln188_2, i12 %m61" [cc/case_1.cc:188]   --->   Operation 1920 'add' 'add_ln188_2' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1921 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln188_4 = add i9 %sext_ln186, i9 %m60" [cc/case_1.cc:188]   --->   Operation 1921 'add' 'add_ln188_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 1922 [1/1] (0.00ns)   --->   "%sext_ln188_3 = sext i7 %add_ln188_5" [cc/case_1.cc:188]   --->   Operation 1922 'sext' 'sext_ln188_3' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1923 [1/1] (1.87ns)   --->   "%add_ln188_6 = add i8 %sext_ln188_3, i8 %sext_ln181_1" [cc/case_1.cc:188]   --->   Operation 1923 'add' 'add_ln188_6' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1924 [1/1] (0.00ns)   --->   "%sext_ln188_4 = sext i8 %add_ln188_6" [cc/case_1.cc:188]   --->   Operation 1924 'sext' 'sext_ln188_4' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1925 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln188_7 = add i9 %sext_ln188_4, i9 %add_ln188_4" [cc/case_1.cc:188]   --->   Operation 1925 'add' 'add_ln188_7' <Predicate = true> <Delay = 3.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 45 <SV = 33> <Delay = 7.92>
ST_45 : Operation 1926 [1/1] (0.00ns)   --->   "%m18_7_load = load i32 %m18_7" [cc/case_1.cc:188]   --->   Operation 1926 'load' 'm18_7_load' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1927 [1/1] (0.00ns)   --->   "%specpipeline_ln979 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_29" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:979]   --->   Operation 1927 'specpipeline' 'specpipeline_ln979' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1928 [1/1] (0.00ns)   --->   "%speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [cc/case_1.cc:22]   --->   Operation 1928 'speclooptripcount' 'speclooptripcount_ln22' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1929 [1/1] (0.00ns)   --->   "%specloopname_ln175 = specloopname void @_ssdm_op_SpecLoopName, void @empty_39" [cc/case_1.cc:175]   --->   Operation 1929 'specloopname' 'specloopname_ln175' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1930 [1/1] (0.00ns)   --->   "%rbegin9 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17" [cc/case_1.cc:176]   --->   Operation 1930 'specregionbegin' 'rbegin9' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1931 [1/1] (0.00ns)   --->   "%rend94728 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin9" [cc/case_1.cc:177]   --->   Operation 1931 'specregionend' 'rend94728' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1932 [1/1] (0.00ns)   --->   "%rbegin10 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_19" [cc/case_1.cc:182]   --->   Operation 1932 'specregionbegin' 'rbegin10' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1933 [1/1] (0.00ns)   --->   "%rend94722 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_19, i32 %rbegin10" [cc/case_1.cc:183]   --->   Operation 1933 'specregionend' 'rend94722' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1934 [1/1] (0.00ns)   --->   "%sext_ln188_1 = sext i7 %add_ln188" [cc/case_1.cc:188]   --->   Operation 1934 'sext' 'sext_ln188_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1935 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln188_3 = add i12 %add_ln188_2, i12 %sext_ln188_1" [cc/case_1.cc:188]   --->   Operation 1935 'add' 'add_ln188_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 1936 [1/1] (0.00ns)   --->   "%sext_ln188_5 = sext i9 %add_ln188_7" [cc/case_1.cc:188]   --->   Operation 1936 'sext' 'sext_ln188_5' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1937 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln188_8 = add i12 %sext_ln188_5, i12 %add_ln188_3" [cc/case_1.cc:188]   --->   Operation 1937 'add' 'add_ln188_8' <Predicate = true> <Delay = 3.78> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 1938 [1/1] (0.00ns)   --->   "%sext_ln188_6 = sext i12 %add_ln188_8" [cc/case_1.cc:188]   --->   Operation 1938 'sext' 'sext_ln188_6' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1939 [1/1] (2.55ns)   --->   "%m18_15 = add i32 %m18_7_load, i32 %sext_ln188_6" [cc/case_1.cc:188]   --->   Operation 1939 'add' 'm18_15' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1940 [1/1] (1.58ns)   --->   "%store_ln22 = store i32 %m18_15, i32 %m18_7" [cc/case_1.cc:22]   --->   Operation 1940 'store' 'store_ln22' <Predicate = true> <Delay = 1.58>
ST_45 : Operation 1941 [1/1] (0.00ns)   --->   "%br_ln175 = br void %for.inc398" [cc/case_1.cc:175]   --->   Operation 1941 'br' 'br_ln175' <Predicate = true> <Delay = 0.00>

State 46 <SV = 30> <Delay = 6.42>
ST_46 : Operation 1942 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i11 %indvar_flatten" [cc/case_1.cc:203]   --->   Operation 1942 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1943 [1/1] (0.00ns)   --->   "%specpipeline_ln983 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_29" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:983]   --->   Operation 1943 'specpipeline' 'specpipeline_ln983' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1944 [1/1] (1.63ns)   --->   "%icmp_ln203 = icmp_eq  i11 %indvar_flatten_load, i11 1024" [cc/case_1.cc:203]   --->   Operation 1944 'icmp' 'icmp_ln203' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1945 [1/1] (1.63ns)   --->   "%add_ln203 = add i11 %indvar_flatten_load, i11 1" [cc/case_1.cc:203]   --->   Operation 1945 'add' 'add_ln203' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1946 [1/1] (0.00ns)   --->   "%br_ln203 = br i1 %icmp_ln203, void %fpga_resource_hint.for.inc526.40018, void %for.inc557.preheader" [cc/case_1.cc:203]   --->   Operation 1946 'br' 'br_ln203' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1947 [1/1] (0.00ns)   --->   "%i_n6_1_load = load i6 %i_n6_1" [cc/case_1.cc:204]   --->   Operation 1947 'load' 'i_n6_1_load' <Predicate = (!icmp_ln203)> <Delay = 0.00>
ST_46 : Operation 1948 [1/1] (1.82ns)   --->   "%icmp_ln204 = icmp_eq  i6 %i_n6_1_load, i6 32" [cc/case_1.cc:204]   --->   Operation 1948 'icmp' 'icmp_ln204' <Predicate = (!icmp_ln203)> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1949 [1/1] (1.18ns)   --->   "%select_ln983 = select i1 %icmp_ln204, i6 0, i6 %i_n6_1_load" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:983]   --->   Operation 1949 'select' 'select_ln983' <Predicate = (!icmp_ln203)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 1950 [1/1] (0.00ns)   --->   "%zext_ln204 = zext i6 %select_ln983" [cc/case_1.cc:204]   --->   Operation 1950 'zext' 'zext_ln204' <Predicate = (!icmp_ln203)> <Delay = 0.00>
ST_46 : Operation 1951 [1/1] (0.00ns)   --->   "%in_data_2_addr_35 = getelementptr i3 %in_data_2, i64 0, i64 %zext_ln204" [cc/case_1.cc:205]   --->   Operation 1951 'getelementptr' 'in_data_2_addr_35' <Predicate = (!icmp_ln203)> <Delay = 0.00>
ST_46 : Operation 1952 [2/2] (2.32ns)   --->   "%in_data_2_load_35 = load i5 %in_data_2_addr_35" [cc/case_1.cc:205]   --->   Operation 1952 'load' 'in_data_2_load_35' <Predicate = (!icmp_ln203)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_46 : Operation 1953 [1/1] (0.00ns)   --->   "%in_data_4_addr_34 = getelementptr i3 %in_data_4, i64 0, i64 %zext_ln204" [cc/case_1.cc:205]   --->   Operation 1953 'getelementptr' 'in_data_4_addr_34' <Predicate = (!icmp_ln203)> <Delay = 0.00>
ST_46 : Operation 1954 [2/2] (2.32ns)   --->   "%in_data_4_load_34 = load i5 %in_data_4_addr_34" [cc/case_1.cc:205]   --->   Operation 1954 'load' 'in_data_4_load_34' <Predicate = (!icmp_ln203)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_46 : Operation 1955 [1/1] (1.82ns)   --->   "%add_ln204 = add i6 %select_ln983, i6 1" [cc/case_1.cc:204]   --->   Operation 1955 'add' 'add_ln204' <Predicate = (!icmp_ln203)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1956 [1/1] (1.58ns)   --->   "%store_ln203 = store i11 %add_ln203, i11 %indvar_flatten" [cc/case_1.cc:203]   --->   Operation 1956 'store' 'store_ln203' <Predicate = (!icmp_ln203)> <Delay = 1.58>
ST_46 : Operation 1957 [1/1] (1.58ns)   --->   "%store_ln204 = store i6 %add_ln204, i6 %i_n6_1" [cc/case_1.cc:204]   --->   Operation 1957 'store' 'store_ln204' <Predicate = (!icmp_ln203)> <Delay = 1.58>

State 47 <SV = 31> <Delay = 5.54>
ST_47 : Operation 1958 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_2_load_35 = load i5 %in_data_2_addr_35" [cc/case_1.cc:205]   --->   Operation 1958 'load' 'in_data_2_load_35' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_47 : Operation 1959 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_4_load_34 = load i5 %in_data_4_addr_34" [cc/case_1.cc:205]   --->   Operation 1959 'load' 'in_data_4_load_34' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_47 : Operation 1960 [1/1] (0.00ns)   --->   "%sext_ln205 = sext i3 %in_data_2_load_35" [cc/case_1.cc:205]   --->   Operation 1960 'sext' 'sext_ln205' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1961 [1/1] (0.00ns)   --->   "%sext_ln205_1 = sext i3 %in_data_4_load_34" [cc/case_1.cc:205]   --->   Operation 1961 'sext' 'sext_ln205_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1962 [1/1] (3.22ns)   --->   "%m76 = mul i6 %sext_ln205_1, i6 %sext_ln205" [cc/case_1.cc:205]   --->   Operation 1962 'mul' 'm76' <Predicate = true> <Delay = 3.22> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1963 [1/1] (0.00ns)   --->   "%specfucore_ln83 = specfucore void @_ssdm_op_SpecFUCore, i6 %m76, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:83]   --->   Operation 1963 'specfucore' 'specfucore_ln83' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1964 [1/1] (0.00ns)   --->   "%specfucore_ln528 = specfucore void @_ssdm_op_SpecFUCore, i6 %m76, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:528]   --->   Operation 1964 'specfucore' 'specfucore_ln528' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1965 [1/1] (0.00ns)   --->   "%specfucore_ln496 = specfucore void @_ssdm_op_SpecFUCore, i6 %m76, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:496]   --->   Operation 1965 'specfucore' 'specfucore_ln496' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1966 [1/1] (0.00ns)   --->   "%specfucore_ln49 = specfucore void @_ssdm_op_SpecFUCore, i6 %m76, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:49]   --->   Operation 1966 'specfucore' 'specfucore_ln49' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1967 [1/1] (0.00ns)   --->   "%specfucore_ln458 = specfucore void @_ssdm_op_SpecFUCore, i6 %m76, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:458]   --->   Operation 1967 'specfucore' 'specfucore_ln458' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1968 [1/1] (0.00ns)   --->   "%specfucore_ln424 = specfucore void @_ssdm_op_SpecFUCore, i6 %m76, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:424]   --->   Operation 1968 'specfucore' 'specfucore_ln424' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1969 [1/1] (0.00ns)   --->   "%specfucore_ln389 = specfucore void @_ssdm_op_SpecFUCore, i6 %m76, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:389]   --->   Operation 1969 'specfucore' 'specfucore_ln389' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1970 [1/1] (0.00ns)   --->   "%specfucore_ln355 = specfucore void @_ssdm_op_SpecFUCore, i6 %m76, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:355]   --->   Operation 1970 'specfucore' 'specfucore_ln355' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1971 [1/1] (0.00ns)   --->   "%specfucore_ln320 = specfucore void @_ssdm_op_SpecFUCore, i6 %m76, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:320]   --->   Operation 1971 'specfucore' 'specfucore_ln320' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1972 [1/1] (0.00ns)   --->   "%specfucore_ln286 = specfucore void @_ssdm_op_SpecFUCore, i6 %m76, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:286]   --->   Operation 1972 'specfucore' 'specfucore_ln286' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1973 [1/1] (0.00ns)   --->   "%specfucore_ln252 = specfucore void @_ssdm_op_SpecFUCore, i6 %m76, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:252]   --->   Operation 1973 'specfucore' 'specfucore_ln252' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1974 [1/1] (0.00ns)   --->   "%specfucore_ln24 = specfucore void @_ssdm_op_SpecFUCore, i6 %m76, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/directive.tcl:24]   --->   Operation 1974 'specfucore' 'specfucore_ln24' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1975 [1/1] (0.00ns)   --->   "%specfucore_ln219 = specfucore void @_ssdm_op_SpecFUCore, i6 %m76, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:219]   --->   Operation 1975 'specfucore' 'specfucore_ln219' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1976 [1/1] (0.00ns)   --->   "%specfucore_ln187 = specfucore void @_ssdm_op_SpecFUCore, i6 %m76, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:187]   --->   Operation 1976 'specfucore' 'specfucore_ln187' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1977 [1/1] (0.00ns)   --->   "%specfucore_ln153 = specfucore void @_ssdm_op_SpecFUCore, i6 %m76, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:153]   --->   Operation 1977 'specfucore' 'specfucore_ln153' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1978 [1/1] (0.00ns)   --->   "%specfucore_ln14 = specfucore void @_ssdm_op_SpecFUCore, i6 %m76, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:14]   --->   Operation 1978 'specfucore' 'specfucore_ln14' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1979 [1/1] (0.00ns)   --->   "%specfucore_ln121 = specfucore void @_ssdm_op_SpecFUCore, i6 %m76, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:121]   --->   Operation 1979 'specfucore' 'specfucore_ln121' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1980 [1/1] (0.00ns)   --->   "%store_ln205 = store i6 %m76, i6 %mul_i3935_phi" [cc/case_1.cc:205]   --->   Operation 1980 'store' 'store_ln205' <Predicate = true> <Delay = 0.00>

State 48 <SV = 32> <Delay = 5.96>
ST_48 : Operation 1981 [1/1] (0.00ns)   --->   "%m18_10_load_1 = load i32 %m18_10" [cc/case_1.cc:206]   --->   Operation 1981 'load' 'm18_10_load_1' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1982 [1/1] (0.00ns)   --->   "%specpipeline_ln983 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_29" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:983]   --->   Operation 1982 'specpipeline' 'specpipeline_ln983' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1983 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @L_n6_1_L_n6_2_str"   --->   Operation 1983 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1984 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 1984 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1985 [1/1] (0.00ns)   --->   "%specpipeline_ln983 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_29" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:983]   --->   Operation 1985 'specpipeline' 'specpipeline_ln983' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1986 [1/1] (0.00ns)   --->   "%specpipeline_ln984 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_29" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:984]   --->   Operation 1986 'specpipeline' 'specpipeline_ln984' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1987 [1/1] (0.00ns)   --->   "%rbegin12 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_18" [cc/case_1.cc:204]   --->   Operation 1987 'specregionbegin' 'rbegin12' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1988 [1/1] (0.00ns)   --->   "%rend94796 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_18, i32 %rbegin12" [cc/case_1.cc:205]   --->   Operation 1988 'specregionend' 'rend94796' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1989 [1/1] (1.82ns)   --->   "%add_ln206 = add i6 %m76, i6 1" [cc/case_1.cc:206]   --->   Operation 1989 'add' 'add_ln206' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1990 [1/1] (0.00ns)   --->   "%sext_ln206 = sext i6 %add_ln206" [cc/case_1.cc:206]   --->   Operation 1990 'sext' 'sext_ln206' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1991 [1/1] (2.55ns)   --->   "%m18_29 = add i32 %m18_10_load_1, i32 %sext_ln206" [cc/case_1.cc:206]   --->   Operation 1991 'add' 'm18_29' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1992 [1/1] (1.58ns)   --->   "%store_ln22 = store i32 %m18_29, i32 %m18_10" [cc/case_1.cc:22]   --->   Operation 1992 'store' 'store_ln22' <Predicate = true> <Delay = 1.58>
ST_48 : Operation 1993 [1/1] (0.00ns)   --->   "%br_ln204 = br void %for.inc526" [cc/case_1.cc:204]   --->   Operation 1993 'br' 'br_ln204' <Predicate = true> <Delay = 0.00>

State 49 <SV = 31> <Delay = 1.58>
ST_49 : Operation 1994 [1/1] (0.00ns)   --->   "%i_s3_0 = alloca i32 1" [cc/case_1.cc:214]   --->   Operation 1994 'alloca' 'i_s3_0' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1995 [1/1] (0.00ns)   --->   "%m18_14 = alloca i32 1" [cc/case_1.cc:22]   --->   Operation 1995 'alloca' 'm18_14' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1996 [1/1] (0.00ns)   --->   "%m18_10_load = load i32 %m18_10"   --->   Operation 1996 'load' 'm18_10_load' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1997 [1/1] (0.00ns)   --->   "%conv25_i3788_load_1 = load i11 %conv25_i3788"   --->   Operation 1997 'load' 'conv25_i3788_load_1' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1998 [2/2] (1.58ns)   --->   "%call_ln0 = call void @case_1_Pipeline_L_s2_1, i32 %m18_10_load, i3 %in_data_16, i3 %in_data_12, i3 %in_data_14, i11 %conv25_i3788_load_1, i32 %m18_14"   --->   Operation 1998 'call' 'call_ln0' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Generic Core
ST_49 : Operation 1999 [1/1] (1.58ns)   --->   "%store_ln214 = store i6 0, i6 %i_s3_0" [cc/case_1.cc:214]   --->   Operation 1999 'store' 'store_ln214' <Predicate = true> <Delay = 1.58>

State 50 <SV = 32> <Delay = 0.00>
ST_50 : Operation 2000 [1/2] (0.00ns)   --->   "%call_ln0 = call void @case_1_Pipeline_L_s2_1, i32 %m18_10_load, i3 %in_data_16, i3 %in_data_12, i3 %in_data_14, i11 %conv25_i3788_load_1, i32 %m18_14"   --->   Operation 2000 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_50 : Operation 2001 [1/1] (0.00ns)   --->   "%sext_ln22_1 = sext i6 %trunc_ln134" [cc/case_1.cc:22]   --->   Operation 2001 'sext' 'sext_ln22_1' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 2002 [1/1] (0.00ns)   --->   "%br_ln214 = br void %for.inc573" [cc/case_1.cc:214]   --->   Operation 2002 'br' 'br_ln214' <Predicate = true> <Delay = 0.00>

State 51 <SV = 33> <Delay = 3.41>
ST_51 : Operation 2003 [1/1] (0.00ns)   --->   "%i_s3_0_1 = load i6 %i_s3_0" [cc/case_1.cc:214]   --->   Operation 2003 'load' 'i_s3_0_1' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 2004 [1/1] (0.00ns)   --->   "%m18_19 = load i32 %m18_14" [cc/case_1.cc:216]   --->   Operation 2004 'load' 'm18_19' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 2005 [1/1] (1.82ns)   --->   "%icmp_ln214 = icmp_eq  i6 %i_s3_0_1, i6 32" [cc/case_1.cc:214]   --->   Operation 2005 'icmp' 'icmp_ln214' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2006 [1/1] (1.82ns)   --->   "%add_ln214 = add i6 %i_s3_0_1, i6 1" [cc/case_1.cc:214]   --->   Operation 2006 'add' 'add_ln214' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 2007 [1/1] (0.00ns)   --->   "%br_ln214 = br i1 %icmp_ln214, void %fpga_resource_hint.for.inc573.39967, void %L_s4_1" [cc/case_1.cc:214]   --->   Operation 2007 'br' 'br_ln214' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 2008 [1/1] (0.00ns)   --->   "%zext_ln214 = zext i6 %i_s3_0_1" [cc/case_1.cc:214]   --->   Operation 2008 'zext' 'zext_ln214' <Predicate = (!icmp_ln214)> <Delay = 0.00>
ST_51 : Operation 2009 [1/1] (0.00ns)   --->   "%in_data_6_addr_32 = getelementptr i3 %in_data_6, i64 0, i64 %zext_ln214" [cc/case_1.cc:215]   --->   Operation 2009 'getelementptr' 'in_data_6_addr_32' <Predicate = (!icmp_ln214)> <Delay = 0.00>
ST_51 : Operation 2010 [2/2] (2.32ns)   --->   "%in_data_6_load_32 = load i5 %in_data_6_addr_32" [cc/case_1.cc:215]   --->   Operation 2010 'load' 'in_data_6_load_32' <Predicate = (!icmp_ln214)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_51 : Operation 2011 [1/1] (1.58ns)   --->   "%store_ln214 = store i6 %add_ln214, i6 %i_s3_0" [cc/case_1.cc:214]   --->   Operation 2011 'store' 'store_ln214' <Predicate = (!icmp_ln214)> <Delay = 1.58>
ST_51 : Operation 2012 [1/1] (0.00ns)   --->   "%add_i3557_phi = alloca i32 1"   --->   Operation 2012 'alloca' 'add_i3557_phi' <Predicate = (icmp_ln214)> <Delay = 0.00>
ST_51 : Operation 2013 [1/1] (0.00ns)   --->   "%add_i3503_phi = alloca i32 1"   --->   Operation 2013 'alloca' 'add_i3503_phi' <Predicate = (icmp_ln214)> <Delay = 0.00>
ST_51 : Operation 2014 [1/1] (0.00ns)   --->   "%add_i3624_phi = alloca i32 1"   --->   Operation 2014 'alloca' 'add_i3624_phi' <Predicate = (icmp_ln214)> <Delay = 0.00>
ST_51 : Operation 2015 [1/1] (0.00ns)   --->   "%i_s4_0 = alloca i32 1" [cc/case_1.cc:218]   --->   Operation 2015 'alloca' 'i_s4_0' <Predicate = (icmp_ln214)> <Delay = 0.00>
ST_51 : Operation 2016 [1/1] (0.00ns)   --->   "%m18_17 = alloca i32 1" [cc/case_1.cc:22]   --->   Operation 2016 'alloca' 'm18_17' <Predicate = (icmp_ln214)> <Delay = 0.00>
ST_51 : Operation 2017 [1/1] (0.00ns)   --->   "%add_i6545_lcssa2_phi_load = load i32 %add_i6545_lcssa2_phi"   --->   Operation 2017 'load' 'add_i6545_lcssa2_phi_load' <Predicate = (icmp_ln214)> <Delay = 0.00>
ST_51 : Operation 2018 [1/1] (0.00ns)   --->   "%empty_59 = trunc i32 %add_i6545_lcssa2_phi_load"   --->   Operation 2018 'trunc' 'empty_59' <Predicate = (icmp_ln214)> <Delay = 0.00>
ST_51 : Operation 2019 [1/1] (0.00ns)   --->   "%sext_ln22_2 = sext i11 %trunc_ln126" [cc/case_1.cc:22]   --->   Operation 2019 'sext' 'sext_ln22_2' <Predicate = (icmp_ln214)> <Delay = 0.00>
ST_51 : Operation 2020 [1/1] (1.58ns)   --->   "%store_ln22 = store i32 %m18_19, i32 %m18_17" [cc/case_1.cc:22]   --->   Operation 2020 'store' 'store_ln22' <Predicate = (icmp_ln214)> <Delay = 1.58>
ST_51 : Operation 2021 [1/1] (1.58ns)   --->   "%store_ln218 = store i6 0, i6 %i_s4_0" [cc/case_1.cc:218]   --->   Operation 2021 'store' 'store_ln218' <Predicate = (icmp_ln214)> <Delay = 1.58>
ST_51 : Operation 2022 [1/1] (0.00ns)   --->   "%br_ln218 = br void %for.inc610" [cc/case_1.cc:218]   --->   Operation 2022 'br' 'br_ln218' <Predicate = (icmp_ln214)> <Delay = 0.00>

State 52 <SV = 34> <Delay = 6.69>
ST_52 : Operation 2023 [1/1] (0.00ns)   --->   "%specpipeline_ln986 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_29" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:986]   --->   Operation 2023 'specpipeline' 'specpipeline_ln986' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 2024 [1/1] (0.00ns)   --->   "%speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [cc/case_1.cc:22]   --->   Operation 2024 'speclooptripcount' 'speclooptripcount_ln22' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 2025 [1/1] (0.00ns)   --->   "%specloopname_ln214 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [cc/case_1.cc:214]   --->   Operation 2025 'specloopname' 'specloopname_ln214' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 2026 [1/1] (0.00ns)   --->   "%rbegin13 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_14" [cc/case_1.cc:214]   --->   Operation 2026 'specregionbegin' 'rbegin13' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 2027 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_6_load_32 = load i5 %in_data_6_addr_32" [cc/case_1.cc:215]   --->   Operation 2027 'load' 'in_data_6_load_32' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_52 : Operation 2028 [1/1] (0.00ns)   --->   "%sext_ln215 = sext i3 %in_data_6_load_32" [cc/case_1.cc:215]   --->   Operation 2028 'sext' 'sext_ln215' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 2029 [1/1] (1.82ns)   --->   "%m81 = add i7 %sext_ln215, i7 %sext_ln22_1" [cc/case_1.cc:215]   --->   Operation 2029 'add' 'm81' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2030 [1/1] (0.00ns)   --->   "%specfucore_ln86 = specfucore void @_ssdm_op_SpecFUCore, i7 %m81, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:86]   --->   Operation 2030 'specfucore' 'specfucore_ln86' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 2031 [1/1] (0.00ns)   --->   "%specfucore_ln531 = specfucore void @_ssdm_op_SpecFUCore, i7 %m81, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:531]   --->   Operation 2031 'specfucore' 'specfucore_ln531' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 2032 [1/1] (0.00ns)   --->   "%specfucore_ln52 = specfucore void @_ssdm_op_SpecFUCore, i7 %m81, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:52]   --->   Operation 2032 'specfucore' 'specfucore_ln52' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 2033 [1/1] (0.00ns)   --->   "%specfucore_ln499 = specfucore void @_ssdm_op_SpecFUCore, i7 %m81, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:499]   --->   Operation 2033 'specfucore' 'specfucore_ln499' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 2034 [1/1] (0.00ns)   --->   "%specfucore_ln461 = specfucore void @_ssdm_op_SpecFUCore, i7 %m81, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:461]   --->   Operation 2034 'specfucore' 'specfucore_ln461' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 2035 [1/1] (0.00ns)   --->   "%specfucore_ln427 = specfucore void @_ssdm_op_SpecFUCore, i7 %m81, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:427]   --->   Operation 2035 'specfucore' 'specfucore_ln427' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 2036 [1/1] (0.00ns)   --->   "%specfucore_ln392 = specfucore void @_ssdm_op_SpecFUCore, i7 %m81, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:392]   --->   Operation 2036 'specfucore' 'specfucore_ln392' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 2037 [1/1] (0.00ns)   --->   "%specfucore_ln358 = specfucore void @_ssdm_op_SpecFUCore, i7 %m81, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:358]   --->   Operation 2037 'specfucore' 'specfucore_ln358' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 2038 [1/1] (0.00ns)   --->   "%specfucore_ln323 = specfucore void @_ssdm_op_SpecFUCore, i7 %m81, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:323]   --->   Operation 2038 'specfucore' 'specfucore_ln323' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 2039 [1/1] (0.00ns)   --->   "%specfucore_ln29 = specfucore void @_ssdm_op_SpecFUCore, i7 %m81, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/directive.tcl:29]   --->   Operation 2039 'specfucore' 'specfucore_ln29' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 2040 [1/1] (0.00ns)   --->   "%specfucore_ln289 = specfucore void @_ssdm_op_SpecFUCore, i7 %m81, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:289]   --->   Operation 2040 'specfucore' 'specfucore_ln289' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 2041 [1/1] (0.00ns)   --->   "%specfucore_ln255 = specfucore void @_ssdm_op_SpecFUCore, i7 %m81, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:255]   --->   Operation 2041 'specfucore' 'specfucore_ln255' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 2042 [1/1] (0.00ns)   --->   "%specfucore_ln222 = specfucore void @_ssdm_op_SpecFUCore, i7 %m81, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:222]   --->   Operation 2042 'specfucore' 'specfucore_ln222' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 2043 [1/1] (0.00ns)   --->   "%specfucore_ln190 = specfucore void @_ssdm_op_SpecFUCore, i7 %m81, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:190]   --->   Operation 2043 'specfucore' 'specfucore_ln190' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 2044 [1/1] (0.00ns)   --->   "%specfucore_ln17 = specfucore void @_ssdm_op_SpecFUCore, i7 %m81, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:17]   --->   Operation 2044 'specfucore' 'specfucore_ln17' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 2045 [1/1] (0.00ns)   --->   "%specfucore_ln156 = specfucore void @_ssdm_op_SpecFUCore, i7 %m81, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:156]   --->   Operation 2045 'specfucore' 'specfucore_ln156' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 2046 [1/1] (0.00ns)   --->   "%specfucore_ln124 = specfucore void @_ssdm_op_SpecFUCore, i7 %m81, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:124]   --->   Operation 2046 'specfucore' 'specfucore_ln124' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 2047 [1/1] (0.00ns)   --->   "%rend94898 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_14, i32 %rbegin13" [cc/case_1.cc:215]   --->   Operation 2047 'specregionend' 'rend94898' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 2048 [1/1] (0.00ns)   --->   "%sext_ln216 = sext i7 %m81" [cc/case_1.cc:216]   --->   Operation 2048 'sext' 'sext_ln216' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 2049 [1/1] (2.55ns)   --->   "%m18_20 = add i32 %sext_ln216, i32 %m18_19" [cc/case_1.cc:216]   --->   Operation 2049 'add' 'm18_20' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 2050 [1/1] (0.00ns)   --->   "%store_ln22 = store i32 %m18_20, i32 %m18_14" [cc/case_1.cc:22]   --->   Operation 2050 'store' 'store_ln22' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 2051 [1/1] (0.00ns)   --->   "%br_ln214 = br void %for.inc573" [cc/case_1.cc:214]   --->   Operation 2051 'br' 'br_ln214' <Predicate = true> <Delay = 0.00>

State 53 <SV = 34> <Delay = 6.78>
ST_53 : Operation 2052 [1/1] (0.00ns)   --->   "%i_s4_0_1 = load i6 %i_s4_0" [cc/case_1.cc:218]   --->   Operation 2052 'load' 'i_s4_0_1' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 2053 [1/1] (0.00ns)   --->   "%m18_23 = load i32 %m18_17" [cc/case_1.cc:223]   --->   Operation 2053 'load' 'm18_23' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 2054 [1/1] (1.82ns)   --->   "%icmp_ln218 = icmp_eq  i6 %i_s4_0_1, i6 32" [cc/case_1.cc:218]   --->   Operation 2054 'icmp' 'icmp_ln218' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2055 [1/1] (1.82ns)   --->   "%add_ln218 = add i6 %i_s4_0_1, i6 1" [cc/case_1.cc:218]   --->   Operation 2055 'add' 'add_ln218' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2056 [1/1] (0.00ns)   --->   "%br_ln218 = br i1 %icmp_ln218, void %fpga_resource_hint.for.inc610.39950, void %L_m2_2.preheader" [cc/case_1.cc:218]   --->   Operation 2056 'br' 'br_ln218' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 2057 [1/1] (0.00ns)   --->   "%zext_ln218 = zext i6 %i_s4_0_1" [cc/case_1.cc:218]   --->   Operation 2057 'zext' 'zext_ln218' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_53 : Operation 2058 [1/1] (0.00ns)   --->   "%in_data_10_addr_1 = getelementptr i3 %in_data_10, i64 0, i64 %zext_ln218" [cc/case_1.cc:219]   --->   Operation 2058 'getelementptr' 'in_data_10_addr_1' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_53 : Operation 2059 [2/2] (2.32ns)   --->   "%in_data_10_load_1 = load i5 %in_data_10_addr_1" [cc/case_1.cc:219]   --->   Operation 2059 'load' 'in_data_10_load_1' <Predicate = (!icmp_ln218)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_53 : Operation 2060 [1/1] (0.00ns)   --->   "%in_data_14_addr_2 = getelementptr i3 %in_data_14, i64 0, i64 %zext_ln218" [cc/case_1.cc:221]   --->   Operation 2060 'getelementptr' 'in_data_14_addr_2' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_53 : Operation 2061 [2/2] (2.32ns)   --->   "%in_data_14_load_2 = load i5 %in_data_14_addr_2" [cc/case_1.cc:221]   --->   Operation 2061 'load' 'in_data_14_load_2' <Predicate = (!icmp_ln218)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_53 : Operation 2062 [1/1] (0.00ns)   --->   "%in_data_4_addr_35 = getelementptr i3 %in_data_4, i64 0, i64 %zext_ln218" [cc/case_1.cc:221]   --->   Operation 2062 'getelementptr' 'in_data_4_addr_35' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_53 : Operation 2063 [2/2] (2.32ns)   --->   "%in_data_4_load_35 = load i5 %in_data_4_addr_35" [cc/case_1.cc:221]   --->   Operation 2063 'load' 'in_data_4_load_35' <Predicate = (!icmp_ln218)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_53 : Operation 2064 [1/1] (1.58ns)   --->   "%store_ln218 = store i6 %add_ln218, i6 %i_s4_0" [cc/case_1.cc:218]   --->   Operation 2064 'store' 'store_ln218' <Predicate = (!icmp_ln218)> <Delay = 1.58>
ST_53 : Operation 2065 [1/1] (0.00ns)   --->   "%mul_i2809_phi = alloca i32 1"   --->   Operation 2065 'alloca' 'mul_i2809_phi' <Predicate = (icmp_ln218)> <Delay = 0.00>
ST_53 : Operation 2066 [1/1] (0.00ns)   --->   "%add_i3060_phi = alloca i32 1"   --->   Operation 2066 'alloca' 'add_i3060_phi' <Predicate = (icmp_ln218)> <Delay = 0.00>
ST_53 : Operation 2067 [1/1] (0.00ns)   --->   "%phi_ln253 = alloca i32 1"   --->   Operation 2067 'alloca' 'phi_ln253' <Predicate = (icmp_ln218)> <Delay = 0.00>
ST_53 : Operation 2068 [1/1] (0.00ns)   --->   "%m18_21 = alloca i32 1" [cc/case_1.cc:22]   --->   Operation 2068 'alloca' 'm18_21' <Predicate = (icmp_ln218)> <Delay = 0.00>
ST_53 : Operation 2069 [1/1] (0.00ns)   --->   "%i_n7_1 = alloca i32 1" [cc/case_1.cc:238]   --->   Operation 2069 'alloca' 'i_n7_1' <Predicate = (icmp_ln218)> <Delay = 0.00>
ST_53 : Operation 2070 [1/1] (0.00ns)   --->   "%indvar_flatten6 = alloca i32 1"   --->   Operation 2070 'alloca' 'indvar_flatten6' <Predicate = (icmp_ln218)> <Delay = 0.00>
ST_53 : Operation 2071 [1/1] (0.00ns)   --->   "%add_i3624_phi_load = load i9 %add_i3624_phi"   --->   Operation 2071 'load' 'add_i3624_phi_load' <Predicate = (icmp_ln218)> <Delay = 0.00>
ST_53 : Operation 2072 [1/1] (0.00ns)   --->   "%mul_i3935_phi_load = load i6 %mul_i3935_phi"   --->   Operation 2072 'load' 'mul_i3935_phi_load' <Predicate = (icmp_ln218)> <Delay = 0.00>
ST_53 : Operation 2073 [1/1] (0.00ns)   --->   "%mul_i4677_lcssa1_phi_load = load i32 %mul_i4677_lcssa1_phi"   --->   Operation 2073 'load' 'mul_i4677_lcssa1_phi_load' <Predicate = (icmp_ln218)> <Delay = 0.00>
ST_53 : Operation 2074 [1/1] (0.00ns)   --->   "%add_i5081_lcssa_lcssa_phi_load = load i32 %add_i5081_lcssa_lcssa_phi"   --->   Operation 2074 'load' 'add_i5081_lcssa_lcssa_phi_load' <Predicate = (icmp_ln218)> <Delay = 0.00>
ST_53 : Operation 2075 [1/1] (0.00ns)   --->   "%mul_i6759_lcssa_phi_load = load i16 %mul_i6759_lcssa_phi"   --->   Operation 2075 'load' 'mul_i6759_lcssa_phi_load' <Predicate = (icmp_ln218)> <Delay = 0.00>
ST_53 : Operation 2076 [1/1] (0.00ns)   --->   "%empty_60 = trunc i16 %mul_i6759_lcssa_phi_load"   --->   Operation 2076 'trunc' 'empty_60' <Predicate = (icmp_ln218)> <Delay = 0.00>
ST_53 : Operation 2077 [1/1] (0.00ns)   --->   "%conv_i3122_cast = sext i8 %empty_60"   --->   Operation 2077 'sext' 'conv_i3122_cast' <Predicate = (icmp_ln218)> <Delay = 0.00>
ST_53 : Operation 2078 [1/1] (0.00ns)   --->   "%empty_61 = trunc i32 %mul_i4677_lcssa1_phi_load"   --->   Operation 2078 'trunc' 'empty_61' <Predicate = (icmp_ln218)> <Delay = 0.00>
ST_53 : Operation 2079 [1/1] (1.82ns)   --->   "%m98 = add i9 %empty_61, i9 %sext_ln139" [cc/case_1.cc:139]   --->   Operation 2079 'add' 'm98' <Predicate = (icmp_ln218)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2080 [1/1] (0.00ns)   --->   "%m98_cast = sext i9 %m98" [cc/case_1.cc:139]   --->   Operation 2080 'sext' 'm98_cast' <Predicate = (icmp_ln218)> <Delay = 0.00>
ST_53 : Operation 2081 [1/1] (0.00ns)   --->   "%conv_i5842_cast = sext i6 %empty_54"   --->   Operation 2081 'sext' 'conv_i5842_cast' <Predicate = (icmp_ln218)> <Delay = 0.00>
ST_53 : Operation 2082 [1/1] (3.78ns)   --->   "%mul_i2862 = mul i12 %conv_i5842_cast, i12 %conv25_i6544_cast"   --->   Operation 2082 'mul' 'mul_i2862' <Predicate = (icmp_ln218)> <Delay = 3.78> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2083 [1/1] (0.00ns)   --->   "%m99 = trunc i12 %mul_i2862"   --->   Operation 2083 'trunc' 'm99' <Predicate = (icmp_ln218)> <Delay = 0.00>
ST_53 : Operation 2084 [1/1] (0.00ns)   --->   "%mul_i3935_phi_cast = sext i6 %mul_i3935_phi_load"   --->   Operation 2084 'sext' 'mul_i3935_phi_cast' <Predicate = (icmp_ln218)> <Delay = 0.00>
ST_53 : Operation 2085 [1/1] (0.00ns)   --->   "%empty_62 = trunc i32 %add_i5081_lcssa_lcssa_phi_load"   --->   Operation 2085 'trunc' 'empty_62' <Predicate = (icmp_ln218)> <Delay = 0.00>
ST_53 : Operation 2086 [1/1] (0.00ns)   --->   "%m99_cast = sext i6 %m99"   --->   Operation 2086 'sext' 'm99_cast' <Predicate = (icmp_ln218)> <Delay = 0.00>
ST_53 : Operation 2087 [1/1] (0.00ns)   --->   "%add_i5831_cast925 = sext i6 %add_i5831"   --->   Operation 2087 'sext' 'add_i5831_cast925' <Predicate = (icmp_ln218)> <Delay = 0.00>
ST_53 : Operation 2088 [1/1] (0.00ns)   --->   "%trunc_ln181_cast = sext i10 %trunc_ln181" [cc/case_1.cc:181]   --->   Operation 2088 'sext' 'trunc_ln181_cast' <Predicate = (icmp_ln218)> <Delay = 0.00>
ST_53 : Operation 2089 [1/1] (0.00ns)   --->   "%add_i3624_phi_cast1091 = sext i9 %add_i3624_phi_load"   --->   Operation 2089 'sext' 'add_i3624_phi_cast1091' <Predicate = (icmp_ln218)> <Delay = 0.00>
ST_53 : Operation 2090 [1/1] (0.00ns)   --->   "%m21_cast1090 = sext i7 %m21"   --->   Operation 2090 'sext' 'm21_cast1090' <Predicate = (icmp_ln218)> <Delay = 0.00>
ST_53 : Operation 2091 [1/1] (6.78ns)   --->   "%mul_i2065 = mul i16 %m21_cast1090, i16 %add_i3624_phi_cast1091"   --->   Operation 2091 'mul' 'mul_i2065' <Predicate = (icmp_ln218)> <Delay = 6.78> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2092 [1/1] (0.00ns)   --->   "%m110 = trunc i16 %mul_i2065"   --->   Operation 2092 'trunc' 'm110' <Predicate = (icmp_ln218)> <Delay = 0.00>
ST_53 : Operation 2093 [1/1] (0.00ns)   --->   "%m110_cast = sext i10 %m110"   --->   Operation 2093 'sext' 'm110_cast' <Predicate = (icmp_ln218)> <Delay = 0.00>
ST_53 : Operation 2094 [1/1] (0.00ns)   --->   "%empty_63 = trunc i12 %mul_i2862"   --->   Operation 2094 'trunc' 'empty_63' <Predicate = (icmp_ln218)> <Delay = 0.00>
ST_53 : Operation 2095 [1/1] (0.00ns)   --->   "%empty_64 = trunc i6 %in_scalar_load_3"   --->   Operation 2095 'trunc' 'empty_64' <Predicate = (icmp_ln218)> <Delay = 0.00>
ST_53 : Operation 2096 [1/1] (2.34ns)   --->   "%m112 = mul i4 %empty_63, i4 %empty_64"   --->   Operation 2096 'mul' 'm112' <Predicate = (icmp_ln218)> <Delay = 2.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 2097 [1/1] (0.00ns)   --->   "%sext_ln22_3 = sext i4 %m112" [cc/case_1.cc:22]   --->   Operation 2097 'sext' 'sext_ln22_3' <Predicate = (icmp_ln218)> <Delay = 0.00>
ST_53 : Operation 2098 [1/1] (1.58ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten6"   --->   Operation 2098 'store' 'store_ln0' <Predicate = (icmp_ln218)> <Delay = 1.58>
ST_53 : Operation 2099 [1/1] (1.58ns)   --->   "%store_ln238 = store i6 0, i6 %i_n7_1" [cc/case_1.cc:238]   --->   Operation 2099 'store' 'store_ln238' <Predicate = (icmp_ln218)> <Delay = 1.58>
ST_53 : Operation 2100 [1/1] (1.58ns)   --->   "%store_ln22 = store i32 %m18_23, i32 %m18_21" [cc/case_1.cc:22]   --->   Operation 2100 'store' 'store_ln22' <Predicate = (icmp_ln218)> <Delay = 1.58>
ST_53 : Operation 2101 [1/1] (0.00ns)   --->   "%br_ln237 = br void %for.inc891" [cc/case_1.cc:237]   --->   Operation 2101 'br' 'br_ln237' <Predicate = (icmp_ln218)> <Delay = 0.00>

State 54 <SV = 35> <Delay = 7.51>
ST_54 : Operation 2102 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_10_load_1 = load i5 %in_data_10_addr_1" [cc/case_1.cc:219]   --->   Operation 2102 'load' 'in_data_10_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_54 : Operation 2103 [1/1] (0.00ns)   --->   "%sext_ln219 = sext i3 %in_data_10_load_1" [cc/case_1.cc:219]   --->   Operation 2103 'sext' 'sext_ln219' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 2104 [1/1] (1.82ns)   --->   "%m83 = add i9 %sext_ln219, i9 %empty_59" [cc/case_1.cc:219]   --->   Operation 2104 'add' 'm83' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2105 [1/1] (0.00ns)   --->   "%specfucore_ln87 = specfucore void @_ssdm_op_SpecFUCore, i9 %m83, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:87]   --->   Operation 2105 'specfucore' 'specfucore_ln87' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 2106 [1/1] (0.00ns)   --->   "%specfucore_ln532 = specfucore void @_ssdm_op_SpecFUCore, i9 %m83, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:532]   --->   Operation 2106 'specfucore' 'specfucore_ln532' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 2107 [1/1] (0.00ns)   --->   "%specfucore_ln53 = specfucore void @_ssdm_op_SpecFUCore, i9 %m83, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:53]   --->   Operation 2107 'specfucore' 'specfucore_ln53' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 2108 [1/1] (0.00ns)   --->   "%specfucore_ln500 = specfucore void @_ssdm_op_SpecFUCore, i9 %m83, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:500]   --->   Operation 2108 'specfucore' 'specfucore_ln500' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 2109 [1/1] (0.00ns)   --->   "%specfucore_ln462 = specfucore void @_ssdm_op_SpecFUCore, i9 %m83, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:462]   --->   Operation 2109 'specfucore' 'specfucore_ln462' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 2110 [1/1] (0.00ns)   --->   "%specfucore_ln428 = specfucore void @_ssdm_op_SpecFUCore, i9 %m83, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:428]   --->   Operation 2110 'specfucore' 'specfucore_ln428' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 2111 [1/1] (0.00ns)   --->   "%specfucore_ln393 = specfucore void @_ssdm_op_SpecFUCore, i9 %m83, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:393]   --->   Operation 2111 'specfucore' 'specfucore_ln393' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 2112 [1/1] (0.00ns)   --->   "%specfucore_ln359 = specfucore void @_ssdm_op_SpecFUCore, i9 %m83, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:359]   --->   Operation 2112 'specfucore' 'specfucore_ln359' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 2113 [1/1] (0.00ns)   --->   "%specfucore_ln324 = specfucore void @_ssdm_op_SpecFUCore, i9 %m83, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:324]   --->   Operation 2113 'specfucore' 'specfucore_ln324' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 2114 [1/1] (0.00ns)   --->   "%specfucore_ln31 = specfucore void @_ssdm_op_SpecFUCore, i9 %m83, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/directive.tcl:31]   --->   Operation 2114 'specfucore' 'specfucore_ln31' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 2115 [1/1] (0.00ns)   --->   "%specfucore_ln290 = specfucore void @_ssdm_op_SpecFUCore, i9 %m83, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:290]   --->   Operation 2115 'specfucore' 'specfucore_ln290' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 2116 [1/1] (0.00ns)   --->   "%specfucore_ln256 = specfucore void @_ssdm_op_SpecFUCore, i9 %m83, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:256]   --->   Operation 2116 'specfucore' 'specfucore_ln256' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 2117 [1/1] (0.00ns)   --->   "%specfucore_ln223 = specfucore void @_ssdm_op_SpecFUCore, i9 %m83, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:223]   --->   Operation 2117 'specfucore' 'specfucore_ln223' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 2118 [1/1] (0.00ns)   --->   "%specfucore_ln191 = specfucore void @_ssdm_op_SpecFUCore, i9 %m83, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:191]   --->   Operation 2118 'specfucore' 'specfucore_ln191' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 2119 [1/1] (0.00ns)   --->   "%specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i9 %m83, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:18]   --->   Operation 2119 'specfucore' 'specfucore_ln18' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 2120 [1/1] (0.00ns)   --->   "%specfucore_ln157 = specfucore void @_ssdm_op_SpecFUCore, i9 %m83, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:157]   --->   Operation 2120 'specfucore' 'specfucore_ln157' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 2121 [1/1] (0.00ns)   --->   "%specfucore_ln125 = specfucore void @_ssdm_op_SpecFUCore, i9 %m83, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:125]   --->   Operation 2121 'specfucore' 'specfucore_ln125' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 2122 [1/1] (0.00ns)   --->   "%sext_ln221 = sext i9 %m83" [cc/case_1.cc:221]   --->   Operation 2122 'sext' 'sext_ln221' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 2123 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_14_load_2 = load i5 %in_data_14_addr_2" [cc/case_1.cc:221]   --->   Operation 2123 'load' 'in_data_14_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_54 : Operation 2124 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_4_load_35 = load i5 %in_data_4_addr_35" [cc/case_1.cc:221]   --->   Operation 2124 'load' 'in_data_4_load_35' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_54 : Operation 2125 [1/1] (0.00ns)   --->   "%sext_ln221_1 = sext i3 %in_data_14_load_2" [cc/case_1.cc:221]   --->   Operation 2125 'sext' 'sext_ln221_1' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 2126 [1/1] (0.00ns)   --->   "%sext_ln221_2 = sext i3 %in_data_4_load_35" [cc/case_1.cc:221]   --->   Operation 2126 'sext' 'sext_ln221_2' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 2127 [1/1] (1.65ns)   --->   "%m84 = add i4 %sext_ln221_2, i4 %sext_ln221_1" [cc/case_1.cc:218]   --->   Operation 2127 'add' 'm84' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2128 [1/1] (0.00ns)   --->   "%sext_ln222 = sext i3 %in_data_4_load_35" [cc/case_1.cc:222]   --->   Operation 2128 'sext' 'sext_ln222' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 2129 [1/1] (1.63ns)   --->   "%m85 = add i12 %sext_ln22_2, i12 %sext_ln222" [cc/case_1.cc:222]   --->   Operation 2129 'add' 'm85' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2130 [1/1] (0.00ns)   --->   "%sext_ln223 = sext i4 %m84" [cc/case_1.cc:223]   --->   Operation 2130 'sext' 'sext_ln223' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 2131 [1/1] (1.82ns)   --->   "%add_ln223 = add i10 %sext_ln221, i10 %sext_ln223" [cc/case_1.cc:223]   --->   Operation 2131 'add' 'add_ln223' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2132 [1/1] (0.00ns)   --->   "%sext_ln223_1 = sext i10 %add_ln223" [cc/case_1.cc:223]   --->   Operation 2132 'sext' 'sext_ln223_1' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 2133 [1/1] (1.54ns)   --->   "%add_ln223_1 = add i12 %sext_ln223_1, i12 %m85" [cc/case_1.cc:223]   --->   Operation 2133 'add' 'add_ln223_1' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 2134 [1/1] (0.00ns)   --->   "%store_ln219 = store i9 %m83, i9 %add_i3624_phi" [cc/case_1.cc:219]   --->   Operation 2134 'store' 'store_ln219' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 2135 [1/1] (0.00ns)   --->   "%store_ln222 = store i12 %m85, i12 %add_i3503_phi" [cc/case_1.cc:222]   --->   Operation 2135 'store' 'store_ln222' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 2136 [1/1] (0.00ns)   --->   "%store_ln218 = store i4 %m84, i4 %add_i3557_phi" [cc/case_1.cc:218]   --->   Operation 2136 'store' 'store_ln218' <Predicate = true> <Delay = 0.00>

State 55 <SV = 36> <Delay = 4.14>
ST_55 : Operation 2137 [1/1] (0.00ns)   --->   "%specpipeline_ln987 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_29" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:987]   --->   Operation 2137 'specpipeline' 'specpipeline_ln987' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 2138 [1/1] (0.00ns)   --->   "%speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [cc/case_1.cc:22]   --->   Operation 2138 'speclooptripcount' 'speclooptripcount_ln22' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 2139 [1/1] (0.00ns)   --->   "%specloopname_ln218 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31" [cc/case_1.cc:218]   --->   Operation 2139 'specloopname' 'specloopname_ln218' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 2140 [1/1] (0.00ns)   --->   "%rbegin14 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_2" [cc/case_1.cc:218]   --->   Operation 2140 'specregionbegin' 'rbegin14' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 2141 [1/1] (0.00ns)   --->   "%rend94932 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_2, i32 %rbegin14" [cc/case_1.cc:219]   --->   Operation 2141 'specregionend' 'rend94932' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 2142 [1/1] (0.00ns)   --->   "%sext_ln223_2 = sext i12 %add_ln223_1" [cc/case_1.cc:223]   --->   Operation 2142 'sext' 'sext_ln223_2' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 2143 [1/1] (2.55ns)   --->   "%m18_24 = add i32 %m18_23, i32 %sext_ln223_2" [cc/case_1.cc:223]   --->   Operation 2143 'add' 'm18_24' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 2144 [1/1] (1.58ns)   --->   "%store_ln22 = store i32 %m18_24, i32 %m18_17" [cc/case_1.cc:22]   --->   Operation 2144 'store' 'store_ln22' <Predicate = true> <Delay = 1.58>
ST_55 : Operation 2145 [1/1] (0.00ns)   --->   "%br_ln218 = br void %for.inc610" [cc/case_1.cc:218]   --->   Operation 2145 'br' 'br_ln218' <Predicate = true> <Delay = 0.00>

State 56 <SV = 35> <Delay = 6.42>
ST_56 : Operation 2146 [1/1] (0.00ns)   --->   "%indvar_flatten6_load = load i11 %indvar_flatten6" [cc/case_1.cc:237]   --->   Operation 2146 'load' 'indvar_flatten6_load' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 2147 [1/1] (1.63ns)   --->   "%icmp_ln237 = icmp_eq  i11 %indvar_flatten6_load, i11 1024" [cc/case_1.cc:237]   --->   Operation 2147 'icmp' 'icmp_ln237' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2148 [1/1] (1.63ns)   --->   "%add_ln237 = add i11 %indvar_flatten6_load, i11 1" [cc/case_1.cc:237]   --->   Operation 2148 'add' 'add_ln237' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2149 [1/1] (0.00ns)   --->   "%br_ln237 = br i1 %icmp_ln237, void %fpga_resource_hint.for.inc891.39373, void %for.cond.cleanup720" [cc/case_1.cc:237]   --->   Operation 2149 'br' 'br_ln237' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 2150 [1/1] (0.00ns)   --->   "%i_n7_1_load = load i6 %i_n7_1" [cc/case_1.cc:238]   --->   Operation 2150 'load' 'i_n7_1_load' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_56 : Operation 2151 [1/1] (1.82ns)   --->   "%icmp_ln238 = icmp_eq  i6 %i_n7_1_load, i6 32" [cc/case_1.cc:238]   --->   Operation 2151 'icmp' 'icmp_ln238' <Predicate = (!icmp_ln237)> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2152 [1/1] (1.18ns)   --->   "%select_ln991 = select i1 %icmp_ln238, i6 0, i6 %i_n7_1_load" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:991]   --->   Operation 2152 'select' 'select_ln991' <Predicate = (!icmp_ln237)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 2153 [1/1] (0.00ns)   --->   "%zext_ln238 = zext i6 %select_ln991" [cc/case_1.cc:238]   --->   Operation 2153 'zext' 'zext_ln238' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_56 : Operation 2154 [1/1] (0.00ns)   --->   "%in_data_12_addr_34 = getelementptr i3 %in_data_12, i64 0, i64 %zext_ln238" [cc/case_1.cc:255]   --->   Operation 2154 'getelementptr' 'in_data_12_addr_34' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_56 : Operation 2155 [2/2] (2.32ns)   --->   "%in_data_12_load_34 = load i5 %in_data_12_addr_34" [cc/case_1.cc:255]   --->   Operation 2155 'load' 'in_data_12_load_34' <Predicate = (!icmp_ln237)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_56 : Operation 2156 [1/1] (0.00ns)   --->   "%specfucore_ln97 = specfucore void @_ssdm_op_SpecFUCore, i16 %mul_i2065, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:97]   --->   Operation 2156 'specfucore' 'specfucore_ln97' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_56 : Operation 2157 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i16 %mul_i2065, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:63]   --->   Operation 2157 'specfucore' 'specfucore_ln63' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_56 : Operation 2158 [1/1] (0.00ns)   --->   "%specfucore_ln542 = specfucore void @_ssdm_op_SpecFUCore, i16 %mul_i2065, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:542]   --->   Operation 2158 'specfucore' 'specfucore_ln542' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_56 : Operation 2159 [1/1] (0.00ns)   --->   "%specfucore_ln510 = specfucore void @_ssdm_op_SpecFUCore, i16 %mul_i2065, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:510]   --->   Operation 2159 'specfucore' 'specfucore_ln510' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_56 : Operation 2160 [1/1] (0.00ns)   --->   "%specfucore_ln472 = specfucore void @_ssdm_op_SpecFUCore, i16 %mul_i2065, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:472]   --->   Operation 2160 'specfucore' 'specfucore_ln472' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_56 : Operation 2161 [1/1] (0.00ns)   --->   "%specfucore_ln46 = specfucore void @_ssdm_op_SpecFUCore, i16 %mul_i2065, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/directive.tcl:46]   --->   Operation 2161 'specfucore' 'specfucore_ln46' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_56 : Operation 2162 [1/1] (0.00ns)   --->   "%specfucore_ln438 = specfucore void @_ssdm_op_SpecFUCore, i16 %mul_i2065, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:438]   --->   Operation 2162 'specfucore' 'specfucore_ln438' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_56 : Operation 2163 [1/1] (0.00ns)   --->   "%specfucore_ln403 = specfucore void @_ssdm_op_SpecFUCore, i16 %mul_i2065, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:403]   --->   Operation 2163 'specfucore' 'specfucore_ln403' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_56 : Operation 2164 [1/1] (0.00ns)   --->   "%specfucore_ln369 = specfucore void @_ssdm_op_SpecFUCore, i16 %mul_i2065, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:369]   --->   Operation 2164 'specfucore' 'specfucore_ln369' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_56 : Operation 2165 [1/1] (0.00ns)   --->   "%specfucore_ln334 = specfucore void @_ssdm_op_SpecFUCore, i16 %mul_i2065, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:334]   --->   Operation 2165 'specfucore' 'specfucore_ln334' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_56 : Operation 2166 [1/1] (0.00ns)   --->   "%specfucore_ln300 = specfucore void @_ssdm_op_SpecFUCore, i16 %mul_i2065, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:300]   --->   Operation 2166 'specfucore' 'specfucore_ln300' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_56 : Operation 2167 [1/1] (0.00ns)   --->   "%specfucore_ln28 = specfucore void @_ssdm_op_SpecFUCore, i16 %mul_i2065, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:28]   --->   Operation 2167 'specfucore' 'specfucore_ln28' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_56 : Operation 2168 [1/1] (0.00ns)   --->   "%specfucore_ln266 = specfucore void @_ssdm_op_SpecFUCore, i16 %mul_i2065, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:266]   --->   Operation 2168 'specfucore' 'specfucore_ln266' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_56 : Operation 2169 [1/1] (0.00ns)   --->   "%specfucore_ln233 = specfucore void @_ssdm_op_SpecFUCore, i16 %mul_i2065, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:233]   --->   Operation 2169 'specfucore' 'specfucore_ln233' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_56 : Operation 2170 [1/1] (0.00ns)   --->   "%specfucore_ln201 = specfucore void @_ssdm_op_SpecFUCore, i16 %mul_i2065, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:201]   --->   Operation 2170 'specfucore' 'specfucore_ln201' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_56 : Operation 2171 [1/1] (0.00ns)   --->   "%specfucore_ln167 = specfucore void @_ssdm_op_SpecFUCore, i16 %mul_i2065, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:167]   --->   Operation 2171 'specfucore' 'specfucore_ln167' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_56 : Operation 2172 [1/1] (0.00ns)   --->   "%specfucore_ln135 = specfucore void @_ssdm_op_SpecFUCore, i16 %mul_i2065, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:135]   --->   Operation 2172 'specfucore' 'specfucore_ln135' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_56 : Operation 2173 [1/1] (1.82ns)   --->   "%add_ln238 = add i6 %select_ln991, i6 1" [cc/case_1.cc:238]   --->   Operation 2173 'add' 'add_ln238' <Predicate = (!icmp_ln237)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 2174 [1/1] (1.58ns)   --->   "%store_ln237 = store i11 %add_ln237, i11 %indvar_flatten6" [cc/case_1.cc:237]   --->   Operation 2174 'store' 'store_ln237' <Predicate = (!icmp_ln237)> <Delay = 1.58>
ST_56 : Operation 2175 [1/1] (1.58ns)   --->   "%store_ln238 = store i6 %add_ln238, i6 %i_n7_1" [cc/case_1.cc:238]   --->   Operation 2175 'store' 'store_ln238' <Predicate = (!icmp_ln237)> <Delay = 1.58>

State 57 <SV = 36> <Delay = 2.32>
ST_57 : Operation 2176 [1/1] (0.00ns)   --->   "%in_data_2_addr_36 = getelementptr i3 %in_data_2, i64 0, i64 %zext_ln238" [cc/case_1.cc:239]   --->   Operation 2176 'getelementptr' 'in_data_2_addr_36' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_57 : Operation 2177 [2/2] (2.32ns)   --->   "%in_data_2_load_36 = load i5 %in_data_2_addr_36" [cc/case_1.cc:239]   --->   Operation 2177 'load' 'in_data_2_load_36' <Predicate = (!icmp_ln237)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_57 : Operation 2178 [1/1] (0.00ns)   --->   "%in_data_0_addr_35 = getelementptr i3 %in_data_0, i64 0, i64 %zext_ln238" [cc/case_1.cc:240]   --->   Operation 2178 'getelementptr' 'in_data_0_addr_35' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_57 : Operation 2179 [2/2] (2.32ns)   --->   "%in_data_0_load_35 = load i5 %in_data_0_addr_35" [cc/case_1.cc:240]   --->   Operation 2179 'load' 'in_data_0_load_35' <Predicate = (!icmp_ln237)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_57 : Operation 2180 [1/1] (0.00ns)   --->   "%in_data_8_addr_35 = getelementptr i3 %in_data_8, i64 0, i64 %zext_ln238" [cc/case_1.cc:240]   --->   Operation 2180 'getelementptr' 'in_data_8_addr_35' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_57 : Operation 2181 [2/2] (2.32ns)   --->   "%in_data_8_load_35 = load i5 %in_data_8_addr_35" [cc/case_1.cc:240]   --->   Operation 2181 'load' 'in_data_8_load_35' <Predicate = (!icmp_ln237)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_57 : Operation 2182 [1/1] (0.00ns)   --->   "%in_data_16_addr_2 = getelementptr i3 %in_data_16, i64 0, i64 %zext_ln238" [cc/case_1.cc:244]   --->   Operation 2182 'getelementptr' 'in_data_16_addr_2' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_57 : Operation 2183 [2/2] (2.32ns)   --->   "%in_data_16_load_2 = load i5 %in_data_16_addr_2" [cc/case_1.cc:244]   --->   Operation 2183 'load' 'in_data_16_load_2' <Predicate = (!icmp_ln237)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_57 : Operation 2184 [1/1] (0.00ns)   --->   "%in_data_10_addr_2 = getelementptr i3 %in_data_10, i64 0, i64 %zext_ln238" [cc/case_1.cc:248]   --->   Operation 2184 'getelementptr' 'in_data_10_addr_2' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_57 : Operation 2185 [2/2] (2.32ns)   --->   "%in_data_10_load_34 = load i5 %in_data_10_addr_2" [cc/case_1.cc:259]   --->   Operation 2185 'load' 'in_data_10_load_34' <Predicate = (!icmp_ln237)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_57 : Operation 2186 [1/1] (0.00ns)   --->   "%in_data_14_addr_4 = getelementptr i3 %in_data_14, i64 0, i64 %zext_ln238" [cc/case_1.cc:252]   --->   Operation 2186 'getelementptr' 'in_data_14_addr_4' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_57 : Operation 2187 [2/2] (2.32ns)   --->   "%in_data_14_load_4 = load i5 %in_data_14_addr_4" [cc/case_1.cc:252]   --->   Operation 2187 'load' 'in_data_14_load_4' <Predicate = (!icmp_ln237)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_57 : Operation 2188 [1/1] (0.00ns)   --->   "%in_data_4_addr_36 = getelementptr i3 %in_data_4, i64 0, i64 %zext_ln238" [cc/case_1.cc:253]   --->   Operation 2188 'getelementptr' 'in_data_4_addr_36' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_57 : Operation 2189 [2/2] (2.32ns)   --->   "%in_data_4_load_36 = load i5 %in_data_4_addr_36" [cc/case_1.cc:253]   --->   Operation 2189 'load' 'in_data_4_load_36' <Predicate = (!icmp_ln237)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_57 : Operation 2190 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_12_load_34 = load i5 %in_data_12_addr_34" [cc/case_1.cc:255]   --->   Operation 2190 'load' 'in_data_12_load_34' <Predicate = (!icmp_ln237)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_57 : Operation 2191 [1/1] (0.00ns)   --->   "%in_data_6_addr_33 = getelementptr i3 %in_data_6, i64 0, i64 %zext_ln238" [cc/case_1.cc:259]   --->   Operation 2191 'getelementptr' 'in_data_6_addr_33' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_57 : Operation 2192 [2/2] (2.32ns)   --->   "%in_data_6_load_34 = load i5 %in_data_6_addr_33" [cc/case_1.cc:259]   --->   Operation 2192 'load' 'in_data_6_load_34' <Predicate = (!icmp_ln237)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>

State 58 <SV = 37> <Delay = 8.74>
ST_58 : Operation 2193 [1/1] (0.00ns)   --->   "%mul_i2809_phi_load = load i6 %mul_i2809_phi" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:991]   --->   Operation 2193 'load' 'mul_i2809_phi_load' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 2194 [1/1] (0.00ns)   --->   "%add_i3060_phi_load = load i4 %add_i3060_phi" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:991]   --->   Operation 2194 'load' 'add_i3060_phi_load' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 2195 [1/1] (0.00ns)   --->   "%sext_ln991 = sext i4 %add_i3060_phi_load" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:991]   --->   Operation 2195 'sext' 'sext_ln991' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 2196 [1/1] (0.00ns)   --->   "%sext_ln991_1 = sext i6 %mul_i2809_phi_load" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:991]   --->   Operation 2196 'sext' 'sext_ln991_1' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 2197 [1/1] (0.00ns)   --->   "%specpipeline_ln991 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_29" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:991]   --->   Operation 2197 'specpipeline' 'specpipeline_ln991' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 2198 [1/1] (0.00ns)   --->   "%add_i3557_phi_load = load i4 %add_i3557_phi" [cc/case_1.cc:254]   --->   Operation 2198 'load' 'add_i3557_phi_load' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2199 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_2_load_36 = load i5 %in_data_2_addr_36" [cc/case_1.cc:239]   --->   Operation 2199 'load' 'in_data_2_load_36' <Predicate = (!icmp_ln237)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_58 : Operation 2200 [1/1] (0.00ns)   --->   "%sext_ln239 = sext i3 %in_data_2_load_36" [cc/case_1.cc:239]   --->   Operation 2200 'sext' 'sext_ln239' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2201 [1/1] (0.00ns)   --->   "%sext_ln239_1 = sext i3 %in_data_2_load_36" [cc/case_1.cc:239]   --->   Operation 2201 'sext' 'sext_ln239_1' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2202 [1/1] (6.42ns)   --->   "%mul_ln239 = mul i11 %conv_i3122_cast, i11 %sext_ln239_1" [cc/case_1.cc:239]   --->   Operation 2202 'mul' 'mul_ln239' <Predicate = (!icmp_ln237)> <Delay = 6.42> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2203 [1/1] (0.00ns)   --->   "%specfucore_ln89 = specfucore void @_ssdm_op_SpecFUCore, i11 %mul_ln239, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:89]   --->   Operation 2203 'specfucore' 'specfucore_ln89' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2204 [1/1] (0.00ns)   --->   "%specfucore_ln55 = specfucore void @_ssdm_op_SpecFUCore, i11 %mul_ln239, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:55]   --->   Operation 2204 'specfucore' 'specfucore_ln55' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2205 [1/1] (0.00ns)   --->   "%specfucore_ln534 = specfucore void @_ssdm_op_SpecFUCore, i11 %mul_ln239, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:534]   --->   Operation 2205 'specfucore' 'specfucore_ln534' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2206 [1/1] (0.00ns)   --->   "%specfucore_ln502 = specfucore void @_ssdm_op_SpecFUCore, i11 %mul_ln239, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:502]   --->   Operation 2206 'specfucore' 'specfucore_ln502' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2207 [1/1] (0.00ns)   --->   "%specfucore_ln464 = specfucore void @_ssdm_op_SpecFUCore, i11 %mul_ln239, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:464]   --->   Operation 2207 'specfucore' 'specfucore_ln464' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2208 [1/1] (0.00ns)   --->   "%specfucore_ln430 = specfucore void @_ssdm_op_SpecFUCore, i11 %mul_ln239, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:430]   --->   Operation 2208 'specfucore' 'specfucore_ln430' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2209 [1/1] (0.00ns)   --->   "%specfucore_ln395 = specfucore void @_ssdm_op_SpecFUCore, i11 %mul_ln239, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:395]   --->   Operation 2209 'specfucore' 'specfucore_ln395' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2210 [1/1] (0.00ns)   --->   "%specfucore_ln38 = specfucore void @_ssdm_op_SpecFUCore, i11 %mul_ln239, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/directive.tcl:38]   --->   Operation 2210 'specfucore' 'specfucore_ln38' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2211 [1/1] (0.00ns)   --->   "%specfucore_ln361 = specfucore void @_ssdm_op_SpecFUCore, i11 %mul_ln239, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:361]   --->   Operation 2211 'specfucore' 'specfucore_ln361' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2212 [1/1] (0.00ns)   --->   "%specfucore_ln326 = specfucore void @_ssdm_op_SpecFUCore, i11 %mul_ln239, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:326]   --->   Operation 2212 'specfucore' 'specfucore_ln326' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2213 [1/1] (0.00ns)   --->   "%specfucore_ln292 = specfucore void @_ssdm_op_SpecFUCore, i11 %mul_ln239, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:292]   --->   Operation 2213 'specfucore' 'specfucore_ln292' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2214 [1/1] (0.00ns)   --->   "%specfucore_ln258 = specfucore void @_ssdm_op_SpecFUCore, i11 %mul_ln239, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:258]   --->   Operation 2214 'specfucore' 'specfucore_ln258' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2215 [1/1] (0.00ns)   --->   "%specfucore_ln225 = specfucore void @_ssdm_op_SpecFUCore, i11 %mul_ln239, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:225]   --->   Operation 2215 'specfucore' 'specfucore_ln225' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2216 [1/1] (0.00ns)   --->   "%specfucore_ln20 = specfucore void @_ssdm_op_SpecFUCore, i11 %mul_ln239, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:20]   --->   Operation 2216 'specfucore' 'specfucore_ln20' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2217 [1/1] (0.00ns)   --->   "%specfucore_ln193 = specfucore void @_ssdm_op_SpecFUCore, i11 %mul_ln239, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:193]   --->   Operation 2217 'specfucore' 'specfucore_ln193' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2218 [1/1] (0.00ns)   --->   "%specfucore_ln159 = specfucore void @_ssdm_op_SpecFUCore, i11 %mul_ln239, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:159]   --->   Operation 2218 'specfucore' 'specfucore_ln159' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2219 [1/1] (0.00ns)   --->   "%specfucore_ln127 = specfucore void @_ssdm_op_SpecFUCore, i11 %mul_ln239, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:127]   --->   Operation 2219 'specfucore' 'specfucore_ln127' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2220 [1/1] (0.00ns)   --->   "%m96 = trunc i11 %mul_ln239" [cc/case_1.cc:239]   --->   Operation 2220 'trunc' 'm96' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2221 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_0_load_35 = load i5 %in_data_0_addr_35" [cc/case_1.cc:240]   --->   Operation 2221 'load' 'in_data_0_load_35' <Predicate = (!icmp_ln237)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_58 : Operation 2222 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_8_load_35 = load i5 %in_data_8_addr_35" [cc/case_1.cc:240]   --->   Operation 2222 'load' 'in_data_8_load_35' <Predicate = (!icmp_ln237)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_58 : Operation 2223 [1/1] (0.00ns)   --->   "%sext_ln240 = sext i3 %in_data_0_load_35" [cc/case_1.cc:240]   --->   Operation 2223 'sext' 'sext_ln240' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2224 [1/1] (0.00ns)   --->   "%sext_ln240_1 = sext i3 %in_data_8_load_35" [cc/case_1.cc:240]   --->   Operation 2224 'sext' 'sext_ln240_1' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2225 [1/1] (1.65ns)   --->   "%m97 = add i4 %sext_ln240_1, i4 %sext_ln240" [cc/case_1.cc:240]   --->   Operation 2225 'add' 'm97' <Predicate = (!icmp_ln237)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2226 [1/1] (0.00ns)   --->   "%specfucore_ln90 = specfucore void @_ssdm_op_SpecFUCore, i4 %m97, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:90]   --->   Operation 2226 'specfucore' 'specfucore_ln90' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2227 [1/1] (0.00ns)   --->   "%specfucore_ln56 = specfucore void @_ssdm_op_SpecFUCore, i4 %m97, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:56]   --->   Operation 2227 'specfucore' 'specfucore_ln56' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2228 [1/1] (0.00ns)   --->   "%sext_ln77 = sext i4 %m97" [cc/case_1.cc:77]   --->   Operation 2228 'sext' 'sext_ln77' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2229 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_16_load_2 = load i5 %in_data_16_addr_2" [cc/case_1.cc:244]   --->   Operation 2229 'load' 'in_data_16_load_2' <Predicate = (!icmp_ln237)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_58 : Operation 2230 [1/1] (0.00ns)   --->   "%sext_ln244 = sext i3 %in_data_16_load_2" [cc/case_1.cc:244]   --->   Operation 2230 'sext' 'sext_ln244' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2231 [1/1] (3.22ns)   --->   "%m100 = mul i6 %sext_ln244, i6 %sext_ln244" [cc/case_1.cc:244]   --->   Operation 2231 'mul' 'm100' <Predicate = (!icmp_ln237)> <Delay = 3.22> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2232 [1/1] (0.00ns)   --->   "%specfucore_ln91 = specfucore void @_ssdm_op_SpecFUCore, i6 %m100, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:91]   --->   Operation 2232 'specfucore' 'specfucore_ln91' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2233 [1/1] (0.00ns)   --->   "%specfucore_ln57 = specfucore void @_ssdm_op_SpecFUCore, i6 %m100, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:57]   --->   Operation 2233 'specfucore' 'specfucore_ln57' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2234 [1/1] (0.00ns)   --->   "%specfucore_ln536 = specfucore void @_ssdm_op_SpecFUCore, i6 %m100, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:536]   --->   Operation 2234 'specfucore' 'specfucore_ln536' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2235 [1/1] (0.00ns)   --->   "%specfucore_ln504 = specfucore void @_ssdm_op_SpecFUCore, i6 %m100, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:504]   --->   Operation 2235 'specfucore' 'specfucore_ln504' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2236 [1/1] (0.00ns)   --->   "%specfucore_ln466 = specfucore void @_ssdm_op_SpecFUCore, i6 %m100, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:466]   --->   Operation 2236 'specfucore' 'specfucore_ln466' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2237 [1/1] (0.00ns)   --->   "%specfucore_ln432 = specfucore void @_ssdm_op_SpecFUCore, i6 %m100, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:432]   --->   Operation 2237 'specfucore' 'specfucore_ln432' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2238 [1/1] (0.00ns)   --->   "%specfucore_ln40 = specfucore void @_ssdm_op_SpecFUCore, i6 %m100, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/directive.tcl:40]   --->   Operation 2238 'specfucore' 'specfucore_ln40' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2239 [1/1] (0.00ns)   --->   "%specfucore_ln397 = specfucore void @_ssdm_op_SpecFUCore, i6 %m100, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:397]   --->   Operation 2239 'specfucore' 'specfucore_ln397' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2240 [1/1] (0.00ns)   --->   "%specfucore_ln363 = specfucore void @_ssdm_op_SpecFUCore, i6 %m100, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:363]   --->   Operation 2240 'specfucore' 'specfucore_ln363' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2241 [1/1] (0.00ns)   --->   "%specfucore_ln328 = specfucore void @_ssdm_op_SpecFUCore, i6 %m100, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:328]   --->   Operation 2241 'specfucore' 'specfucore_ln328' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2242 [1/1] (0.00ns)   --->   "%specfucore_ln294 = specfucore void @_ssdm_op_SpecFUCore, i6 %m100, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:294]   --->   Operation 2242 'specfucore' 'specfucore_ln294' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2243 [1/1] (0.00ns)   --->   "%specfucore_ln260 = specfucore void @_ssdm_op_SpecFUCore, i6 %m100, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:260]   --->   Operation 2243 'specfucore' 'specfucore_ln260' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2244 [1/1] (0.00ns)   --->   "%specfucore_ln227 = specfucore void @_ssdm_op_SpecFUCore, i6 %m100, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:227]   --->   Operation 2244 'specfucore' 'specfucore_ln227' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2245 [1/1] (0.00ns)   --->   "%specfucore_ln22 = specfucore void @_ssdm_op_SpecFUCore, i6 %m100, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:22]   --->   Operation 2245 'specfucore' 'specfucore_ln22' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2246 [1/1] (0.00ns)   --->   "%specfucore_ln195 = specfucore void @_ssdm_op_SpecFUCore, i6 %m100, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:195]   --->   Operation 2246 'specfucore' 'specfucore_ln195' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2247 [1/1] (0.00ns)   --->   "%specfucore_ln161 = specfucore void @_ssdm_op_SpecFUCore, i6 %m100, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:161]   --->   Operation 2247 'specfucore' 'specfucore_ln161' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2248 [1/1] (0.00ns)   --->   "%specfucore_ln129 = specfucore void @_ssdm_op_SpecFUCore, i6 %m100, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:129]   --->   Operation 2248 'specfucore' 'specfucore_ln129' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2249 [1/1] (0.00ns)   --->   "%sext_ln245 = sext i3 %in_data_8_load_35" [cc/case_1.cc:245]   --->   Operation 2249 'sext' 'sext_ln245' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2250 [1/1] (5.38ns)   --->   "%mul_ln245 = mul i9 %mul_i3935_phi_cast, i9 %sext_ln245" [cc/case_1.cc:245]   --->   Operation 2250 'mul' 'mul_ln245' <Predicate = (!icmp_ln237)> <Delay = 5.38> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2251 [1/1] (0.00ns)   --->   "%specfucore_ln92 = specfucore void @_ssdm_op_SpecFUCore, i9 %mul_ln245, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:92]   --->   Operation 2251 'specfucore' 'specfucore_ln92' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2252 [1/1] (0.00ns)   --->   "%specfucore_ln58 = specfucore void @_ssdm_op_SpecFUCore, i9 %mul_ln245, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:58]   --->   Operation 2252 'specfucore' 'specfucore_ln58' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2253 [1/1] (0.00ns)   --->   "%specfucore_ln537 = specfucore void @_ssdm_op_SpecFUCore, i9 %mul_ln245, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:537]   --->   Operation 2253 'specfucore' 'specfucore_ln537' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2254 [1/1] (0.00ns)   --->   "%specfucore_ln505 = specfucore void @_ssdm_op_SpecFUCore, i9 %mul_ln245, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:505]   --->   Operation 2254 'specfucore' 'specfucore_ln505' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2255 [1/1] (0.00ns)   --->   "%specfucore_ln467 = specfucore void @_ssdm_op_SpecFUCore, i9 %mul_ln245, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:467]   --->   Operation 2255 'specfucore' 'specfucore_ln467' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2256 [1/1] (0.00ns)   --->   "%specfucore_ln433 = specfucore void @_ssdm_op_SpecFUCore, i9 %mul_ln245, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:433]   --->   Operation 2256 'specfucore' 'specfucore_ln433' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2257 [1/1] (0.00ns)   --->   "%specfucore_ln41 = specfucore void @_ssdm_op_SpecFUCore, i9 %mul_ln245, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/directive.tcl:41]   --->   Operation 2257 'specfucore' 'specfucore_ln41' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2258 [1/1] (0.00ns)   --->   "%specfucore_ln398 = specfucore void @_ssdm_op_SpecFUCore, i9 %mul_ln245, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:398]   --->   Operation 2258 'specfucore' 'specfucore_ln398' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2259 [1/1] (0.00ns)   --->   "%specfucore_ln364 = specfucore void @_ssdm_op_SpecFUCore, i9 %mul_ln245, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:364]   --->   Operation 2259 'specfucore' 'specfucore_ln364' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2260 [1/1] (0.00ns)   --->   "%specfucore_ln329 = specfucore void @_ssdm_op_SpecFUCore, i9 %mul_ln245, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:329]   --->   Operation 2260 'specfucore' 'specfucore_ln329' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2261 [1/1] (0.00ns)   --->   "%specfucore_ln295 = specfucore void @_ssdm_op_SpecFUCore, i9 %mul_ln245, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:295]   --->   Operation 2261 'specfucore' 'specfucore_ln295' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2262 [1/1] (0.00ns)   --->   "%specfucore_ln261 = specfucore void @_ssdm_op_SpecFUCore, i9 %mul_ln245, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:261]   --->   Operation 2262 'specfucore' 'specfucore_ln261' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2263 [1/1] (0.00ns)   --->   "%specfucore_ln23 = specfucore void @_ssdm_op_SpecFUCore, i9 %mul_ln245, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:23]   --->   Operation 2263 'specfucore' 'specfucore_ln23' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2264 [1/1] (0.00ns)   --->   "%specfucore_ln228 = specfucore void @_ssdm_op_SpecFUCore, i9 %mul_ln245, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:228]   --->   Operation 2264 'specfucore' 'specfucore_ln228' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2265 [1/1] (0.00ns)   --->   "%specfucore_ln196 = specfucore void @_ssdm_op_SpecFUCore, i9 %mul_ln245, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:196]   --->   Operation 2265 'specfucore' 'specfucore_ln196' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2266 [1/1] (0.00ns)   --->   "%specfucore_ln162 = specfucore void @_ssdm_op_SpecFUCore, i9 %mul_ln245, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:162]   --->   Operation 2266 'specfucore' 'specfucore_ln162' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2267 [1/1] (0.00ns)   --->   "%specfucore_ln130 = specfucore void @_ssdm_op_SpecFUCore, i9 %mul_ln245, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:130]   --->   Operation 2267 'specfucore' 'specfucore_ln130' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2268 [1/1] (0.00ns)   --->   "%m101 = trunc i9 %mul_ln245" [cc/case_1.cc:245]   --->   Operation 2268 'trunc' 'm101' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2269 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_10_load_34 = load i5 %in_data_10_addr_2" [cc/case_1.cc:259]   --->   Operation 2269 'load' 'in_data_10_load_34' <Predicate = (!icmp_ln237)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_58 : Operation 2270 [1/1] (0.00ns)   --->   "%sext_ln250 = sext i3 %in_data_10_load_34" [cc/case_1.cc:250]   --->   Operation 2270 'sext' 'sext_ln250' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2271 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_14_load_4 = load i5 %in_data_14_addr_4" [cc/case_1.cc:252]   --->   Operation 2271 'load' 'in_data_14_load_4' <Predicate = (!icmp_ln237)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_58 : Operation 2272 [1/1] (0.00ns)   --->   "%sext_ln252 = sext i3 %in_data_14_load_4" [cc/case_1.cc:252]   --->   Operation 2272 'sext' 'sext_ln252' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2273 [1/1] (1.62ns)   --->   "%m105 = mul i4 %sext_ln252, i4 %sext_ln240" [cc/case_1.cc:252]   --->   Operation 2273 'mul' 'm105' <Predicate = (!icmp_ln237)> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2274 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_4_load_36 = load i5 %in_data_4_addr_36" [cc/case_1.cc:253]   --->   Operation 2274 'load' 'in_data_4_load_36' <Predicate = (!icmp_ln237)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_58 : Operation 2275 [1/1] (1.65ns)   --->   "%m106 = add i3 %in_data_4_load_36, i3 %in_data_0_load_35" [cc/case_1.cc:253]   --->   Operation 2275 'add' 'm106' <Predicate = (!icmp_ln237)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2276 [1/1] (0.00ns)   --->   "%specfucore_ln94 = specfucore void @_ssdm_op_SpecFUCore, i3 %m106, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:94]   --->   Operation 2276 'specfucore' 'specfucore_ln94' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2277 [1/1] (0.00ns)   --->   "%sext_ln254 = sext i3 %in_data_16_load_2" [cc/case_1.cc:254]   --->   Operation 2277 'sext' 'sext_ln254' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2278 [1/1] (2.34ns)   --->   "%m107 = mul i4 %add_i3557_phi_load, i4 %sext_ln254" [cc/case_1.cc:254]   --->   Operation 2278 'mul' 'm107' <Predicate = (!icmp_ln237)> <Delay = 2.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2279 [1/1] (0.00ns)   --->   "%sext_ln255 = sext i3 %in_data_12_load_34" [cc/case_1.cc:255]   --->   Operation 2279 'sext' 'sext_ln255' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2280 [1/1] (5.38ns)   --->   "%mul_ln255 = mul i9 %add_i5831_cast925, i9 %sext_ln255" [cc/case_1.cc:255]   --->   Operation 2280 'mul' 'mul_ln255' <Predicate = (!icmp_ln237)> <Delay = 5.38> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2281 [1/1] (0.00ns)   --->   "%specfucore_ln95 = specfucore void @_ssdm_op_SpecFUCore, i9 %mul_ln255, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:95]   --->   Operation 2281 'specfucore' 'specfucore_ln95' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2282 [1/1] (0.00ns)   --->   "%specfucore_ln61 = specfucore void @_ssdm_op_SpecFUCore, i9 %mul_ln255, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:61]   --->   Operation 2282 'specfucore' 'specfucore_ln61' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2283 [1/1] (0.00ns)   --->   "%specfucore_ln540 = specfucore void @_ssdm_op_SpecFUCore, i9 %mul_ln255, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:540]   --->   Operation 2283 'specfucore' 'specfucore_ln540' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2284 [1/1] (0.00ns)   --->   "%specfucore_ln508 = specfucore void @_ssdm_op_SpecFUCore, i9 %mul_ln255, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:508]   --->   Operation 2284 'specfucore' 'specfucore_ln508' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2285 [1/1] (0.00ns)   --->   "%specfucore_ln470 = specfucore void @_ssdm_op_SpecFUCore, i9 %mul_ln255, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:470]   --->   Operation 2285 'specfucore' 'specfucore_ln470' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2286 [1/1] (0.00ns)   --->   "%specfucore_ln44 = specfucore void @_ssdm_op_SpecFUCore, i9 %mul_ln255, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/directive.tcl:44]   --->   Operation 2286 'specfucore' 'specfucore_ln44' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2287 [1/1] (0.00ns)   --->   "%specfucore_ln436 = specfucore void @_ssdm_op_SpecFUCore, i9 %mul_ln255, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:436]   --->   Operation 2287 'specfucore' 'specfucore_ln436' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2288 [1/1] (0.00ns)   --->   "%specfucore_ln401 = specfucore void @_ssdm_op_SpecFUCore, i9 %mul_ln255, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:401]   --->   Operation 2288 'specfucore' 'specfucore_ln401' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2289 [1/1] (0.00ns)   --->   "%specfucore_ln367 = specfucore void @_ssdm_op_SpecFUCore, i9 %mul_ln255, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:367]   --->   Operation 2289 'specfucore' 'specfucore_ln367' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2290 [1/1] (0.00ns)   --->   "%specfucore_ln332 = specfucore void @_ssdm_op_SpecFUCore, i9 %mul_ln255, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:332]   --->   Operation 2290 'specfucore' 'specfucore_ln332' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2291 [1/1] (0.00ns)   --->   "%specfucore_ln298 = specfucore void @_ssdm_op_SpecFUCore, i9 %mul_ln255, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:298]   --->   Operation 2291 'specfucore' 'specfucore_ln298' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2292 [1/1] (0.00ns)   --->   "%specfucore_ln264 = specfucore void @_ssdm_op_SpecFUCore, i9 %mul_ln255, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:264]   --->   Operation 2292 'specfucore' 'specfucore_ln264' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2293 [1/1] (0.00ns)   --->   "%specfucore_ln26 = specfucore void @_ssdm_op_SpecFUCore, i9 %mul_ln255, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:26]   --->   Operation 2293 'specfucore' 'specfucore_ln26' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2294 [1/1] (0.00ns)   --->   "%specfucore_ln231 = specfucore void @_ssdm_op_SpecFUCore, i9 %mul_ln255, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:231]   --->   Operation 2294 'specfucore' 'specfucore_ln231' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2295 [1/1] (0.00ns)   --->   "%specfucore_ln199 = specfucore void @_ssdm_op_SpecFUCore, i9 %mul_ln255, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:199]   --->   Operation 2295 'specfucore' 'specfucore_ln199' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2296 [1/1] (0.00ns)   --->   "%specfucore_ln165 = specfucore void @_ssdm_op_SpecFUCore, i9 %mul_ln255, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:165]   --->   Operation 2296 'specfucore' 'specfucore_ln165' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2297 [1/1] (0.00ns)   --->   "%specfucore_ln133 = specfucore void @_ssdm_op_SpecFUCore, i9 %mul_ln255, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:133]   --->   Operation 2297 'specfucore' 'specfucore_ln133' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2298 [1/1] (0.00ns)   --->   "%m108 = trunc i9 %mul_ln255" [cc/case_1.cc:255]   --->   Operation 2298 'trunc' 'm108' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2299 [1/1] (0.00ns)   --->   "%sext_ln256 = sext i4 %m105" [cc/case_1.cc:256]   --->   Operation 2299 'sext' 'sext_ln256' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2300 [1/1] (0.00ns)   --->   "%sext_ln256_1 = sext i3 %m106" [cc/case_1.cc:256]   --->   Operation 2300 'sext' 'sext_ln256_1' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2301 [1/1] (0.00ns)   --->   "%sext_ln256_2 = sext i4 %m107" [cc/case_1.cc:256]   --->   Operation 2301 'sext' 'sext_ln256_2' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2302 [1/1] (0.00ns)   --->   "%sext_ln256_3 = sext i8 %m108" [cc/case_1.cc:256]   --->   Operation 2302 'sext' 'sext_ln256_3' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2303 [1/1] (0.00ns)   --->   "%sext_ln257 = sext i3 %in_data_12_load_34" [cc/case_1.cc:257]   --->   Operation 2303 'sext' 'sext_ln257' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2304 [1/1] (7.13ns)   --->   "%m109 = mul i13 %trunc_ln181_cast, i13 %sext_ln257" [cc/case_1.cc:257]   --->   Operation 2304 'mul' 'm109' <Predicate = (!icmp_ln237)> <Delay = 7.13> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.13> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2305 [1/1] (0.00ns)   --->   "%specfucore_ln96 = specfucore void @_ssdm_op_SpecFUCore, i13 %m109, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:96]   --->   Operation 2305 'specfucore' 'specfucore_ln96' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2306 [1/1] (0.00ns)   --->   "%specfucore_ln62 = specfucore void @_ssdm_op_SpecFUCore, i13 %m109, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:62]   --->   Operation 2306 'specfucore' 'specfucore_ln62' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2307 [1/1] (0.00ns)   --->   "%specfucore_ln541 = specfucore void @_ssdm_op_SpecFUCore, i13 %m109, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:541]   --->   Operation 2307 'specfucore' 'specfucore_ln541' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2308 [1/1] (0.00ns)   --->   "%specfucore_ln509 = specfucore void @_ssdm_op_SpecFUCore, i13 %m109, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:509]   --->   Operation 2308 'specfucore' 'specfucore_ln509' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2309 [1/1] (0.00ns)   --->   "%specfucore_ln471 = specfucore void @_ssdm_op_SpecFUCore, i13 %m109, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:471]   --->   Operation 2309 'specfucore' 'specfucore_ln471' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2310 [1/1] (0.00ns)   --->   "%specfucore_ln45 = specfucore void @_ssdm_op_SpecFUCore, i13 %m109, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/directive.tcl:45]   --->   Operation 2310 'specfucore' 'specfucore_ln45' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2311 [1/1] (0.00ns)   --->   "%specfucore_ln437 = specfucore void @_ssdm_op_SpecFUCore, i13 %m109, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:437]   --->   Operation 2311 'specfucore' 'specfucore_ln437' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2312 [1/1] (0.00ns)   --->   "%specfucore_ln402 = specfucore void @_ssdm_op_SpecFUCore, i13 %m109, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:402]   --->   Operation 2312 'specfucore' 'specfucore_ln402' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2313 [1/1] (0.00ns)   --->   "%specfucore_ln368 = specfucore void @_ssdm_op_SpecFUCore, i13 %m109, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:368]   --->   Operation 2313 'specfucore' 'specfucore_ln368' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2314 [1/1] (0.00ns)   --->   "%specfucore_ln333 = specfucore void @_ssdm_op_SpecFUCore, i13 %m109, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:333]   --->   Operation 2314 'specfucore' 'specfucore_ln333' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2315 [1/1] (0.00ns)   --->   "%specfucore_ln299 = specfucore void @_ssdm_op_SpecFUCore, i13 %m109, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:299]   --->   Operation 2315 'specfucore' 'specfucore_ln299' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2316 [1/1] (0.00ns)   --->   "%specfucore_ln27 = specfucore void @_ssdm_op_SpecFUCore, i13 %m109, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:27]   --->   Operation 2316 'specfucore' 'specfucore_ln27' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2317 [1/1] (0.00ns)   --->   "%specfucore_ln265 = specfucore void @_ssdm_op_SpecFUCore, i13 %m109, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:265]   --->   Operation 2317 'specfucore' 'specfucore_ln265' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2318 [1/1] (0.00ns)   --->   "%specfucore_ln232 = specfucore void @_ssdm_op_SpecFUCore, i13 %m109, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:232]   --->   Operation 2318 'specfucore' 'specfucore_ln232' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2319 [1/1] (0.00ns)   --->   "%specfucore_ln200 = specfucore void @_ssdm_op_SpecFUCore, i13 %m109, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:200]   --->   Operation 2319 'specfucore' 'specfucore_ln200' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2320 [1/1] (0.00ns)   --->   "%specfucore_ln166 = specfucore void @_ssdm_op_SpecFUCore, i13 %m109, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:166]   --->   Operation 2320 'specfucore' 'specfucore_ln166' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2321 [1/1] (0.00ns)   --->   "%specfucore_ln134 = specfucore void @_ssdm_op_SpecFUCore, i13 %m109, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:134]   --->   Operation 2321 'specfucore' 'specfucore_ln134' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2322 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_6_load_34 = load i5 %in_data_6_addr_33" [cc/case_1.cc:259]   --->   Operation 2322 'load' 'in_data_6_load_34' <Predicate = (!icmp_ln237)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_58 : Operation 2323 [1/1] (1.65ns)   --->   "%m111 = add i3 %in_data_6_load_34, i3 %in_data_10_load_34" [cc/case_1.cc:259]   --->   Operation 2323 'add' 'm111' <Predicate = (!icmp_ln237)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2324 [1/1] (0.00ns)   --->   "%specfucore_ln98 = specfucore void @_ssdm_op_SpecFUCore, i3 %m111, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:98]   --->   Operation 2324 'specfucore' 'specfucore_ln98' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2325 [1/1] (0.00ns)   --->   "%specfucore_ln64 = specfucore void @_ssdm_op_SpecFUCore, i3 %m111, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:64]   --->   Operation 2325 'specfucore' 'specfucore_ln64' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2326 [1/1] (0.00ns)   --->   "%specfucore_ln543 = specfucore void @_ssdm_op_SpecFUCore, i3 %m111, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:543]   --->   Operation 2326 'specfucore' 'specfucore_ln543' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2327 [1/1] (0.00ns)   --->   "%specfucore_ln511 = specfucore void @_ssdm_op_SpecFUCore, i3 %m111, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:511]   --->   Operation 2327 'specfucore' 'specfucore_ln511' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2328 [1/1] (0.00ns)   --->   "%specfucore_ln473 = specfucore void @_ssdm_op_SpecFUCore, i3 %m111, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:473]   --->   Operation 2328 'specfucore' 'specfucore_ln473' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2329 [1/1] (0.00ns)   --->   "%specfucore_ln47 = specfucore void @_ssdm_op_SpecFUCore, i3 %m111, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/directive.tcl:47]   --->   Operation 2329 'specfucore' 'specfucore_ln47' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2330 [1/1] (0.00ns)   --->   "%specfucore_ln439 = specfucore void @_ssdm_op_SpecFUCore, i3 %m111, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:439]   --->   Operation 2330 'specfucore' 'specfucore_ln439' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2331 [1/1] (0.00ns)   --->   "%specfucore_ln404 = specfucore void @_ssdm_op_SpecFUCore, i3 %m111, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:404]   --->   Operation 2331 'specfucore' 'specfucore_ln404' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2332 [1/1] (0.00ns)   --->   "%specfucore_ln370 = specfucore void @_ssdm_op_SpecFUCore, i3 %m111, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:370]   --->   Operation 2332 'specfucore' 'specfucore_ln370' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2333 [1/1] (0.00ns)   --->   "%specfucore_ln335 = specfucore void @_ssdm_op_SpecFUCore, i3 %m111, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:335]   --->   Operation 2333 'specfucore' 'specfucore_ln335' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2334 [1/1] (0.00ns)   --->   "%specfucore_ln301 = specfucore void @_ssdm_op_SpecFUCore, i3 %m111, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:301]   --->   Operation 2334 'specfucore' 'specfucore_ln301' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2335 [1/1] (0.00ns)   --->   "%specfucore_ln29 = specfucore void @_ssdm_op_SpecFUCore, i3 %m111, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:29]   --->   Operation 2335 'specfucore' 'specfucore_ln29' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2336 [1/1] (0.00ns)   --->   "%specfucore_ln267 = specfucore void @_ssdm_op_SpecFUCore, i3 %m111, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:267]   --->   Operation 2336 'specfucore' 'specfucore_ln267' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2337 [1/1] (0.00ns)   --->   "%specfucore_ln234 = specfucore void @_ssdm_op_SpecFUCore, i3 %m111, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:234]   --->   Operation 2337 'specfucore' 'specfucore_ln234' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2338 [1/1] (0.00ns)   --->   "%specfucore_ln202 = specfucore void @_ssdm_op_SpecFUCore, i3 %m111, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:202]   --->   Operation 2338 'specfucore' 'specfucore_ln202' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2339 [1/1] (0.00ns)   --->   "%specfucore_ln168 = specfucore void @_ssdm_op_SpecFUCore, i3 %m111, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:168]   --->   Operation 2339 'specfucore' 'specfucore_ln168' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2340 [1/1] (0.00ns)   --->   "%specfucore_ln136 = specfucore void @_ssdm_op_SpecFUCore, i3 %m111, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:136]   --->   Operation 2340 'specfucore' 'specfucore_ln136' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2341 [1/1] (0.00ns)   --->   "%sext_ln90 = sext i3 %m111" [cc/case_1.cc:90]   --->   Operation 2341 'sext' 'sext_ln90' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2342 [1/1] (1.73ns)   --->   "%add_ln262_1 = add i5 %trunc_ln133_cast, i5 %sext_ln239" [cc/case_1.cc:262]   --->   Operation 2342 'add' 'add_ln262_1' <Predicate = (!icmp_ln237)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2343 [1/1] (0.00ns)   --->   "%sext_ln262 = sext i5 %add_ln262_1" [cc/case_1.cc:262]   --->   Operation 2343 'sext' 'sext_ln262' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2344 [1/1] (1.65ns)   --->   "%add_ln262_2 = add i4 %sext_ln240, i4 %sext_ln250" [cc/case_1.cc:262]   --->   Operation 2344 'add' 'add_ln262_2' <Predicate = (!icmp_ln237)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2345 [1/1] (0.00ns)   --->   "%sext_ln262_1 = sext i4 %add_ln262_2" [cc/case_1.cc:262]   --->   Operation 2345 'sext' 'sext_ln262_1' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2346 [1/1] (1.78ns)   --->   "%add_ln262 = add i6 %sext_ln262_1, i6 %sext_ln262" [cc/case_1.cc:262]   --->   Operation 2346 'add' 'add_ln262' <Predicate = (!icmp_ln237)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2347 [1/1] (0.00ns)   --->   "%sext_ln262_2 = sext i6 %add_ln262" [cc/case_1.cc:262]   --->   Operation 2347 'sext' 'sext_ln262_2' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2348 [1/1] (1.82ns)   --->   "%add_ln262_3 = add i6 %m100, i6 %sext_ln77" [cc/case_1.cc:262]   --->   Operation 2348 'add' 'add_ln262_3' <Predicate = (!icmp_ln237)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2349 [1/1] (1.91ns)   --->   "%add_ln262_7 = add i9 %sext_ln262_2, i9 %sext_ln256_3" [cc/case_1.cc:262]   --->   Operation 2349 'add' 'add_ln262_7' <Predicate = (!icmp_ln237)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2350 [1/1] (1.73ns)   --->   "%add_ln262_13 = add i5 %sext_ln256_2, i5 %sext_ln256" [cc/case_1.cc:262]   --->   Operation 2350 'add' 'add_ln262_13' <Predicate = (!icmp_ln237)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 2351 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln262_14 = add i4 %sext_ln90, i4 1" [cc/case_1.cc:262]   --->   Operation 2351 'add' 'add_ln262_14' <Predicate = (!icmp_ln237)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 2352 [1/1] (3.31ns) (root node of TernaryAdder)   --->   "%add_ln262_15 = add i4 %add_ln262_14, i4 %sext_ln256_1" [cc/case_1.cc:262]   --->   Operation 2352 'add' 'add_ln262_15' <Predicate = (!icmp_ln237)> <Delay = 3.31> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_58 : Operation 2353 [1/1] (0.00ns)   --->   "%store_ln253 = store i3 %m106, i3 %phi_ln253" [cc/case_1.cc:253]   --->   Operation 2353 'store' 'store_ln253' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2354 [1/1] (0.00ns)   --->   "%store_ln240 = store i4 %m97, i4 %add_i3060_phi" [cc/case_1.cc:240]   --->   Operation 2354 'store' 'store_ln240' <Predicate = (!icmp_ln237)> <Delay = 0.00>
ST_58 : Operation 2355 [1/1] (0.00ns)   --->   "%store_ln244 = store i6 %m100, i6 %mul_i2809_phi" [cc/case_1.cc:244]   --->   Operation 2355 'store' 'store_ln244' <Predicate = (!icmp_ln237)> <Delay = 0.00>

State 59 <SV = 38> <Delay = 7.43>
ST_59 : Operation 2356 [1/1] (0.00ns)   --->   "%sext_ln242 = sext i8 %m96" [cc/case_1.cc:242]   --->   Operation 2356 'sext' 'sext_ln242' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 2357 [1/1] (0.00ns)   --->   "%sext_ln246 = sext i3 %in_data_8_load_35" [cc/case_1.cc:246]   --->   Operation 2357 'sext' 'sext_ln246' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 2358 [1/1] (1.87ns)   --->   "%m102 = add i7 %empty_62, i7 %sext_ln246" [cc/case_1.cc:246]   --->   Operation 2358 'add' 'm102' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2359 [1/1] (0.00ns)   --->   "%specfucore_ln93 = specfucore void @_ssdm_op_SpecFUCore, i7 %m102, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:93]   --->   Operation 2359 'specfucore' 'specfucore_ln93' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 2360 [1/1] (0.00ns)   --->   "%specfucore_ln59 = specfucore void @_ssdm_op_SpecFUCore, i7 %m102, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:59]   --->   Operation 2360 'specfucore' 'specfucore_ln59' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 2361 [1/1] (0.00ns)   --->   "%specfucore_ln538 = specfucore void @_ssdm_op_SpecFUCore, i7 %m102, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:538]   --->   Operation 2361 'specfucore' 'specfucore_ln538' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 2362 [1/1] (0.00ns)   --->   "%specfucore_ln506 = specfucore void @_ssdm_op_SpecFUCore, i7 %m102, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:506]   --->   Operation 2362 'specfucore' 'specfucore_ln506' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 2363 [1/1] (0.00ns)   --->   "%specfucore_ln468 = specfucore void @_ssdm_op_SpecFUCore, i7 %m102, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:468]   --->   Operation 2363 'specfucore' 'specfucore_ln468' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 2364 [1/1] (0.00ns)   --->   "%specfucore_ln434 = specfucore void @_ssdm_op_SpecFUCore, i7 %m102, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:434]   --->   Operation 2364 'specfucore' 'specfucore_ln434' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 2365 [1/1] (0.00ns)   --->   "%specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i7 %m102, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/directive.tcl:42]   --->   Operation 2365 'specfucore' 'specfucore_ln42' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 2366 [1/1] (0.00ns)   --->   "%specfucore_ln399 = specfucore void @_ssdm_op_SpecFUCore, i7 %m102, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:399]   --->   Operation 2366 'specfucore' 'specfucore_ln399' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 2367 [1/1] (0.00ns)   --->   "%specfucore_ln365 = specfucore void @_ssdm_op_SpecFUCore, i7 %m102, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:365]   --->   Operation 2367 'specfucore' 'specfucore_ln365' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 2368 [1/1] (0.00ns)   --->   "%specfucore_ln330 = specfucore void @_ssdm_op_SpecFUCore, i7 %m102, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:330]   --->   Operation 2368 'specfucore' 'specfucore_ln330' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 2369 [1/1] (0.00ns)   --->   "%specfucore_ln296 = specfucore void @_ssdm_op_SpecFUCore, i7 %m102, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:296]   --->   Operation 2369 'specfucore' 'specfucore_ln296' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 2370 [1/1] (0.00ns)   --->   "%specfucore_ln262 = specfucore void @_ssdm_op_SpecFUCore, i7 %m102, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:262]   --->   Operation 2370 'specfucore' 'specfucore_ln262' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 2371 [1/1] (0.00ns)   --->   "%specfucore_ln24 = specfucore void @_ssdm_op_SpecFUCore, i7 %m102, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:24]   --->   Operation 2371 'specfucore' 'specfucore_ln24' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 2372 [1/1] (0.00ns)   --->   "%specfucore_ln229 = specfucore void @_ssdm_op_SpecFUCore, i7 %m102, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:229]   --->   Operation 2372 'specfucore' 'specfucore_ln229' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 2373 [1/1] (0.00ns)   --->   "%specfucore_ln197 = specfucore void @_ssdm_op_SpecFUCore, i7 %m102, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:197]   --->   Operation 2373 'specfucore' 'specfucore_ln197' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 2374 [1/1] (0.00ns)   --->   "%specfucore_ln163 = specfucore void @_ssdm_op_SpecFUCore, i7 %m102, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:163]   --->   Operation 2374 'specfucore' 'specfucore_ln163' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 2375 [1/1] (0.00ns)   --->   "%specfucore_ln131 = specfucore void @_ssdm_op_SpecFUCore, i7 %m102, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:131]   --->   Operation 2375 'specfucore' 'specfucore_ln131' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 2376 [1/1] (0.00ns)   --->   "%sext_ln247 = sext i7 %m101" [cc/case_1.cc:247]   --->   Operation 2376 'sext' 'sext_ln247' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 2377 [1/1] (0.00ns)   --->   "%sext_ln248 = sext i7 %m102" [cc/case_1.cc:248]   --->   Operation 2377 'sext' 'sext_ln248' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 2378 [1/1] (0.00ns)   --->   "%sext_ln262_3 = sext i6 %add_ln262_3" [cc/case_1.cc:262]   --->   Operation 2378 'sext' 'sext_ln262_3' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 2379 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln262_4 = add i13 %m109, i13 %m110_cast" [cc/case_1.cc:262]   --->   Operation 2379 'add' 'add_ln262_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 2380 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln262_5 = add i13 %add_ln262_4, i13 %sext_ln262_3" [cc/case_1.cc:262]   --->   Operation 2380 'add' 'add_ln262_5' <Predicate = true> <Delay = 3.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 2381 [1/1] (1.82ns)   --->   "%add_ln262_6 = add i10 %m98_cast, i10 %sext_ln242" [cc/case_1.cc:262]   --->   Operation 2381 'add' 'add_ln262_6' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2382 [1/1] (0.00ns)   --->   "%sext_ln262_4 = sext i10 %add_ln262_6" [cc/case_1.cc:262]   --->   Operation 2382 'sext' 'sext_ln262_4' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 2383 [1/1] (0.00ns)   --->   "%sext_ln262_5 = sext i9 %add_ln262_7" [cc/case_1.cc:262]   --->   Operation 2383 'sext' 'sext_ln262_5' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 2384 [1/1] (1.73ns)   --->   "%add_ln262_8 = add i11 %sext_ln262_5, i11 %sext_ln262_4" [cc/case_1.cc:262]   --->   Operation 2384 'add' 'add_ln262_8' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2385 [1/1] (1.87ns)   --->   "%add_ln262_10 = add i8 %sext_ln248, i8 %sext_ln247" [cc/case_1.cc:262]   --->   Operation 2385 'add' 'add_ln262_10' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2386 [1/1] (0.00ns)   --->   "%sext_ln262_7 = sext i8 %add_ln262_10" [cc/case_1.cc:262]   --->   Operation 2386 'sext' 'sext_ln262_7' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 2387 [1/1] (1.82ns)   --->   "%add_ln262_11 = add i7 %m99_cast, i7 %sext_ln22_3" [cc/case_1.cc:262]   --->   Operation 2387 'add' 'add_ln262_11' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2388 [1/1] (0.00ns)   --->   "%sext_ln262_8 = sext i7 %add_ln262_11" [cc/case_1.cc:262]   --->   Operation 2388 'sext' 'sext_ln262_8' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 2389 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln262_12 = add i9 %sext_ln262_8, i9 %sext_ln262_7" [cc/case_1.cc:262]   --->   Operation 2389 'add' 'add_ln262_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_59 : Operation 2390 [1/1] (0.00ns)   --->   "%sext_ln262_9 = sext i5 %add_ln262_13" [cc/case_1.cc:262]   --->   Operation 2390 'sext' 'sext_ln262_9' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 2391 [1/1] (0.00ns)   --->   "%sext_ln262_10 = sext i4 %add_ln262_15" [cc/case_1.cc:262]   --->   Operation 2391 'sext' 'sext_ln262_10' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 2392 [1/1] (1.78ns)   --->   "%add_ln262_16 = add i6 %sext_ln262_10, i6 %sext_ln262_9" [cc/case_1.cc:262]   --->   Operation 2392 'add' 'add_ln262_16' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 2393 [1/1] (0.00ns)   --->   "%sext_ln262_11 = sext i6 %add_ln262_16" [cc/case_1.cc:262]   --->   Operation 2393 'sext' 'sext_ln262_11' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 2394 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln262_17 = add i9 %sext_ln262_11, i9 %add_ln262_12" [cc/case_1.cc:262]   --->   Operation 2394 'add' 'add_ln262_17' <Predicate = true> <Delay = 3.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 60 <SV = 39> <Delay = 7.95>
ST_60 : Operation 2395 [1/1] (0.00ns)   --->   "%m18_21_load_1 = load i32 %m18_21" [cc/case_1.cc:262]   --->   Operation 2395 'load' 'm18_21_load_1' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 2396 [1/1] (0.00ns)   --->   "%specpipeline_ln991 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_29" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:991]   --->   Operation 2396 'specpipeline' 'specpipeline_ln991' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 2397 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @L_n7_1_L_n7_2_str"   --->   Operation 2397 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 2398 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 2398 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 2399 [1/1] (0.00ns)   --->   "%specpipeline_ln991 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_29" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:991]   --->   Operation 2399 'specpipeline' 'specpipeline_ln991' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 2400 [1/1] (0.00ns)   --->   "%specpipeline_ln992 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_29" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:992]   --->   Operation 2400 'specpipeline' 'specpipeline_ln992' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 2401 [1/1] (0.00ns)   --->   "%rbegin15 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_11" [cc/case_1.cc:238]   --->   Operation 2401 'specregionbegin' 'rbegin15' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 2402 [1/1] (0.00ns)   --->   "%rend95272 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_11, i32 %rbegin15" [cc/case_1.cc:239]   --->   Operation 2402 'specregionend' 'rend95272' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 2403 [1/1] (0.00ns)   --->   "%rbegin16 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_21" [cc/case_1.cc:239]   --->   Operation 2403 'specregionbegin' 'rbegin16' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 2404 [1/1] (0.00ns)   --->   "%rend95238 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_21, i32 %rbegin16" [cc/case_1.cc:240]   --->   Operation 2404 'specregionend' 'rend95238' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 2405 [1/1] (0.00ns)   --->   "%rbegin17 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_23" [cc/case_1.cc:243]   --->   Operation 2405 'specregionbegin' 'rbegin17' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 2406 [1/1] (0.00ns)   --->   "%rend95204 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_23, i32 %rbegin17" [cc/case_1.cc:244]   --->   Operation 2406 'specregionend' 'rend95204' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 2407 [1/1] (0.00ns)   --->   "%rbegin18 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_12" [cc/case_1.cc:244]   --->   Operation 2407 'specregionbegin' 'rbegin18' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 2408 [1/1] (0.00ns)   --->   "%rend95170 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_12, i32 %rbegin18" [cc/case_1.cc:245]   --->   Operation 2408 'specregionend' 'rend95170' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 2409 [1/1] (0.00ns)   --->   "%rbegin19 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_6" [cc/case_1.cc:245]   --->   Operation 2409 'specregionbegin' 'rbegin19' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 2410 [1/1] (0.00ns)   --->   "%rend95136 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_6, i32 %rbegin19" [cc/case_1.cc:246]   --->   Operation 2410 'specregionend' 'rend95136' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 2411 [1/1] (0.00ns)   --->   "%rbegin20 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_13" [cc/case_1.cc:252]   --->   Operation 2411 'specregionbegin' 'rbegin20' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 2412 [1/1] (0.00ns)   --->   "%rend95102 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_13, i32 %rbegin20" [cc/case_1.cc:253]   --->   Operation 2412 'specregionend' 'rend95102' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 2413 [1/1] (0.00ns)   --->   "%rbegin21 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_8" [cc/case_1.cc:254]   --->   Operation 2413 'specregionbegin' 'rbegin21' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 2414 [1/1] (0.00ns)   --->   "%rend95068 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_8, i32 %rbegin21" [cc/case_1.cc:255]   --->   Operation 2414 'specregionend' 'rend95068' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 2415 [1/1] (0.00ns)   --->   "%rbegin22 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_5" [cc/case_1.cc:256]   --->   Operation 2415 'specregionbegin' 'rbegin22' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 2416 [1/1] (0.00ns)   --->   "%rend95034 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_5, i32 %rbegin22" [cc/case_1.cc:257]   --->   Operation 2416 'specregionend' 'rend95034' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 2417 [1/1] (0.00ns)   --->   "%rbegin23 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_3" [cc/case_1.cc:257]   --->   Operation 2417 'specregionbegin' 'rbegin23' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 2418 [1/1] (0.00ns)   --->   "%rend95000 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_3, i32 %rbegin23" [cc/case_1.cc:258]   --->   Operation 2418 'specregionend' 'rend95000' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 2419 [1/1] (0.00ns)   --->   "%rbegin24 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_4" [cc/case_1.cc:258]   --->   Operation 2419 'specregionbegin' 'rbegin24' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 2420 [1/1] (0.00ns)   --->   "%rend94966 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_4, i32 %rbegin24" [cc/case_1.cc:259]   --->   Operation 2420 'specregionend' 'rend94966' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 2421 [1/1] (0.00ns)   --->   "%sext_ln262_6 = sext i11 %add_ln262_8" [cc/case_1.cc:262]   --->   Operation 2421 'sext' 'sext_ln262_6' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 2422 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln262_9 = add i13 %sext_ln262_6, i13 %add_ln262_5" [cc/case_1.cc:262]   --->   Operation 2422 'add' 'add_ln262_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 2423 [1/1] (0.00ns)   --->   "%sext_ln262_12 = sext i9 %add_ln262_17" [cc/case_1.cc:262]   --->   Operation 2423 'sext' 'sext_ln262_12' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 2424 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln262_18 = add i13 %sext_ln262_12, i13 %add_ln262_9" [cc/case_1.cc:262]   --->   Operation 2424 'add' 'add_ln262_18' <Predicate = true> <Delay = 3.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_60 : Operation 2425 [1/1] (0.00ns)   --->   "%sext_ln262_13 = sext i13 %add_ln262_18" [cc/case_1.cc:262]   --->   Operation 2425 'sext' 'sext_ln262_13' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 2426 [1/1] (2.55ns)   --->   "%m18_30 = add i32 %m18_21_load_1, i32 %sext_ln262_13" [cc/case_1.cc:262]   --->   Operation 2426 'add' 'm18_30' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 2427 [1/1] (1.58ns)   --->   "%store_ln22 = store i32 %m18_30, i32 %m18_21" [cc/case_1.cc:22]   --->   Operation 2427 'store' 'store_ln22' <Predicate = true> <Delay = 1.58>
ST_60 : Operation 2428 [1/1] (0.00ns)   --->   "%br_ln238 = br void %for.inc891" [cc/case_1.cc:238]   --->   Operation 2428 'br' 'br_ln238' <Predicate = true> <Delay = 0.00>

State 61 <SV = 38> <Delay = 8.61>
ST_61 : Operation 2429 [1/1] (0.00ns)   --->   "%mul_i734_phi = alloca i32 1"   --->   Operation 2429 'alloca' 'mul_i734_phi' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2430 [1/1] (0.00ns)   --->   "%m18_26 = alloca i32 1" [cc/case_1.cc:22]   --->   Operation 2430 'alloca' 'm18_26' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2431 [1/1] (0.00ns)   --->   "%i_s5_0 = alloca i32 1" [cc/case_1.cc:305]   --->   Operation 2431 'alloca' 'i_s5_0' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2432 [1/1] (0.00ns)   --->   "%phi_ln253_load = load i3 %phi_ln253"   --->   Operation 2432 'load' 'phi_ln253_load' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2433 [1/1] (0.00ns)   --->   "%add_i4886_lcssa_phi_load = load i8 %add_i4886_lcssa_phi"   --->   Operation 2433 'load' 'add_i4886_lcssa_phi_load' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2434 [1/1] (0.00ns)   --->   "%add_i6285_lcssa_phi_load = load i32 %add_i6285_lcssa_phi"   --->   Operation 2434 'load' 'add_i6285_lcssa_phi_load' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2435 [1/1] (0.00ns)   --->   "%empty_65 = trunc i8 %add_i4886_lcssa_phi_load"   --->   Operation 2435 'trunc' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2436 [1/1] (1.62ns)   --->   "%mul_i1557 = mul i3 %in_data_6_load, i3 %empty_65"   --->   Operation 2436 'mul' 'mul_i1557' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2437 [1/1] (1.62ns)   --->   "%mul_i1557_1 = mul i3 %in_data_6_load_1, i3 %empty_65"   --->   Operation 2437 'mul' 'mul_i1557_1' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2438 [1/1] (1.62ns)   --->   "%mul_i1557_2 = mul i3 %in_data_6_load_2, i3 %empty_65"   --->   Operation 2438 'mul' 'mul_i1557_2' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2439 [1/1] (1.62ns)   --->   "%mul_i1557_3 = mul i3 %in_data_6_load_3, i3 %empty_65"   --->   Operation 2439 'mul' 'mul_i1557_3' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2440 [1/1] (1.62ns)   --->   "%mul_i1557_4 = mul i3 %in_data_6_load_4, i3 %empty_65"   --->   Operation 2440 'mul' 'mul_i1557_4' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2441 [1/1] (1.62ns)   --->   "%mul_i1557_5 = mul i3 %in_data_6_load_5, i3 %empty_65"   --->   Operation 2441 'mul' 'mul_i1557_5' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2442 [1/1] (1.62ns)   --->   "%mul_i1557_6 = mul i3 %in_data_6_load_6, i3 %empty_65"   --->   Operation 2442 'mul' 'mul_i1557_6' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2443 [1/1] (1.62ns)   --->   "%mul_i1557_7 = mul i3 %in_data_6_load_7, i3 %empty_65"   --->   Operation 2443 'mul' 'mul_i1557_7' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2444 [1/1] (1.62ns)   --->   "%mul_i1557_8 = mul i3 %in_data_6_load_8, i3 %empty_65"   --->   Operation 2444 'mul' 'mul_i1557_8' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2445 [1/1] (1.62ns)   --->   "%mul_i1557_9 = mul i3 %in_data_6_load_9, i3 %empty_65"   --->   Operation 2445 'mul' 'mul_i1557_9' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2446 [1/1] (1.62ns)   --->   "%mul_i1557_10 = mul i3 %in_data_6_load_10, i3 %empty_65"   --->   Operation 2446 'mul' 'mul_i1557_10' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2447 [1/1] (1.62ns)   --->   "%mul_i1557_11 = mul i3 %in_data_6_load_11, i3 %empty_65"   --->   Operation 2447 'mul' 'mul_i1557_11' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2448 [1/1] (1.62ns)   --->   "%mul_i1557_12 = mul i3 %in_data_6_load_12, i3 %empty_65"   --->   Operation 2448 'mul' 'mul_i1557_12' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2449 [1/1] (1.62ns)   --->   "%mul_i1557_13 = mul i3 %in_data_6_load_13, i3 %empty_65"   --->   Operation 2449 'mul' 'mul_i1557_13' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2450 [1/1] (1.62ns)   --->   "%mul_i1557_14 = mul i3 %in_data_6_load_14, i3 %empty_65"   --->   Operation 2450 'mul' 'mul_i1557_14' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2451 [1/1] (1.62ns)   --->   "%mul_i1557_15 = mul i3 %in_data_6_load_15, i3 %empty_65"   --->   Operation 2451 'mul' 'mul_i1557_15' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2452 [1/1] (1.62ns)   --->   "%mul_i1557_16 = mul i3 %in_data_6_load_16, i3 %empty_65"   --->   Operation 2452 'mul' 'mul_i1557_16' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2453 [1/1] (1.62ns)   --->   "%mul_i1557_17 = mul i3 %in_data_6_load_17, i3 %empty_65"   --->   Operation 2453 'mul' 'mul_i1557_17' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2454 [1/1] (1.62ns)   --->   "%mul_i1557_18 = mul i3 %in_data_6_load_18, i3 %empty_65"   --->   Operation 2454 'mul' 'mul_i1557_18' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2455 [1/1] (1.62ns)   --->   "%mul_i1557_19 = mul i3 %in_data_6_load_19, i3 %empty_65"   --->   Operation 2455 'mul' 'mul_i1557_19' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2456 [1/1] (1.62ns)   --->   "%mul_i1557_20 = mul i3 %in_data_6_load_20, i3 %empty_65"   --->   Operation 2456 'mul' 'mul_i1557_20' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2457 [1/1] (1.62ns)   --->   "%mul_i1557_21 = mul i3 %in_data_6_load_21, i3 %empty_65"   --->   Operation 2457 'mul' 'mul_i1557_21' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2458 [1/1] (1.62ns)   --->   "%mul_i1557_22 = mul i3 %in_data_6_load_22, i3 %empty_65"   --->   Operation 2458 'mul' 'mul_i1557_22' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2459 [1/1] (1.62ns)   --->   "%mul_i1557_23 = mul i3 %in_data_6_load_23, i3 %empty_65"   --->   Operation 2459 'mul' 'mul_i1557_23' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2460 [1/1] (1.62ns)   --->   "%mul_i1557_24 = mul i3 %in_data_6_load_24, i3 %empty_65"   --->   Operation 2460 'mul' 'mul_i1557_24' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2461 [1/1] (1.62ns)   --->   "%mul_i1557_25 = mul i3 %in_data_6_load_25, i3 %empty_65"   --->   Operation 2461 'mul' 'mul_i1557_25' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2462 [1/1] (1.62ns)   --->   "%mul_i1557_26 = mul i3 %in_data_6_load_26, i3 %empty_65"   --->   Operation 2462 'mul' 'mul_i1557_26' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2463 [1/1] (1.62ns)   --->   "%mul_i1557_27 = mul i3 %in_data_6_load_27, i3 %empty_65"   --->   Operation 2463 'mul' 'mul_i1557_27' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2464 [1/1] (1.62ns)   --->   "%mul_i1557_28 = mul i3 %in_data_6_load_28, i3 %empty_65"   --->   Operation 2464 'mul' 'mul_i1557_28' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2465 [1/1] (1.62ns)   --->   "%mul_i1557_29 = mul i3 %in_data_6_load_29, i3 %empty_65"   --->   Operation 2465 'mul' 'mul_i1557_29' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2466 [1/1] (1.62ns)   --->   "%mul_i1557_30 = mul i3 %in_data_6_load_30, i3 %empty_65"   --->   Operation 2466 'mul' 'mul_i1557_30' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2467 [1/1] (1.62ns)   --->   "%mul_i1557_31 = mul i3 %in_data_6_load_31, i3 %empty_65"   --->   Operation 2467 'mul' 'mul_i1557_31' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2468 [1/1] (1.82ns)   --->   "%add_i1130 = add i7 %sext_ln991, i7 %sext_ln155" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:991]   --->   Operation 2468 'add' 'add_i1130' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2469 [1/1] (0.00ns)   --->   "%empty_67 = trunc i32 %add_i6285_lcssa_phi_load"   --->   Operation 2469 'trunc' 'empty_67' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2470 [1/1] (0.00ns)   --->   "%in_data_14_addr_3 = getelementptr i3 %in_data_14, i64 0, i64 0"   --->   Operation 2470 'getelementptr' 'in_data_14_addr_3' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2471 [2/2] (2.32ns)   --->   "%in_data_14_load_3 = load i5 %in_data_14_addr_3"   --->   Operation 2471 'load' 'in_data_14_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_61 : Operation 2472 [1/1] (0.00ns)   --->   "%in_data_0_addr_3 = getelementptr i3 %in_data_0, i64 0, i64 0"   --->   Operation 2472 'getelementptr' 'in_data_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2473 [2/2] (2.32ns)   --->   "%in_data_0_load_3 = load i5 %in_data_0_addr_3"   --->   Operation 2473 'load' 'in_data_0_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_61 : Operation 2474 [1/1] (3.74ns)   --->   "%mul_i913 = mul i7 %empty_67, i7 %in_data_12_load_cast932"   --->   Operation 2474 'mul' 'mul_i913' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2475 [1/1] (0.00ns)   --->   "%in_data_14_addr_5 = getelementptr i3 %in_data_14, i64 0, i64 1"   --->   Operation 2475 'getelementptr' 'in_data_14_addr_5' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2476 [2/2] (2.32ns)   --->   "%in_data_14_load_5 = load i5 %in_data_14_addr_5"   --->   Operation 2476 'load' 'in_data_14_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_61 : Operation 2477 [1/1] (0.00ns)   --->   "%in_data_0_addr_4 = getelementptr i3 %in_data_0, i64 0, i64 1"   --->   Operation 2477 'getelementptr' 'in_data_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2478 [2/2] (2.32ns)   --->   "%in_data_0_load_4 = load i5 %in_data_0_addr_4"   --->   Operation 2478 'load' 'in_data_0_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_61 : Operation 2479 [1/1] (3.74ns)   --->   "%mul_i913_1 = mul i7 %empty_67, i7 %in_data_12_load_1_cast933"   --->   Operation 2479 'mul' 'mul_i913_1' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2480 [1/1] (0.00ns)   --->   "%in_data_8_load_1_cast982 = sext i3 %in_data_8_load_1"   --->   Operation 2480 'sext' 'in_data_8_load_1_cast982' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2481 [1/1] (1.82ns)   --->   "%conv_i839_1 = add i7 %in_scalar_load_6_cast25, i7 %in_data_8_load_1_cast982"   --->   Operation 2481 'add' 'conv_i839_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2482 [1/1] (3.74ns)   --->   "%mul_i913_2 = mul i7 %empty_67, i7 %in_data_12_load_2_cast934"   --->   Operation 2482 'mul' 'mul_i913_2' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2483 [1/1] (0.00ns)   --->   "%in_data_8_load_2_cast984 = sext i3 %in_data_8_load_2"   --->   Operation 2483 'sext' 'in_data_8_load_2_cast984' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2484 [1/1] (1.82ns)   --->   "%conv_i839_2 = add i7 %in_scalar_load_6_cast25, i7 %in_data_8_load_2_cast984"   --->   Operation 2484 'add' 'conv_i839_2' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2485 [1/1] (3.74ns)   --->   "%mul_i913_3 = mul i7 %empty_67, i7 %in_data_12_load_3_cast935"   --->   Operation 2485 'mul' 'mul_i913_3' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2486 [1/1] (0.00ns)   --->   "%in_data_8_load_3_cast986 = sext i3 %in_data_8_load_3"   --->   Operation 2486 'sext' 'in_data_8_load_3_cast986' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2487 [1/1] (1.82ns)   --->   "%conv_i839_3 = add i7 %in_scalar_load_6_cast25, i7 %in_data_8_load_3_cast986"   --->   Operation 2487 'add' 'conv_i839_3' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2488 [1/1] (3.74ns)   --->   "%mul_i913_4 = mul i7 %empty_67, i7 %in_data_12_load_4_cast936"   --->   Operation 2488 'mul' 'mul_i913_4' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2489 [1/1] (0.00ns)   --->   "%in_data_8_load_4_cast988 = sext i3 %in_data_8_load_4"   --->   Operation 2489 'sext' 'in_data_8_load_4_cast988' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2490 [1/1] (1.82ns)   --->   "%conv_i839_4 = add i7 %in_scalar_load_6_cast25, i7 %in_data_8_load_4_cast988"   --->   Operation 2490 'add' 'conv_i839_4' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2491 [1/1] (3.74ns)   --->   "%mul_i913_5 = mul i7 %empty_67, i7 %in_data_12_load_5_cast937"   --->   Operation 2491 'mul' 'mul_i913_5' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2492 [1/1] (0.00ns)   --->   "%in_data_8_load_5_cast990 = sext i3 %in_data_8_load_5"   --->   Operation 2492 'sext' 'in_data_8_load_5_cast990' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2493 [1/1] (1.82ns)   --->   "%conv_i839_5 = add i7 %in_scalar_load_6_cast25, i7 %in_data_8_load_5_cast990"   --->   Operation 2493 'add' 'conv_i839_5' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2494 [1/1] (3.74ns)   --->   "%mul_i913_6 = mul i7 %empty_67, i7 %in_data_12_load_6_cast938"   --->   Operation 2494 'mul' 'mul_i913_6' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2495 [1/1] (0.00ns)   --->   "%in_data_8_load_6_cast992 = sext i3 %in_data_8_load_6"   --->   Operation 2495 'sext' 'in_data_8_load_6_cast992' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2496 [1/1] (1.82ns)   --->   "%conv_i839_6 = add i7 %in_scalar_load_6_cast25, i7 %in_data_8_load_6_cast992"   --->   Operation 2496 'add' 'conv_i839_6' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2497 [1/1] (3.74ns)   --->   "%mul_i913_7 = mul i7 %empty_67, i7 %in_data_12_load_7_cast939"   --->   Operation 2497 'mul' 'mul_i913_7' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2498 [1/1] (0.00ns)   --->   "%in_data_8_load_7_cast994 = sext i3 %in_data_8_load_7"   --->   Operation 2498 'sext' 'in_data_8_load_7_cast994' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2499 [1/1] (1.82ns)   --->   "%conv_i839_7 = add i7 %in_scalar_load_6_cast25, i7 %in_data_8_load_7_cast994"   --->   Operation 2499 'add' 'conv_i839_7' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2500 [1/1] (3.74ns)   --->   "%mul_i913_8 = mul i7 %empty_67, i7 %in_data_12_load_8_cast940"   --->   Operation 2500 'mul' 'mul_i913_8' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2501 [1/1] (0.00ns)   --->   "%in_data_8_load_8_cast996 = sext i3 %in_data_8_load_8"   --->   Operation 2501 'sext' 'in_data_8_load_8_cast996' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2502 [1/1] (1.82ns)   --->   "%conv_i839_8 = add i7 %in_scalar_load_6_cast25, i7 %in_data_8_load_8_cast996"   --->   Operation 2502 'add' 'conv_i839_8' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2503 [1/1] (3.74ns)   --->   "%mul_i913_9 = mul i7 %empty_67, i7 %in_data_12_load_9_cast941"   --->   Operation 2503 'mul' 'mul_i913_9' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2504 [1/1] (0.00ns)   --->   "%in_data_8_load_9_cast998 = sext i3 %in_data_8_load_9"   --->   Operation 2504 'sext' 'in_data_8_load_9_cast998' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2505 [1/1] (1.82ns)   --->   "%conv_i839_9 = add i7 %in_scalar_load_6_cast25, i7 %in_data_8_load_9_cast998"   --->   Operation 2505 'add' 'conv_i839_9' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2506 [1/1] (3.74ns)   --->   "%mul_i913_10 = mul i7 %empty_67, i7 %in_data_12_load_10_cast942"   --->   Operation 2506 'mul' 'mul_i913_10' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2507 [1/1] (0.00ns)   --->   "%in_data_8_load_10_cast1000 = sext i3 %in_data_8_load_10"   --->   Operation 2507 'sext' 'in_data_8_load_10_cast1000' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2508 [1/1] (1.82ns)   --->   "%conv_i839_10 = add i7 %in_scalar_load_6_cast25, i7 %in_data_8_load_10_cast1000"   --->   Operation 2508 'add' 'conv_i839_10' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2509 [1/1] (3.74ns)   --->   "%mul_i913_11 = mul i7 %empty_67, i7 %in_data_12_load_11_cast943"   --->   Operation 2509 'mul' 'mul_i913_11' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2510 [1/1] (0.00ns)   --->   "%in_data_8_load_11_cast1002 = sext i3 %in_data_8_load_11"   --->   Operation 2510 'sext' 'in_data_8_load_11_cast1002' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2511 [1/1] (1.82ns)   --->   "%conv_i839_11 = add i7 %in_scalar_load_6_cast25, i7 %in_data_8_load_11_cast1002"   --->   Operation 2511 'add' 'conv_i839_11' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2512 [1/1] (3.74ns)   --->   "%mul_i913_12 = mul i7 %empty_67, i7 %in_data_12_load_12_cast944"   --->   Operation 2512 'mul' 'mul_i913_12' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2513 [1/1] (0.00ns)   --->   "%in_data_8_load_12_cast1004 = sext i3 %in_data_8_load_12"   --->   Operation 2513 'sext' 'in_data_8_load_12_cast1004' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2514 [1/1] (1.82ns)   --->   "%conv_i839_12 = add i7 %in_scalar_load_6_cast25, i7 %in_data_8_load_12_cast1004"   --->   Operation 2514 'add' 'conv_i839_12' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2515 [1/1] (3.74ns)   --->   "%mul_i913_13 = mul i7 %empty_67, i7 %in_data_12_load_13_cast945"   --->   Operation 2515 'mul' 'mul_i913_13' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2516 [1/1] (0.00ns)   --->   "%in_data_8_load_13_cast1006 = sext i3 %in_data_8_load_13"   --->   Operation 2516 'sext' 'in_data_8_load_13_cast1006' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2517 [1/1] (1.82ns)   --->   "%conv_i839_13 = add i7 %in_scalar_load_6_cast25, i7 %in_data_8_load_13_cast1006"   --->   Operation 2517 'add' 'conv_i839_13' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2518 [1/1] (3.74ns)   --->   "%mul_i913_14 = mul i7 %empty_67, i7 %in_data_12_load_14_cast946"   --->   Operation 2518 'mul' 'mul_i913_14' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2519 [1/1] (0.00ns)   --->   "%in_data_8_load_14_cast1008 = sext i3 %in_data_8_load_14"   --->   Operation 2519 'sext' 'in_data_8_load_14_cast1008' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2520 [1/1] (1.82ns)   --->   "%conv_i839_14 = add i7 %in_scalar_load_6_cast25, i7 %in_data_8_load_14_cast1008"   --->   Operation 2520 'add' 'conv_i839_14' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2521 [1/1] (3.74ns)   --->   "%mul_i913_15 = mul i7 %empty_67, i7 %in_data_12_load_15_cast947"   --->   Operation 2521 'mul' 'mul_i913_15' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2522 [1/1] (0.00ns)   --->   "%in_data_8_load_15_cast1010 = sext i3 %in_data_8_load_15"   --->   Operation 2522 'sext' 'in_data_8_load_15_cast1010' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2523 [1/1] (3.74ns)   --->   "%mul_i913_16 = mul i7 %empty_67, i7 %in_data_12_load_16_cast948"   --->   Operation 2523 'mul' 'mul_i913_16' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2524 [1/1] (0.00ns)   --->   "%in_data_8_load_16_cast1012 = sext i3 %in_data_8_load_16"   --->   Operation 2524 'sext' 'in_data_8_load_16_cast1012' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2525 [1/1] (3.74ns)   --->   "%mul_i913_17 = mul i7 %empty_67, i7 %in_data_12_load_17_cast949"   --->   Operation 2525 'mul' 'mul_i913_17' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2526 [1/1] (0.00ns)   --->   "%in_data_8_load_17_cast1014 = sext i3 %in_data_8_load_17"   --->   Operation 2526 'sext' 'in_data_8_load_17_cast1014' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2527 [1/1] (3.74ns)   --->   "%mul_i913_18 = mul i7 %empty_67, i7 %in_data_12_load_18_cast950"   --->   Operation 2527 'mul' 'mul_i913_18' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2528 [1/1] (0.00ns)   --->   "%in_data_8_load_18_cast1016 = sext i3 %in_data_8_load_18"   --->   Operation 2528 'sext' 'in_data_8_load_18_cast1016' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2529 [1/1] (3.74ns)   --->   "%mul_i913_19 = mul i7 %empty_67, i7 %in_data_12_load_19_cast951"   --->   Operation 2529 'mul' 'mul_i913_19' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2530 [1/1] (0.00ns)   --->   "%in_data_8_load_19_cast1018 = sext i3 %in_data_8_load_19"   --->   Operation 2530 'sext' 'in_data_8_load_19_cast1018' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2531 [1/1] (1.82ns)   --->   "%conv_i839_19 = add i7 %in_scalar_load_6_cast25, i7 %in_data_8_load_19_cast1018"   --->   Operation 2531 'add' 'conv_i839_19' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2532 [1/1] (3.74ns)   --->   "%mul_i913_20 = mul i7 %empty_67, i7 %in_data_12_load_20_cast952"   --->   Operation 2532 'mul' 'mul_i913_20' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2533 [1/1] (0.00ns)   --->   "%in_data_8_load_20_cast1020 = sext i3 %in_data_8_load_20"   --->   Operation 2533 'sext' 'in_data_8_load_20_cast1020' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2534 [1/1] (1.82ns)   --->   "%conv_i839_20 = add i7 %in_scalar_load_6_cast25, i7 %in_data_8_load_20_cast1020"   --->   Operation 2534 'add' 'conv_i839_20' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2535 [1/1] (3.74ns)   --->   "%mul_i913_21 = mul i7 %empty_67, i7 %in_data_12_load_21_cast953"   --->   Operation 2535 'mul' 'mul_i913_21' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2536 [1/1] (0.00ns)   --->   "%in_data_8_load_21_cast1022 = sext i3 %in_data_8_load_21"   --->   Operation 2536 'sext' 'in_data_8_load_21_cast1022' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2537 [1/1] (3.74ns)   --->   "%mul_i913_22 = mul i7 %empty_67, i7 %in_data_12_load_22_cast954"   --->   Operation 2537 'mul' 'mul_i913_22' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2538 [1/1] (0.00ns)   --->   "%in_data_8_load_22_cast1024 = sext i3 %in_data_8_load_22"   --->   Operation 2538 'sext' 'in_data_8_load_22_cast1024' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2539 [1/1] (3.74ns)   --->   "%mul_i913_23 = mul i7 %empty_67, i7 %in_data_12_load_23_cast955"   --->   Operation 2539 'mul' 'mul_i913_23' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2540 [1/1] (0.00ns)   --->   "%in_data_8_load_23_cast1026 = sext i3 %in_data_8_load_23"   --->   Operation 2540 'sext' 'in_data_8_load_23_cast1026' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2541 [1/1] (1.82ns)   --->   "%conv_i839_23 = add i7 %in_scalar_load_6_cast25, i7 %in_data_8_load_23_cast1026"   --->   Operation 2541 'add' 'conv_i839_23' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2542 [1/1] (3.74ns)   --->   "%mul_i913_24 = mul i7 %empty_67, i7 %in_data_12_load_24_cast956"   --->   Operation 2542 'mul' 'mul_i913_24' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2543 [1/1] (3.74ns)   --->   "%mul_i913_25 = mul i7 %empty_67, i7 %in_data_12_load_25_cast957"   --->   Operation 2543 'mul' 'mul_i913_25' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2544 [1/1] (0.00ns)   --->   "%in_data_8_load_25_cast1030 = sext i3 %in_data_8_load_25"   --->   Operation 2544 'sext' 'in_data_8_load_25_cast1030' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2545 [1/1] (1.82ns)   --->   "%conv_i839_25 = add i7 %in_scalar_load_6_cast25, i7 %in_data_8_load_25_cast1030"   --->   Operation 2545 'add' 'conv_i839_25' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2546 [1/1] (3.74ns)   --->   "%mul_i913_26 = mul i7 %empty_67, i7 %in_data_12_load_26_cast958"   --->   Operation 2546 'mul' 'mul_i913_26' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2547 [1/1] (0.00ns)   --->   "%in_data_8_load_26_cast1032 = sext i3 %in_data_8_load_26"   --->   Operation 2547 'sext' 'in_data_8_load_26_cast1032' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2548 [1/1] (1.82ns)   --->   "%conv_i839_26 = add i7 %in_scalar_load_6_cast25, i7 %in_data_8_load_26_cast1032"   --->   Operation 2548 'add' 'conv_i839_26' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2549 [1/1] (3.74ns)   --->   "%mul_i913_27 = mul i7 %empty_67, i7 %in_data_12_load_27_cast959"   --->   Operation 2549 'mul' 'mul_i913_27' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2550 [1/1] (0.00ns)   --->   "%in_data_8_load_27_cast1034 = sext i3 %in_data_8_load_27"   --->   Operation 2550 'sext' 'in_data_8_load_27_cast1034' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2551 [1/1] (3.74ns)   --->   "%mul_i913_28 = mul i7 %empty_67, i7 %in_data_12_load_28_cast960"   --->   Operation 2551 'mul' 'mul_i913_28' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2552 [1/1] (0.00ns)   --->   "%in_data_8_load_28_cast1036 = sext i3 %in_data_8_load_28"   --->   Operation 2552 'sext' 'in_data_8_load_28_cast1036' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2553 [1/1] (3.74ns)   --->   "%mul_i913_29 = mul i7 %empty_67, i7 %in_data_12_load_29_cast961"   --->   Operation 2553 'mul' 'mul_i913_29' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2554 [1/1] (0.00ns)   --->   "%in_data_8_load_29_cast1038 = sext i3 %in_data_8_load_29"   --->   Operation 2554 'sext' 'in_data_8_load_29_cast1038' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2555 [1/1] (1.82ns)   --->   "%conv_i839_29 = add i7 %in_scalar_load_6_cast25, i7 %in_data_8_load_29_cast1038"   --->   Operation 2555 'add' 'conv_i839_29' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2556 [1/1] (3.74ns)   --->   "%mul_i913_30 = mul i7 %empty_67, i7 %in_data_12_load_30_cast962"   --->   Operation 2556 'mul' 'mul_i913_30' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2557 [1/1] (0.00ns)   --->   "%in_data_8_load_30_cast1040 = sext i3 %in_data_8_load_30"   --->   Operation 2557 'sext' 'in_data_8_load_30_cast1040' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2558 [1/1] (1.82ns)   --->   "%conv_i839_30 = add i7 %in_scalar_load_6_cast25, i7 %in_data_8_load_30_cast1040"   --->   Operation 2558 'add' 'conv_i839_30' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2559 [1/1] (0.00ns)   --->   "%in_data_2_load_31_cast817 = sext i3 %in_data_2_load_31"   --->   Operation 2559 'sext' 'in_data_2_load_31_cast817' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2560 [1/1] (1.82ns)   --->   "%add_i1247_31 = add i7 %in_scalar_load_cast816, i7 %in_data_2_load_31_cast817"   --->   Operation 2560 'add' 'add_i1247_31' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2561 [1/1] (3.74ns)   --->   "%mul_i913_31 = mul i7 %empty_67, i7 %in_data_12_load_31_cast963"   --->   Operation 2561 'mul' 'mul_i913_31' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2562 [1/1] (0.00ns)   --->   "%factor1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %in_scalar_load, i2 0"   --->   Operation 2562 'bitconcatenate' 'factor1' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2563 [1/1] (0.00ns)   --->   "%sext_ln285 = sext i8 %factor1" [cc/case_1.cc:285]   --->   Operation 2563 'sext' 'sext_ln285' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2564 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln285 = add i9 %sext_ln285, i9 %in_data_2_load_27_cast819" [cc/case_1.cc:285]   --->   Operation 2564 'add' 'add_ln285' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 2565 [1/1] (1.65ns)   --->   "%add_ln285_2 = add i4 %in_data_2_load_29_cast820, i4 %in_data_2_load_30_cast821" [cc/case_1.cc:285]   --->   Operation 2565 'add' 'add_ln285_2' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2566 [1/1] (0.00ns)   --->   "%sext_ln285_1 = sext i4 %add_ln285_2" [cc/case_1.cc:285]   --->   Operation 2566 'sext' 'sext_ln285_1' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2567 [1/1] (1.73ns)   --->   "%add_ln285_3 = add i5 %sext_ln285_1, i5 %in_data_2_load_28_cast822" [cc/case_1.cc:285]   --->   Operation 2567 'add' 'add_ln285_3' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2568 [1/1] (0.00ns)   --->   "%sext_ln285_2 = sext i5 %add_ln285_3" [cc/case_1.cc:285]   --->   Operation 2568 'sext' 'sext_ln285_2' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2569 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln285_1 = add i9 %sext_ln285_2, i9 %add_ln285" [cc/case_1.cc:285]   --->   Operation 2569 'add' 'add_ln285_1' <Predicate = true> <Delay = 3.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 2570 [1/1] (1.82ns)   --->   "%conv_i839_17 = add i7 %in_scalar_load_6_cast25, i7 %in_data_8_load_17_cast1014"   --->   Operation 2570 'add' 'conv_i839_17' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2571 [1/1] (1.82ns)   --->   "%conv_i839_18 = add i7 %in_scalar_load_6_cast25, i7 %in_data_8_load_18_cast1016"   --->   Operation 2571 'add' 'conv_i839_18' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2572 [1/1] (1.82ns)   --->   "%conv_i839_21 = add i7 %in_scalar_load_6_cast25, i7 %in_data_8_load_21_cast1022"   --->   Operation 2572 'add' 'conv_i839_21' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2573 [1/1] (1.82ns)   --->   "%conv_i839_22 = add i7 %in_scalar_load_6_cast25, i7 %in_data_8_load_22_cast1024"   --->   Operation 2573 'add' 'conv_i839_22' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2574 [1/1] (1.82ns)   --->   "%conv_i839_27 = add i7 %in_scalar_load_6_cast25, i7 %in_data_8_load_27_cast1034"   --->   Operation 2574 'add' 'conv_i839_27' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2575 [1/1] (1.82ns)   --->   "%conv_i839_28 = add i7 %in_scalar_load_6_cast25, i7 %in_data_8_load_28_cast1036"   --->   Operation 2575 'add' 'conv_i839_28' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2576 [1/1] (0.00ns)   --->   "%factor2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %in_scalar_load, i1 0"   --->   Operation 2576 'bitconcatenate' 'factor2' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2577 [1/1] (0.00ns)   --->   "%factor133_cast = sext i7 %factor2"   --->   Operation 2577 'sext' 'factor133_cast' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2578 [1/1] (0.00ns)   --->   "%factor3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %in_scalar_load, i3 0"   --->   Operation 2578 'bitconcatenate' 'factor3' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2579 [1/1] (0.00ns)   --->   "%sext_ln285_3 = sext i9 %factor3" [cc/case_1.cc:285]   --->   Operation 2579 'sext' 'sext_ln285_3' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2580 [1/1] (1.82ns)   --->   "%add_ln285_4 = add i10 %sext_ln285_3, i10 %in_data_2_load_3_cast825" [cc/case_1.cc:285]   --->   Operation 2580 'add' 'add_ln285_4' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2581 [1/1] (1.65ns)   --->   "%add_ln285_6 = add i4 %in_data_2_load_4_cast826, i4 %in_data_2_load_5_cast827" [cc/case_1.cc:285]   --->   Operation 2581 'add' 'add_ln285_6' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2582 [1/1] (1.65ns)   --->   "%add_ln285_8 = add i4 %in_data_2_load_6_cast828, i4 %in_data_2_load_7_cast829" [cc/case_1.cc:285]   --->   Operation 2582 'add' 'add_ln285_8' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2583 [1/1] (0.00ns)   --->   "%sext_ln285_5 = sext i4 %add_ln285_8" [cc/case_1.cc:285]   --->   Operation 2583 'sext' 'sext_ln285_5' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2584 [1/1] (1.65ns)   --->   "%add_ln285_9 = add i4 %in_data_2_load_9_cast830, i4 %in_data_2_load_10_cast831" [cc/case_1.cc:285]   --->   Operation 2584 'add' 'add_ln285_9' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2585 [1/1] (0.00ns)   --->   "%sext_ln285_6 = sext i4 %add_ln285_9" [cc/case_1.cc:285]   --->   Operation 2585 'sext' 'sext_ln285_6' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2586 [1/1] (1.73ns)   --->   "%add_ln285_10 = add i5 %sext_ln285_6, i5 %in_data_2_load_8_cast832" [cc/case_1.cc:285]   --->   Operation 2586 'add' 'add_ln285_10' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2587 [1/1] (0.00ns)   --->   "%sext_ln285_7 = sext i5 %add_ln285_10" [cc/case_1.cc:285]   --->   Operation 2587 'sext' 'sext_ln285_7' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2588 [1/1] (1.78ns)   --->   "%add_ln285_11 = add i6 %sext_ln285_7, i6 %sext_ln285_5" [cc/case_1.cc:285]   --->   Operation 2588 'add' 'add_ln285_11' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2589 [1/1] (0.00ns)   --->   "%factor4 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %in_scalar_load, i4 0"   --->   Operation 2589 'bitconcatenate' 'factor4' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2590 [1/1] (0.00ns)   --->   "%sext_ln285_9 = sext i10 %factor4" [cc/case_1.cc:285]   --->   Operation 2590 'sext' 'sext_ln285_9' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2591 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln285_12 = add i11 %sext_ln285_9, i11 %in_data_2_load_11_cast834" [cc/case_1.cc:285]   --->   Operation 2591 'add' 'add_ln285_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 2592 [1/1] (1.65ns)   --->   "%add_ln285_14 = add i4 %in_data_2_load_12_cast835, i4 %in_data_2_load_13_cast836" [cc/case_1.cc:285]   --->   Operation 2592 'add' 'add_ln285_14' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2593 [1/1] (0.00ns)   --->   "%sext_ln285_10 = sext i4 %add_ln285_14" [cc/case_1.cc:285]   --->   Operation 2593 'sext' 'sext_ln285_10' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2594 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln285_16 = add i11 %sext_ln285_10, i11 %add_ln285_12" [cc/case_1.cc:285]   --->   Operation 2594 'add' 'add_ln285_16' <Predicate = true> <Delay = 3.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 2595 [1/1] (1.65ns)   --->   "%add_ln285_17 = add i4 %in_data_2_load_14_cast837, i4 %in_data_2_load_15_cast838" [cc/case_1.cc:285]   --->   Operation 2595 'add' 'add_ln285_17' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2596 [1/1] (0.00ns)   --->   "%sext_ln285_11 = sext i4 %add_ln285_17" [cc/case_1.cc:285]   --->   Operation 2596 'sext' 'sext_ln285_11' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2597 [1/1] (1.65ns)   --->   "%add_ln285_18 = add i4 %in_data_2_load_16_cast839, i4 %in_data_2_load_17_cast840" [cc/case_1.cc:285]   --->   Operation 2597 'add' 'add_ln285_18' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2598 [1/1] (0.00ns)   --->   "%sext_ln285_12 = sext i4 %add_ln285_18" [cc/case_1.cc:285]   --->   Operation 2598 'sext' 'sext_ln285_12' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2599 [1/1] (1.73ns)   --->   "%add_ln285_19 = add i5 %sext_ln285_12, i5 %sext_ln285_11" [cc/case_1.cc:285]   --->   Operation 2599 'add' 'add_ln285_19' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2600 [1/1] (1.65ns)   --->   "%add_ln285_21 = add i4 %in_data_2_load_18_cast841, i4 %in_data_2_load_19_cast842" [cc/case_1.cc:285]   --->   Operation 2600 'add' 'add_ln285_21' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2601 [1/1] (0.00ns)   --->   "%sext_ln285_14 = sext i4 %add_ln285_21" [cc/case_1.cc:285]   --->   Operation 2601 'sext' 'sext_ln285_14' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2602 [1/1] (1.65ns)   --->   "%add_ln285_22 = add i4 %in_data_2_load_20_cast843, i4 %in_data_2_load_21_cast844" [cc/case_1.cc:285]   --->   Operation 2602 'add' 'add_ln285_22' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2603 [1/1] (0.00ns)   --->   "%sext_ln285_15 = sext i4 %add_ln285_22" [cc/case_1.cc:285]   --->   Operation 2603 'sext' 'sext_ln285_15' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2604 [1/1] (1.73ns)   --->   "%add_ln285_23 = add i5 %sext_ln285_15, i5 %sext_ln285_14" [cc/case_1.cc:285]   --->   Operation 2604 'add' 'add_ln285_23' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2605 [1/1] (0.00ns)   --->   "%sext_ln285_16 = sext i5 %add_ln285_23" [cc/case_1.cc:285]   --->   Operation 2605 'sext' 'sext_ln285_16' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2606 [1/1] (1.65ns)   --->   "%add_ln285_24 = add i4 %in_data_2_load_22_cast845, i4 %in_data_2_load_23_cast846" [cc/case_1.cc:285]   --->   Operation 2606 'add' 'add_ln285_24' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2607 [1/1] (0.00ns)   --->   "%sext_ln285_17 = sext i4 %add_ln285_24" [cc/case_1.cc:285]   --->   Operation 2607 'sext' 'sext_ln285_17' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2608 [1/1] (1.65ns)   --->   "%add_ln285_25 = add i4 %in_data_2_load_25_cast847, i4 %in_data_2_load_26_cast848" [cc/case_1.cc:285]   --->   Operation 2608 'add' 'add_ln285_25' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2609 [1/1] (0.00ns)   --->   "%sext_ln285_18 = sext i4 %add_ln285_25" [cc/case_1.cc:285]   --->   Operation 2609 'sext' 'sext_ln285_18' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2610 [1/1] (1.73ns)   --->   "%add_ln285_26 = add i5 %sext_ln285_18, i5 %in_data_2_load_24_cast849" [cc/case_1.cc:285]   --->   Operation 2610 'add' 'add_ln285_26' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2611 [1/1] (0.00ns)   --->   "%sext_ln285_19 = sext i5 %add_ln285_26" [cc/case_1.cc:285]   --->   Operation 2611 'sext' 'sext_ln285_19' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2612 [1/1] (1.78ns)   --->   "%add_ln285_27 = add i6 %sext_ln285_19, i6 %sext_ln285_17" [cc/case_1.cc:285]   --->   Operation 2612 'add' 'add_ln285_27' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2613 [1/1] (0.00ns)   --->   "%sext_ln285_20 = sext i6 %add_ln285_27" [cc/case_1.cc:285]   --->   Operation 2613 'sext' 'sext_ln285_20' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2614 [1/1] (1.82ns)   --->   "%add_ln285_28 = add i7 %sext_ln285_20, i7 %sext_ln285_16" [cc/case_1.cc:285]   --->   Operation 2614 'add' 'add_ln285_28' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2615 [1/1] (1.82ns)   --->   "%conv_i839_15 = add i7 %in_scalar_load_6_cast25, i7 %in_data_8_load_15_cast1010"   --->   Operation 2615 'add' 'conv_i839_15' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2616 [1/1] (1.82ns)   --->   "%conv_i839_16 = add i7 %in_scalar_load_6_cast25, i7 %in_data_8_load_16_cast1012"   --->   Operation 2616 'add' 'conv_i839_16' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2617 [1/1] (0.00ns)   --->   "%conv_i1191 = sext i3 %phi_ln253_load"   --->   Operation 2617 'sext' 'conv_i1191' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2618 [1/1] (0.00ns)   --->   "%empty_68 = trunc i6 %in_scalar_load_1"   --->   Operation 2618 'trunc' 'empty_68' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2619 [1/1] (2.34ns)   --->   "%mul_i1181 = mul i4 %empty_68, i4 %conv_i1191"   --->   Operation 2619 'mul' 'mul_i1181' <Predicate = true> <Delay = 2.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2620 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln285_29 = add i8 %factor133_cast, i8 %in_scalar_load_cast818" [cc/case_1.cc:285]   --->   Operation 2620 'add' 'add_ln285_29' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 2621 [1/1] (1.65ns)   --->   "%add_ln285_30 = add i4 %in_data_2_load_1_cast851, i4 %in_data_2_load_2_cast852" [cc/case_1.cc:285]   --->   Operation 2621 'add' 'add_ln285_30' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2622 [1/1] (0.00ns)   --->   "%sext_ln285_22 = sext i4 %add_ln285_30" [cc/case_1.cc:285]   --->   Operation 2622 'sext' 'sext_ln285_22' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2623 [1/1] (1.73ns)   --->   "%add_ln285_31 = add i5 %sext_ln285_22, i5 %in_data_2_load_cast853" [cc/case_1.cc:285]   --->   Operation 2623 'add' 'add_ln285_31' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2624 [1/1] (0.00ns)   --->   "%sext_ln285_23 = sext i5 %add_ln285_31" [cc/case_1.cc:285]   --->   Operation 2624 'sext' 'sext_ln285_23' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2625 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln285_15 = add i8 %sext_ln285_23, i8 %add_ln285_29" [cc/case_1.cc:285]   --->   Operation 2625 'add' 'add_ln285_15' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 2626 [1/1] (0.00ns)   --->   "%sext_ln285_30 = sext i7 %mul_i913" [cc/case_1.cc:285]   --->   Operation 2626 'sext' 'sext_ln285_30' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2627 [1/1] (0.00ns)   --->   "%sext_ln285_32 = sext i7 %conv_i839_1" [cc/case_1.cc:285]   --->   Operation 2627 'sext' 'sext_ln285_32' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2628 [1/1] (0.00ns)   --->   "%sext_ln285_35 = sext i7 %mul_i913_1" [cc/case_1.cc:285]   --->   Operation 2628 'sext' 'sext_ln285_35' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2629 [1/1] (0.00ns)   --->   "%sext_ln285_37 = sext i7 %conv_i839_2" [cc/case_1.cc:285]   --->   Operation 2629 'sext' 'sext_ln285_37' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2630 [1/1] (0.00ns)   --->   "%sext_ln285_40 = sext i7 %mul_i913_2" [cc/case_1.cc:285]   --->   Operation 2630 'sext' 'sext_ln285_40' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2631 [1/1] (0.00ns)   --->   "%sext_ln285_42 = sext i7 %conv_i839_3" [cc/case_1.cc:285]   --->   Operation 2631 'sext' 'sext_ln285_42' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2632 [1/1] (0.00ns)   --->   "%sext_ln285_45 = sext i7 %mul_i913_3" [cc/case_1.cc:285]   --->   Operation 2632 'sext' 'sext_ln285_45' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2633 [1/1] (0.00ns)   --->   "%sext_ln285_47 = sext i7 %conv_i839_4" [cc/case_1.cc:285]   --->   Operation 2633 'sext' 'sext_ln285_47' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2634 [1/1] (0.00ns)   --->   "%sext_ln285_50 = sext i7 %mul_i913_4" [cc/case_1.cc:285]   --->   Operation 2634 'sext' 'sext_ln285_50' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2635 [1/1] (0.00ns)   --->   "%sext_ln285_52 = sext i7 %conv_i839_5" [cc/case_1.cc:285]   --->   Operation 2635 'sext' 'sext_ln285_52' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2636 [1/1] (0.00ns)   --->   "%sext_ln285_55 = sext i7 %mul_i913_5" [cc/case_1.cc:285]   --->   Operation 2636 'sext' 'sext_ln285_55' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2637 [1/1] (0.00ns)   --->   "%sext_ln285_57 = sext i7 %conv_i839_6" [cc/case_1.cc:285]   --->   Operation 2637 'sext' 'sext_ln285_57' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2638 [1/1] (0.00ns)   --->   "%sext_ln285_60 = sext i7 %mul_i913_6" [cc/case_1.cc:285]   --->   Operation 2638 'sext' 'sext_ln285_60' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2639 [1/1] (0.00ns)   --->   "%sext_ln285_62 = sext i7 %conv_i839_7" [cc/case_1.cc:285]   --->   Operation 2639 'sext' 'sext_ln285_62' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2640 [1/1] (0.00ns)   --->   "%sext_ln285_65 = sext i7 %mul_i913_7" [cc/case_1.cc:285]   --->   Operation 2640 'sext' 'sext_ln285_65' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2641 [1/1] (0.00ns)   --->   "%sext_ln285_67 = sext i7 %conv_i839_8" [cc/case_1.cc:285]   --->   Operation 2641 'sext' 'sext_ln285_67' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2642 [1/1] (0.00ns)   --->   "%sext_ln285_70 = sext i7 %mul_i913_8" [cc/case_1.cc:285]   --->   Operation 2642 'sext' 'sext_ln285_70' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2643 [1/1] (0.00ns)   --->   "%sext_ln285_72 = sext i7 %conv_i839_9" [cc/case_1.cc:285]   --->   Operation 2643 'sext' 'sext_ln285_72' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2644 [1/1] (0.00ns)   --->   "%sext_ln285_75 = sext i7 %mul_i913_9" [cc/case_1.cc:285]   --->   Operation 2644 'sext' 'sext_ln285_75' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2645 [1/1] (0.00ns)   --->   "%sext_ln285_77 = sext i7 %conv_i839_10" [cc/case_1.cc:285]   --->   Operation 2645 'sext' 'sext_ln285_77' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2646 [1/1] (0.00ns)   --->   "%sext_ln285_80 = sext i7 %mul_i913_10" [cc/case_1.cc:285]   --->   Operation 2646 'sext' 'sext_ln285_80' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2647 [1/1] (0.00ns)   --->   "%sext_ln285_82 = sext i7 %conv_i839_11" [cc/case_1.cc:285]   --->   Operation 2647 'sext' 'sext_ln285_82' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2648 [1/1] (0.00ns)   --->   "%sext_ln285_85 = sext i7 %mul_i913_11" [cc/case_1.cc:285]   --->   Operation 2648 'sext' 'sext_ln285_85' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2649 [1/1] (0.00ns)   --->   "%sext_ln285_87 = sext i7 %conv_i839_12" [cc/case_1.cc:285]   --->   Operation 2649 'sext' 'sext_ln285_87' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2650 [1/1] (0.00ns)   --->   "%sext_ln285_90 = sext i7 %mul_i913_12" [cc/case_1.cc:285]   --->   Operation 2650 'sext' 'sext_ln285_90' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2651 [1/1] (0.00ns)   --->   "%sext_ln285_92 = sext i7 %conv_i839_13" [cc/case_1.cc:285]   --->   Operation 2651 'sext' 'sext_ln285_92' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2652 [1/1] (0.00ns)   --->   "%sext_ln285_95 = sext i7 %mul_i913_13" [cc/case_1.cc:285]   --->   Operation 2652 'sext' 'sext_ln285_95' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2653 [1/1] (0.00ns)   --->   "%sext_ln285_97 = sext i7 %conv_i839_14" [cc/case_1.cc:285]   --->   Operation 2653 'sext' 'sext_ln285_97' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2654 [1/1] (0.00ns)   --->   "%sext_ln285_100 = sext i7 %mul_i913_14" [cc/case_1.cc:285]   --->   Operation 2654 'sext' 'sext_ln285_100' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2655 [1/1] (0.00ns)   --->   "%sext_ln285_102 = sext i7 %conv_i839_15" [cc/case_1.cc:285]   --->   Operation 2655 'sext' 'sext_ln285_102' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2656 [1/1] (0.00ns)   --->   "%sext_ln285_105 = sext i7 %mul_i913_15" [cc/case_1.cc:285]   --->   Operation 2656 'sext' 'sext_ln285_105' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2657 [1/1] (0.00ns)   --->   "%sext_ln285_107 = sext i7 %conv_i839_16" [cc/case_1.cc:285]   --->   Operation 2657 'sext' 'sext_ln285_107' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2658 [1/1] (0.00ns)   --->   "%sext_ln285_110 = sext i7 %mul_i913_16" [cc/case_1.cc:285]   --->   Operation 2658 'sext' 'sext_ln285_110' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2659 [1/1] (0.00ns)   --->   "%sext_ln285_112 = sext i7 %conv_i839_17" [cc/case_1.cc:285]   --->   Operation 2659 'sext' 'sext_ln285_112' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2660 [1/1] (0.00ns)   --->   "%sext_ln285_115 = sext i7 %mul_i913_17" [cc/case_1.cc:285]   --->   Operation 2660 'sext' 'sext_ln285_115' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2661 [1/1] (0.00ns)   --->   "%sext_ln285_117 = sext i7 %conv_i839_18" [cc/case_1.cc:285]   --->   Operation 2661 'sext' 'sext_ln285_117' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2662 [1/1] (0.00ns)   --->   "%sext_ln285_120 = sext i7 %mul_i913_18" [cc/case_1.cc:285]   --->   Operation 2662 'sext' 'sext_ln285_120' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2663 [1/1] (0.00ns)   --->   "%sext_ln285_122 = sext i7 %conv_i839_19" [cc/case_1.cc:285]   --->   Operation 2663 'sext' 'sext_ln285_122' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2664 [1/1] (0.00ns)   --->   "%sext_ln285_125 = sext i7 %mul_i913_19" [cc/case_1.cc:285]   --->   Operation 2664 'sext' 'sext_ln285_125' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2665 [1/1] (0.00ns)   --->   "%sext_ln285_127 = sext i7 %conv_i839_20" [cc/case_1.cc:285]   --->   Operation 2665 'sext' 'sext_ln285_127' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2666 [1/1] (0.00ns)   --->   "%sext_ln285_130 = sext i7 %mul_i913_20" [cc/case_1.cc:285]   --->   Operation 2666 'sext' 'sext_ln285_130' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2667 [1/1] (0.00ns)   --->   "%sext_ln285_132 = sext i7 %conv_i839_21" [cc/case_1.cc:285]   --->   Operation 2667 'sext' 'sext_ln285_132' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2668 [1/1] (0.00ns)   --->   "%sext_ln285_135 = sext i7 %mul_i913_21" [cc/case_1.cc:285]   --->   Operation 2668 'sext' 'sext_ln285_135' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2669 [1/1] (0.00ns)   --->   "%sext_ln285_137 = sext i7 %conv_i839_22" [cc/case_1.cc:285]   --->   Operation 2669 'sext' 'sext_ln285_137' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2670 [1/1] (0.00ns)   --->   "%sext_ln285_140 = sext i7 %mul_i913_22" [cc/case_1.cc:285]   --->   Operation 2670 'sext' 'sext_ln285_140' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2671 [1/1] (0.00ns)   --->   "%sext_ln285_142 = sext i7 %conv_i839_23" [cc/case_1.cc:285]   --->   Operation 2671 'sext' 'sext_ln285_142' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2672 [1/1] (0.00ns)   --->   "%sext_ln285_145 = sext i7 %mul_i913_23" [cc/case_1.cc:285]   --->   Operation 2672 'sext' 'sext_ln285_145' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2673 [1/1] (0.00ns)   --->   "%sext_ln285_150 = sext i7 %mul_i913_24" [cc/case_1.cc:285]   --->   Operation 2673 'sext' 'sext_ln285_150' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2674 [1/1] (0.00ns)   --->   "%sext_ln285_152 = sext i7 %conv_i839_25" [cc/case_1.cc:285]   --->   Operation 2674 'sext' 'sext_ln285_152' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2675 [1/1] (0.00ns)   --->   "%sext_ln285_155 = sext i7 %mul_i913_25" [cc/case_1.cc:285]   --->   Operation 2675 'sext' 'sext_ln285_155' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2676 [1/1] (0.00ns)   --->   "%sext_ln285_157 = sext i7 %conv_i839_26" [cc/case_1.cc:285]   --->   Operation 2676 'sext' 'sext_ln285_157' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2677 [1/1] (0.00ns)   --->   "%sext_ln285_160 = sext i7 %mul_i913_26" [cc/case_1.cc:285]   --->   Operation 2677 'sext' 'sext_ln285_160' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2678 [1/1] (0.00ns)   --->   "%sext_ln285_162 = sext i7 %conv_i839_27" [cc/case_1.cc:285]   --->   Operation 2678 'sext' 'sext_ln285_162' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2679 [1/1] (0.00ns)   --->   "%sext_ln285_165 = sext i7 %mul_i913_27" [cc/case_1.cc:285]   --->   Operation 2679 'sext' 'sext_ln285_165' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2680 [1/1] (0.00ns)   --->   "%sext_ln285_167 = sext i7 %conv_i839_28" [cc/case_1.cc:285]   --->   Operation 2680 'sext' 'sext_ln285_167' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2681 [1/1] (0.00ns)   --->   "%sext_ln285_170 = sext i7 %mul_i913_28" [cc/case_1.cc:285]   --->   Operation 2681 'sext' 'sext_ln285_170' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2682 [1/1] (0.00ns)   --->   "%sext_ln285_172 = sext i7 %conv_i839_29" [cc/case_1.cc:285]   --->   Operation 2682 'sext' 'sext_ln285_172' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2683 [1/1] (0.00ns)   --->   "%sext_ln285_175 = sext i7 %mul_i913_29" [cc/case_1.cc:285]   --->   Operation 2683 'sext' 'sext_ln285_175' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2684 [1/1] (0.00ns)   --->   "%sext_ln285_177 = sext i7 %conv_i839_30" [cc/case_1.cc:285]   --->   Operation 2684 'sext' 'sext_ln285_177' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2685 [1/1] (0.00ns)   --->   "%sext_ln285_180 = sext i7 %mul_i913_30" [cc/case_1.cc:285]   --->   Operation 2685 'sext' 'sext_ln285_180' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2686 [1/1] (0.00ns)   --->   "%sext_ln285_184 = sext i4 %mul_i1181" [cc/case_1.cc:285]   --->   Operation 2686 'sext' 'sext_ln285_184' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2687 [1/1] (1.87ns)   --->   "%add_ln285_130 = add i8 %sext_ln285_30, i8 %sext_ln285_32" [cc/case_1.cc:285]   --->   Operation 2687 'add' 'add_ln285_130' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2688 [1/1] (0.00ns)   --->   "%sext_ln285_257 = sext i8 %add_ln285_130" [cc/case_1.cc:285]   --->   Operation 2688 'sext' 'sext_ln285_257' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2689 [1/1] (1.87ns)   --->   "%add_ln285_131 = add i8 %sext_ln285_35, i8 %sext_ln285_37" [cc/case_1.cc:285]   --->   Operation 2689 'add' 'add_ln285_131' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2690 [1/1] (0.00ns)   --->   "%sext_ln285_258 = sext i8 %add_ln285_131" [cc/case_1.cc:285]   --->   Operation 2690 'sext' 'sext_ln285_258' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2691 [1/1] (1.91ns)   --->   "%add_ln285_132 = add i9 %sext_ln285_258, i9 %sext_ln285_257" [cc/case_1.cc:285]   --->   Operation 2691 'add' 'add_ln285_132' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2692 [1/1] (1.87ns)   --->   "%add_ln285_134 = add i8 %sext_ln285_40, i8 %sext_ln285_42" [cc/case_1.cc:285]   --->   Operation 2692 'add' 'add_ln285_134' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2693 [1/1] (0.00ns)   --->   "%sext_ln285_261 = sext i8 %add_ln285_134" [cc/case_1.cc:285]   --->   Operation 2693 'sext' 'sext_ln285_261' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2694 [1/1] (1.87ns)   --->   "%add_ln285_135 = add i8 %sext_ln285_45, i8 %sext_ln285_47" [cc/case_1.cc:285]   --->   Operation 2694 'add' 'add_ln285_135' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2695 [1/1] (0.00ns)   --->   "%sext_ln285_262 = sext i8 %add_ln285_135" [cc/case_1.cc:285]   --->   Operation 2695 'sext' 'sext_ln285_262' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2696 [1/1] (1.91ns)   --->   "%add_ln285_136 = add i9 %sext_ln285_262, i9 %sext_ln285_261" [cc/case_1.cc:285]   --->   Operation 2696 'add' 'add_ln285_136' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2697 [1/1] (1.87ns)   --->   "%add_ln285_137 = add i8 %sext_ln285_50, i8 %sext_ln285_52" [cc/case_1.cc:285]   --->   Operation 2697 'add' 'add_ln285_137' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2698 [1/1] (0.00ns)   --->   "%sext_ln285_264 = sext i8 %add_ln285_137" [cc/case_1.cc:285]   --->   Operation 2698 'sext' 'sext_ln285_264' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2699 [1/1] (1.87ns)   --->   "%add_ln285_138 = add i8 %sext_ln285_55, i8 %sext_ln285_57" [cc/case_1.cc:285]   --->   Operation 2699 'add' 'add_ln285_138' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2700 [1/1] (0.00ns)   --->   "%sext_ln285_265 = sext i8 %add_ln285_138" [cc/case_1.cc:285]   --->   Operation 2700 'sext' 'sext_ln285_265' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2701 [1/1] (1.91ns)   --->   "%add_ln285_139 = add i9 %sext_ln285_265, i9 %sext_ln285_264" [cc/case_1.cc:285]   --->   Operation 2701 'add' 'add_ln285_139' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2702 [1/1] (1.87ns)   --->   "%add_ln285_145 = add i8 %sext_ln285_62, i8 %sext_ln285_65" [cc/case_1.cc:285]   --->   Operation 2702 'add' 'add_ln285_145' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2703 [1/1] (0.00ns)   --->   "%sext_ln285_271 = sext i8 %add_ln285_145" [cc/case_1.cc:285]   --->   Operation 2703 'sext' 'sext_ln285_271' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2704 [1/1] (1.91ns)   --->   "%add_ln285_146 = add i9 %sext_ln285_271, i9 %sext_ln285_60" [cc/case_1.cc:285]   --->   Operation 2704 'add' 'add_ln285_146' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2705 [1/1] (1.87ns)   --->   "%add_ln285_147 = add i8 %sext_ln285_67, i8 %sext_ln285_70" [cc/case_1.cc:285]   --->   Operation 2705 'add' 'add_ln285_147' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2706 [1/1] (0.00ns)   --->   "%sext_ln285_273 = sext i8 %add_ln285_147" [cc/case_1.cc:285]   --->   Operation 2706 'sext' 'sext_ln285_273' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2707 [1/1] (1.87ns)   --->   "%add_ln285_148 = add i8 %sext_ln285_72, i8 %sext_ln285_75" [cc/case_1.cc:285]   --->   Operation 2707 'add' 'add_ln285_148' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2708 [1/1] (0.00ns)   --->   "%sext_ln285_274 = sext i8 %add_ln285_148" [cc/case_1.cc:285]   --->   Operation 2708 'sext' 'sext_ln285_274' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2709 [1/1] (1.91ns)   --->   "%add_ln285_149 = add i9 %sext_ln285_274, i9 %sext_ln285_273" [cc/case_1.cc:285]   --->   Operation 2709 'add' 'add_ln285_149' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2710 [1/1] (1.87ns)   --->   "%add_ln285_151 = add i8 %sext_ln285_80, i8 %sext_ln285_82" [cc/case_1.cc:285]   --->   Operation 2710 'add' 'add_ln285_151' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2711 [1/1] (0.00ns)   --->   "%sext_ln285_277 = sext i8 %add_ln285_151" [cc/case_1.cc:285]   --->   Operation 2711 'sext' 'sext_ln285_277' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2712 [1/1] (1.91ns)   --->   "%add_ln285_152 = add i9 %sext_ln285_277, i9 %sext_ln285_77" [cc/case_1.cc:285]   --->   Operation 2712 'add' 'add_ln285_152' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2713 [1/1] (1.87ns)   --->   "%add_ln285_153 = add i8 %sext_ln285_85, i8 %sext_ln285_87" [cc/case_1.cc:285]   --->   Operation 2713 'add' 'add_ln285_153' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2714 [1/1] (0.00ns)   --->   "%sext_ln285_279 = sext i8 %add_ln285_153" [cc/case_1.cc:285]   --->   Operation 2714 'sext' 'sext_ln285_279' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2715 [1/1] (1.87ns)   --->   "%add_ln285_154 = add i8 %sext_ln285_90, i8 %sext_ln285_92" [cc/case_1.cc:285]   --->   Operation 2715 'add' 'add_ln285_154' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2716 [1/1] (0.00ns)   --->   "%sext_ln285_280 = sext i8 %add_ln285_154" [cc/case_1.cc:285]   --->   Operation 2716 'sext' 'sext_ln285_280' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2717 [1/1] (1.91ns)   --->   "%add_ln285_155 = add i9 %sext_ln285_280, i9 %sext_ln285_279" [cc/case_1.cc:285]   --->   Operation 2717 'add' 'add_ln285_155' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2718 [1/1] (1.87ns)   --->   "%add_ln285_158 = add i8 %sext_ln285_97, i8 %sext_ln285_100" [cc/case_1.cc:285]   --->   Operation 2718 'add' 'add_ln285_158' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2719 [1/1] (0.00ns)   --->   "%sext_ln285_284 = sext i8 %add_ln285_158" [cc/case_1.cc:285]   --->   Operation 2719 'sext' 'sext_ln285_284' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2720 [1/1] (1.91ns)   --->   "%add_ln285_159 = add i9 %sext_ln285_284, i9 %sext_ln285_95" [cc/case_1.cc:285]   --->   Operation 2720 'add' 'add_ln285_159' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2721 [1/1] (1.87ns)   --->   "%add_ln285_160 = add i8 %sext_ln285_102, i8 %sext_ln285_105" [cc/case_1.cc:285]   --->   Operation 2721 'add' 'add_ln285_160' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2722 [1/1] (0.00ns)   --->   "%sext_ln285_286 = sext i8 %add_ln285_160" [cc/case_1.cc:285]   --->   Operation 2722 'sext' 'sext_ln285_286' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2723 [1/1] (1.87ns)   --->   "%add_ln285_161 = add i8 %sext_ln285_107, i8 %sext_ln285_110" [cc/case_1.cc:285]   --->   Operation 2723 'add' 'add_ln285_161' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2724 [1/1] (0.00ns)   --->   "%sext_ln285_287 = sext i8 %add_ln285_161" [cc/case_1.cc:285]   --->   Operation 2724 'sext' 'sext_ln285_287' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2725 [1/1] (1.91ns)   --->   "%add_ln285_162 = add i9 %sext_ln285_287, i9 %sext_ln285_286" [cc/case_1.cc:285]   --->   Operation 2725 'add' 'add_ln285_162' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2726 [1/1] (1.87ns)   --->   "%add_ln285_164 = add i8 %sext_ln285_115, i8 %sext_ln285_117" [cc/case_1.cc:285]   --->   Operation 2726 'add' 'add_ln285_164' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2727 [1/1] (0.00ns)   --->   "%sext_ln285_290 = sext i8 %add_ln285_164" [cc/case_1.cc:285]   --->   Operation 2727 'sext' 'sext_ln285_290' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2728 [1/1] (1.91ns)   --->   "%add_ln285_165 = add i9 %sext_ln285_290, i9 %sext_ln285_112" [cc/case_1.cc:285]   --->   Operation 2728 'add' 'add_ln285_165' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2729 [1/1] (1.87ns)   --->   "%add_ln285_166 = add i8 %sext_ln285_120, i8 %sext_ln285_122" [cc/case_1.cc:285]   --->   Operation 2729 'add' 'add_ln285_166' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2730 [1/1] (0.00ns)   --->   "%sext_ln285_292 = sext i8 %add_ln285_166" [cc/case_1.cc:285]   --->   Operation 2730 'sext' 'sext_ln285_292' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2731 [1/1] (1.87ns)   --->   "%add_ln285_167 = add i8 %sext_ln285_125, i8 %sext_ln285_127" [cc/case_1.cc:285]   --->   Operation 2731 'add' 'add_ln285_167' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2732 [1/1] (0.00ns)   --->   "%sext_ln285_293 = sext i8 %add_ln285_167" [cc/case_1.cc:285]   --->   Operation 2732 'sext' 'sext_ln285_293' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2733 [1/1] (1.91ns)   --->   "%add_ln285_168 = add i9 %sext_ln285_293, i9 %sext_ln285_292" [cc/case_1.cc:285]   --->   Operation 2733 'add' 'add_ln285_168' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2734 [1/1] (1.87ns)   --->   "%add_ln285_172 = add i8 %sext_ln285_132, i8 %sext_ln285_135" [cc/case_1.cc:285]   --->   Operation 2734 'add' 'add_ln285_172' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2735 [1/1] (0.00ns)   --->   "%sext_ln285_298 = sext i8 %add_ln285_172" [cc/case_1.cc:285]   --->   Operation 2735 'sext' 'sext_ln285_298' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2736 [1/1] (1.91ns)   --->   "%add_ln285_173 = add i9 %sext_ln285_298, i9 %sext_ln285_130" [cc/case_1.cc:285]   --->   Operation 2736 'add' 'add_ln285_173' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2737 [1/1] (1.87ns)   --->   "%add_ln285_174 = add i8 %sext_ln285_137, i8 %sext_ln285_140" [cc/case_1.cc:285]   --->   Operation 2737 'add' 'add_ln285_174' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2738 [1/1] (0.00ns)   --->   "%sext_ln285_300 = sext i8 %add_ln285_174" [cc/case_1.cc:285]   --->   Operation 2738 'sext' 'sext_ln285_300' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2739 [1/1] (1.87ns)   --->   "%add_ln285_175 = add i8 %sext_ln285_142, i8 %sext_ln285_145" [cc/case_1.cc:285]   --->   Operation 2739 'add' 'add_ln285_175' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2740 [1/1] (0.00ns)   --->   "%sext_ln285_301 = sext i8 %add_ln285_175" [cc/case_1.cc:285]   --->   Operation 2740 'sext' 'sext_ln285_301' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2741 [1/1] (1.91ns)   --->   "%add_ln285_176 = add i9 %sext_ln285_301, i9 %sext_ln285_300" [cc/case_1.cc:285]   --->   Operation 2741 'add' 'add_ln285_176' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2742 [1/1] (1.87ns)   --->   "%add_ln285_178 = add i8 %sext_ln285_150, i8 %sext_ln285_152" [cc/case_1.cc:285]   --->   Operation 2742 'add' 'add_ln285_178' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2743 [1/1] (1.87ns)   --->   "%add_ln285_180 = add i8 %sext_ln285_155, i8 %sext_ln285_157" [cc/case_1.cc:285]   --->   Operation 2743 'add' 'add_ln285_180' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2744 [1/1] (0.00ns)   --->   "%sext_ln285_306 = sext i8 %add_ln285_180" [cc/case_1.cc:285]   --->   Operation 2744 'sext' 'sext_ln285_306' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2745 [1/1] (1.87ns)   --->   "%add_ln285_181 = add i8 %sext_ln285_160, i8 %sext_ln285_162" [cc/case_1.cc:285]   --->   Operation 2745 'add' 'add_ln285_181' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2746 [1/1] (0.00ns)   --->   "%sext_ln285_307 = sext i8 %add_ln285_181" [cc/case_1.cc:285]   --->   Operation 2746 'sext' 'sext_ln285_307' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2747 [1/1] (1.91ns)   --->   "%add_ln285_182 = add i9 %sext_ln285_307, i9 %sext_ln285_306" [cc/case_1.cc:285]   --->   Operation 2747 'add' 'add_ln285_182' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2748 [1/1] (1.87ns)   --->   "%add_ln285_185 = add i8 %sext_ln285_167, i8 %sext_ln285_170" [cc/case_1.cc:285]   --->   Operation 2748 'add' 'add_ln285_185' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2749 [1/1] (0.00ns)   --->   "%sext_ln285_311 = sext i8 %add_ln285_185" [cc/case_1.cc:285]   --->   Operation 2749 'sext' 'sext_ln285_311' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2750 [1/1] (1.91ns)   --->   "%add_ln285_186 = add i9 %sext_ln285_311, i9 %sext_ln285_165" [cc/case_1.cc:285]   --->   Operation 2750 'add' 'add_ln285_186' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2751 [1/1] (1.87ns)   --->   "%add_ln285_187 = add i8 %sext_ln285_172, i8 %sext_ln285_175" [cc/case_1.cc:285]   --->   Operation 2751 'add' 'add_ln285_187' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2752 [1/1] (0.00ns)   --->   "%sext_ln285_313 = sext i8 %add_ln285_187" [cc/case_1.cc:285]   --->   Operation 2752 'sext' 'sext_ln285_313' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2753 [1/1] (1.87ns)   --->   "%add_ln285_188 = add i8 %sext_ln285_177, i8 %sext_ln285_180" [cc/case_1.cc:285]   --->   Operation 2753 'add' 'add_ln285_188' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2754 [1/1] (0.00ns)   --->   "%sext_ln285_314 = sext i8 %add_ln285_188" [cc/case_1.cc:285]   --->   Operation 2754 'sext' 'sext_ln285_314' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2755 [1/1] (1.91ns)   --->   "%add_ln285_189 = add i9 %sext_ln285_314, i9 %sext_ln285_313" [cc/case_1.cc:285]   --->   Operation 2755 'add' 'add_ln285_189' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2756 [1/1] (0.00ns)   --->   "%sext_ln277 = sext i3 %mul_i1557" [cc/case_1.cc:277]   --->   Operation 2756 'sext' 'sext_ln277' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2757 [1/1] (0.00ns)   --->   "%sext_ln277_1 = sext i3 %mul_i1557_1" [cc/case_1.cc:277]   --->   Operation 2757 'sext' 'sext_ln277_1' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2758 [1/1] (0.00ns)   --->   "%sext_ln277_2 = sext i3 %mul_i1557_2" [cc/case_1.cc:277]   --->   Operation 2758 'sext' 'sext_ln277_2' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2759 [1/1] (0.00ns)   --->   "%sext_ln277_3 = sext i3 %mul_i1557_3" [cc/case_1.cc:277]   --->   Operation 2759 'sext' 'sext_ln277_3' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2760 [1/1] (0.00ns)   --->   "%sext_ln277_4 = sext i3 %mul_i1557_4" [cc/case_1.cc:277]   --->   Operation 2760 'sext' 'sext_ln277_4' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2761 [1/1] (0.00ns)   --->   "%sext_ln277_5 = sext i3 %mul_i1557_5" [cc/case_1.cc:277]   --->   Operation 2761 'sext' 'sext_ln277_5' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2762 [1/1] (0.00ns)   --->   "%sext_ln277_6 = sext i3 %mul_i1557_6" [cc/case_1.cc:277]   --->   Operation 2762 'sext' 'sext_ln277_6' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2763 [1/1] (0.00ns)   --->   "%sext_ln277_7 = sext i3 %mul_i1557_7" [cc/case_1.cc:277]   --->   Operation 2763 'sext' 'sext_ln277_7' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2764 [1/1] (0.00ns)   --->   "%sext_ln277_8 = sext i3 %mul_i1557_8" [cc/case_1.cc:277]   --->   Operation 2764 'sext' 'sext_ln277_8' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2765 [1/1] (0.00ns)   --->   "%sext_ln277_9 = sext i3 %mul_i1557_9" [cc/case_1.cc:277]   --->   Operation 2765 'sext' 'sext_ln277_9' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2766 [1/1] (0.00ns)   --->   "%sext_ln277_10 = sext i3 %mul_i1557_10" [cc/case_1.cc:277]   --->   Operation 2766 'sext' 'sext_ln277_10' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2767 [1/1] (0.00ns)   --->   "%sext_ln277_11 = sext i3 %mul_i1557_11" [cc/case_1.cc:277]   --->   Operation 2767 'sext' 'sext_ln277_11' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2768 [1/1] (0.00ns)   --->   "%sext_ln277_12 = sext i3 %mul_i1557_12" [cc/case_1.cc:277]   --->   Operation 2768 'sext' 'sext_ln277_12' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2769 [1/1] (0.00ns)   --->   "%sext_ln277_13 = sext i3 %mul_i1557_13" [cc/case_1.cc:277]   --->   Operation 2769 'sext' 'sext_ln277_13' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2770 [1/1] (0.00ns)   --->   "%sext_ln277_14 = sext i3 %mul_i1557_14" [cc/case_1.cc:277]   --->   Operation 2770 'sext' 'sext_ln277_14' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2771 [1/1] (0.00ns)   --->   "%sext_ln277_15 = sext i3 %mul_i1557_15" [cc/case_1.cc:277]   --->   Operation 2771 'sext' 'sext_ln277_15' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2772 [1/1] (0.00ns)   --->   "%sext_ln277_16 = sext i3 %mul_i1557_16" [cc/case_1.cc:277]   --->   Operation 2772 'sext' 'sext_ln277_16' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2773 [1/1] (0.00ns)   --->   "%sext_ln277_17 = sext i3 %mul_i1557_17" [cc/case_1.cc:277]   --->   Operation 2773 'sext' 'sext_ln277_17' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2774 [1/1] (0.00ns)   --->   "%sext_ln277_18 = sext i3 %mul_i1557_18" [cc/case_1.cc:277]   --->   Operation 2774 'sext' 'sext_ln277_18' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2775 [1/1] (0.00ns)   --->   "%sext_ln277_19 = sext i3 %mul_i1557_19" [cc/case_1.cc:277]   --->   Operation 2775 'sext' 'sext_ln277_19' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2776 [1/1] (0.00ns)   --->   "%sext_ln277_20 = sext i3 %mul_i1557_20" [cc/case_1.cc:277]   --->   Operation 2776 'sext' 'sext_ln277_20' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2777 [1/1] (0.00ns)   --->   "%sext_ln277_21 = sext i3 %mul_i1557_21" [cc/case_1.cc:277]   --->   Operation 2777 'sext' 'sext_ln277_21' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2778 [1/1] (0.00ns)   --->   "%sext_ln277_22 = sext i3 %mul_i1557_22" [cc/case_1.cc:277]   --->   Operation 2778 'sext' 'sext_ln277_22' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2779 [1/1] (0.00ns)   --->   "%sext_ln277_23 = sext i3 %mul_i1557_23" [cc/case_1.cc:277]   --->   Operation 2779 'sext' 'sext_ln277_23' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2780 [1/1] (0.00ns)   --->   "%sext_ln277_24 = sext i3 %mul_i1557_24" [cc/case_1.cc:277]   --->   Operation 2780 'sext' 'sext_ln277_24' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2781 [1/1] (0.00ns)   --->   "%sext_ln277_25 = sext i3 %mul_i1557_25" [cc/case_1.cc:277]   --->   Operation 2781 'sext' 'sext_ln277_25' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2782 [1/1] (0.00ns)   --->   "%sext_ln277_26 = sext i3 %mul_i1557_26" [cc/case_1.cc:277]   --->   Operation 2782 'sext' 'sext_ln277_26' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2783 [1/1] (0.00ns)   --->   "%sext_ln277_27 = sext i3 %mul_i1557_27" [cc/case_1.cc:277]   --->   Operation 2783 'sext' 'sext_ln277_27' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2784 [1/1] (0.00ns)   --->   "%sext_ln277_28 = sext i3 %mul_i1557_28" [cc/case_1.cc:277]   --->   Operation 2784 'sext' 'sext_ln277_28' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2785 [1/1] (0.00ns)   --->   "%sext_ln277_29 = sext i3 %mul_i1557_29" [cc/case_1.cc:277]   --->   Operation 2785 'sext' 'sext_ln277_29' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2786 [1/1] (0.00ns)   --->   "%mul_i1557_30_cast = sext i3 %mul_i1557_30"   --->   Operation 2786 'sext' 'mul_i1557_30_cast' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2787 [1/1] (0.00ns)   --->   "%mul_i1557_31_cast = sext i3 %mul_i1557_31"   --->   Operation 2787 'sext' 'mul_i1557_31_cast' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2788 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp486 = add i7 %add_i1130, i7 %sext_ln285_184" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:991]   --->   Operation 2788 'add' 'tmp486' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 2789 [1/1] (1.65ns)   --->   "%tmp487 = add i4 %sext_ln277, i4 %sext_ln277_1" [cc/case_1.cc:277]   --->   Operation 2789 'add' 'tmp487' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2790 [1/1] (0.00ns)   --->   "%tmp487_cast603 = sext i4 %tmp487" [cc/case_1.cc:277]   --->   Operation 2790 'sext' 'tmp487_cast603' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2791 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%tmp485 = add i7 %tmp487_cast603, i7 %tmp486" [cc/case_1.cc:277]   --->   Operation 2791 'add' 'tmp485' <Predicate = true> <Delay = 3.58> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_61 : Operation 2792 [1/1] (1.65ns)   --->   "%tmp489 = add i4 %sext_ln277_2, i4 %sext_ln277_3" [cc/case_1.cc:277]   --->   Operation 2792 'add' 'tmp489' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2793 [1/1] (0.00ns)   --->   "%tmp489_cast = sext i4 %tmp489" [cc/case_1.cc:277]   --->   Operation 2793 'sext' 'tmp489_cast' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2794 [1/1] (1.65ns)   --->   "%tmp490 = add i4 %sext_ln277_4, i4 %sext_ln277_5" [cc/case_1.cc:277]   --->   Operation 2794 'add' 'tmp490' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2795 [1/1] (0.00ns)   --->   "%tmp490_cast = sext i4 %tmp490" [cc/case_1.cc:277]   --->   Operation 2795 'sext' 'tmp490_cast' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2796 [1/1] (1.73ns)   --->   "%tmp488 = add i5 %tmp490_cast, i5 %tmp489_cast" [cc/case_1.cc:277]   --->   Operation 2796 'add' 'tmp488' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2797 [1/1] (1.65ns)   --->   "%tmp493 = add i4 %sext_ln277_6, i4 %sext_ln277_7" [cc/case_1.cc:277]   --->   Operation 2797 'add' 'tmp493' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2798 [1/1] (0.00ns)   --->   "%tmp493_cast = sext i4 %tmp493" [cc/case_1.cc:277]   --->   Operation 2798 'sext' 'tmp493_cast' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2799 [1/1] (1.65ns)   --->   "%tmp494 = add i4 %sext_ln277_8, i4 %sext_ln277_9" [cc/case_1.cc:277]   --->   Operation 2799 'add' 'tmp494' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2800 [1/1] (0.00ns)   --->   "%tmp494_cast = sext i4 %tmp494" [cc/case_1.cc:277]   --->   Operation 2800 'sext' 'tmp494_cast' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2801 [1/1] (1.73ns)   --->   "%tmp492 = add i5 %tmp494_cast, i5 %tmp493_cast" [cc/case_1.cc:277]   --->   Operation 2801 'add' 'tmp492' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2802 [1/1] (0.00ns)   --->   "%tmp492_cast = sext i5 %tmp492" [cc/case_1.cc:277]   --->   Operation 2802 'sext' 'tmp492_cast' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2803 [1/1] (1.65ns)   --->   "%tmp496 = add i4 %sext_ln277_10, i4 %sext_ln277_11" [cc/case_1.cc:277]   --->   Operation 2803 'add' 'tmp496' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2804 [1/1] (0.00ns)   --->   "%tmp496_cast = sext i4 %tmp496" [cc/case_1.cc:277]   --->   Operation 2804 'sext' 'tmp496_cast' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2805 [1/1] (1.65ns)   --->   "%tmp498 = add i4 %sext_ln277_13, i4 %sext_ln277_14" [cc/case_1.cc:277]   --->   Operation 2805 'add' 'tmp498' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2806 [1/1] (0.00ns)   --->   "%tmp498_cast = sext i4 %tmp498" [cc/case_1.cc:277]   --->   Operation 2806 'sext' 'tmp498_cast' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2807 [1/1] (1.73ns)   --->   "%tmp497 = add i5 %tmp498_cast, i5 %sext_ln277_12" [cc/case_1.cc:277]   --->   Operation 2807 'add' 'tmp497' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2808 [1/1] (0.00ns)   --->   "%tmp497_cast = sext i5 %tmp497" [cc/case_1.cc:277]   --->   Operation 2808 'sext' 'tmp497_cast' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2809 [1/1] (1.78ns)   --->   "%tmp495 = add i6 %tmp497_cast, i6 %tmp496_cast" [cc/case_1.cc:277]   --->   Operation 2809 'add' 'tmp495' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2810 [1/1] (0.00ns)   --->   "%tmp495_cast = sext i6 %tmp495" [cc/case_1.cc:277]   --->   Operation 2810 'sext' 'tmp495_cast' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2811 [1/1] (1.82ns)   --->   "%tmp491 = add i7 %tmp495_cast, i7 %tmp492_cast" [cc/case_1.cc:277]   --->   Operation 2811 'add' 'tmp491' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2812 [1/1] (1.65ns)   --->   "%tmp502 = add i4 %sext_ln277_15, i4 %sext_ln277_16" [cc/case_1.cc:277]   --->   Operation 2812 'add' 'tmp502' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2813 [1/1] (0.00ns)   --->   "%tmp502_cast = sext i4 %tmp502" [cc/case_1.cc:277]   --->   Operation 2813 'sext' 'tmp502_cast' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2814 [1/1] (1.65ns)   --->   "%tmp503 = add i4 %sext_ln277_17, i4 %sext_ln277_18" [cc/case_1.cc:277]   --->   Operation 2814 'add' 'tmp503' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2815 [1/1] (0.00ns)   --->   "%tmp503_cast = sext i4 %tmp503" [cc/case_1.cc:277]   --->   Operation 2815 'sext' 'tmp503_cast' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2816 [1/1] (1.73ns)   --->   "%tmp501 = add i5 %tmp503_cast, i5 %tmp502_cast" [cc/case_1.cc:277]   --->   Operation 2816 'add' 'tmp501' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2817 [1/1] (0.00ns)   --->   "%tmp501_cast = sext i5 %tmp501" [cc/case_1.cc:277]   --->   Operation 2817 'sext' 'tmp501_cast' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2818 [1/1] (1.65ns)   --->   "%tmp505 = add i4 %sext_ln277_19, i4 %sext_ln277_20" [cc/case_1.cc:277]   --->   Operation 2818 'add' 'tmp505' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2819 [1/1] (0.00ns)   --->   "%tmp505_cast = sext i4 %tmp505" [cc/case_1.cc:277]   --->   Operation 2819 'sext' 'tmp505_cast' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2820 [1/1] (1.65ns)   --->   "%tmp506 = add i4 %sext_ln277_21, i4 %sext_ln277_22" [cc/case_1.cc:277]   --->   Operation 2820 'add' 'tmp506' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2821 [1/1] (0.00ns)   --->   "%tmp506_cast = sext i4 %tmp506" [cc/case_1.cc:277]   --->   Operation 2821 'sext' 'tmp506_cast' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2822 [1/1] (1.73ns)   --->   "%tmp504 = add i5 %tmp506_cast, i5 %tmp505_cast" [cc/case_1.cc:277]   --->   Operation 2822 'add' 'tmp504' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2823 [1/1] (0.00ns)   --->   "%tmp504_cast = sext i5 %tmp504" [cc/case_1.cc:277]   --->   Operation 2823 'sext' 'tmp504_cast' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2824 [1/1] (1.78ns)   --->   "%tmp500 = add i6 %tmp504_cast, i6 %tmp501_cast" [cc/case_1.cc:277]   --->   Operation 2824 'add' 'tmp500' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2825 [1/1] (1.65ns)   --->   "%tmp509 = add i4 %sext_ln277_23, i4 %sext_ln277_24" [cc/case_1.cc:277]   --->   Operation 2825 'add' 'tmp509' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2826 [1/1] (0.00ns)   --->   "%tmp509_cast = sext i4 %tmp509" [cc/case_1.cc:277]   --->   Operation 2826 'sext' 'tmp509_cast' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2827 [1/1] (1.65ns)   --->   "%tmp510 = add i4 %sext_ln277_25, i4 %sext_ln277_26" [cc/case_1.cc:277]   --->   Operation 2827 'add' 'tmp510' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2828 [1/1] (0.00ns)   --->   "%tmp510_cast = sext i4 %tmp510" [cc/case_1.cc:277]   --->   Operation 2828 'sext' 'tmp510_cast' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2829 [1/1] (1.73ns)   --->   "%tmp508 = add i5 %tmp510_cast, i5 %tmp509_cast" [cc/case_1.cc:277]   --->   Operation 2829 'add' 'tmp508' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2830 [1/1] (0.00ns)   --->   "%tmp508_cast = sext i5 %tmp508" [cc/case_1.cc:277]   --->   Operation 2830 'sext' 'tmp508_cast' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2831 [1/1] (1.65ns)   --->   "%tmp512 = add i4 %sext_ln277_27, i4 %sext_ln277_28" [cc/case_1.cc:277]   --->   Operation 2831 'add' 'tmp512' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2832 [1/1] (0.00ns)   --->   "%tmp512_cast = sext i4 %tmp512" [cc/case_1.cc:277]   --->   Operation 2832 'sext' 'tmp512_cast' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2833 [1/1] (1.65ns)   --->   "%tmp514 = add i4 %mul_i1557_30_cast, i4 %mul_i1557_31_cast"   --->   Operation 2833 'add' 'tmp514' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2834 [1/1] (0.00ns)   --->   "%tmp514_cast = sext i4 %tmp514"   --->   Operation 2834 'sext' 'tmp514_cast' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2835 [1/1] (1.73ns)   --->   "%tmp513 = add i5 %tmp514_cast, i5 %sext_ln277_29" [cc/case_1.cc:277]   --->   Operation 2835 'add' 'tmp513' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2836 [1/1] (0.00ns)   --->   "%tmp513_cast = sext i5 %tmp513" [cc/case_1.cc:277]   --->   Operation 2836 'sext' 'tmp513_cast' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2837 [1/1] (1.78ns)   --->   "%tmp511 = add i6 %tmp513_cast, i6 %tmp512_cast" [cc/case_1.cc:277]   --->   Operation 2837 'add' 'tmp511' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2838 [1/1] (0.00ns)   --->   "%tmp511_cast = sext i6 %tmp511" [cc/case_1.cc:277]   --->   Operation 2838 'sext' 'tmp511_cast' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2839 [1/1] (1.82ns)   --->   "%tmp507 = add i7 %tmp511_cast, i7 %tmp508_cast" [cc/case_1.cc:277]   --->   Operation 2839 'add' 'tmp507' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 2840 [1/1] (0.00ns)   --->   "%empty_69 = trunc i16 %m52" [cc/case_1.cc:123]   --->   Operation 2840 'trunc' 'empty_69' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 2841 [1/1] (1.58ns)   --->   "%store_ln305 = store i6 0, i6 %i_s5_0" [cc/case_1.cc:305]   --->   Operation 2841 'store' 'store_ln305' <Predicate = true> <Delay = 1.58>

State 62 <SV = 39> <Delay = 7.51>
ST_62 : Operation 2842 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_14_load_3 = load i5 %in_data_14_addr_3"   --->   Operation 2842 'load' 'in_data_14_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_62 : Operation 2843 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_0_load_3 = load i5 %in_data_0_addr_3"   --->   Operation 2843 'load' 'in_data_0_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_62 : Operation 2844 [1/1] (0.00ns)   --->   "%conv_i1356 = sext i3 %in_data_0_load_3"   --->   Operation 2844 'sext' 'conv_i1356' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 2845 [1/1] (1.65ns)   --->   "%add_i1345 = add i4 %conv_i1356, i4 %conv_i5788"   --->   Operation 2845 'add' 'add_i1345' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2846 [1/1] (0.00ns)   --->   "%in_data_0_load_3_cast = sext i3 %in_data_0_load_3"   --->   Operation 2846 'sext' 'in_data_0_load_3_cast' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 2847 [1/1] (1.82ns)   --->   "%add_i1034 = add i7 %sext_ln991_1, i7 %in_data_0_load_3_cast" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:991]   --->   Operation 2847 'add' 'add_i1034' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2848 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_14_load_5 = load i5 %in_data_14_addr_5"   --->   Operation 2848 'load' 'in_data_14_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_62 : Operation 2849 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_0_load_4 = load i5 %in_data_0_addr_4"   --->   Operation 2849 'load' 'in_data_0_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_62 : Operation 2850 [1/1] (0.00ns)   --->   "%conv_i1356_1 = sext i3 %in_data_0_load_4"   --->   Operation 2850 'sext' 'conv_i1356_1' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 2851 [1/1] (1.65ns)   --->   "%add_i1345_1 = add i4 %conv_i1356_1, i4 %conv_i5788_13003"   --->   Operation 2851 'add' 'add_i1345_1' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2852 [1/1] (0.00ns)   --->   "%in_data_0_load_4_cast = sext i3 %in_data_0_load_4"   --->   Operation 2852 'sext' 'in_data_0_load_4_cast' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 2853 [1/1] (1.82ns)   --->   "%add_i1034_1 = add i7 %sext_ln991_1, i7 %in_data_0_load_4_cast" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:991]   --->   Operation 2853 'add' 'add_i1034_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2854 [1/1] (0.00ns)   --->   "%in_data_14_addr_6 = getelementptr i3 %in_data_14, i64 0, i64 2"   --->   Operation 2854 'getelementptr' 'in_data_14_addr_6' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 2855 [2/2] (2.32ns)   --->   "%in_data_14_load_6 = load i5 %in_data_14_addr_6"   --->   Operation 2855 'load' 'in_data_14_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_62 : Operation 2856 [1/1] (0.00ns)   --->   "%in_data_0_addr_5 = getelementptr i3 %in_data_0, i64 0, i64 2"   --->   Operation 2856 'getelementptr' 'in_data_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 2857 [2/2] (2.32ns)   --->   "%in_data_0_load_5 = load i5 %in_data_0_addr_5"   --->   Operation 2857 'load' 'in_data_0_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_62 : Operation 2858 [1/1] (0.00ns)   --->   "%in_data_14_addr_7 = getelementptr i3 %in_data_14, i64 0, i64 3"   --->   Operation 2858 'getelementptr' 'in_data_14_addr_7' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 2859 [2/2] (2.32ns)   --->   "%in_data_14_load_7 = load i5 %in_data_14_addr_7"   --->   Operation 2859 'load' 'in_data_14_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_62 : Operation 2860 [1/1] (0.00ns)   --->   "%in_data_0_addr_6 = getelementptr i3 %in_data_0, i64 0, i64 3"   --->   Operation 2860 'getelementptr' 'in_data_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 2861 [2/2] (2.32ns)   --->   "%in_data_0_load_6 = load i5 %in_data_0_addr_6"   --->   Operation 2861 'load' 'in_data_0_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_62 : Operation 2862 [1/1] (0.00ns)   --->   "%in_data_8_load_24_cast1028 = sext i3 %in_data_8_load_24"   --->   Operation 2862 'sext' 'in_data_8_load_24_cast1028' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 2863 [1/1] (1.82ns)   --->   "%conv_i839_24 = add i7 %in_scalar_load_6_cast25, i7 %in_data_8_load_24_cast1028"   --->   Operation 2863 'add' 'conv_i839_24' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2864 [1/1] (0.00ns)   --->   "%sext_ln285_4 = sext i4 %add_ln285_6" [cc/case_1.cc:285]   --->   Operation 2864 'sext' 'sext_ln285_4' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 2865 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln285_7 = add i10 %sext_ln285_4, i10 %add_ln285_4" [cc/case_1.cc:285]   --->   Operation 2865 'add' 'add_ln285_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 2866 [1/1] (0.00ns)   --->   "%sext_ln285_8 = sext i6 %add_ln285_11" [cc/case_1.cc:285]   --->   Operation 2866 'sext' 'sext_ln285_8' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 2867 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%add_ln285_5 = add i10 %sext_ln285_8, i10 %add_ln285_7" [cc/case_1.cc:285]   --->   Operation 2867 'add' 'add_ln285_5' <Predicate = true> <Delay = 3.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 2868 [1/1] (0.00ns)   --->   "%sext_ln285_13 = sext i5 %add_ln285_19" [cc/case_1.cc:285]   --->   Operation 2868 'sext' 'sext_ln285_13' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 2869 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln285_20 = add i11 %sext_ln285_13, i11 %add_ln285_16" [cc/case_1.cc:285]   --->   Operation 2869 'add' 'add_ln285_20' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 2870 [1/1] (0.00ns)   --->   "%sext_ln285_21 = sext i7 %add_ln285_28" [cc/case_1.cc:285]   --->   Operation 2870 'sext' 'sext_ln285_21' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 2871 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln285_13 = add i11 %sext_ln285_21, i11 %add_ln285_20" [cc/case_1.cc:285]   --->   Operation 2871 'add' 'add_ln285_13' <Predicate = true> <Delay = 3.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 2872 [1/1] (0.00ns)   --->   "%sext_ln285_24 = sext i8 %add_ln285_15" [cc/case_1.cc:285]   --->   Operation 2872 'sext' 'sext_ln285_24' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 2873 [1/1] (0.00ns)   --->   "%sext_ln285_25 = sext i10 %add_ln285_5" [cc/case_1.cc:285]   --->   Operation 2873 'sext' 'sext_ln285_25' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 2874 [1/1] (0.00ns)   --->   "%sext_ln285_29 = sext i7 %add_i1034" [cc/case_1.cc:285]   --->   Operation 2874 'sext' 'sext_ln285_29' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 2875 [1/1] (0.00ns)   --->   "%sext_ln285_34 = sext i7 %add_i1034_1" [cc/case_1.cc:285]   --->   Operation 2875 'sext' 'sext_ln285_34' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 2876 [1/1] (0.00ns)   --->   "%sext_ln285_147 = sext i7 %conv_i839_24" [cc/case_1.cc:285]   --->   Operation 2876 'sext' 'sext_ln285_147' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 2877 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln285_94 = add i11 %sext_ln285_24, i11 %add_ln285_13" [cc/case_1.cc:285]   --->   Operation 2877 'add' 'add_ln285_94' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 2878 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln285_95 = add i11 %add_ln285_94, i11 %sext_ln285_25" [cc/case_1.cc:285]   --->   Operation 2878 'add' 'add_ln285_95' <Predicate = true> <Delay = 3.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 2879 [1/1] (1.87ns)   --->   "%add_ln285_97 = add i8 %sext_ln285_29, i8 %sext_ln285_34" [cc/case_1.cc:285]   --->   Operation 2879 'add' 'add_ln285_97' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2880 [1/1] (0.00ns)   --->   "%sext_ln285_263 = sext i9 %add_ln285_136" [cc/case_1.cc:285]   --->   Operation 2880 'sext' 'sext_ln285_263' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 2881 [1/1] (0.00ns)   --->   "%sext_ln285_266 = sext i9 %add_ln285_139" [cc/case_1.cc:285]   --->   Operation 2881 'sext' 'sext_ln285_266' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 2882 [1/1] (1.82ns)   --->   "%add_ln285_140 = add i10 %sext_ln285_266, i10 %sext_ln285_263" [cc/case_1.cc:285]   --->   Operation 2882 'add' 'add_ln285_140' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2883 [1/1] (0.00ns)   --->   "%sext_ln285_272 = sext i9 %add_ln285_146" [cc/case_1.cc:285]   --->   Operation 2883 'sext' 'sext_ln285_272' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 2884 [1/1] (0.00ns)   --->   "%sext_ln285_275 = sext i9 %add_ln285_149" [cc/case_1.cc:285]   --->   Operation 2884 'sext' 'sext_ln285_275' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 2885 [1/1] (1.82ns)   --->   "%add_ln285_150 = add i10 %sext_ln285_275, i10 %sext_ln285_272" [cc/case_1.cc:285]   --->   Operation 2885 'add' 'add_ln285_150' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2886 [1/1] (0.00ns)   --->   "%sext_ln285_276 = sext i10 %add_ln285_150" [cc/case_1.cc:285]   --->   Operation 2886 'sext' 'sext_ln285_276' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 2887 [1/1] (0.00ns)   --->   "%sext_ln285_278 = sext i9 %add_ln285_152" [cc/case_1.cc:285]   --->   Operation 2887 'sext' 'sext_ln285_278' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 2888 [1/1] (0.00ns)   --->   "%sext_ln285_281 = sext i9 %add_ln285_155" [cc/case_1.cc:285]   --->   Operation 2888 'sext' 'sext_ln285_281' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 2889 [1/1] (1.82ns)   --->   "%add_ln285_156 = add i10 %sext_ln285_281, i10 %sext_ln285_278" [cc/case_1.cc:285]   --->   Operation 2889 'add' 'add_ln285_156' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2890 [1/1] (0.00ns)   --->   "%sext_ln285_282 = sext i10 %add_ln285_156" [cc/case_1.cc:285]   --->   Operation 2890 'sext' 'sext_ln285_282' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 2891 [1/1] (1.73ns)   --->   "%add_ln285_157 = add i11 %sext_ln285_282, i11 %sext_ln285_276" [cc/case_1.cc:285]   --->   Operation 2891 'add' 'add_ln285_157' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2892 [1/1] (0.00ns)   --->   "%sext_ln285_283 = sext i11 %add_ln285_157" [cc/case_1.cc:285]   --->   Operation 2892 'sext' 'sext_ln285_283' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 2893 [1/1] (0.00ns)   --->   "%sext_ln285_285 = sext i9 %add_ln285_159" [cc/case_1.cc:285]   --->   Operation 2893 'sext' 'sext_ln285_285' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 2894 [1/1] (0.00ns)   --->   "%sext_ln285_288 = sext i9 %add_ln285_162" [cc/case_1.cc:285]   --->   Operation 2894 'sext' 'sext_ln285_288' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 2895 [1/1] (1.82ns)   --->   "%add_ln285_163 = add i10 %sext_ln285_288, i10 %sext_ln285_285" [cc/case_1.cc:285]   --->   Operation 2895 'add' 'add_ln285_163' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2896 [1/1] (0.00ns)   --->   "%sext_ln285_289 = sext i10 %add_ln285_163" [cc/case_1.cc:285]   --->   Operation 2896 'sext' 'sext_ln285_289' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 2897 [1/1] (0.00ns)   --->   "%sext_ln285_291 = sext i9 %add_ln285_165" [cc/case_1.cc:285]   --->   Operation 2897 'sext' 'sext_ln285_291' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 2898 [1/1] (0.00ns)   --->   "%sext_ln285_294 = sext i9 %add_ln285_168" [cc/case_1.cc:285]   --->   Operation 2898 'sext' 'sext_ln285_294' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 2899 [1/1] (1.82ns)   --->   "%add_ln285_169 = add i10 %sext_ln285_294, i10 %sext_ln285_291" [cc/case_1.cc:285]   --->   Operation 2899 'add' 'add_ln285_169' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2900 [1/1] (0.00ns)   --->   "%sext_ln285_295 = sext i10 %add_ln285_169" [cc/case_1.cc:285]   --->   Operation 2900 'sext' 'sext_ln285_295' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 2901 [1/1] (1.73ns)   --->   "%add_ln285_170 = add i11 %sext_ln285_295, i11 %sext_ln285_289" [cc/case_1.cc:285]   --->   Operation 2901 'add' 'add_ln285_170' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2902 [1/1] (0.00ns)   --->   "%sext_ln285_296 = sext i11 %add_ln285_170" [cc/case_1.cc:285]   --->   Operation 2902 'sext' 'sext_ln285_296' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 2903 [1/1] (1.63ns)   --->   "%add_ln285_171 = add i12 %sext_ln285_296, i12 %sext_ln285_283" [cc/case_1.cc:285]   --->   Operation 2903 'add' 'add_ln285_171' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2904 [1/1] (0.00ns)   --->   "%sext_ln285_299 = sext i9 %add_ln285_173" [cc/case_1.cc:285]   --->   Operation 2904 'sext' 'sext_ln285_299' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 2905 [1/1] (0.00ns)   --->   "%sext_ln285_302 = sext i9 %add_ln285_176" [cc/case_1.cc:285]   --->   Operation 2905 'sext' 'sext_ln285_302' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 2906 [1/1] (1.82ns)   --->   "%add_ln285_177 = add i10 %sext_ln285_302, i10 %sext_ln285_299" [cc/case_1.cc:285]   --->   Operation 2906 'add' 'add_ln285_177' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2907 [1/1] (0.00ns)   --->   "%sext_ln285_303 = sext i10 %add_ln285_177" [cc/case_1.cc:285]   --->   Operation 2907 'sext' 'sext_ln285_303' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 2908 [1/1] (0.00ns)   --->   "%sext_ln285_304 = sext i8 %add_ln285_178" [cc/case_1.cc:285]   --->   Operation 2908 'sext' 'sext_ln285_304' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 2909 [1/1] (1.91ns)   --->   "%add_ln285_179 = add i9 %sext_ln285_304, i9 %sext_ln285_147" [cc/case_1.cc:285]   --->   Operation 2909 'add' 'add_ln285_179' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2910 [1/1] (0.00ns)   --->   "%sext_ln285_305 = sext i9 %add_ln285_179" [cc/case_1.cc:285]   --->   Operation 2910 'sext' 'sext_ln285_305' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 2911 [1/1] (0.00ns)   --->   "%sext_ln285_308 = sext i9 %add_ln285_182" [cc/case_1.cc:285]   --->   Operation 2911 'sext' 'sext_ln285_308' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 2912 [1/1] (1.82ns)   --->   "%add_ln285_183 = add i10 %sext_ln285_308, i10 %sext_ln285_305" [cc/case_1.cc:285]   --->   Operation 2912 'add' 'add_ln285_183' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2913 [1/1] (0.00ns)   --->   "%sext_ln285_309 = sext i10 %add_ln285_183" [cc/case_1.cc:285]   --->   Operation 2913 'sext' 'sext_ln285_309' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 2914 [1/1] (1.73ns)   --->   "%add_ln285_184 = add i11 %sext_ln285_309, i11 %sext_ln285_303" [cc/case_1.cc:285]   --->   Operation 2914 'add' 'add_ln285_184' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2915 [1/1] (0.00ns)   --->   "%sext_ln285_312 = sext i9 %add_ln285_186" [cc/case_1.cc:285]   --->   Operation 2915 'sext' 'sext_ln285_312' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 2916 [1/1] (0.00ns)   --->   "%sext_ln285_315 = sext i9 %add_ln285_189" [cc/case_1.cc:285]   --->   Operation 2916 'sext' 'sext_ln285_315' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 2917 [1/1] (1.82ns)   --->   "%add_ln285_190 = add i10 %sext_ln285_315, i10 %sext_ln285_312" [cc/case_1.cc:285]   --->   Operation 2917 'add' 'add_ln285_190' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2918 [1/1] (0.00ns)   --->   "%tmp485_cast = sext i7 %tmp485" [cc/case_1.cc:277]   --->   Operation 2918 'sext' 'tmp485_cast' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 2919 [1/1] (0.00ns)   --->   "%tmp488_cast = sext i5 %tmp488" [cc/case_1.cc:277]   --->   Operation 2919 'sext' 'tmp488_cast' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 2920 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp484 = add i8 %tmp488_cast, i8 %tmp485_cast" [cc/case_1.cc:277]   --->   Operation 2920 'add' 'tmp484' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 2921 [1/1] (0.00ns)   --->   "%tmp491_cast604 = sext i7 %tmp491" [cc/case_1.cc:277]   --->   Operation 2921 'sext' 'tmp491_cast604' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 2922 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%tmp483 = add i8 %tmp491_cast604, i8 %tmp484" [cc/case_1.cc:277]   --->   Operation 2922 'add' 'tmp483' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_62 : Operation 2923 [1/1] (0.00ns)   --->   "%tmp483_cast = sext i8 %tmp483" [cc/case_1.cc:277]   --->   Operation 2923 'sext' 'tmp483_cast' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 2924 [1/1] (0.00ns)   --->   "%tmp500_cast = sext i6 %tmp500" [cc/case_1.cc:277]   --->   Operation 2924 'sext' 'tmp500_cast' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 2925 [1/1] (0.00ns)   --->   "%tmp507_cast = sext i7 %tmp507" [cc/case_1.cc:277]   --->   Operation 2925 'sext' 'tmp507_cast' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 2926 [1/1] (1.87ns)   --->   "%tmp499 = add i8 %tmp507_cast, i8 %tmp500_cast" [cc/case_1.cc:277]   --->   Operation 2926 'add' 'tmp499' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 2927 [1/1] (0.00ns)   --->   "%tmp499_cast = sext i8 %tmp499" [cc/case_1.cc:277]   --->   Operation 2927 'sext' 'tmp499_cast' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 2928 [1/1] (1.91ns)   --->   "%tmp1367 = add i9 %tmp499_cast, i9 %tmp483_cast" [cc/case_1.cc:277]   --->   Operation 2928 'add' 'tmp1367' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 40> <Delay = 5.70>
ST_63 : Operation 2929 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_14_load_6 = load i5 %in_data_14_addr_6"   --->   Operation 2929 'load' 'in_data_14_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_63 : Operation 2930 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_0_load_5 = load i5 %in_data_0_addr_5"   --->   Operation 2930 'load' 'in_data_0_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_63 : Operation 2931 [1/1] (0.00ns)   --->   "%conv_i1356_2 = sext i3 %in_data_0_load_5"   --->   Operation 2931 'sext' 'conv_i1356_2' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 2932 [1/1] (1.65ns)   --->   "%add_i1345_2 = add i4 %conv_i1356_2, i4 %conv_i5788_23022"   --->   Operation 2932 'add' 'add_i1345_2' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2933 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_14_load_7 = load i5 %in_data_14_addr_7"   --->   Operation 2933 'load' 'in_data_14_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_63 : Operation 2934 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_0_load_6 = load i5 %in_data_0_addr_6"   --->   Operation 2934 'load' 'in_data_0_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_63 : Operation 2935 [1/1] (0.00ns)   --->   "%in_data_14_addr_8 = getelementptr i3 %in_data_14, i64 0, i64 4"   --->   Operation 2935 'getelementptr' 'in_data_14_addr_8' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 2936 [2/2] (2.32ns)   --->   "%in_data_14_load_8 = load i5 %in_data_14_addr_8"   --->   Operation 2936 'load' 'in_data_14_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_63 : Operation 2937 [1/1] (0.00ns)   --->   "%in_data_0_addr_7 = getelementptr i3 %in_data_0, i64 0, i64 4"   --->   Operation 2937 'getelementptr' 'in_data_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 2938 [2/2] (2.32ns)   --->   "%in_data_0_load_7 = load i5 %in_data_0_addr_7"   --->   Operation 2938 'load' 'in_data_0_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_63 : Operation 2939 [1/1] (0.00ns)   --->   "%in_data_14_addr_9 = getelementptr i3 %in_data_14, i64 0, i64 5"   --->   Operation 2939 'getelementptr' 'in_data_14_addr_9' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 2940 [2/2] (2.32ns)   --->   "%in_data_14_load_9 = load i5 %in_data_14_addr_9"   --->   Operation 2940 'load' 'in_data_14_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_63 : Operation 2941 [1/1] (0.00ns)   --->   "%in_data_0_addr_8 = getelementptr i3 %in_data_0, i64 0, i64 5"   --->   Operation 2941 'getelementptr' 'in_data_0_addr_8' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 2942 [2/2] (2.32ns)   --->   "%in_data_0_load_8 = load i5 %in_data_0_addr_8"   --->   Operation 2942 'load' 'in_data_0_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_63 : Operation 2943 [1/1] (0.00ns)   --->   "%add_i1247_31_cast1188 = sext i7 %add_i1247_31"   --->   Operation 2943 'sext' 'add_i1247_31_cast1188' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 2944 [1/1] (0.00ns)   --->   "%sext_ln285_33 = sext i4 %add_i1345_1" [cc/case_1.cc:285]   --->   Operation 2944 'sext' 'sext_ln285_33' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 2945 [1/1] (0.00ns)   --->   "%sext_ln285_38 = sext i4 %add_i1345_2" [cc/case_1.cc:285]   --->   Operation 2945 'sext' 'sext_ln285_38' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 2946 [1/1] (0.00ns)   --->   "%sext_ln285_234 = sext i11 %add_ln285_95" [cc/case_1.cc:285]   --->   Operation 2946 'sext' 'sext_ln285_234' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 2947 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln285_96 = add i9 %add_ln285_1, i9 %add_i1247_31_cast1188" [cc/case_1.cc:285]   --->   Operation 2947 'add' 'add_ln285_96' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_63 : Operation 2948 [1/1] (0.00ns)   --->   "%sext_ln285_235 = sext i8 %add_ln285_97" [cc/case_1.cc:285]   --->   Operation 2948 'sext' 'sext_ln285_235' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 2949 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln285_98 = add i9 %sext_ln285_235, i9 %add_ln285_96" [cc/case_1.cc:285]   --->   Operation 2949 'add' 'add_ln285_98' <Predicate = true> <Delay = 3.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_63 : Operation 2950 [1/1] (0.00ns)   --->   "%sext_ln285_236 = sext i9 %add_ln285_98" [cc/case_1.cc:285]   --->   Operation 2950 'sext' 'sext_ln285_236' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 2951 [1/1] (1.63ns)   --->   "%add_ln285_99 = add i12 %sext_ln285_236, i12 %sext_ln285_234" [cc/case_1.cc:285]   --->   Operation 2951 'add' 'add_ln285_99' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 2952 [1/1] (1.73ns)   --->   "%add_ln285_224 = add i5 %sext_ln285_33, i5 %sext_ln285_38" [cc/case_1.cc:285]   --->   Operation 2952 'add' 'add_ln285_224' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 41> <Delay = 7.92>
ST_64 : Operation 2953 [1/1] (0.00ns)   --->   "%add_i3503_phi_load = load i12 %add_i3503_phi"   --->   Operation 2953 'load' 'add_i3503_phi_load' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 2954 [1/1] (0.00ns)   --->   "%conv25_i3788_load = load i11 %conv25_i3788"   --->   Operation 2954 'load' 'conv25_i3788_load' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 2955 [1/1] (0.00ns)   --->   "%empty_66 = trunc i11 %conv25_i3788_load"   --->   Operation 2955 'trunc' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 2956 [1/1] (0.00ns)   --->   "%in_data_14_load_5_cast = sext i3 %in_data_14_load_3"   --->   Operation 2956 'sext' 'in_data_14_load_5_cast' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 2957 [1/1] (0.00ns)   --->   "%add_i3503_phi_cast = sext i12 %add_i3503_phi_load"   --->   Operation 2957 'sext' 'add_i3503_phi_cast' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 2958 [1/1] (1.54ns)   --->   "%conv_i1443 = add i13 %add_i3503_phi_cast, i13 %in_data_14_load_5_cast"   --->   Operation 2958 'add' 'conv_i1443' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2959 [1/1] (0.00ns)   --->   "%in_data_8_load_cast786 = sext i3 %in_data_8_load"   --->   Operation 2959 'sext' 'in_data_8_load_cast786' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 2960 [1/1] (1.73ns)   --->   "%add_i1399 = add i5 %trunc_ln133_cast, i5 %in_data_8_load_cast786" [cc/case_1.cc:133]   --->   Operation 2960 'add' 'add_i1399' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2961 [1/1] (0.00ns)   --->   "%add_i1399_cast1103 = sext i5 %add_i1399" [cc/case_1.cc:133]   --->   Operation 2961 'sext' 'add_i1399_cast1103' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 2962 [1/1] (0.00ns)   --->   "%conv2_i966 = sext i3 %in_data_14_load_3"   --->   Operation 2962 'sext' 'conv2_i966' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 2963 [1/1] (3.78ns)   --->   "%mul_i967 = mul i6 %empty_66, i6 %conv2_i966"   --->   Operation 2963 'mul' 'mul_i967' <Predicate = true> <Delay = 3.78> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2964 [1/1] (0.00ns)   --->   "%in_data_8_load_cast979 = sext i3 %in_data_8_load"   --->   Operation 2964 'sext' 'in_data_8_load_cast979' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 2965 [1/1] (1.82ns)   --->   "%conv_i839 = add i7 %in_scalar_load_6_cast25, i7 %in_data_8_load_cast979"   --->   Operation 2965 'add' 'conv_i839' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2966 [1/1] (0.00ns)   --->   "%in_data_8_load_1_cast787 = sext i3 %in_data_8_load_1"   --->   Operation 2966 'sext' 'in_data_8_load_1_cast787' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 2967 [1/1] (1.73ns)   --->   "%add_i1399_1 = add i5 %trunc_ln133_cast, i5 %in_data_8_load_1_cast787" [cc/case_1.cc:133]   --->   Operation 2967 'add' 'add_i1399_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2968 [1/1] (0.00ns)   --->   "%add_i1399_1_cast1102 = sext i5 %add_i1399_1" [cc/case_1.cc:133]   --->   Operation 2968 'sext' 'add_i1399_1_cast1102' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 2969 [1/1] (0.00ns)   --->   "%conv2_i966_1 = sext i3 %in_data_14_load_5"   --->   Operation 2969 'sext' 'conv2_i966_1' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 2970 [1/1] (3.78ns)   --->   "%mul_i967_1 = mul i6 %empty_66, i6 %conv2_i966_1"   --->   Operation 2970 'mul' 'mul_i967_1' <Predicate = true> <Delay = 3.78> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2971 [1/1] (0.00ns)   --->   "%in_data_8_load_2_cast788 = sext i3 %in_data_8_load_2"   --->   Operation 2971 'sext' 'in_data_8_load_2_cast788' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 2972 [1/1] (1.73ns)   --->   "%add_i1399_2 = add i5 %trunc_ln133_cast, i5 %in_data_8_load_2_cast788" [cc/case_1.cc:133]   --->   Operation 2972 'add' 'add_i1399_2' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2973 [1/1] (0.00ns)   --->   "%in_data_0_load_5_cast = sext i3 %in_data_0_load_5"   --->   Operation 2973 'sext' 'in_data_0_load_5_cast' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 2974 [1/1] (1.82ns)   --->   "%add_i1034_2 = add i7 %sext_ln991_1, i7 %in_data_0_load_5_cast" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:991]   --->   Operation 2974 'add' 'add_i1034_2' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2975 [1/1] (0.00ns)   --->   "%conv2_i966_2 = sext i3 %in_data_14_load_6"   --->   Operation 2975 'sext' 'conv2_i966_2' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 2976 [1/1] (3.78ns)   --->   "%mul_i967_2 = mul i6 %empty_66, i6 %conv2_i966_2"   --->   Operation 2976 'mul' 'mul_i967_2' <Predicate = true> <Delay = 3.78> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2977 [1/1] (0.00ns)   --->   "%in_data_8_load_3_cast789 = sext i3 %in_data_8_load_3"   --->   Operation 2977 'sext' 'in_data_8_load_3_cast789' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 2978 [1/1] (1.73ns)   --->   "%add_i1399_3 = add i5 %trunc_ln133_cast, i5 %in_data_8_load_3_cast789" [cc/case_1.cc:133]   --->   Operation 2978 'add' 'add_i1399_3' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2979 [1/1] (0.00ns)   --->   "%conv_i1356_3 = sext i3 %in_data_0_load_6"   --->   Operation 2979 'sext' 'conv_i1356_3' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 2980 [1/1] (1.65ns)   --->   "%add_i1345_3 = add i4 %conv_i1356_3, i4 %conv_i5788_33041"   --->   Operation 2980 'add' 'add_i1345_3' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2981 [1/1] (0.00ns)   --->   "%in_data_0_load_6_cast = sext i3 %in_data_0_load_6"   --->   Operation 2981 'sext' 'in_data_0_load_6_cast' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 2982 [1/1] (1.82ns)   --->   "%add_i1034_3 = add i7 %sext_ln991_1, i7 %in_data_0_load_6_cast" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:991]   --->   Operation 2982 'add' 'add_i1034_3' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2983 [1/1] (0.00ns)   --->   "%conv2_i966_3 = sext i3 %in_data_14_load_7"   --->   Operation 2983 'sext' 'conv2_i966_3' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 2984 [1/1] (3.78ns)   --->   "%mul_i967_3 = mul i6 %empty_66, i6 %conv2_i966_3"   --->   Operation 2984 'mul' 'mul_i967_3' <Predicate = true> <Delay = 3.78> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2985 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_14_load_8 = load i5 %in_data_14_addr_8"   --->   Operation 2985 'load' 'in_data_14_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_64 : Operation 2986 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_0_load_7 = load i5 %in_data_0_addr_7"   --->   Operation 2986 'load' 'in_data_0_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_64 : Operation 2987 [1/1] (0.00ns)   --->   "%conv_i1356_4 = sext i3 %in_data_0_load_7"   --->   Operation 2987 'sext' 'conv_i1356_4' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 2988 [1/1] (1.65ns)   --->   "%add_i1345_4 = add i4 %conv_i1356_4, i4 %conv_i5788_43060"   --->   Operation 2988 'add' 'add_i1345_4' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2989 [1/1] (0.00ns)   --->   "%in_data_0_load_7_cast = sext i3 %in_data_0_load_7"   --->   Operation 2989 'sext' 'in_data_0_load_7_cast' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 2990 [1/1] (1.82ns)   --->   "%add_i1034_4 = add i7 %sext_ln991_1, i7 %in_data_0_load_7_cast" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:991]   --->   Operation 2990 'add' 'add_i1034_4' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2991 [1/1] (0.00ns)   --->   "%conv2_i966_4 = sext i3 %in_data_14_load_8"   --->   Operation 2991 'sext' 'conv2_i966_4' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 2992 [1/1] (3.78ns)   --->   "%mul_i967_4 = mul i6 %empty_66, i6 %conv2_i966_4"   --->   Operation 2992 'mul' 'mul_i967_4' <Predicate = true> <Delay = 3.78> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2993 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_14_load_9 = load i5 %in_data_14_addr_9"   --->   Operation 2993 'load' 'in_data_14_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_64 : Operation 2994 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_0_load_8 = load i5 %in_data_0_addr_8"   --->   Operation 2994 'load' 'in_data_0_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_64 : Operation 2995 [1/1] (0.00ns)   --->   "%conv_i1356_5 = sext i3 %in_data_0_load_8"   --->   Operation 2995 'sext' 'conv_i1356_5' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 2996 [1/1] (1.65ns)   --->   "%add_i1345_5 = add i4 %conv_i1356_5, i4 %conv_i5788_53079"   --->   Operation 2996 'add' 'add_i1345_5' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2997 [1/1] (0.00ns)   --->   "%conv2_i966_5 = sext i3 %in_data_14_load_9"   --->   Operation 2997 'sext' 'conv2_i966_5' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 2998 [1/1] (3.78ns)   --->   "%mul_i967_5 = mul i6 %empty_66, i6 %conv2_i966_5"   --->   Operation 2998 'mul' 'mul_i967_5' <Predicate = true> <Delay = 3.78> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2999 [1/1] (0.00ns)   --->   "%in_data_14_addr_10 = getelementptr i3 %in_data_14, i64 0, i64 6"   --->   Operation 2999 'getelementptr' 'in_data_14_addr_10' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 3000 [2/2] (2.32ns)   --->   "%in_data_14_load_10 = load i5 %in_data_14_addr_10"   --->   Operation 3000 'load' 'in_data_14_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_64 : Operation 3001 [1/1] (0.00ns)   --->   "%in_data_0_addr_9 = getelementptr i3 %in_data_0, i64 0, i64 6"   --->   Operation 3001 'getelementptr' 'in_data_0_addr_9' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 3002 [2/2] (2.32ns)   --->   "%in_data_0_load_9 = load i5 %in_data_0_addr_9"   --->   Operation 3002 'load' 'in_data_0_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_64 : Operation 3003 [1/1] (0.00ns)   --->   "%in_data_14_addr_11 = getelementptr i3 %in_data_14, i64 0, i64 7"   --->   Operation 3003 'getelementptr' 'in_data_14_addr_11' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 3004 [2/2] (2.32ns)   --->   "%in_data_14_load_11 = load i5 %in_data_14_addr_11"   --->   Operation 3004 'load' 'in_data_14_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_64 : Operation 3005 [1/1] (0.00ns)   --->   "%in_data_0_addr_10 = getelementptr i3 %in_data_0, i64 0, i64 7"   --->   Operation 3005 'getelementptr' 'in_data_0_addr_10' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 3006 [2/2] (2.32ns)   --->   "%in_data_0_load_10 = load i5 %in_data_0_addr_10"   --->   Operation 3006 'load' 'in_data_0_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_64 : Operation 3007 [1/1] (0.00ns)   --->   "%in_data_8_load_31_cast1042 = sext i3 %in_data_8_load_31"   --->   Operation 3007 'sext' 'in_data_8_load_31_cast1042' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 3008 [1/1] (1.82ns)   --->   "%conv_i839_31 = add i7 %in_scalar_load_6_cast25, i7 %in_data_8_load_31_cast1042"   --->   Operation 3008 'add' 'conv_i839_31' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 3009 [1/1] (0.00ns)   --->   "%sext_ln285_26 = sext i6 %mul_i967" [cc/case_1.cc:285]   --->   Operation 3009 'sext' 'sext_ln285_26' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 3010 [1/1] (0.00ns)   --->   "%sext_ln285_31 = sext i6 %mul_i967_1" [cc/case_1.cc:285]   --->   Operation 3010 'sext' 'sext_ln285_31' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 3011 [1/1] (0.00ns)   --->   "%sext_ln285_36 = sext i6 %mul_i967_2" [cc/case_1.cc:285]   --->   Operation 3011 'sext' 'sext_ln285_36' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 3012 [1/1] (0.00ns)   --->   "%sext_ln285_39 = sext i7 %add_i1034_2" [cc/case_1.cc:285]   --->   Operation 3012 'sext' 'sext_ln285_39' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 3013 [1/1] (0.00ns)   --->   "%sext_ln285_41 = sext i6 %mul_i967_3" [cc/case_1.cc:285]   --->   Operation 3013 'sext' 'sext_ln285_41' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 3014 [1/1] (0.00ns)   --->   "%sext_ln285_43 = sext i4 %add_i1345_3" [cc/case_1.cc:285]   --->   Operation 3014 'sext' 'sext_ln285_43' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 3015 [1/1] (0.00ns)   --->   "%sext_ln285_44 = sext i7 %add_i1034_3" [cc/case_1.cc:285]   --->   Operation 3015 'sext' 'sext_ln285_44' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 3016 [1/1] (0.00ns)   --->   "%sext_ln285_46 = sext i6 %mul_i967_4" [cc/case_1.cc:285]   --->   Operation 3016 'sext' 'sext_ln285_46' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 3017 [1/1] (0.00ns)   --->   "%sext_ln285_48 = sext i4 %add_i1345_4" [cc/case_1.cc:285]   --->   Operation 3017 'sext' 'sext_ln285_48' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 3018 [1/1] (0.00ns)   --->   "%sext_ln285_49 = sext i7 %add_i1034_4" [cc/case_1.cc:285]   --->   Operation 3018 'sext' 'sext_ln285_49' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 3019 [1/1] (0.00ns)   --->   "%sext_ln285_51 = sext i6 %mul_i967_5" [cc/case_1.cc:285]   --->   Operation 3019 'sext' 'sext_ln285_51' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 3020 [1/1] (0.00ns)   --->   "%sext_ln285_53 = sext i4 %add_i1345_5" [cc/case_1.cc:285]   --->   Operation 3020 'sext' 'sext_ln285_53' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 3021 [1/1] (0.00ns)   --->   "%sext_ln285_182 = sext i7 %conv_i839_31" [cc/case_1.cc:285]   --->   Operation 3021 'sext' 'sext_ln285_182' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 3022 [1/1] (0.00ns)   --->   "%mul_i913_31_cast = sext i7 %mul_i913_31"   --->   Operation 3022 'sext' 'mul_i913_31_cast' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 3023 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln285_32 = add i13 %conv_i1443, i13 %add_i1399_1_cast1102" [cc/case_1.cc:285]   --->   Operation 3023 'add' 'add_ln285_32' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_64 : Operation 3024 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln285_33 = add i13 %add_ln285_32, i13 %add_i1399_cast1103" [cc/case_1.cc:285]   --->   Operation 3024 'add' 'add_ln285_33' <Predicate = true> <Delay = 3.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_64 : Operation 3025 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln285_101 = add i8 %sext_ln285_44, i8 %sext_ln285_49" [cc/case_1.cc:285]   --->   Operation 3025 'add' 'add_ln285_101' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_64 : Operation 3026 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln285_102 = add i8 %add_ln285_101, i8 %sext_ln285_39" [cc/case_1.cc:285]   --->   Operation 3026 'add' 'add_ln285_102' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_64 : Operation 3027 [1/1] (1.87ns)   --->   "%add_ln285_191 = add i8 %sext_ln285_182, i8 %mul_i913_31_cast" [cc/case_1.cc:285]   --->   Operation 3027 'add' 'add_ln285_191' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 3028 [1/1] (0.00ns)   --->   "%sext_ln285_317 = sext i8 %add_ln285_191" [cc/case_1.cc:285]   --->   Operation 3028 'sext' 'sext_ln285_317' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 3029 [1/1] (1.82ns)   --->   "%add_ln285_192 = add i7 %sext_ln285_26, i7 %sext_ln285_31" [cc/case_1.cc:285]   --->   Operation 3029 'add' 'add_ln285_192' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 3030 [1/1] (0.00ns)   --->   "%sext_ln285_318 = sext i7 %add_ln285_192" [cc/case_1.cc:285]   --->   Operation 3030 'sext' 'sext_ln285_318' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 3031 [1/1] (1.91ns)   --->   "%add_ln285_193 = add i9 %sext_ln285_318, i9 %sext_ln285_317" [cc/case_1.cc:285]   --->   Operation 3031 'add' 'add_ln285_193' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 3032 [1/1] (1.82ns)   --->   "%add_ln285_194 = add i7 %sext_ln285_36, i7 %sext_ln285_41" [cc/case_1.cc:285]   --->   Operation 3032 'add' 'add_ln285_194' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 3033 [1/1] (1.82ns)   --->   "%add_ln285_195 = add i7 %sext_ln285_46, i7 %sext_ln285_51" [cc/case_1.cc:285]   --->   Operation 3033 'add' 'add_ln285_195' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 3034 [1/1] (1.73ns)   --->   "%add_ln285_229 = add i5 %sext_ln285_48, i5 %sext_ln285_53" [cc/case_1.cc:285]   --->   Operation 3034 'add' 'add_ln285_229' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 3035 [1/1] (0.00ns)   --->   "%sext_ln285_353 = sext i5 %add_ln285_229" [cc/case_1.cc:285]   --->   Operation 3035 'sext' 'sext_ln285_353' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 3036 [1/1] (1.78ns)   --->   "%add_ln285_230 = add i6 %sext_ln285_353, i6 %sext_ln285_43" [cc/case_1.cc:285]   --->   Operation 3036 'add' 'add_ln285_230' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 42> <Delay = 7.81>
ST_65 : Operation 3037 [1/1] (0.00ns)   --->   "%in_data_14_load_6_cast = sext i3 %in_data_14_load_5"   --->   Operation 3037 'sext' 'in_data_14_load_6_cast' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 3038 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%conv_i1443_1 = add i13 %add_i3503_phi_cast, i13 %in_data_14_load_6_cast"   --->   Operation 3038 'add' 'conv_i1443_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_65 : Operation 3039 [1/1] (0.00ns)   --->   "%in_data_14_load_7_cast = sext i3 %in_data_14_load_6"   --->   Operation 3039 'sext' 'in_data_14_load_7_cast' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 3040 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%conv_i1443_2 = add i13 %add_i3503_phi_cast, i13 %in_data_14_load_7_cast"   --->   Operation 3040 'add' 'conv_i1443_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_65 : Operation 3041 [1/1] (0.00ns)   --->   "%add_i1399_2_cast1104 = sext i5 %add_i1399_2" [cc/case_1.cc:133]   --->   Operation 3041 'sext' 'add_i1399_2_cast1104' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 3042 [1/1] (0.00ns)   --->   "%in_data_14_load_8_cast = sext i3 %in_data_14_load_7"   --->   Operation 3042 'sext' 'in_data_14_load_8_cast' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 3043 [1/1] (1.54ns)   --->   "%conv_i1443_3 = add i13 %add_i3503_phi_cast, i13 %in_data_14_load_8_cast"   --->   Operation 3043 'add' 'conv_i1443_3' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 3044 [1/1] (0.00ns)   --->   "%conv_i1443_3_cast1111 = sext i13 %conv_i1443_3"   --->   Operation 3044 'sext' 'conv_i1443_3_cast1111' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 3045 [1/1] (0.00ns)   --->   "%add_i1399_3_cast1105 = sext i5 %add_i1399_3" [cc/case_1.cc:133]   --->   Operation 3045 'sext' 'add_i1399_3_cast1105' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 3046 [1/1] (0.00ns)   --->   "%in_data_14_load_9_cast = sext i3 %in_data_14_load_8"   --->   Operation 3046 'sext' 'in_data_14_load_9_cast' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 3047 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%conv_i1443_4 = add i13 %add_i3503_phi_cast, i13 %in_data_14_load_9_cast"   --->   Operation 3047 'add' 'conv_i1443_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_65 : Operation 3048 [1/1] (0.00ns)   --->   "%in_data_8_load_4_cast790 = sext i3 %in_data_8_load_4"   --->   Operation 3048 'sext' 'in_data_8_load_4_cast790' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 3049 [1/1] (1.73ns)   --->   "%add_i1399_4 = add i5 %trunc_ln133_cast, i5 %in_data_8_load_4_cast790" [cc/case_1.cc:133]   --->   Operation 3049 'add' 'add_i1399_4' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 3050 [1/1] (0.00ns)   --->   "%add_i1399_4_cast1109 = sext i5 %add_i1399_4" [cc/case_1.cc:133]   --->   Operation 3050 'sext' 'add_i1399_4_cast1109' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 3051 [1/1] (0.00ns)   --->   "%in_data_14_load_10_cast = sext i3 %in_data_14_load_9"   --->   Operation 3051 'sext' 'in_data_14_load_10_cast' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 3052 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%conv_i1443_5 = add i13 %add_i3503_phi_cast, i13 %in_data_14_load_10_cast"   --->   Operation 3052 'add' 'conv_i1443_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_65 : Operation 3053 [1/1] (0.00ns)   --->   "%in_data_8_load_5_cast791 = sext i3 %in_data_8_load_5"   --->   Operation 3053 'sext' 'in_data_8_load_5_cast791' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 3054 [1/1] (1.73ns)   --->   "%add_i1399_5 = add i5 %trunc_ln133_cast, i5 %in_data_8_load_5_cast791" [cc/case_1.cc:133]   --->   Operation 3054 'add' 'add_i1399_5' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 3055 [1/1] (0.00ns)   --->   "%add_i1399_5_cast1112 = sext i5 %add_i1399_5" [cc/case_1.cc:133]   --->   Operation 3055 'sext' 'add_i1399_5_cast1112' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 3056 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_14_load_10 = load i5 %in_data_14_addr_10"   --->   Operation 3056 'load' 'in_data_14_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_65 : Operation 3057 [1/1] (0.00ns)   --->   "%in_data_14_load_11_cast = sext i3 %in_data_14_load_10"   --->   Operation 3057 'sext' 'in_data_14_load_11_cast' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 3058 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%conv_i1443_6 = add i13 %add_i3503_phi_cast, i13 %in_data_14_load_11_cast"   --->   Operation 3058 'add' 'conv_i1443_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_65 : Operation 3059 [1/1] (0.00ns)   --->   "%in_data_8_load_6_cast792 = sext i3 %in_data_8_load_6"   --->   Operation 3059 'sext' 'in_data_8_load_6_cast792' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 3060 [1/1] (1.73ns)   --->   "%add_i1399_6 = add i5 %trunc_ln133_cast, i5 %in_data_8_load_6_cast792" [cc/case_1.cc:133]   --->   Operation 3060 'add' 'add_i1399_6' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 3061 [1/1] (0.00ns)   --->   "%add_i1399_6_cast1113 = sext i5 %add_i1399_6" [cc/case_1.cc:133]   --->   Operation 3061 'sext' 'add_i1399_6_cast1113' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 3062 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_0_load_9 = load i5 %in_data_0_addr_9"   --->   Operation 3062 'load' 'in_data_0_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_65 : Operation 3063 [1/1] (0.00ns)   --->   "%conv_i1356_6 = sext i3 %in_data_0_load_9"   --->   Operation 3063 'sext' 'conv_i1356_6' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 3064 [1/1] (1.65ns)   --->   "%add_i1345_6 = add i4 %conv_i1356_6, i4 %conv_i5788_63098"   --->   Operation 3064 'add' 'add_i1345_6' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 3065 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_14_load_11 = load i5 %in_data_14_addr_11"   --->   Operation 3065 'load' 'in_data_14_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_65 : Operation 3066 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_0_load_10 = load i5 %in_data_0_addr_10"   --->   Operation 3066 'load' 'in_data_0_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_65 : Operation 3067 [1/1] (0.00ns)   --->   "%conv_i1356_7 = sext i3 %in_data_0_load_10"   --->   Operation 3067 'sext' 'conv_i1356_7' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 3068 [1/1] (1.65ns)   --->   "%add_i1345_7 = add i4 %conv_i1356_7, i4 %conv_i5788_73117"   --->   Operation 3068 'add' 'add_i1345_7' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 3069 [1/1] (0.00ns)   --->   "%in_data_14_addr_12 = getelementptr i3 %in_data_14, i64 0, i64 8"   --->   Operation 3069 'getelementptr' 'in_data_14_addr_12' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 3070 [2/2] (2.32ns)   --->   "%in_data_14_load_12 = load i5 %in_data_14_addr_12"   --->   Operation 3070 'load' 'in_data_14_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_65 : Operation 3071 [1/1] (0.00ns)   --->   "%in_data_0_addr_11 = getelementptr i3 %in_data_0, i64 0, i64 8"   --->   Operation 3071 'getelementptr' 'in_data_0_addr_11' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 3072 [2/2] (2.32ns)   --->   "%in_data_0_load_11 = load i5 %in_data_0_addr_11"   --->   Operation 3072 'load' 'in_data_0_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_65 : Operation 3073 [1/1] (0.00ns)   --->   "%in_data_14_addr_13 = getelementptr i3 %in_data_14, i64 0, i64 9"   --->   Operation 3073 'getelementptr' 'in_data_14_addr_13' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 3074 [2/2] (2.32ns)   --->   "%in_data_14_load_13 = load i5 %in_data_14_addr_13"   --->   Operation 3074 'load' 'in_data_14_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_65 : Operation 3075 [1/1] (0.00ns)   --->   "%in_data_0_addr_12 = getelementptr i3 %in_data_0, i64 0, i64 9"   --->   Operation 3075 'getelementptr' 'in_data_0_addr_12' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 3076 [2/2] (2.32ns)   --->   "%in_data_0_load_12 = load i5 %in_data_0_addr_12"   --->   Operation 3076 'load' 'in_data_0_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_65 : Operation 3077 [1/1] (0.00ns)   --->   "%sext_ln285_58 = sext i4 %add_i1345_6" [cc/case_1.cc:285]   --->   Operation 3077 'sext' 'sext_ln285_58' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 3078 [1/1] (0.00ns)   --->   "%sext_ln285_63 = sext i4 %add_i1345_7" [cc/case_1.cc:285]   --->   Operation 3078 'sext' 'sext_ln285_63' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 3079 [1/1] (0.00ns)   --->   "%sext_ln285_185 = sext i13 %add_ln285_33" [cc/case_1.cc:285]   --->   Operation 3079 'sext' 'sext_ln285_185' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 3080 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln285_34 = add i13 %conv_i1443_1, i13 %add_i1399_2_cast1104" [cc/case_1.cc:285]   --->   Operation 3080 'add' 'add_ln285_34' <Predicate = true> <Delay = 3.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_65 : Operation 3081 [1/1] (0.00ns)   --->   "%sext_ln285_186 = sext i13 %add_ln285_34" [cc/case_1.cc:285]   --->   Operation 3081 'sext' 'sext_ln285_186' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 3082 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln285_35 = add i13 %conv_i1443_2, i13 %add_i1399_3_cast1105" [cc/case_1.cc:285]   --->   Operation 3082 'add' 'add_ln285_35' <Predicate = true> <Delay = 3.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_65 : Operation 3083 [1/1] (0.00ns)   --->   "%sext_ln285_187 = sext i13 %add_ln285_35" [cc/case_1.cc:285]   --->   Operation 3083 'sext' 'sext_ln285_187' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 3084 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln285_36 = add i14 %sext_ln285_187, i14 %sext_ln285_186" [cc/case_1.cc:285]   --->   Operation 3084 'add' 'add_ln285_36' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_65 : Operation 3085 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%add_ln285_37 = add i14 %add_ln285_36, i14 %sext_ln285_185" [cc/case_1.cc:285]   --->   Operation 3085 'add' 'add_ln285_37' <Predicate = true> <Delay = 3.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_65 : Operation 3086 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln285_38 = add i13 %add_i1399_4_cast1109, i13 %conv_i1443_4" [cc/case_1.cc:285]   --->   Operation 3086 'add' 'add_ln285_38' <Predicate = true> <Delay = 3.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_65 : Operation 3087 [1/1] (0.00ns)   --->   "%sext_ln285_189 = sext i13 %add_ln285_38" [cc/case_1.cc:285]   --->   Operation 3087 'sext' 'sext_ln285_189' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 3088 [1/1] (1.67ns)   --->   "%add_ln285_39 = add i14 %sext_ln285_189, i14 %conv_i1443_3_cast1111" [cc/case_1.cc:285]   --->   Operation 3088 'add' 'add_ln285_39' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 3089 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln285_40 = add i13 %add_i1399_5_cast1112, i13 %conv_i1443_5" [cc/case_1.cc:285]   --->   Operation 3089 'add' 'add_ln285_40' <Predicate = true> <Delay = 3.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_65 : Operation 3090 [1/1] (0.00ns)   --->   "%sext_ln285_191 = sext i13 %add_ln285_40" [cc/case_1.cc:285]   --->   Operation 3090 'sext' 'sext_ln285_191' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 3091 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln285_41 = add i13 %add_i1399_6_cast1113, i13 %conv_i1443_6" [cc/case_1.cc:285]   --->   Operation 3091 'add' 'add_ln285_41' <Predicate = true> <Delay = 3.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_65 : Operation 3092 [1/1] (0.00ns)   --->   "%sext_ln285_192 = sext i13 %add_ln285_41" [cc/case_1.cc:285]   --->   Operation 3092 'sext' 'sext_ln285_192' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 3093 [1/1] (1.67ns)   --->   "%add_ln285_42 = add i14 %sext_ln285_192, i14 %sext_ln285_191" [cc/case_1.cc:285]   --->   Operation 3093 'add' 'add_ln285_42' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 3094 [1/1] (0.00ns)   --->   "%sext_ln285_310 = sext i11 %add_ln285_184" [cc/case_1.cc:285]   --->   Operation 3094 'sext' 'sext_ln285_310' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 3095 [1/1] (0.00ns)   --->   "%sext_ln285_316 = sext i10 %add_ln285_190" [cc/case_1.cc:285]   --->   Operation 3095 'sext' 'sext_ln285_316' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 3096 [1/1] (0.00ns)   --->   "%sext_ln285_319 = sext i9 %add_ln285_193" [cc/case_1.cc:285]   --->   Operation 3096 'sext' 'sext_ln285_319' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 3097 [1/1] (0.00ns)   --->   "%sext_ln285_320 = sext i7 %add_ln285_194" [cc/case_1.cc:285]   --->   Operation 3097 'sext' 'sext_ln285_320' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 3098 [1/1] (0.00ns)   --->   "%sext_ln285_321 = sext i7 %add_ln285_195" [cc/case_1.cc:285]   --->   Operation 3098 'sext' 'sext_ln285_321' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 3099 [1/1] (1.87ns)   --->   "%add_ln285_196 = add i8 %sext_ln285_321, i8 %sext_ln285_320" [cc/case_1.cc:285]   --->   Operation 3099 'add' 'add_ln285_196' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 3100 [1/1] (0.00ns)   --->   "%sext_ln285_322 = sext i8 %add_ln285_196" [cc/case_1.cc:285]   --->   Operation 3100 'sext' 'sext_ln285_322' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 3101 [1/1] (1.82ns)   --->   "%add_ln285_197 = add i10 %sext_ln285_322, i10 %sext_ln285_319" [cc/case_1.cc:285]   --->   Operation 3101 'add' 'add_ln285_197' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 3102 [1/1] (0.00ns)   --->   "%sext_ln285_323 = sext i10 %add_ln285_197" [cc/case_1.cc:285]   --->   Operation 3102 'sext' 'sext_ln285_323' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 3103 [1/1] (1.73ns)   --->   "%add_ln285_198 = add i11 %sext_ln285_323, i11 %sext_ln285_316" [cc/case_1.cc:285]   --->   Operation 3103 'add' 'add_ln285_198' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 3104 [1/1] (0.00ns)   --->   "%sext_ln285_324 = sext i11 %add_ln285_198" [cc/case_1.cc:285]   --->   Operation 3104 'sext' 'sext_ln285_324' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 3105 [1/1] (1.63ns)   --->   "%add_ln285_199 = add i12 %sext_ln285_324, i12 %sext_ln285_310" [cc/case_1.cc:285]   --->   Operation 3105 'add' 'add_ln285_199' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 3106 [1/1] (1.73ns)   --->   "%add_ln285_231 = add i5 %sext_ln285_58, i5 %sext_ln285_63" [cc/case_1.cc:285]   --->   Operation 3106 'add' 'add_ln285_231' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 43> <Delay = 7.48>
ST_66 : Operation 3107 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_14_load_12 = load i5 %in_data_14_addr_12"   --->   Operation 3107 'load' 'in_data_14_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_66 : Operation 3108 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_0_load_11 = load i5 %in_data_0_addr_11"   --->   Operation 3108 'load' 'in_data_0_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_66 : Operation 3109 [1/1] (0.00ns)   --->   "%conv_i1356_8 = sext i3 %in_data_0_load_11"   --->   Operation 3109 'sext' 'conv_i1356_8' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 3110 [1/1] (1.65ns)   --->   "%add_i1345_8 = add i4 %conv_i1356_8, i4 %conv_i5788_83136"   --->   Operation 3110 'add' 'add_i1345_8' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 3111 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_14_load_13 = load i5 %in_data_14_addr_13"   --->   Operation 3111 'load' 'in_data_14_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_66 : Operation 3112 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_0_load_12 = load i5 %in_data_0_addr_12"   --->   Operation 3112 'load' 'in_data_0_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_66 : Operation 3113 [1/1] (0.00ns)   --->   "%conv_i1356_9 = sext i3 %in_data_0_load_12"   --->   Operation 3113 'sext' 'conv_i1356_9' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 3114 [1/1] (1.65ns)   --->   "%add_i1345_9 = add i4 %conv_i1356_9, i4 %conv_i5788_93155"   --->   Operation 3114 'add' 'add_i1345_9' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 3115 [1/1] (0.00ns)   --->   "%in_data_14_addr_14 = getelementptr i3 %in_data_14, i64 0, i64 10"   --->   Operation 3115 'getelementptr' 'in_data_14_addr_14' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 3116 [2/2] (2.32ns)   --->   "%in_data_14_load_14 = load i5 %in_data_14_addr_14"   --->   Operation 3116 'load' 'in_data_14_load_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_66 : Operation 3117 [1/1] (0.00ns)   --->   "%in_data_0_addr_13 = getelementptr i3 %in_data_0, i64 0, i64 10"   --->   Operation 3117 'getelementptr' 'in_data_0_addr_13' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 3118 [2/2] (2.32ns)   --->   "%in_data_0_load_13 = load i5 %in_data_0_addr_13"   --->   Operation 3118 'load' 'in_data_0_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_66 : Operation 3119 [1/1] (0.00ns)   --->   "%in_data_14_addr_15 = getelementptr i3 %in_data_14, i64 0, i64 11"   --->   Operation 3119 'getelementptr' 'in_data_14_addr_15' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 3120 [2/2] (2.32ns)   --->   "%in_data_14_load_15 = load i5 %in_data_14_addr_15"   --->   Operation 3120 'load' 'in_data_14_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_66 : Operation 3121 [1/1] (0.00ns)   --->   "%in_data_0_addr_14 = getelementptr i3 %in_data_0, i64 0, i64 11"   --->   Operation 3121 'getelementptr' 'in_data_0_addr_14' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 3122 [2/2] (2.32ns)   --->   "%in_data_0_load_14 = load i5 %in_data_0_addr_14"   --->   Operation 3122 'load' 'in_data_0_load_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_66 : Operation 3123 [1/1] (0.00ns)   --->   "%sext_ln285_68 = sext i4 %add_i1345_8" [cc/case_1.cc:285]   --->   Operation 3123 'sext' 'sext_ln285_68' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 3124 [1/1] (0.00ns)   --->   "%sext_ln285_73 = sext i4 %add_i1345_9" [cc/case_1.cc:285]   --->   Operation 3124 'sext' 'sext_ln285_73' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 3125 [1/1] (0.00ns)   --->   "%sext_ln285_188 = sext i14 %add_ln285_37" [cc/case_1.cc:285]   --->   Operation 3125 'sext' 'sext_ln285_188' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 3126 [1/1] (0.00ns)   --->   "%sext_ln285_190 = sext i14 %add_ln285_39" [cc/case_1.cc:285]   --->   Operation 3126 'sext' 'sext_ln285_190' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 3127 [1/1] (0.00ns)   --->   "%sext_ln285_193 = sext i14 %add_ln285_42" [cc/case_1.cc:285]   --->   Operation 3127 'sext' 'sext_ln285_193' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 3128 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln285_43 = add i15 %sext_ln285_193, i15 %sext_ln285_190" [cc/case_1.cc:285]   --->   Operation 3128 'add' 'add_ln285_43' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_66 : Operation 3129 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln285_44 = add i15 %add_ln285_43, i15 %sext_ln285_188" [cc/case_1.cc:285]   --->   Operation 3129 'add' 'add_ln285_44' <Predicate = true> <Delay = 3.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_66 : Operation 3130 [1/1] (0.00ns)   --->   "%sext_ln285_355 = sext i5 %add_ln285_231" [cc/case_1.cc:285]   --->   Operation 3130 'sext' 'sext_ln285_355' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 3131 [1/1] (1.73ns)   --->   "%add_ln285_232 = add i5 %sext_ln285_68, i5 %sext_ln285_73" [cc/case_1.cc:285]   --->   Operation 3131 'add' 'add_ln285_232' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 3132 [1/1] (0.00ns)   --->   "%sext_ln285_356 = sext i5 %add_ln285_232" [cc/case_1.cc:285]   --->   Operation 3132 'sext' 'sext_ln285_356' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 3133 [1/1] (1.78ns)   --->   "%add_ln285_233 = add i6 %sext_ln285_356, i6 %sext_ln285_355" [cc/case_1.cc:285]   --->   Operation 3133 'add' 'add_ln285_233' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 44> <Delay = 7.81>
ST_67 : Operation 3134 [1/1] (0.00ns)   --->   "%in_data_0_load_8_cast = sext i3 %in_data_0_load_8"   --->   Operation 3134 'sext' 'in_data_0_load_8_cast' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 3135 [1/1] (1.82ns)   --->   "%add_i1034_5 = add i7 %sext_ln991_1, i7 %in_data_0_load_8_cast" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:991]   --->   Operation 3135 'add' 'add_i1034_5' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 3136 [1/1] (0.00ns)   --->   "%in_data_0_load_9_cast = sext i3 %in_data_0_load_9"   --->   Operation 3136 'sext' 'in_data_0_load_9_cast' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 3137 [1/1] (1.82ns)   --->   "%add_i1034_6 = add i7 %sext_ln991_1, i7 %in_data_0_load_9_cast" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:991]   --->   Operation 3137 'add' 'add_i1034_6' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 3138 [1/1] (0.00ns)   --->   "%in_data_14_load_12_cast = sext i3 %in_data_14_load_11"   --->   Operation 3138 'sext' 'in_data_14_load_12_cast' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 3139 [1/1] (1.54ns)   --->   "%conv_i1443_7 = add i13 %add_i3503_phi_cast, i13 %in_data_14_load_12_cast"   --->   Operation 3139 'add' 'conv_i1443_7' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 3140 [1/1] (0.00ns)   --->   "%in_data_8_load_7_cast793 = sext i3 %in_data_8_load_7"   --->   Operation 3140 'sext' 'in_data_8_load_7_cast793' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 3141 [1/1] (1.73ns)   --->   "%add_i1399_7 = add i5 %trunc_ln133_cast, i5 %in_data_8_load_7_cast793" [cc/case_1.cc:133]   --->   Operation 3141 'add' 'add_i1399_7' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 3142 [1/1] (0.00ns)   --->   "%add_i1399_7_cast1120 = sext i5 %add_i1399_7" [cc/case_1.cc:133]   --->   Operation 3142 'sext' 'add_i1399_7_cast1120' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 3143 [1/1] (0.00ns)   --->   "%in_data_0_load_10_cast = sext i3 %in_data_0_load_10"   --->   Operation 3143 'sext' 'in_data_0_load_10_cast' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 3144 [1/1] (1.82ns)   --->   "%add_i1034_7 = add i7 %sext_ln991_1, i7 %in_data_0_load_10_cast" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:991]   --->   Operation 3144 'add' 'add_i1034_7' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 3145 [1/1] (0.00ns)   --->   "%in_data_8_load_8_cast794 = sext i3 %in_data_8_load_8"   --->   Operation 3145 'sext' 'in_data_8_load_8_cast794' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 3146 [1/1] (1.73ns)   --->   "%add_i1399_8 = add i5 %trunc_ln133_cast, i5 %in_data_8_load_8_cast794" [cc/case_1.cc:133]   --->   Operation 3146 'add' 'add_i1399_8' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 3147 [1/1] (0.00ns)   --->   "%add_i1399_8_cast1119 = sext i5 %add_i1399_8" [cc/case_1.cc:133]   --->   Operation 3147 'sext' 'add_i1399_8_cast1119' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 3148 [1/1] (0.00ns)   --->   "%in_data_0_load_11_cast = sext i3 %in_data_0_load_11"   --->   Operation 3148 'sext' 'in_data_0_load_11_cast' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 3149 [1/1] (1.82ns)   --->   "%add_i1034_8 = add i7 %sext_ln991_1, i7 %in_data_0_load_11_cast" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:991]   --->   Operation 3149 'add' 'add_i1034_8' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 3150 [1/1] (0.00ns)   --->   "%in_data_8_load_9_cast795 = sext i3 %in_data_8_load_9"   --->   Operation 3150 'sext' 'in_data_8_load_9_cast795' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 3151 [1/1] (1.73ns)   --->   "%add_i1399_9 = add i5 %trunc_ln133_cast, i5 %in_data_8_load_9_cast795" [cc/case_1.cc:133]   --->   Operation 3151 'add' 'add_i1399_9' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 3152 [1/1] (0.00ns)   --->   "%in_data_0_load_12_cast = sext i3 %in_data_0_load_12"   --->   Operation 3152 'sext' 'in_data_0_load_12_cast' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 3153 [1/1] (1.82ns)   --->   "%add_i1034_9 = add i7 %sext_ln991_1, i7 %in_data_0_load_12_cast" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:991]   --->   Operation 3153 'add' 'add_i1034_9' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 3154 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_14_load_14 = load i5 %in_data_14_addr_14"   --->   Operation 3154 'load' 'in_data_14_load_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_67 : Operation 3155 [1/1] (0.00ns)   --->   "%in_data_8_load_10_cast796 = sext i3 %in_data_8_load_10"   --->   Operation 3155 'sext' 'in_data_8_load_10_cast796' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 3156 [1/1] (1.73ns)   --->   "%add_i1399_10 = add i5 %trunc_ln133_cast, i5 %in_data_8_load_10_cast796" [cc/case_1.cc:133]   --->   Operation 3156 'add' 'add_i1399_10' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 3157 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_0_load_13 = load i5 %in_data_0_addr_13"   --->   Operation 3157 'load' 'in_data_0_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_67 : Operation 3158 [1/1] (0.00ns)   --->   "%conv_i1356_10 = sext i3 %in_data_0_load_13"   --->   Operation 3158 'sext' 'conv_i1356_10' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 3159 [1/1] (1.65ns)   --->   "%add_i1345_10 = add i4 %conv_i1356_10, i4 %conv_i5788_103174"   --->   Operation 3159 'add' 'add_i1345_10' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 3160 [1/1] (0.00ns)   --->   "%in_data_0_load_13_cast = sext i3 %in_data_0_load_13"   --->   Operation 3160 'sext' 'in_data_0_load_13_cast' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 3161 [1/1] (1.82ns)   --->   "%add_i1034_10 = add i7 %sext_ln991_1, i7 %in_data_0_load_13_cast" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:991]   --->   Operation 3161 'add' 'add_i1034_10' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 3162 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_14_load_15 = load i5 %in_data_14_addr_15"   --->   Operation 3162 'load' 'in_data_14_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_67 : Operation 3163 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_0_load_14 = load i5 %in_data_0_addr_14"   --->   Operation 3163 'load' 'in_data_0_load_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_67 : Operation 3164 [1/1] (0.00ns)   --->   "%conv_i1356_11 = sext i3 %in_data_0_load_14"   --->   Operation 3164 'sext' 'conv_i1356_11' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 3165 [1/1] (1.65ns)   --->   "%add_i1345_11 = add i4 %conv_i1356_11, i4 %conv_i5788_113193"   --->   Operation 3165 'add' 'add_i1345_11' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 3166 [1/1] (0.00ns)   --->   "%in_data_0_load_14_cast = sext i3 %in_data_0_load_14"   --->   Operation 3166 'sext' 'in_data_0_load_14_cast' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 3167 [1/1] (1.82ns)   --->   "%add_i1034_11 = add i7 %sext_ln991_1, i7 %in_data_0_load_14_cast" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:991]   --->   Operation 3167 'add' 'add_i1034_11' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 3168 [1/1] (0.00ns)   --->   "%in_data_14_addr_16 = getelementptr i3 %in_data_14, i64 0, i64 12"   --->   Operation 3168 'getelementptr' 'in_data_14_addr_16' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 3169 [2/2] (2.32ns)   --->   "%in_data_14_load_16 = load i5 %in_data_14_addr_16"   --->   Operation 3169 'load' 'in_data_14_load_16' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_67 : Operation 3170 [1/1] (0.00ns)   --->   "%in_data_0_addr_15 = getelementptr i3 %in_data_0, i64 0, i64 12"   --->   Operation 3170 'getelementptr' 'in_data_0_addr_15' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 3171 [2/2] (2.32ns)   --->   "%in_data_0_load_15 = load i5 %in_data_0_addr_15"   --->   Operation 3171 'load' 'in_data_0_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_67 : Operation 3172 [1/1] (0.00ns)   --->   "%in_data_14_addr_17 = getelementptr i3 %in_data_14, i64 0, i64 13"   --->   Operation 3172 'getelementptr' 'in_data_14_addr_17' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 3173 [2/2] (2.32ns)   --->   "%in_data_14_load_17 = load i5 %in_data_14_addr_17"   --->   Operation 3173 'load' 'in_data_14_load_17' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_67 : Operation 3174 [1/1] (0.00ns)   --->   "%in_data_0_addr_16 = getelementptr i3 %in_data_0, i64 0, i64 13"   --->   Operation 3174 'getelementptr' 'in_data_0_addr_16' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 3175 [2/2] (2.32ns)   --->   "%in_data_0_load_16 = load i5 %in_data_0_addr_16"   --->   Operation 3175 'load' 'in_data_0_load_16' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_67 : Operation 3176 [1/1] (0.00ns)   --->   "%sext_ln285_54 = sext i7 %add_i1034_5" [cc/case_1.cc:285]   --->   Operation 3176 'sext' 'sext_ln285_54' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 3177 [1/1] (0.00ns)   --->   "%sext_ln285_59 = sext i7 %add_i1034_6" [cc/case_1.cc:285]   --->   Operation 3177 'sext' 'sext_ln285_59' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 3178 [1/1] (0.00ns)   --->   "%sext_ln285_64 = sext i7 %add_i1034_7" [cc/case_1.cc:285]   --->   Operation 3178 'sext' 'sext_ln285_64' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 3179 [1/1] (0.00ns)   --->   "%sext_ln285_69 = sext i7 %add_i1034_8" [cc/case_1.cc:285]   --->   Operation 3179 'sext' 'sext_ln285_69' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 3180 [1/1] (0.00ns)   --->   "%sext_ln285_74 = sext i7 %add_i1034_9" [cc/case_1.cc:285]   --->   Operation 3180 'sext' 'sext_ln285_74' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 3181 [1/1] (0.00ns)   --->   "%sext_ln285_79 = sext i7 %add_i1034_10" [cc/case_1.cc:285]   --->   Operation 3181 'sext' 'sext_ln285_79' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 3182 [1/1] (0.00ns)   --->   "%sext_ln285_84 = sext i7 %add_i1034_11" [cc/case_1.cc:285]   --->   Operation 3182 'sext' 'sext_ln285_84' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 3183 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln285_45 = add i13 %conv_i1443_7, i13 %add_i1399_8_cast1119" [cc/case_1.cc:285]   --->   Operation 3183 'add' 'add_ln285_45' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_67 : Operation 3184 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln285_46 = add i13 %add_ln285_45, i13 %add_i1399_7_cast1120" [cc/case_1.cc:285]   --->   Operation 3184 'add' 'add_ln285_46' <Predicate = true> <Delay = 3.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_67 : Operation 3185 [1/1] (0.00ns)   --->   "%sext_ln285_238 = sext i8 %add_ln285_102" [cc/case_1.cc:285]   --->   Operation 3185 'sext' 'sext_ln285_238' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 3186 [1/1] (1.87ns)   --->   "%add_ln285_103 = add i8 %sext_ln285_54, i8 %sext_ln285_59" [cc/case_1.cc:285]   --->   Operation 3186 'add' 'add_ln285_103' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 3187 [1/1] (0.00ns)   --->   "%sext_ln285_239 = sext i8 %add_ln285_103" [cc/case_1.cc:285]   --->   Operation 3187 'sext' 'sext_ln285_239' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 3188 [1/1] (1.87ns)   --->   "%add_ln285_104 = add i8 %sext_ln285_64, i8 %sext_ln285_69" [cc/case_1.cc:285]   --->   Operation 3188 'add' 'add_ln285_104' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 3189 [1/1] (0.00ns)   --->   "%sext_ln285_240 = sext i8 %add_ln285_104" [cc/case_1.cc:285]   --->   Operation 3189 'sext' 'sext_ln285_240' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 3190 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln285_105 = add i9 %sext_ln285_240, i9 %sext_ln285_239" [cc/case_1.cc:285]   --->   Operation 3190 'add' 'add_ln285_105' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_67 : Operation 3191 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln285_106 = add i9 %add_ln285_105, i9 %sext_ln285_238" [cc/case_1.cc:285]   --->   Operation 3191 'add' 'add_ln285_106' <Predicate = true> <Delay = 3.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_67 : Operation 3192 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln285_107 = add i8 %sext_ln285_79, i8 %sext_ln285_84" [cc/case_1.cc:285]   --->   Operation 3192 'add' 'add_ln285_107' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_67 : Operation 3193 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln285_108 = add i8 %add_ln285_107, i8 %sext_ln285_74" [cc/case_1.cc:285]   --->   Operation 3193 'add' 'add_ln285_108' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_67 : Operation 3194 [1/1] (0.00ns)   --->   "%sext_ln285_354 = sext i6 %add_ln285_230" [cc/case_1.cc:285]   --->   Operation 3194 'sext' 'sext_ln285_354' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 3195 [1/1] (0.00ns)   --->   "%sext_ln285_357 = sext i6 %add_ln285_233" [cc/case_1.cc:285]   --->   Operation 3195 'sext' 'sext_ln285_357' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 3196 [1/1] (1.82ns)   --->   "%add_ln285_234 = add i7 %sext_ln285_357, i7 %sext_ln285_354" [cc/case_1.cc:285]   --->   Operation 3196 'add' 'add_ln285_234' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 45> <Delay = 7.92>
ST_68 : Operation 3197 [1/1] (0.00ns)   --->   "%conv2_i966_6 = sext i3 %in_data_14_load_10"   --->   Operation 3197 'sext' 'conv2_i966_6' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 3198 [1/1] (3.78ns)   --->   "%mul_i967_6 = mul i6 %empty_66, i6 %conv2_i966_6"   --->   Operation 3198 'mul' 'mul_i967_6' <Predicate = true> <Delay = 3.78> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 3199 [1/1] (0.00ns)   --->   "%conv2_i966_7 = sext i3 %in_data_14_load_11"   --->   Operation 3199 'sext' 'conv2_i966_7' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 3200 [1/1] (3.78ns)   --->   "%mul_i967_7 = mul i6 %empty_66, i6 %conv2_i966_7"   --->   Operation 3200 'mul' 'mul_i967_7' <Predicate = true> <Delay = 3.78> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 3201 [1/1] (0.00ns)   --->   "%in_data_14_load_13_cast = sext i3 %in_data_14_load_12"   --->   Operation 3201 'sext' 'in_data_14_load_13_cast' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 3202 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%conv_i1443_8 = add i13 %add_i3503_phi_cast, i13 %in_data_14_load_13_cast"   --->   Operation 3202 'add' 'conv_i1443_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_68 : Operation 3203 [1/1] (0.00ns)   --->   "%conv2_i966_8 = sext i3 %in_data_14_load_12"   --->   Operation 3203 'sext' 'conv2_i966_8' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 3204 [1/1] (3.78ns)   --->   "%mul_i967_8 = mul i6 %empty_66, i6 %conv2_i966_8"   --->   Operation 3204 'mul' 'mul_i967_8' <Predicate = true> <Delay = 3.78> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 3205 [1/1] (0.00ns)   --->   "%in_data_14_load_14_cast = sext i3 %in_data_14_load_13"   --->   Operation 3205 'sext' 'in_data_14_load_14_cast' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 3206 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%conv_i1443_9 = add i13 %add_i3503_phi_cast, i13 %in_data_14_load_14_cast"   --->   Operation 3206 'add' 'conv_i1443_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_68 : Operation 3207 [1/1] (0.00ns)   --->   "%add_i1399_9_cast1121 = sext i5 %add_i1399_9" [cc/case_1.cc:133]   --->   Operation 3207 'sext' 'add_i1399_9_cast1121' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 3208 [1/1] (0.00ns)   --->   "%conv2_i966_9 = sext i3 %in_data_14_load_13"   --->   Operation 3208 'sext' 'conv2_i966_9' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 3209 [1/1] (3.78ns)   --->   "%mul_i967_9 = mul i6 %empty_66, i6 %conv2_i966_9"   --->   Operation 3209 'mul' 'mul_i967_9' <Predicate = true> <Delay = 3.78> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 3210 [1/1] (0.00ns)   --->   "%in_data_14_load_15_cast = sext i3 %in_data_14_load_14"   --->   Operation 3210 'sext' 'in_data_14_load_15_cast' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 3211 [1/1] (1.54ns)   --->   "%conv_i1443_10 = add i13 %add_i3503_phi_cast, i13 %in_data_14_load_15_cast"   --->   Operation 3211 'add' 'conv_i1443_10' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 3212 [1/1] (0.00ns)   --->   "%conv_i1443_10_cast1128 = sext i13 %conv_i1443_10"   --->   Operation 3212 'sext' 'conv_i1443_10_cast1128' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 3213 [1/1] (0.00ns)   --->   "%add_i1399_10_cast1122 = sext i5 %add_i1399_10" [cc/case_1.cc:133]   --->   Operation 3213 'sext' 'add_i1399_10_cast1122' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 3214 [1/1] (0.00ns)   --->   "%conv2_i966_10 = sext i3 %in_data_14_load_14"   --->   Operation 3214 'sext' 'conv2_i966_10' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 3215 [1/1] (3.78ns)   --->   "%mul_i967_10 = mul i6 %empty_66, i6 %conv2_i966_10"   --->   Operation 3215 'mul' 'mul_i967_10' <Predicate = true> <Delay = 3.78> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 3216 [1/1] (0.00ns)   --->   "%in_data_14_load_16_cast = sext i3 %in_data_14_load_15"   --->   Operation 3216 'sext' 'in_data_14_load_16_cast' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 3217 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%conv_i1443_11 = add i13 %add_i3503_phi_cast, i13 %in_data_14_load_16_cast"   --->   Operation 3217 'add' 'conv_i1443_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_68 : Operation 3218 [1/1] (0.00ns)   --->   "%in_data_8_load_11_cast797 = sext i3 %in_data_8_load_11"   --->   Operation 3218 'sext' 'in_data_8_load_11_cast797' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 3219 [1/1] (1.73ns)   --->   "%add_i1399_11 = add i5 %trunc_ln133_cast, i5 %in_data_8_load_11_cast797" [cc/case_1.cc:133]   --->   Operation 3219 'add' 'add_i1399_11' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 3220 [1/1] (0.00ns)   --->   "%add_i1399_11_cast1126 = sext i5 %add_i1399_11" [cc/case_1.cc:133]   --->   Operation 3220 'sext' 'add_i1399_11_cast1126' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 3221 [1/1] (0.00ns)   --->   "%conv2_i966_11 = sext i3 %in_data_14_load_15"   --->   Operation 3221 'sext' 'conv2_i966_11' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 3222 [1/1] (3.78ns)   --->   "%mul_i967_11 = mul i6 %empty_66, i6 %conv2_i966_11"   --->   Operation 3222 'mul' 'mul_i967_11' <Predicate = true> <Delay = 3.78> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 3223 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_14_load_16 = load i5 %in_data_14_addr_16"   --->   Operation 3223 'load' 'in_data_14_load_16' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_68 : Operation 3224 [1/1] (0.00ns)   --->   "%in_data_14_load_17_cast = sext i3 %in_data_14_load_16"   --->   Operation 3224 'sext' 'in_data_14_load_17_cast' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 3225 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%conv_i1443_12 = add i13 %add_i3503_phi_cast, i13 %in_data_14_load_17_cast"   --->   Operation 3225 'add' 'conv_i1443_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_68 : Operation 3226 [1/1] (0.00ns)   --->   "%in_data_8_load_12_cast798 = sext i3 %in_data_8_load_12"   --->   Operation 3226 'sext' 'in_data_8_load_12_cast798' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 3227 [1/1] (1.73ns)   --->   "%add_i1399_12 = add i5 %trunc_ln133_cast, i5 %in_data_8_load_12_cast798" [cc/case_1.cc:133]   --->   Operation 3227 'add' 'add_i1399_12' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 3228 [1/1] (0.00ns)   --->   "%add_i1399_12_cast1129 = sext i5 %add_i1399_12" [cc/case_1.cc:133]   --->   Operation 3228 'sext' 'add_i1399_12_cast1129' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 3229 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_0_load_15 = load i5 %in_data_0_addr_15"   --->   Operation 3229 'load' 'in_data_0_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_68 : Operation 3230 [1/1] (0.00ns)   --->   "%conv_i1356_12 = sext i3 %in_data_0_load_15"   --->   Operation 3230 'sext' 'conv_i1356_12' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 3231 [1/1] (1.65ns)   --->   "%add_i1345_12 = add i4 %conv_i1356_12, i4 %conv_i5788_123212"   --->   Operation 3231 'add' 'add_i1345_12' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 3232 [1/1] (0.00ns)   --->   "%conv2_i966_12 = sext i3 %in_data_14_load_16"   --->   Operation 3232 'sext' 'conv2_i966_12' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 3233 [1/1] (3.78ns)   --->   "%mul_i967_12 = mul i6 %empty_66, i6 %conv2_i966_12"   --->   Operation 3233 'mul' 'mul_i967_12' <Predicate = true> <Delay = 3.78> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 3234 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_14_load_17 = load i5 %in_data_14_addr_17"   --->   Operation 3234 'load' 'in_data_14_load_17' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_68 : Operation 3235 [1/1] (0.00ns)   --->   "%in_data_14_load_18_cast = sext i3 %in_data_14_load_17"   --->   Operation 3235 'sext' 'in_data_14_load_18_cast' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 3236 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%conv_i1443_13 = add i13 %add_i3503_phi_cast, i13 %in_data_14_load_18_cast"   --->   Operation 3236 'add' 'conv_i1443_13' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_68 : Operation 3237 [1/1] (0.00ns)   --->   "%in_data_8_load_13_cast799 = sext i3 %in_data_8_load_13"   --->   Operation 3237 'sext' 'in_data_8_load_13_cast799' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 3238 [1/1] (1.73ns)   --->   "%add_i1399_13 = add i5 %trunc_ln133_cast, i5 %in_data_8_load_13_cast799" [cc/case_1.cc:133]   --->   Operation 3238 'add' 'add_i1399_13' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 3239 [1/1] (0.00ns)   --->   "%add_i1399_13_cast1130 = sext i5 %add_i1399_13" [cc/case_1.cc:133]   --->   Operation 3239 'sext' 'add_i1399_13_cast1130' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 3240 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_0_load_16 = load i5 %in_data_0_addr_16"   --->   Operation 3240 'load' 'in_data_0_load_16' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_68 : Operation 3241 [1/1] (0.00ns)   --->   "%in_data_14_addr_18 = getelementptr i3 %in_data_14, i64 0, i64 14"   --->   Operation 3241 'getelementptr' 'in_data_14_addr_18' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 3242 [2/2] (2.32ns)   --->   "%in_data_14_load_18 = load i5 %in_data_14_addr_18"   --->   Operation 3242 'load' 'in_data_14_load_18' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_68 : Operation 3243 [1/1] (0.00ns)   --->   "%in_data_0_addr_17 = getelementptr i3 %in_data_0, i64 0, i64 14"   --->   Operation 3243 'getelementptr' 'in_data_0_addr_17' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 3244 [2/2] (2.32ns)   --->   "%in_data_0_load_17 = load i5 %in_data_0_addr_17"   --->   Operation 3244 'load' 'in_data_0_load_17' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_68 : Operation 3245 [1/1] (0.00ns)   --->   "%in_data_14_addr_19 = getelementptr i3 %in_data_14, i64 0, i64 15"   --->   Operation 3245 'getelementptr' 'in_data_14_addr_19' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 3246 [2/2] (2.32ns)   --->   "%in_data_14_load_19 = load i5 %in_data_14_addr_19"   --->   Operation 3246 'load' 'in_data_14_load_19' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_68 : Operation 3247 [1/1] (0.00ns)   --->   "%in_data_0_addr_18 = getelementptr i3 %in_data_0, i64 0, i64 15"   --->   Operation 3247 'getelementptr' 'in_data_0_addr_18' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 3248 [2/2] (2.32ns)   --->   "%in_data_0_load_18 = load i5 %in_data_0_addr_18"   --->   Operation 3248 'load' 'in_data_0_load_18' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_68 : Operation 3249 [1/1] (0.00ns)   --->   "%sext_ln285_56 = sext i6 %mul_i967_6" [cc/case_1.cc:285]   --->   Operation 3249 'sext' 'sext_ln285_56' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 3250 [1/1] (0.00ns)   --->   "%sext_ln285_61 = sext i6 %mul_i967_7" [cc/case_1.cc:285]   --->   Operation 3250 'sext' 'sext_ln285_61' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 3251 [1/1] (0.00ns)   --->   "%sext_ln285_66 = sext i6 %mul_i967_8" [cc/case_1.cc:285]   --->   Operation 3251 'sext' 'sext_ln285_66' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 3252 [1/1] (0.00ns)   --->   "%sext_ln285_71 = sext i6 %mul_i967_9" [cc/case_1.cc:285]   --->   Operation 3252 'sext' 'sext_ln285_71' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 3253 [1/1] (0.00ns)   --->   "%sext_ln285_76 = sext i6 %mul_i967_10" [cc/case_1.cc:285]   --->   Operation 3253 'sext' 'sext_ln285_76' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 3254 [1/1] (0.00ns)   --->   "%sext_ln285_78 = sext i4 %add_i1345_10" [cc/case_1.cc:285]   --->   Operation 3254 'sext' 'sext_ln285_78' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 3255 [1/1] (0.00ns)   --->   "%sext_ln285_81 = sext i6 %mul_i967_11" [cc/case_1.cc:285]   --->   Operation 3255 'sext' 'sext_ln285_81' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 3256 [1/1] (0.00ns)   --->   "%sext_ln285_83 = sext i4 %add_i1345_11" [cc/case_1.cc:285]   --->   Operation 3256 'sext' 'sext_ln285_83' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 3257 [1/1] (0.00ns)   --->   "%sext_ln285_86 = sext i6 %mul_i967_12" [cc/case_1.cc:285]   --->   Operation 3257 'sext' 'sext_ln285_86' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 3258 [1/1] (0.00ns)   --->   "%sext_ln285_88 = sext i4 %add_i1345_12" [cc/case_1.cc:285]   --->   Operation 3258 'sext' 'sext_ln285_88' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 3259 [1/1] (0.00ns)   --->   "%sext_ln285_195 = sext i13 %add_ln285_46" [cc/case_1.cc:285]   --->   Operation 3259 'sext' 'sext_ln285_195' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 3260 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln285_47 = add i13 %conv_i1443_8, i13 %add_i1399_9_cast1121" [cc/case_1.cc:285]   --->   Operation 3260 'add' 'add_ln285_47' <Predicate = true> <Delay = 3.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_68 : Operation 3261 [1/1] (0.00ns)   --->   "%sext_ln285_196 = sext i13 %add_ln285_47" [cc/case_1.cc:285]   --->   Operation 3261 'sext' 'sext_ln285_196' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 3262 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln285_48 = add i13 %conv_i1443_9, i13 %add_i1399_10_cast1122" [cc/case_1.cc:285]   --->   Operation 3262 'add' 'add_ln285_48' <Predicate = true> <Delay = 3.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_68 : Operation 3263 [1/1] (0.00ns)   --->   "%sext_ln285_197 = sext i13 %add_ln285_48" [cc/case_1.cc:285]   --->   Operation 3263 'sext' 'sext_ln285_197' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 3264 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln285_49 = add i14 %sext_ln285_197, i14 %sext_ln285_196" [cc/case_1.cc:285]   --->   Operation 3264 'add' 'add_ln285_49' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_68 : Operation 3265 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%add_ln285_50 = add i14 %add_ln285_49, i14 %sext_ln285_195" [cc/case_1.cc:285]   --->   Operation 3265 'add' 'add_ln285_50' <Predicate = true> <Delay = 3.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_68 : Operation 3266 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln285_51 = add i13 %add_i1399_11_cast1126, i13 %conv_i1443_11" [cc/case_1.cc:285]   --->   Operation 3266 'add' 'add_ln285_51' <Predicate = true> <Delay = 3.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_68 : Operation 3267 [1/1] (0.00ns)   --->   "%sext_ln285_199 = sext i13 %add_ln285_51" [cc/case_1.cc:285]   --->   Operation 3267 'sext' 'sext_ln285_199' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 3268 [1/1] (1.67ns)   --->   "%add_ln285_52 = add i14 %sext_ln285_199, i14 %conv_i1443_10_cast1128" [cc/case_1.cc:285]   --->   Operation 3268 'add' 'add_ln285_52' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 3269 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln285_53 = add i13 %add_i1399_12_cast1129, i13 %conv_i1443_12" [cc/case_1.cc:285]   --->   Operation 3269 'add' 'add_ln285_53' <Predicate = true> <Delay = 3.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_68 : Operation 3270 [1/1] (0.00ns)   --->   "%sext_ln285_201 = sext i13 %add_ln285_53" [cc/case_1.cc:285]   --->   Operation 3270 'sext' 'sext_ln285_201' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 3271 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln285_54 = add i13 %add_i1399_13_cast1130, i13 %conv_i1443_13" [cc/case_1.cc:285]   --->   Operation 3271 'add' 'add_ln285_54' <Predicate = true> <Delay = 3.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_68 : Operation 3272 [1/1] (0.00ns)   --->   "%sext_ln285_202 = sext i13 %add_ln285_54" [cc/case_1.cc:285]   --->   Operation 3272 'sext' 'sext_ln285_202' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 3273 [1/1] (1.67ns)   --->   "%add_ln285_55 = add i14 %sext_ln285_202, i14 %sext_ln285_201" [cc/case_1.cc:285]   --->   Operation 3273 'add' 'add_ln285_55' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 3274 [1/1] (1.82ns)   --->   "%add_ln285_201 = add i7 %sext_ln285_61, i7 %sext_ln285_66" [cc/case_1.cc:285]   --->   Operation 3274 'add' 'add_ln285_201' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 3275 [1/1] (0.00ns)   --->   "%sext_ln285_326 = sext i7 %add_ln285_201" [cc/case_1.cc:285]   --->   Operation 3275 'sext' 'sext_ln285_326' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 3276 [1/1] (1.87ns)   --->   "%add_ln285_202 = add i8 %sext_ln285_326, i8 %sext_ln285_56" [cc/case_1.cc:285]   --->   Operation 3276 'add' 'add_ln285_202' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 3277 [1/1] (1.82ns)   --->   "%add_ln285_203 = add i7 %sext_ln285_71, i7 %sext_ln285_76" [cc/case_1.cc:285]   --->   Operation 3277 'add' 'add_ln285_203' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 3278 [1/1] (1.82ns)   --->   "%add_ln285_204 = add i7 %sext_ln285_81, i7 %sext_ln285_86" [cc/case_1.cc:285]   --->   Operation 3278 'add' 'add_ln285_204' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 3279 [1/1] (1.73ns)   --->   "%add_ln285_235 = add i5 %sext_ln285_83, i5 %sext_ln285_88" [cc/case_1.cc:285]   --->   Operation 3279 'add' 'add_ln285_235' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 3280 [1/1] (0.00ns)   --->   "%sext_ln285_359 = sext i5 %add_ln285_235" [cc/case_1.cc:285]   --->   Operation 3280 'sext' 'sext_ln285_359' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 3281 [1/1] (1.78ns)   --->   "%add_ln285_236 = add i6 %sext_ln285_359, i6 %sext_ln285_78" [cc/case_1.cc:285]   --->   Operation 3281 'add' 'add_ln285_236' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 46> <Delay = 6.01>
ST_69 : Operation 3282 [1/1] (0.00ns)   --->   "%in_data_0_load_15_cast = sext i3 %in_data_0_load_15"   --->   Operation 3282 'sext' 'in_data_0_load_15_cast' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 3283 [1/1] (1.82ns)   --->   "%add_i1034_12 = add i7 %sext_ln991_1, i7 %in_data_0_load_15_cast" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:991]   --->   Operation 3283 'add' 'add_i1034_12' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3284 [1/1] (0.00ns)   --->   "%conv_i1356_13 = sext i3 %in_data_0_load_16"   --->   Operation 3284 'sext' 'conv_i1356_13' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 3285 [1/1] (1.65ns)   --->   "%add_i1345_13 = add i4 %conv_i1356_13, i4 %conv_i5788_133231"   --->   Operation 3285 'add' 'add_i1345_13' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3286 [1/1] (0.00ns)   --->   "%in_data_0_load_16_cast = sext i3 %in_data_0_load_16"   --->   Operation 3286 'sext' 'in_data_0_load_16_cast' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 3287 [1/1] (1.82ns)   --->   "%add_i1034_13 = add i7 %sext_ln991_1, i7 %in_data_0_load_16_cast" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:991]   --->   Operation 3287 'add' 'add_i1034_13' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3288 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_14_load_18 = load i5 %in_data_14_addr_18"   --->   Operation 3288 'load' 'in_data_14_load_18' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_69 : Operation 3289 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_0_load_17 = load i5 %in_data_0_addr_17"   --->   Operation 3289 'load' 'in_data_0_load_17' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_69 : Operation 3290 [1/1] (0.00ns)   --->   "%conv_i1356_14 = sext i3 %in_data_0_load_17"   --->   Operation 3290 'sext' 'conv_i1356_14' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 3291 [1/1] (1.65ns)   --->   "%add_i1345_14 = add i4 %conv_i1356_14, i4 %conv_i5788_143250"   --->   Operation 3291 'add' 'add_i1345_14' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3292 [1/1] (0.00ns)   --->   "%in_data_0_load_17_cast = sext i3 %in_data_0_load_17"   --->   Operation 3292 'sext' 'in_data_0_load_17_cast' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 3293 [1/1] (1.82ns)   --->   "%add_i1034_14 = add i7 %sext_ln991_1, i7 %in_data_0_load_17_cast" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:991]   --->   Operation 3293 'add' 'add_i1034_14' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3294 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_14_load_19 = load i5 %in_data_14_addr_19"   --->   Operation 3294 'load' 'in_data_14_load_19' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_69 : Operation 3295 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_0_load_18 = load i5 %in_data_0_addr_18"   --->   Operation 3295 'load' 'in_data_0_load_18' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_69 : Operation 3296 [1/1] (0.00ns)   --->   "%conv_i1356_15 = sext i3 %in_data_0_load_18"   --->   Operation 3296 'sext' 'conv_i1356_15' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 3297 [1/1] (1.65ns)   --->   "%add_i1345_15 = add i4 %conv_i1356_15, i4 %conv_i5788_153269"   --->   Operation 3297 'add' 'add_i1345_15' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3298 [1/1] (0.00ns)   --->   "%in_data_0_load_18_cast = sext i3 %in_data_0_load_18"   --->   Operation 3298 'sext' 'in_data_0_load_18_cast' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 3299 [1/1] (1.82ns)   --->   "%add_i1034_15 = add i7 %sext_ln991_1, i7 %in_data_0_load_18_cast" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:991]   --->   Operation 3299 'add' 'add_i1034_15' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3300 [1/1] (0.00ns)   --->   "%in_data_14_addr_20 = getelementptr i3 %in_data_14, i64 0, i64 16"   --->   Operation 3300 'getelementptr' 'in_data_14_addr_20' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 3301 [2/2] (2.32ns)   --->   "%in_data_14_load_20 = load i5 %in_data_14_addr_20"   --->   Operation 3301 'load' 'in_data_14_load_20' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_69 : Operation 3302 [1/1] (0.00ns)   --->   "%in_data_0_addr_19 = getelementptr i3 %in_data_0, i64 0, i64 16"   --->   Operation 3302 'getelementptr' 'in_data_0_addr_19' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 3303 [2/2] (2.32ns)   --->   "%in_data_0_load_19 = load i5 %in_data_0_addr_19"   --->   Operation 3303 'load' 'in_data_0_load_19' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_69 : Operation 3304 [1/1] (0.00ns)   --->   "%in_data_14_addr_21 = getelementptr i3 %in_data_14, i64 0, i64 17"   --->   Operation 3304 'getelementptr' 'in_data_14_addr_21' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 3305 [2/2] (2.32ns)   --->   "%in_data_14_load_21 = load i5 %in_data_14_addr_21"   --->   Operation 3305 'load' 'in_data_14_load_21' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_69 : Operation 3306 [1/1] (0.00ns)   --->   "%in_data_0_addr_20 = getelementptr i3 %in_data_0, i64 0, i64 17"   --->   Operation 3306 'getelementptr' 'in_data_0_addr_20' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 3307 [2/2] (2.32ns)   --->   "%in_data_0_load_20 = load i5 %in_data_0_addr_20"   --->   Operation 3307 'load' 'in_data_0_load_20' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_69 : Operation 3308 [1/1] (0.00ns)   --->   "%sext_ln285_89 = sext i7 %add_i1034_12" [cc/case_1.cc:285]   --->   Operation 3308 'sext' 'sext_ln285_89' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 3309 [1/1] (0.00ns)   --->   "%sext_ln285_93 = sext i4 %add_i1345_13" [cc/case_1.cc:285]   --->   Operation 3309 'sext' 'sext_ln285_93' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 3310 [1/1] (0.00ns)   --->   "%sext_ln285_94 = sext i7 %add_i1034_13" [cc/case_1.cc:285]   --->   Operation 3310 'sext' 'sext_ln285_94' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 3311 [1/1] (0.00ns)   --->   "%sext_ln285_98 = sext i4 %add_i1345_14" [cc/case_1.cc:285]   --->   Operation 3311 'sext' 'sext_ln285_98' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 3312 [1/1] (0.00ns)   --->   "%sext_ln285_99 = sext i7 %add_i1034_14" [cc/case_1.cc:285]   --->   Operation 3312 'sext' 'sext_ln285_99' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 3313 [1/1] (0.00ns)   --->   "%sext_ln285_104 = sext i7 %add_i1034_15" [cc/case_1.cc:285]   --->   Operation 3313 'sext' 'sext_ln285_104' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 3314 [1/1] (0.00ns)   --->   "%sext_ln285_194 = sext i15 %add_ln285_44" [cc/case_1.cc:285]   --->   Operation 3314 'sext' 'sext_ln285_194' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 3315 [1/1] (0.00ns)   --->   "%sext_ln285_198 = sext i14 %add_ln285_50" [cc/case_1.cc:285]   --->   Operation 3315 'sext' 'sext_ln285_198' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 3316 [1/1] (0.00ns)   --->   "%sext_ln285_200 = sext i14 %add_ln285_52" [cc/case_1.cc:285]   --->   Operation 3316 'sext' 'sext_ln285_200' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 3317 [1/1] (0.00ns)   --->   "%sext_ln285_203 = sext i14 %add_ln285_55" [cc/case_1.cc:285]   --->   Operation 3317 'sext' 'sext_ln285_203' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 3318 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln285_56 = add i15 %sext_ln285_203, i15 %sext_ln285_200" [cc/case_1.cc:285]   --->   Operation 3318 'add' 'add_ln285_56' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_69 : Operation 3319 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln285_57 = add i15 %add_ln285_56, i15 %sext_ln285_198" [cc/case_1.cc:285]   --->   Operation 3319 'add' 'add_ln285_57' <Predicate = true> <Delay = 3.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_69 : Operation 3320 [1/1] (0.00ns)   --->   "%sext_ln285_204 = sext i15 %add_ln285_57" [cc/case_1.cc:285]   --->   Operation 3320 'sext' 'sext_ln285_204' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 3321 [1/1] (1.94ns)   --->   "%add_ln285_58 = add i16 %sext_ln285_204, i16 %sext_ln285_194" [cc/case_1.cc:285]   --->   Operation 3321 'add' 'add_ln285_58' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3322 [1/1] (1.87ns)   --->   "%add_ln285_109 = add i8 %sext_ln285_89, i8 %sext_ln285_94" [cc/case_1.cc:285]   --->   Operation 3322 'add' 'add_ln285_109' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3323 [1/1] (1.87ns)   --->   "%add_ln285_110 = add i8 %sext_ln285_99, i8 %sext_ln285_104" [cc/case_1.cc:285]   --->   Operation 3323 'add' 'add_ln285_110' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3324 [1/1] (0.00ns)   --->   "%sext_ln285_327 = sext i8 %add_ln285_202" [cc/case_1.cc:285]   --->   Operation 3324 'sext' 'sext_ln285_327' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 3325 [1/1] (0.00ns)   --->   "%sext_ln285_328 = sext i7 %add_ln285_203" [cc/case_1.cc:285]   --->   Operation 3325 'sext' 'sext_ln285_328' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 3326 [1/1] (0.00ns)   --->   "%sext_ln285_329 = sext i7 %add_ln285_204" [cc/case_1.cc:285]   --->   Operation 3326 'sext' 'sext_ln285_329' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 3327 [1/1] (1.87ns)   --->   "%add_ln285_205 = add i8 %sext_ln285_329, i8 %sext_ln285_328" [cc/case_1.cc:285]   --->   Operation 3327 'add' 'add_ln285_205' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3328 [1/1] (0.00ns)   --->   "%sext_ln285_330 = sext i8 %add_ln285_205" [cc/case_1.cc:285]   --->   Operation 3328 'sext' 'sext_ln285_330' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 3329 [1/1] (1.91ns)   --->   "%add_ln285_206 = add i9 %sext_ln285_330, i9 %sext_ln285_327" [cc/case_1.cc:285]   --->   Operation 3329 'add' 'add_ln285_206' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 3330 [1/1] (1.73ns)   --->   "%add_ln285_237 = add i5 %sext_ln285_93, i5 %sext_ln285_98" [cc/case_1.cc:285]   --->   Operation 3330 'add' 'add_ln285_237' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 47> <Delay = 7.48>
ST_70 : Operation 3331 [1/1] (0.00ns)   --->   "%in_data_14_load_19_cast = sext i3 %in_data_14_load_18"   --->   Operation 3331 'sext' 'in_data_14_load_19_cast' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 3332 [1/1] (1.54ns)   --->   "%conv_i1443_14 = add i13 %add_i3503_phi_cast, i13 %in_data_14_load_19_cast"   --->   Operation 3332 'add' 'conv_i1443_14' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 3333 [1/1] (0.00ns)   --->   "%in_data_8_load_14_cast800 = sext i3 %in_data_8_load_14"   --->   Operation 3333 'sext' 'in_data_8_load_14_cast800' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 3334 [1/1] (1.73ns)   --->   "%add_i1399_14 = add i5 %trunc_ln133_cast, i5 %in_data_8_load_14_cast800" [cc/case_1.cc:133]   --->   Operation 3334 'add' 'add_i1399_14' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 3335 [1/1] (0.00ns)   --->   "%add_i1399_14_cast1139 = sext i5 %add_i1399_14" [cc/case_1.cc:133]   --->   Operation 3335 'sext' 'add_i1399_14_cast1139' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 3336 [1/1] (0.00ns)   --->   "%in_data_8_load_15_cast801 = sext i3 %in_data_8_load_15"   --->   Operation 3336 'sext' 'in_data_8_load_15_cast801' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 3337 [1/1] (1.73ns)   --->   "%add_i1399_15 = add i5 %trunc_ln133_cast, i5 %in_data_8_load_15_cast801" [cc/case_1.cc:133]   --->   Operation 3337 'add' 'add_i1399_15' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 3338 [1/1] (0.00ns)   --->   "%add_i1399_15_cast1138 = sext i5 %add_i1399_15" [cc/case_1.cc:133]   --->   Operation 3338 'sext' 'add_i1399_15_cast1138' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 3339 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_14_load_20 = load i5 %in_data_14_addr_20"   --->   Operation 3339 'load' 'in_data_14_load_20' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_70 : Operation 3340 [1/1] (0.00ns)   --->   "%in_data_8_load_16_cast802 = sext i3 %in_data_8_load_16"   --->   Operation 3340 'sext' 'in_data_8_load_16_cast802' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 3341 [1/1] (1.73ns)   --->   "%add_i1399_16 = add i5 %trunc_ln133_cast, i5 %in_data_8_load_16_cast802" [cc/case_1.cc:133]   --->   Operation 3341 'add' 'add_i1399_16' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 3342 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_0_load_19 = load i5 %in_data_0_addr_19"   --->   Operation 3342 'load' 'in_data_0_load_19' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_70 : Operation 3343 [1/1] (0.00ns)   --->   "%conv_i1356_16 = sext i3 %in_data_0_load_19"   --->   Operation 3343 'sext' 'conv_i1356_16' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 3344 [1/1] (1.65ns)   --->   "%add_i1345_16 = add i4 %conv_i1356_16, i4 %conv_i5788_163288"   --->   Operation 3344 'add' 'add_i1345_16' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 3345 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_14_load_21 = load i5 %in_data_14_addr_21"   --->   Operation 3345 'load' 'in_data_14_load_21' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_70 : Operation 3346 [1/1] (0.00ns)   --->   "%in_data_8_load_17_cast803 = sext i3 %in_data_8_load_17"   --->   Operation 3346 'sext' 'in_data_8_load_17_cast803' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 3347 [1/1] (1.73ns)   --->   "%add_i1399_17 = add i5 %trunc_ln133_cast, i5 %in_data_8_load_17_cast803" [cc/case_1.cc:133]   --->   Operation 3347 'add' 'add_i1399_17' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 3348 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_0_load_20 = load i5 %in_data_0_addr_20"   --->   Operation 3348 'load' 'in_data_0_load_20' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_70 : Operation 3349 [1/1] (0.00ns)   --->   "%in_data_14_addr_22 = getelementptr i3 %in_data_14, i64 0, i64 18"   --->   Operation 3349 'getelementptr' 'in_data_14_addr_22' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 3350 [2/2] (2.32ns)   --->   "%in_data_14_load_22 = load i5 %in_data_14_addr_22"   --->   Operation 3350 'load' 'in_data_14_load_22' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_70 : Operation 3351 [1/1] (0.00ns)   --->   "%in_data_0_addr_21 = getelementptr i3 %in_data_0, i64 0, i64 18"   --->   Operation 3351 'getelementptr' 'in_data_0_addr_21' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 3352 [2/2] (2.32ns)   --->   "%in_data_0_load_21 = load i5 %in_data_0_addr_21"   --->   Operation 3352 'load' 'in_data_0_load_21' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_70 : Operation 3353 [1/1] (0.00ns)   --->   "%in_data_14_addr_23 = getelementptr i3 %in_data_14, i64 0, i64 19"   --->   Operation 3353 'getelementptr' 'in_data_14_addr_23' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 3354 [2/2] (2.32ns)   --->   "%in_data_14_load_23 = load i5 %in_data_14_addr_23"   --->   Operation 3354 'load' 'in_data_14_load_23' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_70 : Operation 3355 [1/1] (0.00ns)   --->   "%in_data_0_addr_22 = getelementptr i3 %in_data_0, i64 0, i64 19"   --->   Operation 3355 'getelementptr' 'in_data_0_addr_22' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 3356 [2/2] (2.32ns)   --->   "%in_data_0_load_22 = load i5 %in_data_0_addr_22"   --->   Operation 3356 'load' 'in_data_0_load_22' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_70 : Operation 3357 [1/1] (0.00ns)   --->   "%sext_ln285_103 = sext i4 %add_i1345_15" [cc/case_1.cc:285]   --->   Operation 3357 'sext' 'sext_ln285_103' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 3358 [1/1] (0.00ns)   --->   "%sext_ln285_108 = sext i4 %add_i1345_16" [cc/case_1.cc:285]   --->   Operation 3358 'sext' 'sext_ln285_108' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 3359 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln285_59 = add i13 %conv_i1443_14, i13 %add_i1399_15_cast1138" [cc/case_1.cc:285]   --->   Operation 3359 'add' 'add_ln285_59' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_70 : Operation 3360 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln285_60 = add i13 %add_ln285_59, i13 %add_i1399_14_cast1139" [cc/case_1.cc:285]   --->   Operation 3360 'add' 'add_ln285_60' <Predicate = true> <Delay = 3.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_70 : Operation 3361 [1/1] (0.00ns)   --->   "%sext_ln285_241 = sext i9 %add_ln285_106" [cc/case_1.cc:285]   --->   Operation 3361 'sext' 'sext_ln285_241' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 3362 [1/1] (0.00ns)   --->   "%sext_ln285_242 = sext i8 %add_ln285_108" [cc/case_1.cc:285]   --->   Operation 3362 'sext' 'sext_ln285_242' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 3363 [1/1] (0.00ns)   --->   "%sext_ln285_243 = sext i8 %add_ln285_109" [cc/case_1.cc:285]   --->   Operation 3363 'sext' 'sext_ln285_243' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 3364 [1/1] (0.00ns)   --->   "%sext_ln285_244 = sext i8 %add_ln285_110" [cc/case_1.cc:285]   --->   Operation 3364 'sext' 'sext_ln285_244' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 3365 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln285_111 = add i9 %sext_ln285_244, i9 %sext_ln285_243" [cc/case_1.cc:285]   --->   Operation 3365 'add' 'add_ln285_111' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_70 : Operation 3366 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln285_112 = add i9 %add_ln285_111, i9 %sext_ln285_242" [cc/case_1.cc:285]   --->   Operation 3366 'add' 'add_ln285_112' <Predicate = true> <Delay = 3.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_70 : Operation 3367 [1/1] (0.00ns)   --->   "%sext_ln285_245 = sext i9 %add_ln285_112" [cc/case_1.cc:285]   --->   Operation 3367 'sext' 'sext_ln285_245' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 3368 [1/1] (1.82ns)   --->   "%add_ln285_113 = add i10 %sext_ln285_245, i10 %sext_ln285_241" [cc/case_1.cc:285]   --->   Operation 3368 'add' 'add_ln285_113' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 3369 [1/1] (0.00ns)   --->   "%sext_ln285_361 = sext i5 %add_ln285_237" [cc/case_1.cc:285]   --->   Operation 3369 'sext' 'sext_ln285_361' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 3370 [1/1] (1.73ns)   --->   "%add_ln285_238 = add i5 %sext_ln285_103, i5 %sext_ln285_108" [cc/case_1.cc:285]   --->   Operation 3370 'add' 'add_ln285_238' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 3371 [1/1] (0.00ns)   --->   "%sext_ln285_362 = sext i5 %add_ln285_238" [cc/case_1.cc:285]   --->   Operation 3371 'sext' 'sext_ln285_362' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 3372 [1/1] (1.78ns)   --->   "%add_ln285_239 = add i6 %sext_ln285_362, i6 %sext_ln285_361" [cc/case_1.cc:285]   --->   Operation 3372 'add' 'add_ln285_239' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 48> <Delay = 7.92>
ST_71 : Operation 3373 [1/1] (0.00ns)   --->   "%conv2_i966_13 = sext i3 %in_data_14_load_17"   --->   Operation 3373 'sext' 'conv2_i966_13' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 3374 [1/1] (3.78ns)   --->   "%mul_i967_13 = mul i6 %empty_66, i6 %conv2_i966_13"   --->   Operation 3374 'mul' 'mul_i967_13' <Predicate = true> <Delay = 3.78> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 3375 [1/1] (0.00ns)   --->   "%conv2_i966_14 = sext i3 %in_data_14_load_18"   --->   Operation 3375 'sext' 'conv2_i966_14' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 3376 [1/1] (3.78ns)   --->   "%mul_i967_14 = mul i6 %empty_66, i6 %conv2_i966_14"   --->   Operation 3376 'mul' 'mul_i967_14' <Predicate = true> <Delay = 3.78> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 3377 [1/1] (0.00ns)   --->   "%in_data_14_load_20_cast = sext i3 %in_data_14_load_19"   --->   Operation 3377 'sext' 'in_data_14_load_20_cast' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 3378 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%conv_i1443_15 = add i13 %add_i3503_phi_cast, i13 %in_data_14_load_20_cast"   --->   Operation 3378 'add' 'conv_i1443_15' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 3379 [1/1] (0.00ns)   --->   "%conv2_i966_15 = sext i3 %in_data_14_load_19"   --->   Operation 3379 'sext' 'conv2_i966_15' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 3380 [1/1] (3.78ns)   --->   "%mul_i967_15 = mul i6 %empty_66, i6 %conv2_i966_15"   --->   Operation 3380 'mul' 'mul_i967_15' <Predicate = true> <Delay = 3.78> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 3381 [1/1] (0.00ns)   --->   "%in_data_14_load_21_cast = sext i3 %in_data_14_load_20"   --->   Operation 3381 'sext' 'in_data_14_load_21_cast' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 3382 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%conv_i1443_16 = add i13 %add_i3503_phi_cast, i13 %in_data_14_load_21_cast"   --->   Operation 3382 'add' 'conv_i1443_16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 3383 [1/1] (0.00ns)   --->   "%add_i1399_16_cast1140 = sext i5 %add_i1399_16" [cc/case_1.cc:133]   --->   Operation 3383 'sext' 'add_i1399_16_cast1140' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 3384 [1/1] (0.00ns)   --->   "%in_data_0_load_19_cast = sext i3 %in_data_0_load_19"   --->   Operation 3384 'sext' 'in_data_0_load_19_cast' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 3385 [1/1] (1.82ns)   --->   "%add_i1034_16 = add i7 %sext_ln991_1, i7 %in_data_0_load_19_cast" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:991]   --->   Operation 3385 'add' 'add_i1034_16' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 3386 [1/1] (0.00ns)   --->   "%conv2_i966_16 = sext i3 %in_data_14_load_20"   --->   Operation 3386 'sext' 'conv2_i966_16' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 3387 [1/1] (3.78ns)   --->   "%mul_i967_16 = mul i6 %empty_66, i6 %conv2_i966_16"   --->   Operation 3387 'mul' 'mul_i967_16' <Predicate = true> <Delay = 3.78> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 3388 [1/1] (0.00ns)   --->   "%add_i1399_17_cast1141 = sext i5 %add_i1399_17" [cc/case_1.cc:133]   --->   Operation 3388 'sext' 'add_i1399_17_cast1141' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 3389 [1/1] (0.00ns)   --->   "%conv_i1356_17 = sext i3 %in_data_0_load_20"   --->   Operation 3389 'sext' 'conv_i1356_17' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 3390 [1/1] (1.65ns)   --->   "%add_i1345_17 = add i4 %conv_i1356_17, i4 %conv_i5788_173307"   --->   Operation 3390 'add' 'add_i1345_17' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 3391 [1/1] (0.00ns)   --->   "%in_data_0_load_20_cast = sext i3 %in_data_0_load_20"   --->   Operation 3391 'sext' 'in_data_0_load_20_cast' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 3392 [1/1] (1.82ns)   --->   "%add_i1034_17 = add i7 %sext_ln991_1, i7 %in_data_0_load_20_cast" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:991]   --->   Operation 3392 'add' 'add_i1034_17' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 3393 [1/1] (0.00ns)   --->   "%conv2_i966_17 = sext i3 %in_data_14_load_21"   --->   Operation 3393 'sext' 'conv2_i966_17' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 3394 [1/1] (3.78ns)   --->   "%mul_i967_17 = mul i6 %empty_66, i6 %conv2_i966_17"   --->   Operation 3394 'mul' 'mul_i967_17' <Predicate = true> <Delay = 3.78> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 3395 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_14_load_22 = load i5 %in_data_14_addr_22"   --->   Operation 3395 'load' 'in_data_14_load_22' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_71 : Operation 3396 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_0_load_21 = load i5 %in_data_0_addr_21"   --->   Operation 3396 'load' 'in_data_0_load_21' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_71 : Operation 3397 [1/1] (0.00ns)   --->   "%conv_i1356_18 = sext i3 %in_data_0_load_21"   --->   Operation 3397 'sext' 'conv_i1356_18' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 3398 [1/1] (1.65ns)   --->   "%add_i1345_18 = add i4 %conv_i1356_18, i4 %conv_i5788_183326"   --->   Operation 3398 'add' 'add_i1345_18' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 3399 [1/1] (0.00ns)   --->   "%in_data_0_load_21_cast = sext i3 %in_data_0_load_21"   --->   Operation 3399 'sext' 'in_data_0_load_21_cast' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 3400 [1/1] (1.82ns)   --->   "%add_i1034_18 = add i7 %sext_ln991_1, i7 %in_data_0_load_21_cast" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:991]   --->   Operation 3400 'add' 'add_i1034_18' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 3401 [1/1] (0.00ns)   --->   "%conv2_i966_18 = sext i3 %in_data_14_load_22"   --->   Operation 3401 'sext' 'conv2_i966_18' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 3402 [1/1] (3.78ns)   --->   "%mul_i967_18 = mul i6 %empty_66, i6 %conv2_i966_18"   --->   Operation 3402 'mul' 'mul_i967_18' <Predicate = true> <Delay = 3.78> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 3403 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_14_load_23 = load i5 %in_data_14_addr_23"   --->   Operation 3403 'load' 'in_data_14_load_23' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_71 : Operation 3404 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_0_load_22 = load i5 %in_data_0_addr_22"   --->   Operation 3404 'load' 'in_data_0_load_22' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_71 : Operation 3405 [1/1] (0.00ns)   --->   "%conv_i1356_19 = sext i3 %in_data_0_load_22"   --->   Operation 3405 'sext' 'conv_i1356_19' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 3406 [1/1] (1.65ns)   --->   "%add_i1345_19 = add i4 %conv_i1356_19, i4 %conv_i5788_193345"   --->   Operation 3406 'add' 'add_i1345_19' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 3407 [1/1] (0.00ns)   --->   "%conv2_i966_19 = sext i3 %in_data_14_load_23"   --->   Operation 3407 'sext' 'conv2_i966_19' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 3408 [1/1] (3.78ns)   --->   "%mul_i967_19 = mul i6 %empty_66, i6 %conv2_i966_19"   --->   Operation 3408 'mul' 'mul_i967_19' <Predicate = true> <Delay = 3.78> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 3409 [1/1] (0.00ns)   --->   "%in_data_14_addr_24 = getelementptr i3 %in_data_14, i64 0, i64 20"   --->   Operation 3409 'getelementptr' 'in_data_14_addr_24' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 3410 [2/2] (2.32ns)   --->   "%in_data_14_load_24 = load i5 %in_data_14_addr_24"   --->   Operation 3410 'load' 'in_data_14_load_24' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_71 : Operation 3411 [1/1] (0.00ns)   --->   "%in_data_0_addr_23 = getelementptr i3 %in_data_0, i64 0, i64 20"   --->   Operation 3411 'getelementptr' 'in_data_0_addr_23' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 3412 [2/2] (2.32ns)   --->   "%in_data_0_load_23 = load i5 %in_data_0_addr_23"   --->   Operation 3412 'load' 'in_data_0_load_23' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_71 : Operation 3413 [1/1] (0.00ns)   --->   "%in_data_14_addr_25 = getelementptr i3 %in_data_14, i64 0, i64 21"   --->   Operation 3413 'getelementptr' 'in_data_14_addr_25' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 3414 [2/2] (2.32ns)   --->   "%in_data_14_load_25 = load i5 %in_data_14_addr_25"   --->   Operation 3414 'load' 'in_data_14_load_25' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_71 : Operation 3415 [1/1] (0.00ns)   --->   "%in_data_0_addr_24 = getelementptr i3 %in_data_0, i64 0, i64 21"   --->   Operation 3415 'getelementptr' 'in_data_0_addr_24' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 3416 [2/2] (2.32ns)   --->   "%in_data_0_load_24 = load i5 %in_data_0_addr_24"   --->   Operation 3416 'load' 'in_data_0_load_24' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_71 : Operation 3417 [1/1] (0.00ns)   --->   "%sext_ln285_91 = sext i6 %mul_i967_13" [cc/case_1.cc:285]   --->   Operation 3417 'sext' 'sext_ln285_91' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 3418 [1/1] (0.00ns)   --->   "%sext_ln285_96 = sext i6 %mul_i967_14" [cc/case_1.cc:285]   --->   Operation 3418 'sext' 'sext_ln285_96' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 3419 [1/1] (0.00ns)   --->   "%sext_ln285_101 = sext i6 %mul_i967_15" [cc/case_1.cc:285]   --->   Operation 3419 'sext' 'sext_ln285_101' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 3420 [1/1] (0.00ns)   --->   "%sext_ln285_106 = sext i6 %mul_i967_16" [cc/case_1.cc:285]   --->   Operation 3420 'sext' 'sext_ln285_106' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 3421 [1/1] (0.00ns)   --->   "%sext_ln285_109 = sext i7 %add_i1034_16" [cc/case_1.cc:285]   --->   Operation 3421 'sext' 'sext_ln285_109' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 3422 [1/1] (0.00ns)   --->   "%sext_ln285_111 = sext i6 %mul_i967_17" [cc/case_1.cc:285]   --->   Operation 3422 'sext' 'sext_ln285_111' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 3423 [1/1] (0.00ns)   --->   "%sext_ln285_113 = sext i4 %add_i1345_17" [cc/case_1.cc:285]   --->   Operation 3423 'sext' 'sext_ln285_113' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 3424 [1/1] (0.00ns)   --->   "%sext_ln285_114 = sext i7 %add_i1034_17" [cc/case_1.cc:285]   --->   Operation 3424 'sext' 'sext_ln285_114' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 3425 [1/1] (0.00ns)   --->   "%sext_ln285_116 = sext i6 %mul_i967_18" [cc/case_1.cc:285]   --->   Operation 3425 'sext' 'sext_ln285_116' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 3426 [1/1] (0.00ns)   --->   "%sext_ln285_118 = sext i4 %add_i1345_18" [cc/case_1.cc:285]   --->   Operation 3426 'sext' 'sext_ln285_118' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 3427 [1/1] (0.00ns)   --->   "%sext_ln285_119 = sext i7 %add_i1034_18" [cc/case_1.cc:285]   --->   Operation 3427 'sext' 'sext_ln285_119' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 3428 [1/1] (0.00ns)   --->   "%sext_ln285_121 = sext i6 %mul_i967_19" [cc/case_1.cc:285]   --->   Operation 3428 'sext' 'sext_ln285_121' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 3429 [1/1] (0.00ns)   --->   "%sext_ln285_123 = sext i4 %add_i1345_19" [cc/case_1.cc:285]   --->   Operation 3429 'sext' 'sext_ln285_123' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 3430 [1/1] (0.00ns)   --->   "%sext_ln285_206 = sext i13 %add_ln285_60" [cc/case_1.cc:285]   --->   Operation 3430 'sext' 'sext_ln285_206' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 3431 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln285_61 = add i13 %conv_i1443_15, i13 %add_i1399_16_cast1140" [cc/case_1.cc:285]   --->   Operation 3431 'add' 'add_ln285_61' <Predicate = true> <Delay = 3.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 3432 [1/1] (0.00ns)   --->   "%sext_ln285_207 = sext i13 %add_ln285_61" [cc/case_1.cc:285]   --->   Operation 3432 'sext' 'sext_ln285_207' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 3433 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln285_62 = add i13 %conv_i1443_16, i13 %add_i1399_17_cast1141" [cc/case_1.cc:285]   --->   Operation 3433 'add' 'add_ln285_62' <Predicate = true> <Delay = 3.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 3434 [1/1] (0.00ns)   --->   "%sext_ln285_208 = sext i13 %add_ln285_62" [cc/case_1.cc:285]   --->   Operation 3434 'sext' 'sext_ln285_208' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 3435 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln285_63 = add i14 %sext_ln285_208, i14 %sext_ln285_207" [cc/case_1.cc:285]   --->   Operation 3435 'add' 'add_ln285_63' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 3436 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%add_ln285_64 = add i14 %add_ln285_63, i14 %sext_ln285_206" [cc/case_1.cc:285]   --->   Operation 3436 'add' 'add_ln285_64' <Predicate = true> <Delay = 3.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 3437 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln285_115 = add i8 %sext_ln285_114, i8 %sext_ln285_119" [cc/case_1.cc:285]   --->   Operation 3437 'add' 'add_ln285_115' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 3438 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln285_116 = add i8 %add_ln285_115, i8 %sext_ln285_109" [cc/case_1.cc:285]   --->   Operation 3438 'add' 'add_ln285_116' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 3439 [1/1] (1.82ns)   --->   "%add_ln285_207 = add i7 %sext_ln285_96, i7 %sext_ln285_101" [cc/case_1.cc:285]   --->   Operation 3439 'add' 'add_ln285_207' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 3440 [1/1] (0.00ns)   --->   "%sext_ln285_332 = sext i7 %add_ln285_207" [cc/case_1.cc:285]   --->   Operation 3440 'sext' 'sext_ln285_332' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 3441 [1/1] (1.87ns)   --->   "%add_ln285_208 = add i8 %sext_ln285_332, i8 %sext_ln285_91" [cc/case_1.cc:285]   --->   Operation 3441 'add' 'add_ln285_208' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 3442 [1/1] (1.82ns)   --->   "%add_ln285_209 = add i7 %sext_ln285_106, i7 %sext_ln285_111" [cc/case_1.cc:285]   --->   Operation 3442 'add' 'add_ln285_209' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 3443 [1/1] (1.82ns)   --->   "%add_ln285_210 = add i7 %sext_ln285_116, i7 %sext_ln285_121" [cc/case_1.cc:285]   --->   Operation 3443 'add' 'add_ln285_210' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 3444 [1/1] (0.00ns)   --->   "%sext_ln285_358 = sext i7 %add_ln285_234" [cc/case_1.cc:285]   --->   Operation 3444 'sext' 'sext_ln285_358' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 3445 [1/1] (0.00ns)   --->   "%sext_ln285_360 = sext i6 %add_ln285_236" [cc/case_1.cc:285]   --->   Operation 3445 'sext' 'sext_ln285_360' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 3446 [1/1] (0.00ns)   --->   "%sext_ln285_363 = sext i6 %add_ln285_239" [cc/case_1.cc:285]   --->   Operation 3446 'sext' 'sext_ln285_363' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 3447 [1/1] (1.82ns)   --->   "%add_ln285_240 = add i7 %sext_ln285_363, i7 %sext_ln285_360" [cc/case_1.cc:285]   --->   Operation 3447 'add' 'add_ln285_240' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 3448 [1/1] (0.00ns)   --->   "%sext_ln285_364 = sext i7 %add_ln285_240" [cc/case_1.cc:285]   --->   Operation 3448 'sext' 'sext_ln285_364' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 3449 [1/1] (1.87ns)   --->   "%add_ln285_241 = add i8 %sext_ln285_364, i8 %sext_ln285_358" [cc/case_1.cc:285]   --->   Operation 3449 'add' 'add_ln285_241' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 3450 [1/1] (1.73ns)   --->   "%add_ln285_242 = add i5 %sext_ln285_118, i5 %sext_ln285_123" [cc/case_1.cc:285]   --->   Operation 3450 'add' 'add_ln285_242' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 3451 [1/1] (0.00ns)   --->   "%sext_ln285_366 = sext i5 %add_ln285_242" [cc/case_1.cc:285]   --->   Operation 3451 'sext' 'sext_ln285_366' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 3452 [1/1] (1.78ns)   --->   "%add_ln285_244 = add i6 %sext_ln285_366, i6 %sext_ln285_113" [cc/case_1.cc:285]   --->   Operation 3452 'add' 'add_ln285_244' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 49> <Delay = 7.81>
ST_72 : Operation 3453 [1/1] (0.00ns)   --->   "%in_data_14_load_22_cast = sext i3 %in_data_14_load_21"   --->   Operation 3453 'sext' 'in_data_14_load_22_cast' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 3454 [1/1] (1.54ns)   --->   "%conv_i1443_17 = add i13 %add_i3503_phi_cast, i13 %in_data_14_load_22_cast"   --->   Operation 3454 'add' 'conv_i1443_17' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 3455 [1/1] (0.00ns)   --->   "%conv_i1443_17_cast1147 = sext i13 %conv_i1443_17"   --->   Operation 3455 'sext' 'conv_i1443_17_cast1147' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 3456 [1/1] (0.00ns)   --->   "%in_data_14_load_23_cast = sext i3 %in_data_14_load_22"   --->   Operation 3456 'sext' 'in_data_14_load_23_cast' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 3457 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%conv_i1443_18 = add i13 %add_i3503_phi_cast, i13 %in_data_14_load_23_cast"   --->   Operation 3457 'add' 'conv_i1443_18' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 3458 [1/1] (0.00ns)   --->   "%in_data_8_load_18_cast804 = sext i3 %in_data_8_load_18"   --->   Operation 3458 'sext' 'in_data_8_load_18_cast804' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 3459 [1/1] (1.73ns)   --->   "%add_i1399_18 = add i5 %trunc_ln133_cast, i5 %in_data_8_load_18_cast804" [cc/case_1.cc:133]   --->   Operation 3459 'add' 'add_i1399_18' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 3460 [1/1] (0.00ns)   --->   "%add_i1399_18_cast1145 = sext i5 %add_i1399_18" [cc/case_1.cc:133]   --->   Operation 3460 'sext' 'add_i1399_18_cast1145' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 3461 [1/1] (0.00ns)   --->   "%in_data_14_load_24_cast = sext i3 %in_data_14_load_23"   --->   Operation 3461 'sext' 'in_data_14_load_24_cast' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 3462 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%conv_i1443_19 = add i13 %add_i3503_phi_cast, i13 %in_data_14_load_24_cast"   --->   Operation 3462 'add' 'conv_i1443_19' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 3463 [1/1] (0.00ns)   --->   "%in_data_8_load_19_cast805 = sext i3 %in_data_8_load_19"   --->   Operation 3463 'sext' 'in_data_8_load_19_cast805' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 3464 [1/1] (1.73ns)   --->   "%add_i1399_19 = add i5 %trunc_ln133_cast, i5 %in_data_8_load_19_cast805" [cc/case_1.cc:133]   --->   Operation 3464 'add' 'add_i1399_19' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 3465 [1/1] (0.00ns)   --->   "%add_i1399_19_cast1148 = sext i5 %add_i1399_19" [cc/case_1.cc:133]   --->   Operation 3465 'sext' 'add_i1399_19_cast1148' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 3466 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_14_load_24 = load i5 %in_data_14_addr_24"   --->   Operation 3466 'load' 'in_data_14_load_24' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_72 : Operation 3467 [1/1] (0.00ns)   --->   "%in_data_14_load_25_cast = sext i3 %in_data_14_load_24"   --->   Operation 3467 'sext' 'in_data_14_load_25_cast' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 3468 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%conv_i1443_20 = add i13 %add_i3503_phi_cast, i13 %in_data_14_load_25_cast"   --->   Operation 3468 'add' 'conv_i1443_20' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 3469 [1/1] (0.00ns)   --->   "%in_data_8_load_20_cast806 = sext i3 %in_data_8_load_20"   --->   Operation 3469 'sext' 'in_data_8_load_20_cast806' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 3470 [1/1] (1.73ns)   --->   "%add_i1399_20 = add i5 %trunc_ln133_cast, i5 %in_data_8_load_20_cast806" [cc/case_1.cc:133]   --->   Operation 3470 'add' 'add_i1399_20' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 3471 [1/1] (0.00ns)   --->   "%add_i1399_20_cast1149 = sext i5 %add_i1399_20" [cc/case_1.cc:133]   --->   Operation 3471 'sext' 'add_i1399_20_cast1149' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 3472 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_0_load_23 = load i5 %in_data_0_addr_23"   --->   Operation 3472 'load' 'in_data_0_load_23' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_72 : Operation 3473 [1/1] (0.00ns)   --->   "%conv_i1356_20 = sext i3 %in_data_0_load_23"   --->   Operation 3473 'sext' 'conv_i1356_20' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 3474 [1/1] (1.65ns)   --->   "%add_i1345_20 = add i4 %conv_i1356_20, i4 %conv_i5788_203364"   --->   Operation 3474 'add' 'add_i1345_20' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 3475 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_14_load_25 = load i5 %in_data_14_addr_25"   --->   Operation 3475 'load' 'in_data_14_load_25' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_72 : Operation 3476 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_0_load_24 = load i5 %in_data_0_addr_24"   --->   Operation 3476 'load' 'in_data_0_load_24' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_72 : Operation 3477 [1/1] (0.00ns)   --->   "%conv_i1356_21 = sext i3 %in_data_0_load_24"   --->   Operation 3477 'sext' 'conv_i1356_21' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 3478 [1/1] (1.65ns)   --->   "%add_i1345_21 = add i4 %conv_i1356_21, i4 %conv_i5788_213383"   --->   Operation 3478 'add' 'add_i1345_21' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 3479 [1/1] (0.00ns)   --->   "%in_data_14_addr_26 = getelementptr i3 %in_data_14, i64 0, i64 22"   --->   Operation 3479 'getelementptr' 'in_data_14_addr_26' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 3480 [2/2] (2.32ns)   --->   "%in_data_14_load_26 = load i5 %in_data_14_addr_26"   --->   Operation 3480 'load' 'in_data_14_load_26' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_72 : Operation 3481 [1/1] (0.00ns)   --->   "%in_data_0_addr_25 = getelementptr i3 %in_data_0, i64 0, i64 22"   --->   Operation 3481 'getelementptr' 'in_data_0_addr_25' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 3482 [2/2] (2.32ns)   --->   "%in_data_0_load_25 = load i5 %in_data_0_addr_25"   --->   Operation 3482 'load' 'in_data_0_load_25' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_72 : Operation 3483 [1/1] (0.00ns)   --->   "%in_data_14_addr_27 = getelementptr i3 %in_data_14, i64 0, i64 23"   --->   Operation 3483 'getelementptr' 'in_data_14_addr_27' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 3484 [2/2] (2.32ns)   --->   "%in_data_14_load_27 = load i5 %in_data_14_addr_27"   --->   Operation 3484 'load' 'in_data_14_load_27' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_72 : Operation 3485 [1/1] (0.00ns)   --->   "%in_data_0_addr_26 = getelementptr i3 %in_data_0, i64 0, i64 23"   --->   Operation 3485 'getelementptr' 'in_data_0_addr_26' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 3486 [2/2] (2.32ns)   --->   "%in_data_0_load_26 = load i5 %in_data_0_addr_26"   --->   Operation 3486 'load' 'in_data_0_load_26' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_72 : Operation 3487 [1/1] (0.00ns)   --->   "%sext_ln285_128 = sext i4 %add_i1345_20" [cc/case_1.cc:285]   --->   Operation 3487 'sext' 'sext_ln285_128' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 3488 [1/1] (0.00ns)   --->   "%sext_ln285_133 = sext i4 %add_i1345_21" [cc/case_1.cc:285]   --->   Operation 3488 'sext' 'sext_ln285_133' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 3489 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln285_65 = add i13 %add_i1399_18_cast1145, i13 %conv_i1443_18" [cc/case_1.cc:285]   --->   Operation 3489 'add' 'add_ln285_65' <Predicate = true> <Delay = 3.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 3490 [1/1] (0.00ns)   --->   "%sext_ln285_210 = sext i13 %add_ln285_65" [cc/case_1.cc:285]   --->   Operation 3490 'sext' 'sext_ln285_210' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 3491 [1/1] (1.67ns)   --->   "%add_ln285_66 = add i14 %sext_ln285_210, i14 %conv_i1443_17_cast1147" [cc/case_1.cc:285]   --->   Operation 3491 'add' 'add_ln285_66' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 3492 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln285_67 = add i13 %add_i1399_19_cast1148, i13 %conv_i1443_19" [cc/case_1.cc:285]   --->   Operation 3492 'add' 'add_ln285_67' <Predicate = true> <Delay = 3.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 3493 [1/1] (0.00ns)   --->   "%sext_ln285_212 = sext i13 %add_ln285_67" [cc/case_1.cc:285]   --->   Operation 3493 'sext' 'sext_ln285_212' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 3494 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln285_68 = add i13 %add_i1399_20_cast1149, i13 %conv_i1443_20" [cc/case_1.cc:285]   --->   Operation 3494 'add' 'add_ln285_68' <Predicate = true> <Delay = 3.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 3495 [1/1] (0.00ns)   --->   "%sext_ln285_213 = sext i13 %add_ln285_68" [cc/case_1.cc:285]   --->   Operation 3495 'sext' 'sext_ln285_213' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 3496 [1/1] (1.67ns)   --->   "%add_ln285_69 = add i14 %sext_ln285_213, i14 %sext_ln285_212" [cc/case_1.cc:285]   --->   Operation 3496 'add' 'add_ln285_69' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 3497 [1/1] (0.00ns)   --->   "%sext_ln285_331 = sext i9 %add_ln285_206" [cc/case_1.cc:285]   --->   Operation 3497 'sext' 'sext_ln285_331' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 3498 [1/1] (0.00ns)   --->   "%sext_ln285_333 = sext i8 %add_ln285_208" [cc/case_1.cc:285]   --->   Operation 3498 'sext' 'sext_ln285_333' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 3499 [1/1] (0.00ns)   --->   "%sext_ln285_334 = sext i7 %add_ln285_209" [cc/case_1.cc:285]   --->   Operation 3499 'sext' 'sext_ln285_334' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 3500 [1/1] (0.00ns)   --->   "%sext_ln285_335 = sext i7 %add_ln285_210" [cc/case_1.cc:285]   --->   Operation 3500 'sext' 'sext_ln285_335' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 3501 [1/1] (1.87ns)   --->   "%add_ln285_211 = add i8 %sext_ln285_335, i8 %sext_ln285_334" [cc/case_1.cc:285]   --->   Operation 3501 'add' 'add_ln285_211' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 3502 [1/1] (0.00ns)   --->   "%sext_ln285_336 = sext i8 %add_ln285_211" [cc/case_1.cc:285]   --->   Operation 3502 'sext' 'sext_ln285_336' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 3503 [1/1] (1.91ns)   --->   "%add_ln285_212 = add i9 %sext_ln285_336, i9 %sext_ln285_333" [cc/case_1.cc:285]   --->   Operation 3503 'add' 'add_ln285_212' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 3504 [1/1] (0.00ns)   --->   "%sext_ln285_337 = sext i9 %add_ln285_212" [cc/case_1.cc:285]   --->   Operation 3504 'sext' 'sext_ln285_337' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 3505 [1/1] (1.82ns)   --->   "%add_ln285_213 = add i10 %sext_ln285_337, i10 %sext_ln285_331" [cc/case_1.cc:285]   --->   Operation 3505 'add' 'add_ln285_213' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 3506 [1/1] (1.73ns)   --->   "%add_ln285_245 = add i5 %sext_ln285_128, i5 %sext_ln285_133" [cc/case_1.cc:285]   --->   Operation 3506 'add' 'add_ln285_245' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 50> <Delay = 7.48>
ST_73 : Operation 3507 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_14_load_26 = load i5 %in_data_14_addr_26"   --->   Operation 3507 'load' 'in_data_14_load_26' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_73 : Operation 3508 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_0_load_25 = load i5 %in_data_0_addr_25"   --->   Operation 3508 'load' 'in_data_0_load_25' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_73 : Operation 3509 [1/1] (0.00ns)   --->   "%conv_i1356_22 = sext i3 %in_data_0_load_25"   --->   Operation 3509 'sext' 'conv_i1356_22' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 3510 [1/1] (1.65ns)   --->   "%add_i1345_22 = add i4 %conv_i1356_22, i4 %conv_i5788_223402"   --->   Operation 3510 'add' 'add_i1345_22' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 3511 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_14_load_27 = load i5 %in_data_14_addr_27"   --->   Operation 3511 'load' 'in_data_14_load_27' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_73 : Operation 3512 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_0_load_26 = load i5 %in_data_0_addr_26"   --->   Operation 3512 'load' 'in_data_0_load_26' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_73 : Operation 3513 [1/1] (0.00ns)   --->   "%conv_i1356_23 = sext i3 %in_data_0_load_26"   --->   Operation 3513 'sext' 'conv_i1356_23' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 3514 [1/1] (1.65ns)   --->   "%add_i1345_23 = add i4 %conv_i1356_23, i4 %conv_i5788_233421"   --->   Operation 3514 'add' 'add_i1345_23' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 3515 [1/1] (0.00ns)   --->   "%in_data_14_addr_28 = getelementptr i3 %in_data_14, i64 0, i64 24"   --->   Operation 3515 'getelementptr' 'in_data_14_addr_28' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 3516 [2/2] (2.32ns)   --->   "%in_data_14_load_28 = load i5 %in_data_14_addr_28"   --->   Operation 3516 'load' 'in_data_14_load_28' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_73 : Operation 3517 [1/1] (0.00ns)   --->   "%in_data_0_addr_27 = getelementptr i3 %in_data_0, i64 0, i64 24"   --->   Operation 3517 'getelementptr' 'in_data_0_addr_27' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 3518 [2/2] (2.32ns)   --->   "%in_data_0_load_27 = load i5 %in_data_0_addr_27"   --->   Operation 3518 'load' 'in_data_0_load_27' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_73 : Operation 3519 [1/1] (0.00ns)   --->   "%in_data_14_addr_29 = getelementptr i3 %in_data_14, i64 0, i64 25"   --->   Operation 3519 'getelementptr' 'in_data_14_addr_29' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 3520 [2/2] (2.32ns)   --->   "%in_data_14_load_29 = load i5 %in_data_14_addr_29"   --->   Operation 3520 'load' 'in_data_14_load_29' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_73 : Operation 3521 [1/1] (0.00ns)   --->   "%in_data_0_addr_28 = getelementptr i3 %in_data_0, i64 0, i64 25"   --->   Operation 3521 'getelementptr' 'in_data_0_addr_28' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 3522 [2/2] (2.32ns)   --->   "%in_data_0_load_28 = load i5 %in_data_0_addr_28"   --->   Operation 3522 'load' 'in_data_0_load_28' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_73 : Operation 3523 [1/1] (0.00ns)   --->   "%sext_ln285_138 = sext i4 %add_i1345_22" [cc/case_1.cc:285]   --->   Operation 3523 'sext' 'sext_ln285_138' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 3524 [1/1] (0.00ns)   --->   "%sext_ln285_143 = sext i4 %add_i1345_23" [cc/case_1.cc:285]   --->   Operation 3524 'sext' 'sext_ln285_143' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 3525 [1/1] (0.00ns)   --->   "%sext_ln285_209 = sext i14 %add_ln285_64" [cc/case_1.cc:285]   --->   Operation 3525 'sext' 'sext_ln285_209' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 3526 [1/1] (0.00ns)   --->   "%sext_ln285_211 = sext i14 %add_ln285_66" [cc/case_1.cc:285]   --->   Operation 3526 'sext' 'sext_ln285_211' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 3527 [1/1] (0.00ns)   --->   "%sext_ln285_214 = sext i14 %add_ln285_69" [cc/case_1.cc:285]   --->   Operation 3527 'sext' 'sext_ln285_214' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 3528 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln285_70 = add i15 %sext_ln285_214, i15 %sext_ln285_211" [cc/case_1.cc:285]   --->   Operation 3528 'add' 'add_ln285_70' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 3529 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln285_71 = add i15 %add_ln285_70, i15 %sext_ln285_209" [cc/case_1.cc:285]   --->   Operation 3529 'add' 'add_ln285_71' <Predicate = true> <Delay = 3.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_73 : Operation 3530 [1/1] (0.00ns)   --->   "%sext_ln285_368 = sext i5 %add_ln285_245" [cc/case_1.cc:285]   --->   Operation 3530 'sext' 'sext_ln285_368' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 3531 [1/1] (1.73ns)   --->   "%add_ln285_247 = add i5 %sext_ln285_138, i5 %sext_ln285_143" [cc/case_1.cc:285]   --->   Operation 3531 'add' 'add_ln285_247' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 3532 [1/1] (0.00ns)   --->   "%sext_ln285_369 = sext i5 %add_ln285_247" [cc/case_1.cc:285]   --->   Operation 3532 'sext' 'sext_ln285_369' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 3533 [1/1] (1.78ns)   --->   "%add_ln285_248 = add i6 %sext_ln285_369, i6 %sext_ln285_368" [cc/case_1.cc:285]   --->   Operation 3533 'add' 'add_ln285_248' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 51> <Delay = 7.81>
ST_74 : Operation 3534 [1/1] (0.00ns)   --->   "%in_data_0_load_22_cast = sext i3 %in_data_0_load_22"   --->   Operation 3534 'sext' 'in_data_0_load_22_cast' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 3535 [1/1] (1.82ns)   --->   "%add_i1034_19 = add i7 %sext_ln991_1, i7 %in_data_0_load_22_cast" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:991]   --->   Operation 3535 'add' 'add_i1034_19' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 3536 [1/1] (0.00ns)   --->   "%in_data_0_load_23_cast = sext i3 %in_data_0_load_23"   --->   Operation 3536 'sext' 'in_data_0_load_23_cast' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 3537 [1/1] (1.82ns)   --->   "%add_i1034_20 = add i7 %sext_ln991_1, i7 %in_data_0_load_23_cast" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:991]   --->   Operation 3537 'add' 'add_i1034_20' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 3538 [1/1] (0.00ns)   --->   "%in_data_14_load_26_cast = sext i3 %in_data_14_load_25"   --->   Operation 3538 'sext' 'in_data_14_load_26_cast' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 3539 [1/1] (1.54ns)   --->   "%conv_i1443_21 = add i13 %add_i3503_phi_cast, i13 %in_data_14_load_26_cast"   --->   Operation 3539 'add' 'conv_i1443_21' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 3540 [1/1] (0.00ns)   --->   "%in_data_8_load_21_cast807 = sext i3 %in_data_8_load_21"   --->   Operation 3540 'sext' 'in_data_8_load_21_cast807' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 3541 [1/1] (1.73ns)   --->   "%add_i1399_21 = add i5 %trunc_ln133_cast, i5 %in_data_8_load_21_cast807" [cc/case_1.cc:133]   --->   Operation 3541 'add' 'add_i1399_21' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 3542 [1/1] (0.00ns)   --->   "%add_i1399_21_cast1156 = sext i5 %add_i1399_21" [cc/case_1.cc:133]   --->   Operation 3542 'sext' 'add_i1399_21_cast1156' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 3543 [1/1] (0.00ns)   --->   "%in_data_0_load_24_cast = sext i3 %in_data_0_load_24"   --->   Operation 3543 'sext' 'in_data_0_load_24_cast' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 3544 [1/1] (1.82ns)   --->   "%add_i1034_21 = add i7 %sext_ln991_1, i7 %in_data_0_load_24_cast" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:991]   --->   Operation 3544 'add' 'add_i1034_21' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 3545 [1/1] (0.00ns)   --->   "%in_data_8_load_22_cast808 = sext i3 %in_data_8_load_22"   --->   Operation 3545 'sext' 'in_data_8_load_22_cast808' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 3546 [1/1] (1.73ns)   --->   "%add_i1399_22 = add i5 %trunc_ln133_cast, i5 %in_data_8_load_22_cast808" [cc/case_1.cc:133]   --->   Operation 3546 'add' 'add_i1399_22' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 3547 [1/1] (0.00ns)   --->   "%add_i1399_22_cast1155 = sext i5 %add_i1399_22" [cc/case_1.cc:133]   --->   Operation 3547 'sext' 'add_i1399_22_cast1155' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 3548 [1/1] (0.00ns)   --->   "%in_data_0_load_25_cast = sext i3 %in_data_0_load_25"   --->   Operation 3548 'sext' 'in_data_0_load_25_cast' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 3549 [1/1] (1.82ns)   --->   "%add_i1034_22 = add i7 %sext_ln991_1, i7 %in_data_0_load_25_cast" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:991]   --->   Operation 3549 'add' 'add_i1034_22' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 3550 [1/1] (0.00ns)   --->   "%in_data_8_load_23_cast809 = sext i3 %in_data_8_load_23"   --->   Operation 3550 'sext' 'in_data_8_load_23_cast809' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 3551 [1/1] (1.73ns)   --->   "%add_i1399_23 = add i5 %trunc_ln133_cast, i5 %in_data_8_load_23_cast809" [cc/case_1.cc:133]   --->   Operation 3551 'add' 'add_i1399_23' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 3552 [1/1] (0.00ns)   --->   "%in_data_0_load_26_cast = sext i3 %in_data_0_load_26"   --->   Operation 3552 'sext' 'in_data_0_load_26_cast' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 3553 [1/1] (1.82ns)   --->   "%add_i1034_23 = add i7 %sext_ln991_1, i7 %in_data_0_load_26_cast" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:991]   --->   Operation 3553 'add' 'add_i1034_23' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 3554 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_14_load_28 = load i5 %in_data_14_addr_28"   --->   Operation 3554 'load' 'in_data_14_load_28' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_74 : Operation 3555 [1/1] (0.00ns)   --->   "%in_data_8_load_24_cast810 = sext i3 %in_data_8_load_24"   --->   Operation 3555 'sext' 'in_data_8_load_24_cast810' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 3556 [1/1] (1.73ns)   --->   "%add_i1399_24 = add i5 %trunc_ln133_cast, i5 %in_data_8_load_24_cast810" [cc/case_1.cc:133]   --->   Operation 3556 'add' 'add_i1399_24' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 3557 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_0_load_27 = load i5 %in_data_0_addr_27"   --->   Operation 3557 'load' 'in_data_0_load_27' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_74 : Operation 3558 [1/1] (0.00ns)   --->   "%conv_i1356_24 = sext i3 %in_data_0_load_27"   --->   Operation 3558 'sext' 'conv_i1356_24' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 3559 [1/1] (1.65ns)   --->   "%add_i1345_24 = add i4 %conv_i1356_24, i4 %conv_i5788_243440"   --->   Operation 3559 'add' 'add_i1345_24' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 3560 [1/1] (0.00ns)   --->   "%in_data_0_load_27_cast = sext i3 %in_data_0_load_27"   --->   Operation 3560 'sext' 'in_data_0_load_27_cast' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 3561 [1/1] (1.82ns)   --->   "%add_i1034_24 = add i7 %sext_ln991_1, i7 %in_data_0_load_27_cast" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:991]   --->   Operation 3561 'add' 'add_i1034_24' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 3562 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_14_load_29 = load i5 %in_data_14_addr_29"   --->   Operation 3562 'load' 'in_data_14_load_29' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_74 : Operation 3563 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_0_load_28 = load i5 %in_data_0_addr_28"   --->   Operation 3563 'load' 'in_data_0_load_28' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_74 : Operation 3564 [1/1] (0.00ns)   --->   "%conv_i1356_25 = sext i3 %in_data_0_load_28"   --->   Operation 3564 'sext' 'conv_i1356_25' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 3565 [1/1] (1.65ns)   --->   "%add_i1345_25 = add i4 %conv_i1356_25, i4 %conv_i5788_253459"   --->   Operation 3565 'add' 'add_i1345_25' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 3566 [1/1] (0.00ns)   --->   "%in_data_0_load_28_cast = sext i3 %in_data_0_load_28"   --->   Operation 3566 'sext' 'in_data_0_load_28_cast' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 3567 [1/1] (1.82ns)   --->   "%add_i1034_25 = add i7 %sext_ln991_1, i7 %in_data_0_load_28_cast" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:991]   --->   Operation 3567 'add' 'add_i1034_25' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 3568 [1/1] (0.00ns)   --->   "%in_data_14_addr_30 = getelementptr i3 %in_data_14, i64 0, i64 26"   --->   Operation 3568 'getelementptr' 'in_data_14_addr_30' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 3569 [2/2] (2.32ns)   --->   "%in_data_14_load_30 = load i5 %in_data_14_addr_30"   --->   Operation 3569 'load' 'in_data_14_load_30' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_74 : Operation 3570 [1/1] (0.00ns)   --->   "%in_data_0_addr_29 = getelementptr i3 %in_data_0, i64 0, i64 26"   --->   Operation 3570 'getelementptr' 'in_data_0_addr_29' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 3571 [2/2] (2.32ns)   --->   "%in_data_0_load_29 = load i5 %in_data_0_addr_29"   --->   Operation 3571 'load' 'in_data_0_load_29' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_74 : Operation 3572 [1/1] (0.00ns)   --->   "%in_data_14_addr_31 = getelementptr i3 %in_data_14, i64 0, i64 27"   --->   Operation 3572 'getelementptr' 'in_data_14_addr_31' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 3573 [2/2] (2.32ns)   --->   "%in_data_14_load_31 = load i5 %in_data_14_addr_31"   --->   Operation 3573 'load' 'in_data_14_load_31' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_74 : Operation 3574 [1/1] (0.00ns)   --->   "%in_data_0_addr_30 = getelementptr i3 %in_data_0, i64 0, i64 27"   --->   Operation 3574 'getelementptr' 'in_data_0_addr_30' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 3575 [2/2] (2.32ns)   --->   "%in_data_0_load_30 = load i5 %in_data_0_addr_30"   --->   Operation 3575 'load' 'in_data_0_load_30' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_74 : Operation 3576 [1/1] (0.00ns)   --->   "%sext_ln285_124 = sext i7 %add_i1034_19" [cc/case_1.cc:285]   --->   Operation 3576 'sext' 'sext_ln285_124' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 3577 [1/1] (0.00ns)   --->   "%sext_ln285_129 = sext i7 %add_i1034_20" [cc/case_1.cc:285]   --->   Operation 3577 'sext' 'sext_ln285_129' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 3578 [1/1] (0.00ns)   --->   "%sext_ln285_134 = sext i7 %add_i1034_21" [cc/case_1.cc:285]   --->   Operation 3578 'sext' 'sext_ln285_134' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 3579 [1/1] (0.00ns)   --->   "%sext_ln285_139 = sext i7 %add_i1034_22" [cc/case_1.cc:285]   --->   Operation 3579 'sext' 'sext_ln285_139' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 3580 [1/1] (0.00ns)   --->   "%sext_ln285_144 = sext i7 %add_i1034_23" [cc/case_1.cc:285]   --->   Operation 3580 'sext' 'sext_ln285_144' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 3581 [1/1] (0.00ns)   --->   "%sext_ln285_148 = sext i4 %add_i1345_24" [cc/case_1.cc:285]   --->   Operation 3581 'sext' 'sext_ln285_148' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 3582 [1/1] (0.00ns)   --->   "%sext_ln285_149 = sext i7 %add_i1034_24" [cc/case_1.cc:285]   --->   Operation 3582 'sext' 'sext_ln285_149' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 3583 [1/1] (0.00ns)   --->   "%sext_ln285_153 = sext i4 %add_i1345_25" [cc/case_1.cc:285]   --->   Operation 3583 'sext' 'sext_ln285_153' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 3584 [1/1] (0.00ns)   --->   "%sext_ln285_154 = sext i7 %add_i1034_25" [cc/case_1.cc:285]   --->   Operation 3584 'sext' 'sext_ln285_154' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 3585 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln285_72 = add i13 %conv_i1443_21, i13 %add_i1399_22_cast1155" [cc/case_1.cc:285]   --->   Operation 3585 'add' 'add_ln285_72' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 3586 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln285_73 = add i13 %add_ln285_72, i13 %add_i1399_21_cast1156" [cc/case_1.cc:285]   --->   Operation 3586 'add' 'add_ln285_73' <Predicate = true> <Delay = 3.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 3587 [1/1] (0.00ns)   --->   "%sext_ln285_247 = sext i8 %add_ln285_116" [cc/case_1.cc:285]   --->   Operation 3587 'sext' 'sext_ln285_247' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 3588 [1/1] (1.87ns)   --->   "%add_ln285_117 = add i8 %sext_ln285_124, i8 %sext_ln285_129" [cc/case_1.cc:285]   --->   Operation 3588 'add' 'add_ln285_117' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 3589 [1/1] (0.00ns)   --->   "%sext_ln285_248 = sext i8 %add_ln285_117" [cc/case_1.cc:285]   --->   Operation 3589 'sext' 'sext_ln285_248' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 3590 [1/1] (1.87ns)   --->   "%add_ln285_118 = add i8 %sext_ln285_134, i8 %sext_ln285_139" [cc/case_1.cc:285]   --->   Operation 3590 'add' 'add_ln285_118' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 3591 [1/1] (0.00ns)   --->   "%sext_ln285_249 = sext i8 %add_ln285_118" [cc/case_1.cc:285]   --->   Operation 3591 'sext' 'sext_ln285_249' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 3592 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln285_119 = add i9 %sext_ln285_249, i9 %sext_ln285_248" [cc/case_1.cc:285]   --->   Operation 3592 'add' 'add_ln285_119' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 3593 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln285_120 = add i9 %add_ln285_119, i9 %sext_ln285_247" [cc/case_1.cc:285]   --->   Operation 3593 'add' 'add_ln285_120' <Predicate = true> <Delay = 3.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 3594 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln285_121 = add i8 %sext_ln285_149, i8 %sext_ln285_154" [cc/case_1.cc:285]   --->   Operation 3594 'add' 'add_ln285_121' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 3595 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln285_122 = add i8 %add_ln285_121, i8 %sext_ln285_144" [cc/case_1.cc:285]   --->   Operation 3595 'add' 'add_ln285_122' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_74 : Operation 3596 [1/1] (0.00ns)   --->   "%sext_ln285_367 = sext i6 %add_ln285_244" [cc/case_1.cc:285]   --->   Operation 3596 'sext' 'sext_ln285_367' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 3597 [1/1] (0.00ns)   --->   "%sext_ln285_370 = sext i6 %add_ln285_248" [cc/case_1.cc:285]   --->   Operation 3597 'sext' 'sext_ln285_370' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 3598 [1/1] (1.82ns)   --->   "%add_ln285_249 = add i7 %sext_ln285_370, i7 %sext_ln285_367" [cc/case_1.cc:285]   --->   Operation 3598 'add' 'add_ln285_249' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 3599 [1/1] (1.73ns)   --->   "%add_ln285_250 = add i5 %sext_ln285_148, i5 %sext_ln285_153" [cc/case_1.cc:285]   --->   Operation 3599 'add' 'add_ln285_250' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 52> <Delay = 7.92>
ST_75 : Operation 3600 [1/1] (0.00ns)   --->   "%conv2_i966_20 = sext i3 %in_data_14_load_24"   --->   Operation 3600 'sext' 'conv2_i966_20' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3601 [1/1] (3.78ns)   --->   "%mul_i967_20 = mul i6 %empty_66, i6 %conv2_i966_20"   --->   Operation 3601 'mul' 'mul_i967_20' <Predicate = true> <Delay = 3.78> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 3602 [1/1] (0.00ns)   --->   "%conv2_i966_21 = sext i3 %in_data_14_load_25"   --->   Operation 3602 'sext' 'conv2_i966_21' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3603 [1/1] (3.78ns)   --->   "%mul_i967_21 = mul i6 %empty_66, i6 %conv2_i966_21"   --->   Operation 3603 'mul' 'mul_i967_21' <Predicate = true> <Delay = 3.78> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 3604 [1/1] (0.00ns)   --->   "%in_data_14_load_27_cast = sext i3 %in_data_14_load_26"   --->   Operation 3604 'sext' 'in_data_14_load_27_cast' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3605 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%conv_i1443_22 = add i13 %add_i3503_phi_cast, i13 %in_data_14_load_27_cast"   --->   Operation 3605 'add' 'conv_i1443_22' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 3606 [1/1] (0.00ns)   --->   "%conv2_i966_22 = sext i3 %in_data_14_load_26"   --->   Operation 3606 'sext' 'conv2_i966_22' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3607 [1/1] (3.78ns)   --->   "%mul_i967_22 = mul i6 %empty_66, i6 %conv2_i966_22"   --->   Operation 3607 'mul' 'mul_i967_22' <Predicate = true> <Delay = 3.78> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 3608 [1/1] (0.00ns)   --->   "%in_data_14_load_28_cast = sext i3 %in_data_14_load_27"   --->   Operation 3608 'sext' 'in_data_14_load_28_cast' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3609 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%conv_i1443_23 = add i13 %add_i3503_phi_cast, i13 %in_data_14_load_28_cast"   --->   Operation 3609 'add' 'conv_i1443_23' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 3610 [1/1] (0.00ns)   --->   "%add_i1399_23_cast1157 = sext i5 %add_i1399_23" [cc/case_1.cc:133]   --->   Operation 3610 'sext' 'add_i1399_23_cast1157' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3611 [1/1] (0.00ns)   --->   "%conv2_i966_23 = sext i3 %in_data_14_load_27"   --->   Operation 3611 'sext' 'conv2_i966_23' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3612 [1/1] (3.78ns)   --->   "%mul_i967_23 = mul i6 %empty_66, i6 %conv2_i966_23"   --->   Operation 3612 'mul' 'mul_i967_23' <Predicate = true> <Delay = 3.78> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 3613 [1/1] (0.00ns)   --->   "%in_data_14_load_29_cast = sext i3 %in_data_14_load_28"   --->   Operation 3613 'sext' 'in_data_14_load_29_cast' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3614 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%conv_i1443_24 = add i13 %add_i3503_phi_cast, i13 %in_data_14_load_29_cast"   --->   Operation 3614 'add' 'conv_i1443_24' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 3615 [1/1] (0.00ns)   --->   "%add_i1399_24_cast1158 = sext i5 %add_i1399_24" [cc/case_1.cc:133]   --->   Operation 3615 'sext' 'add_i1399_24_cast1158' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3616 [1/1] (0.00ns)   --->   "%conv2_i966_24 = sext i3 %in_data_14_load_28"   --->   Operation 3616 'sext' 'conv2_i966_24' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3617 [1/1] (3.78ns)   --->   "%mul_i967_24 = mul i6 %empty_66, i6 %conv2_i966_24"   --->   Operation 3617 'mul' 'mul_i967_24' <Predicate = true> <Delay = 3.78> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 3618 [1/1] (0.00ns)   --->   "%in_data_14_load_30_cast = sext i3 %in_data_14_load_29"   --->   Operation 3618 'sext' 'in_data_14_load_30_cast' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3619 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%conv_i1443_25 = add i13 %add_i3503_phi_cast, i13 %in_data_14_load_30_cast"   --->   Operation 3619 'add' 'conv_i1443_25' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 3620 [1/1] (0.00ns)   --->   "%in_data_8_load_25_cast811 = sext i3 %in_data_8_load_25"   --->   Operation 3620 'sext' 'in_data_8_load_25_cast811' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3621 [1/1] (1.73ns)   --->   "%add_i1399_25 = add i5 %trunc_ln133_cast, i5 %in_data_8_load_25_cast811" [cc/case_1.cc:133]   --->   Operation 3621 'add' 'add_i1399_25' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 3622 [1/1] (0.00ns)   --->   "%add_i1399_25_cast1162 = sext i5 %add_i1399_25" [cc/case_1.cc:133]   --->   Operation 3622 'sext' 'add_i1399_25_cast1162' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3623 [1/1] (0.00ns)   --->   "%conv2_i966_25 = sext i3 %in_data_14_load_29"   --->   Operation 3623 'sext' 'conv2_i966_25' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3624 [1/1] (3.78ns)   --->   "%mul_i967_25 = mul i6 %empty_66, i6 %conv2_i966_25"   --->   Operation 3624 'mul' 'mul_i967_25' <Predicate = true> <Delay = 3.78> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 3625 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_14_load_30 = load i5 %in_data_14_addr_30"   --->   Operation 3625 'load' 'in_data_14_load_30' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_75 : Operation 3626 [1/1] (0.00ns)   --->   "%in_data_14_load_31_cast = sext i3 %in_data_14_load_30"   --->   Operation 3626 'sext' 'in_data_14_load_31_cast' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3627 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%conv_i1443_26 = add i13 %add_i3503_phi_cast, i13 %in_data_14_load_31_cast"   --->   Operation 3627 'add' 'conv_i1443_26' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 3628 [1/1] (0.00ns)   --->   "%in_data_8_load_26_cast812 = sext i3 %in_data_8_load_26"   --->   Operation 3628 'sext' 'in_data_8_load_26_cast812' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3629 [1/1] (1.73ns)   --->   "%add_i1399_26 = add i5 %trunc_ln133_cast, i5 %in_data_8_load_26_cast812" [cc/case_1.cc:133]   --->   Operation 3629 'add' 'add_i1399_26' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 3630 [1/1] (0.00ns)   --->   "%add_i1399_26_cast1163 = sext i5 %add_i1399_26" [cc/case_1.cc:133]   --->   Operation 3630 'sext' 'add_i1399_26_cast1163' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3631 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_0_load_29 = load i5 %in_data_0_addr_29"   --->   Operation 3631 'load' 'in_data_0_load_29' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_75 : Operation 3632 [1/1] (0.00ns)   --->   "%conv_i1356_26 = sext i3 %in_data_0_load_29"   --->   Operation 3632 'sext' 'conv_i1356_26' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3633 [1/1] (1.65ns)   --->   "%add_i1345_26 = add i4 %conv_i1356_26, i4 %conv_i5788_263478"   --->   Operation 3633 'add' 'add_i1345_26' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 3634 [1/1] (0.00ns)   --->   "%conv2_i966_26 = sext i3 %in_data_14_load_30"   --->   Operation 3634 'sext' 'conv2_i966_26' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3635 [1/1] (3.78ns)   --->   "%mul_i967_26 = mul i6 %empty_66, i6 %conv2_i966_26"   --->   Operation 3635 'mul' 'mul_i967_26' <Predicate = true> <Delay = 3.78> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 3636 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_14_load_31 = load i5 %in_data_14_addr_31"   --->   Operation 3636 'load' 'in_data_14_load_31' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_75 : Operation 3637 [1/1] (0.00ns)   --->   "%in_data_14_load_32_cast = sext i3 %in_data_14_load_31"   --->   Operation 3637 'sext' 'in_data_14_load_32_cast' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3638 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%conv_i1443_27 = add i13 %add_i3503_phi_cast, i13 %in_data_14_load_32_cast"   --->   Operation 3638 'add' 'conv_i1443_27' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 3639 [1/1] (0.00ns)   --->   "%in_data_8_load_27_cast813 = sext i3 %in_data_8_load_27"   --->   Operation 3639 'sext' 'in_data_8_load_27_cast813' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3640 [1/1] (1.73ns)   --->   "%add_i1399_27 = add i5 %trunc_ln133_cast, i5 %in_data_8_load_27_cast813" [cc/case_1.cc:133]   --->   Operation 3640 'add' 'add_i1399_27' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 3641 [1/1] (0.00ns)   --->   "%add_i1399_27_cast1166 = sext i5 %add_i1399_27" [cc/case_1.cc:133]   --->   Operation 3641 'sext' 'add_i1399_27_cast1166' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3642 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_0_load_30 = load i5 %in_data_0_addr_30"   --->   Operation 3642 'load' 'in_data_0_load_30' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_75 : Operation 3643 [1/1] (0.00ns)   --->   "%conv_i1356_27 = sext i3 %in_data_0_load_30"   --->   Operation 3643 'sext' 'conv_i1356_27' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3644 [1/1] (1.65ns)   --->   "%add_i1345_27 = add i4 %conv_i1356_27, i4 %conv_i5788_273497"   --->   Operation 3644 'add' 'add_i1345_27' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 3645 [1/1] (0.00ns)   --->   "%in_data_14_addr_32 = getelementptr i3 %in_data_14, i64 0, i64 28"   --->   Operation 3645 'getelementptr' 'in_data_14_addr_32' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3646 [2/2] (2.32ns)   --->   "%in_data_14_load_32 = load i5 %in_data_14_addr_32"   --->   Operation 3646 'load' 'in_data_14_load_32' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_75 : Operation 3647 [1/1] (0.00ns)   --->   "%in_data_8_load_28_cast814 = sext i3 %in_data_8_load_28"   --->   Operation 3647 'sext' 'in_data_8_load_28_cast814' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3648 [1/1] (1.73ns)   --->   "%add_i1399_28 = add i5 %trunc_ln133_cast, i5 %in_data_8_load_28_cast814" [cc/case_1.cc:133]   --->   Operation 3648 'add' 'add_i1399_28' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 3649 [1/1] (0.00ns)   --->   "%add_i1399_28_cast1167 = sext i5 %add_i1399_28" [cc/case_1.cc:133]   --->   Operation 3649 'sext' 'add_i1399_28_cast1167' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3650 [1/1] (0.00ns)   --->   "%in_data_0_addr_31 = getelementptr i3 %in_data_0, i64 0, i64 28"   --->   Operation 3650 'getelementptr' 'in_data_0_addr_31' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3651 [2/2] (2.32ns)   --->   "%in_data_0_load_31 = load i5 %in_data_0_addr_31"   --->   Operation 3651 'load' 'in_data_0_load_31' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_75 : Operation 3652 [1/1] (0.00ns)   --->   "%in_data_14_addr_33 = getelementptr i3 %in_data_14, i64 0, i64 29"   --->   Operation 3652 'getelementptr' 'in_data_14_addr_33' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3653 [2/2] (2.32ns)   --->   "%in_data_14_load_33 = load i5 %in_data_14_addr_33"   --->   Operation 3653 'load' 'in_data_14_load_33' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_75 : Operation 3654 [1/1] (0.00ns)   --->   "%in_data_0_addr_32 = getelementptr i3 %in_data_0, i64 0, i64 29"   --->   Operation 3654 'getelementptr' 'in_data_0_addr_32' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3655 [2/2] (2.32ns)   --->   "%in_data_0_load_32 = load i5 %in_data_0_addr_32"   --->   Operation 3655 'load' 'in_data_0_load_32' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_75 : Operation 3656 [1/1] (0.00ns)   --->   "%sext_ln285_126 = sext i6 %mul_i967_20" [cc/case_1.cc:285]   --->   Operation 3656 'sext' 'sext_ln285_126' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3657 [1/1] (0.00ns)   --->   "%sext_ln285_131 = sext i6 %mul_i967_21" [cc/case_1.cc:285]   --->   Operation 3657 'sext' 'sext_ln285_131' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3658 [1/1] (0.00ns)   --->   "%sext_ln285_136 = sext i6 %mul_i967_22" [cc/case_1.cc:285]   --->   Operation 3658 'sext' 'sext_ln285_136' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3659 [1/1] (0.00ns)   --->   "%sext_ln285_141 = sext i6 %mul_i967_23" [cc/case_1.cc:285]   --->   Operation 3659 'sext' 'sext_ln285_141' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3660 [1/1] (0.00ns)   --->   "%sext_ln285_146 = sext i6 %mul_i967_24" [cc/case_1.cc:285]   --->   Operation 3660 'sext' 'sext_ln285_146' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3661 [1/1] (0.00ns)   --->   "%sext_ln285_151 = sext i6 %mul_i967_25" [cc/case_1.cc:285]   --->   Operation 3661 'sext' 'sext_ln285_151' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3662 [1/1] (0.00ns)   --->   "%sext_ln285_156 = sext i6 %mul_i967_26" [cc/case_1.cc:285]   --->   Operation 3662 'sext' 'sext_ln285_156' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3663 [1/1] (0.00ns)   --->   "%sext_ln285_158 = sext i4 %add_i1345_26" [cc/case_1.cc:285]   --->   Operation 3663 'sext' 'sext_ln285_158' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3664 [1/1] (0.00ns)   --->   "%sext_ln285_163 = sext i4 %add_i1345_27" [cc/case_1.cc:285]   --->   Operation 3664 'sext' 'sext_ln285_163' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3665 [1/1] (0.00ns)   --->   "%sext_ln285_216 = sext i13 %add_ln285_73" [cc/case_1.cc:285]   --->   Operation 3665 'sext' 'sext_ln285_216' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3666 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln285_74 = add i13 %conv_i1443_22, i13 %add_i1399_23_cast1157" [cc/case_1.cc:285]   --->   Operation 3666 'add' 'add_ln285_74' <Predicate = true> <Delay = 3.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 3667 [1/1] (0.00ns)   --->   "%sext_ln285_217 = sext i13 %add_ln285_74" [cc/case_1.cc:285]   --->   Operation 3667 'sext' 'sext_ln285_217' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3668 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln285_75 = add i13 %conv_i1443_23, i13 %add_i1399_24_cast1158" [cc/case_1.cc:285]   --->   Operation 3668 'add' 'add_ln285_75' <Predicate = true> <Delay = 3.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 3669 [1/1] (0.00ns)   --->   "%sext_ln285_218 = sext i13 %add_ln285_75" [cc/case_1.cc:285]   --->   Operation 3669 'sext' 'sext_ln285_218' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3670 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln285_76 = add i14 %sext_ln285_218, i14 %sext_ln285_217" [cc/case_1.cc:285]   --->   Operation 3670 'add' 'add_ln285_76' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 3671 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%add_ln285_77 = add i14 %add_ln285_76, i14 %sext_ln285_216" [cc/case_1.cc:285]   --->   Operation 3671 'add' 'add_ln285_77' <Predicate = true> <Delay = 3.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 3672 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln285_78 = add i13 %conv_i1443_24, i13 %add_i1399_25_cast1162" [cc/case_1.cc:285]   --->   Operation 3672 'add' 'add_ln285_78' <Predicate = true> <Delay = 3.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 3673 [1/1] (0.00ns)   --->   "%sext_ln285_220 = sext i13 %add_ln285_78" [cc/case_1.cc:285]   --->   Operation 3673 'sext' 'sext_ln285_220' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3674 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln285_79 = add i13 %conv_i1443_25, i13 %add_i1399_26_cast1163" [cc/case_1.cc:285]   --->   Operation 3674 'add' 'add_ln285_79' <Predicate = true> <Delay = 3.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 3675 [1/1] (0.00ns)   --->   "%sext_ln285_221 = sext i13 %add_ln285_79" [cc/case_1.cc:285]   --->   Operation 3675 'sext' 'sext_ln285_221' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3676 [1/1] (1.67ns)   --->   "%add_ln285_80 = add i14 %sext_ln285_221, i14 %sext_ln285_220" [cc/case_1.cc:285]   --->   Operation 3676 'add' 'add_ln285_80' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 3677 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln285_81 = add i13 %conv_i1443_26, i13 %add_i1399_27_cast1166" [cc/case_1.cc:285]   --->   Operation 3677 'add' 'add_ln285_81' <Predicate = true> <Delay = 3.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 3678 [1/1] (0.00ns)   --->   "%sext_ln285_223 = sext i13 %add_ln285_81" [cc/case_1.cc:285]   --->   Operation 3678 'sext' 'sext_ln285_223' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3679 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln285_82 = add i13 %conv_i1443_27, i13 %add_i1399_28_cast1167" [cc/case_1.cc:285]   --->   Operation 3679 'add' 'add_ln285_82' <Predicate = true> <Delay = 3.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_75 : Operation 3680 [1/1] (0.00ns)   --->   "%sext_ln285_224 = sext i13 %add_ln285_82" [cc/case_1.cc:285]   --->   Operation 3680 'sext' 'sext_ln285_224' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3681 [1/1] (1.67ns)   --->   "%add_ln285_83 = add i14 %sext_ln285_224, i14 %sext_ln285_223" [cc/case_1.cc:285]   --->   Operation 3681 'add' 'add_ln285_83' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 3682 [1/1] (1.82ns)   --->   "%add_ln285_214 = add i7 %sext_ln285_131, i7 %sext_ln285_136" [cc/case_1.cc:285]   --->   Operation 3682 'add' 'add_ln285_214' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 3683 [1/1] (0.00ns)   --->   "%sext_ln285_339 = sext i7 %add_ln285_214" [cc/case_1.cc:285]   --->   Operation 3683 'sext' 'sext_ln285_339' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3684 [1/1] (1.87ns)   --->   "%add_ln285_215 = add i8 %sext_ln285_339, i8 %sext_ln285_126" [cc/case_1.cc:285]   --->   Operation 3684 'add' 'add_ln285_215' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 3685 [1/1] (1.82ns)   --->   "%add_ln285_216 = add i7 %sext_ln285_141, i7 %sext_ln285_146" [cc/case_1.cc:285]   --->   Operation 3685 'add' 'add_ln285_216' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 3686 [1/1] (1.82ns)   --->   "%add_ln285_217 = add i7 %sext_ln285_151, i7 %sext_ln285_156" [cc/case_1.cc:285]   --->   Operation 3686 'add' 'add_ln285_217' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 3687 [1/1] (0.00ns)   --->   "%sext_ln285_372 = sext i5 %add_ln285_250" [cc/case_1.cc:285]   --->   Operation 3687 'sext' 'sext_ln285_372' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3688 [1/1] (1.73ns)   --->   "%add_ln285_251 = add i5 %sext_ln285_158, i5 %sext_ln285_163" [cc/case_1.cc:285]   --->   Operation 3688 'add' 'add_ln285_251' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 3689 [1/1] (0.00ns)   --->   "%sext_ln285_373 = sext i5 %add_ln285_251" [cc/case_1.cc:285]   --->   Operation 3689 'sext' 'sext_ln285_373' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 3690 [1/1] (1.78ns)   --->   "%add_ln285_252 = add i6 %sext_ln285_373, i6 %sext_ln285_372" [cc/case_1.cc:285]   --->   Operation 3690 'add' 'add_ln285_252' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 53> <Delay = 7.89>
ST_76 : Operation 3691 [1/1] (0.00ns)   --->   "%in_data_0_load_29_cast = sext i3 %in_data_0_load_29"   --->   Operation 3691 'sext' 'in_data_0_load_29_cast' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3692 [1/1] (1.82ns)   --->   "%add_i1034_26 = add i7 %sext_ln991_1, i7 %in_data_0_load_29_cast" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:991]   --->   Operation 3692 'add' 'add_i1034_26' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3693 [1/1] (0.00ns)   --->   "%in_data_0_load_30_cast = sext i3 %in_data_0_load_30"   --->   Operation 3693 'sext' 'in_data_0_load_30_cast' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3694 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_14_load_32 = load i5 %in_data_14_addr_32"   --->   Operation 3694 'load' 'in_data_14_load_32' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_76 : Operation 3695 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_0_load_31 = load i5 %in_data_0_addr_31"   --->   Operation 3695 'load' 'in_data_0_load_31' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_76 : Operation 3696 [1/1] (0.00ns)   --->   "%conv_i1356_28 = sext i3 %in_data_0_load_31"   --->   Operation 3696 'sext' 'conv_i1356_28' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3697 [1/1] (1.65ns)   --->   "%add_i1345_28 = add i4 %conv_i1356_28, i4 %conv_i5788_283516"   --->   Operation 3697 'add' 'add_i1345_28' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3698 [1/1] (0.00ns)   --->   "%in_data_0_load_31_cast = sext i3 %in_data_0_load_31"   --->   Operation 3698 'sext' 'in_data_0_load_31_cast' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3699 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_14_load_33 = load i5 %in_data_14_addr_33"   --->   Operation 3699 'load' 'in_data_14_load_33' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_76 : Operation 3700 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_0_load_32 = load i5 %in_data_0_addr_32"   --->   Operation 3700 'load' 'in_data_0_load_32' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_76 : Operation 3701 [1/1] (0.00ns)   --->   "%conv_i1356_29 = sext i3 %in_data_0_load_32"   --->   Operation 3701 'sext' 'conv_i1356_29' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3702 [1/1] (1.65ns)   --->   "%add_i1345_29 = add i4 %conv_i1356_29, i4 %conv_i5788_293535"   --->   Operation 3702 'add' 'add_i1345_29' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3703 [1/1] (0.00ns)   --->   "%in_data_0_load_32_cast = sext i3 %in_data_0_load_32"   --->   Operation 3703 'sext' 'in_data_0_load_32_cast' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3704 [1/1] (0.00ns)   --->   "%in_data_14_addr_34 = getelementptr i3 %in_data_14, i64 0, i64 30"   --->   Operation 3704 'getelementptr' 'in_data_14_addr_34' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3705 [2/2] (2.32ns)   --->   "%in_data_14_load_34 = load i5 %in_data_14_addr_34"   --->   Operation 3705 'load' 'in_data_14_load_34' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_76 : Operation 3706 [1/1] (0.00ns)   --->   "%in_data_0_addr_33 = getelementptr i3 %in_data_0, i64 0, i64 30"   --->   Operation 3706 'getelementptr' 'in_data_0_addr_33' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3707 [2/2] (2.32ns)   --->   "%in_data_0_load_33 = load i5 %in_data_0_addr_33"   --->   Operation 3707 'load' 'in_data_0_load_33' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_76 : Operation 3708 [1/1] (0.00ns)   --->   "%in_data_14_addr_35 = getelementptr i3 %in_data_14, i64 0, i64 31"   --->   Operation 3708 'getelementptr' 'in_data_14_addr_35' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3709 [2/2] (2.32ns)   --->   "%in_data_14_load_35 = load i5 %in_data_14_addr_35"   --->   Operation 3709 'load' 'in_data_14_load_35' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_76 : Operation 3710 [1/1] (0.00ns)   --->   "%in_data_0_addr_34 = getelementptr i3 %in_data_0, i64 0, i64 31"   --->   Operation 3710 'getelementptr' 'in_data_0_addr_34' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3711 [2/2] (2.32ns)   --->   "%in_data_0_load_34 = load i5 %in_data_0_addr_34"   --->   Operation 3711 'load' 'in_data_0_load_34' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_76 : Operation 3712 [1/1] (1.82ns)   --->   "%add_i1034_27 = add i7 %sext_ln991_1, i7 %in_data_0_load_30_cast" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:991]   --->   Operation 3712 'add' 'add_i1034_27' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3713 [1/1] (1.82ns)   --->   "%add_i1034_28 = add i7 %sext_ln991_1, i7 %in_data_0_load_31_cast" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:991]   --->   Operation 3713 'add' 'add_i1034_28' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3714 [1/1] (1.82ns)   --->   "%add_i1034_29 = add i7 %sext_ln991_1, i7 %in_data_0_load_32_cast" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:991]   --->   Operation 3714 'add' 'add_i1034_29' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3715 [1/1] (0.00ns)   --->   "%sext_ln285_159 = sext i7 %add_i1034_26" [cc/case_1.cc:285]   --->   Operation 3715 'sext' 'sext_ln285_159' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3716 [1/1] (0.00ns)   --->   "%sext_ln285_164 = sext i7 %add_i1034_27" [cc/case_1.cc:285]   --->   Operation 3716 'sext' 'sext_ln285_164' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3717 [1/1] (0.00ns)   --->   "%sext_ln285_168 = sext i4 %add_i1345_28" [cc/case_1.cc:285]   --->   Operation 3717 'sext' 'sext_ln285_168' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3718 [1/1] (0.00ns)   --->   "%sext_ln285_169 = sext i7 %add_i1034_28" [cc/case_1.cc:285]   --->   Operation 3718 'sext' 'sext_ln285_169' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3719 [1/1] (0.00ns)   --->   "%sext_ln285_173 = sext i4 %add_i1345_29" [cc/case_1.cc:285]   --->   Operation 3719 'sext' 'sext_ln285_173' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3720 [1/1] (0.00ns)   --->   "%sext_ln285_174 = sext i7 %add_i1034_29" [cc/case_1.cc:285]   --->   Operation 3720 'sext' 'sext_ln285_174' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3721 [1/1] (0.00ns)   --->   "%sext_ln285_205 = sext i16 %add_ln285_58" [cc/case_1.cc:285]   --->   Operation 3721 'sext' 'sext_ln285_205' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3722 [1/1] (0.00ns)   --->   "%sext_ln285_215 = sext i15 %add_ln285_71" [cc/case_1.cc:285]   --->   Operation 3722 'sext' 'sext_ln285_215' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3723 [1/1] (0.00ns)   --->   "%sext_ln285_219 = sext i14 %add_ln285_77" [cc/case_1.cc:285]   --->   Operation 3723 'sext' 'sext_ln285_219' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3724 [1/1] (0.00ns)   --->   "%sext_ln285_222 = sext i14 %add_ln285_80" [cc/case_1.cc:285]   --->   Operation 3724 'sext' 'sext_ln285_222' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3725 [1/1] (0.00ns)   --->   "%sext_ln285_225 = sext i14 %add_ln285_83" [cc/case_1.cc:285]   --->   Operation 3725 'sext' 'sext_ln285_225' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3726 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln285_84 = add i15 %sext_ln285_225, i15 %sext_ln285_222" [cc/case_1.cc:285]   --->   Operation 3726 'add' 'add_ln285_84' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 3727 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln285_85 = add i15 %add_ln285_84, i15 %sext_ln285_219" [cc/case_1.cc:285]   --->   Operation 3727 'add' 'add_ln285_85' <Predicate = true> <Delay = 3.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_76 : Operation 3728 [1/1] (0.00ns)   --->   "%sext_ln285_226 = sext i15 %add_ln285_85" [cc/case_1.cc:285]   --->   Operation 3728 'sext' 'sext_ln285_226' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3729 [1/1] (1.94ns)   --->   "%add_ln285_86 = add i16 %sext_ln285_226, i16 %sext_ln285_215" [cc/case_1.cc:285]   --->   Operation 3729 'add' 'add_ln285_86' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3730 [1/1] (0.00ns)   --->   "%sext_ln285_227 = sext i16 %add_ln285_86" [cc/case_1.cc:285]   --->   Operation 3730 'sext' 'sext_ln285_227' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3731 [1/1] (2.07ns)   --->   "%add_ln285_87 = add i17 %sext_ln285_227, i17 %sext_ln285_205" [cc/case_1.cc:285]   --->   Operation 3731 'add' 'add_ln285_87' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3732 [1/1] (1.87ns)   --->   "%add_ln285_123 = add i8 %sext_ln285_159, i8 %sext_ln285_164" [cc/case_1.cc:285]   --->   Operation 3732 'add' 'add_ln285_123' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3733 [1/1] (1.87ns)   --->   "%add_ln285_124 = add i8 %sext_ln285_169, i8 %sext_ln285_174" [cc/case_1.cc:285]   --->   Operation 3733 'add' 'add_ln285_124' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3734 [1/1] (0.00ns)   --->   "%sext_ln285_340 = sext i8 %add_ln285_215" [cc/case_1.cc:285]   --->   Operation 3734 'sext' 'sext_ln285_340' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3735 [1/1] (0.00ns)   --->   "%sext_ln285_341 = sext i7 %add_ln285_216" [cc/case_1.cc:285]   --->   Operation 3735 'sext' 'sext_ln285_341' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3736 [1/1] (0.00ns)   --->   "%sext_ln285_342 = sext i7 %add_ln285_217" [cc/case_1.cc:285]   --->   Operation 3736 'sext' 'sext_ln285_342' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3737 [1/1] (1.87ns)   --->   "%add_ln285_218 = add i8 %sext_ln285_342, i8 %sext_ln285_341" [cc/case_1.cc:285]   --->   Operation 3737 'add' 'add_ln285_218' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3738 [1/1] (0.00ns)   --->   "%sext_ln285_343 = sext i8 %add_ln285_218" [cc/case_1.cc:285]   --->   Operation 3738 'sext' 'sext_ln285_343' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 3739 [1/1] (1.91ns)   --->   "%add_ln285_219 = add i9 %sext_ln285_343, i9 %sext_ln285_340" [cc/case_1.cc:285]   --->   Operation 3739 'add' 'add_ln285_219' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 3740 [1/1] (1.73ns)   --->   "%add_ln285_253 = add i5 %sext_ln285_168, i5 %sext_ln285_173" [cc/case_1.cc:285]   --->   Operation 3740 'add' 'add_ln285_253' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 54> <Delay = 7.92>
ST_77 : Operation 3741 [1/1] (0.00ns)   --->   "%conv2_i966_27 = sext i3 %in_data_14_load_31"   --->   Operation 3741 'sext' 'conv2_i966_27' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3742 [1/1] (3.78ns)   --->   "%mul_i967_27 = mul i6 %empty_66, i6 %conv2_i966_27"   --->   Operation 3742 'mul' 'mul_i967_27' <Predicate = true> <Delay = 3.78> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3743 [1/1] (0.00ns)   --->   "%in_data_14_load_33_cast = sext i3 %in_data_14_load_32"   --->   Operation 3743 'sext' 'in_data_14_load_33_cast' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3744 [1/1] (1.54ns)   --->   "%conv_i1443_28 = add i13 %add_i3503_phi_cast, i13 %in_data_14_load_33_cast"   --->   Operation 3744 'add' 'conv_i1443_28' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3745 [1/1] (0.00ns)   --->   "%conv_i1443_28_cast1179 = sext i13 %conv_i1443_28"   --->   Operation 3745 'sext' 'conv_i1443_28_cast1179' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3746 [1/1] (0.00ns)   --->   "%conv2_i966_28 = sext i3 %in_data_14_load_32"   --->   Operation 3746 'sext' 'conv2_i966_28' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3747 [1/1] (3.78ns)   --->   "%mul_i967_28 = mul i6 %empty_66, i6 %conv2_i966_28"   --->   Operation 3747 'mul' 'mul_i967_28' <Predicate = true> <Delay = 3.78> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3748 [1/1] (0.00ns)   --->   "%in_data_14_load_34_cast = sext i3 %in_data_14_load_33"   --->   Operation 3748 'sext' 'in_data_14_load_34_cast' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3749 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%conv_i1443_29 = add i13 %add_i3503_phi_cast, i13 %in_data_14_load_34_cast"   --->   Operation 3749 'add' 'conv_i1443_29' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 3750 [1/1] (0.00ns)   --->   "%conv2_i966_29 = sext i3 %in_data_14_load_33"   --->   Operation 3750 'sext' 'conv2_i966_29' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3751 [1/1] (3.78ns)   --->   "%mul_i967_29 = mul i6 %empty_66, i6 %conv2_i966_29"   --->   Operation 3751 'mul' 'mul_i967_29' <Predicate = true> <Delay = 3.78> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3752 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_14_load_34 = load i5 %in_data_14_addr_34"   --->   Operation 3752 'load' 'in_data_14_load_34' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_77 : Operation 3753 [1/1] (0.00ns)   --->   "%in_data_14_load_35_cast = sext i3 %in_data_14_load_34"   --->   Operation 3753 'sext' 'in_data_14_load_35_cast' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3754 [1/1] (0.00ns)   --->   "%in_data_8_load_30_cast823 = sext i3 %in_data_8_load_30"   --->   Operation 3754 'sext' 'in_data_8_load_30_cast823' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3755 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_0_load_33 = load i5 %in_data_0_addr_33"   --->   Operation 3755 'load' 'in_data_0_load_33' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_77 : Operation 3756 [1/1] (0.00ns)   --->   "%conv_i1356_30 = sext i3 %in_data_0_load_33"   --->   Operation 3756 'sext' 'conv_i1356_30' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3757 [1/1] (1.65ns)   --->   "%add_i1345_30 = add i4 %conv_i1356_30, i4 %conv_i5788_303554"   --->   Operation 3757 'add' 'add_i1345_30' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3758 [1/1] (0.00ns)   --->   "%in_data_0_load_33_cast = sext i3 %in_data_0_load_33"   --->   Operation 3758 'sext' 'in_data_0_load_33_cast' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3759 [1/1] (0.00ns)   --->   "%conv2_i966_30 = sext i3 %in_data_14_load_34"   --->   Operation 3759 'sext' 'conv2_i966_30' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3760 [1/1] (3.78ns)   --->   "%mul_i967_30 = mul i6 %empty_66, i6 %conv2_i966_30"   --->   Operation 3760 'mul' 'mul_i967_30' <Predicate = true> <Delay = 3.78> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3761 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_14_load_35 = load i5 %in_data_14_addr_35"   --->   Operation 3761 'load' 'in_data_14_load_35' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_77 : Operation 3762 [1/1] (0.00ns)   --->   "%in_data_14_load_36_cast = sext i3 %in_data_14_load_35"   --->   Operation 3762 'sext' 'in_data_14_load_36_cast' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3763 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%conv_i1443_31 = add i13 %add_i3503_phi_cast, i13 %in_data_14_load_36_cast"   --->   Operation 3763 'add' 'conv_i1443_31' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 3764 [1/1] (0.00ns)   --->   "%in_data_8_load_31_cast815 = sext i3 %in_data_8_load_31"   --->   Operation 3764 'sext' 'in_data_8_load_31_cast815' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3765 [1/1] (1.73ns)   --->   "%add_i1399_31 = add i5 %trunc_ln133_cast, i5 %in_data_8_load_31_cast815" [cc/case_1.cc:133]   --->   Operation 3765 'add' 'add_i1399_31' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3766 [1/1] (0.00ns)   --->   "%add_i1399_31_cast1181 = sext i5 %add_i1399_31" [cc/case_1.cc:133]   --->   Operation 3766 'sext' 'add_i1399_31_cast1181' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3767 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_0_load_34 = load i5 %in_data_0_addr_34"   --->   Operation 3767 'load' 'in_data_0_load_34' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_77 : Operation 3768 [1/1] (0.00ns)   --->   "%conv_i1356_31 = sext i3 %in_data_0_load_34"   --->   Operation 3768 'sext' 'conv_i1356_31' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3769 [1/1] (1.65ns)   --->   "%add_i1345_31 = add i4 %conv_i1356_31, i4 %conv_i5788_313573"   --->   Operation 3769 'add' 'add_i1345_31' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3770 [1/1] (0.00ns)   --->   "%conv2_i966_31 = sext i3 %in_data_14_load_35"   --->   Operation 3770 'sext' 'conv2_i966_31' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3771 [1/1] (3.78ns)   --->   "%mul_i967_31 = mul i6 %empty_66, i6 %conv2_i966_31"   --->   Operation 3771 'mul' 'mul_i967_31' <Predicate = true> <Delay = 3.78> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3772 [1/1] (0.00ns)   --->   "%in_data_8_load_29_cast850 = sext i3 %in_data_8_load_29"   --->   Operation 3772 'sext' 'in_data_8_load_29_cast850' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3773 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%conv_i1443_30 = add i13 %add_i3503_phi_cast, i13 %in_data_14_load_35_cast"   --->   Operation 3773 'add' 'conv_i1443_30' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 3774 [1/1] (1.73ns)   --->   "%add_i1399_30 = add i5 %trunc_ln133_cast, i5 %in_data_8_load_30_cast823" [cc/case_1.cc:133]   --->   Operation 3774 'add' 'add_i1399_30' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3775 [1/1] (0.00ns)   --->   "%add_i1399_30_cast1180 = sext i5 %add_i1399_30" [cc/case_1.cc:133]   --->   Operation 3775 'sext' 'add_i1399_30_cast1180' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3776 [1/1] (0.00ns)   --->   "%in_data_0_load_34_cast = sext i3 %in_data_0_load_34"   --->   Operation 3776 'sext' 'in_data_0_load_34_cast' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3777 [1/1] (1.73ns)   --->   "%add_i1399_29 = add i5 %trunc_ln133_cast, i5 %in_data_8_load_29_cast850" [cc/case_1.cc:133]   --->   Operation 3777 'add' 'add_i1399_29' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3778 [1/1] (0.00ns)   --->   "%add_i1399_29_cast1177 = sext i5 %add_i1399_29" [cc/case_1.cc:133]   --->   Operation 3778 'sext' 'add_i1399_29_cast1177' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3779 [1/1] (1.82ns)   --->   "%add_i1034_30 = add i7 %sext_ln991_1, i7 %in_data_0_load_33_cast" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:991]   --->   Operation 3779 'add' 'add_i1034_30' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3780 [1/1] (1.82ns)   --->   "%add_i1034_31 = add i7 %sext_ln991_1, i7 %in_data_0_load_34_cast" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:991]   --->   Operation 3780 'add' 'add_i1034_31' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3781 [1/1] (0.00ns)   --->   "%sext_ln285_27 = sext i7 %conv_i839" [cc/case_1.cc:285]   --->   Operation 3781 'sext' 'sext_ln285_27' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3782 [1/1] (0.00ns)   --->   "%sext_ln285_161 = sext i6 %mul_i967_27" [cc/case_1.cc:285]   --->   Operation 3782 'sext' 'sext_ln285_161' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3783 [1/1] (0.00ns)   --->   "%sext_ln285_166 = sext i6 %mul_i967_28" [cc/case_1.cc:285]   --->   Operation 3783 'sext' 'sext_ln285_166' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3784 [1/1] (0.00ns)   --->   "%sext_ln285_171 = sext i6 %mul_i967_29" [cc/case_1.cc:285]   --->   Operation 3784 'sext' 'sext_ln285_171' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3785 [1/1] (0.00ns)   --->   "%sext_ln285_176 = sext i6 %mul_i967_30" [cc/case_1.cc:285]   --->   Operation 3785 'sext' 'sext_ln285_176' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3786 [1/1] (0.00ns)   --->   "%sext_ln285_178 = sext i4 %add_i1345_30" [cc/case_1.cc:285]   --->   Operation 3786 'sext' 'sext_ln285_178' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3787 [1/1] (0.00ns)   --->   "%sext_ln285_179 = sext i7 %add_i1034_30" [cc/case_1.cc:285]   --->   Operation 3787 'sext' 'sext_ln285_179' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3788 [1/1] (0.00ns)   --->   "%sext_ln285_183 = sext i4 %add_i1345_31" [cc/case_1.cc:285]   --->   Operation 3788 'sext' 'sext_ln285_183' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3789 [1/1] (0.00ns)   --->   "%add_i1034_31_cast = sext i7 %add_i1034_31" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:991]   --->   Operation 3789 'sext' 'add_i1034_31_cast' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3790 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln285_88 = add i13 %add_i1399_29_cast1177, i13 %conv_i1443_29" [cc/case_1.cc:285]   --->   Operation 3790 'add' 'add_ln285_88' <Predicate = true> <Delay = 3.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 3791 [1/1] (0.00ns)   --->   "%sext_ln285_229 = sext i13 %add_ln285_88" [cc/case_1.cc:285]   --->   Operation 3791 'sext' 'sext_ln285_229' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3792 [1/1] (1.67ns)   --->   "%add_ln285_89 = add i14 %sext_ln285_229, i14 %conv_i1443_28_cast1179" [cc/case_1.cc:285]   --->   Operation 3792 'add' 'add_ln285_89' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3793 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln285_90 = add i13 %add_i1399_30_cast1180, i13 %conv_i1443_30" [cc/case_1.cc:285]   --->   Operation 3793 'add' 'add_ln285_90' <Predicate = true> <Delay = 3.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 3794 [1/1] (0.00ns)   --->   "%sext_ln285_231 = sext i13 %add_ln285_90" [cc/case_1.cc:285]   --->   Operation 3794 'sext' 'sext_ln285_231' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3795 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln285_91 = add i13 %add_i1399_31_cast1181, i13 %conv_i1443_31" [cc/case_1.cc:285]   --->   Operation 3795 'add' 'add_ln285_91' <Predicate = true> <Delay = 3.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 3796 [1/1] (0.00ns)   --->   "%sext_ln285_232 = sext i13 %add_ln285_91" [cc/case_1.cc:285]   --->   Operation 3796 'sext' 'sext_ln285_232' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3797 [1/1] (1.67ns)   --->   "%add_ln285_92 = add i14 %sext_ln285_232, i14 %sext_ln285_231" [cc/case_1.cc:285]   --->   Operation 3797 'add' 'add_ln285_92' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3798 [1/1] (0.00ns)   --->   "%sext_ln285_250 = sext i9 %add_ln285_120" [cc/case_1.cc:285]   --->   Operation 3798 'sext' 'sext_ln285_250' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3799 [1/1] (0.00ns)   --->   "%sext_ln285_251 = sext i8 %add_ln285_122" [cc/case_1.cc:285]   --->   Operation 3799 'sext' 'sext_ln285_251' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3800 [1/1] (0.00ns)   --->   "%sext_ln285_252 = sext i8 %add_ln285_123" [cc/case_1.cc:285]   --->   Operation 3800 'sext' 'sext_ln285_252' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3801 [1/1] (0.00ns)   --->   "%sext_ln285_253 = sext i8 %add_ln285_124" [cc/case_1.cc:285]   --->   Operation 3801 'sext' 'sext_ln285_253' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3802 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln285_125 = add i9 %sext_ln285_253, i9 %sext_ln285_252" [cc/case_1.cc:285]   --->   Operation 3802 'add' 'add_ln285_125' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 3803 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln285_126 = add i9 %add_ln285_125, i9 %sext_ln285_251" [cc/case_1.cc:285]   --->   Operation 3803 'add' 'add_ln285_126' <Predicate = true> <Delay = 3.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 3804 [1/1] (0.00ns)   --->   "%sext_ln285_254 = sext i9 %add_ln285_126" [cc/case_1.cc:285]   --->   Operation 3804 'sext' 'sext_ln285_254' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3805 [1/1] (1.82ns)   --->   "%add_ln285_127 = add i10 %sext_ln285_254, i10 %sext_ln285_250" [cc/case_1.cc:285]   --->   Operation 3805 'add' 'add_ln285_127' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3806 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln285_128 = add i8 %add_i1034_31_cast, i8 %sext_ln285_27" [cc/case_1.cc:285]   --->   Operation 3806 'add' 'add_ln285_128' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 3807 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln285_129 = add i8 %add_ln285_128, i8 %sext_ln285_179" [cc/case_1.cc:285]   --->   Operation 3807 'add' 'add_ln285_129' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 3808 [1/1] (1.82ns)   --->   "%add_ln285_220 = add i7 %sext_ln285_161, i7 %sext_ln285_166" [cc/case_1.cc:285]   --->   Operation 3808 'add' 'add_ln285_220' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3809 [1/1] (1.82ns)   --->   "%add_ln285_221 = add i7 %sext_ln285_171, i7 %sext_ln285_176" [cc/case_1.cc:285]   --->   Operation 3809 'add' 'add_ln285_221' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3810 [1/1] (0.00ns)   --->   "%sext_ln285_375 = sext i5 %add_ln285_253" [cc/case_1.cc:285]   --->   Operation 3810 'sext' 'sext_ln285_375' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3811 [1/1] (1.73ns)   --->   "%add_ln285_254 = add i5 %sext_ln285_178, i5 %sext_ln285_183" [cc/case_1.cc:285]   --->   Operation 3811 'add' 'add_ln285_254' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 3812 [1/1] (0.00ns)   --->   "%sext_ln285_376 = sext i5 %add_ln285_254" [cc/case_1.cc:285]   --->   Operation 3812 'sext' 'sext_ln285_376' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 3813 [1/1] (1.78ns)   --->   "%add_ln285_255 = add i6 %sext_ln285_376, i6 %sext_ln285_375" [cc/case_1.cc:285]   --->   Operation 3813 'add' 'add_ln285_255' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 55> <Delay = 7.31>
ST_78 : Operation 3814 [1/1] (0.00ns)   --->   "%sext_ln285_28 = sext i4 %add_i1345" [cc/case_1.cc:285]   --->   Operation 3814 'sext' 'sext_ln285_28' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3815 [1/1] (0.00ns)   --->   "%sext_ln285_181 = sext i6 %mul_i967_31" [cc/case_1.cc:285]   --->   Operation 3815 'sext' 'sext_ln285_181' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3816 [1/1] (0.00ns)   --->   "%sext_ln285_230 = sext i14 %add_ln285_89" [cc/case_1.cc:285]   --->   Operation 3816 'sext' 'sext_ln285_230' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3817 [1/1] (0.00ns)   --->   "%sext_ln285_233 = sext i14 %add_ln285_92" [cc/case_1.cc:285]   --->   Operation 3817 'sext' 'sext_ln285_233' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3818 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln285_93 = add i15 %sext_ln285_233, i15 %sext_ln285_230" [cc/case_1.cc:285]   --->   Operation 3818 'add' 'add_ln285_93' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 3819 [1/1] (0.00ns)   --->   "%sext_ln285_237 = sext i12 %add_ln285_99" [cc/case_1.cc:285]   --->   Operation 3819 'sext' 'sext_ln285_237' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3820 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln285_100 = add i15 %sext_ln285_237, i15 %add_ln285_93" [cc/case_1.cc:285]   --->   Operation 3820 'add' 'add_ln285_100' <Predicate = true> <Delay = 3.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 3821 [1/1] (0.00ns)   --->   "%sext_ln285_255 = sext i10 %add_ln285_127" [cc/case_1.cc:285]   --->   Operation 3821 'sext' 'sext_ln285_255' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3822 [1/1] (0.00ns)   --->   "%sext_ln285_256 = sext i8 %add_ln285_129" [cc/case_1.cc:285]   --->   Operation 3822 'sext' 'sext_ln285_256' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3823 [1/1] (0.00ns)   --->   "%sext_ln285_259 = sext i9 %add_ln285_132" [cc/case_1.cc:285]   --->   Operation 3823 'sext' 'sext_ln285_259' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3824 [1/1] (1.82ns)   --->   "%add_ln285_133 = add i10 %sext_ln285_259, i10 %sext_ln285_256" [cc/case_1.cc:285]   --->   Operation 3824 'add' 'add_ln285_133' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3825 [1/1] (0.00ns)   --->   "%sext_ln285_260 = sext i10 %add_ln285_133" [cc/case_1.cc:285]   --->   Operation 3825 'sext' 'sext_ln285_260' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3826 [1/1] (0.00ns)   --->   "%sext_ln285_267 = sext i10 %add_ln285_140" [cc/case_1.cc:285]   --->   Operation 3826 'sext' 'sext_ln285_267' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3827 [1/1] (1.73ns)   --->   "%add_ln285_141 = add i11 %sext_ln285_267, i11 %sext_ln285_260" [cc/case_1.cc:285]   --->   Operation 3827 'add' 'add_ln285_141' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3828 [1/1] (0.00ns)   --->   "%sext_ln285_268 = sext i11 %add_ln285_141" [cc/case_1.cc:285]   --->   Operation 3828 'sext' 'sext_ln285_268' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3829 [1/1] (1.63ns)   --->   "%add_ln285_142 = add i12 %sext_ln285_268, i12 %sext_ln285_255" [cc/case_1.cc:285]   --->   Operation 3829 'add' 'add_ln285_142' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3830 [1/1] (0.00ns)   --->   "%sext_ln285_344 = sext i9 %add_ln285_219" [cc/case_1.cc:285]   --->   Operation 3830 'sext' 'sext_ln285_344' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3831 [1/1] (0.00ns)   --->   "%sext_ln285_345 = sext i7 %add_ln285_220" [cc/case_1.cc:285]   --->   Operation 3831 'sext' 'sext_ln285_345' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3832 [1/1] (0.00ns)   --->   "%sext_ln285_346 = sext i7 %add_ln285_221" [cc/case_1.cc:285]   --->   Operation 3832 'sext' 'sext_ln285_346' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3833 [1/1] (1.87ns)   --->   "%add_ln285_222 = add i8 %sext_ln285_346, i8 %sext_ln285_345" [cc/case_1.cc:285]   --->   Operation 3833 'add' 'add_ln285_222' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3834 [1/1] (0.00ns)   --->   "%sext_ln285_347 = sext i8 %add_ln285_222" [cc/case_1.cc:285]   --->   Operation 3834 'sext' 'sext_ln285_347' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3835 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln285_223 = add i7 %sext_ln285_181, i7 %sext_ln285_28" [cc/case_1.cc:285]   --->   Operation 3835 'add' 'add_ln285_223' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 3836 [1/1] (0.00ns)   --->   "%sext_ln285_348 = sext i5 %add_ln285_224" [cc/case_1.cc:285]   --->   Operation 3836 'sext' 'sext_ln285_348' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3837 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%add_ln285_225 = add i7 %sext_ln285_348, i7 %add_ln285_223" [cc/case_1.cc:285]   --->   Operation 3837 'add' 'add_ln285_225' <Predicate = true> <Delay = 3.58> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 3838 [1/1] (0.00ns)   --->   "%sext_ln285_349 = sext i7 %add_ln285_225" [cc/case_1.cc:285]   --->   Operation 3838 'sext' 'sext_ln285_349' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3839 [1/1] (1.91ns)   --->   "%add_ln285_226 = add i9 %sext_ln285_349, i9 %sext_ln285_347" [cc/case_1.cc:285]   --->   Operation 3839 'add' 'add_ln285_226' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3840 [1/1] (0.00ns)   --->   "%sext_ln285_350 = sext i9 %add_ln285_226" [cc/case_1.cc:285]   --->   Operation 3840 'sext' 'sext_ln285_350' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3841 [1/1] (1.82ns)   --->   "%add_ln285_227 = add i10 %sext_ln285_350, i10 %sext_ln285_344" [cc/case_1.cc:285]   --->   Operation 3841 'add' 'add_ln285_227' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3842 [1/1] (0.00ns)   --->   "%sext_ln285_365 = sext i8 %add_ln285_241" [cc/case_1.cc:285]   --->   Operation 3842 'sext' 'sext_ln285_365' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3843 [1/1] (0.00ns)   --->   "%sext_ln285_371 = sext i7 %add_ln285_249" [cc/case_1.cc:285]   --->   Operation 3843 'sext' 'sext_ln285_371' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3844 [1/1] (0.00ns)   --->   "%sext_ln285_374 = sext i6 %add_ln285_252" [cc/case_1.cc:285]   --->   Operation 3844 'sext' 'sext_ln285_374' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3845 [1/1] (0.00ns)   --->   "%sext_ln285_377 = sext i6 %add_ln285_255" [cc/case_1.cc:285]   --->   Operation 3845 'sext' 'sext_ln285_377' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3846 [1/1] (1.82ns)   --->   "%add_ln285_256 = add i7 %sext_ln285_377, i7 %sext_ln285_374" [cc/case_1.cc:285]   --->   Operation 3846 'add' 'add_ln285_256' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3847 [1/1] (0.00ns)   --->   "%sext_ln285_378 = sext i7 %add_ln285_256" [cc/case_1.cc:285]   --->   Operation 3847 'sext' 'sext_ln285_378' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3848 [1/1] (1.87ns)   --->   "%add_ln285_257 = add i8 %sext_ln285_378, i8 %sext_ln285_371" [cc/case_1.cc:285]   --->   Operation 3848 'add' 'add_ln285_257' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 3849 [1/1] (0.00ns)   --->   "%sext_ln285_379 = sext i8 %add_ln285_257" [cc/case_1.cc:285]   --->   Operation 3849 'sext' 'sext_ln285_379' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 3850 [1/1] (1.91ns)   --->   "%add_ln285_258 = add i9 %sext_ln285_379, i9 %sext_ln285_365" [cc/case_1.cc:285]   --->   Operation 3850 'add' 'add_ln285_258' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 56> <Delay = 7.18>
ST_79 : Operation 3851 [1/1] (0.00ns)   --->   "%sext_ln285_246 = sext i10 %add_ln285_113" [cc/case_1.cc:285]   --->   Operation 3851 'sext' 'sext_ln285_246' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 3852 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln285_114 = add i15 %sext_ln285_246, i15 %add_ln285_100" [cc/case_1.cc:285]   --->   Operation 3852 'add' 'add_ln285_114' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 3853 [1/1] (0.00ns)   --->   "%sext_ln285_269 = sext i12 %add_ln285_142" [cc/case_1.cc:285]   --->   Operation 3853 'sext' 'sext_ln285_269' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 3854 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln285_143 = add i15 %sext_ln285_269, i15 %add_ln285_114" [cc/case_1.cc:285]   --->   Operation 3854 'add' 'add_ln285_143' <Predicate = true> <Delay = 3.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 3855 [1/1] (0.00ns)   --->   "%sext_ln285_297 = sext i12 %add_ln285_171" [cc/case_1.cc:285]   --->   Operation 3855 'sext' 'sext_ln285_297' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 3856 [1/1] (0.00ns)   --->   "%sext_ln285_325 = sext i12 %add_ln285_199" [cc/case_1.cc:285]   --->   Operation 3856 'sext' 'sext_ln285_325' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 3857 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln285_200 = add i13 %sext_ln285_325, i13 %sext_ln285_297" [cc/case_1.cc:285]   --->   Operation 3857 'add' 'add_ln285_200' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_79 : Operation 3858 [1/1] (0.00ns)   --->   "%sext_ln285_338 = sext i10 %add_ln285_213" [cc/case_1.cc:285]   --->   Operation 3858 'sext' 'sext_ln285_338' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 3859 [1/1] (0.00ns)   --->   "%sext_ln285_351 = sext i10 %add_ln285_227" [cc/case_1.cc:285]   --->   Operation 3859 'sext' 'sext_ln285_351' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 3860 [1/1] (1.73ns)   --->   "%add_ln285_228 = add i11 %sext_ln285_351, i11 %sext_ln285_338" [cc/case_1.cc:285]   --->   Operation 3860 'add' 'add_ln285_228' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3861 [1/1] (0.00ns)   --->   "%sext_ln285_352 = sext i11 %add_ln285_228" [cc/case_1.cc:285]   --->   Operation 3861 'sext' 'sext_ln285_352' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 3862 [1/1] (0.00ns)   --->   "%sext_ln285_380 = sext i9 %add_ln285_258" [cc/case_1.cc:285]   --->   Operation 3862 'sext' 'sext_ln285_380' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 3863 [1/1] (1.63ns)   --->   "%add_ln285_259 = add i12 %sext_ln285_380, i12 %sext_ln285_352" [cc/case_1.cc:285]   --->   Operation 3863 'add' 'add_ln285_259' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 3864 [1/1] (0.00ns)   --->   "%sext_ln285_381 = sext i12 %add_ln285_259" [cc/case_1.cc:285]   --->   Operation 3864 'sext' 'sext_ln285_381' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 3865 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln285_260 = add i13 %sext_ln285_381, i13 %add_ln285_200" [cc/case_1.cc:285]   --->   Operation 3865 'add' 'add_ln285_260' <Predicate = true> <Delay = 3.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 80 <SV = 57> <Delay = 3.96>
ST_80 : Operation 3866 [1/1] (0.00ns)   --->   "%sext_ln285_228 = sext i17 %add_ln285_87" [cc/case_1.cc:285]   --->   Operation 3866 'sext' 'sext_ln285_228' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 3867 [1/1] (0.00ns)   --->   "%sext_ln285_270 = sext i15 %add_ln285_143" [cc/case_1.cc:285]   --->   Operation 3867 'sext' 'sext_ln285_270' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 3868 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln285_144 = add i18 %sext_ln285_270, i18 %sext_ln285_228" [cc/case_1.cc:285]   --->   Operation 3868 'add' 'add_ln285_144' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 3869 [1/1] (0.00ns)   --->   "%sext_ln285_382 = sext i13 %add_ln285_260" [cc/case_1.cc:285]   --->   Operation 3869 'sext' 'sext_ln285_382' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 3870 [1/1] (3.96ns) (root node of TernaryAdder)   --->   "%add_ln285_243 = add i18 %sext_ln285_382, i18 %add_ln285_144" [cc/case_1.cc:285]   --->   Operation 3870 'add' 'add_ln285_243' <Predicate = true> <Delay = 3.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 81 <SV = 58> <Delay = 8.24>
ST_81 : Operation 3871 [1/1] (0.00ns)   --->   "%m18_21_load = load i32 %m18_21" [cc/case_1.cc:285]   --->   Operation 3871 'load' 'm18_21_load' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 3872 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i18.i5, i18 %add_ln285_243, i5 0" [cc/case_1.cc:285]   --->   Operation 3872 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 3873 [1/1] (0.00ns)   --->   "%sext_ln277_30 = sext i23 %tmp_6" [cc/case_1.cc:277]   --->   Operation 3873 'sext' 'sext_ln277_30' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 3874 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %tmp1367, i10 0" [cc/case_1.cc:277]   --->   Operation 3874 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 3875 [1/1] (0.00ns)   --->   "%tmp137 = sext i19 %tmp_7" [cc/case_1.cc:277]   --->   Operation 3875 'sext' 'tmp137' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 3876 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln285_261 = add i32 %m18_21_load, i32 %tmp137" [cc/case_1.cc:285]   --->   Operation 3876 'add' 'add_ln285_261' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_81 : Operation 3877 [1/1] (2.28ns)   --->   "%add_ln285_262 = add i24 %sext_ln277_30, i24 32768" [cc/case_1.cc:285]   --->   Operation 3877 'add' 'add_ln285_262' <Predicate = true> <Delay = 2.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 3878 [1/1] (0.00ns)   --->   "%sext_ln285_383 = sext i24 %add_ln285_262" [cc/case_1.cc:285]   --->   Operation 3878 'sext' 'sext_ln285_383' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 3879 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln285_246 = add i32 %sext_ln285_383, i32 %add_ln285_261" [cc/case_1.cc:285]   --->   Operation 3879 'add' 'add_ln285_246' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_81 : Operation 3880 [1/1] (1.58ns)   --->   "%store_ln22 = store i32 %add_ln285_246, i32 %m18_26" [cc/case_1.cc:22]   --->   Operation 3880 'store' 'store_ln22' <Predicate = true> <Delay = 1.58>
ST_81 : Operation 3881 [1/1] (0.00ns)   --->   "%br_ln305 = br void %for.inc1186" [cc/case_1.cc:305]   --->   Operation 3881 'br' 'br_ln305' <Predicate = true> <Delay = 0.00>

State 82 <SV = 59> <Delay = 7.43>
ST_82 : Operation 3882 [1/1] (0.00ns)   --->   "%i_s5_0_1 = load i6 %i_s5_0" [cc/case_1.cc:305]   --->   Operation 3882 'load' 'i_s5_0_1' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 3883 [1/1] (1.82ns)   --->   "%icmp_ln305 = icmp_eq  i6 %i_s5_0_1, i6 32" [cc/case_1.cc:305]   --->   Operation 3883 'icmp' 'icmp_ln305' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3884 [1/1] (1.82ns)   --->   "%add_ln305 = add i6 %i_s5_0_1, i6 1" [cc/case_1.cc:305]   --->   Operation 3884 'add' 'add_ln305' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3885 [1/1] (0.00ns)   --->   "%br_ln305 = br i1 %icmp_ln305, void %fpga_resource_hint.for.inc1186.18563, void %for.cond.cleanup1142" [cc/case_1.cc:305]   --->   Operation 3885 'br' 'br_ln305' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 3886 [1/1] (0.00ns)   --->   "%zext_ln305 = zext i6 %i_s5_0_1" [cc/case_1.cc:305]   --->   Operation 3886 'zext' 'zext_ln305' <Predicate = (!icmp_ln305)> <Delay = 0.00>
ST_82 : Operation 3887 [1/1] (0.00ns)   --->   "%in_data_8_addr_36 = getelementptr i3 %in_data_8, i64 0, i64 %zext_ln305" [cc/case_1.cc:306]   --->   Operation 3887 'getelementptr' 'in_data_8_addr_36' <Predicate = (!icmp_ln305)> <Delay = 0.00>
ST_82 : Operation 3888 [2/2] (2.32ns)   --->   "%in_data_8_load_36 = load i5 %in_data_8_addr_36" [cc/case_1.cc:306]   --->   Operation 3888 'load' 'in_data_8_load_36' <Predicate = (!icmp_ln305)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_82 : Operation 3889 [1/1] (0.00ns)   --->   "%in_data_4_addr_37 = getelementptr i3 %in_data_4, i64 0, i64 %zext_ln305" [cc/case_1.cc:308]   --->   Operation 3889 'getelementptr' 'in_data_4_addr_37' <Predicate = (!icmp_ln305)> <Delay = 0.00>
ST_82 : Operation 3890 [2/2] (2.32ns)   --->   "%in_data_4_load_37 = load i5 %in_data_4_addr_37" [cc/case_1.cc:308]   --->   Operation 3890 'load' 'in_data_4_load_37' <Predicate = (!icmp_ln305)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_82 : Operation 3891 [1/1] (0.00ns)   --->   "%in_data_14_addr_36 = getelementptr i3 %in_data_14, i64 0, i64 %zext_ln305" [cc/case_1.cc:309]   --->   Operation 3891 'getelementptr' 'in_data_14_addr_36' <Predicate = (!icmp_ln305)> <Delay = 0.00>
ST_82 : Operation 3892 [2/2] (2.32ns)   --->   "%in_data_14_load_36 = load i5 %in_data_14_addr_36" [cc/case_1.cc:309]   --->   Operation 3892 'load' 'in_data_14_load_36' <Predicate = (!icmp_ln305)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_82 : Operation 3893 [1/1] (0.00ns)   --->   "%in_data_0_addr_36 = getelementptr i3 %in_data_0, i64 0, i64 %zext_ln305" [cc/case_1.cc:309]   --->   Operation 3893 'getelementptr' 'in_data_0_addr_36' <Predicate = (!icmp_ln305)> <Delay = 0.00>
ST_82 : Operation 3894 [2/2] (2.32ns)   --->   "%in_data_0_load_36 = load i5 %in_data_0_addr_36" [cc/case_1.cc:309]   --->   Operation 3894 'load' 'in_data_0_load_36' <Predicate = (!icmp_ln305)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_82 : Operation 3895 [1/1] (0.00ns)   --->   "%in_data_12_addr_35 = getelementptr i3 %in_data_12, i64 0, i64 %zext_ln305" [cc/case_1.cc:311]   --->   Operation 3895 'getelementptr' 'in_data_12_addr_35' <Predicate = (!icmp_ln305)> <Delay = 0.00>
ST_82 : Operation 3896 [2/2] (2.32ns)   --->   "%in_data_12_load_35 = load i5 %in_data_12_addr_35" [cc/case_1.cc:311]   --->   Operation 3896 'load' 'in_data_12_load_35' <Predicate = (!icmp_ln305)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_82 : Operation 3897 [1/1] (0.00ns)   --->   "%in_data_6_addr_34 = getelementptr i3 %in_data_6, i64 0, i64 %zext_ln305" [cc/case_1.cc:311]   --->   Operation 3897 'getelementptr' 'in_data_6_addr_34' <Predicate = (!icmp_ln305)> <Delay = 0.00>
ST_82 : Operation 3898 [2/2] (2.32ns)   --->   "%in_data_6_load_33 = load i5 %in_data_6_addr_34" [cc/case_1.cc:311]   --->   Operation 3898 'load' 'in_data_6_load_33' <Predicate = (!icmp_ln305)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_82 : Operation 3899 [1/1] (1.58ns)   --->   "%store_ln305 = store i6 %add_ln305, i6 %i_s5_0" [cc/case_1.cc:305]   --->   Operation 3899 'store' 'store_ln305' <Predicate = (!icmp_ln305)> <Delay = 1.58>
ST_82 : Operation 3900 [1/1] (0.00ns)   --->   "%mul_i734_phi_load = load i7 %mul_i734_phi"   --->   Operation 3900 'load' 'mul_i734_phi_load' <Predicate = (icmp_ln305)> <Delay = 0.00>
ST_82 : Operation 3901 [1/1] (0.00ns)   --->   "%mul_i5282_phi_load = load i5 %mul_i5282_phi"   --->   Operation 3901 'load' 'mul_i5282_phi_load' <Predicate = (icmp_ln305)> <Delay = 0.00>
ST_82 : Operation 3902 [1/1] (3.49ns)   --->   "%mul_i455 = mul i5 %sext_ln155_1, i5 %mul_i5282_phi_load" [cc/case_1.cc:155]   --->   Operation 3902 'mul' 'mul_i455' <Predicate = (icmp_ln305)> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3903 [1/1] (0.00ns)   --->   "%mul_i5778_313576_cast1043 = sext i4 %mul_i5778_313576"   --->   Operation 3903 'sext' 'mul_i5778_313576_cast1043' <Predicate = (icmp_ln305)> <Delay = 0.00>
ST_82 : Operation 3904 [1/1] (3.74ns)   --->   "%conv_i378 = mul i7 %mul_i734_phi_load, i7 %mul_i5778_313576_cast1043"   --->   Operation 3904 'mul' 'conv_i378' <Predicate = (icmp_ln305)> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3905 [1/1] (0.00ns)   --->   "%mul_i455_cast = sext i5 %mul_i455" [cc/case_1.cc:155]   --->   Operation 3905 'sext' 'mul_i455_cast' <Predicate = (icmp_ln305)> <Delay = 0.00>
ST_82 : Operation 3906 [1/1] (0.00ns)   --->   "%conv_i378_cast = sext i7 %conv_i378"   --->   Operation 3906 'sext' 'conv_i378_cast' <Predicate = (icmp_ln305)> <Delay = 0.00>
ST_82 : Operation 3907 [1/1] (0.00ns)   --->   "%in_data_10_addr_3 = getelementptr i3 %in_data_10, i64 0, i64 0"   --->   Operation 3907 'getelementptr' 'in_data_10_addr_3' <Predicate = (icmp_ln305)> <Delay = 0.00>
ST_82 : Operation 3908 [2/2] (2.32ns)   --->   "%in_data_10_load_2 = load i5 %in_data_10_addr_3"   --->   Operation 3908 'load' 'in_data_10_load_2' <Predicate = (icmp_ln305)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_82 : Operation 3909 [1/1] (0.00ns)   --->   "%in_data_10_addr_4 = getelementptr i3 %in_data_10, i64 0, i64 1"   --->   Operation 3909 'getelementptr' 'in_data_10_addr_4' <Predicate = (icmp_ln305)> <Delay = 0.00>
ST_82 : Operation 3910 [2/2] (2.32ns)   --->   "%in_data_10_load_3 = load i5 %in_data_10_addr_4"   --->   Operation 3910 'load' 'in_data_10_load_3' <Predicate = (icmp_ln305)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_82 : Operation 3911 [1/1] (1.82ns)   --->   "%add_ln321_23 = add i7 %sext_ln139_30, i7 %sext_ln139_31" [cc/case_1.cc:321]   --->   Operation 3911 'add' 'add_ln321_23' <Predicate = (icmp_ln305)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3912 [1/1] (0.00ns)   --->   "%sext_ln321_24 = sext i7 %add_ln321_23" [cc/case_1.cc:321]   --->   Operation 3912 'sext' 'sext_ln321_24' <Predicate = (icmp_ln305)> <Delay = 0.00>
ST_82 : Operation 3913 [1/1] (1.82ns)   --->   "%add_ln321_24 = add i7 %sext_ln139_27, i7 %sext_ln139_26" [cc/case_1.cc:321]   --->   Operation 3913 'add' 'add_ln321_24' <Predicate = (icmp_ln305)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3914 [1/1] (0.00ns)   --->   "%sext_ln321_25 = sext i7 %add_ln321_24" [cc/case_1.cc:321]   --->   Operation 3914 'sext' 'sext_ln321_25' <Predicate = (icmp_ln305)> <Delay = 0.00>
ST_82 : Operation 3915 [1/1] (1.87ns)   --->   "%add_ln321_25 = add i8 %sext_ln321_25, i8 %sext_ln321_24" [cc/case_1.cc:321]   --->   Operation 3915 'add' 'add_ln321_25' <Predicate = (icmp_ln305)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3916 [1/1] (0.00ns)   --->   "%sext_ln321_26 = sext i8 %add_ln321_25" [cc/case_1.cc:321]   --->   Operation 3916 'sext' 'sext_ln321_26' <Predicate = (icmp_ln305)> <Delay = 0.00>
ST_82 : Operation 3917 [1/1] (1.82ns)   --->   "%add_ln321_26 = add i7 %sext_ln139_19, i7 %sext_ln139_18" [cc/case_1.cc:321]   --->   Operation 3917 'add' 'add_ln321_26' <Predicate = (icmp_ln305)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3918 [1/1] (0.00ns)   --->   "%sext_ln321_27 = sext i7 %add_ln321_26" [cc/case_1.cc:321]   --->   Operation 3918 'sext' 'sext_ln321_27' <Predicate = (icmp_ln305)> <Delay = 0.00>
ST_82 : Operation 3919 [1/1] (1.82ns)   --->   "%add_ln321_27 = add i7 %sext_ln139_28, i7 %sext_ln139_29" [cc/case_1.cc:321]   --->   Operation 3919 'add' 'add_ln321_27' <Predicate = (icmp_ln305)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3920 [1/1] (0.00ns)   --->   "%sext_ln321_28 = sext i7 %add_ln321_27" [cc/case_1.cc:321]   --->   Operation 3920 'sext' 'sext_ln321_28' <Predicate = (icmp_ln305)> <Delay = 0.00>
ST_82 : Operation 3921 [1/1] (1.87ns)   --->   "%add_ln321_28 = add i8 %sext_ln321_28, i8 %sext_ln321_27" [cc/case_1.cc:321]   --->   Operation 3921 'add' 'add_ln321_28' <Predicate = (icmp_ln305)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3922 [1/1] (0.00ns)   --->   "%sext_ln321_29 = sext i8 %add_ln321_28" [cc/case_1.cc:321]   --->   Operation 3922 'sext' 'sext_ln321_29' <Predicate = (icmp_ln305)> <Delay = 0.00>
ST_82 : Operation 3923 [1/1] (1.91ns)   --->   "%add_ln321_29 = add i9 %sext_ln321_29, i9 %sext_ln321_26" [cc/case_1.cc:321]   --->   Operation 3923 'add' 'add_ln321_29' <Predicate = (icmp_ln305)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3924 [1/1] (0.00ns)   --->   "%sext_ln321_30 = sext i9 %add_ln321_29" [cc/case_1.cc:321]   --->   Operation 3924 'sext' 'sext_ln321_30' <Predicate = (icmp_ln305)> <Delay = 0.00>
ST_82 : Operation 3925 [1/1] (1.82ns)   --->   "%add_ln321_30 = add i7 %sext_ln139_1, i7 %sext_ln139_17" [cc/case_1.cc:321]   --->   Operation 3925 'add' 'add_ln321_30' <Predicate = (icmp_ln305)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3926 [1/1] (0.00ns)   --->   "%sext_ln321_31 = sext i7 %add_ln321_30" [cc/case_1.cc:321]   --->   Operation 3926 'sext' 'sext_ln321_31' <Predicate = (icmp_ln305)> <Delay = 0.00>
ST_82 : Operation 3927 [1/1] (1.82ns)   --->   "%add_ln321_31 = add i7 %sext_ln139_24, i7 %sext_ln139_25" [cc/case_1.cc:321]   --->   Operation 3927 'add' 'add_ln321_31' <Predicate = (icmp_ln305)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3928 [1/1] (0.00ns)   --->   "%sext_ln321_32 = sext i7 %add_ln321_31" [cc/case_1.cc:321]   --->   Operation 3928 'sext' 'sext_ln321_32' <Predicate = (icmp_ln305)> <Delay = 0.00>
ST_82 : Operation 3929 [1/1] (1.87ns)   --->   "%add_ln321_32 = add i8 %sext_ln321_32, i8 %sext_ln321_31" [cc/case_1.cc:321]   --->   Operation 3929 'add' 'add_ln321_32' <Predicate = (icmp_ln305)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3930 [1/1] (0.00ns)   --->   "%sext_ln321_33 = sext i8 %add_ln321_32" [cc/case_1.cc:321]   --->   Operation 3930 'sext' 'sext_ln321_33' <Predicate = (icmp_ln305)> <Delay = 0.00>
ST_82 : Operation 3931 [1/1] (1.82ns)   --->   "%add_ln321_33 = add i7 %sext_ln139_22, i7 %sext_ln139_23" [cc/case_1.cc:321]   --->   Operation 3931 'add' 'add_ln321_33' <Predicate = (icmp_ln305)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3932 [1/1] (0.00ns)   --->   "%sext_ln321_34 = sext i7 %add_ln321_33" [cc/case_1.cc:321]   --->   Operation 3932 'sext' 'sext_ln321_34' <Predicate = (icmp_ln305)> <Delay = 0.00>
ST_82 : Operation 3933 [1/1] (1.82ns)   --->   "%add_ln321_34 = add i7 %sext_ln139_20, i7 %sext_ln139_21" [cc/case_1.cc:321]   --->   Operation 3933 'add' 'add_ln321_34' <Predicate = (icmp_ln305)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3934 [1/1] (0.00ns)   --->   "%sext_ln321_35 = sext i7 %add_ln321_34" [cc/case_1.cc:321]   --->   Operation 3934 'sext' 'sext_ln321_35' <Predicate = (icmp_ln305)> <Delay = 0.00>
ST_82 : Operation 3935 [1/1] (1.87ns)   --->   "%add_ln321_35 = add i8 %sext_ln321_35, i8 %sext_ln321_34" [cc/case_1.cc:321]   --->   Operation 3935 'add' 'add_ln321_35' <Predicate = (icmp_ln305)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3936 [1/1] (0.00ns)   --->   "%sext_ln321_36 = sext i8 %add_ln321_35" [cc/case_1.cc:321]   --->   Operation 3936 'sext' 'sext_ln321_36' <Predicate = (icmp_ln305)> <Delay = 0.00>
ST_82 : Operation 3937 [1/1] (1.91ns)   --->   "%add_ln321_36 = add i9 %sext_ln321_36, i9 %sext_ln321_33" [cc/case_1.cc:321]   --->   Operation 3937 'add' 'add_ln321_36' <Predicate = (icmp_ln305)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3938 [1/1] (0.00ns)   --->   "%sext_ln321_37 = sext i9 %add_ln321_36" [cc/case_1.cc:321]   --->   Operation 3938 'sext' 'sext_ln321_37' <Predicate = (icmp_ln305)> <Delay = 0.00>
ST_82 : Operation 3939 [1/1] (1.82ns)   --->   "%add_ln321_37 = add i10 %sext_ln321_37, i10 %sext_ln321_30" [cc/case_1.cc:321]   --->   Operation 3939 'add' 'add_ln321_37' <Predicate = (icmp_ln305)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3940 [1/1] (1.82ns)   --->   "%add_ln321_38 = add i7 %sext_ln139_2, i7 %sext_ln139_6" [cc/case_1.cc:321]   --->   Operation 3940 'add' 'add_ln321_38' <Predicate = (icmp_ln305)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3941 [1/1] (0.00ns)   --->   "%sext_ln321_39 = sext i7 %add_ln321_38" [cc/case_1.cc:321]   --->   Operation 3941 'sext' 'sext_ln321_39' <Predicate = (icmp_ln305)> <Delay = 0.00>
ST_82 : Operation 3942 [1/1] (1.87ns)   --->   "%add_ln321_39 = add i8 %sext_ln321_39, i8 %sext_ln139_34" [cc/case_1.cc:321]   --->   Operation 3942 'add' 'add_ln321_39' <Predicate = (icmp_ln305)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3943 [1/1] (0.00ns)   --->   "%sext_ln321_40 = sext i8 %add_ln321_39" [cc/case_1.cc:321]   --->   Operation 3943 'sext' 'sext_ln321_40' <Predicate = (icmp_ln305)> <Delay = 0.00>
ST_82 : Operation 3944 [1/1] (1.82ns)   --->   "%add_ln321_40 = add i7 %sext_ln139_5, i7 %sext_ln139_8" [cc/case_1.cc:321]   --->   Operation 3944 'add' 'add_ln321_40' <Predicate = (icmp_ln305)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3945 [1/1] (0.00ns)   --->   "%sext_ln321_41 = sext i7 %add_ln321_40" [cc/case_1.cc:321]   --->   Operation 3945 'sext' 'sext_ln321_41' <Predicate = (icmp_ln305)> <Delay = 0.00>
ST_82 : Operation 3946 [1/1] (1.82ns)   --->   "%add_ln321_41 = add i7 %sext_ln139_7, i7 %sext_ln139_10" [cc/case_1.cc:321]   --->   Operation 3946 'add' 'add_ln321_41' <Predicate = (icmp_ln305)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3947 [1/1] (0.00ns)   --->   "%sext_ln321_42 = sext i7 %add_ln321_41" [cc/case_1.cc:321]   --->   Operation 3947 'sext' 'sext_ln321_42' <Predicate = (icmp_ln305)> <Delay = 0.00>
ST_82 : Operation 3948 [1/1] (1.87ns)   --->   "%add_ln321_42 = add i8 %sext_ln321_42, i8 %sext_ln321_41" [cc/case_1.cc:321]   --->   Operation 3948 'add' 'add_ln321_42' <Predicate = (icmp_ln305)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3949 [1/1] (0.00ns)   --->   "%sext_ln321_43 = sext i8 %add_ln321_42" [cc/case_1.cc:321]   --->   Operation 3949 'sext' 'sext_ln321_43' <Predicate = (icmp_ln305)> <Delay = 0.00>
ST_82 : Operation 3950 [1/1] (1.91ns)   --->   "%add_ln321_43 = add i9 %sext_ln321_43, i9 %sext_ln321_40" [cc/case_1.cc:321]   --->   Operation 3950 'add' 'add_ln321_43' <Predicate = (icmp_ln305)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3951 [1/1] (0.00ns)   --->   "%sext_ln321_44 = sext i9 %add_ln321_43" [cc/case_1.cc:321]   --->   Operation 3951 'sext' 'sext_ln321_44' <Predicate = (icmp_ln305)> <Delay = 0.00>
ST_82 : Operation 3952 [1/1] (1.82ns)   --->   "%add_ln321_44 = add i7 %sext_ln139_9, i7 %sext_ln139_12" [cc/case_1.cc:321]   --->   Operation 3952 'add' 'add_ln321_44' <Predicate = (icmp_ln305)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3953 [1/1] (0.00ns)   --->   "%sext_ln321_45 = sext i7 %add_ln321_44" [cc/case_1.cc:321]   --->   Operation 3953 'sext' 'sext_ln321_45' <Predicate = (icmp_ln305)> <Delay = 0.00>
ST_82 : Operation 3954 [1/1] (1.82ns)   --->   "%add_ln321_45 = add i7 %sext_ln139_11, i7 %sext_ln139_14" [cc/case_1.cc:321]   --->   Operation 3954 'add' 'add_ln321_45' <Predicate = (icmp_ln305)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3955 [1/1] (0.00ns)   --->   "%sext_ln321_46 = sext i7 %add_ln321_45" [cc/case_1.cc:321]   --->   Operation 3955 'sext' 'sext_ln321_46' <Predicate = (icmp_ln305)> <Delay = 0.00>
ST_82 : Operation 3956 [1/1] (1.87ns)   --->   "%add_ln321_46 = add i8 %sext_ln321_46, i8 %sext_ln321_45" [cc/case_1.cc:321]   --->   Operation 3956 'add' 'add_ln321_46' <Predicate = (icmp_ln305)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3957 [1/1] (0.00ns)   --->   "%sext_ln321_47 = sext i8 %add_ln321_46" [cc/case_1.cc:321]   --->   Operation 3957 'sext' 'sext_ln321_47' <Predicate = (icmp_ln305)> <Delay = 0.00>
ST_82 : Operation 3958 [1/1] (1.82ns)   --->   "%add_ln321_47 = add i7 %sext_ln139_13, i7 %sext_ln139_16" [cc/case_1.cc:321]   --->   Operation 3958 'add' 'add_ln321_47' <Predicate = (icmp_ln305)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3959 [1/1] (0.00ns)   --->   "%sext_ln321_48 = sext i7 %add_ln321_47" [cc/case_1.cc:321]   --->   Operation 3959 'sext' 'sext_ln321_48' <Predicate = (icmp_ln305)> <Delay = 0.00>
ST_82 : Operation 3960 [1/1] (1.82ns)   --->   "%add_ln321_48 = add i7 %sext_ln139_15, i7 %sext_ln139_32" [cc/case_1.cc:321]   --->   Operation 3960 'add' 'add_ln321_48' <Predicate = (icmp_ln305)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3961 [1/1] (0.00ns)   --->   "%sext_ln321_49 = sext i7 %add_ln321_48" [cc/case_1.cc:321]   --->   Operation 3961 'sext' 'sext_ln321_49' <Predicate = (icmp_ln305)> <Delay = 0.00>
ST_82 : Operation 3962 [1/1] (1.87ns)   --->   "%add_ln321_49 = add i8 %sext_ln321_49, i8 %sext_ln321_48" [cc/case_1.cc:321]   --->   Operation 3962 'add' 'add_ln321_49' <Predicate = (icmp_ln305)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3963 [1/1] (0.00ns)   --->   "%sext_ln321_50 = sext i8 %add_ln321_49" [cc/case_1.cc:321]   --->   Operation 3963 'sext' 'sext_ln321_50' <Predicate = (icmp_ln305)> <Delay = 0.00>
ST_82 : Operation 3964 [1/1] (1.91ns)   --->   "%add_ln321_50 = add i9 %sext_ln321_50, i9 %sext_ln321_47" [cc/case_1.cc:321]   --->   Operation 3964 'add' 'add_ln321_50' <Predicate = (icmp_ln305)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3965 [1/1] (0.00ns)   --->   "%sext_ln321_51 = sext i9 %add_ln321_50" [cc/case_1.cc:321]   --->   Operation 3965 'sext' 'sext_ln321_51' <Predicate = (icmp_ln305)> <Delay = 0.00>
ST_82 : Operation 3966 [1/1] (1.82ns)   --->   "%add_ln321_51 = add i10 %sext_ln321_51, i10 %sext_ln321_44" [cc/case_1.cc:321]   --->   Operation 3966 'add' 'add_ln321_51' <Predicate = (icmp_ln305)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 3967 [1/1] (1.87ns)   --->   "%add_ln314 = add i8 %conv_i378_cast, i8 %mul_i455_cast" [cc/case_1.cc:314]   --->   Operation 3967 'add' 'add_ln314' <Predicate = (icmp_ln305)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 60> <Delay = 8.53>
ST_83 : Operation 3968 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_8_load_36 = load i5 %in_data_8_addr_36" [cc/case_1.cc:306]   --->   Operation 3968 'load' 'in_data_8_load_36' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_83 : Operation 3969 [1/1] (0.00ns)   --->   "%sext_ln306 = sext i3 %in_data_8_load_36" [cc/case_1.cc:306]   --->   Operation 3969 'sext' 'sext_ln306' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 3970 [1/1] (4.34ns)   --->   "%m138 = mul i7 %sext_ln285_184, i7 %sext_ln306" [cc/case_1.cc:305]   --->   Operation 3970 'mul' 'm138' <Predicate = true> <Delay = 4.34> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 3971 [1/1] (0.00ns)   --->   "%specfucore_ln71 = specfucore void @_ssdm_op_SpecFUCore, i7 %m138, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:71]   --->   Operation 3971 'specfucore' 'specfucore_ln71' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 3972 [1/1] (0.00ns)   --->   "%specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i7 %m138, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/directive.tcl:63]   --->   Operation 3972 'specfucore' 'specfucore_ln63' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 3973 [1/1] (0.00ns)   --->   "%specfucore_ln550 = specfucore void @_ssdm_op_SpecFUCore, i7 %m138, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:550]   --->   Operation 3973 'specfucore' 'specfucore_ln550' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 3974 [1/1] (0.00ns)   --->   "%specfucore_ln518 = specfucore void @_ssdm_op_SpecFUCore, i7 %m138, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:518]   --->   Operation 3974 'specfucore' 'specfucore_ln518' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 3975 [1/1] (0.00ns)   --->   "%specfucore_ln480 = specfucore void @_ssdm_op_SpecFUCore, i7 %m138, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:480]   --->   Operation 3975 'specfucore' 'specfucore_ln480' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 3976 [1/1] (0.00ns)   --->   "%specfucore_ln446 = specfucore void @_ssdm_op_SpecFUCore, i7 %m138, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:446]   --->   Operation 3976 'specfucore' 'specfucore_ln446' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 3977 [1/1] (0.00ns)   --->   "%specfucore_ln411 = specfucore void @_ssdm_op_SpecFUCore, i7 %m138, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:411]   --->   Operation 3977 'specfucore' 'specfucore_ln411' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 3978 [1/1] (0.00ns)   --->   "%specfucore_ln377 = specfucore void @_ssdm_op_SpecFUCore, i7 %m138, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:377]   --->   Operation 3978 'specfucore' 'specfucore_ln377' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 3979 [1/1] (0.00ns)   --->   "%specfucore_ln36 = specfucore void @_ssdm_op_SpecFUCore, i7 %m138, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:36]   --->   Operation 3979 'specfucore' 'specfucore_ln36' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 3980 [1/1] (0.00ns)   --->   "%specfucore_ln342 = specfucore void @_ssdm_op_SpecFUCore, i7 %m138, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:342]   --->   Operation 3980 'specfucore' 'specfucore_ln342' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 3981 [1/1] (0.00ns)   --->   "%specfucore_ln308 = specfucore void @_ssdm_op_SpecFUCore, i7 %m138, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:308]   --->   Operation 3981 'specfucore' 'specfucore_ln308' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 3982 [1/1] (0.00ns)   --->   "%specfucore_ln274 = specfucore void @_ssdm_op_SpecFUCore, i7 %m138, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:274]   --->   Operation 3982 'specfucore' 'specfucore_ln274' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 3983 [1/1] (0.00ns)   --->   "%specfucore_ln241 = specfucore void @_ssdm_op_SpecFUCore, i7 %m138, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:241]   --->   Operation 3983 'specfucore' 'specfucore_ln241' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 3984 [1/1] (0.00ns)   --->   "%specfucore_ln209 = specfucore void @_ssdm_op_SpecFUCore, i7 %m138, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:209]   --->   Operation 3984 'specfucore' 'specfucore_ln209' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 3985 [1/1] (0.00ns)   --->   "%specfucore_ln175 = specfucore void @_ssdm_op_SpecFUCore, i7 %m138, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:175]   --->   Operation 3985 'specfucore' 'specfucore_ln175' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 3986 [1/1] (0.00ns)   --->   "%specfucore_ln143 = specfucore void @_ssdm_op_SpecFUCore, i7 %m138, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:143]   --->   Operation 3986 'specfucore' 'specfucore_ln143' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 3987 [1/1] (0.00ns)   --->   "%specfucore_ln105 = specfucore void @_ssdm_op_SpecFUCore, i7 %m138, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:105]   --->   Operation 3987 'specfucore' 'specfucore_ln105' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 3988 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_4_load_37 = load i5 %in_data_4_addr_37" [cc/case_1.cc:308]   --->   Operation 3988 'load' 'in_data_4_load_37' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_83 : Operation 3989 [1/1] (0.00ns)   --->   "%sext_ln308 = sext i3 %in_data_4_load_37" [cc/case_1.cc:308]   --->   Operation 3989 'sext' 'sext_ln308' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 3990 [1/1] (1.54ns)   --->   "%m139 = add i12 %sext_ln308, i12 %empty_69" [cc/case_1.cc:308]   --->   Operation 3990 'add' 'm139' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 3991 [1/1] (0.00ns)   --->   "%specfucore_ln72 = specfucore void @_ssdm_op_SpecFUCore, i12 %m139, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:72]   --->   Operation 3991 'specfucore' 'specfucore_ln72' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 3992 [1/1] (0.00ns)   --->   "%specfucore_ln64 = specfucore void @_ssdm_op_SpecFUCore, i12 %m139, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/directive.tcl:64]   --->   Operation 3992 'specfucore' 'specfucore_ln64' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 3993 [1/1] (0.00ns)   --->   "%specfucore_ln551 = specfucore void @_ssdm_op_SpecFUCore, i12 %m139, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:551]   --->   Operation 3993 'specfucore' 'specfucore_ln551' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 3994 [1/1] (0.00ns)   --->   "%specfucore_ln519 = specfucore void @_ssdm_op_SpecFUCore, i12 %m139, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:519]   --->   Operation 3994 'specfucore' 'specfucore_ln519' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 3995 [1/1] (0.00ns)   --->   "%specfucore_ln481 = specfucore void @_ssdm_op_SpecFUCore, i12 %m139, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:481]   --->   Operation 3995 'specfucore' 'specfucore_ln481' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 3996 [1/1] (0.00ns)   --->   "%specfucore_ln447 = specfucore void @_ssdm_op_SpecFUCore, i12 %m139, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:447]   --->   Operation 3996 'specfucore' 'specfucore_ln447' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 3997 [1/1] (0.00ns)   --->   "%specfucore_ln412 = specfucore void @_ssdm_op_SpecFUCore, i12 %m139, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:412]   --->   Operation 3997 'specfucore' 'specfucore_ln412' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 3998 [1/1] (0.00ns)   --->   "%specfucore_ln378 = specfucore void @_ssdm_op_SpecFUCore, i12 %m139, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:378]   --->   Operation 3998 'specfucore' 'specfucore_ln378' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 3999 [1/1] (0.00ns)   --->   "%specfucore_ln37 = specfucore void @_ssdm_op_SpecFUCore, i12 %m139, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:37]   --->   Operation 3999 'specfucore' 'specfucore_ln37' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 4000 [1/1] (0.00ns)   --->   "%specfucore_ln343 = specfucore void @_ssdm_op_SpecFUCore, i12 %m139, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:343]   --->   Operation 4000 'specfucore' 'specfucore_ln343' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 4001 [1/1] (0.00ns)   --->   "%specfucore_ln309 = specfucore void @_ssdm_op_SpecFUCore, i12 %m139, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:309]   --->   Operation 4001 'specfucore' 'specfucore_ln309' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 4002 [1/1] (0.00ns)   --->   "%specfucore_ln275 = specfucore void @_ssdm_op_SpecFUCore, i12 %m139, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:275]   --->   Operation 4002 'specfucore' 'specfucore_ln275' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 4003 [1/1] (0.00ns)   --->   "%specfucore_ln242 = specfucore void @_ssdm_op_SpecFUCore, i12 %m139, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:242]   --->   Operation 4003 'specfucore' 'specfucore_ln242' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 4004 [1/1] (0.00ns)   --->   "%specfucore_ln210 = specfucore void @_ssdm_op_SpecFUCore, i12 %m139, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:210]   --->   Operation 4004 'specfucore' 'specfucore_ln210' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 4005 [1/1] (0.00ns)   --->   "%specfucore_ln176 = specfucore void @_ssdm_op_SpecFUCore, i12 %m139, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:176]   --->   Operation 4005 'specfucore' 'specfucore_ln176' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 4006 [1/1] (0.00ns)   --->   "%specfucore_ln144 = specfucore void @_ssdm_op_SpecFUCore, i12 %m139, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:144]   --->   Operation 4006 'specfucore' 'specfucore_ln144' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 4007 [1/1] (0.00ns)   --->   "%specfucore_ln106 = specfucore void @_ssdm_op_SpecFUCore, i12 %m139, i64 8, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:106]   --->   Operation 4007 'specfucore' 'specfucore_ln106' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 4008 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_14_load_36 = load i5 %in_data_14_addr_36" [cc/case_1.cc:309]   --->   Operation 4008 'load' 'in_data_14_load_36' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_83 : Operation 4009 [1/1] (0.00ns)   --->   "%sext_ln309 = sext i3 %in_data_14_load_36" [cc/case_1.cc:309]   --->   Operation 4009 'sext' 'sext_ln309' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 4010 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_0_load_36 = load i5 %in_data_0_addr_36" [cc/case_1.cc:309]   --->   Operation 4010 'load' 'in_data_0_load_36' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_83 : Operation 4011 [1/1] (0.00ns)   --->   "%sext_ln309_1 = sext i3 %in_data_0_load_36" [cc/case_1.cc:309]   --->   Operation 4011 'sext' 'sext_ln309_1' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 4012 [1/1] (1.62ns)   --->   "%m140 = mul i4 %sext_ln309_1, i4 %sext_ln309" [cc/case_1.cc:309]   --->   Operation 4012 'mul' 'm140' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 4013 [1/1] (0.00ns)   --->   "%sext_ln310_1 = sext i4 %m140" [cc/case_1.cc:310]   --->   Operation 4013 'sext' 'sext_ln310_1' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 4014 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_12_load_35 = load i5 %in_data_12_addr_35" [cc/case_1.cc:311]   --->   Operation 4014 'load' 'in_data_12_load_35' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_83 : Operation 4015 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_6_load_33 = load i5 %in_data_6_addr_34" [cc/case_1.cc:311]   --->   Operation 4015 'load' 'in_data_6_load_33' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_83 : Operation 4016 [1/1] (0.00ns)   --->   "%sext_ln311 = sext i3 %in_data_12_load_35" [cc/case_1.cc:311]   --->   Operation 4016 'sext' 'sext_ln311' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 4017 [1/1] (0.00ns)   --->   "%sext_ln311_1 = sext i3 %in_data_6_load_33" [cc/case_1.cc:311]   --->   Operation 4017 'sext' 'sext_ln311_1' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 4018 [1/1] (3.22ns)   --->   "%m141 = mul i6 %sext_ln311_1, i6 %sext_ln311" [cc/case_1.cc:311]   --->   Operation 4018 'mul' 'm141' <Predicate = true> <Delay = 3.22> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 4019 [1/1] (0.00ns)   --->   "%specfucore_ln73 = specfucore void @_ssdm_op_SpecFUCore, i6 %m141, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:73]   --->   Operation 4019 'specfucore' 'specfucore_ln73' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 4020 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i6 %m141, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/directive.tcl:65]   --->   Operation 4020 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 4021 [1/1] (0.00ns)   --->   "%specfucore_ln552 = specfucore void @_ssdm_op_SpecFUCore, i6 %m141, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:552]   --->   Operation 4021 'specfucore' 'specfucore_ln552' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 4022 [1/1] (0.00ns)   --->   "%specfucore_ln520 = specfucore void @_ssdm_op_SpecFUCore, i6 %m141, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:520]   --->   Operation 4022 'specfucore' 'specfucore_ln520' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 4023 [1/1] (0.00ns)   --->   "%specfucore_ln482 = specfucore void @_ssdm_op_SpecFUCore, i6 %m141, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:482]   --->   Operation 4023 'specfucore' 'specfucore_ln482' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 4024 [1/1] (0.00ns)   --->   "%specfucore_ln448 = specfucore void @_ssdm_op_SpecFUCore, i6 %m141, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:448]   --->   Operation 4024 'specfucore' 'specfucore_ln448' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 4025 [1/1] (0.00ns)   --->   "%specfucore_ln413 = specfucore void @_ssdm_op_SpecFUCore, i6 %m141, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:413]   --->   Operation 4025 'specfucore' 'specfucore_ln413' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 4026 [1/1] (0.00ns)   --->   "%specfucore_ln38 = specfucore void @_ssdm_op_SpecFUCore, i6 %m141, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:38]   --->   Operation 4026 'specfucore' 'specfucore_ln38' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 4027 [1/1] (0.00ns)   --->   "%specfucore_ln379 = specfucore void @_ssdm_op_SpecFUCore, i6 %m141, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:379]   --->   Operation 4027 'specfucore' 'specfucore_ln379' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 4028 [1/1] (0.00ns)   --->   "%specfucore_ln344 = specfucore void @_ssdm_op_SpecFUCore, i6 %m141, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:344]   --->   Operation 4028 'specfucore' 'specfucore_ln344' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 4029 [1/1] (0.00ns)   --->   "%specfucore_ln310 = specfucore void @_ssdm_op_SpecFUCore, i6 %m141, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:310]   --->   Operation 4029 'specfucore' 'specfucore_ln310' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 4030 [1/1] (0.00ns)   --->   "%specfucore_ln276 = specfucore void @_ssdm_op_SpecFUCore, i6 %m141, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:276]   --->   Operation 4030 'specfucore' 'specfucore_ln276' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 4031 [1/1] (0.00ns)   --->   "%specfucore_ln243 = specfucore void @_ssdm_op_SpecFUCore, i6 %m141, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:243]   --->   Operation 4031 'specfucore' 'specfucore_ln243' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 4032 [1/1] (0.00ns)   --->   "%specfucore_ln211 = specfucore void @_ssdm_op_SpecFUCore, i6 %m141, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:211]   --->   Operation 4032 'specfucore' 'specfucore_ln211' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 4033 [1/1] (0.00ns)   --->   "%specfucore_ln177 = specfucore void @_ssdm_op_SpecFUCore, i6 %m141, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:177]   --->   Operation 4033 'specfucore' 'specfucore_ln177' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 4034 [1/1] (0.00ns)   --->   "%specfucore_ln145 = specfucore void @_ssdm_op_SpecFUCore, i6 %m141, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:145]   --->   Operation 4034 'specfucore' 'specfucore_ln145' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 4035 [1/1] (0.00ns)   --->   "%specfucore_ln107 = specfucore void @_ssdm_op_SpecFUCore, i6 %m141, i64 12, i64 4, i64 18446744073709551615" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:107]   --->   Operation 4035 'specfucore' 'specfucore_ln107' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 4036 [1/1] (1.87ns)   --->   "%add_ln312_1 = add i7 %m138, i7 %sext_ln310_1" [cc/case_1.cc:312]   --->   Operation 4036 'add' 'add_ln312_1' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 4037 [1/1] (0.00ns)   --->   "%store_ln305 = store i7 %m138, i7 %mul_i734_phi" [cc/case_1.cc:305]   --->   Operation 4037 'store' 'store_ln305' <Predicate = true> <Delay = 0.00>

State 84 <SV = 61> <Delay = 7.95>
ST_84 : Operation 4038 [1/1] (0.00ns)   --->   "%m18_26_load_1 = load i32 %m18_26" [cc/case_1.cc:312]   --->   Operation 4038 'load' 'm18_26_load_1' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 4039 [1/1] (0.00ns)   --->   "%specpipeline_ln960 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_29" [/home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:960]   --->   Operation 4039 'specpipeline' 'specpipeline_ln960' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 4040 [1/1] (0.00ns)   --->   "%speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [cc/case_1.cc:22]   --->   Operation 4040 'speclooptripcount' 'speclooptripcount_ln22' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 4041 [1/1] (0.00ns)   --->   "%specloopname_ln305 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34" [cc/case_1.cc:305]   --->   Operation 4041 'specloopname' 'specloopname_ln305' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 4042 [1/1] (0.00ns)   --->   "%rbegin25 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_10" [cc/case_1.cc:305]   --->   Operation 4042 'specregionbegin' 'rbegin25' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 4043 [1/1] (0.00ns)   --->   "%rend94638 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_10, i32 %rbegin25" [cc/case_1.cc:306]   --->   Operation 4043 'specregionend' 'rend94638' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 4044 [1/1] (0.00ns)   --->   "%rbegin26 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_22" [cc/case_1.cc:307]   --->   Operation 4044 'specregionbegin' 'rbegin26' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 4045 [1/1] (0.00ns)   --->   "%rend94604 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_22, i32 %rbegin26" [cc/case_1.cc:308]   --->   Operation 4045 'specregionend' 'rend94604' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 4046 [1/1] (0.00ns)   --->   "%sext_ln310 = sext i12 %m139" [cc/case_1.cc:310]   --->   Operation 4046 'sext' 'sext_ln310' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 4047 [1/1] (0.00ns)   --->   "%rbegin27 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_0" [cc/case_1.cc:310]   --->   Operation 4047 'specregionbegin' 'rbegin27' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 4048 [1/1] (0.00ns)   --->   "%rend94570 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_0, i32 %rbegin27" [cc/case_1.cc:311]   --->   Operation 4048 'specregionend' 'rend94570' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 4049 [1/1] (0.00ns)   --->   "%sext_ln312 = sext i6 %m141" [cc/case_1.cc:312]   --->   Operation 4049 'sext' 'sext_ln312' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 4050 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln312 = add i13 %sext_ln310, i13 %sext_ln312" [cc/case_1.cc:312]   --->   Operation 4050 'add' 'add_ln312' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_84 : Operation 4051 [1/1] (0.00ns)   --->   "%sext_ln312_1 = sext i7 %add_ln312_1" [cc/case_1.cc:312]   --->   Operation 4051 'sext' 'sext_ln312_1' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 4052 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln312_2 = add i13 %sext_ln312_1, i13 %add_ln312" [cc/case_1.cc:312]   --->   Operation 4052 'add' 'add_ln312_2' <Predicate = true> <Delay = 3.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_84 : Operation 4053 [1/1] (0.00ns)   --->   "%sext_ln312_2 = sext i13 %add_ln312_2" [cc/case_1.cc:312]   --->   Operation 4053 'sext' 'sext_ln312_2' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 4054 [1/1] (2.55ns)   --->   "%m18_28 = add i32 %m18_26_load_1, i32 %sext_ln312_2" [cc/case_1.cc:312]   --->   Operation 4054 'add' 'm18_28' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 4055 [1/1] (1.58ns)   --->   "%store_ln22 = store i32 %m18_28, i32 %m18_26" [cc/case_1.cc:22]   --->   Operation 4055 'store' 'store_ln22' <Predicate = true> <Delay = 1.58>
ST_84 : Operation 4056 [1/1] (0.00ns)   --->   "%br_ln305 = br void %for.inc1186" [cc/case_1.cc:305]   --->   Operation 4056 'br' 'br_ln305' <Predicate = true> <Delay = 0.00>

State 85 <SV = 60> <Delay = 3.97>
ST_85 : Operation 4057 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_10_load_2 = load i5 %in_data_10_addr_3"   --->   Operation 4057 'load' 'in_data_10_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_85 : Operation 4058 [1/1] (0.00ns)   --->   "%in_data_10_load_3_cast = sext i3 %in_data_10_load_2"   --->   Operation 4058 'sext' 'in_data_10_load_3_cast' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 4059 [1/1] (1.65ns)   --->   "%add_i305 = add i4 %in_data_10_load_3_cast, i4 %in_data_12_load_cast"   --->   Operation 4059 'add' 'add_i305' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 4060 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_10_load_3 = load i5 %in_data_10_addr_4"   --->   Operation 4060 'load' 'in_data_10_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_85 : Operation 4061 [1/1] (0.00ns)   --->   "%in_data_10_load_4_cast = sext i3 %in_data_10_load_3"   --->   Operation 4061 'sext' 'in_data_10_load_4_cast' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 4062 [1/1] (1.65ns)   --->   "%add_i305_1309 = add i4 %in_data_10_load_4_cast, i4 %in_data_12_load_1_cast"   --->   Operation 4062 'add' 'add_i305_1309' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 4063 [1/1] (0.00ns)   --->   "%in_data_10_addr_5 = getelementptr i3 %in_data_10, i64 0, i64 2"   --->   Operation 4063 'getelementptr' 'in_data_10_addr_5' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 4064 [2/2] (2.32ns)   --->   "%in_data_10_load_4 = load i5 %in_data_10_addr_5"   --->   Operation 4064 'load' 'in_data_10_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_85 : Operation 4065 [1/1] (0.00ns)   --->   "%in_data_10_addr_6 = getelementptr i3 %in_data_10, i64 0, i64 3"   --->   Operation 4065 'getelementptr' 'in_data_10_addr_6' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 4066 [2/2] (2.32ns)   --->   "%in_data_10_load_5 = load i5 %in_data_10_addr_6"   --->   Operation 4066 'load' 'in_data_10_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_85 : Operation 4067 [1/1] (0.00ns)   --->   "%sext_ln321_38 = sext i10 %add_ln321_37" [cc/case_1.cc:321]   --->   Operation 4067 'sext' 'sext_ln321_38' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 4068 [1/1] (0.00ns)   --->   "%sext_ln321_52 = sext i10 %add_ln321_51" [cc/case_1.cc:321]   --->   Operation 4068 'sext' 'sext_ln321_52' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 4069 [1/1] (1.73ns)   --->   "%add_ln321_52 = add i11 %sext_ln321_52, i11 %sext_ln321_38" [cc/case_1.cc:321]   --->   Operation 4069 'add' 'add_ln321_52' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 61> <Delay = 5.70>
ST_86 : Operation 4070 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_10_load_4 = load i5 %in_data_10_addr_5"   --->   Operation 4070 'load' 'in_data_10_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_86 : Operation 4071 [1/1] (0.00ns)   --->   "%in_data_10_load_5_cast = sext i3 %in_data_10_load_4"   --->   Operation 4071 'sext' 'in_data_10_load_5_cast' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 4072 [1/1] (1.65ns)   --->   "%add_i305_2327 = add i4 %in_data_10_load_5_cast, i4 %in_data_12_load_2_cast"   --->   Operation 4072 'add' 'add_i305_2327' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 4073 [1/1] (0.00ns)   --->   "%add_i305_2327_cast = sext i4 %add_i305_2327"   --->   Operation 4073 'sext' 'add_i305_2327_cast' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 4074 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_10_load_5 = load i5 %in_data_10_addr_6"   --->   Operation 4074 'load' 'in_data_10_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_86 : Operation 4075 [1/1] (0.00ns)   --->   "%in_data_10_load_6_cast = sext i3 %in_data_10_load_5"   --->   Operation 4075 'sext' 'in_data_10_load_6_cast' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 4076 [1/1] (1.65ns)   --->   "%add_i305_3345 = add i4 %in_data_10_load_6_cast, i4 %in_data_12_load_3_cast"   --->   Operation 4076 'add' 'add_i305_3345' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 4077 [1/1] (0.00ns)   --->   "%add_i305_3345_cast = sext i4 %add_i305_3345"   --->   Operation 4077 'sext' 'add_i305_3345_cast' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 4078 [1/1] (0.00ns)   --->   "%in_data_10_addr_7 = getelementptr i3 %in_data_10, i64 0, i64 4"   --->   Operation 4078 'getelementptr' 'in_data_10_addr_7' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 4079 [2/2] (2.32ns)   --->   "%in_data_10_load_6 = load i5 %in_data_10_addr_7"   --->   Operation 4079 'load' 'in_data_10_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_86 : Operation 4080 [1/1] (0.00ns)   --->   "%in_data_10_addr_8 = getelementptr i3 %in_data_10, i64 0, i64 5"   --->   Operation 4080 'getelementptr' 'in_data_10_addr_8' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 4081 [2/2] (2.32ns)   --->   "%in_data_10_load_7 = load i5 %in_data_10_addr_8"   --->   Operation 4081 'load' 'in_data_10_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_86 : Operation 4082 [1/1] (1.73ns)   --->   "%add_ln321_15 = add i5 %add_i305_2327_cast, i5 %add_i305_3345_cast" [cc/case_1.cc:321]   --->   Operation 4082 'add' 'add_ln321_15' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 62> <Delay = 3.97>
ST_87 : Operation 4083 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_10_load_6 = load i5 %in_data_10_addr_7"   --->   Operation 4083 'load' 'in_data_10_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_87 : Operation 4084 [1/1] (0.00ns)   --->   "%in_data_10_load_7_cast = sext i3 %in_data_10_load_6"   --->   Operation 4084 'sext' 'in_data_10_load_7_cast' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 4085 [1/1] (1.65ns)   --->   "%add_i305_4363 = add i4 %in_data_10_load_7_cast, i4 %in_data_12_load_4_cast"   --->   Operation 4085 'add' 'add_i305_4363' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 4086 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_10_load_7 = load i5 %in_data_10_addr_8"   --->   Operation 4086 'load' 'in_data_10_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_87 : Operation 4087 [1/1] (0.00ns)   --->   "%in_data_10_load_8_cast = sext i3 %in_data_10_load_7"   --->   Operation 4087 'sext' 'in_data_10_load_8_cast' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 4088 [1/1] (1.65ns)   --->   "%add_i305_5381 = add i4 %in_data_10_load_8_cast, i4 %in_data_12_load_5_cast"   --->   Operation 4088 'add' 'add_i305_5381' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 4089 [1/1] (0.00ns)   --->   "%in_data_10_addr_9 = getelementptr i3 %in_data_10, i64 0, i64 6"   --->   Operation 4089 'getelementptr' 'in_data_10_addr_9' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 4090 [2/2] (2.32ns)   --->   "%in_data_10_load_8 = load i5 %in_data_10_addr_9"   --->   Operation 4090 'load' 'in_data_10_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_87 : Operation 4091 [1/1] (0.00ns)   --->   "%in_data_10_addr_10 = getelementptr i3 %in_data_10, i64 0, i64 7"   --->   Operation 4091 'getelementptr' 'in_data_10_addr_10' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 4092 [2/2] (2.32ns)   --->   "%in_data_10_load_9 = load i5 %in_data_10_addr_10"   --->   Operation 4092 'load' 'in_data_10_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>

State 88 <SV = 63> <Delay = 3.97>
ST_88 : Operation 4093 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_10_load_8 = load i5 %in_data_10_addr_9"   --->   Operation 4093 'load' 'in_data_10_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_88 : Operation 4094 [1/1] (0.00ns)   --->   "%in_data_10_load_9_cast = sext i3 %in_data_10_load_8"   --->   Operation 4094 'sext' 'in_data_10_load_9_cast' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 4095 [1/1] (1.65ns)   --->   "%add_i305_6399 = add i4 %in_data_10_load_9_cast, i4 %in_data_12_load_6_cast"   --->   Operation 4095 'add' 'add_i305_6399' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 4096 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_10_load_9 = load i5 %in_data_10_addr_10"   --->   Operation 4096 'load' 'in_data_10_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_88 : Operation 4097 [1/1] (0.00ns)   --->   "%in_data_10_load_10_cast = sext i3 %in_data_10_load_9"   --->   Operation 4097 'sext' 'in_data_10_load_10_cast' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 4098 [1/1] (1.65ns)   --->   "%add_i305_7417 = add i4 %in_data_10_load_10_cast, i4 %in_data_12_load_7_cast"   --->   Operation 4098 'add' 'add_i305_7417' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 4099 [1/1] (0.00ns)   --->   "%in_data_10_addr_11 = getelementptr i3 %in_data_10, i64 0, i64 8"   --->   Operation 4099 'getelementptr' 'in_data_10_addr_11' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 4100 [2/2] (2.32ns)   --->   "%in_data_10_load_10 = load i5 %in_data_10_addr_11"   --->   Operation 4100 'load' 'in_data_10_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_88 : Operation 4101 [1/1] (0.00ns)   --->   "%in_data_10_addr_12 = getelementptr i3 %in_data_10, i64 0, i64 9"   --->   Operation 4101 'getelementptr' 'in_data_10_addr_12' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 4102 [2/2] (2.32ns)   --->   "%in_data_10_load_11 = load i5 %in_data_10_addr_12"   --->   Operation 4102 'load' 'in_data_10_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>

State 89 <SV = 64> <Delay = 5.70>
ST_89 : Operation 4103 [1/1] (0.00ns)   --->   "%add_i305_cast = sext i4 %add_i305"   --->   Operation 4103 'sext' 'add_i305_cast' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 4104 [1/1] (0.00ns)   --->   "%add_i305_1309_cast = sext i4 %add_i305_1309"   --->   Operation 4104 'sext' 'add_i305_1309_cast' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 4105 [1/1] (0.00ns)   --->   "%add_i305_4363_cast = sext i4 %add_i305_4363"   --->   Operation 4105 'sext' 'add_i305_4363_cast' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 4106 [1/1] (0.00ns)   --->   "%add_i305_5381_cast = sext i4 %add_i305_5381"   --->   Operation 4106 'sext' 'add_i305_5381_cast' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 4107 [1/1] (0.00ns)   --->   "%add_i305_6399_cast = sext i4 %add_i305_6399"   --->   Operation 4107 'sext' 'add_i305_6399_cast' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 4108 [1/1] (0.00ns)   --->   "%add_i305_7417_cast = sext i4 %add_i305_7417"   --->   Operation 4108 'sext' 'add_i305_7417_cast' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 4109 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_10_load_10 = load i5 %in_data_10_addr_11"   --->   Operation 4109 'load' 'in_data_10_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_89 : Operation 4110 [1/1] (0.00ns)   --->   "%in_data_10_load_11_cast = sext i3 %in_data_10_load_10"   --->   Operation 4110 'sext' 'in_data_10_load_11_cast' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 4111 [1/1] (1.65ns)   --->   "%add_i305_8435 = add i4 %in_data_10_load_11_cast, i4 %in_data_12_load_8_cast"   --->   Operation 4111 'add' 'add_i305_8435' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 4112 [1/1] (0.00ns)   --->   "%add_i305_8435_cast = sext i4 %add_i305_8435"   --->   Operation 4112 'sext' 'add_i305_8435_cast' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 4113 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_10_load_11 = load i5 %in_data_10_addr_12"   --->   Operation 4113 'load' 'in_data_10_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_89 : Operation 4114 [1/1] (0.00ns)   --->   "%in_data_10_load_12_cast = sext i3 %in_data_10_load_11"   --->   Operation 4114 'sext' 'in_data_10_load_12_cast' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 4115 [1/1] (1.65ns)   --->   "%add_i305_9453 = add i4 %in_data_10_load_12_cast, i4 %in_data_12_load_9_cast"   --->   Operation 4115 'add' 'add_i305_9453' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 4116 [1/1] (0.00ns)   --->   "%add_i305_9453_cast = sext i4 %add_i305_9453"   --->   Operation 4116 'sext' 'add_i305_9453_cast' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 4117 [1/1] (0.00ns)   --->   "%in_data_10_addr_13 = getelementptr i3 %in_data_10, i64 0, i64 10"   --->   Operation 4117 'getelementptr' 'in_data_10_addr_13' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 4118 [2/2] (2.32ns)   --->   "%in_data_10_load_12 = load i5 %in_data_10_addr_13"   --->   Operation 4118 'load' 'in_data_10_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_89 : Operation 4119 [1/1] (0.00ns)   --->   "%in_data_10_addr_14 = getelementptr i3 %in_data_10, i64 0, i64 11"   --->   Operation 4119 'getelementptr' 'in_data_10_addr_14' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 4120 [2/2] (2.32ns)   --->   "%in_data_10_load_13 = load i5 %in_data_10_addr_14"   --->   Operation 4120 'load' 'in_data_10_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_89 : Operation 4121 [1/1] (1.73ns)   --->   "%add_ln321_11 = add i5 %add_i305_9453_cast, i5 %add_i305_8435_cast" [cc/case_1.cc:321]   --->   Operation 4121 'add' 'add_ln321_11' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 4122 [1/1] (0.00ns)   --->   "%sext_ln321_16 = sext i5 %add_ln321_15" [cc/case_1.cc:321]   --->   Operation 4122 'sext' 'sext_ln321_16' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 4123 [1/1] (1.73ns)   --->   "%add_ln321_16 = add i5 %add_i305_1309_cast, i5 %add_i305_5381_cast" [cc/case_1.cc:321]   --->   Operation 4123 'add' 'add_ln321_16' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 4124 [1/1] (0.00ns)   --->   "%sext_ln321_17 = sext i5 %add_ln321_16" [cc/case_1.cc:321]   --->   Operation 4124 'sext' 'sext_ln321_17' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 4125 [1/1] (1.78ns)   --->   "%add_ln321_17 = add i6 %sext_ln321_17, i6 %sext_ln321_16" [cc/case_1.cc:321]   --->   Operation 4125 'add' 'add_ln321_17' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 4126 [1/1] (1.73ns)   --->   "%add_ln321_18 = add i5 %add_i305_4363_cast, i5 %add_i305_7417_cast" [cc/case_1.cc:321]   --->   Operation 4126 'add' 'add_ln321_18' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 4127 [1/1] (1.73ns)   --->   "%add_ln321_61 = add i5 %add_i305_cast, i5 %add_i305_1309_cast" [cc/case_1.cc:321]   --->   Operation 4127 'add' 'add_ln321_61' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 4128 [1/1] (0.00ns)   --->   "%sext_ln321_58 = sext i5 %add_ln321_61" [cc/case_1.cc:321]   --->   Operation 4128 'sext' 'sext_ln321_58' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 4129 [1/1] (1.78ns)   --->   "%add_ln321_62 = add i6 %sext_ln321_16, i6 %sext_ln321_58" [cc/case_1.cc:321]   --->   Operation 4129 'add' 'add_ln321_62' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 4130 [1/1] (0.00ns)   --->   "%sext_ln321_59 = sext i6 %add_ln321_62" [cc/case_1.cc:321]   --->   Operation 4130 'sext' 'sext_ln321_59' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 4131 [1/1] (1.73ns)   --->   "%add_ln321_63 = add i5 %add_i305_4363_cast, i5 %add_i305_5381_cast" [cc/case_1.cc:321]   --->   Operation 4131 'add' 'add_ln321_63' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 4132 [1/1] (0.00ns)   --->   "%sext_ln321_60 = sext i5 %add_ln321_63" [cc/case_1.cc:321]   --->   Operation 4132 'sext' 'sext_ln321_60' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 4133 [1/1] (1.73ns)   --->   "%add_ln321_64 = add i5 %add_i305_6399_cast, i5 %add_i305_7417_cast" [cc/case_1.cc:321]   --->   Operation 4133 'add' 'add_ln321_64' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 4134 [1/1] (0.00ns)   --->   "%sext_ln321_61 = sext i5 %add_ln321_64" [cc/case_1.cc:321]   --->   Operation 4134 'sext' 'sext_ln321_61' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 4135 [1/1] (1.78ns)   --->   "%add_ln321_65 = add i6 %sext_ln321_61, i6 %sext_ln321_60" [cc/case_1.cc:321]   --->   Operation 4135 'add' 'add_ln321_65' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 4136 [1/1] (0.00ns)   --->   "%sext_ln321_62 = sext i6 %add_ln321_65" [cc/case_1.cc:321]   --->   Operation 4136 'sext' 'sext_ln321_62' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 4137 [1/1] (1.82ns)   --->   "%add_ln321_66 = add i7 %sext_ln321_62, i7 %sext_ln321_59" [cc/case_1.cc:321]   --->   Operation 4137 'add' 'add_ln321_66' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 65> <Delay = 7.48>
ST_90 : Operation 4138 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_10_load_12 = load i5 %in_data_10_addr_13"   --->   Operation 4138 'load' 'in_data_10_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_90 : Operation 4139 [1/1] (0.00ns)   --->   "%in_data_10_load_13_cast = sext i3 %in_data_10_load_12"   --->   Operation 4139 'sext' 'in_data_10_load_13_cast' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 4140 [1/1] (1.65ns)   --->   "%add_i305_10471 = add i4 %in_data_10_load_13_cast, i4 %in_data_12_load_10_cast"   --->   Operation 4140 'add' 'add_i305_10471' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 4141 [1/1] (0.00ns)   --->   "%add_i305_10471_cast = sext i4 %add_i305_10471"   --->   Operation 4141 'sext' 'add_i305_10471_cast' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 4142 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_10_load_13 = load i5 %in_data_10_addr_14"   --->   Operation 4142 'load' 'in_data_10_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_90 : Operation 4143 [1/1] (0.00ns)   --->   "%in_data_10_load_14_cast = sext i3 %in_data_10_load_13"   --->   Operation 4143 'sext' 'in_data_10_load_14_cast' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 4144 [1/1] (1.65ns)   --->   "%add_i305_11489 = add i4 %in_data_10_load_14_cast, i4 %in_data_12_load_11_cast"   --->   Operation 4144 'add' 'add_i305_11489' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 4145 [1/1] (0.00ns)   --->   "%add_i305_11489_cast = sext i4 %add_i305_11489"   --->   Operation 4145 'sext' 'add_i305_11489_cast' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 4146 [1/1] (0.00ns)   --->   "%in_data_10_addr_15 = getelementptr i3 %in_data_10, i64 0, i64 12"   --->   Operation 4146 'getelementptr' 'in_data_10_addr_15' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 4147 [2/2] (2.32ns)   --->   "%in_data_10_load_14 = load i5 %in_data_10_addr_15"   --->   Operation 4147 'load' 'in_data_10_load_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_90 : Operation 4148 [1/1] (0.00ns)   --->   "%in_data_10_addr_16 = getelementptr i3 %in_data_10, i64 0, i64 13"   --->   Operation 4148 'getelementptr' 'in_data_10_addr_16' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 4149 [2/2] (2.32ns)   --->   "%in_data_10_load_15 = load i5 %in_data_10_addr_16"   --->   Operation 4149 'load' 'in_data_10_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_90 : Operation 4150 [1/1] (0.00ns)   --->   "%sext_ln321_12 = sext i5 %add_ln321_11" [cc/case_1.cc:321]   --->   Operation 4150 'sext' 'sext_ln321_12' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 4151 [1/1] (1.73ns)   --->   "%add_ln321_12 = add i5 %add_i305_11489_cast, i5 %add_i305_10471_cast" [cc/case_1.cc:321]   --->   Operation 4151 'add' 'add_ln321_12' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 4152 [1/1] (0.00ns)   --->   "%sext_ln321_13 = sext i5 %add_ln321_12" [cc/case_1.cc:321]   --->   Operation 4152 'sext' 'sext_ln321_13' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 4153 [1/1] (1.78ns)   --->   "%add_ln321_13 = add i6 %sext_ln321_13, i6 %sext_ln321_12" [cc/case_1.cc:321]   --->   Operation 4153 'add' 'add_ln321_13' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 66> <Delay = 5.70>
ST_91 : Operation 4154 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_10_load_14 = load i5 %in_data_10_addr_15"   --->   Operation 4154 'load' 'in_data_10_load_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_91 : Operation 4155 [1/1] (0.00ns)   --->   "%in_data_10_load_15_cast = sext i3 %in_data_10_load_14"   --->   Operation 4155 'sext' 'in_data_10_load_15_cast' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 4156 [1/1] (1.65ns)   --->   "%add_i305_12507 = add i4 %in_data_10_load_15_cast, i4 %in_data_12_load_12_cast"   --->   Operation 4156 'add' 'add_i305_12507' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 4157 [1/1] (0.00ns)   --->   "%add_i305_12507_cast = sext i4 %add_i305_12507"   --->   Operation 4157 'sext' 'add_i305_12507_cast' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 4158 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_10_load_15 = load i5 %in_data_10_addr_16"   --->   Operation 4158 'load' 'in_data_10_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_91 : Operation 4159 [1/1] (0.00ns)   --->   "%in_data_10_load_16_cast = sext i3 %in_data_10_load_15"   --->   Operation 4159 'sext' 'in_data_10_load_16_cast' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 4160 [1/1] (1.65ns)   --->   "%add_i305_13525 = add i4 %in_data_10_load_16_cast, i4 %in_data_12_load_13_cast"   --->   Operation 4160 'add' 'add_i305_13525' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 4161 [1/1] (0.00ns)   --->   "%add_i305_13525_cast = sext i4 %add_i305_13525"   --->   Operation 4161 'sext' 'add_i305_13525_cast' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 4162 [1/1] (0.00ns)   --->   "%in_data_10_addr_17 = getelementptr i3 %in_data_10, i64 0, i64 14"   --->   Operation 4162 'getelementptr' 'in_data_10_addr_17' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 4163 [2/2] (2.32ns)   --->   "%in_data_10_load_16 = load i5 %in_data_10_addr_17"   --->   Operation 4163 'load' 'in_data_10_load_16' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_91 : Operation 4164 [1/1] (0.00ns)   --->   "%in_data_10_addr_18 = getelementptr i3 %in_data_10, i64 0, i64 15"   --->   Operation 4164 'getelementptr' 'in_data_10_addr_18' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 4165 [2/2] (2.32ns)   --->   "%in_data_10_load_17 = load i5 %in_data_10_addr_18"   --->   Operation 4165 'load' 'in_data_10_load_17' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_91 : Operation 4166 [1/1] (1.73ns)   --->   "%add_ln321_9 = add i5 %add_i305_13525_cast, i5 %add_i305_12507_cast" [cc/case_1.cc:321]   --->   Operation 4166 'add' 'add_ln321_9' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 67> <Delay = 7.48>
ST_92 : Operation 4167 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_10_load_16 = load i5 %in_data_10_addr_17"   --->   Operation 4167 'load' 'in_data_10_load_16' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_92 : Operation 4168 [1/1] (0.00ns)   --->   "%in_data_10_load_17_cast = sext i3 %in_data_10_load_16"   --->   Operation 4168 'sext' 'in_data_10_load_17_cast' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 4169 [1/1] (1.65ns)   --->   "%add_i305_14543 = add i4 %in_data_10_load_17_cast, i4 %in_data_12_load_14_cast"   --->   Operation 4169 'add' 'add_i305_14543' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 4170 [1/1] (0.00ns)   --->   "%add_i305_14543_cast = sext i4 %add_i305_14543"   --->   Operation 4170 'sext' 'add_i305_14543_cast' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 4171 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_10_load_17 = load i5 %in_data_10_addr_18"   --->   Operation 4171 'load' 'in_data_10_load_17' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_92 : Operation 4172 [1/1] (0.00ns)   --->   "%in_data_10_load_18_cast = sext i3 %in_data_10_load_17"   --->   Operation 4172 'sext' 'in_data_10_load_18_cast' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 4173 [1/1] (1.65ns)   --->   "%add_i305_15561 = add i4 %in_data_10_load_18_cast, i4 %in_data_12_load_15_cast"   --->   Operation 4173 'add' 'add_i305_15561' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 4174 [1/1] (0.00ns)   --->   "%add_i305_15561_cast = sext i4 %add_i305_15561"   --->   Operation 4174 'sext' 'add_i305_15561_cast' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 4175 [1/1] (0.00ns)   --->   "%in_data_10_addr_19 = getelementptr i3 %in_data_10, i64 0, i64 16"   --->   Operation 4175 'getelementptr' 'in_data_10_addr_19' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 4176 [2/2] (2.32ns)   --->   "%in_data_10_load_18 = load i5 %in_data_10_addr_19"   --->   Operation 4176 'load' 'in_data_10_load_18' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_92 : Operation 4177 [1/1] (0.00ns)   --->   "%in_data_10_addr_20 = getelementptr i3 %in_data_10, i64 0, i64 17"   --->   Operation 4177 'getelementptr' 'in_data_10_addr_20' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 4178 [2/2] (2.32ns)   --->   "%in_data_10_load_19 = load i5 %in_data_10_addr_20"   --->   Operation 4178 'load' 'in_data_10_load_19' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_92 : Operation 4179 [1/1] (1.73ns)   --->   "%add_ln321_8 = add i5 %add_i305_14543_cast, i5 %add_i305_15561_cast" [cc/case_1.cc:321]   --->   Operation 4179 'add' 'add_ln321_8' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 4180 [1/1] (0.00ns)   --->   "%sext_ln321_9 = sext i5 %add_ln321_8" [cc/case_1.cc:321]   --->   Operation 4180 'sext' 'sext_ln321_9' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 4181 [1/1] (0.00ns)   --->   "%sext_ln321_10 = sext i5 %add_ln321_9" [cc/case_1.cc:321]   --->   Operation 4181 'sext' 'sext_ln321_10' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 4182 [1/1] (1.78ns)   --->   "%add_ln321_10 = add i6 %sext_ln321_10, i6 %sext_ln321_9" [cc/case_1.cc:321]   --->   Operation 4182 'add' 'add_ln321_10' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 68> <Delay = 7.48>
ST_93 : Operation 4183 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_10_load_18 = load i5 %in_data_10_addr_19"   --->   Operation 4183 'load' 'in_data_10_load_18' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_93 : Operation 4184 [1/1] (0.00ns)   --->   "%in_data_10_load_19_cast = sext i3 %in_data_10_load_18"   --->   Operation 4184 'sext' 'in_data_10_load_19_cast' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 4185 [1/1] (1.65ns)   --->   "%add_i305_16579 = add i4 %in_data_10_load_19_cast, i4 %in_data_12_load_16_cast"   --->   Operation 4185 'add' 'add_i305_16579' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 4186 [1/1] (0.00ns)   --->   "%add_i305_16579_cast = sext i4 %add_i305_16579"   --->   Operation 4186 'sext' 'add_i305_16579_cast' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 4187 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_10_load_19 = load i5 %in_data_10_addr_20"   --->   Operation 4187 'load' 'in_data_10_load_19' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_93 : Operation 4188 [1/1] (0.00ns)   --->   "%in_data_10_load_20_cast = sext i3 %in_data_10_load_19"   --->   Operation 4188 'sext' 'in_data_10_load_20_cast' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 4189 [1/1] (1.65ns)   --->   "%add_i305_17597 = add i4 %in_data_10_load_20_cast, i4 %in_data_12_load_17_cast"   --->   Operation 4189 'add' 'add_i305_17597' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 4190 [1/1] (0.00ns)   --->   "%in_data_10_addr_21 = getelementptr i3 %in_data_10, i64 0, i64 18"   --->   Operation 4190 'getelementptr' 'in_data_10_addr_21' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 4191 [2/2] (2.32ns)   --->   "%in_data_10_load_20 = load i5 %in_data_10_addr_21"   --->   Operation 4191 'load' 'in_data_10_load_20' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_93 : Operation 4192 [1/1] (0.00ns)   --->   "%in_data_10_addr_22 = getelementptr i3 %in_data_10, i64 0, i64 19"   --->   Operation 4192 'getelementptr' 'in_data_10_addr_22' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 4193 [2/2] (2.32ns)   --->   "%in_data_10_load_21 = load i5 %in_data_10_addr_22"   --->   Operation 4193 'load' 'in_data_10_load_21' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_93 : Operation 4194 [1/1] (0.00ns)   --->   "%sext_ln321_11 = sext i6 %add_ln321_10" [cc/case_1.cc:321]   --->   Operation 4194 'sext' 'sext_ln321_11' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 4195 [1/1] (0.00ns)   --->   "%sext_ln321_14 = sext i6 %add_ln321_13" [cc/case_1.cc:321]   --->   Operation 4195 'sext' 'sext_ln321_14' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 4196 [1/1] (1.82ns)   --->   "%add_ln321_14 = add i7 %sext_ln321_14, i7 %sext_ln321_11" [cc/case_1.cc:321]   --->   Operation 4196 'add' 'add_ln321_14' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 4197 [1/1] (0.00ns)   --->   "%sext_ln321_19 = sext i5 %add_ln321_18" [cc/case_1.cc:321]   --->   Operation 4197 'sext' 'sext_ln321_19' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 4198 [1/1] (1.73ns)   --->   "%add_ln321_19 = add i5 %add_i305_6399_cast, i5 %add_i305_16579_cast" [cc/case_1.cc:321]   --->   Operation 4198 'add' 'add_ln321_19' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 4199 [1/1] (0.00ns)   --->   "%sext_ln321_20 = sext i5 %add_ln321_19" [cc/case_1.cc:321]   --->   Operation 4199 'sext' 'sext_ln321_20' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 4200 [1/1] (1.78ns)   --->   "%add_ln321_20 = add i6 %sext_ln321_20, i6 %sext_ln321_19" [cc/case_1.cc:321]   --->   Operation 4200 'add' 'add_ln321_20' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 69> <Delay = 5.70>
ST_94 : Operation 4201 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_10_load_20 = load i5 %in_data_10_addr_21"   --->   Operation 4201 'load' 'in_data_10_load_20' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_94 : Operation 4202 [1/1] (0.00ns)   --->   "%in_data_10_load_21_cast = sext i3 %in_data_10_load_20"   --->   Operation 4202 'sext' 'in_data_10_load_21_cast' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 4203 [1/1] (1.65ns)   --->   "%add_i305_18615 = add i4 %in_data_10_load_21_cast, i4 %in_data_12_load_18_cast"   --->   Operation 4203 'add' 'add_i305_18615' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 4204 [1/1] (0.00ns)   --->   "%add_i305_18615_cast = sext i4 %add_i305_18615"   --->   Operation 4204 'sext' 'add_i305_18615_cast' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 4205 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_10_load_21 = load i5 %in_data_10_addr_22"   --->   Operation 4205 'load' 'in_data_10_load_21' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_94 : Operation 4206 [1/1] (0.00ns)   --->   "%in_data_10_load_22_cast = sext i3 %in_data_10_load_21"   --->   Operation 4206 'sext' 'in_data_10_load_22_cast' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 4207 [1/1] (1.65ns)   --->   "%add_i305_19633 = add i4 %in_data_10_load_22_cast, i4 %in_data_12_load_19_cast"   --->   Operation 4207 'add' 'add_i305_19633' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 4208 [1/1] (0.00ns)   --->   "%add_i305_19633_cast = sext i4 %add_i305_19633"   --->   Operation 4208 'sext' 'add_i305_19633_cast' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 4209 [1/1] (0.00ns)   --->   "%in_data_10_addr_23 = getelementptr i3 %in_data_10, i64 0, i64 20"   --->   Operation 4209 'getelementptr' 'in_data_10_addr_23' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 4210 [2/2] (2.32ns)   --->   "%in_data_10_load_22 = load i5 %in_data_10_addr_23"   --->   Operation 4210 'load' 'in_data_10_load_22' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_94 : Operation 4211 [1/1] (0.00ns)   --->   "%in_data_10_addr_24 = getelementptr i3 %in_data_10, i64 0, i64 21"   --->   Operation 4211 'getelementptr' 'in_data_10_addr_24' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 4212 [2/2] (2.32ns)   --->   "%in_data_10_load_23 = load i5 %in_data_10_addr_24"   --->   Operation 4212 'load' 'in_data_10_load_23' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_94 : Operation 4213 [1/1] (1.73ns)   --->   "%add_ln321_4 = add i5 %add_i305_18615_cast, i5 %add_i305_19633_cast" [cc/case_1.cc:321]   --->   Operation 4213 'add' 'add_ln321_4' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 4214 [1/1] (0.00ns)   --->   "%sext_ln321_15 = sext i7 %add_ln321_14" [cc/case_1.cc:321]   --->   Operation 4214 'sext' 'sext_ln321_15' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 4215 [1/1] (0.00ns)   --->   "%sext_ln321_18 = sext i6 %add_ln321_17" [cc/case_1.cc:321]   --->   Operation 4215 'sext' 'sext_ln321_18' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 4216 [1/1] (0.00ns)   --->   "%sext_ln321_21 = sext i6 %add_ln321_20" [cc/case_1.cc:321]   --->   Operation 4216 'sext' 'sext_ln321_21' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 4217 [1/1] (1.82ns)   --->   "%add_ln321_21 = add i7 %sext_ln321_21, i7 %sext_ln321_18" [cc/case_1.cc:321]   --->   Operation 4217 'add' 'add_ln321_21' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 4218 [1/1] (0.00ns)   --->   "%sext_ln321_22 = sext i7 %add_ln321_21" [cc/case_1.cc:321]   --->   Operation 4218 'sext' 'sext_ln321_22' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 4219 [1/1] (1.87ns)   --->   "%add_ln321_22 = add i8 %sext_ln321_22, i8 %sext_ln321_15" [cc/case_1.cc:321]   --->   Operation 4219 'add' 'add_ln321_22' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 4220 [1/1] (0.00ns)   --->   "%sext_ln321_63 = sext i7 %add_ln321_66" [cc/case_1.cc:321]   --->   Operation 4220 'sext' 'sext_ln321_63' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 4221 [1/1] (1.87ns)   --->   "%add_ln321_67 = add i8 %sext_ln321_15, i8 %sext_ln321_63" [cc/case_1.cc:321]   --->   Operation 4221 'add' 'add_ln321_67' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 70> <Delay = 5.70>
ST_95 : Operation 4222 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_10_load_22 = load i5 %in_data_10_addr_23"   --->   Operation 4222 'load' 'in_data_10_load_22' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_95 : Operation 4223 [1/1] (0.00ns)   --->   "%in_data_10_load_23_cast = sext i3 %in_data_10_load_22"   --->   Operation 4223 'sext' 'in_data_10_load_23_cast' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 4224 [1/1] (1.65ns)   --->   "%add_i305_20651 = add i4 %in_data_10_load_23_cast, i4 %in_data_12_load_20_cast"   --->   Operation 4224 'add' 'add_i305_20651' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 4225 [1/1] (0.00ns)   --->   "%add_i305_20651_cast = sext i4 %add_i305_20651"   --->   Operation 4225 'sext' 'add_i305_20651_cast' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 4226 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_10_load_23 = load i5 %in_data_10_addr_24"   --->   Operation 4226 'load' 'in_data_10_load_23' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_95 : Operation 4227 [1/1] (0.00ns)   --->   "%in_data_10_load_24_cast = sext i3 %in_data_10_load_23"   --->   Operation 4227 'sext' 'in_data_10_load_24_cast' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 4228 [1/1] (1.65ns)   --->   "%add_i305_21669 = add i4 %in_data_10_load_24_cast, i4 %in_data_12_load_21_cast"   --->   Operation 4228 'add' 'add_i305_21669' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 4229 [1/1] (0.00ns)   --->   "%add_i305_21669_cast = sext i4 %add_i305_21669"   --->   Operation 4229 'sext' 'add_i305_21669_cast' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 4230 [1/1] (0.00ns)   --->   "%in_data_10_addr_25 = getelementptr i3 %in_data_10, i64 0, i64 22"   --->   Operation 4230 'getelementptr' 'in_data_10_addr_25' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 4231 [2/2] (2.32ns)   --->   "%in_data_10_load_24 = load i5 %in_data_10_addr_25"   --->   Operation 4231 'load' 'in_data_10_load_24' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_95 : Operation 4232 [1/1] (0.00ns)   --->   "%in_data_10_addr_26 = getelementptr i3 %in_data_10, i64 0, i64 23"   --->   Operation 4232 'getelementptr' 'in_data_10_addr_26' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 4233 [2/2] (2.32ns)   --->   "%in_data_10_load_25 = load i5 %in_data_10_addr_26"   --->   Operation 4233 'load' 'in_data_10_load_25' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_95 : Operation 4234 [1/1] (1.73ns)   --->   "%add_ln321_2 = add i5 %add_i305_21669_cast, i5 %add_i305_20651_cast" [cc/case_1.cc:321]   --->   Operation 4234 'add' 'add_ln321_2' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 71> <Delay = 7.48>
ST_96 : Operation 4235 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_10_load_24 = load i5 %in_data_10_addr_25"   --->   Operation 4235 'load' 'in_data_10_load_24' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_96 : Operation 4236 [1/1] (0.00ns)   --->   "%in_data_10_load_25_cast = sext i3 %in_data_10_load_24"   --->   Operation 4236 'sext' 'in_data_10_load_25_cast' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 4237 [1/1] (1.65ns)   --->   "%add_i305_22687 = add i4 %in_data_10_load_25_cast, i4 %in_data_12_load_22_cast"   --->   Operation 4237 'add' 'add_i305_22687' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 4238 [1/1] (0.00ns)   --->   "%add_i305_22687_cast = sext i4 %add_i305_22687"   --->   Operation 4238 'sext' 'add_i305_22687_cast' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 4239 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_10_load_25 = load i5 %in_data_10_addr_26"   --->   Operation 4239 'load' 'in_data_10_load_25' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_96 : Operation 4240 [1/1] (0.00ns)   --->   "%in_data_10_load_26_cast = sext i3 %in_data_10_load_25"   --->   Operation 4240 'sext' 'in_data_10_load_26_cast' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 4241 [1/1] (1.65ns)   --->   "%add_i305_23705 = add i4 %in_data_10_load_26_cast, i4 %in_data_12_load_23_cast"   --->   Operation 4241 'add' 'add_i305_23705' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 4242 [1/1] (0.00ns)   --->   "%add_i305_23705_cast = sext i4 %add_i305_23705"   --->   Operation 4242 'sext' 'add_i305_23705_cast' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 4243 [1/1] (0.00ns)   --->   "%in_data_10_addr_27 = getelementptr i3 %in_data_10, i64 0, i64 24"   --->   Operation 4243 'getelementptr' 'in_data_10_addr_27' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 4244 [2/2] (2.32ns)   --->   "%in_data_10_load_26 = load i5 %in_data_10_addr_27"   --->   Operation 4244 'load' 'in_data_10_load_26' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_96 : Operation 4245 [1/1] (0.00ns)   --->   "%in_data_10_addr_28 = getelementptr i3 %in_data_10, i64 0, i64 25"   --->   Operation 4245 'getelementptr' 'in_data_10_addr_28' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 4246 [2/2] (2.32ns)   --->   "%in_data_10_load_27 = load i5 %in_data_10_addr_28"   --->   Operation 4246 'load' 'in_data_10_load_27' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_96 : Operation 4247 [1/1] (1.73ns)   --->   "%add_ln321_1 = add i5 %add_i305_22687_cast, i5 %add_i305_23705_cast" [cc/case_1.cc:321]   --->   Operation 4247 'add' 'add_ln321_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 4248 [1/1] (0.00ns)   --->   "%sext_ln321_2 = sext i5 %add_ln321_1" [cc/case_1.cc:321]   --->   Operation 4248 'sext' 'sext_ln321_2' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 4249 [1/1] (0.00ns)   --->   "%sext_ln321_3 = sext i5 %add_ln321_2" [cc/case_1.cc:321]   --->   Operation 4249 'sext' 'sext_ln321_3' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 4250 [1/1] (1.78ns)   --->   "%add_ln321_3 = add i6 %sext_ln321_3, i6 %sext_ln321_2" [cc/case_1.cc:321]   --->   Operation 4250 'add' 'add_ln321_3' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 72> <Delay = 7.48>
ST_97 : Operation 4251 [1/1] (0.00ns)   --->   "%add_i305_17597_cast = sext i4 %add_i305_17597"   --->   Operation 4251 'sext' 'add_i305_17597_cast' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 4252 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_10_load_26 = load i5 %in_data_10_addr_27"   --->   Operation 4252 'load' 'in_data_10_load_26' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_97 : Operation 4253 [1/1] (0.00ns)   --->   "%in_data_10_load_27_cast = sext i3 %in_data_10_load_26"   --->   Operation 4253 'sext' 'in_data_10_load_27_cast' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 4254 [1/1] (1.65ns)   --->   "%add_i305_24723 = add i4 %in_data_10_load_27_cast, i4 %in_data_12_load_24_cast"   --->   Operation 4254 'add' 'add_i305_24723' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 4255 [1/1] (0.00ns)   --->   "%add_i305_24723_cast = sext i4 %add_i305_24723"   --->   Operation 4255 'sext' 'add_i305_24723_cast' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 4256 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_10_load_27 = load i5 %in_data_10_addr_28"   --->   Operation 4256 'load' 'in_data_10_load_27' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_97 : Operation 4257 [1/1] (0.00ns)   --->   "%in_data_10_load_28_cast = sext i3 %in_data_10_load_27"   --->   Operation 4257 'sext' 'in_data_10_load_28_cast' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 4258 [1/1] (1.65ns)   --->   "%add_i305_25741 = add i4 %in_data_10_load_28_cast, i4 %in_data_12_load_25_cast"   --->   Operation 4258 'add' 'add_i305_25741' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 4259 [1/1] (0.00ns)   --->   "%in_data_10_addr_29 = getelementptr i3 %in_data_10, i64 0, i64 26"   --->   Operation 4259 'getelementptr' 'in_data_10_addr_29' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 4260 [2/2] (2.32ns)   --->   "%in_data_10_load_28 = load i5 %in_data_10_addr_29"   --->   Operation 4260 'load' 'in_data_10_load_28' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_97 : Operation 4261 [1/1] (0.00ns)   --->   "%in_data_10_addr_30 = getelementptr i3 %in_data_10, i64 0, i64 27"   --->   Operation 4261 'getelementptr' 'in_data_10_addr_30' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 4262 [2/2] (2.32ns)   --->   "%in_data_10_load_29 = load i5 %in_data_10_addr_30"   --->   Operation 4262 'load' 'in_data_10_load_29' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_97 : Operation 4263 [1/1] (0.00ns)   --->   "%sext_ln321_5 = sext i5 %add_ln321_4" [cc/case_1.cc:321]   --->   Operation 4263 'sext' 'sext_ln321_5' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 4264 [1/1] (1.73ns)   --->   "%add_ln321_5 = add i5 %add_i305_17597_cast, i5 %add_i305_24723_cast" [cc/case_1.cc:321]   --->   Operation 4264 'add' 'add_ln321_5' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 4265 [1/1] (0.00ns)   --->   "%sext_ln321_6 = sext i5 %add_ln321_5" [cc/case_1.cc:321]   --->   Operation 4265 'sext' 'sext_ln321_6' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 4266 [1/1] (1.78ns)   --->   "%add_ln321_6 = add i6 %sext_ln321_6, i6 %sext_ln321_5" [cc/case_1.cc:321]   --->   Operation 4266 'add' 'add_ln321_6' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 4267 [1/1] (1.73ns)   --->   "%add_ln321_68 = add i5 %add_i305_16579_cast, i5 %add_i305_17597_cast" [cc/case_1.cc:321]   --->   Operation 4267 'add' 'add_ln321_68' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 4268 [1/1] (0.00ns)   --->   "%sext_ln321_65 = sext i5 %add_ln321_68" [cc/case_1.cc:321]   --->   Operation 4268 'sext' 'sext_ln321_65' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 4269 [1/1] (1.78ns)   --->   "%add_ln321_69 = add i6 %sext_ln321_5, i6 %sext_ln321_65" [cc/case_1.cc:321]   --->   Operation 4269 'add' 'add_ln321_69' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 73> <Delay = 3.97>
ST_98 : Operation 4270 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_10_load_28 = load i5 %in_data_10_addr_29"   --->   Operation 4270 'load' 'in_data_10_load_28' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_98 : Operation 4271 [1/1] (0.00ns)   --->   "%in_data_10_load_29_cast = sext i3 %in_data_10_load_28"   --->   Operation 4271 'sext' 'in_data_10_load_29_cast' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 4272 [1/1] (1.65ns)   --->   "%add_i305_26759 = add i4 %in_data_10_load_29_cast, i4 %in_data_12_load_26_cast"   --->   Operation 4272 'add' 'add_i305_26759' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 4273 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_10_load_29 = load i5 %in_data_10_addr_30"   --->   Operation 4273 'load' 'in_data_10_load_29' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_98 : Operation 4274 [1/1] (0.00ns)   --->   "%in_data_10_load_30_cast = sext i3 %in_data_10_load_29"   --->   Operation 4274 'sext' 'in_data_10_load_30_cast' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 4275 [1/1] (1.65ns)   --->   "%add_i305_27777 = add i4 %in_data_10_load_30_cast, i4 %in_data_12_load_27_cast"   --->   Operation 4275 'add' 'add_i305_27777' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 4276 [1/1] (0.00ns)   --->   "%in_data_10_addr_31 = getelementptr i3 %in_data_10, i64 0, i64 28"   --->   Operation 4276 'getelementptr' 'in_data_10_addr_31' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 4277 [2/2] (2.32ns)   --->   "%in_data_10_load_30 = load i5 %in_data_10_addr_31"   --->   Operation 4277 'load' 'in_data_10_load_30' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_98 : Operation 4278 [1/1] (0.00ns)   --->   "%in_data_10_addr_32 = getelementptr i3 %in_data_10, i64 0, i64 29"   --->   Operation 4278 'getelementptr' 'in_data_10_addr_32' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 4279 [2/2] (2.32ns)   --->   "%in_data_10_load_31 = load i5 %in_data_10_addr_32"   --->   Operation 4279 'load' 'in_data_10_load_31' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_98 : Operation 4280 [1/1] (0.00ns)   --->   "%sext_ln321_4 = sext i6 %add_ln321_3" [cc/case_1.cc:321]   --->   Operation 4280 'sext' 'sext_ln321_4' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 4281 [1/1] (0.00ns)   --->   "%sext_ln321_7 = sext i6 %add_ln321_6" [cc/case_1.cc:321]   --->   Operation 4281 'sext' 'sext_ln321_7' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 4282 [1/1] (1.82ns)   --->   "%add_ln321_7 = add i7 %sext_ln321_7, i7 %sext_ln321_4" [cc/case_1.cc:321]   --->   Operation 4282 'add' 'add_ln321_7' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 4283 [1/1] (0.00ns)   --->   "%sext_ln321_8 = sext i7 %add_ln321_7" [cc/case_1.cc:321]   --->   Operation 4283 'sext' 'sext_ln321_8' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 4284 [1/1] (0.00ns)   --->   "%sext_ln321_23 = sext i8 %add_ln321_22" [cc/case_1.cc:321]   --->   Operation 4284 'sext' 'sext_ln321_23' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 4285 [1/1] (1.91ns)   --->   "%add_ln321_53 = add i9 %sext_ln321_8, i9 %sext_ln321_23" [cc/case_1.cc:321]   --->   Operation 4285 'add' 'add_ln321_53' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 4286 [1/1] (0.00ns)   --->   "%sext_ln321_66 = sext i6 %add_ln321_69" [cc/case_1.cc:321]   --->   Operation 4286 'sext' 'sext_ln321_66' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 4287 [1/1] (1.82ns)   --->   "%add_ln321_70 = add i7 %sext_ln321_4, i7 %sext_ln321_66" [cc/case_1.cc:321]   --->   Operation 4287 'add' 'add_ln321_70' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 74> <Delay = 3.97>
ST_99 : Operation 4288 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_10_load_30 = load i5 %in_data_10_addr_31"   --->   Operation 4288 'load' 'in_data_10_load_30' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_99 : Operation 4289 [1/1] (0.00ns)   --->   "%in_data_10_load_31_cast = sext i3 %in_data_10_load_30"   --->   Operation 4289 'sext' 'in_data_10_load_31_cast' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 4290 [1/1] (1.65ns)   --->   "%add_i305_28795 = add i4 %in_data_10_load_31_cast, i4 %in_data_12_load_28_cast"   --->   Operation 4290 'add' 'add_i305_28795' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 4291 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_10_load_31 = load i5 %in_data_10_addr_32"   --->   Operation 4291 'load' 'in_data_10_load_31' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_99 : Operation 4292 [1/1] (0.00ns)   --->   "%in_data_10_load_32_cast = sext i3 %in_data_10_load_31"   --->   Operation 4292 'sext' 'in_data_10_load_32_cast' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 4293 [1/1] (1.65ns)   --->   "%add_i305_29813 = add i4 %in_data_10_load_32_cast, i4 %in_data_12_load_29_cast"   --->   Operation 4293 'add' 'add_i305_29813' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 4294 [1/1] (0.00ns)   --->   "%in_data_10_addr_33 = getelementptr i3 %in_data_10, i64 0, i64 30"   --->   Operation 4294 'getelementptr' 'in_data_10_addr_33' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 4295 [2/2] (2.32ns)   --->   "%in_data_10_load_32 = load i5 %in_data_10_addr_33"   --->   Operation 4295 'load' 'in_data_10_load_32' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_99 : Operation 4296 [1/1] (0.00ns)   --->   "%in_data_10_addr_34 = getelementptr i3 %in_data_10, i64 0, i64 31"   --->   Operation 4296 'getelementptr' 'in_data_10_addr_34' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 4297 [2/2] (2.32ns)   --->   "%in_data_10_load_33 = load i5 %in_data_10_addr_34"   --->   Operation 4297 'load' 'in_data_10_load_33' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>

State 100 <SV = 75> <Delay = 7.48>
ST_100 : Operation 4298 [1/1] (0.00ns)   --->   "%add_i305_25741_cast = sext i4 %add_i305_25741"   --->   Operation 4298 'sext' 'add_i305_25741_cast' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 4299 [1/1] (0.00ns)   --->   "%add_i305_26759_cast = sext i4 %add_i305_26759"   --->   Operation 4299 'sext' 'add_i305_26759_cast' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 4300 [1/1] (0.00ns)   --->   "%add_i305_27777_cast919 = sext i4 %add_i305_27777"   --->   Operation 4300 'sext' 'add_i305_27777_cast919' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 4301 [1/1] (0.00ns)   --->   "%add_i305_27777_cast = sext i4 %add_i305_27777"   --->   Operation 4301 'sext' 'add_i305_27777_cast' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 4302 [1/1] (0.00ns)   --->   "%add_i305_28795_cast = sext i4 %add_i305_28795"   --->   Operation 4302 'sext' 'add_i305_28795_cast' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 4303 [1/1] (0.00ns)   --->   "%add_i305_29813_cast920 = sext i4 %add_i305_29813"   --->   Operation 4303 'sext' 'add_i305_29813_cast920' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 4304 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_10_load_32 = load i5 %in_data_10_addr_33"   --->   Operation 4304 'load' 'in_data_10_load_32' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_100 : Operation 4305 [1/1] (0.00ns)   --->   "%in_data_10_load_33_cast = sext i3 %in_data_10_load_32"   --->   Operation 4305 'sext' 'in_data_10_load_33_cast' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 4306 [1/1] (1.65ns)   --->   "%add_i305_30831 = add i4 %in_data_10_load_33_cast, i4 %in_data_12_load_30_cast"   --->   Operation 4306 'add' 'add_i305_30831' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 4307 [1/1] (0.00ns)   --->   "%add_i305_30831_cast = sext i4 %add_i305_30831"   --->   Operation 4307 'sext' 'add_i305_30831_cast' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 4308 [1/2] ( I:2.32ns O:2.32ns )   --->   "%in_data_10_load_33 = load i5 %in_data_10_addr_34"   --->   Operation 4308 'load' 'in_data_10_load_33' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_100 : Operation 4309 [1/1] (0.00ns)   --->   "%in_data_10_load_34_cast = sext i3 %in_data_10_load_33"   --->   Operation 4309 'sext' 'in_data_10_load_34_cast' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 4310 [1/1] (1.65ns)   --->   "%add_i305_31849 = add i4 %in_data_10_load_34_cast, i4 %in_data_12_load_31_cast"   --->   Operation 4310 'add' 'add_i305_31849' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 4311 [1/1] (0.00ns)   --->   "%add_i305_31849_cast = sext i4 %add_i305_31849"   --->   Operation 4311 'sext' 'add_i305_31849_cast' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 4312 [1/1] (1.73ns)   --->   "%add_ln321 = add i5 %add_i305_26759_cast, i5 %add_i305_25741_cast" [cc/case_1.cc:321]   --->   Operation 4312 'add' 'add_ln321' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 4313 [1/1] (1.73ns)   --->   "%add_ln321_56 = add i5 %add_i305_30831_cast, i5 %add_i305_28795_cast" [cc/case_1.cc:321]   --->   Operation 4313 'add' 'add_ln321_56' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 4314 [1/1] (1.73ns)   --->   "%add_ln321_57 = add i5 %add_i305_cast, i5 %add_i305_31849_cast" [cc/case_1.cc:321]   --->   Operation 4314 'add' 'add_ln321_57' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 4315 [1/1] (0.00ns)   --->   "%sext_ln321_55 = sext i5 %add_ln321_57" [cc/case_1.cc:321]   --->   Operation 4315 'sext' 'sext_ln321_55' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 4316 [1/1] (1.78ns)   --->   "%add_ln321_58 = add i6 %sext_ln321_55, i6 %add_i305_27777_cast" [cc/case_1.cc:321]   --->   Operation 4316 'add' 'add_ln321_58' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 4317 [1/1] (1.73ns)   --->   "%add_ln321_71 = add i5 %add_i305_24723_cast, i5 %add_i305_25741_cast" [cc/case_1.cc:321]   --->   Operation 4317 'add' 'add_ln321_71' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 4318 [1/1] (0.00ns)   --->   "%sext_ln321_68 = sext i5 %add_ln321_71" [cc/case_1.cc:321]   --->   Operation 4318 'sext' 'sext_ln321_68' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 4319 [1/1] (1.73ns)   --->   "%add_ln321_72 = add i5 %add_i305_26759_cast, i5 %add_i305_27777_cast919" [cc/case_1.cc:321]   --->   Operation 4319 'add' 'add_ln321_72' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 4320 [1/1] (0.00ns)   --->   "%sext_ln321_69 = sext i5 %add_ln321_72" [cc/case_1.cc:321]   --->   Operation 4320 'sext' 'sext_ln321_69' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 4321 [1/1] (1.78ns)   --->   "%add_ln321_73 = add i6 %sext_ln321_69, i6 %sext_ln321_68" [cc/case_1.cc:321]   --->   Operation 4321 'add' 'add_ln321_73' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 4322 [1/1] (1.73ns)   --->   "%add_ln321_74 = add i5 %add_i305_28795_cast, i5 %add_i305_29813_cast920" [cc/case_1.cc:321]   --->   Operation 4322 'add' 'add_ln321_74' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 4323 [1/1] (0.00ns)   --->   "%sext_ln321_71 = sext i5 %add_ln321_74" [cc/case_1.cc:321]   --->   Operation 4323 'sext' 'sext_ln321_71' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 4324 [1/1] (1.73ns)   --->   "%add_ln321_75 = add i5 %add_i305_30831_cast, i5 %add_i305_31849_cast" [cc/case_1.cc:321]   --->   Operation 4324 'add' 'add_ln321_75' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 4325 [1/1] (0.00ns)   --->   "%sext_ln321_72 = sext i5 %add_ln321_75" [cc/case_1.cc:321]   --->   Operation 4325 'sext' 'sext_ln321_72' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 4326 [1/1] (1.78ns)   --->   "%add_ln321_76 = add i6 %sext_ln321_72, i6 %sext_ln321_71" [cc/case_1.cc:321]   --->   Operation 4326 'add' 'add_ln321_76' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 4327 [1/1] (1.73ns)   --->   "%add_ln321_87 = add i5 %add_i305_cast, i5 %add_i305_27777_cast919" [cc/case_1.cc:321]   --->   Operation 4327 'add' 'add_ln321_87' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 76> <Delay = 7.24>
ST_101 : Operation 4328 [1/1] (0.00ns)   --->   "%add_i305_29813_cast = sext i4 %add_i305_29813"   --->   Operation 4328 'sext' 'add_i305_29813_cast' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 4329 [1/1] (0.00ns)   --->   "%sext_ln321_1 = sext i5 %add_ln321" [cc/case_1.cc:321]   --->   Operation 4329 'sext' 'sext_ln321_1' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 4330 [1/1] (1.78ns)   --->   "%add_ln321_54 = add i6 %sext_ln321_1, i6 %add_i305_29813_cast" [cc/case_1.cc:321]   --->   Operation 4330 'add' 'add_ln321_54' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 4331 [1/1] (0.00ns)   --->   "%sext_ln321_53 = sext i6 %add_ln321_54" [cc/case_1.cc:321]   --->   Operation 4331 'sext' 'sext_ln321_53' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 4332 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln321_55 = add i9 %sext_ln321_53, i9 %add_ln321_53" [cc/case_1.cc:321]   --->   Operation 4332 'add' 'add_ln321_55' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 4333 [1/1] (0.00ns)   --->   "%sext_ln321_54 = sext i5 %add_ln321_56" [cc/case_1.cc:321]   --->   Operation 4333 'sext' 'sext_ln321_54' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 4334 [1/1] (0.00ns)   --->   "%sext_ln321_56 = sext i6 %add_ln321_58" [cc/case_1.cc:321]   --->   Operation 4334 'sext' 'sext_ln321_56' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 4335 [1/1] (1.82ns)   --->   "%add_ln321_59 = add i7 %sext_ln321_56, i7 %sext_ln321_54" [cc/case_1.cc:321]   --->   Operation 4335 'add' 'add_ln321_59' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 4336 [1/1] (0.00ns)   --->   "%sext_ln321_57 = sext i7 %add_ln321_59" [cc/case_1.cc:321]   --->   Operation 4336 'sext' 'sext_ln321_57' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 4337 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln321_60 = add i9 %sext_ln321_57, i9 %add_ln321_55" [cc/case_1.cc:321]   --->   Operation 4337 'add' 'add_ln321_60' <Predicate = true> <Delay = 3.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_101 : Operation 4338 [1/1] (0.00ns)   --->   "%sext_ln321_64 = sext i8 %add_ln321_67" [cc/case_1.cc:321]   --->   Operation 4338 'sext' 'sext_ln321_64' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 4339 [1/1] (0.00ns)   --->   "%sext_ln321_67 = sext i7 %add_ln321_70" [cc/case_1.cc:321]   --->   Operation 4339 'sext' 'sext_ln321_67' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 4340 [1/1] (0.00ns)   --->   "%sext_ln321_70 = sext i6 %add_ln321_73" [cc/case_1.cc:321]   --->   Operation 4340 'sext' 'sext_ln321_70' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 4341 [1/1] (0.00ns)   --->   "%sext_ln321_73 = sext i6 %add_ln321_76" [cc/case_1.cc:321]   --->   Operation 4341 'sext' 'sext_ln321_73' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 4342 [1/1] (1.82ns)   --->   "%add_ln321_77 = add i7 %sext_ln321_73, i7 %sext_ln321_70" [cc/case_1.cc:321]   --->   Operation 4342 'add' 'add_ln321_77' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 4343 [1/1] (0.00ns)   --->   "%sext_ln321_74 = sext i7 %add_ln321_77" [cc/case_1.cc:321]   --->   Operation 4343 'sext' 'sext_ln321_74' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 4344 [1/1] (1.87ns)   --->   "%add_ln321_78 = add i8 %sext_ln321_74, i8 %sext_ln321_67" [cc/case_1.cc:321]   --->   Operation 4344 'add' 'add_ln321_78' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 4345 [1/1] (0.00ns)   --->   "%sext_ln321_75 = sext i8 %add_ln321_78" [cc/case_1.cc:321]   --->   Operation 4345 'sext' 'sext_ln321_75' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 4346 [1/1] (1.91ns)   --->   "%add_ln321_79 = add i9 %sext_ln321_75, i9 %sext_ln321_64" [cc/case_1.cc:321]   --->   Operation 4346 'add' 'add_ln321_79' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 4347 [1/1] (0.00ns)   --->   "%sext_ln321_76 = sext i9 %add_ln321_79" [cc/case_1.cc:321]   --->   Operation 4347 'sext' 'sext_ln321_76' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 4348 [1/1] (1.63ns)   --->   "%add_ln321_80 = add i11 %sext_ln321_76, i11 %add_ln139_30" [cc/case_1.cc:321]   --->   Operation 4348 'add' 'add_ln321_80' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 77> <Delay = 7.76>
ST_102 : Operation 4349 [1/1] (0.00ns)   --->   "%sext_ln321 = sext i5 %add_ln321" [cc/case_1.cc:321]   --->   Operation 4349 'sext' 'sext_ln321' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 4350 [1/1] (0.00ns)   --->   "%sext_ln314 = sext i9 %add_ln321_60" [cc/case_1.cc:314]   --->   Operation 4350 'sext' 'sext_ln314' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 4351 [1/1] (0.00ns)   --->   "%sext_ln314_1 = sext i9 %add_ln321_60" [cc/case_1.cc:314]   --->   Operation 4351 'sext' 'sext_ln314_1' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 4352 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i11.i10, i11 %add_ln321_80, i10 0" [cc/case_1.cc:321]   --->   Operation 4352 'bitconcatenate' 'p_shl3' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 4353 [1/1] (0.00ns)   --->   "%tmp_11 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i11.i5, i11 %add_ln321_80, i5 0" [cc/case_1.cc:321]   --->   Operation 4353 'bitconcatenate' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 4354 [1/1] (0.00ns)   --->   "%p_shl1234 = sext i16 %tmp_11" [cc/case_1.cc:321]   --->   Operation 4354 'sext' 'p_shl1234' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 4355 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%mul_ln321 = sub i21 %p_shl3, i21 %p_shl1234" [cc/case_1.cc:321]   --->   Operation 4355 'sub' 'mul_ln321' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 4356 [1/1] (1.63ns)   --->   "%tmp95274 = add i11 %sext_ln314_1, i11 %add_ln321_52" [cc/case_1.cc:314]   --->   Operation 4356 'add' 'tmp95274' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 4357 [1/1] (0.00ns)   --->   "%tmp_12 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i11.i5, i11 %tmp95274, i5 0" [cc/case_1.cc:314]   --->   Operation 4357 'bitconcatenate' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 4358 [1/1] (0.00ns)   --->   "%p_shl = sext i16 %tmp_12" [cc/case_1.cc:314]   --->   Operation 4358 'sext' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 4359 [1/1] (0.00ns)   --->   "%tmp_13 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %tmp95274, i1 0" [cc/case_1.cc:314]   --->   Operation 4359 'bitconcatenate' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 4360 [1/1] (0.00ns)   --->   "%p_shl1232 = sext i12 %tmp_13" [cc/case_1.cc:314]   --->   Operation 4360 'sext' 'p_shl1232' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 4361 [1/1] (2.07ns)   --->   "%tmp95275 = sub i17 %p_shl, i17 %p_shl1232" [cc/case_1.cc:314]   --->   Operation 4361 'sub' 'tmp95275' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 4362 [1/1] (0.00ns)   --->   "%sext_ln321_77 = sext i17 %tmp95275" [cc/case_1.cc:321]   --->   Operation 4362 'sext' 'sext_ln321_77' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 4363 [1/1] (0.00ns)   --->   "%sext_ln321_79 = sext i9 %add_ln321_53" [cc/case_1.cc:321]   --->   Operation 4363 'sext' 'sext_ln321_79' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 4364 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln321_83 = add i10 %sext_ln321, i10 %sext_ln314" [cc/case_1.cc:321]   --->   Operation 4364 'add' 'add_ln321_83' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 4365 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%add_ln321_84 = add i10 %add_ln321_83, i10 %sext_ln321_79" [cc/case_1.cc:321]   --->   Operation 4365 'add' 'add_ln321_84' <Predicate = true> <Delay = 3.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_102 : Operation 4366 [1/1] (4.04ns) (root node of TernaryAdder)   --->   "%add_ln321_86 = add i21 %mul_ln321, i21 %sext_ln321_77" [cc/case_1.cc:321]   --->   Operation 4366 'add' 'add_ln321_86' <Predicate = true> <Delay = 4.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 103 <SV = 78> <Delay = 8.74>
ST_103 : Operation 4367 [1/1] (0.00ns)   --->   "%m18_26_load = load i32 %m18_26" [cc/case_1.cc:321]   --->   Operation 4367 'load' 'm18_26_load' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 4368 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %add_ln314, i10 0" [cc/case_1.cc:314]   --->   Operation 4368 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 4369 [1/1] (0.00ns)   --->   "%sext_ln314_2 = sext i18 %tmp_8" [cc/case_1.cc:314]   --->   Operation 4369 'sext' 'sext_ln314_2' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 4370 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %add_ln321_52, i1 0" [cc/case_1.cc:321]   --->   Operation 4370 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 4371 [1/1] (0.00ns)   --->   "%sext_ln321_78 = sext i12 %shl_ln1" [cc/case_1.cc:321]   --->   Operation 4371 'sext' 'sext_ln321_78' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 4372 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln321_81 = add i32 %m18_26_load, i32 %sext_ln314_2" [cc/case_1.cc:321]   --->   Operation 4372 'add' 'add_ln321_81' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 4373 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln321_82 = add i32 %add_ln321_81, i32 %sext_ln321_78" [cc/case_1.cc:321]   --->   Operation 4373 'add' 'add_ln321_82' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 4374 [1/1] (0.00ns)   --->   "%sext_ln321_80 = sext i10 %add_ln321_84" [cc/case_1.cc:321]   --->   Operation 4374 'sext' 'sext_ln321_80' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 4375 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln321_85 = add i32 %sext_ln321_80, i32 %add_ln321_82" [cc/case_1.cc:321]   --->   Operation 4375 'add' 'add_ln321_85' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 4376 [1/1] (0.00ns)   --->   "%sext_ln321_81 = sext i5 %add_ln321_87" [cc/case_1.cc:321]   --->   Operation 4376 'sext' 'sext_ln321_81' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 4377 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln321_88 = add i21 %sext_ln321_81, i21 %add_ln321_86" [cc/case_1.cc:321]   --->   Operation 4377 'add' 'add_ln321_88' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 4378 [1/1] (0.00ns)   --->   "%sext_ln321_82 = sext i6 %add_ln321_76" [cc/case_1.cc:321]   --->   Operation 4378 'sext' 'sext_ln321_82' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 4379 [1/1] (4.04ns) (root node of TernaryAdder)   --->   "%add_ln321_89 = add i21 %sext_ln321_82, i21 %add_ln321_88" [cc/case_1.cc:321]   --->   Operation 4379 'add' 'add_ln321_89' <Predicate = true> <Delay = 4.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_103 : Operation 4380 [1/1] (0.00ns)   --->   "%sext_ln321_83 = sext i21 %add_ln321_89" [cc/case_1.cc:321]   --->   Operation 4380 'sext' 'sext_ln321_83' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 4381 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln321_90 = add i32 %sext_ln321_83, i32 %add_ln321_85" [cc/case_1.cc:321]   --->   Operation 4381 'add' 'add_ln321_90' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 104 <SV = 79> <Delay = 1.58>
ST_104 : Operation 4382 [2/2] (1.58ns)   --->   "%call_ln321 = call void @case_1_Pipeline_L_s6_1, i32 %add_ln321_90, i3 %in_data_8, i3 %mul_i1557_31, i32 %m18_31_loc" [cc/case_1.cc:321]   --->   Operation 4382 'call' 'call_ln321' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Generic Core

State 105 <SV = 80> <Delay = 0.00>
ST_105 : Operation 4383 [1/2] (0.00ns)   --->   "%call_ln321 = call void @case_1_Pipeline_L_s6_1, i32 %add_ln321_90, i3 %in_data_8, i3 %mul_i1557_31, i32 %m18_31_loc" [cc/case_1.cc:321]   --->   Operation 4383 'call' 'call_ln321' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 106 <SV = 81> <Delay = 0.00>
ST_106 : Operation 4384 [1/1] (0.00ns)   --->   "%m18_31_loc_load = load i32 %m18_31_loc"   --->   Operation 4384 'load' 'm18_31_loc_load' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 4385 [1/1] (0.00ns)   --->   "%trunc_ln336 = trunc i32 %m18_31_loc_load" [cc/case_1.cc:336]   --->   Operation 4385 'trunc' 'trunc_ln336' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 4386 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32, i32 %m18_31_loc_load, i32 8" [cc/case_1.cc:337]   --->   Operation 4386 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 4387 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32, i32 %m18_31_loc_load, i32 16" [cc/case_1.cc:338]   --->   Operation 4387 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 4388 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32, i32 %m18_31_loc_load, i32 24" [cc/case_1.cc:339]   --->   Operation 4388 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 4389 [1/1] (0.00ns)   --->   "%write_ln336 = write void @_ssdm_op_Write.ap_none.i8P0A, i8 %out_data_0, i8 %trunc_ln336" [cc/case_1.cc:336]   --->   Operation 4389 'write' 'write_ln336' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 4390 [1/1] (0.00ns)   --->   "%write_ln337 = write void @_ssdm_op_Write.ap_none.i8P0A, i8 %out_data_1, i8 %tmp_1" [cc/case_1.cc:337]   --->   Operation 4390 'write' 'write_ln337' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 4391 [1/1] (0.00ns)   --->   "%write_ln338 = write void @_ssdm_op_Write.ap_none.i8P0A, i8 %out_data_2, i8 %tmp_2" [cc/case_1.cc:338]   --->   Operation 4391 'write' 'write_ln338' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 4392 [1/1] (0.00ns)   --->   "%write_ln339 = write void @_ssdm_op_Write.ap_none.i8P0A, i8 %out_data_3, i8 %tmp_3" [cc/case_1.cc:339]   --->   Operation 4392 'write' 'write_ln339' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 4393 [1/1] (0.00ns)   --->   "%ret_ln341 = ret" [cc/case_1.cc:341]   --->   Operation 4393 'ret' 'ret_ln341' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 12.000ns, clock uncertainty: 3.240ns.

 <State 1>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 5 bit ('in_scalar_addr') [126]  (0.000 ns)
	'load' operation 6 bit ('in_scalar_load') on array 'in_scalar' [127]  (2.322 ns)

 <State 2>: 2.322ns
The critical path consists of the following:
	'load' operation 6 bit ('in_scalar_load') on array 'in_scalar' [127]  (2.322 ns)

 <State 3>: 2.322ns
The critical path consists of the following:
	'load' operation 6 bit ('in_scalar_load_1') on array 'in_scalar' [129]  (2.322 ns)

 <State 4>: 7.187ns
The critical path consists of the following:
	'load' operation 6 bit ('in_scalar_load_3') on array 'in_scalar' [141]  (2.322 ns)
	'mul' operation 10 bit ('mul_i6393') [152]  (4.865 ns)

 <State 5>: 3.413ns
The critical path consists of the following:
	'load' operation 6 bit ('i_n1_0', cc/case_1.cc:118) on local variable 'i_n1_0', cc/case_1.cc:118 [161]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln118', cc/case_1.cc:118) [162]  (1.825 ns)
	'store' operation 0 bit ('store_ln155', cc/case_1.cc:155) of constant 0 on local variable 'i_s1_0', cc/case_1.cc:155 [1424]  (1.588 ns)

 <State 6>: 3.413ns
The critical path consists of the following:
	'phi' operation 6 bit ('i_n1_1', cc/case_1.cc:119) with incoming values : ('add_ln119', cc/case_1.cc:119) [171]  (0.000 ns)
	'getelementptr' operation 5 bit ('in_data_2_addr_32', cc/case_1.cc:121) [184]  (0.000 ns)
	'load' operation 3 bit ('in_data_2_load_32', cc/case_1.cc:121) on array 'in_data_2' [185]  (2.322 ns)
	blocking operation 1.091 ns on control path)

 <State 7>: 7.914ns
The critical path consists of the following:
	'load' operation 3 bit ('in_data_2_load_32', cc/case_1.cc:121) on array 'in_data_2' [185]  (2.322 ns)
	'mul' operation 9 bit ('m22', cc/case_1.cc:121) [187]  (3.780 ns)
	'add' operation 15 bit ('add_ln123', cc/case_1.cc:123) [199]  (1.812 ns)

 <State 8>: 8.741ns
The critical path consists of the following:
	'mul' operation 6 bit ('m32', cc/case_1.cc:135) [266]  (3.220 ns)
	'add' operation 9 bit ('add_ln136', cc/case_1.cc:136) [282]  (3.698 ns)
	'add' operation 10 bit ('add_ln136_1', cc/case_1.cc:136) [284]  (1.823 ns)

 <State 9>: 7.897ns
The critical path consists of the following:
	'add' operation 11 bit ('add_ln136_4', cc/case_1.cc:136) [289]  (0.000 ns)
	'add' operation 11 bit ('add_ln136_10', cc/case_1.cc:136) [298]  (3.757 ns)
	'add' operation 32 bit ('m18', cc/case_1.cc:136) [300]  (2.552 ns)
	'store' operation 0 bit ('store_ln22', cc/case_1.cc:22) of variable 'm18', cc/case_1.cc:136 on local variable 'm18', cc/case_1.cc:22 [301]  (1.588 ns)

 <State 10>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 5 bit ('in_data_2_addr_2') [348]  (0.000 ns)
	'load' operation 3 bit ('in_data_2_load_2') on array 'in_data_2' [349]  (2.322 ns)

 <State 11>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 5 bit ('in_data_2_addr') [332]  (0.000 ns)
	'load' operation 3 bit ('in_data_2_load') on array 'in_data_2' [333]  (2.322 ns)

 <State 12>: 2.322ns
The critical path consists of the following:
	'load' operation 3 bit ('in_data_2_load') on array 'in_data_2' [333]  (2.322 ns)

 <State 13>: 2.322ns
The critical path consists of the following:
	'load' operation 3 bit ('in_data_2_load_4') on array 'in_data_2' [365]  (2.322 ns)

 <State 14>: 2.322ns
The critical path consists of the following:
	'load' operation 3 bit ('in_data_2_load_6') on array 'in_data_2' [381]  (2.322 ns)

 <State 15>: 2.322ns
The critical path consists of the following:
	'load' operation 3 bit ('in_data_2_load_8') on array 'in_data_2' [397]  (2.322 ns)

 <State 16>: 2.322ns
The critical path consists of the following:
	'load' operation 3 bit ('in_data_2_load_10') on array 'in_data_2' [413]  (2.322 ns)

 <State 17>: 2.322ns
The critical path consists of the following:
	'load' operation 3 bit ('in_data_2_load_12') on array 'in_data_2' [429]  (2.322 ns)

 <State 18>: 2.322ns
The critical path consists of the following:
	'load' operation 3 bit ('in_data_2_load_14') on array 'in_data_2' [445]  (2.322 ns)

 <State 19>: 2.322ns
The critical path consists of the following:
	'load' operation 3 bit ('in_data_2_load_16') on array 'in_data_2' [461]  (2.322 ns)

 <State 20>: 2.322ns
The critical path consists of the following:
	'load' operation 3 bit ('in_data_2_load_18') on array 'in_data_2' [477]  (2.322 ns)

 <State 21>: 2.322ns
The critical path consists of the following:
	'load' operation 3 bit ('in_data_2_load_20') on array 'in_data_2' [493]  (2.322 ns)

 <State 22>: 2.322ns
The critical path consists of the following:
	'load' operation 3 bit ('in_data_2_load_22') on array 'in_data_2' [509]  (2.322 ns)

 <State 23>: 2.322ns
The critical path consists of the following:
	'load' operation 3 bit ('in_data_2_load_24') on array 'in_data_2' [525]  (2.322 ns)

 <State 24>: 2.322ns
The critical path consists of the following:
	'load' operation 3 bit ('in_data_2_load_26') on array 'in_data_2' [541]  (2.322 ns)

 <State 25>: 7.728ns
The critical path consists of the following:
	'load' operation 3 bit ('in_data_12_load_31') on array 'in_data_12' [1137]  (2.322 ns)
	'add' operation 7 bit ('conv_i5706_313582') [1140]  (1.825 ns)
	'add' operation 7 bit ('add_ln145_92', cc/case_1.cc:145) [1327]  (0.000 ns)
	'add' operation 7 bit ('add_ln145_94', cc/case_1.cc:145) [1330]  (3.581 ns)

 <State 26>: 7.572ns
The critical path consists of the following:
	'add' operation 12 bit ('add_ln145_62', cc/case_1.cc:145) [1270]  (0.000 ns)
	'add' operation 12 bit ('add_ln145_63', cc/case_1.cc:145) [1272]  (3.786 ns)
	'add' operation 12 bit ('add_ln145_67', cc/case_1.cc:145) [1279]  (0.000 ns)
	'add' operation 12 bit ('add_ln145_75', cc/case_1.cc:145) [1294]  (3.786 ns)

 <State 27>: 7.831ns
The critical path consists of the following:
	'add' operation 11 bit ('add_ln145_90', cc/case_1.cc:145) [1324]  (1.731 ns)
	'add' operation 13 bit ('add_ln145_91', cc/case_1.cc:145) [1326]  (0.000 ns)
	'add' operation 13 bit ('add_ln145_113', cc/case_1.cc:145) [1369]  (3.815 ns)
	'sub' operation 23 bit ('sub_ln145', cc/case_1.cc:145) [1373]  (2.285 ns)

 <State 28>: 8.216ns
The critical path consists of the following:
	'add' operation 23 bit ('add_ln145_127', cc/case_1.cc:145) [1404]  (4.108 ns)
	'add' operation 23 bit ('add_ln145_128', cc/case_1.cc:145) [1405]  (0.000 ns)
	'add' operation 23 bit ('add_ln145_133', cc/case_1.cc:145) [1413]  (4.108 ns)

 <State 29>: 5.959ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln145_124', cc/case_1.cc:145) [1398]  (0.000 ns)
	'add' operation 32 bit ('add_ln145_134', cc/case_1.cc:145) [1415]  (4.371 ns)
	'store' operation 0 bit ('store_ln22', cc/case_1.cc:22) of variable 'add_ln145_134', cc/case_1.cc:145 on local variable 'm18', cc/case_1.cc:22 [1423]  (1.588 ns)

 <State 30>: 3.413ns
The critical path consists of the following:
	'load' operation 6 bit ('i_s1_0', cc/case_1.cc:155) on local variable 'i_s1_0', cc/case_1.cc:155 [1427]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln155', cc/case_1.cc:155) [1429]  (1.825 ns)
	'store' operation 0 bit ('store_ln22', cc/case_1.cc:22) of variable 'm18', cc/case_1.cc:163 on local variable 'm18', cc/case_1.cc:22 [1518]  (1.588 ns)

 <State 31>: 7.367ns
The critical path consists of the following:
	'load' operation 3 bit ('in_data_8_load_33', cc/case_1.cc:156) on array 'in_data_8' [1441]  (2.322 ns)
	'mul' operation 6 bit ('m45', cc/case_1.cc:158) [1454]  (3.220 ns)
	'add' operation 6 bit ('add_ln163', cc/case_1.cc:163) [1482]  (1.825 ns)

 <State 32>: 7.525ns
The critical path consists of the following:
	'mul' operation 7 bit ('m48', cc/case_1.cc:162) [1479]  (3.740 ns)
	'add' operation 8 bit ('add_ln163_2', cc/case_1.cc:163) [1485]  (1.870 ns)
	'add' operation 9 bit ('add_ln163_3', cc/case_1.cc:163) [1487]  (1.915 ns)

 <State 33>: 8.043ns
The critical path consists of the following:
	'add' operation 16 bit ('add_ln163_1', cc/case_1.cc:163) [1484]  (0.000 ns)
	'add' operation 16 bit ('add_ln163_4', cc/case_1.cc:163) [1489]  (3.903 ns)
	'add' operation 32 bit ('m18', cc/case_1.cc:163) [1491]  (2.552 ns)
	'store' operation 0 bit ('store_ln22', cc/case_1.cc:22) of variable 'm18', cc/case_1.cc:163 on local variable 'm18', cc/case_1.cc:22 [1493]  (1.588 ns)

 <State 34>: 5.600ns
The critical path consists of the following:
	'mul' operation 16 bit ('m52', cc/case_1.cc:123) [1511]  (5.600 ns)

 <State 35>: 3.413ns
The critical path consists of the following:
	'load' operation 6 bit ('i_n4_0', cc/case_1.cc:165) on local variable 'i_n4_0', cc/case_1.cc:165 [1522]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln165', cc/case_1.cc:165) [1524]  (1.825 ns)
	'store' operation 0 bit ('store_ln22', cc/case_1.cc:22) of variable 'm18' on local variable 'm18', cc/case_1.cc:22 [1593]  (1.588 ns)

 <State 36>: 3.413ns
The critical path consists of the following:
	'phi' operation 6 bit ('i_n4_1') with incoming values : ('i_n4_1', cc/case_1.cc:166) [1533]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln166', cc/case_1.cc:166) [1534]  (1.825 ns)
	blocking operation 1.588 ns on control path)

 <State 37>: 2.322ns
The critical path consists of the following:
	'phi' operation 6 bit ('i_n4_2', cc/case_1.cc:167) with incoming values : ('add_ln167', cc/case_1.cc:167) [1543]  (0.000 ns)
	'getelementptr' operation 5 bit ('in_data_8_addr_34', cc/case_1.cc:169) [1554]  (0.000 ns)
	'load' operation 3 bit ('in_data_8_load_34', cc/case_1.cc:169) on array 'in_data_8' [1555]  (2.322 ns)

 <State 38>: 6.224ns
The critical path consists of the following:
	'load' operation 3 bit ('in_data_8_load_34', cc/case_1.cc:169) on array 'in_data_8' [1555]  (2.322 ns)
	'add' operation 7 bit ('m53', cc/case_1.cc:169) [1559]  (1.825 ns)
	'add' operation 17 bit ('add_ln170', cc/case_1.cc:170) [1569]  (2.077 ns)

 <State 39>: 4.140ns
The critical path consists of the following:
	'load' operation 32 bit ('m18_3_load', cc/case_1.cc:170) on local variable 'm18', cc/case_1.cc:22 [1548]  (0.000 ns)
	'add' operation 32 bit ('m18', cc/case_1.cc:170) [1571]  (2.552 ns)
	'store' operation 0 bit ('store_ln22', cc/case_1.cc:22) of variable 'm18', cc/case_1.cc:170 on local variable 'm18', cc/case_1.cc:22 [1573]  (1.588 ns)

 <State 40>: 3.780ns
The critical path consists of the following:
	'mul' operation 12 bit ('m61') [1589]  (3.780 ns)

 <State 41>: 3.413ns
The critical path consists of the following:
	'load' operation 6 bit ('i_n5_0', cc/case_1.cc:174) on local variable 'i_n5_0', cc/case_1.cc:174 [1597]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln174', cc/case_1.cc:174) [1599]  (1.825 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten' [1704]  (1.588 ns)

 <State 42>: 3.413ns
The critical path consists of the following:
	'phi' operation 6 bit ('i_n5_1', cc/case_1.cc:175) with incoming values : ('add_ln175', cc/case_1.cc:175) [1608]  (0.000 ns)
	'getelementptr' operation 5 bit ('in_data_0_addr_2', cc/case_1.cc:176) [1618]  (0.000 ns)
	'load' operation 3 bit ('in_data_0_load_2', cc/case_1.cc:176) on array 'in_data_0' [1619]  (2.322 ns)
	blocking operation 1.091 ns on control path)

 <State 43>: 7.927ns
The critical path consists of the following:
	'load' operation 3 bit ('in_data_0_load_2', cc/case_1.cc:176) on array 'in_data_0' [1619]  (2.322 ns)
	'mul' operation 6 bit ('m56', cc/case_1.cc:176) [1621]  (3.780 ns)
	'add' operation 7 bit ('add_ln188_5', cc/case_1.cc:188) [1681]  (1.825 ns)

 <State 44>: 5.568ns
The critical path consists of the following:
	'add' operation 8 bit ('add_ln188_6', cc/case_1.cc:188) [1683]  (1.870 ns)
	'add' operation 9 bit ('add_ln188_7', cc/case_1.cc:188) [1685]  (3.698 ns)

 <State 45>: 7.926ns
The critical path consists of the following:
	'add' operation 12 bit ('add_ln188_3', cc/case_1.cc:188) [1679]  (0.000 ns)
	'add' operation 12 bit ('add_ln188_8', cc/case_1.cc:188) [1687]  (3.786 ns)
	'add' operation 32 bit ('m18', cc/case_1.cc:188) [1689]  (2.552 ns)
	'store' operation 0 bit ('store_ln22', cc/case_1.cc:22) of variable 'm18', cc/case_1.cc:188 on local variable 'm18', cc/case_1.cc:22 [1692]  (1.588 ns)

 <State 46>: 6.426ns
The critical path consists of the following:
	'load' operation 6 bit ('i_n6_1_load', cc/case_1.cc:204) on local variable 'i_n6_1', cc/case_1.cc:204 [1716]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln204', cc/case_1.cc:204) [1720]  (1.825 ns)
	'select' operation 6 bit ('select_ln983', /home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:983) [1721]  (1.188 ns)
	'add' operation 6 bit ('add_ln204', cc/case_1.cc:204) [1754]  (1.825 ns)
	'store' operation 0 bit ('store_ln204', cc/case_1.cc:204) of variable 'add_ln204', cc/case_1.cc:204 on local variable 'i_n6_1', cc/case_1.cc:204 [1756]  (1.588 ns)

 <State 47>: 5.542ns
The critical path consists of the following:
	'load' operation 3 bit ('in_data_2_load_35', cc/case_1.cc:205) on array 'in_data_2' [1727]  (2.322 ns)
	'mul' operation 6 bit ('m76', cc/case_1.cc:205) [1732]  (3.220 ns)

 <State 48>: 5.965ns
The critical path consists of the following:
	'add' operation 6 bit ('add_ln206', cc/case_1.cc:206) [1751]  (1.825 ns)
	'add' operation 32 bit ('m18_29', cc/case_1.cc:206) [1753]  (2.552 ns)
	'store' operation 0 bit ('store_ln22', cc/case_1.cc:22) of variable 'm18_29', cc/case_1.cc:206 on local variable 'm18', cc/case_1.cc:22 [1757]  (1.588 ns)

 <State 49>: 1.588ns
The critical path consists of the following:
	'alloca' operation 32 bit ('m18', cc/case_1.cc:22) [1762]  (0.000 ns)
	'call' operation 0 bit ('call_ln0') to 'case_1_Pipeline_L_s2_1' [1765]  (1.588 ns)

 <State 50>: 0.000ns
The critical path consists of the following:

 <State 51>: 3.413ns
The critical path consists of the following:
	'load' operation 6 bit ('i_s3_0', cc/case_1.cc:214) on local variable 'i_s3_0', cc/case_1.cc:214 [1770]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln214', cc/case_1.cc:214) [1772]  (1.825 ns)
	'store' operation 0 bit ('store_ln22', cc/case_1.cc:22) of variable 'm18', cc/case_1.cc:216 on local variable 'm18', cc/case_1.cc:22 [1817]  (1.588 ns)

 <State 52>: 6.699ns
The critical path consists of the following:
	'load' operation 3 bit ('in_data_6_load_32', cc/case_1.cc:215) on array 'in_data_6' [1782]  (2.322 ns)
	'add' operation 7 bit ('m81', cc/case_1.cc:215) [1784]  (1.825 ns)
	'add' operation 32 bit ('m18', cc/case_1.cc:216) [1804]  (2.552 ns)

 <State 53>: 6.782ns
The critical path consists of the following:
	'load' operation 9 bit ('add_i3624_phi_load') on local variable 'add_i3624_phi' [1883]  (0.000 ns)
	'mul' operation 16 bit ('mul_i2065') [1903]  (6.782 ns)

 <State 54>: 7.515ns
The critical path consists of the following:
	'load' operation 3 bit ('in_data_10_load_1', cc/case_1.cc:219) on array 'in_data_10' [1833]  (2.322 ns)
	'add' operation 9 bit ('m83', cc/case_1.cc:219) [1835]  (1.823 ns)
	'add' operation 10 bit ('add_ln223', cc/case_1.cc:223) [1865]  (1.823 ns)
	'add' operation 12 bit ('add_ln223_1', cc/case_1.cc:223) [1867]  (1.547 ns)

 <State 55>: 4.140ns
The critical path consists of the following:
	'add' operation 32 bit ('m18', cc/case_1.cc:223) [1869]  (2.552 ns)
	'store' operation 0 bit ('store_ln22', cc/case_1.cc:22) of variable 'm18', cc/case_1.cc:223 on local variable 'm18', cc/case_1.cc:22 [1870]  (1.588 ns)

 <State 56>: 6.426ns
The critical path consists of the following:
	'load' operation 6 bit ('i_n7_1_load', cc/case_1.cc:238) on local variable 'i_n7_1', cc/case_1.cc:238 [1926]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln238', cc/case_1.cc:238) [1931]  (1.825 ns)
	'select' operation 6 bit ('select_ln991', /home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:991) [1932]  (1.188 ns)
	'add' operation 6 bit ('add_ln238', cc/case_1.cc:238) [2182]  (1.825 ns)
	'store' operation 0 bit ('store_ln238', cc/case_1.cc:238) of variable 'add_ln238', cc/case_1.cc:238 on local variable 'i_n7_1', cc/case_1.cc:238 [2184]  (1.588 ns)

 <State 57>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 5 bit ('in_data_2_addr_36', cc/case_1.cc:239) [1937]  (0.000 ns)
	'load' operation 3 bit ('in_data_2_load_36', cc/case_1.cc:239) on array 'in_data_2' [1938]  (2.322 ns)

 <State 58>: 8.748ns
The critical path consists of the following:
	'load' operation 3 bit ('in_data_2_load_36', cc/case_1.cc:239) on array 'in_data_2' [1938]  (2.322 ns)
	'mul' operation 11 bit ('mul_ln239', cc/case_1.cc:239) [1941]  (6.426 ns)

 <State 59>: 7.438ns
The critical path consists of the following:
	'add' operation 7 bit ('m102', cc/case_1.cc:246) [2021]  (1.870 ns)
	'add' operation 8 bit ('add_ln262_10', cc/case_1.cc:262) [2165]  (1.870 ns)
	'add' operation 9 bit ('add_ln262_12', cc/case_1.cc:262) [2169]  (0.000 ns)
	'add' operation 9 bit ('add_ln262_17', cc/case_1.cc:262) [2177]  (3.698 ns)

 <State 60>: 7.955ns
The critical path consists of the following:
	'add' operation 13 bit ('add_ln262_9', cc/case_1.cc:262) [2164]  (0.000 ns)
	'add' operation 13 bit ('add_ln262_18', cc/case_1.cc:262) [2179]  (3.815 ns)
	'add' operation 32 bit ('m18', cc/case_1.cc:262) [2181]  (2.552 ns)
	'store' operation 0 bit ('store_ln22', cc/case_1.cc:22) of variable 'm18', cc/case_1.cc:262 on local variable 'm18', cc/case_1.cc:22 [2185]  (1.588 ns)

 <State 61>: 8.610ns
The critical path consists of the following:
	'load' operation 8 bit ('add_i4886_lcssa_phi_load') on local variable 'add_i4886_lcssa_phi' [2197]  (0.000 ns)
	'mul' operation 3 bit ('mul_i1557_13') [2214]  (1.620 ns)
	'add' operation 4 bit ('tmp498', cc/case_1.cc:277) [3527]  (1.650 ns)
	'add' operation 5 bit ('tmp497', cc/case_1.cc:277) [3529]  (1.735 ns)
	'add' operation 6 bit ('tmp495', cc/case_1.cc:277) [3531]  (1.780 ns)
	'add' operation 7 bit ('tmp491', cc/case_1.cc:277) [3533]  (1.825 ns)

 <State 62>: 7.514ns
The critical path consists of the following:
	'add' operation 11 bit ('add_ln285_20', cc/case_1.cc:285) [2850]  (0.000 ns)
	'add' operation 11 bit ('add_ln285_13', cc/case_1.cc:285) [2867]  (3.757 ns)
	'add' operation 11 bit ('add_ln285_94', cc/case_1.cc:285) [3158]  (0.000 ns)
	'add' operation 11 bit ('add_ln285_95', cc/case_1.cc:285) [3159]  (3.757 ns)

 <State 63>: 5.707ns
The critical path consists of the following:
	'load' operation 3 bit ('in_data_0_load_5') on array 'in_data_0' [2281]  (2.322 ns)
	'add' operation 4 bit ('add_i1345_2') [2283]  (1.650 ns)
	'add' operation 5 bit ('add_ln285_224', cc/case_1.cc:285) [3402]  (1.735 ns)

 <State 64>: 7.927ns
The critical path consists of the following:
	'load' operation 3 bit ('in_data_14_load_8') on array 'in_data_14' [2311]  (2.322 ns)
	'mul' operation 6 bit ('mul_i967_4') [2324]  (3.780 ns)
	'add' operation 7 bit ('add_ln285_195', cc/case_1.cc:285) [3346]  (1.825 ns)

 <State 65>: 7.817ns
The critical path consists of the following:
	'load' operation 3 bit ('in_data_14_load_10') on array 'in_data_14' [2347]  (2.322 ns)
	'add' operation 13 bit ('conv_i1443_6') [2349]  (0.000 ns)
	'add' operation 13 bit ('add_ln285_41', cc/case_1.cc:285) [3063]  (3.815 ns)
	'add' operation 14 bit ('add_ln285_42', cc/case_1.cc:285) [3065]  (1.679 ns)

 <State 66>: 7.487ns
The critical path consists of the following:
	'load' operation 3 bit ('in_data_0_load_11') on array 'in_data_0' [2390]  (2.322 ns)
	'add' operation 4 bit ('add_i1345_8') [2392]  (1.650 ns)
	'add' operation 5 bit ('add_ln285_232', cc/case_1.cc:285) [3418]  (1.735 ns)
	'add' operation 6 bit ('add_ln285_233', cc/case_1.cc:285) [3420]  (1.780 ns)

 <State 67>: 7.816ns
The critical path consists of the following:
	'load' operation 3 bit ('in_data_0_load_13') on array 'in_data_0' [2427]  (2.322 ns)
	'add' operation 7 bit ('add_i1034_10', /home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:991) [2431]  (1.825 ns)
	'add' operation 8 bit ('add_ln285_107', cc/case_1.cc:285) [3179]  (0.000 ns)
	'add' operation 8 bit ('add_ln285_108', cc/case_1.cc:285) [3180]  (3.669 ns)

 <State 68>: 7.927ns
The critical path consists of the following:
	'load' operation 3 bit ('in_data_14_load_16') on array 'in_data_14' [2456]  (2.322 ns)
	'mul' operation 6 bit ('mul_i967_12') [2469]  (3.780 ns)
	'add' operation 7 bit ('add_ln285_204', cc/case_1.cc:285) [3363]  (1.825 ns)

 <State 69>: 6.017ns
The critical path consists of the following:
	'load' operation 3 bit ('in_data_0_load_17') on array 'in_data_0' [2499]  (2.322 ns)
	'add' operation 7 bit ('add_i1034_14', /home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:991) [2503]  (1.825 ns)
	'add' operation 8 bit ('add_ln285_110', cc/case_1.cc:285) [3184]  (1.870 ns)

 <State 70>: 7.487ns
The critical path consists of the following:
	'load' operation 3 bit ('in_data_0_load_19') on array 'in_data_0' [2534]  (2.322 ns)
	'add' operation 4 bit ('add_i1345_16') [2536]  (1.650 ns)
	'add' operation 5 bit ('add_ln285_238', cc/case_1.cc:285) [3430]  (1.735 ns)
	'add' operation 6 bit ('add_ln285_239', cc/case_1.cc:285) [3432]  (1.780 ns)

 <State 71>: 7.927ns
The critical path consists of the following:
	'load' operation 3 bit ('in_data_14_load_22') on array 'in_data_14' [2562]  (2.322 ns)
	'mul' operation 6 bit ('mul_i967_18') [2575]  (3.780 ns)
	'add' operation 7 bit ('add_ln285_210', cc/case_1.cc:285) [3375]  (1.825 ns)

 <State 72>: 7.817ns
The critical path consists of the following:
	'load' operation 3 bit ('in_data_14_load_24') on array 'in_data_14' [2597]  (2.322 ns)
	'add' operation 13 bit ('conv_i1443_20') [2599]  (0.000 ns)
	'add' operation 13 bit ('add_ln285_68', cc/case_1.cc:285) [3111]  (3.815 ns)
	'add' operation 14 bit ('add_ln285_69', cc/case_1.cc:285) [3113]  (1.679 ns)

 <State 73>: 7.487ns
The critical path consists of the following:
	'load' operation 3 bit ('in_data_0_load_25') on array 'in_data_0' [2639]  (2.322 ns)
	'add' operation 4 bit ('add_i1345_22') [2641]  (1.650 ns)
	'add' operation 5 bit ('add_ln285_247', cc/case_1.cc:285) [3444]  (1.735 ns)
	'add' operation 6 bit ('add_ln285_248', cc/case_1.cc:285) [3446]  (1.780 ns)

 <State 74>: 7.816ns
The critical path consists of the following:
	'load' operation 3 bit ('in_data_0_load_27') on array 'in_data_0' [2674]  (2.322 ns)
	'add' operation 7 bit ('add_i1034_24', /home/jjh/RL_test/for_ironman/hls_componentsolution_tmp/hls_config.cfg:991) [2678]  (1.825 ns)
	'add' operation 8 bit ('add_ln285_121', cc/case_1.cc:285) [3202]  (0.000 ns)
	'add' operation 8 bit ('add_ln285_122', cc/case_1.cc:285) [3203]  (3.669 ns)

 <State 75>: 7.927ns
The critical path consists of the following:
	'load' operation 3 bit ('in_data_14_load_30') on array 'in_data_14' [2703]  (2.322 ns)
	'mul' operation 6 bit ('mul_i967_26') [2716]  (3.780 ns)
	'add' operation 7 bit ('add_ln285_217', cc/case_1.cc:285) [3389]  (1.825 ns)

 <State 76>: 7.895ns
The critical path consists of the following:
	'add' operation 15 bit ('add_ln285_85', cc/case_1.cc:285) [3141]  (3.874 ns)
	'add' operation 16 bit ('add_ln285_86', cc/case_1.cc:285) [3143]  (1.944 ns)
	'add' operation 17 bit ('add_ln285_87', cc/case_1.cc:285) [3145]  (2.077 ns)

 <State 77>: 7.927ns
The critical path consists of the following:
	'load' operation 3 bit ('in_data_14_load_34') on array 'in_data_14' [2768]  (2.322 ns)
	'mul' operation 6 bit ('mul_i967_30') [2777]  (3.780 ns)
	'add' operation 7 bit ('add_ln285_221', cc/case_1.cc:285) [3397]  (1.825 ns)

 <State 78>: 7.319ns
The critical path consists of the following:
	'add' operation 7 bit ('add_ln285_223', cc/case_1.cc:285) [3401]  (0.000 ns)
	'add' operation 7 bit ('add_ln285_225', cc/case_1.cc:285) [3404]  (3.581 ns)
	'add' operation 9 bit ('add_ln285_226', cc/case_1.cc:285) [3406]  (1.915 ns)
	'add' operation 10 bit ('add_ln285_227', cc/case_1.cc:285) [3408]  (1.823 ns)

 <State 79>: 7.185ns
The critical path consists of the following:
	'add' operation 11 bit ('add_ln285_228', cc/case_1.cc:285) [3410]  (1.731 ns)
	'add' operation 12 bit ('add_ln285_259', cc/case_1.cc:285) [3468]  (1.639 ns)
	'add' operation 13 bit ('add_ln285_260', cc/case_1.cc:285) [3470]  (3.815 ns)

 <State 80>: 3.962ns
The critical path consists of the following:
	'add' operation 18 bit ('add_ln285_144', cc/case_1.cc:285) [3245]  (0.000 ns)
	'add' operation 18 bit ('add_ln285_243', cc/case_1.cc:285) [3472]  (3.962 ns)

 <State 81>: 8.244ns
The critical path consists of the following:
	'add' operation 24 bit ('add_ln285_262', cc/case_1.cc:285) [3573]  (2.285 ns)
	'add' operation 32 bit ('add_ln285_246', cc/case_1.cc:285) [3575]  (4.371 ns)
	'store' operation 0 bit ('store_ln22', cc/case_1.cc:22) of variable 'add_ln285_246', cc/case_1.cc:285 on local variable 'm18', cc/case_1.cc:22 [3578]  (1.588 ns)

 <State 82>: 7.433ns
The critical path consists of the following:
	'add' operation 7 bit ('add_ln321_23', cc/case_1.cc:321) [3901]  (1.825 ns)
	'add' operation 8 bit ('add_ln321_25', cc/case_1.cc:321) [3905]  (1.870 ns)
	'add' operation 9 bit ('add_ln321_29', cc/case_1.cc:321) [3913]  (1.915 ns)
	'add' operation 10 bit ('add_ln321_37', cc/case_1.cc:321) [3929]  (1.823 ns)

 <State 83>: 8.536ns
The critical path consists of the following:
	'load' operation 3 bit ('in_data_8_load_36', cc/case_1.cc:306) on array 'in_data_8' [3593]  (2.322 ns)
	'mul' operation 7 bit ('m138', cc/case_1.cc:305) [3595]  (4.344 ns)
	'add' operation 7 bit ('add_ln312_1', cc/case_1.cc:312) [3674]  (1.870 ns)

 <State 84>: 7.955ns
The critical path consists of the following:
	'add' operation 13 bit ('add_ln312', cc/case_1.cc:312) [3673]  (0.000 ns)
	'add' operation 13 bit ('add_ln312_2', cc/case_1.cc:312) [3676]  (3.815 ns)
	'add' operation 32 bit ('m18', cc/case_1.cc:312) [3678]  (2.552 ns)
	'store' operation 0 bit ('store_ln22', cc/case_1.cc:22) of variable 'm18', cc/case_1.cc:312 on local variable 'm18', cc/case_1.cc:22 [3680]  (1.588 ns)

 <State 85>: 3.972ns
The critical path consists of the following:
	'load' operation 3 bit ('in_data_10_load_2') on array 'in_data_10' [3693]  (2.322 ns)
	'add' operation 4 bit ('add_i305') [3695]  (1.650 ns)

 <State 86>: 5.707ns
The critical path consists of the following:
	'load' operation 3 bit ('in_data_10_load_4') on array 'in_data_10' [3703]  (2.322 ns)
	'add' operation 4 bit ('add_i305_2327') [3705]  (1.650 ns)
	'add' operation 5 bit ('add_ln321_15', cc/case_1.cc:321) [3885]  (1.735 ns)

 <State 87>: 3.972ns
The critical path consists of the following:
	'load' operation 3 bit ('in_data_10_load_6') on array 'in_data_10' [3713]  (2.322 ns)
	'add' operation 4 bit ('add_i305_4363') [3715]  (1.650 ns)

 <State 88>: 3.972ns
The critical path consists of the following:
	'load' operation 3 bit ('in_data_10_load_8') on array 'in_data_10' [3723]  (2.322 ns)
	'add' operation 4 bit ('add_i305_6399') [3725]  (1.650 ns)

 <State 89>: 5.707ns
The critical path consists of the following:
	'load' operation 3 bit ('in_data_10_load_10') on array 'in_data_10' [3733]  (2.322 ns)
	'add' operation 4 bit ('add_i305_8435') [3735]  (1.650 ns)
	'add' operation 5 bit ('add_ln321_11', cc/case_1.cc:321) [3877]  (1.735 ns)

 <State 90>: 7.487ns
The critical path consists of the following:
	'load' operation 3 bit ('in_data_10_load_12') on array 'in_data_10' [3743]  (2.322 ns)
	'add' operation 4 bit ('add_i305_10471') [3745]  (1.650 ns)
	'add' operation 5 bit ('add_ln321_12', cc/case_1.cc:321) [3879]  (1.735 ns)
	'add' operation 6 bit ('add_ln321_13', cc/case_1.cc:321) [3881]  (1.780 ns)

 <State 91>: 5.707ns
The critical path consists of the following:
	'load' operation 3 bit ('in_data_10_load_14') on array 'in_data_10' [3753]  (2.322 ns)
	'add' operation 4 bit ('add_i305_12507') [3755]  (1.650 ns)
	'add' operation 5 bit ('add_ln321_9', cc/case_1.cc:321) [3873]  (1.735 ns)

 <State 92>: 7.487ns
The critical path consists of the following:
	'load' operation 3 bit ('in_data_10_load_16') on array 'in_data_10' [3763]  (2.322 ns)
	'add' operation 4 bit ('add_i305_14543') [3765]  (1.650 ns)
	'add' operation 5 bit ('add_ln321_8', cc/case_1.cc:321) [3871]  (1.735 ns)
	'add' operation 6 bit ('add_ln321_10', cc/case_1.cc:321) [3875]  (1.780 ns)

 <State 93>: 7.487ns
The critical path consists of the following:
	'load' operation 3 bit ('in_data_10_load_18') on array 'in_data_10' [3773]  (2.322 ns)
	'add' operation 4 bit ('add_i305_16579') [3775]  (1.650 ns)
	'add' operation 5 bit ('add_ln321_19', cc/case_1.cc:321) [3893]  (1.735 ns)
	'add' operation 6 bit ('add_ln321_20', cc/case_1.cc:321) [3895]  (1.780 ns)

 <State 94>: 5.707ns
The critical path consists of the following:
	'load' operation 3 bit ('in_data_10_load_20') on array 'in_data_10' [3783]  (2.322 ns)
	'add' operation 4 bit ('add_i305_18615') [3785]  (1.650 ns)
	'add' operation 5 bit ('add_ln321_4', cc/case_1.cc:321) [3863]  (1.735 ns)

 <State 95>: 5.707ns
The critical path consists of the following:
	'load' operation 3 bit ('in_data_10_load_22') on array 'in_data_10' [3793]  (2.322 ns)
	'add' operation 4 bit ('add_i305_20651') [3795]  (1.650 ns)
	'add' operation 5 bit ('add_ln321_2', cc/case_1.cc:321) [3859]  (1.735 ns)

 <State 96>: 7.487ns
The critical path consists of the following:
	'load' operation 3 bit ('in_data_10_load_24') on array 'in_data_10' [3803]  (2.322 ns)
	'add' operation 4 bit ('add_i305_22687') [3805]  (1.650 ns)
	'add' operation 5 bit ('add_ln321_1', cc/case_1.cc:321) [3857]  (1.735 ns)
	'add' operation 6 bit ('add_ln321_3', cc/case_1.cc:321) [3861]  (1.780 ns)

 <State 97>: 7.487ns
The critical path consists of the following:
	'load' operation 3 bit ('in_data_10_load_26') on array 'in_data_10' [3813]  (2.322 ns)
	'add' operation 4 bit ('add_i305_24723') [3815]  (1.650 ns)
	'add' operation 5 bit ('add_ln321_5', cc/case_1.cc:321) [3865]  (1.735 ns)
	'add' operation 6 bit ('add_ln321_6', cc/case_1.cc:321) [3867]  (1.780 ns)

 <State 98>: 3.972ns
The critical path consists of the following:
	'load' operation 3 bit ('in_data_10_load_28') on array 'in_data_10' [3823]  (2.322 ns)
	'add' operation 4 bit ('add_i305_26759') [3825]  (1.650 ns)

 <State 99>: 3.972ns
The critical path consists of the following:
	'load' operation 3 bit ('in_data_10_load_30') on array 'in_data_10' [3834]  (2.322 ns)
	'add' operation 4 bit ('add_i305_28795') [3836]  (1.650 ns)

 <State 100>: 7.487ns
The critical path consists of the following:
	'load' operation 3 bit ('in_data_10_load_33') on array 'in_data_10' [3850]  (2.322 ns)
	'add' operation 4 bit ('add_i305_31849') [3852]  (1.650 ns)
	'add' operation 5 bit ('add_ln321_57', cc/case_1.cc:321) [3966]  (1.735 ns)
	'add' operation 6 bit ('add_ln321_58', cc/case_1.cc:321) [3968]  (1.780 ns)

 <State 101>: 7.249ns
The critical path consists of the following:
	'add' operation 7 bit ('add_ln321_77', cc/case_1.cc:321) [4010]  (1.825 ns)
	'add' operation 8 bit ('add_ln321_78', cc/case_1.cc:321) [4012]  (1.870 ns)
	'add' operation 9 bit ('add_ln321_79', cc/case_1.cc:321) [4014]  (1.915 ns)
	'add' operation 11 bit ('add_ln321_80', cc/case_1.cc:321) [4016]  (1.639 ns)

 <State 102>: 7.765ns
The critical path consists of the following:
	'add' operation 11 bit ('tmp95274', cc/case_1.cc:314) [4021]  (1.639 ns)
	'sub' operation 17 bit ('tmp95275', cc/case_1.cc:314) [4026]  (2.077 ns)
	'add' operation 21 bit ('add_ln321_86', cc/case_1.cc:321) [4037]  (4.049 ns)

 <State 103>: 8.742ns
The critical path consists of the following:
	'load' operation 32 bit ('m18_26_load', cc/case_1.cc:321) on local variable 'm18', cc/case_1.cc:22 [3685]  (0.000 ns)
	'add' operation 32 bit ('add_ln321_81', cc/case_1.cc:321) [4030]  (0.000 ns)
	'add' operation 32 bit ('add_ln321_82', cc/case_1.cc:321) [4031]  (4.371 ns)
	'add' operation 32 bit ('add_ln321_85', cc/case_1.cc:321) [4036]  (0.000 ns)
	'add' operation 32 bit ('add_ln321_90', cc/case_1.cc:321) [4044]  (4.371 ns)

 <State 104>: 1.588ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln321', cc/case_1.cc:321) to 'case_1_Pipeline_L_s6_1' [4045]  (1.588 ns)

 <State 105>: 0.000ns
The critical path consists of the following:

 <State 106>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
