name: shim_dma

memories:
  dram:
    size: 10000000000
    r_bw: 128
    w_bw: 128
    r_cost: 100
    w_cost: 100
    area: 0
    r_port: 1
    w_port: 1
    rw_port: 0
    latency: 1
    operands: [I1, I2, O]
    ports:
      - fh: w_port_1
        tl: r_port_1
      - fh: w_port_1
        tl: r_port_1
      - fh: w_port_1
        tl: r_port_1
        fl: w_port_1
        th: r_port_1
    served_dimensions: [D1, D2]

operational_array:
  multiplier_energy: 0
  multiplier_area: 0
  dimensions: [D1, D2]
  sizes: [0, 0]
