

================================================================
== Vivado HLS Report for 'kernel'
================================================================
* Date:           Mon Aug 17 13:03:48 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        benchmark.prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   7.00|     5.232|        0.88|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2684|  2684|  2684|  2684|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |                 |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1         |   144|   144|        18|          -|          -|     8|    no    |
        | + Loop 1.1      |    16|    16|         2|          -|          -|     8|    no    |
        |- Loop 2         |  2392|  2392|       299|          -|          -|     8|    no    |
        | + Loop 2.1      |    24|    24|         3|          -|          -|     8|    no    |
        | + Loop 2.2      |   272|   272|        34|          -|          -|     8|    no    |
        |  ++ Loop 2.2.1  |    32|    32|         4|          -|          -|     8|    no    |
        |- Loop 3         |   144|   144|        18|          -|          -|     8|    no    |
        | + Loop 3.1      |    16|    16|         2|          -|          -|     8|    no    |
        +-----------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      9|       0|    373|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      -|      36|     40|    -|
|Memory           |        3|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    260|    -|
|Register         |        -|      -|     285|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        3|      9|     321|    673|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      2|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+----------------------+---------+-------+----+----+-----+
    |        Instance        |        Module        | BRAM_18K| DSP48E| FF | LUT| URAM|
    +------------------------+----------------------+---------+-------+----+----+-----+
    |kernel_control_s_axi_U  |kernel_control_s_axi  |        0|      0|  36|  40|    0|
    +------------------------+----------------------+---------+-------+----+----+-----+
    |Total                   |                      |        0|      0|  36|  40|    0|
    +------------------------+----------------------+---------+-------+----+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-------+------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory|   Module   | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+------------+---------+---+----+-----+------+-----+------+-------------+
    |C_V_U  |kernel_C_V  |        1|  0|   0|    0|    64|   32|     1|         2048|
    |A_V_U  |kernel_C_V  |        1|  0|   0|    0|    64|   32|     1|         2048|
    |B_V_U  |kernel_C_V  |        1|  0|   0|    0|    64|   32|     1|         2048|
    +-------+------------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |            |        3|  0|   0|    0|   192|   96|     3|         6144|
    +-------+------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |mul_ln209_1_fu_494_p2  |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_fu_415_p2    |     *    |      3|  0|  20|          32|          32|
    |v_V_fu_500_p2          |     *    |      3|  0|  20|          32|          32|
    |add_ln215_1_fu_484_p2  |     +    |      0|  0|  15|           8|           8|
    |add_ln215_fu_462_p2    |     +    |      0|  0|  15|           8|           8|
    |add_ln321_1_fu_550_p2  |     +    |      0|  0|  15|           8|           8|
    |add_ln321_fu_353_p2    |     +    |      0|  0|  15|           8|           8|
    |add_ln37_fu_405_p2     |     +    |      0|  0|  15|           8|           8|
    |add_ln700_1_fu_436_p2  |     +    |      0|  0|  15|           8|           8|
    |add_ln700_fu_504_p2    |     +    |      0|  0|  39|          32|          32|
    |i_1_fu_516_p2          |     +    |      0|  0|  12|           4|           1|
    |i_2_fu_371_p2          |     +    |      0|  0|  12|           4|           1|
    |i_fu_319_p2            |     +    |      0|  0|  12|           4|           1|
    |j_1_fu_395_p2          |     +    |      0|  0|  12|           4|           1|
    |j_2_fu_540_p2          |     +    |      0|  0|  12|           4|           1|
    |j_3_fu_426_p2          |     +    |      0|  0|  12|           4|           1|
    |j_fu_343_p2            |     +    |      0|  0|  12|           4|           1|
    |k_fu_452_p2            |     +    |      0|  0|  12|           4|           1|
    |icmp_ln19_fu_313_p2    |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln22_fu_337_p2    |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln31_fu_365_p2    |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln34_fu_389_p2    |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln42_fu_420_p2    |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln45_fu_446_p2    |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln55_fu_510_p2    |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln58_fu_534_p2    |   icmp   |      0|  0|  11|           4|           5|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      9|  0| 373|         240|         224|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |A_V_address0      |  15|          3|    6|         18|
    |B_V_address0      |  15|          3|    6|         18|
    |C_V_address0      |  33|          6|    6|         36|
    |C_V_d0            |  21|          4|   32|        128|
    |C_int_V_address0  |  15|          3|    6|         18|
    |ap_NS_fsm         |  89|         18|    1|         18|
    |i12_0_reg_247     |   9|          2|    4|          8|
    |i15_0_reg_291     |   9|          2|    4|          8|
    |i_0_reg_225       |   9|          2|    4|          8|
    |j13_0_reg_258     |   9|          2|    4|          8|
    |j14_0_reg_269     |   9|          2|    4|          8|
    |j16_0_reg_302     |   9|          2|    4|          8|
    |j_0_reg_236       |   9|          2|    4|          8|
    |k_0_reg_280       |   9|          2|    4|          8|
    +------------------+----+-----------+-----+-----------+
    |Total             | 260|         53|   89|        300|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |C_V_addr_1_reg_646    |   6|   0|    6|          0|
    |C_V_addr_3_reg_669    |   6|   0|    6|          0|
    |alpha_V_reg_570       |  32|   0|   32|          0|
    |ap_CS_fsm             |  17|   0|   17|          0|
    |beta_V_reg_575        |  32|   0|   32|          0|
    |i12_0_reg_247         |   4|   0|    4|          0|
    |i15_0_reg_291         |   4|   0|    4|          0|
    |i_0_reg_225           |   4|   0|    4|          0|
    |i_1_reg_705           |   4|   0|    4|          0|
    |i_2_reg_626           |   4|   0|    4|          0|
    |i_reg_583             |   4|   0|    4|          0|
    |j13_0_reg_258         |   4|   0|    4|          0|
    |j14_0_reg_269         |   4|   0|    4|          0|
    |j16_0_reg_302         |   4|   0|    4|          0|
    |j_0_reg_236           |   4|   0|    4|          0|
    |j_1_reg_641           |   4|   0|    4|          0|
    |j_2_reg_718           |   4|   0|    4|          0|
    |j_3_reg_659           |   4|   0|    4|          0|
    |j_reg_596             |   4|   0|    4|          0|
    |k_0_reg_280           |   4|   0|    4|          0|
    |k_reg_677             |   4|   0|    4|          0|
    |mul_ln209_1_reg_692   |  32|   0|   32|          0|
    |mul_ln209_reg_651     |  32|   0|   32|          0|
    |v_V_reg_697           |  32|   0|   32|          0|
    |zext_ln22_reg_588     |   4|   0|    8|          4|
    |zext_ln321_1_reg_601  |   8|   0|   64|         56|
    |zext_ln321_3_reg_723  |   8|   0|   64|         56|
    |zext_ln34_reg_631     |   4|   0|    8|          4|
    |zext_ln58_reg_710     |   4|   0|    8|          4|
    |zext_ln700_reg_664    |   4|   0|    8|          4|
    +----------------------+----+----+-----+-----------+
    |Total                 | 285|   0|  413|        128|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_AWREADY  | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_AWADDR   |  in |    4|    s_axi   |    control   |  return void |
|s_axi_control_WVALID   |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_WREADY   | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_WDATA    |  in |   32|    s_axi   |    control   |  return void |
|s_axi_control_WSTRB    |  in |    4|    s_axi   |    control   |  return void |
|s_axi_control_ARVALID  |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_ARREADY  | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_ARADDR   |  in |    4|    s_axi   |    control   |  return void |
|s_axi_control_RVALID   | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_RREADY   |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_RDATA    | out |   32|    s_axi   |    control   |  return void |
|s_axi_control_RRESP    | out |    2|    s_axi   |    control   |  return void |
|s_axi_control_BVALID   | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_BREADY   |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_BRESP    | out |    2|    s_axi   |    control   |  return void |
|ap_clk                 |  in |    1| ap_ctrl_hs |    kernel    | return value |
|ap_rst_n               |  in |    1| ap_ctrl_hs |    kernel    | return value |
|interrupt              | out |    1| ap_ctrl_hs |    kernel    | return value |
|alpha_int_V_address0   | out |    1|  ap_memory |  alpha_int_V |     array    |
|alpha_int_V_ce0        | out |    1|  ap_memory |  alpha_int_V |     array    |
|alpha_int_V_q0         |  in |   32|  ap_memory |  alpha_int_V |     array    |
|beta_int_V_address0    | out |    1|  ap_memory |  beta_int_V  |     array    |
|beta_int_V_ce0         | out |    1|  ap_memory |  beta_int_V  |     array    |
|beta_int_V_q0          |  in |   32|  ap_memory |  beta_int_V  |     array    |
|C_int_V_address0       | out |    6|  ap_memory |    C_int_V   |     array    |
|C_int_V_ce0            | out |    1|  ap_memory |    C_int_V   |     array    |
|C_int_V_we0            | out |    1|  ap_memory |    C_int_V   |     array    |
|C_int_V_d0             | out |   32|  ap_memory |    C_int_V   |     array    |
|C_int_V_q0             |  in |   32|  ap_memory |    C_int_V   |     array    |
|A_int_V_address0       | out |    6|  ap_memory |    A_int_V   |     array    |
|A_int_V_ce0            | out |    1|  ap_memory |    A_int_V   |     array    |
|A_int_V_q0             |  in |   32|  ap_memory |    A_int_V   |     array    |
|B_int_V_address0       | out |    6|  ap_memory |    B_int_V   |     array    |
|B_int_V_ce0            | out |    1|  ap_memory |    B_int_V   |     array    |
|B_int_V_q0             |  in |   32|  ap_memory |    B_int_V   |     array    |
+-----------------------+-----+-----+------------+--------------+--------------+

